
inter.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000064b0  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000808  08006650  08006650  00007650  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006e58  08006e58  0000809c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08006e58  08006e58  00007e58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006e60  08006e60  0000809c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006e60  08006e60  00007e60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006e64  08006e64  00007e64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000009c  20000000  08006e68  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000610  2000009c  08006f04  0000809c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200006ac  08006f04  000086ac  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000809c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a512  00000000  00000000  000080cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001f3a  00000000  00000000  000125de  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000008d8  00000000  00000000  00014518  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000006ae  00000000  00000000  00014df0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016ea6  00000000  00000000  0001549e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000b3f8  00000000  00000000  0002c344  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00088742  00000000  00000000  0003773c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000bfe7e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002e08  00000000  00000000  000bfec4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000003f  00000000  00000000  000c2ccc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	2000009c 	.word	0x2000009c
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08006638 	.word	0x08006638

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200000a0 	.word	0x200000a0
 80001dc:	08006638 	.word	0x08006638

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b988 	b.w	80005b8 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	468e      	mov	lr, r1
 80002c8:	4604      	mov	r4, r0
 80002ca:	4688      	mov	r8, r1
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d14a      	bne.n	8000366 <__udivmoddi4+0xa6>
 80002d0:	428a      	cmp	r2, r1
 80002d2:	4617      	mov	r7, r2
 80002d4:	d962      	bls.n	800039c <__udivmoddi4+0xdc>
 80002d6:	fab2 f682 	clz	r6, r2
 80002da:	b14e      	cbz	r6, 80002f0 <__udivmoddi4+0x30>
 80002dc:	f1c6 0320 	rsb	r3, r6, #32
 80002e0:	fa01 f806 	lsl.w	r8, r1, r6
 80002e4:	fa20 f303 	lsr.w	r3, r0, r3
 80002e8:	40b7      	lsls	r7, r6
 80002ea:	ea43 0808 	orr.w	r8, r3, r8
 80002ee:	40b4      	lsls	r4, r6
 80002f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002f4:	fa1f fc87 	uxth.w	ip, r7
 80002f8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002fc:	0c23      	lsrs	r3, r4, #16
 80002fe:	fb0e 8811 	mls	r8, lr, r1, r8
 8000302:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000306:	fb01 f20c 	mul.w	r2, r1, ip
 800030a:	429a      	cmp	r2, r3
 800030c:	d909      	bls.n	8000322 <__udivmoddi4+0x62>
 800030e:	18fb      	adds	r3, r7, r3
 8000310:	f101 30ff 	add.w	r0, r1, #4294967295
 8000314:	f080 80ea 	bcs.w	80004ec <__udivmoddi4+0x22c>
 8000318:	429a      	cmp	r2, r3
 800031a:	f240 80e7 	bls.w	80004ec <__udivmoddi4+0x22c>
 800031e:	3902      	subs	r1, #2
 8000320:	443b      	add	r3, r7
 8000322:	1a9a      	subs	r2, r3, r2
 8000324:	b2a3      	uxth	r3, r4
 8000326:	fbb2 f0fe 	udiv	r0, r2, lr
 800032a:	fb0e 2210 	mls	r2, lr, r0, r2
 800032e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000332:	fb00 fc0c 	mul.w	ip, r0, ip
 8000336:	459c      	cmp	ip, r3
 8000338:	d909      	bls.n	800034e <__udivmoddi4+0x8e>
 800033a:	18fb      	adds	r3, r7, r3
 800033c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000340:	f080 80d6 	bcs.w	80004f0 <__udivmoddi4+0x230>
 8000344:	459c      	cmp	ip, r3
 8000346:	f240 80d3 	bls.w	80004f0 <__udivmoddi4+0x230>
 800034a:	443b      	add	r3, r7
 800034c:	3802      	subs	r0, #2
 800034e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000352:	eba3 030c 	sub.w	r3, r3, ip
 8000356:	2100      	movs	r1, #0
 8000358:	b11d      	cbz	r5, 8000362 <__udivmoddi4+0xa2>
 800035a:	40f3      	lsrs	r3, r6
 800035c:	2200      	movs	r2, #0
 800035e:	e9c5 3200 	strd	r3, r2, [r5]
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	428b      	cmp	r3, r1
 8000368:	d905      	bls.n	8000376 <__udivmoddi4+0xb6>
 800036a:	b10d      	cbz	r5, 8000370 <__udivmoddi4+0xb0>
 800036c:	e9c5 0100 	strd	r0, r1, [r5]
 8000370:	2100      	movs	r1, #0
 8000372:	4608      	mov	r0, r1
 8000374:	e7f5      	b.n	8000362 <__udivmoddi4+0xa2>
 8000376:	fab3 f183 	clz	r1, r3
 800037a:	2900      	cmp	r1, #0
 800037c:	d146      	bne.n	800040c <__udivmoddi4+0x14c>
 800037e:	4573      	cmp	r3, lr
 8000380:	d302      	bcc.n	8000388 <__udivmoddi4+0xc8>
 8000382:	4282      	cmp	r2, r0
 8000384:	f200 8105 	bhi.w	8000592 <__udivmoddi4+0x2d2>
 8000388:	1a84      	subs	r4, r0, r2
 800038a:	eb6e 0203 	sbc.w	r2, lr, r3
 800038e:	2001      	movs	r0, #1
 8000390:	4690      	mov	r8, r2
 8000392:	2d00      	cmp	r5, #0
 8000394:	d0e5      	beq.n	8000362 <__udivmoddi4+0xa2>
 8000396:	e9c5 4800 	strd	r4, r8, [r5]
 800039a:	e7e2      	b.n	8000362 <__udivmoddi4+0xa2>
 800039c:	2a00      	cmp	r2, #0
 800039e:	f000 8090 	beq.w	80004c2 <__udivmoddi4+0x202>
 80003a2:	fab2 f682 	clz	r6, r2
 80003a6:	2e00      	cmp	r6, #0
 80003a8:	f040 80a4 	bne.w	80004f4 <__udivmoddi4+0x234>
 80003ac:	1a8a      	subs	r2, r1, r2
 80003ae:	0c03      	lsrs	r3, r0, #16
 80003b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003b4:	b280      	uxth	r0, r0
 80003b6:	b2bc      	uxth	r4, r7
 80003b8:	2101      	movs	r1, #1
 80003ba:	fbb2 fcfe 	udiv	ip, r2, lr
 80003be:	fb0e 221c 	mls	r2, lr, ip, r2
 80003c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003c6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ca:	429a      	cmp	r2, r3
 80003cc:	d907      	bls.n	80003de <__udivmoddi4+0x11e>
 80003ce:	18fb      	adds	r3, r7, r3
 80003d0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003d4:	d202      	bcs.n	80003dc <__udivmoddi4+0x11c>
 80003d6:	429a      	cmp	r2, r3
 80003d8:	f200 80e0 	bhi.w	800059c <__udivmoddi4+0x2dc>
 80003dc:	46c4      	mov	ip, r8
 80003de:	1a9b      	subs	r3, r3, r2
 80003e0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003e4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003e8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003ec:	fb02 f404 	mul.w	r4, r2, r4
 80003f0:	429c      	cmp	r4, r3
 80003f2:	d907      	bls.n	8000404 <__udivmoddi4+0x144>
 80003f4:	18fb      	adds	r3, r7, r3
 80003f6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003fa:	d202      	bcs.n	8000402 <__udivmoddi4+0x142>
 80003fc:	429c      	cmp	r4, r3
 80003fe:	f200 80ca 	bhi.w	8000596 <__udivmoddi4+0x2d6>
 8000402:	4602      	mov	r2, r0
 8000404:	1b1b      	subs	r3, r3, r4
 8000406:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800040a:	e7a5      	b.n	8000358 <__udivmoddi4+0x98>
 800040c:	f1c1 0620 	rsb	r6, r1, #32
 8000410:	408b      	lsls	r3, r1
 8000412:	fa22 f706 	lsr.w	r7, r2, r6
 8000416:	431f      	orrs	r7, r3
 8000418:	fa0e f401 	lsl.w	r4, lr, r1
 800041c:	fa20 f306 	lsr.w	r3, r0, r6
 8000420:	fa2e fe06 	lsr.w	lr, lr, r6
 8000424:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000428:	4323      	orrs	r3, r4
 800042a:	fa00 f801 	lsl.w	r8, r0, r1
 800042e:	fa1f fc87 	uxth.w	ip, r7
 8000432:	fbbe f0f9 	udiv	r0, lr, r9
 8000436:	0c1c      	lsrs	r4, r3, #16
 8000438:	fb09 ee10 	mls	lr, r9, r0, lr
 800043c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000440:	fb00 fe0c 	mul.w	lr, r0, ip
 8000444:	45a6      	cmp	lr, r4
 8000446:	fa02 f201 	lsl.w	r2, r2, r1
 800044a:	d909      	bls.n	8000460 <__udivmoddi4+0x1a0>
 800044c:	193c      	adds	r4, r7, r4
 800044e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000452:	f080 809c 	bcs.w	800058e <__udivmoddi4+0x2ce>
 8000456:	45a6      	cmp	lr, r4
 8000458:	f240 8099 	bls.w	800058e <__udivmoddi4+0x2ce>
 800045c:	3802      	subs	r0, #2
 800045e:	443c      	add	r4, r7
 8000460:	eba4 040e 	sub.w	r4, r4, lr
 8000464:	fa1f fe83 	uxth.w	lr, r3
 8000468:	fbb4 f3f9 	udiv	r3, r4, r9
 800046c:	fb09 4413 	mls	r4, r9, r3, r4
 8000470:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000474:	fb03 fc0c 	mul.w	ip, r3, ip
 8000478:	45a4      	cmp	ip, r4
 800047a:	d908      	bls.n	800048e <__udivmoddi4+0x1ce>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000482:	f080 8082 	bcs.w	800058a <__udivmoddi4+0x2ca>
 8000486:	45a4      	cmp	ip, r4
 8000488:	d97f      	bls.n	800058a <__udivmoddi4+0x2ca>
 800048a:	3b02      	subs	r3, #2
 800048c:	443c      	add	r4, r7
 800048e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000492:	eba4 040c 	sub.w	r4, r4, ip
 8000496:	fba0 ec02 	umull	lr, ip, r0, r2
 800049a:	4564      	cmp	r4, ip
 800049c:	4673      	mov	r3, lr
 800049e:	46e1      	mov	r9, ip
 80004a0:	d362      	bcc.n	8000568 <__udivmoddi4+0x2a8>
 80004a2:	d05f      	beq.n	8000564 <__udivmoddi4+0x2a4>
 80004a4:	b15d      	cbz	r5, 80004be <__udivmoddi4+0x1fe>
 80004a6:	ebb8 0203 	subs.w	r2, r8, r3
 80004aa:	eb64 0409 	sbc.w	r4, r4, r9
 80004ae:	fa04 f606 	lsl.w	r6, r4, r6
 80004b2:	fa22 f301 	lsr.w	r3, r2, r1
 80004b6:	431e      	orrs	r6, r3
 80004b8:	40cc      	lsrs	r4, r1
 80004ba:	e9c5 6400 	strd	r6, r4, [r5]
 80004be:	2100      	movs	r1, #0
 80004c0:	e74f      	b.n	8000362 <__udivmoddi4+0xa2>
 80004c2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004c6:	0c01      	lsrs	r1, r0, #16
 80004c8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004cc:	b280      	uxth	r0, r0
 80004ce:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004d2:	463b      	mov	r3, r7
 80004d4:	4638      	mov	r0, r7
 80004d6:	463c      	mov	r4, r7
 80004d8:	46b8      	mov	r8, r7
 80004da:	46be      	mov	lr, r7
 80004dc:	2620      	movs	r6, #32
 80004de:	fbb1 f1f7 	udiv	r1, r1, r7
 80004e2:	eba2 0208 	sub.w	r2, r2, r8
 80004e6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ea:	e766      	b.n	80003ba <__udivmoddi4+0xfa>
 80004ec:	4601      	mov	r1, r0
 80004ee:	e718      	b.n	8000322 <__udivmoddi4+0x62>
 80004f0:	4610      	mov	r0, r2
 80004f2:	e72c      	b.n	800034e <__udivmoddi4+0x8e>
 80004f4:	f1c6 0220 	rsb	r2, r6, #32
 80004f8:	fa2e f302 	lsr.w	r3, lr, r2
 80004fc:	40b7      	lsls	r7, r6
 80004fe:	40b1      	lsls	r1, r6
 8000500:	fa20 f202 	lsr.w	r2, r0, r2
 8000504:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000508:	430a      	orrs	r2, r1
 800050a:	fbb3 f8fe 	udiv	r8, r3, lr
 800050e:	b2bc      	uxth	r4, r7
 8000510:	fb0e 3318 	mls	r3, lr, r8, r3
 8000514:	0c11      	lsrs	r1, r2, #16
 8000516:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800051a:	fb08 f904 	mul.w	r9, r8, r4
 800051e:	40b0      	lsls	r0, r6
 8000520:	4589      	cmp	r9, r1
 8000522:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000526:	b280      	uxth	r0, r0
 8000528:	d93e      	bls.n	80005a8 <__udivmoddi4+0x2e8>
 800052a:	1879      	adds	r1, r7, r1
 800052c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000530:	d201      	bcs.n	8000536 <__udivmoddi4+0x276>
 8000532:	4589      	cmp	r9, r1
 8000534:	d81f      	bhi.n	8000576 <__udivmoddi4+0x2b6>
 8000536:	eba1 0109 	sub.w	r1, r1, r9
 800053a:	fbb1 f9fe 	udiv	r9, r1, lr
 800053e:	fb09 f804 	mul.w	r8, r9, r4
 8000542:	fb0e 1119 	mls	r1, lr, r9, r1
 8000546:	b292      	uxth	r2, r2
 8000548:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800054c:	4542      	cmp	r2, r8
 800054e:	d229      	bcs.n	80005a4 <__udivmoddi4+0x2e4>
 8000550:	18ba      	adds	r2, r7, r2
 8000552:	f109 31ff 	add.w	r1, r9, #4294967295
 8000556:	d2c4      	bcs.n	80004e2 <__udivmoddi4+0x222>
 8000558:	4542      	cmp	r2, r8
 800055a:	d2c2      	bcs.n	80004e2 <__udivmoddi4+0x222>
 800055c:	f1a9 0102 	sub.w	r1, r9, #2
 8000560:	443a      	add	r2, r7
 8000562:	e7be      	b.n	80004e2 <__udivmoddi4+0x222>
 8000564:	45f0      	cmp	r8, lr
 8000566:	d29d      	bcs.n	80004a4 <__udivmoddi4+0x1e4>
 8000568:	ebbe 0302 	subs.w	r3, lr, r2
 800056c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000570:	3801      	subs	r0, #1
 8000572:	46e1      	mov	r9, ip
 8000574:	e796      	b.n	80004a4 <__udivmoddi4+0x1e4>
 8000576:	eba7 0909 	sub.w	r9, r7, r9
 800057a:	4449      	add	r1, r9
 800057c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000580:	fbb1 f9fe 	udiv	r9, r1, lr
 8000584:	fb09 f804 	mul.w	r8, r9, r4
 8000588:	e7db      	b.n	8000542 <__udivmoddi4+0x282>
 800058a:	4673      	mov	r3, lr
 800058c:	e77f      	b.n	800048e <__udivmoddi4+0x1ce>
 800058e:	4650      	mov	r0, sl
 8000590:	e766      	b.n	8000460 <__udivmoddi4+0x1a0>
 8000592:	4608      	mov	r0, r1
 8000594:	e6fd      	b.n	8000392 <__udivmoddi4+0xd2>
 8000596:	443b      	add	r3, r7
 8000598:	3a02      	subs	r2, #2
 800059a:	e733      	b.n	8000404 <__udivmoddi4+0x144>
 800059c:	f1ac 0c02 	sub.w	ip, ip, #2
 80005a0:	443b      	add	r3, r7
 80005a2:	e71c      	b.n	80003de <__udivmoddi4+0x11e>
 80005a4:	4649      	mov	r1, r9
 80005a6:	e79c      	b.n	80004e2 <__udivmoddi4+0x222>
 80005a8:	eba1 0109 	sub.w	r1, r1, r9
 80005ac:	46c4      	mov	ip, r8
 80005ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b2:	fb09 f804 	mul.w	r8, r9, r4
 80005b6:	e7c4      	b.n	8000542 <__udivmoddi4+0x282>

080005b8 <__aeabi_idiv0>:
 80005b8:	4770      	bx	lr
 80005ba:	bf00      	nop

080005bc <HAL_UART_RxCpltCallback>:

/**
 * @brief Обработчик прерывания USART1
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80005bc:	b580      	push	{r7, lr}
 80005be:	b082      	sub	sp, #8
 80005c0:	af00      	add	r7, sp, #0
 80005c2:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART1) {
 80005c4:	687b      	ldr	r3, [r7, #4]
 80005c6:	681b      	ldr	r3, [r3, #0]
 80005c8:	4a09      	ldr	r2, [pc, #36]	@ (80005f0 <HAL_UART_RxCpltCallback+0x34>)
 80005ca:	4293      	cmp	r3, r2
 80005cc:	d103      	bne.n	80005d6 <HAL_UART_RxCpltCallback+0x1a>
        SecureUart_HandleUartRxEvent(&TxContext);
 80005ce:	4809      	ldr	r0, [pc, #36]	@ (80005f4 <HAL_UART_RxCpltCallback+0x38>)
 80005d0:	f000 fdee 	bl	80011b0 <SecureUart_HandleUartRxEvent>
    }
    else if (huart->Instance == USART6) {
        SecureUart_HandleUartRxEvent(&RxContext);
    }
}
 80005d4:	e007      	b.n	80005e6 <HAL_UART_RxCpltCallback+0x2a>
    else if (huart->Instance == USART6) {
 80005d6:	687b      	ldr	r3, [r7, #4]
 80005d8:	681b      	ldr	r3, [r3, #0]
 80005da:	4a07      	ldr	r2, [pc, #28]	@ (80005f8 <HAL_UART_RxCpltCallback+0x3c>)
 80005dc:	4293      	cmp	r3, r2
 80005de:	d102      	bne.n	80005e6 <HAL_UART_RxCpltCallback+0x2a>
        SecureUart_HandleUartRxEvent(&RxContext);
 80005e0:	4806      	ldr	r0, [pc, #24]	@ (80005fc <HAL_UART_RxCpltCallback+0x40>)
 80005e2:	f000 fde5 	bl	80011b0 <SecureUart_HandleUartRxEvent>
}
 80005e6:	bf00      	nop
 80005e8:	3708      	adds	r7, #8
 80005ea:	46bd      	mov	sp, r7
 80005ec:	bd80      	pop	{r7, pc}
 80005ee:	bf00      	nop
 80005f0:	40011000 	.word	0x40011000
 80005f4:	20000310 	.word	0x20000310
 80005f8:	40011400 	.word	0x40011400
 80005fc:	20000434 	.word	0x20000434

08000600 <TestDecryption>:

void TestDecryption() {
 8000600:	b590      	push	{r4, r7, lr}
 8000602:	b0b3      	sub	sp, #204	@ 0xcc
 8000604:	af00      	add	r7, sp, #0
    uint8_t known_plaintext[] = "Test message";
 8000606:	4b27      	ldr	r3, [pc, #156]	@ (80006a4 <TestDecryption+0xa4>)
 8000608:	f107 04b0 	add.w	r4, r7, #176	@ 0xb0
 800060c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800060e:	c407      	stmia	r4!, {r0, r1, r2}
 8000610:	7023      	strb	r3, [r4, #0]
    uint8_t known_ciphertext[32];
    uint8_t decrypted[32];

    // Шифрование
    SpeckContext test_ctx;
    Speck_Init(&test_ctx, encryptionKey);
 8000612:	1d3b      	adds	r3, r7, #4
 8000614:	4924      	ldr	r1, [pc, #144]	@ (80006a8 <TestDecryption+0xa8>)
 8000616:	4618      	mov	r0, r3
 8000618:	f001 fed2 	bl	80023c0 <Speck_Init>

    size_t enc_len = Speck_Encrypt_Simple(&test_ctx, known_plaintext, strlen((char*)known_plaintext), known_ciphertext);
 800061c:	f107 03b0 	add.w	r3, r7, #176	@ 0xb0
 8000620:	4618      	mov	r0, r3
 8000622:	f7ff fddd 	bl	80001e0 <strlen>
 8000626:	4602      	mov	r2, r0
 8000628:	f107 0390 	add.w	r3, r7, #144	@ 0x90
 800062c:	f107 01b0 	add.w	r1, r7, #176	@ 0xb0
 8000630:	1d38      	adds	r0, r7, #4
 8000632:	f002 f84c 	bl	80026ce <Speck_Encrypt_Simple>
 8000636:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

    // Расшифрование
    size_t dec_len = Speck_Decrypt_Simple(&test_ctx, known_ciphertext, enc_len, decrypted);
 800063a:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 800063e:	f107 0190 	add.w	r1, r7, #144	@ 0x90
 8000642:	1d38      	adds	r0, r7, #4
 8000644:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8000648:	f002 f8ac 	bl	80027a4 <Speck_Decrypt_Simple>
 800064c:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

    // Проверка
    decrypted[dec_len] = 0; // Добавляем нулевой символ для вывода как строки
 8000650:	f107 0270 	add.w	r2, r7, #112	@ 0x70
 8000654:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8000658:	4413      	add	r3, r2
 800065a:	2200      	movs	r2, #0
 800065c:	701a      	strb	r2, [r3, #0]

    SecureUart_DebugPrint(&huart2, "Тест расшифрования:\r\n");
 800065e:	4913      	ldr	r1, [pc, #76]	@ (80006ac <TestDecryption+0xac>)
 8000660:	4813      	ldr	r0, [pc, #76]	@ (80006b0 <TestDecryption+0xb0>)
 8000662:	f000 fdf9 	bl	8001258 <SecureUart_DebugPrint>
    SecureUart_DebugPrint(&huart2, "Оригинал: %s\r\n", known_plaintext);
 8000666:	f107 03b0 	add.w	r3, r7, #176	@ 0xb0
 800066a:	461a      	mov	r2, r3
 800066c:	4911      	ldr	r1, [pc, #68]	@ (80006b4 <TestDecryption+0xb4>)
 800066e:	4810      	ldr	r0, [pc, #64]	@ (80006b0 <TestDecryption+0xb0>)
 8000670:	f000 fdf2 	bl	8001258 <SecureUart_DebugPrint>
    SecureUart_DebugPrint(&huart2, "Расшифровано: %s\r\n", decrypted);
 8000674:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8000678:	461a      	mov	r2, r3
 800067a:	490f      	ldr	r1, [pc, #60]	@ (80006b8 <TestDecryption+0xb8>)
 800067c:	480c      	ldr	r0, [pc, #48]	@ (80006b0 <TestDecryption+0xb0>)
 800067e:	f000 fdeb 	bl	8001258 <SecureUart_DebugPrint>
    SecureUart_DebugPrint(&huart2, "Длина оригинала: %d, длина расшифрованного: %d\r\n",
 8000682:	f107 03b0 	add.w	r3, r7, #176	@ 0xb0
 8000686:	4618      	mov	r0, r3
 8000688:	f7ff fdaa 	bl	80001e0 <strlen>
 800068c:	4602      	mov	r2, r0
 800068e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8000692:	490a      	ldr	r1, [pc, #40]	@ (80006bc <TestDecryption+0xbc>)
 8000694:	4806      	ldr	r0, [pc, #24]	@ (80006b0 <TestDecryption+0xb0>)
 8000696:	f000 fddf 	bl	8001258 <SecureUart_DebugPrint>
                         strlen((char*)known_plaintext), dec_len);
}
 800069a:	bf00      	nop
 800069c:	37cc      	adds	r7, #204	@ 0xcc
 800069e:	46bd      	mov	sp, r7
 80006a0:	bd90      	pop	{r4, r7, pc}
 80006a2:	bf00      	nop
 80006a4:	08006704 	.word	0x08006704
 80006a8:	20000000 	.word	0x20000000
 80006ac:	08006650 	.word	0x08006650
 80006b0:	20000100 	.word	0x20000100
 80006b4:	08006678 	.word	0x08006678
 80006b8:	08006690 	.word	0x08006690
 80006bc:	080066b0 	.word	0x080066b0

080006c0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80006c0:	b580      	push	{r7, lr}
 80006c2:	af00      	add	r7, sp, #0
    /* USER CODE END 1 */

    /* MCU Configuration--------------------------------------------------------*/

    /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
    HAL_Init();
 80006c4:	f002 fbe4 	bl	8002e90 <HAL_Init>
    /* USER CODE BEGIN Init */

    /* USER CODE END Init */

    /* Configure the system clock */
    SystemClock_Config();
 80006c8:	f000 f87a 	bl	80007c0 <SystemClock_Config>
    /* USER CODE BEGIN SysInit */

    /* USER CODE END SysInit */

    /* Initialize all configured peripherals */
    MX_GPIO_Init();
 80006cc:	f000 f944 	bl	8000958 <MX_GPIO_Init>
    MX_DMA_Init();
 80006d0:	f000 f8fc 	bl	80008cc <MX_DMA_Init>
    MX_USART1_UART_Init();
 80006d4:	f000 f87c 	bl	80007d0 <MX_USART1_UART_Init>
    MX_USART2_UART_Init();
 80006d8:	f000 f8a4 	bl	8000824 <MX_USART2_UART_Init>
    MX_USART6_UART_Init();
 80006dc:	f000 f8cc 	bl	8000878 <MX_USART6_UART_Init>
    /* USER CODE BEGIN 2 */

    // Инициализация контекстов защищенного UART
    SecureUart_Init(&TxContext, &huart1, &huart2);
 80006e0:	4a28      	ldr	r2, [pc, #160]	@ (8000784 <main+0xc4>)
 80006e2:	4929      	ldr	r1, [pc, #164]	@ (8000788 <main+0xc8>)
 80006e4:	4829      	ldr	r0, [pc, #164]	@ (800078c <main+0xcc>)
 80006e6:	f000 f9ab 	bl	8000a40 <SecureUart_Init>
    SecureUart_Init(&RxContext, &huart6, &huart2);
 80006ea:	4a26      	ldr	r2, [pc, #152]	@ (8000784 <main+0xc4>)
 80006ec:	4928      	ldr	r1, [pc, #160]	@ (8000790 <main+0xd0>)
 80006ee:	4829      	ldr	r0, [pc, #164]	@ (8000794 <main+0xd4>)
 80006f0:	f000 f9a6 	bl	8000a40 <SecureUart_Init>

    // Включение шифрования и MAC
    SecureUart_EnableEncryption(&TxContext, encryptionKey);
 80006f4:	4928      	ldr	r1, [pc, #160]	@ (8000798 <main+0xd8>)
 80006f6:	4825      	ldr	r0, [pc, #148]	@ (800078c <main+0xcc>)
 80006f8:	f000 f9d6 	bl	8000aa8 <SecureUart_EnableEncryption>
    SecureUart_EnableEncryption(&RxContext, encryptionKey);
 80006fc:	4926      	ldr	r1, [pc, #152]	@ (8000798 <main+0xd8>)
 80006fe:	4825      	ldr	r0, [pc, #148]	@ (8000794 <main+0xd4>)
 8000700:	f000 f9d2 	bl	8000aa8 <SecureUart_EnableEncryption>

    SecureUart_EnableMAC(&TxContext, macKey);
 8000704:	4925      	ldr	r1, [pc, #148]	@ (800079c <main+0xdc>)
 8000706:	4821      	ldr	r0, [pc, #132]	@ (800078c <main+0xcc>)
 8000708:	f000 f9ea 	bl	8000ae0 <SecureUart_EnableMAC>
    SecureUart_EnableMAC(&RxContext, macKey);
 800070c:	4923      	ldr	r1, [pc, #140]	@ (800079c <main+0xdc>)
 800070e:	4821      	ldr	r0, [pc, #132]	@ (8000794 <main+0xd4>)
 8000710:	f000 f9e6 	bl	8000ae0 <SecureUart_EnableMAC>

    // Запуск приема в режиме DMA с IDLE прерыванием
    SecureUart_StartReceive(&TxContext);
 8000714:	481d      	ldr	r0, [pc, #116]	@ (800078c <main+0xcc>)
 8000716:	f000 fa01 	bl	8000b1c <SecureUart_StartReceive>
    SecureUart_StartReceive(&RxContext);
 800071a:	481e      	ldr	r0, [pc, #120]	@ (8000794 <main+0xd4>)
 800071c:	f000 f9fe 	bl	8000b1c <SecureUart_StartReceive>

    SecureUart_DebugPrint(&huart2, "====================================\r\n");
 8000720:	491f      	ldr	r1, [pc, #124]	@ (80007a0 <main+0xe0>)
 8000722:	4818      	ldr	r0, [pc, #96]	@ (8000784 <main+0xc4>)
 8000724:	f000 fd98 	bl	8001258 <SecureUart_DebugPrint>
    SecureUart_DebugPrint(&huart2, "   Защищенный UART протокол\r\n");
 8000728:	491e      	ldr	r1, [pc, #120]	@ (80007a4 <main+0xe4>)
 800072a:	4816      	ldr	r0, [pc, #88]	@ (8000784 <main+0xc4>)
 800072c:	f000 fd94 	bl	8001258 <SecureUart_DebugPrint>
    SecureUart_DebugPrint(&huart2, "====================================\r\n");
 8000730:	491b      	ldr	r1, [pc, #108]	@ (80007a0 <main+0xe0>)
 8000732:	4814      	ldr	r0, [pc, #80]	@ (8000784 <main+0xc4>)
 8000734:	f000 fd90 	bl	8001258 <SecureUart_DebugPrint>
    SecureUart_DebugPrint(&huart2, "USART1 -> USART6: передача данных\r\n");
 8000738:	491b      	ldr	r1, [pc, #108]	@ (80007a8 <main+0xe8>)
 800073a:	4812      	ldr	r0, [pc, #72]	@ (8000784 <main+0xc4>)
 800073c:	f000 fd8c 	bl	8001258 <SecureUart_DebugPrint>
    SecureUart_DebugPrint(&huart2, "USART2: отладочный вывод\r\n");
 8000740:	491a      	ldr	r1, [pc, #104]	@ (80007ac <main+0xec>)
 8000742:	4810      	ldr	r0, [pc, #64]	@ (8000784 <main+0xc4>)
 8000744:	f000 fd88 	bl	8001258 <SecureUart_DebugPrint>
    SecureUart_DebugPrint(&huart2, "Шифрование: Speck 64/128\r\n");
 8000748:	4919      	ldr	r1, [pc, #100]	@ (80007b0 <main+0xf0>)
 800074a:	480e      	ldr	r0, [pc, #56]	@ (8000784 <main+0xc4>)
 800074c:	f000 fd84 	bl	8001258 <SecureUart_DebugPrint>
    SecureUart_DebugPrint(&huart2, "MAC: SipHash 2-4\r\n");
 8000750:	4918      	ldr	r1, [pc, #96]	@ (80007b4 <main+0xf4>)
 8000752:	480c      	ldr	r0, [pc, #48]	@ (8000784 <main+0xc4>)
 8000754:	f000 fd80 	bl	8001258 <SecureUart_DebugPrint>
    SecureUart_DebugPrint(&huart2, "====================================\r\n\r\n");
 8000758:	4917      	ldr	r1, [pc, #92]	@ (80007b8 <main+0xf8>)
 800075a:	480a      	ldr	r0, [pc, #40]	@ (8000784 <main+0xc4>)
 800075c:	f000 fd7c 	bl	8001258 <SecureUart_DebugPrint>

    TestDecryption();
 8000760:	f7ff ff4e 	bl	8000600 <TestDecryption>
    {
        /* USER CODE END WHILE */

        /* USER CODE BEGIN 3 */
        // Отправка тестового сообщения
        SecureUart_Send(&TxContext, testData, strlen((char*)testData));
 8000764:	4815      	ldr	r0, [pc, #84]	@ (80007bc <main+0xfc>)
 8000766:	f7ff fd3b 	bl	80001e0 <strlen>
 800076a:	4603      	mov	r3, r0
 800076c:	b2db      	uxtb	r3, r3
 800076e:	461a      	mov	r2, r3
 8000770:	4912      	ldr	r1, [pc, #72]	@ (80007bc <main+0xfc>)
 8000772:	4806      	ldr	r0, [pc, #24]	@ (800078c <main+0xcc>)
 8000774:	f000 fa48 	bl	8000c08 <SecureUart_Send>

        // Задержка 20 секунд между отправками
        HAL_Delay(20000);
 8000778:	f644 6020 	movw	r0, #20000	@ 0x4e20
 800077c:	f002 fbfa 	bl	8002f74 <HAL_Delay>
        SecureUart_Send(&TxContext, testData, strlen((char*)testData));
 8000780:	bf00      	nop
 8000782:	e7ef      	b.n	8000764 <main+0xa4>
 8000784:	20000100 	.word	0x20000100
 8000788:	200000b8 	.word	0x200000b8
 800078c:	20000310 	.word	0x20000310
 8000790:	20000148 	.word	0x20000148
 8000794:	20000434 	.word	0x20000434
 8000798:	20000000 	.word	0x20000000
 800079c:	20000010 	.word	0x20000010
 80007a0:	08006714 	.word	0x08006714
 80007a4:	0800673c 	.word	0x0800673c
 80007a8:	0800676c 	.word	0x0800676c
 80007ac:	080067a0 	.word	0x080067a0
 80007b0:	080067cc 	.word	0x080067cc
 80007b4:	080067f4 	.word	0x080067f4
 80007b8:	08006808 	.word	0x08006808
 80007bc:	20000020 	.word	0x20000020

080007c0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80007c0:	b480      	push	{r7}
 80007c2:	af00      	add	r7, sp, #0
    // Конфигурация системных часов
    // (код сгенерирован CubeMX)
}
 80007c4:	bf00      	nop
 80007c6:	46bd      	mov	sp, r7
 80007c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007cc:	4770      	bx	lr
	...

080007d0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80007d0:	b580      	push	{r7, lr}
 80007d2:	af00      	add	r7, sp, #0
    huart1.Instance = USART1;
 80007d4:	4b11      	ldr	r3, [pc, #68]	@ (800081c <MX_USART1_UART_Init+0x4c>)
 80007d6:	4a12      	ldr	r2, [pc, #72]	@ (8000820 <MX_USART1_UART_Init+0x50>)
 80007d8:	601a      	str	r2, [r3, #0]
    huart1.Init.BaudRate = 115200;
 80007da:	4b10      	ldr	r3, [pc, #64]	@ (800081c <MX_USART1_UART_Init+0x4c>)
 80007dc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80007e0:	605a      	str	r2, [r3, #4]
    huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80007e2:	4b0e      	ldr	r3, [pc, #56]	@ (800081c <MX_USART1_UART_Init+0x4c>)
 80007e4:	2200      	movs	r2, #0
 80007e6:	609a      	str	r2, [r3, #8]
    huart1.Init.StopBits = UART_STOPBITS_1;
 80007e8:	4b0c      	ldr	r3, [pc, #48]	@ (800081c <MX_USART1_UART_Init+0x4c>)
 80007ea:	2200      	movs	r2, #0
 80007ec:	60da      	str	r2, [r3, #12]
    huart1.Init.Parity = UART_PARITY_NONE;
 80007ee:	4b0b      	ldr	r3, [pc, #44]	@ (800081c <MX_USART1_UART_Init+0x4c>)
 80007f0:	2200      	movs	r2, #0
 80007f2:	611a      	str	r2, [r3, #16]
    huart1.Init.Mode = UART_MODE_TX_RX;
 80007f4:	4b09      	ldr	r3, [pc, #36]	@ (800081c <MX_USART1_UART_Init+0x4c>)
 80007f6:	220c      	movs	r2, #12
 80007f8:	615a      	str	r2, [r3, #20]
    huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80007fa:	4b08      	ldr	r3, [pc, #32]	@ (800081c <MX_USART1_UART_Init+0x4c>)
 80007fc:	2200      	movs	r2, #0
 80007fe:	619a      	str	r2, [r3, #24]
    huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000800:	4b06      	ldr	r3, [pc, #24]	@ (800081c <MX_USART1_UART_Init+0x4c>)
 8000802:	2200      	movs	r2, #0
 8000804:	61da      	str	r2, [r3, #28]
    if (HAL_UART_Init(&huart1) != HAL_OK)
 8000806:	4805      	ldr	r0, [pc, #20]	@ (800081c <MX_USART1_UART_Init+0x4c>)
 8000808:	f003 fabe 	bl	8003d88 <HAL_UART_Init>
 800080c:	4603      	mov	r3, r0
 800080e:	2b00      	cmp	r3, #0
 8000810:	d001      	beq.n	8000816 <MX_USART1_UART_Init+0x46>
    {
        Error_Handler();
 8000812:	f000 f90f 	bl	8000a34 <Error_Handler>
    }
}
 8000816:	bf00      	nop
 8000818:	bd80      	pop	{r7, pc}
 800081a:	bf00      	nop
 800081c:	200000b8 	.word	0x200000b8
 8000820:	40011000 	.word	0x40011000

08000824 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000824:	b580      	push	{r7, lr}
 8000826:	af00      	add	r7, sp, #0
    huart2.Instance = USART2;
 8000828:	4b11      	ldr	r3, [pc, #68]	@ (8000870 <MX_USART2_UART_Init+0x4c>)
 800082a:	4a12      	ldr	r2, [pc, #72]	@ (8000874 <MX_USART2_UART_Init+0x50>)
 800082c:	601a      	str	r2, [r3, #0]
    huart2.Init.BaudRate = 115200;
 800082e:	4b10      	ldr	r3, [pc, #64]	@ (8000870 <MX_USART2_UART_Init+0x4c>)
 8000830:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000834:	605a      	str	r2, [r3, #4]
    huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000836:	4b0e      	ldr	r3, [pc, #56]	@ (8000870 <MX_USART2_UART_Init+0x4c>)
 8000838:	2200      	movs	r2, #0
 800083a:	609a      	str	r2, [r3, #8]
    huart2.Init.StopBits = UART_STOPBITS_1;
 800083c:	4b0c      	ldr	r3, [pc, #48]	@ (8000870 <MX_USART2_UART_Init+0x4c>)
 800083e:	2200      	movs	r2, #0
 8000840:	60da      	str	r2, [r3, #12]
    huart2.Init.Parity = UART_PARITY_NONE;
 8000842:	4b0b      	ldr	r3, [pc, #44]	@ (8000870 <MX_USART2_UART_Init+0x4c>)
 8000844:	2200      	movs	r2, #0
 8000846:	611a      	str	r2, [r3, #16]
    huart2.Init.Mode = UART_MODE_TX_RX;
 8000848:	4b09      	ldr	r3, [pc, #36]	@ (8000870 <MX_USART2_UART_Init+0x4c>)
 800084a:	220c      	movs	r2, #12
 800084c:	615a      	str	r2, [r3, #20]
    huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800084e:	4b08      	ldr	r3, [pc, #32]	@ (8000870 <MX_USART2_UART_Init+0x4c>)
 8000850:	2200      	movs	r2, #0
 8000852:	619a      	str	r2, [r3, #24]
    huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000854:	4b06      	ldr	r3, [pc, #24]	@ (8000870 <MX_USART2_UART_Init+0x4c>)
 8000856:	2200      	movs	r2, #0
 8000858:	61da      	str	r2, [r3, #28]
    if (HAL_UART_Init(&huart2) != HAL_OK)
 800085a:	4805      	ldr	r0, [pc, #20]	@ (8000870 <MX_USART2_UART_Init+0x4c>)
 800085c:	f003 fa94 	bl	8003d88 <HAL_UART_Init>
 8000860:	4603      	mov	r3, r0
 8000862:	2b00      	cmp	r3, #0
 8000864:	d001      	beq.n	800086a <MX_USART2_UART_Init+0x46>
    {
        Error_Handler();
 8000866:	f000 f8e5 	bl	8000a34 <Error_Handler>
    }
}
 800086a:	bf00      	nop
 800086c:	bd80      	pop	{r7, pc}
 800086e:	bf00      	nop
 8000870:	20000100 	.word	0x20000100
 8000874:	40004400 	.word	0x40004400

08000878 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8000878:	b580      	push	{r7, lr}
 800087a:	af00      	add	r7, sp, #0
    huart6.Instance = USART6;
 800087c:	4b11      	ldr	r3, [pc, #68]	@ (80008c4 <MX_USART6_UART_Init+0x4c>)
 800087e:	4a12      	ldr	r2, [pc, #72]	@ (80008c8 <MX_USART6_UART_Init+0x50>)
 8000880:	601a      	str	r2, [r3, #0]
    huart6.Init.BaudRate = 115200;
 8000882:	4b10      	ldr	r3, [pc, #64]	@ (80008c4 <MX_USART6_UART_Init+0x4c>)
 8000884:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000888:	605a      	str	r2, [r3, #4]
    huart6.Init.WordLength = UART_WORDLENGTH_8B;
 800088a:	4b0e      	ldr	r3, [pc, #56]	@ (80008c4 <MX_USART6_UART_Init+0x4c>)
 800088c:	2200      	movs	r2, #0
 800088e:	609a      	str	r2, [r3, #8]
    huart6.Init.StopBits = UART_STOPBITS_1;
 8000890:	4b0c      	ldr	r3, [pc, #48]	@ (80008c4 <MX_USART6_UART_Init+0x4c>)
 8000892:	2200      	movs	r2, #0
 8000894:	60da      	str	r2, [r3, #12]
    huart6.Init.Parity = UART_PARITY_NONE;
 8000896:	4b0b      	ldr	r3, [pc, #44]	@ (80008c4 <MX_USART6_UART_Init+0x4c>)
 8000898:	2200      	movs	r2, #0
 800089a:	611a      	str	r2, [r3, #16]
    huart6.Init.Mode = UART_MODE_TX_RX;
 800089c:	4b09      	ldr	r3, [pc, #36]	@ (80008c4 <MX_USART6_UART_Init+0x4c>)
 800089e:	220c      	movs	r2, #12
 80008a0:	615a      	str	r2, [r3, #20]
    huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80008a2:	4b08      	ldr	r3, [pc, #32]	@ (80008c4 <MX_USART6_UART_Init+0x4c>)
 80008a4:	2200      	movs	r2, #0
 80008a6:	619a      	str	r2, [r3, #24]
    huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 80008a8:	4b06      	ldr	r3, [pc, #24]	@ (80008c4 <MX_USART6_UART_Init+0x4c>)
 80008aa:	2200      	movs	r2, #0
 80008ac:	61da      	str	r2, [r3, #28]
    if (HAL_UART_Init(&huart6) != HAL_OK)
 80008ae:	4805      	ldr	r0, [pc, #20]	@ (80008c4 <MX_USART6_UART_Init+0x4c>)
 80008b0:	f003 fa6a 	bl	8003d88 <HAL_UART_Init>
 80008b4:	4603      	mov	r3, r0
 80008b6:	2b00      	cmp	r3, #0
 80008b8:	d001      	beq.n	80008be <MX_USART6_UART_Init+0x46>
    {
        Error_Handler();
 80008ba:	f000 f8bb 	bl	8000a34 <Error_Handler>
    }
}
 80008be:	bf00      	nop
 80008c0:	bd80      	pop	{r7, pc}
 80008c2:	bf00      	nop
 80008c4:	20000148 	.word	0x20000148
 80008c8:	40011400 	.word	0x40011400

080008cc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80008cc:	b580      	push	{r7, lr}
 80008ce:	b082      	sub	sp, #8
 80008d0:	af00      	add	r7, sp, #0
    /* DMA controller clock enable */
    __HAL_RCC_DMA2_CLK_ENABLE();
 80008d2:	2300      	movs	r3, #0
 80008d4:	607b      	str	r3, [r7, #4]
 80008d6:	4b1f      	ldr	r3, [pc, #124]	@ (8000954 <MX_DMA_Init+0x88>)
 80008d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008da:	4a1e      	ldr	r2, [pc, #120]	@ (8000954 <MX_DMA_Init+0x88>)
 80008dc:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80008e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80008e2:	4b1c      	ldr	r3, [pc, #112]	@ (8000954 <MX_DMA_Init+0x88>)
 80008e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008e6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80008ea:	607b      	str	r3, [r7, #4]
 80008ec:	687b      	ldr	r3, [r7, #4]
    __HAL_RCC_DMA1_CLK_ENABLE();
 80008ee:	2300      	movs	r3, #0
 80008f0:	603b      	str	r3, [r7, #0]
 80008f2:	4b18      	ldr	r3, [pc, #96]	@ (8000954 <MX_DMA_Init+0x88>)
 80008f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008f6:	4a17      	ldr	r2, [pc, #92]	@ (8000954 <MX_DMA_Init+0x88>)
 80008f8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80008fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80008fe:	4b15      	ldr	r3, [pc, #84]	@ (8000954 <MX_DMA_Init+0x88>)
 8000900:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000902:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000906:	603b      	str	r3, [r7, #0]
 8000908:	683b      	ldr	r3, [r7, #0]

    /* DMA interrupt init */
    /* DMA1_Stream0_IRQn interrupt configuration */
    HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 800090a:	2200      	movs	r2, #0
 800090c:	2100      	movs	r1, #0
 800090e:	200b      	movs	r0, #11
 8000910:	f002 fc2f 	bl	8003172 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8000914:	200b      	movs	r0, #11
 8000916:	f002 fc48 	bl	80031aa <HAL_NVIC_EnableIRQ>
    /* DMA1_Stream1_IRQn interrupt configuration */
    HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 800091a:	2200      	movs	r2, #0
 800091c:	2100      	movs	r1, #0
 800091e:	200c      	movs	r0, #12
 8000920:	f002 fc27 	bl	8003172 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8000924:	200c      	movs	r0, #12
 8000926:	f002 fc40 	bl	80031aa <HAL_NVIC_EnableIRQ>
    /* DMA2_Stream1_IRQn interrupt configuration */
    HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
 800092a:	2200      	movs	r2, #0
 800092c:	2100      	movs	r1, #0
 800092e:	2039      	movs	r0, #57	@ 0x39
 8000930:	f002 fc1f 	bl	8003172 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8000934:	2039      	movs	r0, #57	@ 0x39
 8000936:	f002 fc38 	bl	80031aa <HAL_NVIC_EnableIRQ>
    /* DMA2_Stream6_IRQn interrupt configuration */
    HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 0, 0);
 800093a:	2200      	movs	r2, #0
 800093c:	2100      	movs	r1, #0
 800093e:	2045      	movs	r0, #69	@ 0x45
 8000940:	f002 fc17 	bl	8003172 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 8000944:	2045      	movs	r0, #69	@ 0x45
 8000946:	f002 fc30 	bl	80031aa <HAL_NVIC_EnableIRQ>
}
 800094a:	bf00      	nop
 800094c:	3708      	adds	r7, #8
 800094e:	46bd      	mov	sp, r7
 8000950:	bd80      	pop	{r7, pc}
 8000952:	bf00      	nop
 8000954:	40023800 	.word	0x40023800

08000958 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000958:	b580      	push	{r7, lr}
 800095a:	b08a      	sub	sp, #40	@ 0x28
 800095c:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 800095e:	f107 0314 	add.w	r3, r7, #20
 8000962:	2200      	movs	r2, #0
 8000964:	601a      	str	r2, [r3, #0]
 8000966:	605a      	str	r2, [r3, #4]
 8000968:	609a      	str	r2, [r3, #8]
 800096a:	60da      	str	r2, [r3, #12]
 800096c:	611a      	str	r2, [r3, #16]

    /* GPIO Ports Clock Enable */
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800096e:	2300      	movs	r3, #0
 8000970:	613b      	str	r3, [r7, #16]
 8000972:	4b2d      	ldr	r3, [pc, #180]	@ (8000a28 <MX_GPIO_Init+0xd0>)
 8000974:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000976:	4a2c      	ldr	r2, [pc, #176]	@ (8000a28 <MX_GPIO_Init+0xd0>)
 8000978:	f043 0304 	orr.w	r3, r3, #4
 800097c:	6313      	str	r3, [r2, #48]	@ 0x30
 800097e:	4b2a      	ldr	r3, [pc, #168]	@ (8000a28 <MX_GPIO_Init+0xd0>)
 8000980:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000982:	f003 0304 	and.w	r3, r3, #4
 8000986:	613b      	str	r3, [r7, #16]
 8000988:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOH_CLK_ENABLE();
 800098a:	2300      	movs	r3, #0
 800098c:	60fb      	str	r3, [r7, #12]
 800098e:	4b26      	ldr	r3, [pc, #152]	@ (8000a28 <MX_GPIO_Init+0xd0>)
 8000990:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000992:	4a25      	ldr	r2, [pc, #148]	@ (8000a28 <MX_GPIO_Init+0xd0>)
 8000994:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000998:	6313      	str	r3, [r2, #48]	@ 0x30
 800099a:	4b23      	ldr	r3, [pc, #140]	@ (8000a28 <MX_GPIO_Init+0xd0>)
 800099c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800099e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80009a2:	60fb      	str	r3, [r7, #12]
 80009a4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80009a6:	2300      	movs	r3, #0
 80009a8:	60bb      	str	r3, [r7, #8]
 80009aa:	4b1f      	ldr	r3, [pc, #124]	@ (8000a28 <MX_GPIO_Init+0xd0>)
 80009ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009ae:	4a1e      	ldr	r2, [pc, #120]	@ (8000a28 <MX_GPIO_Init+0xd0>)
 80009b0:	f043 0301 	orr.w	r3, r3, #1
 80009b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80009b6:	4b1c      	ldr	r3, [pc, #112]	@ (8000a28 <MX_GPIO_Init+0xd0>)
 80009b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009ba:	f003 0301 	and.w	r3, r3, #1
 80009be:	60bb      	str	r3, [r7, #8]
 80009c0:	68bb      	ldr	r3, [r7, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80009c2:	2300      	movs	r3, #0
 80009c4:	607b      	str	r3, [r7, #4]
 80009c6:	4b18      	ldr	r3, [pc, #96]	@ (8000a28 <MX_GPIO_Init+0xd0>)
 80009c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009ca:	4a17      	ldr	r2, [pc, #92]	@ (8000a28 <MX_GPIO_Init+0xd0>)
 80009cc:	f043 0302 	orr.w	r3, r3, #2
 80009d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80009d2:	4b15      	ldr	r3, [pc, #84]	@ (8000a28 <MX_GPIO_Init+0xd0>)
 80009d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009d6:	f003 0302 	and.w	r3, r3, #2
 80009da:	607b      	str	r3, [r7, #4]
 80009dc:	687b      	ldr	r3, [r7, #4]

    /* Configure GPIO pin Output Level */
    HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80009de:	2200      	movs	r2, #0
 80009e0:	2120      	movs	r1, #32
 80009e2:	4812      	ldr	r0, [pc, #72]	@ (8000a2c <MX_GPIO_Init+0xd4>)
 80009e4:	f003 f982 	bl	8003cec <HAL_GPIO_WritePin>

    /* Configure GPIO pin : B1_Pin */
    GPIO_InitStruct.Pin = B1_Pin;
 80009e8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80009ec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80009ee:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80009f2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009f4:	2300      	movs	r3, #0
 80009f6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80009f8:	f107 0314 	add.w	r3, r7, #20
 80009fc:	4619      	mov	r1, r3
 80009fe:	480c      	ldr	r0, [pc, #48]	@ (8000a30 <MX_GPIO_Init+0xd8>)
 8000a00:	f002 fff0 	bl	80039e4 <HAL_GPIO_Init>

    /* Configure GPIO pin : LD2_Pin */
    GPIO_InitStruct.Pin = LD2_Pin;
 8000a04:	2320      	movs	r3, #32
 8000a06:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a08:	2301      	movs	r3, #1
 8000a0a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a0c:	2300      	movs	r3, #0
 8000a0e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a10:	2300      	movs	r3, #0
 8000a12:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000a14:	f107 0314 	add.w	r3, r7, #20
 8000a18:	4619      	mov	r1, r3
 8000a1a:	4804      	ldr	r0, [pc, #16]	@ (8000a2c <MX_GPIO_Init+0xd4>)
 8000a1c:	f002 ffe2 	bl	80039e4 <HAL_GPIO_Init>
}
 8000a20:	bf00      	nop
 8000a22:	3728      	adds	r7, #40	@ 0x28
 8000a24:	46bd      	mov	sp, r7
 8000a26:	bd80      	pop	{r7, pc}
 8000a28:	40023800 	.word	0x40023800
 8000a2c:	40020000 	.word	0x40020000
 8000a30:	40020800 	.word	0x40020800

08000a34 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a34:	b480      	push	{r7}
 8000a36:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a38:	b672      	cpsid	i
}
 8000a3a:	bf00      	nop
    /* USER CODE BEGIN Error_Handler_Debug */
    /* User can add his own implementation to report the HAL error return state */
    __disable_irq();
    while (1)
 8000a3c:	bf00      	nop
 8000a3e:	e7fd      	b.n	8000a3c <Error_Handler+0x8>

08000a40 <SecureUart_Init>:
 * @brief Инициализация контекста защищенного UART
 * @param ctx Указатель на структуру контекста
 * @param huart Дескриптор основного UART
 * @param debug_uart Дескриптор UART для отладки
 */
void SecureUart_Init(SecureUartContext *ctx, UART_HandleTypeDef *huart, UART_HandleTypeDef *debug_uart) {
 8000a40:	b580      	push	{r7, lr}
 8000a42:	b084      	sub	sp, #16
 8000a44:	af00      	add	r7, sp, #0
 8000a46:	60f8      	str	r0, [r7, #12]
 8000a48:	60b9      	str	r1, [r7, #8]
 8000a4a:	607a      	str	r2, [r7, #4]
    memset(ctx, 0, sizeof(SecureUartContext));
 8000a4c:	f44f 7292 	mov.w	r2, #292	@ 0x124
 8000a50:	2100      	movs	r1, #0
 8000a52:	68f8      	ldr	r0, [r7, #12]
 8000a54:	f004 fda2 	bl	800559c <memset>
    ctx->huart = huart;
 8000a58:	68fb      	ldr	r3, [r7, #12]
 8000a5a:	68ba      	ldr	r2, [r7, #8]
 8000a5c:	601a      	str	r2, [r3, #0]
    ctx->debug_uart = debug_uart;
 8000a5e:	68fb      	ldr	r3, [r7, #12]
 8000a60:	687a      	ldr	r2, [r7, #4]
 8000a62:	605a      	str	r2, [r3, #4]
    ctx->rx_pos = 0;
 8000a64:	68fb      	ldr	r3, [r7, #12]
 8000a66:	2200      	movs	r2, #0
 8000a68:	f8a3 209c 	strh.w	r2, [r3, #156]	@ 0x9c
    ctx->last_sequence_id = 0;
 8000a6c:	68fb      	ldr	r3, [r7, #12]
 8000a6e:	2200      	movs	r2, #0
 8000a70:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
    ctx->encryption_enabled = false;
 8000a74:	68fb      	ldr	r3, [r7, #12]
 8000a76:	2200      	movs	r2, #0
 8000a78:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
    ctx->mac_enabled = false;
 8000a7c:	68fb      	ldr	r3, [r7, #12]
 8000a7e:	2200      	movs	r2, #0
 8000a80:	f883 2121 	strb.w	r2, [r3, #289]	@ 0x121

    // Инициализация генератора случайных чисел для IV
    srand(HAL_GetTick());
 8000a84:	f002 fa6a 	bl	8002f5c <HAL_GetTick>
 8000a88:	4603      	mov	r3, r0
 8000a8a:	4618      	mov	r0, r3
 8000a8c:	f004 fbe4 	bl	8005258 <srand>

    SecureUart_DebugPrint(ctx->debug_uart, "Инициализация защищенного UART протокола\r\n");
 8000a90:	68fb      	ldr	r3, [r7, #12]
 8000a92:	685b      	ldr	r3, [r3, #4]
 8000a94:	4903      	ldr	r1, [pc, #12]	@ (8000aa4 <SecureUart_Init+0x64>)
 8000a96:	4618      	mov	r0, r3
 8000a98:	f000 fbde 	bl	8001258 <SecureUart_DebugPrint>
}
 8000a9c:	bf00      	nop
 8000a9e:	3710      	adds	r7, #16
 8000aa0:	46bd      	mov	sp, r7
 8000aa2:	bd80      	pop	{r7, pc}
 8000aa4:	08006834 	.word	0x08006834

08000aa8 <SecureUart_EnableEncryption>:
/**
 * @brief Включение шифрования
 * @param ctx Указатель на структуру контекста
 * @param key Ключ шифрования (16 байт)
 */
void SecureUart_EnableEncryption(SecureUartContext *ctx, const uint8_t *key) {
 8000aa8:	b580      	push	{r7, lr}
 8000aaa:	b082      	sub	sp, #8
 8000aac:	af00      	add	r7, sp, #0
 8000aae:	6078      	str	r0, [r7, #4]
 8000ab0:	6039      	str	r1, [r7, #0]
    // Инициализация контекста Speck с ключом
    Speck_Init(&ctx->speck_ctx, key);
 8000ab2:	687b      	ldr	r3, [r7, #4]
 8000ab4:	33a4      	adds	r3, #164	@ 0xa4
 8000ab6:	6839      	ldr	r1, [r7, #0]
 8000ab8:	4618      	mov	r0, r3
 8000aba:	f001 fc81 	bl	80023c0 <Speck_Init>
    ctx->encryption_enabled = true;
 8000abe:	687b      	ldr	r3, [r7, #4]
 8000ac0:	2201      	movs	r2, #1
 8000ac2:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110

    SecureUart_DebugPrint(ctx->debug_uart, "Шифрование включено\r\n");
 8000ac6:	687b      	ldr	r3, [r7, #4]
 8000ac8:	685b      	ldr	r3, [r3, #4]
 8000aca:	4904      	ldr	r1, [pc, #16]	@ (8000adc <SecureUart_EnableEncryption+0x34>)
 8000acc:	4618      	mov	r0, r3
 8000ace:	f000 fbc3 	bl	8001258 <SecureUart_DebugPrint>
}
 8000ad2:	bf00      	nop
 8000ad4:	3708      	adds	r7, #8
 8000ad6:	46bd      	mov	sp, r7
 8000ad8:	bd80      	pop	{r7, pc}
 8000ada:	bf00      	nop
 8000adc:	08006880 	.word	0x08006880

08000ae0 <SecureUart_EnableMAC>:
/**
 * @brief Включение MAC
 * @param ctx Указатель на структуру контекста
 * @param key Ключ для MAC (16 байт)
 */
void SecureUart_EnableMAC(SecureUartContext *ctx, const uint8_t *key) {
 8000ae0:	b580      	push	{r7, lr}
 8000ae2:	b082      	sub	sp, #8
 8000ae4:	af00      	add	r7, sp, #0
 8000ae6:	6078      	str	r0, [r7, #4]
 8000ae8:	6039      	str	r1, [r7, #0]
    // Копирование ключа MAC
    memcpy(ctx->mac_key, key, SIPHASH_KEY_SIZE);
 8000aea:	687b      	ldr	r3, [r7, #4]
 8000aec:	f203 1311 	addw	r3, r3, #273	@ 0x111
 8000af0:	2210      	movs	r2, #16
 8000af2:	6839      	ldr	r1, [r7, #0]
 8000af4:	4618      	mov	r0, r3
 8000af6:	f004 fdcc 	bl	8005692 <memcpy>
    ctx->mac_enabled = true;
 8000afa:	687b      	ldr	r3, [r7, #4]
 8000afc:	2201      	movs	r2, #1
 8000afe:	f883 2121 	strb.w	r2, [r3, #289]	@ 0x121

    SecureUart_DebugPrint(ctx->debug_uart, "MAC включен\r\n");
 8000b02:	687b      	ldr	r3, [r7, #4]
 8000b04:	685b      	ldr	r3, [r3, #4]
 8000b06:	4904      	ldr	r1, [pc, #16]	@ (8000b18 <SecureUart_EnableMAC+0x38>)
 8000b08:	4618      	mov	r0, r3
 8000b0a:	f000 fba5 	bl	8001258 <SecureUart_DebugPrint>
}
 8000b0e:	bf00      	nop
 8000b10:	3708      	adds	r7, #8
 8000b12:	46bd      	mov	sp, r7
 8000b14:	bd80      	pop	{r7, pc}
 8000b16:	bf00      	nop
 8000b18:	080068a8 	.word	0x080068a8

08000b1c <SecureUart_StartReceive>:

/**
 * @brief Запуск приема данных по UART в режиме DMA с IDLE прерыванием
 * @param ctx Указатель на структуру контекста
 */
void SecureUart_StartReceive(SecureUartContext *ctx) {
 8000b1c:	b580      	push	{r7, lr}
 8000b1e:	b082      	sub	sp, #8
 8000b20:	af00      	add	r7, sp, #0
 8000b22:	6078      	str	r0, [r7, #4]
    // Включаем прерывание по IDLE
    __HAL_UART_ENABLE_IT(ctx->huart, UART_IT_IDLE);
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	681b      	ldr	r3, [r3, #0]
 8000b28:	681b      	ldr	r3, [r3, #0]
 8000b2a:	68da      	ldr	r2, [r3, #12]
 8000b2c:	687b      	ldr	r3, [r7, #4]
 8000b2e:	681b      	ldr	r3, [r3, #0]
 8000b30:	681b      	ldr	r3, [r3, #0]
 8000b32:	f042 0210 	orr.w	r2, r2, #16
 8000b36:	60da      	str	r2, [r3, #12]

    // Запускаем прием данных по DMA
    HAL_UART_Receive_DMA(ctx->huart, ctx->rx_buffer, MAX_FRAME_SIZE);
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	6818      	ldr	r0, [r3, #0]
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	3308      	adds	r3, #8
 8000b40:	2293      	movs	r2, #147	@ 0x93
 8000b42:	4619      	mov	r1, r3
 8000b44:	f003 f9fb 	bl	8003f3e <HAL_UART_Receive_DMA>

    SecureUart_DebugPrint(ctx->debug_uart, "Начат прием данных в режиме DMA с IDLE прерыванием\r\n");
 8000b48:	687b      	ldr	r3, [r7, #4]
 8000b4a:	685b      	ldr	r3, [r3, #4]
 8000b4c:	4903      	ldr	r1, [pc, #12]	@ (8000b5c <SecureUart_StartReceive+0x40>)
 8000b4e:	4618      	mov	r0, r3
 8000b50:	f000 fb82 	bl	8001258 <SecureUart_DebugPrint>
}
 8000b54:	bf00      	nop
 8000b56:	3708      	adds	r7, #8
 8000b58:	46bd      	mov	sp, r7
 8000b5a:	bd80      	pop	{r7, pc}
 8000b5c:	080068c0 	.word	0x080068c0

08000b60 <SecureUart_CalculateMAC>:
 * @param ctx Указатель на структуру контекста
 * @param data Указатель на данные
 * @param length Длина данных
 * @param mac Буфер для MAC (8 байт)
 */
void SecureUart_CalculateMAC(SecureUartContext *ctx, const uint8_t *data, uint16_t length, uint8_t *mac) {
 8000b60:	b580      	push	{r7, lr}
 8000b62:	b084      	sub	sp, #16
 8000b64:	af00      	add	r7, sp, #0
 8000b66:	60f8      	str	r0, [r7, #12]
 8000b68:	60b9      	str	r1, [r7, #8]
 8000b6a:	603b      	str	r3, [r7, #0]
 8000b6c:	4613      	mov	r3, r2
 8000b6e:	80fb      	strh	r3, [r7, #6]
    SipHash_2_4_MAC(ctx->mac_key, data, length, mac);
 8000b70:	68fb      	ldr	r3, [r7, #12]
 8000b72:	f203 1011 	addw	r0, r3, #273	@ 0x111
 8000b76:	88fa      	ldrh	r2, [r7, #6]
 8000b78:	683b      	ldr	r3, [r7, #0]
 8000b7a:	68b9      	ldr	r1, [r7, #8]
 8000b7c:	f001 fb74 	bl	8002268 <SipHash_2_4_MAC>
}
 8000b80:	bf00      	nop
 8000b82:	3710      	adds	r7, #16
 8000b84:	46bd      	mov	sp, r7
 8000b86:	bd80      	pop	{r7, pc}

08000b88 <SecureUart_CalculateCRC>:
 * @brief Простой расчет CRC16 (для обратной совместимости)
 * @param data Указатель на данные
 * @param length Длина данных
 * @return Значение CRC16
 */
uint16_t SecureUart_CalculateCRC(const uint8_t *data, uint16_t length) {
 8000b88:	b480      	push	{r7}
 8000b8a:	b085      	sub	sp, #20
 8000b8c:	af00      	add	r7, sp, #0
 8000b8e:	6078      	str	r0, [r7, #4]
 8000b90:	460b      	mov	r3, r1
 8000b92:	807b      	strh	r3, [r7, #2]
    uint16_t crc = 0;
 8000b94:	2300      	movs	r3, #0
 8000b96:	81fb      	strh	r3, [r7, #14]
    for (uint16_t i = 0; i < length; i++) {
 8000b98:	2300      	movs	r3, #0
 8000b9a:	81bb      	strh	r3, [r7, #12]
 8000b9c:	e029      	b.n	8000bf2 <SecureUart_CalculateCRC+0x6a>
        crc ^= (uint16_t)data[i] << 8;
 8000b9e:	89bb      	ldrh	r3, [r7, #12]
 8000ba0:	687a      	ldr	r2, [r7, #4]
 8000ba2:	4413      	add	r3, r2
 8000ba4:	781b      	ldrb	r3, [r3, #0]
 8000ba6:	b21b      	sxth	r3, r3
 8000ba8:	021b      	lsls	r3, r3, #8
 8000baa:	b21a      	sxth	r2, r3
 8000bac:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000bb0:	4053      	eors	r3, r2
 8000bb2:	b21b      	sxth	r3, r3
 8000bb4:	81fb      	strh	r3, [r7, #14]
        for (uint8_t j = 0; j < 8; j++) {
 8000bb6:	2300      	movs	r3, #0
 8000bb8:	72fb      	strb	r3, [r7, #11]
 8000bba:	e014      	b.n	8000be6 <SecureUart_CalculateCRC+0x5e>
            if (crc & 0x8000) {
 8000bbc:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000bc0:	2b00      	cmp	r3, #0
 8000bc2:	da0a      	bge.n	8000bda <SecureUart_CalculateCRC+0x52>
                crc = (crc << 1) ^ 0x1021; // Полином 0x1021 (CRC-16-CCITT)
 8000bc4:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000bc8:	005b      	lsls	r3, r3, #1
 8000bca:	b21b      	sxth	r3, r3
 8000bcc:	f483 5381 	eor.w	r3, r3, #4128	@ 0x1020
 8000bd0:	f083 0301 	eor.w	r3, r3, #1
 8000bd4:	b21b      	sxth	r3, r3
 8000bd6:	81fb      	strh	r3, [r7, #14]
 8000bd8:	e002      	b.n	8000be0 <SecureUart_CalculateCRC+0x58>
            } else {
                crc = crc << 1;
 8000bda:	89fb      	ldrh	r3, [r7, #14]
 8000bdc:	005b      	lsls	r3, r3, #1
 8000bde:	81fb      	strh	r3, [r7, #14]
        for (uint8_t j = 0; j < 8; j++) {
 8000be0:	7afb      	ldrb	r3, [r7, #11]
 8000be2:	3301      	adds	r3, #1
 8000be4:	72fb      	strb	r3, [r7, #11]
 8000be6:	7afb      	ldrb	r3, [r7, #11]
 8000be8:	2b07      	cmp	r3, #7
 8000bea:	d9e7      	bls.n	8000bbc <SecureUart_CalculateCRC+0x34>
    for (uint16_t i = 0; i < length; i++) {
 8000bec:	89bb      	ldrh	r3, [r7, #12]
 8000bee:	3301      	adds	r3, #1
 8000bf0:	81bb      	strh	r3, [r7, #12]
 8000bf2:	89ba      	ldrh	r2, [r7, #12]
 8000bf4:	887b      	ldrh	r3, [r7, #2]
 8000bf6:	429a      	cmp	r2, r3
 8000bf8:	d3d1      	bcc.n	8000b9e <SecureUart_CalculateCRC+0x16>
            }
        }
    }
    return crc;
 8000bfa:	89fb      	ldrh	r3, [r7, #14]
}
 8000bfc:	4618      	mov	r0, r3
 8000bfe:	3714      	adds	r7, #20
 8000c00:	46bd      	mov	sp, r7
 8000c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c06:	4770      	bx	lr

08000c08 <SecureUart_Send>:
 * @param ctx Указатель на структуру контекста
 * @param data Данные для отправки
 * @param length Длина данных
 * @return Статус операции
 */
SecureUartStatus SecureUart_Send(SecureUartContext *ctx, const uint8_t *data, uint8_t length) {
 8000c08:	b580      	push	{r7, lr}
 8000c0a:	b0d2      	sub	sp, #328	@ 0x148
 8000c0c:	af00      	add	r7, sp, #0
 8000c0e:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8000c12:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8000c16:	6018      	str	r0, [r3, #0]
 8000c18:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8000c1c:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8000c20:	6019      	str	r1, [r3, #0]
 8000c22:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8000c26:	f2a3 1341 	subw	r3, r3, #321	@ 0x141
 8000c2a:	701a      	strb	r2, [r3, #0]
    if (length > MAX_DATA_SIZE) {
 8000c2c:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8000c30:	f2a3 1341 	subw	r3, r3, #321	@ 0x141
 8000c34:	781b      	ldrb	r3, [r3, #0]
 8000c36:	2b80      	cmp	r3, #128	@ 0x80
 8000c38:	d90b      	bls.n	8000c52 <SecureUart_Send+0x4a>
        SecureUart_DebugPrint(ctx->debug_uart, "Ошибка: превышен максимальный размер данных\r\n");
 8000c3a:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8000c3e:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8000c42:	681b      	ldr	r3, [r3, #0]
 8000c44:	685b      	ldr	r3, [r3, #4]
 8000c46:	49a1      	ldr	r1, [pc, #644]	@ (8000ecc <SecureUart_Send+0x2c4>)
 8000c48:	4618      	mov	r0, r3
 8000c4a:	f000 fb05 	bl	8001258 <SecureUart_DebugPrint>
        return SECURE_UART_BUFFER_OVERFLOW;
 8000c4e:	2305      	movs	r3, #5
 8000c50:	e136      	b.n	8000ec0 <SecureUart_Send+0x2b8>
    }

    // Увеличиваем счетчик последовательности
    uint32_t seq_id = g_sequence_counter++;
 8000c52:	4b9f      	ldr	r3, [pc, #636]	@ (8000ed0 <SecureUart_Send+0x2c8>)
 8000c54:	681b      	ldr	r3, [r3, #0]
 8000c56:	1c5a      	adds	r2, r3, #1
 8000c58:	499d      	ldr	r1, [pc, #628]	@ (8000ed0 <SecureUart_Send+0x2c8>)
 8000c5a:	600a      	str	r2, [r1, #0]
 8000c5c:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138

    // Буфер для фрейма
    uint8_t frame[MAX_FRAME_SIZE];
    uint16_t frame_pos = 0;
 8000c60:	2300      	movs	r3, #0
 8000c62:	f8a7 3146 	strh.w	r3, [r7, #326]	@ 0x146

    // Заголовок пакета
    uint32_t header = FRAME_HEADER;
 8000c66:	4b9b      	ldr	r3, [pc, #620]	@ (8000ed4 <SecureUart_Send+0x2cc>)
 8000c68:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    memcpy(frame + frame_pos, &header, FRAME_HEADER_SIZE);
 8000c6c:	f8b7 3146 	ldrh.w	r3, [r7, #326]	@ 0x146
 8000c70:	f107 02a4 	add.w	r2, r7, #164	@ 0xa4
 8000c74:	4413      	add	r3, r2
 8000c76:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
 8000c7a:	601a      	str	r2, [r3, #0]
    frame_pos += FRAME_HEADER_SIZE;
 8000c7c:	f8b7 3146 	ldrh.w	r3, [r7, #326]	@ 0x146
 8000c80:	3304      	adds	r3, #4
 8000c82:	f8a7 3146 	strh.w	r3, [r7, #326]	@ 0x146

    // Идентификатор последовательности
    memcpy(frame + frame_pos, &seq_id, SEQUENCE_ID_SIZE);
 8000c86:	f8b7 3146 	ldrh.w	r3, [r7, #326]	@ 0x146
 8000c8a:	f107 02a4 	add.w	r2, r7, #164	@ 0xa4
 8000c8e:	4413      	add	r3, r2
 8000c90:	f8d7 2138 	ldr.w	r2, [r7, #312]	@ 0x138
 8000c94:	601a      	str	r2, [r3, #0]
    frame_pos += SEQUENCE_ID_SIZE;
 8000c96:	f8b7 3146 	ldrh.w	r3, [r7, #326]	@ 0x146
 8000c9a:	3304      	adds	r3, #4
 8000c9c:	f8a7 3146 	strh.w	r3, [r7, #326]	@ 0x146

    // Тип пакета (по умолчанию - пакет с данными)
    frame[frame_pos++] = PACKET_TYPE_DATA;
 8000ca0:	f8b7 3146 	ldrh.w	r3, [r7, #326]	@ 0x146
 8000ca4:	1c5a      	adds	r2, r3, #1
 8000ca6:	f8a7 2146 	strh.w	r2, [r7, #326]	@ 0x146
 8000caa:	f503 73a4 	add.w	r3, r3, #328	@ 0x148
 8000cae:	443b      	add	r3, r7
 8000cb0:	2201      	movs	r2, #1
 8000cb2:	f803 2ca4 	strb.w	r2, [r3, #-164]

    // Буфер для зашифрованных данных
    uint8_t encrypted_data[MAX_DATA_SIZE];
    uint8_t actual_data_length = length;
 8000cb6:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8000cba:	f2a3 1341 	subw	r3, r3, #321	@ 0x141
 8000cbe:	781b      	ldrb	r3, [r3, #0]
 8000cc0:	f887 3145 	strb.w	r3, [r7, #325]	@ 0x145

    // Если шифрование включено, шифруем данные
    if (ctx->encryption_enabled && length > 0) {
 8000cc4:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8000cc8:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8000ccc:	681b      	ldr	r3, [r3, #0]
 8000cce:	f893 3110 	ldrb.w	r3, [r3, #272]	@ 0x110
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	d046      	beq.n	8000d64 <SecureUart_Send+0x15c>
 8000cd6:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8000cda:	f2a3 1341 	subw	r3, r3, #321	@ 0x141
 8000cde:	781b      	ldrb	r3, [r3, #0]
 8000ce0:	2b00      	cmp	r3, #0
 8000ce2:	d03f      	beq.n	8000d64 <SecureUart_Send+0x15c>
        // Отладочный вывод исходных данных
        SecureUart_DebugPrint(ctx->debug_uart, "Исходные данные перед шифрованием:\r\n");
 8000ce4:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8000ce8:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8000cec:	681b      	ldr	r3, [r3, #0]
 8000cee:	685b      	ldr	r3, [r3, #4]
 8000cf0:	4979      	ldr	r1, [pc, #484]	@ (8000ed8 <SecureUart_Send+0x2d0>)
 8000cf2:	4618      	mov	r0, r3
 8000cf4:	f000 fab0 	bl	8001258 <SecureUart_DebugPrint>
        SecureUart_PrintHexBuffer(ctx->debug_uart, "Оригинал: ", data, length);
 8000cf8:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8000cfc:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8000d00:	681b      	ldr	r3, [r3, #0]
 8000d02:	6858      	ldr	r0, [r3, #4]
 8000d04:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8000d08:	f2a3 1341 	subw	r3, r3, #321	@ 0x141
 8000d0c:	781b      	ldrb	r3, [r3, #0]
 8000d0e:	b29b      	uxth	r3, r3
 8000d10:	f507 72a4 	add.w	r2, r7, #328	@ 0x148
 8000d14:	f5a2 72a0 	sub.w	r2, r2, #320	@ 0x140
 8000d18:	6812      	ldr	r2, [r2, #0]
 8000d1a:	4970      	ldr	r1, [pc, #448]	@ (8000edc <SecureUart_Send+0x2d4>)
 8000d1c:	f000 fada 	bl	80012d4 <SecureUart_PrintHexBuffer>

        // Шифрование данных (используем Simple версию)
        size_t enc_length = Speck_Encrypt_Simple(&ctx->speck_ctx, data, length, encrypted_data);
 8000d20:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8000d24:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8000d28:	681b      	ldr	r3, [r3, #0]
 8000d2a:	f103 00a4 	add.w	r0, r3, #164	@ 0xa4
 8000d2e:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8000d32:	f2a3 1341 	subw	r3, r3, #321	@ 0x141
 8000d36:	781a      	ldrb	r2, [r3, #0]
 8000d38:	f107 0320 	add.w	r3, r7, #32
 8000d3c:	f507 71a4 	add.w	r1, r7, #328	@ 0x148
 8000d40:	f5a1 71a0 	sub.w	r1, r1, #320	@ 0x140
 8000d44:	6809      	ldr	r1, [r1, #0]
 8000d46:	f001 fcc2 	bl	80026ce <Speck_Encrypt_Simple>
 8000d4a:	f8c7 0140 	str.w	r0, [r7, #320]	@ 0x140

        // Обновляем указатель на данные и длину
        data = encrypted_data;
 8000d4e:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8000d52:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8000d56:	f107 0220 	add.w	r2, r7, #32
 8000d5a:	601a      	str	r2, [r3, #0]
        actual_data_length = enc_length;
 8000d5c:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 8000d60:	f887 3145 	strb.w	r3, [r7, #325]	@ 0x145
    }

    // Длина данных
    frame[frame_pos++] = actual_data_length;
 8000d64:	f8b7 3146 	ldrh.w	r3, [r7, #326]	@ 0x146
 8000d68:	1c5a      	adds	r2, r3, #1
 8000d6a:	f8a7 2146 	strh.w	r2, [r7, #326]	@ 0x146
 8000d6e:	f503 73a4 	add.w	r3, r3, #328	@ 0x148
 8000d72:	443b      	add	r3, r7
 8000d74:	f897 2145 	ldrb.w	r2, [r7, #325]	@ 0x145
 8000d78:	f803 2ca4 	strb.w	r2, [r3, #-164]

    // Данные
    if (actual_data_length > 0) {
 8000d7c:	f897 3145 	ldrb.w	r3, [r7, #325]	@ 0x145
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	d015      	beq.n	8000db0 <SecureUart_Send+0x1a8>
        memcpy(frame + frame_pos, data, actual_data_length);
 8000d84:	f8b7 3146 	ldrh.w	r3, [r7, #326]	@ 0x146
 8000d88:	f107 02a4 	add.w	r2, r7, #164	@ 0xa4
 8000d8c:	18d0      	adds	r0, r2, r3
 8000d8e:	f897 2145 	ldrb.w	r2, [r7, #325]	@ 0x145
 8000d92:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8000d96:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8000d9a:	6819      	ldr	r1, [r3, #0]
 8000d9c:	f004 fc79 	bl	8005692 <memcpy>
        frame_pos += actual_data_length;
 8000da0:	f897 3145 	ldrb.w	r3, [r7, #325]	@ 0x145
 8000da4:	b29a      	uxth	r2, r3
 8000da6:	f8b7 3146 	ldrh.w	r3, [r7, #326]	@ 0x146
 8000daa:	4413      	add	r3, r2
 8000dac:	f8a7 3146 	strh.w	r3, [r7, #326]	@ 0x146
    }

    // Если MAC включен, вычисляем и добавляем MAC
    if (ctx->mac_enabled) {
 8000db0:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8000db4:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8000db8:	681b      	ldr	r3, [r3, #0]
 8000dba:	f893 3121 	ldrb.w	r3, [r3, #289]	@ 0x121
 8000dbe:	2b00      	cmp	r3, #0
 8000dc0:	d01e      	beq.n	8000e00 <SecureUart_Send+0x1f8>
        // MAC вычисляется для всего фрейма, включая заголовок, seq_id, тип и данные
        uint8_t mac[MAC_SIZE];
        SecureUart_CalculateMAC(ctx, frame, frame_pos, mac);
 8000dc2:	f107 0318 	add.w	r3, r7, #24
 8000dc6:	f8b7 2146 	ldrh.w	r2, [r7, #326]	@ 0x146
 8000dca:	f107 01a4 	add.w	r1, r7, #164	@ 0xa4
 8000dce:	f507 70a4 	add.w	r0, r7, #328	@ 0x148
 8000dd2:	f5a0 709e 	sub.w	r0, r0, #316	@ 0x13c
 8000dd6:	6800      	ldr	r0, [r0, #0]
 8000dd8:	f7ff fec2 	bl	8000b60 <SecureUart_CalculateMAC>
        memcpy(frame + frame_pos, mac, MAC_SIZE);
 8000ddc:	f8b7 3146 	ldrh.w	r3, [r7, #326]	@ 0x146
 8000de0:	f107 02a4 	add.w	r2, r7, #164	@ 0xa4
 8000de4:	441a      	add	r2, r3
 8000de6:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8000dea:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8000dee:	cb03      	ldmia	r3!, {r0, r1}
 8000df0:	6010      	str	r0, [r2, #0]
 8000df2:	6051      	str	r1, [r2, #4]
        frame_pos += MAC_SIZE;
 8000df4:	f8b7 3146 	ldrh.w	r3, [r7, #326]	@ 0x146
 8000df8:	3308      	adds	r3, #8
 8000dfa:	f8a7 3146 	strh.w	r3, [r7, #326]	@ 0x146
 8000dfe:	e01e      	b.n	8000e3e <SecureUart_Send+0x236>
    }
    else {
        // Для обратной совместимости - используем CRC, если MAC не включен
        uint16_t crc = SecureUart_CalculateCRC(frame, frame_pos);
 8000e00:	f8b7 2146 	ldrh.w	r2, [r7, #326]	@ 0x146
 8000e04:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8000e08:	4611      	mov	r1, r2
 8000e0a:	4618      	mov	r0, r3
 8000e0c:	f7ff febc 	bl	8000b88 <SecureUart_CalculateCRC>
 8000e10:	4603      	mov	r3, r0
 8000e12:	461a      	mov	r2, r3
 8000e14:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8000e18:	f5a3 7399 	sub.w	r3, r3, #306	@ 0x132
 8000e1c:	801a      	strh	r2, [r3, #0]
        memcpy(frame + frame_pos, &crc, 2); // 2 байта для CRC
 8000e1e:	f8b7 3146 	ldrh.w	r3, [r7, #326]	@ 0x146
 8000e22:	f107 02a4 	add.w	r2, r7, #164	@ 0xa4
 8000e26:	4413      	add	r3, r2
 8000e28:	f507 72a4 	add.w	r2, r7, #328	@ 0x148
 8000e2c:	f5a2 7299 	sub.w	r2, r2, #306	@ 0x132
 8000e30:	8812      	ldrh	r2, [r2, #0]
 8000e32:	801a      	strh	r2, [r3, #0]
        frame_pos += 2;
 8000e34:	f8b7 3146 	ldrh.w	r3, [r7, #326]	@ 0x146
 8000e38:	3302      	adds	r3, #2
 8000e3a:	f8a7 3146 	strh.w	r3, [r7, #326]	@ 0x146
    }

    // Отладочный вывод
    SecureUart_DebugPrint(ctx->debug_uart, "Отправка фрейма (seq_id=%lu, длина=%u):\r\n", seq_id, length);
 8000e3e:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8000e42:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8000e46:	681b      	ldr	r3, [r3, #0]
 8000e48:	6858      	ldr	r0, [r3, #4]
 8000e4a:	f8d7 2138 	ldr.w	r2, [r7, #312]	@ 0x138
 8000e4e:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8000e52:	f2a3 1341 	subw	r3, r3, #321	@ 0x141
 8000e56:	781b      	ldrb	r3, [r3, #0]
 8000e58:	4921      	ldr	r1, [pc, #132]	@ (8000ee0 <SecureUart_Send+0x2d8>)
 8000e5a:	f000 f9fd 	bl	8001258 <SecureUart_DebugPrint>
    SecureUart_PrintHexBuffer(ctx->debug_uart, "TX: ", frame, frame_pos);
 8000e5e:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8000e62:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8000e66:	681b      	ldr	r3, [r3, #0]
 8000e68:	6858      	ldr	r0, [r3, #4]
 8000e6a:	f8b7 3146 	ldrh.w	r3, [r7, #326]	@ 0x146
 8000e6e:	f107 02a4 	add.w	r2, r7, #164	@ 0xa4
 8000e72:	491c      	ldr	r1, [pc, #112]	@ (8000ee4 <SecureUart_Send+0x2dc>)
 8000e74:	f000 fa2e 	bl	80012d4 <SecureUart_PrintHexBuffer>

    // Отправка фрейма
    HAL_StatusTypeDef hal_status = HAL_UART_Transmit(ctx->huart, frame, frame_pos, 1000);
 8000e78:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8000e7c:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8000e80:	681b      	ldr	r3, [r3, #0]
 8000e82:	6818      	ldr	r0, [r3, #0]
 8000e84:	f8b7 2146 	ldrh.w	r2, [r7, #326]	@ 0x146
 8000e88:	f107 01a4 	add.w	r1, r7, #164	@ 0xa4
 8000e8c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000e90:	f002 ffca 	bl	8003e28 <HAL_UART_Transmit>
 8000e94:	4603      	mov	r3, r0
 8000e96:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
    if (hal_status != HAL_OK) {
 8000e9a:	f897 313f 	ldrb.w	r3, [r7, #319]	@ 0x13f
 8000e9e:	2b00      	cmp	r3, #0
 8000ea0:	d00d      	beq.n	8000ebe <SecureUart_Send+0x2b6>
        SecureUart_DebugPrint(ctx->debug_uart, "Ошибка отправки: %d\r\n", hal_status);
 8000ea2:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8000ea6:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8000eaa:	681b      	ldr	r3, [r3, #0]
 8000eac:	685b      	ldr	r3, [r3, #4]
 8000eae:	f897 213f 	ldrb.w	r2, [r7, #319]	@ 0x13f
 8000eb2:	490d      	ldr	r1, [pc, #52]	@ (8000ee8 <SecureUart_Send+0x2e0>)
 8000eb4:	4618      	mov	r0, r3
 8000eb6:	f000 f9cf 	bl	8001258 <SecureUart_DebugPrint>
        return SECURE_UART_ERROR;
 8000eba:	2301      	movs	r3, #1
 8000ebc:	e000      	b.n	8000ec0 <SecureUart_Send+0x2b8>
    }

    return SECURE_UART_OK;
 8000ebe:	2300      	movs	r3, #0
}
 8000ec0:	4618      	mov	r0, r3
 8000ec2:	f507 77a4 	add.w	r7, r7, #328	@ 0x148
 8000ec6:	46bd      	mov	sp, r7
 8000ec8:	bd80      	pop	{r7, pc}
 8000eca:	bf00      	nop
 8000ecc:	08006918 	.word	0x08006918
 8000ed0:	20000030 	.word	0x20000030
 8000ed4:	a55a5aa5 	.word	0xa55a5aa5
 8000ed8:	0800696c 	.word	0x0800696c
 8000edc:	080069b0 	.word	0x080069b0
 8000ee0:	080069c4 	.word	0x080069c4
 8000ee4:	08006a04 	.word	0x08006a04
 8000ee8:	08006a0c 	.word	0x08006a0c

08000eec <SecureUart_ProcessReceivedData>:
 * @brief Обработка принятых данных
 * @param ctx Указатель на структуру контекста
 * @param packet Указатель на структуру для сохранения распакованных данных
 * @return Статус операции
 */
SecureUartStatus SecureUart_ProcessReceivedData(SecureUartContext *ctx, SecureUartPacket *packet) {
 8000eec:	b580      	push	{r7, lr}
 8000eee:	b08e      	sub	sp, #56	@ 0x38
 8000ef0:	af00      	add	r7, sp, #0
 8000ef2:	6078      	str	r0, [r7, #4]
 8000ef4:	6039      	str	r1, [r7, #0]
    uint16_t frame_size = ctx->rx_pos;
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	f8b3 309c 	ldrh.w	r3, [r3, #156]	@ 0x9c
 8000efc:	86fb      	strh	r3, [r7, #54]	@ 0x36

    // Проверка минимального размера фрейма
    uint16_t min_size = ctx->mac_enabled ?
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	f893 3121 	ldrb.w	r3, [r3, #289]	@ 0x121
 8000f04:	2b00      	cmp	r3, #0
 8000f06:	d001      	beq.n	8000f0c <SecureUart_ProcessReceivedData+0x20>
 8000f08:	2312      	movs	r3, #18
 8000f0a:	e000      	b.n	8000f0e <SecureUart_ProcessReceivedData+0x22>
 8000f0c:	230c      	movs	r3, #12
 8000f0e:	86bb      	strh	r3, [r7, #52]	@ 0x34
        (FRAME_HEADER_SIZE + SEQUENCE_ID_SIZE + PACKET_TYPE_SIZE + 1 + MAC_SIZE) :
        (FRAME_HEADER_SIZE + SEQUENCE_ID_SIZE + PACKET_TYPE_SIZE + 1 + 2); // +2 для CRC

    if (frame_size < min_size) {
 8000f10:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8000f12:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8000f14:	429a      	cmp	r2, r3
 8000f16:	d208      	bcs.n	8000f2a <SecureUart_ProcessReceivedData+0x3e>
        SecureUart_DebugPrint(ctx->debug_uart, "Ошибка: недостаточный размер фрейма (%u)\r\n", frame_size);
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	685b      	ldr	r3, [r3, #4]
 8000f1c:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8000f1e:	4995      	ldr	r1, [pc, #596]	@ (8001174 <SecureUart_ProcessReceivedData+0x288>)
 8000f20:	4618      	mov	r0, r3
 8000f22:	f000 f999 	bl	8001258 <SecureUart_DebugPrint>
        return SECURE_UART_INVALID_FRAME;
 8000f26:	2302      	movs	r3, #2
 8000f28:	e120      	b.n	800116c <SecureUart_ProcessReceivedData+0x280>
    }

    // Проверка заголовка
    uint32_t received_header;
    memcpy(&received_header, ctx->rx_buffer, FRAME_HEADER_SIZE);
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	3308      	adds	r3, #8
 8000f2e:	681b      	ldr	r3, [r3, #0]
 8000f30:	623b      	str	r3, [r7, #32]
    if (received_header != FRAME_HEADER) {
 8000f32:	6a3b      	ldr	r3, [r7, #32]
 8000f34:	4a90      	ldr	r2, [pc, #576]	@ (8001178 <SecureUart_ProcessReceivedData+0x28c>)
 8000f36:	4293      	cmp	r3, r2
 8000f38:	d008      	beq.n	8000f4c <SecureUart_ProcessReceivedData+0x60>
        SecureUart_DebugPrint(ctx->debug_uart, "Ошибка: неверный заголовок фрейма (0x%08lX)\r\n", received_header);
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	685b      	ldr	r3, [r3, #4]
 8000f3e:	6a3a      	ldr	r2, [r7, #32]
 8000f40:	498e      	ldr	r1, [pc, #568]	@ (800117c <SecureUart_ProcessReceivedData+0x290>)
 8000f42:	4618      	mov	r0, r3
 8000f44:	f000 f988 	bl	8001258 <SecureUart_DebugPrint>
        return SECURE_UART_INVALID_FRAME;
 8000f48:	2302      	movs	r3, #2
 8000f4a:	e10f      	b.n	800116c <SecureUart_ProcessReceivedData+0x280>
    }

    // Извлечение sequence_id
    uint32_t sequence_id;
    memcpy(&sequence_id, ctx->rx_buffer + FRAME_HEADER_SIZE, SEQUENCE_ID_SIZE);
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	3308      	adds	r3, #8
 8000f50:	3304      	adds	r3, #4
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	61fb      	str	r3, [r7, #28]

    // Проверка на replay-атаку
    if (sequence_id <= ctx->last_sequence_id) {
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8000f5c:	69fb      	ldr	r3, [r7, #28]
 8000f5e:	429a      	cmp	r2, r3
 8000f60:	d30a      	bcc.n	8000f78 <SecureUart_ProcessReceivedData+0x8c>
        SecureUart_DebugPrint(ctx->debug_uart, "Обнаружена возможная replay-атака (seq_id=%lu, last=%lu)\r\n",
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	6858      	ldr	r0, [r3, #4]
 8000f66:	69fa      	ldr	r2, [r7, #28]
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8000f6e:	4984      	ldr	r1, [pc, #528]	@ (8001180 <SecureUart_ProcessReceivedData+0x294>)
 8000f70:	f000 f972 	bl	8001258 <SecureUart_DebugPrint>
                              sequence_id, ctx->last_sequence_id);
        return SECURE_UART_REPLAY_ATTACK;
 8000f74:	2303      	movs	r3, #3
 8000f76:	e0f9      	b.n	800116c <SecureUart_ProcessReceivedData+0x280>
    }

    // Извлечение типа пакета
    uint8_t packet_type = ctx->rx_buffer[FRAME_HEADER_SIZE + SEQUENCE_ID_SIZE];
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	7c1b      	ldrb	r3, [r3, #16]
 8000f7c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

    // Извлечение длины данных
    uint8_t data_length = ctx->rx_buffer[FRAME_HEADER_SIZE + SEQUENCE_ID_SIZE + PACKET_TYPE_SIZE];
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	7c5b      	ldrb	r3, [r3, #17]
 8000f84:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32

    // Проверка корректности длины данных
    if (data_length > MAX_FRAME_SIZE - min_size) {
 8000f88:	f897 2032 	ldrb.w	r2, [r7, #50]	@ 0x32
 8000f8c:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8000f8e:	f1c3 0393 	rsb	r3, r3, #147	@ 0x93
 8000f92:	429a      	cmp	r2, r3
 8000f94:	dd09      	ble.n	8000faa <SecureUart_ProcessReceivedData+0xbe>
        SecureUart_DebugPrint(ctx->debug_uart, "Ошибка: некорректная длина данных (%u)\r\n", data_length);
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	685b      	ldr	r3, [r3, #4]
 8000f9a:	f897 2032 	ldrb.w	r2, [r7, #50]	@ 0x32
 8000f9e:	4979      	ldr	r1, [pc, #484]	@ (8001184 <SecureUart_ProcessReceivedData+0x298>)
 8000fa0:	4618      	mov	r0, r3
 8000fa2:	f000 f959 	bl	8001258 <SecureUart_DebugPrint>
        return SECURE_UART_INVALID_FRAME;
 8000fa6:	2302      	movs	r3, #2
 8000fa8:	e0e0      	b.n	800116c <SecureUart_ProcessReceivedData+0x280>
    }

    // Проверка полного размера фрейма
    uint16_t expected_frame_size = min_size + data_length;
 8000faa:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8000fae:	b29a      	uxth	r2, r3
 8000fb0:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8000fb2:	4413      	add	r3, r2
 8000fb4:	863b      	strh	r3, [r7, #48]	@ 0x30
    if (frame_size < expected_frame_size) {
 8000fb6:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8000fb8:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8000fba:	429a      	cmp	r2, r3
 8000fbc:	d208      	bcs.n	8000fd0 <SecureUart_ProcessReceivedData+0xe4>
        SecureUart_DebugPrint(ctx->debug_uart, "Ошибка: неполный фрейм (ожидалось %u, получено %u)\r\n",
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	6858      	ldr	r0, [r3, #4]
 8000fc2:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 8000fc4:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8000fc6:	4970      	ldr	r1, [pc, #448]	@ (8001188 <SecureUart_ProcessReceivedData+0x29c>)
 8000fc8:	f000 f946 	bl	8001258 <SecureUart_DebugPrint>
                              expected_frame_size, frame_size);
        return SECURE_UART_INVALID_FRAME;
 8000fcc:	2302      	movs	r3, #2
 8000fce:	e0cd      	b.n	800116c <SecureUart_ProcessReceivedData+0x280>
    }

    // Проверка MAC или CRC
    if (ctx->mac_enabled) {
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	f893 3121 	ldrb.w	r3, [r3, #289]	@ 0x121
 8000fd6:	2b00      	cmp	r3, #0
 8000fd8:	d02a      	beq.n	8001030 <SecureUart_ProcessReceivedData+0x144>
        // Вычисление и проверка MAC
        uint8_t calculated_mac[MAC_SIZE];
        uint16_t mac_data_length = FRAME_HEADER_SIZE + SEQUENCE_ID_SIZE + PACKET_TYPE_SIZE + 1 + data_length;
 8000fda:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8000fde:	b29b      	uxth	r3, r3
 8000fe0:	330a      	adds	r3, #10
 8000fe2:	85bb      	strh	r3, [r7, #44]	@ 0x2c
        SecureUart_CalculateMAC(ctx, ctx->rx_buffer, mac_data_length, calculated_mac);
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	f103 0108 	add.w	r1, r3, #8
 8000fea:	f107 0314 	add.w	r3, r7, #20
 8000fee:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 8000ff0:	6878      	ldr	r0, [r7, #4]
 8000ff2:	f7ff fdb5 	bl	8000b60 <SecureUart_CalculateMAC>

        uint8_t received_mac[MAC_SIZE];
        memcpy(received_mac, ctx->rx_buffer + mac_data_length, MAC_SIZE);
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	f103 0208 	add.w	r2, r3, #8
 8000ffc:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8000ffe:	441a      	add	r2, r3
 8001000:	f107 030c 	add.w	r3, r7, #12
 8001004:	6810      	ldr	r0, [r2, #0]
 8001006:	6851      	ldr	r1, [r2, #4]
 8001008:	c303      	stmia	r3!, {r0, r1}

        if (memcmp(calculated_mac, received_mac, MAC_SIZE) != 0) {
 800100a:	f107 010c 	add.w	r1, r7, #12
 800100e:	f107 0314 	add.w	r3, r7, #20
 8001012:	2208      	movs	r2, #8
 8001014:	4618      	mov	r0, r3
 8001016:	f004 fab1 	bl	800557c <memcmp>
 800101a:	4603      	mov	r3, r0
 800101c:	2b00      	cmp	r3, #0
 800101e:	d02d      	beq.n	800107c <SecureUart_ProcessReceivedData+0x190>
            SecureUart_DebugPrint(ctx->debug_uart, "Ошибка MAC\r\n");
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	685b      	ldr	r3, [r3, #4]
 8001024:	4959      	ldr	r1, [pc, #356]	@ (800118c <SecureUart_ProcessReceivedData+0x2a0>)
 8001026:	4618      	mov	r0, r3
 8001028:	f000 f916 	bl	8001258 <SecureUart_DebugPrint>
            return SECURE_UART_MAC_ERROR;
 800102c:	2304      	movs	r3, #4
 800102e:	e09d      	b.n	800116c <SecureUart_ProcessReceivedData+0x280>
        }
    } else {
        // CRC проверка для обратной совместимости
        uint16_t received_crc;
        memcpy(&received_crc, ctx->rx_buffer + FRAME_HEADER_SIZE + SEQUENCE_ID_SIZE + PACKET_TYPE_SIZE + 1 + data_length, 2);
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	f103 0208 	add.w	r2, r3, #8
 8001036:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800103a:	330a      	adds	r3, #10
 800103c:	4413      	add	r3, r2
 800103e:	881b      	ldrh	r3, [r3, #0]
 8001040:	b29b      	uxth	r3, r3
 8001042:	817b      	strh	r3, [r7, #10]

        uint16_t calculated_crc = SecureUart_CalculateCRC(ctx->rx_buffer, FRAME_HEADER_SIZE + SEQUENCE_ID_SIZE + PACKET_TYPE_SIZE + 1 + data_length);
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	f103 0208 	add.w	r2, r3, #8
 800104a:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800104e:	b29b      	uxth	r3, r3
 8001050:	330a      	adds	r3, #10
 8001052:	b29b      	uxth	r3, r3
 8001054:	4619      	mov	r1, r3
 8001056:	4610      	mov	r0, r2
 8001058:	f7ff fd96 	bl	8000b88 <SecureUart_CalculateCRC>
 800105c:	4603      	mov	r3, r0
 800105e:	85fb      	strh	r3, [r7, #46]	@ 0x2e

        if (received_crc != calculated_crc) {
 8001060:	897b      	ldrh	r3, [r7, #10]
 8001062:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8001064:	429a      	cmp	r2, r3
 8001066:	d009      	beq.n	800107c <SecureUart_ProcessReceivedData+0x190>
            SecureUart_DebugPrint(ctx->debug_uart, "Ошибка CRC (получено 0x%04X, рассчитано 0x%04X)\r\n",
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	6858      	ldr	r0, [r3, #4]
 800106c:	897b      	ldrh	r3, [r7, #10]
 800106e:	461a      	mov	r2, r3
 8001070:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8001072:	4947      	ldr	r1, [pc, #284]	@ (8001190 <SecureUart_ProcessReceivedData+0x2a4>)
 8001074:	f000 f8f0 	bl	8001258 <SecureUart_DebugPrint>
                                 received_crc, calculated_crc);
            return SECURE_UART_MAC_ERROR;
 8001078:	2304      	movs	r3, #4
 800107a:	e077      	b.n	800116c <SecureUart_ProcessReceivedData+0x280>
        }
    }

    // Обновляем последний известный sequence_id
    ctx->last_sequence_id = sequence_id;
 800107c:	69fa      	ldr	r2, [r7, #28]
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

    // Заполнение структуры пакета
    packet->sequence_id = sequence_id;
 8001084:	69fa      	ldr	r2, [r7, #28]
 8001086:	683b      	ldr	r3, [r7, #0]
 8001088:	601a      	str	r2, [r3, #0]
    packet->packet_type = packet_type;
 800108a:	683b      	ldr	r3, [r7, #0]
 800108c:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 8001090:	711a      	strb	r2, [r3, #4]

    // Получение указателя на данные
    uint8_t *received_data = ctx->rx_buffer + FRAME_HEADER_SIZE + SEQUENCE_ID_SIZE + PACKET_TYPE_SIZE + 1;
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	3308      	adds	r3, #8
 8001096:	330a      	adds	r3, #10
 8001098:	62bb      	str	r3, [r7, #40]	@ 0x28

    // Если шифрование включено, расшифровываем данные
    if (ctx->encryption_enabled && data_length > 0) {
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	f893 3110 	ldrb.w	r3, [r3, #272]	@ 0x110
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	d034      	beq.n	800110e <SecureUart_ProcessReceivedData+0x222>
 80010a4:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	d030      	beq.n	800110e <SecureUart_ProcessReceivedData+0x222>
        // Отладочный вывод зашифрованных данных
        SecureUart_DebugPrint(ctx->debug_uart, "Зашифрованные данные (длина=%u):\r\n", data_length);
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	685b      	ldr	r3, [r3, #4]
 80010b0:	f897 2032 	ldrb.w	r2, [r7, #50]	@ 0x32
 80010b4:	4937      	ldr	r1, [pc, #220]	@ (8001194 <SecureUart_ProcessReceivedData+0x2a8>)
 80010b6:	4618      	mov	r0, r3
 80010b8:	f000 f8ce 	bl	8001258 <SecureUart_DebugPrint>
        SecureUart_PrintHexBuffer(ctx->debug_uart, "Шифротекст: ", received_data, data_length);
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	6858      	ldr	r0, [r3, #4]
 80010c0:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 80010c4:	b29b      	uxth	r3, r3
 80010c6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80010c8:	4933      	ldr	r1, [pc, #204]	@ (8001198 <SecureUart_ProcessReceivedData+0x2ac>)
 80010ca:	f000 f903 	bl	80012d4 <SecureUart_PrintHexBuffer>

        // Используем Simple версию расшифрования
        size_t decrypted_length = Speck_Decrypt_Simple(
            &ctx->speck_ctx,
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	f103 00a4 	add.w	r0, r3, #164	@ 0xa4
        size_t decrypted_length = Speck_Decrypt_Simple(
 80010d4:	f897 2032 	ldrb.w	r2, [r7, #50]	@ 0x32
            received_data,  // Полные данные
            data_length,    // Полная длина данных
            packet->data
 80010d8:	683b      	ldr	r3, [r7, #0]
 80010da:	3306      	adds	r3, #6
        size_t decrypted_length = Speck_Decrypt_Simple(
 80010dc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80010de:	f001 fb61 	bl	80027a4 <Speck_Decrypt_Simple>
 80010e2:	6278      	str	r0, [r7, #36]	@ 0x24
        );

        // Отладочный вывод расшифрованных данных
        SecureUart_DebugPrint(ctx->debug_uart, "Расшифрованные данные (длина=%u):\r\n", decrypted_length);
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	685b      	ldr	r3, [r3, #4]
 80010e8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80010ea:	492c      	ldr	r1, [pc, #176]	@ (800119c <SecureUart_ProcessReceivedData+0x2b0>)
 80010ec:	4618      	mov	r0, r3
 80010ee:	f000 f8b3 	bl	8001258 <SecureUart_DebugPrint>
        SecureUart_PrintHexBuffer(ctx->debug_uart, "Расшифровано: ", packet->data, decrypted_length);
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	6858      	ldr	r0, [r3, #4]
 80010f6:	683b      	ldr	r3, [r7, #0]
 80010f8:	1d9a      	adds	r2, r3, #6
 80010fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010fc:	b29b      	uxth	r3, r3
 80010fe:	4928      	ldr	r1, [pc, #160]	@ (80011a0 <SecureUart_ProcessReceivedData+0x2b4>)
 8001100:	f000 f8e8 	bl	80012d4 <SecureUart_PrintHexBuffer>

        packet->data_length = decrypted_length;
 8001104:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001106:	b2da      	uxtb	r2, r3
 8001108:	683b      	ldr	r3, [r7, #0]
 800110a:	715a      	strb	r2, [r3, #5]
    if (ctx->encryption_enabled && data_length > 0) {
 800110c:	e00f      	b.n	800112e <SecureUart_ProcessReceivedData+0x242>
    } else {
        // Копирование данных без расшифровки
        if (data_length > 0) {
 800110e:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8001112:	2b00      	cmp	r3, #0
 8001114:	d007      	beq.n	8001126 <SecureUart_ProcessReceivedData+0x23a>
            memcpy(packet->data, received_data, data_length);
 8001116:	683b      	ldr	r3, [r7, #0]
 8001118:	3306      	adds	r3, #6
 800111a:	f897 2032 	ldrb.w	r2, [r7, #50]	@ 0x32
 800111e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001120:	4618      	mov	r0, r3
 8001122:	f004 fab6 	bl	8005692 <memcpy>
        }
        packet->data_length = data_length;
 8001126:	683b      	ldr	r3, [r7, #0]
 8001128:	f897 2032 	ldrb.w	r2, [r7, #50]	@ 0x32
 800112c:	715a      	strb	r2, [r3, #5]
    }

    // Отладочный вывод
    SecureUart_DebugPrint(ctx->debug_uart, "Принят фрейм (seq_id=%lu, длина=%u):\r\n", sequence_id, packet->data_length);
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	6858      	ldr	r0, [r3, #4]
 8001132:	69fa      	ldr	r2, [r7, #28]
 8001134:	683b      	ldr	r3, [r7, #0]
 8001136:	795b      	ldrb	r3, [r3, #5]
 8001138:	491a      	ldr	r1, [pc, #104]	@ (80011a4 <SecureUart_ProcessReceivedData+0x2b8>)
 800113a:	f000 f88d 	bl	8001258 <SecureUart_DebugPrint>
    SecureUart_PrintHexBuffer(ctx->debug_uart, "RX: ", ctx->rx_buffer, frame_size);
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	6858      	ldr	r0, [r3, #4]
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	f103 0208 	add.w	r2, r3, #8
 8001148:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800114a:	4917      	ldr	r1, [pc, #92]	@ (80011a8 <SecureUart_ProcessReceivedData+0x2bc>)
 800114c:	f000 f8c2 	bl	80012d4 <SecureUart_PrintHexBuffer>

    // Если данные есть, выводим их
    if (packet->data_length > 0) {
 8001150:	683b      	ldr	r3, [r7, #0]
 8001152:	795b      	ldrb	r3, [r3, #5]
 8001154:	2b00      	cmp	r3, #0
 8001156:	d008      	beq.n	800116a <SecureUart_ProcessReceivedData+0x27e>
        SecureUart_PrintHexBuffer(ctx->debug_uart, "Данные: ", packet->data, packet->data_length);
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	6858      	ldr	r0, [r3, #4]
 800115c:	683b      	ldr	r3, [r7, #0]
 800115e:	1d9a      	adds	r2, r3, #6
 8001160:	683b      	ldr	r3, [r7, #0]
 8001162:	795b      	ldrb	r3, [r3, #5]
 8001164:	4911      	ldr	r1, [pc, #68]	@ (80011ac <SecureUart_ProcessReceivedData+0x2c0>)
 8001166:	f000 f8b5 	bl	80012d4 <SecureUart_PrintHexBuffer>
    }

    return SECURE_UART_OK;
 800116a:	2300      	movs	r3, #0
}
 800116c:	4618      	mov	r0, r3
 800116e:	3738      	adds	r7, #56	@ 0x38
 8001170:	46bd      	mov	sp, r7
 8001172:	bd80      	pop	{r7, pc}
 8001174:	08006a30 	.word	0x08006a30
 8001178:	a55a5aa5 	.word	0xa55a5aa5
 800117c:	08006a7c 	.word	0x08006a7c
 8001180:	08006ac8 	.word	0x08006ac8
 8001184:	08006b1c 	.word	0x08006b1c
 8001188:	08006b64 	.word	0x08006b64
 800118c:	08006bc0 	.word	0x08006bc0
 8001190:	08006bd4 	.word	0x08006bd4
 8001194:	08006c20 	.word	0x08006c20
 8001198:	08006c5c 	.word	0x08006c5c
 800119c:	08006c74 	.word	0x08006c74
 80011a0:	08006cb4 	.word	0x08006cb4
 80011a4:	08006cd0 	.word	0x08006cd0
 80011a8:	08006d08 	.word	0x08006d08
 80011ac:	08006d10 	.word	0x08006d10

080011b0 <SecureUart_HandleUartRxEvent>:

/**
 * @brief Обработчик события приема данных по UART
 * @param ctx Указатель на структуру контекста
 */
void SecureUart_HandleUartRxEvent(SecureUartContext *ctx) {
 80011b0:	b580      	push	{r7, lr}
 80011b2:	b0a6      	sub	sp, #152	@ 0x98
 80011b4:	af00      	add	r7, sp, #0
 80011b6:	6078      	str	r0, [r7, #4]
    // Проверка на IDLE прерывание
    if (__HAL_UART_GET_FLAG(ctx->huart, UART_FLAG_IDLE)) {
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	f003 0310 	and.w	r3, r3, #16
 80011c4:	2b10      	cmp	r3, #16
 80011c6:	d140      	bne.n	800124a <SecureUart_HandleUartRxEvent+0x9a>
        // Сброс флага IDLE
        __HAL_UART_CLEAR_IDLEFLAG(ctx->huart);
 80011c8:	2300      	movs	r3, #0
 80011ca:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	681b      	ldr	r3, [r3, #0]
 80011d6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	681b      	ldr	r3, [r3, #0]
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	685b      	ldr	r3, [r3, #4]
 80011e2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80011e6:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90

        // Остановка DMA
        HAL_UART_DMAStop(ctx->huart);
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	681b      	ldr	r3, [r3, #0]
 80011ee:	4618      	mov	r0, r3
 80011f0:	f002 feca 	bl	8003f88 <HAL_UART_DMAStop>

        // Расчет количества полученных байт
        ctx->rx_pos = MAX_FRAME_SIZE - __HAL_DMA_GET_COUNTER(ctx->huart->hdmarx);
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	685b      	ldr	r3, [r3, #4]
 80011fe:	b29b      	uxth	r3, r3
 8001200:	f1c3 0393 	rsb	r3, r3, #147	@ 0x93
 8001204:	b29a      	uxth	r2, r3
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	f8a3 209c 	strh.w	r2, [r3, #156]	@ 0x9c

        // Обработка принятых данных
        SecureUartPacket packet;
        SecureUartStatus status = SecureUart_ProcessReceivedData(ctx, &packet);
 800120c:	f107 0308 	add.w	r3, r7, #8
 8001210:	4619      	mov	r1, r3
 8001212:	6878      	ldr	r0, [r7, #4]
 8001214:	f7ff fe6a 	bl	8000eec <SecureUart_ProcessReceivedData>
 8001218:	4603      	mov	r3, r0
 800121a:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97

        if (status == SECURE_UART_OK) {
 800121e:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 8001222:	2b00      	cmp	r3, #0
 8001224:	d105      	bne.n	8001232 <SecureUart_HandleUartRxEvent+0x82>
            SecureUart_DebugPrint(ctx->debug_uart, "Пакет успешно обработан\r\n");
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	685b      	ldr	r3, [r3, #4]
 800122a:	490a      	ldr	r1, [pc, #40]	@ (8001254 <SecureUart_HandleUartRxEvent+0xa4>)
 800122c:	4618      	mov	r0, r3
 800122e:	f000 f813 	bl	8001258 <SecureUart_DebugPrint>
        }

        // Сброс указателя приема
        ctx->rx_pos = 0;
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	2200      	movs	r2, #0
 8001236:	f8a3 209c 	strh.w	r2, [r3, #156]	@ 0x9c

        // Перезапуск приема
        HAL_UART_Receive_DMA(ctx->huart, ctx->rx_buffer, MAX_FRAME_SIZE);
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	6818      	ldr	r0, [r3, #0]
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	3308      	adds	r3, #8
 8001242:	2293      	movs	r2, #147	@ 0x93
 8001244:	4619      	mov	r1, r3
 8001246:	f002 fe7a 	bl	8003f3e <HAL_UART_Receive_DMA>
    }
}
 800124a:	bf00      	nop
 800124c:	3798      	adds	r7, #152	@ 0x98
 800124e:	46bd      	mov	sp, r7
 8001250:	bd80      	pop	{r7, pc}
 8001252:	bf00      	nop
 8001254:	08006d20 	.word	0x08006d20

08001258 <SecureUart_DebugPrint>:
 * @brief Отладочный вывод форматированной строки в UART
 * @param huart Дескриптор UART для отладки
 * @param format Формат строки
 * @param ... Аргументы
 */
void SecureUart_DebugPrint(UART_HandleTypeDef *huart, const char *format, ...) {
 8001258:	b40e      	push	{r1, r2, r3}
 800125a:	b580      	push	{r7, lr}
 800125c:	b0c5      	sub	sp, #276	@ 0x114
 800125e:	af00      	add	r7, sp, #0
 8001260:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001264:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001268:	6018      	str	r0, [r3, #0]
    if (huart == NULL) return;
 800126a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800126e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	2b00      	cmp	r3, #0
 8001276:	d025      	beq.n	80012c4 <SecureUart_DebugPrint+0x6c>

    char buffer[256];
    va_list args;
    va_start(args, format);
 8001278:	f507 7290 	add.w	r2, r7, #288	@ 0x120
 800127c:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001280:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8001284:	601a      	str	r2, [r3, #0]
    vsnprintf(buffer, sizeof(buffer), format, args);
 8001286:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800128a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800128e:	f107 0010 	add.w	r0, r7, #16
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 8001298:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800129c:	f004 f960 	bl	8005560 <vsniprintf>
    va_end(args);

    HAL_UART_Transmit(huart, (uint8_t*)buffer, strlen(buffer), 100);
 80012a0:	f107 0310 	add.w	r3, r7, #16
 80012a4:	4618      	mov	r0, r3
 80012a6:	f7fe ff9b 	bl	80001e0 <strlen>
 80012aa:	4603      	mov	r3, r0
 80012ac:	b29a      	uxth	r2, r3
 80012ae:	f107 0110 	add.w	r1, r7, #16
 80012b2:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80012b6:	f5a3 7086 	sub.w	r0, r3, #268	@ 0x10c
 80012ba:	2364      	movs	r3, #100	@ 0x64
 80012bc:	6800      	ldr	r0, [r0, #0]
 80012be:	f002 fdb3 	bl	8003e28 <HAL_UART_Transmit>
 80012c2:	e000      	b.n	80012c6 <SecureUart_DebugPrint+0x6e>
    if (huart == NULL) return;
 80012c4:	bf00      	nop
}
 80012c6:	f507 778a 	add.w	r7, r7, #276	@ 0x114
 80012ca:	46bd      	mov	sp, r7
 80012cc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80012d0:	b003      	add	sp, #12
 80012d2:	4770      	bx	lr

080012d4 <SecureUart_PrintHexBuffer>:
 * @param huart Дескриптор UART для отладки
 * @param prefix Префикс для вывода
 * @param buffer Указатель на буфер данных
 * @param length Длина данных
 */
void SecureUart_PrintHexBuffer(UART_HandleTypeDef *huart, const char *prefix, const uint8_t *buffer, uint16_t length) {
 80012d4:	b580      	push	{r7, lr}
 80012d6:	b08a      	sub	sp, #40	@ 0x28
 80012d8:	af00      	add	r7, sp, #0
 80012da:	60f8      	str	r0, [r7, #12]
 80012dc:	60b9      	str	r1, [r7, #8]
 80012de:	607a      	str	r2, [r7, #4]
 80012e0:	807b      	strh	r3, [r7, #2]
    if (huart == NULL) return;
 80012e2:	68fb      	ldr	r3, [r7, #12]
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	d050      	beq.n	800138a <SecureUart_PrintHexBuffer+0xb6>

    char outstr[16];

    // Вывод префикса
    HAL_UART_Transmit(huart, (uint8_t*)prefix, strlen(prefix), 100);
 80012e8:	68b8      	ldr	r0, [r7, #8]
 80012ea:	f7fe ff79 	bl	80001e0 <strlen>
 80012ee:	4603      	mov	r3, r0
 80012f0:	b29a      	uxth	r2, r3
 80012f2:	2364      	movs	r3, #100	@ 0x64
 80012f4:	68b9      	ldr	r1, [r7, #8]
 80012f6:	68f8      	ldr	r0, [r7, #12]
 80012f8:	f002 fd96 	bl	8003e28 <HAL_UART_Transmit>

    // Вывод буфера в HEX формате
    for (uint16_t i = 0; i < length; i++) {
 80012fc:	2300      	movs	r3, #0
 80012fe:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8001300:	e038      	b.n	8001374 <SecureUart_PrintHexBuffer+0xa0>
        sprintf(outstr, "%02X ", buffer[i]);
 8001302:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001304:	687a      	ldr	r2, [r7, #4]
 8001306:	4413      	add	r3, r2
 8001308:	781b      	ldrb	r3, [r3, #0]
 800130a:	461a      	mov	r2, r3
 800130c:	f107 0314 	add.w	r3, r7, #20
 8001310:	4920      	ldr	r1, [pc, #128]	@ (8001394 <SecureUart_PrintHexBuffer+0xc0>)
 8001312:	4618      	mov	r0, r3
 8001314:	f004 f890 	bl	8005438 <siprintf>
        HAL_UART_Transmit(huart, (uint8_t*)outstr, strlen(outstr), 100);
 8001318:	f107 0314 	add.w	r3, r7, #20
 800131c:	4618      	mov	r0, r3
 800131e:	f7fe ff5f 	bl	80001e0 <strlen>
 8001322:	4603      	mov	r3, r0
 8001324:	b29a      	uxth	r2, r3
 8001326:	f107 0114 	add.w	r1, r7, #20
 800132a:	2364      	movs	r3, #100	@ 0x64
 800132c:	68f8      	ldr	r0, [r7, #12]
 800132e:	f002 fd7b 	bl	8003e28 <HAL_UART_Transmit>

        // Перенос строки каждые 16 байт
        if ((i + 1) % 16 == 0 && i < length - 1) {
 8001332:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001334:	3301      	adds	r3, #1
 8001336:	f003 030f 	and.w	r3, r3, #15
 800133a:	2b00      	cmp	r3, #0
 800133c:	d117      	bne.n	800136e <SecureUart_PrintHexBuffer+0x9a>
 800133e:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8001340:	887b      	ldrh	r3, [r7, #2]
 8001342:	3b01      	subs	r3, #1
 8001344:	429a      	cmp	r2, r3
 8001346:	da12      	bge.n	800136e <SecureUart_PrintHexBuffer+0x9a>
            sprintf(outstr, "\r\n       ");
 8001348:	f107 0314 	add.w	r3, r7, #20
 800134c:	4912      	ldr	r1, [pc, #72]	@ (8001398 <SecureUart_PrintHexBuffer+0xc4>)
 800134e:	4618      	mov	r0, r3
 8001350:	f004 f872 	bl	8005438 <siprintf>
            HAL_UART_Transmit(huart, (uint8_t*)outstr, strlen(outstr), 100);
 8001354:	f107 0314 	add.w	r3, r7, #20
 8001358:	4618      	mov	r0, r3
 800135a:	f7fe ff41 	bl	80001e0 <strlen>
 800135e:	4603      	mov	r3, r0
 8001360:	b29a      	uxth	r2, r3
 8001362:	f107 0114 	add.w	r1, r7, #20
 8001366:	2364      	movs	r3, #100	@ 0x64
 8001368:	68f8      	ldr	r0, [r7, #12]
 800136a:	f002 fd5d 	bl	8003e28 <HAL_UART_Transmit>
    for (uint16_t i = 0; i < length; i++) {
 800136e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001370:	3301      	adds	r3, #1
 8001372:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8001374:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8001376:	887b      	ldrh	r3, [r7, #2]
 8001378:	429a      	cmp	r2, r3
 800137a:	d3c2      	bcc.n	8001302 <SecureUart_PrintHexBuffer+0x2e>
        }
    }

    // Завершающий перенос строки
    HAL_UART_Transmit(huart, (uint8_t*)"\r\n", 2, 100);
 800137c:	2364      	movs	r3, #100	@ 0x64
 800137e:	2202      	movs	r2, #2
 8001380:	4906      	ldr	r1, [pc, #24]	@ (800139c <SecureUart_PrintHexBuffer+0xc8>)
 8001382:	68f8      	ldr	r0, [r7, #12]
 8001384:	f002 fd50 	bl	8003e28 <HAL_UART_Transmit>
 8001388:	e000      	b.n	800138c <SecureUart_PrintHexBuffer+0xb8>
    if (huart == NULL) return;
 800138a:	bf00      	nop
}
 800138c:	3728      	adds	r7, #40	@ 0x28
 800138e:	46bd      	mov	sp, r7
 8001390:	bd80      	pop	{r7, pc}
 8001392:	bf00      	nop
 8001394:	08006d50 	.word	0x08006d50
 8001398:	08006d58 	.word	0x08006d58
 800139c:	08006d64 	.word	0x08006d64

080013a0 <SipHash_2_4>:
        v2 += v3; v3 = ROTL64(v3, 16); v3 ^= v2; \
        v0 += v3; v3 = ROTL64(v3, 21); v3 ^= v0; \
        v2 += v1; v1 = ROTL64(v1, 17); v1 ^= v2; v2 = ROTL64(v2, 32); \
    } while (0)

uint64_t SipHash_2_4(const uint8_t* key, const uint8_t* data, size_t len) {
 80013a0:	e92d 0fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp}
 80013a4:	f2ad 4d04 	subw	sp, sp, #1028	@ 0x404
 80013a8:	af00      	add	r7, sp, #0
 80013aa:	f8c7 03a4 	str.w	r0, [r7, #932]	@ 0x3a4
 80013ae:	f8c7 13a0 	str.w	r1, [r7, #928]	@ 0x3a0
 80013b2:	f8c7 239c 	str.w	r2, [r7, #924]	@ 0x39c
    /* "константа" инициализации */
    const uint64_t k0 = U8TO64_LE(key);
 80013b6:	f8d7 33a4 	ldr.w	r3, [r7, #932]	@ 0x3a4
 80013ba:	781b      	ldrb	r3, [r3, #0]
 80013bc:	b2db      	uxtb	r3, r3
 80013be:	2200      	movs	r2, #0
 80013c0:	f8c7 3390 	str.w	r3, [r7, #912]	@ 0x390
 80013c4:	f8c7 2394 	str.w	r2, [r7, #916]	@ 0x394
 80013c8:	f8d7 33a4 	ldr.w	r3, [r7, #932]	@ 0x3a4
 80013cc:	3301      	adds	r3, #1
 80013ce:	781b      	ldrb	r3, [r3, #0]
 80013d0:	b2db      	uxtb	r3, r3
 80013d2:	2200      	movs	r2, #0
 80013d4:	461c      	mov	r4, r3
 80013d6:	4615      	mov	r5, r2
 80013d8:	f04f 0200 	mov.w	r2, #0
 80013dc:	f04f 0300 	mov.w	r3, #0
 80013e0:	022b      	lsls	r3, r5, #8
 80013e2:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 80013e6:	0222      	lsls	r2, r4, #8
 80013e8:	e9d7 45e4 	ldrd	r4, r5, [r7, #912]	@ 0x390
 80013ec:	4621      	mov	r1, r4
 80013ee:	4311      	orrs	r1, r2
 80013f0:	f8c7 1388 	str.w	r1, [r7, #904]	@ 0x388
 80013f4:	4629      	mov	r1, r5
 80013f6:	4319      	orrs	r1, r3
 80013f8:	f8c7 138c 	str.w	r1, [r7, #908]	@ 0x38c
 80013fc:	f8d7 33a4 	ldr.w	r3, [r7, #932]	@ 0x3a4
 8001400:	3302      	adds	r3, #2
 8001402:	781b      	ldrb	r3, [r3, #0]
 8001404:	b2db      	uxtb	r3, r3
 8001406:	2200      	movs	r2, #0
 8001408:	4698      	mov	r8, r3
 800140a:	4691      	mov	r9, r2
 800140c:	f04f 0200 	mov.w	r2, #0
 8001410:	f04f 0300 	mov.w	r3, #0
 8001414:	ea4f 4309 	mov.w	r3, r9, lsl #16
 8001418:	ea43 4318 	orr.w	r3, r3, r8, lsr #16
 800141c:	ea4f 4208 	mov.w	r2, r8, lsl #16
 8001420:	e9d7 45e2 	ldrd	r4, r5, [r7, #904]	@ 0x388
 8001424:	4621      	mov	r1, r4
 8001426:	4311      	orrs	r1, r2
 8001428:	f8c7 1380 	str.w	r1, [r7, #896]	@ 0x380
 800142c:	4629      	mov	r1, r5
 800142e:	4319      	orrs	r1, r3
 8001430:	f8c7 1384 	str.w	r1, [r7, #900]	@ 0x384
 8001434:	f8d7 33a4 	ldr.w	r3, [r7, #932]	@ 0x3a4
 8001438:	3303      	adds	r3, #3
 800143a:	781b      	ldrb	r3, [r3, #0]
 800143c:	b2db      	uxtb	r3, r3
 800143e:	2200      	movs	r2, #0
 8001440:	f8c7 3378 	str.w	r3, [r7, #888]	@ 0x378
 8001444:	f8c7 237c 	str.w	r2, [r7, #892]	@ 0x37c
 8001448:	e9d7 12de 	ldrd	r1, r2, [r7, #888]	@ 0x378
 800144c:	460b      	mov	r3, r1
 800144e:	ea4f 2b13 	mov.w	fp, r3, lsr #8
 8001452:	460b      	mov	r3, r1
 8001454:	ea4f 6a03 	mov.w	sl, r3, lsl #24
 8001458:	e9d7 12e0 	ldrd	r1, r2, [r7, #896]	@ 0x380
 800145c:	460b      	mov	r3, r1
 800145e:	ea43 030a 	orr.w	r3, r3, sl
 8001462:	f8c7 3370 	str.w	r3, [r7, #880]	@ 0x370
 8001466:	4613      	mov	r3, r2
 8001468:	ea43 030b 	orr.w	r3, r3, fp
 800146c:	f8c7 3374 	str.w	r3, [r7, #884]	@ 0x374
 8001470:	f8d7 33a4 	ldr.w	r3, [r7, #932]	@ 0x3a4
 8001474:	3304      	adds	r3, #4
 8001476:	781b      	ldrb	r3, [r3, #0]
 8001478:	b2db      	uxtb	r3, r3
 800147a:	2200      	movs	r2, #0
 800147c:	f8c7 3368 	str.w	r3, [r7, #872]	@ 0x368
 8001480:	f8c7 236c 	str.w	r2, [r7, #876]	@ 0x36c
 8001484:	f04f 0200 	mov.w	r2, #0
 8001488:	f04f 0300 	mov.w	r3, #0
 800148c:	f8d7 1368 	ldr.w	r1, [r7, #872]	@ 0x368
 8001490:	000b      	movs	r3, r1
 8001492:	2200      	movs	r2, #0
 8001494:	e9d7 45dc 	ldrd	r4, r5, [r7, #880]	@ 0x370
 8001498:	4621      	mov	r1, r4
 800149a:	4311      	orrs	r1, r2
 800149c:	f8c7 1360 	str.w	r1, [r7, #864]	@ 0x360
 80014a0:	4629      	mov	r1, r5
 80014a2:	4319      	orrs	r1, r3
 80014a4:	f8c7 1364 	str.w	r1, [r7, #868]	@ 0x364
 80014a8:	f8d7 33a4 	ldr.w	r3, [r7, #932]	@ 0x3a4
 80014ac:	3305      	adds	r3, #5
 80014ae:	781b      	ldrb	r3, [r3, #0]
 80014b0:	b2db      	uxtb	r3, r3
 80014b2:	2200      	movs	r2, #0
 80014b4:	f8c7 3358 	str.w	r3, [r7, #856]	@ 0x358
 80014b8:	f8c7 235c 	str.w	r2, [r7, #860]	@ 0x35c
 80014bc:	f04f 0200 	mov.w	r2, #0
 80014c0:	f04f 0300 	mov.w	r3, #0
 80014c4:	f8d7 1358 	ldr.w	r1, [r7, #856]	@ 0x358
 80014c8:	020b      	lsls	r3, r1, #8
 80014ca:	2200      	movs	r2, #0
 80014cc:	e9d7 45d8 	ldrd	r4, r5, [r7, #864]	@ 0x360
 80014d0:	4621      	mov	r1, r4
 80014d2:	4311      	orrs	r1, r2
 80014d4:	f8c7 1350 	str.w	r1, [r7, #848]	@ 0x350
 80014d8:	4629      	mov	r1, r5
 80014da:	4319      	orrs	r1, r3
 80014dc:	f8c7 1354 	str.w	r1, [r7, #852]	@ 0x354
 80014e0:	f8d7 33a4 	ldr.w	r3, [r7, #932]	@ 0x3a4
 80014e4:	3306      	adds	r3, #6
 80014e6:	781b      	ldrb	r3, [r3, #0]
 80014e8:	b2db      	uxtb	r3, r3
 80014ea:	2200      	movs	r2, #0
 80014ec:	f8c7 3348 	str.w	r3, [r7, #840]	@ 0x348
 80014f0:	f8c7 234c 	str.w	r2, [r7, #844]	@ 0x34c
 80014f4:	f04f 0200 	mov.w	r2, #0
 80014f8:	f04f 0300 	mov.w	r3, #0
 80014fc:	f8d7 1348 	ldr.w	r1, [r7, #840]	@ 0x348
 8001500:	040b      	lsls	r3, r1, #16
 8001502:	2200      	movs	r2, #0
 8001504:	e9d7 45d4 	ldrd	r4, r5, [r7, #848]	@ 0x350
 8001508:	4621      	mov	r1, r4
 800150a:	4311      	orrs	r1, r2
 800150c:	f8c7 1340 	str.w	r1, [r7, #832]	@ 0x340
 8001510:	4629      	mov	r1, r5
 8001512:	4319      	orrs	r1, r3
 8001514:	f8c7 1344 	str.w	r1, [r7, #836]	@ 0x344
 8001518:	f8d7 33a4 	ldr.w	r3, [r7, #932]	@ 0x3a4
 800151c:	3307      	adds	r3, #7
 800151e:	781b      	ldrb	r3, [r3, #0]
 8001520:	b2db      	uxtb	r3, r3
 8001522:	2200      	movs	r2, #0
 8001524:	f8c7 3338 	str.w	r3, [r7, #824]	@ 0x338
 8001528:	f8c7 233c 	str.w	r2, [r7, #828]	@ 0x33c
 800152c:	f04f 0200 	mov.w	r2, #0
 8001530:	f04f 0300 	mov.w	r3, #0
 8001534:	f8d7 1338 	ldr.w	r1, [r7, #824]	@ 0x338
 8001538:	060b      	lsls	r3, r1, #24
 800153a:	2200      	movs	r2, #0
 800153c:	e9d7 45d0 	ldrd	r4, r5, [r7, #832]	@ 0x340
 8001540:	4621      	mov	r1, r4
 8001542:	4311      	orrs	r1, r2
 8001544:	f8c7 11e0 	str.w	r1, [r7, #480]	@ 0x1e0
 8001548:	4629      	mov	r1, r5
 800154a:	4319      	orrs	r1, r3
 800154c:	f8c7 11e4 	str.w	r1, [r7, #484]	@ 0x1e4
 8001550:	e9d7 3478 	ldrd	r3, r4, [r7, #480]	@ 0x1e0
 8001554:	e9c7 34f0 	strd	r3, r4, [r7, #960]	@ 0x3c0
    const uint64_t k1 = U8TO64_LE(key + 8);
 8001558:	f8d7 33a4 	ldr.w	r3, [r7, #932]	@ 0x3a4
 800155c:	3308      	adds	r3, #8
 800155e:	781b      	ldrb	r3, [r3, #0]
 8001560:	b2db      	uxtb	r3, r3
 8001562:	2200      	movs	r2, #0
 8001564:	f8c7 3330 	str.w	r3, [r7, #816]	@ 0x330
 8001568:	f8c7 2334 	str.w	r2, [r7, #820]	@ 0x334
 800156c:	f8d7 33a4 	ldr.w	r3, [r7, #932]	@ 0x3a4
 8001570:	3309      	adds	r3, #9
 8001572:	781b      	ldrb	r3, [r3, #0]
 8001574:	b2db      	uxtb	r3, r3
 8001576:	2200      	movs	r2, #0
 8001578:	f8c7 3328 	str.w	r3, [r7, #808]	@ 0x328
 800157c:	f8c7 232c 	str.w	r2, [r7, #812]	@ 0x32c
 8001580:	f04f 0200 	mov.w	r2, #0
 8001584:	f04f 0300 	mov.w	r3, #0
 8001588:	e9d7 45ca 	ldrd	r4, r5, [r7, #808]	@ 0x328
 800158c:	4629      	mov	r1, r5
 800158e:	020b      	lsls	r3, r1, #8
 8001590:	4621      	mov	r1, r4
 8001592:	ea43 6311 	orr.w	r3, r3, r1, lsr #24
 8001596:	4621      	mov	r1, r4
 8001598:	020a      	lsls	r2, r1, #8
 800159a:	e9d7 45cc 	ldrd	r4, r5, [r7, #816]	@ 0x330
 800159e:	4621      	mov	r1, r4
 80015a0:	4311      	orrs	r1, r2
 80015a2:	f8c7 1320 	str.w	r1, [r7, #800]	@ 0x320
 80015a6:	4629      	mov	r1, r5
 80015a8:	4319      	orrs	r1, r3
 80015aa:	f8c7 1324 	str.w	r1, [r7, #804]	@ 0x324
 80015ae:	f8d7 33a4 	ldr.w	r3, [r7, #932]	@ 0x3a4
 80015b2:	330a      	adds	r3, #10
 80015b4:	781b      	ldrb	r3, [r3, #0]
 80015b6:	b2db      	uxtb	r3, r3
 80015b8:	2200      	movs	r2, #0
 80015ba:	f8c7 3318 	str.w	r3, [r7, #792]	@ 0x318
 80015be:	f8c7 231c 	str.w	r2, [r7, #796]	@ 0x31c
 80015c2:	f04f 0200 	mov.w	r2, #0
 80015c6:	f04f 0300 	mov.w	r3, #0
 80015ca:	e9d7 45c6 	ldrd	r4, r5, [r7, #792]	@ 0x318
 80015ce:	4629      	mov	r1, r5
 80015d0:	040b      	lsls	r3, r1, #16
 80015d2:	4621      	mov	r1, r4
 80015d4:	ea43 4311 	orr.w	r3, r3, r1, lsr #16
 80015d8:	4621      	mov	r1, r4
 80015da:	040a      	lsls	r2, r1, #16
 80015dc:	e9d7 45c8 	ldrd	r4, r5, [r7, #800]	@ 0x320
 80015e0:	4621      	mov	r1, r4
 80015e2:	4311      	orrs	r1, r2
 80015e4:	f8c7 1310 	str.w	r1, [r7, #784]	@ 0x310
 80015e8:	4629      	mov	r1, r5
 80015ea:	4319      	orrs	r1, r3
 80015ec:	f8c7 1314 	str.w	r1, [r7, #788]	@ 0x314
 80015f0:	f8d7 33a4 	ldr.w	r3, [r7, #932]	@ 0x3a4
 80015f4:	330b      	adds	r3, #11
 80015f6:	781b      	ldrb	r3, [r3, #0]
 80015f8:	b2db      	uxtb	r3, r3
 80015fa:	2200      	movs	r2, #0
 80015fc:	f8c7 3308 	str.w	r3, [r7, #776]	@ 0x308
 8001600:	f8c7 230c 	str.w	r2, [r7, #780]	@ 0x30c
 8001604:	e9d7 12c2 	ldrd	r1, r2, [r7, #776]	@ 0x308
 8001608:	460b      	mov	r3, r1
 800160a:	0a1b      	lsrs	r3, r3, #8
 800160c:	f8c7 3304 	str.w	r3, [r7, #772]	@ 0x304
 8001610:	460b      	mov	r3, r1
 8001612:	061b      	lsls	r3, r3, #24
 8001614:	f8c7 3300 	str.w	r3, [r7, #768]	@ 0x300
 8001618:	e9d7 45c4 	ldrd	r4, r5, [r7, #784]	@ 0x310
 800161c:	4623      	mov	r3, r4
 800161e:	e9d7 01c0 	ldrd	r0, r1, [r7, #768]	@ 0x300
 8001622:	4602      	mov	r2, r0
 8001624:	4313      	orrs	r3, r2
 8001626:	f8c7 32f8 	str.w	r3, [r7, #760]	@ 0x2f8
 800162a:	462b      	mov	r3, r5
 800162c:	460a      	mov	r2, r1
 800162e:	4313      	orrs	r3, r2
 8001630:	f8c7 32fc 	str.w	r3, [r7, #764]	@ 0x2fc
 8001634:	f8d7 33a4 	ldr.w	r3, [r7, #932]	@ 0x3a4
 8001638:	330c      	adds	r3, #12
 800163a:	781b      	ldrb	r3, [r3, #0]
 800163c:	b2db      	uxtb	r3, r3
 800163e:	2200      	movs	r2, #0
 8001640:	f8c7 32f0 	str.w	r3, [r7, #752]	@ 0x2f0
 8001644:	f8c7 22f4 	str.w	r2, [r7, #756]	@ 0x2f4
 8001648:	f04f 0200 	mov.w	r2, #0
 800164c:	f04f 0300 	mov.w	r3, #0
 8001650:	f8d7 12f0 	ldr.w	r1, [r7, #752]	@ 0x2f0
 8001654:	000b      	movs	r3, r1
 8001656:	2200      	movs	r2, #0
 8001658:	e9d7 45be 	ldrd	r4, r5, [r7, #760]	@ 0x2f8
 800165c:	4621      	mov	r1, r4
 800165e:	4311      	orrs	r1, r2
 8001660:	f8c7 12e8 	str.w	r1, [r7, #744]	@ 0x2e8
 8001664:	4629      	mov	r1, r5
 8001666:	4319      	orrs	r1, r3
 8001668:	f8c7 12ec 	str.w	r1, [r7, #748]	@ 0x2ec
 800166c:	f8d7 33a4 	ldr.w	r3, [r7, #932]	@ 0x3a4
 8001670:	330d      	adds	r3, #13
 8001672:	781b      	ldrb	r3, [r3, #0]
 8001674:	b2db      	uxtb	r3, r3
 8001676:	2200      	movs	r2, #0
 8001678:	f8c7 32e0 	str.w	r3, [r7, #736]	@ 0x2e0
 800167c:	f8c7 22e4 	str.w	r2, [r7, #740]	@ 0x2e4
 8001680:	f04f 0200 	mov.w	r2, #0
 8001684:	f04f 0300 	mov.w	r3, #0
 8001688:	f8d7 12e0 	ldr.w	r1, [r7, #736]	@ 0x2e0
 800168c:	020b      	lsls	r3, r1, #8
 800168e:	2200      	movs	r2, #0
 8001690:	e9d7 45ba 	ldrd	r4, r5, [r7, #744]	@ 0x2e8
 8001694:	4621      	mov	r1, r4
 8001696:	4311      	orrs	r1, r2
 8001698:	f8c7 12d8 	str.w	r1, [r7, #728]	@ 0x2d8
 800169c:	4629      	mov	r1, r5
 800169e:	4319      	orrs	r1, r3
 80016a0:	f8c7 12dc 	str.w	r1, [r7, #732]	@ 0x2dc
 80016a4:	f8d7 33a4 	ldr.w	r3, [r7, #932]	@ 0x3a4
 80016a8:	330e      	adds	r3, #14
 80016aa:	781b      	ldrb	r3, [r3, #0]
 80016ac:	b2db      	uxtb	r3, r3
 80016ae:	2200      	movs	r2, #0
 80016b0:	f8c7 32d0 	str.w	r3, [r7, #720]	@ 0x2d0
 80016b4:	f8c7 22d4 	str.w	r2, [r7, #724]	@ 0x2d4
 80016b8:	f04f 0200 	mov.w	r2, #0
 80016bc:	f04f 0300 	mov.w	r3, #0
 80016c0:	f8d7 12d0 	ldr.w	r1, [r7, #720]	@ 0x2d0
 80016c4:	040b      	lsls	r3, r1, #16
 80016c6:	2200      	movs	r2, #0
 80016c8:	e9d7 45b6 	ldrd	r4, r5, [r7, #728]	@ 0x2d8
 80016cc:	4621      	mov	r1, r4
 80016ce:	4311      	orrs	r1, r2
 80016d0:	f8c7 12c8 	str.w	r1, [r7, #712]	@ 0x2c8
 80016d4:	4629      	mov	r1, r5
 80016d6:	4319      	orrs	r1, r3
 80016d8:	f8c7 12cc 	str.w	r1, [r7, #716]	@ 0x2cc
 80016dc:	f8d7 33a4 	ldr.w	r3, [r7, #932]	@ 0x3a4
 80016e0:	330f      	adds	r3, #15
 80016e2:	781b      	ldrb	r3, [r3, #0]
 80016e4:	b2db      	uxtb	r3, r3
 80016e6:	2200      	movs	r2, #0
 80016e8:	f8c7 32c0 	str.w	r3, [r7, #704]	@ 0x2c0
 80016ec:	f8c7 22c4 	str.w	r2, [r7, #708]	@ 0x2c4
 80016f0:	f04f 0200 	mov.w	r2, #0
 80016f4:	f04f 0300 	mov.w	r3, #0
 80016f8:	f8d7 12c0 	ldr.w	r1, [r7, #704]	@ 0x2c0
 80016fc:	060b      	lsls	r3, r1, #24
 80016fe:	2200      	movs	r2, #0
 8001700:	e9d7 45b2 	ldrd	r4, r5, [r7, #712]	@ 0x2c8
 8001704:	4621      	mov	r1, r4
 8001706:	4311      	orrs	r1, r2
 8001708:	f8c7 11d8 	str.w	r1, [r7, #472]	@ 0x1d8
 800170c:	4629      	mov	r1, r5
 800170e:	4319      	orrs	r1, r3
 8001710:	f8c7 11dc 	str.w	r1, [r7, #476]	@ 0x1dc
 8001714:	e9d7 3476 	ldrd	r3, r4, [r7, #472]	@ 0x1d8
 8001718:	e9c7 34ee 	strd	r3, r4, [r7, #952]	@ 0x3b8

    /* Инициализация состояния */
    uint64_t v0 = 0x736f6d6570736575ULL;
 800171c:	f60f 3328 	addw	r3, pc, #2856	@ 0xb28
 8001720:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001724:	e9c7 23fe 	strd	r2, r3, [r7, #1016]	@ 0x3f8
    uint64_t v1 = 0x646f72616e646f6dULL;
 8001728:	f60f 3324 	addw	r3, pc, #2852	@ 0xb24
 800172c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001730:	e9c7 23fc 	strd	r2, r3, [r7, #1008]	@ 0x3f0
    uint64_t v2 = 0x6c7967656e657261ULL;
 8001734:	f60f 3320 	addw	r3, pc, #2848	@ 0xb20
 8001738:	e9d3 2300 	ldrd	r2, r3, [r3]
 800173c:	e9c7 23fa 	strd	r2, r3, [r7, #1000]	@ 0x3e8
    uint64_t v3 = 0x7465646279746573ULL;
 8001740:	f60f 331c 	addw	r3, pc, #2844	@ 0xb1c
 8001744:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001748:	e9c7 23f8 	strd	r2, r3, [r7, #992]	@ 0x3e0

    /* Смешивание ключа с начальным состоянием */
    v0 ^= k0;
 800174c:	e9d7 01fe 	ldrd	r0, r1, [r7, #1016]	@ 0x3f8
 8001750:	e9d7 23f0 	ldrd	r2, r3, [r7, #960]	@ 0x3c0
 8001754:	ea80 0402 	eor.w	r4, r0, r2
 8001758:	f8c7 41d0 	str.w	r4, [r7, #464]	@ 0x1d0
 800175c:	404b      	eors	r3, r1
 800175e:	f8c7 31d4 	str.w	r3, [r7, #468]	@ 0x1d4
 8001762:	e9d7 3474 	ldrd	r3, r4, [r7, #464]	@ 0x1d0
 8001766:	e9c7 34fe 	strd	r3, r4, [r7, #1016]	@ 0x3f8
    v1 ^= k1;
 800176a:	e9d7 01fc 	ldrd	r0, r1, [r7, #1008]	@ 0x3f0
 800176e:	e9d7 23ee 	ldrd	r2, r3, [r7, #952]	@ 0x3b8
 8001772:	ea80 0402 	eor.w	r4, r0, r2
 8001776:	f8c7 41c8 	str.w	r4, [r7, #456]	@ 0x1c8
 800177a:	404b      	eors	r3, r1
 800177c:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
 8001780:	e9d7 3472 	ldrd	r3, r4, [r7, #456]	@ 0x1c8
 8001784:	e9c7 34fc 	strd	r3, r4, [r7, #1008]	@ 0x3f0
    v2 ^= k0;
 8001788:	e9d7 01fa 	ldrd	r0, r1, [r7, #1000]	@ 0x3e8
 800178c:	e9d7 23f0 	ldrd	r2, r3, [r7, #960]	@ 0x3c0
 8001790:	ea80 0402 	eor.w	r4, r0, r2
 8001794:	f8c7 41c0 	str.w	r4, [r7, #448]	@ 0x1c0
 8001798:	404b      	eors	r3, r1
 800179a:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 800179e:	e9d7 3470 	ldrd	r3, r4, [r7, #448]	@ 0x1c0
 80017a2:	e9c7 34fa 	strd	r3, r4, [r7, #1000]	@ 0x3e8
    v3 ^= k1;
 80017a6:	e9d7 01f8 	ldrd	r0, r1, [r7, #992]	@ 0x3e0
 80017aa:	e9d7 23ee 	ldrd	r2, r3, [r7, #952]	@ 0x3b8
 80017ae:	ea80 0402 	eor.w	r4, r0, r2
 80017b2:	f8c7 41b8 	str.w	r4, [r7, #440]	@ 0x1b8
 80017b6:	404b      	eors	r3, r1
 80017b8:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
 80017bc:	e9d7 346e 	ldrd	r3, r4, [r7, #440]	@ 0x1b8
 80017c0:	e9c7 34f8 	strd	r3, r4, [r7, #992]	@ 0x3e0

    /* Обработка сообщения по блокам */
    const uint8_t* end = data + len - (len % 8);
 80017c4:	f8d7 339c 	ldr.w	r3, [r7, #924]	@ 0x39c
 80017c8:	f023 0207 	bic.w	r2, r3, #7
 80017cc:	f8d7 33a0 	ldr.w	r3, [r7, #928]	@ 0x3a0
 80017d0:	4413      	add	r3, r2
 80017d2:	f8c7 33b4 	str.w	r3, [r7, #948]	@ 0x3b4
    const int left = len & 7;
 80017d6:	f8d7 339c 	ldr.w	r3, [r7, #924]	@ 0x39c
 80017da:	f003 0307 	and.w	r3, r3, #7
 80017de:	f8c7 33b0 	str.w	r3, [r7, #944]	@ 0x3b0
    uint64_t b = ((uint64_t)len) << 56;
 80017e2:	f8d7 339c 	ldr.w	r3, [r7, #924]	@ 0x39c
 80017e6:	2200      	movs	r2, #0
 80017e8:	f8c7 32b8 	str.w	r3, [r7, #696]	@ 0x2b8
 80017ec:	f8c7 22bc 	str.w	r2, [r7, #700]	@ 0x2bc
 80017f0:	f04f 0200 	mov.w	r2, #0
 80017f4:	f04f 0300 	mov.w	r3, #0
 80017f8:	f8d7 12b8 	ldr.w	r1, [r7, #696]	@ 0x2b8
 80017fc:	060b      	lsls	r3, r1, #24
 80017fe:	2200      	movs	r2, #0
 8001800:	e9c7 23f6 	strd	r2, r3, [r7, #984]	@ 0x3d8

    for (; data < end; data += 8) {
 8001804:	e1f9      	b.n	8001bfa <SipHash_2_4+0x85a>
        uint64_t m = U8TO64_LE(data);
 8001806:	f8d7 33a0 	ldr.w	r3, [r7, #928]	@ 0x3a0
 800180a:	781b      	ldrb	r3, [r3, #0]
 800180c:	b2db      	uxtb	r3, r3
 800180e:	2200      	movs	r2, #0
 8001810:	f8c7 32b0 	str.w	r3, [r7, #688]	@ 0x2b0
 8001814:	f8c7 22b4 	str.w	r2, [r7, #692]	@ 0x2b4
 8001818:	f8d7 33a0 	ldr.w	r3, [r7, #928]	@ 0x3a0
 800181c:	3301      	adds	r3, #1
 800181e:	781b      	ldrb	r3, [r3, #0]
 8001820:	b2db      	uxtb	r3, r3
 8001822:	2200      	movs	r2, #0
 8001824:	f8c7 32a8 	str.w	r3, [r7, #680]	@ 0x2a8
 8001828:	f8c7 22ac 	str.w	r2, [r7, #684]	@ 0x2ac
 800182c:	f04f 0200 	mov.w	r2, #0
 8001830:	f04f 0300 	mov.w	r3, #0
 8001834:	e9d7 45aa 	ldrd	r4, r5, [r7, #680]	@ 0x2a8
 8001838:	4629      	mov	r1, r5
 800183a:	020b      	lsls	r3, r1, #8
 800183c:	4621      	mov	r1, r4
 800183e:	ea43 6311 	orr.w	r3, r3, r1, lsr #24
 8001842:	4621      	mov	r1, r4
 8001844:	020a      	lsls	r2, r1, #8
 8001846:	e9d7 45ac 	ldrd	r4, r5, [r7, #688]	@ 0x2b0
 800184a:	4621      	mov	r1, r4
 800184c:	4311      	orrs	r1, r2
 800184e:	f8c7 12a0 	str.w	r1, [r7, #672]	@ 0x2a0
 8001852:	4629      	mov	r1, r5
 8001854:	430b      	orrs	r3, r1
 8001856:	f8c7 32a4 	str.w	r3, [r7, #676]	@ 0x2a4
 800185a:	f8d7 33a0 	ldr.w	r3, [r7, #928]	@ 0x3a0
 800185e:	3302      	adds	r3, #2
 8001860:	781b      	ldrb	r3, [r3, #0]
 8001862:	b2db      	uxtb	r3, r3
 8001864:	2200      	movs	r2, #0
 8001866:	f8c7 3298 	str.w	r3, [r7, #664]	@ 0x298
 800186a:	f8c7 229c 	str.w	r2, [r7, #668]	@ 0x29c
 800186e:	f04f 0200 	mov.w	r2, #0
 8001872:	f04f 0300 	mov.w	r3, #0
 8001876:	e9d7 45a6 	ldrd	r4, r5, [r7, #664]	@ 0x298
 800187a:	4629      	mov	r1, r5
 800187c:	040b      	lsls	r3, r1, #16
 800187e:	4621      	mov	r1, r4
 8001880:	ea43 4311 	orr.w	r3, r3, r1, lsr #16
 8001884:	4621      	mov	r1, r4
 8001886:	040a      	lsls	r2, r1, #16
 8001888:	e9d7 45a8 	ldrd	r4, r5, [r7, #672]	@ 0x2a0
 800188c:	4621      	mov	r1, r4
 800188e:	4311      	orrs	r1, r2
 8001890:	f8c7 1290 	str.w	r1, [r7, #656]	@ 0x290
 8001894:	4629      	mov	r1, r5
 8001896:	430b      	orrs	r3, r1
 8001898:	f8c7 3294 	str.w	r3, [r7, #660]	@ 0x294
 800189c:	f8d7 33a0 	ldr.w	r3, [r7, #928]	@ 0x3a0
 80018a0:	3303      	adds	r3, #3
 80018a2:	781b      	ldrb	r3, [r3, #0]
 80018a4:	b2db      	uxtb	r3, r3
 80018a6:	2200      	movs	r2, #0
 80018a8:	f8c7 3288 	str.w	r3, [r7, #648]	@ 0x288
 80018ac:	f8c7 228c 	str.w	r2, [r7, #652]	@ 0x28c
 80018b0:	e9d7 12a2 	ldrd	r1, r2, [r7, #648]	@ 0x288
 80018b4:	460b      	mov	r3, r1
 80018b6:	0a1b      	lsrs	r3, r3, #8
 80018b8:	f8c7 3284 	str.w	r3, [r7, #644]	@ 0x284
 80018bc:	460b      	mov	r3, r1
 80018be:	061b      	lsls	r3, r3, #24
 80018c0:	f8c7 3280 	str.w	r3, [r7, #640]	@ 0x280
 80018c4:	e9d7 45a4 	ldrd	r4, r5, [r7, #656]	@ 0x290
 80018c8:	4623      	mov	r3, r4
 80018ca:	e9d7 01a0 	ldrd	r0, r1, [r7, #640]	@ 0x280
 80018ce:	4602      	mov	r2, r0
 80018d0:	4313      	orrs	r3, r2
 80018d2:	f8c7 3278 	str.w	r3, [r7, #632]	@ 0x278
 80018d6:	462b      	mov	r3, r5
 80018d8:	460a      	mov	r2, r1
 80018da:	4313      	orrs	r3, r2
 80018dc:	f8c7 327c 	str.w	r3, [r7, #636]	@ 0x27c
 80018e0:	f8d7 33a0 	ldr.w	r3, [r7, #928]	@ 0x3a0
 80018e4:	3304      	adds	r3, #4
 80018e6:	781b      	ldrb	r3, [r3, #0]
 80018e8:	b2db      	uxtb	r3, r3
 80018ea:	2200      	movs	r2, #0
 80018ec:	f8c7 3270 	str.w	r3, [r7, #624]	@ 0x270
 80018f0:	f8c7 2274 	str.w	r2, [r7, #628]	@ 0x274
 80018f4:	f04f 0200 	mov.w	r2, #0
 80018f8:	f04f 0300 	mov.w	r3, #0
 80018fc:	f8d7 1270 	ldr.w	r1, [r7, #624]	@ 0x270
 8001900:	000b      	movs	r3, r1
 8001902:	2200      	movs	r2, #0
 8001904:	e9d7 459e 	ldrd	r4, r5, [r7, #632]	@ 0x278
 8001908:	4621      	mov	r1, r4
 800190a:	4311      	orrs	r1, r2
 800190c:	f8c7 1268 	str.w	r1, [r7, #616]	@ 0x268
 8001910:	4629      	mov	r1, r5
 8001912:	430b      	orrs	r3, r1
 8001914:	f8c7 326c 	str.w	r3, [r7, #620]	@ 0x26c
 8001918:	f8d7 33a0 	ldr.w	r3, [r7, #928]	@ 0x3a0
 800191c:	3305      	adds	r3, #5
 800191e:	781b      	ldrb	r3, [r3, #0]
 8001920:	b2db      	uxtb	r3, r3
 8001922:	2200      	movs	r2, #0
 8001924:	f8c7 3260 	str.w	r3, [r7, #608]	@ 0x260
 8001928:	f8c7 2264 	str.w	r2, [r7, #612]	@ 0x264
 800192c:	f04f 0200 	mov.w	r2, #0
 8001930:	f04f 0300 	mov.w	r3, #0
 8001934:	f8d7 1260 	ldr.w	r1, [r7, #608]	@ 0x260
 8001938:	020b      	lsls	r3, r1, #8
 800193a:	2200      	movs	r2, #0
 800193c:	e9d7 459a 	ldrd	r4, r5, [r7, #616]	@ 0x268
 8001940:	4621      	mov	r1, r4
 8001942:	4311      	orrs	r1, r2
 8001944:	f8c7 1258 	str.w	r1, [r7, #600]	@ 0x258
 8001948:	4629      	mov	r1, r5
 800194a:	430b      	orrs	r3, r1
 800194c:	f8c7 325c 	str.w	r3, [r7, #604]	@ 0x25c
 8001950:	f8d7 33a0 	ldr.w	r3, [r7, #928]	@ 0x3a0
 8001954:	3306      	adds	r3, #6
 8001956:	781b      	ldrb	r3, [r3, #0]
 8001958:	b2db      	uxtb	r3, r3
 800195a:	2200      	movs	r2, #0
 800195c:	f8c7 3250 	str.w	r3, [r7, #592]	@ 0x250
 8001960:	f8c7 2254 	str.w	r2, [r7, #596]	@ 0x254
 8001964:	f04f 0200 	mov.w	r2, #0
 8001968:	f04f 0300 	mov.w	r3, #0
 800196c:	f8d7 1250 	ldr.w	r1, [r7, #592]	@ 0x250
 8001970:	040b      	lsls	r3, r1, #16
 8001972:	2200      	movs	r2, #0
 8001974:	e9d7 4596 	ldrd	r4, r5, [r7, #600]	@ 0x258
 8001978:	4621      	mov	r1, r4
 800197a:	4311      	orrs	r1, r2
 800197c:	f8c7 1248 	str.w	r1, [r7, #584]	@ 0x248
 8001980:	4629      	mov	r1, r5
 8001982:	430b      	orrs	r3, r1
 8001984:	f8c7 324c 	str.w	r3, [r7, #588]	@ 0x24c
 8001988:	f8d7 33a0 	ldr.w	r3, [r7, #928]	@ 0x3a0
 800198c:	3307      	adds	r3, #7
 800198e:	781b      	ldrb	r3, [r3, #0]
 8001990:	b2db      	uxtb	r3, r3
 8001992:	2200      	movs	r2, #0
 8001994:	f8c7 3240 	str.w	r3, [r7, #576]	@ 0x240
 8001998:	f8c7 2244 	str.w	r2, [r7, #580]	@ 0x244
 800199c:	f04f 0200 	mov.w	r2, #0
 80019a0:	f04f 0300 	mov.w	r3, #0
 80019a4:	f8d7 1240 	ldr.w	r1, [r7, #576]	@ 0x240
 80019a8:	060b      	lsls	r3, r1, #24
 80019aa:	2200      	movs	r2, #0
 80019ac:	e9d7 4592 	ldrd	r4, r5, [r7, #584]	@ 0x248
 80019b0:	4621      	mov	r1, r4
 80019b2:	4311      	orrs	r1, r2
 80019b4:	f8c7 11b0 	str.w	r1, [r7, #432]	@ 0x1b0
 80019b8:	4629      	mov	r1, r5
 80019ba:	430b      	orrs	r3, r1
 80019bc:	f8c7 31b4 	str.w	r3, [r7, #436]	@ 0x1b4
 80019c0:	e9d7 346c 	ldrd	r3, r4, [r7, #432]	@ 0x1b0
 80019c4:	e9c7 34ea 	strd	r3, r4, [r7, #936]	@ 0x3a8
        v3 ^= m;
 80019c8:	e9d7 01f8 	ldrd	r0, r1, [r7, #992]	@ 0x3e0
 80019cc:	e9d7 23ea 	ldrd	r2, r3, [r7, #936]	@ 0x3a8
 80019d0:	ea80 0402 	eor.w	r4, r0, r2
 80019d4:	f8c7 41a8 	str.w	r4, [r7, #424]	@ 0x1a8
 80019d8:	404b      	eors	r3, r1
 80019da:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
 80019de:	e9d7 346a 	ldrd	r3, r4, [r7, #424]	@ 0x1a8
 80019e2:	e9c7 34f8 	strd	r3, r4, [r7, #992]	@ 0x3e0

        /* Сжимающие раунды */
        for (int i = 0; i < SIPHASH_CROUND; i++) {
 80019e6:	2300      	movs	r3, #0
 80019e8:	f8c7 33d4 	str.w	r3, [r7, #980]	@ 0x3d4
 80019ec:	e0ec      	b.n	8001bc8 <SipHash_2_4+0x828>
            SIPROUND;
 80019ee:	e9d7 01fe 	ldrd	r0, r1, [r7, #1016]	@ 0x3f8
 80019f2:	e9d7 23fc 	ldrd	r2, r3, [r7, #1008]	@ 0x3f0
 80019f6:	1884      	adds	r4, r0, r2
 80019f8:	f8c7 41a0 	str.w	r4, [r7, #416]	@ 0x1a0
 80019fc:	eb41 0303 	adc.w	r3, r1, r3
 8001a00:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 8001a04:	e9d7 3468 	ldrd	r3, r4, [r7, #416]	@ 0x1a0
 8001a08:	e9c7 34fe 	strd	r3, r4, [r7, #1016]	@ 0x3f8
 8001a0c:	f8d7 33f0 	ldr.w	r3, [r7, #1008]	@ 0x3f0
 8001a10:	0cda      	lsrs	r2, r3, #19
 8001a12:	f8d7 33f4 	ldr.w	r3, [r7, #1012]	@ 0x3f4
 8001a16:	035b      	lsls	r3, r3, #13
 8001a18:	4313      	orrs	r3, r2
 8001a1a:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 8001a1e:	f8d7 33f4 	ldr.w	r3, [r7, #1012]	@ 0x3f4
 8001a22:	0cda      	lsrs	r2, r3, #19
 8001a24:	f8d7 33f0 	ldr.w	r3, [r7, #1008]	@ 0x3f0
 8001a28:	035b      	lsls	r3, r3, #13
 8001a2a:	4313      	orrs	r3, r2
 8001a2c:	f8c7 3198 	str.w	r3, [r7, #408]	@ 0x198
 8001a30:	e9d7 3466 	ldrd	r3, r4, [r7, #408]	@ 0x198
 8001a34:	e9c7 34fc 	strd	r3, r4, [r7, #1008]	@ 0x3f0
 8001a38:	e9d7 01fc 	ldrd	r0, r1, [r7, #1008]	@ 0x3f0
 8001a3c:	e9d7 23fe 	ldrd	r2, r3, [r7, #1016]	@ 0x3f8
 8001a40:	ea80 0402 	eor.w	r4, r0, r2
 8001a44:	f8c7 4190 	str.w	r4, [r7, #400]	@ 0x190
 8001a48:	404b      	eors	r3, r1
 8001a4a:	f8c7 3194 	str.w	r3, [r7, #404]	@ 0x194
 8001a4e:	e9d7 3464 	ldrd	r3, r4, [r7, #400]	@ 0x190
 8001a52:	e9c7 34fc 	strd	r3, r4, [r7, #1008]	@ 0x3f0
 8001a56:	f8d7 33fc 	ldr.w	r3, [r7, #1020]	@ 0x3fc
 8001a5a:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
 8001a5e:	f8d7 33f8 	ldr.w	r3, [r7, #1016]	@ 0x3f8
 8001a62:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
 8001a66:	e9d7 3462 	ldrd	r3, r4, [r7, #392]	@ 0x188
 8001a6a:	e9c7 34fe 	strd	r3, r4, [r7, #1016]	@ 0x3f8
 8001a6e:	e9d7 01fa 	ldrd	r0, r1, [r7, #1000]	@ 0x3e8
 8001a72:	e9d7 23f8 	ldrd	r2, r3, [r7, #992]	@ 0x3e0
 8001a76:	1884      	adds	r4, r0, r2
 8001a78:	f8c7 4180 	str.w	r4, [r7, #384]	@ 0x180
 8001a7c:	eb41 0303 	adc.w	r3, r1, r3
 8001a80:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 8001a84:	e9d7 3460 	ldrd	r3, r4, [r7, #384]	@ 0x180
 8001a88:	e9c7 34fa 	strd	r3, r4, [r7, #1000]	@ 0x3e8
 8001a8c:	f8d7 33e0 	ldr.w	r3, [r7, #992]	@ 0x3e0
 8001a90:	0c1a      	lsrs	r2, r3, #16
 8001a92:	f8d7 33e4 	ldr.w	r3, [r7, #996]	@ 0x3e4
 8001a96:	041b      	lsls	r3, r3, #16
 8001a98:	4313      	orrs	r3, r2
 8001a9a:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
 8001a9e:	f8d7 33e4 	ldr.w	r3, [r7, #996]	@ 0x3e4
 8001aa2:	0c1a      	lsrs	r2, r3, #16
 8001aa4:	f8d7 33e0 	ldr.w	r3, [r7, #992]	@ 0x3e0
 8001aa8:	041b      	lsls	r3, r3, #16
 8001aaa:	4313      	orrs	r3, r2
 8001aac:	f8c7 3178 	str.w	r3, [r7, #376]	@ 0x178
 8001ab0:	e9d7 345e 	ldrd	r3, r4, [r7, #376]	@ 0x178
 8001ab4:	e9c7 34f8 	strd	r3, r4, [r7, #992]	@ 0x3e0
 8001ab8:	e9d7 01f8 	ldrd	r0, r1, [r7, #992]	@ 0x3e0
 8001abc:	e9d7 23fa 	ldrd	r2, r3, [r7, #1000]	@ 0x3e8
 8001ac0:	ea80 0402 	eor.w	r4, r0, r2
 8001ac4:	f8c7 4170 	str.w	r4, [r7, #368]	@ 0x170
 8001ac8:	404b      	eors	r3, r1
 8001aca:	f8c7 3174 	str.w	r3, [r7, #372]	@ 0x174
 8001ace:	e9d7 345c 	ldrd	r3, r4, [r7, #368]	@ 0x170
 8001ad2:	e9c7 34f8 	strd	r3, r4, [r7, #992]	@ 0x3e0
 8001ad6:	e9d7 01fe 	ldrd	r0, r1, [r7, #1016]	@ 0x3f8
 8001ada:	e9d7 23f8 	ldrd	r2, r3, [r7, #992]	@ 0x3e0
 8001ade:	1884      	adds	r4, r0, r2
 8001ae0:	f8c7 4168 	str.w	r4, [r7, #360]	@ 0x168
 8001ae4:	eb41 0303 	adc.w	r3, r1, r3
 8001ae8:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c
 8001aec:	e9d7 345a 	ldrd	r3, r4, [r7, #360]	@ 0x168
 8001af0:	e9c7 34fe 	strd	r3, r4, [r7, #1016]	@ 0x3f8
 8001af4:	f8d7 33e0 	ldr.w	r3, [r7, #992]	@ 0x3e0
 8001af8:	0ada      	lsrs	r2, r3, #11
 8001afa:	f8d7 33e4 	ldr.w	r3, [r7, #996]	@ 0x3e4
 8001afe:	055b      	lsls	r3, r3, #21
 8001b00:	4313      	orrs	r3, r2
 8001b02:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
 8001b06:	f8d7 33e4 	ldr.w	r3, [r7, #996]	@ 0x3e4
 8001b0a:	0ada      	lsrs	r2, r3, #11
 8001b0c:	f8d7 33e0 	ldr.w	r3, [r7, #992]	@ 0x3e0
 8001b10:	055b      	lsls	r3, r3, #21
 8001b12:	4313      	orrs	r3, r2
 8001b14:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
 8001b18:	e9d7 3458 	ldrd	r3, r4, [r7, #352]	@ 0x160
 8001b1c:	e9c7 34f8 	strd	r3, r4, [r7, #992]	@ 0x3e0
 8001b20:	e9d7 01f8 	ldrd	r0, r1, [r7, #992]	@ 0x3e0
 8001b24:	e9d7 23fe 	ldrd	r2, r3, [r7, #1016]	@ 0x3f8
 8001b28:	ea80 0402 	eor.w	r4, r0, r2
 8001b2c:	f8c7 4158 	str.w	r4, [r7, #344]	@ 0x158
 8001b30:	404b      	eors	r3, r1
 8001b32:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
 8001b36:	e9d7 3456 	ldrd	r3, r4, [r7, #344]	@ 0x158
 8001b3a:	e9c7 34f8 	strd	r3, r4, [r7, #992]	@ 0x3e0
 8001b3e:	e9d7 01fa 	ldrd	r0, r1, [r7, #1000]	@ 0x3e8
 8001b42:	e9d7 23fc 	ldrd	r2, r3, [r7, #1008]	@ 0x3f0
 8001b46:	1884      	adds	r4, r0, r2
 8001b48:	f8c7 4150 	str.w	r4, [r7, #336]	@ 0x150
 8001b4c:	eb41 0303 	adc.w	r3, r1, r3
 8001b50:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 8001b54:	e9d7 3454 	ldrd	r3, r4, [r7, #336]	@ 0x150
 8001b58:	e9c7 34fa 	strd	r3, r4, [r7, #1000]	@ 0x3e8
 8001b5c:	f8d7 33f0 	ldr.w	r3, [r7, #1008]	@ 0x3f0
 8001b60:	0bda      	lsrs	r2, r3, #15
 8001b62:	f8d7 33f4 	ldr.w	r3, [r7, #1012]	@ 0x3f4
 8001b66:	045b      	lsls	r3, r3, #17
 8001b68:	4313      	orrs	r3, r2
 8001b6a:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
 8001b6e:	f8d7 33f4 	ldr.w	r3, [r7, #1012]	@ 0x3f4
 8001b72:	0bda      	lsrs	r2, r3, #15
 8001b74:	f8d7 33f0 	ldr.w	r3, [r7, #1008]	@ 0x3f0
 8001b78:	045b      	lsls	r3, r3, #17
 8001b7a:	4313      	orrs	r3, r2
 8001b7c:	f8c7 3148 	str.w	r3, [r7, #328]	@ 0x148
 8001b80:	e9d7 3452 	ldrd	r3, r4, [r7, #328]	@ 0x148
 8001b84:	e9c7 34fc 	strd	r3, r4, [r7, #1008]	@ 0x3f0
 8001b88:	e9d7 01fc 	ldrd	r0, r1, [r7, #1008]	@ 0x3f0
 8001b8c:	e9d7 23fa 	ldrd	r2, r3, [r7, #1000]	@ 0x3e8
 8001b90:	ea80 0402 	eor.w	r4, r0, r2
 8001b94:	f8c7 4140 	str.w	r4, [r7, #320]	@ 0x140
 8001b98:	404b      	eors	r3, r1
 8001b9a:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
 8001b9e:	e9d7 3450 	ldrd	r3, r4, [r7, #320]	@ 0x140
 8001ba2:	e9c7 34fc 	strd	r3, r4, [r7, #1008]	@ 0x3f0
 8001ba6:	f8d7 33ec 	ldr.w	r3, [r7, #1004]	@ 0x3ec
 8001baa:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
 8001bae:	f8d7 33e8 	ldr.w	r3, [r7, #1000]	@ 0x3e8
 8001bb2:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
 8001bb6:	e9d7 344e 	ldrd	r3, r4, [r7, #312]	@ 0x138
 8001bba:	e9c7 34fa 	strd	r3, r4, [r7, #1000]	@ 0x3e8
        for (int i = 0; i < SIPHASH_CROUND; i++) {
 8001bbe:	f8d7 33d4 	ldr.w	r3, [r7, #980]	@ 0x3d4
 8001bc2:	3301      	adds	r3, #1
 8001bc4:	f8c7 33d4 	str.w	r3, [r7, #980]	@ 0x3d4
 8001bc8:	f8d7 33d4 	ldr.w	r3, [r7, #980]	@ 0x3d4
 8001bcc:	2b01      	cmp	r3, #1
 8001bce:	f77f af0e 	ble.w	80019ee <SipHash_2_4+0x64e>
        }

        v0 ^= m;
 8001bd2:	e9d7 01fe 	ldrd	r0, r1, [r7, #1016]	@ 0x3f8
 8001bd6:	e9d7 23ea 	ldrd	r2, r3, [r7, #936]	@ 0x3a8
 8001bda:	ea80 0402 	eor.w	r4, r0, r2
 8001bde:	f8c7 4130 	str.w	r4, [r7, #304]	@ 0x130
 8001be2:	404b      	eors	r3, r1
 8001be4:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
 8001be8:	e9d7 344c 	ldrd	r3, r4, [r7, #304]	@ 0x130
 8001bec:	e9c7 34fe 	strd	r3, r4, [r7, #1016]	@ 0x3f8
    for (; data < end; data += 8) {
 8001bf0:	f8d7 33a0 	ldr.w	r3, [r7, #928]	@ 0x3a0
 8001bf4:	3308      	adds	r3, #8
 8001bf6:	f8c7 33a0 	str.w	r3, [r7, #928]	@ 0x3a0
 8001bfa:	f8d7 23a0 	ldr.w	r2, [r7, #928]	@ 0x3a0
 8001bfe:	f8d7 33b4 	ldr.w	r3, [r7, #948]	@ 0x3b4
 8001c02:	429a      	cmp	r2, r3
 8001c04:	f4ff adff 	bcc.w	8001806 <SipHash_2_4+0x466>
    }

    /* Последний блок с дополнением */
    switch (left) {
 8001c08:	f8d7 33b0 	ldr.w	r3, [r7, #944]	@ 0x3b0
 8001c0c:	2b07      	cmp	r3, #7
 8001c0e:	f200 80f6 	bhi.w	8001dfe <SipHash_2_4+0xa5e>
 8001c12:	a201      	add	r2, pc, #4	@ (adr r2, 8001c18 <SipHash_2_4+0x878>)
 8001c14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c18:	08001dff 	.word	0x08001dff
 8001c1c:	08001dcb 	.word	0x08001dcb
 8001c20:	08001d83 	.word	0x08001d83
 8001c24:	08001d3b 	.word	0x08001d3b
 8001c28:	08001cf3 	.word	0x08001cf3
 8001c2c:	08001cb5 	.word	0x08001cb5
 8001c30:	08001c77 	.word	0x08001c77
 8001c34:	08001c39 	.word	0x08001c39
        case 7: b |= ((uint64_t)data[6]) << 48; /* fallthrough */
 8001c38:	f8d7 33a0 	ldr.w	r3, [r7, #928]	@ 0x3a0
 8001c3c:	3306      	adds	r3, #6
 8001c3e:	781b      	ldrb	r3, [r3, #0]
 8001c40:	b2db      	uxtb	r3, r3
 8001c42:	2200      	movs	r2, #0
 8001c44:	f8c7 3238 	str.w	r3, [r7, #568]	@ 0x238
 8001c48:	f8c7 223c 	str.w	r2, [r7, #572]	@ 0x23c
 8001c4c:	f04f 0000 	mov.w	r0, #0
 8001c50:	f04f 0100 	mov.w	r1, #0
 8001c54:	f8d7 3238 	ldr.w	r3, [r7, #568]	@ 0x238
 8001c58:	0419      	lsls	r1, r3, #16
 8001c5a:	2000      	movs	r0, #0
 8001c5c:	e9d7 23f6 	ldrd	r2, r3, [r7, #984]	@ 0x3d8
 8001c60:	ea42 0400 	orr.w	r4, r2, r0
 8001c64:	f8c7 4128 	str.w	r4, [r7, #296]	@ 0x128
 8001c68:	430b      	orrs	r3, r1
 8001c6a:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 8001c6e:	e9d7 344a 	ldrd	r3, r4, [r7, #296]	@ 0x128
 8001c72:	e9c7 34f6 	strd	r3, r4, [r7, #984]	@ 0x3d8
        case 6: b |= ((uint64_t)data[5]) << 40; /* fallthrough */
 8001c76:	f8d7 33a0 	ldr.w	r3, [r7, #928]	@ 0x3a0
 8001c7a:	3305      	adds	r3, #5
 8001c7c:	781b      	ldrb	r3, [r3, #0]
 8001c7e:	b2db      	uxtb	r3, r3
 8001c80:	2200      	movs	r2, #0
 8001c82:	f8c7 3230 	str.w	r3, [r7, #560]	@ 0x230
 8001c86:	f8c7 2234 	str.w	r2, [r7, #564]	@ 0x234
 8001c8a:	f04f 0000 	mov.w	r0, #0
 8001c8e:	f04f 0100 	mov.w	r1, #0
 8001c92:	f8d7 3230 	ldr.w	r3, [r7, #560]	@ 0x230
 8001c96:	0219      	lsls	r1, r3, #8
 8001c98:	2000      	movs	r0, #0
 8001c9a:	e9d7 23f6 	ldrd	r2, r3, [r7, #984]	@ 0x3d8
 8001c9e:	ea42 0400 	orr.w	r4, r2, r0
 8001ca2:	f8c7 4120 	str.w	r4, [r7, #288]	@ 0x120
 8001ca6:	430b      	orrs	r3, r1
 8001ca8:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8001cac:	e9d7 3448 	ldrd	r3, r4, [r7, #288]	@ 0x120
 8001cb0:	e9c7 34f6 	strd	r3, r4, [r7, #984]	@ 0x3d8
        case 5: b |= ((uint64_t)data[4]) << 32; /* fallthrough */
 8001cb4:	f8d7 33a0 	ldr.w	r3, [r7, #928]	@ 0x3a0
 8001cb8:	3304      	adds	r3, #4
 8001cba:	781b      	ldrb	r3, [r3, #0]
 8001cbc:	b2db      	uxtb	r3, r3
 8001cbe:	2200      	movs	r2, #0
 8001cc0:	f8c7 3228 	str.w	r3, [r7, #552]	@ 0x228
 8001cc4:	f8c7 222c 	str.w	r2, [r7, #556]	@ 0x22c
 8001cc8:	f04f 0000 	mov.w	r0, #0
 8001ccc:	f04f 0100 	mov.w	r1, #0
 8001cd0:	f8d7 3228 	ldr.w	r3, [r7, #552]	@ 0x228
 8001cd4:	0019      	movs	r1, r3
 8001cd6:	2000      	movs	r0, #0
 8001cd8:	e9d7 23f6 	ldrd	r2, r3, [r7, #984]	@ 0x3d8
 8001cdc:	ea42 0400 	orr.w	r4, r2, r0
 8001ce0:	f8c7 4118 	str.w	r4, [r7, #280]	@ 0x118
 8001ce4:	430b      	orrs	r3, r1
 8001ce6:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 8001cea:	e9d7 3446 	ldrd	r3, r4, [r7, #280]	@ 0x118
 8001cee:	e9c7 34f6 	strd	r3, r4, [r7, #984]	@ 0x3d8
        case 4: b |= ((uint64_t)data[3]) << 24; /* fallthrough */
 8001cf2:	f8d7 33a0 	ldr.w	r3, [r7, #928]	@ 0x3a0
 8001cf6:	3303      	adds	r3, #3
 8001cf8:	781b      	ldrb	r3, [r3, #0]
 8001cfa:	b2db      	uxtb	r3, r3
 8001cfc:	2200      	movs	r2, #0
 8001cfe:	f8c7 3220 	str.w	r3, [r7, #544]	@ 0x220
 8001d02:	f8c7 2224 	str.w	r2, [r7, #548]	@ 0x224
 8001d06:	e9d7 1288 	ldrd	r1, r2, [r7, #544]	@ 0x220
 8001d0a:	460b      	mov	r3, r1
 8001d0c:	0a1b      	lsrs	r3, r3, #8
 8001d0e:	f8c7 321c 	str.w	r3, [r7, #540]	@ 0x21c
 8001d12:	460b      	mov	r3, r1
 8001d14:	061b      	lsls	r3, r3, #24
 8001d16:	f8c7 3218 	str.w	r3, [r7, #536]	@ 0x218
 8001d1a:	e9d7 23f6 	ldrd	r2, r3, [r7, #984]	@ 0x3d8
 8001d1e:	e9d7 4586 	ldrd	r4, r5, [r7, #536]	@ 0x218
 8001d22:	4621      	mov	r1, r4
 8001d24:	4311      	orrs	r1, r2
 8001d26:	f8c7 1110 	str.w	r1, [r7, #272]	@ 0x110
 8001d2a:	4629      	mov	r1, r5
 8001d2c:	4319      	orrs	r1, r3
 8001d2e:	f8c7 1114 	str.w	r1, [r7, #276]	@ 0x114
 8001d32:	e9d7 3444 	ldrd	r3, r4, [r7, #272]	@ 0x110
 8001d36:	e9c7 34f6 	strd	r3, r4, [r7, #984]	@ 0x3d8
        case 3: b |= ((uint64_t)data[2]) << 16; /* fallthrough */
 8001d3a:	f8d7 33a0 	ldr.w	r3, [r7, #928]	@ 0x3a0
 8001d3e:	3302      	adds	r3, #2
 8001d40:	781b      	ldrb	r3, [r3, #0]
 8001d42:	b2db      	uxtb	r3, r3
 8001d44:	2200      	movs	r2, #0
 8001d46:	f8c7 3210 	str.w	r3, [r7, #528]	@ 0x210
 8001d4a:	f8c7 2214 	str.w	r2, [r7, #532]	@ 0x214
 8001d4e:	f04f 0000 	mov.w	r0, #0
 8001d52:	f04f 0100 	mov.w	r1, #0
 8001d56:	e9d7 4584 	ldrd	r4, r5, [r7, #528]	@ 0x210
 8001d5a:	462b      	mov	r3, r5
 8001d5c:	0419      	lsls	r1, r3, #16
 8001d5e:	4623      	mov	r3, r4
 8001d60:	ea41 4113 	orr.w	r1, r1, r3, lsr #16
 8001d64:	4623      	mov	r3, r4
 8001d66:	0418      	lsls	r0, r3, #16
 8001d68:	e9d7 23f6 	ldrd	r2, r3, [r7, #984]	@ 0x3d8
 8001d6c:	ea42 0400 	orr.w	r4, r2, r0
 8001d70:	f8c7 4108 	str.w	r4, [r7, #264]	@ 0x108
 8001d74:	430b      	orrs	r3, r1
 8001d76:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8001d7a:	e9d7 3442 	ldrd	r3, r4, [r7, #264]	@ 0x108
 8001d7e:	e9c7 34f6 	strd	r3, r4, [r7, #984]	@ 0x3d8
        case 2: b |= ((uint64_t)data[1]) << 8;  /* fallthrough */
 8001d82:	f8d7 33a0 	ldr.w	r3, [r7, #928]	@ 0x3a0
 8001d86:	3301      	adds	r3, #1
 8001d88:	781b      	ldrb	r3, [r3, #0]
 8001d8a:	b2db      	uxtb	r3, r3
 8001d8c:	2200      	movs	r2, #0
 8001d8e:	f8c7 3208 	str.w	r3, [r7, #520]	@ 0x208
 8001d92:	f8c7 220c 	str.w	r2, [r7, #524]	@ 0x20c
 8001d96:	f04f 0000 	mov.w	r0, #0
 8001d9a:	f04f 0100 	mov.w	r1, #0
 8001d9e:	e9d7 4582 	ldrd	r4, r5, [r7, #520]	@ 0x208
 8001da2:	462b      	mov	r3, r5
 8001da4:	0219      	lsls	r1, r3, #8
 8001da6:	4623      	mov	r3, r4
 8001da8:	ea41 6113 	orr.w	r1, r1, r3, lsr #24
 8001dac:	4623      	mov	r3, r4
 8001dae:	0218      	lsls	r0, r3, #8
 8001db0:	e9d7 23f6 	ldrd	r2, r3, [r7, #984]	@ 0x3d8
 8001db4:	ea42 0400 	orr.w	r4, r2, r0
 8001db8:	f8c7 4100 	str.w	r4, [r7, #256]	@ 0x100
 8001dbc:	430b      	orrs	r3, r1
 8001dbe:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8001dc2:	e9d7 3440 	ldrd	r3, r4, [r7, #256]	@ 0x100
 8001dc6:	e9c7 34f6 	strd	r3, r4, [r7, #984]	@ 0x3d8
        case 1: b |= ((uint64_t)data[0]);       /* fallthrough */
 8001dca:	f8d7 33a0 	ldr.w	r3, [r7, #928]	@ 0x3a0
 8001dce:	781b      	ldrb	r3, [r3, #0]
 8001dd0:	b2db      	uxtb	r3, r3
 8001dd2:	2200      	movs	r2, #0
 8001dd4:	f8c7 3200 	str.w	r3, [r7, #512]	@ 0x200
 8001dd8:	f8c7 2204 	str.w	r2, [r7, #516]	@ 0x204
 8001ddc:	e9d7 23f6 	ldrd	r2, r3, [r7, #984]	@ 0x3d8
 8001de0:	e9d7 4580 	ldrd	r4, r5, [r7, #512]	@ 0x200
 8001de4:	4621      	mov	r1, r4
 8001de6:	4311      	orrs	r1, r2
 8001de8:	f8c7 10f8 	str.w	r1, [r7, #248]	@ 0xf8
 8001dec:	4629      	mov	r1, r5
 8001dee:	4319      	orrs	r1, r3
 8001df0:	f8c7 10fc 	str.w	r1, [r7, #252]	@ 0xfc
 8001df4:	e9d7 343e 	ldrd	r3, r4, [r7, #248]	@ 0xf8
 8001df8:	e9c7 34f6 	strd	r3, r4, [r7, #984]	@ 0x3d8
        case 0: break;
 8001dfc:	bf00      	nop
    }

    v3 ^= b;
 8001dfe:	e9d7 01f8 	ldrd	r0, r1, [r7, #992]	@ 0x3e0
 8001e02:	e9d7 23f6 	ldrd	r2, r3, [r7, #984]	@ 0x3d8
 8001e06:	ea80 0402 	eor.w	r4, r0, r2
 8001e0a:	f8c7 40f0 	str.w	r4, [r7, #240]	@ 0xf0
 8001e0e:	404b      	eors	r3, r1
 8001e10:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8001e14:	e9d7 343c 	ldrd	r3, r4, [r7, #240]	@ 0xf0
 8001e18:	e9c7 34f8 	strd	r3, r4, [r7, #992]	@ 0x3e0

    /* Сжимающие раунды для последнего блока */
    for (int i = 0; i < SIPHASH_CROUND; i++) {
 8001e1c:	2300      	movs	r3, #0
 8001e1e:	f8c7 33d0 	str.w	r3, [r7, #976]	@ 0x3d0
 8001e22:	e0ec      	b.n	8001ffe <SipHash_2_4+0xc5e>
        SIPROUND;
 8001e24:	e9d7 01fe 	ldrd	r0, r1, [r7, #1016]	@ 0x3f8
 8001e28:	e9d7 23fc 	ldrd	r2, r3, [r7, #1008]	@ 0x3f0
 8001e2c:	1884      	adds	r4, r0, r2
 8001e2e:	f8c7 40e8 	str.w	r4, [r7, #232]	@ 0xe8
 8001e32:	eb41 0303 	adc.w	r3, r1, r3
 8001e36:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8001e3a:	e9d7 343a 	ldrd	r3, r4, [r7, #232]	@ 0xe8
 8001e3e:	e9c7 34fe 	strd	r3, r4, [r7, #1016]	@ 0x3f8
 8001e42:	f8d7 33f0 	ldr.w	r3, [r7, #1008]	@ 0x3f0
 8001e46:	0cda      	lsrs	r2, r3, #19
 8001e48:	f8d7 33f4 	ldr.w	r3, [r7, #1012]	@ 0x3f4
 8001e4c:	035b      	lsls	r3, r3, #13
 8001e4e:	4313      	orrs	r3, r2
 8001e50:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8001e54:	f8d7 33f4 	ldr.w	r3, [r7, #1012]	@ 0x3f4
 8001e58:	0cda      	lsrs	r2, r3, #19
 8001e5a:	f8d7 33f0 	ldr.w	r3, [r7, #1008]	@ 0x3f0
 8001e5e:	035b      	lsls	r3, r3, #13
 8001e60:	4313      	orrs	r3, r2
 8001e62:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8001e66:	e9d7 3438 	ldrd	r3, r4, [r7, #224]	@ 0xe0
 8001e6a:	e9c7 34fc 	strd	r3, r4, [r7, #1008]	@ 0x3f0
 8001e6e:	e9d7 01fc 	ldrd	r0, r1, [r7, #1008]	@ 0x3f0
 8001e72:	e9d7 23fe 	ldrd	r2, r3, [r7, #1016]	@ 0x3f8
 8001e76:	ea80 0402 	eor.w	r4, r0, r2
 8001e7a:	f8c7 40d8 	str.w	r4, [r7, #216]	@ 0xd8
 8001e7e:	404b      	eors	r3, r1
 8001e80:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8001e84:	e9d7 3436 	ldrd	r3, r4, [r7, #216]	@ 0xd8
 8001e88:	e9c7 34fc 	strd	r3, r4, [r7, #1008]	@ 0x3f0
 8001e8c:	f8d7 33fc 	ldr.w	r3, [r7, #1020]	@ 0x3fc
 8001e90:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8001e94:	f8d7 33f8 	ldr.w	r3, [r7, #1016]	@ 0x3f8
 8001e98:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8001e9c:	e9d7 3434 	ldrd	r3, r4, [r7, #208]	@ 0xd0
 8001ea0:	e9c7 34fe 	strd	r3, r4, [r7, #1016]	@ 0x3f8
 8001ea4:	e9d7 01fa 	ldrd	r0, r1, [r7, #1000]	@ 0x3e8
 8001ea8:	e9d7 23f8 	ldrd	r2, r3, [r7, #992]	@ 0x3e0
 8001eac:	1884      	adds	r4, r0, r2
 8001eae:	f8c7 40c8 	str.w	r4, [r7, #200]	@ 0xc8
 8001eb2:	eb41 0303 	adc.w	r3, r1, r3
 8001eb6:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8001eba:	e9d7 3432 	ldrd	r3, r4, [r7, #200]	@ 0xc8
 8001ebe:	e9c7 34fa 	strd	r3, r4, [r7, #1000]	@ 0x3e8
 8001ec2:	f8d7 33e0 	ldr.w	r3, [r7, #992]	@ 0x3e0
 8001ec6:	0c1a      	lsrs	r2, r3, #16
 8001ec8:	f8d7 33e4 	ldr.w	r3, [r7, #996]	@ 0x3e4
 8001ecc:	041b      	lsls	r3, r3, #16
 8001ece:	4313      	orrs	r3, r2
 8001ed0:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8001ed4:	f8d7 33e4 	ldr.w	r3, [r7, #996]	@ 0x3e4
 8001ed8:	0c1a      	lsrs	r2, r3, #16
 8001eda:	f8d7 33e0 	ldr.w	r3, [r7, #992]	@ 0x3e0
 8001ede:	041b      	lsls	r3, r3, #16
 8001ee0:	4313      	orrs	r3, r2
 8001ee2:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8001ee6:	e9d7 3430 	ldrd	r3, r4, [r7, #192]	@ 0xc0
 8001eea:	e9c7 34f8 	strd	r3, r4, [r7, #992]	@ 0x3e0
 8001eee:	e9d7 01f8 	ldrd	r0, r1, [r7, #992]	@ 0x3e0
 8001ef2:	e9d7 23fa 	ldrd	r2, r3, [r7, #1000]	@ 0x3e8
 8001ef6:	ea80 0402 	eor.w	r4, r0, r2
 8001efa:	f8c7 40b8 	str.w	r4, [r7, #184]	@ 0xb8
 8001efe:	404b      	eors	r3, r1
 8001f00:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8001f04:	e9d7 342e 	ldrd	r3, r4, [r7, #184]	@ 0xb8
 8001f08:	e9c7 34f8 	strd	r3, r4, [r7, #992]	@ 0x3e0
 8001f0c:	e9d7 01fe 	ldrd	r0, r1, [r7, #1016]	@ 0x3f8
 8001f10:	e9d7 23f8 	ldrd	r2, r3, [r7, #992]	@ 0x3e0
 8001f14:	1884      	adds	r4, r0, r2
 8001f16:	f8c7 40b0 	str.w	r4, [r7, #176]	@ 0xb0
 8001f1a:	eb41 0303 	adc.w	r3, r1, r3
 8001f1e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8001f22:	e9d7 342c 	ldrd	r3, r4, [r7, #176]	@ 0xb0
 8001f26:	e9c7 34fe 	strd	r3, r4, [r7, #1016]	@ 0x3f8
 8001f2a:	f8d7 33e0 	ldr.w	r3, [r7, #992]	@ 0x3e0
 8001f2e:	0ada      	lsrs	r2, r3, #11
 8001f30:	f8d7 33e4 	ldr.w	r3, [r7, #996]	@ 0x3e4
 8001f34:	055b      	lsls	r3, r3, #21
 8001f36:	4313      	orrs	r3, r2
 8001f38:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8001f3c:	f8d7 33e4 	ldr.w	r3, [r7, #996]	@ 0x3e4
 8001f40:	0ada      	lsrs	r2, r3, #11
 8001f42:	f8d7 33e0 	ldr.w	r3, [r7, #992]	@ 0x3e0
 8001f46:	055b      	lsls	r3, r3, #21
 8001f48:	4313      	orrs	r3, r2
 8001f4a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8001f4e:	e9d7 342a 	ldrd	r3, r4, [r7, #168]	@ 0xa8
 8001f52:	e9c7 34f8 	strd	r3, r4, [r7, #992]	@ 0x3e0
 8001f56:	e9d7 01f8 	ldrd	r0, r1, [r7, #992]	@ 0x3e0
 8001f5a:	e9d7 23fe 	ldrd	r2, r3, [r7, #1016]	@ 0x3f8
 8001f5e:	ea80 0402 	eor.w	r4, r0, r2
 8001f62:	f8c7 40a0 	str.w	r4, [r7, #160]	@ 0xa0
 8001f66:	404b      	eors	r3, r1
 8001f68:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8001f6c:	e9d7 3428 	ldrd	r3, r4, [r7, #160]	@ 0xa0
 8001f70:	e9c7 34f8 	strd	r3, r4, [r7, #992]	@ 0x3e0
 8001f74:	e9d7 01fa 	ldrd	r0, r1, [r7, #1000]	@ 0x3e8
 8001f78:	e9d7 23fc 	ldrd	r2, r3, [r7, #1008]	@ 0x3f0
 8001f7c:	1884      	adds	r4, r0, r2
 8001f7e:	f8c7 4098 	str.w	r4, [r7, #152]	@ 0x98
 8001f82:	eb41 0303 	adc.w	r3, r1, r3
 8001f86:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8001f8a:	e9d7 3426 	ldrd	r3, r4, [r7, #152]	@ 0x98
 8001f8e:	e9c7 34fa 	strd	r3, r4, [r7, #1000]	@ 0x3e8
 8001f92:	f8d7 33f0 	ldr.w	r3, [r7, #1008]	@ 0x3f0
 8001f96:	0bda      	lsrs	r2, r3, #15
 8001f98:	f8d7 33f4 	ldr.w	r3, [r7, #1012]	@ 0x3f4
 8001f9c:	045b      	lsls	r3, r3, #17
 8001f9e:	4313      	orrs	r3, r2
 8001fa0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8001fa4:	f8d7 33f4 	ldr.w	r3, [r7, #1012]	@ 0x3f4
 8001fa8:	0bda      	lsrs	r2, r3, #15
 8001faa:	f8d7 33f0 	ldr.w	r3, [r7, #1008]	@ 0x3f0
 8001fae:	045b      	lsls	r3, r3, #17
 8001fb0:	4313      	orrs	r3, r2
 8001fb2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8001fb6:	e9d7 3424 	ldrd	r3, r4, [r7, #144]	@ 0x90
 8001fba:	e9c7 34fc 	strd	r3, r4, [r7, #1008]	@ 0x3f0
 8001fbe:	e9d7 01fc 	ldrd	r0, r1, [r7, #1008]	@ 0x3f0
 8001fc2:	e9d7 23fa 	ldrd	r2, r3, [r7, #1000]	@ 0x3e8
 8001fc6:	ea80 0402 	eor.w	r4, r0, r2
 8001fca:	f8c7 4088 	str.w	r4, [r7, #136]	@ 0x88
 8001fce:	404b      	eors	r3, r1
 8001fd0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8001fd4:	e9d7 3422 	ldrd	r3, r4, [r7, #136]	@ 0x88
 8001fd8:	e9c7 34fc 	strd	r3, r4, [r7, #1008]	@ 0x3f0
 8001fdc:	f8d7 33ec 	ldr.w	r3, [r7, #1004]	@ 0x3ec
 8001fe0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8001fe4:	f8d7 33e8 	ldr.w	r3, [r7, #1000]	@ 0x3e8
 8001fe8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8001fec:	e9d7 3420 	ldrd	r3, r4, [r7, #128]	@ 0x80
 8001ff0:	e9c7 34fa 	strd	r3, r4, [r7, #1000]	@ 0x3e8
    for (int i = 0; i < SIPHASH_CROUND; i++) {
 8001ff4:	f8d7 33d0 	ldr.w	r3, [r7, #976]	@ 0x3d0
 8001ff8:	3301      	adds	r3, #1
 8001ffa:	f8c7 33d0 	str.w	r3, [r7, #976]	@ 0x3d0
 8001ffe:	f8d7 33d0 	ldr.w	r3, [r7, #976]	@ 0x3d0
 8002002:	2b01      	cmp	r3, #1
 8002004:	f77f af0e 	ble.w	8001e24 <SipHash_2_4+0xa84>
    }

    v0 ^= b;
 8002008:	e9d7 01fe 	ldrd	r0, r1, [r7, #1016]	@ 0x3f8
 800200c:	e9d7 23f6 	ldrd	r2, r3, [r7, #984]	@ 0x3d8
 8002010:	ea80 0402 	eor.w	r4, r0, r2
 8002014:	67bc      	str	r4, [r7, #120]	@ 0x78
 8002016:	404b      	eors	r3, r1
 8002018:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800201a:	e9d7 341e 	ldrd	r3, r4, [r7, #120]	@ 0x78
 800201e:	e9c7 34fe 	strd	r3, r4, [r7, #1016]	@ 0x3f8

    /* Финализирующие раунды */
    v2 ^= 0xff;
 8002022:	e9d7 23fa 	ldrd	r2, r3, [r7, #1000]	@ 0x3e8
 8002026:	f082 01ff 	eor.w	r1, r2, #255	@ 0xff
 800202a:	6739      	str	r1, [r7, #112]	@ 0x70
 800202c:	677b      	str	r3, [r7, #116]	@ 0x74
 800202e:	e9d7 341c 	ldrd	r3, r4, [r7, #112]	@ 0x70
 8002032:	e9c7 34fa 	strd	r3, r4, [r7, #1000]	@ 0x3e8
    for (int i = 0; i < SIPHASH_FROUND; i++) {
 8002036:	2300      	movs	r3, #0
 8002038:	f8c7 33cc 	str.w	r3, [r7, #972]	@ 0x3cc
 800203c:	e0d0      	b.n	80021e0 <SipHash_2_4+0xe40>
        SIPROUND;
 800203e:	e9d7 01fe 	ldrd	r0, r1, [r7, #1016]	@ 0x3f8
 8002042:	e9d7 23fc 	ldrd	r2, r3, [r7, #1008]	@ 0x3f0
 8002046:	1884      	adds	r4, r0, r2
 8002048:	66bc      	str	r4, [r7, #104]	@ 0x68
 800204a:	eb41 0303 	adc.w	r3, r1, r3
 800204e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8002050:	e9d7 341a 	ldrd	r3, r4, [r7, #104]	@ 0x68
 8002054:	e9c7 34fe 	strd	r3, r4, [r7, #1016]	@ 0x3f8
 8002058:	f8d7 33f0 	ldr.w	r3, [r7, #1008]	@ 0x3f0
 800205c:	0cda      	lsrs	r2, r3, #19
 800205e:	f8d7 33f4 	ldr.w	r3, [r7, #1012]	@ 0x3f4
 8002062:	035b      	lsls	r3, r3, #13
 8002064:	4313      	orrs	r3, r2
 8002066:	667b      	str	r3, [r7, #100]	@ 0x64
 8002068:	f8d7 33f4 	ldr.w	r3, [r7, #1012]	@ 0x3f4
 800206c:	0cda      	lsrs	r2, r3, #19
 800206e:	f8d7 33f0 	ldr.w	r3, [r7, #1008]	@ 0x3f0
 8002072:	035b      	lsls	r3, r3, #13
 8002074:	4313      	orrs	r3, r2
 8002076:	663b      	str	r3, [r7, #96]	@ 0x60
 8002078:	e9d7 3418 	ldrd	r3, r4, [r7, #96]	@ 0x60
 800207c:	e9c7 34fc 	strd	r3, r4, [r7, #1008]	@ 0x3f0
 8002080:	e9d7 01fc 	ldrd	r0, r1, [r7, #1008]	@ 0x3f0
 8002084:	e9d7 23fe 	ldrd	r2, r3, [r7, #1016]	@ 0x3f8
 8002088:	ea80 0402 	eor.w	r4, r0, r2
 800208c:	65bc      	str	r4, [r7, #88]	@ 0x58
 800208e:	404b      	eors	r3, r1
 8002090:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002092:	e9d7 3416 	ldrd	r3, r4, [r7, #88]	@ 0x58
 8002096:	e9c7 34fc 	strd	r3, r4, [r7, #1008]	@ 0x3f0
 800209a:	f8d7 33fc 	ldr.w	r3, [r7, #1020]	@ 0x3fc
 800209e:	653b      	str	r3, [r7, #80]	@ 0x50
 80020a0:	f8d7 33f8 	ldr.w	r3, [r7, #1016]	@ 0x3f8
 80020a4:	657b      	str	r3, [r7, #84]	@ 0x54
 80020a6:	e9d7 3414 	ldrd	r3, r4, [r7, #80]	@ 0x50
 80020aa:	e9c7 34fe 	strd	r3, r4, [r7, #1016]	@ 0x3f8
 80020ae:	e9d7 01fa 	ldrd	r0, r1, [r7, #1000]	@ 0x3e8
 80020b2:	e9d7 23f8 	ldrd	r2, r3, [r7, #992]	@ 0x3e0
 80020b6:	1884      	adds	r4, r0, r2
 80020b8:	64bc      	str	r4, [r7, #72]	@ 0x48
 80020ba:	eb41 0303 	adc.w	r3, r1, r3
 80020be:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80020c0:	e9d7 3412 	ldrd	r3, r4, [r7, #72]	@ 0x48
 80020c4:	e9c7 34fa 	strd	r3, r4, [r7, #1000]	@ 0x3e8
 80020c8:	f8d7 33e0 	ldr.w	r3, [r7, #992]	@ 0x3e0
 80020cc:	0c1a      	lsrs	r2, r3, #16
 80020ce:	f8d7 33e4 	ldr.w	r3, [r7, #996]	@ 0x3e4
 80020d2:	041b      	lsls	r3, r3, #16
 80020d4:	4313      	orrs	r3, r2
 80020d6:	647b      	str	r3, [r7, #68]	@ 0x44
 80020d8:	f8d7 33e4 	ldr.w	r3, [r7, #996]	@ 0x3e4
 80020dc:	0c1a      	lsrs	r2, r3, #16
 80020de:	f8d7 33e0 	ldr.w	r3, [r7, #992]	@ 0x3e0
 80020e2:	041b      	lsls	r3, r3, #16
 80020e4:	4313      	orrs	r3, r2
 80020e6:	643b      	str	r3, [r7, #64]	@ 0x40
 80020e8:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	@ 0x40
 80020ec:	e9c7 34f8 	strd	r3, r4, [r7, #992]	@ 0x3e0
 80020f0:	e9d7 01f8 	ldrd	r0, r1, [r7, #992]	@ 0x3e0
 80020f4:	e9d7 23fa 	ldrd	r2, r3, [r7, #1000]	@ 0x3e8
 80020f8:	ea80 0402 	eor.w	r4, r0, r2
 80020fc:	63bc      	str	r4, [r7, #56]	@ 0x38
 80020fe:	404b      	eors	r3, r1
 8002100:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002102:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	@ 0x38
 8002106:	e9c7 34f8 	strd	r3, r4, [r7, #992]	@ 0x3e0
 800210a:	e9d7 01fe 	ldrd	r0, r1, [r7, #1016]	@ 0x3f8
 800210e:	e9d7 23f8 	ldrd	r2, r3, [r7, #992]	@ 0x3e0
 8002112:	1884      	adds	r4, r0, r2
 8002114:	633c      	str	r4, [r7, #48]	@ 0x30
 8002116:	eb41 0303 	adc.w	r3, r1, r3
 800211a:	637b      	str	r3, [r7, #52]	@ 0x34
 800211c:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	@ 0x30
 8002120:	e9c7 34fe 	strd	r3, r4, [r7, #1016]	@ 0x3f8
 8002124:	f8d7 33e0 	ldr.w	r3, [r7, #992]	@ 0x3e0
 8002128:	0ada      	lsrs	r2, r3, #11
 800212a:	f8d7 33e4 	ldr.w	r3, [r7, #996]	@ 0x3e4
 800212e:	055b      	lsls	r3, r3, #21
 8002130:	4313      	orrs	r3, r2
 8002132:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002134:	f8d7 33e4 	ldr.w	r3, [r7, #996]	@ 0x3e4
 8002138:	0ada      	lsrs	r2, r3, #11
 800213a:	f8d7 33e0 	ldr.w	r3, [r7, #992]	@ 0x3e0
 800213e:	055b      	lsls	r3, r3, #21
 8002140:	4313      	orrs	r3, r2
 8002142:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002144:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	@ 0x28
 8002148:	e9c7 34f8 	strd	r3, r4, [r7, #992]	@ 0x3e0
 800214c:	e9d7 01f8 	ldrd	r0, r1, [r7, #992]	@ 0x3e0
 8002150:	e9d7 23fe 	ldrd	r2, r3, [r7, #1016]	@ 0x3f8
 8002154:	ea80 0402 	eor.w	r4, r0, r2
 8002158:	623c      	str	r4, [r7, #32]
 800215a:	404b      	eors	r3, r1
 800215c:	627b      	str	r3, [r7, #36]	@ 0x24
 800215e:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 8002162:	e9c7 34f8 	strd	r3, r4, [r7, #992]	@ 0x3e0
 8002166:	e9d7 01fa 	ldrd	r0, r1, [r7, #1000]	@ 0x3e8
 800216a:	e9d7 23fc 	ldrd	r2, r3, [r7, #1008]	@ 0x3f0
 800216e:	1884      	adds	r4, r0, r2
 8002170:	61bc      	str	r4, [r7, #24]
 8002172:	eb41 0303 	adc.w	r3, r1, r3
 8002176:	61fb      	str	r3, [r7, #28]
 8002178:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 800217c:	e9c7 34fa 	strd	r3, r4, [r7, #1000]	@ 0x3e8
 8002180:	f8d7 33f0 	ldr.w	r3, [r7, #1008]	@ 0x3f0
 8002184:	0bda      	lsrs	r2, r3, #15
 8002186:	f8d7 33f4 	ldr.w	r3, [r7, #1012]	@ 0x3f4
 800218a:	045b      	lsls	r3, r3, #17
 800218c:	4313      	orrs	r3, r2
 800218e:	617b      	str	r3, [r7, #20]
 8002190:	f8d7 33f4 	ldr.w	r3, [r7, #1012]	@ 0x3f4
 8002194:	0bda      	lsrs	r2, r3, #15
 8002196:	f8d7 33f0 	ldr.w	r3, [r7, #1008]	@ 0x3f0
 800219a:	045b      	lsls	r3, r3, #17
 800219c:	4313      	orrs	r3, r2
 800219e:	613b      	str	r3, [r7, #16]
 80021a0:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 80021a4:	e9c7 34fc 	strd	r3, r4, [r7, #1008]	@ 0x3f0
 80021a8:	e9d7 01fc 	ldrd	r0, r1, [r7, #1008]	@ 0x3f0
 80021ac:	e9d7 23fa 	ldrd	r2, r3, [r7, #1000]	@ 0x3e8
 80021b0:	ea80 0402 	eor.w	r4, r0, r2
 80021b4:	60bc      	str	r4, [r7, #8]
 80021b6:	404b      	eors	r3, r1
 80021b8:	60fb      	str	r3, [r7, #12]
 80021ba:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 80021be:	e9c7 34fc 	strd	r3, r4, [r7, #1008]	@ 0x3f0
 80021c2:	f8d7 33ec 	ldr.w	r3, [r7, #1004]	@ 0x3ec
 80021c6:	603b      	str	r3, [r7, #0]
 80021c8:	f8d7 33e8 	ldr.w	r3, [r7, #1000]	@ 0x3e8
 80021cc:	607b      	str	r3, [r7, #4]
 80021ce:	e9d7 3400 	ldrd	r3, r4, [r7]
 80021d2:	e9c7 34fa 	strd	r3, r4, [r7, #1000]	@ 0x3e8
    for (int i = 0; i < SIPHASH_FROUND; i++) {
 80021d6:	f8d7 33cc 	ldr.w	r3, [r7, #972]	@ 0x3cc
 80021da:	3301      	adds	r3, #1
 80021dc:	f8c7 33cc 	str.w	r3, [r7, #972]	@ 0x3cc
 80021e0:	f8d7 33cc 	ldr.w	r3, [r7, #972]	@ 0x3cc
 80021e4:	2b03      	cmp	r3, #3
 80021e6:	f77f af2a 	ble.w	800203e <SipHash_2_4+0xc9e>
    }

    /* Финальное XOR смешивание */
    return v0 ^ v1 ^ v2 ^ v3;
 80021ea:	e9d7 01fe 	ldrd	r0, r1, [r7, #1016]	@ 0x3f8
 80021ee:	e9d7 23fc 	ldrd	r2, r3, [r7, #1008]	@ 0x3f0
 80021f2:	ea80 0402 	eor.w	r4, r0, r2
 80021f6:	f8c7 41f8 	str.w	r4, [r7, #504]	@ 0x1f8
 80021fa:	404b      	eors	r3, r1
 80021fc:	f8c7 31fc 	str.w	r3, [r7, #508]	@ 0x1fc
 8002200:	e9d7 23fa 	ldrd	r2, r3, [r7, #1000]	@ 0x3e8
 8002204:	e9d7 457e 	ldrd	r4, r5, [r7, #504]	@ 0x1f8
 8002208:	4621      	mov	r1, r4
 800220a:	4051      	eors	r1, r2
 800220c:	f8c7 11f0 	str.w	r1, [r7, #496]	@ 0x1f0
 8002210:	4629      	mov	r1, r5
 8002212:	4059      	eors	r1, r3
 8002214:	f8c7 11f4 	str.w	r1, [r7, #500]	@ 0x1f4
 8002218:	e9d7 23f8 	ldrd	r2, r3, [r7, #992]	@ 0x3e0
 800221c:	e9d7 457c 	ldrd	r4, r5, [r7, #496]	@ 0x1f0
 8002220:	4621      	mov	r1, r4
 8002222:	4051      	eors	r1, r2
 8002224:	f8c7 11e8 	str.w	r1, [r7, #488]	@ 0x1e8
 8002228:	4629      	mov	r1, r5
 800222a:	4059      	eors	r1, r3
 800222c:	f8c7 11ec 	str.w	r1, [r7, #492]	@ 0x1ec
 8002230:	e9d7 237a 	ldrd	r2, r3, [r7, #488]	@ 0x1e8
}
 8002234:	4610      	mov	r0, r2
 8002236:	4619      	mov	r1, r3
 8002238:	f207 4704 	addw	r7, r7, #1028	@ 0x404
 800223c:	46bd      	mov	sp, r7
 800223e:	e8bd 0fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp}
 8002242:	4770      	bx	lr
 8002244:	f3af 8000 	nop.w
 8002248:	70736575 	.word	0x70736575
 800224c:	736f6d65 	.word	0x736f6d65
 8002250:	6e646f6d 	.word	0x6e646f6d
 8002254:	646f7261 	.word	0x646f7261
 8002258:	6e657261 	.word	0x6e657261
 800225c:	6c796765 	.word	0x6c796765
 8002260:	79746573 	.word	0x79746573
 8002264:	74656462 	.word	0x74656462

08002268 <SipHash_2_4_MAC>:

void SipHash_2_4_MAC(const uint8_t* key, const uint8_t* data, size_t len, uint8_t* out) {
 8002268:	b580      	push	{r7, lr}
 800226a:	b086      	sub	sp, #24
 800226c:	af00      	add	r7, sp, #0
 800226e:	60f8      	str	r0, [r7, #12]
 8002270:	60b9      	str	r1, [r7, #8]
 8002272:	607a      	str	r2, [r7, #4]
 8002274:	603b      	str	r3, [r7, #0]
    uint64_t h = SipHash_2_4(key, data, len);
 8002276:	687a      	ldr	r2, [r7, #4]
 8002278:	68b9      	ldr	r1, [r7, #8]
 800227a:	68f8      	ldr	r0, [r7, #12]
 800227c:	f7ff f890 	bl	80013a0 <SipHash_2_4>
 8002280:	e9c7 0104 	strd	r0, r1, [r7, #16]
    U64TO8_LE(out, h);
 8002284:	7c3a      	ldrb	r2, [r7, #16]
 8002286:	683b      	ldr	r3, [r7, #0]
 8002288:	701a      	strb	r2, [r3, #0]
 800228a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800228e:	f04f 0200 	mov.w	r2, #0
 8002292:	f04f 0300 	mov.w	r3, #0
 8002296:	0a02      	lsrs	r2, r0, #8
 8002298:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 800229c:	0a0b      	lsrs	r3, r1, #8
 800229e:	6839      	ldr	r1, [r7, #0]
 80022a0:	3101      	adds	r1, #1
 80022a2:	b2d3      	uxtb	r3, r2
 80022a4:	700b      	strb	r3, [r1, #0]
 80022a6:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80022aa:	f04f 0200 	mov.w	r2, #0
 80022ae:	f04f 0300 	mov.w	r3, #0
 80022b2:	0c02      	lsrs	r2, r0, #16
 80022b4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80022b8:	0c0b      	lsrs	r3, r1, #16
 80022ba:	6839      	ldr	r1, [r7, #0]
 80022bc:	3102      	adds	r1, #2
 80022be:	b2d3      	uxtb	r3, r2
 80022c0:	700b      	strb	r3, [r1, #0]
 80022c2:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80022c6:	f04f 0200 	mov.w	r2, #0
 80022ca:	f04f 0300 	mov.w	r3, #0
 80022ce:	0e02      	lsrs	r2, r0, #24
 80022d0:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80022d4:	0e0b      	lsrs	r3, r1, #24
 80022d6:	6839      	ldr	r1, [r7, #0]
 80022d8:	3103      	adds	r1, #3
 80022da:	b2d3      	uxtb	r3, r2
 80022dc:	700b      	strb	r3, [r1, #0]
 80022de:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80022e2:	f04f 0200 	mov.w	r2, #0
 80022e6:	f04f 0300 	mov.w	r3, #0
 80022ea:	000a      	movs	r2, r1
 80022ec:	2300      	movs	r3, #0
 80022ee:	6839      	ldr	r1, [r7, #0]
 80022f0:	3104      	adds	r1, #4
 80022f2:	b2d3      	uxtb	r3, r2
 80022f4:	700b      	strb	r3, [r1, #0]
 80022f6:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80022fa:	f04f 0200 	mov.w	r2, #0
 80022fe:	f04f 0300 	mov.w	r3, #0
 8002302:	0a0a      	lsrs	r2, r1, #8
 8002304:	2300      	movs	r3, #0
 8002306:	6839      	ldr	r1, [r7, #0]
 8002308:	3105      	adds	r1, #5
 800230a:	b2d3      	uxtb	r3, r2
 800230c:	700b      	strb	r3, [r1, #0]
 800230e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002312:	f04f 0200 	mov.w	r2, #0
 8002316:	f04f 0300 	mov.w	r3, #0
 800231a:	0c0a      	lsrs	r2, r1, #16
 800231c:	2300      	movs	r3, #0
 800231e:	6839      	ldr	r1, [r7, #0]
 8002320:	3106      	adds	r1, #6
 8002322:	b2d3      	uxtb	r3, r2
 8002324:	700b      	strb	r3, [r1, #0]
 8002326:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800232a:	f04f 0200 	mov.w	r2, #0
 800232e:	f04f 0300 	mov.w	r3, #0
 8002332:	0e0a      	lsrs	r2, r1, #24
 8002334:	2300      	movs	r3, #0
 8002336:	6839      	ldr	r1, [r7, #0]
 8002338:	3107      	adds	r1, #7
 800233a:	b2d3      	uxtb	r3, r2
 800233c:	700b      	strb	r3, [r1, #0]
}
 800233e:	bf00      	nop
 8002340:	3718      	adds	r7, #24
 8002342:	46bd      	mov	sp, r7
 8002344:	bd80      	pop	{r7, pc}

08002346 <bytes_to_word>:
#define SPECK_BETA  3  // Параметр ротации

/**
 * @brief Преобразовать массив байтов в 32-битное слово (little-endian)
 */
static uint32_t bytes_to_word(const uint8_t* bytes) {
 8002346:	b480      	push	{r7}
 8002348:	b083      	sub	sp, #12
 800234a:	af00      	add	r7, sp, #0
 800234c:	6078      	str	r0, [r7, #4]
    return ((uint32_t)bytes[0]) |
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	781b      	ldrb	r3, [r3, #0]
 8002352:	461a      	mov	r2, r3
           ((uint32_t)bytes[1] << 8) |
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	3301      	adds	r3, #1
 8002358:	781b      	ldrb	r3, [r3, #0]
 800235a:	021b      	lsls	r3, r3, #8
    return ((uint32_t)bytes[0]) |
 800235c:	431a      	orrs	r2, r3
           ((uint32_t)bytes[2] << 16) |
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	3302      	adds	r3, #2
 8002362:	781b      	ldrb	r3, [r3, #0]
 8002364:	041b      	lsls	r3, r3, #16
           ((uint32_t)bytes[1] << 8) |
 8002366:	431a      	orrs	r2, r3
           ((uint32_t)bytes[3] << 24);
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	3303      	adds	r3, #3
 800236c:	781b      	ldrb	r3, [r3, #0]
 800236e:	061b      	lsls	r3, r3, #24
           ((uint32_t)bytes[2] << 16) |
 8002370:	4313      	orrs	r3, r2
}
 8002372:	4618      	mov	r0, r3
 8002374:	370c      	adds	r7, #12
 8002376:	46bd      	mov	sp, r7
 8002378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800237c:	4770      	bx	lr

0800237e <word_to_bytes>:

/**
 * @brief Преобразовать 32-битное слово в массив байтов (little-endian)
 */
static void word_to_bytes(uint32_t word, uint8_t* bytes) {
 800237e:	b480      	push	{r7}
 8002380:	b083      	sub	sp, #12
 8002382:	af00      	add	r7, sp, #0
 8002384:	6078      	str	r0, [r7, #4]
 8002386:	6039      	str	r1, [r7, #0]
    bytes[0] = (uint8_t)(word);
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	b2da      	uxtb	r2, r3
 800238c:	683b      	ldr	r3, [r7, #0]
 800238e:	701a      	strb	r2, [r3, #0]
    bytes[1] = (uint8_t)(word >> 8);
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	0a1a      	lsrs	r2, r3, #8
 8002394:	683b      	ldr	r3, [r7, #0]
 8002396:	3301      	adds	r3, #1
 8002398:	b2d2      	uxtb	r2, r2
 800239a:	701a      	strb	r2, [r3, #0]
    bytes[2] = (uint8_t)(word >> 16);
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	0c1a      	lsrs	r2, r3, #16
 80023a0:	683b      	ldr	r3, [r7, #0]
 80023a2:	3302      	adds	r3, #2
 80023a4:	b2d2      	uxtb	r2, r2
 80023a6:	701a      	strb	r2, [r3, #0]
    bytes[3] = (uint8_t)(word >> 24);
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	0e1a      	lsrs	r2, r3, #24
 80023ac:	683b      	ldr	r3, [r7, #0]
 80023ae:	3303      	adds	r3, #3
 80023b0:	b2d2      	uxtb	r2, r2
 80023b2:	701a      	strb	r2, [r3, #0]
}
 80023b4:	bf00      	nop
 80023b6:	370c      	adds	r7, #12
 80023b8:	46bd      	mov	sp, r7
 80023ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023be:	4770      	bx	lr

080023c0 <Speck_Init>:

void Speck_Init(SpeckContext* ctx, const uint8_t* key) {
 80023c0:	b590      	push	{r4, r7, lr}
 80023c2:	b08b      	sub	sp, #44	@ 0x2c
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	6078      	str	r0, [r7, #4]
 80023c8:	6039      	str	r1, [r7, #0]
    uint32_t k[4]; // Ключевые слова
    uint32_t l[3]; // Вспомогательные ключевые слова

    // Преобразуем ключ (16 байт) в слова
    k[0] = bytes_to_word(key);
 80023ca:	6838      	ldr	r0, [r7, #0]
 80023cc:	f7ff ffbb 	bl	8002346 <bytes_to_word>
 80023d0:	4603      	mov	r3, r0
 80023d2:	617b      	str	r3, [r7, #20]
    l[0] = bytes_to_word(key + 4);
 80023d4:	683b      	ldr	r3, [r7, #0]
 80023d6:	3304      	adds	r3, #4
 80023d8:	4618      	mov	r0, r3
 80023da:	f7ff ffb4 	bl	8002346 <bytes_to_word>
 80023de:	4603      	mov	r3, r0
 80023e0:	60bb      	str	r3, [r7, #8]
    l[1] = bytes_to_word(key + 8);
 80023e2:	683b      	ldr	r3, [r7, #0]
 80023e4:	3308      	adds	r3, #8
 80023e6:	4618      	mov	r0, r3
 80023e8:	f7ff ffad 	bl	8002346 <bytes_to_word>
 80023ec:	4603      	mov	r3, r0
 80023ee:	60fb      	str	r3, [r7, #12]
    l[2] = bytes_to_word(key + 12);
 80023f0:	683b      	ldr	r3, [r7, #0]
 80023f2:	330c      	adds	r3, #12
 80023f4:	4618      	mov	r0, r3
 80023f6:	f7ff ffa6 	bl	8002346 <bytes_to_word>
 80023fa:	4603      	mov	r3, r0
 80023fc:	613b      	str	r3, [r7, #16]

    // Генерация ключей раундов
    ctx->round_keys[0] = k[0];
 80023fe:	697a      	ldr	r2, [r7, #20]
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	601a      	str	r2, [r3, #0]

    for (int i = 0; i < SPECK_ROUNDS - 1; i++) {
 8002404:	2300      	movs	r3, #0
 8002406:	627b      	str	r3, [r7, #36]	@ 0x24
 8002408:	e075      	b.n	80024f6 <Speck_Init+0x136>
        l[i % 3] = (ROTR32(l[i % 3], SPECK_ALPHA) + k[(i + 1) % 4]) ^ i;
 800240a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800240c:	4b3e      	ldr	r3, [pc, #248]	@ (8002508 <Speck_Init+0x148>)
 800240e:	fb83 3201 	smull	r3, r2, r3, r1
 8002412:	17cb      	asrs	r3, r1, #31
 8002414:	1ad2      	subs	r2, r2, r3
 8002416:	4613      	mov	r3, r2
 8002418:	005b      	lsls	r3, r3, #1
 800241a:	4413      	add	r3, r2
 800241c:	1aca      	subs	r2, r1, r3
 800241e:	0093      	lsls	r3, r2, #2
 8002420:	3328      	adds	r3, #40	@ 0x28
 8002422:	443b      	add	r3, r7
 8002424:	f853 3c20 	ldr.w	r3, [r3, #-32]
 8002428:	ea4f 2233 	mov.w	r2, r3, ror #8
 800242c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800242e:	3301      	adds	r3, #1
 8002430:	4259      	negs	r1, r3
 8002432:	f003 0303 	and.w	r3, r3, #3
 8002436:	f001 0103 	and.w	r1, r1, #3
 800243a:	bf58      	it	pl
 800243c:	424b      	negpl	r3, r1
 800243e:	009b      	lsls	r3, r3, #2
 8002440:	3328      	adds	r3, #40	@ 0x28
 8002442:	443b      	add	r3, r7
 8002444:	f853 3c14 	ldr.w	r3, [r3, #-20]
 8002448:	18d4      	adds	r4, r2, r3
 800244a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800244c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800244e:	4b2e      	ldr	r3, [pc, #184]	@ (8002508 <Speck_Init+0x148>)
 8002450:	fb83 3201 	smull	r3, r2, r3, r1
 8002454:	17cb      	asrs	r3, r1, #31
 8002456:	1ad2      	subs	r2, r2, r3
 8002458:	4613      	mov	r3, r2
 800245a:	005b      	lsls	r3, r3, #1
 800245c:	4413      	add	r3, r2
 800245e:	1aca      	subs	r2, r1, r3
 8002460:	ea84 0100 	eor.w	r1, r4, r0
 8002464:	0093      	lsls	r3, r2, #2
 8002466:	3328      	adds	r3, #40	@ 0x28
 8002468:	443b      	add	r3, r7
 800246a:	f843 1c20 	str.w	r1, [r3, #-32]
        k[(i + 1) % 4] = ROTL32(k[(i + 1) % 4], SPECK_BETA) ^ l[i % 3];
 800246e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002470:	3301      	adds	r3, #1
 8002472:	425a      	negs	r2, r3
 8002474:	f003 0303 	and.w	r3, r3, #3
 8002478:	f002 0203 	and.w	r2, r2, #3
 800247c:	bf58      	it	pl
 800247e:	4253      	negpl	r3, r2
 8002480:	009b      	lsls	r3, r3, #2
 8002482:	3328      	adds	r3, #40	@ 0x28
 8002484:	443b      	add	r3, r7
 8002486:	f853 3c14 	ldr.w	r3, [r3, #-20]
 800248a:	ea4f 7073 	mov.w	r0, r3, ror #29
 800248e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002490:	4b1d      	ldr	r3, [pc, #116]	@ (8002508 <Speck_Init+0x148>)
 8002492:	fb83 3201 	smull	r3, r2, r3, r1
 8002496:	17cb      	asrs	r3, r1, #31
 8002498:	1ad2      	subs	r2, r2, r3
 800249a:	4613      	mov	r3, r2
 800249c:	005b      	lsls	r3, r3, #1
 800249e:	4413      	add	r3, r2
 80024a0:	1aca      	subs	r2, r1, r3
 80024a2:	0093      	lsls	r3, r2, #2
 80024a4:	3328      	adds	r3, #40	@ 0x28
 80024a6:	443b      	add	r3, r7
 80024a8:	f853 2c20 	ldr.w	r2, [r3, #-32]
 80024ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024ae:	3301      	adds	r3, #1
 80024b0:	4259      	negs	r1, r3
 80024b2:	f003 0303 	and.w	r3, r3, #3
 80024b6:	f001 0103 	and.w	r1, r1, #3
 80024ba:	bf58      	it	pl
 80024bc:	424b      	negpl	r3, r1
 80024be:	4042      	eors	r2, r0
 80024c0:	009b      	lsls	r3, r3, #2
 80024c2:	3328      	adds	r3, #40	@ 0x28
 80024c4:	443b      	add	r3, r7
 80024c6:	f843 2c14 	str.w	r2, [r3, #-20]
        ctx->round_keys[i + 1] = k[(i + 1) % 4];
 80024ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024cc:	3301      	adds	r3, #1
 80024ce:	425a      	negs	r2, r3
 80024d0:	f003 0303 	and.w	r3, r3, #3
 80024d4:	f002 0203 	and.w	r2, r2, #3
 80024d8:	bf58      	it	pl
 80024da:	4253      	negpl	r3, r2
 80024dc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80024de:	3201      	adds	r2, #1
 80024e0:	009b      	lsls	r3, r3, #2
 80024e2:	3328      	adds	r3, #40	@ 0x28
 80024e4:	443b      	add	r3, r7
 80024e6:	f853 1c14 	ldr.w	r1, [r3, #-20]
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    for (int i = 0; i < SPECK_ROUNDS - 1; i++) {
 80024f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024f2:	3301      	adds	r3, #1
 80024f4:	627b      	str	r3, [r7, #36]	@ 0x24
 80024f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024f8:	2b19      	cmp	r3, #25
 80024fa:	dd86      	ble.n	800240a <Speck_Init+0x4a>
    }
}
 80024fc:	bf00      	nop
 80024fe:	bf00      	nop
 8002500:	372c      	adds	r7, #44	@ 0x2c
 8002502:	46bd      	mov	sp, r7
 8002504:	bd90      	pop	{r4, r7, pc}
 8002506:	bf00      	nop
 8002508:	55555556 	.word	0x55555556

0800250c <Speck_Encrypt>:

void Speck_Encrypt(const SpeckContext* ctx, const uint8_t* plaintext, uint8_t* ciphertext) {
 800250c:	b580      	push	{r7, lr}
 800250e:	b088      	sub	sp, #32
 8002510:	af00      	add	r7, sp, #0
 8002512:	60f8      	str	r0, [r7, #12]
 8002514:	60b9      	str	r1, [r7, #8]
 8002516:	607a      	str	r2, [r7, #4]
    uint32_t x, y;

    // Преобразуем блок в два 32-битных слова
    x = bytes_to_word(plaintext);
 8002518:	68b8      	ldr	r0, [r7, #8]
 800251a:	f7ff ff14 	bl	8002346 <bytes_to_word>
 800251e:	61f8      	str	r0, [r7, #28]
    y = bytes_to_word(plaintext + 4);
 8002520:	68bb      	ldr	r3, [r7, #8]
 8002522:	3304      	adds	r3, #4
 8002524:	4618      	mov	r0, r3
 8002526:	f7ff ff0e 	bl	8002346 <bytes_to_word>
 800252a:	61b8      	str	r0, [r7, #24]

    // Раунды шифрования
    for (int i = 0; i < SPECK_ROUNDS; i++) {
 800252c:	2300      	movs	r3, #0
 800252e:	617b      	str	r3, [r7, #20]
 8002530:	e013      	b.n	800255a <Speck_Encrypt+0x4e>
        x = (ROTR32(x, SPECK_ALPHA) + y) ^ ctx->round_keys[i];
 8002532:	69fb      	ldr	r3, [r7, #28]
 8002534:	ea4f 2233 	mov.w	r2, r3, ror #8
 8002538:	69bb      	ldr	r3, [r7, #24]
 800253a:	441a      	add	r2, r3
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	6979      	ldr	r1, [r7, #20]
 8002540:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8002544:	4053      	eors	r3, r2
 8002546:	61fb      	str	r3, [r7, #28]
        y = ROTL32(y, SPECK_BETA) ^ x;
 8002548:	69bb      	ldr	r3, [r7, #24]
 800254a:	ea4f 7373 	mov.w	r3, r3, ror #29
 800254e:	69fa      	ldr	r2, [r7, #28]
 8002550:	4053      	eors	r3, r2
 8002552:	61bb      	str	r3, [r7, #24]
    for (int i = 0; i < SPECK_ROUNDS; i++) {
 8002554:	697b      	ldr	r3, [r7, #20]
 8002556:	3301      	adds	r3, #1
 8002558:	617b      	str	r3, [r7, #20]
 800255a:	697b      	ldr	r3, [r7, #20]
 800255c:	2b1a      	cmp	r3, #26
 800255e:	dde8      	ble.n	8002532 <Speck_Encrypt+0x26>
    }

    // Преобразуем обратно в байты
    word_to_bytes(x, ciphertext);
 8002560:	6879      	ldr	r1, [r7, #4]
 8002562:	69f8      	ldr	r0, [r7, #28]
 8002564:	f7ff ff0b 	bl	800237e <word_to_bytes>
    word_to_bytes(y, ciphertext + 4);
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	3304      	adds	r3, #4
 800256c:	4619      	mov	r1, r3
 800256e:	69b8      	ldr	r0, [r7, #24]
 8002570:	f7ff ff05 	bl	800237e <word_to_bytes>
}
 8002574:	bf00      	nop
 8002576:	3720      	adds	r7, #32
 8002578:	46bd      	mov	sp, r7
 800257a:	bd80      	pop	{r7, pc}

0800257c <Speck_Decrypt>:

void Speck_Decrypt(const SpeckContext* ctx, const uint8_t* ciphertext, uint8_t* plaintext) {
 800257c:	b580      	push	{r7, lr}
 800257e:	b088      	sub	sp, #32
 8002580:	af00      	add	r7, sp, #0
 8002582:	60f8      	str	r0, [r7, #12]
 8002584:	60b9      	str	r1, [r7, #8]
 8002586:	607a      	str	r2, [r7, #4]
    uint32_t x, y;

    // Преобразуем блок в два 32-битных слова
    x = bytes_to_word(ciphertext);
 8002588:	68b8      	ldr	r0, [r7, #8]
 800258a:	f7ff fedc 	bl	8002346 <bytes_to_word>
 800258e:	61f8      	str	r0, [r7, #28]
    y = bytes_to_word(ciphertext + 4);
 8002590:	68bb      	ldr	r3, [r7, #8]
 8002592:	3304      	adds	r3, #4
 8002594:	4618      	mov	r0, r3
 8002596:	f7ff fed6 	bl	8002346 <bytes_to_word>
 800259a:	61b8      	str	r0, [r7, #24]

    // Раунды расшифрования (в обратном порядке)
    for (int i = SPECK_ROUNDS - 1; i >= 0; i--) {
 800259c:	231a      	movs	r3, #26
 800259e:	617b      	str	r3, [r7, #20]
 80025a0:	e013      	b.n	80025ca <Speck_Decrypt+0x4e>
        y = ROTR32(y ^ x, SPECK_BETA);
 80025a2:	69ba      	ldr	r2, [r7, #24]
 80025a4:	69fb      	ldr	r3, [r7, #28]
 80025a6:	4053      	eors	r3, r2
 80025a8:	ea4f 03f3 	mov.w	r3, r3, ror #3
 80025ac:	61bb      	str	r3, [r7, #24]
        x = ROTL32((x ^ ctx->round_keys[i]) - y, SPECK_ALPHA);
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	697a      	ldr	r2, [r7, #20]
 80025b2:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80025b6:	69fb      	ldr	r3, [r7, #28]
 80025b8:	405a      	eors	r2, r3
 80025ba:	69bb      	ldr	r3, [r7, #24]
 80025bc:	1ad3      	subs	r3, r2, r3
 80025be:	ea4f 6333 	mov.w	r3, r3, ror #24
 80025c2:	61fb      	str	r3, [r7, #28]
    for (int i = SPECK_ROUNDS - 1; i >= 0; i--) {
 80025c4:	697b      	ldr	r3, [r7, #20]
 80025c6:	3b01      	subs	r3, #1
 80025c8:	617b      	str	r3, [r7, #20]
 80025ca:	697b      	ldr	r3, [r7, #20]
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	dae8      	bge.n	80025a2 <Speck_Decrypt+0x26>
    }

    // Преобразуем обратно в байты
    word_to_bytes(x, plaintext);
 80025d0:	6879      	ldr	r1, [r7, #4]
 80025d2:	69f8      	ldr	r0, [r7, #28]
 80025d4:	f7ff fed3 	bl	800237e <word_to_bytes>
    word_to_bytes(y, plaintext + 4);
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	3304      	adds	r3, #4
 80025dc:	4619      	mov	r1, r3
 80025de:	69b8      	ldr	r0, [r7, #24]
 80025e0:	f7ff fecd 	bl	800237e <word_to_bytes>
}
 80025e4:	bf00      	nop
 80025e6:	3720      	adds	r7, #32
 80025e8:	46bd      	mov	sp, r7
 80025ea:	bd80      	pop	{r7, pc}

080025ec <add_pkcs7_padding>:

/**
 * @brief Добавление дополнения PKCS#7 для блочного шифрования
 */
void add_pkcs7_padding(uint8_t* data, size_t data_len, size_t block_size) {
 80025ec:	b480      	push	{r7}
 80025ee:	b087      	sub	sp, #28
 80025f0:	af00      	add	r7, sp, #0
 80025f2:	60f8      	str	r0, [r7, #12]
 80025f4:	60b9      	str	r1, [r7, #8]
 80025f6:	607a      	str	r2, [r7, #4]
    uint8_t padding_value = block_size - (data_len % block_size);
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	b2da      	uxtb	r2, r3
 80025fc:	68bb      	ldr	r3, [r7, #8]
 80025fe:	6879      	ldr	r1, [r7, #4]
 8002600:	fbb3 f1f1 	udiv	r1, r3, r1
 8002604:	6878      	ldr	r0, [r7, #4]
 8002606:	fb00 f101 	mul.w	r1, r0, r1
 800260a:	1a5b      	subs	r3, r3, r1
 800260c:	b2db      	uxtb	r3, r3
 800260e:	1ad3      	subs	r3, r2, r3
 8002610:	74fb      	strb	r3, [r7, #19]
    for (size_t i = 0; i < padding_value; i++) {
 8002612:	2300      	movs	r3, #0
 8002614:	617b      	str	r3, [r7, #20]
 8002616:	e009      	b.n	800262c <add_pkcs7_padding+0x40>
        data[data_len + i] = padding_value;
 8002618:	68ba      	ldr	r2, [r7, #8]
 800261a:	697b      	ldr	r3, [r7, #20]
 800261c:	4413      	add	r3, r2
 800261e:	68fa      	ldr	r2, [r7, #12]
 8002620:	4413      	add	r3, r2
 8002622:	7cfa      	ldrb	r2, [r7, #19]
 8002624:	701a      	strb	r2, [r3, #0]
    for (size_t i = 0; i < padding_value; i++) {
 8002626:	697b      	ldr	r3, [r7, #20]
 8002628:	3301      	adds	r3, #1
 800262a:	617b      	str	r3, [r7, #20]
 800262c:	7cfb      	ldrb	r3, [r7, #19]
 800262e:	697a      	ldr	r2, [r7, #20]
 8002630:	429a      	cmp	r2, r3
 8002632:	d3f1      	bcc.n	8002618 <add_pkcs7_padding+0x2c>
    }
}
 8002634:	bf00      	nop
 8002636:	bf00      	nop
 8002638:	371c      	adds	r7, #28
 800263a:	46bd      	mov	sp, r7
 800263c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002640:	4770      	bx	lr

08002642 <remove_pkcs7_padding>:

/**
 * @brief Удаление дополнения PKCS#7 после расшифрования
 */
size_t remove_pkcs7_padding(uint8_t* data, size_t data_len) {
 8002642:	b480      	push	{r7}
 8002644:	b085      	sub	sp, #20
 8002646:	af00      	add	r7, sp, #0
 8002648:	6078      	str	r0, [r7, #4]
 800264a:	6039      	str	r1, [r7, #0]
    if (data_len == 0) return 0;
 800264c:	683b      	ldr	r3, [r7, #0]
 800264e:	2b00      	cmp	r3, #0
 8002650:	d101      	bne.n	8002656 <remove_pkcs7_padding+0x14>
 8002652:	2300      	movs	r3, #0
 8002654:	e025      	b.n	80026a2 <remove_pkcs7_padding+0x60>

    uint8_t padding_value = data[data_len - 1];
 8002656:	683b      	ldr	r3, [r7, #0]
 8002658:	3b01      	subs	r3, #1
 800265a:	687a      	ldr	r2, [r7, #4]
 800265c:	4413      	add	r3, r2
 800265e:	781b      	ldrb	r3, [r3, #0]
 8002660:	72fb      	strb	r3, [r7, #11]

    // Проверка корректности значения паддинга
    if (padding_value > SPECK_BLOCK_SIZE || padding_value == 0) {
 8002662:	7afb      	ldrb	r3, [r7, #11]
 8002664:	2b08      	cmp	r3, #8
 8002666:	d802      	bhi.n	800266e <remove_pkcs7_padding+0x2c>
 8002668:	7afb      	ldrb	r3, [r7, #11]
 800266a:	2b00      	cmp	r3, #0
 800266c:	d101      	bne.n	8002672 <remove_pkcs7_padding+0x30>
        return data_len; // Некорректное дополнение, возвращаем исходную длину
 800266e:	683b      	ldr	r3, [r7, #0]
 8002670:	e017      	b.n	80026a2 <remove_pkcs7_padding+0x60>
    }

    // Проверяем все байты паддинга
    for (size_t i = data_len - padding_value; i < data_len; i++) {
 8002672:	7afb      	ldrb	r3, [r7, #11]
 8002674:	683a      	ldr	r2, [r7, #0]
 8002676:	1ad3      	subs	r3, r2, r3
 8002678:	60fb      	str	r3, [r7, #12]
 800267a:	e00b      	b.n	8002694 <remove_pkcs7_padding+0x52>
        if (data[i] != padding_value) {
 800267c:	687a      	ldr	r2, [r7, #4]
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	4413      	add	r3, r2
 8002682:	781b      	ldrb	r3, [r3, #0]
 8002684:	7afa      	ldrb	r2, [r7, #11]
 8002686:	429a      	cmp	r2, r3
 8002688:	d001      	beq.n	800268e <remove_pkcs7_padding+0x4c>
            return data_len; // Некорректное дополнение, возвращаем исходную длину
 800268a:	683b      	ldr	r3, [r7, #0]
 800268c:	e009      	b.n	80026a2 <remove_pkcs7_padding+0x60>
    for (size_t i = data_len - padding_value; i < data_len; i++) {
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	3301      	adds	r3, #1
 8002692:	60fb      	str	r3, [r7, #12]
 8002694:	68fa      	ldr	r2, [r7, #12]
 8002696:	683b      	ldr	r3, [r7, #0]
 8002698:	429a      	cmp	r2, r3
 800269a:	d3ef      	bcc.n	800267c <remove_pkcs7_padding+0x3a>
        }
    }

    return data_len - padding_value;
 800269c:	7afb      	ldrb	r3, [r7, #11]
 800269e:	683a      	ldr	r2, [r7, #0]
 80026a0:	1ad3      	subs	r3, r2, r3
}
 80026a2:	4618      	mov	r0, r3
 80026a4:	3714      	adds	r7, #20
 80026a6:	46bd      	mov	sp, r7
 80026a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ac:	4770      	bx	lr

080026ae <Speck_GetPaddedLength>:

size_t Speck_GetPaddedLength(size_t length) {
 80026ae:	b480      	push	{r7}
 80026b0:	b083      	sub	sp, #12
 80026b2:	af00      	add	r7, sp, #0
 80026b4:	6078      	str	r0, [r7, #4]
    return length + (SPECK_BLOCK_SIZE - (length % SPECK_BLOCK_SIZE)) % SPECK_BLOCK_SIZE;
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	425b      	negs	r3, r3
 80026ba:	f003 0207 	and.w	r2, r3, #7
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	4413      	add	r3, r2
}
 80026c2:	4618      	mov	r0, r3
 80026c4:	370c      	adds	r7, #12
 80026c6:	46bd      	mov	sp, r7
 80026c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026cc:	4770      	bx	lr

080026ce <Speck_Encrypt_Simple>:

/**
 * @brief Упрощенное шифрование данных произвольной длины
 */
size_t Speck_Encrypt_Simple(const SpeckContext* ctx, const uint8_t* plaintext,
		size_t length, uint8_t* ciphertext) {
 80026ce:	b590      	push	{r4, r7, lr}
 80026d0:	b0c9      	sub	sp, #292	@ 0x124
 80026d2:	af00      	add	r7, sp, #0
 80026d4:	f507 7490 	add.w	r4, r7, #288	@ 0x120
 80026d8:	f5a4 748a 	sub.w	r4, r4, #276	@ 0x114
 80026dc:	6020      	str	r0, [r4, #0]
 80026de:	f507 7090 	add.w	r0, r7, #288	@ 0x120
 80026e2:	f5a0 708c 	sub.w	r0, r0, #280	@ 0x118
 80026e6:	6001      	str	r1, [r0, #0]
 80026e8:	f507 7190 	add.w	r1, r7, #288	@ 0x120
 80026ec:	f5a1 718e 	sub.w	r1, r1, #284	@ 0x11c
 80026f0:	600a      	str	r2, [r1, #0]
 80026f2:	f507 7290 	add.w	r2, r7, #288	@ 0x120
 80026f6:	f5a2 7290 	sub.w	r2, r2, #288	@ 0x120
 80026fa:	6013      	str	r3, [r2, #0]
    size_t padded_length = Speck_GetPaddedLength(length);
 80026fc:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8002700:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8002704:	6818      	ldr	r0, [r3, #0]
 8002706:	f7ff ffd2 	bl	80026ae <Speck_GetPaddedLength>
 800270a:	f8c7 0118 	str.w	r0, [r7, #280]	@ 0x118
    uint8_t padded_data[256]; // Буфер для данных с паддингом

    // Копируем данные
    memcpy(padded_data, plaintext, length);
 800270e:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8002712:	f5a3 728e 	sub.w	r2, r3, #284	@ 0x11c
 8002716:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800271a:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 800271e:	f107 0014 	add.w	r0, r7, #20
 8002722:	6812      	ldr	r2, [r2, #0]
 8002724:	6819      	ldr	r1, [r3, #0]
 8002726:	f002 ffb4 	bl	8005692 <memcpy>

    // Добавляем паддинг
    add_pkcs7_padding(padded_data, length, SPECK_BLOCK_SIZE);
 800272a:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800272e:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8002732:	f107 0014 	add.w	r0, r7, #20
 8002736:	2208      	movs	r2, #8
 8002738:	6819      	ldr	r1, [r3, #0]
 800273a:	f7ff ff57 	bl	80025ec <add_pkcs7_padding>

    // Шифруем блоки
    size_t num_blocks = padded_length / SPECK_BLOCK_SIZE;
 800273e:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8002742:	08db      	lsrs	r3, r3, #3
 8002744:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
    for (size_t i = 0; i < num_blocks; i++) {
 8002748:	2300      	movs	r3, #0
 800274a:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 800274e:	e01b      	b.n	8002788 <Speck_Encrypt_Simple+0xba>
        Speck_Encrypt(ctx, padded_data + i * SPECK_BLOCK_SIZE,
 8002750:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002754:	00db      	lsls	r3, r3, #3
 8002756:	f107 0214 	add.w	r2, r7, #20
 800275a:	18d1      	adds	r1, r2, r3
                      ciphertext + SPECK_BLOCK_SIZE + i * SPECK_BLOCK_SIZE);
 800275c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002760:	3301      	adds	r3, #1
 8002762:	00db      	lsls	r3, r3, #3
        Speck_Encrypt(ctx, padded_data + i * SPECK_BLOCK_SIZE,
 8002764:	f507 7290 	add.w	r2, r7, #288	@ 0x120
 8002768:	f5a2 7290 	sub.w	r2, r2, #288	@ 0x120
 800276c:	6812      	ldr	r2, [r2, #0]
 800276e:	441a      	add	r2, r3
 8002770:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8002774:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8002778:	6818      	ldr	r0, [r3, #0]
 800277a:	f7ff fec7 	bl	800250c <Speck_Encrypt>
    for (size_t i = 0; i < num_blocks; i++) {
 800277e:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002782:	3301      	adds	r3, #1
 8002784:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 8002788:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 800278c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002790:	429a      	cmp	r2, r3
 8002792:	d3dd      	bcc.n	8002750 <Speck_Encrypt_Simple+0x82>
    }

    return SPECK_BLOCK_SIZE + padded_length;
 8002794:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8002798:	3308      	adds	r3, #8
}
 800279a:	4618      	mov	r0, r3
 800279c:	f507 7792 	add.w	r7, r7, #292	@ 0x124
 80027a0:	46bd      	mov	sp, r7
 80027a2:	bd90      	pop	{r4, r7, pc}

080027a4 <Speck_Decrypt_Simple>:

/**
 * @brief Упрощенное расшифрование данных произвольной длины
 */
size_t Speck_Decrypt_Simple(const SpeckContext* ctx, const uint8_t* ciphertext,
		size_t length, uint8_t* plaintext) {
 80027a4:	b580      	push	{r7, lr}
 80027a6:	b088      	sub	sp, #32
 80027a8:	af00      	add	r7, sp, #0
 80027aa:	60f8      	str	r0, [r7, #12]
 80027ac:	60b9      	str	r1, [r7, #8]
 80027ae:	607a      	str	r2, [r7, #4]
 80027b0:	603b      	str	r3, [r7, #0]
    if (length <= SPECK_BLOCK_SIZE) return 0; // Некорректная длина
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	2b08      	cmp	r3, #8
 80027b6:	d801      	bhi.n	80027bc <Speck_Decrypt_Simple+0x18>
 80027b8:	2300      	movs	r3, #0
 80027ba:	e021      	b.n	8002800 <Speck_Decrypt_Simple+0x5c>

    // Расшифровываем блоки
    size_t encrypted_len = length - SPECK_BLOCK_SIZE;
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	3b08      	subs	r3, #8
 80027c0:	61bb      	str	r3, [r7, #24]
    size_t num_blocks = encrypted_len / SPECK_BLOCK_SIZE;
 80027c2:	69bb      	ldr	r3, [r7, #24]
 80027c4:	08db      	lsrs	r3, r3, #3
 80027c6:	617b      	str	r3, [r7, #20]

    for (size_t i = 0; i < num_blocks; i++) {
 80027c8:	2300      	movs	r3, #0
 80027ca:	61fb      	str	r3, [r7, #28]
 80027cc:	e00f      	b.n	80027ee <Speck_Decrypt_Simple+0x4a>
        Speck_Decrypt(ctx, ciphertext + SPECK_BLOCK_SIZE + i * SPECK_BLOCK_SIZE,
 80027ce:	69fb      	ldr	r3, [r7, #28]
 80027d0:	3301      	adds	r3, #1
 80027d2:	00db      	lsls	r3, r3, #3
 80027d4:	68ba      	ldr	r2, [r7, #8]
 80027d6:	18d1      	adds	r1, r2, r3
                      plaintext + i * SPECK_BLOCK_SIZE);
 80027d8:	69fb      	ldr	r3, [r7, #28]
 80027da:	00db      	lsls	r3, r3, #3
        Speck_Decrypt(ctx, ciphertext + SPECK_BLOCK_SIZE + i * SPECK_BLOCK_SIZE,
 80027dc:	683a      	ldr	r2, [r7, #0]
 80027de:	4413      	add	r3, r2
 80027e0:	461a      	mov	r2, r3
 80027e2:	68f8      	ldr	r0, [r7, #12]
 80027e4:	f7ff feca 	bl	800257c <Speck_Decrypt>
    for (size_t i = 0; i < num_blocks; i++) {
 80027e8:	69fb      	ldr	r3, [r7, #28]
 80027ea:	3301      	adds	r3, #1
 80027ec:	61fb      	str	r3, [r7, #28]
 80027ee:	69fa      	ldr	r2, [r7, #28]
 80027f0:	697b      	ldr	r3, [r7, #20]
 80027f2:	429a      	cmp	r2, r3
 80027f4:	d3eb      	bcc.n	80027ce <Speck_Decrypt_Simple+0x2a>
    }

    // Удаляем паддинг
    return remove_pkcs7_padding(plaintext, encrypted_len);
 80027f6:	69b9      	ldr	r1, [r7, #24]
 80027f8:	6838      	ldr	r0, [r7, #0]
 80027fa:	f7ff ff22 	bl	8002642 <remove_pkcs7_padding>
 80027fe:	4603      	mov	r3, r0
}
 8002800:	4618      	mov	r0, r3
 8002802:	3720      	adds	r7, #32
 8002804:	46bd      	mov	sp, r7
 8002806:	bd80      	pop	{r7, pc}

08002808 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002808:	b580      	push	{r7, lr}
 800280a:	b082      	sub	sp, #8
 800280c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800280e:	2300      	movs	r3, #0
 8002810:	607b      	str	r3, [r7, #4]
 8002812:	4b10      	ldr	r3, [pc, #64]	@ (8002854 <HAL_MspInit+0x4c>)
 8002814:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002816:	4a0f      	ldr	r2, [pc, #60]	@ (8002854 <HAL_MspInit+0x4c>)
 8002818:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800281c:	6453      	str	r3, [r2, #68]	@ 0x44
 800281e:	4b0d      	ldr	r3, [pc, #52]	@ (8002854 <HAL_MspInit+0x4c>)
 8002820:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002822:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002826:	607b      	str	r3, [r7, #4]
 8002828:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800282a:	2300      	movs	r3, #0
 800282c:	603b      	str	r3, [r7, #0]
 800282e:	4b09      	ldr	r3, [pc, #36]	@ (8002854 <HAL_MspInit+0x4c>)
 8002830:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002832:	4a08      	ldr	r2, [pc, #32]	@ (8002854 <HAL_MspInit+0x4c>)
 8002834:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002838:	6413      	str	r3, [r2, #64]	@ 0x40
 800283a:	4b06      	ldr	r3, [pc, #24]	@ (8002854 <HAL_MspInit+0x4c>)
 800283c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800283e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002842:	603b      	str	r3, [r7, #0]
 8002844:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8002846:	2007      	movs	r0, #7
 8002848:	f000 fc88 	bl	800315c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800284c:	bf00      	nop
 800284e:	3708      	adds	r7, #8
 8002850:	46bd      	mov	sp, r7
 8002852:	bd80      	pop	{r7, pc}
 8002854:	40023800 	.word	0x40023800

08002858 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002858:	b580      	push	{r7, lr}
 800285a:	b08e      	sub	sp, #56	@ 0x38
 800285c:	af00      	add	r7, sp, #0
 800285e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002860:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002864:	2200      	movs	r2, #0
 8002866:	601a      	str	r2, [r3, #0]
 8002868:	605a      	str	r2, [r3, #4]
 800286a:	609a      	str	r2, [r3, #8]
 800286c:	60da      	str	r2, [r3, #12]
 800286e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	4a65      	ldr	r2, [pc, #404]	@ (8002a0c <HAL_UART_MspInit+0x1b4>)
 8002876:	4293      	cmp	r3, r2
 8002878:	f040 8095 	bne.w	80029a6 <HAL_UART_MspInit+0x14e>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800287c:	2300      	movs	r3, #0
 800287e:	623b      	str	r3, [r7, #32]
 8002880:	4b63      	ldr	r3, [pc, #396]	@ (8002a10 <HAL_UART_MspInit+0x1b8>)
 8002882:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002884:	4a62      	ldr	r2, [pc, #392]	@ (8002a10 <HAL_UART_MspInit+0x1b8>)
 8002886:	f043 0310 	orr.w	r3, r3, #16
 800288a:	6453      	str	r3, [r2, #68]	@ 0x44
 800288c:	4b60      	ldr	r3, [pc, #384]	@ (8002a10 <HAL_UART_MspInit+0x1b8>)
 800288e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002890:	f003 0310 	and.w	r3, r3, #16
 8002894:	623b      	str	r3, [r7, #32]
 8002896:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002898:	2300      	movs	r3, #0
 800289a:	61fb      	str	r3, [r7, #28]
 800289c:	4b5c      	ldr	r3, [pc, #368]	@ (8002a10 <HAL_UART_MspInit+0x1b8>)
 800289e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028a0:	4a5b      	ldr	r2, [pc, #364]	@ (8002a10 <HAL_UART_MspInit+0x1b8>)
 80028a2:	f043 0301 	orr.w	r3, r3, #1
 80028a6:	6313      	str	r3, [r2, #48]	@ 0x30
 80028a8:	4b59      	ldr	r3, [pc, #356]	@ (8002a10 <HAL_UART_MspInit+0x1b8>)
 80028aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028ac:	f003 0301 	and.w	r3, r3, #1
 80028b0:	61fb      	str	r3, [r7, #28]
 80028b2:	69fb      	ldr	r3, [r7, #28]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80028b4:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80028b8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028ba:	2302      	movs	r3, #2
 80028bc:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028be:	2300      	movs	r3, #0
 80028c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80028c2:	2303      	movs	r3, #3
 80028c4:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80028c6:	2307      	movs	r3, #7
 80028c8:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80028ca:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80028ce:	4619      	mov	r1, r3
 80028d0:	4850      	ldr	r0, [pc, #320]	@ (8002a14 <HAL_UART_MspInit+0x1bc>)
 80028d2:	f001 f887 	bl	80039e4 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 80028d6:	4b50      	ldr	r3, [pc, #320]	@ (8002a18 <HAL_UART_MspInit+0x1c0>)
 80028d8:	4a50      	ldr	r2, [pc, #320]	@ (8002a1c <HAL_UART_MspInit+0x1c4>)
 80028da:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 80028dc:	4b4e      	ldr	r3, [pc, #312]	@ (8002a18 <HAL_UART_MspInit+0x1c0>)
 80028de:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80028e2:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80028e4:	4b4c      	ldr	r3, [pc, #304]	@ (8002a18 <HAL_UART_MspInit+0x1c0>)
 80028e6:	2200      	movs	r2, #0
 80028e8:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80028ea:	4b4b      	ldr	r3, [pc, #300]	@ (8002a18 <HAL_UART_MspInit+0x1c0>)
 80028ec:	2200      	movs	r2, #0
 80028ee:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80028f0:	4b49      	ldr	r3, [pc, #292]	@ (8002a18 <HAL_UART_MspInit+0x1c0>)
 80028f2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80028f6:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80028f8:	4b47      	ldr	r3, [pc, #284]	@ (8002a18 <HAL_UART_MspInit+0x1c0>)
 80028fa:	2200      	movs	r2, #0
 80028fc:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80028fe:	4b46      	ldr	r3, [pc, #280]	@ (8002a18 <HAL_UART_MspInit+0x1c0>)
 8002900:	2200      	movs	r2, #0
 8002902:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8002904:	4b44      	ldr	r3, [pc, #272]	@ (8002a18 <HAL_UART_MspInit+0x1c0>)
 8002906:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800290a:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 800290c:	4b42      	ldr	r3, [pc, #264]	@ (8002a18 <HAL_UART_MspInit+0x1c0>)
 800290e:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002912:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002914:	4b40      	ldr	r3, [pc, #256]	@ (8002a18 <HAL_UART_MspInit+0x1c0>)
 8002916:	2200      	movs	r2, #0
 8002918:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 800291a:	483f      	ldr	r0, [pc, #252]	@ (8002a18 <HAL_UART_MspInit+0x1c0>)
 800291c:	f000 fc60 	bl	80031e0 <HAL_DMA_Init>
 8002920:	4603      	mov	r3, r0
 8002922:	2b00      	cmp	r3, #0
 8002924:	d001      	beq.n	800292a <HAL_UART_MspInit+0xd2>
    {
      Error_Handler();
 8002926:	f7fe f885 	bl	8000a34 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	4a3a      	ldr	r2, [pc, #232]	@ (8002a18 <HAL_UART_MspInit+0x1c0>)
 800292e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002930:	4a39      	ldr	r2, [pc, #228]	@ (8002a18 <HAL_UART_MspInit+0x1c0>)
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Stream7;
 8002936:	4b3a      	ldr	r3, [pc, #232]	@ (8002a20 <HAL_UART_MspInit+0x1c8>)
 8002938:	4a3a      	ldr	r2, [pc, #232]	@ (8002a24 <HAL_UART_MspInit+0x1cc>)
 800293a:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 800293c:	4b38      	ldr	r3, [pc, #224]	@ (8002a20 <HAL_UART_MspInit+0x1c8>)
 800293e:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002942:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002944:	4b36      	ldr	r3, [pc, #216]	@ (8002a20 <HAL_UART_MspInit+0x1c8>)
 8002946:	2240      	movs	r2, #64	@ 0x40
 8002948:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800294a:	4b35      	ldr	r3, [pc, #212]	@ (8002a20 <HAL_UART_MspInit+0x1c8>)
 800294c:	2200      	movs	r2, #0
 800294e:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002950:	4b33      	ldr	r3, [pc, #204]	@ (8002a20 <HAL_UART_MspInit+0x1c8>)
 8002952:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002956:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002958:	4b31      	ldr	r3, [pc, #196]	@ (8002a20 <HAL_UART_MspInit+0x1c8>)
 800295a:	2200      	movs	r2, #0
 800295c:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800295e:	4b30      	ldr	r3, [pc, #192]	@ (8002a20 <HAL_UART_MspInit+0x1c8>)
 8002960:	2200      	movs	r2, #0
 8002962:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8002964:	4b2e      	ldr	r3, [pc, #184]	@ (8002a20 <HAL_UART_MspInit+0x1c8>)
 8002966:	2200      	movs	r2, #0
 8002968:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_HIGH;
 800296a:	4b2d      	ldr	r3, [pc, #180]	@ (8002a20 <HAL_UART_MspInit+0x1c8>)
 800296c:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002970:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002972:	4b2b      	ldr	r3, [pc, #172]	@ (8002a20 <HAL_UART_MspInit+0x1c8>)
 8002974:	2200      	movs	r2, #0
 8002976:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8002978:	4829      	ldr	r0, [pc, #164]	@ (8002a20 <HAL_UART_MspInit+0x1c8>)
 800297a:	f000 fc31 	bl	80031e0 <HAL_DMA_Init>
 800297e:	4603      	mov	r3, r0
 8002980:	2b00      	cmp	r3, #0
 8002982:	d001      	beq.n	8002988 <HAL_UART_MspInit+0x130>
    {
      Error_Handler();
 8002984:	f7fe f856 	bl	8000a34 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	4a25      	ldr	r2, [pc, #148]	@ (8002a20 <HAL_UART_MspInit+0x1c8>)
 800298c:	639a      	str	r2, [r3, #56]	@ 0x38
 800298e:	4a24      	ldr	r2, [pc, #144]	@ (8002a20 <HAL_UART_MspInit+0x1c8>)
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002994:	2200      	movs	r2, #0
 8002996:	2100      	movs	r1, #0
 8002998:	2025      	movs	r0, #37	@ 0x25
 800299a:	f000 fbea 	bl	8003172 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800299e:	2025      	movs	r0, #37	@ 0x25
 80029a0:	f000 fc03 	bl	80031aa <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART6_MspInit 1 */

    /* USER CODE END USART6_MspInit 1 */
  }

}
 80029a4:	e0db      	b.n	8002b5e <HAL_UART_MspInit+0x306>
  else if(huart->Instance==USART2)
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	4a1f      	ldr	r2, [pc, #124]	@ (8002a28 <HAL_UART_MspInit+0x1d0>)
 80029ac:	4293      	cmp	r3, r2
 80029ae:	d13d      	bne.n	8002a2c <HAL_UART_MspInit+0x1d4>
    __HAL_RCC_USART2_CLK_ENABLE();
 80029b0:	2300      	movs	r3, #0
 80029b2:	61bb      	str	r3, [r7, #24]
 80029b4:	4b16      	ldr	r3, [pc, #88]	@ (8002a10 <HAL_UART_MspInit+0x1b8>)
 80029b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029b8:	4a15      	ldr	r2, [pc, #84]	@ (8002a10 <HAL_UART_MspInit+0x1b8>)
 80029ba:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80029be:	6413      	str	r3, [r2, #64]	@ 0x40
 80029c0:	4b13      	ldr	r3, [pc, #76]	@ (8002a10 <HAL_UART_MspInit+0x1b8>)
 80029c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029c4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80029c8:	61bb      	str	r3, [r7, #24]
 80029ca:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80029cc:	2300      	movs	r3, #0
 80029ce:	617b      	str	r3, [r7, #20]
 80029d0:	4b0f      	ldr	r3, [pc, #60]	@ (8002a10 <HAL_UART_MspInit+0x1b8>)
 80029d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029d4:	4a0e      	ldr	r2, [pc, #56]	@ (8002a10 <HAL_UART_MspInit+0x1b8>)
 80029d6:	f043 0301 	orr.w	r3, r3, #1
 80029da:	6313      	str	r3, [r2, #48]	@ 0x30
 80029dc:	4b0c      	ldr	r3, [pc, #48]	@ (8002a10 <HAL_UART_MspInit+0x1b8>)
 80029de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029e0:	f003 0301 	and.w	r3, r3, #1
 80029e4:	617b      	str	r3, [r7, #20]
 80029e6:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80029e8:	230c      	movs	r3, #12
 80029ea:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029ec:	2302      	movs	r3, #2
 80029ee:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029f0:	2300      	movs	r3, #0
 80029f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80029f4:	2303      	movs	r3, #3
 80029f6:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80029f8:	2307      	movs	r3, #7
 80029fa:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029fc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002a00:	4619      	mov	r1, r3
 8002a02:	4804      	ldr	r0, [pc, #16]	@ (8002a14 <HAL_UART_MspInit+0x1bc>)
 8002a04:	f000 ffee 	bl	80039e4 <HAL_GPIO_Init>
}
 8002a08:	e0a9      	b.n	8002b5e <HAL_UART_MspInit+0x306>
 8002a0a:	bf00      	nop
 8002a0c:	40011000 	.word	0x40011000
 8002a10:	40023800 	.word	0x40023800
 8002a14:	40020000 	.word	0x40020000
 8002a18:	20000190 	.word	0x20000190
 8002a1c:	40026440 	.word	0x40026440
 8002a20:	200001f0 	.word	0x200001f0
 8002a24:	400264b8 	.word	0x400264b8
 8002a28:	40004400 	.word	0x40004400
  else if(huart->Instance==USART6)
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	4a4d      	ldr	r2, [pc, #308]	@ (8002b68 <HAL_UART_MspInit+0x310>)
 8002a32:	4293      	cmp	r3, r2
 8002a34:	f040 8093 	bne.w	8002b5e <HAL_UART_MspInit+0x306>
    __HAL_RCC_USART6_CLK_ENABLE();
 8002a38:	2300      	movs	r3, #0
 8002a3a:	613b      	str	r3, [r7, #16]
 8002a3c:	4b4b      	ldr	r3, [pc, #300]	@ (8002b6c <HAL_UART_MspInit+0x314>)
 8002a3e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a40:	4a4a      	ldr	r2, [pc, #296]	@ (8002b6c <HAL_UART_MspInit+0x314>)
 8002a42:	f043 0320 	orr.w	r3, r3, #32
 8002a46:	6453      	str	r3, [r2, #68]	@ 0x44
 8002a48:	4b48      	ldr	r3, [pc, #288]	@ (8002b6c <HAL_UART_MspInit+0x314>)
 8002a4a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a4c:	f003 0320 	and.w	r3, r3, #32
 8002a50:	613b      	str	r3, [r7, #16]
 8002a52:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002a54:	2300      	movs	r3, #0
 8002a56:	60fb      	str	r3, [r7, #12]
 8002a58:	4b44      	ldr	r3, [pc, #272]	@ (8002b6c <HAL_UART_MspInit+0x314>)
 8002a5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a5c:	4a43      	ldr	r2, [pc, #268]	@ (8002b6c <HAL_UART_MspInit+0x314>)
 8002a5e:	f043 0304 	orr.w	r3, r3, #4
 8002a62:	6313      	str	r3, [r2, #48]	@ 0x30
 8002a64:	4b41      	ldr	r3, [pc, #260]	@ (8002b6c <HAL_UART_MspInit+0x314>)
 8002a66:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a68:	f003 0304 	and.w	r3, r3, #4
 8002a6c:	60fb      	str	r3, [r7, #12]
 8002a6e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002a70:	23c0      	movs	r3, #192	@ 0xc0
 8002a72:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a74:	2302      	movs	r3, #2
 8002a76:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a78:	2300      	movs	r3, #0
 8002a7a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a7c:	2303      	movs	r3, #3
 8002a7e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8002a80:	2308      	movs	r3, #8
 8002a82:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002a84:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002a88:	4619      	mov	r1, r3
 8002a8a:	4839      	ldr	r0, [pc, #228]	@ (8002b70 <HAL_UART_MspInit+0x318>)
 8002a8c:	f000 ffaa 	bl	80039e4 <HAL_GPIO_Init>
    hdma_usart6_rx.Instance = DMA2_Stream1;
 8002a90:	4b38      	ldr	r3, [pc, #224]	@ (8002b74 <HAL_UART_MspInit+0x31c>)
 8002a92:	4a39      	ldr	r2, [pc, #228]	@ (8002b78 <HAL_UART_MspInit+0x320>)
 8002a94:	601a      	str	r2, [r3, #0]
    hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 8002a96:	4b37      	ldr	r3, [pc, #220]	@ (8002b74 <HAL_UART_MspInit+0x31c>)
 8002a98:	f04f 6220 	mov.w	r2, #167772160	@ 0xa000000
 8002a9c:	605a      	str	r2, [r3, #4]
    hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002a9e:	4b35      	ldr	r3, [pc, #212]	@ (8002b74 <HAL_UART_MspInit+0x31c>)
 8002aa0:	2200      	movs	r2, #0
 8002aa2:	609a      	str	r2, [r3, #8]
    hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002aa4:	4b33      	ldr	r3, [pc, #204]	@ (8002b74 <HAL_UART_MspInit+0x31c>)
 8002aa6:	2200      	movs	r2, #0
 8002aa8:	60da      	str	r2, [r3, #12]
    hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002aaa:	4b32      	ldr	r3, [pc, #200]	@ (8002b74 <HAL_UART_MspInit+0x31c>)
 8002aac:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002ab0:	611a      	str	r2, [r3, #16]
    hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002ab2:	4b30      	ldr	r3, [pc, #192]	@ (8002b74 <HAL_UART_MspInit+0x31c>)
 8002ab4:	2200      	movs	r2, #0
 8002ab6:	615a      	str	r2, [r3, #20]
    hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002ab8:	4b2e      	ldr	r3, [pc, #184]	@ (8002b74 <HAL_UART_MspInit+0x31c>)
 8002aba:	2200      	movs	r2, #0
 8002abc:	619a      	str	r2, [r3, #24]
    hdma_usart6_rx.Init.Mode = DMA_CIRCULAR;
 8002abe:	4b2d      	ldr	r3, [pc, #180]	@ (8002b74 <HAL_UART_MspInit+0x31c>)
 8002ac0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002ac4:	61da      	str	r2, [r3, #28]
    hdma_usart6_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8002ac6:	4b2b      	ldr	r3, [pc, #172]	@ (8002b74 <HAL_UART_MspInit+0x31c>)
 8002ac8:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002acc:	621a      	str	r2, [r3, #32]
    hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002ace:	4b29      	ldr	r3, [pc, #164]	@ (8002b74 <HAL_UART_MspInit+0x31c>)
 8002ad0:	2200      	movs	r2, #0
 8002ad2:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 8002ad4:	4827      	ldr	r0, [pc, #156]	@ (8002b74 <HAL_UART_MspInit+0x31c>)
 8002ad6:	f000 fb83 	bl	80031e0 <HAL_DMA_Init>
 8002ada:	4603      	mov	r3, r0
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d001      	beq.n	8002ae4 <HAL_UART_MspInit+0x28c>
      Error_Handler();
 8002ae0:	f7fd ffa8 	bl	8000a34 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart6_rx);
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	4a23      	ldr	r2, [pc, #140]	@ (8002b74 <HAL_UART_MspInit+0x31c>)
 8002ae8:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002aea:	4a22      	ldr	r2, [pc, #136]	@ (8002b74 <HAL_UART_MspInit+0x31c>)
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_usart6_tx.Instance = DMA2_Stream6;
 8002af0:	4b22      	ldr	r3, [pc, #136]	@ (8002b7c <HAL_UART_MspInit+0x324>)
 8002af2:	4a23      	ldr	r2, [pc, #140]	@ (8002b80 <HAL_UART_MspInit+0x328>)
 8002af4:	601a      	str	r2, [r3, #0]
    hdma_usart6_tx.Init.Channel = DMA_CHANNEL_5;
 8002af6:	4b21      	ldr	r3, [pc, #132]	@ (8002b7c <HAL_UART_MspInit+0x324>)
 8002af8:	f04f 6220 	mov.w	r2, #167772160	@ 0xa000000
 8002afc:	605a      	str	r2, [r3, #4]
    hdma_usart6_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002afe:	4b1f      	ldr	r3, [pc, #124]	@ (8002b7c <HAL_UART_MspInit+0x324>)
 8002b00:	2240      	movs	r2, #64	@ 0x40
 8002b02:	609a      	str	r2, [r3, #8]
    hdma_usart6_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002b04:	4b1d      	ldr	r3, [pc, #116]	@ (8002b7c <HAL_UART_MspInit+0x324>)
 8002b06:	2200      	movs	r2, #0
 8002b08:	60da      	str	r2, [r3, #12]
    hdma_usart6_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002b0a:	4b1c      	ldr	r3, [pc, #112]	@ (8002b7c <HAL_UART_MspInit+0x324>)
 8002b0c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002b10:	611a      	str	r2, [r3, #16]
    hdma_usart6_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002b12:	4b1a      	ldr	r3, [pc, #104]	@ (8002b7c <HAL_UART_MspInit+0x324>)
 8002b14:	2200      	movs	r2, #0
 8002b16:	615a      	str	r2, [r3, #20]
    hdma_usart6_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002b18:	4b18      	ldr	r3, [pc, #96]	@ (8002b7c <HAL_UART_MspInit+0x324>)
 8002b1a:	2200      	movs	r2, #0
 8002b1c:	619a      	str	r2, [r3, #24]
    hdma_usart6_tx.Init.Mode = DMA_NORMAL;
 8002b1e:	4b17      	ldr	r3, [pc, #92]	@ (8002b7c <HAL_UART_MspInit+0x324>)
 8002b20:	2200      	movs	r2, #0
 8002b22:	61da      	str	r2, [r3, #28]
    hdma_usart6_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8002b24:	4b15      	ldr	r3, [pc, #84]	@ (8002b7c <HAL_UART_MspInit+0x324>)
 8002b26:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002b2a:	621a      	str	r2, [r3, #32]
    hdma_usart6_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002b2c:	4b13      	ldr	r3, [pc, #76]	@ (8002b7c <HAL_UART_MspInit+0x324>)
 8002b2e:	2200      	movs	r2, #0
 8002b30:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart6_tx) != HAL_OK)
 8002b32:	4812      	ldr	r0, [pc, #72]	@ (8002b7c <HAL_UART_MspInit+0x324>)
 8002b34:	f000 fb54 	bl	80031e0 <HAL_DMA_Init>
 8002b38:	4603      	mov	r3, r0
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d001      	beq.n	8002b42 <HAL_UART_MspInit+0x2ea>
      Error_Handler();
 8002b3e:	f7fd ff79 	bl	8000a34 <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart6_tx);
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	4a0d      	ldr	r2, [pc, #52]	@ (8002b7c <HAL_UART_MspInit+0x324>)
 8002b46:	639a      	str	r2, [r3, #56]	@ 0x38
 8002b48:	4a0c      	ldr	r2, [pc, #48]	@ (8002b7c <HAL_UART_MspInit+0x324>)
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 8002b4e:	2200      	movs	r2, #0
 8002b50:	2100      	movs	r1, #0
 8002b52:	2047      	movs	r0, #71	@ 0x47
 8002b54:	f000 fb0d 	bl	8003172 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8002b58:	2047      	movs	r0, #71	@ 0x47
 8002b5a:	f000 fb26 	bl	80031aa <HAL_NVIC_EnableIRQ>
}
 8002b5e:	bf00      	nop
 8002b60:	3738      	adds	r7, #56	@ 0x38
 8002b62:	46bd      	mov	sp, r7
 8002b64:	bd80      	pop	{r7, pc}
 8002b66:	bf00      	nop
 8002b68:	40011400 	.word	0x40011400
 8002b6c:	40023800 	.word	0x40023800
 8002b70:	40020800 	.word	0x40020800
 8002b74:	20000250 	.word	0x20000250
 8002b78:	40026428 	.word	0x40026428
 8002b7c:	200002b0 	.word	0x200002b0
 8002b80:	400264a0 	.word	0x400264a0

08002b84 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002b84:	b480      	push	{r7}
 8002b86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002b88:	bf00      	nop
 8002b8a:	e7fd      	b.n	8002b88 <NMI_Handler+0x4>

08002b8c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002b8c:	b480      	push	{r7}
 8002b8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002b90:	bf00      	nop
 8002b92:	e7fd      	b.n	8002b90 <HardFault_Handler+0x4>

08002b94 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002b94:	b480      	push	{r7}
 8002b96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002b98:	bf00      	nop
 8002b9a:	e7fd      	b.n	8002b98 <MemManage_Handler+0x4>

08002b9c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002b9c:	b480      	push	{r7}
 8002b9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002ba0:	bf00      	nop
 8002ba2:	e7fd      	b.n	8002ba0 <BusFault_Handler+0x4>

08002ba4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002ba4:	b480      	push	{r7}
 8002ba6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002ba8:	bf00      	nop
 8002baa:	e7fd      	b.n	8002ba8 <UsageFault_Handler+0x4>

08002bac <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002bac:	b480      	push	{r7}
 8002bae:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002bb0:	bf00      	nop
 8002bb2:	46bd      	mov	sp, r7
 8002bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb8:	4770      	bx	lr

08002bba <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002bba:	b480      	push	{r7}
 8002bbc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002bbe:	bf00      	nop
 8002bc0:	46bd      	mov	sp, r7
 8002bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc6:	4770      	bx	lr

08002bc8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002bc8:	b480      	push	{r7}
 8002bca:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002bcc:	bf00      	nop
 8002bce:	46bd      	mov	sp, r7
 8002bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd4:	4770      	bx	lr

08002bd6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002bd6:	b580      	push	{r7, lr}
 8002bd8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002bda:	f000 f9ab 	bl	8002f34 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002bde:	bf00      	nop
 8002be0:	bd80      	pop	{r7, pc}
	...

08002be4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002be4:	b580      	push	{r7, lr}
 8002be6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
  if(__HAL_UART_GET_FLAG(&huart1, UART_FLAG_IDLE)) {
 8002be8:	4b07      	ldr	r3, [pc, #28]	@ (8002c08 <USART1_IRQHandler+0x24>)
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	f003 0310 	and.w	r3, r3, #16
 8002bf2:	2b10      	cmp	r3, #16
 8002bf4:	d102      	bne.n	8002bfc <USART1_IRQHandler+0x18>
    SecureUart_HandleUartRxEvent(&TxContext);
 8002bf6:	4805      	ldr	r0, [pc, #20]	@ (8002c0c <USART1_IRQHandler+0x28>)
 8002bf8:	f7fe fada 	bl	80011b0 <SecureUart_HandleUartRxEvent>
  }
  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002bfc:	4802      	ldr	r0, [pc, #8]	@ (8002c08 <USART1_IRQHandler+0x24>)
 8002bfe:	f001 fa43 	bl	8004088 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002c02:	bf00      	nop
 8002c04:	bd80      	pop	{r7, pc}
 8002c06:	bf00      	nop
 8002c08:	200000b8 	.word	0x200000b8
 8002c0c:	20000310 	.word	0x20000310

08002c10 <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 8002c10:	b580      	push	{r7, lr}
 8002c12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_rx);
 8002c14:	4802      	ldr	r0, [pc, #8]	@ (8002c20 <DMA2_Stream1_IRQHandler+0x10>)
 8002c16:	f000 fc7b 	bl	8003510 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 8002c1a:	bf00      	nop
 8002c1c:	bd80      	pop	{r7, pc}
 8002c1e:	bf00      	nop
 8002c20:	20000250 	.word	0x20000250

08002c24 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8002c24:	b580      	push	{r7, lr}
 8002c26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8002c28:	4802      	ldr	r0, [pc, #8]	@ (8002c34 <DMA2_Stream2_IRQHandler+0x10>)
 8002c2a:	f000 fc71 	bl	8003510 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8002c2e:	bf00      	nop
 8002c30:	bd80      	pop	{r7, pc}
 8002c32:	bf00      	nop
 8002c34:	20000190 	.word	0x20000190

08002c38 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 8002c38:	b580      	push	{r7, lr}
 8002c3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_tx);
 8002c3c:	4802      	ldr	r0, [pc, #8]	@ (8002c48 <DMA2_Stream6_IRQHandler+0x10>)
 8002c3e:	f000 fc67 	bl	8003510 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 8002c42:	bf00      	nop
 8002c44:	bd80      	pop	{r7, pc}
 8002c46:	bf00      	nop
 8002c48:	200002b0 	.word	0x200002b0

08002c4c <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 8002c4c:	b580      	push	{r7, lr}
 8002c4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8002c50:	4802      	ldr	r0, [pc, #8]	@ (8002c5c <DMA2_Stream7_IRQHandler+0x10>)
 8002c52:	f000 fc5d 	bl	8003510 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 8002c56:	bf00      	nop
 8002c58:	bd80      	pop	{r7, pc}
 8002c5a:	bf00      	nop
 8002c5c:	200001f0 	.word	0x200001f0

08002c60 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8002c60:	b580      	push	{r7, lr}
 8002c62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */
  if(__HAL_UART_GET_FLAG(&huart6, UART_FLAG_IDLE)) {
 8002c64:	4b07      	ldr	r3, [pc, #28]	@ (8002c84 <USART6_IRQHandler+0x24>)
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	f003 0310 	and.w	r3, r3, #16
 8002c6e:	2b10      	cmp	r3, #16
 8002c70:	d102      	bne.n	8002c78 <USART6_IRQHandler+0x18>
    SecureUart_HandleUartRxEvent(&RxContext);
 8002c72:	4805      	ldr	r0, [pc, #20]	@ (8002c88 <USART6_IRQHandler+0x28>)
 8002c74:	f7fe fa9c 	bl	80011b0 <SecureUart_HandleUartRxEvent>
  }
  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8002c78:	4802      	ldr	r0, [pc, #8]	@ (8002c84 <USART6_IRQHandler+0x24>)
 8002c7a:	f001 fa05 	bl	8004088 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 8002c7e:	bf00      	nop
 8002c80:	bd80      	pop	{r7, pc}
 8002c82:	bf00      	nop
 8002c84:	20000148 	.word	0x20000148
 8002c88:	20000434 	.word	0x20000434

08002c8c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002c8c:	b480      	push	{r7}
 8002c8e:	af00      	add	r7, sp, #0
  return 1;
 8002c90:	2301      	movs	r3, #1
}
 8002c92:	4618      	mov	r0, r3
 8002c94:	46bd      	mov	sp, r7
 8002c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c9a:	4770      	bx	lr

08002c9c <_kill>:

int _kill(int pid, int sig)
{
 8002c9c:	b580      	push	{r7, lr}
 8002c9e:	b082      	sub	sp, #8
 8002ca0:	af00      	add	r7, sp, #0
 8002ca2:	6078      	str	r0, [r7, #4]
 8002ca4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002ca6:	f002 fcc7 	bl	8005638 <__errno>
 8002caa:	4603      	mov	r3, r0
 8002cac:	2216      	movs	r2, #22
 8002cae:	601a      	str	r2, [r3, #0]
  return -1;
 8002cb0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002cb4:	4618      	mov	r0, r3
 8002cb6:	3708      	adds	r7, #8
 8002cb8:	46bd      	mov	sp, r7
 8002cba:	bd80      	pop	{r7, pc}

08002cbc <_exit>:

void _exit (int status)
{
 8002cbc:	b580      	push	{r7, lr}
 8002cbe:	b082      	sub	sp, #8
 8002cc0:	af00      	add	r7, sp, #0
 8002cc2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002cc4:	f04f 31ff 	mov.w	r1, #4294967295
 8002cc8:	6878      	ldr	r0, [r7, #4]
 8002cca:	f7ff ffe7 	bl	8002c9c <_kill>
  while (1) {}    /* Make sure we hang here */
 8002cce:	bf00      	nop
 8002cd0:	e7fd      	b.n	8002cce <_exit+0x12>

08002cd2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002cd2:	b580      	push	{r7, lr}
 8002cd4:	b086      	sub	sp, #24
 8002cd6:	af00      	add	r7, sp, #0
 8002cd8:	60f8      	str	r0, [r7, #12]
 8002cda:	60b9      	str	r1, [r7, #8]
 8002cdc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002cde:	2300      	movs	r3, #0
 8002ce0:	617b      	str	r3, [r7, #20]
 8002ce2:	e00a      	b.n	8002cfa <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002ce4:	f3af 8000 	nop.w
 8002ce8:	4601      	mov	r1, r0
 8002cea:	68bb      	ldr	r3, [r7, #8]
 8002cec:	1c5a      	adds	r2, r3, #1
 8002cee:	60ba      	str	r2, [r7, #8]
 8002cf0:	b2ca      	uxtb	r2, r1
 8002cf2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002cf4:	697b      	ldr	r3, [r7, #20]
 8002cf6:	3301      	adds	r3, #1
 8002cf8:	617b      	str	r3, [r7, #20]
 8002cfa:	697a      	ldr	r2, [r7, #20]
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	429a      	cmp	r2, r3
 8002d00:	dbf0      	blt.n	8002ce4 <_read+0x12>
  }

  return len;
 8002d02:	687b      	ldr	r3, [r7, #4]
}
 8002d04:	4618      	mov	r0, r3
 8002d06:	3718      	adds	r7, #24
 8002d08:	46bd      	mov	sp, r7
 8002d0a:	bd80      	pop	{r7, pc}

08002d0c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002d0c:	b580      	push	{r7, lr}
 8002d0e:	b086      	sub	sp, #24
 8002d10:	af00      	add	r7, sp, #0
 8002d12:	60f8      	str	r0, [r7, #12]
 8002d14:	60b9      	str	r1, [r7, #8]
 8002d16:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002d18:	2300      	movs	r3, #0
 8002d1a:	617b      	str	r3, [r7, #20]
 8002d1c:	e009      	b.n	8002d32 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002d1e:	68bb      	ldr	r3, [r7, #8]
 8002d20:	1c5a      	adds	r2, r3, #1
 8002d22:	60ba      	str	r2, [r7, #8]
 8002d24:	781b      	ldrb	r3, [r3, #0]
 8002d26:	4618      	mov	r0, r3
 8002d28:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002d2c:	697b      	ldr	r3, [r7, #20]
 8002d2e:	3301      	adds	r3, #1
 8002d30:	617b      	str	r3, [r7, #20]
 8002d32:	697a      	ldr	r2, [r7, #20]
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	429a      	cmp	r2, r3
 8002d38:	dbf1      	blt.n	8002d1e <_write+0x12>
  }
  return len;
 8002d3a:	687b      	ldr	r3, [r7, #4]
}
 8002d3c:	4618      	mov	r0, r3
 8002d3e:	3718      	adds	r7, #24
 8002d40:	46bd      	mov	sp, r7
 8002d42:	bd80      	pop	{r7, pc}

08002d44 <_close>:

int _close(int file)
{
 8002d44:	b480      	push	{r7}
 8002d46:	b083      	sub	sp, #12
 8002d48:	af00      	add	r7, sp, #0
 8002d4a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002d4c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002d50:	4618      	mov	r0, r3
 8002d52:	370c      	adds	r7, #12
 8002d54:	46bd      	mov	sp, r7
 8002d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d5a:	4770      	bx	lr

08002d5c <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002d5c:	b480      	push	{r7}
 8002d5e:	b083      	sub	sp, #12
 8002d60:	af00      	add	r7, sp, #0
 8002d62:	6078      	str	r0, [r7, #4]
 8002d64:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002d66:	683b      	ldr	r3, [r7, #0]
 8002d68:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002d6c:	605a      	str	r2, [r3, #4]
  return 0;
 8002d6e:	2300      	movs	r3, #0
}
 8002d70:	4618      	mov	r0, r3
 8002d72:	370c      	adds	r7, #12
 8002d74:	46bd      	mov	sp, r7
 8002d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d7a:	4770      	bx	lr

08002d7c <_isatty>:

int _isatty(int file)
{
 8002d7c:	b480      	push	{r7}
 8002d7e:	b083      	sub	sp, #12
 8002d80:	af00      	add	r7, sp, #0
 8002d82:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002d84:	2301      	movs	r3, #1
}
 8002d86:	4618      	mov	r0, r3
 8002d88:	370c      	adds	r7, #12
 8002d8a:	46bd      	mov	sp, r7
 8002d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d90:	4770      	bx	lr

08002d92 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002d92:	b480      	push	{r7}
 8002d94:	b085      	sub	sp, #20
 8002d96:	af00      	add	r7, sp, #0
 8002d98:	60f8      	str	r0, [r7, #12]
 8002d9a:	60b9      	str	r1, [r7, #8]
 8002d9c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002d9e:	2300      	movs	r3, #0
}
 8002da0:	4618      	mov	r0, r3
 8002da2:	3714      	adds	r7, #20
 8002da4:	46bd      	mov	sp, r7
 8002da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002daa:	4770      	bx	lr

08002dac <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002dac:	b580      	push	{r7, lr}
 8002dae:	b086      	sub	sp, #24
 8002db0:	af00      	add	r7, sp, #0
 8002db2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002db4:	4a14      	ldr	r2, [pc, #80]	@ (8002e08 <_sbrk+0x5c>)
 8002db6:	4b15      	ldr	r3, [pc, #84]	@ (8002e0c <_sbrk+0x60>)
 8002db8:	1ad3      	subs	r3, r2, r3
 8002dba:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002dbc:	697b      	ldr	r3, [r7, #20]
 8002dbe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002dc0:	4b13      	ldr	r3, [pc, #76]	@ (8002e10 <_sbrk+0x64>)
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d102      	bne.n	8002dce <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002dc8:	4b11      	ldr	r3, [pc, #68]	@ (8002e10 <_sbrk+0x64>)
 8002dca:	4a12      	ldr	r2, [pc, #72]	@ (8002e14 <_sbrk+0x68>)
 8002dcc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002dce:	4b10      	ldr	r3, [pc, #64]	@ (8002e10 <_sbrk+0x64>)
 8002dd0:	681a      	ldr	r2, [r3, #0]
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	4413      	add	r3, r2
 8002dd6:	693a      	ldr	r2, [r7, #16]
 8002dd8:	429a      	cmp	r2, r3
 8002dda:	d207      	bcs.n	8002dec <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002ddc:	f002 fc2c 	bl	8005638 <__errno>
 8002de0:	4603      	mov	r3, r0
 8002de2:	220c      	movs	r2, #12
 8002de4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002de6:	f04f 33ff 	mov.w	r3, #4294967295
 8002dea:	e009      	b.n	8002e00 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002dec:	4b08      	ldr	r3, [pc, #32]	@ (8002e10 <_sbrk+0x64>)
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002df2:	4b07      	ldr	r3, [pc, #28]	@ (8002e10 <_sbrk+0x64>)
 8002df4:	681a      	ldr	r2, [r3, #0]
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	4413      	add	r3, r2
 8002dfa:	4a05      	ldr	r2, [pc, #20]	@ (8002e10 <_sbrk+0x64>)
 8002dfc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002dfe:	68fb      	ldr	r3, [r7, #12]
}
 8002e00:	4618      	mov	r0, r3
 8002e02:	3718      	adds	r7, #24
 8002e04:	46bd      	mov	sp, r7
 8002e06:	bd80      	pop	{r7, pc}
 8002e08:	20020000 	.word	0x20020000
 8002e0c:	00000400 	.word	0x00000400
 8002e10:	20000558 	.word	0x20000558
 8002e14:	200006b0 	.word	0x200006b0

08002e18 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002e18:	b480      	push	{r7}
 8002e1a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002e1c:	4b06      	ldr	r3, [pc, #24]	@ (8002e38 <SystemInit+0x20>)
 8002e1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002e22:	4a05      	ldr	r2, [pc, #20]	@ (8002e38 <SystemInit+0x20>)
 8002e24:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002e28:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002e2c:	bf00      	nop
 8002e2e:	46bd      	mov	sp, r7
 8002e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e34:	4770      	bx	lr
 8002e36:	bf00      	nop
 8002e38:	e000ed00 	.word	0xe000ed00

08002e3c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002e3c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002e74 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002e40:	f7ff ffea 	bl	8002e18 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002e44:	480c      	ldr	r0, [pc, #48]	@ (8002e78 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002e46:	490d      	ldr	r1, [pc, #52]	@ (8002e7c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002e48:	4a0d      	ldr	r2, [pc, #52]	@ (8002e80 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002e4a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002e4c:	e002      	b.n	8002e54 <LoopCopyDataInit>

08002e4e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002e4e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002e50:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002e52:	3304      	adds	r3, #4

08002e54 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002e54:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002e56:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002e58:	d3f9      	bcc.n	8002e4e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002e5a:	4a0a      	ldr	r2, [pc, #40]	@ (8002e84 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002e5c:	4c0a      	ldr	r4, [pc, #40]	@ (8002e88 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002e5e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002e60:	e001      	b.n	8002e66 <LoopFillZerobss>

08002e62 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002e62:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002e64:	3204      	adds	r2, #4

08002e66 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002e66:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002e68:	d3fb      	bcc.n	8002e62 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002e6a:	f002 fbeb 	bl	8005644 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002e6e:	f7fd fc27 	bl	80006c0 <main>
  bx  lr    
 8002e72:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002e74:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002e78:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002e7c:	2000009c 	.word	0x2000009c
  ldr r2, =_sidata
 8002e80:	08006e68 	.word	0x08006e68
  ldr r2, =_sbss
 8002e84:	2000009c 	.word	0x2000009c
  ldr r4, =_ebss
 8002e88:	200006ac 	.word	0x200006ac

08002e8c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002e8c:	e7fe      	b.n	8002e8c <ADC_IRQHandler>
	...

08002e90 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002e90:	b580      	push	{r7, lr}
 8002e92:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002e94:	4b0e      	ldr	r3, [pc, #56]	@ (8002ed0 <HAL_Init+0x40>)
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	4a0d      	ldr	r2, [pc, #52]	@ (8002ed0 <HAL_Init+0x40>)
 8002e9a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002e9e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002ea0:	4b0b      	ldr	r3, [pc, #44]	@ (8002ed0 <HAL_Init+0x40>)
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	4a0a      	ldr	r2, [pc, #40]	@ (8002ed0 <HAL_Init+0x40>)
 8002ea6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002eaa:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002eac:	4b08      	ldr	r3, [pc, #32]	@ (8002ed0 <HAL_Init+0x40>)
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	4a07      	ldr	r2, [pc, #28]	@ (8002ed0 <HAL_Init+0x40>)
 8002eb2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002eb6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002eb8:	2003      	movs	r0, #3
 8002eba:	f000 f94f 	bl	800315c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002ebe:	2000      	movs	r0, #0
 8002ec0:	f000 f808 	bl	8002ed4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002ec4:	f7ff fca0 	bl	8002808 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002ec8:	2300      	movs	r3, #0
}
 8002eca:	4618      	mov	r0, r3
 8002ecc:	bd80      	pop	{r7, pc}
 8002ece:	bf00      	nop
 8002ed0:	40023c00 	.word	0x40023c00

08002ed4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002ed4:	b580      	push	{r7, lr}
 8002ed6:	b082      	sub	sp, #8
 8002ed8:	af00      	add	r7, sp, #0
 8002eda:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002edc:	4b12      	ldr	r3, [pc, #72]	@ (8002f28 <HAL_InitTick+0x54>)
 8002ede:	681a      	ldr	r2, [r3, #0]
 8002ee0:	4b12      	ldr	r3, [pc, #72]	@ (8002f2c <HAL_InitTick+0x58>)
 8002ee2:	781b      	ldrb	r3, [r3, #0]
 8002ee4:	4619      	mov	r1, r3
 8002ee6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002eea:	fbb3 f3f1 	udiv	r3, r3, r1
 8002eee:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ef2:	4618      	mov	r0, r3
 8002ef4:	f000 f967 	bl	80031c6 <HAL_SYSTICK_Config>
 8002ef8:	4603      	mov	r3, r0
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d001      	beq.n	8002f02 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002efe:	2301      	movs	r3, #1
 8002f00:	e00e      	b.n	8002f20 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	2b0f      	cmp	r3, #15
 8002f06:	d80a      	bhi.n	8002f1e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002f08:	2200      	movs	r2, #0
 8002f0a:	6879      	ldr	r1, [r7, #4]
 8002f0c:	f04f 30ff 	mov.w	r0, #4294967295
 8002f10:	f000 f92f 	bl	8003172 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002f14:	4a06      	ldr	r2, [pc, #24]	@ (8002f30 <HAL_InitTick+0x5c>)
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002f1a:	2300      	movs	r3, #0
 8002f1c:	e000      	b.n	8002f20 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002f1e:	2301      	movs	r3, #1
}
 8002f20:	4618      	mov	r0, r3
 8002f22:	3708      	adds	r7, #8
 8002f24:	46bd      	mov	sp, r7
 8002f26:	bd80      	pop	{r7, pc}
 8002f28:	20000034 	.word	0x20000034
 8002f2c:	2000003c 	.word	0x2000003c
 8002f30:	20000038 	.word	0x20000038

08002f34 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002f34:	b480      	push	{r7}
 8002f36:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002f38:	4b06      	ldr	r3, [pc, #24]	@ (8002f54 <HAL_IncTick+0x20>)
 8002f3a:	781b      	ldrb	r3, [r3, #0]
 8002f3c:	461a      	mov	r2, r3
 8002f3e:	4b06      	ldr	r3, [pc, #24]	@ (8002f58 <HAL_IncTick+0x24>)
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	4413      	add	r3, r2
 8002f44:	4a04      	ldr	r2, [pc, #16]	@ (8002f58 <HAL_IncTick+0x24>)
 8002f46:	6013      	str	r3, [r2, #0]
}
 8002f48:	bf00      	nop
 8002f4a:	46bd      	mov	sp, r7
 8002f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f50:	4770      	bx	lr
 8002f52:	bf00      	nop
 8002f54:	2000003c 	.word	0x2000003c
 8002f58:	2000055c 	.word	0x2000055c

08002f5c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002f5c:	b480      	push	{r7}
 8002f5e:	af00      	add	r7, sp, #0
  return uwTick;
 8002f60:	4b03      	ldr	r3, [pc, #12]	@ (8002f70 <HAL_GetTick+0x14>)
 8002f62:	681b      	ldr	r3, [r3, #0]
}
 8002f64:	4618      	mov	r0, r3
 8002f66:	46bd      	mov	sp, r7
 8002f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f6c:	4770      	bx	lr
 8002f6e:	bf00      	nop
 8002f70:	2000055c 	.word	0x2000055c

08002f74 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002f74:	b580      	push	{r7, lr}
 8002f76:	b084      	sub	sp, #16
 8002f78:	af00      	add	r7, sp, #0
 8002f7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002f7c:	f7ff ffee 	bl	8002f5c <HAL_GetTick>
 8002f80:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f8c:	d005      	beq.n	8002f9a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002f8e:	4b0a      	ldr	r3, [pc, #40]	@ (8002fb8 <HAL_Delay+0x44>)
 8002f90:	781b      	ldrb	r3, [r3, #0]
 8002f92:	461a      	mov	r2, r3
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	4413      	add	r3, r2
 8002f98:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002f9a:	bf00      	nop
 8002f9c:	f7ff ffde 	bl	8002f5c <HAL_GetTick>
 8002fa0:	4602      	mov	r2, r0
 8002fa2:	68bb      	ldr	r3, [r7, #8]
 8002fa4:	1ad3      	subs	r3, r2, r3
 8002fa6:	68fa      	ldr	r2, [r7, #12]
 8002fa8:	429a      	cmp	r2, r3
 8002faa:	d8f7      	bhi.n	8002f9c <HAL_Delay+0x28>
  {
  }
}
 8002fac:	bf00      	nop
 8002fae:	bf00      	nop
 8002fb0:	3710      	adds	r7, #16
 8002fb2:	46bd      	mov	sp, r7
 8002fb4:	bd80      	pop	{r7, pc}
 8002fb6:	bf00      	nop
 8002fb8:	2000003c 	.word	0x2000003c

08002fbc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002fbc:	b480      	push	{r7}
 8002fbe:	b085      	sub	sp, #20
 8002fc0:	af00      	add	r7, sp, #0
 8002fc2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	f003 0307 	and.w	r3, r3, #7
 8002fca:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002fcc:	4b0c      	ldr	r3, [pc, #48]	@ (8003000 <__NVIC_SetPriorityGrouping+0x44>)
 8002fce:	68db      	ldr	r3, [r3, #12]
 8002fd0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002fd2:	68ba      	ldr	r2, [r7, #8]
 8002fd4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002fd8:	4013      	ands	r3, r2
 8002fda:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002fe0:	68bb      	ldr	r3, [r7, #8]
 8002fe2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002fe4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002fe8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002fec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002fee:	4a04      	ldr	r2, [pc, #16]	@ (8003000 <__NVIC_SetPriorityGrouping+0x44>)
 8002ff0:	68bb      	ldr	r3, [r7, #8]
 8002ff2:	60d3      	str	r3, [r2, #12]
}
 8002ff4:	bf00      	nop
 8002ff6:	3714      	adds	r7, #20
 8002ff8:	46bd      	mov	sp, r7
 8002ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ffe:	4770      	bx	lr
 8003000:	e000ed00 	.word	0xe000ed00

08003004 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003004:	b480      	push	{r7}
 8003006:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003008:	4b04      	ldr	r3, [pc, #16]	@ (800301c <__NVIC_GetPriorityGrouping+0x18>)
 800300a:	68db      	ldr	r3, [r3, #12]
 800300c:	0a1b      	lsrs	r3, r3, #8
 800300e:	f003 0307 	and.w	r3, r3, #7
}
 8003012:	4618      	mov	r0, r3
 8003014:	46bd      	mov	sp, r7
 8003016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800301a:	4770      	bx	lr
 800301c:	e000ed00 	.word	0xe000ed00

08003020 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003020:	b480      	push	{r7}
 8003022:	b083      	sub	sp, #12
 8003024:	af00      	add	r7, sp, #0
 8003026:	4603      	mov	r3, r0
 8003028:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800302a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800302e:	2b00      	cmp	r3, #0
 8003030:	db0b      	blt.n	800304a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003032:	79fb      	ldrb	r3, [r7, #7]
 8003034:	f003 021f 	and.w	r2, r3, #31
 8003038:	4907      	ldr	r1, [pc, #28]	@ (8003058 <__NVIC_EnableIRQ+0x38>)
 800303a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800303e:	095b      	lsrs	r3, r3, #5
 8003040:	2001      	movs	r0, #1
 8003042:	fa00 f202 	lsl.w	r2, r0, r2
 8003046:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800304a:	bf00      	nop
 800304c:	370c      	adds	r7, #12
 800304e:	46bd      	mov	sp, r7
 8003050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003054:	4770      	bx	lr
 8003056:	bf00      	nop
 8003058:	e000e100 	.word	0xe000e100

0800305c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800305c:	b480      	push	{r7}
 800305e:	b083      	sub	sp, #12
 8003060:	af00      	add	r7, sp, #0
 8003062:	4603      	mov	r3, r0
 8003064:	6039      	str	r1, [r7, #0]
 8003066:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003068:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800306c:	2b00      	cmp	r3, #0
 800306e:	db0a      	blt.n	8003086 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003070:	683b      	ldr	r3, [r7, #0]
 8003072:	b2da      	uxtb	r2, r3
 8003074:	490c      	ldr	r1, [pc, #48]	@ (80030a8 <__NVIC_SetPriority+0x4c>)
 8003076:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800307a:	0112      	lsls	r2, r2, #4
 800307c:	b2d2      	uxtb	r2, r2
 800307e:	440b      	add	r3, r1
 8003080:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003084:	e00a      	b.n	800309c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003086:	683b      	ldr	r3, [r7, #0]
 8003088:	b2da      	uxtb	r2, r3
 800308a:	4908      	ldr	r1, [pc, #32]	@ (80030ac <__NVIC_SetPriority+0x50>)
 800308c:	79fb      	ldrb	r3, [r7, #7]
 800308e:	f003 030f 	and.w	r3, r3, #15
 8003092:	3b04      	subs	r3, #4
 8003094:	0112      	lsls	r2, r2, #4
 8003096:	b2d2      	uxtb	r2, r2
 8003098:	440b      	add	r3, r1
 800309a:	761a      	strb	r2, [r3, #24]
}
 800309c:	bf00      	nop
 800309e:	370c      	adds	r7, #12
 80030a0:	46bd      	mov	sp, r7
 80030a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030a6:	4770      	bx	lr
 80030a8:	e000e100 	.word	0xe000e100
 80030ac:	e000ed00 	.word	0xe000ed00

080030b0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80030b0:	b480      	push	{r7}
 80030b2:	b089      	sub	sp, #36	@ 0x24
 80030b4:	af00      	add	r7, sp, #0
 80030b6:	60f8      	str	r0, [r7, #12]
 80030b8:	60b9      	str	r1, [r7, #8]
 80030ba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	f003 0307 	and.w	r3, r3, #7
 80030c2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80030c4:	69fb      	ldr	r3, [r7, #28]
 80030c6:	f1c3 0307 	rsb	r3, r3, #7
 80030ca:	2b04      	cmp	r3, #4
 80030cc:	bf28      	it	cs
 80030ce:	2304      	movcs	r3, #4
 80030d0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80030d2:	69fb      	ldr	r3, [r7, #28]
 80030d4:	3304      	adds	r3, #4
 80030d6:	2b06      	cmp	r3, #6
 80030d8:	d902      	bls.n	80030e0 <NVIC_EncodePriority+0x30>
 80030da:	69fb      	ldr	r3, [r7, #28]
 80030dc:	3b03      	subs	r3, #3
 80030de:	e000      	b.n	80030e2 <NVIC_EncodePriority+0x32>
 80030e0:	2300      	movs	r3, #0
 80030e2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80030e4:	f04f 32ff 	mov.w	r2, #4294967295
 80030e8:	69bb      	ldr	r3, [r7, #24]
 80030ea:	fa02 f303 	lsl.w	r3, r2, r3
 80030ee:	43da      	mvns	r2, r3
 80030f0:	68bb      	ldr	r3, [r7, #8]
 80030f2:	401a      	ands	r2, r3
 80030f4:	697b      	ldr	r3, [r7, #20]
 80030f6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80030f8:	f04f 31ff 	mov.w	r1, #4294967295
 80030fc:	697b      	ldr	r3, [r7, #20]
 80030fe:	fa01 f303 	lsl.w	r3, r1, r3
 8003102:	43d9      	mvns	r1, r3
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003108:	4313      	orrs	r3, r2
         );
}
 800310a:	4618      	mov	r0, r3
 800310c:	3724      	adds	r7, #36	@ 0x24
 800310e:	46bd      	mov	sp, r7
 8003110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003114:	4770      	bx	lr
	...

08003118 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003118:	b580      	push	{r7, lr}
 800311a:	b082      	sub	sp, #8
 800311c:	af00      	add	r7, sp, #0
 800311e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	3b01      	subs	r3, #1
 8003124:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003128:	d301      	bcc.n	800312e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800312a:	2301      	movs	r3, #1
 800312c:	e00f      	b.n	800314e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800312e:	4a0a      	ldr	r2, [pc, #40]	@ (8003158 <SysTick_Config+0x40>)
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	3b01      	subs	r3, #1
 8003134:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003136:	210f      	movs	r1, #15
 8003138:	f04f 30ff 	mov.w	r0, #4294967295
 800313c:	f7ff ff8e 	bl	800305c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003140:	4b05      	ldr	r3, [pc, #20]	@ (8003158 <SysTick_Config+0x40>)
 8003142:	2200      	movs	r2, #0
 8003144:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003146:	4b04      	ldr	r3, [pc, #16]	@ (8003158 <SysTick_Config+0x40>)
 8003148:	2207      	movs	r2, #7
 800314a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800314c:	2300      	movs	r3, #0
}
 800314e:	4618      	mov	r0, r3
 8003150:	3708      	adds	r7, #8
 8003152:	46bd      	mov	sp, r7
 8003154:	bd80      	pop	{r7, pc}
 8003156:	bf00      	nop
 8003158:	e000e010 	.word	0xe000e010

0800315c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800315c:	b580      	push	{r7, lr}
 800315e:	b082      	sub	sp, #8
 8003160:	af00      	add	r7, sp, #0
 8003162:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003164:	6878      	ldr	r0, [r7, #4]
 8003166:	f7ff ff29 	bl	8002fbc <__NVIC_SetPriorityGrouping>
}
 800316a:	bf00      	nop
 800316c:	3708      	adds	r7, #8
 800316e:	46bd      	mov	sp, r7
 8003170:	bd80      	pop	{r7, pc}

08003172 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003172:	b580      	push	{r7, lr}
 8003174:	b086      	sub	sp, #24
 8003176:	af00      	add	r7, sp, #0
 8003178:	4603      	mov	r3, r0
 800317a:	60b9      	str	r1, [r7, #8]
 800317c:	607a      	str	r2, [r7, #4]
 800317e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003180:	2300      	movs	r3, #0
 8003182:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003184:	f7ff ff3e 	bl	8003004 <__NVIC_GetPriorityGrouping>
 8003188:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800318a:	687a      	ldr	r2, [r7, #4]
 800318c:	68b9      	ldr	r1, [r7, #8]
 800318e:	6978      	ldr	r0, [r7, #20]
 8003190:	f7ff ff8e 	bl	80030b0 <NVIC_EncodePriority>
 8003194:	4602      	mov	r2, r0
 8003196:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800319a:	4611      	mov	r1, r2
 800319c:	4618      	mov	r0, r3
 800319e:	f7ff ff5d 	bl	800305c <__NVIC_SetPriority>
}
 80031a2:	bf00      	nop
 80031a4:	3718      	adds	r7, #24
 80031a6:	46bd      	mov	sp, r7
 80031a8:	bd80      	pop	{r7, pc}

080031aa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80031aa:	b580      	push	{r7, lr}
 80031ac:	b082      	sub	sp, #8
 80031ae:	af00      	add	r7, sp, #0
 80031b0:	4603      	mov	r3, r0
 80031b2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80031b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031b8:	4618      	mov	r0, r3
 80031ba:	f7ff ff31 	bl	8003020 <__NVIC_EnableIRQ>
}
 80031be:	bf00      	nop
 80031c0:	3708      	adds	r7, #8
 80031c2:	46bd      	mov	sp, r7
 80031c4:	bd80      	pop	{r7, pc}

080031c6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80031c6:	b580      	push	{r7, lr}
 80031c8:	b082      	sub	sp, #8
 80031ca:	af00      	add	r7, sp, #0
 80031cc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80031ce:	6878      	ldr	r0, [r7, #4]
 80031d0:	f7ff ffa2 	bl	8003118 <SysTick_Config>
 80031d4:	4603      	mov	r3, r0
}
 80031d6:	4618      	mov	r0, r3
 80031d8:	3708      	adds	r7, #8
 80031da:	46bd      	mov	sp, r7
 80031dc:	bd80      	pop	{r7, pc}
	...

080031e0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80031e0:	b580      	push	{r7, lr}
 80031e2:	b086      	sub	sp, #24
 80031e4:	af00      	add	r7, sp, #0
 80031e6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80031e8:	2300      	movs	r3, #0
 80031ea:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80031ec:	f7ff feb6 	bl	8002f5c <HAL_GetTick>
 80031f0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d101      	bne.n	80031fc <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80031f8:	2301      	movs	r3, #1
 80031fa:	e099      	b.n	8003330 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	2202      	movs	r2, #2
 8003200:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	2200      	movs	r2, #0
 8003208:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	681a      	ldr	r2, [r3, #0]
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	f022 0201 	bic.w	r2, r2, #1
 800321a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800321c:	e00f      	b.n	800323e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800321e:	f7ff fe9d 	bl	8002f5c <HAL_GetTick>
 8003222:	4602      	mov	r2, r0
 8003224:	693b      	ldr	r3, [r7, #16]
 8003226:	1ad3      	subs	r3, r2, r3
 8003228:	2b05      	cmp	r3, #5
 800322a:	d908      	bls.n	800323e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	2220      	movs	r2, #32
 8003230:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	2203      	movs	r2, #3
 8003236:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 800323a:	2303      	movs	r3, #3
 800323c:	e078      	b.n	8003330 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	f003 0301 	and.w	r3, r3, #1
 8003248:	2b00      	cmp	r3, #0
 800324a:	d1e8      	bne.n	800321e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003254:	697a      	ldr	r2, [r7, #20]
 8003256:	4b38      	ldr	r3, [pc, #224]	@ (8003338 <HAL_DMA_Init+0x158>)
 8003258:	4013      	ands	r3, r2
 800325a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	685a      	ldr	r2, [r3, #4]
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	689b      	ldr	r3, [r3, #8]
 8003264:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800326a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	691b      	ldr	r3, [r3, #16]
 8003270:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003276:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	699b      	ldr	r3, [r3, #24]
 800327c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003282:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	6a1b      	ldr	r3, [r3, #32]
 8003288:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800328a:	697a      	ldr	r2, [r7, #20]
 800328c:	4313      	orrs	r3, r2
 800328e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003294:	2b04      	cmp	r3, #4
 8003296:	d107      	bne.n	80032a8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032a0:	4313      	orrs	r3, r2
 80032a2:	697a      	ldr	r2, [r7, #20]
 80032a4:	4313      	orrs	r3, r2
 80032a6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	697a      	ldr	r2, [r7, #20]
 80032ae:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	695b      	ldr	r3, [r3, #20]
 80032b6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80032b8:	697b      	ldr	r3, [r7, #20]
 80032ba:	f023 0307 	bic.w	r3, r3, #7
 80032be:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032c4:	697a      	ldr	r2, [r7, #20]
 80032c6:	4313      	orrs	r3, r2
 80032c8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032ce:	2b04      	cmp	r3, #4
 80032d0:	d117      	bne.n	8003302 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032d6:	697a      	ldr	r2, [r7, #20]
 80032d8:	4313      	orrs	r3, r2
 80032da:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d00e      	beq.n	8003302 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80032e4:	6878      	ldr	r0, [r7, #4]
 80032e6:	f000 fb01 	bl	80038ec <DMA_CheckFifoParam>
 80032ea:	4603      	mov	r3, r0
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d008      	beq.n	8003302 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	2240      	movs	r2, #64	@ 0x40
 80032f4:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	2201      	movs	r2, #1
 80032fa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 80032fe:	2301      	movs	r3, #1
 8003300:	e016      	b.n	8003330 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	697a      	ldr	r2, [r7, #20]
 8003308:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800330a:	6878      	ldr	r0, [r7, #4]
 800330c:	f000 fab8 	bl	8003880 <DMA_CalcBaseAndBitshift>
 8003310:	4603      	mov	r3, r0
 8003312:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003318:	223f      	movs	r2, #63	@ 0x3f
 800331a:	409a      	lsls	r2, r3
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	2200      	movs	r2, #0
 8003324:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	2201      	movs	r2, #1
 800332a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800332e:	2300      	movs	r3, #0
}
 8003330:	4618      	mov	r0, r3
 8003332:	3718      	adds	r7, #24
 8003334:	46bd      	mov	sp, r7
 8003336:	bd80      	pop	{r7, pc}
 8003338:	f010803f 	.word	0xf010803f

0800333c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800333c:	b580      	push	{r7, lr}
 800333e:	b086      	sub	sp, #24
 8003340:	af00      	add	r7, sp, #0
 8003342:	60f8      	str	r0, [r7, #12]
 8003344:	60b9      	str	r1, [r7, #8]
 8003346:	607a      	str	r2, [r7, #4]
 8003348:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800334a:	2300      	movs	r3, #0
 800334c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003352:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800335a:	2b01      	cmp	r3, #1
 800335c:	d101      	bne.n	8003362 <HAL_DMA_Start_IT+0x26>
 800335e:	2302      	movs	r3, #2
 8003360:	e040      	b.n	80033e4 <HAL_DMA_Start_IT+0xa8>
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	2201      	movs	r2, #1
 8003366:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003370:	b2db      	uxtb	r3, r3
 8003372:	2b01      	cmp	r3, #1
 8003374:	d12f      	bne.n	80033d6 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	2202      	movs	r2, #2
 800337a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	2200      	movs	r2, #0
 8003382:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003384:	683b      	ldr	r3, [r7, #0]
 8003386:	687a      	ldr	r2, [r7, #4]
 8003388:	68b9      	ldr	r1, [r7, #8]
 800338a:	68f8      	ldr	r0, [r7, #12]
 800338c:	f000 fa4a 	bl	8003824 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003394:	223f      	movs	r2, #63	@ 0x3f
 8003396:	409a      	lsls	r2, r3
 8003398:	693b      	ldr	r3, [r7, #16]
 800339a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	681a      	ldr	r2, [r3, #0]
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	f042 0216 	orr.w	r2, r2, #22
 80033aa:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d007      	beq.n	80033c4 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	681a      	ldr	r2, [r3, #0]
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	f042 0208 	orr.w	r2, r2, #8
 80033c2:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	681a      	ldr	r2, [r3, #0]
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	f042 0201 	orr.w	r2, r2, #1
 80033d2:	601a      	str	r2, [r3, #0]
 80033d4:	e005      	b.n	80033e2 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	2200      	movs	r2, #0
 80033da:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80033de:	2302      	movs	r3, #2
 80033e0:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80033e2:	7dfb      	ldrb	r3, [r7, #23]
}
 80033e4:	4618      	mov	r0, r3
 80033e6:	3718      	adds	r7, #24
 80033e8:	46bd      	mov	sp, r7
 80033ea:	bd80      	pop	{r7, pc}

080033ec <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80033ec:	b580      	push	{r7, lr}
 80033ee:	b084      	sub	sp, #16
 80033f0:	af00      	add	r7, sp, #0
 80033f2:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80033f8:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80033fa:	f7ff fdaf 	bl	8002f5c <HAL_GetTick>
 80033fe:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003406:	b2db      	uxtb	r3, r3
 8003408:	2b02      	cmp	r3, #2
 800340a:	d008      	beq.n	800341e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	2280      	movs	r2, #128	@ 0x80
 8003410:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	2200      	movs	r2, #0
 8003416:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 800341a:	2301      	movs	r3, #1
 800341c:	e052      	b.n	80034c4 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	681a      	ldr	r2, [r3, #0]
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	f022 0216 	bic.w	r2, r2, #22
 800342c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	695a      	ldr	r2, [r3, #20]
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800343c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003442:	2b00      	cmp	r3, #0
 8003444:	d103      	bne.n	800344e <HAL_DMA_Abort+0x62>
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800344a:	2b00      	cmp	r3, #0
 800344c:	d007      	beq.n	800345e <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	681a      	ldr	r2, [r3, #0]
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	f022 0208 	bic.w	r2, r2, #8
 800345c:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	681a      	ldr	r2, [r3, #0]
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	f022 0201 	bic.w	r2, r2, #1
 800346c:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800346e:	e013      	b.n	8003498 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003470:	f7ff fd74 	bl	8002f5c <HAL_GetTick>
 8003474:	4602      	mov	r2, r0
 8003476:	68bb      	ldr	r3, [r7, #8]
 8003478:	1ad3      	subs	r3, r2, r3
 800347a:	2b05      	cmp	r3, #5
 800347c:	d90c      	bls.n	8003498 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	2220      	movs	r2, #32
 8003482:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	2203      	movs	r2, #3
 8003488:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	2200      	movs	r2, #0
 8003490:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8003494:	2303      	movs	r3, #3
 8003496:	e015      	b.n	80034c4 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	f003 0301 	and.w	r3, r3, #1
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d1e4      	bne.n	8003470 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80034aa:	223f      	movs	r2, #63	@ 0x3f
 80034ac:	409a      	lsls	r2, r3
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	2201      	movs	r2, #1
 80034b6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	2200      	movs	r2, #0
 80034be:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 80034c2:	2300      	movs	r3, #0
}
 80034c4:	4618      	mov	r0, r3
 80034c6:	3710      	adds	r7, #16
 80034c8:	46bd      	mov	sp, r7
 80034ca:	bd80      	pop	{r7, pc}

080034cc <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80034cc:	b480      	push	{r7}
 80034ce:	b083      	sub	sp, #12
 80034d0:	af00      	add	r7, sp, #0
 80034d2:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80034da:	b2db      	uxtb	r3, r3
 80034dc:	2b02      	cmp	r3, #2
 80034de:	d004      	beq.n	80034ea <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	2280      	movs	r2, #128	@ 0x80
 80034e4:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80034e6:	2301      	movs	r3, #1
 80034e8:	e00c      	b.n	8003504 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	2205      	movs	r2, #5
 80034ee:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	681a      	ldr	r2, [r3, #0]
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	f022 0201 	bic.w	r2, r2, #1
 8003500:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003502:	2300      	movs	r3, #0
}
 8003504:	4618      	mov	r0, r3
 8003506:	370c      	adds	r7, #12
 8003508:	46bd      	mov	sp, r7
 800350a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800350e:	4770      	bx	lr

08003510 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003510:	b580      	push	{r7, lr}
 8003512:	b086      	sub	sp, #24
 8003514:	af00      	add	r7, sp, #0
 8003516:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003518:	2300      	movs	r3, #0
 800351a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800351c:	4b8e      	ldr	r3, [pc, #568]	@ (8003758 <HAL_DMA_IRQHandler+0x248>)
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	4a8e      	ldr	r2, [pc, #568]	@ (800375c <HAL_DMA_IRQHandler+0x24c>)
 8003522:	fba2 2303 	umull	r2, r3, r2, r3
 8003526:	0a9b      	lsrs	r3, r3, #10
 8003528:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800352e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003530:	693b      	ldr	r3, [r7, #16]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800353a:	2208      	movs	r2, #8
 800353c:	409a      	lsls	r2, r3
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	4013      	ands	r3, r2
 8003542:	2b00      	cmp	r3, #0
 8003544:	d01a      	beq.n	800357c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	f003 0304 	and.w	r3, r3, #4
 8003550:	2b00      	cmp	r3, #0
 8003552:	d013      	beq.n	800357c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	681a      	ldr	r2, [r3, #0]
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	f022 0204 	bic.w	r2, r2, #4
 8003562:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003568:	2208      	movs	r2, #8
 800356a:	409a      	lsls	r2, r3
 800356c:	693b      	ldr	r3, [r7, #16]
 800356e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003574:	f043 0201 	orr.w	r2, r3, #1
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003580:	2201      	movs	r2, #1
 8003582:	409a      	lsls	r2, r3
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	4013      	ands	r3, r2
 8003588:	2b00      	cmp	r3, #0
 800358a:	d012      	beq.n	80035b2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	695b      	ldr	r3, [r3, #20]
 8003592:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003596:	2b00      	cmp	r3, #0
 8003598:	d00b      	beq.n	80035b2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800359e:	2201      	movs	r2, #1
 80035a0:	409a      	lsls	r2, r3
 80035a2:	693b      	ldr	r3, [r7, #16]
 80035a4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80035aa:	f043 0202 	orr.w	r2, r3, #2
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035b6:	2204      	movs	r2, #4
 80035b8:	409a      	lsls	r2, r3
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	4013      	ands	r3, r2
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d012      	beq.n	80035e8 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	f003 0302 	and.w	r3, r3, #2
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d00b      	beq.n	80035e8 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035d4:	2204      	movs	r2, #4
 80035d6:	409a      	lsls	r2, r3
 80035d8:	693b      	ldr	r3, [r7, #16]
 80035da:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80035e0:	f043 0204 	orr.w	r2, r3, #4
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035ec:	2210      	movs	r2, #16
 80035ee:	409a      	lsls	r2, r3
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	4013      	ands	r3, r2
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d043      	beq.n	8003680 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	f003 0308 	and.w	r3, r3, #8
 8003602:	2b00      	cmp	r3, #0
 8003604:	d03c      	beq.n	8003680 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800360a:	2210      	movs	r2, #16
 800360c:	409a      	lsls	r2, r3
 800360e:	693b      	ldr	r3, [r7, #16]
 8003610:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800361c:	2b00      	cmp	r3, #0
 800361e:	d018      	beq.n	8003652 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800362a:	2b00      	cmp	r3, #0
 800362c:	d108      	bne.n	8003640 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003632:	2b00      	cmp	r3, #0
 8003634:	d024      	beq.n	8003680 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800363a:	6878      	ldr	r0, [r7, #4]
 800363c:	4798      	blx	r3
 800363e:	e01f      	b.n	8003680 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003644:	2b00      	cmp	r3, #0
 8003646:	d01b      	beq.n	8003680 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800364c:	6878      	ldr	r0, [r7, #4]
 800364e:	4798      	blx	r3
 8003650:	e016      	b.n	8003680 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800365c:	2b00      	cmp	r3, #0
 800365e:	d107      	bne.n	8003670 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	681a      	ldr	r2, [r3, #0]
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	f022 0208 	bic.w	r2, r2, #8
 800366e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003674:	2b00      	cmp	r3, #0
 8003676:	d003      	beq.n	8003680 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800367c:	6878      	ldr	r0, [r7, #4]
 800367e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003684:	2220      	movs	r2, #32
 8003686:	409a      	lsls	r2, r3
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	4013      	ands	r3, r2
 800368c:	2b00      	cmp	r3, #0
 800368e:	f000 808f 	beq.w	80037b0 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	f003 0310 	and.w	r3, r3, #16
 800369c:	2b00      	cmp	r3, #0
 800369e:	f000 8087 	beq.w	80037b0 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80036a6:	2220      	movs	r2, #32
 80036a8:	409a      	lsls	r2, r3
 80036aa:	693b      	ldr	r3, [r7, #16]
 80036ac:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80036b4:	b2db      	uxtb	r3, r3
 80036b6:	2b05      	cmp	r3, #5
 80036b8:	d136      	bne.n	8003728 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	681a      	ldr	r2, [r3, #0]
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	f022 0216 	bic.w	r2, r2, #22
 80036c8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	695a      	ldr	r2, [r3, #20]
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80036d8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d103      	bne.n	80036ea <HAL_DMA_IRQHandler+0x1da>
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d007      	beq.n	80036fa <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	681a      	ldr	r2, [r3, #0]
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	f022 0208 	bic.w	r2, r2, #8
 80036f8:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80036fe:	223f      	movs	r2, #63	@ 0x3f
 8003700:	409a      	lsls	r2, r3
 8003702:	693b      	ldr	r3, [r7, #16]
 8003704:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	2201      	movs	r2, #1
 800370a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	2200      	movs	r2, #0
 8003712:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800371a:	2b00      	cmp	r3, #0
 800371c:	d07e      	beq.n	800381c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003722:	6878      	ldr	r0, [r7, #4]
 8003724:	4798      	blx	r3
        }
        return;
 8003726:	e079      	b.n	800381c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003732:	2b00      	cmp	r3, #0
 8003734:	d01d      	beq.n	8003772 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003740:	2b00      	cmp	r3, #0
 8003742:	d10d      	bne.n	8003760 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003748:	2b00      	cmp	r3, #0
 800374a:	d031      	beq.n	80037b0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003750:	6878      	ldr	r0, [r7, #4]
 8003752:	4798      	blx	r3
 8003754:	e02c      	b.n	80037b0 <HAL_DMA_IRQHandler+0x2a0>
 8003756:	bf00      	nop
 8003758:	20000034 	.word	0x20000034
 800375c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003764:	2b00      	cmp	r3, #0
 8003766:	d023      	beq.n	80037b0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800376c:	6878      	ldr	r0, [r7, #4]
 800376e:	4798      	blx	r3
 8003770:	e01e      	b.n	80037b0 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800377c:	2b00      	cmp	r3, #0
 800377e:	d10f      	bne.n	80037a0 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	681a      	ldr	r2, [r3, #0]
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	f022 0210 	bic.w	r2, r2, #16
 800378e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	2201      	movs	r2, #1
 8003794:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	2200      	movs	r2, #0
 800379c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d003      	beq.n	80037b0 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80037ac:	6878      	ldr	r0, [r7, #4]
 80037ae:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d032      	beq.n	800381e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80037bc:	f003 0301 	and.w	r3, r3, #1
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d022      	beq.n	800380a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	2205      	movs	r2, #5
 80037c8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	681a      	ldr	r2, [r3, #0]
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	f022 0201 	bic.w	r2, r2, #1
 80037da:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80037dc:	68bb      	ldr	r3, [r7, #8]
 80037de:	3301      	adds	r3, #1
 80037e0:	60bb      	str	r3, [r7, #8]
 80037e2:	697a      	ldr	r2, [r7, #20]
 80037e4:	429a      	cmp	r2, r3
 80037e6:	d307      	bcc.n	80037f8 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	f003 0301 	and.w	r3, r3, #1
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d1f2      	bne.n	80037dc <HAL_DMA_IRQHandler+0x2cc>
 80037f6:	e000      	b.n	80037fa <HAL_DMA_IRQHandler+0x2ea>
          break;
 80037f8:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	2201      	movs	r2, #1
 80037fe:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	2200      	movs	r2, #0
 8003806:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800380e:	2b00      	cmp	r3, #0
 8003810:	d005      	beq.n	800381e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003816:	6878      	ldr	r0, [r7, #4]
 8003818:	4798      	blx	r3
 800381a:	e000      	b.n	800381e <HAL_DMA_IRQHandler+0x30e>
        return;
 800381c:	bf00      	nop
    }
  }
}
 800381e:	3718      	adds	r7, #24
 8003820:	46bd      	mov	sp, r7
 8003822:	bd80      	pop	{r7, pc}

08003824 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003824:	b480      	push	{r7}
 8003826:	b085      	sub	sp, #20
 8003828:	af00      	add	r7, sp, #0
 800382a:	60f8      	str	r0, [r7, #12]
 800382c:	60b9      	str	r1, [r7, #8]
 800382e:	607a      	str	r2, [r7, #4]
 8003830:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	681a      	ldr	r2, [r3, #0]
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8003840:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	683a      	ldr	r2, [r7, #0]
 8003848:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	689b      	ldr	r3, [r3, #8]
 800384e:	2b40      	cmp	r3, #64	@ 0x40
 8003850:	d108      	bne.n	8003864 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	687a      	ldr	r2, [r7, #4]
 8003858:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	68ba      	ldr	r2, [r7, #8]
 8003860:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003862:	e007      	b.n	8003874 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	68ba      	ldr	r2, [r7, #8]
 800386a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	687a      	ldr	r2, [r7, #4]
 8003872:	60da      	str	r2, [r3, #12]
}
 8003874:	bf00      	nop
 8003876:	3714      	adds	r7, #20
 8003878:	46bd      	mov	sp, r7
 800387a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800387e:	4770      	bx	lr

08003880 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003880:	b480      	push	{r7}
 8003882:	b085      	sub	sp, #20
 8003884:	af00      	add	r7, sp, #0
 8003886:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	b2db      	uxtb	r3, r3
 800388e:	3b10      	subs	r3, #16
 8003890:	4a14      	ldr	r2, [pc, #80]	@ (80038e4 <DMA_CalcBaseAndBitshift+0x64>)
 8003892:	fba2 2303 	umull	r2, r3, r2, r3
 8003896:	091b      	lsrs	r3, r3, #4
 8003898:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800389a:	4a13      	ldr	r2, [pc, #76]	@ (80038e8 <DMA_CalcBaseAndBitshift+0x68>)
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	4413      	add	r3, r2
 80038a0:	781b      	ldrb	r3, [r3, #0]
 80038a2:	461a      	mov	r2, r3
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	2b03      	cmp	r3, #3
 80038ac:	d909      	bls.n	80038c2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80038b6:	f023 0303 	bic.w	r3, r3, #3
 80038ba:	1d1a      	adds	r2, r3, #4
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	659a      	str	r2, [r3, #88]	@ 0x58
 80038c0:	e007      	b.n	80038d2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80038ca:	f023 0303 	bic.w	r3, r3, #3
 80038ce:	687a      	ldr	r2, [r7, #4]
 80038d0:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80038d6:	4618      	mov	r0, r3
 80038d8:	3714      	adds	r7, #20
 80038da:	46bd      	mov	sp, r7
 80038dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038e0:	4770      	bx	lr
 80038e2:	bf00      	nop
 80038e4:	aaaaaaab 	.word	0xaaaaaaab
 80038e8:	08006d70 	.word	0x08006d70

080038ec <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80038ec:	b480      	push	{r7}
 80038ee:	b085      	sub	sp, #20
 80038f0:	af00      	add	r7, sp, #0
 80038f2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80038f4:	2300      	movs	r3, #0
 80038f6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80038fc:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	699b      	ldr	r3, [r3, #24]
 8003902:	2b00      	cmp	r3, #0
 8003904:	d11f      	bne.n	8003946 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003906:	68bb      	ldr	r3, [r7, #8]
 8003908:	2b03      	cmp	r3, #3
 800390a:	d856      	bhi.n	80039ba <DMA_CheckFifoParam+0xce>
 800390c:	a201      	add	r2, pc, #4	@ (adr r2, 8003914 <DMA_CheckFifoParam+0x28>)
 800390e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003912:	bf00      	nop
 8003914:	08003925 	.word	0x08003925
 8003918:	08003937 	.word	0x08003937
 800391c:	08003925 	.word	0x08003925
 8003920:	080039bb 	.word	0x080039bb
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003928:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800392c:	2b00      	cmp	r3, #0
 800392e:	d046      	beq.n	80039be <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003930:	2301      	movs	r3, #1
 8003932:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003934:	e043      	b.n	80039be <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800393a:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800393e:	d140      	bne.n	80039c2 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003940:	2301      	movs	r3, #1
 8003942:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003944:	e03d      	b.n	80039c2 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	699b      	ldr	r3, [r3, #24]
 800394a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800394e:	d121      	bne.n	8003994 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003950:	68bb      	ldr	r3, [r7, #8]
 8003952:	2b03      	cmp	r3, #3
 8003954:	d837      	bhi.n	80039c6 <DMA_CheckFifoParam+0xda>
 8003956:	a201      	add	r2, pc, #4	@ (adr r2, 800395c <DMA_CheckFifoParam+0x70>)
 8003958:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800395c:	0800396d 	.word	0x0800396d
 8003960:	08003973 	.word	0x08003973
 8003964:	0800396d 	.word	0x0800396d
 8003968:	08003985 	.word	0x08003985
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800396c:	2301      	movs	r3, #1
 800396e:	73fb      	strb	r3, [r7, #15]
      break;
 8003970:	e030      	b.n	80039d4 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003976:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800397a:	2b00      	cmp	r3, #0
 800397c:	d025      	beq.n	80039ca <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800397e:	2301      	movs	r3, #1
 8003980:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003982:	e022      	b.n	80039ca <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003988:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800398c:	d11f      	bne.n	80039ce <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800398e:	2301      	movs	r3, #1
 8003990:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003992:	e01c      	b.n	80039ce <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003994:	68bb      	ldr	r3, [r7, #8]
 8003996:	2b02      	cmp	r3, #2
 8003998:	d903      	bls.n	80039a2 <DMA_CheckFifoParam+0xb6>
 800399a:	68bb      	ldr	r3, [r7, #8]
 800399c:	2b03      	cmp	r3, #3
 800399e:	d003      	beq.n	80039a8 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80039a0:	e018      	b.n	80039d4 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80039a2:	2301      	movs	r3, #1
 80039a4:	73fb      	strb	r3, [r7, #15]
      break;
 80039a6:	e015      	b.n	80039d4 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039ac:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d00e      	beq.n	80039d2 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80039b4:	2301      	movs	r3, #1
 80039b6:	73fb      	strb	r3, [r7, #15]
      break;
 80039b8:	e00b      	b.n	80039d2 <DMA_CheckFifoParam+0xe6>
      break;
 80039ba:	bf00      	nop
 80039bc:	e00a      	b.n	80039d4 <DMA_CheckFifoParam+0xe8>
      break;
 80039be:	bf00      	nop
 80039c0:	e008      	b.n	80039d4 <DMA_CheckFifoParam+0xe8>
      break;
 80039c2:	bf00      	nop
 80039c4:	e006      	b.n	80039d4 <DMA_CheckFifoParam+0xe8>
      break;
 80039c6:	bf00      	nop
 80039c8:	e004      	b.n	80039d4 <DMA_CheckFifoParam+0xe8>
      break;
 80039ca:	bf00      	nop
 80039cc:	e002      	b.n	80039d4 <DMA_CheckFifoParam+0xe8>
      break;   
 80039ce:	bf00      	nop
 80039d0:	e000      	b.n	80039d4 <DMA_CheckFifoParam+0xe8>
      break;
 80039d2:	bf00      	nop
    }
  } 
  
  return status; 
 80039d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80039d6:	4618      	mov	r0, r3
 80039d8:	3714      	adds	r7, #20
 80039da:	46bd      	mov	sp, r7
 80039dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039e0:	4770      	bx	lr
 80039e2:	bf00      	nop

080039e4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80039e4:	b480      	push	{r7}
 80039e6:	b089      	sub	sp, #36	@ 0x24
 80039e8:	af00      	add	r7, sp, #0
 80039ea:	6078      	str	r0, [r7, #4]
 80039ec:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80039ee:	2300      	movs	r3, #0
 80039f0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80039f2:	2300      	movs	r3, #0
 80039f4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80039f6:	2300      	movs	r3, #0
 80039f8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80039fa:	2300      	movs	r3, #0
 80039fc:	61fb      	str	r3, [r7, #28]
 80039fe:	e159      	b.n	8003cb4 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003a00:	2201      	movs	r2, #1
 8003a02:	69fb      	ldr	r3, [r7, #28]
 8003a04:	fa02 f303 	lsl.w	r3, r2, r3
 8003a08:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003a0a:	683b      	ldr	r3, [r7, #0]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	697a      	ldr	r2, [r7, #20]
 8003a10:	4013      	ands	r3, r2
 8003a12:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003a14:	693a      	ldr	r2, [r7, #16]
 8003a16:	697b      	ldr	r3, [r7, #20]
 8003a18:	429a      	cmp	r2, r3
 8003a1a:	f040 8148 	bne.w	8003cae <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003a1e:	683b      	ldr	r3, [r7, #0]
 8003a20:	685b      	ldr	r3, [r3, #4]
 8003a22:	f003 0303 	and.w	r3, r3, #3
 8003a26:	2b01      	cmp	r3, #1
 8003a28:	d005      	beq.n	8003a36 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003a2a:	683b      	ldr	r3, [r7, #0]
 8003a2c:	685b      	ldr	r3, [r3, #4]
 8003a2e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003a32:	2b02      	cmp	r3, #2
 8003a34:	d130      	bne.n	8003a98 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	689b      	ldr	r3, [r3, #8]
 8003a3a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003a3c:	69fb      	ldr	r3, [r7, #28]
 8003a3e:	005b      	lsls	r3, r3, #1
 8003a40:	2203      	movs	r2, #3
 8003a42:	fa02 f303 	lsl.w	r3, r2, r3
 8003a46:	43db      	mvns	r3, r3
 8003a48:	69ba      	ldr	r2, [r7, #24]
 8003a4a:	4013      	ands	r3, r2
 8003a4c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003a4e:	683b      	ldr	r3, [r7, #0]
 8003a50:	68da      	ldr	r2, [r3, #12]
 8003a52:	69fb      	ldr	r3, [r7, #28]
 8003a54:	005b      	lsls	r3, r3, #1
 8003a56:	fa02 f303 	lsl.w	r3, r2, r3
 8003a5a:	69ba      	ldr	r2, [r7, #24]
 8003a5c:	4313      	orrs	r3, r2
 8003a5e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	69ba      	ldr	r2, [r7, #24]
 8003a64:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	685b      	ldr	r3, [r3, #4]
 8003a6a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003a6c:	2201      	movs	r2, #1
 8003a6e:	69fb      	ldr	r3, [r7, #28]
 8003a70:	fa02 f303 	lsl.w	r3, r2, r3
 8003a74:	43db      	mvns	r3, r3
 8003a76:	69ba      	ldr	r2, [r7, #24]
 8003a78:	4013      	ands	r3, r2
 8003a7a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003a7c:	683b      	ldr	r3, [r7, #0]
 8003a7e:	685b      	ldr	r3, [r3, #4]
 8003a80:	091b      	lsrs	r3, r3, #4
 8003a82:	f003 0201 	and.w	r2, r3, #1
 8003a86:	69fb      	ldr	r3, [r7, #28]
 8003a88:	fa02 f303 	lsl.w	r3, r2, r3
 8003a8c:	69ba      	ldr	r2, [r7, #24]
 8003a8e:	4313      	orrs	r3, r2
 8003a90:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	69ba      	ldr	r2, [r7, #24]
 8003a96:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003a98:	683b      	ldr	r3, [r7, #0]
 8003a9a:	685b      	ldr	r3, [r3, #4]
 8003a9c:	f003 0303 	and.w	r3, r3, #3
 8003aa0:	2b03      	cmp	r3, #3
 8003aa2:	d017      	beq.n	8003ad4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	68db      	ldr	r3, [r3, #12]
 8003aa8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003aaa:	69fb      	ldr	r3, [r7, #28]
 8003aac:	005b      	lsls	r3, r3, #1
 8003aae:	2203      	movs	r2, #3
 8003ab0:	fa02 f303 	lsl.w	r3, r2, r3
 8003ab4:	43db      	mvns	r3, r3
 8003ab6:	69ba      	ldr	r2, [r7, #24]
 8003ab8:	4013      	ands	r3, r2
 8003aba:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003abc:	683b      	ldr	r3, [r7, #0]
 8003abe:	689a      	ldr	r2, [r3, #8]
 8003ac0:	69fb      	ldr	r3, [r7, #28]
 8003ac2:	005b      	lsls	r3, r3, #1
 8003ac4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ac8:	69ba      	ldr	r2, [r7, #24]
 8003aca:	4313      	orrs	r3, r2
 8003acc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	69ba      	ldr	r2, [r7, #24]
 8003ad2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003ad4:	683b      	ldr	r3, [r7, #0]
 8003ad6:	685b      	ldr	r3, [r3, #4]
 8003ad8:	f003 0303 	and.w	r3, r3, #3
 8003adc:	2b02      	cmp	r3, #2
 8003ade:	d123      	bne.n	8003b28 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003ae0:	69fb      	ldr	r3, [r7, #28]
 8003ae2:	08da      	lsrs	r2, r3, #3
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	3208      	adds	r2, #8
 8003ae8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003aec:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003aee:	69fb      	ldr	r3, [r7, #28]
 8003af0:	f003 0307 	and.w	r3, r3, #7
 8003af4:	009b      	lsls	r3, r3, #2
 8003af6:	220f      	movs	r2, #15
 8003af8:	fa02 f303 	lsl.w	r3, r2, r3
 8003afc:	43db      	mvns	r3, r3
 8003afe:	69ba      	ldr	r2, [r7, #24]
 8003b00:	4013      	ands	r3, r2
 8003b02:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003b04:	683b      	ldr	r3, [r7, #0]
 8003b06:	691a      	ldr	r2, [r3, #16]
 8003b08:	69fb      	ldr	r3, [r7, #28]
 8003b0a:	f003 0307 	and.w	r3, r3, #7
 8003b0e:	009b      	lsls	r3, r3, #2
 8003b10:	fa02 f303 	lsl.w	r3, r2, r3
 8003b14:	69ba      	ldr	r2, [r7, #24]
 8003b16:	4313      	orrs	r3, r2
 8003b18:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003b1a:	69fb      	ldr	r3, [r7, #28]
 8003b1c:	08da      	lsrs	r2, r3, #3
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	3208      	adds	r2, #8
 8003b22:	69b9      	ldr	r1, [r7, #24]
 8003b24:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003b2e:	69fb      	ldr	r3, [r7, #28]
 8003b30:	005b      	lsls	r3, r3, #1
 8003b32:	2203      	movs	r2, #3
 8003b34:	fa02 f303 	lsl.w	r3, r2, r3
 8003b38:	43db      	mvns	r3, r3
 8003b3a:	69ba      	ldr	r2, [r7, #24]
 8003b3c:	4013      	ands	r3, r2
 8003b3e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003b40:	683b      	ldr	r3, [r7, #0]
 8003b42:	685b      	ldr	r3, [r3, #4]
 8003b44:	f003 0203 	and.w	r2, r3, #3
 8003b48:	69fb      	ldr	r3, [r7, #28]
 8003b4a:	005b      	lsls	r3, r3, #1
 8003b4c:	fa02 f303 	lsl.w	r3, r2, r3
 8003b50:	69ba      	ldr	r2, [r7, #24]
 8003b52:	4313      	orrs	r3, r2
 8003b54:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	69ba      	ldr	r2, [r7, #24]
 8003b5a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003b5c:	683b      	ldr	r3, [r7, #0]
 8003b5e:	685b      	ldr	r3, [r3, #4]
 8003b60:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	f000 80a2 	beq.w	8003cae <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003b6a:	2300      	movs	r3, #0
 8003b6c:	60fb      	str	r3, [r7, #12]
 8003b6e:	4b57      	ldr	r3, [pc, #348]	@ (8003ccc <HAL_GPIO_Init+0x2e8>)
 8003b70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b72:	4a56      	ldr	r2, [pc, #344]	@ (8003ccc <HAL_GPIO_Init+0x2e8>)
 8003b74:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003b78:	6453      	str	r3, [r2, #68]	@ 0x44
 8003b7a:	4b54      	ldr	r3, [pc, #336]	@ (8003ccc <HAL_GPIO_Init+0x2e8>)
 8003b7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b7e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003b82:	60fb      	str	r3, [r7, #12]
 8003b84:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003b86:	4a52      	ldr	r2, [pc, #328]	@ (8003cd0 <HAL_GPIO_Init+0x2ec>)
 8003b88:	69fb      	ldr	r3, [r7, #28]
 8003b8a:	089b      	lsrs	r3, r3, #2
 8003b8c:	3302      	adds	r3, #2
 8003b8e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003b92:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003b94:	69fb      	ldr	r3, [r7, #28]
 8003b96:	f003 0303 	and.w	r3, r3, #3
 8003b9a:	009b      	lsls	r3, r3, #2
 8003b9c:	220f      	movs	r2, #15
 8003b9e:	fa02 f303 	lsl.w	r3, r2, r3
 8003ba2:	43db      	mvns	r3, r3
 8003ba4:	69ba      	ldr	r2, [r7, #24]
 8003ba6:	4013      	ands	r3, r2
 8003ba8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	4a49      	ldr	r2, [pc, #292]	@ (8003cd4 <HAL_GPIO_Init+0x2f0>)
 8003bae:	4293      	cmp	r3, r2
 8003bb0:	d019      	beq.n	8003be6 <HAL_GPIO_Init+0x202>
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	4a48      	ldr	r2, [pc, #288]	@ (8003cd8 <HAL_GPIO_Init+0x2f4>)
 8003bb6:	4293      	cmp	r3, r2
 8003bb8:	d013      	beq.n	8003be2 <HAL_GPIO_Init+0x1fe>
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	4a47      	ldr	r2, [pc, #284]	@ (8003cdc <HAL_GPIO_Init+0x2f8>)
 8003bbe:	4293      	cmp	r3, r2
 8003bc0:	d00d      	beq.n	8003bde <HAL_GPIO_Init+0x1fa>
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	4a46      	ldr	r2, [pc, #280]	@ (8003ce0 <HAL_GPIO_Init+0x2fc>)
 8003bc6:	4293      	cmp	r3, r2
 8003bc8:	d007      	beq.n	8003bda <HAL_GPIO_Init+0x1f6>
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	4a45      	ldr	r2, [pc, #276]	@ (8003ce4 <HAL_GPIO_Init+0x300>)
 8003bce:	4293      	cmp	r3, r2
 8003bd0:	d101      	bne.n	8003bd6 <HAL_GPIO_Init+0x1f2>
 8003bd2:	2304      	movs	r3, #4
 8003bd4:	e008      	b.n	8003be8 <HAL_GPIO_Init+0x204>
 8003bd6:	2307      	movs	r3, #7
 8003bd8:	e006      	b.n	8003be8 <HAL_GPIO_Init+0x204>
 8003bda:	2303      	movs	r3, #3
 8003bdc:	e004      	b.n	8003be8 <HAL_GPIO_Init+0x204>
 8003bde:	2302      	movs	r3, #2
 8003be0:	e002      	b.n	8003be8 <HAL_GPIO_Init+0x204>
 8003be2:	2301      	movs	r3, #1
 8003be4:	e000      	b.n	8003be8 <HAL_GPIO_Init+0x204>
 8003be6:	2300      	movs	r3, #0
 8003be8:	69fa      	ldr	r2, [r7, #28]
 8003bea:	f002 0203 	and.w	r2, r2, #3
 8003bee:	0092      	lsls	r2, r2, #2
 8003bf0:	4093      	lsls	r3, r2
 8003bf2:	69ba      	ldr	r2, [r7, #24]
 8003bf4:	4313      	orrs	r3, r2
 8003bf6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003bf8:	4935      	ldr	r1, [pc, #212]	@ (8003cd0 <HAL_GPIO_Init+0x2ec>)
 8003bfa:	69fb      	ldr	r3, [r7, #28]
 8003bfc:	089b      	lsrs	r3, r3, #2
 8003bfe:	3302      	adds	r3, #2
 8003c00:	69ba      	ldr	r2, [r7, #24]
 8003c02:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003c06:	4b38      	ldr	r3, [pc, #224]	@ (8003ce8 <HAL_GPIO_Init+0x304>)
 8003c08:	689b      	ldr	r3, [r3, #8]
 8003c0a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003c0c:	693b      	ldr	r3, [r7, #16]
 8003c0e:	43db      	mvns	r3, r3
 8003c10:	69ba      	ldr	r2, [r7, #24]
 8003c12:	4013      	ands	r3, r2
 8003c14:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003c16:	683b      	ldr	r3, [r7, #0]
 8003c18:	685b      	ldr	r3, [r3, #4]
 8003c1a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d003      	beq.n	8003c2a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8003c22:	69ba      	ldr	r2, [r7, #24]
 8003c24:	693b      	ldr	r3, [r7, #16]
 8003c26:	4313      	orrs	r3, r2
 8003c28:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003c2a:	4a2f      	ldr	r2, [pc, #188]	@ (8003ce8 <HAL_GPIO_Init+0x304>)
 8003c2c:	69bb      	ldr	r3, [r7, #24]
 8003c2e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003c30:	4b2d      	ldr	r3, [pc, #180]	@ (8003ce8 <HAL_GPIO_Init+0x304>)
 8003c32:	68db      	ldr	r3, [r3, #12]
 8003c34:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003c36:	693b      	ldr	r3, [r7, #16]
 8003c38:	43db      	mvns	r3, r3
 8003c3a:	69ba      	ldr	r2, [r7, #24]
 8003c3c:	4013      	ands	r3, r2
 8003c3e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003c40:	683b      	ldr	r3, [r7, #0]
 8003c42:	685b      	ldr	r3, [r3, #4]
 8003c44:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d003      	beq.n	8003c54 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003c4c:	69ba      	ldr	r2, [r7, #24]
 8003c4e:	693b      	ldr	r3, [r7, #16]
 8003c50:	4313      	orrs	r3, r2
 8003c52:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003c54:	4a24      	ldr	r2, [pc, #144]	@ (8003ce8 <HAL_GPIO_Init+0x304>)
 8003c56:	69bb      	ldr	r3, [r7, #24]
 8003c58:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003c5a:	4b23      	ldr	r3, [pc, #140]	@ (8003ce8 <HAL_GPIO_Init+0x304>)
 8003c5c:	685b      	ldr	r3, [r3, #4]
 8003c5e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003c60:	693b      	ldr	r3, [r7, #16]
 8003c62:	43db      	mvns	r3, r3
 8003c64:	69ba      	ldr	r2, [r7, #24]
 8003c66:	4013      	ands	r3, r2
 8003c68:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003c6a:	683b      	ldr	r3, [r7, #0]
 8003c6c:	685b      	ldr	r3, [r3, #4]
 8003c6e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d003      	beq.n	8003c7e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003c76:	69ba      	ldr	r2, [r7, #24]
 8003c78:	693b      	ldr	r3, [r7, #16]
 8003c7a:	4313      	orrs	r3, r2
 8003c7c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003c7e:	4a1a      	ldr	r2, [pc, #104]	@ (8003ce8 <HAL_GPIO_Init+0x304>)
 8003c80:	69bb      	ldr	r3, [r7, #24]
 8003c82:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003c84:	4b18      	ldr	r3, [pc, #96]	@ (8003ce8 <HAL_GPIO_Init+0x304>)
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003c8a:	693b      	ldr	r3, [r7, #16]
 8003c8c:	43db      	mvns	r3, r3
 8003c8e:	69ba      	ldr	r2, [r7, #24]
 8003c90:	4013      	ands	r3, r2
 8003c92:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003c94:	683b      	ldr	r3, [r7, #0]
 8003c96:	685b      	ldr	r3, [r3, #4]
 8003c98:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d003      	beq.n	8003ca8 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003ca0:	69ba      	ldr	r2, [r7, #24]
 8003ca2:	693b      	ldr	r3, [r7, #16]
 8003ca4:	4313      	orrs	r3, r2
 8003ca6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003ca8:	4a0f      	ldr	r2, [pc, #60]	@ (8003ce8 <HAL_GPIO_Init+0x304>)
 8003caa:	69bb      	ldr	r3, [r7, #24]
 8003cac:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003cae:	69fb      	ldr	r3, [r7, #28]
 8003cb0:	3301      	adds	r3, #1
 8003cb2:	61fb      	str	r3, [r7, #28]
 8003cb4:	69fb      	ldr	r3, [r7, #28]
 8003cb6:	2b0f      	cmp	r3, #15
 8003cb8:	f67f aea2 	bls.w	8003a00 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003cbc:	bf00      	nop
 8003cbe:	bf00      	nop
 8003cc0:	3724      	adds	r7, #36	@ 0x24
 8003cc2:	46bd      	mov	sp, r7
 8003cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cc8:	4770      	bx	lr
 8003cca:	bf00      	nop
 8003ccc:	40023800 	.word	0x40023800
 8003cd0:	40013800 	.word	0x40013800
 8003cd4:	40020000 	.word	0x40020000
 8003cd8:	40020400 	.word	0x40020400
 8003cdc:	40020800 	.word	0x40020800
 8003ce0:	40020c00 	.word	0x40020c00
 8003ce4:	40021000 	.word	0x40021000
 8003ce8:	40013c00 	.word	0x40013c00

08003cec <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003cec:	b480      	push	{r7}
 8003cee:	b083      	sub	sp, #12
 8003cf0:	af00      	add	r7, sp, #0
 8003cf2:	6078      	str	r0, [r7, #4]
 8003cf4:	460b      	mov	r3, r1
 8003cf6:	807b      	strh	r3, [r7, #2]
 8003cf8:	4613      	mov	r3, r2
 8003cfa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003cfc:	787b      	ldrb	r3, [r7, #1]
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d003      	beq.n	8003d0a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003d02:	887a      	ldrh	r2, [r7, #2]
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003d08:	e003      	b.n	8003d12 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003d0a:	887b      	ldrh	r3, [r7, #2]
 8003d0c:	041a      	lsls	r2, r3, #16
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	619a      	str	r2, [r3, #24]
}
 8003d12:	bf00      	nop
 8003d14:	370c      	adds	r7, #12
 8003d16:	46bd      	mov	sp, r7
 8003d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d1c:	4770      	bx	lr
	...

08003d20 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003d20:	b480      	push	{r7}
 8003d22:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003d24:	4b03      	ldr	r3, [pc, #12]	@ (8003d34 <HAL_RCC_GetHCLKFreq+0x14>)
 8003d26:	681b      	ldr	r3, [r3, #0]
}
 8003d28:	4618      	mov	r0, r3
 8003d2a:	46bd      	mov	sp, r7
 8003d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d30:	4770      	bx	lr
 8003d32:	bf00      	nop
 8003d34:	20000034 	.word	0x20000034

08003d38 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003d38:	b580      	push	{r7, lr}
 8003d3a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003d3c:	f7ff fff0 	bl	8003d20 <HAL_RCC_GetHCLKFreq>
 8003d40:	4602      	mov	r2, r0
 8003d42:	4b05      	ldr	r3, [pc, #20]	@ (8003d58 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003d44:	689b      	ldr	r3, [r3, #8]
 8003d46:	0a9b      	lsrs	r3, r3, #10
 8003d48:	f003 0307 	and.w	r3, r3, #7
 8003d4c:	4903      	ldr	r1, [pc, #12]	@ (8003d5c <HAL_RCC_GetPCLK1Freq+0x24>)
 8003d4e:	5ccb      	ldrb	r3, [r1, r3]
 8003d50:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003d54:	4618      	mov	r0, r3
 8003d56:	bd80      	pop	{r7, pc}
 8003d58:	40023800 	.word	0x40023800
 8003d5c:	08006d68 	.word	0x08006d68

08003d60 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003d60:	b580      	push	{r7, lr}
 8003d62:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003d64:	f7ff ffdc 	bl	8003d20 <HAL_RCC_GetHCLKFreq>
 8003d68:	4602      	mov	r2, r0
 8003d6a:	4b05      	ldr	r3, [pc, #20]	@ (8003d80 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003d6c:	689b      	ldr	r3, [r3, #8]
 8003d6e:	0b5b      	lsrs	r3, r3, #13
 8003d70:	f003 0307 	and.w	r3, r3, #7
 8003d74:	4903      	ldr	r1, [pc, #12]	@ (8003d84 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003d76:	5ccb      	ldrb	r3, [r1, r3]
 8003d78:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003d7c:	4618      	mov	r0, r3
 8003d7e:	bd80      	pop	{r7, pc}
 8003d80:	40023800 	.word	0x40023800
 8003d84:	08006d68 	.word	0x08006d68

08003d88 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003d88:	b580      	push	{r7, lr}
 8003d8a:	b082      	sub	sp, #8
 8003d8c:	af00      	add	r7, sp, #0
 8003d8e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d101      	bne.n	8003d9a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003d96:	2301      	movs	r3, #1
 8003d98:	e042      	b.n	8003e20 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003da0:	b2db      	uxtb	r3, r3
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d106      	bne.n	8003db4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	2200      	movs	r2, #0
 8003daa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003dae:	6878      	ldr	r0, [r7, #4]
 8003db0:	f7fe fd52 	bl	8002858 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	2224      	movs	r2, #36	@ 0x24
 8003db8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	68da      	ldr	r2, [r3, #12]
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003dca:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003dcc:	6878      	ldr	r0, [r7, #4]
 8003dce:	f000 ffcf 	bl	8004d70 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	691a      	ldr	r2, [r3, #16]
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003de0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	695a      	ldr	r2, [r3, #20]
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003df0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	68da      	ldr	r2, [r3, #12]
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003e00:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	2200      	movs	r2, #0
 8003e06:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	2220      	movs	r2, #32
 8003e0c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	2220      	movs	r2, #32
 8003e14:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	2200      	movs	r2, #0
 8003e1c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003e1e:	2300      	movs	r3, #0
}
 8003e20:	4618      	mov	r0, r3
 8003e22:	3708      	adds	r7, #8
 8003e24:	46bd      	mov	sp, r7
 8003e26:	bd80      	pop	{r7, pc}

08003e28 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003e28:	b580      	push	{r7, lr}
 8003e2a:	b08a      	sub	sp, #40	@ 0x28
 8003e2c:	af02      	add	r7, sp, #8
 8003e2e:	60f8      	str	r0, [r7, #12]
 8003e30:	60b9      	str	r1, [r7, #8]
 8003e32:	603b      	str	r3, [r7, #0]
 8003e34:	4613      	mov	r3, r2
 8003e36:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003e38:	2300      	movs	r3, #0
 8003e3a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003e42:	b2db      	uxtb	r3, r3
 8003e44:	2b20      	cmp	r3, #32
 8003e46:	d175      	bne.n	8003f34 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003e48:	68bb      	ldr	r3, [r7, #8]
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d002      	beq.n	8003e54 <HAL_UART_Transmit+0x2c>
 8003e4e:	88fb      	ldrh	r3, [r7, #6]
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d101      	bne.n	8003e58 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003e54:	2301      	movs	r3, #1
 8003e56:	e06e      	b.n	8003f36 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	2200      	movs	r2, #0
 8003e5c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	2221      	movs	r2, #33	@ 0x21
 8003e62:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003e66:	f7ff f879 	bl	8002f5c <HAL_GetTick>
 8003e6a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	88fa      	ldrh	r2, [r7, #6]
 8003e70:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	88fa      	ldrh	r2, [r7, #6]
 8003e76:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	689b      	ldr	r3, [r3, #8]
 8003e7c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003e80:	d108      	bne.n	8003e94 <HAL_UART_Transmit+0x6c>
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	691b      	ldr	r3, [r3, #16]
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d104      	bne.n	8003e94 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003e8a:	2300      	movs	r3, #0
 8003e8c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003e8e:	68bb      	ldr	r3, [r7, #8]
 8003e90:	61bb      	str	r3, [r7, #24]
 8003e92:	e003      	b.n	8003e9c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003e94:	68bb      	ldr	r3, [r7, #8]
 8003e96:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003e98:	2300      	movs	r3, #0
 8003e9a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003e9c:	e02e      	b.n	8003efc <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003e9e:	683b      	ldr	r3, [r7, #0]
 8003ea0:	9300      	str	r3, [sp, #0]
 8003ea2:	697b      	ldr	r3, [r7, #20]
 8003ea4:	2200      	movs	r2, #0
 8003ea6:	2180      	movs	r1, #128	@ 0x80
 8003ea8:	68f8      	ldr	r0, [r7, #12]
 8003eaa:	f000 fca7 	bl	80047fc <UART_WaitOnFlagUntilTimeout>
 8003eae:	4603      	mov	r3, r0
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d005      	beq.n	8003ec0 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	2220      	movs	r2, #32
 8003eb8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8003ebc:	2303      	movs	r3, #3
 8003ebe:	e03a      	b.n	8003f36 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003ec0:	69fb      	ldr	r3, [r7, #28]
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d10b      	bne.n	8003ede <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003ec6:	69bb      	ldr	r3, [r7, #24]
 8003ec8:	881b      	ldrh	r3, [r3, #0]
 8003eca:	461a      	mov	r2, r3
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003ed4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003ed6:	69bb      	ldr	r3, [r7, #24]
 8003ed8:	3302      	adds	r3, #2
 8003eda:	61bb      	str	r3, [r7, #24]
 8003edc:	e007      	b.n	8003eee <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003ede:	69fb      	ldr	r3, [r7, #28]
 8003ee0:	781a      	ldrb	r2, [r3, #0]
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003ee8:	69fb      	ldr	r3, [r7, #28]
 8003eea:	3301      	adds	r3, #1
 8003eec:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003ef2:	b29b      	uxth	r3, r3
 8003ef4:	3b01      	subs	r3, #1
 8003ef6:	b29a      	uxth	r2, r3
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003f00:	b29b      	uxth	r3, r3
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d1cb      	bne.n	8003e9e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003f06:	683b      	ldr	r3, [r7, #0]
 8003f08:	9300      	str	r3, [sp, #0]
 8003f0a:	697b      	ldr	r3, [r7, #20]
 8003f0c:	2200      	movs	r2, #0
 8003f0e:	2140      	movs	r1, #64	@ 0x40
 8003f10:	68f8      	ldr	r0, [r7, #12]
 8003f12:	f000 fc73 	bl	80047fc <UART_WaitOnFlagUntilTimeout>
 8003f16:	4603      	mov	r3, r0
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d005      	beq.n	8003f28 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	2220      	movs	r2, #32
 8003f20:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8003f24:	2303      	movs	r3, #3
 8003f26:	e006      	b.n	8003f36 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	2220      	movs	r2, #32
 8003f2c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8003f30:	2300      	movs	r3, #0
 8003f32:	e000      	b.n	8003f36 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8003f34:	2302      	movs	r3, #2
  }
}
 8003f36:	4618      	mov	r0, r3
 8003f38:	3720      	adds	r7, #32
 8003f3a:	46bd      	mov	sp, r7
 8003f3c:	bd80      	pop	{r7, pc}

08003f3e <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003f3e:	b580      	push	{r7, lr}
 8003f40:	b084      	sub	sp, #16
 8003f42:	af00      	add	r7, sp, #0
 8003f44:	60f8      	str	r0, [r7, #12]
 8003f46:	60b9      	str	r1, [r7, #8]
 8003f48:	4613      	mov	r3, r2
 8003f4a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003f52:	b2db      	uxtb	r3, r3
 8003f54:	2b20      	cmp	r3, #32
 8003f56:	d112      	bne.n	8003f7e <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8003f58:	68bb      	ldr	r3, [r7, #8]
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d002      	beq.n	8003f64 <HAL_UART_Receive_DMA+0x26>
 8003f5e:	88fb      	ldrh	r3, [r7, #6]
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d101      	bne.n	8003f68 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8003f64:	2301      	movs	r3, #1
 8003f66:	e00b      	b.n	8003f80 <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	2200      	movs	r2, #0
 8003f6c:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8003f6e:	88fb      	ldrh	r3, [r7, #6]
 8003f70:	461a      	mov	r2, r3
 8003f72:	68b9      	ldr	r1, [r7, #8]
 8003f74:	68f8      	ldr	r0, [r7, #12]
 8003f76:	f000 fc9b 	bl	80048b0 <UART_Start_Receive_DMA>
 8003f7a:	4603      	mov	r3, r0
 8003f7c:	e000      	b.n	8003f80 <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 8003f7e:	2302      	movs	r3, #2
  }
}
 8003f80:	4618      	mov	r0, r3
 8003f82:	3710      	adds	r7, #16
 8003f84:	46bd      	mov	sp, r7
 8003f86:	bd80      	pop	{r7, pc}

08003f88 <HAL_UART_DMAStop>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 8003f88:	b580      	push	{r7, lr}
 8003f8a:	b090      	sub	sp, #64	@ 0x40
 8003f8c:	af00      	add	r7, sp, #0
 8003f8e:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8003f90:	2300      	movs	r3, #0
 8003f92:	63fb      	str	r3, [r7, #60]	@ 0x3c
     when calling HAL_DMA_Abort() API the DMA TX/RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_UART_TxCpltCallback() / HAL_UART_RxCpltCallback()
     */

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	695b      	ldr	r3, [r3, #20]
 8003f9a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003f9e:	2b80      	cmp	r3, #128	@ 0x80
 8003fa0:	bf0c      	ite	eq
 8003fa2:	2301      	moveq	r3, #1
 8003fa4:	2300      	movne	r3, #0
 8003fa6:	b2db      	uxtb	r3, r3
 8003fa8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003fb0:	b2db      	uxtb	r3, r3
 8003fb2:	2b21      	cmp	r3, #33	@ 0x21
 8003fb4:	d128      	bne.n	8004008 <HAL_UART_DMAStop+0x80>
 8003fb6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d025      	beq.n	8004008 <HAL_UART_DMAStop+0x80>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	3314      	adds	r3, #20
 8003fc2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003fc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fc6:	e853 3f00 	ldrex	r3, [r3]
 8003fca:	623b      	str	r3, [r7, #32]
   return(result);
 8003fcc:	6a3b      	ldr	r3, [r7, #32]
 8003fce:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003fd2:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	3314      	adds	r3, #20
 8003fda:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8003fdc:	633a      	str	r2, [r7, #48]	@ 0x30
 8003fde:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003fe0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003fe2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003fe4:	e841 2300 	strex	r3, r2, [r1]
 8003fe8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003fea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	d1e5      	bne.n	8003fbc <HAL_UART_DMAStop+0x34>

    /* Abort the UART DMA Tx stream */
    if (huart->hdmatx != NULL)
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	d004      	beq.n	8004002 <HAL_UART_DMAStop+0x7a>
    {
      HAL_DMA_Abort(huart->hdmatx);
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ffc:	4618      	mov	r0, r3
 8003ffe:	f7ff f9f5 	bl	80033ec <HAL_DMA_Abort>
    }
    UART_EndTxTransfer(huart);
 8004002:	6878      	ldr	r0, [r7, #4]
 8004004:	f000 fcee 	bl	80049e4 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	695b      	ldr	r3, [r3, #20]
 800400e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004012:	2b40      	cmp	r3, #64	@ 0x40
 8004014:	bf0c      	ite	eq
 8004016:	2301      	moveq	r3, #1
 8004018:	2300      	movne	r3, #0
 800401a:	b2db      	uxtb	r3, r3
 800401c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004024:	b2db      	uxtb	r3, r3
 8004026:	2b22      	cmp	r3, #34	@ 0x22
 8004028:	d128      	bne.n	800407c <HAL_UART_DMAStop+0xf4>
 800402a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800402c:	2b00      	cmp	r3, #0
 800402e:	d025      	beq.n	800407c <HAL_UART_DMAStop+0xf4>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	3314      	adds	r3, #20
 8004036:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004038:	693b      	ldr	r3, [r7, #16]
 800403a:	e853 3f00 	ldrex	r3, [r3]
 800403e:	60fb      	str	r3, [r7, #12]
   return(result);
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004046:	637b      	str	r3, [r7, #52]	@ 0x34
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	3314      	adds	r3, #20
 800404e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004050:	61fa      	str	r2, [r7, #28]
 8004052:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004054:	69b9      	ldr	r1, [r7, #24]
 8004056:	69fa      	ldr	r2, [r7, #28]
 8004058:	e841 2300 	strex	r3, r2, [r1]
 800405c:	617b      	str	r3, [r7, #20]
   return(result);
 800405e:	697b      	ldr	r3, [r7, #20]
 8004060:	2b00      	cmp	r3, #0
 8004062:	d1e5      	bne.n	8004030 <HAL_UART_DMAStop+0xa8>

    /* Abort the UART DMA Rx stream */
    if (huart->hdmarx != NULL)
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004068:	2b00      	cmp	r3, #0
 800406a:	d004      	beq.n	8004076 <HAL_UART_DMAStop+0xee>
    {
      HAL_DMA_Abort(huart->hdmarx);
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004070:	4618      	mov	r0, r3
 8004072:	f7ff f9bb 	bl	80033ec <HAL_DMA_Abort>
    }
    UART_EndRxTransfer(huart);
 8004076:	6878      	ldr	r0, [r7, #4]
 8004078:	f000 fcdc 	bl	8004a34 <UART_EndRxTransfer>
  }

  return HAL_OK;
 800407c:	2300      	movs	r3, #0
}
 800407e:	4618      	mov	r0, r3
 8004080:	3740      	adds	r7, #64	@ 0x40
 8004082:	46bd      	mov	sp, r7
 8004084:	bd80      	pop	{r7, pc}
	...

08004088 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004088:	b580      	push	{r7, lr}
 800408a:	b0ba      	sub	sp, #232	@ 0xe8
 800408c:	af00      	add	r7, sp, #0
 800408e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	68db      	ldr	r3, [r3, #12]
 80040a0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	695b      	ldr	r3, [r3, #20]
 80040aa:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80040ae:	2300      	movs	r3, #0
 80040b0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80040b4:	2300      	movs	r3, #0
 80040b6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80040ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80040be:	f003 030f 	and.w	r3, r3, #15
 80040c2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80040c6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d10f      	bne.n	80040ee <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80040ce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80040d2:	f003 0320 	and.w	r3, r3, #32
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d009      	beq.n	80040ee <HAL_UART_IRQHandler+0x66>
 80040da:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80040de:	f003 0320 	and.w	r3, r3, #32
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d003      	beq.n	80040ee <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80040e6:	6878      	ldr	r0, [r7, #4]
 80040e8:	f000 fd83 	bl	8004bf2 <UART_Receive_IT>
      return;
 80040ec:	e25b      	b.n	80045a6 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80040ee:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	f000 80de 	beq.w	80042b4 <HAL_UART_IRQHandler+0x22c>
 80040f8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80040fc:	f003 0301 	and.w	r3, r3, #1
 8004100:	2b00      	cmp	r3, #0
 8004102:	d106      	bne.n	8004112 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004104:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004108:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 800410c:	2b00      	cmp	r3, #0
 800410e:	f000 80d1 	beq.w	80042b4 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004112:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004116:	f003 0301 	and.w	r3, r3, #1
 800411a:	2b00      	cmp	r3, #0
 800411c:	d00b      	beq.n	8004136 <HAL_UART_IRQHandler+0xae>
 800411e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004122:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004126:	2b00      	cmp	r3, #0
 8004128:	d005      	beq.n	8004136 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800412e:	f043 0201 	orr.w	r2, r3, #1
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004136:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800413a:	f003 0304 	and.w	r3, r3, #4
 800413e:	2b00      	cmp	r3, #0
 8004140:	d00b      	beq.n	800415a <HAL_UART_IRQHandler+0xd2>
 8004142:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004146:	f003 0301 	and.w	r3, r3, #1
 800414a:	2b00      	cmp	r3, #0
 800414c:	d005      	beq.n	800415a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004152:	f043 0202 	orr.w	r2, r3, #2
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800415a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800415e:	f003 0302 	and.w	r3, r3, #2
 8004162:	2b00      	cmp	r3, #0
 8004164:	d00b      	beq.n	800417e <HAL_UART_IRQHandler+0xf6>
 8004166:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800416a:	f003 0301 	and.w	r3, r3, #1
 800416e:	2b00      	cmp	r3, #0
 8004170:	d005      	beq.n	800417e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004176:	f043 0204 	orr.w	r2, r3, #4
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800417e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004182:	f003 0308 	and.w	r3, r3, #8
 8004186:	2b00      	cmp	r3, #0
 8004188:	d011      	beq.n	80041ae <HAL_UART_IRQHandler+0x126>
 800418a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800418e:	f003 0320 	and.w	r3, r3, #32
 8004192:	2b00      	cmp	r3, #0
 8004194:	d105      	bne.n	80041a2 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8004196:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800419a:	f003 0301 	and.w	r3, r3, #1
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d005      	beq.n	80041ae <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80041a6:	f043 0208 	orr.w	r2, r3, #8
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	f000 81f2 	beq.w	800459c <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80041b8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80041bc:	f003 0320 	and.w	r3, r3, #32
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d008      	beq.n	80041d6 <HAL_UART_IRQHandler+0x14e>
 80041c4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80041c8:	f003 0320 	and.w	r3, r3, #32
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d002      	beq.n	80041d6 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80041d0:	6878      	ldr	r0, [r7, #4]
 80041d2:	f000 fd0e 	bl	8004bf2 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	695b      	ldr	r3, [r3, #20]
 80041dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80041e0:	2b40      	cmp	r3, #64	@ 0x40
 80041e2:	bf0c      	ite	eq
 80041e4:	2301      	moveq	r3, #1
 80041e6:	2300      	movne	r3, #0
 80041e8:	b2db      	uxtb	r3, r3
 80041ea:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80041f2:	f003 0308 	and.w	r3, r3, #8
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d103      	bne.n	8004202 <HAL_UART_IRQHandler+0x17a>
 80041fa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d04f      	beq.n	80042a2 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004202:	6878      	ldr	r0, [r7, #4]
 8004204:	f000 fc16 	bl	8004a34 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	695b      	ldr	r3, [r3, #20]
 800420e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004212:	2b40      	cmp	r3, #64	@ 0x40
 8004214:	d141      	bne.n	800429a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	3314      	adds	r3, #20
 800421c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004220:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004224:	e853 3f00 	ldrex	r3, [r3]
 8004228:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800422c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004230:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004234:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	3314      	adds	r3, #20
 800423e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8004242:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8004246:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800424a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800424e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8004252:	e841 2300 	strex	r3, r2, [r1]
 8004256:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800425a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800425e:	2b00      	cmp	r3, #0
 8004260:	d1d9      	bne.n	8004216 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004266:	2b00      	cmp	r3, #0
 8004268:	d013      	beq.n	8004292 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800426e:	4a7e      	ldr	r2, [pc, #504]	@ (8004468 <HAL_UART_IRQHandler+0x3e0>)
 8004270:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004276:	4618      	mov	r0, r3
 8004278:	f7ff f928 	bl	80034cc <HAL_DMA_Abort_IT>
 800427c:	4603      	mov	r3, r0
 800427e:	2b00      	cmp	r3, #0
 8004280:	d016      	beq.n	80042b0 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004286:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004288:	687a      	ldr	r2, [r7, #4]
 800428a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800428c:	4610      	mov	r0, r2
 800428e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004290:	e00e      	b.n	80042b0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004292:	6878      	ldr	r0, [r7, #4]
 8004294:	f000 f99e 	bl	80045d4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004298:	e00a      	b.n	80042b0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800429a:	6878      	ldr	r0, [r7, #4]
 800429c:	f000 f99a 	bl	80045d4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80042a0:	e006      	b.n	80042b0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80042a2:	6878      	ldr	r0, [r7, #4]
 80042a4:	f000 f996 	bl	80045d4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	2200      	movs	r2, #0
 80042ac:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80042ae:	e175      	b.n	800459c <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80042b0:	bf00      	nop
    return;
 80042b2:	e173      	b.n	800459c <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042b8:	2b01      	cmp	r3, #1
 80042ba:	f040 814f 	bne.w	800455c <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80042be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80042c2:	f003 0310 	and.w	r3, r3, #16
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	f000 8148 	beq.w	800455c <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80042cc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80042d0:	f003 0310 	and.w	r3, r3, #16
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	f000 8141 	beq.w	800455c <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80042da:	2300      	movs	r3, #0
 80042dc:	60bb      	str	r3, [r7, #8]
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	60bb      	str	r3, [r7, #8]
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	685b      	ldr	r3, [r3, #4]
 80042ec:	60bb      	str	r3, [r7, #8]
 80042ee:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	695b      	ldr	r3, [r3, #20]
 80042f6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80042fa:	2b40      	cmp	r3, #64	@ 0x40
 80042fc:	f040 80b6 	bne.w	800446c <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	685b      	ldr	r3, [r3, #4]
 8004308:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800430c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8004310:	2b00      	cmp	r3, #0
 8004312:	f000 8145 	beq.w	80045a0 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800431a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800431e:	429a      	cmp	r2, r3
 8004320:	f080 813e 	bcs.w	80045a0 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800432a:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004330:	69db      	ldr	r3, [r3, #28]
 8004332:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004336:	f000 8088 	beq.w	800444a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	330c      	adds	r3, #12
 8004340:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004344:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004348:	e853 3f00 	ldrex	r3, [r3]
 800434c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8004350:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004354:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004358:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	330c      	adds	r3, #12
 8004362:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8004366:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800436a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800436e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8004372:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8004376:	e841 2300 	strex	r3, r2, [r1]
 800437a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800437e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004382:	2b00      	cmp	r3, #0
 8004384:	d1d9      	bne.n	800433a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	3314      	adds	r3, #20
 800438c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800438e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004390:	e853 3f00 	ldrex	r3, [r3]
 8004394:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8004396:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004398:	f023 0301 	bic.w	r3, r3, #1
 800439c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	3314      	adds	r3, #20
 80043a6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80043aa:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80043ae:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043b0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80043b2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80043b6:	e841 2300 	strex	r3, r2, [r1]
 80043ba:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80043bc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d1e1      	bne.n	8004386 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	3314      	adds	r3, #20
 80043c8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043ca:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80043cc:	e853 3f00 	ldrex	r3, [r3]
 80043d0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80043d2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80043d4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80043d8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	3314      	adds	r3, #20
 80043e2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80043e6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80043e8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043ea:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80043ec:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80043ee:	e841 2300 	strex	r3, r2, [r1]
 80043f2:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80043f4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d1e3      	bne.n	80043c2 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	2220      	movs	r2, #32
 80043fe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	2200      	movs	r2, #0
 8004406:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	330c      	adds	r3, #12
 800440e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004410:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004412:	e853 3f00 	ldrex	r3, [r3]
 8004416:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004418:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800441a:	f023 0310 	bic.w	r3, r3, #16
 800441e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	330c      	adds	r3, #12
 8004428:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800442c:	65ba      	str	r2, [r7, #88]	@ 0x58
 800442e:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004430:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004432:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004434:	e841 2300 	strex	r3, r2, [r1]
 8004438:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800443a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800443c:	2b00      	cmp	r3, #0
 800443e:	d1e3      	bne.n	8004408 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004444:	4618      	mov	r0, r3
 8004446:	f7fe ffd1 	bl	80033ec <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	2202      	movs	r2, #2
 800444e:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004458:	b29b      	uxth	r3, r3
 800445a:	1ad3      	subs	r3, r2, r3
 800445c:	b29b      	uxth	r3, r3
 800445e:	4619      	mov	r1, r3
 8004460:	6878      	ldr	r0, [r7, #4]
 8004462:	f000 f8c1 	bl	80045e8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004466:	e09b      	b.n	80045a0 <HAL_UART_IRQHandler+0x518>
 8004468:	08004afb 	.word	0x08004afb
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004474:	b29b      	uxth	r3, r3
 8004476:	1ad3      	subs	r3, r2, r3
 8004478:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004480:	b29b      	uxth	r3, r3
 8004482:	2b00      	cmp	r3, #0
 8004484:	f000 808e 	beq.w	80045a4 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8004488:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800448c:	2b00      	cmp	r3, #0
 800448e:	f000 8089 	beq.w	80045a4 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	330c      	adds	r3, #12
 8004498:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800449a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800449c:	e853 3f00 	ldrex	r3, [r3]
 80044a0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80044a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80044a4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80044a8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	330c      	adds	r3, #12
 80044b2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80044b6:	647a      	str	r2, [r7, #68]	@ 0x44
 80044b8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044ba:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80044bc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80044be:	e841 2300 	strex	r3, r2, [r1]
 80044c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80044c4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d1e3      	bne.n	8004492 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	3314      	adds	r3, #20
 80044d0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044d4:	e853 3f00 	ldrex	r3, [r3]
 80044d8:	623b      	str	r3, [r7, #32]
   return(result);
 80044da:	6a3b      	ldr	r3, [r7, #32]
 80044dc:	f023 0301 	bic.w	r3, r3, #1
 80044e0:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	3314      	adds	r3, #20
 80044ea:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80044ee:	633a      	str	r2, [r7, #48]	@ 0x30
 80044f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044f2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80044f4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80044f6:	e841 2300 	strex	r3, r2, [r1]
 80044fa:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80044fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d1e3      	bne.n	80044ca <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	2220      	movs	r2, #32
 8004506:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	2200      	movs	r2, #0
 800450e:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	330c      	adds	r3, #12
 8004516:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004518:	693b      	ldr	r3, [r7, #16]
 800451a:	e853 3f00 	ldrex	r3, [r3]
 800451e:	60fb      	str	r3, [r7, #12]
   return(result);
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	f023 0310 	bic.w	r3, r3, #16
 8004526:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	330c      	adds	r3, #12
 8004530:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8004534:	61fa      	str	r2, [r7, #28]
 8004536:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004538:	69b9      	ldr	r1, [r7, #24]
 800453a:	69fa      	ldr	r2, [r7, #28]
 800453c:	e841 2300 	strex	r3, r2, [r1]
 8004540:	617b      	str	r3, [r7, #20]
   return(result);
 8004542:	697b      	ldr	r3, [r7, #20]
 8004544:	2b00      	cmp	r3, #0
 8004546:	d1e3      	bne.n	8004510 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	2202      	movs	r2, #2
 800454c:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800454e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004552:	4619      	mov	r1, r3
 8004554:	6878      	ldr	r0, [r7, #4]
 8004556:	f000 f847 	bl	80045e8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800455a:	e023      	b.n	80045a4 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800455c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004560:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004564:	2b00      	cmp	r3, #0
 8004566:	d009      	beq.n	800457c <HAL_UART_IRQHandler+0x4f4>
 8004568:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800456c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004570:	2b00      	cmp	r3, #0
 8004572:	d003      	beq.n	800457c <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8004574:	6878      	ldr	r0, [r7, #4]
 8004576:	f000 fad4 	bl	8004b22 <UART_Transmit_IT>
    return;
 800457a:	e014      	b.n	80045a6 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800457c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004580:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004584:	2b00      	cmp	r3, #0
 8004586:	d00e      	beq.n	80045a6 <HAL_UART_IRQHandler+0x51e>
 8004588:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800458c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004590:	2b00      	cmp	r3, #0
 8004592:	d008      	beq.n	80045a6 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8004594:	6878      	ldr	r0, [r7, #4]
 8004596:	f000 fb14 	bl	8004bc2 <UART_EndTransmit_IT>
    return;
 800459a:	e004      	b.n	80045a6 <HAL_UART_IRQHandler+0x51e>
    return;
 800459c:	bf00      	nop
 800459e:	e002      	b.n	80045a6 <HAL_UART_IRQHandler+0x51e>
      return;
 80045a0:	bf00      	nop
 80045a2:	e000      	b.n	80045a6 <HAL_UART_IRQHandler+0x51e>
      return;
 80045a4:	bf00      	nop
  }
}
 80045a6:	37e8      	adds	r7, #232	@ 0xe8
 80045a8:	46bd      	mov	sp, r7
 80045aa:	bd80      	pop	{r7, pc}

080045ac <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80045ac:	b480      	push	{r7}
 80045ae:	b083      	sub	sp, #12
 80045b0:	af00      	add	r7, sp, #0
 80045b2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80045b4:	bf00      	nop
 80045b6:	370c      	adds	r7, #12
 80045b8:	46bd      	mov	sp, r7
 80045ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045be:	4770      	bx	lr

080045c0 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80045c0:	b480      	push	{r7}
 80045c2:	b083      	sub	sp, #12
 80045c4:	af00      	add	r7, sp, #0
 80045c6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 80045c8:	bf00      	nop
 80045ca:	370c      	adds	r7, #12
 80045cc:	46bd      	mov	sp, r7
 80045ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045d2:	4770      	bx	lr

080045d4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80045d4:	b480      	push	{r7}
 80045d6:	b083      	sub	sp, #12
 80045d8:	af00      	add	r7, sp, #0
 80045da:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80045dc:	bf00      	nop
 80045de:	370c      	adds	r7, #12
 80045e0:	46bd      	mov	sp, r7
 80045e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045e6:	4770      	bx	lr

080045e8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80045e8:	b480      	push	{r7}
 80045ea:	b083      	sub	sp, #12
 80045ec:	af00      	add	r7, sp, #0
 80045ee:	6078      	str	r0, [r7, #4]
 80045f0:	460b      	mov	r3, r1
 80045f2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80045f4:	bf00      	nop
 80045f6:	370c      	adds	r7, #12
 80045f8:	46bd      	mov	sp, r7
 80045fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045fe:	4770      	bx	lr

08004600 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004600:	b580      	push	{r7, lr}
 8004602:	b09c      	sub	sp, #112	@ 0x70
 8004604:	af00      	add	r7, sp, #0
 8004606:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800460c:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004618:	2b00      	cmp	r3, #0
 800461a:	d172      	bne.n	8004702 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 800461c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800461e:	2200      	movs	r2, #0
 8004620:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004622:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	330c      	adds	r3, #12
 8004628:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800462a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800462c:	e853 3f00 	ldrex	r3, [r3]
 8004630:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004632:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004634:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004638:	66bb      	str	r3, [r7, #104]	@ 0x68
 800463a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	330c      	adds	r3, #12
 8004640:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8004642:	65ba      	str	r2, [r7, #88]	@ 0x58
 8004644:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004646:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004648:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800464a:	e841 2300 	strex	r3, r2, [r1]
 800464e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004650:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004652:	2b00      	cmp	r3, #0
 8004654:	d1e5      	bne.n	8004622 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004656:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	3314      	adds	r3, #20
 800465c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800465e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004660:	e853 3f00 	ldrex	r3, [r3]
 8004664:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004666:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004668:	f023 0301 	bic.w	r3, r3, #1
 800466c:	667b      	str	r3, [r7, #100]	@ 0x64
 800466e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	3314      	adds	r3, #20
 8004674:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8004676:	647a      	str	r2, [r7, #68]	@ 0x44
 8004678:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800467a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800467c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800467e:	e841 2300 	strex	r3, r2, [r1]
 8004682:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004684:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004686:	2b00      	cmp	r3, #0
 8004688:	d1e5      	bne.n	8004656 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800468a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	3314      	adds	r3, #20
 8004690:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004692:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004694:	e853 3f00 	ldrex	r3, [r3]
 8004698:	623b      	str	r3, [r7, #32]
   return(result);
 800469a:	6a3b      	ldr	r3, [r7, #32]
 800469c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80046a0:	663b      	str	r3, [r7, #96]	@ 0x60
 80046a2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	3314      	adds	r3, #20
 80046a8:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80046aa:	633a      	str	r2, [r7, #48]	@ 0x30
 80046ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046ae:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80046b0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80046b2:	e841 2300 	strex	r3, r2, [r1]
 80046b6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80046b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d1e5      	bne.n	800468a <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80046be:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80046c0:	2220      	movs	r2, #32
 80046c2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80046c6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80046c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80046ca:	2b01      	cmp	r3, #1
 80046cc:	d119      	bne.n	8004702 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80046ce:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	330c      	adds	r3, #12
 80046d4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046d6:	693b      	ldr	r3, [r7, #16]
 80046d8:	e853 3f00 	ldrex	r3, [r3]
 80046dc:	60fb      	str	r3, [r7, #12]
   return(result);
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	f023 0310 	bic.w	r3, r3, #16
 80046e4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80046e6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	330c      	adds	r3, #12
 80046ec:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80046ee:	61fa      	str	r2, [r7, #28]
 80046f0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046f2:	69b9      	ldr	r1, [r7, #24]
 80046f4:	69fa      	ldr	r2, [r7, #28]
 80046f6:	e841 2300 	strex	r3, r2, [r1]
 80046fa:	617b      	str	r3, [r7, #20]
   return(result);
 80046fc:	697b      	ldr	r3, [r7, #20]
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d1e5      	bne.n	80046ce <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004702:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004704:	2200      	movs	r2, #0
 8004706:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004708:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800470a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800470c:	2b01      	cmp	r3, #1
 800470e:	d106      	bne.n	800471e <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004710:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004712:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004714:	4619      	mov	r1, r3
 8004716:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8004718:	f7ff ff66 	bl	80045e8 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800471c:	e002      	b.n	8004724 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 800471e:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8004720:	f7fb ff4c 	bl	80005bc <HAL_UART_RxCpltCallback>
}
 8004724:	bf00      	nop
 8004726:	3770      	adds	r7, #112	@ 0x70
 8004728:	46bd      	mov	sp, r7
 800472a:	bd80      	pop	{r7, pc}

0800472c <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800472c:	b580      	push	{r7, lr}
 800472e:	b084      	sub	sp, #16
 8004730:	af00      	add	r7, sp, #0
 8004732:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004738:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	2201      	movs	r2, #1
 800473e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004744:	2b01      	cmp	r3, #1
 8004746:	d108      	bne.n	800475a <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800474c:	085b      	lsrs	r3, r3, #1
 800474e:	b29b      	uxth	r3, r3
 8004750:	4619      	mov	r1, r3
 8004752:	68f8      	ldr	r0, [r7, #12]
 8004754:	f7ff ff48 	bl	80045e8 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004758:	e002      	b.n	8004760 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 800475a:	68f8      	ldr	r0, [r7, #12]
 800475c:	f7ff ff30 	bl	80045c0 <HAL_UART_RxHalfCpltCallback>
}
 8004760:	bf00      	nop
 8004762:	3710      	adds	r7, #16
 8004764:	46bd      	mov	sp, r7
 8004766:	bd80      	pop	{r7, pc}

08004768 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8004768:	b580      	push	{r7, lr}
 800476a:	b084      	sub	sp, #16
 800476c:	af00      	add	r7, sp, #0
 800476e:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8004770:	2300      	movs	r3, #0
 8004772:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004778:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800477a:	68bb      	ldr	r3, [r7, #8]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	695b      	ldr	r3, [r3, #20]
 8004780:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004784:	2b80      	cmp	r3, #128	@ 0x80
 8004786:	bf0c      	ite	eq
 8004788:	2301      	moveq	r3, #1
 800478a:	2300      	movne	r3, #0
 800478c:	b2db      	uxtb	r3, r3
 800478e:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8004790:	68bb      	ldr	r3, [r7, #8]
 8004792:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004796:	b2db      	uxtb	r3, r3
 8004798:	2b21      	cmp	r3, #33	@ 0x21
 800479a:	d108      	bne.n	80047ae <UART_DMAError+0x46>
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d005      	beq.n	80047ae <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 80047a2:	68bb      	ldr	r3, [r7, #8]
 80047a4:	2200      	movs	r2, #0
 80047a6:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 80047a8:	68b8      	ldr	r0, [r7, #8]
 80047aa:	f000 f91b 	bl	80049e4 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80047ae:	68bb      	ldr	r3, [r7, #8]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	695b      	ldr	r3, [r3, #20]
 80047b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80047b8:	2b40      	cmp	r3, #64	@ 0x40
 80047ba:	bf0c      	ite	eq
 80047bc:	2301      	moveq	r3, #1
 80047be:	2300      	movne	r3, #0
 80047c0:	b2db      	uxtb	r3, r3
 80047c2:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80047c4:	68bb      	ldr	r3, [r7, #8]
 80047c6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80047ca:	b2db      	uxtb	r3, r3
 80047cc:	2b22      	cmp	r3, #34	@ 0x22
 80047ce:	d108      	bne.n	80047e2 <UART_DMAError+0x7a>
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d005      	beq.n	80047e2 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 80047d6:	68bb      	ldr	r3, [r7, #8]
 80047d8:	2200      	movs	r2, #0
 80047da:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 80047dc:	68b8      	ldr	r0, [r7, #8]
 80047de:	f000 f929 	bl	8004a34 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80047e2:	68bb      	ldr	r3, [r7, #8]
 80047e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80047e6:	f043 0210 	orr.w	r2, r3, #16
 80047ea:	68bb      	ldr	r3, [r7, #8]
 80047ec:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80047ee:	68b8      	ldr	r0, [r7, #8]
 80047f0:	f7ff fef0 	bl	80045d4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80047f4:	bf00      	nop
 80047f6:	3710      	adds	r7, #16
 80047f8:	46bd      	mov	sp, r7
 80047fa:	bd80      	pop	{r7, pc}

080047fc <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80047fc:	b580      	push	{r7, lr}
 80047fe:	b086      	sub	sp, #24
 8004800:	af00      	add	r7, sp, #0
 8004802:	60f8      	str	r0, [r7, #12]
 8004804:	60b9      	str	r1, [r7, #8]
 8004806:	603b      	str	r3, [r7, #0]
 8004808:	4613      	mov	r3, r2
 800480a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800480c:	e03b      	b.n	8004886 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800480e:	6a3b      	ldr	r3, [r7, #32]
 8004810:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004814:	d037      	beq.n	8004886 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004816:	f7fe fba1 	bl	8002f5c <HAL_GetTick>
 800481a:	4602      	mov	r2, r0
 800481c:	683b      	ldr	r3, [r7, #0]
 800481e:	1ad3      	subs	r3, r2, r3
 8004820:	6a3a      	ldr	r2, [r7, #32]
 8004822:	429a      	cmp	r2, r3
 8004824:	d302      	bcc.n	800482c <UART_WaitOnFlagUntilTimeout+0x30>
 8004826:	6a3b      	ldr	r3, [r7, #32]
 8004828:	2b00      	cmp	r3, #0
 800482a:	d101      	bne.n	8004830 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800482c:	2303      	movs	r3, #3
 800482e:	e03a      	b.n	80048a6 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	68db      	ldr	r3, [r3, #12]
 8004836:	f003 0304 	and.w	r3, r3, #4
 800483a:	2b00      	cmp	r3, #0
 800483c:	d023      	beq.n	8004886 <UART_WaitOnFlagUntilTimeout+0x8a>
 800483e:	68bb      	ldr	r3, [r7, #8]
 8004840:	2b80      	cmp	r3, #128	@ 0x80
 8004842:	d020      	beq.n	8004886 <UART_WaitOnFlagUntilTimeout+0x8a>
 8004844:	68bb      	ldr	r3, [r7, #8]
 8004846:	2b40      	cmp	r3, #64	@ 0x40
 8004848:	d01d      	beq.n	8004886 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	f003 0308 	and.w	r3, r3, #8
 8004854:	2b08      	cmp	r3, #8
 8004856:	d116      	bne.n	8004886 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8004858:	2300      	movs	r3, #0
 800485a:	617b      	str	r3, [r7, #20]
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	617b      	str	r3, [r7, #20]
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	685b      	ldr	r3, [r3, #4]
 800486a:	617b      	str	r3, [r7, #20]
 800486c:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800486e:	68f8      	ldr	r0, [r7, #12]
 8004870:	f000 f8e0 	bl	8004a34 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	2208      	movs	r2, #8
 8004878:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	2200      	movs	r2, #0
 800487e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004882:	2301      	movs	r3, #1
 8004884:	e00f      	b.n	80048a6 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	681a      	ldr	r2, [r3, #0]
 800488c:	68bb      	ldr	r3, [r7, #8]
 800488e:	4013      	ands	r3, r2
 8004890:	68ba      	ldr	r2, [r7, #8]
 8004892:	429a      	cmp	r2, r3
 8004894:	bf0c      	ite	eq
 8004896:	2301      	moveq	r3, #1
 8004898:	2300      	movne	r3, #0
 800489a:	b2db      	uxtb	r3, r3
 800489c:	461a      	mov	r2, r3
 800489e:	79fb      	ldrb	r3, [r7, #7]
 80048a0:	429a      	cmp	r2, r3
 80048a2:	d0b4      	beq.n	800480e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80048a4:	2300      	movs	r3, #0
}
 80048a6:	4618      	mov	r0, r3
 80048a8:	3718      	adds	r7, #24
 80048aa:	46bd      	mov	sp, r7
 80048ac:	bd80      	pop	{r7, pc}
	...

080048b0 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80048b0:	b580      	push	{r7, lr}
 80048b2:	b098      	sub	sp, #96	@ 0x60
 80048b4:	af00      	add	r7, sp, #0
 80048b6:	60f8      	str	r0, [r7, #12]
 80048b8:	60b9      	str	r1, [r7, #8]
 80048ba:	4613      	mov	r3, r2
 80048bc:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 80048be:	68ba      	ldr	r2, [r7, #8]
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	88fa      	ldrh	r2, [r7, #6]
 80048c8:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	2200      	movs	r2, #0
 80048ce:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	2222      	movs	r2, #34	@ 0x22
 80048d4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80048dc:	4a3e      	ldr	r2, [pc, #248]	@ (80049d8 <UART_Start_Receive_DMA+0x128>)
 80048de:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80048e4:	4a3d      	ldr	r2, [pc, #244]	@ (80049dc <UART_Start_Receive_DMA+0x12c>)
 80048e6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80048ec:	4a3c      	ldr	r2, [pc, #240]	@ (80049e0 <UART_Start_Receive_DMA+0x130>)
 80048ee:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80048f4:	2200      	movs	r2, #0
 80048f6:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 80048f8:	f107 0308 	add.w	r3, r7, #8
 80048fc:	65fb      	str	r3, [r7, #92]	@ 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	3304      	adds	r3, #4
 8004908:	4619      	mov	r1, r3
 800490a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800490c:	681a      	ldr	r2, [r3, #0]
 800490e:	88fb      	ldrh	r3, [r7, #6]
 8004910:	f7fe fd14 	bl	800333c <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8004914:	2300      	movs	r3, #0
 8004916:	613b      	str	r3, [r7, #16]
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	613b      	str	r3, [r7, #16]
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	685b      	ldr	r3, [r3, #4]
 8004926:	613b      	str	r3, [r7, #16]
 8004928:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	691b      	ldr	r3, [r3, #16]
 800492e:	2b00      	cmp	r3, #0
 8004930:	d019      	beq.n	8004966 <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	330c      	adds	r3, #12
 8004938:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800493a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800493c:	e853 3f00 	ldrex	r3, [r3]
 8004940:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004942:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004944:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004948:	65bb      	str	r3, [r7, #88]	@ 0x58
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	330c      	adds	r3, #12
 8004950:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004952:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8004954:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004956:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8004958:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800495a:	e841 2300 	strex	r3, r2, [r1]
 800495e:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8004960:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004962:	2b00      	cmp	r3, #0
 8004964:	d1e5      	bne.n	8004932 <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	3314      	adds	r3, #20
 800496c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800496e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004970:	e853 3f00 	ldrex	r3, [r3]
 8004974:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004976:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004978:	f043 0301 	orr.w	r3, r3, #1
 800497c:	657b      	str	r3, [r7, #84]	@ 0x54
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	3314      	adds	r3, #20
 8004984:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8004986:	63ba      	str	r2, [r7, #56]	@ 0x38
 8004988:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800498a:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800498c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800498e:	e841 2300 	strex	r3, r2, [r1]
 8004992:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004994:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004996:	2b00      	cmp	r3, #0
 8004998:	d1e5      	bne.n	8004966 <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	3314      	adds	r3, #20
 80049a0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049a2:	69bb      	ldr	r3, [r7, #24]
 80049a4:	e853 3f00 	ldrex	r3, [r3]
 80049a8:	617b      	str	r3, [r7, #20]
   return(result);
 80049aa:	697b      	ldr	r3, [r7, #20]
 80049ac:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80049b0:	653b      	str	r3, [r7, #80]	@ 0x50
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	3314      	adds	r3, #20
 80049b8:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80049ba:	627a      	str	r2, [r7, #36]	@ 0x24
 80049bc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049be:	6a39      	ldr	r1, [r7, #32]
 80049c0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80049c2:	e841 2300 	strex	r3, r2, [r1]
 80049c6:	61fb      	str	r3, [r7, #28]
   return(result);
 80049c8:	69fb      	ldr	r3, [r7, #28]
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d1e5      	bne.n	800499a <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 80049ce:	2300      	movs	r3, #0
}
 80049d0:	4618      	mov	r0, r3
 80049d2:	3760      	adds	r7, #96	@ 0x60
 80049d4:	46bd      	mov	sp, r7
 80049d6:	bd80      	pop	{r7, pc}
 80049d8:	08004601 	.word	0x08004601
 80049dc:	0800472d 	.word	0x0800472d
 80049e0:	08004769 	.word	0x08004769

080049e4 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80049e4:	b480      	push	{r7}
 80049e6:	b089      	sub	sp, #36	@ 0x24
 80049e8:	af00      	add	r7, sp, #0
 80049ea:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	330c      	adds	r3, #12
 80049f2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	e853 3f00 	ldrex	r3, [r3]
 80049fa:	60bb      	str	r3, [r7, #8]
   return(result);
 80049fc:	68bb      	ldr	r3, [r7, #8]
 80049fe:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8004a02:	61fb      	str	r3, [r7, #28]
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	330c      	adds	r3, #12
 8004a0a:	69fa      	ldr	r2, [r7, #28]
 8004a0c:	61ba      	str	r2, [r7, #24]
 8004a0e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a10:	6979      	ldr	r1, [r7, #20]
 8004a12:	69ba      	ldr	r2, [r7, #24]
 8004a14:	e841 2300 	strex	r3, r2, [r1]
 8004a18:	613b      	str	r3, [r7, #16]
   return(result);
 8004a1a:	693b      	ldr	r3, [r7, #16]
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d1e5      	bne.n	80049ec <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	2220      	movs	r2, #32
 8004a24:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8004a28:	bf00      	nop
 8004a2a:	3724      	adds	r7, #36	@ 0x24
 8004a2c:	46bd      	mov	sp, r7
 8004a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a32:	4770      	bx	lr

08004a34 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004a34:	b480      	push	{r7}
 8004a36:	b095      	sub	sp, #84	@ 0x54
 8004a38:	af00      	add	r7, sp, #0
 8004a3a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	330c      	adds	r3, #12
 8004a42:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a44:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004a46:	e853 3f00 	ldrex	r3, [r3]
 8004a4a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004a4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a4e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004a52:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	330c      	adds	r3, #12
 8004a5a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004a5c:	643a      	str	r2, [r7, #64]	@ 0x40
 8004a5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a60:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004a62:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004a64:	e841 2300 	strex	r3, r2, [r1]
 8004a68:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004a6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d1e5      	bne.n	8004a3c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	3314      	adds	r3, #20
 8004a76:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a78:	6a3b      	ldr	r3, [r7, #32]
 8004a7a:	e853 3f00 	ldrex	r3, [r3]
 8004a7e:	61fb      	str	r3, [r7, #28]
   return(result);
 8004a80:	69fb      	ldr	r3, [r7, #28]
 8004a82:	f023 0301 	bic.w	r3, r3, #1
 8004a86:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	3314      	adds	r3, #20
 8004a8e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004a90:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004a92:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a94:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004a96:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004a98:	e841 2300 	strex	r3, r2, [r1]
 8004a9c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004a9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d1e5      	bne.n	8004a70 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004aa8:	2b01      	cmp	r3, #1
 8004aaa:	d119      	bne.n	8004ae0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	330c      	adds	r3, #12
 8004ab2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	e853 3f00 	ldrex	r3, [r3]
 8004aba:	60bb      	str	r3, [r7, #8]
   return(result);
 8004abc:	68bb      	ldr	r3, [r7, #8]
 8004abe:	f023 0310 	bic.w	r3, r3, #16
 8004ac2:	647b      	str	r3, [r7, #68]	@ 0x44
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	330c      	adds	r3, #12
 8004aca:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004acc:	61ba      	str	r2, [r7, #24]
 8004ace:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ad0:	6979      	ldr	r1, [r7, #20]
 8004ad2:	69ba      	ldr	r2, [r7, #24]
 8004ad4:	e841 2300 	strex	r3, r2, [r1]
 8004ad8:	613b      	str	r3, [r7, #16]
   return(result);
 8004ada:	693b      	ldr	r3, [r7, #16]
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d1e5      	bne.n	8004aac <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	2220      	movs	r2, #32
 8004ae4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	2200      	movs	r2, #0
 8004aec:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8004aee:	bf00      	nop
 8004af0:	3754      	adds	r7, #84	@ 0x54
 8004af2:	46bd      	mov	sp, r7
 8004af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004af8:	4770      	bx	lr

08004afa <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004afa:	b580      	push	{r7, lr}
 8004afc:	b084      	sub	sp, #16
 8004afe:	af00      	add	r7, sp, #0
 8004b00:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b06:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	2200      	movs	r2, #0
 8004b0c:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	2200      	movs	r2, #0
 8004b12:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004b14:	68f8      	ldr	r0, [r7, #12]
 8004b16:	f7ff fd5d 	bl	80045d4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004b1a:	bf00      	nop
 8004b1c:	3710      	adds	r7, #16
 8004b1e:	46bd      	mov	sp, r7
 8004b20:	bd80      	pop	{r7, pc}

08004b22 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004b22:	b480      	push	{r7}
 8004b24:	b085      	sub	sp, #20
 8004b26:	af00      	add	r7, sp, #0
 8004b28:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004b30:	b2db      	uxtb	r3, r3
 8004b32:	2b21      	cmp	r3, #33	@ 0x21
 8004b34:	d13e      	bne.n	8004bb4 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	689b      	ldr	r3, [r3, #8]
 8004b3a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004b3e:	d114      	bne.n	8004b6a <UART_Transmit_IT+0x48>
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	691b      	ldr	r3, [r3, #16]
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d110      	bne.n	8004b6a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	6a1b      	ldr	r3, [r3, #32]
 8004b4c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	881b      	ldrh	r3, [r3, #0]
 8004b52:	461a      	mov	r2, r3
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004b5c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	6a1b      	ldr	r3, [r3, #32]
 8004b62:	1c9a      	adds	r2, r3, #2
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	621a      	str	r2, [r3, #32]
 8004b68:	e008      	b.n	8004b7c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	6a1b      	ldr	r3, [r3, #32]
 8004b6e:	1c59      	adds	r1, r3, #1
 8004b70:	687a      	ldr	r2, [r7, #4]
 8004b72:	6211      	str	r1, [r2, #32]
 8004b74:	781a      	ldrb	r2, [r3, #0]
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004b80:	b29b      	uxth	r3, r3
 8004b82:	3b01      	subs	r3, #1
 8004b84:	b29b      	uxth	r3, r3
 8004b86:	687a      	ldr	r2, [r7, #4]
 8004b88:	4619      	mov	r1, r3
 8004b8a:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	d10f      	bne.n	8004bb0 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	68da      	ldr	r2, [r3, #12]
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004b9e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	68da      	ldr	r2, [r3, #12]
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004bae:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004bb0:	2300      	movs	r3, #0
 8004bb2:	e000      	b.n	8004bb6 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004bb4:	2302      	movs	r3, #2
  }
}
 8004bb6:	4618      	mov	r0, r3
 8004bb8:	3714      	adds	r7, #20
 8004bba:	46bd      	mov	sp, r7
 8004bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bc0:	4770      	bx	lr

08004bc2 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004bc2:	b580      	push	{r7, lr}
 8004bc4:	b082      	sub	sp, #8
 8004bc6:	af00      	add	r7, sp, #0
 8004bc8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	68da      	ldr	r2, [r3, #12]
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004bd8:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	2220      	movs	r2, #32
 8004bde:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004be2:	6878      	ldr	r0, [r7, #4]
 8004be4:	f7ff fce2 	bl	80045ac <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004be8:	2300      	movs	r3, #0
}
 8004bea:	4618      	mov	r0, r3
 8004bec:	3708      	adds	r7, #8
 8004bee:	46bd      	mov	sp, r7
 8004bf0:	bd80      	pop	{r7, pc}

08004bf2 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004bf2:	b580      	push	{r7, lr}
 8004bf4:	b08c      	sub	sp, #48	@ 0x30
 8004bf6:	af00      	add	r7, sp, #0
 8004bf8:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004c00:	b2db      	uxtb	r3, r3
 8004c02:	2b22      	cmp	r3, #34	@ 0x22
 8004c04:	f040 80ae 	bne.w	8004d64 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	689b      	ldr	r3, [r3, #8]
 8004c0c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004c10:	d117      	bne.n	8004c42 <UART_Receive_IT+0x50>
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	691b      	ldr	r3, [r3, #16]
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d113      	bne.n	8004c42 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8004c1a:	2300      	movs	r3, #0
 8004c1c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c22:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	685b      	ldr	r3, [r3, #4]
 8004c2a:	b29b      	uxth	r3, r3
 8004c2c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004c30:	b29a      	uxth	r2, r3
 8004c32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c34:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c3a:	1c9a      	adds	r2, r3, #2
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	629a      	str	r2, [r3, #40]	@ 0x28
 8004c40:	e026      	b.n	8004c90 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c46:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8004c48:	2300      	movs	r3, #0
 8004c4a:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	689b      	ldr	r3, [r3, #8]
 8004c50:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004c54:	d007      	beq.n	8004c66 <UART_Receive_IT+0x74>
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	689b      	ldr	r3, [r3, #8]
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d10a      	bne.n	8004c74 <UART_Receive_IT+0x82>
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	691b      	ldr	r3, [r3, #16]
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d106      	bne.n	8004c74 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	685b      	ldr	r3, [r3, #4]
 8004c6c:	b2da      	uxtb	r2, r3
 8004c6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004c70:	701a      	strb	r2, [r3, #0]
 8004c72:	e008      	b.n	8004c86 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	685b      	ldr	r3, [r3, #4]
 8004c7a:	b2db      	uxtb	r3, r3
 8004c7c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004c80:	b2da      	uxtb	r2, r3
 8004c82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004c84:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c8a:	1c5a      	adds	r2, r3, #1
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004c94:	b29b      	uxth	r3, r3
 8004c96:	3b01      	subs	r3, #1
 8004c98:	b29b      	uxth	r3, r3
 8004c9a:	687a      	ldr	r2, [r7, #4]
 8004c9c:	4619      	mov	r1, r3
 8004c9e:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d15d      	bne.n	8004d60 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	68da      	ldr	r2, [r3, #12]
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	f022 0220 	bic.w	r2, r2, #32
 8004cb2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	68da      	ldr	r2, [r3, #12]
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004cc2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	695a      	ldr	r2, [r3, #20]
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	f022 0201 	bic.w	r2, r2, #1
 8004cd2:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	2220      	movs	r2, #32
 8004cd8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	2200      	movs	r2, #0
 8004ce0:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ce6:	2b01      	cmp	r3, #1
 8004ce8:	d135      	bne.n	8004d56 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	2200      	movs	r2, #0
 8004cee:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	330c      	adds	r3, #12
 8004cf6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004cf8:	697b      	ldr	r3, [r7, #20]
 8004cfa:	e853 3f00 	ldrex	r3, [r3]
 8004cfe:	613b      	str	r3, [r7, #16]
   return(result);
 8004d00:	693b      	ldr	r3, [r7, #16]
 8004d02:	f023 0310 	bic.w	r3, r3, #16
 8004d06:	627b      	str	r3, [r7, #36]	@ 0x24
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	330c      	adds	r3, #12
 8004d0e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004d10:	623a      	str	r2, [r7, #32]
 8004d12:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d14:	69f9      	ldr	r1, [r7, #28]
 8004d16:	6a3a      	ldr	r2, [r7, #32]
 8004d18:	e841 2300 	strex	r3, r2, [r1]
 8004d1c:	61bb      	str	r3, [r7, #24]
   return(result);
 8004d1e:	69bb      	ldr	r3, [r7, #24]
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d1e5      	bne.n	8004cf0 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	f003 0310 	and.w	r3, r3, #16
 8004d2e:	2b10      	cmp	r3, #16
 8004d30:	d10a      	bne.n	8004d48 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004d32:	2300      	movs	r3, #0
 8004d34:	60fb      	str	r3, [r7, #12]
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	60fb      	str	r3, [r7, #12]
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	685b      	ldr	r3, [r3, #4]
 8004d44:	60fb      	str	r3, [r7, #12]
 8004d46:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004d4c:	4619      	mov	r1, r3
 8004d4e:	6878      	ldr	r0, [r7, #4]
 8004d50:	f7ff fc4a 	bl	80045e8 <HAL_UARTEx_RxEventCallback>
 8004d54:	e002      	b.n	8004d5c <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004d56:	6878      	ldr	r0, [r7, #4]
 8004d58:	f7fb fc30 	bl	80005bc <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004d5c:	2300      	movs	r3, #0
 8004d5e:	e002      	b.n	8004d66 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8004d60:	2300      	movs	r3, #0
 8004d62:	e000      	b.n	8004d66 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8004d64:	2302      	movs	r3, #2
  }
}
 8004d66:	4618      	mov	r0, r3
 8004d68:	3730      	adds	r7, #48	@ 0x30
 8004d6a:	46bd      	mov	sp, r7
 8004d6c:	bd80      	pop	{r7, pc}
	...

08004d70 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004d70:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004d74:	b0c0      	sub	sp, #256	@ 0x100
 8004d76:	af00      	add	r7, sp, #0
 8004d78:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004d7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	691b      	ldr	r3, [r3, #16]
 8004d84:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8004d88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004d8c:	68d9      	ldr	r1, [r3, #12]
 8004d8e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004d92:	681a      	ldr	r2, [r3, #0]
 8004d94:	ea40 0301 	orr.w	r3, r0, r1
 8004d98:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004d9a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004d9e:	689a      	ldr	r2, [r3, #8]
 8004da0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004da4:	691b      	ldr	r3, [r3, #16]
 8004da6:	431a      	orrs	r2, r3
 8004da8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004dac:	695b      	ldr	r3, [r3, #20]
 8004dae:	431a      	orrs	r2, r3
 8004db0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004db4:	69db      	ldr	r3, [r3, #28]
 8004db6:	4313      	orrs	r3, r2
 8004db8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004dbc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	68db      	ldr	r3, [r3, #12]
 8004dc4:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8004dc8:	f021 010c 	bic.w	r1, r1, #12
 8004dcc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004dd0:	681a      	ldr	r2, [r3, #0]
 8004dd2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8004dd6:	430b      	orrs	r3, r1
 8004dd8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004dda:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	695b      	ldr	r3, [r3, #20]
 8004de2:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8004de6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004dea:	6999      	ldr	r1, [r3, #24]
 8004dec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004df0:	681a      	ldr	r2, [r3, #0]
 8004df2:	ea40 0301 	orr.w	r3, r0, r1
 8004df6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004df8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004dfc:	681a      	ldr	r2, [r3, #0]
 8004dfe:	4b8f      	ldr	r3, [pc, #572]	@ (800503c <UART_SetConfig+0x2cc>)
 8004e00:	429a      	cmp	r2, r3
 8004e02:	d005      	beq.n	8004e10 <UART_SetConfig+0xa0>
 8004e04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e08:	681a      	ldr	r2, [r3, #0]
 8004e0a:	4b8d      	ldr	r3, [pc, #564]	@ (8005040 <UART_SetConfig+0x2d0>)
 8004e0c:	429a      	cmp	r2, r3
 8004e0e:	d104      	bne.n	8004e1a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004e10:	f7fe ffa6 	bl	8003d60 <HAL_RCC_GetPCLK2Freq>
 8004e14:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8004e18:	e003      	b.n	8004e22 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004e1a:	f7fe ff8d 	bl	8003d38 <HAL_RCC_GetPCLK1Freq>
 8004e1e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004e22:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e26:	69db      	ldr	r3, [r3, #28]
 8004e28:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004e2c:	f040 810c 	bne.w	8005048 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004e30:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004e34:	2200      	movs	r2, #0
 8004e36:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004e3a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8004e3e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8004e42:	4622      	mov	r2, r4
 8004e44:	462b      	mov	r3, r5
 8004e46:	1891      	adds	r1, r2, r2
 8004e48:	65b9      	str	r1, [r7, #88]	@ 0x58
 8004e4a:	415b      	adcs	r3, r3
 8004e4c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004e4e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8004e52:	4621      	mov	r1, r4
 8004e54:	eb12 0801 	adds.w	r8, r2, r1
 8004e58:	4629      	mov	r1, r5
 8004e5a:	eb43 0901 	adc.w	r9, r3, r1
 8004e5e:	f04f 0200 	mov.w	r2, #0
 8004e62:	f04f 0300 	mov.w	r3, #0
 8004e66:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004e6a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004e6e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004e72:	4690      	mov	r8, r2
 8004e74:	4699      	mov	r9, r3
 8004e76:	4623      	mov	r3, r4
 8004e78:	eb18 0303 	adds.w	r3, r8, r3
 8004e7c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004e80:	462b      	mov	r3, r5
 8004e82:	eb49 0303 	adc.w	r3, r9, r3
 8004e86:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004e8a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e8e:	685b      	ldr	r3, [r3, #4]
 8004e90:	2200      	movs	r2, #0
 8004e92:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004e96:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8004e9a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8004e9e:	460b      	mov	r3, r1
 8004ea0:	18db      	adds	r3, r3, r3
 8004ea2:	653b      	str	r3, [r7, #80]	@ 0x50
 8004ea4:	4613      	mov	r3, r2
 8004ea6:	eb42 0303 	adc.w	r3, r2, r3
 8004eaa:	657b      	str	r3, [r7, #84]	@ 0x54
 8004eac:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8004eb0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8004eb4:	f7fb f9ec 	bl	8000290 <__aeabi_uldivmod>
 8004eb8:	4602      	mov	r2, r0
 8004eba:	460b      	mov	r3, r1
 8004ebc:	4b61      	ldr	r3, [pc, #388]	@ (8005044 <UART_SetConfig+0x2d4>)
 8004ebe:	fba3 2302 	umull	r2, r3, r3, r2
 8004ec2:	095b      	lsrs	r3, r3, #5
 8004ec4:	011c      	lsls	r4, r3, #4
 8004ec6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004eca:	2200      	movs	r2, #0
 8004ecc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004ed0:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8004ed4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8004ed8:	4642      	mov	r2, r8
 8004eda:	464b      	mov	r3, r9
 8004edc:	1891      	adds	r1, r2, r2
 8004ede:	64b9      	str	r1, [r7, #72]	@ 0x48
 8004ee0:	415b      	adcs	r3, r3
 8004ee2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004ee4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8004ee8:	4641      	mov	r1, r8
 8004eea:	eb12 0a01 	adds.w	sl, r2, r1
 8004eee:	4649      	mov	r1, r9
 8004ef0:	eb43 0b01 	adc.w	fp, r3, r1
 8004ef4:	f04f 0200 	mov.w	r2, #0
 8004ef8:	f04f 0300 	mov.w	r3, #0
 8004efc:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004f00:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004f04:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004f08:	4692      	mov	sl, r2
 8004f0a:	469b      	mov	fp, r3
 8004f0c:	4643      	mov	r3, r8
 8004f0e:	eb1a 0303 	adds.w	r3, sl, r3
 8004f12:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004f16:	464b      	mov	r3, r9
 8004f18:	eb4b 0303 	adc.w	r3, fp, r3
 8004f1c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004f20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f24:	685b      	ldr	r3, [r3, #4]
 8004f26:	2200      	movs	r2, #0
 8004f28:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004f2c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8004f30:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004f34:	460b      	mov	r3, r1
 8004f36:	18db      	adds	r3, r3, r3
 8004f38:	643b      	str	r3, [r7, #64]	@ 0x40
 8004f3a:	4613      	mov	r3, r2
 8004f3c:	eb42 0303 	adc.w	r3, r2, r3
 8004f40:	647b      	str	r3, [r7, #68]	@ 0x44
 8004f42:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8004f46:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8004f4a:	f7fb f9a1 	bl	8000290 <__aeabi_uldivmod>
 8004f4e:	4602      	mov	r2, r0
 8004f50:	460b      	mov	r3, r1
 8004f52:	4611      	mov	r1, r2
 8004f54:	4b3b      	ldr	r3, [pc, #236]	@ (8005044 <UART_SetConfig+0x2d4>)
 8004f56:	fba3 2301 	umull	r2, r3, r3, r1
 8004f5a:	095b      	lsrs	r3, r3, #5
 8004f5c:	2264      	movs	r2, #100	@ 0x64
 8004f5e:	fb02 f303 	mul.w	r3, r2, r3
 8004f62:	1acb      	subs	r3, r1, r3
 8004f64:	00db      	lsls	r3, r3, #3
 8004f66:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8004f6a:	4b36      	ldr	r3, [pc, #216]	@ (8005044 <UART_SetConfig+0x2d4>)
 8004f6c:	fba3 2302 	umull	r2, r3, r3, r2
 8004f70:	095b      	lsrs	r3, r3, #5
 8004f72:	005b      	lsls	r3, r3, #1
 8004f74:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8004f78:	441c      	add	r4, r3
 8004f7a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004f7e:	2200      	movs	r2, #0
 8004f80:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004f84:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8004f88:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8004f8c:	4642      	mov	r2, r8
 8004f8e:	464b      	mov	r3, r9
 8004f90:	1891      	adds	r1, r2, r2
 8004f92:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004f94:	415b      	adcs	r3, r3
 8004f96:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004f98:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8004f9c:	4641      	mov	r1, r8
 8004f9e:	1851      	adds	r1, r2, r1
 8004fa0:	6339      	str	r1, [r7, #48]	@ 0x30
 8004fa2:	4649      	mov	r1, r9
 8004fa4:	414b      	adcs	r3, r1
 8004fa6:	637b      	str	r3, [r7, #52]	@ 0x34
 8004fa8:	f04f 0200 	mov.w	r2, #0
 8004fac:	f04f 0300 	mov.w	r3, #0
 8004fb0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8004fb4:	4659      	mov	r1, fp
 8004fb6:	00cb      	lsls	r3, r1, #3
 8004fb8:	4651      	mov	r1, sl
 8004fba:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004fbe:	4651      	mov	r1, sl
 8004fc0:	00ca      	lsls	r2, r1, #3
 8004fc2:	4610      	mov	r0, r2
 8004fc4:	4619      	mov	r1, r3
 8004fc6:	4603      	mov	r3, r0
 8004fc8:	4642      	mov	r2, r8
 8004fca:	189b      	adds	r3, r3, r2
 8004fcc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004fd0:	464b      	mov	r3, r9
 8004fd2:	460a      	mov	r2, r1
 8004fd4:	eb42 0303 	adc.w	r3, r2, r3
 8004fd8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004fdc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004fe0:	685b      	ldr	r3, [r3, #4]
 8004fe2:	2200      	movs	r2, #0
 8004fe4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004fe8:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8004fec:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004ff0:	460b      	mov	r3, r1
 8004ff2:	18db      	adds	r3, r3, r3
 8004ff4:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004ff6:	4613      	mov	r3, r2
 8004ff8:	eb42 0303 	adc.w	r3, r2, r3
 8004ffc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004ffe:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005002:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8005006:	f7fb f943 	bl	8000290 <__aeabi_uldivmod>
 800500a:	4602      	mov	r2, r0
 800500c:	460b      	mov	r3, r1
 800500e:	4b0d      	ldr	r3, [pc, #52]	@ (8005044 <UART_SetConfig+0x2d4>)
 8005010:	fba3 1302 	umull	r1, r3, r3, r2
 8005014:	095b      	lsrs	r3, r3, #5
 8005016:	2164      	movs	r1, #100	@ 0x64
 8005018:	fb01 f303 	mul.w	r3, r1, r3
 800501c:	1ad3      	subs	r3, r2, r3
 800501e:	00db      	lsls	r3, r3, #3
 8005020:	3332      	adds	r3, #50	@ 0x32
 8005022:	4a08      	ldr	r2, [pc, #32]	@ (8005044 <UART_SetConfig+0x2d4>)
 8005024:	fba2 2303 	umull	r2, r3, r2, r3
 8005028:	095b      	lsrs	r3, r3, #5
 800502a:	f003 0207 	and.w	r2, r3, #7
 800502e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	4422      	add	r2, r4
 8005036:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005038:	e106      	b.n	8005248 <UART_SetConfig+0x4d8>
 800503a:	bf00      	nop
 800503c:	40011000 	.word	0x40011000
 8005040:	40011400 	.word	0x40011400
 8005044:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005048:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800504c:	2200      	movs	r2, #0
 800504e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005052:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8005056:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800505a:	4642      	mov	r2, r8
 800505c:	464b      	mov	r3, r9
 800505e:	1891      	adds	r1, r2, r2
 8005060:	6239      	str	r1, [r7, #32]
 8005062:	415b      	adcs	r3, r3
 8005064:	627b      	str	r3, [r7, #36]	@ 0x24
 8005066:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800506a:	4641      	mov	r1, r8
 800506c:	1854      	adds	r4, r2, r1
 800506e:	4649      	mov	r1, r9
 8005070:	eb43 0501 	adc.w	r5, r3, r1
 8005074:	f04f 0200 	mov.w	r2, #0
 8005078:	f04f 0300 	mov.w	r3, #0
 800507c:	00eb      	lsls	r3, r5, #3
 800507e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005082:	00e2      	lsls	r2, r4, #3
 8005084:	4614      	mov	r4, r2
 8005086:	461d      	mov	r5, r3
 8005088:	4643      	mov	r3, r8
 800508a:	18e3      	adds	r3, r4, r3
 800508c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005090:	464b      	mov	r3, r9
 8005092:	eb45 0303 	adc.w	r3, r5, r3
 8005096:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800509a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800509e:	685b      	ldr	r3, [r3, #4]
 80050a0:	2200      	movs	r2, #0
 80050a2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80050a6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80050aa:	f04f 0200 	mov.w	r2, #0
 80050ae:	f04f 0300 	mov.w	r3, #0
 80050b2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80050b6:	4629      	mov	r1, r5
 80050b8:	008b      	lsls	r3, r1, #2
 80050ba:	4621      	mov	r1, r4
 80050bc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80050c0:	4621      	mov	r1, r4
 80050c2:	008a      	lsls	r2, r1, #2
 80050c4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80050c8:	f7fb f8e2 	bl	8000290 <__aeabi_uldivmod>
 80050cc:	4602      	mov	r2, r0
 80050ce:	460b      	mov	r3, r1
 80050d0:	4b60      	ldr	r3, [pc, #384]	@ (8005254 <UART_SetConfig+0x4e4>)
 80050d2:	fba3 2302 	umull	r2, r3, r3, r2
 80050d6:	095b      	lsrs	r3, r3, #5
 80050d8:	011c      	lsls	r4, r3, #4
 80050da:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80050de:	2200      	movs	r2, #0
 80050e0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80050e4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80050e8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80050ec:	4642      	mov	r2, r8
 80050ee:	464b      	mov	r3, r9
 80050f0:	1891      	adds	r1, r2, r2
 80050f2:	61b9      	str	r1, [r7, #24]
 80050f4:	415b      	adcs	r3, r3
 80050f6:	61fb      	str	r3, [r7, #28]
 80050f8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80050fc:	4641      	mov	r1, r8
 80050fe:	1851      	adds	r1, r2, r1
 8005100:	6139      	str	r1, [r7, #16]
 8005102:	4649      	mov	r1, r9
 8005104:	414b      	adcs	r3, r1
 8005106:	617b      	str	r3, [r7, #20]
 8005108:	f04f 0200 	mov.w	r2, #0
 800510c:	f04f 0300 	mov.w	r3, #0
 8005110:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005114:	4659      	mov	r1, fp
 8005116:	00cb      	lsls	r3, r1, #3
 8005118:	4651      	mov	r1, sl
 800511a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800511e:	4651      	mov	r1, sl
 8005120:	00ca      	lsls	r2, r1, #3
 8005122:	4610      	mov	r0, r2
 8005124:	4619      	mov	r1, r3
 8005126:	4603      	mov	r3, r0
 8005128:	4642      	mov	r2, r8
 800512a:	189b      	adds	r3, r3, r2
 800512c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005130:	464b      	mov	r3, r9
 8005132:	460a      	mov	r2, r1
 8005134:	eb42 0303 	adc.w	r3, r2, r3
 8005138:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800513c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005140:	685b      	ldr	r3, [r3, #4]
 8005142:	2200      	movs	r2, #0
 8005144:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005146:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8005148:	f04f 0200 	mov.w	r2, #0
 800514c:	f04f 0300 	mov.w	r3, #0
 8005150:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8005154:	4649      	mov	r1, r9
 8005156:	008b      	lsls	r3, r1, #2
 8005158:	4641      	mov	r1, r8
 800515a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800515e:	4641      	mov	r1, r8
 8005160:	008a      	lsls	r2, r1, #2
 8005162:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8005166:	f7fb f893 	bl	8000290 <__aeabi_uldivmod>
 800516a:	4602      	mov	r2, r0
 800516c:	460b      	mov	r3, r1
 800516e:	4611      	mov	r1, r2
 8005170:	4b38      	ldr	r3, [pc, #224]	@ (8005254 <UART_SetConfig+0x4e4>)
 8005172:	fba3 2301 	umull	r2, r3, r3, r1
 8005176:	095b      	lsrs	r3, r3, #5
 8005178:	2264      	movs	r2, #100	@ 0x64
 800517a:	fb02 f303 	mul.w	r3, r2, r3
 800517e:	1acb      	subs	r3, r1, r3
 8005180:	011b      	lsls	r3, r3, #4
 8005182:	3332      	adds	r3, #50	@ 0x32
 8005184:	4a33      	ldr	r2, [pc, #204]	@ (8005254 <UART_SetConfig+0x4e4>)
 8005186:	fba2 2303 	umull	r2, r3, r2, r3
 800518a:	095b      	lsrs	r3, r3, #5
 800518c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005190:	441c      	add	r4, r3
 8005192:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005196:	2200      	movs	r2, #0
 8005198:	673b      	str	r3, [r7, #112]	@ 0x70
 800519a:	677a      	str	r2, [r7, #116]	@ 0x74
 800519c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80051a0:	4642      	mov	r2, r8
 80051a2:	464b      	mov	r3, r9
 80051a4:	1891      	adds	r1, r2, r2
 80051a6:	60b9      	str	r1, [r7, #8]
 80051a8:	415b      	adcs	r3, r3
 80051aa:	60fb      	str	r3, [r7, #12]
 80051ac:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80051b0:	4641      	mov	r1, r8
 80051b2:	1851      	adds	r1, r2, r1
 80051b4:	6039      	str	r1, [r7, #0]
 80051b6:	4649      	mov	r1, r9
 80051b8:	414b      	adcs	r3, r1
 80051ba:	607b      	str	r3, [r7, #4]
 80051bc:	f04f 0200 	mov.w	r2, #0
 80051c0:	f04f 0300 	mov.w	r3, #0
 80051c4:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80051c8:	4659      	mov	r1, fp
 80051ca:	00cb      	lsls	r3, r1, #3
 80051cc:	4651      	mov	r1, sl
 80051ce:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80051d2:	4651      	mov	r1, sl
 80051d4:	00ca      	lsls	r2, r1, #3
 80051d6:	4610      	mov	r0, r2
 80051d8:	4619      	mov	r1, r3
 80051da:	4603      	mov	r3, r0
 80051dc:	4642      	mov	r2, r8
 80051de:	189b      	adds	r3, r3, r2
 80051e0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80051e2:	464b      	mov	r3, r9
 80051e4:	460a      	mov	r2, r1
 80051e6:	eb42 0303 	adc.w	r3, r2, r3
 80051ea:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80051ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80051f0:	685b      	ldr	r3, [r3, #4]
 80051f2:	2200      	movs	r2, #0
 80051f4:	663b      	str	r3, [r7, #96]	@ 0x60
 80051f6:	667a      	str	r2, [r7, #100]	@ 0x64
 80051f8:	f04f 0200 	mov.w	r2, #0
 80051fc:	f04f 0300 	mov.w	r3, #0
 8005200:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8005204:	4649      	mov	r1, r9
 8005206:	008b      	lsls	r3, r1, #2
 8005208:	4641      	mov	r1, r8
 800520a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800520e:	4641      	mov	r1, r8
 8005210:	008a      	lsls	r2, r1, #2
 8005212:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8005216:	f7fb f83b 	bl	8000290 <__aeabi_uldivmod>
 800521a:	4602      	mov	r2, r0
 800521c:	460b      	mov	r3, r1
 800521e:	4b0d      	ldr	r3, [pc, #52]	@ (8005254 <UART_SetConfig+0x4e4>)
 8005220:	fba3 1302 	umull	r1, r3, r3, r2
 8005224:	095b      	lsrs	r3, r3, #5
 8005226:	2164      	movs	r1, #100	@ 0x64
 8005228:	fb01 f303 	mul.w	r3, r1, r3
 800522c:	1ad3      	subs	r3, r2, r3
 800522e:	011b      	lsls	r3, r3, #4
 8005230:	3332      	adds	r3, #50	@ 0x32
 8005232:	4a08      	ldr	r2, [pc, #32]	@ (8005254 <UART_SetConfig+0x4e4>)
 8005234:	fba2 2303 	umull	r2, r3, r2, r3
 8005238:	095b      	lsrs	r3, r3, #5
 800523a:	f003 020f 	and.w	r2, r3, #15
 800523e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	4422      	add	r2, r4
 8005246:	609a      	str	r2, [r3, #8]
}
 8005248:	bf00      	nop
 800524a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800524e:	46bd      	mov	sp, r7
 8005250:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005254:	51eb851f 	.word	0x51eb851f

08005258 <srand>:
 8005258:	b538      	push	{r3, r4, r5, lr}
 800525a:	4b10      	ldr	r3, [pc, #64]	@ (800529c <srand+0x44>)
 800525c:	681d      	ldr	r5, [r3, #0]
 800525e:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8005260:	4604      	mov	r4, r0
 8005262:	b9b3      	cbnz	r3, 8005292 <srand+0x3a>
 8005264:	2018      	movs	r0, #24
 8005266:	f000 fa8b 	bl	8005780 <malloc>
 800526a:	4602      	mov	r2, r0
 800526c:	6328      	str	r0, [r5, #48]	@ 0x30
 800526e:	b920      	cbnz	r0, 800527a <srand+0x22>
 8005270:	4b0b      	ldr	r3, [pc, #44]	@ (80052a0 <srand+0x48>)
 8005272:	480c      	ldr	r0, [pc, #48]	@ (80052a4 <srand+0x4c>)
 8005274:	2146      	movs	r1, #70	@ 0x46
 8005276:	f000 fa1b 	bl	80056b0 <__assert_func>
 800527a:	490b      	ldr	r1, [pc, #44]	@ (80052a8 <srand+0x50>)
 800527c:	4b0b      	ldr	r3, [pc, #44]	@ (80052ac <srand+0x54>)
 800527e:	e9c0 1300 	strd	r1, r3, [r0]
 8005282:	4b0b      	ldr	r3, [pc, #44]	@ (80052b0 <srand+0x58>)
 8005284:	6083      	str	r3, [r0, #8]
 8005286:	230b      	movs	r3, #11
 8005288:	8183      	strh	r3, [r0, #12]
 800528a:	2100      	movs	r1, #0
 800528c:	2001      	movs	r0, #1
 800528e:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8005292:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8005294:	2200      	movs	r2, #0
 8005296:	611c      	str	r4, [r3, #16]
 8005298:	615a      	str	r2, [r3, #20]
 800529a:	bd38      	pop	{r3, r4, r5, pc}
 800529c:	2000004c 	.word	0x2000004c
 80052a0:	08006d78 	.word	0x08006d78
 80052a4:	08006d8f 	.word	0x08006d8f
 80052a8:	abcd330e 	.word	0xabcd330e
 80052ac:	e66d1234 	.word	0xe66d1234
 80052b0:	0005deec 	.word	0x0005deec

080052b4 <std>:
 80052b4:	2300      	movs	r3, #0
 80052b6:	b510      	push	{r4, lr}
 80052b8:	4604      	mov	r4, r0
 80052ba:	e9c0 3300 	strd	r3, r3, [r0]
 80052be:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80052c2:	6083      	str	r3, [r0, #8]
 80052c4:	8181      	strh	r1, [r0, #12]
 80052c6:	6643      	str	r3, [r0, #100]	@ 0x64
 80052c8:	81c2      	strh	r2, [r0, #14]
 80052ca:	6183      	str	r3, [r0, #24]
 80052cc:	4619      	mov	r1, r3
 80052ce:	2208      	movs	r2, #8
 80052d0:	305c      	adds	r0, #92	@ 0x5c
 80052d2:	f000 f963 	bl	800559c <memset>
 80052d6:	4b0d      	ldr	r3, [pc, #52]	@ (800530c <std+0x58>)
 80052d8:	6263      	str	r3, [r4, #36]	@ 0x24
 80052da:	4b0d      	ldr	r3, [pc, #52]	@ (8005310 <std+0x5c>)
 80052dc:	62a3      	str	r3, [r4, #40]	@ 0x28
 80052de:	4b0d      	ldr	r3, [pc, #52]	@ (8005314 <std+0x60>)
 80052e0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80052e2:	4b0d      	ldr	r3, [pc, #52]	@ (8005318 <std+0x64>)
 80052e4:	6323      	str	r3, [r4, #48]	@ 0x30
 80052e6:	4b0d      	ldr	r3, [pc, #52]	@ (800531c <std+0x68>)
 80052e8:	6224      	str	r4, [r4, #32]
 80052ea:	429c      	cmp	r4, r3
 80052ec:	d006      	beq.n	80052fc <std+0x48>
 80052ee:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80052f2:	4294      	cmp	r4, r2
 80052f4:	d002      	beq.n	80052fc <std+0x48>
 80052f6:	33d0      	adds	r3, #208	@ 0xd0
 80052f8:	429c      	cmp	r4, r3
 80052fa:	d105      	bne.n	8005308 <std+0x54>
 80052fc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005300:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005304:	f000 b9c2 	b.w	800568c <__retarget_lock_init_recursive>
 8005308:	bd10      	pop	{r4, pc}
 800530a:	bf00      	nop
 800530c:	0800547d 	.word	0x0800547d
 8005310:	0800549f 	.word	0x0800549f
 8005314:	080054d7 	.word	0x080054d7
 8005318:	080054fb 	.word	0x080054fb
 800531c:	20000560 	.word	0x20000560

08005320 <stdio_exit_handler>:
 8005320:	4a02      	ldr	r2, [pc, #8]	@ (800532c <stdio_exit_handler+0xc>)
 8005322:	4903      	ldr	r1, [pc, #12]	@ (8005330 <stdio_exit_handler+0x10>)
 8005324:	4803      	ldr	r0, [pc, #12]	@ (8005334 <stdio_exit_handler+0x14>)
 8005326:	f000 b869 	b.w	80053fc <_fwalk_sglue>
 800532a:	bf00      	nop
 800532c:	20000040 	.word	0x20000040
 8005330:	08005fbd 	.word	0x08005fbd
 8005334:	20000050 	.word	0x20000050

08005338 <cleanup_stdio>:
 8005338:	6841      	ldr	r1, [r0, #4]
 800533a:	4b0c      	ldr	r3, [pc, #48]	@ (800536c <cleanup_stdio+0x34>)
 800533c:	4299      	cmp	r1, r3
 800533e:	b510      	push	{r4, lr}
 8005340:	4604      	mov	r4, r0
 8005342:	d001      	beq.n	8005348 <cleanup_stdio+0x10>
 8005344:	f000 fe3a 	bl	8005fbc <_fflush_r>
 8005348:	68a1      	ldr	r1, [r4, #8]
 800534a:	4b09      	ldr	r3, [pc, #36]	@ (8005370 <cleanup_stdio+0x38>)
 800534c:	4299      	cmp	r1, r3
 800534e:	d002      	beq.n	8005356 <cleanup_stdio+0x1e>
 8005350:	4620      	mov	r0, r4
 8005352:	f000 fe33 	bl	8005fbc <_fflush_r>
 8005356:	68e1      	ldr	r1, [r4, #12]
 8005358:	4b06      	ldr	r3, [pc, #24]	@ (8005374 <cleanup_stdio+0x3c>)
 800535a:	4299      	cmp	r1, r3
 800535c:	d004      	beq.n	8005368 <cleanup_stdio+0x30>
 800535e:	4620      	mov	r0, r4
 8005360:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005364:	f000 be2a 	b.w	8005fbc <_fflush_r>
 8005368:	bd10      	pop	{r4, pc}
 800536a:	bf00      	nop
 800536c:	20000560 	.word	0x20000560
 8005370:	200005c8 	.word	0x200005c8
 8005374:	20000630 	.word	0x20000630

08005378 <global_stdio_init.part.0>:
 8005378:	b510      	push	{r4, lr}
 800537a:	4b0b      	ldr	r3, [pc, #44]	@ (80053a8 <global_stdio_init.part.0+0x30>)
 800537c:	4c0b      	ldr	r4, [pc, #44]	@ (80053ac <global_stdio_init.part.0+0x34>)
 800537e:	4a0c      	ldr	r2, [pc, #48]	@ (80053b0 <global_stdio_init.part.0+0x38>)
 8005380:	601a      	str	r2, [r3, #0]
 8005382:	4620      	mov	r0, r4
 8005384:	2200      	movs	r2, #0
 8005386:	2104      	movs	r1, #4
 8005388:	f7ff ff94 	bl	80052b4 <std>
 800538c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005390:	2201      	movs	r2, #1
 8005392:	2109      	movs	r1, #9
 8005394:	f7ff ff8e 	bl	80052b4 <std>
 8005398:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800539c:	2202      	movs	r2, #2
 800539e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80053a2:	2112      	movs	r1, #18
 80053a4:	f7ff bf86 	b.w	80052b4 <std>
 80053a8:	20000698 	.word	0x20000698
 80053ac:	20000560 	.word	0x20000560
 80053b0:	08005321 	.word	0x08005321

080053b4 <__sfp_lock_acquire>:
 80053b4:	4801      	ldr	r0, [pc, #4]	@ (80053bc <__sfp_lock_acquire+0x8>)
 80053b6:	f000 b96a 	b.w	800568e <__retarget_lock_acquire_recursive>
 80053ba:	bf00      	nop
 80053bc:	200006a1 	.word	0x200006a1

080053c0 <__sfp_lock_release>:
 80053c0:	4801      	ldr	r0, [pc, #4]	@ (80053c8 <__sfp_lock_release+0x8>)
 80053c2:	f000 b965 	b.w	8005690 <__retarget_lock_release_recursive>
 80053c6:	bf00      	nop
 80053c8:	200006a1 	.word	0x200006a1

080053cc <__sinit>:
 80053cc:	b510      	push	{r4, lr}
 80053ce:	4604      	mov	r4, r0
 80053d0:	f7ff fff0 	bl	80053b4 <__sfp_lock_acquire>
 80053d4:	6a23      	ldr	r3, [r4, #32]
 80053d6:	b11b      	cbz	r3, 80053e0 <__sinit+0x14>
 80053d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80053dc:	f7ff bff0 	b.w	80053c0 <__sfp_lock_release>
 80053e0:	4b04      	ldr	r3, [pc, #16]	@ (80053f4 <__sinit+0x28>)
 80053e2:	6223      	str	r3, [r4, #32]
 80053e4:	4b04      	ldr	r3, [pc, #16]	@ (80053f8 <__sinit+0x2c>)
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	d1f5      	bne.n	80053d8 <__sinit+0xc>
 80053ec:	f7ff ffc4 	bl	8005378 <global_stdio_init.part.0>
 80053f0:	e7f2      	b.n	80053d8 <__sinit+0xc>
 80053f2:	bf00      	nop
 80053f4:	08005339 	.word	0x08005339
 80053f8:	20000698 	.word	0x20000698

080053fc <_fwalk_sglue>:
 80053fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005400:	4607      	mov	r7, r0
 8005402:	4688      	mov	r8, r1
 8005404:	4614      	mov	r4, r2
 8005406:	2600      	movs	r6, #0
 8005408:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800540c:	f1b9 0901 	subs.w	r9, r9, #1
 8005410:	d505      	bpl.n	800541e <_fwalk_sglue+0x22>
 8005412:	6824      	ldr	r4, [r4, #0]
 8005414:	2c00      	cmp	r4, #0
 8005416:	d1f7      	bne.n	8005408 <_fwalk_sglue+0xc>
 8005418:	4630      	mov	r0, r6
 800541a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800541e:	89ab      	ldrh	r3, [r5, #12]
 8005420:	2b01      	cmp	r3, #1
 8005422:	d907      	bls.n	8005434 <_fwalk_sglue+0x38>
 8005424:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005428:	3301      	adds	r3, #1
 800542a:	d003      	beq.n	8005434 <_fwalk_sglue+0x38>
 800542c:	4629      	mov	r1, r5
 800542e:	4638      	mov	r0, r7
 8005430:	47c0      	blx	r8
 8005432:	4306      	orrs	r6, r0
 8005434:	3568      	adds	r5, #104	@ 0x68
 8005436:	e7e9      	b.n	800540c <_fwalk_sglue+0x10>

08005438 <siprintf>:
 8005438:	b40e      	push	{r1, r2, r3}
 800543a:	b510      	push	{r4, lr}
 800543c:	b09d      	sub	sp, #116	@ 0x74
 800543e:	ab1f      	add	r3, sp, #124	@ 0x7c
 8005440:	9002      	str	r0, [sp, #8]
 8005442:	9006      	str	r0, [sp, #24]
 8005444:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8005448:	480a      	ldr	r0, [pc, #40]	@ (8005474 <siprintf+0x3c>)
 800544a:	9107      	str	r1, [sp, #28]
 800544c:	9104      	str	r1, [sp, #16]
 800544e:	490a      	ldr	r1, [pc, #40]	@ (8005478 <siprintf+0x40>)
 8005450:	f853 2b04 	ldr.w	r2, [r3], #4
 8005454:	9105      	str	r1, [sp, #20]
 8005456:	2400      	movs	r4, #0
 8005458:	a902      	add	r1, sp, #8
 800545a:	6800      	ldr	r0, [r0, #0]
 800545c:	9301      	str	r3, [sp, #4]
 800545e:	941b      	str	r4, [sp, #108]	@ 0x6c
 8005460:	f000 faa0 	bl	80059a4 <_svfiprintf_r>
 8005464:	9b02      	ldr	r3, [sp, #8]
 8005466:	701c      	strb	r4, [r3, #0]
 8005468:	b01d      	add	sp, #116	@ 0x74
 800546a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800546e:	b003      	add	sp, #12
 8005470:	4770      	bx	lr
 8005472:	bf00      	nop
 8005474:	2000004c 	.word	0x2000004c
 8005478:	ffff0208 	.word	0xffff0208

0800547c <__sread>:
 800547c:	b510      	push	{r4, lr}
 800547e:	460c      	mov	r4, r1
 8005480:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005484:	f000 f8b4 	bl	80055f0 <_read_r>
 8005488:	2800      	cmp	r0, #0
 800548a:	bfab      	itete	ge
 800548c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800548e:	89a3      	ldrhlt	r3, [r4, #12]
 8005490:	181b      	addge	r3, r3, r0
 8005492:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8005496:	bfac      	ite	ge
 8005498:	6563      	strge	r3, [r4, #84]	@ 0x54
 800549a:	81a3      	strhlt	r3, [r4, #12]
 800549c:	bd10      	pop	{r4, pc}

0800549e <__swrite>:
 800549e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80054a2:	461f      	mov	r7, r3
 80054a4:	898b      	ldrh	r3, [r1, #12]
 80054a6:	05db      	lsls	r3, r3, #23
 80054a8:	4605      	mov	r5, r0
 80054aa:	460c      	mov	r4, r1
 80054ac:	4616      	mov	r6, r2
 80054ae:	d505      	bpl.n	80054bc <__swrite+0x1e>
 80054b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80054b4:	2302      	movs	r3, #2
 80054b6:	2200      	movs	r2, #0
 80054b8:	f000 f888 	bl	80055cc <_lseek_r>
 80054bc:	89a3      	ldrh	r3, [r4, #12]
 80054be:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80054c2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80054c6:	81a3      	strh	r3, [r4, #12]
 80054c8:	4632      	mov	r2, r6
 80054ca:	463b      	mov	r3, r7
 80054cc:	4628      	mov	r0, r5
 80054ce:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80054d2:	f000 b89f 	b.w	8005614 <_write_r>

080054d6 <__sseek>:
 80054d6:	b510      	push	{r4, lr}
 80054d8:	460c      	mov	r4, r1
 80054da:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80054de:	f000 f875 	bl	80055cc <_lseek_r>
 80054e2:	1c43      	adds	r3, r0, #1
 80054e4:	89a3      	ldrh	r3, [r4, #12]
 80054e6:	bf15      	itete	ne
 80054e8:	6560      	strne	r0, [r4, #84]	@ 0x54
 80054ea:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80054ee:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80054f2:	81a3      	strheq	r3, [r4, #12]
 80054f4:	bf18      	it	ne
 80054f6:	81a3      	strhne	r3, [r4, #12]
 80054f8:	bd10      	pop	{r4, pc}

080054fa <__sclose>:
 80054fa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80054fe:	f000 b855 	b.w	80055ac <_close_r>

08005502 <_vsniprintf_r>:
 8005502:	b530      	push	{r4, r5, lr}
 8005504:	4614      	mov	r4, r2
 8005506:	2c00      	cmp	r4, #0
 8005508:	b09b      	sub	sp, #108	@ 0x6c
 800550a:	4605      	mov	r5, r0
 800550c:	461a      	mov	r2, r3
 800550e:	da05      	bge.n	800551c <_vsniprintf_r+0x1a>
 8005510:	238b      	movs	r3, #139	@ 0x8b
 8005512:	6003      	str	r3, [r0, #0]
 8005514:	f04f 30ff 	mov.w	r0, #4294967295
 8005518:	b01b      	add	sp, #108	@ 0x6c
 800551a:	bd30      	pop	{r4, r5, pc}
 800551c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8005520:	f8ad 300c 	strh.w	r3, [sp, #12]
 8005524:	f04f 0300 	mov.w	r3, #0
 8005528:	9319      	str	r3, [sp, #100]	@ 0x64
 800552a:	bf14      	ite	ne
 800552c:	f104 33ff 	addne.w	r3, r4, #4294967295
 8005530:	4623      	moveq	r3, r4
 8005532:	9302      	str	r3, [sp, #8]
 8005534:	9305      	str	r3, [sp, #20]
 8005536:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800553a:	9100      	str	r1, [sp, #0]
 800553c:	9104      	str	r1, [sp, #16]
 800553e:	f8ad 300e 	strh.w	r3, [sp, #14]
 8005542:	4669      	mov	r1, sp
 8005544:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8005546:	f000 fa2d 	bl	80059a4 <_svfiprintf_r>
 800554a:	1c43      	adds	r3, r0, #1
 800554c:	bfbc      	itt	lt
 800554e:	238b      	movlt	r3, #139	@ 0x8b
 8005550:	602b      	strlt	r3, [r5, #0]
 8005552:	2c00      	cmp	r4, #0
 8005554:	d0e0      	beq.n	8005518 <_vsniprintf_r+0x16>
 8005556:	9b00      	ldr	r3, [sp, #0]
 8005558:	2200      	movs	r2, #0
 800555a:	701a      	strb	r2, [r3, #0]
 800555c:	e7dc      	b.n	8005518 <_vsniprintf_r+0x16>
	...

08005560 <vsniprintf>:
 8005560:	b507      	push	{r0, r1, r2, lr}
 8005562:	9300      	str	r3, [sp, #0]
 8005564:	4613      	mov	r3, r2
 8005566:	460a      	mov	r2, r1
 8005568:	4601      	mov	r1, r0
 800556a:	4803      	ldr	r0, [pc, #12]	@ (8005578 <vsniprintf+0x18>)
 800556c:	6800      	ldr	r0, [r0, #0]
 800556e:	f7ff ffc8 	bl	8005502 <_vsniprintf_r>
 8005572:	b003      	add	sp, #12
 8005574:	f85d fb04 	ldr.w	pc, [sp], #4
 8005578:	2000004c 	.word	0x2000004c

0800557c <memcmp>:
 800557c:	b510      	push	{r4, lr}
 800557e:	3901      	subs	r1, #1
 8005580:	4402      	add	r2, r0
 8005582:	4290      	cmp	r0, r2
 8005584:	d101      	bne.n	800558a <memcmp+0xe>
 8005586:	2000      	movs	r0, #0
 8005588:	e005      	b.n	8005596 <memcmp+0x1a>
 800558a:	7803      	ldrb	r3, [r0, #0]
 800558c:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8005590:	42a3      	cmp	r3, r4
 8005592:	d001      	beq.n	8005598 <memcmp+0x1c>
 8005594:	1b18      	subs	r0, r3, r4
 8005596:	bd10      	pop	{r4, pc}
 8005598:	3001      	adds	r0, #1
 800559a:	e7f2      	b.n	8005582 <memcmp+0x6>

0800559c <memset>:
 800559c:	4402      	add	r2, r0
 800559e:	4603      	mov	r3, r0
 80055a0:	4293      	cmp	r3, r2
 80055a2:	d100      	bne.n	80055a6 <memset+0xa>
 80055a4:	4770      	bx	lr
 80055a6:	f803 1b01 	strb.w	r1, [r3], #1
 80055aa:	e7f9      	b.n	80055a0 <memset+0x4>

080055ac <_close_r>:
 80055ac:	b538      	push	{r3, r4, r5, lr}
 80055ae:	4d06      	ldr	r5, [pc, #24]	@ (80055c8 <_close_r+0x1c>)
 80055b0:	2300      	movs	r3, #0
 80055b2:	4604      	mov	r4, r0
 80055b4:	4608      	mov	r0, r1
 80055b6:	602b      	str	r3, [r5, #0]
 80055b8:	f7fd fbc4 	bl	8002d44 <_close>
 80055bc:	1c43      	adds	r3, r0, #1
 80055be:	d102      	bne.n	80055c6 <_close_r+0x1a>
 80055c0:	682b      	ldr	r3, [r5, #0]
 80055c2:	b103      	cbz	r3, 80055c6 <_close_r+0x1a>
 80055c4:	6023      	str	r3, [r4, #0]
 80055c6:	bd38      	pop	{r3, r4, r5, pc}
 80055c8:	2000069c 	.word	0x2000069c

080055cc <_lseek_r>:
 80055cc:	b538      	push	{r3, r4, r5, lr}
 80055ce:	4d07      	ldr	r5, [pc, #28]	@ (80055ec <_lseek_r+0x20>)
 80055d0:	4604      	mov	r4, r0
 80055d2:	4608      	mov	r0, r1
 80055d4:	4611      	mov	r1, r2
 80055d6:	2200      	movs	r2, #0
 80055d8:	602a      	str	r2, [r5, #0]
 80055da:	461a      	mov	r2, r3
 80055dc:	f7fd fbd9 	bl	8002d92 <_lseek>
 80055e0:	1c43      	adds	r3, r0, #1
 80055e2:	d102      	bne.n	80055ea <_lseek_r+0x1e>
 80055e4:	682b      	ldr	r3, [r5, #0]
 80055e6:	b103      	cbz	r3, 80055ea <_lseek_r+0x1e>
 80055e8:	6023      	str	r3, [r4, #0]
 80055ea:	bd38      	pop	{r3, r4, r5, pc}
 80055ec:	2000069c 	.word	0x2000069c

080055f0 <_read_r>:
 80055f0:	b538      	push	{r3, r4, r5, lr}
 80055f2:	4d07      	ldr	r5, [pc, #28]	@ (8005610 <_read_r+0x20>)
 80055f4:	4604      	mov	r4, r0
 80055f6:	4608      	mov	r0, r1
 80055f8:	4611      	mov	r1, r2
 80055fa:	2200      	movs	r2, #0
 80055fc:	602a      	str	r2, [r5, #0]
 80055fe:	461a      	mov	r2, r3
 8005600:	f7fd fb67 	bl	8002cd2 <_read>
 8005604:	1c43      	adds	r3, r0, #1
 8005606:	d102      	bne.n	800560e <_read_r+0x1e>
 8005608:	682b      	ldr	r3, [r5, #0]
 800560a:	b103      	cbz	r3, 800560e <_read_r+0x1e>
 800560c:	6023      	str	r3, [r4, #0]
 800560e:	bd38      	pop	{r3, r4, r5, pc}
 8005610:	2000069c 	.word	0x2000069c

08005614 <_write_r>:
 8005614:	b538      	push	{r3, r4, r5, lr}
 8005616:	4d07      	ldr	r5, [pc, #28]	@ (8005634 <_write_r+0x20>)
 8005618:	4604      	mov	r4, r0
 800561a:	4608      	mov	r0, r1
 800561c:	4611      	mov	r1, r2
 800561e:	2200      	movs	r2, #0
 8005620:	602a      	str	r2, [r5, #0]
 8005622:	461a      	mov	r2, r3
 8005624:	f7fd fb72 	bl	8002d0c <_write>
 8005628:	1c43      	adds	r3, r0, #1
 800562a:	d102      	bne.n	8005632 <_write_r+0x1e>
 800562c:	682b      	ldr	r3, [r5, #0]
 800562e:	b103      	cbz	r3, 8005632 <_write_r+0x1e>
 8005630:	6023      	str	r3, [r4, #0]
 8005632:	bd38      	pop	{r3, r4, r5, pc}
 8005634:	2000069c 	.word	0x2000069c

08005638 <__errno>:
 8005638:	4b01      	ldr	r3, [pc, #4]	@ (8005640 <__errno+0x8>)
 800563a:	6818      	ldr	r0, [r3, #0]
 800563c:	4770      	bx	lr
 800563e:	bf00      	nop
 8005640:	2000004c 	.word	0x2000004c

08005644 <__libc_init_array>:
 8005644:	b570      	push	{r4, r5, r6, lr}
 8005646:	4d0d      	ldr	r5, [pc, #52]	@ (800567c <__libc_init_array+0x38>)
 8005648:	4c0d      	ldr	r4, [pc, #52]	@ (8005680 <__libc_init_array+0x3c>)
 800564a:	1b64      	subs	r4, r4, r5
 800564c:	10a4      	asrs	r4, r4, #2
 800564e:	2600      	movs	r6, #0
 8005650:	42a6      	cmp	r6, r4
 8005652:	d109      	bne.n	8005668 <__libc_init_array+0x24>
 8005654:	4d0b      	ldr	r5, [pc, #44]	@ (8005684 <__libc_init_array+0x40>)
 8005656:	4c0c      	ldr	r4, [pc, #48]	@ (8005688 <__libc_init_array+0x44>)
 8005658:	f000 ffee 	bl	8006638 <_init>
 800565c:	1b64      	subs	r4, r4, r5
 800565e:	10a4      	asrs	r4, r4, #2
 8005660:	2600      	movs	r6, #0
 8005662:	42a6      	cmp	r6, r4
 8005664:	d105      	bne.n	8005672 <__libc_init_array+0x2e>
 8005666:	bd70      	pop	{r4, r5, r6, pc}
 8005668:	f855 3b04 	ldr.w	r3, [r5], #4
 800566c:	4798      	blx	r3
 800566e:	3601      	adds	r6, #1
 8005670:	e7ee      	b.n	8005650 <__libc_init_array+0xc>
 8005672:	f855 3b04 	ldr.w	r3, [r5], #4
 8005676:	4798      	blx	r3
 8005678:	3601      	adds	r6, #1
 800567a:	e7f2      	b.n	8005662 <__libc_init_array+0x1e>
 800567c:	08006e60 	.word	0x08006e60
 8005680:	08006e60 	.word	0x08006e60
 8005684:	08006e60 	.word	0x08006e60
 8005688:	08006e64 	.word	0x08006e64

0800568c <__retarget_lock_init_recursive>:
 800568c:	4770      	bx	lr

0800568e <__retarget_lock_acquire_recursive>:
 800568e:	4770      	bx	lr

08005690 <__retarget_lock_release_recursive>:
 8005690:	4770      	bx	lr

08005692 <memcpy>:
 8005692:	440a      	add	r2, r1
 8005694:	4291      	cmp	r1, r2
 8005696:	f100 33ff 	add.w	r3, r0, #4294967295
 800569a:	d100      	bne.n	800569e <memcpy+0xc>
 800569c:	4770      	bx	lr
 800569e:	b510      	push	{r4, lr}
 80056a0:	f811 4b01 	ldrb.w	r4, [r1], #1
 80056a4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80056a8:	4291      	cmp	r1, r2
 80056aa:	d1f9      	bne.n	80056a0 <memcpy+0xe>
 80056ac:	bd10      	pop	{r4, pc}
	...

080056b0 <__assert_func>:
 80056b0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80056b2:	4614      	mov	r4, r2
 80056b4:	461a      	mov	r2, r3
 80056b6:	4b09      	ldr	r3, [pc, #36]	@ (80056dc <__assert_func+0x2c>)
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	4605      	mov	r5, r0
 80056bc:	68d8      	ldr	r0, [r3, #12]
 80056be:	b14c      	cbz	r4, 80056d4 <__assert_func+0x24>
 80056c0:	4b07      	ldr	r3, [pc, #28]	@ (80056e0 <__assert_func+0x30>)
 80056c2:	9100      	str	r1, [sp, #0]
 80056c4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80056c8:	4906      	ldr	r1, [pc, #24]	@ (80056e4 <__assert_func+0x34>)
 80056ca:	462b      	mov	r3, r5
 80056cc:	f000 fc9e 	bl	800600c <fiprintf>
 80056d0:	f000 fcd8 	bl	8006084 <abort>
 80056d4:	4b04      	ldr	r3, [pc, #16]	@ (80056e8 <__assert_func+0x38>)
 80056d6:	461c      	mov	r4, r3
 80056d8:	e7f3      	b.n	80056c2 <__assert_func+0x12>
 80056da:	bf00      	nop
 80056dc:	2000004c 	.word	0x2000004c
 80056e0:	08006de7 	.word	0x08006de7
 80056e4:	08006df4 	.word	0x08006df4
 80056e8:	08006e22 	.word	0x08006e22

080056ec <_free_r>:
 80056ec:	b538      	push	{r3, r4, r5, lr}
 80056ee:	4605      	mov	r5, r0
 80056f0:	2900      	cmp	r1, #0
 80056f2:	d041      	beq.n	8005778 <_free_r+0x8c>
 80056f4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80056f8:	1f0c      	subs	r4, r1, #4
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	bfb8      	it	lt
 80056fe:	18e4      	addlt	r4, r4, r3
 8005700:	f000 f8e8 	bl	80058d4 <__malloc_lock>
 8005704:	4a1d      	ldr	r2, [pc, #116]	@ (800577c <_free_r+0x90>)
 8005706:	6813      	ldr	r3, [r2, #0]
 8005708:	b933      	cbnz	r3, 8005718 <_free_r+0x2c>
 800570a:	6063      	str	r3, [r4, #4]
 800570c:	6014      	str	r4, [r2, #0]
 800570e:	4628      	mov	r0, r5
 8005710:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005714:	f000 b8e4 	b.w	80058e0 <__malloc_unlock>
 8005718:	42a3      	cmp	r3, r4
 800571a:	d908      	bls.n	800572e <_free_r+0x42>
 800571c:	6820      	ldr	r0, [r4, #0]
 800571e:	1821      	adds	r1, r4, r0
 8005720:	428b      	cmp	r3, r1
 8005722:	bf01      	itttt	eq
 8005724:	6819      	ldreq	r1, [r3, #0]
 8005726:	685b      	ldreq	r3, [r3, #4]
 8005728:	1809      	addeq	r1, r1, r0
 800572a:	6021      	streq	r1, [r4, #0]
 800572c:	e7ed      	b.n	800570a <_free_r+0x1e>
 800572e:	461a      	mov	r2, r3
 8005730:	685b      	ldr	r3, [r3, #4]
 8005732:	b10b      	cbz	r3, 8005738 <_free_r+0x4c>
 8005734:	42a3      	cmp	r3, r4
 8005736:	d9fa      	bls.n	800572e <_free_r+0x42>
 8005738:	6811      	ldr	r1, [r2, #0]
 800573a:	1850      	adds	r0, r2, r1
 800573c:	42a0      	cmp	r0, r4
 800573e:	d10b      	bne.n	8005758 <_free_r+0x6c>
 8005740:	6820      	ldr	r0, [r4, #0]
 8005742:	4401      	add	r1, r0
 8005744:	1850      	adds	r0, r2, r1
 8005746:	4283      	cmp	r3, r0
 8005748:	6011      	str	r1, [r2, #0]
 800574a:	d1e0      	bne.n	800570e <_free_r+0x22>
 800574c:	6818      	ldr	r0, [r3, #0]
 800574e:	685b      	ldr	r3, [r3, #4]
 8005750:	6053      	str	r3, [r2, #4]
 8005752:	4408      	add	r0, r1
 8005754:	6010      	str	r0, [r2, #0]
 8005756:	e7da      	b.n	800570e <_free_r+0x22>
 8005758:	d902      	bls.n	8005760 <_free_r+0x74>
 800575a:	230c      	movs	r3, #12
 800575c:	602b      	str	r3, [r5, #0]
 800575e:	e7d6      	b.n	800570e <_free_r+0x22>
 8005760:	6820      	ldr	r0, [r4, #0]
 8005762:	1821      	adds	r1, r4, r0
 8005764:	428b      	cmp	r3, r1
 8005766:	bf04      	itt	eq
 8005768:	6819      	ldreq	r1, [r3, #0]
 800576a:	685b      	ldreq	r3, [r3, #4]
 800576c:	6063      	str	r3, [r4, #4]
 800576e:	bf04      	itt	eq
 8005770:	1809      	addeq	r1, r1, r0
 8005772:	6021      	streq	r1, [r4, #0]
 8005774:	6054      	str	r4, [r2, #4]
 8005776:	e7ca      	b.n	800570e <_free_r+0x22>
 8005778:	bd38      	pop	{r3, r4, r5, pc}
 800577a:	bf00      	nop
 800577c:	200006a8 	.word	0x200006a8

08005780 <malloc>:
 8005780:	4b02      	ldr	r3, [pc, #8]	@ (800578c <malloc+0xc>)
 8005782:	4601      	mov	r1, r0
 8005784:	6818      	ldr	r0, [r3, #0]
 8005786:	f000 b825 	b.w	80057d4 <_malloc_r>
 800578a:	bf00      	nop
 800578c:	2000004c 	.word	0x2000004c

08005790 <sbrk_aligned>:
 8005790:	b570      	push	{r4, r5, r6, lr}
 8005792:	4e0f      	ldr	r6, [pc, #60]	@ (80057d0 <sbrk_aligned+0x40>)
 8005794:	460c      	mov	r4, r1
 8005796:	6831      	ldr	r1, [r6, #0]
 8005798:	4605      	mov	r5, r0
 800579a:	b911      	cbnz	r1, 80057a2 <sbrk_aligned+0x12>
 800579c:	f000 fc62 	bl	8006064 <_sbrk_r>
 80057a0:	6030      	str	r0, [r6, #0]
 80057a2:	4621      	mov	r1, r4
 80057a4:	4628      	mov	r0, r5
 80057a6:	f000 fc5d 	bl	8006064 <_sbrk_r>
 80057aa:	1c43      	adds	r3, r0, #1
 80057ac:	d103      	bne.n	80057b6 <sbrk_aligned+0x26>
 80057ae:	f04f 34ff 	mov.w	r4, #4294967295
 80057b2:	4620      	mov	r0, r4
 80057b4:	bd70      	pop	{r4, r5, r6, pc}
 80057b6:	1cc4      	adds	r4, r0, #3
 80057b8:	f024 0403 	bic.w	r4, r4, #3
 80057bc:	42a0      	cmp	r0, r4
 80057be:	d0f8      	beq.n	80057b2 <sbrk_aligned+0x22>
 80057c0:	1a21      	subs	r1, r4, r0
 80057c2:	4628      	mov	r0, r5
 80057c4:	f000 fc4e 	bl	8006064 <_sbrk_r>
 80057c8:	3001      	adds	r0, #1
 80057ca:	d1f2      	bne.n	80057b2 <sbrk_aligned+0x22>
 80057cc:	e7ef      	b.n	80057ae <sbrk_aligned+0x1e>
 80057ce:	bf00      	nop
 80057d0:	200006a4 	.word	0x200006a4

080057d4 <_malloc_r>:
 80057d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80057d8:	1ccd      	adds	r5, r1, #3
 80057da:	f025 0503 	bic.w	r5, r5, #3
 80057de:	3508      	adds	r5, #8
 80057e0:	2d0c      	cmp	r5, #12
 80057e2:	bf38      	it	cc
 80057e4:	250c      	movcc	r5, #12
 80057e6:	2d00      	cmp	r5, #0
 80057e8:	4606      	mov	r6, r0
 80057ea:	db01      	blt.n	80057f0 <_malloc_r+0x1c>
 80057ec:	42a9      	cmp	r1, r5
 80057ee:	d904      	bls.n	80057fa <_malloc_r+0x26>
 80057f0:	230c      	movs	r3, #12
 80057f2:	6033      	str	r3, [r6, #0]
 80057f4:	2000      	movs	r0, #0
 80057f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80057fa:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80058d0 <_malloc_r+0xfc>
 80057fe:	f000 f869 	bl	80058d4 <__malloc_lock>
 8005802:	f8d8 3000 	ldr.w	r3, [r8]
 8005806:	461c      	mov	r4, r3
 8005808:	bb44      	cbnz	r4, 800585c <_malloc_r+0x88>
 800580a:	4629      	mov	r1, r5
 800580c:	4630      	mov	r0, r6
 800580e:	f7ff ffbf 	bl	8005790 <sbrk_aligned>
 8005812:	1c43      	adds	r3, r0, #1
 8005814:	4604      	mov	r4, r0
 8005816:	d158      	bne.n	80058ca <_malloc_r+0xf6>
 8005818:	f8d8 4000 	ldr.w	r4, [r8]
 800581c:	4627      	mov	r7, r4
 800581e:	2f00      	cmp	r7, #0
 8005820:	d143      	bne.n	80058aa <_malloc_r+0xd6>
 8005822:	2c00      	cmp	r4, #0
 8005824:	d04b      	beq.n	80058be <_malloc_r+0xea>
 8005826:	6823      	ldr	r3, [r4, #0]
 8005828:	4639      	mov	r1, r7
 800582a:	4630      	mov	r0, r6
 800582c:	eb04 0903 	add.w	r9, r4, r3
 8005830:	f000 fc18 	bl	8006064 <_sbrk_r>
 8005834:	4581      	cmp	r9, r0
 8005836:	d142      	bne.n	80058be <_malloc_r+0xea>
 8005838:	6821      	ldr	r1, [r4, #0]
 800583a:	1a6d      	subs	r5, r5, r1
 800583c:	4629      	mov	r1, r5
 800583e:	4630      	mov	r0, r6
 8005840:	f7ff ffa6 	bl	8005790 <sbrk_aligned>
 8005844:	3001      	adds	r0, #1
 8005846:	d03a      	beq.n	80058be <_malloc_r+0xea>
 8005848:	6823      	ldr	r3, [r4, #0]
 800584a:	442b      	add	r3, r5
 800584c:	6023      	str	r3, [r4, #0]
 800584e:	f8d8 3000 	ldr.w	r3, [r8]
 8005852:	685a      	ldr	r2, [r3, #4]
 8005854:	bb62      	cbnz	r2, 80058b0 <_malloc_r+0xdc>
 8005856:	f8c8 7000 	str.w	r7, [r8]
 800585a:	e00f      	b.n	800587c <_malloc_r+0xa8>
 800585c:	6822      	ldr	r2, [r4, #0]
 800585e:	1b52      	subs	r2, r2, r5
 8005860:	d420      	bmi.n	80058a4 <_malloc_r+0xd0>
 8005862:	2a0b      	cmp	r2, #11
 8005864:	d917      	bls.n	8005896 <_malloc_r+0xc2>
 8005866:	1961      	adds	r1, r4, r5
 8005868:	42a3      	cmp	r3, r4
 800586a:	6025      	str	r5, [r4, #0]
 800586c:	bf18      	it	ne
 800586e:	6059      	strne	r1, [r3, #4]
 8005870:	6863      	ldr	r3, [r4, #4]
 8005872:	bf08      	it	eq
 8005874:	f8c8 1000 	streq.w	r1, [r8]
 8005878:	5162      	str	r2, [r4, r5]
 800587a:	604b      	str	r3, [r1, #4]
 800587c:	4630      	mov	r0, r6
 800587e:	f000 f82f 	bl	80058e0 <__malloc_unlock>
 8005882:	f104 000b 	add.w	r0, r4, #11
 8005886:	1d23      	adds	r3, r4, #4
 8005888:	f020 0007 	bic.w	r0, r0, #7
 800588c:	1ac2      	subs	r2, r0, r3
 800588e:	bf1c      	itt	ne
 8005890:	1a1b      	subne	r3, r3, r0
 8005892:	50a3      	strne	r3, [r4, r2]
 8005894:	e7af      	b.n	80057f6 <_malloc_r+0x22>
 8005896:	6862      	ldr	r2, [r4, #4]
 8005898:	42a3      	cmp	r3, r4
 800589a:	bf0c      	ite	eq
 800589c:	f8c8 2000 	streq.w	r2, [r8]
 80058a0:	605a      	strne	r2, [r3, #4]
 80058a2:	e7eb      	b.n	800587c <_malloc_r+0xa8>
 80058a4:	4623      	mov	r3, r4
 80058a6:	6864      	ldr	r4, [r4, #4]
 80058a8:	e7ae      	b.n	8005808 <_malloc_r+0x34>
 80058aa:	463c      	mov	r4, r7
 80058ac:	687f      	ldr	r7, [r7, #4]
 80058ae:	e7b6      	b.n	800581e <_malloc_r+0x4a>
 80058b0:	461a      	mov	r2, r3
 80058b2:	685b      	ldr	r3, [r3, #4]
 80058b4:	42a3      	cmp	r3, r4
 80058b6:	d1fb      	bne.n	80058b0 <_malloc_r+0xdc>
 80058b8:	2300      	movs	r3, #0
 80058ba:	6053      	str	r3, [r2, #4]
 80058bc:	e7de      	b.n	800587c <_malloc_r+0xa8>
 80058be:	230c      	movs	r3, #12
 80058c0:	6033      	str	r3, [r6, #0]
 80058c2:	4630      	mov	r0, r6
 80058c4:	f000 f80c 	bl	80058e0 <__malloc_unlock>
 80058c8:	e794      	b.n	80057f4 <_malloc_r+0x20>
 80058ca:	6005      	str	r5, [r0, #0]
 80058cc:	e7d6      	b.n	800587c <_malloc_r+0xa8>
 80058ce:	bf00      	nop
 80058d0:	200006a8 	.word	0x200006a8

080058d4 <__malloc_lock>:
 80058d4:	4801      	ldr	r0, [pc, #4]	@ (80058dc <__malloc_lock+0x8>)
 80058d6:	f7ff beda 	b.w	800568e <__retarget_lock_acquire_recursive>
 80058da:	bf00      	nop
 80058dc:	200006a0 	.word	0x200006a0

080058e0 <__malloc_unlock>:
 80058e0:	4801      	ldr	r0, [pc, #4]	@ (80058e8 <__malloc_unlock+0x8>)
 80058e2:	f7ff bed5 	b.w	8005690 <__retarget_lock_release_recursive>
 80058e6:	bf00      	nop
 80058e8:	200006a0 	.word	0x200006a0

080058ec <__ssputs_r>:
 80058ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80058f0:	688e      	ldr	r6, [r1, #8]
 80058f2:	461f      	mov	r7, r3
 80058f4:	42be      	cmp	r6, r7
 80058f6:	680b      	ldr	r3, [r1, #0]
 80058f8:	4682      	mov	sl, r0
 80058fa:	460c      	mov	r4, r1
 80058fc:	4690      	mov	r8, r2
 80058fe:	d82d      	bhi.n	800595c <__ssputs_r+0x70>
 8005900:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005904:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8005908:	d026      	beq.n	8005958 <__ssputs_r+0x6c>
 800590a:	6965      	ldr	r5, [r4, #20]
 800590c:	6909      	ldr	r1, [r1, #16]
 800590e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005912:	eba3 0901 	sub.w	r9, r3, r1
 8005916:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800591a:	1c7b      	adds	r3, r7, #1
 800591c:	444b      	add	r3, r9
 800591e:	106d      	asrs	r5, r5, #1
 8005920:	429d      	cmp	r5, r3
 8005922:	bf38      	it	cc
 8005924:	461d      	movcc	r5, r3
 8005926:	0553      	lsls	r3, r2, #21
 8005928:	d527      	bpl.n	800597a <__ssputs_r+0x8e>
 800592a:	4629      	mov	r1, r5
 800592c:	f7ff ff52 	bl	80057d4 <_malloc_r>
 8005930:	4606      	mov	r6, r0
 8005932:	b360      	cbz	r0, 800598e <__ssputs_r+0xa2>
 8005934:	6921      	ldr	r1, [r4, #16]
 8005936:	464a      	mov	r2, r9
 8005938:	f7ff feab 	bl	8005692 <memcpy>
 800593c:	89a3      	ldrh	r3, [r4, #12]
 800593e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8005942:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005946:	81a3      	strh	r3, [r4, #12]
 8005948:	6126      	str	r6, [r4, #16]
 800594a:	6165      	str	r5, [r4, #20]
 800594c:	444e      	add	r6, r9
 800594e:	eba5 0509 	sub.w	r5, r5, r9
 8005952:	6026      	str	r6, [r4, #0]
 8005954:	60a5      	str	r5, [r4, #8]
 8005956:	463e      	mov	r6, r7
 8005958:	42be      	cmp	r6, r7
 800595a:	d900      	bls.n	800595e <__ssputs_r+0x72>
 800595c:	463e      	mov	r6, r7
 800595e:	6820      	ldr	r0, [r4, #0]
 8005960:	4632      	mov	r2, r6
 8005962:	4641      	mov	r1, r8
 8005964:	f000 fb64 	bl	8006030 <memmove>
 8005968:	68a3      	ldr	r3, [r4, #8]
 800596a:	1b9b      	subs	r3, r3, r6
 800596c:	60a3      	str	r3, [r4, #8]
 800596e:	6823      	ldr	r3, [r4, #0]
 8005970:	4433      	add	r3, r6
 8005972:	6023      	str	r3, [r4, #0]
 8005974:	2000      	movs	r0, #0
 8005976:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800597a:	462a      	mov	r2, r5
 800597c:	f000 fb89 	bl	8006092 <_realloc_r>
 8005980:	4606      	mov	r6, r0
 8005982:	2800      	cmp	r0, #0
 8005984:	d1e0      	bne.n	8005948 <__ssputs_r+0x5c>
 8005986:	6921      	ldr	r1, [r4, #16]
 8005988:	4650      	mov	r0, sl
 800598a:	f7ff feaf 	bl	80056ec <_free_r>
 800598e:	230c      	movs	r3, #12
 8005990:	f8ca 3000 	str.w	r3, [sl]
 8005994:	89a3      	ldrh	r3, [r4, #12]
 8005996:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800599a:	81a3      	strh	r3, [r4, #12]
 800599c:	f04f 30ff 	mov.w	r0, #4294967295
 80059a0:	e7e9      	b.n	8005976 <__ssputs_r+0x8a>
	...

080059a4 <_svfiprintf_r>:
 80059a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80059a8:	4698      	mov	r8, r3
 80059aa:	898b      	ldrh	r3, [r1, #12]
 80059ac:	061b      	lsls	r3, r3, #24
 80059ae:	b09d      	sub	sp, #116	@ 0x74
 80059b0:	4607      	mov	r7, r0
 80059b2:	460d      	mov	r5, r1
 80059b4:	4614      	mov	r4, r2
 80059b6:	d510      	bpl.n	80059da <_svfiprintf_r+0x36>
 80059b8:	690b      	ldr	r3, [r1, #16]
 80059ba:	b973      	cbnz	r3, 80059da <_svfiprintf_r+0x36>
 80059bc:	2140      	movs	r1, #64	@ 0x40
 80059be:	f7ff ff09 	bl	80057d4 <_malloc_r>
 80059c2:	6028      	str	r0, [r5, #0]
 80059c4:	6128      	str	r0, [r5, #16]
 80059c6:	b930      	cbnz	r0, 80059d6 <_svfiprintf_r+0x32>
 80059c8:	230c      	movs	r3, #12
 80059ca:	603b      	str	r3, [r7, #0]
 80059cc:	f04f 30ff 	mov.w	r0, #4294967295
 80059d0:	b01d      	add	sp, #116	@ 0x74
 80059d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80059d6:	2340      	movs	r3, #64	@ 0x40
 80059d8:	616b      	str	r3, [r5, #20]
 80059da:	2300      	movs	r3, #0
 80059dc:	9309      	str	r3, [sp, #36]	@ 0x24
 80059de:	2320      	movs	r3, #32
 80059e0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80059e4:	f8cd 800c 	str.w	r8, [sp, #12]
 80059e8:	2330      	movs	r3, #48	@ 0x30
 80059ea:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8005b88 <_svfiprintf_r+0x1e4>
 80059ee:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80059f2:	f04f 0901 	mov.w	r9, #1
 80059f6:	4623      	mov	r3, r4
 80059f8:	469a      	mov	sl, r3
 80059fa:	f813 2b01 	ldrb.w	r2, [r3], #1
 80059fe:	b10a      	cbz	r2, 8005a04 <_svfiprintf_r+0x60>
 8005a00:	2a25      	cmp	r2, #37	@ 0x25
 8005a02:	d1f9      	bne.n	80059f8 <_svfiprintf_r+0x54>
 8005a04:	ebba 0b04 	subs.w	fp, sl, r4
 8005a08:	d00b      	beq.n	8005a22 <_svfiprintf_r+0x7e>
 8005a0a:	465b      	mov	r3, fp
 8005a0c:	4622      	mov	r2, r4
 8005a0e:	4629      	mov	r1, r5
 8005a10:	4638      	mov	r0, r7
 8005a12:	f7ff ff6b 	bl	80058ec <__ssputs_r>
 8005a16:	3001      	adds	r0, #1
 8005a18:	f000 80a7 	beq.w	8005b6a <_svfiprintf_r+0x1c6>
 8005a1c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005a1e:	445a      	add	r2, fp
 8005a20:	9209      	str	r2, [sp, #36]	@ 0x24
 8005a22:	f89a 3000 	ldrb.w	r3, [sl]
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	f000 809f 	beq.w	8005b6a <_svfiprintf_r+0x1c6>
 8005a2c:	2300      	movs	r3, #0
 8005a2e:	f04f 32ff 	mov.w	r2, #4294967295
 8005a32:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005a36:	f10a 0a01 	add.w	sl, sl, #1
 8005a3a:	9304      	str	r3, [sp, #16]
 8005a3c:	9307      	str	r3, [sp, #28]
 8005a3e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005a42:	931a      	str	r3, [sp, #104]	@ 0x68
 8005a44:	4654      	mov	r4, sl
 8005a46:	2205      	movs	r2, #5
 8005a48:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005a4c:	484e      	ldr	r0, [pc, #312]	@ (8005b88 <_svfiprintf_r+0x1e4>)
 8005a4e:	f7fa fbcf 	bl	80001f0 <memchr>
 8005a52:	9a04      	ldr	r2, [sp, #16]
 8005a54:	b9d8      	cbnz	r0, 8005a8e <_svfiprintf_r+0xea>
 8005a56:	06d0      	lsls	r0, r2, #27
 8005a58:	bf44      	itt	mi
 8005a5a:	2320      	movmi	r3, #32
 8005a5c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005a60:	0711      	lsls	r1, r2, #28
 8005a62:	bf44      	itt	mi
 8005a64:	232b      	movmi	r3, #43	@ 0x2b
 8005a66:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005a6a:	f89a 3000 	ldrb.w	r3, [sl]
 8005a6e:	2b2a      	cmp	r3, #42	@ 0x2a
 8005a70:	d015      	beq.n	8005a9e <_svfiprintf_r+0xfa>
 8005a72:	9a07      	ldr	r2, [sp, #28]
 8005a74:	4654      	mov	r4, sl
 8005a76:	2000      	movs	r0, #0
 8005a78:	f04f 0c0a 	mov.w	ip, #10
 8005a7c:	4621      	mov	r1, r4
 8005a7e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005a82:	3b30      	subs	r3, #48	@ 0x30
 8005a84:	2b09      	cmp	r3, #9
 8005a86:	d94b      	bls.n	8005b20 <_svfiprintf_r+0x17c>
 8005a88:	b1b0      	cbz	r0, 8005ab8 <_svfiprintf_r+0x114>
 8005a8a:	9207      	str	r2, [sp, #28]
 8005a8c:	e014      	b.n	8005ab8 <_svfiprintf_r+0x114>
 8005a8e:	eba0 0308 	sub.w	r3, r0, r8
 8005a92:	fa09 f303 	lsl.w	r3, r9, r3
 8005a96:	4313      	orrs	r3, r2
 8005a98:	9304      	str	r3, [sp, #16]
 8005a9a:	46a2      	mov	sl, r4
 8005a9c:	e7d2      	b.n	8005a44 <_svfiprintf_r+0xa0>
 8005a9e:	9b03      	ldr	r3, [sp, #12]
 8005aa0:	1d19      	adds	r1, r3, #4
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	9103      	str	r1, [sp, #12]
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	bfbb      	ittet	lt
 8005aaa:	425b      	neglt	r3, r3
 8005aac:	f042 0202 	orrlt.w	r2, r2, #2
 8005ab0:	9307      	strge	r3, [sp, #28]
 8005ab2:	9307      	strlt	r3, [sp, #28]
 8005ab4:	bfb8      	it	lt
 8005ab6:	9204      	strlt	r2, [sp, #16]
 8005ab8:	7823      	ldrb	r3, [r4, #0]
 8005aba:	2b2e      	cmp	r3, #46	@ 0x2e
 8005abc:	d10a      	bne.n	8005ad4 <_svfiprintf_r+0x130>
 8005abe:	7863      	ldrb	r3, [r4, #1]
 8005ac0:	2b2a      	cmp	r3, #42	@ 0x2a
 8005ac2:	d132      	bne.n	8005b2a <_svfiprintf_r+0x186>
 8005ac4:	9b03      	ldr	r3, [sp, #12]
 8005ac6:	1d1a      	adds	r2, r3, #4
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	9203      	str	r2, [sp, #12]
 8005acc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005ad0:	3402      	adds	r4, #2
 8005ad2:	9305      	str	r3, [sp, #20]
 8005ad4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8005b98 <_svfiprintf_r+0x1f4>
 8005ad8:	7821      	ldrb	r1, [r4, #0]
 8005ada:	2203      	movs	r2, #3
 8005adc:	4650      	mov	r0, sl
 8005ade:	f7fa fb87 	bl	80001f0 <memchr>
 8005ae2:	b138      	cbz	r0, 8005af4 <_svfiprintf_r+0x150>
 8005ae4:	9b04      	ldr	r3, [sp, #16]
 8005ae6:	eba0 000a 	sub.w	r0, r0, sl
 8005aea:	2240      	movs	r2, #64	@ 0x40
 8005aec:	4082      	lsls	r2, r0
 8005aee:	4313      	orrs	r3, r2
 8005af0:	3401      	adds	r4, #1
 8005af2:	9304      	str	r3, [sp, #16]
 8005af4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005af8:	4824      	ldr	r0, [pc, #144]	@ (8005b8c <_svfiprintf_r+0x1e8>)
 8005afa:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005afe:	2206      	movs	r2, #6
 8005b00:	f7fa fb76 	bl	80001f0 <memchr>
 8005b04:	2800      	cmp	r0, #0
 8005b06:	d036      	beq.n	8005b76 <_svfiprintf_r+0x1d2>
 8005b08:	4b21      	ldr	r3, [pc, #132]	@ (8005b90 <_svfiprintf_r+0x1ec>)
 8005b0a:	bb1b      	cbnz	r3, 8005b54 <_svfiprintf_r+0x1b0>
 8005b0c:	9b03      	ldr	r3, [sp, #12]
 8005b0e:	3307      	adds	r3, #7
 8005b10:	f023 0307 	bic.w	r3, r3, #7
 8005b14:	3308      	adds	r3, #8
 8005b16:	9303      	str	r3, [sp, #12]
 8005b18:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005b1a:	4433      	add	r3, r6
 8005b1c:	9309      	str	r3, [sp, #36]	@ 0x24
 8005b1e:	e76a      	b.n	80059f6 <_svfiprintf_r+0x52>
 8005b20:	fb0c 3202 	mla	r2, ip, r2, r3
 8005b24:	460c      	mov	r4, r1
 8005b26:	2001      	movs	r0, #1
 8005b28:	e7a8      	b.n	8005a7c <_svfiprintf_r+0xd8>
 8005b2a:	2300      	movs	r3, #0
 8005b2c:	3401      	adds	r4, #1
 8005b2e:	9305      	str	r3, [sp, #20]
 8005b30:	4619      	mov	r1, r3
 8005b32:	f04f 0c0a 	mov.w	ip, #10
 8005b36:	4620      	mov	r0, r4
 8005b38:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005b3c:	3a30      	subs	r2, #48	@ 0x30
 8005b3e:	2a09      	cmp	r2, #9
 8005b40:	d903      	bls.n	8005b4a <_svfiprintf_r+0x1a6>
 8005b42:	2b00      	cmp	r3, #0
 8005b44:	d0c6      	beq.n	8005ad4 <_svfiprintf_r+0x130>
 8005b46:	9105      	str	r1, [sp, #20]
 8005b48:	e7c4      	b.n	8005ad4 <_svfiprintf_r+0x130>
 8005b4a:	fb0c 2101 	mla	r1, ip, r1, r2
 8005b4e:	4604      	mov	r4, r0
 8005b50:	2301      	movs	r3, #1
 8005b52:	e7f0      	b.n	8005b36 <_svfiprintf_r+0x192>
 8005b54:	ab03      	add	r3, sp, #12
 8005b56:	9300      	str	r3, [sp, #0]
 8005b58:	462a      	mov	r2, r5
 8005b5a:	4b0e      	ldr	r3, [pc, #56]	@ (8005b94 <_svfiprintf_r+0x1f0>)
 8005b5c:	a904      	add	r1, sp, #16
 8005b5e:	4638      	mov	r0, r7
 8005b60:	f3af 8000 	nop.w
 8005b64:	1c42      	adds	r2, r0, #1
 8005b66:	4606      	mov	r6, r0
 8005b68:	d1d6      	bne.n	8005b18 <_svfiprintf_r+0x174>
 8005b6a:	89ab      	ldrh	r3, [r5, #12]
 8005b6c:	065b      	lsls	r3, r3, #25
 8005b6e:	f53f af2d 	bmi.w	80059cc <_svfiprintf_r+0x28>
 8005b72:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005b74:	e72c      	b.n	80059d0 <_svfiprintf_r+0x2c>
 8005b76:	ab03      	add	r3, sp, #12
 8005b78:	9300      	str	r3, [sp, #0]
 8005b7a:	462a      	mov	r2, r5
 8005b7c:	4b05      	ldr	r3, [pc, #20]	@ (8005b94 <_svfiprintf_r+0x1f0>)
 8005b7e:	a904      	add	r1, sp, #16
 8005b80:	4638      	mov	r0, r7
 8005b82:	f000 f879 	bl	8005c78 <_printf_i>
 8005b86:	e7ed      	b.n	8005b64 <_svfiprintf_r+0x1c0>
 8005b88:	08006e23 	.word	0x08006e23
 8005b8c:	08006e2d 	.word	0x08006e2d
 8005b90:	00000000 	.word	0x00000000
 8005b94:	080058ed 	.word	0x080058ed
 8005b98:	08006e29 	.word	0x08006e29

08005b9c <_printf_common>:
 8005b9c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005ba0:	4616      	mov	r6, r2
 8005ba2:	4698      	mov	r8, r3
 8005ba4:	688a      	ldr	r2, [r1, #8]
 8005ba6:	690b      	ldr	r3, [r1, #16]
 8005ba8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005bac:	4293      	cmp	r3, r2
 8005bae:	bfb8      	it	lt
 8005bb0:	4613      	movlt	r3, r2
 8005bb2:	6033      	str	r3, [r6, #0]
 8005bb4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005bb8:	4607      	mov	r7, r0
 8005bba:	460c      	mov	r4, r1
 8005bbc:	b10a      	cbz	r2, 8005bc2 <_printf_common+0x26>
 8005bbe:	3301      	adds	r3, #1
 8005bc0:	6033      	str	r3, [r6, #0]
 8005bc2:	6823      	ldr	r3, [r4, #0]
 8005bc4:	0699      	lsls	r1, r3, #26
 8005bc6:	bf42      	ittt	mi
 8005bc8:	6833      	ldrmi	r3, [r6, #0]
 8005bca:	3302      	addmi	r3, #2
 8005bcc:	6033      	strmi	r3, [r6, #0]
 8005bce:	6825      	ldr	r5, [r4, #0]
 8005bd0:	f015 0506 	ands.w	r5, r5, #6
 8005bd4:	d106      	bne.n	8005be4 <_printf_common+0x48>
 8005bd6:	f104 0a19 	add.w	sl, r4, #25
 8005bda:	68e3      	ldr	r3, [r4, #12]
 8005bdc:	6832      	ldr	r2, [r6, #0]
 8005bde:	1a9b      	subs	r3, r3, r2
 8005be0:	42ab      	cmp	r3, r5
 8005be2:	dc26      	bgt.n	8005c32 <_printf_common+0x96>
 8005be4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005be8:	6822      	ldr	r2, [r4, #0]
 8005bea:	3b00      	subs	r3, #0
 8005bec:	bf18      	it	ne
 8005bee:	2301      	movne	r3, #1
 8005bf0:	0692      	lsls	r2, r2, #26
 8005bf2:	d42b      	bmi.n	8005c4c <_printf_common+0xb0>
 8005bf4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005bf8:	4641      	mov	r1, r8
 8005bfa:	4638      	mov	r0, r7
 8005bfc:	47c8      	blx	r9
 8005bfe:	3001      	adds	r0, #1
 8005c00:	d01e      	beq.n	8005c40 <_printf_common+0xa4>
 8005c02:	6823      	ldr	r3, [r4, #0]
 8005c04:	6922      	ldr	r2, [r4, #16]
 8005c06:	f003 0306 	and.w	r3, r3, #6
 8005c0a:	2b04      	cmp	r3, #4
 8005c0c:	bf02      	ittt	eq
 8005c0e:	68e5      	ldreq	r5, [r4, #12]
 8005c10:	6833      	ldreq	r3, [r6, #0]
 8005c12:	1aed      	subeq	r5, r5, r3
 8005c14:	68a3      	ldr	r3, [r4, #8]
 8005c16:	bf0c      	ite	eq
 8005c18:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005c1c:	2500      	movne	r5, #0
 8005c1e:	4293      	cmp	r3, r2
 8005c20:	bfc4      	itt	gt
 8005c22:	1a9b      	subgt	r3, r3, r2
 8005c24:	18ed      	addgt	r5, r5, r3
 8005c26:	2600      	movs	r6, #0
 8005c28:	341a      	adds	r4, #26
 8005c2a:	42b5      	cmp	r5, r6
 8005c2c:	d11a      	bne.n	8005c64 <_printf_common+0xc8>
 8005c2e:	2000      	movs	r0, #0
 8005c30:	e008      	b.n	8005c44 <_printf_common+0xa8>
 8005c32:	2301      	movs	r3, #1
 8005c34:	4652      	mov	r2, sl
 8005c36:	4641      	mov	r1, r8
 8005c38:	4638      	mov	r0, r7
 8005c3a:	47c8      	blx	r9
 8005c3c:	3001      	adds	r0, #1
 8005c3e:	d103      	bne.n	8005c48 <_printf_common+0xac>
 8005c40:	f04f 30ff 	mov.w	r0, #4294967295
 8005c44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005c48:	3501      	adds	r5, #1
 8005c4a:	e7c6      	b.n	8005bda <_printf_common+0x3e>
 8005c4c:	18e1      	adds	r1, r4, r3
 8005c4e:	1c5a      	adds	r2, r3, #1
 8005c50:	2030      	movs	r0, #48	@ 0x30
 8005c52:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005c56:	4422      	add	r2, r4
 8005c58:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005c5c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005c60:	3302      	adds	r3, #2
 8005c62:	e7c7      	b.n	8005bf4 <_printf_common+0x58>
 8005c64:	2301      	movs	r3, #1
 8005c66:	4622      	mov	r2, r4
 8005c68:	4641      	mov	r1, r8
 8005c6a:	4638      	mov	r0, r7
 8005c6c:	47c8      	blx	r9
 8005c6e:	3001      	adds	r0, #1
 8005c70:	d0e6      	beq.n	8005c40 <_printf_common+0xa4>
 8005c72:	3601      	adds	r6, #1
 8005c74:	e7d9      	b.n	8005c2a <_printf_common+0x8e>
	...

08005c78 <_printf_i>:
 8005c78:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005c7c:	7e0f      	ldrb	r7, [r1, #24]
 8005c7e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005c80:	2f78      	cmp	r7, #120	@ 0x78
 8005c82:	4691      	mov	r9, r2
 8005c84:	4680      	mov	r8, r0
 8005c86:	460c      	mov	r4, r1
 8005c88:	469a      	mov	sl, r3
 8005c8a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005c8e:	d807      	bhi.n	8005ca0 <_printf_i+0x28>
 8005c90:	2f62      	cmp	r7, #98	@ 0x62
 8005c92:	d80a      	bhi.n	8005caa <_printf_i+0x32>
 8005c94:	2f00      	cmp	r7, #0
 8005c96:	f000 80d1 	beq.w	8005e3c <_printf_i+0x1c4>
 8005c9a:	2f58      	cmp	r7, #88	@ 0x58
 8005c9c:	f000 80b8 	beq.w	8005e10 <_printf_i+0x198>
 8005ca0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005ca4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005ca8:	e03a      	b.n	8005d20 <_printf_i+0xa8>
 8005caa:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005cae:	2b15      	cmp	r3, #21
 8005cb0:	d8f6      	bhi.n	8005ca0 <_printf_i+0x28>
 8005cb2:	a101      	add	r1, pc, #4	@ (adr r1, 8005cb8 <_printf_i+0x40>)
 8005cb4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005cb8:	08005d11 	.word	0x08005d11
 8005cbc:	08005d25 	.word	0x08005d25
 8005cc0:	08005ca1 	.word	0x08005ca1
 8005cc4:	08005ca1 	.word	0x08005ca1
 8005cc8:	08005ca1 	.word	0x08005ca1
 8005ccc:	08005ca1 	.word	0x08005ca1
 8005cd0:	08005d25 	.word	0x08005d25
 8005cd4:	08005ca1 	.word	0x08005ca1
 8005cd8:	08005ca1 	.word	0x08005ca1
 8005cdc:	08005ca1 	.word	0x08005ca1
 8005ce0:	08005ca1 	.word	0x08005ca1
 8005ce4:	08005e23 	.word	0x08005e23
 8005ce8:	08005d4f 	.word	0x08005d4f
 8005cec:	08005ddd 	.word	0x08005ddd
 8005cf0:	08005ca1 	.word	0x08005ca1
 8005cf4:	08005ca1 	.word	0x08005ca1
 8005cf8:	08005e45 	.word	0x08005e45
 8005cfc:	08005ca1 	.word	0x08005ca1
 8005d00:	08005d4f 	.word	0x08005d4f
 8005d04:	08005ca1 	.word	0x08005ca1
 8005d08:	08005ca1 	.word	0x08005ca1
 8005d0c:	08005de5 	.word	0x08005de5
 8005d10:	6833      	ldr	r3, [r6, #0]
 8005d12:	1d1a      	adds	r2, r3, #4
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	6032      	str	r2, [r6, #0]
 8005d18:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005d1c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005d20:	2301      	movs	r3, #1
 8005d22:	e09c      	b.n	8005e5e <_printf_i+0x1e6>
 8005d24:	6833      	ldr	r3, [r6, #0]
 8005d26:	6820      	ldr	r0, [r4, #0]
 8005d28:	1d19      	adds	r1, r3, #4
 8005d2a:	6031      	str	r1, [r6, #0]
 8005d2c:	0606      	lsls	r6, r0, #24
 8005d2e:	d501      	bpl.n	8005d34 <_printf_i+0xbc>
 8005d30:	681d      	ldr	r5, [r3, #0]
 8005d32:	e003      	b.n	8005d3c <_printf_i+0xc4>
 8005d34:	0645      	lsls	r5, r0, #25
 8005d36:	d5fb      	bpl.n	8005d30 <_printf_i+0xb8>
 8005d38:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005d3c:	2d00      	cmp	r5, #0
 8005d3e:	da03      	bge.n	8005d48 <_printf_i+0xd0>
 8005d40:	232d      	movs	r3, #45	@ 0x2d
 8005d42:	426d      	negs	r5, r5
 8005d44:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005d48:	4858      	ldr	r0, [pc, #352]	@ (8005eac <_printf_i+0x234>)
 8005d4a:	230a      	movs	r3, #10
 8005d4c:	e011      	b.n	8005d72 <_printf_i+0xfa>
 8005d4e:	6821      	ldr	r1, [r4, #0]
 8005d50:	6833      	ldr	r3, [r6, #0]
 8005d52:	0608      	lsls	r0, r1, #24
 8005d54:	f853 5b04 	ldr.w	r5, [r3], #4
 8005d58:	d402      	bmi.n	8005d60 <_printf_i+0xe8>
 8005d5a:	0649      	lsls	r1, r1, #25
 8005d5c:	bf48      	it	mi
 8005d5e:	b2ad      	uxthmi	r5, r5
 8005d60:	2f6f      	cmp	r7, #111	@ 0x6f
 8005d62:	4852      	ldr	r0, [pc, #328]	@ (8005eac <_printf_i+0x234>)
 8005d64:	6033      	str	r3, [r6, #0]
 8005d66:	bf14      	ite	ne
 8005d68:	230a      	movne	r3, #10
 8005d6a:	2308      	moveq	r3, #8
 8005d6c:	2100      	movs	r1, #0
 8005d6e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005d72:	6866      	ldr	r6, [r4, #4]
 8005d74:	60a6      	str	r6, [r4, #8]
 8005d76:	2e00      	cmp	r6, #0
 8005d78:	db05      	blt.n	8005d86 <_printf_i+0x10e>
 8005d7a:	6821      	ldr	r1, [r4, #0]
 8005d7c:	432e      	orrs	r6, r5
 8005d7e:	f021 0104 	bic.w	r1, r1, #4
 8005d82:	6021      	str	r1, [r4, #0]
 8005d84:	d04b      	beq.n	8005e1e <_printf_i+0x1a6>
 8005d86:	4616      	mov	r6, r2
 8005d88:	fbb5 f1f3 	udiv	r1, r5, r3
 8005d8c:	fb03 5711 	mls	r7, r3, r1, r5
 8005d90:	5dc7      	ldrb	r7, [r0, r7]
 8005d92:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005d96:	462f      	mov	r7, r5
 8005d98:	42bb      	cmp	r3, r7
 8005d9a:	460d      	mov	r5, r1
 8005d9c:	d9f4      	bls.n	8005d88 <_printf_i+0x110>
 8005d9e:	2b08      	cmp	r3, #8
 8005da0:	d10b      	bne.n	8005dba <_printf_i+0x142>
 8005da2:	6823      	ldr	r3, [r4, #0]
 8005da4:	07df      	lsls	r7, r3, #31
 8005da6:	d508      	bpl.n	8005dba <_printf_i+0x142>
 8005da8:	6923      	ldr	r3, [r4, #16]
 8005daa:	6861      	ldr	r1, [r4, #4]
 8005dac:	4299      	cmp	r1, r3
 8005dae:	bfde      	ittt	le
 8005db0:	2330      	movle	r3, #48	@ 0x30
 8005db2:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005db6:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005dba:	1b92      	subs	r2, r2, r6
 8005dbc:	6122      	str	r2, [r4, #16]
 8005dbe:	f8cd a000 	str.w	sl, [sp]
 8005dc2:	464b      	mov	r3, r9
 8005dc4:	aa03      	add	r2, sp, #12
 8005dc6:	4621      	mov	r1, r4
 8005dc8:	4640      	mov	r0, r8
 8005dca:	f7ff fee7 	bl	8005b9c <_printf_common>
 8005dce:	3001      	adds	r0, #1
 8005dd0:	d14a      	bne.n	8005e68 <_printf_i+0x1f0>
 8005dd2:	f04f 30ff 	mov.w	r0, #4294967295
 8005dd6:	b004      	add	sp, #16
 8005dd8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005ddc:	6823      	ldr	r3, [r4, #0]
 8005dde:	f043 0320 	orr.w	r3, r3, #32
 8005de2:	6023      	str	r3, [r4, #0]
 8005de4:	4832      	ldr	r0, [pc, #200]	@ (8005eb0 <_printf_i+0x238>)
 8005de6:	2778      	movs	r7, #120	@ 0x78
 8005de8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005dec:	6823      	ldr	r3, [r4, #0]
 8005dee:	6831      	ldr	r1, [r6, #0]
 8005df0:	061f      	lsls	r7, r3, #24
 8005df2:	f851 5b04 	ldr.w	r5, [r1], #4
 8005df6:	d402      	bmi.n	8005dfe <_printf_i+0x186>
 8005df8:	065f      	lsls	r7, r3, #25
 8005dfa:	bf48      	it	mi
 8005dfc:	b2ad      	uxthmi	r5, r5
 8005dfe:	6031      	str	r1, [r6, #0]
 8005e00:	07d9      	lsls	r1, r3, #31
 8005e02:	bf44      	itt	mi
 8005e04:	f043 0320 	orrmi.w	r3, r3, #32
 8005e08:	6023      	strmi	r3, [r4, #0]
 8005e0a:	b11d      	cbz	r5, 8005e14 <_printf_i+0x19c>
 8005e0c:	2310      	movs	r3, #16
 8005e0e:	e7ad      	b.n	8005d6c <_printf_i+0xf4>
 8005e10:	4826      	ldr	r0, [pc, #152]	@ (8005eac <_printf_i+0x234>)
 8005e12:	e7e9      	b.n	8005de8 <_printf_i+0x170>
 8005e14:	6823      	ldr	r3, [r4, #0]
 8005e16:	f023 0320 	bic.w	r3, r3, #32
 8005e1a:	6023      	str	r3, [r4, #0]
 8005e1c:	e7f6      	b.n	8005e0c <_printf_i+0x194>
 8005e1e:	4616      	mov	r6, r2
 8005e20:	e7bd      	b.n	8005d9e <_printf_i+0x126>
 8005e22:	6833      	ldr	r3, [r6, #0]
 8005e24:	6825      	ldr	r5, [r4, #0]
 8005e26:	6961      	ldr	r1, [r4, #20]
 8005e28:	1d18      	adds	r0, r3, #4
 8005e2a:	6030      	str	r0, [r6, #0]
 8005e2c:	062e      	lsls	r6, r5, #24
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	d501      	bpl.n	8005e36 <_printf_i+0x1be>
 8005e32:	6019      	str	r1, [r3, #0]
 8005e34:	e002      	b.n	8005e3c <_printf_i+0x1c4>
 8005e36:	0668      	lsls	r0, r5, #25
 8005e38:	d5fb      	bpl.n	8005e32 <_printf_i+0x1ba>
 8005e3a:	8019      	strh	r1, [r3, #0]
 8005e3c:	2300      	movs	r3, #0
 8005e3e:	6123      	str	r3, [r4, #16]
 8005e40:	4616      	mov	r6, r2
 8005e42:	e7bc      	b.n	8005dbe <_printf_i+0x146>
 8005e44:	6833      	ldr	r3, [r6, #0]
 8005e46:	1d1a      	adds	r2, r3, #4
 8005e48:	6032      	str	r2, [r6, #0]
 8005e4a:	681e      	ldr	r6, [r3, #0]
 8005e4c:	6862      	ldr	r2, [r4, #4]
 8005e4e:	2100      	movs	r1, #0
 8005e50:	4630      	mov	r0, r6
 8005e52:	f7fa f9cd 	bl	80001f0 <memchr>
 8005e56:	b108      	cbz	r0, 8005e5c <_printf_i+0x1e4>
 8005e58:	1b80      	subs	r0, r0, r6
 8005e5a:	6060      	str	r0, [r4, #4]
 8005e5c:	6863      	ldr	r3, [r4, #4]
 8005e5e:	6123      	str	r3, [r4, #16]
 8005e60:	2300      	movs	r3, #0
 8005e62:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005e66:	e7aa      	b.n	8005dbe <_printf_i+0x146>
 8005e68:	6923      	ldr	r3, [r4, #16]
 8005e6a:	4632      	mov	r2, r6
 8005e6c:	4649      	mov	r1, r9
 8005e6e:	4640      	mov	r0, r8
 8005e70:	47d0      	blx	sl
 8005e72:	3001      	adds	r0, #1
 8005e74:	d0ad      	beq.n	8005dd2 <_printf_i+0x15a>
 8005e76:	6823      	ldr	r3, [r4, #0]
 8005e78:	079b      	lsls	r3, r3, #30
 8005e7a:	d413      	bmi.n	8005ea4 <_printf_i+0x22c>
 8005e7c:	68e0      	ldr	r0, [r4, #12]
 8005e7e:	9b03      	ldr	r3, [sp, #12]
 8005e80:	4298      	cmp	r0, r3
 8005e82:	bfb8      	it	lt
 8005e84:	4618      	movlt	r0, r3
 8005e86:	e7a6      	b.n	8005dd6 <_printf_i+0x15e>
 8005e88:	2301      	movs	r3, #1
 8005e8a:	4632      	mov	r2, r6
 8005e8c:	4649      	mov	r1, r9
 8005e8e:	4640      	mov	r0, r8
 8005e90:	47d0      	blx	sl
 8005e92:	3001      	adds	r0, #1
 8005e94:	d09d      	beq.n	8005dd2 <_printf_i+0x15a>
 8005e96:	3501      	adds	r5, #1
 8005e98:	68e3      	ldr	r3, [r4, #12]
 8005e9a:	9903      	ldr	r1, [sp, #12]
 8005e9c:	1a5b      	subs	r3, r3, r1
 8005e9e:	42ab      	cmp	r3, r5
 8005ea0:	dcf2      	bgt.n	8005e88 <_printf_i+0x210>
 8005ea2:	e7eb      	b.n	8005e7c <_printf_i+0x204>
 8005ea4:	2500      	movs	r5, #0
 8005ea6:	f104 0619 	add.w	r6, r4, #25
 8005eaa:	e7f5      	b.n	8005e98 <_printf_i+0x220>
 8005eac:	08006e34 	.word	0x08006e34
 8005eb0:	08006e45 	.word	0x08006e45

08005eb4 <__sflush_r>:
 8005eb4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005eb8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005ebc:	0716      	lsls	r6, r2, #28
 8005ebe:	4605      	mov	r5, r0
 8005ec0:	460c      	mov	r4, r1
 8005ec2:	d454      	bmi.n	8005f6e <__sflush_r+0xba>
 8005ec4:	684b      	ldr	r3, [r1, #4]
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	dc02      	bgt.n	8005ed0 <__sflush_r+0x1c>
 8005eca:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8005ecc:	2b00      	cmp	r3, #0
 8005ece:	dd48      	ble.n	8005f62 <__sflush_r+0xae>
 8005ed0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005ed2:	2e00      	cmp	r6, #0
 8005ed4:	d045      	beq.n	8005f62 <__sflush_r+0xae>
 8005ed6:	2300      	movs	r3, #0
 8005ed8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8005edc:	682f      	ldr	r7, [r5, #0]
 8005ede:	6a21      	ldr	r1, [r4, #32]
 8005ee0:	602b      	str	r3, [r5, #0]
 8005ee2:	d030      	beq.n	8005f46 <__sflush_r+0x92>
 8005ee4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8005ee6:	89a3      	ldrh	r3, [r4, #12]
 8005ee8:	0759      	lsls	r1, r3, #29
 8005eea:	d505      	bpl.n	8005ef8 <__sflush_r+0x44>
 8005eec:	6863      	ldr	r3, [r4, #4]
 8005eee:	1ad2      	subs	r2, r2, r3
 8005ef0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8005ef2:	b10b      	cbz	r3, 8005ef8 <__sflush_r+0x44>
 8005ef4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8005ef6:	1ad2      	subs	r2, r2, r3
 8005ef8:	2300      	movs	r3, #0
 8005efa:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005efc:	6a21      	ldr	r1, [r4, #32]
 8005efe:	4628      	mov	r0, r5
 8005f00:	47b0      	blx	r6
 8005f02:	1c43      	adds	r3, r0, #1
 8005f04:	89a3      	ldrh	r3, [r4, #12]
 8005f06:	d106      	bne.n	8005f16 <__sflush_r+0x62>
 8005f08:	6829      	ldr	r1, [r5, #0]
 8005f0a:	291d      	cmp	r1, #29
 8005f0c:	d82b      	bhi.n	8005f66 <__sflush_r+0xb2>
 8005f0e:	4a2a      	ldr	r2, [pc, #168]	@ (8005fb8 <__sflush_r+0x104>)
 8005f10:	40ca      	lsrs	r2, r1
 8005f12:	07d6      	lsls	r6, r2, #31
 8005f14:	d527      	bpl.n	8005f66 <__sflush_r+0xb2>
 8005f16:	2200      	movs	r2, #0
 8005f18:	6062      	str	r2, [r4, #4]
 8005f1a:	04d9      	lsls	r1, r3, #19
 8005f1c:	6922      	ldr	r2, [r4, #16]
 8005f1e:	6022      	str	r2, [r4, #0]
 8005f20:	d504      	bpl.n	8005f2c <__sflush_r+0x78>
 8005f22:	1c42      	adds	r2, r0, #1
 8005f24:	d101      	bne.n	8005f2a <__sflush_r+0x76>
 8005f26:	682b      	ldr	r3, [r5, #0]
 8005f28:	b903      	cbnz	r3, 8005f2c <__sflush_r+0x78>
 8005f2a:	6560      	str	r0, [r4, #84]	@ 0x54
 8005f2c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005f2e:	602f      	str	r7, [r5, #0]
 8005f30:	b1b9      	cbz	r1, 8005f62 <__sflush_r+0xae>
 8005f32:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005f36:	4299      	cmp	r1, r3
 8005f38:	d002      	beq.n	8005f40 <__sflush_r+0x8c>
 8005f3a:	4628      	mov	r0, r5
 8005f3c:	f7ff fbd6 	bl	80056ec <_free_r>
 8005f40:	2300      	movs	r3, #0
 8005f42:	6363      	str	r3, [r4, #52]	@ 0x34
 8005f44:	e00d      	b.n	8005f62 <__sflush_r+0xae>
 8005f46:	2301      	movs	r3, #1
 8005f48:	4628      	mov	r0, r5
 8005f4a:	47b0      	blx	r6
 8005f4c:	4602      	mov	r2, r0
 8005f4e:	1c50      	adds	r0, r2, #1
 8005f50:	d1c9      	bne.n	8005ee6 <__sflush_r+0x32>
 8005f52:	682b      	ldr	r3, [r5, #0]
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	d0c6      	beq.n	8005ee6 <__sflush_r+0x32>
 8005f58:	2b1d      	cmp	r3, #29
 8005f5a:	d001      	beq.n	8005f60 <__sflush_r+0xac>
 8005f5c:	2b16      	cmp	r3, #22
 8005f5e:	d11e      	bne.n	8005f9e <__sflush_r+0xea>
 8005f60:	602f      	str	r7, [r5, #0]
 8005f62:	2000      	movs	r0, #0
 8005f64:	e022      	b.n	8005fac <__sflush_r+0xf8>
 8005f66:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005f6a:	b21b      	sxth	r3, r3
 8005f6c:	e01b      	b.n	8005fa6 <__sflush_r+0xf2>
 8005f6e:	690f      	ldr	r7, [r1, #16]
 8005f70:	2f00      	cmp	r7, #0
 8005f72:	d0f6      	beq.n	8005f62 <__sflush_r+0xae>
 8005f74:	0793      	lsls	r3, r2, #30
 8005f76:	680e      	ldr	r6, [r1, #0]
 8005f78:	bf08      	it	eq
 8005f7a:	694b      	ldreq	r3, [r1, #20]
 8005f7c:	600f      	str	r7, [r1, #0]
 8005f7e:	bf18      	it	ne
 8005f80:	2300      	movne	r3, #0
 8005f82:	eba6 0807 	sub.w	r8, r6, r7
 8005f86:	608b      	str	r3, [r1, #8]
 8005f88:	f1b8 0f00 	cmp.w	r8, #0
 8005f8c:	dde9      	ble.n	8005f62 <__sflush_r+0xae>
 8005f8e:	6a21      	ldr	r1, [r4, #32]
 8005f90:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8005f92:	4643      	mov	r3, r8
 8005f94:	463a      	mov	r2, r7
 8005f96:	4628      	mov	r0, r5
 8005f98:	47b0      	blx	r6
 8005f9a:	2800      	cmp	r0, #0
 8005f9c:	dc08      	bgt.n	8005fb0 <__sflush_r+0xfc>
 8005f9e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005fa2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005fa6:	81a3      	strh	r3, [r4, #12]
 8005fa8:	f04f 30ff 	mov.w	r0, #4294967295
 8005fac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005fb0:	4407      	add	r7, r0
 8005fb2:	eba8 0800 	sub.w	r8, r8, r0
 8005fb6:	e7e7      	b.n	8005f88 <__sflush_r+0xd4>
 8005fb8:	20400001 	.word	0x20400001

08005fbc <_fflush_r>:
 8005fbc:	b538      	push	{r3, r4, r5, lr}
 8005fbe:	690b      	ldr	r3, [r1, #16]
 8005fc0:	4605      	mov	r5, r0
 8005fc2:	460c      	mov	r4, r1
 8005fc4:	b913      	cbnz	r3, 8005fcc <_fflush_r+0x10>
 8005fc6:	2500      	movs	r5, #0
 8005fc8:	4628      	mov	r0, r5
 8005fca:	bd38      	pop	{r3, r4, r5, pc}
 8005fcc:	b118      	cbz	r0, 8005fd6 <_fflush_r+0x1a>
 8005fce:	6a03      	ldr	r3, [r0, #32]
 8005fd0:	b90b      	cbnz	r3, 8005fd6 <_fflush_r+0x1a>
 8005fd2:	f7ff f9fb 	bl	80053cc <__sinit>
 8005fd6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005fda:	2b00      	cmp	r3, #0
 8005fdc:	d0f3      	beq.n	8005fc6 <_fflush_r+0xa>
 8005fde:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005fe0:	07d0      	lsls	r0, r2, #31
 8005fe2:	d404      	bmi.n	8005fee <_fflush_r+0x32>
 8005fe4:	0599      	lsls	r1, r3, #22
 8005fe6:	d402      	bmi.n	8005fee <_fflush_r+0x32>
 8005fe8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005fea:	f7ff fb50 	bl	800568e <__retarget_lock_acquire_recursive>
 8005fee:	4628      	mov	r0, r5
 8005ff0:	4621      	mov	r1, r4
 8005ff2:	f7ff ff5f 	bl	8005eb4 <__sflush_r>
 8005ff6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005ff8:	07da      	lsls	r2, r3, #31
 8005ffa:	4605      	mov	r5, r0
 8005ffc:	d4e4      	bmi.n	8005fc8 <_fflush_r+0xc>
 8005ffe:	89a3      	ldrh	r3, [r4, #12]
 8006000:	059b      	lsls	r3, r3, #22
 8006002:	d4e1      	bmi.n	8005fc8 <_fflush_r+0xc>
 8006004:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006006:	f7ff fb43 	bl	8005690 <__retarget_lock_release_recursive>
 800600a:	e7dd      	b.n	8005fc8 <_fflush_r+0xc>

0800600c <fiprintf>:
 800600c:	b40e      	push	{r1, r2, r3}
 800600e:	b503      	push	{r0, r1, lr}
 8006010:	4601      	mov	r1, r0
 8006012:	ab03      	add	r3, sp, #12
 8006014:	4805      	ldr	r0, [pc, #20]	@ (800602c <fiprintf+0x20>)
 8006016:	f853 2b04 	ldr.w	r2, [r3], #4
 800601a:	6800      	ldr	r0, [r0, #0]
 800601c:	9301      	str	r3, [sp, #4]
 800601e:	f000 f88f 	bl	8006140 <_vfiprintf_r>
 8006022:	b002      	add	sp, #8
 8006024:	f85d eb04 	ldr.w	lr, [sp], #4
 8006028:	b003      	add	sp, #12
 800602a:	4770      	bx	lr
 800602c:	2000004c 	.word	0x2000004c

08006030 <memmove>:
 8006030:	4288      	cmp	r0, r1
 8006032:	b510      	push	{r4, lr}
 8006034:	eb01 0402 	add.w	r4, r1, r2
 8006038:	d902      	bls.n	8006040 <memmove+0x10>
 800603a:	4284      	cmp	r4, r0
 800603c:	4623      	mov	r3, r4
 800603e:	d807      	bhi.n	8006050 <memmove+0x20>
 8006040:	1e43      	subs	r3, r0, #1
 8006042:	42a1      	cmp	r1, r4
 8006044:	d008      	beq.n	8006058 <memmove+0x28>
 8006046:	f811 2b01 	ldrb.w	r2, [r1], #1
 800604a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800604e:	e7f8      	b.n	8006042 <memmove+0x12>
 8006050:	4402      	add	r2, r0
 8006052:	4601      	mov	r1, r0
 8006054:	428a      	cmp	r2, r1
 8006056:	d100      	bne.n	800605a <memmove+0x2a>
 8006058:	bd10      	pop	{r4, pc}
 800605a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800605e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006062:	e7f7      	b.n	8006054 <memmove+0x24>

08006064 <_sbrk_r>:
 8006064:	b538      	push	{r3, r4, r5, lr}
 8006066:	4d06      	ldr	r5, [pc, #24]	@ (8006080 <_sbrk_r+0x1c>)
 8006068:	2300      	movs	r3, #0
 800606a:	4604      	mov	r4, r0
 800606c:	4608      	mov	r0, r1
 800606e:	602b      	str	r3, [r5, #0]
 8006070:	f7fc fe9c 	bl	8002dac <_sbrk>
 8006074:	1c43      	adds	r3, r0, #1
 8006076:	d102      	bne.n	800607e <_sbrk_r+0x1a>
 8006078:	682b      	ldr	r3, [r5, #0]
 800607a:	b103      	cbz	r3, 800607e <_sbrk_r+0x1a>
 800607c:	6023      	str	r3, [r4, #0]
 800607e:	bd38      	pop	{r3, r4, r5, pc}
 8006080:	2000069c 	.word	0x2000069c

08006084 <abort>:
 8006084:	b508      	push	{r3, lr}
 8006086:	2006      	movs	r0, #6
 8006088:	f000 fa2e 	bl	80064e8 <raise>
 800608c:	2001      	movs	r0, #1
 800608e:	f7fc fe15 	bl	8002cbc <_exit>

08006092 <_realloc_r>:
 8006092:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006096:	4607      	mov	r7, r0
 8006098:	4614      	mov	r4, r2
 800609a:	460d      	mov	r5, r1
 800609c:	b921      	cbnz	r1, 80060a8 <_realloc_r+0x16>
 800609e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80060a2:	4611      	mov	r1, r2
 80060a4:	f7ff bb96 	b.w	80057d4 <_malloc_r>
 80060a8:	b92a      	cbnz	r2, 80060b6 <_realloc_r+0x24>
 80060aa:	f7ff fb1f 	bl	80056ec <_free_r>
 80060ae:	4625      	mov	r5, r4
 80060b0:	4628      	mov	r0, r5
 80060b2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80060b6:	f000 fa33 	bl	8006520 <_malloc_usable_size_r>
 80060ba:	4284      	cmp	r4, r0
 80060bc:	4606      	mov	r6, r0
 80060be:	d802      	bhi.n	80060c6 <_realloc_r+0x34>
 80060c0:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80060c4:	d8f4      	bhi.n	80060b0 <_realloc_r+0x1e>
 80060c6:	4621      	mov	r1, r4
 80060c8:	4638      	mov	r0, r7
 80060ca:	f7ff fb83 	bl	80057d4 <_malloc_r>
 80060ce:	4680      	mov	r8, r0
 80060d0:	b908      	cbnz	r0, 80060d6 <_realloc_r+0x44>
 80060d2:	4645      	mov	r5, r8
 80060d4:	e7ec      	b.n	80060b0 <_realloc_r+0x1e>
 80060d6:	42b4      	cmp	r4, r6
 80060d8:	4622      	mov	r2, r4
 80060da:	4629      	mov	r1, r5
 80060dc:	bf28      	it	cs
 80060de:	4632      	movcs	r2, r6
 80060e0:	f7ff fad7 	bl	8005692 <memcpy>
 80060e4:	4629      	mov	r1, r5
 80060e6:	4638      	mov	r0, r7
 80060e8:	f7ff fb00 	bl	80056ec <_free_r>
 80060ec:	e7f1      	b.n	80060d2 <_realloc_r+0x40>

080060ee <__sfputc_r>:
 80060ee:	6893      	ldr	r3, [r2, #8]
 80060f0:	3b01      	subs	r3, #1
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	b410      	push	{r4}
 80060f6:	6093      	str	r3, [r2, #8]
 80060f8:	da08      	bge.n	800610c <__sfputc_r+0x1e>
 80060fa:	6994      	ldr	r4, [r2, #24]
 80060fc:	42a3      	cmp	r3, r4
 80060fe:	db01      	blt.n	8006104 <__sfputc_r+0x16>
 8006100:	290a      	cmp	r1, #10
 8006102:	d103      	bne.n	800610c <__sfputc_r+0x1e>
 8006104:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006108:	f000 b932 	b.w	8006370 <__swbuf_r>
 800610c:	6813      	ldr	r3, [r2, #0]
 800610e:	1c58      	adds	r0, r3, #1
 8006110:	6010      	str	r0, [r2, #0]
 8006112:	7019      	strb	r1, [r3, #0]
 8006114:	4608      	mov	r0, r1
 8006116:	f85d 4b04 	ldr.w	r4, [sp], #4
 800611a:	4770      	bx	lr

0800611c <__sfputs_r>:
 800611c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800611e:	4606      	mov	r6, r0
 8006120:	460f      	mov	r7, r1
 8006122:	4614      	mov	r4, r2
 8006124:	18d5      	adds	r5, r2, r3
 8006126:	42ac      	cmp	r4, r5
 8006128:	d101      	bne.n	800612e <__sfputs_r+0x12>
 800612a:	2000      	movs	r0, #0
 800612c:	e007      	b.n	800613e <__sfputs_r+0x22>
 800612e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006132:	463a      	mov	r2, r7
 8006134:	4630      	mov	r0, r6
 8006136:	f7ff ffda 	bl	80060ee <__sfputc_r>
 800613a:	1c43      	adds	r3, r0, #1
 800613c:	d1f3      	bne.n	8006126 <__sfputs_r+0xa>
 800613e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08006140 <_vfiprintf_r>:
 8006140:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006144:	460d      	mov	r5, r1
 8006146:	b09d      	sub	sp, #116	@ 0x74
 8006148:	4614      	mov	r4, r2
 800614a:	4698      	mov	r8, r3
 800614c:	4606      	mov	r6, r0
 800614e:	b118      	cbz	r0, 8006158 <_vfiprintf_r+0x18>
 8006150:	6a03      	ldr	r3, [r0, #32]
 8006152:	b90b      	cbnz	r3, 8006158 <_vfiprintf_r+0x18>
 8006154:	f7ff f93a 	bl	80053cc <__sinit>
 8006158:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800615a:	07d9      	lsls	r1, r3, #31
 800615c:	d405      	bmi.n	800616a <_vfiprintf_r+0x2a>
 800615e:	89ab      	ldrh	r3, [r5, #12]
 8006160:	059a      	lsls	r2, r3, #22
 8006162:	d402      	bmi.n	800616a <_vfiprintf_r+0x2a>
 8006164:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006166:	f7ff fa92 	bl	800568e <__retarget_lock_acquire_recursive>
 800616a:	89ab      	ldrh	r3, [r5, #12]
 800616c:	071b      	lsls	r3, r3, #28
 800616e:	d501      	bpl.n	8006174 <_vfiprintf_r+0x34>
 8006170:	692b      	ldr	r3, [r5, #16]
 8006172:	b99b      	cbnz	r3, 800619c <_vfiprintf_r+0x5c>
 8006174:	4629      	mov	r1, r5
 8006176:	4630      	mov	r0, r6
 8006178:	f000 f938 	bl	80063ec <__swsetup_r>
 800617c:	b170      	cbz	r0, 800619c <_vfiprintf_r+0x5c>
 800617e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006180:	07dc      	lsls	r4, r3, #31
 8006182:	d504      	bpl.n	800618e <_vfiprintf_r+0x4e>
 8006184:	f04f 30ff 	mov.w	r0, #4294967295
 8006188:	b01d      	add	sp, #116	@ 0x74
 800618a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800618e:	89ab      	ldrh	r3, [r5, #12]
 8006190:	0598      	lsls	r0, r3, #22
 8006192:	d4f7      	bmi.n	8006184 <_vfiprintf_r+0x44>
 8006194:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006196:	f7ff fa7b 	bl	8005690 <__retarget_lock_release_recursive>
 800619a:	e7f3      	b.n	8006184 <_vfiprintf_r+0x44>
 800619c:	2300      	movs	r3, #0
 800619e:	9309      	str	r3, [sp, #36]	@ 0x24
 80061a0:	2320      	movs	r3, #32
 80061a2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80061a6:	f8cd 800c 	str.w	r8, [sp, #12]
 80061aa:	2330      	movs	r3, #48	@ 0x30
 80061ac:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800635c <_vfiprintf_r+0x21c>
 80061b0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80061b4:	f04f 0901 	mov.w	r9, #1
 80061b8:	4623      	mov	r3, r4
 80061ba:	469a      	mov	sl, r3
 80061bc:	f813 2b01 	ldrb.w	r2, [r3], #1
 80061c0:	b10a      	cbz	r2, 80061c6 <_vfiprintf_r+0x86>
 80061c2:	2a25      	cmp	r2, #37	@ 0x25
 80061c4:	d1f9      	bne.n	80061ba <_vfiprintf_r+0x7a>
 80061c6:	ebba 0b04 	subs.w	fp, sl, r4
 80061ca:	d00b      	beq.n	80061e4 <_vfiprintf_r+0xa4>
 80061cc:	465b      	mov	r3, fp
 80061ce:	4622      	mov	r2, r4
 80061d0:	4629      	mov	r1, r5
 80061d2:	4630      	mov	r0, r6
 80061d4:	f7ff ffa2 	bl	800611c <__sfputs_r>
 80061d8:	3001      	adds	r0, #1
 80061da:	f000 80a7 	beq.w	800632c <_vfiprintf_r+0x1ec>
 80061de:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80061e0:	445a      	add	r2, fp
 80061e2:	9209      	str	r2, [sp, #36]	@ 0x24
 80061e4:	f89a 3000 	ldrb.w	r3, [sl]
 80061e8:	2b00      	cmp	r3, #0
 80061ea:	f000 809f 	beq.w	800632c <_vfiprintf_r+0x1ec>
 80061ee:	2300      	movs	r3, #0
 80061f0:	f04f 32ff 	mov.w	r2, #4294967295
 80061f4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80061f8:	f10a 0a01 	add.w	sl, sl, #1
 80061fc:	9304      	str	r3, [sp, #16]
 80061fe:	9307      	str	r3, [sp, #28]
 8006200:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006204:	931a      	str	r3, [sp, #104]	@ 0x68
 8006206:	4654      	mov	r4, sl
 8006208:	2205      	movs	r2, #5
 800620a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800620e:	4853      	ldr	r0, [pc, #332]	@ (800635c <_vfiprintf_r+0x21c>)
 8006210:	f7f9 ffee 	bl	80001f0 <memchr>
 8006214:	9a04      	ldr	r2, [sp, #16]
 8006216:	b9d8      	cbnz	r0, 8006250 <_vfiprintf_r+0x110>
 8006218:	06d1      	lsls	r1, r2, #27
 800621a:	bf44      	itt	mi
 800621c:	2320      	movmi	r3, #32
 800621e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006222:	0713      	lsls	r3, r2, #28
 8006224:	bf44      	itt	mi
 8006226:	232b      	movmi	r3, #43	@ 0x2b
 8006228:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800622c:	f89a 3000 	ldrb.w	r3, [sl]
 8006230:	2b2a      	cmp	r3, #42	@ 0x2a
 8006232:	d015      	beq.n	8006260 <_vfiprintf_r+0x120>
 8006234:	9a07      	ldr	r2, [sp, #28]
 8006236:	4654      	mov	r4, sl
 8006238:	2000      	movs	r0, #0
 800623a:	f04f 0c0a 	mov.w	ip, #10
 800623e:	4621      	mov	r1, r4
 8006240:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006244:	3b30      	subs	r3, #48	@ 0x30
 8006246:	2b09      	cmp	r3, #9
 8006248:	d94b      	bls.n	80062e2 <_vfiprintf_r+0x1a2>
 800624a:	b1b0      	cbz	r0, 800627a <_vfiprintf_r+0x13a>
 800624c:	9207      	str	r2, [sp, #28]
 800624e:	e014      	b.n	800627a <_vfiprintf_r+0x13a>
 8006250:	eba0 0308 	sub.w	r3, r0, r8
 8006254:	fa09 f303 	lsl.w	r3, r9, r3
 8006258:	4313      	orrs	r3, r2
 800625a:	9304      	str	r3, [sp, #16]
 800625c:	46a2      	mov	sl, r4
 800625e:	e7d2      	b.n	8006206 <_vfiprintf_r+0xc6>
 8006260:	9b03      	ldr	r3, [sp, #12]
 8006262:	1d19      	adds	r1, r3, #4
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	9103      	str	r1, [sp, #12]
 8006268:	2b00      	cmp	r3, #0
 800626a:	bfbb      	ittet	lt
 800626c:	425b      	neglt	r3, r3
 800626e:	f042 0202 	orrlt.w	r2, r2, #2
 8006272:	9307      	strge	r3, [sp, #28]
 8006274:	9307      	strlt	r3, [sp, #28]
 8006276:	bfb8      	it	lt
 8006278:	9204      	strlt	r2, [sp, #16]
 800627a:	7823      	ldrb	r3, [r4, #0]
 800627c:	2b2e      	cmp	r3, #46	@ 0x2e
 800627e:	d10a      	bne.n	8006296 <_vfiprintf_r+0x156>
 8006280:	7863      	ldrb	r3, [r4, #1]
 8006282:	2b2a      	cmp	r3, #42	@ 0x2a
 8006284:	d132      	bne.n	80062ec <_vfiprintf_r+0x1ac>
 8006286:	9b03      	ldr	r3, [sp, #12]
 8006288:	1d1a      	adds	r2, r3, #4
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	9203      	str	r2, [sp, #12]
 800628e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006292:	3402      	adds	r4, #2
 8006294:	9305      	str	r3, [sp, #20]
 8006296:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800636c <_vfiprintf_r+0x22c>
 800629a:	7821      	ldrb	r1, [r4, #0]
 800629c:	2203      	movs	r2, #3
 800629e:	4650      	mov	r0, sl
 80062a0:	f7f9 ffa6 	bl	80001f0 <memchr>
 80062a4:	b138      	cbz	r0, 80062b6 <_vfiprintf_r+0x176>
 80062a6:	9b04      	ldr	r3, [sp, #16]
 80062a8:	eba0 000a 	sub.w	r0, r0, sl
 80062ac:	2240      	movs	r2, #64	@ 0x40
 80062ae:	4082      	lsls	r2, r0
 80062b0:	4313      	orrs	r3, r2
 80062b2:	3401      	adds	r4, #1
 80062b4:	9304      	str	r3, [sp, #16]
 80062b6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80062ba:	4829      	ldr	r0, [pc, #164]	@ (8006360 <_vfiprintf_r+0x220>)
 80062bc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80062c0:	2206      	movs	r2, #6
 80062c2:	f7f9 ff95 	bl	80001f0 <memchr>
 80062c6:	2800      	cmp	r0, #0
 80062c8:	d03f      	beq.n	800634a <_vfiprintf_r+0x20a>
 80062ca:	4b26      	ldr	r3, [pc, #152]	@ (8006364 <_vfiprintf_r+0x224>)
 80062cc:	bb1b      	cbnz	r3, 8006316 <_vfiprintf_r+0x1d6>
 80062ce:	9b03      	ldr	r3, [sp, #12]
 80062d0:	3307      	adds	r3, #7
 80062d2:	f023 0307 	bic.w	r3, r3, #7
 80062d6:	3308      	adds	r3, #8
 80062d8:	9303      	str	r3, [sp, #12]
 80062da:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80062dc:	443b      	add	r3, r7
 80062de:	9309      	str	r3, [sp, #36]	@ 0x24
 80062e0:	e76a      	b.n	80061b8 <_vfiprintf_r+0x78>
 80062e2:	fb0c 3202 	mla	r2, ip, r2, r3
 80062e6:	460c      	mov	r4, r1
 80062e8:	2001      	movs	r0, #1
 80062ea:	e7a8      	b.n	800623e <_vfiprintf_r+0xfe>
 80062ec:	2300      	movs	r3, #0
 80062ee:	3401      	adds	r4, #1
 80062f0:	9305      	str	r3, [sp, #20]
 80062f2:	4619      	mov	r1, r3
 80062f4:	f04f 0c0a 	mov.w	ip, #10
 80062f8:	4620      	mov	r0, r4
 80062fa:	f810 2b01 	ldrb.w	r2, [r0], #1
 80062fe:	3a30      	subs	r2, #48	@ 0x30
 8006300:	2a09      	cmp	r2, #9
 8006302:	d903      	bls.n	800630c <_vfiprintf_r+0x1cc>
 8006304:	2b00      	cmp	r3, #0
 8006306:	d0c6      	beq.n	8006296 <_vfiprintf_r+0x156>
 8006308:	9105      	str	r1, [sp, #20]
 800630a:	e7c4      	b.n	8006296 <_vfiprintf_r+0x156>
 800630c:	fb0c 2101 	mla	r1, ip, r1, r2
 8006310:	4604      	mov	r4, r0
 8006312:	2301      	movs	r3, #1
 8006314:	e7f0      	b.n	80062f8 <_vfiprintf_r+0x1b8>
 8006316:	ab03      	add	r3, sp, #12
 8006318:	9300      	str	r3, [sp, #0]
 800631a:	462a      	mov	r2, r5
 800631c:	4b12      	ldr	r3, [pc, #72]	@ (8006368 <_vfiprintf_r+0x228>)
 800631e:	a904      	add	r1, sp, #16
 8006320:	4630      	mov	r0, r6
 8006322:	f3af 8000 	nop.w
 8006326:	4607      	mov	r7, r0
 8006328:	1c78      	adds	r0, r7, #1
 800632a:	d1d6      	bne.n	80062da <_vfiprintf_r+0x19a>
 800632c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800632e:	07d9      	lsls	r1, r3, #31
 8006330:	d405      	bmi.n	800633e <_vfiprintf_r+0x1fe>
 8006332:	89ab      	ldrh	r3, [r5, #12]
 8006334:	059a      	lsls	r2, r3, #22
 8006336:	d402      	bmi.n	800633e <_vfiprintf_r+0x1fe>
 8006338:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800633a:	f7ff f9a9 	bl	8005690 <__retarget_lock_release_recursive>
 800633e:	89ab      	ldrh	r3, [r5, #12]
 8006340:	065b      	lsls	r3, r3, #25
 8006342:	f53f af1f 	bmi.w	8006184 <_vfiprintf_r+0x44>
 8006346:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006348:	e71e      	b.n	8006188 <_vfiprintf_r+0x48>
 800634a:	ab03      	add	r3, sp, #12
 800634c:	9300      	str	r3, [sp, #0]
 800634e:	462a      	mov	r2, r5
 8006350:	4b05      	ldr	r3, [pc, #20]	@ (8006368 <_vfiprintf_r+0x228>)
 8006352:	a904      	add	r1, sp, #16
 8006354:	4630      	mov	r0, r6
 8006356:	f7ff fc8f 	bl	8005c78 <_printf_i>
 800635a:	e7e4      	b.n	8006326 <_vfiprintf_r+0x1e6>
 800635c:	08006e23 	.word	0x08006e23
 8006360:	08006e2d 	.word	0x08006e2d
 8006364:	00000000 	.word	0x00000000
 8006368:	0800611d 	.word	0x0800611d
 800636c:	08006e29 	.word	0x08006e29

08006370 <__swbuf_r>:
 8006370:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006372:	460e      	mov	r6, r1
 8006374:	4614      	mov	r4, r2
 8006376:	4605      	mov	r5, r0
 8006378:	b118      	cbz	r0, 8006382 <__swbuf_r+0x12>
 800637a:	6a03      	ldr	r3, [r0, #32]
 800637c:	b90b      	cbnz	r3, 8006382 <__swbuf_r+0x12>
 800637e:	f7ff f825 	bl	80053cc <__sinit>
 8006382:	69a3      	ldr	r3, [r4, #24]
 8006384:	60a3      	str	r3, [r4, #8]
 8006386:	89a3      	ldrh	r3, [r4, #12]
 8006388:	071a      	lsls	r2, r3, #28
 800638a:	d501      	bpl.n	8006390 <__swbuf_r+0x20>
 800638c:	6923      	ldr	r3, [r4, #16]
 800638e:	b943      	cbnz	r3, 80063a2 <__swbuf_r+0x32>
 8006390:	4621      	mov	r1, r4
 8006392:	4628      	mov	r0, r5
 8006394:	f000 f82a 	bl	80063ec <__swsetup_r>
 8006398:	b118      	cbz	r0, 80063a2 <__swbuf_r+0x32>
 800639a:	f04f 37ff 	mov.w	r7, #4294967295
 800639e:	4638      	mov	r0, r7
 80063a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80063a2:	6823      	ldr	r3, [r4, #0]
 80063a4:	6922      	ldr	r2, [r4, #16]
 80063a6:	1a98      	subs	r0, r3, r2
 80063a8:	6963      	ldr	r3, [r4, #20]
 80063aa:	b2f6      	uxtb	r6, r6
 80063ac:	4283      	cmp	r3, r0
 80063ae:	4637      	mov	r7, r6
 80063b0:	dc05      	bgt.n	80063be <__swbuf_r+0x4e>
 80063b2:	4621      	mov	r1, r4
 80063b4:	4628      	mov	r0, r5
 80063b6:	f7ff fe01 	bl	8005fbc <_fflush_r>
 80063ba:	2800      	cmp	r0, #0
 80063bc:	d1ed      	bne.n	800639a <__swbuf_r+0x2a>
 80063be:	68a3      	ldr	r3, [r4, #8]
 80063c0:	3b01      	subs	r3, #1
 80063c2:	60a3      	str	r3, [r4, #8]
 80063c4:	6823      	ldr	r3, [r4, #0]
 80063c6:	1c5a      	adds	r2, r3, #1
 80063c8:	6022      	str	r2, [r4, #0]
 80063ca:	701e      	strb	r6, [r3, #0]
 80063cc:	6962      	ldr	r2, [r4, #20]
 80063ce:	1c43      	adds	r3, r0, #1
 80063d0:	429a      	cmp	r2, r3
 80063d2:	d004      	beq.n	80063de <__swbuf_r+0x6e>
 80063d4:	89a3      	ldrh	r3, [r4, #12]
 80063d6:	07db      	lsls	r3, r3, #31
 80063d8:	d5e1      	bpl.n	800639e <__swbuf_r+0x2e>
 80063da:	2e0a      	cmp	r6, #10
 80063dc:	d1df      	bne.n	800639e <__swbuf_r+0x2e>
 80063de:	4621      	mov	r1, r4
 80063e0:	4628      	mov	r0, r5
 80063e2:	f7ff fdeb 	bl	8005fbc <_fflush_r>
 80063e6:	2800      	cmp	r0, #0
 80063e8:	d0d9      	beq.n	800639e <__swbuf_r+0x2e>
 80063ea:	e7d6      	b.n	800639a <__swbuf_r+0x2a>

080063ec <__swsetup_r>:
 80063ec:	b538      	push	{r3, r4, r5, lr}
 80063ee:	4b29      	ldr	r3, [pc, #164]	@ (8006494 <__swsetup_r+0xa8>)
 80063f0:	4605      	mov	r5, r0
 80063f2:	6818      	ldr	r0, [r3, #0]
 80063f4:	460c      	mov	r4, r1
 80063f6:	b118      	cbz	r0, 8006400 <__swsetup_r+0x14>
 80063f8:	6a03      	ldr	r3, [r0, #32]
 80063fa:	b90b      	cbnz	r3, 8006400 <__swsetup_r+0x14>
 80063fc:	f7fe ffe6 	bl	80053cc <__sinit>
 8006400:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006404:	0719      	lsls	r1, r3, #28
 8006406:	d422      	bmi.n	800644e <__swsetup_r+0x62>
 8006408:	06da      	lsls	r2, r3, #27
 800640a:	d407      	bmi.n	800641c <__swsetup_r+0x30>
 800640c:	2209      	movs	r2, #9
 800640e:	602a      	str	r2, [r5, #0]
 8006410:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006414:	81a3      	strh	r3, [r4, #12]
 8006416:	f04f 30ff 	mov.w	r0, #4294967295
 800641a:	e033      	b.n	8006484 <__swsetup_r+0x98>
 800641c:	0758      	lsls	r0, r3, #29
 800641e:	d512      	bpl.n	8006446 <__swsetup_r+0x5a>
 8006420:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006422:	b141      	cbz	r1, 8006436 <__swsetup_r+0x4a>
 8006424:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006428:	4299      	cmp	r1, r3
 800642a:	d002      	beq.n	8006432 <__swsetup_r+0x46>
 800642c:	4628      	mov	r0, r5
 800642e:	f7ff f95d 	bl	80056ec <_free_r>
 8006432:	2300      	movs	r3, #0
 8006434:	6363      	str	r3, [r4, #52]	@ 0x34
 8006436:	89a3      	ldrh	r3, [r4, #12]
 8006438:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800643c:	81a3      	strh	r3, [r4, #12]
 800643e:	2300      	movs	r3, #0
 8006440:	6063      	str	r3, [r4, #4]
 8006442:	6923      	ldr	r3, [r4, #16]
 8006444:	6023      	str	r3, [r4, #0]
 8006446:	89a3      	ldrh	r3, [r4, #12]
 8006448:	f043 0308 	orr.w	r3, r3, #8
 800644c:	81a3      	strh	r3, [r4, #12]
 800644e:	6923      	ldr	r3, [r4, #16]
 8006450:	b94b      	cbnz	r3, 8006466 <__swsetup_r+0x7a>
 8006452:	89a3      	ldrh	r3, [r4, #12]
 8006454:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8006458:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800645c:	d003      	beq.n	8006466 <__swsetup_r+0x7a>
 800645e:	4621      	mov	r1, r4
 8006460:	4628      	mov	r0, r5
 8006462:	f000 f88b 	bl	800657c <__smakebuf_r>
 8006466:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800646a:	f013 0201 	ands.w	r2, r3, #1
 800646e:	d00a      	beq.n	8006486 <__swsetup_r+0x9a>
 8006470:	2200      	movs	r2, #0
 8006472:	60a2      	str	r2, [r4, #8]
 8006474:	6962      	ldr	r2, [r4, #20]
 8006476:	4252      	negs	r2, r2
 8006478:	61a2      	str	r2, [r4, #24]
 800647a:	6922      	ldr	r2, [r4, #16]
 800647c:	b942      	cbnz	r2, 8006490 <__swsetup_r+0xa4>
 800647e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8006482:	d1c5      	bne.n	8006410 <__swsetup_r+0x24>
 8006484:	bd38      	pop	{r3, r4, r5, pc}
 8006486:	0799      	lsls	r1, r3, #30
 8006488:	bf58      	it	pl
 800648a:	6962      	ldrpl	r2, [r4, #20]
 800648c:	60a2      	str	r2, [r4, #8]
 800648e:	e7f4      	b.n	800647a <__swsetup_r+0x8e>
 8006490:	2000      	movs	r0, #0
 8006492:	e7f7      	b.n	8006484 <__swsetup_r+0x98>
 8006494:	2000004c 	.word	0x2000004c

08006498 <_raise_r>:
 8006498:	291f      	cmp	r1, #31
 800649a:	b538      	push	{r3, r4, r5, lr}
 800649c:	4605      	mov	r5, r0
 800649e:	460c      	mov	r4, r1
 80064a0:	d904      	bls.n	80064ac <_raise_r+0x14>
 80064a2:	2316      	movs	r3, #22
 80064a4:	6003      	str	r3, [r0, #0]
 80064a6:	f04f 30ff 	mov.w	r0, #4294967295
 80064aa:	bd38      	pop	{r3, r4, r5, pc}
 80064ac:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80064ae:	b112      	cbz	r2, 80064b6 <_raise_r+0x1e>
 80064b0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80064b4:	b94b      	cbnz	r3, 80064ca <_raise_r+0x32>
 80064b6:	4628      	mov	r0, r5
 80064b8:	f000 f830 	bl	800651c <_getpid_r>
 80064bc:	4622      	mov	r2, r4
 80064be:	4601      	mov	r1, r0
 80064c0:	4628      	mov	r0, r5
 80064c2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80064c6:	f000 b817 	b.w	80064f8 <_kill_r>
 80064ca:	2b01      	cmp	r3, #1
 80064cc:	d00a      	beq.n	80064e4 <_raise_r+0x4c>
 80064ce:	1c59      	adds	r1, r3, #1
 80064d0:	d103      	bne.n	80064da <_raise_r+0x42>
 80064d2:	2316      	movs	r3, #22
 80064d4:	6003      	str	r3, [r0, #0]
 80064d6:	2001      	movs	r0, #1
 80064d8:	e7e7      	b.n	80064aa <_raise_r+0x12>
 80064da:	2100      	movs	r1, #0
 80064dc:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80064e0:	4620      	mov	r0, r4
 80064e2:	4798      	blx	r3
 80064e4:	2000      	movs	r0, #0
 80064e6:	e7e0      	b.n	80064aa <_raise_r+0x12>

080064e8 <raise>:
 80064e8:	4b02      	ldr	r3, [pc, #8]	@ (80064f4 <raise+0xc>)
 80064ea:	4601      	mov	r1, r0
 80064ec:	6818      	ldr	r0, [r3, #0]
 80064ee:	f7ff bfd3 	b.w	8006498 <_raise_r>
 80064f2:	bf00      	nop
 80064f4:	2000004c 	.word	0x2000004c

080064f8 <_kill_r>:
 80064f8:	b538      	push	{r3, r4, r5, lr}
 80064fa:	4d07      	ldr	r5, [pc, #28]	@ (8006518 <_kill_r+0x20>)
 80064fc:	2300      	movs	r3, #0
 80064fe:	4604      	mov	r4, r0
 8006500:	4608      	mov	r0, r1
 8006502:	4611      	mov	r1, r2
 8006504:	602b      	str	r3, [r5, #0]
 8006506:	f7fc fbc9 	bl	8002c9c <_kill>
 800650a:	1c43      	adds	r3, r0, #1
 800650c:	d102      	bne.n	8006514 <_kill_r+0x1c>
 800650e:	682b      	ldr	r3, [r5, #0]
 8006510:	b103      	cbz	r3, 8006514 <_kill_r+0x1c>
 8006512:	6023      	str	r3, [r4, #0]
 8006514:	bd38      	pop	{r3, r4, r5, pc}
 8006516:	bf00      	nop
 8006518:	2000069c 	.word	0x2000069c

0800651c <_getpid_r>:
 800651c:	f7fc bbb6 	b.w	8002c8c <_getpid>

08006520 <_malloc_usable_size_r>:
 8006520:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006524:	1f18      	subs	r0, r3, #4
 8006526:	2b00      	cmp	r3, #0
 8006528:	bfbc      	itt	lt
 800652a:	580b      	ldrlt	r3, [r1, r0]
 800652c:	18c0      	addlt	r0, r0, r3
 800652e:	4770      	bx	lr

08006530 <__swhatbuf_r>:
 8006530:	b570      	push	{r4, r5, r6, lr}
 8006532:	460c      	mov	r4, r1
 8006534:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006538:	2900      	cmp	r1, #0
 800653a:	b096      	sub	sp, #88	@ 0x58
 800653c:	4615      	mov	r5, r2
 800653e:	461e      	mov	r6, r3
 8006540:	da0d      	bge.n	800655e <__swhatbuf_r+0x2e>
 8006542:	89a3      	ldrh	r3, [r4, #12]
 8006544:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8006548:	f04f 0100 	mov.w	r1, #0
 800654c:	bf14      	ite	ne
 800654e:	2340      	movne	r3, #64	@ 0x40
 8006550:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8006554:	2000      	movs	r0, #0
 8006556:	6031      	str	r1, [r6, #0]
 8006558:	602b      	str	r3, [r5, #0]
 800655a:	b016      	add	sp, #88	@ 0x58
 800655c:	bd70      	pop	{r4, r5, r6, pc}
 800655e:	466a      	mov	r2, sp
 8006560:	f000 f848 	bl	80065f4 <_fstat_r>
 8006564:	2800      	cmp	r0, #0
 8006566:	dbec      	blt.n	8006542 <__swhatbuf_r+0x12>
 8006568:	9901      	ldr	r1, [sp, #4]
 800656a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800656e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8006572:	4259      	negs	r1, r3
 8006574:	4159      	adcs	r1, r3
 8006576:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800657a:	e7eb      	b.n	8006554 <__swhatbuf_r+0x24>

0800657c <__smakebuf_r>:
 800657c:	898b      	ldrh	r3, [r1, #12]
 800657e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006580:	079d      	lsls	r5, r3, #30
 8006582:	4606      	mov	r6, r0
 8006584:	460c      	mov	r4, r1
 8006586:	d507      	bpl.n	8006598 <__smakebuf_r+0x1c>
 8006588:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800658c:	6023      	str	r3, [r4, #0]
 800658e:	6123      	str	r3, [r4, #16]
 8006590:	2301      	movs	r3, #1
 8006592:	6163      	str	r3, [r4, #20]
 8006594:	b003      	add	sp, #12
 8006596:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006598:	ab01      	add	r3, sp, #4
 800659a:	466a      	mov	r2, sp
 800659c:	f7ff ffc8 	bl	8006530 <__swhatbuf_r>
 80065a0:	9f00      	ldr	r7, [sp, #0]
 80065a2:	4605      	mov	r5, r0
 80065a4:	4639      	mov	r1, r7
 80065a6:	4630      	mov	r0, r6
 80065a8:	f7ff f914 	bl	80057d4 <_malloc_r>
 80065ac:	b948      	cbnz	r0, 80065c2 <__smakebuf_r+0x46>
 80065ae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80065b2:	059a      	lsls	r2, r3, #22
 80065b4:	d4ee      	bmi.n	8006594 <__smakebuf_r+0x18>
 80065b6:	f023 0303 	bic.w	r3, r3, #3
 80065ba:	f043 0302 	orr.w	r3, r3, #2
 80065be:	81a3      	strh	r3, [r4, #12]
 80065c0:	e7e2      	b.n	8006588 <__smakebuf_r+0xc>
 80065c2:	89a3      	ldrh	r3, [r4, #12]
 80065c4:	6020      	str	r0, [r4, #0]
 80065c6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80065ca:	81a3      	strh	r3, [r4, #12]
 80065cc:	9b01      	ldr	r3, [sp, #4]
 80065ce:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80065d2:	b15b      	cbz	r3, 80065ec <__smakebuf_r+0x70>
 80065d4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80065d8:	4630      	mov	r0, r6
 80065da:	f000 f81d 	bl	8006618 <_isatty_r>
 80065de:	b128      	cbz	r0, 80065ec <__smakebuf_r+0x70>
 80065e0:	89a3      	ldrh	r3, [r4, #12]
 80065e2:	f023 0303 	bic.w	r3, r3, #3
 80065e6:	f043 0301 	orr.w	r3, r3, #1
 80065ea:	81a3      	strh	r3, [r4, #12]
 80065ec:	89a3      	ldrh	r3, [r4, #12]
 80065ee:	431d      	orrs	r5, r3
 80065f0:	81a5      	strh	r5, [r4, #12]
 80065f2:	e7cf      	b.n	8006594 <__smakebuf_r+0x18>

080065f4 <_fstat_r>:
 80065f4:	b538      	push	{r3, r4, r5, lr}
 80065f6:	4d07      	ldr	r5, [pc, #28]	@ (8006614 <_fstat_r+0x20>)
 80065f8:	2300      	movs	r3, #0
 80065fa:	4604      	mov	r4, r0
 80065fc:	4608      	mov	r0, r1
 80065fe:	4611      	mov	r1, r2
 8006600:	602b      	str	r3, [r5, #0]
 8006602:	f7fc fbab 	bl	8002d5c <_fstat>
 8006606:	1c43      	adds	r3, r0, #1
 8006608:	d102      	bne.n	8006610 <_fstat_r+0x1c>
 800660a:	682b      	ldr	r3, [r5, #0]
 800660c:	b103      	cbz	r3, 8006610 <_fstat_r+0x1c>
 800660e:	6023      	str	r3, [r4, #0]
 8006610:	bd38      	pop	{r3, r4, r5, pc}
 8006612:	bf00      	nop
 8006614:	2000069c 	.word	0x2000069c

08006618 <_isatty_r>:
 8006618:	b538      	push	{r3, r4, r5, lr}
 800661a:	4d06      	ldr	r5, [pc, #24]	@ (8006634 <_isatty_r+0x1c>)
 800661c:	2300      	movs	r3, #0
 800661e:	4604      	mov	r4, r0
 8006620:	4608      	mov	r0, r1
 8006622:	602b      	str	r3, [r5, #0]
 8006624:	f7fc fbaa 	bl	8002d7c <_isatty>
 8006628:	1c43      	adds	r3, r0, #1
 800662a:	d102      	bne.n	8006632 <_isatty_r+0x1a>
 800662c:	682b      	ldr	r3, [r5, #0]
 800662e:	b103      	cbz	r3, 8006632 <_isatty_r+0x1a>
 8006630:	6023      	str	r3, [r4, #0]
 8006632:	bd38      	pop	{r3, r4, r5, pc}
 8006634:	2000069c 	.word	0x2000069c

08006638 <_init>:
 8006638:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800663a:	bf00      	nop
 800663c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800663e:	bc08      	pop	{r3}
 8006640:	469e      	mov	lr, r3
 8006642:	4770      	bx	lr

08006644 <_fini>:
 8006644:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006646:	bf00      	nop
 8006648:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800664a:	bc08      	pop	{r3}
 800664c:	469e      	mov	lr, r3
 800664e:	4770      	bx	lr
