v1
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,,,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,sys_pll:sys_pll_inst0|altpll:altpll_component|sys_pll_altpll:auto_generated|wire_pll1_clk[0],Global Clock,
GLOBAL_SIGNAL_MSG_SOURCE_NAME_MAY_CHANGE,rv32i_rst~0,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|PC_WB[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|PC_WB[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|PC_WB[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|PC_WB[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|PC_WB[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|PC_WB[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|PC_WB[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|PC_WB[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|PC_WB[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|PC_WB[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|PC_WB[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|PC_WB[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|PC_WB[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|PC_WB[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|PC_WB[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|PC_WB[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|PC_WB[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|PC_WB[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|PC_WB[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|PC_WB[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|PC_WB[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|PC_WB[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|PC_WB[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|PC_WB[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|PC_WB[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|PC_WB[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|PC_WB[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|PC_WB[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|PC_WB[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|PC_WB[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|PC_WB[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|PC_WB[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|PC_IF[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|PC_IF[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|PC_IF[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|PC_IF[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|PC_IF[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|PC_IF[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|PC_IF[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|PC_IF[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|PC_IF[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|PC_IF[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|PC_IF[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|PC_IF[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|PC_IF[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|PC_IF[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|PC_IF[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|PC_IF[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|PC_IF[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|PC_IF[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|PC_IF[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|PC_IF[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|PC_IF[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|PC_IF[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|PC_IF[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|PC_IF[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|PC_IF[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|PC_IF[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|PC_IF[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|PC_IF[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|PC_IF[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|PC_IF[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|PC_IF[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|PC_IF[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|store_data_WB[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|store_data_WB[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|store_data_WB[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|store_data_WB[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|store_data_WB[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|store_data_WB[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|store_data_WB[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|store_data_WB[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|store_data_WB[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|store_data_WB[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|store_data_WB[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|store_data_WB[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|store_data_WB[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|store_data_WB[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|store_data_WB[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|store_data_WB[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|store_data_WB[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|store_data_WB[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|store_data_WB[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|store_data_WB[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|store_data_WB[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|store_data_WB[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|store_data_WB[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|store_data_WB[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|store_data_WB[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|store_data_WB[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|store_data_WB[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|store_data_WB[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|store_data_WB[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|store_data_WB[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|PC_DX[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|alu_out_WB[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|alu_out_WB[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|PC_DX[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|alu_out_WB[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|PC_DX[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|alu_out_WB[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|PC_DX[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|PC_DX[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|alu_out_WB[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|alu_out_WB[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|PC_DX[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|alu_out_WB[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|PC_DX[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|alu_out_WB[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|PC_DX[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|PC_DX[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|alu_out_WB[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|alu_out_WB[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|PC_DX[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|alu_out_WB[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|PC_DX[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|alu_out_WB[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|PC_DX[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|PC_DX[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|alu_out_WB[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|alu_out_WB[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|PC_DX[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|alu_out_WB[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|PC_DX[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|alu_out_WB[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|PC_DX[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|PC_DX[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|alu_out_WB[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|alu_out_WB[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|PC_DX[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|alu_out_WB[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|PC_DX[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|alu_out_WB[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|PC_DX[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|inst_DX[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|alu_out_WB[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|PC_DX[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|inst_DX[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|alu_out_WB[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|PC_DX[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|inst_DX[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|inst_DX[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|alu_out_WB[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|PC_DX[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|alu_out_WB[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|PC_DX[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|inst_DX[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|alu_out_WB[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|PC_DX[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|inst_DX[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|alu_out_WB[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|PC_DX[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|inst_DX[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|inst_DX[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|alu_out_WB[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|PC_DX[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|alu_out_WB[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|PC_DX[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|inst_DX[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|alu_out_WB[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|PC_DX[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|inst_DX[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|alu_out_WB[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|PC_DX[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|inst_DX[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|inst_DX[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_1_bypass[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_1_bypass[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_1_bypass[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_1_bypass[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_1_bypass[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data~33,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|inst_DX[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|inst_DX[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|inst_DX[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|inst_DX[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|inst_DX[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|alu_out_WB[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|PC_DX[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|alu_out_WB[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_0_bypass[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_0_bypass[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_0_bypass[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_0_bypass[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_0_bypass[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data~0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|inst_DX[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|inst_DX[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|inst_DX[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|inst_DX[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|inst_DX[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|PC_DX[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|inst_DX[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|inst_DX[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|inst_DX[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|store_data_WB[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|store_data_WB[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|inst_DX[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|inst_DX[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|inst_DX[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|inst_DX[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|inst_DX[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|inst_DX[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rv32i_rst~0,rv32i_pipeline:rv32i_pipeline_inst0|inst_DX[4],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,rv32i_rst~0,Off,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,rst,Global Clock,
IO_RULES,NUM_PINS_NOT_EXCEED_LOC_AVAILABLE,PASS,IO_000001,Capacity Checks,Number of pins in an I/O bank should not exceed the number of locations available.,Critical,0 such failures found.,,I/O,,
IO_RULES,NUM_CLKS_NOT_EXCEED_CLKS_AVAILABLE,INAPPLICABLE,IO_000002,Capacity Checks,Number of clocks in an I/O bank should not exceed the number of clocks available.,Critical,No Global Signal assignments found.,,I/O,,
IO_RULES,NUM_VREF_NOT_EXCEED_LOC_AVAILABLE,PASS,IO_000003,Capacity Checks,Number of pins in a Vrefgroup should not exceed the number of locations available.,Critical,0 such failures found.,,I/O,,
IO_RULES,IO_BANK_SUPPORT_VCCIO,INAPPLICABLE,IO_000004,Voltage Compatibility Checks,The I/O bank should support the requested VCCIO.,Critical,No IOBANK_VCCIO assignments found.,,I/O,,
IO_RULES,IO_BANK_NOT_HAVE_COMPETING_VREF,INAPPLICABLE,IO_000005,Voltage Compatibility Checks,The I/O bank should not have competing VREF values.,Critical,No VREF I/O Standard assignments found.,,I/O,,
IO_RULES,IO_BANK_NOT_HAVE_COMPETING_VCCIO,PASS,IO_000006,Voltage Compatibility Checks,The I/O bank should not have competing VCCIO values.,Critical,0 such failures found.,,I/O,,
IO_RULES,CHECK_UNAVAILABLE_LOC,PASS,IO_000007,Valid Location Checks,Checks for unavailable locations.,Critical,0 such failures found.,,I/O,,
IO_RULES,CHECK_RESERVED_LOC,INAPPLICABLE,IO_000008,Valid Location Checks,Checks for reserved locations.,Critical,No reserved LogicLock region found.,,I/O,,
IO_RULES,LOC_SUPPORT_IO_STD,PASS,IO_000009,I/O Properties Checks for One I/O,The location should support the requested I/O standard.,Critical,0 such failures found.,,I/O,,
IO_RULES,LOC_SUPPORT_IO_DIR,PASS,IO_000010,I/O Properties Checks for One I/O,The location should support the requested I/O direction.,Critical,0 such failures found.,,I/O,,
IO_RULES,LOC_SUPPORT_CURRENT_STRENGTH,PASS,IO_000011,I/O Properties Checks for One I/O,The location should support the requested Current Strength.,Critical,0 such failures found.,,I/O,,
IO_RULES,LOC_SUPPORT_OCT_VALUE,INAPPLICABLE,IO_000012,I/O Properties Checks for One I/O,The location should support the requested On Chip Termination value.,Critical,No Termination assignments found.,,I/O,,
IO_RULES,LOC_SUPPORT_BUS_HOLD_VALUE,INAPPLICABLE,IO_000013,I/O Properties Checks for One I/O,The location should support the requested Bus Hold value.,Critical,No Enable Bus-Hold Circuitry assignments found.,,I/O,,
IO_RULES,LOC_SUPPORT_WEAK_PULL_UP_VALUE,INAPPLICABLE,IO_000014,I/O Properties Checks for One I/O,The location should support the requested Weak Pull Up value.,Critical,No Weak Pull-Up Resistor assignments found.,,I/O,,
IO_RULES,LOC_SUPPORT_PCI_CLAMP_DIODE,PASS,IO_000015,I/O Properties Checks for One I/O,The location should support the requested PCI Clamp Diode.,Critical,0 such failures found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_CURRENT_STRENGTH,PASS,IO_000018,I/O Properties Checks for One I/O,The I/O standard should support the requested Current Strength.,Critical,0 such failures found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_OCT_VALUE,INAPPLICABLE,IO_000019,I/O Properties Checks for One I/O,The I/O standard should support the requested On Chip Termination value.,Critical,No Termination assignments found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_PCI_CLAMP_DIODE,PASS,IO_000020,I/O Properties Checks for One I/O,The I/O standard should support the requested PCI Clamp Diode.,Critical,0 such failures found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_WEAK_PULL_UP_VALUE,INAPPLICABLE,IO_000021,I/O Properties Checks for One I/O,The I/O standard should support the requested Weak Pull Up value.,Critical,No Weak Pull-Up Resistor assignments found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_BUS_HOLD_VALUE,INAPPLICABLE,IO_000022,I/O Properties Checks for One I/O,The I/O standard should support the requested Bus Hold value.,Critical,No Enable Bus-Hold Circuitry assignments found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_OPEN_DRAIN_VALUE,INAPPLICABLE,IO_000023,I/O Properties Checks for One I/O,The I/O standard should support the Open Drain value.,Critical,No open drain assignments found.,,I/O,,
IO_RULES,IO_DIR_SUPPORT_OCT_VALUE,INAPPLICABLE,IO_000024,I/O Properties Checks for One I/O,The I/O direction should support the On Chip Termination value.,Critical,No Termination assignments found.,,I/O,,
IO_RULES,OCT_AND_CURRENT_STRENGTH_NOT_USED_SIMULTANEOUSLY,INAPPLICABLE,IO_000026,I/O Properties Checks for One I/O,On Chip Termination and Current Strength should not be used at the same time.,Critical,No Termination assignments found.,,I/O,,
IO_RULES,WEAK_PULL_UP_AND_BUS_HOLD_NOT_USED_SIMULTANEOUSLY,INAPPLICABLE,IO_000027,I/O Properties Checks for One I/O,Weak Pull Up and Bus Hold should not be used at the same time.,Critical,No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found.,,I/O,,
IO_RULES,IO_STD_SUPPORTS_SLEW_RATE,INAPPLICABLE,IO_000045,I/O Properties Checks for One I/O,The I/O standard should support the requested Slew Rate value.,Critical,No Slew Rate assignments found.,,I/O,,
IO_RULES,LOC_SUPPORTS_SLEW_RATE,INAPPLICABLE,IO_000046,I/O Properties Checks for One I/O,The location should support the requested Slew Rate value.,Critical,No Slew Rate assignments found.,,I/O,,
IO_RULES,OCT_SUPPORTS_SLEW_RATE,INAPPLICABLE,IO_000047,I/O Properties Checks for One I/O,On Chip Termination and Slew Rate should not be used at the same time.,Critical,No Slew Rate assignments found.,,I/O,,
IO_RULES,CURRENT_DENSITY_FOR_CONSECUTIVE_IO_NOT_EXCEED_CURRENT_VALUE,PASS,IO_000033,Electromigration Checks,Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os.,Critical,0 such failures found.,,I/O,,
IO_RULES,SINGLE_ENDED_OUTPUTS_LAB_ROWS_FROM_DIFF_IO,INAPPLICABLE,IO_000034,SI Related Distance Checks,Single-ended outputs should be 5 LAB row(s) away from a differential I/O.,High,No Differential I/O Standard assignments found.,,I/O,,
IO_RULES,MAX_20_OUTPUTS_ALLOWED_IN_VREFGROUP,INAPPLICABLE,IO_000042,SI Related SSO Limit Checks,No more than 20 outputs are allowed in a VREF group when VREF is being read from.,High,No VREF I/O Standard assignments found.,,I/O,,
IO_RULES_MATRIX,Pin/Rules,IO_000001;IO_000002;IO_000003;IO_000004;IO_000005;IO_000006;IO_000007;IO_000008;IO_000009;IO_000010;IO_000011;IO_000012;IO_000013;IO_000014;IO_000015;IO_000018;IO_000019;IO_000020;IO_000021;IO_000022;IO_000023;IO_000024;IO_000026;IO_000027;IO_000045;IO_000046;IO_000047;IO_000033;IO_000034;IO_000042,
IO_RULES_MATRIX,Total Pass,16;0;16;0;0;16;16;0;16;16;6;0;0;0;10;6;0;10;0;0;0;0;0;0;0;0;0;16;0;0,
IO_RULES_MATRIX,Total Unchecked,0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0,
IO_RULES_MATRIX,Total Inapplicable,0;16;0;16;16;0;0;16;0;0;10;16;16;16;6;10;16;6;16;16;16;16;16;16;16;16;16;0;16;16,
IO_RULES_MATRIX,Total Fail,0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0,
IO_RULES_MATRIX,E_RESET,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,E_RXER,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,E_TXEN,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,E_TXD[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,E_TXD[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,E_TXD[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,E_TXD[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,E_TXC,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,E_RXC,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,rst,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sys_clk,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,E_RXDV,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,E_RXD[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,E_RXD[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,E_RXD[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,E_RXD[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_SUMMARY,Total I/O Rules,30,
IO_RULES_SUMMARY,Number of I/O Rules Passed,11,
IO_RULES_SUMMARY,Number of I/O Rules Failed,0,
IO_RULES_SUMMARY,Number of I/O Rules Unchecked,0,
IO_RULES_SUMMARY,Number of I/O Rules Inapplicable,19,
