/*
 * Copyright (c) 2020-2020 HiSilicon Technologies Co., Ltd.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 */

#ifndef __CLK_BUR_H
#define __CLK_BUR_H
/* clk_crgctrl */
#define CLKIN_SYS		0
#define CLKIN_REF		1
#define CLK_FLL_SRC		2
#define CLK_PPLL1		3
#define CLK_PPLL2		4
#define CLK_PPLL3		5
#define CLK_PPLL4		6
#define CLK_FNPLL1		7
#define CLK_FNPLL4		8
#define CLK_SPLL		9
#define CLK_MODEM_BASE		10
#define CLK_LBINTPLL_1		11
#define CLK_PPLL_PCIE		12
#define PCLK		13
#define CLK_GATE_PPLL2		14
#define CLK_GATE_PPLL3		15
#define CLK_GATE_FNPLL4		16
#define CLK_GATE_SPLL_MEDIA		17
#define CLK_GATE_PPLL2_MEDIA		18
#define CLK_GATE_PPLL3_MEDIA		19
#define CLK_SYS_INI		20
#define CLK_DIV_SYSBUS		21
#define CLK_DIV_CFGBUS		22
#define PCLK_GPIO0		23
#define PCLK_GPIO1		24
#define PCLK_GPIO2		25
#define PCLK_GPIO3		26
#define PCLK_GPIO4		27
#define PCLK_GPIO5		28
#define PCLK_GPIO6		29
#define PCLK_GPIO7		30
#define PCLK_GPIO8		31
#define PCLK_GPIO9		32
#define PCLK_GPIO10		33
#define PCLK_GPIO11		34
#define PCLK_GPIO12		35
#define PCLK_GPIO13		36
#define PCLK_GPIO14		37
#define PCLK_GPIO15		38
#define PCLK_GPIO16		39
#define PCLK_GPIO17		40
#define PCLK_GPIO18		41
#define PCLK_GPIO19		42
#define PCLK_GATE_WD0_HIGH		43
#define CLK_GATE_WD0_HIGH		44
#define PCLK_GATE_WD0		45
#define PCLK_GATE_WD1		46
#define CLK_MUX_WD0		47
#define CODECCSSI_MUX		48
#define CLK_GATE_CODECSSI		49
#define PCLK_GATE_CODECSSI		50
#define CLK_FACTOR_TCXO		51
#define CLK_GATE_TIMER5_A		52
#define AUTODIV_SYSBUS		53
#define AUTODIV_EMMC0BUS		54
#define CLK_ATDVFS		55
#define ATCLK		56
#define TRACKCLKIN		57
#define PCLK_DBG		58
#define PCLK_DIV_DBG		59
#define TRACKCLKIN_DIV		60
#define ACLK_GATE_PERF_STAT		61
#define PCLK_GATE_PERF_STAT		62
#define CLK_DIV_PERF_STAT		63
#define CLK_PERF_DIV_GT		64
#define CLK_GATE_PERF_STAT		65
#define CLK_DIV_CSSYSDBG		66
#define CLK_GATE_CSSYSDBG		67
#define CLK_DIV_DMABUS		68
#define CLK_GATE_DMAC		69
#define CLK_GATE_DMA_IOMCU		70
#define CLK_GATE_CSSYS_ATCLK		71
#define CLK_GATE_SOCP_ACPU		72
#define CLK_GATE_TCLK_SOCP		73
#define CLK_GATE_TIME_STAMP_GT		74
#define CLK_DIV_TIME_STAMP		75
#define CLK_GATE_TIME_STAMP		76
#define CLK_GATE_IPF		77
#define CLK_GATE_IPF_PSAM		78
#define ACLK_GATE_MAA		79
#define CLK_GATE_MAA_REF		80
#define CLK_GATE_SPE_GT		81
#define CLK_DIV_SPE		82
#define CLK_GATE_SPE		83
#define HCLK_GATE_SPE		84
#define CLK_GATE_SPE_REF		85
#define ACLK_GATE_AXI_MEM		86
#define CLK_GATE_AXI_MEM		87
#define CLK_GATE_AXI_MEM_GS		88
#define CLK_DIV_VCODECBUS		89
#define CLK_GATE_VCODECBUS_GT		90
#define CLK_MUX_VCODECBUS		91
#define CLK_GATE_SD		92
#define CLK_DIV_MMC0BUS		93
#define CLK_MUX_SD_SYS		94
#define CLK_MUX_SD_PLL		95
#define CLK_DIV_SD		96
#define CLK_ANDGT_SD		97
#define CLK_SD_SYS		98
#define CLK_SD_SYS_GT		99
#define CLK_SDIO_PERI_GT		100
#define CLK_SDIO_PERI_DIV		101
#define CLK_SDIO_SYS		102
#define CLK_MUX_A53HPM		103
#define CLK_A53HPM_ANDGT		104
#define CLK_DIV_A53HPM		105
#define CLK_MUX_320M		106
#define CLK_320M_PLL_GT		107
#define CLK_DIV_320M		108
#define CLK_GATE_UART1		109
#define CLK_GATE_UART4		110
#define PCLK_GATE_UART1		111
#define PCLK_GATE_UART4		112
#define CLK_MUX_UARTH		113
#define CLK_DIV_UARTH		114
#define CLK_ANDGT_UARTH		115
#define CLK_GATE_UART2		116
#define CLK_GATE_UART5		117
#define PCLK_GATE_UART2		118
#define PCLK_GATE_UART5		119
#define CLK_MUX_UARTL		120
#define CLK_DIV_UARTL		121
#define CLK_ANDGT_UARTL		122
#define CLK_GATE_UART0		123
#define PCLK_GATE_UART0		124
#define CLK_MUX_UART0		125
#define CLK_DIV_UART0		126
#define CLK_ANDGT_UART0		127
#define CLK_FACTOR_UART0		128
#define CLK_UART0_DBG		129
#define CLK_GATE_I2C3		130
#define CLK_GATE_I2C4		131
#define CLK_GATE_I2C6_ACPU		132
#define CLK_GATE_I2C7		133
#define CLK_GATE_I2C9		134
#define PCLK_GATE_I2C3		135
#define PCLK_GATE_I2C4		136
#define PCLK_GATE_I2C6_ACPU		137
#define PCLK_GATE_I2C7		138
#define PCLK_GATE_I2C9		139
#define CLK_DIV_I2C		140
#define CLK_MUX_I2C		141
#define CLK_ANDGT_I3C4		142
#define CLK_DIV_I3C4		143
#define CLK_GATE_I3C4		144
#define PCLK_GATE_I3C4		145
#define CLK_GATE_SPI1		146
#define CLK_GATE_SPI4		147
#define PCLK_GATE_SPI1		148
#define PCLK_GATE_SPI4		149
#define CLK_MUX_SPI1		150
#define CLK_DIV_SPI1		151
#define CLK_ANDGT_SPI1		152
#define CLK_MUX_SPI4		153
#define CLK_DIV_SPI4		154
#define CLK_ANDGT_SPI4		155
#define CLK_USB2PHY_REF_DIV		156
#define CLKANDGT_MMC_USBDP		157
#define CLK_DIV_USBDP		158
#define CLK_GATE_MMC_USBDP		159
#define CLK_USB2_DRD_32K		160
#define CLK_USB2DRD_REF		161
#define CLK_GATE_UFSPHY_REF		162
#define CLK_GATE_UFSIO_REF		163
#define PCLK_GATE_PCTRL		164
#define CLK_ANDGT_PTP		165
#define CLK_DIV_PTP		166
#define CLK_GATE_PWM		167
#define CLK_GATE_BLPWM		168
#define CLK_SYSCNT_DIV		169
#define CLK_GATE_GPS_REF		170
#define CLK_MUX_GPS_REF		171
#define CLK_GATE_MDM2GPS0		172
#define CLK_GATE_MDM2GPS1		173
#define CLK_GATE_MDM2GPS2		174
#define CLK_GATE_AO_ASP		175
#define CLK_DIV_AO_ASP		176
#define CLK_MUX_AO_ASP		177
#define CLK_DIV_AO_ASP_GT		178
#define PCLK_GATE_DSI0		179
#define PCLK_GATE_DSI1		180
#define CLK_GATE_LDI0		181
#define CLK_GATE_LDI1		182
#define PERI_VOLT_HOLD		183
#define PERI_VOLT_MIDDLE		184
#define PERI_VOLT_LOW		185
#define EPS_VOLT_HIGH		186
#define EPS_VOLT_MIDDLE		187
#define EPS_VOLT_LOW		188
#define VENC_VOLT_HOLD		189
#define VDEC_VOLT_HOLD		190
#define EDC_VOLT_HOLD		191
#define EFUSE_VOLT_HOLD		192
#define LDI0_VOLT_HOLD		193
#define HISE_VOLT_HOLD		194
#define CLK_MUX_VDEC		195
#define CLK_ANDGT_VDEC		196
#define CLK_DIV_VDEC		197
#define CLK_MUX_VENC		198
#define CLK_ANDGT_VENC		199
#define CLK_DIV_VENC		200
#define CLK_GATE_DPCTRL_16M		201
#define PCLK_GATE_DPCTRL		202
#define ACLK_GATE_DPCTRL		203
#define CLK_GT_ISP_I2C		204
#define CLK_DIV_ISP_I2C		205
#define CLK_GATE_ISP_I2C_MEDIA		206
#define CLK_GATE_ISP_SNCLK0		207
#define CLK_GATE_ISP_SNCLK1		208
#define CLK_GATE_ISP_SNCLK2		209
#define CLK_GATE_ISP_SNCLK3		210
#define CLK_ISP_SNCLK_MUX0		211
#define CLK_ISP_SNCLK_DIV0		212
#define CLK_ISP_SNCLK_MUX1		213
#define CLK_ISP_SNCLK_DIV1		214
#define CLK_ISP_SNCLK_MUX2		215
#define CLK_ISP_SNCLK_DIV2		216
#define CLK_ISP_SNCLK_MUX3		217
#define CLK_ISP_SNCLK_DIV3		218
#define CLK_ISP_SNCLK_FAC		219
#define CLK_ISP_SNCLK_ANGT		220
#define CLK_GATE_RXDPHY0_CFG		221
#define CLK_GATE_RXDPHY1_CFG		222
#define CLK_GATE_RXDPHY2_CFG		223
#define CLK_GATE_RXDPHY3_CFG		224
#define CLK_GATE_TXDPHY0_CFG		225
#define CLK_GATE_TXDPHY0_REF		226
#define CLK_GATE_TXDPHY1_CFG		227
#define CLK_GATE_TXDPHY1_REF		228
#define CLK_ANDGT_RXDPHY		229
#define CLK_FACTOR_RXDPHY		230
#define CLK_MUX_RXDPHY_CFG		231
#define PCLK_GATE_LOADMONITOR		232
#define CLK_GATE_LOADMONITOR		233
#define CLK_DIV_LOADMONITOR		234
#define CLK_GT_LOADMONITOR		235
#define PCLK_GATE_LOADMONITOR_L		236
#define CLK_GATE_LOADMONITOR_L		237
#define CLK_GATE_MEDIA_TCXO		238
#define CLK_MUX_IVP32DSP_CORE		239
#define CLK_ANDGT_IVP32DSP_CORE		240
#define CLK_DIV_IVP32DSP_CORE		241
#define CLK_GATE_FD_FUNC		242
#define CLK_UART6		243
#define CLK_GATE_I2C0		244
#define CLK_GATE_I2C1		245
#define CLK_GATE_I2C2		246
#define CLK_GATE_SPI0		247
#define CLK_FAC_180M		248
#define CLK_GATE_IOMCU_PERI0		249
#define CLK_GATE_SPI2		250
#define CLK_GATE_UART3		251
#define CLK_GATE_UART8		252
#define CLK_GATE_UART7		253
#define CLK_GNSS_ABB		254
#define CLK_PMU32KC		255
#define OSC32K		256
#define OSC19M		257
#define CLK_480M		258
#define CLK_INVALID		259
#define AUTODIV_CFGBUS		260
#define AUTODIV_DMABUS		261
#define AUTODIV_ISP_DVFS		262
#define AUTODIV_ISP		263
#define CLK_GATE_ATDIV_MMC0		264
#define CLK_GATE_ATDIV_DMA		265
#define CLK_GATE_ATDIV_CFG		266
#define CLK_GATE_ATDIV_SYS		267
#define CLK_FPGA_1P92		268
#define CLK_FPGA_2M		269
#define CLK_FPGA_10M		270
#define CLK_FPGA_19M		271
#define CLK_FPGA_20M		272
#define CLK_FPGA_24M		273
#define CLK_FPGA_26M		274
#define CLK_FPGA_27M		275
#define CLK_FPGA_32M		276
#define CLK_FPGA_40M		277
#define CLK_FPGA_48M		278
#define CLK_FPGA_50M		279
#define CLK_FPGA_57M		280
#define CLK_FPGA_60M		281
#define CLK_FPGA_64M		282
#define CLK_FPGA_80M		283
#define CLK_FPGA_100M		284
#define CLK_FPGA_160M		285

/* hsdt_crg */
#define CLK_GATE_PCIEPLL		0
#define CLK_GATE_PCIEPHY_REF		1
#define PCLK_GATE_PCIE_SYS		2
#define PCLK_GATE_PCIE_PHY		3
#define ACLK_GATE_PCIE		4
#define CLK_GATE_HSDT_TBU		5
#define CLK_GATE_HSDT_TCU		6
#define CLK_GATE_PCIE0_MCU		7
#define CLK_GATE_PCIE0_MCU_BUS		8
#define CLK_GATE_PCIE0_MCU_19P2		9
#define CLK_GATE_PCIE0_MCU_32K		10
#define CLK_GATE_SDIO		11
#define CLK_MUX_SDIO_SYS		12
#define CLK_DIV_SDIO		13
#define CLK_ANDGT_SDIO		14
#define CLK_SDIO_SYS_GT		15
#define HCLK_GATE_SDIO		16

/* clk_mmc0_crg */
#define HCLK_GATE_SD		0
#define CLKANDGT_USB2PHY_REF		1
#define CLK_MUX_USB19D2PHY		2
#define CLK_USB2PHY_REF		3
#define PCLK_HISI_USB20PHY		4
#define PCLK_USB20_SYSCTRL		5
#define HCLK_USB2DRD		6

/* clk_sctrl */
#define PCLK_GPIO20		0
#define PCLK_GPIO21		1
#define CLK_DIV_AOBUS		2
#define CLK_GATE_TIMER5_B		3
#define CLK_MUX_TIMER5_A		4
#define CLK_MUX_TIMER5_B		5
#define CLK_GATE_TIMER5		6
#define CLK_PCIE_AUX_ANDGT		7
#define CLK_PCIE_AUX_DIV		8
#define CLK_PCIE_AUX_MUX		9
#define CLK_GATE_PCIEAUX		10
#define CLK_ANDGT_IOPERI		11
#define CLK_DIV_IOPERI		12
#define CLK_MUX_IOPERI		13
#define CLK_GATE_SPI		14
#define PCLK_GATE_SPI		15
#define CLK_GATE_SPI5		16
#define PCLK_GATE_SPI5		17
#define CLK_DIV_SPI5		18
#define CLK_ANDGT_SPI5		19
#define CLK_MUX_SPI5		20
#define PCLK_GATE_RTC		21
#define PCLK_GATE_RTC1		22
#define PCLK_AO_GPIO0		23
#define PCLK_AO_GPIO1		24
#define PCLK_AO_GPIO2		25
#define PCLK_AO_GPIO3		26
#define PCLK_AO_GPIO4		27
#define PCLK_AO_GPIO5		28
#define PCLK_AO_GPIO6		29
#define PCLK_AO_GPIO29		30
#define PCLK_AO_GPIO30		31
#define PCLK_AO_GPIO31		32
#define PCLK_AO_GPIO32		33
#define PCLK_AO_GPIO33		34
#define PCLK_AO_GPIO34		35
#define PCLK_AO_GPIO35		36
#define PCLK_AO_GPIO36		37
#define PCLK_GATE_SYSCNT		38
#define CLK_GATE_SYSCNT		39
#define CLKMUX_SYSCNT		40
#define CLK_ASP_BACKUP		41
#define CLKGT_ASP_CODEC		42
#define CLKDIV_ASP_CODEC		43
#define CLK_MUX_ASP_CODEC		44
#define CLK_ASP_CODEC		45
#define CLK_GATE_ASP_SUBSYS		46
#define CLK_MUX_ASP_PLL		47
#define CLK_AO_ASP_MUX		48
#define CLK_GATE_ASP_TCXO		49
#define PCLK_GATE_AO_LOADMONITOR		50
#define CLK_GATE_AO_LOADMONITOR		51
#define CLK_DIV_AO_LOADMONITOR		52
#define CLK_GT_AO_LOADMONITOR		53
#define CLK_SW_AO_LOADMONITOR		54

/* clk_iomcu_crgctrl */
#define CLK_I2C1_GATE_IOMCU		0

/* clk_media1_crg */
#define CLK_MUX_VIVOBUS		0
#define CLK_GATE_VIVOBUS_ANDGT		1
#define CLK_DIV_VIVOBUS		2
#define CLK_GATE_VIVOBUS		3
#define PCLK_GATE_ISP_NOC_SUBSYS		4
#define ACLK_GATE_ISP_NOC_SUBSYS		5
#define PCLK_GATE_DISP_NOC_SUBSYS		6
#define ACLK_GATE_DISP_NOC_SUBSYS		7
#define PCLK_GATE_DSS		8
#define ACLK_GATE_DSS		9
#define CLK_GATE_EDC0FREQ		10
#define CLK_DIV_EDC0		11
#define CLK_ANDGT_EDC0		12
#define CLK_MUX_EDC0		13
#define ACLK_GATE_ISP		14
#define CLK_MUX_ISPI2C		15
#define CLK_GATE_ISPI2C		16
#define CLK_GATE_ISP_SYS		17
#define CLK_ANDGT_ISP_I3C		18
#define CLK_DIV_ISP_I3C		19
#define CLK_GATE_ISP_I3C		20
#define CLK_MUX_ISPCPU		21
#define CLK_ANDGT_ISPCPU		22
#define CLK_DIV_ISPCPU		23
#define CLK_GATE_ISPCPU		24
#define CLK_MUX_ISPFUNC		25
#define CLK_ANDGT_ISPFUNC		26
#define CLK_DIV_ISPFUNC		27
#define CLK_GATE_ISPFUNCFREQ		28
#define CLK_MUX_ISPFUNC2		29
#define CLK_ANDGT_ISPFUNC2		30
#define CLK_DIV_ISPFUNC2		31
#define CLK_GATE_ISPFUNC2FREQ		32
#define CLK_MUX_ISPFUNC3		33
#define CLK_ANDGT_ISPFUNC3		34
#define CLK_DIV_ISPFUNC3		35
#define CLK_GATE_ISPFUNC3FREQ		36
#define PCLK_GATE_MEDIA1_LM		37
#define CLK_GATE_LOADMONITOR_MEDIA1		38
#define CLK_JPG_FUNC_MUX		39
#define CLK_ANDGT_JPG_FUNC		40
#define CLK_DIV_JPG_FUNC		41
#define CLK_GATE_JPG_FUNCFREQ		42
#define ACLK_GATE_JPG		43
#define PCLK_GATE_JPG		44
#define ACLK_GATE_NOC_ISP		45
#define PCLK_GATE_NOC_ISP		46
#define CLK_FDAI_FUNC_MUX		47
#define CLK_ANDGT_FDAI_FUNC		48
#define CLK_DIV_FDAI_FUNC		49
#define CLK_GATE_FDAI_FUNCFREQ		50
#define ACLK_GATE_ASC		51
#define CLK_GATE_DSS_AXI_MM		52
#define CLK_GATE_MMBUF		53
#define PCLK_GATE_MMBUF		54
#define CLK_SW_MMBUF		55
#define ACLK_DIV_MMBUF		56
#define CLK_MMBUF_PLL_ANDGT		57
#define PCLK_DIV_MMBUF		58
#define PCLK_MMBUF_ANDGT		59
#define CLK_GATE_ATDIV_VIVO		60
#define CLK_GATE_ATDIV_ISPCPU		61

/* clk_media2_crg */
#define CLK_GATE_VCODECBUS		0
#define CLK_GATE_VDECFREQ		1
#define PCLK_GATE_VDEC		2
#define ACLK_GATE_VDEC		3
#define CLK_GATE_VENCFREQ		4
#define PCLK_GATE_VENC		5
#define ACLK_GATE_VENC		6
#define PCLK_GATE_MEDIA2_LM		7
#define CLK_GATE_LOADMONITOR_MEDIA2		8
#define CLK_GATE_IVP32DSP_TCXO		9
#define CLK_GATE_IVP32DSP_COREFREQ		10
#define CLK_GATE_AUTODIV_VCODECBUS		11
#define CLK_GATE_ATDIV_VDEC		12
#define CLK_GATE_ATDIV_VENC		13

/* clk_pctrl */
#define CLK_USB2PHY_REF_MUX		0

/* clk_xfreqclk */
#define CLK_CLUSTER0		0
#define CLK_CLUSTER1		1
#define CLK_G3D		2
#define CLK_DDRC_FREQ		3
#define CLK_DDRC_MAX		4
#define CLK_DDRC_MIN		5
#define CLK_DMSS_MIN		6

/* clk_pmuctrl */
#define CLK_GATE_ABB_192		0
#define CLK_PMU32KA		1
#define CLK_PMU32KB		2
#define CLK_PMUAUDIOCLK		3
#define CLK_GATE_NFC		4

/* clk_interactive */
#define CLK_SPLL_VOTE		0

#define CLK_GATE_EDC0		0
#define CLK_GATE_VDEC		1
#define CLK_GATE_VENC		2
#define CLK_GATE_ISPFUNC		3
#define CLK_GATE_JPG_FUNC		4
#define CLK_GATE_FDAI_FUNC		5
#define CLK_GATE_IVP32DSP_CORE		6
#define CLK_GATE_ISPFUNC2		7
#define CLK_GATE_ISPFUNC3		8
#define CLK_GATE_HIFACE		9
#define CLK_GATE_NPU_DVFS		10

#endif /* __CLK_BUR_H */
