$date
	Fri Sep 21 11:27:02 2012
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Exemplo0044 $end
$var wire 1 ! clock $end
$upscope $end
$scope module Exemplo0044 $end
$var wire 1 " sinal $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0"
0!
$end
#4
1"
#8
0"
#12
1"
1!
#16
0"
#20
1"
#24
0"
0!
#28
1"
#32
0"
#36
1!
#40
1"
#44
0"
#48
1"
0!
