# Reading D:/Installed_software/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do bus_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/Installed_software/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3.\ Quartus\ Projects/bus {D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/uart_tx.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:35:33 on Sep 05,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus" D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/uart_tx.v 
# -- Compiling module uart_tx
# 
# Top level modules:
# 	uart_tx
# End time: 03:35:33 on Sep 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3.\ Quartus\ Projects/bus {D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/uart_rx.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:35:33 on Sep 05,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus" D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/uart_rx.v 
# -- Compiling module uart_rx
# 
# Top level modules:
# 	uart_rx
# End time: 03:35:33 on Sep 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3.\ Quartus\ Projects/bus {D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/master_port.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:35:33 on Sep 05,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus" D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/master_port.v 
# -- Compiling module master_port
# 
# Top level modules:
# 	master_port
# End time: 03:35:34 on Sep 05,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3.\ Quartus\ Projects/bus {D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/master_out_port.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:35:34 on Sep 05,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus" D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/master_out_port.v 
# -- Compiling module master_out_port
# 
# Top level modules:
# 	master_out_port
# End time: 03:35:34 on Sep 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3.\ Quartus\ Projects/bus {D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/master_in_port.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:35:34 on Sep 05,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus" D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/master_in_port.v 
# -- Compiling module master_in_port
# 
# Top level modules:
# 	master_in_port
# End time: 03:35:34 on Sep 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3.\ Quartus\ Projects/bus {D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/Bus_mux.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:35:34 on Sep 05,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus" D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/Bus_mux.v 
# -- Compiling module Bus_mux
# 
# Top level modules:
# 	Bus_mux
# End time: 03:35:34 on Sep 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3.\ Quartus\ Projects/bus {D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/Bus_interconnect.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:35:34 on Sep 05,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus" D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/Bus_interconnect.v 
# -- Compiling module Bus_interconnect
# 
# Top level modules:
# 	Bus_interconnect
# End time: 03:35:34 on Sep 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3.\ Quartus\ Projects/bus {D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/Bus_Arbiter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:35:34 on Sep 05,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus" D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/Bus_Arbiter.v 
# -- Compiling module Bus_Arbiter
# 
# Top level modules:
# 	Bus_Arbiter
# End time: 03:35:34 on Sep 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3.\ Quartus\ Projects/bus {D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_out_port.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:35:34 on Sep 05,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus" D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_out_port.v 
# -- Compiling module slave_out_port
# 
# Top level modules:
# 	slave_out_port
# End time: 03:35:34 on Sep 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3.\ Quartus\ Projects/bus {D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_in_port.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:35:34 on Sep 05,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus" D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_in_port.v 
# -- Compiling module slave_in_port
# 
# Top level modules:
# 	slave_in_port
# End time: 03:35:35 on Sep 05,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3.\ Quartus\ Projects/bus {D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/scaledclock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:35:35 on Sep 05,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus" D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/scaledclock.v 
# -- Compiling module scaledclock
# 
# Top level modules:
# 	scaledclock
# End time: 03:35:35 on Sep 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3.\ Quartus\ Projects/bus {D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bin27.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:35:35 on Sep 05,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus" D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bin27.v 
# -- Compiling module decoder
# -- Compiling module bin27
# 
# Top level modules:
# 	bin27
# End time: 03:35:35 on Sep 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3.\ Quartus\ Projects/bus {D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_port.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:35:35 on Sep 05,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus" D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_port.v 
# -- Compiling module slave_port
# 
# Top level modules:
# 	slave_port
# End time: 03:35:35 on Sep 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3.\ Quartus\ Projects/bus {D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/button_event1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:35:35 on Sep 05,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus" D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/button_event1.v 
# -- Compiling module button_event1
# 
# Top level modules:
# 	button_event1
# End time: 03:35:35 on Sep 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3.\ Quartus\ Projects/bus {D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/command_processor.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:35:35 on Sep 05,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus" D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/command_processor.v 
# -- Compiling module command_processor
# 
# Top level modules:
# 	command_processor
# End time: 03:35:35 on Sep 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3.\ Quartus\ Projects/bus {D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/uart_port.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:35:35 on Sep 05,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus" D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/uart_port.v 
# -- Compiling module uart_port
# 
# Top level modules:
# 	uart_port
# End time: 03:35:35 on Sep 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3.\ Quartus\ Projects/bus {D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:35:35 on Sep 05,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus" D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge.v 
# -- Compiling module bridge
# 
# Top level modules:
# 	bridge
# End time: 03:35:35 on Sep 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3.\ Quartus\ Projects/bus {D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:35:36 on Sep 05,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus" D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v 
# -- Compiling module bridge_module
# 
# Top level modules:
# 	bridge_module
# End time: 03:35:36 on Sep 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3.\ Quartus\ Projects/bus {D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:35:36 on Sep 05,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus" D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top2.v 
# -- Compiling module top2
# 
# Top level modules:
# 	top2
# End time: 03:35:36 on Sep 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3.\ Quartus\ Projects/bus {D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/increment_module.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:35:36 on Sep 05,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus" D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/increment_module.v 
# -- Compiling module increment_module
# 
# Top level modules:
# 	increment_module
# End time: 03:35:36 on Sep 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3.\ Quartus\ Projects/bus {D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top2_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:35:36 on Sep 05,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus" D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top2_tb.v 
# -- Compiling module top2_tb
# 
# Top level modules:
# 	top2_tb
# End time: 03:35:36 on Sep 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  top2_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" top2_tb 
# Start time: 03:35:36 on Sep 05,2021
# Loading work.top2_tb
# Loading work.top2
# Loading work.scaledclock
# Loading work.command_processor
# Loading work.bin27
# Loading work.decoder
# Loading work.bridge_module
# Loading work.uart_port
# Loading work.uart_tx
# Loading work.uart_rx
# Loading work.slave_port
# Loading work.slave_in_port
# Loading work.slave_out_port
# Loading work.master_port
# Loading work.master_in_port
# Loading work.master_out_port
# Loading work.bridge
# Loading work.increment_module
# Loading work.button_event1
# Loading work.Bus_interconnect
# Loading work.Bus_Arbiter
# Loading work.Bus_mux
# ** Warning: (vsim-3017) D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top2_tb.v(14): [TFMPC] - Too few port connections. Expected 21, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /top2_tb/DUT File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top2.v
# ** Warning: (vsim-3722) D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top2_tb.v(14): [TFMPC] - Missing connection for port 'display1_pin'.
# ** Warning: (vsim-3722) D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top2_tb.v(14): [TFMPC] - Missing connection for port 'display2_pin'.
# ** Warning: (vsim-3722) D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top2_tb.v(14): [TFMPC] - Missing connection for port 'display3_pin'.
# ** Warning: (vsim-3722) D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top2_tb.v(14): [TFMPC] - Missing connection for port 'display4_pin'.
# ** Warning: (vsim-3722) D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top2_tb.v(14): [TFMPC] - Missing connection for port 'display5_pin'.
# ** Warning: (vsim-3722) D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top2_tb.v(14): [TFMPC] - Missing connection for port 'display6_pin'.
# ** Warning: (vsim-3722) D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top2_tb.v(14): [TFMPC] - Missing connection for port 'display7_pin'.
# ** Warning: (vsim-3722) D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top2_tb.v(14): [TFMPC] - Missing connection for port 'display8_pin'.
# ** Warning: (vsim-3017) D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top2.v(219): [TFMPC] - Too few port connections. Expected 33, found 21.
#    Time: 0 ps  Iteration: 0  Instance: /top2_tb/DUT/INPUT_BRIDGE File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v
# ** Warning: (vsim-3722) D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top2.v(219): [TFMPC] - Missing connection for port 's_slave_delay'.
# ** Warning: (vsim-3722) D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top2.v(219): [TFMPC] - Missing connection for port 's_read_en'.
# ** Warning: (vsim-3722) D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top2.v(219): [TFMPC] - Missing connection for port 's_write_en'.
# ** Warning: (vsim-3722) D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top2.v(219): [TFMPC] - Missing connection for port 's_master_ready'.
# ** Warning: (vsim-3722) D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top2.v(219): [TFMPC] - Missing connection for port 's_master_valid'.
# ** Warning: (vsim-3722) D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top2.v(219): [TFMPC] - Missing connection for port 's_slave_valid'.
# ** Warning: (vsim-3722) D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top2.v(219): [TFMPC] - Missing connection for port 's_slave_ready'.
# ** Warning: (vsim-3722) D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top2.v(219): [TFMPC] - Missing connection for port 's_rx_address'.
# ** Warning: (vsim-3722) D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top2.v(219): [TFMPC] - Missing connection for port 's_rx_data'.
# ** Warning: (vsim-3722) D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top2.v(219): [TFMPC] - Missing connection for port 's_rx_burst'.
# ** Warning: (vsim-3722) D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top2.v(219): [TFMPC] - Missing connection for port 's_tx_data'.
# ** Warning: (vsim-3722) D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top2.v(219): [TFMPC] - Missing connection for port 's_split_en'.
# ** Warning: (vsim-3017) D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top2.v(266): [TFMPC] - Too few port connections. Expected 33, found 17.
#    Time: 0 ps  Iteration: 0  Instance: /top2_tb/DUT/OUTPUT_BRIDGE File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v
# ** Warning: (vsim-3722) D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top2.v(266): [TFMPC] - Missing connection for port 'm_arbitor_busy'.
# ** Warning: (vsim-3722) D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top2.v(266): [TFMPC] - Missing connection for port 'm_bus_busy'.
# ** Warning: (vsim-3722) D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top2.v(266): [TFMPC] - Missing connection for port 'm_approval_grant'.
# ** Warning: (vsim-3722) D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top2.v(266): [TFMPC] - Missing connection for port 'm_approval_request'.
# ** Warning: (vsim-3722) D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top2.v(266): [TFMPC] - Missing connection for port 'm_tx_slave_select'.
# ** Warning: (vsim-3722) D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top2.v(266): [TFMPC] - Missing connection for port 'm_trans_done'.
# ** Warning: (vsim-3722) D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top2.v(266): [TFMPC] - Missing connection for port 'm_rx_data'.
# ** Warning: (vsim-3722) D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top2.v(266): [TFMPC] - Missing connection for port 'm_tx_address'.
# ** Warning: (vsim-3722) D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top2.v(266): [TFMPC] - Missing connection for port 'm_tx_data'.
# ** Warning: (vsim-3722) D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top2.v(266): [TFMPC] - Missing connection for port 'm_tx_burst_num'.
# ** Warning: (vsim-3722) D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top2.v(266): [TFMPC] - Missing connection for port 'm_slave_valid'.
# ** Warning: (vsim-3722) D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top2.v(266): [TFMPC] - Missing connection for port 'm_slave_ready'.
# ** Warning: (vsim-3722) D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top2.v(266): [TFMPC] - Missing connection for port 'm_master_valid'.
# ** Warning: (vsim-3722) D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top2.v(266): [TFMPC] - Missing connection for port 'm_master_ready'.
# ** Warning: (vsim-3722) D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top2.v(266): [TFMPC] - Missing connection for port 'm_write_en'.
# ** Warning: (vsim-3722) D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top2.v(266): [TFMPC] - Missing connection for port 'm_read_en'.
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: sthir  Hostname: LAPTOP-14NKNLC1  ProcessID: 8308
#           Attempting to use alternate WLF file "./wlfte6131k".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfte6131k
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $finish    : D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top2_tb.v(168)
#    Time: 102230 ns  Iteration: 0  Instance: /top2_tb
# 1
# Break in Module top2_tb at D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top2_tb.v line 168
add wave -position insertpoint sim:/top2_tb/DUT/INCREMENT/SLAVE_PORT/SLAVE_IN_PORT/*
run
restart
# ** Warning: (vsim-3017) D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top2_tb.v(14): [TFMPC] - Too few port connections. Expected 21, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /top2_tb/DUT File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top2.v
# ** Warning: (vsim-3722) D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top2_tb.v(14): [TFMPC] - Missing connection for port 'display1_pin'.
# ** Warning: (vsim-3722) D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top2_tb.v(14): [TFMPC] - Missing connection for port 'display2_pin'.
# ** Warning: (vsim-3722) D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top2_tb.v(14): [TFMPC] - Missing connection for port 'display3_pin'.
# ** Warning: (vsim-3722) D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top2_tb.v(14): [TFMPC] - Missing connection for port 'display4_pin'.
# ** Warning: (vsim-3722) D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top2_tb.v(14): [TFMPC] - Missing connection for port 'display5_pin'.
# ** Warning: (vsim-3722) D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top2_tb.v(14): [TFMPC] - Missing connection for port 'display6_pin'.
# ** Warning: (vsim-3722) D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top2_tb.v(14): [TFMPC] - Missing connection for port 'display7_pin'.
# ** Warning: (vsim-3722) D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top2_tb.v(14): [TFMPC] - Missing connection for port 'display8_pin'.
# ** Warning: (vsim-3017) D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top2.v(219): [TFMPC] - Too few port connections. Expected 33, found 21.
#    Time: 0 ps  Iteration: 0  Instance: /top2_tb/DUT/INPUT_BRIDGE File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v
# ** Warning: (vsim-3722) D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top2.v(219): [TFMPC] - Missing connection for port 's_slave_delay'.
# ** Warning: (vsim-3722) D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top2.v(219): [TFMPC] - Missing connection for port 's_read_en'.
# ** Warning: (vsim-3722) D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top2.v(219): [TFMPC] - Missing connection for port 's_write_en'.
# ** Warning: (vsim-3722) D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top2.v(219): [TFMPC] - Missing connection for port 's_master_ready'.
# ** Warning: (vsim-3722) D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top2.v(219): [TFMPC] - Missing connection for port 's_master_valid'.
# ** Warning: (vsim-3722) D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top2.v(219): [TFMPC] - Missing connection for port 's_slave_valid'.
# ** Warning: (vsim-3722) D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top2.v(219): [TFMPC] - Missing connection for port 's_slave_ready'.
# ** Warning: (vsim-3722) D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top2.v(219): [TFMPC] - Missing connection for port 's_rx_address'.
# ** Warning: (vsim-3722) D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top2.v(219): [TFMPC] - Missing connection for port 's_rx_data'.
# ** Warning: (vsim-3722) D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top2.v(219): [TFMPC] - Missing connection for port 's_rx_burst'.
# ** Warning: (vsim-3722) D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top2.v(219): [TFMPC] - Missing connection for port 's_tx_data'.
# ** Warning: (vsim-3722) D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top2.v(219): [TFMPC] - Missing connection for port 's_split_en'.
# ** Warning: (vsim-3017) D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top2.v(266): [TFMPC] - Too few port connections. Expected 33, found 17.
#    Time: 0 ps  Iteration: 0  Instance: /top2_tb/DUT/OUTPUT_BRIDGE File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v
# ** Warning: (vsim-3722) D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top2.v(266): [TFMPC] - Missing connection for port 'm_arbitor_busy'.
# ** Warning: (vsim-3722) D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top2.v(266): [TFMPC] - Missing connection for port 'm_bus_busy'.
# ** Warning: (vsim-3722) D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top2.v(266): [TFMPC] - Missing connection for port 'm_approval_grant'.
# ** Warning: (vsim-3722) D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top2.v(266): [TFMPC] - Missing connection for port 'm_approval_request'.
# ** Warning: (vsim-3722) D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top2.v(266): [TFMPC] - Missing connection for port 'm_tx_slave_select'.
# ** Warning: (vsim-3722) D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top2.v(266): [TFMPC] - Missing connection for port 'm_trans_done'.
# ** Warning: (vsim-3722) D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top2.v(266): [TFMPC] - Missing connection for port 'm_rx_data'.
# ** Warning: (vsim-3722) D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top2.v(266): [TFMPC] - Missing connection for port 'm_tx_address'.
# ** Warning: (vsim-3722) D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top2.v(266): [TFMPC] - Missing connection for port 'm_tx_data'.
# ** Warning: (vsim-3722) D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top2.v(266): [TFMPC] - Missing connection for port 'm_tx_burst_num'.
# ** Warning: (vsim-3722) D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top2.v(266): [TFMPC] - Missing connection for port 'm_slave_valid'.
# ** Warning: (vsim-3722) D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top2.v(266): [TFMPC] - Missing connection for port 'm_slave_ready'.
# ** Warning: (vsim-3722) D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top2.v(266): [TFMPC] - Missing connection for port 'm_master_valid'.
# ** Warning: (vsim-3722) D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top2.v(266): [TFMPC] - Missing connection for port 'm_master_ready'.
# ** Warning: (vsim-3722) D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top2.v(266): [TFMPC] - Missing connection for port 'm_write_en'.
# ** Warning: (vsim-3722) D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top2.v(266): [TFMPC] - Missing connection for port 'm_read_en'.
run -all
# ** Note: $finish    : D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top2_tb.v(168)
#    Time: 102230 ns  Iteration: 0  Instance: /top2_tb
# 1
# Break in Module top2_tb at D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top2_tb.v line 168
# End time: 03:38:00 on Sep 05,2021, Elapsed time: 0:02:24
# Errors: 0, Warnings: 80
