Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition
    Info: Copyright (C) 2022  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Fri Dec  2 23:28:19 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow
Info (125068): Revision "toolflow" was previously opened in Quartus II software version 18.0.0 Standard Edition. Created Quartus Prime Default Settings File /home/jehess/cpre381/cpre381-toolflow1/internal/QuartusWork/toolflow_assignment_defaults.qdf, which contains the default assignment setting information from Quartus II software version 18.0.0 Standard Edition.
Info (125069): Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file /usr/local/quartus/21.1/quartus/linux64/assignment_defaults.qdf
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file /home/jehess/cpre381/cpre381-toolflow1/proj/src/MIPS_Processor.vhd
    Info (12022): Found design unit 1: MIPS_Processor-structure File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/MIPS_Processor.vhd Line: 38
    Info (12023): Found entity 1: MIPS_Processor File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/MIPS_Processor.vhd Line: 26
Info (12021): Found 2 design units, including 0 entities, in source file /home/jehess/cpre381/cpre381-toolflow1/proj/src/MIPS_types.vhd
    Info (12022): Found design unit 1: MIPS_types File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/MIPS_types.vhd Line: 15
    Info (12022): Found design unit 2: MIPS_types-body File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/MIPS_types.vhd Line: 29
Info (12021): Found 2 design units, including 1 entities, in source file /home/jehess/cpre381/cpre381-toolflow1/proj/src/TopLevel/ALU.vhd
    Info (12022): Found design unit 1: ALU-structural File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/TopLevel/ALU.vhd Line: 30
    Info (12023): Found entity 1: ALU File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/TopLevel/ALU.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file /home/jehess/cpre381/cpre381-toolflow1/proj/src/TopLevel/adderSubtractor.vhd
    Info (12022): Found design unit 1: adderSubtractor-structural File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/TopLevel/adderSubtractor.vhd Line: 28
    Info (12023): Found entity 1: adderSubtractor File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/TopLevel/adderSubtractor.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file /home/jehess/cpre381/cpre381-toolflow1/proj/src/TopLevel/andg2.vhd
    Info (12022): Found design unit 1: andg2-dataflow File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/TopLevel/andg2.vhd Line: 31
    Info (12023): Found entity 1: andg2 File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/TopLevel/andg2.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/jehess/cpre381/cpre381-toolflow1/proj/src/TopLevel/barrel_shifter.vhd
    Info (12022): Found design unit 1: barrel_shifter-structural File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/TopLevel/barrel_shifter.vhd Line: 26
    Info (12023): Found entity 1: barrel_shifter File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/TopLevel/barrel_shifter.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file /home/jehess/cpre381/cpre381-toolflow1/proj/src/TopLevel/control.vhd
    Info (12022): Found design unit 1: control-structural File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/TopLevel/control.vhd Line: 25
    Info (12023): Found entity 1: control File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/TopLevel/control.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file /home/jehess/cpre381/cpre381-toolflow1/proj/src/TopLevel/decoder5to32.vhd
    Info (12022): Found design unit 1: decoder5to32-structural File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/TopLevel/decoder5to32.vhd Line: 26
    Info (12023): Found entity 1: decoder5to32 File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/TopLevel/decoder5to32.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file /home/jehess/cpre381/cpre381-toolflow1/proj/src/TopLevel/dffg.vhd
    Info (12022): Found design unit 1: dffg-mixed File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/TopLevel/dffg.vhd Line: 33
    Info (12023): Found entity 1: dffg File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/TopLevel/dffg.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/jehess/cpre381/cpre381-toolflow1/proj/src/TopLevel/dffg_N.vhd
    Info (12022): Found design unit 1: dffg_N-structural File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/TopLevel/dffg_N.vhd Line: 28
    Info (12023): Found entity 1: dffg_N File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/TopLevel/dffg_N.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file /home/jehess/cpre381/cpre381-toolflow1/proj/src/TopLevel/extender.vhd
    Info (12022): Found design unit 1: extender-structural File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/TopLevel/extender.vhd Line: 26
    Info (12023): Found entity 1: extender File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/TopLevel/extender.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file /home/jehess/cpre381/cpre381-toolflow1/proj/src/TopLevel/fullAdder.vhd
    Info (12022): Found design unit 1: fullAdder-structure File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/TopLevel/fullAdder.vhd Line: 30
    Info (12023): Found entity 1: fullAdder File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/TopLevel/fullAdder.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file /home/jehess/cpre381/cpre381-toolflow1/proj/src/TopLevel/invg.vhd
    Info (12022): Found design unit 1: invg-dataflow File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/TopLevel/invg.vhd Line: 30
    Info (12023): Found entity 1: invg File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/TopLevel/invg.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/jehess/cpre381/cpre381-toolflow1/proj/src/TopLevel/mem.vhd
    Info (12022): Found design unit 1: mem-rtl File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/TopLevel/mem.vhd Line: 27
    Info (12023): Found entity 1: mem File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/TopLevel/mem.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /home/jehess/cpre381/cpre381-toolflow1/proj/src/TopLevel/mux2t1.vhd
    Info (12022): Found design unit 1: mux2t1-structural File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/TopLevel/mux2t1.vhd Line: 25
    Info (12023): Found entity 1: mux2t1 File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/TopLevel/mux2t1.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file /home/jehess/cpre381/cpre381-toolflow1/proj/src/TopLevel/mux2t1_N.vhd
    Info (12022): Found design unit 1: mux2t1_N-structural File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/TopLevel/mux2t1_N.vhd Line: 30
    Info (12023): Found entity 1: mux2t1_N File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/TopLevel/mux2t1_N.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file /home/jehess/cpre381/cpre381-toolflow1/proj/src/TopLevel/mux32to1.vhd
    Info (12022): Found design unit 1: mux32to1-structural File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/TopLevel/mux32to1.vhd Line: 57
    Info (12023): Found entity 1: mux32to1 File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/TopLevel/mux32to1.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file /home/jehess/cpre381/cpre381-toolflow1/proj/src/TopLevel/newALU.vhd
    Info (12022): Found design unit 1: newALU-mixed File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/TopLevel/newALU.vhd Line: 47
    Info (12023): Found entity 1: newALU File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/TopLevel/newALU.vhd Line: 34
Info (12021): Found 2 design units, including 1 entities, in source file /home/jehess/cpre381/cpre381-toolflow1/proj/src/TopLevel/onesComp.vhd
    Info (12022): Found design unit 1: onesComp-structural File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/TopLevel/onesComp.vhd Line: 24
    Info (12023): Found entity 1: onesComp File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/TopLevel/onesComp.vhd Line: 17
Info (12021): Found 2 design units, including 1 entities, in source file /home/jehess/cpre381/cpre381-toolflow1/proj/src/TopLevel/org2.vhd
    Info (12022): Found design unit 1: org2-dataflow File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/TopLevel/org2.vhd Line: 31
    Info (12023): Found entity 1: org2 File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/TopLevel/org2.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/jehess/cpre381/cpre381-toolflow1/proj/src/TopLevel/pc.vhd
    Info (12022): Found design unit 1: pc-structural File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/TopLevel/pc.vhd Line: 28
    Info (12023): Found entity 1: pc File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/TopLevel/pc.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file /home/jehess/cpre381/cpre381-toolflow1/proj/src/TopLevel/regFile.vhd
    Info (12022): Found design unit 1: regFile-structural File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/TopLevel/regFile.vhd Line: 32
    Info (12023): Found entity 1: regFile File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/TopLevel/regFile.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file /home/jehess/cpre381/cpre381-toolflow1/proj/src/TopLevel/rippleAdder.vhd
    Info (12022): Found design unit 1: rippleAdder-structural File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/TopLevel/rippleAdder.vhd Line: 28
    Info (12023): Found entity 1: rippleAdder File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/TopLevel/rippleAdder.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file /home/jehess/cpre381/cpre381-toolflow1/proj/src/TopLevel/tb_barrel_shifter.vhd
    Info (12022): Found design unit 1: tb_barrel_shifter-behavior File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/TopLevel/tb_barrel_shifter.vhd Line: 16
    Info (12023): Found entity 1: tb_barrel_shifter File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/TopLevel/tb_barrel_shifter.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file /home/jehess/cpre381/cpre381-toolflow1/proj/src/TopLevel/tb_control.vhd
    Info (12022): Found design unit 1: tb_control-mixed File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/TopLevel/tb_control.vhd Line: 26
    Info (12023): Found entity 1: tb_control File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/TopLevel/tb_control.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file /home/jehess/cpre381/cpre381-toolflow1/proj/src/TopLevel/tb_newALU.vhd
    Info (12022): Found design unit 1: tb_newALU-mixed File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/TopLevel/tb_newALU.vhd Line: 38
    Info (12023): Found entity 1: tb_newALU File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/TopLevel/tb_newALU.vhd Line: 33
Info (12127): Elaborating entity "MIPS_Processor" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(59): object "s_Halt" assigned a value but never read File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/MIPS_Processor.vhd Line: 59
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(62): object "s_Ovfl" assigned a value but never read File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/MIPS_Processor.vhd Line: 62
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(79): object "s_ALUCarry" assigned a value but never read File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/MIPS_Processor.vhd Line: 79
Warning (10540): VHDL Signal Declaration warning at MIPS_Processor.vhd(91): used explicit default value for signal "s_PCWE" because signal was never assigned a value File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/MIPS_Processor.vhd Line: 91
Info (12128): Elaborating entity "mem" for hierarchy "mem:IMem" File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/MIPS_Processor.vhd Line: 190
Info (12128): Elaborating entity "mux2t1_N" for hierarchy "mux2t1_N:BranchMux" File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/MIPS_Processor.vhd Line: 219
Info (12128): Elaborating entity "mux2t1" for hierarchy "mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:0:MUXI" File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/TopLevel/mux2t1_N.vhd Line: 43
Info (12128): Elaborating entity "andg2" for hierarchy "mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:0:MUXI|andg2:g_and1" File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/TopLevel/mux2t1.vhd Line: 52
Info (12128): Elaborating entity "invg" for hierarchy "mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:0:MUXI|invg:g_not" File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/TopLevel/mux2t1.vhd Line: 56
Info (12128): Elaborating entity "org2" for hierarchy "mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:0:MUXI|org2:g_org2" File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/TopLevel/mux2t1.vhd Line: 63
Info (12128): Elaborating entity "pc" for hierarchy "pc:PCount" File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/MIPS_Processor.vhd Line: 250
Warning (10540): VHDL Signal Declaration warning at pc.vhd(44): used explicit default value for signal "s_Start" because signal was never assigned a value File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/TopLevel/pc.vhd Line: 44
Info (12128): Elaborating entity "mux2t1_N" for hierarchy "pc:PCount|mux2t1_N:JumpMux" File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/TopLevel/pc.vhd Line: 48
Info (12128): Elaborating entity "dffg" for hierarchy "pc:PCount|dffg:\G_NBit_DFFG:0:DFFGI" File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/TopLevel/pc.vhd Line: 54
Info (12128): Elaborating entity "mux2t1_N" for hierarchy "mux2t1_N:RegDst" File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/MIPS_Processor.vhd Line: 257
Info (12128): Elaborating entity "regFile" for hierarchy "regFile:Registers" File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/MIPS_Processor.vhd Line: 273
Info (12128): Elaborating entity "decoder5to32" for hierarchy "regFile:Registers|decoder5to32:WriteDecoder" File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/TopLevel/regFile.vhd Line: 124
Info (12128): Elaborating entity "dffg_N" for hierarchy "regFile:Registers|dffg_N:Reg0" File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/TopLevel/regFile.vhd Line: 129
Info (12128): Elaborating entity "mux32to1" for hierarchy "regFile:Registers|mux32to1:ReadMux" File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/TopLevel/regFile.vhd Line: 337
Info (12128): Elaborating entity "extender" for hierarchy "extender:ALUExtender" File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/MIPS_Processor.vhd Line: 284
Info (12128): Elaborating entity "newALU" for hierarchy "newALU:ALU" File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/MIPS_Processor.vhd Line: 295
Warning (10492): VHDL Process Statement warning at newALU.vhd(161): signal "s_repl1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/TopLevel/newALU.vhd Line: 161
Warning (10492): VHDL Process Statement warning at newALU.vhd(162): signal "s_repl2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/TopLevel/newALU.vhd Line: 162
Warning (10631): VHDL Process Statement warning at newALU.vhd(99): inferring latch(es) for signal or variable "s_repl1", which holds its previous value in one or more paths through the process File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/TopLevel/newALU.vhd Line: 99
Warning (10631): VHDL Process Statement warning at newALU.vhd(99): inferring latch(es) for signal or variable "s_repl2", which holds its previous value in one or more paths through the process File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/TopLevel/newALU.vhd Line: 99
Info (10041): Inferred latch for "s_repl2[0]" at newALU.vhd(99) File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/TopLevel/newALU.vhd Line: 99
Info (10041): Inferred latch for "s_repl2[1]" at newALU.vhd(99) File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/TopLevel/newALU.vhd Line: 99
Info (10041): Inferred latch for "s_repl2[2]" at newALU.vhd(99) File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/TopLevel/newALU.vhd Line: 99
Info (10041): Inferred latch for "s_repl2[3]" at newALU.vhd(99) File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/TopLevel/newALU.vhd Line: 99
Info (10041): Inferred latch for "s_repl1[0]" at newALU.vhd(99) File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/TopLevel/newALU.vhd Line: 99
Info (10041): Inferred latch for "s_repl1[1]" at newALU.vhd(99) File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/TopLevel/newALU.vhd Line: 99
Info (10041): Inferred latch for "s_repl1[2]" at newALU.vhd(99) File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/TopLevel/newALU.vhd Line: 99
Info (10041): Inferred latch for "s_repl1[3]" at newALU.vhd(99) File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/TopLevel/newALU.vhd Line: 99
Info (12128): Elaborating entity "barrel_shifter" for hierarchy "newALU:ALU|barrel_shifter:bShifter" File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/TopLevel/newALU.vhd Line: 85
Info (12128): Elaborating entity "adderSubtractor" for hierarchy "newALU:ALU|adderSubtractor:Adder" File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/TopLevel/newALU.vhd Line: 92
Warning (10036): Verilog HDL or VHDL warning at adderSubtractor.vhd(53): object "carryFin" assigned a value but never read File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/TopLevel/adderSubtractor.vhd Line: 53
Info (12128): Elaborating entity "onesComp" for hierarchy "newALU:ALU|adderSubtractor:Adder|onesComp:Inverter" File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/TopLevel/adderSubtractor.vhd Line: 58
Info (12128): Elaborating entity "mux2t1_N" for hierarchy "newALU:ALU|adderSubtractor:Adder|mux2t1_N:AddOrSub" File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/TopLevel/adderSubtractor.vhd Line: 62
Info (12128): Elaborating entity "rippleAdder" for hierarchy "newALU:ALU|adderSubtractor:Adder|rippleAdder:FullInvert" File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/TopLevel/adderSubtractor.vhd Line: 74
Info (12128): Elaborating entity "fullAdder" for hierarchy "newALU:ALU|adderSubtractor:Adder|rippleAdder:FullInvert|fullAdder:\G_NBit_ADD:0:ADDI" File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/TopLevel/rippleAdder.vhd Line: 45
Info (12128): Elaborating entity "control" for hierarchy "control:InstControl" File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/MIPS_Processor.vhd Line: 307
Info (276014): Found 2 instances of uninferred RAM logic
    Info (276007): RAM logic "mem:IMem|ram" is uninferred due to asynchronous read logic File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/TopLevel/mem.vhd Line: 35
    Info (276007): RAM logic "mem:DMem|ram" is uninferred due to asynchronous read logic File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/TopLevel/mem.vhd Line: 35
Warning (276002): Cannot convert all sets of registers into RAM megafunctions when creating nodes; therefore, the resulting number of registers remaining in design can cause longer compilation time or result in insufficient memory to complete Analysis and Synthesis
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "newALU:ALU|s_repl2[1]" merged with LATCH primitive "newALU:ALU|s_repl2[0]" File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/TopLevel/newALU.vhd Line: 99
    Info (13026): Duplicate LATCH primitive "newALU:ALU|s_repl2[2]" merged with LATCH primitive "newALU:ALU|s_repl2[0]" File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/TopLevel/newALU.vhd Line: 99
    Info (13026): Duplicate LATCH primitive "newALU:ALU|s_repl2[3]" merged with LATCH primitive "newALU:ALU|s_repl2[0]" File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/TopLevel/newALU.vhd Line: 99
Warning (13012): Latch newALU:ALU|s_repl2[0] has unsafe behavior File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/TopLevel/newALU.vhd Line: 99
    Warning (13013): Ports D and ENA on the latch are fed by the same signal pc:PCount|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:10:MUXI|andg2:g_and2|o_F File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/TopLevel/andg2.vhd Line: 27
Warning (13012): Latch newALU:ALU|s_repl1[0] has unsafe behavior File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/TopLevel/newALU.vhd Line: 99
    Warning (13013): Ports D and ENA on the latch are fed by the same signal pc:PCount|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:10:MUXI|andg2:g_and2|o_F File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/TopLevel/andg2.vhd Line: 27
Warning (13012): Latch newALU:ALU|s_repl1[1] has unsafe behavior File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/TopLevel/newALU.vhd Line: 99
    Warning (13013): Ports D and ENA on the latch are fed by the same signal pc:PCount|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:10:MUXI|andg2:g_and2|o_F File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/TopLevel/andg2.vhd Line: 27
Warning (13012): Latch newALU:ALU|s_repl1[2] has unsafe behavior File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/TopLevel/newALU.vhd Line: 99
    Warning (13013): Ports D and ENA on the latch are fed by the same signal pc:PCount|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:10:MUXI|andg2:g_and2|o_F File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/TopLevel/andg2.vhd Line: 27
Warning (13012): Latch newALU:ALU|s_repl1[3] has unsafe behavior File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/TopLevel/newALU.vhd Line: 99
    Warning (13013): Ports D and ENA on the latch are fed by the same signal pc:PCount|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:10:MUXI|andg2:g_and2|o_F File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/TopLevel/andg2.vhd Line: 27
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 20 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "iInstAddr[12]" File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/MIPS_Processor.vhd Line: 31
    Warning (15610): No output dependent on input pin "iInstAddr[13]" File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/MIPS_Processor.vhd Line: 31
    Warning (15610): No output dependent on input pin "iInstAddr[14]" File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/MIPS_Processor.vhd Line: 31
    Warning (15610): No output dependent on input pin "iInstAddr[15]" File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/MIPS_Processor.vhd Line: 31
    Warning (15610): No output dependent on input pin "iInstAddr[16]" File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/MIPS_Processor.vhd Line: 31
    Warning (15610): No output dependent on input pin "iInstAddr[17]" File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/MIPS_Processor.vhd Line: 31
    Warning (15610): No output dependent on input pin "iInstAddr[18]" File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/MIPS_Processor.vhd Line: 31
    Warning (15610): No output dependent on input pin "iInstAddr[19]" File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/MIPS_Processor.vhd Line: 31
    Warning (15610): No output dependent on input pin "iInstAddr[20]" File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/MIPS_Processor.vhd Line: 31
    Warning (15610): No output dependent on input pin "iInstAddr[21]" File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/MIPS_Processor.vhd Line: 31
    Warning (15610): No output dependent on input pin "iInstAddr[22]" File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/MIPS_Processor.vhd Line: 31
    Warning (15610): No output dependent on input pin "iInstAddr[23]" File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/MIPS_Processor.vhd Line: 31
    Warning (15610): No output dependent on input pin "iInstAddr[24]" File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/MIPS_Processor.vhd Line: 31
    Warning (15610): No output dependent on input pin "iInstAddr[25]" File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/MIPS_Processor.vhd Line: 31
    Warning (15610): No output dependent on input pin "iInstAddr[26]" File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/MIPS_Processor.vhd Line: 31
    Warning (15610): No output dependent on input pin "iInstAddr[27]" File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/MIPS_Processor.vhd Line: 31
    Warning (15610): No output dependent on input pin "iInstAddr[28]" File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/MIPS_Processor.vhd Line: 31
    Warning (15610): No output dependent on input pin "iInstAddr[29]" File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/MIPS_Processor.vhd Line: 31
    Warning (15610): No output dependent on input pin "iInstAddr[30]" File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/MIPS_Processor.vhd Line: 31
    Warning (15610): No output dependent on input pin "iInstAddr[31]" File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/MIPS_Processor.vhd Line: 31
Info (21057): Implemented 114617 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 67 input pins
    Info (21059): Implemented 32 output pins
    Info (21061): Implemented 114518 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 43 warnings
    Info: Peak virtual memory: 1082 megabytes
    Info: Processing ended: Fri Dec  2 23:33:34 2022
    Info: Elapsed time: 00:05:15
    Info: Total CPU time (on all processors): 00:05:14
Info (125069): Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file /usr/local/quartus/21.1/quartus/linux64/assignment_defaults.qdf
Info: *******************************************************************
Info: Running Quartus Prime Fitter
    Info: Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition
    Info: Copyright (C) 2022  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Fri Dec  2 23:33:34 2022
Info: Command: quartus_fit --read_settings_files=on --write_settings_files=off toolflow -c toolflow
Info: qfit2_default_script.tcl version: #1
Info: Project  = toolflow
Info: Revision = toolflow
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device EP4CE115F29C7 for design "toolflow"
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE40F29C7 is compatible
    Info (176445): Device EP4CE40F29I7 is compatible
    Info (176445): Device EP4CE30F29C7 is compatible
    Info (176445): Device EP4CE30F29I7 is compatible
    Info (176445): Device EP4CE55F29C7 is compatible
    Info (176445): Device EP4CE55F29I7 is compatible
    Info (176445): Device EP4CE75F29C7 is compatible
    Info (176445): Device EP4CE75F29I7 is compatible
    Info (176445): Device EP4CE115F29I7 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location P3
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location N7
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location P28
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Critical Warning (169085): No exact pin location assignment(s) for 99 pins of 99 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Warning (335093): The Timing Analyzer is analyzing 5 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332104): Reading SDC File: 'toolflow.sdc'
Warning (332060): Node: iInstAddr[10] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch newALU:ALU|s_repl1[1] is being clocked by iInstAddr[10]
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   20.000         iCLK
Info (176353): Automatically promoted node iCLK~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/MIPS_Processor.vhd Line: 28
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node pc:PCount|dffg:\G_NBit_DFFG:2:DFFGI|s_Q File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/TopLevel/dffg.vhd Line: 53
        Info (176357): Destination node pc:PCount|dffg:\G_NBit_DFFG:3:DFFGI|s_Q File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/TopLevel/dffg.vhd Line: 53
        Info (176357): Destination node pc:PCount|dffg:\G_NBit_DFFG:4:DFFGI|s_Q File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/TopLevel/dffg.vhd Line: 53
        Info (176357): Destination node pc:PCount|dffg:\G_NBit_DFFG:5:DFFGI|s_Q File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/TopLevel/dffg.vhd Line: 53
        Info (176357): Destination node pc:PCount|dffg:\G_NBit_DFFG:6:DFFGI|s_Q File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/TopLevel/dffg.vhd Line: 53
        Info (176357): Destination node pc:PCount|dffg:\G_NBit_DFFG:7:DFFGI|s_Q File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/TopLevel/dffg.vhd Line: 53
        Info (176357): Destination node pc:PCount|dffg:\G_NBit_DFFG:8:DFFGI|s_Q File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/TopLevel/dffg.vhd Line: 53
        Info (176357): Destination node pc:PCount|dffg:\G_NBit_DFFG:9:DFFGI|s_Q File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/TopLevel/dffg.vhd Line: 53
        Info (176357): Destination node pc:PCount|dffg:\G_NBit_DFFG:10:DFFGI|s_Q File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/TopLevel/dffg.vhd Line: 53
        Info (176357): Destination node pc:PCount|dffg:\G_NBit_DFFG:11:DFFGI|s_Q File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/TopLevel/dffg.vhd Line: 53
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176353): Automatically promoted node newALU:ALU|Equal1~1  File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/TopLevel/newALU.vhd Line: 102
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node newALU:ALU|s_oF~1 File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/TopLevel/newALU.vhd Line: 73
        Info (176357): Destination node newALU:ALU|s_oF~4 File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/TopLevel/newALU.vhd Line: 73
        Info (176357): Destination node newALU:ALU|s_oF~5 File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/TopLevel/newALU.vhd Line: 73
        Info (176357): Destination node newALU:ALU|s_oF~6 File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/TopLevel/newALU.vhd Line: 73
        Info (176357): Destination node newALU:ALU|s_oF~7 File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/TopLevel/newALU.vhd Line: 73
        Info (176357): Destination node newALU:ALU|s_oF~8 File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/TopLevel/newALU.vhd Line: 73
        Info (176357): Destination node newALU:ALU|s_oF~17 File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/TopLevel/newALU.vhd Line: 73
        Info (176357): Destination node newALU:ALU|s_oF~19 File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/TopLevel/newALU.vhd Line: 73
        Info (176357): Destination node newALU:ALU|s_oF~22 File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/TopLevel/newALU.vhd Line: 73
        Info (176357): Destination node newALU:ALU|o_F[0]~230 File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/TopLevel/newALU.vhd Line: 43
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176353): Automatically promoted node iRST~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/MIPS_Processor.vhd Line: 29
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node Add2~19 File: /usr/local/quartus/21.1/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd Line: 117
        Info (176357): Destination node Add2~3 File: /usr/local/quartus/21.1/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd Line: 117
        Info (176357): Destination node Add2~23 File: /usr/local/quartus/21.1/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd Line: 117
        Info (176357): Destination node Add2~7 File: /usr/local/quartus/21.1/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd Line: 117
        Info (176357): Destination node Add2~21 File: /usr/local/quartus/21.1/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd Line: 117
        Info (176357): Destination node Add2~5 File: /usr/local/quartus/21.1/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd Line: 117
        Info (176357): Destination node Add2~25 File: /usr/local/quartus/21.1/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd Line: 117
        Info (176357): Destination node Add2~17 File: /usr/local/quartus/21.1/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd Line: 117
        Info (176357): Destination node s_IMemAddr[3]~0 File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/MIPS_Processor.vhd Line: 54
        Info (176357): Destination node s_IMemAddr[2]~1 File: /home/jehess/cpre381/cpre381-toolflow1/proj/src/MIPS_Processor.vhd Line: 54
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 97 (unused VREF, 2.5V VCCIO, 65 input, 32 output, 0 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  51 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available
Info (171121): Fitter preparation operations ending: elapsed time is 00:01:47
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:47
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:07:53
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 36% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 63% of the available device resources in the region that extends from location X81_Y37 to location X91_Y48
Info (188005): Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the "Estimated Delay Added for Hold Timing" section in the Fitter report.
Warning (16684): The router is trying to resolve an exceedingly large amount of congestion. At the moment, it predicts long routing run time and/or significant setup or hold timing failures. Congestion details can be found in the Chip Planner.
Info (170131): Fitter routing phase terminated due to predicted failure from general routing congestion
    Info (170132): Routing phase ended with 1860 interconnect resources used by multiple signals
    Info (170133): The likelihood of this design fitting with aggressive routability optimizations is moderate
Warning (16618): Fitter routing phase terminated due to routing congestion. Congestion details can be found in Chip Planner.
Info (170134): Cannot fit design in device -- retrying with increased optimization that can result in longer processing time
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:27:40
Info (170197): The Fitter will not skip routability optimizations in all subsequent fit attempts
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:45
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:26:34
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 29% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 58% of the available device resources in the region that extends from location X69_Y37 to location X80_Y48
Info (188005): Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the "Estimated Delay Added for Hold Timing" section in the Fitter report.
Warning (16684): The router is trying to resolve an exceedingly large amount of congestion. At the moment, it predicts long routing run time and/or significant setup or hold timing failures. Congestion details can be found in the Chip Planner.
Info (170202): The Fitter performed an Auto Fit compilation.  No optimizations were skipped because the design's timing and routability requirements required full optimization.
Info (170194): Fitter routing operations ending: elapsed time is 00:53:48
Info (11888): Total time spent on timing analysis during the Fitter is 1276.89 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:44
Info (144001): Generated suppressed messages file /home/jehess/cpre381/cpre381-toolflow1/internal/QuartusWork/output_files/toolflow.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 2677 megabytes
    Info: Processing ended: Sat Dec  3 01:35:27 2022
    Info: Elapsed time: 02:01:53
    Info: Total CPU time (on all processors): 03:05:01
Info: *******************************************************************
Info: Running Quartus Prime Assembler
    Info: Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition
    Info: Copyright (C) 2022  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Sat Dec  3 01:35:28 2022
Info: Command: quartus_asm --read_settings_files=on --write_settings_files=off toolflow -c toolflow
Info (125069): Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file /usr/local/quartus/21.1/quartus/linux64/assignment_defaults.qdf
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (115031): Writing out detailed assembly data for power analysis
Info (115030): Assembler is generating device programming files
Info: Quartus Prime Assembler was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 767 megabytes
    Info: Processing ended: Sat Dec  3 01:35:38 2022
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:10
