#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55fbe37e8c20 .scope module, "Instruction_reg" "Instruction_reg" 2 80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "Read_Addr"
    .port_info 2 /OUTPUT 32 "instruction"
o0x7feb94fc0018 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55fbe37ead10_0 .net "Read_Addr", 31 0, o0x7feb94fc0018;  0 drivers
o0x7feb94fc0048 .functor BUFZ 1, C4<z>; HiZ drive
v0x55fbe380c330_0 .net "clk", 0 0, o0x7feb94fc0048;  0 drivers
v0x55fbe380c3f0_0 .var/i "i", 31 0;
v0x55fbe380c4e0_0 .var "instruction", 31 0;
v0x55fbe380c5c0_0 .var "instructionMemory", 63 0;
E_0x55fbe37e0260 .event negedge, v0x55fbe380c330_0;
S_0x55fbe37e8840 .scope module, "counter" "counter" 2 63;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /OUTPUT 32 "Read_addr"
v0x55fbe380c7d0_0 .var "Read_addr", 31 0;
o0x7feb94fc01c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55fbe380c8d0_0 .net "clk", 0 0, o0x7feb94fc01c8;  0 drivers
o0x7feb94fc01f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55fbe380c990_0 .net "reset", 0 0, o0x7feb94fc01f8;  0 drivers
E_0x55fbe380c770 .event negedge, v0x55fbe380c8d0_0;
S_0x55fbe379cb50 .scope module, "regfile8x8a" "regfile8x8a" 2 26;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 3 "INaddr"
    .port_info 2 /INPUT 8 "IN"
    .port_info 3 /INPUT 3 "OUT1addr"
    .port_info 4 /OUTPUT 8 "OUT1"
    .port_info 5 /INPUT 3 "OUT2addr"
    .port_info 6 /OUTPUT 8 "OUT2"
L_0x55fbe380e250 .functor BUFZ 8, v0x55fbe380d440_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55fbe380e320 .functor BUFZ 8, v0x55fbe380d520_0, C4<00000000>, C4<00000000>, C4<00000000>;
o0x7feb94fc02b8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x55fbe380cb70_0 .net "IN", 7 0, o0x7feb94fc02b8;  0 drivers
o0x7feb94fc02e8 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x55fbe380cc70_0 .net "INaddr", 2 0, o0x7feb94fc02e8;  0 drivers
v0x55fbe380cd50_0 .net "OUT1", 7 0, L_0x55fbe380e250;  1 drivers
o0x7feb94fc0348 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x55fbe380ce40_0 .net "OUT1addr", 2 0, o0x7feb94fc0348;  0 drivers
v0x55fbe380cf20_0 .net "OUT2", 7 0, L_0x55fbe380e320;  1 drivers
o0x7feb94fc03a8 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x55fbe380d050_0 .net "OUT2addr", 2 0, o0x7feb94fc03a8;  0 drivers
o0x7feb94fc03d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55fbe380d130_0 .net "clk", 0 0, o0x7feb94fc03d8;  0 drivers
v0x55fbe380d1f0_0 .var/i "i", 31 0;
v0x55fbe380d2d0_0 .var "memory", 63 0;
v0x55fbe380d440_0 .var "outReg1", 7 0;
v0x55fbe380d520_0 .var "outReg2", 7 0;
E_0x55fbe380cab0 .event negedge, v0x55fbe380d130_0;
E_0x55fbe380cb10 .event posedge, v0x55fbe380d130_0;
S_0x55fbe379cd80 .scope module, "testbed" "testbed" 2 107;
 .timescale 0 0;
v0x55fbe380ded0_0 .var "DATA1", 7 0;
v0x55fbe380dfb0_0 .var "DATA2", 7 0;
v0x55fbe380e080_0 .net "Result", 7 0, L_0x55fbe380e3f0;  1 drivers
v0x55fbe380e180_0 .var "Select", 2 0;
S_0x55fbe380d720 .scope module, "MyAlu" "alu" 2 112, 2 3 0, S_0x55fbe379cd80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "Result"
    .port_info 1 /INPUT 8 "DATA1"
    .port_info 2 /INPUT 8 "DATA2"
    .port_info 3 /INPUT 3 "Select"
L_0x55fbe380e3f0 .functor BUFZ 8, v0x55fbe380dd20_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x55fbe380d970_0 .net "DATA1", 7 0, v0x55fbe380ded0_0;  1 drivers
v0x55fbe380da70_0 .net "DATA2", 7 0, v0x55fbe380dfb0_0;  1 drivers
v0x55fbe380db50_0 .net "Result", 7 0, L_0x55fbe380e3f0;  alias, 1 drivers
v0x55fbe380dc40_0 .net "Select", 2 0, v0x55fbe380e180_0;  1 drivers
v0x55fbe380dd20_0 .var "out", 7 0;
E_0x55fbe37e0110 .event edge, v0x55fbe380dc40_0, v0x55fbe380da70_0, v0x55fbe380d970_0;
    .scope S_0x55fbe37e8c20;
T_0 ;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55fbe380c5c0_0, 4, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55fbe380c5c0_0, 4, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55fbe380c5c0_0, 4, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55fbe380c5c0_0, 4, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55fbe380c5c0_0, 4, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55fbe380c5c0_0, 4, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55fbe380c5c0_0, 4, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 56, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55fbe380c5c0_0, 4, 8;
    %end;
    .thread T_0;
    .scope S_0x55fbe37e8c20;
T_1 ;
    %wait E_0x55fbe37e0260;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55fbe380c3f0_0, 0, 32;
T_1.0 ;
    %load/vec4 v0x55fbe380c3f0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_1.1, 5;
    %load/vec4 v0x55fbe380c5c0_0;
    %load/vec4 v0x55fbe37ead10_0;
    %load/vec4 v0x55fbe380c3f0_0;
    %add;
    %part/u 1;
    %ix/getv/s 4, v0x55fbe380c3f0_0;
    %store/vec4 v0x55fbe380c4e0_0, 4, 1;
    %load/vec4 v0x55fbe380c3f0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x55fbe380c3f0_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55fbe37e8840;
T_2 ;
    %wait E_0x55fbe380c770;
    %load/vec4 v0x55fbe380c7d0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x55fbe380c7d0_0, 0, 32;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55fbe379cb50;
T_3 ;
    %wait E_0x55fbe380cb10;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55fbe380d1f0_0, 0, 32;
T_3.0 ;
    %load/vec4 v0x55fbe380d1f0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_3.1, 5;
    %load/vec4 v0x55fbe380d2d0_0;
    %load/vec4 v0x55fbe380ce40_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %load/vec4 v0x55fbe380d1f0_0;
    %add;
    %part/u 1;
    %ix/getv/s 4, v0x55fbe380d1f0_0;
    %store/vec4 v0x55fbe380d440_0, 4, 1;
    %load/vec4 v0x55fbe380d2d0_0;
    %load/vec4 v0x55fbe380d050_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %load/vec4 v0x55fbe380d1f0_0;
    %add;
    %part/u 1;
    %ix/getv/s 4, v0x55fbe380d1f0_0;
    %store/vec4 v0x55fbe380d520_0, 4, 1;
    %load/vec4 v0x55fbe380d1f0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x55fbe380d1f0_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55fbe379cb50;
T_4 ;
    %wait E_0x55fbe380cab0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55fbe380d1f0_0, 0, 32;
T_4.0 ;
    %load/vec4 v0x55fbe380d1f0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_4.1, 5;
    %load/vec4 v0x55fbe380cb70_0;
    %load/vec4 v0x55fbe380d1f0_0;
    %part/s 1;
    %load/vec4 v0x55fbe380cc70_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %load/vec4 v0x55fbe380d1f0_0;
    %add;
    %ix/vec4 4;
    %store/vec4 v0x55fbe380d2d0_0, 4, 1;
    %load/vec4 v0x55fbe380d1f0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x55fbe380d1f0_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55fbe380d720;
T_5 ;
    %wait E_0x55fbe37e0110;
    %load/vec4 v0x55fbe380dc40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %jmp T_5.4;
T_5.0 ;
    %load/vec4 v0x55fbe380d970_0;
    %store/vec4 v0x55fbe380dd20_0, 0, 8;
    %jmp T_5.4;
T_5.1 ;
    %load/vec4 v0x55fbe380d970_0;
    %load/vec4 v0x55fbe380da70_0;
    %add;
    %store/vec4 v0x55fbe380dd20_0, 0, 8;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v0x55fbe380d970_0;
    %load/vec4 v0x55fbe380da70_0;
    %and;
    %store/vec4 v0x55fbe380dd20_0, 0, 8;
    %jmp T_5.4;
T_5.3 ;
    %load/vec4 v0x55fbe380d970_0;
    %load/vec4 v0x55fbe380da70_0;
    %or;
    %store/vec4 v0x55fbe380dd20_0, 0, 8;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x55fbe379cd80;
T_6 ;
    %pushi/vec4 5, 0, 8;
    %cassign/vec4 v0x55fbe380ded0_0;
    %pushi/vec4 10, 0, 8;
    %cassign/vec4 v0x55fbe380dfb0_0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55fbe380e180_0, 0, 3;
    %delay 5, 0;
    %vpi_call 2 124 "$display", "Assigned %d to  %d", v0x55fbe380ded0_0, v0x55fbe380e080_0 {0 0 0};
    %delay 5, 0;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55fbe380e180_0, 0, 3;
    %delay 5, 0;
    %vpi_call 2 127 "$display", "%d + %d = %d", v0x55fbe380ded0_0, v0x55fbe380dfb0_0, v0x55fbe380e080_0 {0 0 0};
    %delay 5, 0;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55fbe380e180_0, 0, 3;
    %delay 5, 0;
    %vpi_call 2 130 "$display", "%d & %d = %d", v0x55fbe380ded0_0, v0x55fbe380dfb0_0, v0x55fbe380e080_0 {0 0 0};
    %delay 5, 0;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55fbe380e180_0, 0, 3;
    %delay 5, 0;
    %vpi_call 2 133 "$display", "%d | %d = %d", v0x55fbe380ded0_0, v0x55fbe380dfb0_0, v0x55fbe380e080_0 {0 0 0};
    %vpi_call 2 136 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "Processor.v";
