
## 命名规范
modules: [名字 首字母大写 驼峰]_[描述 空格用下划线]
变量: [名字 首字母小写 驼峰]_[描述 空格用下划线]

关于描述: 

eg. "Mem_32_14" Menory 模块，32位，14位索引，则大小为 (32/8)*2^(14) = 64KB 

eg. "rs_5" 5 bit wide 'rs' 变量

## aimed bonus
pipeline SIMD 中断

## ISA
![](img/README/image.png)

+syscall

+SIMD instruction

![](img/README/basicOps.png)

## ref

文盲→_→ 14:56:13
https://github.com/NYH-Dolphin/SUSTech-Course-Info/tree/main/CS202%20Computer%20Organization/CPU%20submodel

文盲→_→ 14:56:13
https://github.com/Fu188/SUSTech_Course/tree/master/CS202_Computer_Organization/CPU

文盲→_→ 14:56:13
http://www.e-elements.com/product/index.shtml

文盲→_→ 14:56:13
https://github.com/mshr-h/vscode-verilog-hdl-support

文盲→_→ 14:56:13
https://marketplace.visualstudio.com/items?itemName=Truecrab.verilog-testbench-instance

文盲→_→ 14:56:13
https://github.com/czh9919/czh-verilog-snippet

文盲→_→ 14:56:14
https://github.com/bmpenuelas/systemverilog-formatter-vscode

文盲→_→ 14:56:14
https://send.cra.moe/#/?id=kD2rjvrz8jPzgkKg



