$date
	Mon Oct 23 13:32:15 2023
$end
$version
	QuestaSim Version 2021.3
$end
$timescale
	1ns
$end

$scope module UART_tb $end
$var reg 1 ! clk $end
$var reg 1 " reset $end
$var reg 1 # rx $end
$var wire 1 $ tx $end
$var reg 8 % data_in [7:0] $end
$var wire 1 & data_out [7] $end
$var wire 1 ' data_out [6] $end
$var wire 1 ( data_out [5] $end
$var wire 1 ) data_out [4] $end
$var wire 1 * data_out [3] $end
$var wire 1 + data_out [2] $end
$var wire 1 , data_out [1] $end
$var wire 1 - data_out [0] $end
$var wire 1 . halt_status $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
1"
1#
b0 %
1$
x-
x,
x+
x*
x)
x(
x'
x&
x.
$end
#5
1!
#10
0"
0!
#15
1!
#20
b10101010 %
0!
#25
1!
#30
0!
#35
1!
#40
0!
#45
1!
#50
0!
#55
1!
#60
0!
#65
1!
#70
0!
#75
1!
#80
0!
#85
1!
#90
0!
#95
1!
#100
0!
#105
1!
#110
b11111111 %
0!
#115
1!
1.
#120
0!
#125
1!
#130
0!
#135
1!
#140
0!
#145
1!
#150
0!
#155
1!
#160
0#
0!
#165
1!
#170
0!
#175
1!
#180
0!
#185
1!
#190
1#
0!
#195
1!
#200
0!
#205
1!
#210
0#
0!
#215
1!
#220
0!
#225
1!
#230
1#
0!
#235
1!
#240
0!
#245
1!
#250
0!
#255
1!
#260
0!
#265
1!
#270
0!
#275
1!
#280
0!
#285
1!
#290
0!
#295
1!
