<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-shmobile › pfc-sh73a0.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>pfc-sh73a0.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * sh73a0 processor support - PFC hardware block</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2010 Renesas Solutions Corp.</span>
<span class="cm"> * Copyright (C) 2010 NISHIMOTO Hiroki</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or</span>
<span class="cm"> * modify it under the terms of the GNU General Public License as</span>
<span class="cm"> * published by the Free Software Foundation; version 2 of the</span>
<span class="cm"> * License.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful,</span>
<span class="cm"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> * GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License</span>
<span class="cm"> * along with this program; if not, write to the Free Software</span>
<span class="cm"> * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA  02110-1301  USA</span>
<span class="cm"> */</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/gpio.h&gt;</span>
<span class="cp">#include &lt;mach/sh73a0.h&gt;</span>
<span class="cp">#include &lt;mach/irqs.h&gt;</span>

<span class="cp">#define CPU_ALL_PORT(fn, pfx, sfx)				\</span>
<span class="cp">	PORT_10(fn, pfx,    sfx), PORT_10(fn, pfx##1, sfx),	\</span>
<span class="cp">	PORT_10(fn, pfx##2, sfx), PORT_10(fn, pfx##3, sfx),	\</span>
<span class="cp">	PORT_10(fn, pfx##4, sfx), PORT_10(fn, pfx##5, sfx),	\</span>
<span class="cp">	PORT_10(fn, pfx##6, sfx), PORT_10(fn, pfx##7, sfx),	\</span>
<span class="cp">	PORT_10(fn, pfx##8, sfx), PORT_10(fn, pfx##9, sfx),	\</span>
<span class="cp">	PORT_10(fn, pfx##10, sfx),				\</span>
<span class="cp">	PORT_1(fn, pfx##110, sfx), PORT_1(fn, pfx##111, sfx),	\</span>
<span class="cp">	PORT_1(fn, pfx##112, sfx), PORT_1(fn, pfx##113, sfx),	\</span>
<span class="cp">	PORT_1(fn, pfx##114, sfx), PORT_1(fn, pfx##115, sfx),	\</span>
<span class="cp">	PORT_1(fn, pfx##116, sfx), PORT_1(fn, pfx##117, sfx),	\</span>
<span class="cp">	PORT_1(fn, pfx##118, sfx),				\</span>
<span class="cp">	PORT_1(fn, pfx##128, sfx), PORT_1(fn, pfx##129, sfx),	\</span>
<span class="cp">	PORT_10(fn, pfx##13, sfx), PORT_10(fn, pfx##14, sfx),	\</span>
<span class="cp">	PORT_10(fn, pfx##15, sfx),				\</span>
<span class="cp">	PORT_1(fn, pfx##160, sfx), PORT_1(fn, pfx##161, sfx),	\</span>
<span class="cp">	PORT_1(fn, pfx##162, sfx), PORT_1(fn, pfx##163, sfx),	\</span>
<span class="cp">	PORT_1(fn, pfx##164, sfx),				\</span>
<span class="cp">	PORT_1(fn, pfx##192, sfx), PORT_1(fn, pfx##193, sfx),	\</span>
<span class="cp">	PORT_1(fn, pfx##194, sfx), PORT_1(fn, pfx##195, sfx),	\</span>
<span class="cp">	PORT_1(fn, pfx##196, sfx), PORT_1(fn, pfx##197, sfx),	\</span>
<span class="cp">	PORT_1(fn, pfx##198, sfx), PORT_1(fn, pfx##199, sfx),	\</span>
<span class="cp">	PORT_10(fn, pfx##20, sfx), PORT_10(fn, pfx##21, sfx),	\</span>
<span class="cp">	PORT_10(fn, pfx##22, sfx), PORT_10(fn, pfx##23, sfx),	\</span>
<span class="cp">	PORT_10(fn, pfx##24, sfx), PORT_10(fn, pfx##25, sfx),	\</span>
<span class="cp">	PORT_10(fn, pfx##26, sfx), PORT_10(fn, pfx##27, sfx),	\</span>
<span class="cp">	PORT_1(fn, pfx##280, sfx), PORT_1(fn, pfx##281, sfx),	\</span>
<span class="cp">	PORT_1(fn, pfx##282, sfx),				\</span>
<span class="cp">	PORT_1(fn, pfx##288, sfx), PORT_1(fn, pfx##289, sfx),	\</span>
<span class="cp">	PORT_10(fn, pfx##29, sfx), PORT_10(fn, pfx##30, sfx)</span>

<span class="k">enum</span> <span class="p">{</span>
	<span class="n">PINMUX_RESERVED</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>

	<span class="n">PINMUX_DATA_BEGIN</span><span class="p">,</span>
	<span class="n">PORT_ALL</span><span class="p">(</span><span class="n">DATA</span><span class="p">),</span>			<span class="cm">/* PORT0_DATA -&gt; PORT309_DATA */</span>
	<span class="n">PINMUX_DATA_END</span><span class="p">,</span>

	<span class="n">PINMUX_INPUT_BEGIN</span><span class="p">,</span>
	<span class="n">PORT_ALL</span><span class="p">(</span><span class="n">IN</span><span class="p">),</span>			<span class="cm">/* PORT0_IN -&gt; PORT309_IN */</span>
	<span class="n">PINMUX_INPUT_END</span><span class="p">,</span>

	<span class="n">PINMUX_INPUT_PULLUP_BEGIN</span><span class="p">,</span>
	<span class="n">PORT_ALL</span><span class="p">(</span><span class="n">IN_PU</span><span class="p">),</span>		<span class="cm">/* PORT0_IN_PU -&gt; PORT309_IN_PU */</span>
	<span class="n">PINMUX_INPUT_PULLUP_END</span><span class="p">,</span>

	<span class="n">PINMUX_INPUT_PULLDOWN_BEGIN</span><span class="p">,</span>
	<span class="n">PORT_ALL</span><span class="p">(</span><span class="n">IN_PD</span><span class="p">),</span>		<span class="cm">/* PORT0_IN_PD -&gt; PORT309_IN_PD */</span>
	<span class="n">PINMUX_INPUT_PULLDOWN_END</span><span class="p">,</span>

	<span class="n">PINMUX_OUTPUT_BEGIN</span><span class="p">,</span>
	<span class="n">PORT_ALL</span><span class="p">(</span><span class="n">OUT</span><span class="p">),</span>			<span class="cm">/* PORT0_OUT -&gt; PORT309_OUT */</span>
	<span class="n">PINMUX_OUTPUT_END</span><span class="p">,</span>

	<span class="n">PINMUX_FUNCTION_BEGIN</span><span class="p">,</span>
	<span class="n">PORT_ALL</span><span class="p">(</span><span class="n">FN_IN</span><span class="p">),</span>		<span class="cm">/* PORT0_FN_IN -&gt; PORT309_FN_IN */</span>
	<span class="n">PORT_ALL</span><span class="p">(</span><span class="n">FN_OUT</span><span class="p">),</span>		<span class="cm">/* PORT0_FN_OUT -&gt; PORT309_FN_OUT */</span>
	<span class="n">PORT_ALL</span><span class="p">(</span><span class="n">FN0</span><span class="p">),</span>			<span class="cm">/* PORT0_FN0 -&gt; PORT309_FN0 */</span>
	<span class="n">PORT_ALL</span><span class="p">(</span><span class="n">FN1</span><span class="p">),</span>			<span class="cm">/* PORT0_FN1 -&gt; PORT309_FN1 */</span>
	<span class="n">PORT_ALL</span><span class="p">(</span><span class="n">FN2</span><span class="p">),</span>			<span class="cm">/* PORT0_FN2 -&gt; PORT309_FN2 */</span>
	<span class="n">PORT_ALL</span><span class="p">(</span><span class="n">FN3</span><span class="p">),</span>			<span class="cm">/* PORT0_FN3 -&gt; PORT309_FN3 */</span>
	<span class="n">PORT_ALL</span><span class="p">(</span><span class="n">FN4</span><span class="p">),</span>			<span class="cm">/* PORT0_FN4 -&gt; PORT309_FN4 */</span>
	<span class="n">PORT_ALL</span><span class="p">(</span><span class="n">FN5</span><span class="p">),</span>			<span class="cm">/* PORT0_FN5 -&gt; PORT309_FN5 */</span>
	<span class="n">PORT_ALL</span><span class="p">(</span><span class="n">FN6</span><span class="p">),</span>			<span class="cm">/* PORT0_FN6 -&gt; PORT309_FN6 */</span>
	<span class="n">PORT_ALL</span><span class="p">(</span><span class="n">FN7</span><span class="p">),</span>			<span class="cm">/* PORT0_FN7 -&gt; PORT309_FN7 */</span>

	<span class="n">MSEL2CR_MSEL19_0</span><span class="p">,</span> <span class="n">MSEL2CR_MSEL19_1</span><span class="p">,</span>
	<span class="n">MSEL2CR_MSEL18_0</span><span class="p">,</span> <span class="n">MSEL2CR_MSEL18_1</span><span class="p">,</span>
	<span class="n">MSEL2CR_MSEL17_0</span><span class="p">,</span> <span class="n">MSEL2CR_MSEL17_1</span><span class="p">,</span>
	<span class="n">MSEL2CR_MSEL16_0</span><span class="p">,</span> <span class="n">MSEL2CR_MSEL16_1</span><span class="p">,</span>
	<span class="n">MSEL2CR_MSEL14_0</span><span class="p">,</span> <span class="n">MSEL2CR_MSEL14_1</span><span class="p">,</span>
	<span class="n">MSEL2CR_MSEL13_0</span><span class="p">,</span> <span class="n">MSEL2CR_MSEL13_1</span><span class="p">,</span>
	<span class="n">MSEL2CR_MSEL12_0</span><span class="p">,</span> <span class="n">MSEL2CR_MSEL12_1</span><span class="p">,</span>
	<span class="n">MSEL2CR_MSEL11_0</span><span class="p">,</span> <span class="n">MSEL2CR_MSEL11_1</span><span class="p">,</span>
	<span class="n">MSEL2CR_MSEL10_0</span><span class="p">,</span> <span class="n">MSEL2CR_MSEL10_1</span><span class="p">,</span>
	<span class="n">MSEL2CR_MSEL9_0</span><span class="p">,</span> <span class="n">MSEL2CR_MSEL9_1</span><span class="p">,</span>
	<span class="n">MSEL2CR_MSEL8_0</span><span class="p">,</span> <span class="n">MSEL2CR_MSEL8_1</span><span class="p">,</span>
	<span class="n">MSEL2CR_MSEL7_0</span><span class="p">,</span> <span class="n">MSEL2CR_MSEL7_1</span><span class="p">,</span>
	<span class="n">MSEL2CR_MSEL6_0</span><span class="p">,</span> <span class="n">MSEL2CR_MSEL6_1</span><span class="p">,</span>
	<span class="n">MSEL2CR_MSEL4_0</span><span class="p">,</span> <span class="n">MSEL2CR_MSEL4_1</span><span class="p">,</span>
	<span class="n">MSEL2CR_MSEL5_0</span><span class="p">,</span> <span class="n">MSEL2CR_MSEL5_1</span><span class="p">,</span>
	<span class="n">MSEL2CR_MSEL3_0</span><span class="p">,</span> <span class="n">MSEL2CR_MSEL3_1</span><span class="p">,</span>
	<span class="n">MSEL2CR_MSEL2_0</span><span class="p">,</span> <span class="n">MSEL2CR_MSEL2_1</span><span class="p">,</span>
	<span class="n">MSEL2CR_MSEL1_0</span><span class="p">,</span> <span class="n">MSEL2CR_MSEL1_1</span><span class="p">,</span>
	<span class="n">MSEL2CR_MSEL0_0</span><span class="p">,</span> <span class="n">MSEL2CR_MSEL0_1</span><span class="p">,</span>
	<span class="n">MSEL3CR_MSEL28_0</span><span class="p">,</span> <span class="n">MSEL3CR_MSEL28_1</span><span class="p">,</span>
	<span class="n">MSEL3CR_MSEL15_0</span><span class="p">,</span> <span class="n">MSEL3CR_MSEL15_1</span><span class="p">,</span>
	<span class="n">MSEL3CR_MSEL11_0</span><span class="p">,</span> <span class="n">MSEL3CR_MSEL11_1</span><span class="p">,</span>
	<span class="n">MSEL3CR_MSEL9_0</span><span class="p">,</span> <span class="n">MSEL3CR_MSEL9_1</span><span class="p">,</span>
	<span class="n">MSEL3CR_MSEL6_0</span><span class="p">,</span> <span class="n">MSEL3CR_MSEL6_1</span><span class="p">,</span>
	<span class="n">MSEL3CR_MSEL2_0</span><span class="p">,</span> <span class="n">MSEL3CR_MSEL2_1</span><span class="p">,</span>
	<span class="n">MSEL4CR_MSEL29_0</span><span class="p">,</span> <span class="n">MSEL4CR_MSEL29_1</span><span class="p">,</span>
	<span class="n">MSEL4CR_MSEL27_0</span><span class="p">,</span> <span class="n">MSEL4CR_MSEL27_1</span><span class="p">,</span>
	<span class="n">MSEL4CR_MSEL26_0</span><span class="p">,</span> <span class="n">MSEL4CR_MSEL26_1</span><span class="p">,</span>
	<span class="n">MSEL4CR_MSEL22_0</span><span class="p">,</span> <span class="n">MSEL4CR_MSEL22_1</span><span class="p">,</span>
	<span class="n">MSEL4CR_MSEL21_0</span><span class="p">,</span> <span class="n">MSEL4CR_MSEL21_1</span><span class="p">,</span>
	<span class="n">MSEL4CR_MSEL20_0</span><span class="p">,</span> <span class="n">MSEL4CR_MSEL20_1</span><span class="p">,</span>
	<span class="n">MSEL4CR_MSEL19_0</span><span class="p">,</span> <span class="n">MSEL4CR_MSEL19_1</span><span class="p">,</span>
	<span class="n">MSEL4CR_MSEL15_0</span><span class="p">,</span> <span class="n">MSEL4CR_MSEL15_1</span><span class="p">,</span>
	<span class="n">MSEL4CR_MSEL13_0</span><span class="p">,</span> <span class="n">MSEL4CR_MSEL13_1</span><span class="p">,</span>
	<span class="n">MSEL4CR_MSEL12_0</span><span class="p">,</span> <span class="n">MSEL4CR_MSEL12_1</span><span class="p">,</span>
	<span class="n">MSEL4CR_MSEL11_0</span><span class="p">,</span> <span class="n">MSEL4CR_MSEL11_1</span><span class="p">,</span>
	<span class="n">MSEL4CR_MSEL10_0</span><span class="p">,</span> <span class="n">MSEL4CR_MSEL10_1</span><span class="p">,</span>
	<span class="n">MSEL4CR_MSEL9_0</span><span class="p">,</span> <span class="n">MSEL4CR_MSEL9_1</span><span class="p">,</span>
	<span class="n">MSEL4CR_MSEL8_0</span><span class="p">,</span> <span class="n">MSEL4CR_MSEL8_1</span><span class="p">,</span>
	<span class="n">MSEL4CR_MSEL7_0</span><span class="p">,</span> <span class="n">MSEL4CR_MSEL7_1</span><span class="p">,</span>
	<span class="n">MSEL4CR_MSEL4_0</span><span class="p">,</span> <span class="n">MSEL4CR_MSEL4_1</span><span class="p">,</span>
	<span class="n">MSEL4CR_MSEL1_0</span><span class="p">,</span> <span class="n">MSEL4CR_MSEL1_1</span><span class="p">,</span>
	<span class="n">PINMUX_FUNCTION_END</span><span class="p">,</span>

	<span class="n">PINMUX_MARK_BEGIN</span><span class="p">,</span>
	<span class="cm">/* Hardware manual Table 25-1 (Function 0-7) */</span>
	<span class="n">VBUS_0_MARK</span><span class="p">,</span>
	<span class="n">GPI0_MARK</span><span class="p">,</span>
	<span class="n">GPI1_MARK</span><span class="p">,</span>
	<span class="n">GPI2_MARK</span><span class="p">,</span>
	<span class="n">GPI3_MARK</span><span class="p">,</span>
	<span class="n">GPI4_MARK</span><span class="p">,</span>
	<span class="n">GPI5_MARK</span><span class="p">,</span>
	<span class="n">GPI6_MARK</span><span class="p">,</span>
	<span class="n">GPI7_MARK</span><span class="p">,</span>
	<span class="n">SCIFA7_RXD_MARK</span><span class="p">,</span>
	<span class="n">SCIFA7_CTS__MARK</span><span class="p">,</span>
	<span class="n">GPO7_MARK</span><span class="p">,</span> <span class="n">MFG0_OUT2_MARK</span><span class="p">,</span>
	<span class="n">GPO6_MARK</span><span class="p">,</span> <span class="n">MFG1_OUT2_MARK</span><span class="p">,</span>
	<span class="n">GPO5_MARK</span><span class="p">,</span> <span class="n">SCIFA0_SCK_MARK</span><span class="p">,</span> <span class="n">FSICOSLDT3_MARK</span><span class="p">,</span> <span class="n">PORT16_VIO_CKOR_MARK</span><span class="p">,</span>
	<span class="n">SCIFA0_TXD_MARK</span><span class="p">,</span>
	<span class="n">SCIFA7_TXD_MARK</span><span class="p">,</span>
	<span class="n">SCIFA7_RTS__MARK</span><span class="p">,</span> <span class="n">PORT19_VIO_CKO2_MARK</span><span class="p">,</span>
	<span class="n">GPO0_MARK</span><span class="p">,</span>
	<span class="n">GPO1_MARK</span><span class="p">,</span>
	<span class="n">GPO2_MARK</span><span class="p">,</span> <span class="n">STATUS0_MARK</span><span class="p">,</span>
	<span class="n">GPO3_MARK</span><span class="p">,</span> <span class="n">STATUS1_MARK</span><span class="p">,</span>
	<span class="n">GPO4_MARK</span><span class="p">,</span> <span class="n">STATUS2_MARK</span><span class="p">,</span>
	<span class="n">VINT_MARK</span><span class="p">,</span>
	<span class="n">TCKON_MARK</span><span class="p">,</span>
	<span class="n">XDVFS1_MARK</span><span class="p">,</span> <span class="n">PORT27_I2C_SCL2_MARK</span><span class="p">,</span> <span class="n">PORT27_I2C_SCL3_MARK</span><span class="p">,</span> \
	<span class="n">MFG0_OUT1_MARK</span><span class="p">,</span> <span class="n">PORT27_IROUT_MARK</span><span class="p">,</span>
	<span class="n">XDVFS2_MARK</span><span class="p">,</span> <span class="n">PORT28_I2C_SDA2_MARK</span><span class="p">,</span> <span class="n">PORT28_I2C_SDA3_MARK</span><span class="p">,</span> \
	<span class="n">PORT28_TPU1TO1_MARK</span><span class="p">,</span>
	<span class="n">SIM_RST_MARK</span><span class="p">,</span> <span class="n">PORT29_TPU1TO1_MARK</span><span class="p">,</span>
	<span class="n">SIM_CLK_MARK</span><span class="p">,</span> <span class="n">PORT30_VIO_CKOR_MARK</span><span class="p">,</span>
	<span class="n">SIM_D_MARK</span><span class="p">,</span> <span class="n">PORT31_IROUT_MARK</span><span class="p">,</span>
	<span class="n">SCIFA4_TXD_MARK</span><span class="p">,</span>
	<span class="n">SCIFA4_RXD_MARK</span><span class="p">,</span> <span class="n">XWUP_MARK</span><span class="p">,</span>
	<span class="n">SCIFA4_RTS__MARK</span><span class="p">,</span>
	<span class="n">SCIFA4_CTS__MARK</span><span class="p">,</span>
	<span class="n">FSIBOBT_MARK</span><span class="p">,</span> <span class="n">FSIBIBT_MARK</span><span class="p">,</span>
	<span class="n">FSIBOLR_MARK</span><span class="p">,</span> <span class="n">FSIBILR_MARK</span><span class="p">,</span>
	<span class="n">FSIBOSLD_MARK</span><span class="p">,</span>
	<span class="n">FSIBISLD_MARK</span><span class="p">,</span>
	<span class="n">VACK_MARK</span><span class="p">,</span>
	<span class="n">XTAL1L_MARK</span><span class="p">,</span>
	<span class="n">SCIFA0_RTS__MARK</span><span class="p">,</span> <span class="n">FSICOSLDT2_MARK</span><span class="p">,</span>
	<span class="n">SCIFA0_RXD_MARK</span><span class="p">,</span>
	<span class="n">SCIFA0_CTS__MARK</span><span class="p">,</span> <span class="n">FSICOSLDT1_MARK</span><span class="p">,</span>
	<span class="n">FSICOBT_MARK</span><span class="p">,</span> <span class="n">FSICIBT_MARK</span><span class="p">,</span> <span class="n">FSIDOBT_MARK</span><span class="p">,</span> <span class="n">FSIDIBT_MARK</span><span class="p">,</span>
	<span class="n">FSICOLR_MARK</span><span class="p">,</span> <span class="n">FSICILR_MARK</span><span class="p">,</span> <span class="n">FSIDOLR_MARK</span><span class="p">,</span> <span class="n">FSIDILR_MARK</span><span class="p">,</span>
	<span class="n">FSICOSLD_MARK</span><span class="p">,</span> <span class="n">PORT47_FSICSPDIF_MARK</span><span class="p">,</span>
	<span class="n">FSICISLD_MARK</span><span class="p">,</span> <span class="n">FSIDISLD_MARK</span><span class="p">,</span>
	<span class="n">FSIACK_MARK</span><span class="p">,</span> <span class="n">PORT49_IRDA_OUT_MARK</span><span class="p">,</span> <span class="n">PORT49_IROUT_MARK</span><span class="p">,</span> <span class="n">FSIAOMC_MARK</span><span class="p">,</span>
	<span class="n">FSIAOLR_MARK</span><span class="p">,</span> <span class="n">BBIF2_TSYNC2_MARK</span><span class="p">,</span> <span class="n">TPU2TO2_MARK</span><span class="p">,</span> <span class="n">FSIAILR_MARK</span><span class="p">,</span>

	<span class="n">FSIAOBT_MARK</span><span class="p">,</span> <span class="n">BBIF2_TSCK2_MARK</span><span class="p">,</span> <span class="n">TPU2TO3_MARK</span><span class="p">,</span> <span class="n">FSIAIBT_MARK</span><span class="p">,</span>
	<span class="n">FSIAOSLD_MARK</span><span class="p">,</span> <span class="n">BBIF2_TXD2_MARK</span><span class="p">,</span>
	<span class="n">FSIASPDIF_MARK</span><span class="p">,</span> <span class="n">PORT53_IRDA_IN_MARK</span><span class="p">,</span> <span class="n">TPU3TO3_MARK</span><span class="p">,</span> <span class="n">FSIBSPDIF_MARK</span><span class="p">,</span> \
	<span class="n">PORT53_FSICSPDIF_MARK</span><span class="p">,</span>
	<span class="n">FSIBCK_MARK</span><span class="p">,</span> <span class="n">PORT54_IRDA_FIRSEL_MARK</span><span class="p">,</span> <span class="n">TPU3TO2_MARK</span><span class="p">,</span> <span class="n">FSIBOMC_MARK</span><span class="p">,</span> \
	<span class="n">FSICCK_MARK</span><span class="p">,</span> <span class="n">FSICOMC_MARK</span><span class="p">,</span>
	<span class="n">FSIAISLD_MARK</span><span class="p">,</span> <span class="n">TPU0TO0_MARK</span><span class="p">,</span>
	<span class="n">A0_MARK</span><span class="p">,</span> <span class="n">BS__MARK</span><span class="p">,</span>
	<span class="n">A12_MARK</span><span class="p">,</span> <span class="n">PORT58_KEYOUT7_MARK</span><span class="p">,</span> <span class="n">TPU4TO2_MARK</span><span class="p">,</span>
	<span class="n">A13_MARK</span><span class="p">,</span> <span class="n">PORT59_KEYOUT6_MARK</span><span class="p">,</span> <span class="n">TPU0TO1_MARK</span><span class="p">,</span>
	<span class="n">A14_MARK</span><span class="p">,</span> <span class="n">KEYOUT5_MARK</span><span class="p">,</span>
	<span class="n">A15_MARK</span><span class="p">,</span> <span class="n">KEYOUT4_MARK</span><span class="p">,</span>
	<span class="n">A16_MARK</span><span class="p">,</span> <span class="n">KEYOUT3_MARK</span><span class="p">,</span> <span class="n">MSIOF0_SS1_MARK</span><span class="p">,</span>
	<span class="n">A17_MARK</span><span class="p">,</span> <span class="n">KEYOUT2_MARK</span><span class="p">,</span> <span class="n">MSIOF0_TSYNC_MARK</span><span class="p">,</span>
	<span class="n">A18_MARK</span><span class="p">,</span> <span class="n">KEYOUT1_MARK</span><span class="p">,</span> <span class="n">MSIOF0_TSCK_MARK</span><span class="p">,</span>
	<span class="n">A19_MARK</span><span class="p">,</span> <span class="n">KEYOUT0_MARK</span><span class="p">,</span> <span class="n">MSIOF0_TXD_MARK</span><span class="p">,</span>
	<span class="n">A20_MARK</span><span class="p">,</span> <span class="n">KEYIN0_MARK</span><span class="p">,</span> <span class="n">MSIOF0_RSCK_MARK</span><span class="p">,</span>
	<span class="n">A21_MARK</span><span class="p">,</span> <span class="n">KEYIN1_MARK</span><span class="p">,</span> <span class="n">MSIOF0_RSYNC_MARK</span><span class="p">,</span>
	<span class="n">A22_MARK</span><span class="p">,</span> <span class="n">KEYIN2_MARK</span><span class="p">,</span> <span class="n">MSIOF0_MCK0_MARK</span><span class="p">,</span>
	<span class="n">A23_MARK</span><span class="p">,</span> <span class="n">KEYIN3_MARK</span><span class="p">,</span> <span class="n">MSIOF0_MCK1_MARK</span><span class="p">,</span>
	<span class="n">A24_MARK</span><span class="p">,</span> <span class="n">KEYIN4_MARK</span><span class="p">,</span> <span class="n">MSIOF0_RXD_MARK</span><span class="p">,</span>
	<span class="n">A25_MARK</span><span class="p">,</span> <span class="n">KEYIN5_MARK</span><span class="p">,</span> <span class="n">MSIOF0_SS2_MARK</span><span class="p">,</span>
	<span class="n">A26_MARK</span><span class="p">,</span> <span class="n">KEYIN6_MARK</span><span class="p">,</span>
	<span class="n">KEYIN7_MARK</span><span class="p">,</span>
	<span class="n">D0_NAF0_MARK</span><span class="p">,</span>
	<span class="n">D1_NAF1_MARK</span><span class="p">,</span>
	<span class="n">D2_NAF2_MARK</span><span class="p">,</span>
	<span class="n">D3_NAF3_MARK</span><span class="p">,</span>
	<span class="n">D4_NAF4_MARK</span><span class="p">,</span>
	<span class="n">D5_NAF5_MARK</span><span class="p">,</span>
	<span class="n">D6_NAF6_MARK</span><span class="p">,</span>
	<span class="n">D7_NAF7_MARK</span><span class="p">,</span>
	<span class="n">D8_NAF8_MARK</span><span class="p">,</span>
	<span class="n">D9_NAF9_MARK</span><span class="p">,</span>
	<span class="n">D10_NAF10_MARK</span><span class="p">,</span>
	<span class="n">D11_NAF11_MARK</span><span class="p">,</span>
	<span class="n">D12_NAF12_MARK</span><span class="p">,</span>
	<span class="n">D13_NAF13_MARK</span><span class="p">,</span>
	<span class="n">D14_NAF14_MARK</span><span class="p">,</span>
	<span class="n">D15_NAF15_MARK</span><span class="p">,</span>
	<span class="n">CS4__MARK</span><span class="p">,</span>
	<span class="n">CS5A__MARK</span><span class="p">,</span> <span class="n">PORT91_RDWR_MARK</span><span class="p">,</span>
	<span class="n">CS5B__MARK</span><span class="p">,</span> <span class="n">FCE1__MARK</span><span class="p">,</span>
	<span class="n">CS6B__MARK</span><span class="p">,</span> <span class="n">DACK0_MARK</span><span class="p">,</span>
	<span class="n">FCE0__MARK</span><span class="p">,</span> <span class="n">CS6A__MARK</span><span class="p">,</span>
	<span class="n">WAIT__MARK</span><span class="p">,</span> <span class="n">DREQ0_MARK</span><span class="p">,</span>
	<span class="n">RD__FSC_MARK</span><span class="p">,</span>
	<span class="n">WE0__FWE_MARK</span><span class="p">,</span> <span class="n">RDWR_FWE_MARK</span><span class="p">,</span>
	<span class="n">WE1__MARK</span><span class="p">,</span>
	<span class="n">FRB_MARK</span><span class="p">,</span>
	<span class="n">CKO_MARK</span><span class="p">,</span>
	<span class="n">NBRSTOUT__MARK</span><span class="p">,</span>
	<span class="n">NBRST__MARK</span><span class="p">,</span>
	<span class="n">BBIF2_TXD_MARK</span><span class="p">,</span>
	<span class="n">BBIF2_RXD_MARK</span><span class="p">,</span>
	<span class="n">BBIF2_SYNC_MARK</span><span class="p">,</span>
	<span class="n">BBIF2_SCK_MARK</span><span class="p">,</span>
	<span class="n">SCIFA3_CTS__MARK</span><span class="p">,</span> <span class="n">MFG3_IN2_MARK</span><span class="p">,</span>
	<span class="n">SCIFA3_RXD_MARK</span><span class="p">,</span> <span class="n">MFG3_IN1_MARK</span><span class="p">,</span>
	<span class="n">BBIF1_SS2_MARK</span><span class="p">,</span> <span class="n">SCIFA3_RTS__MARK</span><span class="p">,</span> <span class="n">MFG3_OUT1_MARK</span><span class="p">,</span>
	<span class="n">SCIFA3_TXD_MARK</span><span class="p">,</span>
	<span class="n">HSI_RX_DATA_MARK</span><span class="p">,</span> <span class="n">BBIF1_RXD_MARK</span><span class="p">,</span>
	<span class="n">HSI_TX_WAKE_MARK</span><span class="p">,</span> <span class="n">BBIF1_TSCK_MARK</span><span class="p">,</span>
	<span class="n">HSI_TX_DATA_MARK</span><span class="p">,</span> <span class="n">BBIF1_TSYNC_MARK</span><span class="p">,</span>
	<span class="n">HSI_TX_READY_MARK</span><span class="p">,</span> <span class="n">BBIF1_TXD_MARK</span><span class="p">,</span>
	<span class="n">HSI_RX_READY_MARK</span><span class="p">,</span> <span class="n">BBIF1_RSCK_MARK</span><span class="p">,</span> <span class="n">PORT115_I2C_SCL2_MARK</span><span class="p">,</span> \
	<span class="n">PORT115_I2C_SCL3_MARK</span><span class="p">,</span>
	<span class="n">HSI_RX_WAKE_MARK</span><span class="p">,</span> <span class="n">BBIF1_RSYNC_MARK</span><span class="p">,</span> <span class="n">PORT116_I2C_SDA2_MARK</span><span class="p">,</span> \
	<span class="n">PORT116_I2C_SDA3_MARK</span><span class="p">,</span>
	<span class="n">HSI_RX_FLAG_MARK</span><span class="p">,</span> <span class="n">BBIF1_SS1_MARK</span><span class="p">,</span> <span class="n">BBIF1_FLOW_MARK</span><span class="p">,</span>
	<span class="n">HSI_TX_FLAG_MARK</span><span class="p">,</span>
	<span class="n">VIO_VD_MARK</span><span class="p">,</span> <span class="n">PORT128_LCD2VSYN_MARK</span><span class="p">,</span> <span class="n">VIO2_VD_MARK</span><span class="p">,</span> <span class="n">LCD2D0_MARK</span><span class="p">,</span>

	<span class="n">VIO_HD_MARK</span><span class="p">,</span> <span class="n">PORT129_LCD2HSYN_MARK</span><span class="p">,</span> <span class="n">PORT129_LCD2CS__MARK</span><span class="p">,</span> \
	<span class="n">VIO2_HD_MARK</span><span class="p">,</span> <span class="n">LCD2D1_MARK</span><span class="p">,</span>
	<span class="n">VIO_D0_MARK</span><span class="p">,</span> <span class="n">PORT130_MSIOF2_RXD_MARK</span><span class="p">,</span> <span class="n">LCD2D10_MARK</span><span class="p">,</span>
	<span class="n">VIO_D1_MARK</span><span class="p">,</span> <span class="n">PORT131_KEYOUT6_MARK</span><span class="p">,</span> <span class="n">PORT131_MSIOF2_SS1_MARK</span><span class="p">,</span> \
	<span class="n">PORT131_KEYOUT11_MARK</span><span class="p">,</span> <span class="n">LCD2D11_MARK</span><span class="p">,</span>
	<span class="n">VIO_D2_MARK</span><span class="p">,</span> <span class="n">PORT132_KEYOUT7_MARK</span><span class="p">,</span> <span class="n">PORT132_MSIOF2_SS2_MARK</span><span class="p">,</span> \
	<span class="n">PORT132_KEYOUT10_MARK</span><span class="p">,</span> <span class="n">LCD2D12_MARK</span><span class="p">,</span>
	<span class="n">VIO_D3_MARK</span><span class="p">,</span> <span class="n">MSIOF2_TSYNC_MARK</span><span class="p">,</span> <span class="n">LCD2D13_MARK</span><span class="p">,</span>
	<span class="n">VIO_D4_MARK</span><span class="p">,</span> <span class="n">MSIOF2_TXD_MARK</span><span class="p">,</span> <span class="n">LCD2D14_MARK</span><span class="p">,</span>
	<span class="n">VIO_D5_MARK</span><span class="p">,</span> <span class="n">MSIOF2_TSCK_MARK</span><span class="p">,</span> <span class="n">LCD2D15_MARK</span><span class="p">,</span>
	<span class="n">VIO_D6_MARK</span><span class="p">,</span> <span class="n">PORT136_KEYOUT8_MARK</span><span class="p">,</span> <span class="n">LCD2D16_MARK</span><span class="p">,</span>
	<span class="n">VIO_D7_MARK</span><span class="p">,</span> <span class="n">PORT137_KEYOUT9_MARK</span><span class="p">,</span> <span class="n">LCD2D17_MARK</span><span class="p">,</span>
	<span class="n">VIO_D8_MARK</span><span class="p">,</span> <span class="n">PORT138_KEYOUT8_MARK</span><span class="p">,</span> <span class="n">VIO2_D0_MARK</span><span class="p">,</span> <span class="n">LCD2D6_MARK</span><span class="p">,</span>
	<span class="n">VIO_D9_MARK</span><span class="p">,</span> <span class="n">PORT139_KEYOUT9_MARK</span><span class="p">,</span> <span class="n">VIO2_D1_MARK</span><span class="p">,</span> <span class="n">LCD2D7_MARK</span><span class="p">,</span>
	<span class="n">VIO_D10_MARK</span><span class="p">,</span> <span class="n">TPU0TO2_MARK</span><span class="p">,</span> <span class="n">VIO2_D2_MARK</span><span class="p">,</span> <span class="n">LCD2D8_MARK</span><span class="p">,</span>
	<span class="n">VIO_D11_MARK</span><span class="p">,</span> <span class="n">TPU0TO3_MARK</span><span class="p">,</span> <span class="n">VIO2_D3_MARK</span><span class="p">,</span> <span class="n">LCD2D9_MARK</span><span class="p">,</span>
	<span class="n">VIO_D12_MARK</span><span class="p">,</span> <span class="n">PORT142_KEYOUT10_MARK</span><span class="p">,</span> <span class="n">VIO2_D4_MARK</span><span class="p">,</span> <span class="n">LCD2D2_MARK</span><span class="p">,</span>
	<span class="n">VIO_D13_MARK</span><span class="p">,</span> <span class="n">PORT143_KEYOUT11_MARK</span><span class="p">,</span> <span class="n">PORT143_KEYOUT6_MARK</span><span class="p">,</span> \
	<span class="n">VIO2_D5_MARK</span><span class="p">,</span> <span class="n">LCD2D3_MARK</span><span class="p">,</span>
	<span class="n">VIO_D14_MARK</span><span class="p">,</span> <span class="n">PORT144_KEYOUT7_MARK</span><span class="p">,</span> <span class="n">VIO2_D6_MARK</span><span class="p">,</span> <span class="n">LCD2D4_MARK</span><span class="p">,</span>
	<span class="n">VIO_D15_MARK</span><span class="p">,</span> <span class="n">TPU1TO3_MARK</span><span class="p">,</span> <span class="n">PORT145_LCD2DISP_MARK</span><span class="p">,</span> \
	<span class="n">PORT145_LCD2RS_MARK</span><span class="p">,</span> <span class="n">VIO2_D7_MARK</span><span class="p">,</span> <span class="n">LCD2D5_MARK</span><span class="p">,</span>
	<span class="n">VIO_CLK_MARK</span><span class="p">,</span> <span class="n">LCD2DCK_MARK</span><span class="p">,</span> <span class="n">PORT146_LCD2WR__MARK</span><span class="p">,</span> <span class="n">VIO2_CLK_MARK</span><span class="p">,</span> \
	<span class="n">LCD2D18_MARK</span><span class="p">,</span>
	<span class="n">VIO_FIELD_MARK</span><span class="p">,</span> <span class="n">LCD2RD__MARK</span><span class="p">,</span> <span class="n">VIO2_FIELD_MARK</span><span class="p">,</span> <span class="n">LCD2D19_MARK</span><span class="p">,</span>
	<span class="n">VIO_CKO_MARK</span><span class="p">,</span>
	<span class="n">A27_MARK</span><span class="p">,</span> <span class="n">PORT149_RDWR_MARK</span><span class="p">,</span> <span class="n">MFG0_IN1_MARK</span><span class="p">,</span> <span class="n">PORT149_KEYOUT9_MARK</span><span class="p">,</span>
	<span class="n">MFG0_IN2_MARK</span><span class="p">,</span>
	<span class="n">TS_SPSYNC3_MARK</span><span class="p">,</span> <span class="n">MSIOF2_RSCK_MARK</span><span class="p">,</span>
	<span class="n">TS_SDAT3_MARK</span><span class="p">,</span> <span class="n">MSIOF2_RSYNC_MARK</span><span class="p">,</span>
	<span class="n">TPU1TO2_MARK</span><span class="p">,</span> <span class="n">TS_SDEN3_MARK</span><span class="p">,</span> <span class="n">PORT153_MSIOF2_SS1_MARK</span><span class="p">,</span>
	<span class="n">SCIFA2_TXD1_MARK</span><span class="p">,</span> <span class="n">MSIOF2_MCK0_MARK</span><span class="p">,</span>
	<span class="n">SCIFA2_RXD1_MARK</span><span class="p">,</span> <span class="n">MSIOF2_MCK1_MARK</span><span class="p">,</span>
	<span class="n">SCIFA2_RTS1__MARK</span><span class="p">,</span> <span class="n">PORT156_MSIOF2_SS2_MARK</span><span class="p">,</span>
	<span class="n">SCIFA2_CTS1__MARK</span><span class="p">,</span> <span class="n">PORT157_MSIOF2_RXD_MARK</span><span class="p">,</span>
	<span class="n">DINT__MARK</span><span class="p">,</span> <span class="n">SCIFA2_SCK1_MARK</span><span class="p">,</span> <span class="n">TS_SCK3_MARK</span><span class="p">,</span>
	<span class="n">PORT159_SCIFB_SCK_MARK</span><span class="p">,</span> <span class="n">PORT159_SCIFA5_SCK_MARK</span><span class="p">,</span> <span class="n">NMI_MARK</span><span class="p">,</span>
	<span class="n">PORT160_SCIFB_TXD_MARK</span><span class="p">,</span> <span class="n">PORT160_SCIFA5_TXD_MARK</span><span class="p">,</span>
	<span class="n">PORT161_SCIFB_CTS__MARK</span><span class="p">,</span> <span class="n">PORT161_SCIFA5_CTS__MARK</span><span class="p">,</span>
	<span class="n">PORT162_SCIFB_RXD_MARK</span><span class="p">,</span> <span class="n">PORT162_SCIFA5_RXD_MARK</span><span class="p">,</span>
	<span class="n">PORT163_SCIFB_RTS__MARK</span><span class="p">,</span> <span class="n">PORT163_SCIFA5_RTS__MARK</span><span class="p">,</span> <span class="n">TPU3TO0_MARK</span><span class="p">,</span>
	<span class="n">LCDD0_MARK</span><span class="p">,</span>
	<span class="n">LCDD1_MARK</span><span class="p">,</span> <span class="n">PORT193_SCIFA5_CTS__MARK</span><span class="p">,</span> <span class="n">BBIF2_TSYNC1_MARK</span><span class="p">,</span>
	<span class="n">LCDD2_MARK</span><span class="p">,</span> <span class="n">PORT194_SCIFA5_RTS__MARK</span><span class="p">,</span> <span class="n">BBIF2_TSCK1_MARK</span><span class="p">,</span>
	<span class="n">LCDD3_MARK</span><span class="p">,</span> <span class="n">PORT195_SCIFA5_RXD_MARK</span><span class="p">,</span> <span class="n">BBIF2_TXD1_MARK</span><span class="p">,</span>
	<span class="n">LCDD4_MARK</span><span class="p">,</span> <span class="n">PORT196_SCIFA5_TXD_MARK</span><span class="p">,</span>
	<span class="n">LCDD5_MARK</span><span class="p">,</span> <span class="n">PORT197_SCIFA5_SCK_MARK</span><span class="p">,</span> <span class="n">MFG2_OUT2_MARK</span><span class="p">,</span> <span class="n">TPU2TO1_MARK</span><span class="p">,</span>
	<span class="n">LCDD6_MARK</span><span class="p">,</span>
	<span class="n">LCDD7_MARK</span><span class="p">,</span> <span class="n">TPU4TO1_MARK</span><span class="p">,</span> <span class="n">MFG4_OUT2_MARK</span><span class="p">,</span>
	<span class="n">LCDD8_MARK</span><span class="p">,</span> <span class="n">D16_MARK</span><span class="p">,</span>
	<span class="n">LCDD9_MARK</span><span class="p">,</span> <span class="n">D17_MARK</span><span class="p">,</span>
	<span class="n">LCDD10_MARK</span><span class="p">,</span> <span class="n">D18_MARK</span><span class="p">,</span>
	<span class="n">LCDD11_MARK</span><span class="p">,</span> <span class="n">D19_MARK</span><span class="p">,</span>
	<span class="n">LCDD12_MARK</span><span class="p">,</span> <span class="n">D20_MARK</span><span class="p">,</span>
	<span class="n">LCDD13_MARK</span><span class="p">,</span> <span class="n">D21_MARK</span><span class="p">,</span>
	<span class="n">LCDD14_MARK</span><span class="p">,</span> <span class="n">D22_MARK</span><span class="p">,</span>
	<span class="n">LCDD15_MARK</span><span class="p">,</span> <span class="n">PORT207_MSIOF0L_SS1_MARK</span><span class="p">,</span> <span class="n">D23_MARK</span><span class="p">,</span>
	<span class="n">LCDD16_MARK</span><span class="p">,</span> <span class="n">PORT208_MSIOF0L_SS2_MARK</span><span class="p">,</span> <span class="n">D24_MARK</span><span class="p">,</span>
	<span class="n">LCDD17_MARK</span><span class="p">,</span> <span class="n">D25_MARK</span><span class="p">,</span>
	<span class="n">LCDD18_MARK</span><span class="p">,</span> <span class="n">DREQ2_MARK</span><span class="p">,</span> <span class="n">PORT210_MSIOF0L_SS1_MARK</span><span class="p">,</span> <span class="n">D26_MARK</span><span class="p">,</span>
	<span class="n">LCDD19_MARK</span><span class="p">,</span> <span class="n">PORT211_MSIOF0L_SS2_MARK</span><span class="p">,</span> <span class="n">D27_MARK</span><span class="p">,</span>
	<span class="n">LCDD20_MARK</span><span class="p">,</span> <span class="n">TS_SPSYNC1_MARK</span><span class="p">,</span> <span class="n">MSIOF0L_MCK0_MARK</span><span class="p">,</span> <span class="n">D28_MARK</span><span class="p">,</span>
	<span class="n">LCDD21_MARK</span><span class="p">,</span> <span class="n">TS_SDAT1_MARK</span><span class="p">,</span> <span class="n">MSIOF0L_MCK1_MARK</span><span class="p">,</span> <span class="n">D29_MARK</span><span class="p">,</span>
	<span class="n">LCDD22_MARK</span><span class="p">,</span> <span class="n">TS_SDEN1_MARK</span><span class="p">,</span> <span class="n">MSIOF0L_RSCK_MARK</span><span class="p">,</span> <span class="n">D30_MARK</span><span class="p">,</span>
	<span class="n">LCDD23_MARK</span><span class="p">,</span> <span class="n">TS_SCK1_MARK</span><span class="p">,</span> <span class="n">MSIOF0L_RSYNC_MARK</span><span class="p">,</span> <span class="n">D31_MARK</span><span class="p">,</span>
	<span class="n">LCDDCK_MARK</span><span class="p">,</span> <span class="n">LCDWR__MARK</span><span class="p">,</span>
	<span class="n">LCDRD__MARK</span><span class="p">,</span> <span class="n">DACK2_MARK</span><span class="p">,</span> <span class="n">PORT217_LCD2RS_MARK</span><span class="p">,</span> <span class="n">MSIOF0L_TSYNC_MARK</span><span class="p">,</span> \
	<span class="n">VIO2_FIELD3_MARK</span><span class="p">,</span> <span class="n">PORT217_LCD2DISP_MARK</span><span class="p">,</span>
	<span class="n">LCDHSYN_MARK</span><span class="p">,</span> <span class="n">LCDCS__MARK</span><span class="p">,</span> <span class="n">LCDCS2__MARK</span><span class="p">,</span> <span class="n">DACK3_MARK</span><span class="p">,</span> \
	<span class="n">PORT218_VIO_CKOR_MARK</span><span class="p">,</span>
	<span class="n">LCDDISP_MARK</span><span class="p">,</span> <span class="n">LCDRS_MARK</span><span class="p">,</span> <span class="n">PORT219_LCD2WR__MARK</span><span class="p">,</span> <span class="n">DREQ3_MARK</span><span class="p">,</span> \
	<span class="n">MSIOF0L_TSCK_MARK</span><span class="p">,</span> <span class="n">VIO2_CLK3_MARK</span><span class="p">,</span> <span class="n">LCD2DCK_2_MARK</span><span class="p">,</span>
	<span class="n">LCDVSYN_MARK</span><span class="p">,</span> <span class="n">LCDVSYN2_MARK</span><span class="p">,</span>
	<span class="n">LCDLCLK_MARK</span><span class="p">,</span> <span class="n">DREQ1_MARK</span><span class="p">,</span> <span class="n">PORT221_LCD2CS__MARK</span><span class="p">,</span> <span class="n">PWEN_MARK</span><span class="p">,</span> \
	<span class="n">MSIOF0L_RXD_MARK</span><span class="p">,</span> <span class="n">VIO2_HD3_MARK</span><span class="p">,</span> <span class="n">PORT221_LCD2HSYN_MARK</span><span class="p">,</span>
	<span class="n">LCDDON_MARK</span><span class="p">,</span> <span class="n">LCDDON2_MARK</span><span class="p">,</span> <span class="n">DACK1_MARK</span><span class="p">,</span> <span class="n">OVCN_MARK</span><span class="p">,</span> <span class="n">MSIOF0L_TXD_MARK</span><span class="p">,</span> \
	<span class="n">VIO2_VD3_MARK</span><span class="p">,</span> <span class="n">PORT222_LCD2VSYN_MARK</span><span class="p">,</span>

	<span class="n">SCIFA1_TXD_MARK</span><span class="p">,</span> <span class="n">OVCN2_MARK</span><span class="p">,</span>
	<span class="n">EXTLP_MARK</span><span class="p">,</span> <span class="n">SCIFA1_SCK_MARK</span><span class="p">,</span> <span class="n">PORT226_VIO_CKO2_MARK</span><span class="p">,</span>
	<span class="n">SCIFA1_RTS__MARK</span><span class="p">,</span> <span class="n">IDIN_MARK</span><span class="p">,</span>
	<span class="n">SCIFA1_RXD_MARK</span><span class="p">,</span>
	<span class="n">SCIFA1_CTS__MARK</span><span class="p">,</span> <span class="n">MFG1_IN1_MARK</span><span class="p">,</span>
	<span class="n">MSIOF1_TXD_MARK</span><span class="p">,</span> <span class="n">SCIFA2_TXD2_MARK</span><span class="p">,</span>
	<span class="n">MSIOF1_TSYNC_MARK</span><span class="p">,</span> <span class="n">SCIFA2_CTS2__MARK</span><span class="p">,</span>
	<span class="n">MSIOF1_TSCK_MARK</span><span class="p">,</span> <span class="n">SCIFA2_SCK2_MARK</span><span class="p">,</span>
	<span class="n">MSIOF1_RXD_MARK</span><span class="p">,</span> <span class="n">SCIFA2_RXD2_MARK</span><span class="p">,</span>
	<span class="n">MSIOF1_RSCK_MARK</span><span class="p">,</span> <span class="n">SCIFA2_RTS2__MARK</span><span class="p">,</span> <span class="n">VIO2_CLK2_MARK</span><span class="p">,</span> <span class="n">LCD2D20_MARK</span><span class="p">,</span>
	<span class="n">MSIOF1_RSYNC_MARK</span><span class="p">,</span> <span class="n">MFG1_IN2_MARK</span><span class="p">,</span> <span class="n">VIO2_VD2_MARK</span><span class="p">,</span> <span class="n">LCD2D21_MARK</span><span class="p">,</span>
	<span class="n">MSIOF1_MCK0_MARK</span><span class="p">,</span> <span class="n">PORT236_I2C_SDA2_MARK</span><span class="p">,</span>
	<span class="n">MSIOF1_MCK1_MARK</span><span class="p">,</span> <span class="n">PORT237_I2C_SCL2_MARK</span><span class="p">,</span>
	<span class="n">MSIOF1_SS1_MARK</span><span class="p">,</span> <span class="n">VIO2_FIELD2_MARK</span><span class="p">,</span> <span class="n">LCD2D22_MARK</span><span class="p">,</span>
	<span class="n">MSIOF1_SS2_MARK</span><span class="p">,</span> <span class="n">VIO2_HD2_MARK</span><span class="p">,</span> <span class="n">LCD2D23_MARK</span><span class="p">,</span>
	<span class="n">SCIFA6_TXD_MARK</span><span class="p">,</span>
	<span class="n">PORT241_IRDA_OUT_MARK</span><span class="p">,</span> <span class="n">PORT241_IROUT_MARK</span><span class="p">,</span> <span class="n">MFG4_OUT1_MARK</span><span class="p">,</span> <span class="n">TPU4TO0_MARK</span><span class="p">,</span>
	<span class="n">PORT242_IRDA_IN_MARK</span><span class="p">,</span> <span class="n">MFG4_IN2_MARK</span><span class="p">,</span>
	<span class="n">PORT243_IRDA_FIRSEL_MARK</span><span class="p">,</span> <span class="n">PORT243_VIO_CKO2_MARK</span><span class="p">,</span>
	<span class="n">PORT244_SCIFA5_CTS__MARK</span><span class="p">,</span> <span class="n">MFG2_IN1_MARK</span><span class="p">,</span> <span class="n">PORT244_SCIFB_CTS__MARK</span><span class="p">,</span> \
	<span class="n">MSIOF2R_RXD_MARK</span><span class="p">,</span>
	<span class="n">PORT245_SCIFA5_RTS__MARK</span><span class="p">,</span> <span class="n">MFG2_IN2_MARK</span><span class="p">,</span> <span class="n">PORT245_SCIFB_RTS__MARK</span><span class="p">,</span> \
	<span class="n">MSIOF2R_TXD_MARK</span><span class="p">,</span>
	<span class="n">PORT246_SCIFA5_RXD_MARK</span><span class="p">,</span> <span class="n">MFG1_OUT1_MARK</span><span class="p">,</span> <span class="n">PORT246_SCIFB_RXD_MARK</span><span class="p">,</span> \
	<span class="n">TPU1TO0_MARK</span><span class="p">,</span>
	<span class="n">PORT247_SCIFA5_TXD_MARK</span><span class="p">,</span> <span class="n">MFG3_OUT2_MARK</span><span class="p">,</span> <span class="n">PORT247_SCIFB_TXD_MARK</span><span class="p">,</span> \
	<span class="n">TPU3TO1_MARK</span><span class="p">,</span>
	<span class="n">PORT248_SCIFA5_SCK_MARK</span><span class="p">,</span> <span class="n">MFG2_OUT1_MARK</span><span class="p">,</span> <span class="n">PORT248_SCIFB_SCK_MARK</span><span class="p">,</span> \
	<span class="n">TPU2TO0_MARK</span><span class="p">,</span> <span class="n">PORT248_I2C_SCL3_MARK</span><span class="p">,</span> <span class="n">MSIOF2R_TSCK_MARK</span><span class="p">,</span>
	<span class="n">PORT249_IROUT_MARK</span><span class="p">,</span> <span class="n">MFG4_IN1_MARK</span><span class="p">,</span> <span class="n">PORT249_I2C_SDA3_MARK</span><span class="p">,</span> \
	<span class="n">MSIOF2R_TSYNC_MARK</span><span class="p">,</span>
	<span class="n">SDHICLK0_MARK</span><span class="p">,</span>
	<span class="n">SDHICD0_MARK</span><span class="p">,</span>
	<span class="n">SDHID0_0_MARK</span><span class="p">,</span>
	<span class="n">SDHID0_1_MARK</span><span class="p">,</span>
	<span class="n">SDHID0_2_MARK</span><span class="p">,</span>
	<span class="n">SDHID0_3_MARK</span><span class="p">,</span>
	<span class="n">SDHICMD0_MARK</span><span class="p">,</span>
	<span class="n">SDHIWP0_MARK</span><span class="p">,</span>
	<span class="n">SDHICLK1_MARK</span><span class="p">,</span>
	<span class="n">SDHID1_0_MARK</span><span class="p">,</span> <span class="n">TS_SPSYNC2_MARK</span><span class="p">,</span>
	<span class="n">SDHID1_1_MARK</span><span class="p">,</span> <span class="n">TS_SDAT2_MARK</span><span class="p">,</span>
	<span class="n">SDHID1_2_MARK</span><span class="p">,</span> <span class="n">TS_SDEN2_MARK</span><span class="p">,</span>
	<span class="n">SDHID1_3_MARK</span><span class="p">,</span> <span class="n">TS_SCK2_MARK</span><span class="p">,</span>
	<span class="n">SDHICMD1_MARK</span><span class="p">,</span>
	<span class="n">SDHICLK2_MARK</span><span class="p">,</span>
	<span class="n">SDHID2_0_MARK</span><span class="p">,</span> <span class="n">TS_SPSYNC4_MARK</span><span class="p">,</span>
	<span class="n">SDHID2_1_MARK</span><span class="p">,</span> <span class="n">TS_SDAT4_MARK</span><span class="p">,</span>
	<span class="n">SDHID2_2_MARK</span><span class="p">,</span> <span class="n">TS_SDEN4_MARK</span><span class="p">,</span>
	<span class="n">SDHID2_3_MARK</span><span class="p">,</span> <span class="n">TS_SCK4_MARK</span><span class="p">,</span>
	<span class="n">SDHICMD2_MARK</span><span class="p">,</span>
	<span class="n">MMCCLK0_MARK</span><span class="p">,</span>
	<span class="n">MMCD0_0_MARK</span><span class="p">,</span>
	<span class="n">MMCD0_1_MARK</span><span class="p">,</span>
	<span class="n">MMCD0_2_MARK</span><span class="p">,</span>
	<span class="n">MMCD0_3_MARK</span><span class="p">,</span>
	<span class="n">MMCD0_4_MARK</span><span class="p">,</span> <span class="n">TS_SPSYNC5_MARK</span><span class="p">,</span>
	<span class="n">MMCD0_5_MARK</span><span class="p">,</span> <span class="n">TS_SDAT5_MARK</span><span class="p">,</span>
	<span class="n">MMCD0_6_MARK</span><span class="p">,</span> <span class="n">TS_SDEN5_MARK</span><span class="p">,</span>
	<span class="n">MMCD0_7_MARK</span><span class="p">,</span> <span class="n">TS_SCK5_MARK</span><span class="p">,</span>
	<span class="n">MMCCMD0_MARK</span><span class="p">,</span>
	<span class="n">RESETOUTS__MARK</span><span class="p">,</span> <span class="n">EXTAL2OUT_MARK</span><span class="p">,</span>
	<span class="n">MCP_WAIT__MCP_FRB_MARK</span><span class="p">,</span>
	<span class="n">MCP_CKO_MARK</span><span class="p">,</span> <span class="n">MMCCLK1_MARK</span><span class="p">,</span>
	<span class="n">MCP_D15_MCP_NAF15_MARK</span><span class="p">,</span>
	<span class="n">MCP_D14_MCP_NAF14_MARK</span><span class="p">,</span>
	<span class="n">MCP_D13_MCP_NAF13_MARK</span><span class="p">,</span>
	<span class="n">MCP_D12_MCP_NAF12_MARK</span><span class="p">,</span>
	<span class="n">MCP_D11_MCP_NAF11_MARK</span><span class="p">,</span>
	<span class="n">MCP_D10_MCP_NAF10_MARK</span><span class="p">,</span>
	<span class="n">MCP_D9_MCP_NAF9_MARK</span><span class="p">,</span>
	<span class="n">MCP_D8_MCP_NAF8_MARK</span><span class="p">,</span> <span class="n">MMCCMD1_MARK</span><span class="p">,</span>
	<span class="n">MCP_D7_MCP_NAF7_MARK</span><span class="p">,</span> <span class="n">MMCD1_7_MARK</span><span class="p">,</span>

	<span class="n">MCP_D6_MCP_NAF6_MARK</span><span class="p">,</span> <span class="n">MMCD1_6_MARK</span><span class="p">,</span>
	<span class="n">MCP_D5_MCP_NAF5_MARK</span><span class="p">,</span> <span class="n">MMCD1_5_MARK</span><span class="p">,</span>
	<span class="n">MCP_D4_MCP_NAF4_MARK</span><span class="p">,</span> <span class="n">MMCD1_4_MARK</span><span class="p">,</span>
	<span class="n">MCP_D3_MCP_NAF3_MARK</span><span class="p">,</span> <span class="n">MMCD1_3_MARK</span><span class="p">,</span>
	<span class="n">MCP_D2_MCP_NAF2_MARK</span><span class="p">,</span> <span class="n">MMCD1_2_MARK</span><span class="p">,</span>
	<span class="n">MCP_D1_MCP_NAF1_MARK</span><span class="p">,</span> <span class="n">MMCD1_1_MARK</span><span class="p">,</span>
	<span class="n">MCP_D0_MCP_NAF0_MARK</span><span class="p">,</span> <span class="n">MMCD1_0_MARK</span><span class="p">,</span>
	<span class="n">MCP_NBRSTOUT__MARK</span><span class="p">,</span>
	<span class="n">MCP_WE0__MCP_FWE_MARK</span><span class="p">,</span> <span class="n">MCP_RDWR_MCP_FWE_MARK</span><span class="p">,</span>

	<span class="cm">/* MSEL2 special cases */</span>
	<span class="n">TSIF2_TS_XX1_MARK</span><span class="p">,</span>
	<span class="n">TSIF2_TS_XX2_MARK</span><span class="p">,</span>
	<span class="n">TSIF2_TS_XX3_MARK</span><span class="p">,</span>
	<span class="n">TSIF2_TS_XX4_MARK</span><span class="p">,</span>
	<span class="n">TSIF2_TS_XX5_MARK</span><span class="p">,</span>
	<span class="n">TSIF1_TS_XX1_MARK</span><span class="p">,</span>
	<span class="n">TSIF1_TS_XX2_MARK</span><span class="p">,</span>
	<span class="n">TSIF1_TS_XX3_MARK</span><span class="p">,</span>
	<span class="n">TSIF1_TS_XX4_MARK</span><span class="p">,</span>
	<span class="n">TSIF1_TS_XX5_MARK</span><span class="p">,</span>
	<span class="n">TSIF0_TS_XX1_MARK</span><span class="p">,</span>
	<span class="n">TSIF0_TS_XX2_MARK</span><span class="p">,</span>
	<span class="n">TSIF0_TS_XX3_MARK</span><span class="p">,</span>
	<span class="n">TSIF0_TS_XX4_MARK</span><span class="p">,</span>
	<span class="n">TSIF0_TS_XX5_MARK</span><span class="p">,</span>
	<span class="n">MST1_TS_XX1_MARK</span><span class="p">,</span>
	<span class="n">MST1_TS_XX2_MARK</span><span class="p">,</span>
	<span class="n">MST1_TS_XX3_MARK</span><span class="p">,</span>
	<span class="n">MST1_TS_XX4_MARK</span><span class="p">,</span>
	<span class="n">MST1_TS_XX5_MARK</span><span class="p">,</span>
	<span class="n">MST0_TS_XX1_MARK</span><span class="p">,</span>
	<span class="n">MST0_TS_XX2_MARK</span><span class="p">,</span>
	<span class="n">MST0_TS_XX3_MARK</span><span class="p">,</span>
	<span class="n">MST0_TS_XX4_MARK</span><span class="p">,</span>
	<span class="n">MST0_TS_XX5_MARK</span><span class="p">,</span>

	<span class="cm">/* MSEL3 special cases */</span>
	<span class="n">SDHI0_VCCQ_MC0_ON_MARK</span><span class="p">,</span>
	<span class="n">SDHI0_VCCQ_MC0_OFF_MARK</span><span class="p">,</span>
	<span class="n">DEBUG_MON_VIO_MARK</span><span class="p">,</span>
	<span class="n">DEBUG_MON_LCDD_MARK</span><span class="p">,</span>
	<span class="n">LCDC_LCDC0_MARK</span><span class="p">,</span>
	<span class="n">LCDC_LCDC1_MARK</span><span class="p">,</span>

	<span class="cm">/* MSEL4 special cases */</span>
	<span class="n">IRQ9_MEM_INT_MARK</span><span class="p">,</span>
	<span class="n">IRQ9_MCP_INT_MARK</span><span class="p">,</span>
	<span class="n">A11_MARK</span><span class="p">,</span>
	<span class="n">KEYOUT8_MARK</span><span class="p">,</span>
	<span class="n">TPU4TO3_MARK</span><span class="p">,</span>
	<span class="n">RESETA_N_PU_ON_MARK</span><span class="p">,</span>
	<span class="n">RESETA_N_PU_OFF_MARK</span><span class="p">,</span>
	<span class="n">EDBGREQ_PD_MARK</span><span class="p">,</span>
	<span class="n">EDBGREQ_PU_MARK</span><span class="p">,</span>

	<span class="cm">/* Functions with pull-ups */</span>
	<span class="n">KEYIN0_PU_MARK</span><span class="p">,</span>
	<span class="n">KEYIN1_PU_MARK</span><span class="p">,</span>
	<span class="n">KEYIN2_PU_MARK</span><span class="p">,</span>
	<span class="n">KEYIN3_PU_MARK</span><span class="p">,</span>
	<span class="n">KEYIN4_PU_MARK</span><span class="p">,</span>
	<span class="n">KEYIN5_PU_MARK</span><span class="p">,</span>
	<span class="n">KEYIN6_PU_MARK</span><span class="p">,</span>
	<span class="n">KEYIN7_PU_MARK</span><span class="p">,</span>
	<span class="n">SDHICD0_PU_MARK</span><span class="p">,</span>
	<span class="n">SDHID0_0_PU_MARK</span><span class="p">,</span>
	<span class="n">SDHID0_1_PU_MARK</span><span class="p">,</span>
	<span class="n">SDHID0_2_PU_MARK</span><span class="p">,</span>
	<span class="n">SDHID0_3_PU_MARK</span><span class="p">,</span>
	<span class="n">SDHICMD0_PU_MARK</span><span class="p">,</span>
	<span class="n">SDHIWP0_PU_MARK</span><span class="p">,</span>
	<span class="n">SDHID1_0_PU_MARK</span><span class="p">,</span>
	<span class="n">SDHID1_1_PU_MARK</span><span class="p">,</span>
	<span class="n">SDHID1_2_PU_MARK</span><span class="p">,</span>
	<span class="n">SDHID1_3_PU_MARK</span><span class="p">,</span>
	<span class="n">SDHICMD1_PU_MARK</span><span class="p">,</span>
	<span class="n">SDHID2_0_PU_MARK</span><span class="p">,</span>
	<span class="n">SDHID2_1_PU_MARK</span><span class="p">,</span>
	<span class="n">SDHID2_2_PU_MARK</span><span class="p">,</span>
	<span class="n">SDHID2_3_PU_MARK</span><span class="p">,</span>
	<span class="n">SDHICMD2_PU_MARK</span><span class="p">,</span>
	<span class="n">MMCCMD0_PU_MARK</span><span class="p">,</span>
	<span class="n">MMCCMD1_PU_MARK</span><span class="p">,</span>
	<span class="n">MMCD0_0_PU_MARK</span><span class="p">,</span>
	<span class="n">MMCD0_1_PU_MARK</span><span class="p">,</span>
	<span class="n">MMCD0_2_PU_MARK</span><span class="p">,</span>
	<span class="n">MMCD0_3_PU_MARK</span><span class="p">,</span>
	<span class="n">MMCD0_4_PU_MARK</span><span class="p">,</span>
	<span class="n">MMCD0_5_PU_MARK</span><span class="p">,</span>
	<span class="n">MMCD0_6_PU_MARK</span><span class="p">,</span>
	<span class="n">MMCD0_7_PU_MARK</span><span class="p">,</span>
	<span class="n">FSIBISLD_PU_MARK</span><span class="p">,</span>
	<span class="n">FSIACK_PU_MARK</span><span class="p">,</span>
	<span class="n">FSIAILR_PU_MARK</span><span class="p">,</span>
	<span class="n">FSIAIBT_PU_MARK</span><span class="p">,</span>
	<span class="n">FSIAISLD_PU_MARK</span><span class="p">,</span>

	<span class="n">PINMUX_MARK_END</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="n">pinmux_enum_t</span> <span class="n">pinmux_data</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="cm">/* specify valid pin states for each pin in GPIO mode */</span>

	<span class="cm">/* Table 25-1 (I/O and Pull U/D) */</span>
	<span class="n">PORT_DATA_I_PD</span><span class="p">(</span><span class="mi">0</span><span class="p">),</span>
	<span class="n">PORT_DATA_I_PU</span><span class="p">(</span><span class="mi">1</span><span class="p">),</span>
	<span class="n">PORT_DATA_I_PU</span><span class="p">(</span><span class="mi">2</span><span class="p">),</span>
	<span class="n">PORT_DATA_I_PU</span><span class="p">(</span><span class="mi">3</span><span class="p">),</span>
	<span class="n">PORT_DATA_I_PU</span><span class="p">(</span><span class="mi">4</span><span class="p">),</span>
	<span class="n">PORT_DATA_I_PU</span><span class="p">(</span><span class="mi">5</span><span class="p">),</span>
	<span class="n">PORT_DATA_I_PU</span><span class="p">(</span><span class="mi">6</span><span class="p">),</span>
	<span class="n">PORT_DATA_I_PU</span><span class="p">(</span><span class="mi">7</span><span class="p">),</span>
	<span class="n">PORT_DATA_I_PU</span><span class="p">(</span><span class="mi">8</span><span class="p">),</span>
	<span class="n">PORT_DATA_I_PD</span><span class="p">(</span><span class="mi">9</span><span class="p">),</span>
	<span class="n">PORT_DATA_I_PD</span><span class="p">(</span><span class="mi">10</span><span class="p">),</span>
	<span class="n">PORT_DATA_I_PU_PD</span><span class="p">(</span><span class="mi">11</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">12</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">13</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">14</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">15</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">16</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">17</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU</span><span class="p">(</span><span class="mi">18</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU</span><span class="p">(</span><span class="mi">19</span><span class="p">),</span>
	<span class="n">PORT_DATA_O</span><span class="p">(</span><span class="mi">20</span><span class="p">),</span>
	<span class="n">PORT_DATA_O</span><span class="p">(</span><span class="mi">21</span><span class="p">),</span>
	<span class="n">PORT_DATA_O</span><span class="p">(</span><span class="mi">22</span><span class="p">),</span>
	<span class="n">PORT_DATA_O</span><span class="p">(</span><span class="mi">23</span><span class="p">),</span>
	<span class="n">PORT_DATA_O</span><span class="p">(</span><span class="mi">24</span><span class="p">),</span>
	<span class="n">PORT_DATA_I_PD</span><span class="p">(</span><span class="mi">25</span><span class="p">),</span>
	<span class="n">PORT_DATA_I_PD</span><span class="p">(</span><span class="mi">26</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU</span><span class="p">(</span><span class="mi">27</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU</span><span class="p">(</span><span class="mi">28</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">29</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">30</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU</span><span class="p">(</span><span class="mi">31</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">32</span><span class="p">),</span>
	<span class="n">PORT_DATA_I_PU_PD</span><span class="p">(</span><span class="mi">33</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">34</span><span class="p">),</span>
	<span class="n">PORT_DATA_I_PU_PD</span><span class="p">(</span><span class="mi">35</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">36</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO</span><span class="p">(</span><span class="mi">37</span><span class="p">),</span>
	<span class="n">PORT_DATA_O</span><span class="p">(</span><span class="mi">38</span><span class="p">),</span>
	<span class="n">PORT_DATA_I_PU</span><span class="p">(</span><span class="mi">39</span><span class="p">),</span>
	<span class="n">PORT_DATA_I_PU_PD</span><span class="p">(</span><span class="mi">40</span><span class="p">),</span>
	<span class="n">PORT_DATA_O</span><span class="p">(</span><span class="mi">41</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">42</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">43</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">44</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">45</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">46</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">47</span><span class="p">),</span>
	<span class="n">PORT_DATA_I_PD</span><span class="p">(</span><span class="mi">48</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">49</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">50</span><span class="p">),</span>

	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">51</span><span class="p">),</span>
	<span class="n">PORT_DATA_O</span><span class="p">(</span><span class="mi">52</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">53</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">54</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">55</span><span class="p">),</span>
	<span class="n">PORT_DATA_I_PU_PD</span><span class="p">(</span><span class="mi">56</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO</span><span class="p">(</span><span class="mi">57</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO</span><span class="p">(</span><span class="mi">58</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO</span><span class="p">(</span><span class="mi">59</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO</span><span class="p">(</span><span class="mi">60</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO</span><span class="p">(</span><span class="mi">61</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">62</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">63</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">64</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">65</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">66</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">67</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">68</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">69</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">70</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">71</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">72</span><span class="p">),</span>
	<span class="n">PORT_DATA_I_PU_PD</span><span class="p">(</span><span class="mi">73</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU</span><span class="p">(</span><span class="mi">74</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU</span><span class="p">(</span><span class="mi">75</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU</span><span class="p">(</span><span class="mi">76</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU</span><span class="p">(</span><span class="mi">77</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU</span><span class="p">(</span><span class="mi">78</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU</span><span class="p">(</span><span class="mi">79</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU</span><span class="p">(</span><span class="mi">80</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU</span><span class="p">(</span><span class="mi">81</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU</span><span class="p">(</span><span class="mi">82</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU</span><span class="p">(</span><span class="mi">83</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU</span><span class="p">(</span><span class="mi">84</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU</span><span class="p">(</span><span class="mi">85</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU</span><span class="p">(</span><span class="mi">86</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU</span><span class="p">(</span><span class="mi">87</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU</span><span class="p">(</span><span class="mi">88</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU</span><span class="p">(</span><span class="mi">89</span><span class="p">),</span>
	<span class="n">PORT_DATA_O</span><span class="p">(</span><span class="mi">90</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU</span><span class="p">(</span><span class="mi">91</span><span class="p">),</span>
	<span class="n">PORT_DATA_O</span><span class="p">(</span><span class="mi">92</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU</span><span class="p">(</span><span class="mi">93</span><span class="p">),</span>
	<span class="n">PORT_DATA_O</span><span class="p">(</span><span class="mi">94</span><span class="p">),</span>
	<span class="n">PORT_DATA_I_PU_PD</span><span class="p">(</span><span class="mi">95</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO</span><span class="p">(</span><span class="mi">96</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO</span><span class="p">(</span><span class="mi">97</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO</span><span class="p">(</span><span class="mi">98</span><span class="p">),</span>
	<span class="n">PORT_DATA_I_PU</span><span class="p">(</span><span class="mi">99</span><span class="p">),</span>
	<span class="n">PORT_DATA_O</span><span class="p">(</span><span class="mi">100</span><span class="p">),</span>
	<span class="n">PORT_DATA_O</span><span class="p">(</span><span class="mi">101</span><span class="p">),</span>
	<span class="n">PORT_DATA_I_PU</span><span class="p">(</span><span class="mi">102</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">103</span><span class="p">),</span>
	<span class="n">PORT_DATA_I_PU_PD</span><span class="p">(</span><span class="mi">104</span><span class="p">),</span>
	<span class="n">PORT_DATA_I_PD</span><span class="p">(</span><span class="mi">105</span><span class="p">),</span>
	<span class="n">PORT_DATA_I_PD</span><span class="p">(</span><span class="mi">106</span><span class="p">),</span>
	<span class="n">PORT_DATA_I_PU_PD</span><span class="p">(</span><span class="mi">107</span><span class="p">),</span>
	<span class="n">PORT_DATA_I_PU_PD</span><span class="p">(</span><span class="mi">108</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">109</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">110</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">111</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">112</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">113</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">114</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU</span><span class="p">(</span><span class="mi">115</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU</span><span class="p">(</span><span class="mi">116</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">117</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">118</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">128</span><span class="p">),</span>

	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">129</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">130</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">131</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">132</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">133</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">134</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">135</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">136</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">137</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">138</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">139</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">140</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">141</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">142</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">143</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">144</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">145</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">146</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">147</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">148</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">149</span><span class="p">),</span>
	<span class="n">PORT_DATA_I_PU_PD</span><span class="p">(</span><span class="mi">150</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">151</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">152</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">153</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">154</span><span class="p">),</span>
	<span class="n">PORT_DATA_I_PU_PD</span><span class="p">(</span><span class="mi">155</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">156</span><span class="p">),</span>
	<span class="n">PORT_DATA_I_PD</span><span class="p">(</span><span class="mi">157</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">158</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">159</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">160</span><span class="p">),</span>
	<span class="n">PORT_DATA_I_PU_PD</span><span class="p">(</span><span class="mi">161</span><span class="p">),</span>
	<span class="n">PORT_DATA_I_PU_PD</span><span class="p">(</span><span class="mi">162</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">163</span><span class="p">),</span>
	<span class="n">PORT_DATA_I_PU_PD</span><span class="p">(</span><span class="mi">164</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">192</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">193</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">194</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">195</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">196</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">197</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">198</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">199</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">200</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">201</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">202</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">203</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">204</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">205</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">206</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">207</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">208</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">209</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">210</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">211</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">212</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">213</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">214</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">215</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">216</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">217</span><span class="p">),</span>
	<span class="n">PORT_DATA_O</span><span class="p">(</span><span class="mi">218</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">219</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">220</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">221</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">222</span><span class="p">),</span>
	<span class="n">PORT_DATA_I_PU_PD</span><span class="p">(</span><span class="mi">223</span><span class="p">),</span>
	<span class="n">PORT_DATA_I_PU_PD</span><span class="p">(</span><span class="mi">224</span><span class="p">),</span>

	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">225</span><span class="p">),</span>
	<span class="n">PORT_DATA_O</span><span class="p">(</span><span class="mi">226</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">227</span><span class="p">),</span>
	<span class="n">PORT_DATA_I_PU_PD</span><span class="p">(</span><span class="mi">228</span><span class="p">),</span>
	<span class="n">PORT_DATA_I_PD</span><span class="p">(</span><span class="mi">229</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO</span><span class="p">(</span><span class="mi">230</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">231</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">232</span><span class="p">),</span>
	<span class="n">PORT_DATA_I_PU_PD</span><span class="p">(</span><span class="mi">233</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">234</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">235</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">236</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">237</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">238</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">239</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">240</span><span class="p">),</span>
	<span class="n">PORT_DATA_O</span><span class="p">(</span><span class="mi">241</span><span class="p">),</span>
	<span class="n">PORT_DATA_I_PD</span><span class="p">(</span><span class="mi">242</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">243</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">244</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">245</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">246</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">247</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">248</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">249</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">250</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">251</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">252</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">253</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">254</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">255</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">256</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">257</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">258</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">259</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">260</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">261</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">262</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">263</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">264</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">265</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">266</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">267</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">268</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">269</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">270</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">271</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">272</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">273</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">274</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">275</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">276</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">277</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">278</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">279</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">280</span><span class="p">),</span>
	<span class="n">PORT_DATA_O</span><span class="p">(</span><span class="mi">281</span><span class="p">),</span>
	<span class="n">PORT_DATA_O</span><span class="p">(</span><span class="mi">282</span><span class="p">),</span>
	<span class="n">PORT_DATA_I_PU</span><span class="p">(</span><span class="mi">288</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">289</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">290</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">291</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">292</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">293</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">294</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">295</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">296</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">297</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">298</span><span class="p">),</span>

	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">299</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">300</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">301</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">302</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">303</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">304</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">305</span><span class="p">),</span>
	<span class="n">PORT_DATA_O</span><span class="p">(</span><span class="mi">306</span><span class="p">),</span>
	<span class="n">PORT_DATA_O</span><span class="p">(</span><span class="mi">307</span><span class="p">),</span>
	<span class="n">PORT_DATA_I_PU</span><span class="p">(</span><span class="mi">308</span><span class="p">),</span>
	<span class="n">PORT_DATA_O</span><span class="p">(</span><span class="mi">309</span><span class="p">),</span>

	<span class="cm">/* Table 25-1 (Function 0-7) */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VBUS_0_MARK</span><span class="p">,</span> <span class="n">PORT0_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">GPI0_MARK</span><span class="p">,</span> <span class="n">PORT1_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">GPI1_MARK</span><span class="p">,</span> <span class="n">PORT2_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">GPI2_MARK</span><span class="p">,</span> <span class="n">PORT3_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">GPI3_MARK</span><span class="p">,</span> <span class="n">PORT4_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">GPI4_MARK</span><span class="p">,</span> <span class="n">PORT5_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">GPI5_MARK</span><span class="p">,</span> <span class="n">PORT6_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">GPI6_MARK</span><span class="p">,</span> <span class="n">PORT7_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">GPI7_MARK</span><span class="p">,</span> <span class="n">PORT8_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFA7_RXD_MARK</span><span class="p">,</span> <span class="n">PORT12_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFA7_CTS__MARK</span><span class="p">,</span> <span class="n">PORT13_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">GPO7_MARK</span><span class="p">,</span> <span class="n">PORT14_FN1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MFG0_OUT2_MARK</span><span class="p">,</span> <span class="n">PORT14_FN4</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">GPO6_MARK</span><span class="p">,</span> <span class="n">PORT15_FN1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MFG1_OUT2_MARK</span><span class="p">,</span> <span class="n">PORT15_FN4</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">GPO5_MARK</span><span class="p">,</span> <span class="n">PORT16_FN1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFA0_SCK_MARK</span><span class="p">,</span> <span class="n">PORT16_FN2</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">FSICOSLDT3_MARK</span><span class="p">,</span> <span class="n">PORT16_FN3</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT16_VIO_CKOR_MARK</span><span class="p">,</span> <span class="n">PORT16_FN4</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFA0_TXD_MARK</span><span class="p">,</span> <span class="n">PORT17_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFA7_TXD_MARK</span><span class="p">,</span> <span class="n">PORT18_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFA7_RTS__MARK</span><span class="p">,</span> <span class="n">PORT19_FN2</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT19_VIO_CKO2_MARK</span><span class="p">,</span> <span class="n">PORT19_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">GPO0_MARK</span><span class="p">,</span> <span class="n">PORT20_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">GPO1_MARK</span><span class="p">,</span> <span class="n">PORT21_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">GPO2_MARK</span><span class="p">,</span> <span class="n">PORT22_FN1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">STATUS0_MARK</span><span class="p">,</span> <span class="n">PORT22_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">GPO3_MARK</span><span class="p">,</span> <span class="n">PORT23_FN1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">STATUS1_MARK</span><span class="p">,</span> <span class="n">PORT23_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">GPO4_MARK</span><span class="p">,</span> <span class="n">PORT24_FN1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">STATUS2_MARK</span><span class="p">,</span> <span class="n">PORT24_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VINT_MARK</span><span class="p">,</span> <span class="n">PORT25_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TCKON_MARK</span><span class="p">,</span> <span class="n">PORT26_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">XDVFS1_MARK</span><span class="p">,</span> <span class="n">PORT27_FN1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT27_I2C_SCL2_MARK</span><span class="p">,</span> <span class="n">PORT27_FN2</span><span class="p">,</span> <span class="n">MSEL2CR_MSEL17_0</span><span class="p">,</span>
		<span class="n">MSEL2CR_MSEL16_1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT27_I2C_SCL3_MARK</span><span class="p">,</span> <span class="n">PORT27_FN3</span><span class="p">,</span> <span class="n">MSEL2CR_MSEL19_0</span><span class="p">,</span>
		<span class="n">MSEL2CR_MSEL18_1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MFG0_OUT1_MARK</span><span class="p">,</span> <span class="n">PORT27_FN4</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT27_IROUT_MARK</span><span class="p">,</span> <span class="n">PORT27_FN7</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">XDVFS2_MARK</span><span class="p">,</span> <span class="n">PORT28_FN1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT28_I2C_SDA2_MARK</span><span class="p">,</span> <span class="n">PORT28_FN2</span><span class="p">,</span> <span class="n">MSEL2CR_MSEL17_0</span><span class="p">,</span>
		<span class="n">MSEL2CR_MSEL16_1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT28_I2C_SDA3_MARK</span><span class="p">,</span> <span class="n">PORT28_FN3</span><span class="p">,</span> <span class="n">MSEL2CR_MSEL19_0</span><span class="p">,</span>
		<span class="n">MSEL2CR_MSEL18_1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT28_TPU1TO1_MARK</span><span class="p">,</span> <span class="n">PORT28_FN7</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SIM_RST_MARK</span><span class="p">,</span> <span class="n">PORT29_FN1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT29_TPU1TO1_MARK</span><span class="p">,</span> <span class="n">PORT29_FN4</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SIM_CLK_MARK</span><span class="p">,</span> <span class="n">PORT30_FN1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT30_VIO_CKOR_MARK</span><span class="p">,</span> <span class="n">PORT30_FN4</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SIM_D_MARK</span><span class="p">,</span> <span class="n">PORT31_FN1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT31_IROUT_MARK</span><span class="p">,</span> <span class="n">PORT31_FN4</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFA4_TXD_MARK</span><span class="p">,</span> <span class="n">PORT32_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFA4_RXD_MARK</span><span class="p">,</span> <span class="n">PORT33_FN2</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">XWUP_MARK</span><span class="p">,</span> <span class="n">PORT33_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFA4_RTS__MARK</span><span class="p">,</span> <span class="n">PORT34_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFA4_CTS__MARK</span><span class="p">,</span> <span class="n">PORT35_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">FSIBOBT_MARK</span><span class="p">,</span> <span class="n">PORT36_FN1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">FSIBIBT_MARK</span><span class="p">,</span> <span class="n">PORT36_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">FSIBOLR_MARK</span><span class="p">,</span> <span class="n">PORT37_FN1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">FSIBILR_MARK</span><span class="p">,</span> <span class="n">PORT37_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">FSIBOSLD_MARK</span><span class="p">,</span> <span class="n">PORT38_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">FSIBISLD_MARK</span><span class="p">,</span> <span class="n">PORT39_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VACK_MARK</span><span class="p">,</span> <span class="n">PORT40_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">XTAL1L_MARK</span><span class="p">,</span> <span class="n">PORT41_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFA0_RTS__MARK</span><span class="p">,</span> <span class="n">PORT42_FN2</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">FSICOSLDT2_MARK</span><span class="p">,</span> <span class="n">PORT42_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFA0_RXD_MARK</span><span class="p">,</span> <span class="n">PORT43_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFA0_CTS__MARK</span><span class="p">,</span> <span class="n">PORT44_FN2</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">FSICOSLDT1_MARK</span><span class="p">,</span> <span class="n">PORT44_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">FSICOBT_MARK</span><span class="p">,</span> <span class="n">PORT45_FN1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">FSICIBT_MARK</span><span class="p">,</span> <span class="n">PORT45_FN2</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">FSIDOBT_MARK</span><span class="p">,</span> <span class="n">PORT45_FN3</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">FSIDIBT_MARK</span><span class="p">,</span> <span class="n">PORT45_FN4</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">FSICOLR_MARK</span><span class="p">,</span> <span class="n">PORT46_FN1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">FSICILR_MARK</span><span class="p">,</span> <span class="n">PORT46_FN2</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">FSIDOLR_MARK</span><span class="p">,</span> <span class="n">PORT46_FN3</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">FSIDILR_MARK</span><span class="p">,</span> <span class="n">PORT46_FN4</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">FSICOSLD_MARK</span><span class="p">,</span> <span class="n">PORT47_FN1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT47_FSICSPDIF_MARK</span><span class="p">,</span> <span class="n">PORT47_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">FSICISLD_MARK</span><span class="p">,</span> <span class="n">PORT48_FN1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">FSIDISLD_MARK</span><span class="p">,</span> <span class="n">PORT48_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">FSIACK_MARK</span><span class="p">,</span> <span class="n">PORT49_FN1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT49_IRDA_OUT_MARK</span><span class="p">,</span> <span class="n">PORT49_FN2</span><span class="p">,</span> <span class="n">MSEL4CR_MSEL19_1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT49_IROUT_MARK</span><span class="p">,</span> <span class="n">PORT49_FN4</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">FSIAOMC_MARK</span><span class="p">,</span> <span class="n">PORT49_FN5</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">FSIAOLR_MARK</span><span class="p">,</span> <span class="n">PORT50_FN1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">BBIF2_TSYNC2_MARK</span><span class="p">,</span> <span class="n">PORT50_FN2</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TPU2TO2_MARK</span><span class="p">,</span> <span class="n">PORT50_FN3</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">FSIAILR_MARK</span><span class="p">,</span> <span class="n">PORT50_FN5</span><span class="p">),</span>

	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">FSIAOBT_MARK</span><span class="p">,</span> <span class="n">PORT51_FN1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">BBIF2_TSCK2_MARK</span><span class="p">,</span> <span class="n">PORT51_FN2</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TPU2TO3_MARK</span><span class="p">,</span> <span class="n">PORT51_FN3</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">FSIAIBT_MARK</span><span class="p">,</span> <span class="n">PORT51_FN5</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">FSIAOSLD_MARK</span><span class="p">,</span> <span class="n">PORT52_FN1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">BBIF2_TXD2_MARK</span><span class="p">,</span> <span class="n">PORT52_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">FSIASPDIF_MARK</span><span class="p">,</span> <span class="n">PORT53_FN1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT53_IRDA_IN_MARK</span><span class="p">,</span> <span class="n">PORT53_FN2</span><span class="p">,</span> <span class="n">MSEL4CR_MSEL19_1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TPU3TO3_MARK</span><span class="p">,</span> <span class="n">PORT53_FN3</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">FSIBSPDIF_MARK</span><span class="p">,</span> <span class="n">PORT53_FN5</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT53_FSICSPDIF_MARK</span><span class="p">,</span> <span class="n">PORT53_FN6</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">FSIBCK_MARK</span><span class="p">,</span> <span class="n">PORT54_FN1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT54_IRDA_FIRSEL_MARK</span><span class="p">,</span> <span class="n">PORT54_FN2</span><span class="p">,</span> <span class="n">MSEL4CR_MSEL19_1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TPU3TO2_MARK</span><span class="p">,</span> <span class="n">PORT54_FN3</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">FSIBOMC_MARK</span><span class="p">,</span> <span class="n">PORT54_FN5</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">FSICCK_MARK</span><span class="p">,</span> <span class="n">PORT54_FN6</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">FSICOMC_MARK</span><span class="p">,</span> <span class="n">PORT54_FN7</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">FSIAISLD_MARK</span><span class="p">,</span> <span class="n">PORT55_FN1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TPU0TO0_MARK</span><span class="p">,</span> <span class="n">PORT55_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">A0_MARK</span><span class="p">,</span> <span class="n">PORT57_FN1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">BS__MARK</span><span class="p">,</span> <span class="n">PORT57_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">A12_MARK</span><span class="p">,</span> <span class="n">PORT58_FN1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT58_KEYOUT7_MARK</span><span class="p">,</span> <span class="n">PORT58_FN2</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TPU4TO2_MARK</span><span class="p">,</span> <span class="n">PORT58_FN4</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">A13_MARK</span><span class="p">,</span> <span class="n">PORT59_FN1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT59_KEYOUT6_MARK</span><span class="p">,</span> <span class="n">PORT59_FN2</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TPU0TO1_MARK</span><span class="p">,</span> <span class="n">PORT59_FN4</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">A14_MARK</span><span class="p">,</span> <span class="n">PORT60_FN1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">KEYOUT5_MARK</span><span class="p">,</span> <span class="n">PORT60_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">A15_MARK</span><span class="p">,</span> <span class="n">PORT61_FN1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">KEYOUT4_MARK</span><span class="p">,</span> <span class="n">PORT61_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">A16_MARK</span><span class="p">,</span> <span class="n">PORT62_FN1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">KEYOUT3_MARK</span><span class="p">,</span> <span class="n">PORT62_FN2</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF0_SS1_MARK</span><span class="p">,</span> <span class="n">PORT62_FN4</span><span class="p">,</span> <span class="n">MSEL3CR_MSEL11_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">A17_MARK</span><span class="p">,</span> <span class="n">PORT63_FN1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">KEYOUT2_MARK</span><span class="p">,</span> <span class="n">PORT63_FN2</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF0_TSYNC_MARK</span><span class="p">,</span> <span class="n">PORT63_FN4</span><span class="p">,</span> <span class="n">MSEL3CR_MSEL11_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">A18_MARK</span><span class="p">,</span> <span class="n">PORT64_FN1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">KEYOUT1_MARK</span><span class="p">,</span> <span class="n">PORT64_FN2</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF0_TSCK_MARK</span><span class="p">,</span> <span class="n">PORT64_FN4</span><span class="p">,</span> <span class="n">MSEL3CR_MSEL11_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">A19_MARK</span><span class="p">,</span> <span class="n">PORT65_FN1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">KEYOUT0_MARK</span><span class="p">,</span> <span class="n">PORT65_FN2</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF0_TXD_MARK</span><span class="p">,</span> <span class="n">PORT65_FN4</span><span class="p">,</span> <span class="n">MSEL3CR_MSEL11_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">A20_MARK</span><span class="p">,</span> <span class="n">PORT66_FN1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">KEYIN0_MARK</span><span class="p">,</span> <span class="n">PORT66_FN2</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF0_RSCK_MARK</span><span class="p">,</span> <span class="n">PORT66_FN4</span><span class="p">,</span> <span class="n">MSEL3CR_MSEL11_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">A21_MARK</span><span class="p">,</span> <span class="n">PORT67_FN1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">KEYIN1_MARK</span><span class="p">,</span> <span class="n">PORT67_FN2</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF0_RSYNC_MARK</span><span class="p">,</span> <span class="n">PORT67_FN4</span><span class="p">,</span> <span class="n">MSEL3CR_MSEL11_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">A22_MARK</span><span class="p">,</span> <span class="n">PORT68_FN1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">KEYIN2_MARK</span><span class="p">,</span> <span class="n">PORT68_FN2</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF0_MCK0_MARK</span><span class="p">,</span> <span class="n">PORT68_FN4</span><span class="p">,</span> <span class="n">MSEL3CR_MSEL11_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">A23_MARK</span><span class="p">,</span> <span class="n">PORT69_FN1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">KEYIN3_MARK</span><span class="p">,</span> <span class="n">PORT69_FN2</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF0_MCK1_MARK</span><span class="p">,</span> <span class="n">PORT69_FN4</span><span class="p">,</span> <span class="n">MSEL3CR_MSEL11_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">A24_MARK</span><span class="p">,</span> <span class="n">PORT70_FN1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">KEYIN4_MARK</span><span class="p">,</span> <span class="n">PORT70_FN2</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF0_RXD_MARK</span><span class="p">,</span> <span class="n">PORT70_FN4</span><span class="p">,</span> <span class="n">MSEL3CR_MSEL11_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">A25_MARK</span><span class="p">,</span> <span class="n">PORT71_FN1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">KEYIN5_MARK</span><span class="p">,</span> <span class="n">PORT71_FN2</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF0_SS2_MARK</span><span class="p">,</span> <span class="n">PORT71_FN4</span><span class="p">,</span> <span class="n">MSEL3CR_MSEL11_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">A26_MARK</span><span class="p">,</span> <span class="n">PORT72_FN1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">KEYIN6_MARK</span><span class="p">,</span> <span class="n">PORT72_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">KEYIN7_MARK</span><span class="p">,</span> <span class="n">PORT73_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D0_NAF0_MARK</span><span class="p">,</span> <span class="n">PORT74_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D1_NAF1_MARK</span><span class="p">,</span> <span class="n">PORT75_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D2_NAF2_MARK</span><span class="p">,</span> <span class="n">PORT76_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D3_NAF3_MARK</span><span class="p">,</span> <span class="n">PORT77_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D4_NAF4_MARK</span><span class="p">,</span> <span class="n">PORT78_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D5_NAF5_MARK</span><span class="p">,</span> <span class="n">PORT79_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D6_NAF6_MARK</span><span class="p">,</span> <span class="n">PORT80_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D7_NAF7_MARK</span><span class="p">,</span> <span class="n">PORT81_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D8_NAF8_MARK</span><span class="p">,</span> <span class="n">PORT82_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D9_NAF9_MARK</span><span class="p">,</span> <span class="n">PORT83_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D10_NAF10_MARK</span><span class="p">,</span> <span class="n">PORT84_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D11_NAF11_MARK</span><span class="p">,</span> <span class="n">PORT85_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D12_NAF12_MARK</span><span class="p">,</span> <span class="n">PORT86_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D13_NAF13_MARK</span><span class="p">,</span> <span class="n">PORT87_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D14_NAF14_MARK</span><span class="p">,</span> <span class="n">PORT88_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D15_NAF15_MARK</span><span class="p">,</span> <span class="n">PORT89_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">CS4__MARK</span><span class="p">,</span> <span class="n">PORT90_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">CS5A__MARK</span><span class="p">,</span> <span class="n">PORT91_FN1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT91_RDWR_MARK</span><span class="p">,</span> <span class="n">PORT91_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">CS5B__MARK</span><span class="p">,</span> <span class="n">PORT92_FN1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">FCE1__MARK</span><span class="p">,</span> <span class="n">PORT92_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">CS6B__MARK</span><span class="p">,</span> <span class="n">PORT93_FN1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DACK0_MARK</span><span class="p">,</span> <span class="n">PORT93_FN4</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">FCE0__MARK</span><span class="p">,</span> <span class="n">PORT94_FN1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">CS6A__MARK</span><span class="p">,</span> <span class="n">PORT94_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">WAIT__MARK</span><span class="p">,</span> <span class="n">PORT95_FN1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DREQ0_MARK</span><span class="p">,</span> <span class="n">PORT95_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">RD__FSC_MARK</span><span class="p">,</span> <span class="n">PORT96_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">WE0__FWE_MARK</span><span class="p">,</span> <span class="n">PORT97_FN1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">RDWR_FWE_MARK</span><span class="p">,</span> <span class="n">PORT97_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">WE1__MARK</span><span class="p">,</span> <span class="n">PORT98_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">FRB_MARK</span><span class="p">,</span> <span class="n">PORT99_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">CKO_MARK</span><span class="p">,</span> <span class="n">PORT100_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">NBRSTOUT__MARK</span><span class="p">,</span> <span class="n">PORT101_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">NBRST__MARK</span><span class="p">,</span> <span class="n">PORT102_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">BBIF2_TXD_MARK</span><span class="p">,</span> <span class="n">PORT103_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">BBIF2_RXD_MARK</span><span class="p">,</span> <span class="n">PORT104_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">BBIF2_SYNC_MARK</span><span class="p">,</span> <span class="n">PORT105_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">BBIF2_SCK_MARK</span><span class="p">,</span> <span class="n">PORT106_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFA3_CTS__MARK</span><span class="p">,</span> <span class="n">PORT107_FN3</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MFG3_IN2_MARK</span><span class="p">,</span> <span class="n">PORT107_FN4</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFA3_RXD_MARK</span><span class="p">,</span> <span class="n">PORT108_FN3</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MFG3_IN1_MARK</span><span class="p">,</span> <span class="n">PORT108_FN4</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">BBIF1_SS2_MARK</span><span class="p">,</span> <span class="n">PORT109_FN2</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFA3_RTS__MARK</span><span class="p">,</span> <span class="n">PORT109_FN3</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MFG3_OUT1_MARK</span><span class="p">,</span> <span class="n">PORT109_FN4</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFA3_TXD_MARK</span><span class="p">,</span> <span class="n">PORT110_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">HSI_RX_DATA_MARK</span><span class="p">,</span> <span class="n">PORT111_FN1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">BBIF1_RXD_MARK</span><span class="p">,</span> <span class="n">PORT111_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">HSI_TX_WAKE_MARK</span><span class="p">,</span> <span class="n">PORT112_FN1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">BBIF1_TSCK_MARK</span><span class="p">,</span> <span class="n">PORT112_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">HSI_TX_DATA_MARK</span><span class="p">,</span> <span class="n">PORT113_FN1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">BBIF1_TSYNC_MARK</span><span class="p">,</span> <span class="n">PORT113_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">HSI_TX_READY_MARK</span><span class="p">,</span> <span class="n">PORT114_FN1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">BBIF1_TXD_MARK</span><span class="p">,</span> <span class="n">PORT114_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">HSI_RX_READY_MARK</span><span class="p">,</span> <span class="n">PORT115_FN1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">BBIF1_RSCK_MARK</span><span class="p">,</span> <span class="n">PORT115_FN3</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT115_I2C_SCL2_MARK</span><span class="p">,</span> <span class="n">PORT115_FN5</span><span class="p">,</span> <span class="n">MSEL2CR_MSEL17_1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT115_I2C_SCL3_MARK</span><span class="p">,</span> <span class="n">PORT115_FN6</span><span class="p">,</span> <span class="n">MSEL2CR_MSEL19_1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">HSI_RX_WAKE_MARK</span><span class="p">,</span> <span class="n">PORT116_FN1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">BBIF1_RSYNC_MARK</span><span class="p">,</span> <span class="n">PORT116_FN3</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT116_I2C_SDA2_MARK</span><span class="p">,</span> <span class="n">PORT116_FN5</span><span class="p">,</span> <span class="n">MSEL2CR_MSEL17_1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT116_I2C_SDA3_MARK</span><span class="p">,</span> <span class="n">PORT116_FN6</span><span class="p">,</span> <span class="n">MSEL2CR_MSEL19_1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">HSI_RX_FLAG_MARK</span><span class="p">,</span> <span class="n">PORT117_FN1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">BBIF1_SS1_MARK</span><span class="p">,</span> <span class="n">PORT117_FN2</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">BBIF1_FLOW_MARK</span><span class="p">,</span> <span class="n">PORT117_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">HSI_TX_FLAG_MARK</span><span class="p">,</span> <span class="n">PORT118_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO_VD_MARK</span><span class="p">,</span> <span class="n">PORT128_FN1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT128_LCD2VSYN_MARK</span><span class="p">,</span> <span class="n">PORT128_FN4</span><span class="p">,</span> <span class="n">MSEL3CR_MSEL2_0</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO2_VD_MARK</span><span class="p">,</span> <span class="n">PORT128_FN6</span><span class="p">,</span> <span class="n">MSEL4CR_MSEL27_0</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD2D0_MARK</span><span class="p">,</span> <span class="n">PORT128_FN7</span><span class="p">),</span>

	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO_HD_MARK</span><span class="p">,</span> <span class="n">PORT129_FN1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT129_LCD2HSYN_MARK</span><span class="p">,</span> <span class="n">PORT129_FN4</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT129_LCD2CS__MARK</span><span class="p">,</span> <span class="n">PORT129_FN5</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO2_HD_MARK</span><span class="p">,</span> <span class="n">PORT129_FN6</span><span class="p">,</span> <span class="n">MSEL4CR_MSEL27_0</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD2D1_MARK</span><span class="p">,</span> <span class="n">PORT129_FN7</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO_D0_MARK</span><span class="p">,</span> <span class="n">PORT130_FN1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT130_MSIOF2_RXD_MARK</span><span class="p">,</span> <span class="n">PORT130_FN3</span><span class="p">,</span> <span class="n">MSEL4CR_MSEL11_0</span><span class="p">,</span>
		<span class="n">MSEL4CR_MSEL10_1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD2D10_MARK</span><span class="p">,</span> <span class="n">PORT130_FN7</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO_D1_MARK</span><span class="p">,</span> <span class="n">PORT131_FN1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT131_KEYOUT6_MARK</span><span class="p">,</span> <span class="n">PORT131_FN2</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT131_MSIOF2_SS1_MARK</span><span class="p">,</span> <span class="n">PORT131_FN3</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT131_KEYOUT11_MARK</span><span class="p">,</span> <span class="n">PORT131_FN4</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD2D11_MARK</span><span class="p">,</span> <span class="n">PORT131_FN7</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO_D2_MARK</span><span class="p">,</span> <span class="n">PORT132_FN1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT132_KEYOUT7_MARK</span><span class="p">,</span> <span class="n">PORT132_FN2</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT132_MSIOF2_SS2_MARK</span><span class="p">,</span> <span class="n">PORT132_FN3</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT132_KEYOUT10_MARK</span><span class="p">,</span> <span class="n">PORT132_FN4</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD2D12_MARK</span><span class="p">,</span> <span class="n">PORT132_FN7</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO_D3_MARK</span><span class="p">,</span> <span class="n">PORT133_FN1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF2_TSYNC_MARK</span><span class="p">,</span> <span class="n">PORT133_FN3</span><span class="p">,</span> <span class="n">MSEL4CR_MSEL11_0</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD2D13_MARK</span><span class="p">,</span> <span class="n">PORT133_FN7</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO_D4_MARK</span><span class="p">,</span> <span class="n">PORT134_FN1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF2_TXD_MARK</span><span class="p">,</span> <span class="n">PORT134_FN3</span><span class="p">,</span> <span class="n">MSEL4CR_MSEL11_0</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD2D14_MARK</span><span class="p">,</span> <span class="n">PORT134_FN7</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO_D5_MARK</span><span class="p">,</span> <span class="n">PORT135_FN1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF2_TSCK_MARK</span><span class="p">,</span> <span class="n">PORT135_FN3</span><span class="p">,</span> <span class="n">MSEL4CR_MSEL11_0</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD2D15_MARK</span><span class="p">,</span> <span class="n">PORT135_FN7</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO_D6_MARK</span><span class="p">,</span> <span class="n">PORT136_FN1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT136_KEYOUT8_MARK</span><span class="p">,</span> <span class="n">PORT136_FN2</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD2D16_MARK</span><span class="p">,</span> <span class="n">PORT136_FN7</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO_D7_MARK</span><span class="p">,</span> <span class="n">PORT137_FN1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT137_KEYOUT9_MARK</span><span class="p">,</span> <span class="n">PORT137_FN2</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD2D17_MARK</span><span class="p">,</span> <span class="n">PORT137_FN7</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO_D8_MARK</span><span class="p">,</span> <span class="n">PORT138_FN1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT138_KEYOUT8_MARK</span><span class="p">,</span> <span class="n">PORT138_FN2</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO2_D0_MARK</span><span class="p">,</span> <span class="n">PORT138_FN6</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD2D6_MARK</span><span class="p">,</span> <span class="n">PORT138_FN7</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO_D9_MARK</span><span class="p">,</span> <span class="n">PORT139_FN1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT139_KEYOUT9_MARK</span><span class="p">,</span> <span class="n">PORT139_FN2</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO2_D1_MARK</span><span class="p">,</span> <span class="n">PORT139_FN6</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD2D7_MARK</span><span class="p">,</span> <span class="n">PORT139_FN7</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO_D10_MARK</span><span class="p">,</span> <span class="n">PORT140_FN1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TPU0TO2_MARK</span><span class="p">,</span> <span class="n">PORT140_FN4</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO2_D2_MARK</span><span class="p">,</span> <span class="n">PORT140_FN6</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD2D8_MARK</span><span class="p">,</span> <span class="n">PORT140_FN7</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO_D11_MARK</span><span class="p">,</span> <span class="n">PORT141_FN1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TPU0TO3_MARK</span><span class="p">,</span> <span class="n">PORT141_FN4</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO2_D3_MARK</span><span class="p">,</span> <span class="n">PORT141_FN6</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD2D9_MARK</span><span class="p">,</span> <span class="n">PORT141_FN7</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO_D12_MARK</span><span class="p">,</span> <span class="n">PORT142_FN1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT142_KEYOUT10_MARK</span><span class="p">,</span> <span class="n">PORT142_FN2</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO2_D4_MARK</span><span class="p">,</span> <span class="n">PORT142_FN6</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD2D2_MARK</span><span class="p">,</span> <span class="n">PORT142_FN7</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO_D13_MARK</span><span class="p">,</span> <span class="n">PORT143_FN1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT143_KEYOUT11_MARK</span><span class="p">,</span> <span class="n">PORT143_FN2</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT143_KEYOUT6_MARK</span><span class="p">,</span> <span class="n">PORT143_FN3</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO2_D5_MARK</span><span class="p">,</span> <span class="n">PORT143_FN6</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD2D3_MARK</span><span class="p">,</span> <span class="n">PORT143_FN7</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO_D14_MARK</span><span class="p">,</span> <span class="n">PORT144_FN1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT144_KEYOUT7_MARK</span><span class="p">,</span> <span class="n">PORT144_FN2</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO2_D6_MARK</span><span class="p">,</span> <span class="n">PORT144_FN6</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD2D4_MARK</span><span class="p">,</span> <span class="n">PORT144_FN7</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO_D15_MARK</span><span class="p">,</span> <span class="n">PORT145_FN1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TPU1TO3_MARK</span><span class="p">,</span> <span class="n">PORT145_FN3</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT145_LCD2DISP_MARK</span><span class="p">,</span> <span class="n">PORT145_FN4</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT145_LCD2RS_MARK</span><span class="p">,</span> <span class="n">PORT145_FN5</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO2_D7_MARK</span><span class="p">,</span> <span class="n">PORT145_FN6</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD2D5_MARK</span><span class="p">,</span> <span class="n">PORT145_FN7</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO_CLK_MARK</span><span class="p">,</span> <span class="n">PORT146_FN1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD2DCK_MARK</span><span class="p">,</span> <span class="n">PORT146_FN4</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT146_LCD2WR__MARK</span><span class="p">,</span> <span class="n">PORT146_FN5</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO2_CLK_MARK</span><span class="p">,</span> <span class="n">PORT146_FN6</span><span class="p">,</span> <span class="n">MSEL4CR_MSEL27_0</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD2D18_MARK</span><span class="p">,</span> <span class="n">PORT146_FN7</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO_FIELD_MARK</span><span class="p">,</span> <span class="n">PORT147_FN1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD2RD__MARK</span><span class="p">,</span> <span class="n">PORT147_FN4</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO2_FIELD_MARK</span><span class="p">,</span> <span class="n">PORT147_FN6</span><span class="p">,</span> <span class="n">MSEL4CR_MSEL27_0</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD2D19_MARK</span><span class="p">,</span> <span class="n">PORT147_FN7</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO_CKO_MARK</span><span class="p">,</span> <span class="n">PORT148_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">A27_MARK</span><span class="p">,</span> <span class="n">PORT149_FN1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT149_RDWR_MARK</span><span class="p">,</span> <span class="n">PORT149_FN2</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MFG0_IN1_MARK</span><span class="p">,</span> <span class="n">PORT149_FN3</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT149_KEYOUT9_MARK</span><span class="p">,</span> <span class="n">PORT149_FN4</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MFG0_IN2_MARK</span><span class="p">,</span> <span class="n">PORT150_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TS_SPSYNC3_MARK</span><span class="p">,</span> <span class="n">PORT151_FN4</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF2_RSCK_MARK</span><span class="p">,</span> <span class="n">PORT151_FN5</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TS_SDAT3_MARK</span><span class="p">,</span> <span class="n">PORT152_FN4</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF2_RSYNC_MARK</span><span class="p">,</span> <span class="n">PORT152_FN5</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TPU1TO2_MARK</span><span class="p">,</span> <span class="n">PORT153_FN3</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TS_SDEN3_MARK</span><span class="p">,</span> <span class="n">PORT153_FN4</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT153_MSIOF2_SS1_MARK</span><span class="p">,</span> <span class="n">PORT153_FN5</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFA2_TXD1_MARK</span><span class="p">,</span> <span class="n">PORT154_FN2</span><span class="p">,</span> <span class="n">MSEL3CR_MSEL9_0</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF2_MCK0_MARK</span><span class="p">,</span> <span class="n">PORT154_FN5</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFA2_RXD1_MARK</span><span class="p">,</span> <span class="n">PORT155_FN2</span><span class="p">,</span> <span class="n">MSEL3CR_MSEL9_0</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF2_MCK1_MARK</span><span class="p">,</span> <span class="n">PORT155_FN5</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFA2_RTS1__MARK</span><span class="p">,</span> <span class="n">PORT156_FN2</span><span class="p">,</span> <span class="n">MSEL3CR_MSEL9_0</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT156_MSIOF2_SS2_MARK</span><span class="p">,</span> <span class="n">PORT156_FN5</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFA2_CTS1__MARK</span><span class="p">,</span> <span class="n">PORT157_FN2</span><span class="p">,</span> <span class="n">MSEL3CR_MSEL9_0</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT157_MSIOF2_RXD_MARK</span><span class="p">,</span> <span class="n">PORT157_FN5</span><span class="p">,</span> <span class="n">MSEL4CR_MSEL11_0</span><span class="p">,</span>
		<span class="n">MSEL4CR_MSEL10_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DINT__MARK</span><span class="p">,</span> <span class="n">PORT158_FN1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFA2_SCK1_MARK</span><span class="p">,</span> <span class="n">PORT158_FN2</span><span class="p">,</span> <span class="n">MSEL3CR_MSEL9_0</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TS_SCK3_MARK</span><span class="p">,</span> <span class="n">PORT158_FN4</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT159_SCIFB_SCK_MARK</span><span class="p">,</span> <span class="n">PORT159_FN1</span><span class="p">,</span> <span class="n">MSEL4CR_MSEL22_0</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT159_SCIFA5_SCK_MARK</span><span class="p">,</span> <span class="n">PORT159_FN2</span><span class="p">,</span> <span class="n">MSEL4CR_MSEL21_1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">NMI_MARK</span><span class="p">,</span> <span class="n">PORT159_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT160_SCIFB_TXD_MARK</span><span class="p">,</span> <span class="n">PORT160_FN1</span><span class="p">,</span> <span class="n">MSEL4CR_MSEL22_0</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT160_SCIFA5_TXD_MARK</span><span class="p">,</span> <span class="n">PORT160_FN2</span><span class="p">,</span> <span class="n">MSEL4CR_MSEL21_1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT161_SCIFB_CTS__MARK</span><span class="p">,</span> <span class="n">PORT161_FN1</span><span class="p">,</span> <span class="n">MSEL4CR_MSEL22_0</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT161_SCIFA5_CTS__MARK</span><span class="p">,</span> <span class="n">PORT161_FN2</span><span class="p">,</span> <span class="n">MSEL4CR_MSEL21_1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT162_SCIFB_RXD_MARK</span><span class="p">,</span> <span class="n">PORT162_FN1</span><span class="p">,</span> <span class="n">MSEL4CR_MSEL22_0</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT162_SCIFA5_RXD_MARK</span><span class="p">,</span> <span class="n">PORT162_FN2</span><span class="p">,</span> <span class="n">MSEL4CR_MSEL21_1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT163_SCIFB_RTS__MARK</span><span class="p">,</span> <span class="n">PORT163_FN1</span><span class="p">,</span> <span class="n">MSEL4CR_MSEL22_0</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT163_SCIFA5_RTS__MARK</span><span class="p">,</span> <span class="n">PORT163_FN2</span><span class="p">,</span> <span class="n">MSEL4CR_MSEL21_1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TPU3TO0_MARK</span><span class="p">,</span> <span class="n">PORT163_FN5</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDD0_MARK</span><span class="p">,</span> <span class="n">PORT192_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDD1_MARK</span><span class="p">,</span> <span class="n">PORT193_FN1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT193_SCIFA5_CTS__MARK</span><span class="p">,</span> <span class="n">PORT193_FN3</span><span class="p">,</span> <span class="n">MSEL4CR_MSEL21_0</span><span class="p">,</span>
		<span class="n">MSEL4CR_MSEL20_1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">BBIF2_TSYNC1_MARK</span><span class="p">,</span> <span class="n">PORT193_FN5</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDD2_MARK</span><span class="p">,</span> <span class="n">PORT194_FN1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT194_SCIFA5_RTS__MARK</span><span class="p">,</span> <span class="n">PORT194_FN3</span><span class="p">,</span> <span class="n">MSEL4CR_MSEL21_0</span><span class="p">,</span>
		<span class="n">MSEL4CR_MSEL20_1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">BBIF2_TSCK1_MARK</span><span class="p">,</span> <span class="n">PORT194_FN5</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDD3_MARK</span><span class="p">,</span> <span class="n">PORT195_FN1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT195_SCIFA5_RXD_MARK</span><span class="p">,</span> <span class="n">PORT195_FN3</span><span class="p">,</span> <span class="n">MSEL4CR_MSEL21_0</span><span class="p">,</span>
		<span class="n">MSEL4CR_MSEL20_1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">BBIF2_TXD1_MARK</span><span class="p">,</span> <span class="n">PORT195_FN5</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDD4_MARK</span><span class="p">,</span> <span class="n">PORT196_FN1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT196_SCIFA5_TXD_MARK</span><span class="p">,</span> <span class="n">PORT196_FN3</span><span class="p">,</span> <span class="n">MSEL4CR_MSEL21_0</span><span class="p">,</span>
		<span class="n">MSEL4CR_MSEL20_1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDD5_MARK</span><span class="p">,</span> <span class="n">PORT197_FN1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT197_SCIFA5_SCK_MARK</span><span class="p">,</span> <span class="n">PORT197_FN3</span><span class="p">,</span> <span class="n">MSEL4CR_MSEL21_0</span><span class="p">,</span>
		<span class="n">MSEL4CR_MSEL20_1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MFG2_OUT2_MARK</span><span class="p">,</span> <span class="n">PORT197_FN5</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TPU2TO1_MARK</span><span class="p">,</span> <span class="n">PORT197_FN7</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDD6_MARK</span><span class="p">,</span> <span class="n">PORT198_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDD7_MARK</span><span class="p">,</span> <span class="n">PORT199_FN1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TPU4TO1_MARK</span><span class="p">,</span> <span class="n">PORT199_FN2</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MFG4_OUT2_MARK</span><span class="p">,</span> <span class="n">PORT199_FN5</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDD8_MARK</span><span class="p">,</span> <span class="n">PORT200_FN1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D16_MARK</span><span class="p">,</span> <span class="n">PORT200_FN6</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDD9_MARK</span><span class="p">,</span> <span class="n">PORT201_FN1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D17_MARK</span><span class="p">,</span> <span class="n">PORT201_FN6</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDD10_MARK</span><span class="p">,</span> <span class="n">PORT202_FN1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D18_MARK</span><span class="p">,</span> <span class="n">PORT202_FN6</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDD11_MARK</span><span class="p">,</span> <span class="n">PORT203_FN1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D19_MARK</span><span class="p">,</span> <span class="n">PORT203_FN6</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDD12_MARK</span><span class="p">,</span> <span class="n">PORT204_FN1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D20_MARK</span><span class="p">,</span> <span class="n">PORT204_FN6</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDD13_MARK</span><span class="p">,</span> <span class="n">PORT205_FN1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D21_MARK</span><span class="p">,</span> <span class="n">PORT205_FN6</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDD14_MARK</span><span class="p">,</span> <span class="n">PORT206_FN1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D22_MARK</span><span class="p">,</span> <span class="n">PORT206_FN6</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDD15_MARK</span><span class="p">,</span> <span class="n">PORT207_FN1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT207_MSIOF0L_SS1_MARK</span><span class="p">,</span> <span class="n">PORT207_FN2</span><span class="p">,</span> <span class="n">MSEL3CR_MSEL11_1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D23_MARK</span><span class="p">,</span> <span class="n">PORT207_FN6</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDD16_MARK</span><span class="p">,</span> <span class="n">PORT208_FN1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT208_MSIOF0L_SS2_MARK</span><span class="p">,</span> <span class="n">PORT208_FN2</span><span class="p">,</span> <span class="n">MSEL3CR_MSEL11_1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D24_MARK</span><span class="p">,</span> <span class="n">PORT208_FN6</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDD17_MARK</span><span class="p">,</span> <span class="n">PORT209_FN1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D25_MARK</span><span class="p">,</span> <span class="n">PORT209_FN6</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDD18_MARK</span><span class="p">,</span> <span class="n">PORT210_FN1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DREQ2_MARK</span><span class="p">,</span> <span class="n">PORT210_FN2</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT210_MSIOF0L_SS1_MARK</span><span class="p">,</span> <span class="n">PORT210_FN5</span><span class="p">,</span> <span class="n">MSEL3CR_MSEL11_1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D26_MARK</span><span class="p">,</span> <span class="n">PORT210_FN6</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDD19_MARK</span><span class="p">,</span> <span class="n">PORT211_FN1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT211_MSIOF0L_SS2_MARK</span><span class="p">,</span> <span class="n">PORT211_FN5</span><span class="p">,</span> <span class="n">MSEL3CR_MSEL11_1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D27_MARK</span><span class="p">,</span> <span class="n">PORT211_FN6</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDD20_MARK</span><span class="p">,</span> <span class="n">PORT212_FN1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TS_SPSYNC1_MARK</span><span class="p">,</span> <span class="n">PORT212_FN2</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF0L_MCK0_MARK</span><span class="p">,</span> <span class="n">PORT212_FN5</span><span class="p">,</span> <span class="n">MSEL3CR_MSEL11_1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D28_MARK</span><span class="p">,</span> <span class="n">PORT212_FN6</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDD21_MARK</span><span class="p">,</span> <span class="n">PORT213_FN1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TS_SDAT1_MARK</span><span class="p">,</span> <span class="n">PORT213_FN2</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF0L_MCK1_MARK</span><span class="p">,</span> <span class="n">PORT213_FN5</span><span class="p">,</span> <span class="n">MSEL3CR_MSEL11_1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D29_MARK</span><span class="p">,</span> <span class="n">PORT213_FN6</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDD22_MARK</span><span class="p">,</span> <span class="n">PORT214_FN1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TS_SDEN1_MARK</span><span class="p">,</span> <span class="n">PORT214_FN2</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF0L_RSCK_MARK</span><span class="p">,</span> <span class="n">PORT214_FN5</span><span class="p">,</span> <span class="n">MSEL3CR_MSEL11_1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D30_MARK</span><span class="p">,</span> <span class="n">PORT214_FN6</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDD23_MARK</span><span class="p">,</span> <span class="n">PORT215_FN1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TS_SCK1_MARK</span><span class="p">,</span> <span class="n">PORT215_FN2</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF0L_RSYNC_MARK</span><span class="p">,</span> <span class="n">PORT215_FN5</span><span class="p">,</span> <span class="n">MSEL3CR_MSEL11_1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D31_MARK</span><span class="p">,</span> <span class="n">PORT215_FN6</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDDCK_MARK</span><span class="p">,</span> <span class="n">PORT216_FN1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDWR__MARK</span><span class="p">,</span> <span class="n">PORT216_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDRD__MARK</span><span class="p">,</span> <span class="n">PORT217_FN1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DACK2_MARK</span><span class="p">,</span> <span class="n">PORT217_FN2</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT217_LCD2RS_MARK</span><span class="p">,</span> <span class="n">PORT217_FN3</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF0L_TSYNC_MARK</span><span class="p">,</span> <span class="n">PORT217_FN5</span><span class="p">,</span> <span class="n">MSEL3CR_MSEL11_1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO2_FIELD3_MARK</span><span class="p">,</span> <span class="n">PORT217_FN6</span><span class="p">,</span> <span class="n">MSEL4CR_MSEL27_1</span><span class="p">,</span>
		<span class="n">MSEL4CR_MSEL26_1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT217_LCD2DISP_MARK</span><span class="p">,</span> <span class="n">PORT217_FN7</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDHSYN_MARK</span><span class="p">,</span> <span class="n">PORT218_FN1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDCS__MARK</span><span class="p">,</span> <span class="n">PORT218_FN2</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDCS2__MARK</span><span class="p">,</span> <span class="n">PORT218_FN3</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DACK3_MARK</span><span class="p">,</span> <span class="n">PORT218_FN4</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT218_VIO_CKOR_MARK</span><span class="p">,</span> <span class="n">PORT218_FN5</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDDISP_MARK</span><span class="p">,</span> <span class="n">PORT219_FN1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDRS_MARK</span><span class="p">,</span> <span class="n">PORT219_FN2</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT219_LCD2WR__MARK</span><span class="p">,</span> <span class="n">PORT219_FN3</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DREQ3_MARK</span><span class="p">,</span> <span class="n">PORT219_FN4</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF0L_TSCK_MARK</span><span class="p">,</span> <span class="n">PORT219_FN5</span><span class="p">,</span> <span class="n">MSEL3CR_MSEL11_1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO2_CLK3_MARK</span><span class="p">,</span> <span class="n">PORT219_FN6</span><span class="p">,</span> <span class="n">MSEL4CR_MSEL27_1</span><span class="p">,</span>
		<span class="n">MSEL4CR_MSEL26_1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD2DCK_2_MARK</span><span class="p">,</span> <span class="n">PORT219_FN7</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDVSYN_MARK</span><span class="p">,</span> <span class="n">PORT220_FN1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDVSYN2_MARK</span><span class="p">,</span> <span class="n">PORT220_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDLCLK_MARK</span><span class="p">,</span> <span class="n">PORT221_FN1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DREQ1_MARK</span><span class="p">,</span> <span class="n">PORT221_FN2</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT221_LCD2CS__MARK</span><span class="p">,</span> <span class="n">PORT221_FN3</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PWEN_MARK</span><span class="p">,</span> <span class="n">PORT221_FN4</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF0L_RXD_MARK</span><span class="p">,</span> <span class="n">PORT221_FN5</span><span class="p">,</span> <span class="n">MSEL3CR_MSEL11_1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO2_HD3_MARK</span><span class="p">,</span> <span class="n">PORT221_FN6</span><span class="p">,</span> <span class="n">MSEL4CR_MSEL27_1</span><span class="p">,</span>
		<span class="n">MSEL4CR_MSEL26_1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT221_LCD2HSYN_MARK</span><span class="p">,</span> <span class="n">PORT221_FN7</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDDON_MARK</span><span class="p">,</span> <span class="n">PORT222_FN1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDDON2_MARK</span><span class="p">,</span> <span class="n">PORT222_FN2</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DACK1_MARK</span><span class="p">,</span> <span class="n">PORT222_FN3</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">OVCN_MARK</span><span class="p">,</span> <span class="n">PORT222_FN4</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF0L_TXD_MARK</span><span class="p">,</span> <span class="n">PORT222_FN5</span><span class="p">,</span> <span class="n">MSEL3CR_MSEL11_1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO2_VD3_MARK</span><span class="p">,</span> <span class="n">PORT222_FN6</span><span class="p">,</span> <span class="n">MSEL4CR_MSEL27_1</span><span class="p">,</span>
		<span class="n">MSEL4CR_MSEL26_1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT222_LCD2VSYN_MARK</span><span class="p">,</span> <span class="n">PORT222_FN7</span><span class="p">,</span> <span class="n">MSEL3CR_MSEL2_1</span><span class="p">),</span>

	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFA1_TXD_MARK</span><span class="p">,</span> <span class="n">PORT225_FN2</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">OVCN2_MARK</span><span class="p">,</span> <span class="n">PORT225_FN4</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">EXTLP_MARK</span><span class="p">,</span> <span class="n">PORT226_FN1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFA1_SCK_MARK</span><span class="p">,</span> <span class="n">PORT226_FN2</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT226_VIO_CKO2_MARK</span><span class="p">,</span> <span class="n">PORT226_FN5</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFA1_RTS__MARK</span><span class="p">,</span> <span class="n">PORT227_FN2</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IDIN_MARK</span><span class="p">,</span> <span class="n">PORT227_FN4</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFA1_RXD_MARK</span><span class="p">,</span> <span class="n">PORT228_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFA1_CTS__MARK</span><span class="p">,</span> <span class="n">PORT229_FN2</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MFG1_IN1_MARK</span><span class="p">,</span> <span class="n">PORT229_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF1_TXD_MARK</span><span class="p">,</span> <span class="n">PORT230_FN1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFA2_TXD2_MARK</span><span class="p">,</span> <span class="n">PORT230_FN2</span><span class="p">,</span> <span class="n">MSEL3CR_MSEL9_1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF1_TSYNC_MARK</span><span class="p">,</span> <span class="n">PORT231_FN1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFA2_CTS2__MARK</span><span class="p">,</span> <span class="n">PORT231_FN2</span><span class="p">,</span> <span class="n">MSEL3CR_MSEL9_1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF1_TSCK_MARK</span><span class="p">,</span> <span class="n">PORT232_FN1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFA2_SCK2_MARK</span><span class="p">,</span> <span class="n">PORT232_FN2</span><span class="p">,</span> <span class="n">MSEL3CR_MSEL9_1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF1_RXD_MARK</span><span class="p">,</span> <span class="n">PORT233_FN1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFA2_RXD2_MARK</span><span class="p">,</span> <span class="n">PORT233_FN2</span><span class="p">,</span> <span class="n">MSEL3CR_MSEL9_1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF1_RSCK_MARK</span><span class="p">,</span> <span class="n">PORT234_FN1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFA2_RTS2__MARK</span><span class="p">,</span> <span class="n">PORT234_FN2</span><span class="p">,</span> <span class="n">MSEL3CR_MSEL9_1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO2_CLK2_MARK</span><span class="p">,</span> <span class="n">PORT234_FN6</span><span class="p">,</span> <span class="n">MSEL4CR_MSEL27_1</span><span class="p">,</span>
		<span class="n">MSEL4CR_MSEL26_0</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD2D20_MARK</span><span class="p">,</span> <span class="n">PORT234_FN7</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF1_RSYNC_MARK</span><span class="p">,</span> <span class="n">PORT235_FN1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MFG1_IN2_MARK</span><span class="p">,</span> <span class="n">PORT235_FN3</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO2_VD2_MARK</span><span class="p">,</span> <span class="n">PORT235_FN6</span><span class="p">,</span> <span class="n">MSEL4CR_MSEL27_1</span><span class="p">,</span>
		<span class="n">MSEL4CR_MSEL26_0</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD2D21_MARK</span><span class="p">,</span> <span class="n">PORT235_FN7</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF1_MCK0_MARK</span><span class="p">,</span> <span class="n">PORT236_FN1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT236_I2C_SDA2_MARK</span><span class="p">,</span> <span class="n">PORT236_FN2</span><span class="p">,</span> <span class="n">MSEL2CR_MSEL17_0</span><span class="p">,</span>
		<span class="n">MSEL2CR_MSEL16_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF1_MCK1_MARK</span><span class="p">,</span> <span class="n">PORT237_FN1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT237_I2C_SCL2_MARK</span><span class="p">,</span> <span class="n">PORT237_FN2</span><span class="p">,</span> <span class="n">MSEL2CR_MSEL17_0</span><span class="p">,</span>
		<span class="n">MSEL2CR_MSEL16_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF1_SS1_MARK</span><span class="p">,</span> <span class="n">PORT238_FN1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO2_FIELD2_MARK</span><span class="p">,</span> <span class="n">PORT238_FN6</span><span class="p">,</span> <span class="n">MSEL4CR_MSEL27_1</span><span class="p">,</span>
		<span class="n">MSEL4CR_MSEL26_0</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD2D22_MARK</span><span class="p">,</span> <span class="n">PORT238_FN7</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF1_SS2_MARK</span><span class="p">,</span> <span class="n">PORT239_FN1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO2_HD2_MARK</span><span class="p">,</span> <span class="n">PORT239_FN6</span><span class="p">,</span> <span class="n">MSEL4CR_MSEL27_1</span><span class="p">,</span>
		<span class="n">MSEL4CR_MSEL26_0</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD2D23_MARK</span><span class="p">,</span> <span class="n">PORT239_FN7</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFA6_TXD_MARK</span><span class="p">,</span> <span class="n">PORT240_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT241_IRDA_OUT_MARK</span><span class="p">,</span> <span class="n">PORT241_FN1</span><span class="p">,</span> <span class="n">MSEL4CR_MSEL19_0</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT241_IROUT_MARK</span><span class="p">,</span> <span class="n">PORT241_FN2</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MFG4_OUT1_MARK</span><span class="p">,</span> <span class="n">PORT241_FN3</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TPU4TO0_MARK</span><span class="p">,</span> <span class="n">PORT241_FN4</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT242_IRDA_IN_MARK</span><span class="p">,</span> <span class="n">PORT242_FN1</span><span class="p">,</span> <span class="n">MSEL4CR_MSEL19_0</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MFG4_IN2_MARK</span><span class="p">,</span> <span class="n">PORT242_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT243_IRDA_FIRSEL_MARK</span><span class="p">,</span> <span class="n">PORT243_FN1</span><span class="p">,</span> <span class="n">MSEL4CR_MSEL19_0</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT243_VIO_CKO2_MARK</span><span class="p">,</span> <span class="n">PORT243_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT244_SCIFA5_CTS__MARK</span><span class="p">,</span> <span class="n">PORT244_FN1</span><span class="p">,</span> <span class="n">MSEL4CR_MSEL21_0</span><span class="p">,</span>
		<span class="n">MSEL4CR_MSEL20_0</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MFG2_IN1_MARK</span><span class="p">,</span> <span class="n">PORT244_FN2</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT244_SCIFB_CTS__MARK</span><span class="p">,</span> <span class="n">PORT244_FN3</span><span class="p">,</span> <span class="n">MSEL4CR_MSEL22_1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF2R_RXD_MARK</span><span class="p">,</span> <span class="n">PORT244_FN7</span><span class="p">,</span> <span class="n">MSEL4CR_MSEL11_1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT245_SCIFA5_RTS__MARK</span><span class="p">,</span> <span class="n">PORT245_FN1</span><span class="p">,</span> <span class="n">MSEL4CR_MSEL21_0</span><span class="p">,</span>
		<span class="n">MSEL4CR_MSEL20_0</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MFG2_IN2_MARK</span><span class="p">,</span> <span class="n">PORT245_FN2</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT245_SCIFB_RTS__MARK</span><span class="p">,</span> <span class="n">PORT245_FN3</span><span class="p">,</span> <span class="n">MSEL4CR_MSEL22_1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF2R_TXD_MARK</span><span class="p">,</span> <span class="n">PORT245_FN7</span><span class="p">,</span> <span class="n">MSEL4CR_MSEL11_1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT246_SCIFA5_RXD_MARK</span><span class="p">,</span> <span class="n">PORT246_FN1</span><span class="p">,</span> <span class="n">MSEL4CR_MSEL21_0</span><span class="p">,</span>
		<span class="n">MSEL4CR_MSEL20_0</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MFG1_OUT1_MARK</span><span class="p">,</span> <span class="n">PORT246_FN2</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT246_SCIFB_RXD_MARK</span><span class="p">,</span> <span class="n">PORT246_FN3</span><span class="p">,</span> <span class="n">MSEL4CR_MSEL22_1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TPU1TO0_MARK</span><span class="p">,</span> <span class="n">PORT246_FN4</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT247_SCIFA5_TXD_MARK</span><span class="p">,</span> <span class="n">PORT247_FN1</span><span class="p">,</span> <span class="n">MSEL4CR_MSEL21_0</span><span class="p">,</span>
		<span class="n">MSEL4CR_MSEL20_0</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MFG3_OUT2_MARK</span><span class="p">,</span> <span class="n">PORT247_FN2</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT247_SCIFB_TXD_MARK</span><span class="p">,</span> <span class="n">PORT247_FN3</span><span class="p">,</span> <span class="n">MSEL4CR_MSEL22_1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TPU3TO1_MARK</span><span class="p">,</span> <span class="n">PORT247_FN4</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT248_SCIFA5_SCK_MARK</span><span class="p">,</span> <span class="n">PORT248_FN1</span><span class="p">,</span> <span class="n">MSEL4CR_MSEL21_0</span><span class="p">,</span>
		<span class="n">MSEL4CR_MSEL20_0</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MFG2_OUT1_MARK</span><span class="p">,</span> <span class="n">PORT248_FN2</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT248_SCIFB_SCK_MARK</span><span class="p">,</span> <span class="n">PORT248_FN3</span><span class="p">,</span> <span class="n">MSEL4CR_MSEL22_1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TPU2TO0_MARK</span><span class="p">,</span> <span class="n">PORT248_FN4</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT248_I2C_SCL3_MARK</span><span class="p">,</span> <span class="n">PORT248_FN5</span><span class="p">,</span> <span class="n">MSEL2CR_MSEL19_0</span><span class="p">,</span>
		<span class="n">MSEL2CR_MSEL18_0</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF2R_TSCK_MARK</span><span class="p">,</span> <span class="n">PORT248_FN7</span><span class="p">,</span> <span class="n">MSEL4CR_MSEL11_1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT249_IROUT_MARK</span><span class="p">,</span> <span class="n">PORT249_FN1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MFG4_IN1_MARK</span><span class="p">,</span> <span class="n">PORT249_FN2</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT249_I2C_SDA3_MARK</span><span class="p">,</span> <span class="n">PORT249_FN5</span><span class="p">,</span> <span class="n">MSEL2CR_MSEL19_0</span><span class="p">,</span>
		<span class="n">MSEL2CR_MSEL18_0</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF2R_TSYNC_MARK</span><span class="p">,</span> <span class="n">PORT249_FN7</span><span class="p">,</span> <span class="n">MSEL4CR_MSEL11_1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDHICLK0_MARK</span><span class="p">,</span> <span class="n">PORT250_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDHICD0_MARK</span><span class="p">,</span> <span class="n">PORT251_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDHID0_0_MARK</span><span class="p">,</span> <span class="n">PORT252_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDHID0_1_MARK</span><span class="p">,</span> <span class="n">PORT253_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDHID0_2_MARK</span><span class="p">,</span> <span class="n">PORT254_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDHID0_3_MARK</span><span class="p">,</span> <span class="n">PORT255_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDHICMD0_MARK</span><span class="p">,</span> <span class="n">PORT256_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDHIWP0_MARK</span><span class="p">,</span> <span class="n">PORT257_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDHICLK1_MARK</span><span class="p">,</span> <span class="n">PORT258_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDHID1_0_MARK</span><span class="p">,</span> <span class="n">PORT259_FN1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TS_SPSYNC2_MARK</span><span class="p">,</span> <span class="n">PORT259_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDHID1_1_MARK</span><span class="p">,</span> <span class="n">PORT260_FN1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TS_SDAT2_MARK</span><span class="p">,</span> <span class="n">PORT260_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDHID1_2_MARK</span><span class="p">,</span> <span class="n">PORT261_FN1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TS_SDEN2_MARK</span><span class="p">,</span> <span class="n">PORT261_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDHID1_3_MARK</span><span class="p">,</span> <span class="n">PORT262_FN1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TS_SCK2_MARK</span><span class="p">,</span> <span class="n">PORT262_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDHICMD1_MARK</span><span class="p">,</span> <span class="n">PORT263_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDHICLK2_MARK</span><span class="p">,</span> <span class="n">PORT264_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDHID2_0_MARK</span><span class="p">,</span> <span class="n">PORT265_FN1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TS_SPSYNC4_MARK</span><span class="p">,</span> <span class="n">PORT265_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDHID2_1_MARK</span><span class="p">,</span> <span class="n">PORT266_FN1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TS_SDAT4_MARK</span><span class="p">,</span> <span class="n">PORT266_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDHID2_2_MARK</span><span class="p">,</span> <span class="n">PORT267_FN1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TS_SDEN4_MARK</span><span class="p">,</span> <span class="n">PORT267_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDHID2_3_MARK</span><span class="p">,</span> <span class="n">PORT268_FN1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TS_SCK4_MARK</span><span class="p">,</span> <span class="n">PORT268_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDHICMD2_MARK</span><span class="p">,</span> <span class="n">PORT269_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MMCCLK0_MARK</span><span class="p">,</span> <span class="n">PORT270_FN1</span><span class="p">,</span> <span class="n">MSEL4CR_MSEL15_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MMCD0_0_MARK</span><span class="p">,</span> <span class="n">PORT271_FN1</span><span class="p">,</span> <span class="n">PORT271_IN_PU</span><span class="p">,</span>
		<span class="n">MSEL4CR_MSEL15_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MMCD0_1_MARK</span><span class="p">,</span> <span class="n">PORT272_FN1</span><span class="p">,</span> <span class="n">PORT272_IN_PU</span><span class="p">,</span>
		<span class="n">MSEL4CR_MSEL15_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MMCD0_2_MARK</span><span class="p">,</span> <span class="n">PORT273_FN1</span><span class="p">,</span> <span class="n">PORT273_IN_PU</span><span class="p">,</span>
		<span class="n">MSEL4CR_MSEL15_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MMCD0_3_MARK</span><span class="p">,</span> <span class="n">PORT274_FN1</span><span class="p">,</span> <span class="n">PORT274_IN_PU</span><span class="p">,</span>
		<span class="n">MSEL4CR_MSEL15_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MMCD0_4_MARK</span><span class="p">,</span> <span class="n">PORT275_FN1</span><span class="p">,</span> <span class="n">PORT275_IN_PU</span><span class="p">,</span>
		<span class="n">MSEL4CR_MSEL15_0</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TS_SPSYNC5_MARK</span><span class="p">,</span> <span class="n">PORT275_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MMCD0_5_MARK</span><span class="p">,</span> <span class="n">PORT276_FN1</span><span class="p">,</span> <span class="n">PORT276_IN_PU</span><span class="p">,</span>
		<span class="n">MSEL4CR_MSEL15_0</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TS_SDAT5_MARK</span><span class="p">,</span> <span class="n">PORT276_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MMCD0_6_MARK</span><span class="p">,</span> <span class="n">PORT277_FN1</span><span class="p">,</span> <span class="n">PORT277_IN_PU</span><span class="p">,</span>
		<span class="n">MSEL4CR_MSEL15_0</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TS_SDEN5_MARK</span><span class="p">,</span> <span class="n">PORT277_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MMCD0_7_MARK</span><span class="p">,</span> <span class="n">PORT278_FN1</span><span class="p">,</span> <span class="n">PORT278_IN_PU</span><span class="p">,</span>
		<span class="n">MSEL4CR_MSEL15_0</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TS_SCK5_MARK</span><span class="p">,</span> <span class="n">PORT278_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MMCCMD0_MARK</span><span class="p">,</span> <span class="n">PORT279_FN1</span><span class="p">,</span> <span class="n">PORT279_IN_PU</span><span class="p">,</span>
		<span class="n">MSEL4CR_MSEL15_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">RESETOUTS__MARK</span><span class="p">,</span> <span class="n">PORT281_FN1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">EXTAL2OUT_MARK</span><span class="p">,</span> <span class="n">PORT281_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MCP_WAIT__MCP_FRB_MARK</span><span class="p">,</span> <span class="n">PORT288_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MCP_CKO_MARK</span><span class="p">,</span> <span class="n">PORT289_FN1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MMCCLK1_MARK</span><span class="p">,</span> <span class="n">PORT289_FN2</span><span class="p">,</span> <span class="n">MSEL4CR_MSEL15_1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MCP_D15_MCP_NAF15_MARK</span><span class="p">,</span> <span class="n">PORT290_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MCP_D14_MCP_NAF14_MARK</span><span class="p">,</span> <span class="n">PORT291_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MCP_D13_MCP_NAF13_MARK</span><span class="p">,</span> <span class="n">PORT292_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MCP_D12_MCP_NAF12_MARK</span><span class="p">,</span> <span class="n">PORT293_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MCP_D11_MCP_NAF11_MARK</span><span class="p">,</span> <span class="n">PORT294_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MCP_D10_MCP_NAF10_MARK</span><span class="p">,</span> <span class="n">PORT295_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MCP_D9_MCP_NAF9_MARK</span><span class="p">,</span> <span class="n">PORT296_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MCP_D8_MCP_NAF8_MARK</span><span class="p">,</span> <span class="n">PORT297_FN1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MMCCMD1_MARK</span><span class="p">,</span> <span class="n">PORT297_FN2</span><span class="p">,</span> <span class="n">MSEL4CR_MSEL15_1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MCP_D7_MCP_NAF7_MARK</span><span class="p">,</span> <span class="n">PORT298_FN1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MMCD1_7_MARK</span><span class="p">,</span> <span class="n">PORT298_FN2</span><span class="p">,</span> <span class="n">MSEL4CR_MSEL15_1</span><span class="p">),</span>

	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MCP_D6_MCP_NAF6_MARK</span><span class="p">,</span> <span class="n">PORT299_FN1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MMCD1_6_MARK</span><span class="p">,</span> <span class="n">PORT299_FN2</span><span class="p">,</span> <span class="n">MSEL4CR_MSEL15_1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MCP_D5_MCP_NAF5_MARK</span><span class="p">,</span> <span class="n">PORT300_FN1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MMCD1_5_MARK</span><span class="p">,</span> <span class="n">PORT300_FN2</span><span class="p">,</span> <span class="n">MSEL4CR_MSEL15_1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MCP_D4_MCP_NAF4_MARK</span><span class="p">,</span> <span class="n">PORT301_FN1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MMCD1_4_MARK</span><span class="p">,</span> <span class="n">PORT301_FN2</span><span class="p">,</span> <span class="n">MSEL4CR_MSEL15_1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MCP_D3_MCP_NAF3_MARK</span><span class="p">,</span> <span class="n">PORT302_FN1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MMCD1_3_MARK</span><span class="p">,</span> <span class="n">PORT302_FN2</span><span class="p">,</span> <span class="n">MSEL4CR_MSEL15_1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MCP_D2_MCP_NAF2_MARK</span><span class="p">,</span> <span class="n">PORT303_FN1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MMCD1_2_MARK</span><span class="p">,</span> <span class="n">PORT303_FN2</span><span class="p">,</span> <span class="n">MSEL4CR_MSEL15_1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MCP_D1_MCP_NAF1_MARK</span><span class="p">,</span> <span class="n">PORT304_FN1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MMCD1_1_MARK</span><span class="p">,</span> <span class="n">PORT304_FN2</span><span class="p">,</span> <span class="n">MSEL4CR_MSEL15_1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MCP_D0_MCP_NAF0_MARK</span><span class="p">,</span> <span class="n">PORT305_FN1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MMCD1_0_MARK</span><span class="p">,</span> <span class="n">PORT305_FN2</span><span class="p">,</span> <span class="n">MSEL4CR_MSEL15_1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MCP_NBRSTOUT__MARK</span><span class="p">,</span> <span class="n">PORT306_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MCP_WE0__MCP_FWE_MARK</span><span class="p">,</span> <span class="n">PORT309_FN1</span><span class="p">),</span> \
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MCP_RDWR_MCP_FWE_MARK</span><span class="p">,</span> <span class="n">PORT309_FN2</span><span class="p">),</span>

	<span class="cm">/* MSEL2 special cases */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TSIF2_TS_XX1_MARK</span><span class="p">,</span> <span class="n">MSEL2CR_MSEL14_0</span><span class="p">,</span> <span class="n">MSEL2CR_MSEL13_0</span><span class="p">,</span>
		<span class="n">MSEL2CR_MSEL12_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TSIF2_TS_XX2_MARK</span><span class="p">,</span> <span class="n">MSEL2CR_MSEL14_0</span><span class="p">,</span> <span class="n">MSEL2CR_MSEL13_0</span><span class="p">,</span>
		<span class="n">MSEL2CR_MSEL12_1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TSIF2_TS_XX3_MARK</span><span class="p">,</span> <span class="n">MSEL2CR_MSEL14_0</span><span class="p">,</span> <span class="n">MSEL2CR_MSEL13_1</span><span class="p">,</span>
		<span class="n">MSEL2CR_MSEL12_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TSIF2_TS_XX4_MARK</span><span class="p">,</span> <span class="n">MSEL2CR_MSEL14_0</span><span class="p">,</span> <span class="n">MSEL2CR_MSEL13_1</span><span class="p">,</span>
		<span class="n">MSEL2CR_MSEL12_1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TSIF2_TS_XX5_MARK</span><span class="p">,</span> <span class="n">MSEL2CR_MSEL14_1</span><span class="p">,</span> <span class="n">MSEL2CR_MSEL13_0</span><span class="p">,</span>
		<span class="n">MSEL2CR_MSEL12_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TSIF1_TS_XX1_MARK</span><span class="p">,</span> <span class="n">MSEL2CR_MSEL11_0</span><span class="p">,</span> <span class="n">MSEL2CR_MSEL10_0</span><span class="p">,</span>
		<span class="n">MSEL2CR_MSEL9_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TSIF1_TS_XX2_MARK</span><span class="p">,</span> <span class="n">MSEL2CR_MSEL11_0</span><span class="p">,</span> <span class="n">MSEL2CR_MSEL10_0</span><span class="p">,</span>
		<span class="n">MSEL2CR_MSEL9_1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TSIF1_TS_XX3_MARK</span><span class="p">,</span> <span class="n">MSEL2CR_MSEL11_0</span><span class="p">,</span> <span class="n">MSEL2CR_MSEL10_1</span><span class="p">,</span>
		<span class="n">MSEL2CR_MSEL9_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TSIF1_TS_XX4_MARK</span><span class="p">,</span> <span class="n">MSEL2CR_MSEL11_0</span><span class="p">,</span> <span class="n">MSEL2CR_MSEL10_1</span><span class="p">,</span>
		<span class="n">MSEL2CR_MSEL9_1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TSIF1_TS_XX5_MARK</span><span class="p">,</span> <span class="n">MSEL2CR_MSEL11_1</span><span class="p">,</span> <span class="n">MSEL2CR_MSEL10_0</span><span class="p">,</span>
		<span class="n">MSEL2CR_MSEL9_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TSIF0_TS_XX1_MARK</span><span class="p">,</span> <span class="n">MSEL2CR_MSEL8_0</span><span class="p">,</span> <span class="n">MSEL2CR_MSEL7_0</span><span class="p">,</span>
		<span class="n">MSEL2CR_MSEL6_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TSIF0_TS_XX2_MARK</span><span class="p">,</span> <span class="n">MSEL2CR_MSEL8_0</span><span class="p">,</span> <span class="n">MSEL2CR_MSEL7_0</span><span class="p">,</span>
		<span class="n">MSEL2CR_MSEL6_1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TSIF0_TS_XX3_MARK</span><span class="p">,</span> <span class="n">MSEL2CR_MSEL8_0</span><span class="p">,</span> <span class="n">MSEL2CR_MSEL7_1</span><span class="p">,</span>
		<span class="n">MSEL2CR_MSEL6_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TSIF0_TS_XX4_MARK</span><span class="p">,</span> <span class="n">MSEL2CR_MSEL8_0</span><span class="p">,</span> <span class="n">MSEL2CR_MSEL7_1</span><span class="p">,</span>
		<span class="n">MSEL2CR_MSEL6_1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TSIF0_TS_XX5_MARK</span><span class="p">,</span> <span class="n">MSEL2CR_MSEL8_1</span><span class="p">,</span> <span class="n">MSEL2CR_MSEL7_0</span><span class="p">,</span>
		<span class="n">MSEL2CR_MSEL6_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MST1_TS_XX1_MARK</span><span class="p">,</span> <span class="n">MSEL2CR_MSEL5_0</span><span class="p">,</span> <span class="n">MSEL2CR_MSEL4_0</span><span class="p">,</span>
		<span class="n">MSEL2CR_MSEL3_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MST1_TS_XX2_MARK</span><span class="p">,</span> <span class="n">MSEL2CR_MSEL5_0</span><span class="p">,</span> <span class="n">MSEL2CR_MSEL4_0</span><span class="p">,</span>
		<span class="n">MSEL2CR_MSEL3_1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MST1_TS_XX3_MARK</span><span class="p">,</span> <span class="n">MSEL2CR_MSEL5_0</span><span class="p">,</span> <span class="n">MSEL2CR_MSEL4_1</span><span class="p">,</span>
		<span class="n">MSEL2CR_MSEL3_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MST1_TS_XX4_MARK</span><span class="p">,</span> <span class="n">MSEL2CR_MSEL5_0</span><span class="p">,</span> <span class="n">MSEL2CR_MSEL4_1</span><span class="p">,</span>
		<span class="n">MSEL2CR_MSEL3_1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MST1_TS_XX5_MARK</span><span class="p">,</span> <span class="n">MSEL2CR_MSEL5_1</span><span class="p">,</span> <span class="n">MSEL2CR_MSEL4_0</span><span class="p">,</span>
		<span class="n">MSEL2CR_MSEL3_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MST0_TS_XX1_MARK</span><span class="p">,</span> <span class="n">MSEL2CR_MSEL2_0</span><span class="p">,</span> <span class="n">MSEL2CR_MSEL1_0</span><span class="p">,</span>
		<span class="n">MSEL2CR_MSEL0_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MST0_TS_XX2_MARK</span><span class="p">,</span> <span class="n">MSEL2CR_MSEL2_0</span><span class="p">,</span> <span class="n">MSEL2CR_MSEL1_0</span><span class="p">,</span>
		<span class="n">MSEL2CR_MSEL0_1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MST0_TS_XX3_MARK</span><span class="p">,</span> <span class="n">MSEL2CR_MSEL2_0</span><span class="p">,</span> <span class="n">MSEL2CR_MSEL1_1</span><span class="p">,</span>
		<span class="n">MSEL2CR_MSEL0_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MST0_TS_XX4_MARK</span><span class="p">,</span> <span class="n">MSEL2CR_MSEL2_0</span><span class="p">,</span> <span class="n">MSEL2CR_MSEL1_1</span><span class="p">,</span>
		<span class="n">MSEL2CR_MSEL0_1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MST0_TS_XX5_MARK</span><span class="p">,</span> <span class="n">MSEL2CR_MSEL2_1</span><span class="p">,</span> <span class="n">MSEL2CR_MSEL1_0</span><span class="p">,</span>
		<span class="n">MSEL2CR_MSEL0_0</span><span class="p">),</span>

	<span class="cm">/* MSEL3 special cases */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDHI0_VCCQ_MC0_ON_MARK</span><span class="p">,</span> <span class="n">MSEL3CR_MSEL28_1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDHI0_VCCQ_MC0_OFF_MARK</span><span class="p">,</span> <span class="n">MSEL3CR_MSEL28_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DEBUG_MON_VIO_MARK</span><span class="p">,</span> <span class="n">MSEL3CR_MSEL15_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DEBUG_MON_LCDD_MARK</span><span class="p">,</span> <span class="n">MSEL3CR_MSEL15_1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDC_LCDC0_MARK</span><span class="p">,</span> <span class="n">MSEL3CR_MSEL6_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDC_LCDC1_MARK</span><span class="p">,</span> <span class="n">MSEL3CR_MSEL6_1</span><span class="p">),</span>

	<span class="cm">/* MSEL4 special cases */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ9_MEM_INT_MARK</span><span class="p">,</span> <span class="n">MSEL4CR_MSEL29_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ9_MCP_INT_MARK</span><span class="p">,</span> <span class="n">MSEL4CR_MSEL29_1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">A11_MARK</span><span class="p">,</span> <span class="n">MSEL4CR_MSEL13_0</span><span class="p">,</span> <span class="n">MSEL4CR_MSEL12_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">KEYOUT8_MARK</span><span class="p">,</span> <span class="n">MSEL4CR_MSEL13_0</span><span class="p">,</span> <span class="n">MSEL4CR_MSEL12_1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TPU4TO3_MARK</span><span class="p">,</span> <span class="n">MSEL4CR_MSEL13_1</span><span class="p">,</span> <span class="n">MSEL4CR_MSEL12_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">RESETA_N_PU_ON_MARK</span><span class="p">,</span> <span class="n">MSEL4CR_MSEL4_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">RESETA_N_PU_OFF_MARK</span><span class="p">,</span> <span class="n">MSEL4CR_MSEL4_1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">EDBGREQ_PD_MARK</span><span class="p">,</span> <span class="n">MSEL4CR_MSEL1_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">EDBGREQ_PU_MARK</span><span class="p">,</span> <span class="n">MSEL4CR_MSEL1_1</span><span class="p">),</span>

	<span class="cm">/* Functions with pull-ups */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">KEYIN0_PU_MARK</span><span class="p">,</span> <span class="n">PORT66_FN2</span><span class="p">,</span> <span class="n">PORT66_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">KEYIN1_PU_MARK</span><span class="p">,</span> <span class="n">PORT67_FN2</span><span class="p">,</span> <span class="n">PORT67_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">KEYIN2_PU_MARK</span><span class="p">,</span> <span class="n">PORT68_FN2</span><span class="p">,</span> <span class="n">PORT68_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">KEYIN3_PU_MARK</span><span class="p">,</span> <span class="n">PORT69_FN2</span><span class="p">,</span> <span class="n">PORT69_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">KEYIN4_PU_MARK</span><span class="p">,</span> <span class="n">PORT70_FN2</span><span class="p">,</span> <span class="n">PORT70_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">KEYIN5_PU_MARK</span><span class="p">,</span> <span class="n">PORT71_FN2</span><span class="p">,</span> <span class="n">PORT71_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">KEYIN6_PU_MARK</span><span class="p">,</span> <span class="n">PORT72_FN2</span><span class="p">,</span> <span class="n">PORT72_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">KEYIN7_PU_MARK</span><span class="p">,</span> <span class="n">PORT73_FN2</span><span class="p">,</span> <span class="n">PORT73_IN_PU</span><span class="p">),</span>

	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDHICD0_PU_MARK</span><span class="p">,</span>  <span class="n">PORT251_FN1</span><span class="p">,</span> <span class="n">PORT251_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDHID0_0_PU_MARK</span><span class="p">,</span> <span class="n">PORT252_FN1</span><span class="p">,</span> <span class="n">PORT252_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDHID0_1_PU_MARK</span><span class="p">,</span> <span class="n">PORT253_FN1</span><span class="p">,</span> <span class="n">PORT253_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDHID0_2_PU_MARK</span><span class="p">,</span> <span class="n">PORT254_FN1</span><span class="p">,</span> <span class="n">PORT254_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDHID0_3_PU_MARK</span><span class="p">,</span> <span class="n">PORT255_FN1</span><span class="p">,</span> <span class="n">PORT255_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDHICMD0_PU_MARK</span><span class="p">,</span> <span class="n">PORT256_FN1</span><span class="p">,</span> <span class="n">PORT256_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDHIWP0_PU_MARK</span><span class="p">,</span>  <span class="n">PORT257_FN1</span><span class="p">,</span> <span class="n">PORT256_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDHID1_0_PU_MARK</span><span class="p">,</span> <span class="n">PORT259_FN1</span><span class="p">,</span> <span class="n">PORT259_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDHID1_1_PU_MARK</span><span class="p">,</span> <span class="n">PORT260_FN1</span><span class="p">,</span> <span class="n">PORT260_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDHID1_2_PU_MARK</span><span class="p">,</span> <span class="n">PORT261_FN1</span><span class="p">,</span> <span class="n">PORT261_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDHID1_3_PU_MARK</span><span class="p">,</span> <span class="n">PORT262_FN1</span><span class="p">,</span> <span class="n">PORT262_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDHICMD1_PU_MARK</span><span class="p">,</span> <span class="n">PORT263_FN1</span><span class="p">,</span> <span class="n">PORT263_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDHID2_0_PU_MARK</span><span class="p">,</span> <span class="n">PORT265_FN1</span><span class="p">,</span> <span class="n">PORT265_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDHID2_1_PU_MARK</span><span class="p">,</span> <span class="n">PORT266_FN1</span><span class="p">,</span> <span class="n">PORT266_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDHID2_2_PU_MARK</span><span class="p">,</span> <span class="n">PORT267_FN1</span><span class="p">,</span> <span class="n">PORT267_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDHID2_3_PU_MARK</span><span class="p">,</span> <span class="n">PORT268_FN1</span><span class="p">,</span> <span class="n">PORT268_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDHICMD2_PU_MARK</span><span class="p">,</span> <span class="n">PORT269_FN1</span><span class="p">,</span> <span class="n">PORT269_IN_PU</span><span class="p">),</span>

	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MMCCMD0_PU_MARK</span><span class="p">,</span> <span class="n">PORT279_FN1</span><span class="p">,</span> <span class="n">PORT279_IN_PU</span><span class="p">,</span>
		<span class="n">MSEL4CR_MSEL15_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MMCCMD1_PU_MARK</span><span class="p">,</span> <span class="n">PORT297_FN2</span><span class="p">,</span> <span class="n">PORT297_IN_PU</span><span class="p">,</span>
		<span class="n">MSEL4CR_MSEL15_1</span><span class="p">),</span>

	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MMCD0_0_PU_MARK</span><span class="p">,</span>
		    <span class="n">PORT271_FN1</span><span class="p">,</span> <span class="n">PORT271_IN_PU</span><span class="p">,</span> <span class="n">MSEL4CR_MSEL15_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MMCD0_1_PU_MARK</span><span class="p">,</span>
		    <span class="n">PORT272_FN1</span><span class="p">,</span> <span class="n">PORT272_IN_PU</span><span class="p">,</span> <span class="n">MSEL4CR_MSEL15_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MMCD0_2_PU_MARK</span><span class="p">,</span>
		    <span class="n">PORT273_FN1</span><span class="p">,</span> <span class="n">PORT273_IN_PU</span><span class="p">,</span> <span class="n">MSEL4CR_MSEL15_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MMCD0_3_PU_MARK</span><span class="p">,</span>
		    <span class="n">PORT274_FN1</span><span class="p">,</span> <span class="n">PORT274_IN_PU</span><span class="p">,</span> <span class="n">MSEL4CR_MSEL15_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MMCD0_4_PU_MARK</span><span class="p">,</span>
		    <span class="n">PORT275_FN1</span><span class="p">,</span> <span class="n">PORT275_IN_PU</span><span class="p">,</span> <span class="n">MSEL4CR_MSEL15_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MMCD0_5_PU_MARK</span><span class="p">,</span>
		    <span class="n">PORT276_FN1</span><span class="p">,</span> <span class="n">PORT276_IN_PU</span><span class="p">,</span> <span class="n">MSEL4CR_MSEL15_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MMCD0_6_PU_MARK</span><span class="p">,</span>
		    <span class="n">PORT277_FN1</span><span class="p">,</span> <span class="n">PORT277_IN_PU</span><span class="p">,</span> <span class="n">MSEL4CR_MSEL15_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MMCD0_7_PU_MARK</span><span class="p">,</span>
		    <span class="n">PORT278_FN1</span><span class="p">,</span> <span class="n">PORT278_IN_PU</span><span class="p">,</span> <span class="n">MSEL4CR_MSEL15_0</span><span class="p">),</span>

	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">FSIBISLD_PU_MARK</span><span class="p">,</span> <span class="n">PORT39_FN1</span><span class="p">,</span> <span class="n">PORT39_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">FSIACK_PU_MARK</span><span class="p">,</span> <span class="n">PORT49_FN1</span><span class="p">,</span> <span class="n">PORT49_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">FSIAILR_PU_MARK</span><span class="p">,</span> <span class="n">PORT50_FN5</span><span class="p">,</span> <span class="n">PORT50_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">FSIAIBT_PU_MARK</span><span class="p">,</span> <span class="n">PORT51_FN5</span><span class="p">,</span> <span class="n">PORT51_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">FSIAISLD_PU_MARK</span><span class="p">,</span> <span class="n">PORT55_FN1</span><span class="p">,</span> <span class="n">PORT55_IN_PU</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">pinmux_gpio</span> <span class="n">pinmux_gpios</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">GPIO_PORT_ALL</span><span class="p">(),</span>

	<span class="cm">/* Table 25-1 (Functions 0-7) */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VBUS_0</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">GPI0</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">GPI1</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">GPI2</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">GPI3</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">GPI4</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">GPI5</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">GPI6</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">GPI7</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFA7_RXD</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFA7_CTS_</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">GPO7</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MFG0_OUT2</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">GPO6</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MFG1_OUT2</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">GPO5</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFA0_SCK</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">FSICOSLDT3</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT16_VIO_CKOR</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFA0_TXD</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFA7_TXD</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFA7_RTS_</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT19_VIO_CKO2</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">GPO0</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">GPO1</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">GPO2</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">STATUS0</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">GPO3</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">STATUS1</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">GPO4</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">STATUS2</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VINT</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TCKON</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">XDVFS1</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT27_I2C_SCL2</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT27_I2C_SCL3</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MFG0_OUT1</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT27_IROUT</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">XDVFS2</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT28_I2C_SDA2</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT28_I2C_SDA3</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT28_TPU1TO1</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SIM_RST</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT29_TPU1TO1</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SIM_CLK</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT30_VIO_CKOR</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SIM_D</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT31_IROUT</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFA4_TXD</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFA4_RXD</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">XWUP</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFA4_RTS_</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFA4_CTS_</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">FSIBOBT</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">FSIBIBT</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">FSIBOLR</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">FSIBILR</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">FSIBOSLD</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">FSIBISLD</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VACK</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">XTAL1L</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFA0_RTS_</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">FSICOSLDT2</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFA0_RXD</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFA0_CTS_</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">FSICOSLDT1</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">FSICOBT</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">FSICIBT</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">FSIDOBT</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">FSIDIBT</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">FSICOLR</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">FSICILR</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">FSIDOLR</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">FSIDILR</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">FSICOSLD</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT47_FSICSPDIF</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">FSICISLD</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">FSIDISLD</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">FSIACK</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT49_IRDA_OUT</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT49_IROUT</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">FSIAOMC</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">FSIAOLR</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">BBIF2_TSYNC2</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TPU2TO2</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">FSIAILR</span><span class="p">),</span>

	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">FSIAOBT</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">BBIF2_TSCK2</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TPU2TO3</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">FSIAIBT</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">FSIAOSLD</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">BBIF2_TXD2</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">FSIASPDIF</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT53_IRDA_IN</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TPU3TO3</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">FSIBSPDIF</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT53_FSICSPDIF</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">FSIBCK</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT54_IRDA_FIRSEL</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TPU3TO2</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">FSIBOMC</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">FSICCK</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">FSICOMC</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">FSIAISLD</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TPU0TO0</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">A0</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">BS_</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">A12</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT58_KEYOUT7</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TPU4TO2</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">A13</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT59_KEYOUT6</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TPU0TO1</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">A14</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">KEYOUT5</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">A15</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">KEYOUT4</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">A16</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">KEYOUT3</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MSIOF0_SS1</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">A17</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">KEYOUT2</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MSIOF0_TSYNC</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">A18</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">KEYOUT1</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MSIOF0_TSCK</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">A19</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">KEYOUT0</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MSIOF0_TXD</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">A20</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">KEYIN0</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MSIOF0_RSCK</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">A21</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">KEYIN1</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MSIOF0_RSYNC</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">A22</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">KEYIN2</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MSIOF0_MCK0</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">A23</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">KEYIN3</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MSIOF0_MCK1</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">A24</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">KEYIN4</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MSIOF0_RXD</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">A25</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">KEYIN5</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MSIOF0_SS2</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">A26</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">KEYIN6</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">KEYIN7</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">D0_NAF0</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">D1_NAF1</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">D2_NAF2</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">D3_NAF3</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">D4_NAF4</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">D5_NAF5</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">D6_NAF6</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">D7_NAF7</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">D8_NAF8</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">D9_NAF9</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">D10_NAF10</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">D11_NAF11</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">D12_NAF12</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">D13_NAF13</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">D14_NAF14</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">D15_NAF15</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CS4_</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CS5A_</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT91_RDWR</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CS5B_</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">FCE1_</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CS6B_</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DACK0</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">FCE0_</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CS6A_</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">WAIT_</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DREQ0</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">RD__FSC</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">WE0__FWE</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">RDWR_FWE</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">WE1_</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">FRB</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CKO</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">NBRSTOUT_</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">NBRST_</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">BBIF2_TXD</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">BBIF2_RXD</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">BBIF2_SYNC</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">BBIF2_SCK</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFA3_CTS_</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MFG3_IN2</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFA3_RXD</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MFG3_IN1</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">BBIF1_SS2</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFA3_RTS_</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MFG3_OUT1</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFA3_TXD</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">HSI_RX_DATA</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">BBIF1_RXD</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">HSI_TX_WAKE</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">BBIF1_TSCK</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">HSI_TX_DATA</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">BBIF1_TSYNC</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">HSI_TX_READY</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">BBIF1_TXD</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">HSI_RX_READY</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">BBIF1_RSCK</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT115_I2C_SCL2</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT115_I2C_SCL3</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">HSI_RX_WAKE</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">BBIF1_RSYNC</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT116_I2C_SDA2</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT116_I2C_SDA3</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">HSI_RX_FLAG</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">BBIF1_SS1</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">BBIF1_FLOW</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">HSI_TX_FLAG</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VIO_VD</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT128_LCD2VSYN</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VIO2_VD</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD2D0</span><span class="p">),</span>

	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VIO_HD</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT129_LCD2HSYN</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT129_LCD2CS_</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VIO2_HD</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD2D1</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VIO_D0</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT130_MSIOF2_RXD</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD2D10</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VIO_D1</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT131_KEYOUT6</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT131_MSIOF2_SS1</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT131_KEYOUT11</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD2D11</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VIO_D2</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT132_KEYOUT7</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT132_MSIOF2_SS2</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT132_KEYOUT10</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD2D12</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VIO_D3</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MSIOF2_TSYNC</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD2D13</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VIO_D4</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MSIOF2_TXD</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD2D14</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VIO_D5</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MSIOF2_TSCK</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD2D15</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VIO_D6</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT136_KEYOUT8</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD2D16</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VIO_D7</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT137_KEYOUT9</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD2D17</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VIO_D8</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT138_KEYOUT8</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VIO2_D0</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD2D6</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VIO_D9</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT139_KEYOUT9</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VIO2_D1</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD2D7</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VIO_D10</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TPU0TO2</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VIO2_D2</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD2D8</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VIO_D11</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TPU0TO3</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VIO2_D3</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD2D9</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VIO_D12</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT142_KEYOUT10</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VIO2_D4</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD2D2</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VIO_D13</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT143_KEYOUT11</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT143_KEYOUT6</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VIO2_D5</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD2D3</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VIO_D14</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT144_KEYOUT7</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VIO2_D6</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD2D4</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VIO_D15</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TPU1TO3</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT145_LCD2DISP</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT145_LCD2RS</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VIO2_D7</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD2D5</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VIO_CLK</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD2DCK</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT146_LCD2WR_</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VIO2_CLK</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD2D18</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VIO_FIELD</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD2RD_</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VIO2_FIELD</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD2D19</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VIO_CKO</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">A27</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT149_RDWR</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MFG0_IN1</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT149_KEYOUT9</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MFG0_IN2</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TS_SPSYNC3</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MSIOF2_RSCK</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TS_SDAT3</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MSIOF2_RSYNC</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TPU1TO2</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TS_SDEN3</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT153_MSIOF2_SS1</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFA2_TXD1</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MSIOF2_MCK0</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFA2_RXD1</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MSIOF2_MCK1</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFA2_RTS1_</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT156_MSIOF2_SS2</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFA2_CTS1_</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT157_MSIOF2_RXD</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DINT_</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFA2_SCK1</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TS_SCK3</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT159_SCIFB_SCK</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT159_SCIFA5_SCK</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">NMI</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT160_SCIFB_TXD</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT160_SCIFA5_TXD</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT161_SCIFB_CTS_</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT161_SCIFA5_CTS_</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT162_SCIFB_RXD</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT162_SCIFA5_RXD</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT163_SCIFB_RTS_</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT163_SCIFA5_RTS_</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TPU3TO0</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCDD0</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCDD1</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT193_SCIFA5_CTS_</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">BBIF2_TSYNC1</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCDD2</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT194_SCIFA5_RTS_</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">BBIF2_TSCK1</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCDD3</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT195_SCIFA5_RXD</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">BBIF2_TXD1</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCDD4</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT196_SCIFA5_TXD</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCDD5</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT197_SCIFA5_SCK</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MFG2_OUT2</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TPU2TO1</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCDD6</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCDD7</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TPU4TO1</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MFG4_OUT2</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCDD8</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">D16</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCDD9</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">D17</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCDD10</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">D18</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCDD11</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">D19</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCDD12</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">D20</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCDD13</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">D21</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCDD14</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">D22</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCDD15</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT207_MSIOF0L_SS1</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">D23</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCDD16</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT208_MSIOF0L_SS2</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">D24</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCDD17</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">D25</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCDD18</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DREQ2</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT210_MSIOF0L_SS1</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">D26</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCDD19</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT211_MSIOF0L_SS2</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">D27</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCDD20</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TS_SPSYNC1</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MSIOF0L_MCK0</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">D28</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCDD21</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TS_SDAT1</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MSIOF0L_MCK1</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">D29</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCDD22</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TS_SDEN1</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MSIOF0L_RSCK</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">D30</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCDD23</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TS_SCK1</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MSIOF0L_RSYNC</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">D31</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCDDCK</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCDWR_</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCDRD_</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DACK2</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT217_LCD2RS</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MSIOF0L_TSYNC</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VIO2_FIELD3</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT217_LCD2DISP</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCDHSYN</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCDCS_</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCDCS2_</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DACK3</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT218_VIO_CKOR</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCDDISP</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCDRS</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT219_LCD2WR_</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DREQ3</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MSIOF0L_TSCK</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VIO2_CLK3</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD2DCK_2</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCDVSYN</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCDVSYN2</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCDLCLK</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DREQ1</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT221_LCD2CS_</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PWEN</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MSIOF0L_RXD</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VIO2_HD3</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT221_LCD2HSYN</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCDDON</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCDDON2</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DACK1</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">OVCN</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MSIOF0L_TXD</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VIO2_VD3</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT222_LCD2VSYN</span><span class="p">),</span>

	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFA1_TXD</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">OVCN2</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">EXTLP</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFA1_SCK</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT226_VIO_CKO2</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFA1_RTS_</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IDIN</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFA1_RXD</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFA1_CTS_</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MFG1_IN1</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MSIOF1_TXD</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFA2_TXD2</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MSIOF1_TSYNC</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFA2_CTS2_</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MSIOF1_TSCK</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFA2_SCK2</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MSIOF1_RXD</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFA2_RXD2</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MSIOF1_RSCK</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFA2_RTS2_</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VIO2_CLK2</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD2D20</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MSIOF1_RSYNC</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MFG1_IN2</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VIO2_VD2</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD2D21</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MSIOF1_MCK0</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT236_I2C_SDA2</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MSIOF1_MCK1</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT237_I2C_SCL2</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MSIOF1_SS1</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VIO2_FIELD2</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD2D22</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MSIOF1_SS2</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VIO2_HD2</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD2D23</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFA6_TXD</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT241_IRDA_OUT</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT241_IROUT</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MFG4_OUT1</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TPU4TO0</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT242_IRDA_IN</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MFG4_IN2</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT243_IRDA_FIRSEL</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT243_VIO_CKO2</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT244_SCIFA5_CTS_</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MFG2_IN1</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT244_SCIFB_CTS_</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MSIOF2R_RXD</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT245_SCIFA5_RTS_</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MFG2_IN2</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT245_SCIFB_RTS_</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MSIOF2R_TXD</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT246_SCIFA5_RXD</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MFG1_OUT1</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT246_SCIFB_RXD</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TPU1TO0</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT247_SCIFA5_TXD</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MFG3_OUT2</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT247_SCIFB_TXD</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TPU3TO1</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT248_SCIFA5_SCK</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MFG2_OUT1</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT248_SCIFB_SCK</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TPU2TO0</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT248_I2C_SCL3</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MSIOF2R_TSCK</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT249_IROUT</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MFG4_IN1</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT249_I2C_SDA3</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MSIOF2R_TSYNC</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SDHICLK0</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SDHICD0</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SDHID0_0</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SDHID0_1</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SDHID0_2</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SDHID0_3</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SDHICMD0</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SDHIWP0</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SDHICLK1</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SDHID1_0</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TS_SPSYNC2</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SDHID1_1</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TS_SDAT2</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SDHID1_2</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TS_SDEN2</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SDHID1_3</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TS_SCK2</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SDHICMD1</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SDHICLK2</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SDHID2_0</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TS_SPSYNC4</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SDHID2_1</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TS_SDAT4</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SDHID2_2</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TS_SDEN4</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SDHID2_3</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TS_SCK4</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SDHICMD2</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MMCCLK0</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MMCD0_0</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MMCD0_1</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MMCD0_2</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MMCD0_3</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MMCD0_4</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TS_SPSYNC5</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MMCD0_5</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TS_SDAT5</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MMCD0_6</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TS_SDEN5</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MMCD0_7</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TS_SCK5</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MMCCMD0</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">RESETOUTS_</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">EXTAL2OUT</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MCP_WAIT__MCP_FRB</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MCP_CKO</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MMCCLK1</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MCP_D15_MCP_NAF15</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MCP_D14_MCP_NAF14</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MCP_D13_MCP_NAF13</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MCP_D12_MCP_NAF12</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MCP_D11_MCP_NAF11</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MCP_D10_MCP_NAF10</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MCP_D9_MCP_NAF9</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MCP_D8_MCP_NAF8</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MMCCMD1</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MCP_D7_MCP_NAF7</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MMCD1_7</span><span class="p">),</span>

	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MCP_D6_MCP_NAF6</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MMCD1_6</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MCP_D5_MCP_NAF5</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MMCD1_5</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MCP_D4_MCP_NAF4</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MMCD1_4</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MCP_D3_MCP_NAF3</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MMCD1_3</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MCP_D2_MCP_NAF2</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MMCD1_2</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MCP_D1_MCP_NAF1</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MMCD1_1</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MCP_D0_MCP_NAF0</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MMCD1_0</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MCP_NBRSTOUT_</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MCP_WE0__MCP_FWE</span><span class="p">),</span> \
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MCP_RDWR_MCP_FWE</span><span class="p">),</span>

	<span class="cm">/* MSEL2 special cases */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TSIF2_TS_XX1</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TSIF2_TS_XX2</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TSIF2_TS_XX3</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TSIF2_TS_XX4</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TSIF2_TS_XX5</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TSIF1_TS_XX1</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TSIF1_TS_XX2</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TSIF1_TS_XX3</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TSIF1_TS_XX4</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TSIF1_TS_XX5</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TSIF0_TS_XX1</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TSIF0_TS_XX2</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TSIF0_TS_XX3</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TSIF0_TS_XX4</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TSIF0_TS_XX5</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MST1_TS_XX1</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MST1_TS_XX2</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MST1_TS_XX3</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MST1_TS_XX4</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MST1_TS_XX5</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MST0_TS_XX1</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MST0_TS_XX2</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MST0_TS_XX3</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MST0_TS_XX4</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MST0_TS_XX5</span><span class="p">),</span>

	<span class="cm">/* MSEL3 special cases */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SDHI0_VCCQ_MC0_ON</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SDHI0_VCCQ_MC0_OFF</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DEBUG_MON_VIO</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DEBUG_MON_LCDD</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCDC_LCDC0</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCDC_LCDC1</span><span class="p">),</span>

	<span class="cm">/* MSEL4 special cases */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IRQ9_MEM_INT</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IRQ9_MCP_INT</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">A11</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">KEYOUT8</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TPU4TO3</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">RESETA_N_PU_ON</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">RESETA_N_PU_OFF</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">EDBGREQ_PD</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">EDBGREQ_PU</span><span class="p">),</span>

	<span class="cm">/* Functions with pull-ups */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">KEYIN0_PU</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">KEYIN1_PU</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">KEYIN2_PU</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">KEYIN3_PU</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">KEYIN4_PU</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">KEYIN5_PU</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">KEYIN6_PU</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">KEYIN7_PU</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SDHICD0_PU</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SDHID0_0_PU</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SDHID0_1_PU</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SDHID0_2_PU</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SDHID0_3_PU</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SDHICMD0_PU</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SDHIWP0_PU</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SDHID1_0_PU</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SDHID1_1_PU</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SDHID1_2_PU</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SDHID1_3_PU</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SDHICMD1_PU</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SDHID2_0_PU</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SDHID2_1_PU</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SDHID2_2_PU</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SDHID2_3_PU</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SDHICMD2_PU</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MMCCMD0_PU</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MMCCMD1_PU</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MMCD0_0_PU</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MMCD0_1_PU</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MMCD0_2_PU</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MMCD0_3_PU</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MMCD0_4_PU</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MMCD0_5_PU</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MMCD0_6_PU</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MMCD0_7_PU</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">FSIACK_PU</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">FSIAILR_PU</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">FSIAIBT_PU</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">FSIAISLD_PU</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">pinmux_cfg_reg</span> <span class="n">pinmux_config_regs</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mh">0xe6050000</span><span class="p">),</span> <span class="cm">/* PORT0CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="mh">0xe6050001</span><span class="p">),</span> <span class="cm">/* PORT1CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">2</span><span class="p">,</span> <span class="mh">0xe6050002</span><span class="p">),</span> <span class="cm">/* PORT2CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">3</span><span class="p">,</span> <span class="mh">0xe6050003</span><span class="p">),</span> <span class="cm">/* PORT3CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">4</span><span class="p">,</span> <span class="mh">0xe6050004</span><span class="p">),</span> <span class="cm">/* PORT4CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">5</span><span class="p">,</span> <span class="mh">0xe6050005</span><span class="p">),</span> <span class="cm">/* PORT5CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">6</span><span class="p">,</span> <span class="mh">0xe6050006</span><span class="p">),</span> <span class="cm">/* PORT6CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">7</span><span class="p">,</span> <span class="mh">0xe6050007</span><span class="p">),</span> <span class="cm">/* PORT7CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">8</span><span class="p">,</span> <span class="mh">0xe6050008</span><span class="p">),</span> <span class="cm">/* PORT8CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">9</span><span class="p">,</span> <span class="mh">0xe6050009</span><span class="p">),</span> <span class="cm">/* PORT9CR */</span>

	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">10</span><span class="p">,</span> <span class="mh">0xe605000a</span><span class="p">),</span> <span class="cm">/* PORT10CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">11</span><span class="p">,</span> <span class="mh">0xe605000b</span><span class="p">),</span> <span class="cm">/* PORT11CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">12</span><span class="p">,</span> <span class="mh">0xe605000c</span><span class="p">),</span> <span class="cm">/* PORT12CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">13</span><span class="p">,</span> <span class="mh">0xe605000d</span><span class="p">),</span> <span class="cm">/* PORT13CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">14</span><span class="p">,</span> <span class="mh">0xe605000e</span><span class="p">),</span> <span class="cm">/* PORT14CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">15</span><span class="p">,</span> <span class="mh">0xe605000f</span><span class="p">),</span> <span class="cm">/* PORT15CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">16</span><span class="p">,</span> <span class="mh">0xe6050010</span><span class="p">),</span> <span class="cm">/* PORT16CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">17</span><span class="p">,</span> <span class="mh">0xe6050011</span><span class="p">),</span> <span class="cm">/* PORT17CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">18</span><span class="p">,</span> <span class="mh">0xe6050012</span><span class="p">),</span> <span class="cm">/* PORT18CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">19</span><span class="p">,</span> <span class="mh">0xe6050013</span><span class="p">),</span> <span class="cm">/* PORT19CR */</span>

	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">20</span><span class="p">,</span> <span class="mh">0xe6050014</span><span class="p">),</span> <span class="cm">/* PORT20CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">21</span><span class="p">,</span> <span class="mh">0xe6050015</span><span class="p">),</span> <span class="cm">/* PORT21CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">22</span><span class="p">,</span> <span class="mh">0xe6050016</span><span class="p">),</span> <span class="cm">/* PORT22CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">23</span><span class="p">,</span> <span class="mh">0xe6050017</span><span class="p">),</span> <span class="cm">/* PORT23CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">24</span><span class="p">,</span> <span class="mh">0xe6050018</span><span class="p">),</span> <span class="cm">/* PORT24CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">25</span><span class="p">,</span> <span class="mh">0xe6050019</span><span class="p">),</span> <span class="cm">/* PORT25CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">26</span><span class="p">,</span> <span class="mh">0xe605001a</span><span class="p">),</span> <span class="cm">/* PORT26CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">27</span><span class="p">,</span> <span class="mh">0xe605001b</span><span class="p">),</span> <span class="cm">/* PORT27CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">28</span><span class="p">,</span> <span class="mh">0xe605001c</span><span class="p">),</span> <span class="cm">/* PORT28CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">29</span><span class="p">,</span> <span class="mh">0xe605001d</span><span class="p">),</span> <span class="cm">/* PORT29CR */</span>

	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">30</span><span class="p">,</span> <span class="mh">0xe605001e</span><span class="p">),</span> <span class="cm">/* PORT30CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">31</span><span class="p">,</span> <span class="mh">0xe605001f</span><span class="p">),</span> <span class="cm">/* PORT31CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">32</span><span class="p">,</span> <span class="mh">0xe6051020</span><span class="p">),</span> <span class="cm">/* PORT32CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">33</span><span class="p">,</span> <span class="mh">0xe6051021</span><span class="p">),</span> <span class="cm">/* PORT33CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">34</span><span class="p">,</span> <span class="mh">0xe6051022</span><span class="p">),</span> <span class="cm">/* PORT34CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">35</span><span class="p">,</span> <span class="mh">0xe6051023</span><span class="p">),</span> <span class="cm">/* PORT35CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">36</span><span class="p">,</span> <span class="mh">0xe6051024</span><span class="p">),</span> <span class="cm">/* PORT36CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">37</span><span class="p">,</span> <span class="mh">0xe6051025</span><span class="p">),</span> <span class="cm">/* PORT37CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">38</span><span class="p">,</span> <span class="mh">0xe6051026</span><span class="p">),</span> <span class="cm">/* PORT38CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">39</span><span class="p">,</span> <span class="mh">0xe6051027</span><span class="p">),</span> <span class="cm">/* PORT39CR */</span>

	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">40</span><span class="p">,</span> <span class="mh">0xe6051028</span><span class="p">),</span> <span class="cm">/* PORT40CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">41</span><span class="p">,</span> <span class="mh">0xe6051029</span><span class="p">),</span> <span class="cm">/* PORT41CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">42</span><span class="p">,</span> <span class="mh">0xe605102a</span><span class="p">),</span> <span class="cm">/* PORT42CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">43</span><span class="p">,</span> <span class="mh">0xe605102b</span><span class="p">),</span> <span class="cm">/* PORT43CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">44</span><span class="p">,</span> <span class="mh">0xe605102c</span><span class="p">),</span> <span class="cm">/* PORT44CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">45</span><span class="p">,</span> <span class="mh">0xe605102d</span><span class="p">),</span> <span class="cm">/* PORT45CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">46</span><span class="p">,</span> <span class="mh">0xe605102e</span><span class="p">),</span> <span class="cm">/* PORT46CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">47</span><span class="p">,</span> <span class="mh">0xe605102f</span><span class="p">),</span> <span class="cm">/* PORT47CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">48</span><span class="p">,</span> <span class="mh">0xe6051030</span><span class="p">),</span> <span class="cm">/* PORT48CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">49</span><span class="p">,</span> <span class="mh">0xe6051031</span><span class="p">),</span> <span class="cm">/* PORT49CR */</span>

	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">50</span><span class="p">,</span> <span class="mh">0xe6051032</span><span class="p">),</span> <span class="cm">/* PORT50CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">51</span><span class="p">,</span> <span class="mh">0xe6051033</span><span class="p">),</span> <span class="cm">/* PORT51CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">52</span><span class="p">,</span> <span class="mh">0xe6051034</span><span class="p">),</span> <span class="cm">/* PORT52CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">53</span><span class="p">,</span> <span class="mh">0xe6051035</span><span class="p">),</span> <span class="cm">/* PORT53CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">54</span><span class="p">,</span> <span class="mh">0xe6051036</span><span class="p">),</span> <span class="cm">/* PORT54CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">55</span><span class="p">,</span> <span class="mh">0xe6051037</span><span class="p">),</span> <span class="cm">/* PORT55CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">56</span><span class="p">,</span> <span class="mh">0xe6051038</span><span class="p">),</span> <span class="cm">/* PORT56CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">57</span><span class="p">,</span> <span class="mh">0xe6051039</span><span class="p">),</span> <span class="cm">/* PORT57CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">58</span><span class="p">,</span> <span class="mh">0xe605103a</span><span class="p">),</span> <span class="cm">/* PORT58CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">59</span><span class="p">,</span> <span class="mh">0xe605103b</span><span class="p">),</span> <span class="cm">/* PORT59CR */</span>

	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">60</span><span class="p">,</span> <span class="mh">0xe605103c</span><span class="p">),</span> <span class="cm">/* PORT60CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">61</span><span class="p">,</span> <span class="mh">0xe605103d</span><span class="p">),</span> <span class="cm">/* PORT61CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">62</span><span class="p">,</span> <span class="mh">0xe605103e</span><span class="p">),</span> <span class="cm">/* PORT62CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">63</span><span class="p">,</span> <span class="mh">0xe605103f</span><span class="p">),</span> <span class="cm">/* PORT63CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">64</span><span class="p">,</span> <span class="mh">0xe6051040</span><span class="p">),</span> <span class="cm">/* PORT64CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">65</span><span class="p">,</span> <span class="mh">0xe6051041</span><span class="p">),</span> <span class="cm">/* PORT65CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">66</span><span class="p">,</span> <span class="mh">0xe6051042</span><span class="p">),</span> <span class="cm">/* PORT66CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">67</span><span class="p">,</span> <span class="mh">0xe6051043</span><span class="p">),</span> <span class="cm">/* PORT67CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">68</span><span class="p">,</span> <span class="mh">0xe6051044</span><span class="p">),</span> <span class="cm">/* PORT68CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">69</span><span class="p">,</span> <span class="mh">0xe6051045</span><span class="p">),</span> <span class="cm">/* PORT69CR */</span>

	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">70</span><span class="p">,</span> <span class="mh">0xe6051046</span><span class="p">),</span> <span class="cm">/* PORT70CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">71</span><span class="p">,</span> <span class="mh">0xe6051047</span><span class="p">),</span> <span class="cm">/* PORT71CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">72</span><span class="p">,</span> <span class="mh">0xe6051048</span><span class="p">),</span> <span class="cm">/* PORT72CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">73</span><span class="p">,</span> <span class="mh">0xe6051049</span><span class="p">),</span> <span class="cm">/* PORT73CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">74</span><span class="p">,</span> <span class="mh">0xe605104a</span><span class="p">),</span> <span class="cm">/* PORT74CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">75</span><span class="p">,</span> <span class="mh">0xe605104b</span><span class="p">),</span> <span class="cm">/* PORT75CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">76</span><span class="p">,</span> <span class="mh">0xe605104c</span><span class="p">),</span> <span class="cm">/* PORT76CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">77</span><span class="p">,</span> <span class="mh">0xe605104d</span><span class="p">),</span> <span class="cm">/* PORT77CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">78</span><span class="p">,</span> <span class="mh">0xe605104e</span><span class="p">),</span> <span class="cm">/* PORT78CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">79</span><span class="p">,</span> <span class="mh">0xe605104f</span><span class="p">),</span> <span class="cm">/* PORT79CR */</span>

	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">80</span><span class="p">,</span> <span class="mh">0xe6051050</span><span class="p">),</span> <span class="cm">/* PORT80CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">81</span><span class="p">,</span> <span class="mh">0xe6051051</span><span class="p">),</span> <span class="cm">/* PORT81CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">82</span><span class="p">,</span> <span class="mh">0xe6051052</span><span class="p">),</span> <span class="cm">/* PORT82CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">83</span><span class="p">,</span> <span class="mh">0xe6051053</span><span class="p">),</span> <span class="cm">/* PORT83CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">84</span><span class="p">,</span> <span class="mh">0xe6051054</span><span class="p">),</span> <span class="cm">/* PORT84CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">85</span><span class="p">,</span> <span class="mh">0xe6051055</span><span class="p">),</span> <span class="cm">/* PORT85CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">86</span><span class="p">,</span> <span class="mh">0xe6051056</span><span class="p">),</span> <span class="cm">/* PORT86CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">87</span><span class="p">,</span> <span class="mh">0xe6051057</span><span class="p">),</span> <span class="cm">/* PORT87CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">88</span><span class="p">,</span> <span class="mh">0xe6051058</span><span class="p">),</span> <span class="cm">/* PORT88CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">89</span><span class="p">,</span> <span class="mh">0xe6051059</span><span class="p">),</span> <span class="cm">/* PORT89CR */</span>

	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">90</span><span class="p">,</span> <span class="mh">0xe605105a</span><span class="p">),</span> <span class="cm">/* PORT90CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">91</span><span class="p">,</span> <span class="mh">0xe605105b</span><span class="p">),</span> <span class="cm">/* PORT91CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">92</span><span class="p">,</span> <span class="mh">0xe605105c</span><span class="p">),</span> <span class="cm">/* PORT92CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">93</span><span class="p">,</span> <span class="mh">0xe605105d</span><span class="p">),</span> <span class="cm">/* PORT93CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">94</span><span class="p">,</span> <span class="mh">0xe605105e</span><span class="p">),</span> <span class="cm">/* PORT94CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">95</span><span class="p">,</span> <span class="mh">0xe605105f</span><span class="p">),</span> <span class="cm">/* PORT95CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">96</span><span class="p">,</span> <span class="mh">0xe6052060</span><span class="p">),</span> <span class="cm">/* PORT96CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">97</span><span class="p">,</span> <span class="mh">0xe6052061</span><span class="p">),</span> <span class="cm">/* PORT97CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">98</span><span class="p">,</span> <span class="mh">0xe6052062</span><span class="p">),</span> <span class="cm">/* PORT98CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">99</span><span class="p">,</span> <span class="mh">0xe6052063</span><span class="p">),</span> <span class="cm">/* PORT99CR */</span>

	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">100</span><span class="p">,</span> <span class="mh">0xe6052064</span><span class="p">),</span> <span class="cm">/* PORT100CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">101</span><span class="p">,</span> <span class="mh">0xe6052065</span><span class="p">),</span> <span class="cm">/* PORT101CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">102</span><span class="p">,</span> <span class="mh">0xe6052066</span><span class="p">),</span> <span class="cm">/* PORT102CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">103</span><span class="p">,</span> <span class="mh">0xe6052067</span><span class="p">),</span> <span class="cm">/* PORT103CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">104</span><span class="p">,</span> <span class="mh">0xe6052068</span><span class="p">),</span> <span class="cm">/* PORT104CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">105</span><span class="p">,</span> <span class="mh">0xe6052069</span><span class="p">),</span> <span class="cm">/* PORT105CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">106</span><span class="p">,</span> <span class="mh">0xe605206a</span><span class="p">),</span> <span class="cm">/* PORT106CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">107</span><span class="p">,</span> <span class="mh">0xe605206b</span><span class="p">),</span> <span class="cm">/* PORT107CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">108</span><span class="p">,</span> <span class="mh">0xe605206c</span><span class="p">),</span> <span class="cm">/* PORT108CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">109</span><span class="p">,</span> <span class="mh">0xe605206d</span><span class="p">),</span> <span class="cm">/* PORT109CR */</span>

	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">110</span><span class="p">,</span> <span class="mh">0xe605206e</span><span class="p">),</span> <span class="cm">/* PORT110CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">111</span><span class="p">,</span> <span class="mh">0xe605206f</span><span class="p">),</span> <span class="cm">/* PORT111CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">112</span><span class="p">,</span> <span class="mh">0xe6052070</span><span class="p">),</span> <span class="cm">/* PORT112CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">113</span><span class="p">,</span> <span class="mh">0xe6052071</span><span class="p">),</span> <span class="cm">/* PORT113CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">114</span><span class="p">,</span> <span class="mh">0xe6052072</span><span class="p">),</span> <span class="cm">/* PORT114CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">115</span><span class="p">,</span> <span class="mh">0xe6052073</span><span class="p">),</span> <span class="cm">/* PORT115CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">116</span><span class="p">,</span> <span class="mh">0xe6052074</span><span class="p">),</span> <span class="cm">/* PORT116CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">117</span><span class="p">,</span> <span class="mh">0xe6052075</span><span class="p">),</span> <span class="cm">/* PORT117CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">118</span><span class="p">,</span> <span class="mh">0xe6052076</span><span class="p">),</span> <span class="cm">/* PORT118CR */</span>

	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">128</span><span class="p">,</span> <span class="mh">0xe6052080</span><span class="p">),</span> <span class="cm">/* PORT128CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">129</span><span class="p">,</span> <span class="mh">0xe6052081</span><span class="p">),</span> <span class="cm">/* PORT129CR */</span>

	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">130</span><span class="p">,</span> <span class="mh">0xe6052082</span><span class="p">),</span> <span class="cm">/* PORT130CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">131</span><span class="p">,</span> <span class="mh">0xe6052083</span><span class="p">),</span> <span class="cm">/* PORT131CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">132</span><span class="p">,</span> <span class="mh">0xe6052084</span><span class="p">),</span> <span class="cm">/* PORT132CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">133</span><span class="p">,</span> <span class="mh">0xe6052085</span><span class="p">),</span> <span class="cm">/* PORT133CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">134</span><span class="p">,</span> <span class="mh">0xe6052086</span><span class="p">),</span> <span class="cm">/* PORT134CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">135</span><span class="p">,</span> <span class="mh">0xe6052087</span><span class="p">),</span> <span class="cm">/* PORT135CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">136</span><span class="p">,</span> <span class="mh">0xe6052088</span><span class="p">),</span> <span class="cm">/* PORT136CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">137</span><span class="p">,</span> <span class="mh">0xe6052089</span><span class="p">),</span> <span class="cm">/* PORT137CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">138</span><span class="p">,</span> <span class="mh">0xe605208a</span><span class="p">),</span> <span class="cm">/* PORT138CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">139</span><span class="p">,</span> <span class="mh">0xe605208b</span><span class="p">),</span> <span class="cm">/* PORT139CR */</span>

	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">140</span><span class="p">,</span> <span class="mh">0xe605208c</span><span class="p">),</span> <span class="cm">/* PORT140CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">141</span><span class="p">,</span> <span class="mh">0xe605208d</span><span class="p">),</span> <span class="cm">/* PORT141CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">142</span><span class="p">,</span> <span class="mh">0xe605208e</span><span class="p">),</span> <span class="cm">/* PORT142CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">143</span><span class="p">,</span> <span class="mh">0xe605208f</span><span class="p">),</span> <span class="cm">/* PORT143CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">144</span><span class="p">,</span> <span class="mh">0xe6052090</span><span class="p">),</span> <span class="cm">/* PORT144CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">145</span><span class="p">,</span> <span class="mh">0xe6052091</span><span class="p">),</span> <span class="cm">/* PORT145CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">146</span><span class="p">,</span> <span class="mh">0xe6052092</span><span class="p">),</span> <span class="cm">/* PORT146CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">147</span><span class="p">,</span> <span class="mh">0xe6052093</span><span class="p">),</span> <span class="cm">/* PORT147CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">148</span><span class="p">,</span> <span class="mh">0xe6052094</span><span class="p">),</span> <span class="cm">/* PORT148CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">149</span><span class="p">,</span> <span class="mh">0xe6052095</span><span class="p">),</span> <span class="cm">/* PORT149CR */</span>

	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">150</span><span class="p">,</span> <span class="mh">0xe6052096</span><span class="p">),</span> <span class="cm">/* PORT150CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">151</span><span class="p">,</span> <span class="mh">0xe6052097</span><span class="p">),</span> <span class="cm">/* PORT151CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">152</span><span class="p">,</span> <span class="mh">0xe6052098</span><span class="p">),</span> <span class="cm">/* PORT152CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">153</span><span class="p">,</span> <span class="mh">0xe6052099</span><span class="p">),</span> <span class="cm">/* PORT153CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">154</span><span class="p">,</span> <span class="mh">0xe605209a</span><span class="p">),</span> <span class="cm">/* PORT154CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">155</span><span class="p">,</span> <span class="mh">0xe605209b</span><span class="p">),</span> <span class="cm">/* PORT155CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">156</span><span class="p">,</span> <span class="mh">0xe605209c</span><span class="p">),</span> <span class="cm">/* PORT156CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">157</span><span class="p">,</span> <span class="mh">0xe605209d</span><span class="p">),</span> <span class="cm">/* PORT157CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">158</span><span class="p">,</span> <span class="mh">0xe605209e</span><span class="p">),</span> <span class="cm">/* PORT158CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">159</span><span class="p">,</span> <span class="mh">0xe605209f</span><span class="p">),</span> <span class="cm">/* PORT159CR */</span>

	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">160</span><span class="p">,</span> <span class="mh">0xe60520a0</span><span class="p">),</span> <span class="cm">/* PORT160CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">161</span><span class="p">,</span> <span class="mh">0xe60520a1</span><span class="p">),</span> <span class="cm">/* PORT161CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">162</span><span class="p">,</span> <span class="mh">0xe60520a2</span><span class="p">),</span> <span class="cm">/* PORT162CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">163</span><span class="p">,</span> <span class="mh">0xe60520a3</span><span class="p">),</span> <span class="cm">/* PORT163CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">164</span><span class="p">,</span> <span class="mh">0xe60520a4</span><span class="p">),</span> <span class="cm">/* PORT164CR */</span>

	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">192</span><span class="p">,</span> <span class="mh">0xe60520c0</span><span class="p">),</span> <span class="cm">/* PORT192CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">193</span><span class="p">,</span> <span class="mh">0xe60520c1</span><span class="p">),</span> <span class="cm">/* PORT193CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">194</span><span class="p">,</span> <span class="mh">0xe60520c2</span><span class="p">),</span> <span class="cm">/* PORT194CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">195</span><span class="p">,</span> <span class="mh">0xe60520c3</span><span class="p">),</span> <span class="cm">/* PORT195CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">196</span><span class="p">,</span> <span class="mh">0xe60520c4</span><span class="p">),</span> <span class="cm">/* PORT196CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">197</span><span class="p">,</span> <span class="mh">0xe60520c5</span><span class="p">),</span> <span class="cm">/* PORT197CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">198</span><span class="p">,</span> <span class="mh">0xe60520c6</span><span class="p">),</span> <span class="cm">/* PORT198CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">199</span><span class="p">,</span> <span class="mh">0xe60520c7</span><span class="p">),</span> <span class="cm">/* PORT199CR */</span>

	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">200</span><span class="p">,</span> <span class="mh">0xe60520c8</span><span class="p">),</span> <span class="cm">/* PORT200CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">201</span><span class="p">,</span> <span class="mh">0xe60520c9</span><span class="p">),</span> <span class="cm">/* PORT201CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">202</span><span class="p">,</span> <span class="mh">0xe60520ca</span><span class="p">),</span> <span class="cm">/* PORT202CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">203</span><span class="p">,</span> <span class="mh">0xe60520cb</span><span class="p">),</span> <span class="cm">/* PORT203CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">204</span><span class="p">,</span> <span class="mh">0xe60520cc</span><span class="p">),</span> <span class="cm">/* PORT204CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">205</span><span class="p">,</span> <span class="mh">0xe60520cd</span><span class="p">),</span> <span class="cm">/* PORT205CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">206</span><span class="p">,</span> <span class="mh">0xe60520ce</span><span class="p">),</span> <span class="cm">/* PORT206CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">207</span><span class="p">,</span> <span class="mh">0xe60520cf</span><span class="p">),</span> <span class="cm">/* PORT207CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">208</span><span class="p">,</span> <span class="mh">0xe60520d0</span><span class="p">),</span> <span class="cm">/* PORT208CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">209</span><span class="p">,</span> <span class="mh">0xe60520d1</span><span class="p">),</span> <span class="cm">/* PORT209CR */</span>

	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">210</span><span class="p">,</span> <span class="mh">0xe60520d2</span><span class="p">),</span> <span class="cm">/* PORT210CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">211</span><span class="p">,</span> <span class="mh">0xe60520d3</span><span class="p">),</span> <span class="cm">/* PORT211CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">212</span><span class="p">,</span> <span class="mh">0xe60520d4</span><span class="p">),</span> <span class="cm">/* PORT212CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">213</span><span class="p">,</span> <span class="mh">0xe60520d5</span><span class="p">),</span> <span class="cm">/* PORT213CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">214</span><span class="p">,</span> <span class="mh">0xe60520d6</span><span class="p">),</span> <span class="cm">/* PORT214CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">215</span><span class="p">,</span> <span class="mh">0xe60520d7</span><span class="p">),</span> <span class="cm">/* PORT215CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">216</span><span class="p">,</span> <span class="mh">0xe60520d8</span><span class="p">),</span> <span class="cm">/* PORT216CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">217</span><span class="p">,</span> <span class="mh">0xe60520d9</span><span class="p">),</span> <span class="cm">/* PORT217CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">218</span><span class="p">,</span> <span class="mh">0xe60520da</span><span class="p">),</span> <span class="cm">/* PORT218CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">219</span><span class="p">,</span> <span class="mh">0xe60520db</span><span class="p">),</span> <span class="cm">/* PORT219CR */</span>

	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">220</span><span class="p">,</span> <span class="mh">0xe60520dc</span><span class="p">),</span> <span class="cm">/* PORT220CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">221</span><span class="p">,</span> <span class="mh">0xe60520dd</span><span class="p">),</span> <span class="cm">/* PORT221CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">222</span><span class="p">,</span> <span class="mh">0xe60520de</span><span class="p">),</span> <span class="cm">/* PORT222CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">223</span><span class="p">,</span> <span class="mh">0xe60520df</span><span class="p">),</span> <span class="cm">/* PORT223CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">224</span><span class="p">,</span> <span class="mh">0xe60530e0</span><span class="p">),</span> <span class="cm">/* PORT224CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">225</span><span class="p">,</span> <span class="mh">0xe60530e1</span><span class="p">),</span> <span class="cm">/* PORT225CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">226</span><span class="p">,</span> <span class="mh">0xe60530e2</span><span class="p">),</span> <span class="cm">/* PORT226CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">227</span><span class="p">,</span> <span class="mh">0xe60530e3</span><span class="p">),</span> <span class="cm">/* PORT227CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">228</span><span class="p">,</span> <span class="mh">0xe60530e4</span><span class="p">),</span> <span class="cm">/* PORT228CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">229</span><span class="p">,</span> <span class="mh">0xe60530e5</span><span class="p">),</span> <span class="cm">/* PORT229CR */</span>

	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">230</span><span class="p">,</span> <span class="mh">0xe60530e6</span><span class="p">),</span> <span class="cm">/* PORT230CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">231</span><span class="p">,</span> <span class="mh">0xe60530e7</span><span class="p">),</span> <span class="cm">/* PORT231CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">232</span><span class="p">,</span> <span class="mh">0xe60530e8</span><span class="p">),</span> <span class="cm">/* PORT232CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">233</span><span class="p">,</span> <span class="mh">0xe60530e9</span><span class="p">),</span> <span class="cm">/* PORT233CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">234</span><span class="p">,</span> <span class="mh">0xe60530ea</span><span class="p">),</span> <span class="cm">/* PORT234CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">235</span><span class="p">,</span> <span class="mh">0xe60530eb</span><span class="p">),</span> <span class="cm">/* PORT235CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">236</span><span class="p">,</span> <span class="mh">0xe60530ec</span><span class="p">),</span> <span class="cm">/* PORT236CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">237</span><span class="p">,</span> <span class="mh">0xe60530ed</span><span class="p">),</span> <span class="cm">/* PORT237CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">238</span><span class="p">,</span> <span class="mh">0xe60530ee</span><span class="p">),</span> <span class="cm">/* PORT238CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">239</span><span class="p">,</span> <span class="mh">0xe60530ef</span><span class="p">),</span> <span class="cm">/* PORT239CR */</span>

	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">240</span><span class="p">,</span> <span class="mh">0xe60530f0</span><span class="p">),</span> <span class="cm">/* PORT240CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">241</span><span class="p">,</span> <span class="mh">0xe60530f1</span><span class="p">),</span> <span class="cm">/* PORT241CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">242</span><span class="p">,</span> <span class="mh">0xe60530f2</span><span class="p">),</span> <span class="cm">/* PORT242CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">243</span><span class="p">,</span> <span class="mh">0xe60530f3</span><span class="p">),</span> <span class="cm">/* PORT243CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">244</span><span class="p">,</span> <span class="mh">0xe60530f4</span><span class="p">),</span> <span class="cm">/* PORT244CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">245</span><span class="p">,</span> <span class="mh">0xe60530f5</span><span class="p">),</span> <span class="cm">/* PORT245CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">246</span><span class="p">,</span> <span class="mh">0xe60530f6</span><span class="p">),</span> <span class="cm">/* PORT246CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">247</span><span class="p">,</span> <span class="mh">0xe60530f7</span><span class="p">),</span> <span class="cm">/* PORT247CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">248</span><span class="p">,</span> <span class="mh">0xe60530f8</span><span class="p">),</span> <span class="cm">/* PORT248CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">249</span><span class="p">,</span> <span class="mh">0xe60530f9</span><span class="p">),</span> <span class="cm">/* PORT249CR */</span>

	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">250</span><span class="p">,</span> <span class="mh">0xe60530fa</span><span class="p">),</span> <span class="cm">/* PORT250CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">251</span><span class="p">,</span> <span class="mh">0xe60530fb</span><span class="p">),</span> <span class="cm">/* PORT251CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">252</span><span class="p">,</span> <span class="mh">0xe60530fc</span><span class="p">),</span> <span class="cm">/* PORT252CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">253</span><span class="p">,</span> <span class="mh">0xe60530fd</span><span class="p">),</span> <span class="cm">/* PORT253CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">254</span><span class="p">,</span> <span class="mh">0xe60530fe</span><span class="p">),</span> <span class="cm">/* PORT254CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">255</span><span class="p">,</span> <span class="mh">0xe60530ff</span><span class="p">),</span> <span class="cm">/* PORT255CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">256</span><span class="p">,</span> <span class="mh">0xe6053100</span><span class="p">),</span> <span class="cm">/* PORT256CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">257</span><span class="p">,</span> <span class="mh">0xe6053101</span><span class="p">),</span> <span class="cm">/* PORT257CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">258</span><span class="p">,</span> <span class="mh">0xe6053102</span><span class="p">),</span> <span class="cm">/* PORT258CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">259</span><span class="p">,</span> <span class="mh">0xe6053103</span><span class="p">),</span> <span class="cm">/* PORT259CR */</span>

	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">260</span><span class="p">,</span> <span class="mh">0xe6053104</span><span class="p">),</span> <span class="cm">/* PORT260CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">261</span><span class="p">,</span> <span class="mh">0xe6053105</span><span class="p">),</span> <span class="cm">/* PORT261CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">262</span><span class="p">,</span> <span class="mh">0xe6053106</span><span class="p">),</span> <span class="cm">/* PORT262CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">263</span><span class="p">,</span> <span class="mh">0xe6053107</span><span class="p">),</span> <span class="cm">/* PORT263CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">264</span><span class="p">,</span> <span class="mh">0xe6053108</span><span class="p">),</span> <span class="cm">/* PORT264CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">265</span><span class="p">,</span> <span class="mh">0xe6053109</span><span class="p">),</span> <span class="cm">/* PORT265CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">266</span><span class="p">,</span> <span class="mh">0xe605310a</span><span class="p">),</span> <span class="cm">/* PORT266CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">267</span><span class="p">,</span> <span class="mh">0xe605310b</span><span class="p">),</span> <span class="cm">/* PORT267CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">268</span><span class="p">,</span> <span class="mh">0xe605310c</span><span class="p">),</span> <span class="cm">/* PORT268CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">269</span><span class="p">,</span> <span class="mh">0xe605310d</span><span class="p">),</span> <span class="cm">/* PORT269CR */</span>

	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">270</span><span class="p">,</span> <span class="mh">0xe605310e</span><span class="p">),</span> <span class="cm">/* PORT270CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">271</span><span class="p">,</span> <span class="mh">0xe605310f</span><span class="p">),</span> <span class="cm">/* PORT271CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">272</span><span class="p">,</span> <span class="mh">0xe6053110</span><span class="p">),</span> <span class="cm">/* PORT272CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">273</span><span class="p">,</span> <span class="mh">0xe6053111</span><span class="p">),</span> <span class="cm">/* PORT273CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">274</span><span class="p">,</span> <span class="mh">0xe6053112</span><span class="p">),</span> <span class="cm">/* PORT274CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">275</span><span class="p">,</span> <span class="mh">0xe6053113</span><span class="p">),</span> <span class="cm">/* PORT275CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">276</span><span class="p">,</span> <span class="mh">0xe6053114</span><span class="p">),</span> <span class="cm">/* PORT276CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">277</span><span class="p">,</span> <span class="mh">0xe6053115</span><span class="p">),</span> <span class="cm">/* PORT277CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">278</span><span class="p">,</span> <span class="mh">0xe6053116</span><span class="p">),</span> <span class="cm">/* PORT278CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">279</span><span class="p">,</span> <span class="mh">0xe6053117</span><span class="p">),</span> <span class="cm">/* PORT279CR */</span>

	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">280</span><span class="p">,</span> <span class="mh">0xe6053118</span><span class="p">),</span> <span class="cm">/* PORT280CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">281</span><span class="p">,</span> <span class="mh">0xe6053119</span><span class="p">),</span> <span class="cm">/* PORT281CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">282</span><span class="p">,</span> <span class="mh">0xe605311a</span><span class="p">),</span> <span class="cm">/* PORT282CR */</span>

	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">288</span><span class="p">,</span> <span class="mh">0xe6052120</span><span class="p">),</span> <span class="cm">/* PORT288CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">289</span><span class="p">,</span> <span class="mh">0xe6052121</span><span class="p">),</span> <span class="cm">/* PORT289CR */</span>

	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">290</span><span class="p">,</span> <span class="mh">0xe6052122</span><span class="p">),</span> <span class="cm">/* PORT290CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">291</span><span class="p">,</span> <span class="mh">0xe6052123</span><span class="p">),</span> <span class="cm">/* PORT291CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">292</span><span class="p">,</span> <span class="mh">0xe6052124</span><span class="p">),</span> <span class="cm">/* PORT292CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">293</span><span class="p">,</span> <span class="mh">0xe6052125</span><span class="p">),</span> <span class="cm">/* PORT293CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">294</span><span class="p">,</span> <span class="mh">0xe6052126</span><span class="p">),</span> <span class="cm">/* PORT294CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">295</span><span class="p">,</span> <span class="mh">0xe6052127</span><span class="p">),</span> <span class="cm">/* PORT295CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">296</span><span class="p">,</span> <span class="mh">0xe6052128</span><span class="p">),</span> <span class="cm">/* PORT296CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">297</span><span class="p">,</span> <span class="mh">0xe6052129</span><span class="p">),</span> <span class="cm">/* PORT297CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">298</span><span class="p">,</span> <span class="mh">0xe605212a</span><span class="p">),</span> <span class="cm">/* PORT298CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">299</span><span class="p">,</span> <span class="mh">0xe605212b</span><span class="p">),</span> <span class="cm">/* PORT299CR */</span>

	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">300</span><span class="p">,</span> <span class="mh">0xe605212c</span><span class="p">),</span> <span class="cm">/* PORT300CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">301</span><span class="p">,</span> <span class="mh">0xe605212d</span><span class="p">),</span> <span class="cm">/* PORT301CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">302</span><span class="p">,</span> <span class="mh">0xe605212e</span><span class="p">),</span> <span class="cm">/* PORT302CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">303</span><span class="p">,</span> <span class="mh">0xe605212f</span><span class="p">),</span> <span class="cm">/* PORT303CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">304</span><span class="p">,</span> <span class="mh">0xe6052130</span><span class="p">),</span> <span class="cm">/* PORT304CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">305</span><span class="p">,</span> <span class="mh">0xe6052131</span><span class="p">),</span> <span class="cm">/* PORT305CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">306</span><span class="p">,</span> <span class="mh">0xe6052132</span><span class="p">),</span> <span class="cm">/* PORT306CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">307</span><span class="p">,</span> <span class="mh">0xe6052133</span><span class="p">),</span> <span class="cm">/* PORT307CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">308</span><span class="p">,</span> <span class="mh">0xe6052134</span><span class="p">),</span> <span class="cm">/* PORT308CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">309</span><span class="p">,</span> <span class="mh">0xe6052135</span><span class="p">),</span> <span class="cm">/* PORT309CR */</span>

	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;MSEL2CR&quot;</span><span class="p">,</span> <span class="mh">0xe605801c</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="n">MSEL2CR_MSEL19_0</span><span class="p">,</span> <span class="n">MSEL2CR_MSEL19_1</span><span class="p">,</span>
			<span class="n">MSEL2CR_MSEL18_0</span><span class="p">,</span> <span class="n">MSEL2CR_MSEL18_1</span><span class="p">,</span>
			<span class="n">MSEL2CR_MSEL17_0</span><span class="p">,</span> <span class="n">MSEL2CR_MSEL17_1</span><span class="p">,</span>
			<span class="n">MSEL2CR_MSEL16_0</span><span class="p">,</span> <span class="n">MSEL2CR_MSEL16_1</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="n">MSEL2CR_MSEL14_0</span><span class="p">,</span> <span class="n">MSEL2CR_MSEL14_1</span><span class="p">,</span>
			<span class="n">MSEL2CR_MSEL13_0</span><span class="p">,</span> <span class="n">MSEL2CR_MSEL13_1</span><span class="p">,</span>
			<span class="n">MSEL2CR_MSEL12_0</span><span class="p">,</span> <span class="n">MSEL2CR_MSEL12_1</span><span class="p">,</span>
			<span class="n">MSEL2CR_MSEL11_0</span><span class="p">,</span> <span class="n">MSEL2CR_MSEL11_1</span><span class="p">,</span>
			<span class="n">MSEL2CR_MSEL10_0</span><span class="p">,</span> <span class="n">MSEL2CR_MSEL10_1</span><span class="p">,</span>
			<span class="n">MSEL2CR_MSEL9_0</span><span class="p">,</span> <span class="n">MSEL2CR_MSEL9_1</span><span class="p">,</span>
			<span class="n">MSEL2CR_MSEL8_0</span><span class="p">,</span> <span class="n">MSEL2CR_MSEL8_1</span><span class="p">,</span>
			<span class="n">MSEL2CR_MSEL7_0</span><span class="p">,</span> <span class="n">MSEL2CR_MSEL7_1</span><span class="p">,</span>
			<span class="n">MSEL2CR_MSEL6_0</span><span class="p">,</span> <span class="n">MSEL2CR_MSEL6_1</span><span class="p">,</span>
			<span class="n">MSEL2CR_MSEL5_0</span><span class="p">,</span> <span class="n">MSEL2CR_MSEL5_1</span><span class="p">,</span>
			<span class="n">MSEL2CR_MSEL4_0</span><span class="p">,</span> <span class="n">MSEL2CR_MSEL4_1</span><span class="p">,</span>
			<span class="n">MSEL2CR_MSEL3_0</span><span class="p">,</span> <span class="n">MSEL2CR_MSEL3_1</span><span class="p">,</span>
			<span class="n">MSEL2CR_MSEL2_0</span><span class="p">,</span> <span class="n">MSEL2CR_MSEL2_1</span><span class="p">,</span>
			<span class="n">MSEL2CR_MSEL1_0</span><span class="p">,</span> <span class="n">MSEL2CR_MSEL1_1</span><span class="p">,</span>
			<span class="n">MSEL2CR_MSEL0_0</span><span class="p">,</span> <span class="n">MSEL2CR_MSEL0_1</span><span class="p">,</span>
		<span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;MSEL3CR&quot;</span><span class="p">,</span> <span class="mh">0xe6058020</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="n">MSEL3CR_MSEL28_0</span><span class="p">,</span> <span class="n">MSEL3CR_MSEL28_1</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="n">MSEL3CR_MSEL15_0</span><span class="p">,</span> <span class="n">MSEL3CR_MSEL15_1</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="n">MSEL3CR_MSEL11_0</span><span class="p">,</span> <span class="n">MSEL3CR_MSEL11_1</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="n">MSEL3CR_MSEL9_0</span><span class="p">,</span> <span class="n">MSEL3CR_MSEL9_1</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="n">MSEL3CR_MSEL6_0</span><span class="p">,</span> <span class="n">MSEL3CR_MSEL6_1</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="n">MSEL3CR_MSEL2_0</span><span class="p">,</span> <span class="n">MSEL3CR_MSEL2_1</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;MSEL4CR&quot;</span><span class="p">,</span> <span class="mh">0xe6058024</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="n">MSEL4CR_MSEL29_0</span><span class="p">,</span> <span class="n">MSEL4CR_MSEL29_1</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="n">MSEL4CR_MSEL27_0</span><span class="p">,</span> <span class="n">MSEL4CR_MSEL27_1</span><span class="p">,</span>
			<span class="n">MSEL4CR_MSEL26_0</span><span class="p">,</span> <span class="n">MSEL4CR_MSEL26_1</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="n">MSEL4CR_MSEL22_0</span><span class="p">,</span> <span class="n">MSEL4CR_MSEL22_1</span><span class="p">,</span>
			<span class="n">MSEL4CR_MSEL21_0</span><span class="p">,</span> <span class="n">MSEL4CR_MSEL21_1</span><span class="p">,</span>
			<span class="n">MSEL4CR_MSEL20_0</span><span class="p">,</span> <span class="n">MSEL4CR_MSEL20_1</span><span class="p">,</span>
			<span class="n">MSEL4CR_MSEL19_0</span><span class="p">,</span> <span class="n">MSEL4CR_MSEL19_1</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="n">MSEL4CR_MSEL15_0</span><span class="p">,</span> <span class="n">MSEL4CR_MSEL15_1</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="n">MSEL4CR_MSEL13_0</span><span class="p">,</span> <span class="n">MSEL4CR_MSEL13_1</span><span class="p">,</span>
			<span class="n">MSEL4CR_MSEL12_0</span><span class="p">,</span> <span class="n">MSEL4CR_MSEL12_1</span><span class="p">,</span>
			<span class="n">MSEL4CR_MSEL11_0</span><span class="p">,</span> <span class="n">MSEL4CR_MSEL11_1</span><span class="p">,</span>
			<span class="n">MSEL4CR_MSEL10_0</span><span class="p">,</span> <span class="n">MSEL4CR_MSEL10_1</span><span class="p">,</span>
			<span class="n">MSEL4CR_MSEL9_0</span><span class="p">,</span> <span class="n">MSEL4CR_MSEL9_1</span><span class="p">,</span>
			<span class="n">MSEL4CR_MSEL8_0</span><span class="p">,</span> <span class="n">MSEL4CR_MSEL8_1</span><span class="p">,</span>
			<span class="n">MSEL4CR_MSEL7_0</span><span class="p">,</span> <span class="n">MSEL4CR_MSEL7_1</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="n">MSEL4CR_MSEL4_0</span><span class="p">,</span> <span class="n">MSEL4CR_MSEL4_1</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="n">MSEL4CR_MSEL1_0</span><span class="p">,</span> <span class="n">MSEL4CR_MSEL1_1</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">pinmux_data_reg</span> <span class="n">pinmux_data_regs</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PORTL031_000DR&quot;</span><span class="p">,</span> <span class="mh">0xe6054000</span><span class="p">,</span> <span class="mi">32</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">PORT31_DATA</span><span class="p">,</span> <span class="n">PORT30_DATA</span><span class="p">,</span> <span class="n">PORT29_DATA</span><span class="p">,</span> <span class="n">PORT28_DATA</span><span class="p">,</span>
			<span class="n">PORT27_DATA</span><span class="p">,</span> <span class="n">PORT26_DATA</span><span class="p">,</span> <span class="n">PORT25_DATA</span><span class="p">,</span> <span class="n">PORT24_DATA</span><span class="p">,</span>
			<span class="n">PORT23_DATA</span><span class="p">,</span> <span class="n">PORT22_DATA</span><span class="p">,</span> <span class="n">PORT21_DATA</span><span class="p">,</span> <span class="n">PORT20_DATA</span><span class="p">,</span>
			<span class="n">PORT19_DATA</span><span class="p">,</span> <span class="n">PORT18_DATA</span><span class="p">,</span> <span class="n">PORT17_DATA</span><span class="p">,</span> <span class="n">PORT16_DATA</span><span class="p">,</span>
			<span class="n">PORT15_DATA</span><span class="p">,</span> <span class="n">PORT14_DATA</span><span class="p">,</span> <span class="n">PORT13_DATA</span><span class="p">,</span> <span class="n">PORT12_DATA</span><span class="p">,</span>
			<span class="n">PORT11_DATA</span><span class="p">,</span> <span class="n">PORT10_DATA</span><span class="p">,</span> <span class="n">PORT9_DATA</span><span class="p">,</span> <span class="n">PORT8_DATA</span><span class="p">,</span>
			<span class="n">PORT7_DATA</span><span class="p">,</span> <span class="n">PORT6_DATA</span><span class="p">,</span> <span class="n">PORT5_DATA</span><span class="p">,</span> <span class="n">PORT4_DATA</span><span class="p">,</span>
			<span class="n">PORT3_DATA</span><span class="p">,</span> <span class="n">PORT2_DATA</span><span class="p">,</span> <span class="n">PORT1_DATA</span><span class="p">,</span> <span class="n">PORT0_DATA</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PORTD063_032DR&quot;</span><span class="p">,</span> <span class="mh">0xe6055000</span><span class="p">,</span> <span class="mi">32</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">PORT63_DATA</span><span class="p">,</span> <span class="n">PORT62_DATA</span><span class="p">,</span> <span class="n">PORT61_DATA</span><span class="p">,</span> <span class="n">PORT60_DATA</span><span class="p">,</span>
			<span class="n">PORT59_DATA</span><span class="p">,</span> <span class="n">PORT58_DATA</span><span class="p">,</span> <span class="n">PORT57_DATA</span><span class="p">,</span> <span class="n">PORT56_DATA</span><span class="p">,</span>
			<span class="n">PORT55_DATA</span><span class="p">,</span> <span class="n">PORT54_DATA</span><span class="p">,</span> <span class="n">PORT53_DATA</span><span class="p">,</span> <span class="n">PORT52_DATA</span><span class="p">,</span>
			<span class="n">PORT51_DATA</span><span class="p">,</span> <span class="n">PORT50_DATA</span><span class="p">,</span> <span class="n">PORT49_DATA</span><span class="p">,</span> <span class="n">PORT48_DATA</span><span class="p">,</span>
			<span class="n">PORT47_DATA</span><span class="p">,</span> <span class="n">PORT46_DATA</span><span class="p">,</span> <span class="n">PORT45_DATA</span><span class="p">,</span> <span class="n">PORT44_DATA</span><span class="p">,</span>
			<span class="n">PORT43_DATA</span><span class="p">,</span> <span class="n">PORT42_DATA</span><span class="p">,</span> <span class="n">PORT41_DATA</span><span class="p">,</span> <span class="n">PORT40_DATA</span><span class="p">,</span>
			<span class="n">PORT39_DATA</span><span class="p">,</span> <span class="n">PORT38_DATA</span><span class="p">,</span> <span class="n">PORT37_DATA</span><span class="p">,</span> <span class="n">PORT36_DATA</span><span class="p">,</span>
			<span class="n">PORT35_DATA</span><span class="p">,</span> <span class="n">PORT34_DATA</span><span class="p">,</span> <span class="n">PORT33_DATA</span><span class="p">,</span> <span class="n">PORT32_DATA</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PORTD095_064DR&quot;</span><span class="p">,</span> <span class="mh">0xe6055004</span><span class="p">,</span> <span class="mi">32</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">PORT95_DATA</span><span class="p">,</span> <span class="n">PORT94_DATA</span><span class="p">,</span> <span class="n">PORT93_DATA</span><span class="p">,</span> <span class="n">PORT92_DATA</span><span class="p">,</span>
			<span class="n">PORT91_DATA</span><span class="p">,</span> <span class="n">PORT90_DATA</span><span class="p">,</span> <span class="n">PORT89_DATA</span><span class="p">,</span> <span class="n">PORT88_DATA</span><span class="p">,</span>
			<span class="n">PORT87_DATA</span><span class="p">,</span> <span class="n">PORT86_DATA</span><span class="p">,</span> <span class="n">PORT85_DATA</span><span class="p">,</span> <span class="n">PORT84_DATA</span><span class="p">,</span>
			<span class="n">PORT83_DATA</span><span class="p">,</span> <span class="n">PORT82_DATA</span><span class="p">,</span> <span class="n">PORT81_DATA</span><span class="p">,</span> <span class="n">PORT80_DATA</span><span class="p">,</span>
			<span class="n">PORT79_DATA</span><span class="p">,</span> <span class="n">PORT78_DATA</span><span class="p">,</span> <span class="n">PORT77_DATA</span><span class="p">,</span> <span class="n">PORT76_DATA</span><span class="p">,</span>
			<span class="n">PORT75_DATA</span><span class="p">,</span> <span class="n">PORT74_DATA</span><span class="p">,</span> <span class="n">PORT73_DATA</span><span class="p">,</span> <span class="n">PORT72_DATA</span><span class="p">,</span>
			<span class="n">PORT71_DATA</span><span class="p">,</span> <span class="n">PORT70_DATA</span><span class="p">,</span> <span class="n">PORT69_DATA</span><span class="p">,</span> <span class="n">PORT68_DATA</span><span class="p">,</span>
			<span class="n">PORT67_DATA</span><span class="p">,</span> <span class="n">PORT66_DATA</span><span class="p">,</span> <span class="n">PORT65_DATA</span><span class="p">,</span> <span class="n">PORT64_DATA</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PORTR127_096DR&quot;</span><span class="p">,</span> <span class="mh">0xe6056000</span><span class="p">,</span> <span class="mi">32</span><span class="p">)</span> <span class="p">{</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="n">PORT118_DATA</span><span class="p">,</span> <span class="n">PORT117_DATA</span><span class="p">,</span> <span class="n">PORT116_DATA</span><span class="p">,</span>
			<span class="n">PORT115_DATA</span><span class="p">,</span> <span class="n">PORT114_DATA</span><span class="p">,</span> <span class="n">PORT113_DATA</span><span class="p">,</span> <span class="n">PORT112_DATA</span><span class="p">,</span>
			<span class="n">PORT111_DATA</span><span class="p">,</span> <span class="n">PORT110_DATA</span><span class="p">,</span> <span class="n">PORT109_DATA</span><span class="p">,</span> <span class="n">PORT108_DATA</span><span class="p">,</span>
			<span class="n">PORT107_DATA</span><span class="p">,</span> <span class="n">PORT106_DATA</span><span class="p">,</span> <span class="n">PORT105_DATA</span><span class="p">,</span> <span class="n">PORT104_DATA</span><span class="p">,</span>
			<span class="n">PORT103_DATA</span><span class="p">,</span> <span class="n">PORT102_DATA</span><span class="p">,</span> <span class="n">PORT101_DATA</span><span class="p">,</span> <span class="n">PORT100_DATA</span><span class="p">,</span>
			<span class="n">PORT99_DATA</span><span class="p">,</span> <span class="n">PORT98_DATA</span><span class="p">,</span> <span class="n">PORT97_DATA</span><span class="p">,</span> <span class="n">PORT96_DATA</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PORTR159_128DR&quot;</span><span class="p">,</span> <span class="mh">0xe6056004</span><span class="p">,</span> <span class="mi">32</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">PORT159_DATA</span><span class="p">,</span> <span class="n">PORT158_DATA</span><span class="p">,</span> <span class="n">PORT157_DATA</span><span class="p">,</span> <span class="n">PORT156_DATA</span><span class="p">,</span>
			<span class="n">PORT155_DATA</span><span class="p">,</span> <span class="n">PORT154_DATA</span><span class="p">,</span> <span class="n">PORT153_DATA</span><span class="p">,</span> <span class="n">PORT152_DATA</span><span class="p">,</span>
			<span class="n">PORT151_DATA</span><span class="p">,</span> <span class="n">PORT150_DATA</span><span class="p">,</span> <span class="n">PORT149_DATA</span><span class="p">,</span> <span class="n">PORT148_DATA</span><span class="p">,</span>
			<span class="n">PORT147_DATA</span><span class="p">,</span> <span class="n">PORT146_DATA</span><span class="p">,</span> <span class="n">PORT145_DATA</span><span class="p">,</span> <span class="n">PORT144_DATA</span><span class="p">,</span>
			<span class="n">PORT143_DATA</span><span class="p">,</span> <span class="n">PORT142_DATA</span><span class="p">,</span> <span class="n">PORT141_DATA</span><span class="p">,</span> <span class="n">PORT140_DATA</span><span class="p">,</span>
			<span class="n">PORT139_DATA</span><span class="p">,</span> <span class="n">PORT138_DATA</span><span class="p">,</span> <span class="n">PORT137_DATA</span><span class="p">,</span> <span class="n">PORT136_DATA</span><span class="p">,</span>
			<span class="n">PORT135_DATA</span><span class="p">,</span> <span class="n">PORT134_DATA</span><span class="p">,</span> <span class="n">PORT133_DATA</span><span class="p">,</span> <span class="n">PORT132_DATA</span><span class="p">,</span>
			<span class="n">PORT131_DATA</span><span class="p">,</span> <span class="n">PORT130_DATA</span><span class="p">,</span> <span class="n">PORT129_DATA</span><span class="p">,</span> <span class="n">PORT128_DATA</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PORTR191_160DR&quot;</span><span class="p">,</span> <span class="mh">0xe6056008</span><span class="p">,</span> <span class="mi">32</span><span class="p">)</span> <span class="p">{</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PORT164_DATA</span><span class="p">,</span>
			<span class="n">PORT163_DATA</span><span class="p">,</span> <span class="n">PORT162_DATA</span><span class="p">,</span> <span class="n">PORT161_DATA</span><span class="p">,</span> <span class="n">PORT160_DATA</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PORTR223_192DR&quot;</span><span class="p">,</span> <span class="mh">0xe605600C</span><span class="p">,</span> <span class="mi">32</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">PORT223_DATA</span><span class="p">,</span> <span class="n">PORT222_DATA</span><span class="p">,</span> <span class="n">PORT221_DATA</span><span class="p">,</span> <span class="n">PORT220_DATA</span><span class="p">,</span>
			<span class="n">PORT219_DATA</span><span class="p">,</span> <span class="n">PORT218_DATA</span><span class="p">,</span> <span class="n">PORT217_DATA</span><span class="p">,</span> <span class="n">PORT216_DATA</span><span class="p">,</span>
			<span class="n">PORT215_DATA</span><span class="p">,</span> <span class="n">PORT214_DATA</span><span class="p">,</span> <span class="n">PORT213_DATA</span><span class="p">,</span> <span class="n">PORT212_DATA</span><span class="p">,</span>
			<span class="n">PORT211_DATA</span><span class="p">,</span> <span class="n">PORT210_DATA</span><span class="p">,</span> <span class="n">PORT209_DATA</span><span class="p">,</span> <span class="n">PORT208_DATA</span><span class="p">,</span>
			<span class="n">PORT207_DATA</span><span class="p">,</span> <span class="n">PORT206_DATA</span><span class="p">,</span> <span class="n">PORT205_DATA</span><span class="p">,</span> <span class="n">PORT204_DATA</span><span class="p">,</span>
			<span class="n">PORT203_DATA</span><span class="p">,</span> <span class="n">PORT202_DATA</span><span class="p">,</span> <span class="n">PORT201_DATA</span><span class="p">,</span> <span class="n">PORT200_DATA</span><span class="p">,</span>
			<span class="n">PORT199_DATA</span><span class="p">,</span> <span class="n">PORT198_DATA</span><span class="p">,</span> <span class="n">PORT197_DATA</span><span class="p">,</span> <span class="n">PORT196_DATA</span><span class="p">,</span>
			<span class="n">PORT195_DATA</span><span class="p">,</span> <span class="n">PORT194_DATA</span><span class="p">,</span> <span class="n">PORT193_DATA</span><span class="p">,</span> <span class="n">PORT192_DATA</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PORTU255_224DR&quot;</span><span class="p">,</span> <span class="mh">0xe6057000</span><span class="p">,</span> <span class="mi">32</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">PORT255_DATA</span><span class="p">,</span> <span class="n">PORT254_DATA</span><span class="p">,</span> <span class="n">PORT253_DATA</span><span class="p">,</span> <span class="n">PORT252_DATA</span><span class="p">,</span>
			<span class="n">PORT251_DATA</span><span class="p">,</span> <span class="n">PORT250_DATA</span><span class="p">,</span> <span class="n">PORT249_DATA</span><span class="p">,</span> <span class="n">PORT248_DATA</span><span class="p">,</span>
			<span class="n">PORT247_DATA</span><span class="p">,</span> <span class="n">PORT246_DATA</span><span class="p">,</span> <span class="n">PORT245_DATA</span><span class="p">,</span> <span class="n">PORT244_DATA</span><span class="p">,</span>
			<span class="n">PORT243_DATA</span><span class="p">,</span> <span class="n">PORT242_DATA</span><span class="p">,</span> <span class="n">PORT241_DATA</span><span class="p">,</span> <span class="n">PORT240_DATA</span><span class="p">,</span>
			<span class="n">PORT239_DATA</span><span class="p">,</span> <span class="n">PORT238_DATA</span><span class="p">,</span> <span class="n">PORT237_DATA</span><span class="p">,</span> <span class="n">PORT236_DATA</span><span class="p">,</span>
			<span class="n">PORT235_DATA</span><span class="p">,</span> <span class="n">PORT234_DATA</span><span class="p">,</span> <span class="n">PORT233_DATA</span><span class="p">,</span> <span class="n">PORT232_DATA</span><span class="p">,</span>
			<span class="n">PORT231_DATA</span><span class="p">,</span> <span class="n">PORT230_DATA</span><span class="p">,</span> <span class="n">PORT229_DATA</span><span class="p">,</span> <span class="n">PORT228_DATA</span><span class="p">,</span>
			<span class="n">PORT227_DATA</span><span class="p">,</span> <span class="n">PORT226_DATA</span><span class="p">,</span> <span class="n">PORT225_DATA</span><span class="p">,</span> <span class="n">PORT224_DATA</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PORTU287_256DR&quot;</span><span class="p">,</span> <span class="mh">0xe6057004</span><span class="p">,</span> <span class="mi">32</span><span class="p">)</span> <span class="p">{</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="n">PORT282_DATA</span><span class="p">,</span> <span class="n">PORT281_DATA</span><span class="p">,</span> <span class="n">PORT280_DATA</span><span class="p">,</span>
			<span class="n">PORT279_DATA</span><span class="p">,</span> <span class="n">PORT278_DATA</span><span class="p">,</span> <span class="n">PORT277_DATA</span><span class="p">,</span> <span class="n">PORT276_DATA</span><span class="p">,</span>
			<span class="n">PORT275_DATA</span><span class="p">,</span> <span class="n">PORT274_DATA</span><span class="p">,</span> <span class="n">PORT273_DATA</span><span class="p">,</span> <span class="n">PORT272_DATA</span><span class="p">,</span>
			<span class="n">PORT271_DATA</span><span class="p">,</span> <span class="n">PORT270_DATA</span><span class="p">,</span> <span class="n">PORT269_DATA</span><span class="p">,</span> <span class="n">PORT268_DATA</span><span class="p">,</span>
			<span class="n">PORT267_DATA</span><span class="p">,</span> <span class="n">PORT266_DATA</span><span class="p">,</span> <span class="n">PORT265_DATA</span><span class="p">,</span> <span class="n">PORT264_DATA</span><span class="p">,</span>
			<span class="n">PORT263_DATA</span><span class="p">,</span> <span class="n">PORT262_DATA</span><span class="p">,</span> <span class="n">PORT261_DATA</span><span class="p">,</span> <span class="n">PORT260_DATA</span><span class="p">,</span>
			<span class="n">PORT259_DATA</span><span class="p">,</span> <span class="n">PORT258_DATA</span><span class="p">,</span> <span class="n">PORT257_DATA</span><span class="p">,</span> <span class="n">PORT256_DATA</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PORTR319_288DR&quot;</span><span class="p">,</span> <span class="mh">0xe6056010</span><span class="p">,</span> <span class="mi">32</span><span class="p">)</span> <span class="p">{</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PORT309_DATA</span><span class="p">,</span> <span class="n">PORT308_DATA</span><span class="p">,</span>
			<span class="n">PORT307_DATA</span><span class="p">,</span> <span class="n">PORT306_DATA</span><span class="p">,</span> <span class="n">PORT305_DATA</span><span class="p">,</span> <span class="n">PORT304_DATA</span><span class="p">,</span>
			<span class="n">PORT303_DATA</span><span class="p">,</span> <span class="n">PORT302_DATA</span><span class="p">,</span> <span class="n">PORT301_DATA</span><span class="p">,</span> <span class="n">PORT300_DATA</span><span class="p">,</span>
			<span class="n">PORT299_DATA</span><span class="p">,</span> <span class="n">PORT298_DATA</span><span class="p">,</span> <span class="n">PORT297_DATA</span><span class="p">,</span> <span class="n">PORT296_DATA</span><span class="p">,</span>
			<span class="n">PORT295_DATA</span><span class="p">,</span> <span class="n">PORT294_DATA</span><span class="p">,</span> <span class="n">PORT293_DATA</span><span class="p">,</span> <span class="n">PORT292_DATA</span><span class="p">,</span>
			<span class="n">PORT291_DATA</span><span class="p">,</span> <span class="n">PORT290_DATA</span><span class="p">,</span> <span class="n">PORT289_DATA</span><span class="p">,</span> <span class="n">PORT288_DATA</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="p">},</span>
<span class="p">};</span>

<span class="cm">/* IRQ pins through INTCS with IRQ0-&gt;15 from 0x200 and IRQ16-31 from 0x3200 */</span>
<span class="cp">#define EXT_IRQ16L(n) intcs_evt2irq(0x200 + ((n) &lt;&lt; 5))</span>
<span class="cp">#define EXT_IRQ16H(n) intcs_evt2irq(0x3200 + ((n - 16) &lt;&lt; 5))</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">pinmux_irq</span> <span class="n">pinmux_irqs</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">PINMUX_IRQ</span><span class="p">(</span><span class="n">EXT_IRQ16H</span><span class="p">(</span><span class="mi">19</span><span class="p">),</span> <span class="n">PORT9_FN0</span><span class="p">),</span>
	<span class="n">PINMUX_IRQ</span><span class="p">(</span><span class="n">EXT_IRQ16L</span><span class="p">(</span><span class="mi">1</span><span class="p">),</span> <span class="n">PORT10_FN0</span><span class="p">),</span>
	<span class="n">PINMUX_IRQ</span><span class="p">(</span><span class="n">EXT_IRQ16L</span><span class="p">(</span><span class="mi">0</span><span class="p">),</span> <span class="n">PORT11_FN0</span><span class="p">),</span>
	<span class="n">PINMUX_IRQ</span><span class="p">(</span><span class="n">EXT_IRQ16H</span><span class="p">(</span><span class="mi">18</span><span class="p">),</span> <span class="n">PORT13_FN0</span><span class="p">),</span>
	<span class="n">PINMUX_IRQ</span><span class="p">(</span><span class="n">EXT_IRQ16H</span><span class="p">(</span><span class="mi">20</span><span class="p">),</span> <span class="n">PORT14_FN0</span><span class="p">),</span>
	<span class="n">PINMUX_IRQ</span><span class="p">(</span><span class="n">EXT_IRQ16H</span><span class="p">(</span><span class="mi">21</span><span class="p">),</span> <span class="n">PORT15_FN0</span><span class="p">),</span>
	<span class="n">PINMUX_IRQ</span><span class="p">(</span><span class="n">EXT_IRQ16H</span><span class="p">(</span><span class="mi">31</span><span class="p">),</span> <span class="n">PORT26_FN0</span><span class="p">),</span>
	<span class="n">PINMUX_IRQ</span><span class="p">(</span><span class="n">EXT_IRQ16H</span><span class="p">(</span><span class="mi">30</span><span class="p">),</span> <span class="n">PORT27_FN0</span><span class="p">),</span>
	<span class="n">PINMUX_IRQ</span><span class="p">(</span><span class="n">EXT_IRQ16H</span><span class="p">(</span><span class="mi">29</span><span class="p">),</span> <span class="n">PORT28_FN0</span><span class="p">),</span>
	<span class="n">PINMUX_IRQ</span><span class="p">(</span><span class="n">EXT_IRQ16H</span><span class="p">(</span><span class="mi">22</span><span class="p">),</span> <span class="n">PORT40_FN0</span><span class="p">),</span>
	<span class="n">PINMUX_IRQ</span><span class="p">(</span><span class="n">EXT_IRQ16H</span><span class="p">(</span><span class="mi">23</span><span class="p">),</span> <span class="n">PORT53_FN0</span><span class="p">),</span>
	<span class="n">PINMUX_IRQ</span><span class="p">(</span><span class="n">EXT_IRQ16L</span><span class="p">(</span><span class="mi">10</span><span class="p">),</span> <span class="n">PORT54_FN0</span><span class="p">),</span>
	<span class="n">PINMUX_IRQ</span><span class="p">(</span><span class="n">EXT_IRQ16L</span><span class="p">(</span><span class="mi">9</span><span class="p">),</span> <span class="n">PORT56_FN0</span><span class="p">),</span>
	<span class="n">PINMUX_IRQ</span><span class="p">(</span><span class="n">EXT_IRQ16H</span><span class="p">(</span><span class="mi">26</span><span class="p">),</span> <span class="n">PORT115_FN0</span><span class="p">),</span>
	<span class="n">PINMUX_IRQ</span><span class="p">(</span><span class="n">EXT_IRQ16H</span><span class="p">(</span><span class="mi">27</span><span class="p">),</span> <span class="n">PORT116_FN0</span><span class="p">),</span>
	<span class="n">PINMUX_IRQ</span><span class="p">(</span><span class="n">EXT_IRQ16H</span><span class="p">(</span><span class="mi">28</span><span class="p">),</span> <span class="n">PORT117_FN0</span><span class="p">),</span>
	<span class="n">PINMUX_IRQ</span><span class="p">(</span><span class="n">EXT_IRQ16H</span><span class="p">(</span><span class="mi">24</span><span class="p">),</span> <span class="n">PORT118_FN0</span><span class="p">),</span>
	<span class="n">PINMUX_IRQ</span><span class="p">(</span><span class="n">EXT_IRQ16L</span><span class="p">(</span><span class="mi">6</span><span class="p">),</span> <span class="n">PORT147_FN0</span><span class="p">),</span>
	<span class="n">PINMUX_IRQ</span><span class="p">(</span><span class="n">EXT_IRQ16L</span><span class="p">(</span><span class="mi">2</span><span class="p">),</span> <span class="n">PORT149_FN0</span><span class="p">),</span>
	<span class="n">PINMUX_IRQ</span><span class="p">(</span><span class="n">EXT_IRQ16L</span><span class="p">(</span><span class="mi">7</span><span class="p">),</span> <span class="n">PORT150_FN0</span><span class="p">),</span>
	<span class="n">PINMUX_IRQ</span><span class="p">(</span><span class="n">EXT_IRQ16L</span><span class="p">(</span><span class="mi">12</span><span class="p">),</span> <span class="n">PORT156_FN0</span><span class="p">),</span>
	<span class="n">PINMUX_IRQ</span><span class="p">(</span><span class="n">EXT_IRQ16L</span><span class="p">(</span><span class="mi">4</span><span class="p">),</span> <span class="n">PORT159_FN0</span><span class="p">),</span>
	<span class="n">PINMUX_IRQ</span><span class="p">(</span><span class="n">EXT_IRQ16H</span><span class="p">(</span><span class="mi">25</span><span class="p">),</span> <span class="n">PORT164_FN0</span><span class="p">),</span>
	<span class="n">PINMUX_IRQ</span><span class="p">(</span><span class="n">EXT_IRQ16L</span><span class="p">(</span><span class="mi">8</span><span class="p">),</span> <span class="n">PORT223_FN0</span><span class="p">),</span>
	<span class="n">PINMUX_IRQ</span><span class="p">(</span><span class="n">EXT_IRQ16L</span><span class="p">(</span><span class="mi">3</span><span class="p">),</span> <span class="n">PORT224_FN0</span><span class="p">),</span>
	<span class="n">PINMUX_IRQ</span><span class="p">(</span><span class="n">EXT_IRQ16L</span><span class="p">(</span><span class="mi">5</span><span class="p">),</span> <span class="n">PORT227_FN0</span><span class="p">),</span>
	<span class="n">PINMUX_IRQ</span><span class="p">(</span><span class="n">EXT_IRQ16H</span><span class="p">(</span><span class="mi">17</span><span class="p">),</span> <span class="n">PORT234_FN0</span><span class="p">),</span>
	<span class="n">PINMUX_IRQ</span><span class="p">(</span><span class="n">EXT_IRQ16L</span><span class="p">(</span><span class="mi">11</span><span class="p">),</span> <span class="n">PORT238_FN0</span><span class="p">),</span>
	<span class="n">PINMUX_IRQ</span><span class="p">(</span><span class="n">EXT_IRQ16L</span><span class="p">(</span><span class="mi">13</span><span class="p">),</span> <span class="n">PORT239_FN0</span><span class="p">),</span>
	<span class="n">PINMUX_IRQ</span><span class="p">(</span><span class="n">EXT_IRQ16H</span><span class="p">(</span><span class="mi">16</span><span class="p">),</span> <span class="n">PORT249_FN0</span><span class="p">),</span>
	<span class="n">PINMUX_IRQ</span><span class="p">(</span><span class="n">EXT_IRQ16L</span><span class="p">(</span><span class="mi">14</span><span class="p">),</span> <span class="n">PORT251_FN0</span><span class="p">),</span>
	<span class="n">PINMUX_IRQ</span><span class="p">(</span><span class="n">EXT_IRQ16L</span><span class="p">(</span><span class="mi">9</span><span class="p">),</span> <span class="n">PORT308_FN0</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">pinmux_info</span> <span class="n">sh73a0_pinmux_info</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;sh73a0_pfc&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">reserved_id</span> <span class="o">=</span> <span class="n">PINMUX_RESERVED</span><span class="p">,</span>
	<span class="p">.</span><span class="n">data</span> <span class="o">=</span> <span class="p">{</span> <span class="n">PINMUX_DATA_BEGIN</span><span class="p">,</span> <span class="n">PINMUX_DATA_END</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">input</span> <span class="o">=</span> <span class="p">{</span> <span class="n">PINMUX_INPUT_BEGIN</span><span class="p">,</span> <span class="n">PINMUX_INPUT_END</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">input_pu</span> <span class="o">=</span> <span class="p">{</span> <span class="n">PINMUX_INPUT_PULLUP_BEGIN</span><span class="p">,</span> <span class="n">PINMUX_INPUT_PULLUP_END</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">input_pd</span> <span class="o">=</span> <span class="p">{</span> <span class="n">PINMUX_INPUT_PULLDOWN_BEGIN</span><span class="p">,</span> <span class="n">PINMUX_INPUT_PULLDOWN_END</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">output</span> <span class="o">=</span> <span class="p">{</span> <span class="n">PINMUX_OUTPUT_BEGIN</span><span class="p">,</span> <span class="n">PINMUX_OUTPUT_END</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">mark</span> <span class="o">=</span> <span class="p">{</span> <span class="n">PINMUX_MARK_BEGIN</span><span class="p">,</span> <span class="n">PINMUX_MARK_END</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">function</span> <span class="o">=</span> <span class="p">{</span> <span class="n">PINMUX_FUNCTION_BEGIN</span><span class="p">,</span> <span class="n">PINMUX_FUNCTION_END</span> <span class="p">},</span>

	<span class="p">.</span><span class="n">first_gpio</span> <span class="o">=</span> <span class="n">GPIO_PORT0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">last_gpio</span> <span class="o">=</span> <span class="n">GPIO_FN_FSIAISLD_PU</span><span class="p">,</span>

	<span class="p">.</span><span class="n">gpios</span> <span class="o">=</span> <span class="n">pinmux_gpios</span><span class="p">,</span>
	<span class="p">.</span><span class="n">cfg_regs</span> <span class="o">=</span> <span class="n">pinmux_config_regs</span><span class="p">,</span>
	<span class="p">.</span><span class="n">data_regs</span> <span class="o">=</span> <span class="n">pinmux_data_regs</span><span class="p">,</span>

	<span class="p">.</span><span class="n">gpio_data</span> <span class="o">=</span> <span class="n">pinmux_data</span><span class="p">,</span>
	<span class="p">.</span><span class="n">gpio_data_size</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pinmux_data</span><span class="p">),</span>

	<span class="p">.</span><span class="n">gpio_irq</span> <span class="o">=</span> <span class="n">pinmux_irqs</span><span class="p">,</span>
	<span class="p">.</span><span class="n">gpio_irq_size</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pinmux_irqs</span><span class="p">),</span>
<span class="p">};</span>

<span class="kt">void</span> <span class="nf">sh73a0_pinmux_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">register_pinmux</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sh73a0_pinmux_info</span><span class="p">);</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
