manufacturer,hw_model,date,Revision ,Decode ,Pipeline depth ,Out-of-orderexecution-Have ,Out-of-orderexecution-Entries,Branchprediction ,big.LITTLE role ,Execports ,SIMD ,Processor Technology,Simult. MT ,L0 cache,L1 cache,L2 cache,L3 cache,Core configurations ,DMIPS,ARM part number (in the main ID register) 
ARM ,Cortex-A32,2017,"ARMv8.0-A
(only 32-bit)",2-wide,8,No,0,?,LITTLE,?,? ,28,No,No,8–64 + 8–64,0–1 MiB,No,1–4+,?,0xD01 
ARM ,Cortex-A34,2019,"ARMv8.0-A
(only 64-bit)",2-wide,8,No,0,?,LITTLE,?,? ,?,No,No,8–64 + 8–64,0–1 MiB,No,1–4+,?,0xD02 
ARM ,Cortex-A35 ,2017,ARMv8.0-A,2-wide,8,No,0,Yes,LITTLE,?,? ,"28 / 16 /
14 / 10",No,No,8–64 + 8–64,0 / 128 KiB–1 MiB,No,1–4+,1.78,0xD04 
ARM ,Cortex-A53 ,2014,ARMv8.0-A,2-wide,8,No,0,"Conditional+
Indirect branch
prediction",big/LITTLE,2,? ,"28 / 20 /
16 / 14 / 10",No,No,8–64 + 8–64,128 KiB–2 MiB,No,1–4+,2.24,0xD03 
ARM ,Cortex-A55 ,2017,ARMv8.2-A,2-wide,8,No,0,,big/LITTLE,2,? ,"28 / 20 /
16 / 14 / 12 / 10 / 5 ",No,No,16–64 + 16–64,0–256 KiB/core,0–4 MiB,1–8+,2.65,0xD05 
ARM ,Cortex-A57 ,2013,ARMv8.0-A,3-wide,15,"Yes
3-wide dispatch",?,?,big,8,? ,"28 / 20 /
16 / 14",No,No,48 + 32,0.5–2 MiB,No,1–4+,4.8,0xD07 
ARM ,Cortex-A65 ,2019,ARMv8.2-A,?,?,Yes ,,Two-level,?,2,,? ,No ,No,?,?,?,?,? ,0xD06 
ARM ,Cortex-A65AE ,2019,ARMv8.2-A,?,?,Yes ,,Two-level,?,2,,? ,SMT2 ,No,16–64 + 16–64,64–256 KiB,0–4 MB,1–8,? ,0xD43 
ARM ,Cortex-A72 ,2015,ARMv8.0-A,3-wide,15,"Yes
5-wide dispatch ",,Two-level,big,8,,28 / 16 ,No ,No,48 + 32,0.5–4 MiB,No,1–4+,"6.3–7,3 ",0xD08 
ARM ,Cortex-A73 ,2016,ARMv8.0-A,2-wide,11–12 ,"Yes
4-wide dispatch ",,Two-level,big,7,,28 / 16 / 10 ,No ,No,64 + 32/64,1–8 MiB,No,1–4+,7.4–8.5 ,0xD09 
ARM ,Cortex-A75 ,2017,ARMv8.2-A ,3-wide ,11–13 ,"Yes
6-wide dispatch ",,Two-level ,big ,8? ,2*128b ,28 / 16 / 10 ,No ,No ,64 + 64 ,256–512 KiB/core ,0–4 MiB ,1–8+ ,8.2–9.5 ,0xD0A 
ARM ,Cortex-A76 ,2018,ARMv8.2-A ,4-wide ,11–13 ,"Yes
8-wide dispatch ",128,Two-level,big,8,2*128b ,10 / 7 ,No ,No ,64 + 64 ,256–512 KiB/core ,1–4 MiB ,1–4 ,10.7–12.4 ,0xD0B 
ARM ,Cortex-A76AE ,2018,ARMv8.2-A ,? ,? ,Yes ,128,Two-level ,big ,? ,,? ,No ,No ,? ,? ,? ,? ,? ,0xD0E 
ARM ,Cortex-A77 ,2019,ARMv8.2-A ,4-wide ,11–13 ,"Yes
10-wide dispatch ",160,Two-level,big ,12,2*128b ,7,No ,1.5K entries ,64 + 64 ,256–512 KiB/core ,1–4 MiB ,1–4 ,13–16 ,0xD0D 
ARM ,Cortex-A78 ,2020,ARMv8.2-A ,4-wide ,,Yes ,160,Yes ,big ,13,2*128b ,,No ,1.5K entries ,32/64 + 32/64 ,256–512 KiB/core ,1–4 MiB ,1–4 ,? ,0xD41 
ARM ,Cortex-X1 ,2020,ARMv8.2-A ,5-wide ,? ,Yes ,224,Yes ,big ,15,4*128b ,,No ,3K entries ,64 + 64 ,up to 1 MiB ,up to 8 MiB ,custom ,? ,0xD44 
Apple ,Cyclone ,2013,ARMv8.0-A,6-wide,16,Yes ,192,Yes,No,9,,28,No ,No,64 + 64,1 MiB,4 MiB,2,1.3–1.4 GHz ,
Apple ,Typhoon ,2014,ARMv8.0‑A,6-wide,16,Yes ,,Yes,No,9,,20,No ,No,64 + 64,1 MiB,4 MiB,"2, 3 (A8X)",1.1–1.5 GHz ,
Apple ,Twister ,2015,ARMv8.0‑A,6-wide,16,Yes ,,Yes,No,9,,16 / 14 ,No ,No,64 + 64,3 MiB,"4 MiB
No (A9X)",2,1.85–2.26 GHz ,
Apple ,Hurricane ,2016,ARMv8.0‑A ,6-wide ,16,Yes ,,,"""big"" (In A10/A10X paired with ""LITTLE"" Zephyr
cores) ",9,3*128b ,"16 (A10)
10 (A10X) ",No ,No ,64 + 64 ,"3 MiB (A10)
8 MiB (A10X) ","4 MiB (A10)
No (A10X) ","2x Hurricane (A10) 
3x Hurricane (A10X) ",2.34–2.36 GHz ,
Apple ,Zephyr ,,ARMv8.0‑A ,3-wide ,12,Yes ,,,LITTLE ,5,,"16 (A10)
10 (A10X) ",No ,No ,32 + 32 ,1 MiB ,"4 MiB (A10)
No (A10X) ","2x Zephyr (A10) 
3x Zephyr (A10X) ",1.09–1.3 GHz ,
Apple ,Monsoon ,2017,ARMv8.2‑A ,7-wide ,16,Yes ,,,"""big"" (In Apple A11 paired with ""LITTLE"" Mistral
cores) ",11,3*128b ,10,No ,No ,64 + 64 ,8 MiB ,No ,2x Monsoon ,2.39 GHz ,
Apple ,Mistral ,,ARMv8.2‑A ,3-wide ,12,Yes ,,,LITTLE ,5,,10,No ,No ,32 + 32 ,1 MiB ,No ,4× Mistral ,1.19 GHz ,
Apple ,Vortex ,2018,ARMv8.3‑A ,7-wide ,16,Yes ,,,"""big"" (In Apple A12/Apple A12X/Apple A12Z paired with ""LITTLE"" Tempest
cores) ",11,3*128b ,7,No ,No ,128 + 128 ,8 MiB ,No ,"2x Vortex (A12) 
4x Vortex (A12X/A12Z) ",2.49 GHz ,
Apple ,Tempest ,,ARMv8.3‑A ,3-wide ,12,Yes ,,,LITTLE ,5,,7,No ,No ,32 + 32 ,2 MiB ,No ,4x Tempest ,1.59 GHz ,
Apple ,Lightning ,2019,ARMv8.4‑A ,8-wide ,16,Yes ,560,,"""big"" (In Apple A13 paired with ""LITTLE"" Thunder
cores) ",11,3*128b ,7,No ,No ,128 + 128 ,8 MiB ,No ,2x Lightning ,2.65 GHz ,
Apple ,Thunder ,2019,ARMv8.4‑A ,3-wide ,12,Yes ,,,LITTLE ,5,,7,No ,No ,96 + 48 ,4 MiB ,No ,4x Thunder ,1.8 GHz ,
Apple ,Firestorm ,2020,ARMv8.4-A ,8-wide ,,Yes ,630,,"""big"" (In Apple A14 and Apple M1/M1 Pro/M1 Max/M1 Ultra paired with ""LITTLE"" Icestorm
cores) ",14,4*128b ,5,No ,,192 + 128 ,"8 MiB (A14)
12 MiB (M1)
24 MiB (M1 Pro/M1 Max)
48 MiB (M1 Ultra) ",No ,"2x Firestorm (A14) 
4x Firestorm (M1) 
6x or 8x Firestorm (M1 Pro)
8x Firestorm (M1 Max)
16x Firestorm (M1 Ultra) ",3.0–3.23 GHz ,
Apple ,Icestorm ,2020,ARMv8.4-A ,4-wide ,,Yes ,110,,LITTLE ,7,2*128b ,5,No ,,128 + 64 ,"4 MiB
8 MiB (M1 Ultra) ",No ,"4x Icestorm (A14/M1) 
2x Icestorm (M1 Pro/Max) 
4x Icestorm (M1 Ultra) ",1.82–2.06 GHz ,
Apple ,Avalanche ,2021,ARMv8.6‑A ,8-wide ,,Yes ,,,"""big"" (In Apple A15 and Apple M2/M2 Pro/M2 Max/M2 Ultra paired with ""LITTLE"" Blizzard
cores) ",14,4*128b ,5,No ,,192 + 128 ,"12 MiB (A15)
16 MiB (M2)
32 MiB (M2 Pro/M2 Max)
64 MiB (M2 Ultra) ",No ,"2x Avalanche (A15) 
4x Avalanche (M2) 
6x or 8x Avalanche (M2 Pro)
8x Avalanche (M2 Max)
16x Avalanche (M2 Ultra) ",2.93–3.49 GHz ,
Apple ,Blizzard ,2021,ARMv8.6‑A ,4-wide ,,Yes ,,,LITTLE ,8,2*128b ,5,No ,,128 + 64 ,"4 MiB
8 MiB (M2 Ultra) ",No ,4x Blizzard ,2.02–2.42 GHz ,
Apple ,Everest ,2022,ARMv8.6‑A ,8-wide ,,Yes ,,,"""big"" (In Apple A16 paired with ""LITTLE"" Sawtooth
cores) ",14,4*128b ,5,No ,,192 + 128 ,16 MiB ,No ,2x Everest ,3.46 GHz ,
Apple ,Sawtooth ,2022,ARMv8.6‑A ,4-wide ,,Yes ,,,LITTLE ,8,2*128b ,5,No ,,128 + 64 ,4 MiB ,No ,4x Sawtooth ,2.02 GHz ,
Nvidia ,Denver ,2014,ARMv8‑A ,"2-wide hardware
decoder, up to
7-wide variable-
length VLIW
micro-ops ",13,"Not if the hardware
decoder is in use.
Can be provided
by dynamic software
translation into VLIW. ",,"Direct+
Indirect branch
prediction ",No ,7,,28,No ,No ,128 + 64 ,2 MiB ,No ,2,? ,
Nvidia ,Denver 2 ,2016,ARMv8‑A ,? ,13,"Not if the hardware
decoder is in use.
Can be provided
by dynamic software
translation into VLIW. ",,"Direct+
Indirect branch
prediction ","""Super"" Nvidia's own implementation ",? ,,16,No ,No ,128 + 64 ,2 MiB ,No ,2,? ,
Nvidia ,Carmel ,2018,ARMv8.2‑A ,? ,,,,"Direct+
Indirect branch
prediction ",,? ,,12,No ,No ,128 + 64 ,2 MiB ,(4 MiB @ 8 cores) ,2 (+ 8) ,? ,
Cavium ,ThunderX ,2014,ARMv8-A,2-wide,9,Yes ,,Two-level,,? ,,28,No ,No,78 + 32,16 MiB,No,"8–16, 24–48",? ,
Cavium ,"ThunderX2
(ex. Broadcom Vulcan) ",2018,"ARMv8.1-A
","4-wide
""4 μops""",?,Yes ,,Multi-level,?,? ,,16,SMT4 ,No,"32 + 32
(data 8-way)","256 KiB
per core","1 MiB
per core",16–32,? ,
Marvell ,ThunderX3 ,2020,ARMv8.3+,8-wide,?,"Yes
4-wide dispatch ",,Multi-level,?,7,,7,SMT4 ,?,64 + 32,"512 KiB
per core",90 MiB,60,? ,
"Applied 
Micro ",Helix ,2014,?,?,?,? ,,?,?,? ,,40 / 28 ,No ,No,"32 + 32 (per core;
write-through
w/parity)","256 KiB shared
per core pair (with ECC)",1 MiB/core,"2, 4, 8",? ,
"Applied 
Micro ",X-Gene ,2013,?,4-wide,15,Yes ,,?,?,? ,,40,No ,No,,,8 MiB,8,4.2,
"Applied 
Micro ",X-Gene 2 ,2015,?,4-wide,15,Yes ,,?,?,? ,,28,No ,No,,,8 MiB,8,4.2,
"Applied 
Micro ",X-Gene 3 ,2017,?,?,?,? ,,?,?,? ,,16,No ,No,?,?,32 MiB,32,? ,
Qualcomm ,Kryo ,2015,ARMv8-A,?,?,Yes ,,Two-level?,"""big"" or ""LITTLE"" 
Qualcomm's own similar implementation",? ,,14,No ,No,32+24,0.5–1 MiB,,2+2,6.3,
Qualcomm ,Kryo 200 ,2016,ARMv8-A ,2-wide ,11–12,"Yes
7-wide dispatch ",,Two-level,big ,7,,14 / 11 / 10 / 6 ,No ,No ,64 + 32/64? ,512 KiB/Gold Core ,No ,4,1.8–2.45 GHz ,
Qualcomm ,Kryo 200 ,2016,ARMv8-A ,2-wide ,8,No ,0,"Conditional+
Indirect branch
prediction ",LITTLE ,2,,,,,8–64? + 8–64? ,256 KiB/Silver Core ,,4,1.8–1.9 GHz ,
Qualcomm ,Kryo 300 ,2017,ARMv8.2-A ,3-wide ,11–13,"Yes
8-wide dispatch ",,Two-level,big ,8,,10,No ,No ,64+64 ,256 KiB/Gold Core ,2 MiB ,"2, 4",2.0–2.95 GHz ,
Qualcomm ,Kryo 300 ,2017,ARMv8.2-A ,2-wide ,8,No ,0,"Conditional+
Indirect branch
prediction ",LITTLE ,28,,,,,16–64? + 16–64? ,128 KiB/Silver ,,"4, 6",1.7–1.8 GHz ,
Qualcomm ,Kryo 400 ,2018,ARMv8.2-A ,4-wide ,11–13,"Yes
8-wide dispatch ",,Yes,big ,8,,11 / 8 / 7 ,No ,No ,64 + 64 ,"512 KiB/Gold Prime 
256 KiB/Gold ",2 MiB ,"2, 1+1, 4, 1+3",2.0–2.96 GHz ,
Qualcomm ,Kryo 400 ,2018,ARMv8.2-A ,2-wide ,8,No ,0,"Conditional+
Indirect branch
prediction ",LITTLE ,2,,,,,16–64? + 16–64? ,128 KiB/Silver ,,"4, 6 ",1.7–1.8 GHz ,
Qualcomm ,Kryo 500 ,2019,ARMv8.2-A ,4-wide ,11–13,"Yes
8-wide dispatch ",,Yes,big ,,,8 / 7 ,No ,? ,,"512 KiB/Gold Prime 
256 KiB/Gold ",3 MiB ,"2, 1+3 ",2.0–3.2 GHz ,
Qualcomm ,Kryo 500 ,2019,ARMv8.2-A ,2-wide ,8,No ,0,"Conditional+
Indirect branch
prediction ",LITTLE ,2,,,,? ,,128 KiB/Silver ,,"4, 6 ",1.7–1.8 GHz ,
Qualcomm ,Kryo 600 ,2020,ARMv8.4-A ,4-wide ,11–13,"Yes
8-wide dispatch ",,Yes,big ,,,6 / 5 ,No ,? ,64 + 64 ,"1024 KiB/Gold Prime 
512 KiB/Gold ",4 MiB ,"2, 1+3 ",2.2–3.0 GHz ,
Qualcomm ,Kryo 600 ,2020,ARMv8.4-A ,2-wide ,8,No ,0,"Conditional+
Indirect branch
prediction ",LITTLE ,2,,,,? ,,128 KiB/Silver ,,"4, 6 ",1.7–1.8 GHz ,
Qualcomm ,Falkor ,2017,"""ARMv8.1-A features""; AArch64 only (not 32-bit)",4-wide,10–15,"Yes
8-wide dispatch ",,Yes,?,8,,10,No ,24 KiB,88 + 32,500KiB,1.25MiB,40–48,? ,
Samsung ,M1 ,2016,ARMv8-A,4-wide,13,"Yes
9-wide dispatch ",96,,big,8,,14,No ,No,64 + 32,2 MiB,No,4,2.6 GHz ,
Samsung ,M2 ,2017,ARMv8-A ,4-wide ,,,100,Two-level,big ,,,10,No ,No ,64 + 64 ,2 MiB ,No ,4,2.3 GHz ,
Samsung ,M3 ,2018,ARMv8.2-A,6-wide,15,"Yes
12-wide dispatch ",228,Two-level,big,12,,10,No ,No,64 + 64,512 KiB per core,4096KB,4,2.7 GHz ,
Samsung ,M4 ,2019,ARMv8.2-A ,6-wide ,15,"Yes
12-wide dispatch ",228,Two-level,big ,12,,8 / 7 ,No ,No ,64 + 64 ,512 KiB per core ,3072KB ,2,2.73 GHz ,
Samsung ,M5 ,2020,ARMv8.2-A ,6-wide ,,"Yes
12-wide dispatch ",228,Two-level,big ,,,7,No ,No ,64 + 64 ,512 KiB per core ,3072KB ,2,2.73 GHz ,
Fujitsu ,A64FX ,2019,ARMv8.2-A ,4/2-wide ,7+,"Yes
5-way? ",,Yes,n/a ,8+ ,2*512b ,7,No ,No ,64 + 64 ,8MiB per 12+1 cores ,No ,48+4 ,1.9 GHz+, 15GF/W+. 
HiSilicon ,TaiShan V110 ,2019,ARMv8.2-A ,4-wide ,? ,Yes ,,,n/a ,8,7,,No ,No ,64 + 64 ,512 KiB per core ,1 MiB per core ,? ,? ,
