<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable>
  <columns>
   <connections preferredWidth="95" />
   <irq preferredWidth="34" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="188" />
   <clocksource preferredWidth="187" />
   <frequency preferredWidth="175" />
  </columns>
 </clocktable>
 <library
   expandedCategories="Library/Qsys Interconnect/Interrupt,Library/Clock and Reset,Library/Interface Protocols/Ethernet,Library/Interface Protocols,Library/Interface Protocols/SDI,Library/Memories and Memory Controllers/On-Chip,Project,Library/Bridges,Library/Memories and Memory Controllers,Library/Interface Protocols/Ethernet/Submodules,Library/DSP,Library/DSP/Video and Image Processing,Library/Qsys Interconnect,Library/Verification,Library/Bridges/Memory-Mapped,Library/Verification/Simulation,Library" />
 <window width="1100" height="800" x="0" y="0" />
 <generation simulation="VHDL" testbench_system="SIMPLE" path="_PROJECT_NAME_" />
</preferences>
