<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: CTU_CAN_FD_RTL.TX_ARBITRATOR RTL</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_CTU_CAN_FD_RTL.TX_ARBITRATOR RTL'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_CTU_CAN_FD_RTL.TX_ARBITRATOR RTL')">CTU_CAN_FD_RTL.TX_ARBITRATOR RTL</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 98.93</td>
<td class="s10 cl rt"><a href="mod210.html#Line" >100.00</a></td>
<td class="s9 cl rt"><a href="mod210.html#Cond" > 99.28</a></td>
<td class="s9 cl rt"><a href="mod210.html#Toggle" > 96.44</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod210.html#Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/home/oille/Downloads/ctucanfd_ip_core/src/tx_arbitrator/tx_arbitrator.vhd')">/home/oille/Downloads/ctucanfd_ip_core/src/tx_arbitrator/tx_arbitrator.vhd</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod210.html#inst_tag_482"  onclick="showContent('inst_tag_482')">TB_TOP_CTU_CAN_FD.DUT.TX_ARBITRATOR_INST<img src="ex.gif" class="icon"></a></td>
<td class="s9 cl rt"> 99.11</td>
<td class="s10 cl rt"><a href="mod210.html#inst_tag_482_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod210.html#inst_tag_482_Cond" >100.00</a></td>
<td class="s9 cl rt"><a href="mod210.html#inst_tag_482_Toggle" > 96.44</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod210.html#inst_tag_482_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_482'>
<hr>
<a name="inst_tag_482"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1.html#tag_urg_inst_482" >TB_TOP_CTU_CAN_FD.DUT.TX_ARBITRATOR_INST<img src="ex.gif" class="icon"></a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 99.11</td>
<td class="s10 cl rt"><a href="mod210.html#inst_tag_482_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod210.html#inst_tag_482_Cond" >100.00</a></td>
<td class="s9 cl rt"><a href="mod210.html#inst_tag_482_Toggle" > 96.44</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod210.html#inst_tag_482_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 99.40</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 96.99</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 97.24</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 97.24</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod293.html#inst_tag_1017" >DUT</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1.html#inst_tag_3" id="tag_urg_inst_3">PRIORITY_DECODER_INST</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod67.html#inst_tag_187" id="tag_urg_inst_187">TX_ARBITRATOR_FSM_INST<img src="ex.gif" class="icon"></a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_CTU_CAN_FD_RTL.TX_ARBITRATOR RTL'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod210.html" >CTU_CAN_FD_RTL.TX_ARBITRATOR RTL</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>73</td><td>73</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_FUNCTION</td><td>343</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>536</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>549</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>563</td><td>12</td><td>12</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>585</td><td>10</td><td>10</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>607</td><td>12</td><td>12</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>629</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>643</td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>660</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>679</td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>708</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>733</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
342                         begin
343        1/1                  if (unsigned(a(63 downto 32)) &lt; unsigned(b(63 downto 32))) or
344                                 ((a(63 downto 32) = b(63 downto 32)) and
345                                 (unsigned(a(31 downto 0)) &lt; unsigned(b(31 downto 0))))then
346        1/1                      return '1';
347                             else
348        1/1                     return '0';
349                             end if;
350                         end function;
351                     
352                     begin
353                     
354                         -----------------------------------------------------------------------------------------------
355                         -- Priority decoder on TXT Buffers
356                         -----------------------------------------------------------------------------------------------
357                         priority_decoder_inst : entity ctu_can_fd_rtl.priority_decoder
358                         generic map (
359                             G_TXT_BUFFER_COUNT    =&gt; G_TXT_BUFFER_COUNT
360                         )
361                         port map (
362                             prio                       =&gt; mr_tx_priority_txbbm,        -- IN
363                             prio_valid                 =&gt; txtb_available,              -- IN
364                     
365                             output_valid               =&gt; select_buf_avail,            -- OUT
366                             output_index               =&gt; select_buf_index             -- OUT
367                         );
368                     
369                     
370                         -----------------------------------------------------------------------------------------------
371                         -- TX Arbitrator FSM
372                         -----------------------------------------------------------------------------------------------
373                         tx_arbitrator_fsm_inst : entity ctu_can_fd_rtl.tx_arbitrator_fsm
374                         port map (
375                             clk_sys                     =&gt; clk_sys,                     -- IN
376                             res_n                       =&gt; res_n,                       -- IN
377                     
378                             select_buf_avail            =&gt; select_buf_avail,            -- IN
379                             select_index_changed        =&gt; select_index_changed,        -- IN
380                             timestamp_valid             =&gt; timestamp_valid,             -- IN
381                             txtb_hw_cmd                 =&gt; txtb_hw_cmd,                 -- IN
382                             txtb_parity_mismatch_vld    =&gt; txtb_parity_mismatch_vld,    -- IN
383                     
384                             load_ts_lw_addr             =&gt; load_ts_lw_addr,             -- OUT
385                             load_ts_uw_addr             =&gt; load_ts_uw_addr,             -- OUT
386                             load_ffmt_w_addr            =&gt; load_ffmt_w_addr,            -- OUT
387                             load_ident_w_addr           =&gt; load_ident_w_addr,           -- OUT
388                             load_frame_test_w_addr      =&gt; load_frame_test_w_addr,      -- OUT
389                             txtb_meta_clk_en            =&gt; txtb_meta_clk_en,            -- OUT
390                     
391                             store_ts_l_w                =&gt; store_ts_l_w,                -- OUT
392                             commit_dbl_bufs             =&gt; commit_dbl_bufs,             -- OUT
393                             buffer_frame_test_w         =&gt; buffer_frame_test_w,         -- OUT
394                             buffer_md_w                 =&gt; buffer_md_w,                 -- OUT
395                             tx_arb_locked               =&gt; tx_arb_locked,               -- OUT
396                             store_last_txtb_index       =&gt; store_last_txtb_index,       -- OUT
397                             frame_valid_com_set         =&gt; frame_valid_com_set,         -- OUT
398                             frame_valid_com_clear       =&gt; frame_valid_com_clear,       -- OUT
399                             tx_arb_parity_check_valid   =&gt; tx_arb_parity_check_valid    -- OUT
400                         );
401                     
402                         -----------------------------------------------------------------------------------------------
403                         -- TXT Buffer differences fo Shuffle priorites of TXT Buffers, in TXT Buffer Backup mode,
404                         -- replace priority of &quot;Backup&quot; buffer with priority of &quot;original&quot; buffer
405                         -----------------------------------------------------------------------------------------------
406                         txtb_priority_gen : for i in 0 to G_TXT_BUFFER_COUNT - 1 generate
407                     
408                             -- Original Buffers
409                             txtb_priority_even_gen : if ((i mod 2) = 0) generate
410                                 mr_tx_priority_txbbm(i) &lt;= mr_tx_priority(i);
411                                 txtb_is_bb(i) &lt;= '0';
412                             end generate;
413                     
414                             -- Backup buffers
415                             txtb_priority_odd_gen : if ((i mod 2) = 1) generate
416                     
417                                 mr_tx_priority_txbbm(i) &lt;= mr_tx_priority(i) when (mr_mode_txbbm = '0')
418                                                                              else
419                                                            mr_tx_priority(i - 1);
420                     
421                                 txtb_is_bb(i) &lt;= '1' when (mr_mode_txbbm = '1' and int_txtb_index = i-1 and
422                                                            txtb_allow_bb(i - 1) = '1')
423                                                      else
424                                                  '0';
425                             end generate;
426                         end generate;
427                     
428                     
429                         -----------------------------------------------------------------------------------------------
430                         -- Comparing timestamp with external timestamp. This assumes that Upper timestamp is on the
431                         -- output of buffer and lower timestamp is stored in &quot;ts_low_internal&quot;.
432                         -----------------------------------------------------------------------------------------------
433                         timestamp_valid &lt;= less_than(txtb_timestamp, timestamp) when (mr_mode_tttm = TTTM_ENABLED)
434                                                                                 else
435                                                                             '1';
436                     
437                         -----------------------------------------------------------------------------------------------
438                         -- When TXT Buffer which is currently &quot;Validated&quot; suddenly becomes &quot;Unavailable&quot; (e.g. due to
439                         -- Set Abort command), this must be signalled to Protocol control in the same clock cycle!
440                         -- During transmission, CAN Core is reading metadata from outputs. Since the frame is valid,
441                         -- it is logical to also have &quot;tran_frame_valid&quot; active!
442                         -----------------------------------------------------------------------------------------------
443                         validated_buffer &lt;= '1' when (txtb_available(int_txtb_index) = '1') and
444                                                      (tran_frame_valid_com = '1')
445                                                 else
446                                             '0';
447                     
448                         tran_frame_valid &lt;= '1' when (validated_buffer = '1') or (tx_arb_locked = '1')
449                                                 else
450                                             '0';
451                     
452                         -----------------------------------------------------------------------------------------------
453                         -- Parity mismatch during validation of TXT Buffer, must be indexed using &quot;raw&quot; /
454                         -- &quot;combinatorial&quot; index of buffer which is currently being validated.
455                         ------------------------------------------------------------------------------
456                         txtb_parity_mismatch_vld &lt;= '1' when (txtb_parity_mismatch(select_buf_index) = '1' and
457                                                               mr_settings_pchke = '1')
458                                                         else
459                                                     '0';
460                     
461                         -----------------------------------------------------------------------------------------------
462                         -- Protocol controller reads from TXT Buffer, so if there is parity mismatch one clock cycle
463                         -- later, this means there was error in data word. In such case, signal to Protocol controller
464                         -- to start error frame! Buffer one which parity mismatch is checked, must be selected by
465                         -- registered index of TXT Buffer which is used for transmission.
466                         -----------------------------------------------------------------------------------------------
467                         txtb_parity_mismatch_tx &lt;= '1' when (txtb_parity_mismatch(int_txtb_index) = '1' and
468                                                              mr_settings_pchke = '1')
469                                                        else
470                                                    '0';
471                     
472                         tran_frame_parity_error &lt;= '1' when (txtb_parity_mismatch_tx = '1' and txtb_clk_en_q = '1')
473                                                        else
474                                                    '0';
475                     
476                         -----------------------------------------------------------------------------------------------
477                         -- Selecting TXT Buffer output word based on TXT Buffer index. During transmission, use last
478                         -- stored TXT buffer. Otherwise use combinatorially selected TXT buffer (during validation).
479                         -----------------------------------------------------------------------------------------------
480                         txtb_index_muxed_i &lt;= int_txtb_index when (tx_arb_locked = '1')
481                                                              else
482                                               select_buf_index;
483                     
484                         -- Parity check. When Protocol controller wants to enable clock for TXT Buffer, it reads data
485                         -- words from it for transmission. When this occurs, data will we available on the output of
486                         -- TXT Buffer RAM one clock cycle later. At this cycle, TXT Buffer needs to check for parity
487                         -- error.
488                         txtb_parity_check_valid &lt;= txtb_clk_en_q when (tx_arb_locked = '1')
489                                                                  else
490                                                    tx_arb_parity_check_valid;
491                     
492                         -- Select read data based on index of TXT buffer which should be accessed
493                         txtb_selected_input &lt;= txtb_port_b_data_out(txtb_index_muxed_i);
494                     
495                         -- Transmitted data word taken from TXT Buffer output
496                         tran_word &lt;= txtb_selected_input;
497                         txtb_index_muxed &lt;= txtb_index_muxed_i;
498                     
499                         -----------------------------------------------------------------------------------------------
500                         -- Joined timestamp from TXT Buffer. Note that it is not always valid! Only when the TXT Buffer
501                         -- is addressed with upper timestamp word address!
502                         -----------------------------------------------------------------------------------------------
503                         txtb_timestamp &lt;= txtb_selected_input &amp; ts_low_internal;
504                     
505                         -----------------------------------------------------------------------------------------------
506                         -- Output frame metadata and Identifier for CAN Core
507                         -----------------------------------------------------------------------------------------------
508                         tran_dlc         &lt;= tran_dlc_com;
509                         tran_is_rtr      &lt;= tran_is_rtr_com;
510                         tran_ident_type  &lt;= tran_ident_type_com;
511                         tran_frame_type  &lt;= tran_frame_type_com;
512                         tran_brs         &lt;= tran_brs_com;
513                         tran_identifier  &lt;= tran_identifier_com;
514                     
515                         -----------------------------------------------------------------------------------------------
516                         -- During Buffer selection, TX Arbitrator is addressing TXT Buffers.
517                         -- During Transmission, the Core is addressing TXT Buffers. The same goes for clock enable.
518                         -----------------------------------------------------------------------------------------------
519                         -- TODO: Convert pointers to std_logic!
520                         txtb_port_b_address &lt;= std_logic_vector(to_unsigned(txtb_ptr, 5)) when (tx_arb_locked = '1')
521                                                                                           else
522                                                std_logic_vector(to_unsigned(txtb_pointer_meta_q, 5));
523                     
524                         txtb_port_b_clk_en &lt;= txtb_clk_en when (tx_arb_locked = '1')
525                                                           else
526                                               txtb_meta_clk_en;
527                     
528                         txtb_hw_cmd_index &lt;= int_txtb_index;
529                     
530                     
531                         -----------------------------------------------------------------------------------------------
532                         -- Register for TXT Buffer clock enable
533                         -----------------------------------------------------------------------------------------------
534                         txtb_clk_en_reg_proc : process(clk_sys, res_n)
535                         begin
536        1/1                  if (res_n = '0') then
537        1/1                      txtb_clk_en_q &lt;= '0';
538                             elsif (rising_edge(clk_sys)) then
539        1/1                      txtb_clk_en_q &lt;= txtb_clk_en;
540                             end if;
541                         end process;
542                     
543                     
544                         -----------------------------------------------------------------------------------------------
545                         -- Register for loading lower 32 bits of CAN Frame timestamp
546                         -----------------------------------------------------------------------------------------------
547                         low_ts_reg_proc : process(res_n, clk_sys)
548                         begin
549        1/1                  if (res_n = '0') then
550        1/1                      ts_low_internal &lt;= (others =&gt; '0');
551                             elsif (rising_edge(clk_sys)) then
552        1/1                      if (store_ts_l_w = '1') then
553        1/1                          ts_low_internal &lt;= txtb_selected_input;
554                                 end if;
555                             end if;
556                         end process;
557                     
558                         -----------------------------------------------------------------------------------------------
559                         -- Double buffer registers for Metadata.
560                         -----------------------------------------------------------------------------------------------
561                         dbl_buf_reg_ffmt_proc : process(clk_sys, res_n)
562                         begin
563        1/1                  if (res_n = '0') then
564        1/1                      tran_dlc_dbl_buf           &lt;= (others =&gt; '0');
565        1/1                      tran_is_rtr_dbl_buf        &lt;= '0';
566        1/1                      tran_ident_type_dbl_buf    &lt;= '0';
567        1/1                      tran_frame_type_dbl_buf    &lt;= '0';
568        1/1                      tran_brs_dbl_buf           &lt;= '0';
569                             elsif (rising_edge(clk_sys)) then
570        1/1                      if (buffer_md_w = '1') then
571        1/1                          tran_dlc_dbl_buf           &lt;= txtb_selected_input(DLC_H downto DLC_L);
572        1/1                          tran_is_rtr_dbl_buf        &lt;= txtb_selected_input(RTR_IND);
573        1/1                          tran_ident_type_dbl_buf    &lt;= txtb_selected_input(IDE_IND);
574        1/1                          tran_frame_type_dbl_buf    &lt;= txtb_selected_input(FDF_IND);
575        1/1                          tran_brs_dbl_buf           &lt;= txtb_selected_input(BRS_IND);
576                                 end if;
577                             end if;
578                         end process;
579                     
580                         -----------------------------------------------------------------------------------------------
581                         -- Double buffer registers for Frame test word
582                         -----------------------------------------------------------------------------------------------
583                         dbl_buf_reg_ftw_proc : process(clk_sys, res_n)
584                         begin
585        1/1                  if (res_n = '0') then
586        1/1                      tran_frame_test_dbl_buf.fstc &lt;= '0';
587        1/1                      tran_frame_test_dbl_buf.fcrc &lt;= '0';
588        1/1                      tran_frame_test_dbl_buf.sdlc &lt;= '0';
589        1/1                      tran_frame_test_dbl_buf.tprm &lt;= (others =&gt; '0');
590                             elsif (rising_edge(clk_sys)) then
591        1/1                      if (buffer_frame_test_w = '1') then
592        1/1                          tran_frame_test_dbl_buf.fstc &lt;= txtb_selected_input(FSTC_IND);
593        1/1                          tran_frame_test_dbl_buf.fcrc &lt;= txtb_selected_input(FCRC_IND);
594        1/1                          tran_frame_test_dbl_buf.sdlc &lt;= txtb_selected_input(SDLC_IND);
595        1/1                          tran_frame_test_dbl_buf.tprm &lt;= txtb_selected_input(TPRM_H downto TPRM_L);
596                                 end if;
597                             end if;
598                         end process;
599                     
600                     
601                         -----------------------------------------------------------------------------------------------
602                         -- Capture registers for metadata commited to output of TX Arbitrator. Takenfrom double buffer
603                         -- register.
604                         -----------------------------------------------------------------------------------------------
605                         meta_data_reg_proc : process(clk_sys, res_n)
606                         begin
607        1/1                  if (res_n = '0') then
608        1/1                      tran_dlc_com         &lt;= (others =&gt; '0');
609        1/1                      tran_is_rtr_com      &lt;= '0';
610        1/1                      tran_ident_type_com  &lt;= '0';
611        1/1                      tran_frame_type_com  &lt;= '0';
612        1/1                      tran_brs_com         &lt;= '0';
613                             elsif (rising_edge(clk_sys)) then
614        1/1                      if (commit_dbl_bufs = '1') then
615        1/1                          tran_frame_type_com  &lt;= tran_frame_type_dbl_buf;
616        1/1                          tran_ident_type_com  &lt;= tran_ident_type_dbl_buf;
617        1/1                          tran_dlc_com         &lt;= tran_dlc_dbl_buf;
618        1/1                          tran_is_rtr_com      &lt;= tran_is_rtr_dbl_buf;
619        1/1                          tran_brs_com         &lt;= tran_brs_dbl_buf;
620                                 end if;
621                             end if;
622                         end process;
623                     
624                         -----------------------------------------------------------------------------------------------
625                         -- Capture registers for Identifier commited to output of TX Arbitrator.
626                         -----------------------------------------------------------------------------------------------
627                         identifier_reg_proc : process(clk_sys, res_n)
628                         begin
629        1/1                  if (res_n = '0') then
630        1/1                      tran_identifier_com &lt;= (others =&gt; '0');
631                             elsif (rising_edge(clk_sys)) then
632        1/1                      if (commit_dbl_bufs = '1') then
633        1/1                          tran_identifier_com &lt;= txtb_selected_input(28 downto 0);
634                                 end if;
635                             end if;
636                         end process;
637                     
638                         -----------------------------------------------------------------------------------------------
639                         -- Capture registers for Frame test word commited to output of TX Arbitrator.
640                         -----------------------------------------------------------------------------------------------
641                         frame_test_w_reg_proc : process(clk_sys, res_n)
642                         begin
643        1/1                  if (res_n = '0') then
644        1/1                      tran_frame_test.fstc &lt;= '0';
645        1/1                      tran_frame_test.fcrc &lt;= '0';
646        1/1                      tran_frame_test.sdlc &lt;= '0';
647        1/1                      tran_frame_test.tprm &lt;= (others =&gt; '0');
648                             elsif (rising_edge(clk_sys)) then
649        1/1                      if (commit_dbl_bufs = '1') then
650        1/1                          tran_frame_test &lt;= tran_frame_test_dbl_buf;
651                                 end if;
652                             end if;
653                         end process;
654                     
655                         -----------------------------------------------------------------------------------------------
656                         -- Register for &quot;committed&quot; valid frame output for CAN Core
657                         -----------------------------------------------------------------------------------------------
658                         tran_frame_valid_com_proc : process(clk_sys, res_n)
659                         begin
660        1/1                  if (res_n = '0') then
661        1/1                      tran_frame_valid_com        &lt;= '0';
662                             elsif (rising_edge(clk_sys)) then
663        1/1                      if (frame_valid_com_set = '1') then
664        1/1                          tran_frame_valid_com    &lt;= '1';
665                                 elsif (frame_valid_com_clear = '1') then
666        1/1                          tran_frame_valid_com    &lt;= '0';
667                                 end if;
668                             end if;
669                         end process;
670                     
671                     
672                         -----------------------------------------------------------------------------------------------
673                         -- Storing values of selected TXT Buffer index when selection process ends. Storing TXT Buffer
674                         -- at the time of LOCK from CAN Core. Two values are needed to determine change of selected TXT
675                         -- Buffer for CAN Core. CAN Core needs this information for erasing retransmitt limit counter.
676                         -----------------------------------------------------------------------------------------------
677                         store_indices_proc : process(clk_sys, res_n)
678                         begin
679        1/1                  if (res_n = '0') then
680        1/1                      last_txtb_index             &lt;= 0;
681        1/1                      int_txtb_index              &lt;= 0;
682                     
683                             elsif (rising_edge(clk_sys)) then
684                                 -- At the time of lock, the last index is stored from the last stored index.
685        1/1                      if (store_last_txtb_index = '1') then
686        1/1                          last_txtb_index         &lt;= int_txtb_index;
687                                 end if;
688                     
689                                 -- Combinationally selected index (select_buf_index) is stored when metadata are stored.
690        1/1                      if (commit_dbl_bufs = '1') then
691        1/1                          int_txtb_index          &lt;= select_buf_index;
692                                 end if;
693                     
694                             end if;
695                         end process;
696                     
697                         txtb_changed  &lt;= '1' when (last_txtb_index /= int_txtb_index and store_last_txtb_index = '1')
698                                              else
699                                          '0';
700                     
701                     
702                         -----------------------------------------------------------------------------------------------
703                         -- Registering value of combinationally selected index by priority decoder to determine change
704                         -- and signal restarting selection process to TX Arbitrator FSM.
705                         -----------------------------------------------------------------------------------------------
706                         sel_index_change_proc : process(clk_sys, res_n)
707                         begin
708        1/1                  if (res_n = '0') then
709        1/1                      select_buf_index_reg  &lt;= 0;
710                             elsif (rising_edge(clk_sys)) then
711        1/1                      select_buf_index_reg &lt;= select_buf_index;
712                             end if;
713                         end process;
714                     
715                         select_index_changed &lt;= '0' when (select_buf_index = select_buf_index_reg)
716                                                     else
717                                                 '1';
718                     
719                     
720                         -----------------------------------------------------------------------------------------------
721                         -- Metadata pointer to address TXT Buffer Timestamp and Metadata Words.
722                         -----------------------------------------------------------------------------------------------
723                         txtb_pointer_meta_d &lt;=
724                             to_integer(unsigned(TIMESTAMP_L_W_ADR(11 downto 2))) when (load_ts_lw_addr = '1') else
725                             to_integer(unsigned(TIMESTAMP_U_W_ADR(11 downto 2))) when (load_ts_uw_addr = '1') else
726                             to_integer(unsigned(FRAME_FORMAT_W_ADR(11 downto 2))) when (load_ffmt_w_addr = '1') else
727                             to_integer(unsigned(IDENTIFIER_W_ADR(11 downto 2))) when (load_ident_w_addr = '1') else
728                             to_integer(unsigned(FRAME_TEST_W_ADR(11 downto 2))) when (load_frame_test_w_addr = '1') else
729                             txtb_pointer_meta_q;
730                     
731                         store_meta_data_ptr_proc : process(clk_sys, res_n)
732                         begin
733        1/1                  if (res_n = '0') then
734        1/1                      txtb_pointer_meta_q &lt;= to_integer(unsigned(TIMESTAMP_L_W_ADR(11 downto 2)));
735                             elsif (rising_edge(clk_sys)) then
736        1/1                      txtb_pointer_meta_q &lt;= txtb_pointer_meta_d;
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod210.html" >CTU_CAN_FD_RTL.TX_ARBITRATOR RTL</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">Conditions</td><td>139</td><td>138</td><td>99.28</td></tr>
<tr class="s9"><td class="lf">Logical</td><td>139</td><td>138</td><td>99.28</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       343
 EXPRESSION 
 Number  Term
      1  (UNSIGNED(A(63 DOWNTO 32)) &lt; UNSIGNED(B(63 DOWNTO 32))) OR 
      2  ((A(63 DOWNTO 32) = B(63 DOWNTO 32)) AND (UNSIGNED(A(31 DOWNTO 0)) &lt; UNSIGNED(B(31 DOWNTO 0)))))
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       343
 SUB-EXPRESSION ((A(63 DOWNTO 32) = B(63 DOWNTO 32)) AND (UNSIGNED(A(31 DOWNTO 0)) &lt; UNSIGNED(B(31 DOWNTO 0))))
                 -----------------1-----------------     --------------------------2--------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       417
 EXPRESSION (MR_MODE_TXBBM = '0')
            ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       421
 EXPRESSION ((MR_MODE_TXBBM = '1') AND (INT_TXTB_INDEX = (I - 1)) AND (TXTB_ALLOW_BB((I - 1)) = '1'))
            --------------------------------------------1--------------------------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       421
 SUB-EXPRESSION ((MR_MODE_TXBBM = '1') AND (INT_TXTB_INDEX = (I - 1)) AND (TXTB_ALLOW_BB((I - 1)) = '1'))
                 ----------1----------     -------------2------------     ---------------3--------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       433
 EXPRESSION (MR_MODE_TTTM = '1')
            ----------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       443
 EXPRESSION ((TXTB_AVAILABLE(INT_TXTB_INDEX) = '1') AND (TRAN_FRAME_VALID_COM = '1'))
            ------------------------------------1------------------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       443
 SUB-EXPRESSION ((TXTB_AVAILABLE(INT_TXTB_INDEX) = '1') AND (TRAN_FRAME_VALID_COM = '1'))
                 -------------------1------------------     --------------2-------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       448
 EXPRESSION ((VALIDATED_BUFFER = '1') OR (TX_ARB_LOCKED = '1'))
            -------------------------1-------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       448
 SUB-EXPRESSION ((VALIDATED_BUFFER = '1') OR (TX_ARB_LOCKED = '1'))
                 ------------1-----------    ----------2----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       456
 EXPRESSION ((TXTB_PARITY_MISMATCH(SELECT_BUF_INDEX) = '1') AND (MR_SETTINGS_PCHKE = '1'))
            ---------------------------------------1--------------------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       456
 SUB-EXPRESSION ((TXTB_PARITY_MISMATCH(SELECT_BUF_INDEX) = '1') AND (MR_SETTINGS_PCHKE = '1'))
                 -----------------------1----------------------     ------------2------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       467
 EXPRESSION ((TXTB_PARITY_MISMATCH(INT_TXTB_INDEX) = '1') AND (MR_SETTINGS_PCHKE = '1'))
            --------------------------------------1-------------------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       467
 SUB-EXPRESSION ((TXTB_PARITY_MISMATCH(INT_TXTB_INDEX) = '1') AND (MR_SETTINGS_PCHKE = '1'))
                 ----------------------1---------------------     ------------2------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       472
 EXPRESSION ((TXTB_PARITY_MISMATCH_TX = '1') AND (TXTB_CLK_EN_Q = '1'))
            -----------------------------1-----------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       472
 SUB-EXPRESSION ((TXTB_PARITY_MISMATCH_TX = '1') AND (TXTB_CLK_EN_Q = '1'))
                 ---------------1---------------     ----------2----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       480
 EXPRESSION (TX_ARB_LOCKED = '1')
            ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       488
 EXPRESSION (TX_ARB_LOCKED = '1')
            ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       520
 EXPRESSION (TX_ARB_LOCKED = '1')
            ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       524
 EXPRESSION (TX_ARB_LOCKED = '1')
            ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       697
 EXPRESSION ((LAST_TXTB_INDEX /= INT_TXTB_INDEX) AND (STORE_LAST_TXTB_INDEX = '1'))
            -----------------------------------1-----------------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       697
 SUB-EXPRESSION ((LAST_TXTB_INDEX /= INT_TXTB_INDEX) AND (STORE_LAST_TXTB_INDEX = '1'))
                 -----------------1-----------------     --------------2--------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       715
 EXPRESSION (SELECT_BUF_INDEX = SELECT_BUF_INDEX_REG)
            --------------------1--------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       724
 EXPRESSION (LOAD_TS_LW_ADDR = '1')
            -----------1-----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       725
 EXPRESSION (LOAD_TS_UW_ADDR = '1')
            -----------1-----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       726
 EXPRESSION (LOAD_FFMT_W_ADDR = '1')
            ------------1-----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       727
 EXPRESSION (LOAD_IDENT_W_ADDR = '1')
            ------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       728
 EXPRESSION (LOAD_FRAME_TEST_W_ADDR = '1')
            ---------------1--------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       757
 EXPRESSION ((TXTB_HW_CMD_INDEX = 0) AND (TXTB_HW_CMD.LOCK = '1'))
             -----------1-----------     ------------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       759
 EXPRESSION ((TXTB_HW_CMD_INDEX = 1) AND (TXTB_HW_CMD.LOCK = '1'))
             -----------1-----------     ------------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       761
 EXPRESSION ((TXTB_HW_CMD_INDEX = 2) AND (TXTB_HW_CMD.LOCK = '1'))
             -----------1-----------     ------------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       763
 EXPRESSION ((TXTB_HW_CMD_INDEX = 3) AND (TXTB_HW_CMD.LOCK = '1'))
             -----------1-----------     ------------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       765
 EXPRESSION ((TXTB_HW_CMD_INDEX = 4) AND (TXTB_HW_CMD.LOCK = '1'))
             -----------1-----------     ------------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       767
 EXPRESSION ((TXTB_HW_CMD_INDEX = 5) AND (TXTB_HW_CMD.LOCK = '1'))
             -----------1-----------     ------------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       769
 EXPRESSION ((TXTB_HW_CMD_INDEX = 6) AND (TXTB_HW_CMD.LOCK = '1'))
             -----------1-----------     ------------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       771
 EXPRESSION ((TXTB_HW_CMD_INDEX = 7) AND (TXTB_HW_CMD.LOCK = '1'))
             -----------1-----------     ------------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       776
 EXPRESSION ((TXTB_HW_CMD_INDEX = 0) AND (TXTB_HW_CMD.UNLOCK = '1'))
             -----------1-----------     -------------2------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       778
 EXPRESSION ((TXTB_HW_CMD_INDEX = 1) AND (TXTB_HW_CMD.UNLOCK = '1'))
             -----------1-----------     -------------2------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       780
 EXPRESSION ((TXTB_HW_CMD_INDEX = 2) AND (TXTB_HW_CMD.UNLOCK = '1'))
             -----------1-----------     -------------2------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       782
 EXPRESSION ((TXTB_HW_CMD_INDEX = 3) AND (TXTB_HW_CMD.UNLOCK = '1'))
             -----------1-----------     -------------2------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       784
 EXPRESSION ((TXTB_HW_CMD_INDEX = 4) AND (TXTB_HW_CMD.UNLOCK = '1'))
             -----------1-----------     -------------2------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       786
 EXPRESSION ((TXTB_HW_CMD_INDEX = 5) AND (TXTB_HW_CMD.UNLOCK = '1'))
             -----------1-----------     -------------2------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       788
 EXPRESSION ((TXTB_HW_CMD_INDEX = 6) AND (TXTB_HW_CMD.UNLOCK = '1'))
             -----------1-----------     -------------2------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       790
 EXPRESSION ((TXTB_HW_CMD_INDEX = 7) AND (TXTB_HW_CMD.UNLOCK = '1'))
             -----------1-----------     -------------2------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       797
 EXPRESSION ((MR_MODE_TTTM = '1') AND (TRAN_FRAME_VALID = '1'))
             ----------1---------     ------------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       799
 EXPRESSION ((MR_MODE_TTTM = '0') AND (TRAN_FRAME_VALID = '1'))
             ----------1---------     ------------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       802
 EXPRESSION ((MR_MODE_TXBBM = '1') AND (TRAN_FRAME_VALID = '1'))
             ----------1----------     ------------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       804
 EXPRESSION ((MR_MODE_TXBBM = '0') AND (TRAN_FRAME_VALID = '1'))
             ----------1----------     ------------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       818
 EXPRESSION ((TXTB_AVAILABLE(0) = '1') AND (SELECT_BUF_INDEX = 0) AND (TXTB_HW_CMD.LOCK = '0'))
             ------------1------------     -----------2----------     ------------3-----------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       824
 EXPRESSION ((TXTB_CHANGED = '1') AND (TXTB_HW_CMD.LOCK = '1'))
             ----------1---------     ------------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       828
 EXPRESSION ((SELECT_INDEX_CHANGED = '1') AND (TXTB_HW_CMD.LOCK = '1'))
             --------------1-------------     ------------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       841
 EXPRESSION ((TRAN_FRAME_VALID = '0') AND (TXTB_HW_CMD.LOCK = '1'))
             ------------1-----------     ------------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod210.html" >CTU_CAN_FD_RTL.TX_ARBITRATOR RTL</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Totals</td>
<td class="rt">99</td>
<td class="rt">97</td>
<td class="rt">97.98 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">1406</td>
<td class="rt">1356</td>
<td class="rt">96.44 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">703</td>
<td class="rt">697</td>
<td class="rt">99.15 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">703</td>
<td class="rt">659</td>
<td class="rt">93.74 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s9">
<td>Ports</td>
<td class="rt">50</td>
<td class="rt">48</td>
<td class="rt">96.00 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">950</td>
<td class="rt">900</td>
<td class="rt">94.74 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">475</td>
<td class="rt">469</td>
<td class="rt">98.74 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">475</td>
<td class="rt">431</td>
<td class="rt">90.74 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Signals</td>
<td class="rt">49</td>
<td class="rt">49</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Signal Bits</td>
<td class="rt">456</td>
<td class="rt">456</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">228</td>
<td class="rt">228</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">228</td>
<td class="rt">228</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>CLK_SYS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RES_N</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_PORT_B_DATA_OUT(0)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_PORT_B_DATA_OUT(1)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_PORT_B_DATA_OUT(2)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_PORT_B_DATA_OUT(3)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_PORT_B_DATA_OUT(4)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_PORT_B_DATA_OUT(5)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_PORT_B_DATA_OUT(6)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_PORT_B_DATA_OUT(7)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_AVAILABLE[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_ALLOW_BB[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_PORT_B_ADDRESS[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TXTB_PORT_B_CLK_EN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TXTB_PARITY_CHECK_VALID</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TXTB_PARITY_MISMATCH[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_IS_BB[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TXTB_IS_BB[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TXTB_IS_BB[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TXTB_IS_BB[3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TXTB_IS_BB[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TXTB_IS_BB[5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TXTB_IS_BB[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TXTB_IS_BB[7]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TRAN_WORD[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TRAN_DLC[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TRAN_IS_RTR</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TRAN_IDENT_TYPE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TRAN_FRAME_TYPE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TRAN_BRS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TRAN_IDENTIFIER[28:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TRAN_FRAME_TEST.FSTC</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TRAN_FRAME_TEST.FCRC</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TRAN_FRAME_TEST.SDLC</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TRAN_FRAME_TEST.TPRM[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TRAN_FRAME_VALID</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TRAN_FRAME_PARITY_ERROR</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TXTB_HW_CMD.LOCK</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_HW_CMD.UNLOCK</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_HW_CMD.VALID</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_HW_CMD.ERR</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_HW_CMD.ARBL</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_HW_CMD.FAILED</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_CHANGED</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TXTB_CLK_EN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_MODE_TTTM</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_MODE_TXBBM</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_SETTINGS_PCHKE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_TX_PRIORITY(0)[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_TX_PRIORITY(1)[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_TX_PRIORITY(2)[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_TX_PRIORITY(3)[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_TX_PRIORITY(4)[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_TX_PRIORITY(5)[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_TX_PRIORITY(6)[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_TX_PRIORITY(7)[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TIMESTAMP[23:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TIMESTAMP[30:24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TIMESTAMP[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TIMESTAMP[62:32]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TIMESTAMP[63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>SELECT_BUF_AVAIL</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TXTB_SELECTED_INPUT[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TXTB_TIMESTAMP[63:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TIMESTAMP_VALID</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>SELECT_INDEX_CHANGED</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>VALIDATED_BUFFER</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TXTB_CLK_EN_Q</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TX_ARB_PARITY_CHECK_VALID</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TS_LOW_INTERNAL[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TRAN_DLC_DBL_BUF[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TRAN_IS_RTR_DBL_BUF</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TRAN_IDENT_TYPE_DBL_BUF</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TRAN_FRAME_TYPE_DBL_BUF</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TRAN_BRS_DBL_BUF</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TRAN_FRAME_TEST_DBL_BUF.FSTC</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TRAN_FRAME_TEST_DBL_BUF.FCRC</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TRAN_FRAME_TEST_DBL_BUF.SDLC</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TRAN_FRAME_TEST_DBL_BUF.TPRM[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TRAN_DLC_COM[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TRAN_IS_RTR_COM</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TRAN_IDENT_TYPE_COM</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TRAN_FRAME_TYPE_COM</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TRAN_BRS_COM</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TRAN_FRAME_VALID_COM</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TRAN_IDENTIFIER_COM[28:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>LOAD_TS_LW_ADDR</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>LOAD_TS_UW_ADDR</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>LOAD_FFMT_W_ADDR</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>LOAD_IDENT_W_ADDR</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>LOAD_FRAME_TEST_W_ADDR</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>STORE_TS_L_W</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>COMMIT_DBL_BUFS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>BUFFER_MD_W</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>BUFFER_FRAME_TEST_W</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>STORE_LAST_TXTB_INDEX</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>FRAME_VALID_COM_SET</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>FRAME_VALID_COM_CLEAR</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TX_ARB_LOCKED</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TXTB_META_CLK_EN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_TX_PRIORITY_TXBBM(0)[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_TX_PRIORITY_TXBBM(1)[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_TX_PRIORITY_TXBBM(2)[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_TX_PRIORITY_TXBBM(3)[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_TX_PRIORITY_TXBBM(4)[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_TX_PRIORITY_TXBBM(5)[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_TX_PRIORITY_TXBBM(6)[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_TX_PRIORITY_TXBBM(7)[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TXTB_PARITY_MISMATCH_VLD</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TXTB_PARITY_MISMATCH_TX</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod210.html" >CTU_CAN_FD_RTL.TX_ARBITRATOR RTL</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">80</td>
<td class="rt">80</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">417</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">421</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">433</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">443</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">448</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">456</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">467</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">472</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">480</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">488</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">520</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">524</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">536</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">549</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">563</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">585</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">607</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">629</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">643</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">660</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">679</td>
<td class="rt">6</td>
<td class="rt">6</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">697</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">708</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">715</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">724</td>
<td class="rt">6</td>
<td class="rt">6</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">733</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">343</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
417                    mr_tx_priority_txbbm(i) <= mr_tx_priority(i) when (mr_mode_txbbm = '0')
                                                                    <font color = "green">-1-</font>  
                                                                    <font color = "green">==></font>  
                                                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
421                    txtb_is_bb(i) <= '1' when (mr_mode_txbbm = '1' and int_txtb_index = i-1 and
                                            <font color = "green">-1-</font>  
                                            <font color = "green">==></font>  
                                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
433            timestamp_valid <= less_than(txtb_timestamp, timestamp) when (mr_mode_tttm = TTTM_ENABLED)
                                                                       <font color = "green">-1-</font>  
                                                                       <font color = "green">==></font>  
                                                                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
443            validated_buffer <= '1' when (txtb_available(int_txtb_index) = '1') and
                                       <font color = "green">-1-</font>  
                                       <font color = "green">==></font>  
                                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
448            tran_frame_valid <= '1' when (validated_buffer = '1') or (tx_arb_locked = '1')
                                       <font color = "green">-1-</font>  
                                       <font color = "green">==></font>  
                                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
456            txtb_parity_mismatch_vld <= '1' when (txtb_parity_mismatch(select_buf_index) = '1' and
                                               <font color = "green">-1-</font>  
                                               <font color = "green">==></font>  
                                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
467            txtb_parity_mismatch_tx <= '1' when (txtb_parity_mismatch(int_txtb_index) = '1' and
                                              <font color = "green">-1-</font>  
                                              <font color = "green">==></font>  
                                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
472            tran_frame_parity_error <= '1' when (txtb_parity_mismatch_tx = '1' and txtb_clk_en_q = '1')
                                              <font color = "green">-1-</font>  
                                              <font color = "green">==></font>  
                                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
480            txtb_index_muxed_i <= int_txtb_index when (tx_arb_locked = '1')
                                                    <font color = "green">-1-</font>  
                                                    <font color = "green">==></font>  
                                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
488            txtb_parity_check_valid <= txtb_clk_en_q when (tx_arb_locked = '1')
                                                        <font color = "green">-1-</font>  
                                                        <font color = "green">==></font>  
                                                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
520            txtb_port_b_address <= std_logic_vector(to_unsigned(txtb_ptr, 5)) when (tx_arb_locked = '1')
                                                                                 <font color = "green">-1-</font>  
                                                                                 <font color = "green">==></font>  
                                                                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
524            txtb_port_b_clk_en <= txtb_clk_en when (tx_arb_locked = '1')
                                                 <font color = "green">-1-</font>  
                                                 <font color = "green">==></font>  
                                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
536                if (res_n = '0') then
                   <font color = "green">-1-</font>  
537                    txtb_clk_en_q <= '0';
           <font color = "green">            ==></font>
538                elsif (rising_edge(clk_sys)) then
                      <font color = "green">-2-</font>  
539                    txtb_clk_en_q <= txtb_clk_en;
           <font color = "green">            ==></font>
540                end if;
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
549                if (res_n = '0') then
                   <font color = "green">-1-</font>  
550                    ts_low_internal <= (others => '0');
           <font color = "green">            ==></font>
551                elsif (rising_edge(clk_sys)) then
                      <font color = "green">-2-</font>  
552                    if (store_ts_l_w = '1') then
                       <font color = "green">-3-</font>  
553                        ts_low_internal <= txtb_selected_input;
           <font color = "green">                ==></font>
554                    end if;
                       MISSING_ELSE
           <font color = "green">            ==></font>
555                end if;
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
563                if (res_n = '0') then
                   <font color = "green">-1-</font>  
564                    tran_dlc_dbl_buf           <= (others => '0');
           <font color = "green">            ==></font>
565                    tran_is_rtr_dbl_buf        <= '0';
566                    tran_ident_type_dbl_buf    <= '0';
567                    tran_frame_type_dbl_buf    <= '0';
568                    tran_brs_dbl_buf           <= '0';
569                elsif (rising_edge(clk_sys)) then
                      <font color = "green">-2-</font>  
570                    if (buffer_md_w = '1') then
                       <font color = "green">-3-</font>  
571                        tran_dlc_dbl_buf           <= txtb_selected_input(DLC_H downto DLC_L);
           <font color = "green">                ==></font>
572                        tran_is_rtr_dbl_buf        <= txtb_selected_input(RTR_IND);
573                        tran_ident_type_dbl_buf    <= txtb_selected_input(IDE_IND);
574                        tran_frame_type_dbl_buf    <= txtb_selected_input(FDF_IND);
575                        tran_brs_dbl_buf           <= txtb_selected_input(BRS_IND);
576                    end if;
                       MISSING_ELSE
           <font color = "green">            ==></font>
577                end if;
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
585                if (res_n = '0') then
                   <font color = "green">-1-</font>  
586                    tran_frame_test_dbl_buf.fstc <= '0';
           <font color = "green">            ==></font>
587                    tran_frame_test_dbl_buf.fcrc <= '0';
588                    tran_frame_test_dbl_buf.sdlc <= '0';
589                    tran_frame_test_dbl_buf.tprm <= (others => '0');
590                elsif (rising_edge(clk_sys)) then
                      <font color = "green">-2-</font>  
591                    if (buffer_frame_test_w = '1') then
                       <font color = "green">-3-</font>  
592                        tran_frame_test_dbl_buf.fstc <= txtb_selected_input(FSTC_IND);
           <font color = "green">                ==></font>
593                        tran_frame_test_dbl_buf.fcrc <= txtb_selected_input(FCRC_IND);
594                        tran_frame_test_dbl_buf.sdlc <= txtb_selected_input(SDLC_IND);
595                        tran_frame_test_dbl_buf.tprm <= txtb_selected_input(TPRM_H downto TPRM_L);
596                    end if;
                       MISSING_ELSE
           <font color = "green">            ==></font>
597                end if;
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
607                if (res_n = '0') then
                   <font color = "green">-1-</font>  
608                    tran_dlc_com         <= (others => '0');
           <font color = "green">            ==></font>
609                    tran_is_rtr_com      <= '0';
610                    tran_ident_type_com  <= '0';
611                    tran_frame_type_com  <= '0';
612                    tran_brs_com         <= '0';
613                elsif (rising_edge(clk_sys)) then
                      <font color = "green">-2-</font>  
614                    if (commit_dbl_bufs = '1') then
                       <font color = "green">-3-</font>  
615                        tran_frame_type_com  <= tran_frame_type_dbl_buf;
           <font color = "green">                ==></font>
616                        tran_ident_type_com  <= tran_ident_type_dbl_buf;
617                        tran_dlc_com         <= tran_dlc_dbl_buf;
618                        tran_is_rtr_com      <= tran_is_rtr_dbl_buf;
619                        tran_brs_com         <= tran_brs_dbl_buf;
620                    end if;
                       MISSING_ELSE
           <font color = "green">            ==></font>
621                end if;
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
629                if (res_n = '0') then
                   <font color = "green">-1-</font>  
630                    tran_identifier_com <= (others => '0');
           <font color = "green">            ==></font>
631                elsif (rising_edge(clk_sys)) then
                      <font color = "green">-2-</font>  
632                    if (commit_dbl_bufs = '1') then
                       <font color = "green">-3-</font>  
633                        tran_identifier_com <= txtb_selected_input(28 downto 0);
           <font color = "green">                ==></font>
634                    end if;
                       MISSING_ELSE
           <font color = "green">            ==></font>
635                end if;
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
643                if (res_n = '0') then
                   <font color = "green">-1-</font>  
644                    tran_frame_test.fstc <= '0';
           <font color = "green">            ==></font>
645                    tran_frame_test.fcrc <= '0';
646                    tran_frame_test.sdlc <= '0';
647                    tran_frame_test.tprm <= (others => '0');
648                elsif (rising_edge(clk_sys)) then
                      <font color = "green">-2-</font>  
649                    if (commit_dbl_bufs = '1') then
                       <font color = "green">-3-</font>  
650                        tran_frame_test <= tran_frame_test_dbl_buf;
           <font color = "green">                ==></font>
651                    end if;
                       MISSING_ELSE
           <font color = "green">            ==></font>
652                end if;
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
660                if (res_n = '0') then
                   <font color = "green">-1-</font>  
661                    tran_frame_valid_com        <= '0';
           <font color = "green">            ==></font>
662                elsif (rising_edge(clk_sys)) then
                      <font color = "green">-2-</font>  
663                    if (frame_valid_com_set = '1') then
                       <font color = "green">-3-</font>  
664                        tran_frame_valid_com    <= '1';
           <font color = "green">                ==></font>
665                    elsif (frame_valid_com_clear = '1') then
                          <font color = "green">-4-</font>  
666                        tran_frame_valid_com    <= '0';
           <font color = "green">                ==></font>
667                    end if;
                       MISSING_ELSE
           <font color = "green">            ==></font>
668                end if;
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
679                if (res_n = '0') then
                   <font color = "green">-1-</font>  
680                    last_txtb_index             <= 0;
           <font color = "green">            ==></font>
681                    int_txtb_index              <= 0;
682        
683                elsif (rising_edge(clk_sys)) then
                      <font color = "green">-2-</font>  
684                    -- At the time of lock, the last index is stored from the last stored index.
685                    if (store_last_txtb_index = '1') then
                       <font color = "green">-3-</font>  
686                        last_txtb_index         <= int_txtb_index;
           <font color = "green">                ==></font>
687                    end if;
                       MISSING_ELSE
           <font color = "green">            ==></font>
688        
689                    -- Combinationally selected index (select_buf_index) is stored when metadata are stored.
690                    if (commit_dbl_bufs = '1') then
                       <font color = "green">-4-</font>  
691                        int_txtb_index          <= select_buf_index;
           <font color = "green">                ==></font>
692                    end if;
                       MISSING_ELSE
           <font color = "green">            ==></font>
693        
694                end if;
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
697            txtb_changed  <= '1' when (last_txtb_index /= int_txtb_index and store_last_txtb_index = '1')
                                    <font color = "green">-1-</font>  
                                    <font color = "green">==></font>  
                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
708                if (res_n = '0') then
                   <font color = "green">-1-</font>  
709                    select_buf_index_reg  <= 0;
           <font color = "green">            ==></font>
710                elsif (rising_edge(clk_sys)) then
                      <font color = "green">-2-</font>  
711                    select_buf_index_reg <= select_buf_index;
           <font color = "green">            ==></font>
712                end if;
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
715            select_index_changed <= '0' when (select_buf_index = select_buf_index_reg)
                                           <font color = "green">-1-</font>  
                                           <font color = "green">==></font>  
                                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
724                to_integer(unsigned(TIMESTAMP_L_W_ADR(11 downto 2))) when (load_ts_lw_addr = '1') else
                                                                        <font color = "green">-1-</font>  
           <font color = "green">        ==></font>
725                to_integer(unsigned(TIMESTAMP_U_W_ADR(11 downto 2))) when (load_ts_uw_addr = '1') else
                                                                        <font color = "green">-2-</font>  
           <font color = "green">        ==></font>
726                to_integer(unsigned(FRAME_FORMAT_W_ADR(11 downto 2))) when (load_ffmt_w_addr = '1') else
                                                                         <font color = "green">-3-</font>  
           <font color = "green">        ==></font>
727                to_integer(unsigned(IDENTIFIER_W_ADR(11 downto 2))) when (load_ident_w_addr = '1') else
                                                                       <font color = "green">-4-</font>  
           <font color = "green">        ==></font>
728                to_integer(unsigned(FRAME_TEST_W_ADR(11 downto 2))) when (load_frame_test_w_addr = '1') else
                                                                       <font color = "green">-5-</font>  
                                                                       <font color = "green">==></font>  
                                                                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
733                if (res_n = '0') then
                   <font color = "green">-1-</font>  
734                    txtb_pointer_meta_q <= to_integer(unsigned(TIMESTAMP_L_W_ADR(11 downto 2)));
           <font color = "green">            ==></font>
735                elsif (rising_edge(clk_sys)) then
                      <font color = "green">-2-</font>  
736                    txtb_pointer_meta_q <= txtb_pointer_meta_d;
           <font color = "green">            ==></font>
737                end if;
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
343                if (unsigned(a(63 downto 32)) < unsigned(b(63 downto 32))) or
                   <font color = "green">-1-</font>  
344                    ((a(63 downto 32) = b(63 downto 32)) and
345                    (unsigned(a(31 downto 0)) < unsigned(b(31 downto 0))))then
346                    return '1';
           <font color = "green">            ==></font>
347                else
348                   return '0';
           <font color = "green">           ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_482'>
<a name="inst_tag_482_Line"></a>
<b>Line Coverage for Instance : <a href="mod210.html#inst_tag_482" >TB_TOP_CTU_CAN_FD.DUT.TX_ARBITRATOR_INST<img src="ex.gif" class="icon"></a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>73</td><td>73</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_FUNCTION</td><td>343</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>536</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>549</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>563</td><td>12</td><td>12</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>585</td><td>10</td><td>10</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>607</td><td>12</td><td>12</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>629</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>643</td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>660</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>679</td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>708</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>733</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
342                         begin
343        1/1                  if (unsigned(a(63 downto 32)) &lt; unsigned(b(63 downto 32))) or
344                                 ((a(63 downto 32) = b(63 downto 32)) and
345                                 (unsigned(a(31 downto 0)) &lt; unsigned(b(31 downto 0))))then
346        1/1                      return '1';
347                             else
348        1/1                     return '0';
349                             end if;
350                         end function;
351                     
352                     begin
353                     
354                         -----------------------------------------------------------------------------------------------
355                         -- Priority decoder on TXT Buffers
356                         -----------------------------------------------------------------------------------------------
357                         priority_decoder_inst : entity ctu_can_fd_rtl.priority_decoder
358                         generic map (
359                             G_TXT_BUFFER_COUNT    =&gt; G_TXT_BUFFER_COUNT
360                         )
361                         port map (
362                             prio                       =&gt; mr_tx_priority_txbbm,        -- IN
363                             prio_valid                 =&gt; txtb_available,              -- IN
364                     
365                             output_valid               =&gt; select_buf_avail,            -- OUT
366                             output_index               =&gt; select_buf_index             -- OUT
367                         );
368                     
369                     
370                         -----------------------------------------------------------------------------------------------
371                         -- TX Arbitrator FSM
372                         -----------------------------------------------------------------------------------------------
373                         tx_arbitrator_fsm_inst : entity ctu_can_fd_rtl.tx_arbitrator_fsm
374                         port map (
375                             clk_sys                     =&gt; clk_sys,                     -- IN
376                             res_n                       =&gt; res_n,                       -- IN
377                     
378                             select_buf_avail            =&gt; select_buf_avail,            -- IN
379                             select_index_changed        =&gt; select_index_changed,        -- IN
380                             timestamp_valid             =&gt; timestamp_valid,             -- IN
381                             txtb_hw_cmd                 =&gt; txtb_hw_cmd,                 -- IN
382                             txtb_parity_mismatch_vld    =&gt; txtb_parity_mismatch_vld,    -- IN
383                     
384                             load_ts_lw_addr             =&gt; load_ts_lw_addr,             -- OUT
385                             load_ts_uw_addr             =&gt; load_ts_uw_addr,             -- OUT
386                             load_ffmt_w_addr            =&gt; load_ffmt_w_addr,            -- OUT
387                             load_ident_w_addr           =&gt; load_ident_w_addr,           -- OUT
388                             load_frame_test_w_addr      =&gt; load_frame_test_w_addr,      -- OUT
389                             txtb_meta_clk_en            =&gt; txtb_meta_clk_en,            -- OUT
390                     
391                             store_ts_l_w                =&gt; store_ts_l_w,                -- OUT
392                             commit_dbl_bufs             =&gt; commit_dbl_bufs,             -- OUT
393                             buffer_frame_test_w         =&gt; buffer_frame_test_w,         -- OUT
394                             buffer_md_w                 =&gt; buffer_md_w,                 -- OUT
395                             tx_arb_locked               =&gt; tx_arb_locked,               -- OUT
396                             store_last_txtb_index       =&gt; store_last_txtb_index,       -- OUT
397                             frame_valid_com_set         =&gt; frame_valid_com_set,         -- OUT
398                             frame_valid_com_clear       =&gt; frame_valid_com_clear,       -- OUT
399                             tx_arb_parity_check_valid   =&gt; tx_arb_parity_check_valid    -- OUT
400                         );
401                     
402                         -----------------------------------------------------------------------------------------------
403                         -- TXT Buffer differences fo Shuffle priorites of TXT Buffers, in TXT Buffer Backup mode,
404                         -- replace priority of &quot;Backup&quot; buffer with priority of &quot;original&quot; buffer
405                         -----------------------------------------------------------------------------------------------
406                         txtb_priority_gen : for i in 0 to G_TXT_BUFFER_COUNT - 1 generate
407                     
408                             -- Original Buffers
409                             txtb_priority_even_gen : if ((i mod 2) = 0) generate
410                                 mr_tx_priority_txbbm(i) &lt;= mr_tx_priority(i);
411                                 txtb_is_bb(i) &lt;= '0';
412                             end generate;
413                     
414                             -- Backup buffers
415                             txtb_priority_odd_gen : if ((i mod 2) = 1) generate
416                     
417                                 mr_tx_priority_txbbm(i) &lt;= mr_tx_priority(i) when (mr_mode_txbbm = '0')
418                                                                              else
419                                                            mr_tx_priority(i - 1);
420                     
421                                 txtb_is_bb(i) &lt;= '1' when (mr_mode_txbbm = '1' and int_txtb_index = i-1 and
422                                                            txtb_allow_bb(i - 1) = '1')
423                                                      else
424                                                  '0';
425                             end generate;
426                         end generate;
427                     
428                     
429                         -----------------------------------------------------------------------------------------------
430                         -- Comparing timestamp with external timestamp. This assumes that Upper timestamp is on the
431                         -- output of buffer and lower timestamp is stored in &quot;ts_low_internal&quot;.
432                         -----------------------------------------------------------------------------------------------
433                         timestamp_valid &lt;= less_than(txtb_timestamp, timestamp) when (mr_mode_tttm = TTTM_ENABLED)
434                                                                                 else
435                                                                             '1';
436                     
437                         -----------------------------------------------------------------------------------------------
438                         -- When TXT Buffer which is currently &quot;Validated&quot; suddenly becomes &quot;Unavailable&quot; (e.g. due to
439                         -- Set Abort command), this must be signalled to Protocol control in the same clock cycle!
440                         -- During transmission, CAN Core is reading metadata from outputs. Since the frame is valid,
441                         -- it is logical to also have &quot;tran_frame_valid&quot; active!
442                         -----------------------------------------------------------------------------------------------
443                         validated_buffer &lt;= '1' when (txtb_available(int_txtb_index) = '1') and
444                                                      (tran_frame_valid_com = '1')
445                                                 else
446                                             '0';
447                     
448                         tran_frame_valid &lt;= '1' when (validated_buffer = '1') or (tx_arb_locked = '1')
449                                                 else
450                                             '0';
451                     
452                         -----------------------------------------------------------------------------------------------
453                         -- Parity mismatch during validation of TXT Buffer, must be indexed using &quot;raw&quot; /
454                         -- &quot;combinatorial&quot; index of buffer which is currently being validated.
455                         ------------------------------------------------------------------------------
456                         txtb_parity_mismatch_vld &lt;= '1' when (txtb_parity_mismatch(select_buf_index) = '1' and
457                                                               mr_settings_pchke = '1')
458                                                         else
459                                                     '0';
460                     
461                         -----------------------------------------------------------------------------------------------
462                         -- Protocol controller reads from TXT Buffer, so if there is parity mismatch one clock cycle
463                         -- later, this means there was error in data word. In such case, signal to Protocol controller
464                         -- to start error frame! Buffer one which parity mismatch is checked, must be selected by
465                         -- registered index of TXT Buffer which is used for transmission.
466                         -----------------------------------------------------------------------------------------------
467                         txtb_parity_mismatch_tx &lt;= '1' when (txtb_parity_mismatch(int_txtb_index) = '1' and
468                                                              mr_settings_pchke = '1')
469                                                        else
470                                                    '0';
471                     
472                         tran_frame_parity_error &lt;= '1' when (txtb_parity_mismatch_tx = '1' and txtb_clk_en_q = '1')
473                                                        else
474                                                    '0';
475                     
476                         -----------------------------------------------------------------------------------------------
477                         -- Selecting TXT Buffer output word based on TXT Buffer index. During transmission, use last
478                         -- stored TXT buffer. Otherwise use combinatorially selected TXT buffer (during validation).
479                         -----------------------------------------------------------------------------------------------
480                         txtb_index_muxed_i &lt;= int_txtb_index when (tx_arb_locked = '1')
481                                                              else
482                                               select_buf_index;
483                     
484                         -- Parity check. When Protocol controller wants to enable clock for TXT Buffer, it reads data
485                         -- words from it for transmission. When this occurs, data will we available on the output of
486                         -- TXT Buffer RAM one clock cycle later. At this cycle, TXT Buffer needs to check for parity
487                         -- error.
488                         txtb_parity_check_valid &lt;= txtb_clk_en_q when (tx_arb_locked = '1')
489                                                                  else
490                                                    tx_arb_parity_check_valid;
491                     
492                         -- Select read data based on index of TXT buffer which should be accessed
493                         txtb_selected_input &lt;= txtb_port_b_data_out(txtb_index_muxed_i);
494                     
495                         -- Transmitted data word taken from TXT Buffer output
496                         tran_word &lt;= txtb_selected_input;
497                         txtb_index_muxed &lt;= txtb_index_muxed_i;
498                     
499                         -----------------------------------------------------------------------------------------------
500                         -- Joined timestamp from TXT Buffer. Note that it is not always valid! Only when the TXT Buffer
501                         -- is addressed with upper timestamp word address!
502                         -----------------------------------------------------------------------------------------------
503                         txtb_timestamp &lt;= txtb_selected_input &amp; ts_low_internal;
504                     
505                         -----------------------------------------------------------------------------------------------
506                         -- Output frame metadata and Identifier for CAN Core
507                         -----------------------------------------------------------------------------------------------
508                         tran_dlc         &lt;= tran_dlc_com;
509                         tran_is_rtr      &lt;= tran_is_rtr_com;
510                         tran_ident_type  &lt;= tran_ident_type_com;
511                         tran_frame_type  &lt;= tran_frame_type_com;
512                         tran_brs         &lt;= tran_brs_com;
513                         tran_identifier  &lt;= tran_identifier_com;
514                     
515                         -----------------------------------------------------------------------------------------------
516                         -- During Buffer selection, TX Arbitrator is addressing TXT Buffers.
517                         -- During Transmission, the Core is addressing TXT Buffers. The same goes for clock enable.
518                         -----------------------------------------------------------------------------------------------
519                         -- TODO: Convert pointers to std_logic!
520                         txtb_port_b_address &lt;= std_logic_vector(to_unsigned(txtb_ptr, 5)) when (tx_arb_locked = '1')
521                                                                                           else
522                                                std_logic_vector(to_unsigned(txtb_pointer_meta_q, 5));
523                     
524                         txtb_port_b_clk_en &lt;= txtb_clk_en when (tx_arb_locked = '1')
525                                                           else
526                                               txtb_meta_clk_en;
527                     
528                         txtb_hw_cmd_index &lt;= int_txtb_index;
529                     
530                     
531                         -----------------------------------------------------------------------------------------------
532                         -- Register for TXT Buffer clock enable
533                         -----------------------------------------------------------------------------------------------
534                         txtb_clk_en_reg_proc : process(clk_sys, res_n)
535                         begin
536        1/1                  if (res_n = '0') then
537        1/1                      txtb_clk_en_q &lt;= '0';
538                             elsif (rising_edge(clk_sys)) then
539        1/1                      txtb_clk_en_q &lt;= txtb_clk_en;
540                             end if;
541                         end process;
542                     
543                     
544                         -----------------------------------------------------------------------------------------------
545                         -- Register for loading lower 32 bits of CAN Frame timestamp
546                         -----------------------------------------------------------------------------------------------
547                         low_ts_reg_proc : process(res_n, clk_sys)
548                         begin
549        1/1                  if (res_n = '0') then
550        1/1                      ts_low_internal &lt;= (others =&gt; '0');
551                             elsif (rising_edge(clk_sys)) then
552        1/1                      if (store_ts_l_w = '1') then
553        1/1                          ts_low_internal &lt;= txtb_selected_input;
554                                 end if;
555                             end if;
556                         end process;
557                     
558                         -----------------------------------------------------------------------------------------------
559                         -- Double buffer registers for Metadata.
560                         -----------------------------------------------------------------------------------------------
561                         dbl_buf_reg_ffmt_proc : process(clk_sys, res_n)
562                         begin
563        1/1                  if (res_n = '0') then
564        1/1                      tran_dlc_dbl_buf           &lt;= (others =&gt; '0');
565        1/1                      tran_is_rtr_dbl_buf        &lt;= '0';
566        1/1                      tran_ident_type_dbl_buf    &lt;= '0';
567        1/1                      tran_frame_type_dbl_buf    &lt;= '0';
568        1/1                      tran_brs_dbl_buf           &lt;= '0';
569                             elsif (rising_edge(clk_sys)) then
570        1/1                      if (buffer_md_w = '1') then
571        1/1                          tran_dlc_dbl_buf           &lt;= txtb_selected_input(DLC_H downto DLC_L);
572        1/1                          tran_is_rtr_dbl_buf        &lt;= txtb_selected_input(RTR_IND);
573        1/1                          tran_ident_type_dbl_buf    &lt;= txtb_selected_input(IDE_IND);
574        1/1                          tran_frame_type_dbl_buf    &lt;= txtb_selected_input(FDF_IND);
575        1/1                          tran_brs_dbl_buf           &lt;= txtb_selected_input(BRS_IND);
576                                 end if;
577                             end if;
578                         end process;
579                     
580                         -----------------------------------------------------------------------------------------------
581                         -- Double buffer registers for Frame test word
582                         -----------------------------------------------------------------------------------------------
583                         dbl_buf_reg_ftw_proc : process(clk_sys, res_n)
584                         begin
585        1/1                  if (res_n = '0') then
586        1/1                      tran_frame_test_dbl_buf.fstc &lt;= '0';
587        1/1                      tran_frame_test_dbl_buf.fcrc &lt;= '0';
588        1/1                      tran_frame_test_dbl_buf.sdlc &lt;= '0';
589        1/1                      tran_frame_test_dbl_buf.tprm &lt;= (others =&gt; '0');
590                             elsif (rising_edge(clk_sys)) then
591        1/1                      if (buffer_frame_test_w = '1') then
592        1/1                          tran_frame_test_dbl_buf.fstc &lt;= txtb_selected_input(FSTC_IND);
593        1/1                          tran_frame_test_dbl_buf.fcrc &lt;= txtb_selected_input(FCRC_IND);
594        1/1                          tran_frame_test_dbl_buf.sdlc &lt;= txtb_selected_input(SDLC_IND);
595        1/1                          tran_frame_test_dbl_buf.tprm &lt;= txtb_selected_input(TPRM_H downto TPRM_L);
596                                 end if;
597                             end if;
598                         end process;
599                     
600                     
601                         -----------------------------------------------------------------------------------------------
602                         -- Capture registers for metadata commited to output of TX Arbitrator. Takenfrom double buffer
603                         -- register.
604                         -----------------------------------------------------------------------------------------------
605                         meta_data_reg_proc : process(clk_sys, res_n)
606                         begin
607        1/1                  if (res_n = '0') then
608        1/1                      tran_dlc_com         &lt;= (others =&gt; '0');
609        1/1                      tran_is_rtr_com      &lt;= '0';
610        1/1                      tran_ident_type_com  &lt;= '0';
611        1/1                      tran_frame_type_com  &lt;= '0';
612        1/1                      tran_brs_com         &lt;= '0';
613                             elsif (rising_edge(clk_sys)) then
614        1/1                      if (commit_dbl_bufs = '1') then
615        1/1                          tran_frame_type_com  &lt;= tran_frame_type_dbl_buf;
616        1/1                          tran_ident_type_com  &lt;= tran_ident_type_dbl_buf;
617        1/1                          tran_dlc_com         &lt;= tran_dlc_dbl_buf;
618        1/1                          tran_is_rtr_com      &lt;= tran_is_rtr_dbl_buf;
619        1/1                          tran_brs_com         &lt;= tran_brs_dbl_buf;
620                                 end if;
621                             end if;
622                         end process;
623                     
624                         -----------------------------------------------------------------------------------------------
625                         -- Capture registers for Identifier commited to output of TX Arbitrator.
626                         -----------------------------------------------------------------------------------------------
627                         identifier_reg_proc : process(clk_sys, res_n)
628                         begin
629        1/1                  if (res_n = '0') then
630        1/1                      tran_identifier_com &lt;= (others =&gt; '0');
631                             elsif (rising_edge(clk_sys)) then
632        1/1                      if (commit_dbl_bufs = '1') then
633        1/1                          tran_identifier_com &lt;= txtb_selected_input(28 downto 0);
634                                 end if;
635                             end if;
636                         end process;
637                     
638                         -----------------------------------------------------------------------------------------------
639                         -- Capture registers for Frame test word commited to output of TX Arbitrator.
640                         -----------------------------------------------------------------------------------------------
641                         frame_test_w_reg_proc : process(clk_sys, res_n)
642                         begin
643        1/1                  if (res_n = '0') then
644        1/1                      tran_frame_test.fstc &lt;= '0';
645        1/1                      tran_frame_test.fcrc &lt;= '0';
646        1/1                      tran_frame_test.sdlc &lt;= '0';
647        1/1                      tran_frame_test.tprm &lt;= (others =&gt; '0');
648                             elsif (rising_edge(clk_sys)) then
649        1/1                      if (commit_dbl_bufs = '1') then
650        1/1                          tran_frame_test &lt;= tran_frame_test_dbl_buf;
651                                 end if;
652                             end if;
653                         end process;
654                     
655                         -----------------------------------------------------------------------------------------------
656                         -- Register for &quot;committed&quot; valid frame output for CAN Core
657                         -----------------------------------------------------------------------------------------------
658                         tran_frame_valid_com_proc : process(clk_sys, res_n)
659                         begin
660        1/1                  if (res_n = '0') then
661        1/1                      tran_frame_valid_com        &lt;= '0';
662                             elsif (rising_edge(clk_sys)) then
663        1/1                      if (frame_valid_com_set = '1') then
664        1/1                          tran_frame_valid_com    &lt;= '1';
665                                 elsif (frame_valid_com_clear = '1') then
666        1/1                          tran_frame_valid_com    &lt;= '0';
667                                 end if;
668                             end if;
669                         end process;
670                     
671                     
672                         -----------------------------------------------------------------------------------------------
673                         -- Storing values of selected TXT Buffer index when selection process ends. Storing TXT Buffer
674                         -- at the time of LOCK from CAN Core. Two values are needed to determine change of selected TXT
675                         -- Buffer for CAN Core. CAN Core needs this information for erasing retransmitt limit counter.
676                         -----------------------------------------------------------------------------------------------
677                         store_indices_proc : process(clk_sys, res_n)
678                         begin
679        1/1                  if (res_n = '0') then
680        1/1                      last_txtb_index             &lt;= 0;
681        1/1                      int_txtb_index              &lt;= 0;
682                     
683                             elsif (rising_edge(clk_sys)) then
684                                 -- At the time of lock, the last index is stored from the last stored index.
685        1/1                      if (store_last_txtb_index = '1') then
686        1/1                          last_txtb_index         &lt;= int_txtb_index;
687                                 end if;
688                     
689                                 -- Combinationally selected index (select_buf_index) is stored when metadata are stored.
690        1/1                      if (commit_dbl_bufs = '1') then
691        1/1                          int_txtb_index          &lt;= select_buf_index;
692                                 end if;
693                     
694                             end if;
695                         end process;
696                     
697                         txtb_changed  &lt;= '1' when (last_txtb_index /= int_txtb_index and store_last_txtb_index = '1')
698                                              else
699                                          '0';
700                     
701                     
702                         -----------------------------------------------------------------------------------------------
703                         -- Registering value of combinationally selected index by priority decoder to determine change
704                         -- and signal restarting selection process to TX Arbitrator FSM.
705                         -----------------------------------------------------------------------------------------------
706                         sel_index_change_proc : process(clk_sys, res_n)
707                         begin
708        1/1                  if (res_n = '0') then
709        1/1                      select_buf_index_reg  &lt;= 0;
710                             elsif (rising_edge(clk_sys)) then
711        1/1                      select_buf_index_reg &lt;= select_buf_index;
712                             end if;
713                         end process;
714                     
715                         select_index_changed &lt;= '0' when (select_buf_index = select_buf_index_reg)
716                                                     else
717                                                 '1';
718                     
719                     
720                         -----------------------------------------------------------------------------------------------
721                         -- Metadata pointer to address TXT Buffer Timestamp and Metadata Words.
722                         -----------------------------------------------------------------------------------------------
723                         txtb_pointer_meta_d &lt;=
724                             to_integer(unsigned(TIMESTAMP_L_W_ADR(11 downto 2))) when (load_ts_lw_addr = '1') else
725                             to_integer(unsigned(TIMESTAMP_U_W_ADR(11 downto 2))) when (load_ts_uw_addr = '1') else
726                             to_integer(unsigned(FRAME_FORMAT_W_ADR(11 downto 2))) when (load_ffmt_w_addr = '1') else
727                             to_integer(unsigned(IDENTIFIER_W_ADR(11 downto 2))) when (load_ident_w_addr = '1') else
728                             to_integer(unsigned(FRAME_TEST_W_ADR(11 downto 2))) when (load_frame_test_w_addr = '1') else
729                             txtb_pointer_meta_q;
730                     
731                         store_meta_data_ptr_proc : process(clk_sys, res_n)
732                         begin
733        1/1                  if (res_n = '0') then
734        1/1                      txtb_pointer_meta_q &lt;= to_integer(unsigned(TIMESTAMP_L_W_ADR(11 downto 2)));
735                             elsif (rising_edge(clk_sys)) then
736        1/1                      txtb_pointer_meta_q &lt;= txtb_pointer_meta_d;
</pre>
<hr>
<a name="inst_tag_482_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod210.html#inst_tag_482" >TB_TOP_CTU_CAN_FD.DUT.TX_ARBITRATOR_INST<img src="ex.gif" class="icon"></a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>136</td><td>136</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>136</td><td>136</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       343
 EXPRESSION 
 Number  Term
      1  (UNSIGNED(A(63 DOWNTO 32)) &lt; UNSIGNED(B(63 DOWNTO 32))) OR 
      2  ((A(63 DOWNTO 32) = B(63 DOWNTO 32)) AND (UNSIGNED(A(31 DOWNTO 0)) &lt; UNSIGNED(B(31 DOWNTO 0)))))
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       343
 SUB-EXPRESSION ((A(63 DOWNTO 32) = B(63 DOWNTO 32)) AND (UNSIGNED(A(31 DOWNTO 0)) &lt; UNSIGNED(B(31 DOWNTO 0))))
                 -----------------1-----------------     --------------------------2--------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       417
 EXPRESSION (MR_MODE_TXBBM = '0')
            ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       421
 EXPRESSION ((MR_MODE_TXBBM = '1') AND (INT_TXTB_INDEX = (I - 1)) AND (TXTB_ALLOW_BB((I - 1)) = '1'))
            --------------------------------------------1--------------------------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       421
 SUB-EXPRESSION ((MR_MODE_TXBBM = '1') AND (INT_TXTB_INDEX = (I - 1)) AND (TXTB_ALLOW_BB((I - 1)) = '1'))
                 ----------1----------     -------------2------------     ---------------3--------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       433
 EXPRESSION (MR_MODE_TTTM = '1')
            ----------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       443
 EXPRESSION ((TXTB_AVAILABLE(INT_TXTB_INDEX) = '1') AND (TRAN_FRAME_VALID_COM = '1'))
            ------------------------------------1------------------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       443
 SUB-EXPRESSION ((TXTB_AVAILABLE(INT_TXTB_INDEX) = '1') AND (TRAN_FRAME_VALID_COM = '1'))
                 -------------------1------------------     --------------2-------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       448
 EXPRESSION ((VALIDATED_BUFFER = '1') OR (TX_ARB_LOCKED = '1'))
            -------------------------1-------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       448
 SUB-EXPRESSION ((VALIDATED_BUFFER = '1') OR (TX_ARB_LOCKED = '1'))
                 ------------1-----------    ----------2----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       456
 EXPRESSION ((TXTB_PARITY_MISMATCH(SELECT_BUF_INDEX) = '1') AND (MR_SETTINGS_PCHKE = '1'))
            ---------------------------------------1--------------------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       456
 SUB-EXPRESSION ((TXTB_PARITY_MISMATCH(SELECT_BUF_INDEX) = '1') AND (MR_SETTINGS_PCHKE = '1'))
                 -----------------------1----------------------     ------------2------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       467
 EXPRESSION ((TXTB_PARITY_MISMATCH(INT_TXTB_INDEX) = '1') AND (MR_SETTINGS_PCHKE = '1'))
            --------------------------------------1-------------------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       467
 SUB-EXPRESSION ((TXTB_PARITY_MISMATCH(INT_TXTB_INDEX) = '1') AND (MR_SETTINGS_PCHKE = '1'))
                 ----------------------1---------------------     ------------2------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       472
 EXPRESSION ((TXTB_PARITY_MISMATCH_TX = '1') AND (TXTB_CLK_EN_Q = '1'))
            -----------------------------1-----------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       472
 SUB-EXPRESSION ((TXTB_PARITY_MISMATCH_TX = '1') AND (TXTB_CLK_EN_Q = '1'))
                 ---------------1---------------     ----------2----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       480
 EXPRESSION (TX_ARB_LOCKED = '1')
            ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       488
 EXPRESSION (TX_ARB_LOCKED = '1')
            ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       520
 EXPRESSION (TX_ARB_LOCKED = '1')
            ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       524
 EXPRESSION (TX_ARB_LOCKED = '1')
            ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       697
 EXPRESSION ((LAST_TXTB_INDEX /= INT_TXTB_INDEX) AND (STORE_LAST_TXTB_INDEX = '1'))
            -----------------------------------1-----------------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       697
 SUB-EXPRESSION ((LAST_TXTB_INDEX /= INT_TXTB_INDEX) AND (STORE_LAST_TXTB_INDEX = '1'))
                 -----------------1-----------------     --------------2--------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       715
 EXPRESSION (SELECT_BUF_INDEX = SELECT_BUF_INDEX_REG)
            --------------------1--------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       724
 EXPRESSION (LOAD_TS_LW_ADDR = '1')
            -----------1-----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       725
 EXPRESSION (LOAD_TS_UW_ADDR = '1')
            -----------1-----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       726
 EXPRESSION (LOAD_FFMT_W_ADDR = '1')
            ------------1-----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       727
 EXPRESSION (LOAD_IDENT_W_ADDR = '1')
            ------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       728
 EXPRESSION (LOAD_FRAME_TEST_W_ADDR = '1')
            ---------------1--------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       757
 EXPRESSION ((TXTB_HW_CMD_INDEX = 0) AND (TXTB_HW_CMD.LOCK = '1'))
             -----------1-----------     ------------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       759
 EXPRESSION ((TXTB_HW_CMD_INDEX = 1) AND (TXTB_HW_CMD.LOCK = '1'))
             -----------1-----------     ------------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       761
 EXPRESSION ((TXTB_HW_CMD_INDEX = 2) AND (TXTB_HW_CMD.LOCK = '1'))
             -----------1-----------     ------------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       763
 EXPRESSION ((TXTB_HW_CMD_INDEX = 3) AND (TXTB_HW_CMD.LOCK = '1'))
             -----------1-----------     ------------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       765
 EXPRESSION ((TXTB_HW_CMD_INDEX = 4) AND (TXTB_HW_CMD.LOCK = '1'))
             -----------1-----------     ------------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       767
 EXPRESSION ((TXTB_HW_CMD_INDEX = 5) AND (TXTB_HW_CMD.LOCK = '1'))
             -----------1-----------     ------------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       769
 EXPRESSION ((TXTB_HW_CMD_INDEX = 6) AND (TXTB_HW_CMD.LOCK = '1'))
             -----------1-----------     ------------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       771
 EXPRESSION ((TXTB_HW_CMD_INDEX = 7) AND (TXTB_HW_CMD.LOCK = '1'))
             -----------1-----------     ------------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       776
 EXPRESSION ((TXTB_HW_CMD_INDEX = 0) AND (TXTB_HW_CMD.UNLOCK = '1'))
             -----------1-----------     -------------2------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       778
 EXPRESSION ((TXTB_HW_CMD_INDEX = 1) AND (TXTB_HW_CMD.UNLOCK = '1'))
             -----------1-----------     -------------2------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       780
 EXPRESSION ((TXTB_HW_CMD_INDEX = 2) AND (TXTB_HW_CMD.UNLOCK = '1'))
             -----------1-----------     -------------2------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       782
 EXPRESSION ((TXTB_HW_CMD_INDEX = 3) AND (TXTB_HW_CMD.UNLOCK = '1'))
             -----------1-----------     -------------2------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       784
 EXPRESSION ((TXTB_HW_CMD_INDEX = 4) AND (TXTB_HW_CMD.UNLOCK = '1'))
             -----------1-----------     -------------2------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       786
 EXPRESSION ((TXTB_HW_CMD_INDEX = 5) AND (TXTB_HW_CMD.UNLOCK = '1'))
             -----------1-----------     -------------2------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       788
 EXPRESSION ((TXTB_HW_CMD_INDEX = 6) AND (TXTB_HW_CMD.UNLOCK = '1'))
             -----------1-----------     -------------2------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       790
 EXPRESSION ((TXTB_HW_CMD_INDEX = 7) AND (TXTB_HW_CMD.UNLOCK = '1'))
             -----------1-----------     -------------2------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       797
 EXPRESSION ((MR_MODE_TTTM = '1') AND (TRAN_FRAME_VALID = '1'))
             ----------1---------     ------------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       799
 EXPRESSION ((MR_MODE_TTTM = '0') AND (TRAN_FRAME_VALID = '1'))
             ----------1---------     ------------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       802
 EXPRESSION ((MR_MODE_TXBBM = '1') AND (TRAN_FRAME_VALID = '1'))
             ----------1----------     ------------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       804
 EXPRESSION ((MR_MODE_TXBBM = '0') AND (TRAN_FRAME_VALID = '1'))
             ----------1----------     ------------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       818
 EXPRESSION ((TXTB_AVAILABLE(0) = '1') AND (SELECT_BUF_INDEX = 0) AND (TXTB_HW_CMD.LOCK = '0'))
             ------------1------------     -----------2----------     ------------3-----------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       824
 EXPRESSION ((TXTB_CHANGED = '1') AND (TXTB_HW_CMD.LOCK = '1'))
             ----------1---------     ------------2-----------
 Exclude Annotation:  Excluded as PSL - Only condition that was attempted to be covered is covered. 
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="wht"><td>0</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>0</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td class="lf">Excluded</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       828
 EXPRESSION ((SELECT_INDEX_CHANGED = '1') AND (TXTB_HW_CMD.LOCK = '1'))
             --------------1-------------     ------------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       841
 EXPRESSION ((TRAN_FRAME_VALID = '0') AND (TXTB_HW_CMD.LOCK = '1'))
             ------------1-----------     ------------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_482_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod210.html#inst_tag_482" >TB_TOP_CTU_CAN_FD.DUT.TX_ARBITRATOR_INST<img src="ex.gif" class="icon"></a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Totals</td>
<td class="rt">99</td>
<td class="rt">97</td>
<td class="rt">97.98 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">1406</td>
<td class="rt">1356</td>
<td class="rt">96.44 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">703</td>
<td class="rt">697</td>
<td class="rt">99.15 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">703</td>
<td class="rt">659</td>
<td class="rt">93.74 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s9">
<td>Ports</td>
<td class="rt">50</td>
<td class="rt">48</td>
<td class="rt">96.00 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">950</td>
<td class="rt">900</td>
<td class="rt">94.74 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">475</td>
<td class="rt">469</td>
<td class="rt">98.74 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">475</td>
<td class="rt">431</td>
<td class="rt">90.74 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Signals</td>
<td class="rt">49</td>
<td class="rt">49</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Signal Bits</td>
<td class="rt">456</td>
<td class="rt">456</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">228</td>
<td class="rt">228</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">228</td>
<td class="rt">228</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>CLK_SYS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RES_N</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_PORT_B_DATA_OUT(0)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_PORT_B_DATA_OUT(1)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_PORT_B_DATA_OUT(2)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_PORT_B_DATA_OUT(3)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_PORT_B_DATA_OUT(4)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_PORT_B_DATA_OUT(5)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_PORT_B_DATA_OUT(6)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_PORT_B_DATA_OUT(7)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_AVAILABLE[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_ALLOW_BB[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_PORT_B_ADDRESS[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TXTB_PORT_B_CLK_EN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TXTB_PARITY_CHECK_VALID</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TXTB_PARITY_MISMATCH[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_IS_BB[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TXTB_IS_BB[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TXTB_IS_BB[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TXTB_IS_BB[3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TXTB_IS_BB[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TXTB_IS_BB[5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TXTB_IS_BB[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TXTB_IS_BB[7]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TRAN_WORD[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TRAN_DLC[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TRAN_IS_RTR</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TRAN_IDENT_TYPE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TRAN_FRAME_TYPE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TRAN_BRS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TRAN_IDENTIFIER[28:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TRAN_FRAME_TEST.FSTC</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TRAN_FRAME_TEST.FCRC</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TRAN_FRAME_TEST.SDLC</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TRAN_FRAME_TEST.TPRM[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TRAN_FRAME_VALID</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TRAN_FRAME_PARITY_ERROR</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TXTB_HW_CMD.LOCK</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_HW_CMD.UNLOCK</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_HW_CMD.VALID</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_HW_CMD.ERR</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_HW_CMD.ARBL</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_HW_CMD.FAILED</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_CHANGED</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TXTB_CLK_EN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_MODE_TTTM</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_MODE_TXBBM</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_SETTINGS_PCHKE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_TX_PRIORITY(0)[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_TX_PRIORITY(1)[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_TX_PRIORITY(2)[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_TX_PRIORITY(3)[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_TX_PRIORITY(4)[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_TX_PRIORITY(5)[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_TX_PRIORITY(6)[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_TX_PRIORITY(7)[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TIMESTAMP[23:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TIMESTAMP[30:24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TIMESTAMP[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TIMESTAMP[62:32]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TIMESTAMP[63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>SELECT_BUF_AVAIL</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TXTB_SELECTED_INPUT[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TXTB_TIMESTAMP[63:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TIMESTAMP_VALID</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>SELECT_INDEX_CHANGED</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>VALIDATED_BUFFER</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TXTB_CLK_EN_Q</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TX_ARB_PARITY_CHECK_VALID</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TS_LOW_INTERNAL[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TRAN_DLC_DBL_BUF[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TRAN_IS_RTR_DBL_BUF</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TRAN_IDENT_TYPE_DBL_BUF</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TRAN_FRAME_TYPE_DBL_BUF</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TRAN_BRS_DBL_BUF</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TRAN_FRAME_TEST_DBL_BUF.FSTC</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TRAN_FRAME_TEST_DBL_BUF.FCRC</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TRAN_FRAME_TEST_DBL_BUF.SDLC</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TRAN_FRAME_TEST_DBL_BUF.TPRM[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TRAN_DLC_COM[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TRAN_IS_RTR_COM</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TRAN_IDENT_TYPE_COM</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TRAN_FRAME_TYPE_COM</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TRAN_BRS_COM</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TRAN_FRAME_VALID_COM</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TRAN_IDENTIFIER_COM[28:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>LOAD_TS_LW_ADDR</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>LOAD_TS_UW_ADDR</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>LOAD_FFMT_W_ADDR</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>LOAD_IDENT_W_ADDR</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>LOAD_FRAME_TEST_W_ADDR</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>STORE_TS_L_W</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>COMMIT_DBL_BUFS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>BUFFER_MD_W</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>BUFFER_FRAME_TEST_W</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>STORE_LAST_TXTB_INDEX</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>FRAME_VALID_COM_SET</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>FRAME_VALID_COM_CLEAR</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TX_ARB_LOCKED</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TXTB_META_CLK_EN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_TX_PRIORITY_TXBBM(0)[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_TX_PRIORITY_TXBBM(1)[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_TX_PRIORITY_TXBBM(2)[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_TX_PRIORITY_TXBBM(3)[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_TX_PRIORITY_TXBBM(4)[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_TX_PRIORITY_TXBBM(5)[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_TX_PRIORITY_TXBBM(6)[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_TX_PRIORITY_TXBBM(7)[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TXTB_PARITY_MISMATCH_VLD</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TXTB_PARITY_MISMATCH_TX</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_482_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod210.html#inst_tag_482" >TB_TOP_CTU_CAN_FD.DUT.TX_ARBITRATOR_INST<img src="ex.gif" class="icon"></a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">80</td>
<td class="rt">80</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">417</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">421</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">433</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">443</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">448</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">456</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">467</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">472</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">480</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">488</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">520</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">524</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">536</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">549</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">563</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">585</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">607</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">629</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">643</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">660</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">679</td>
<td class="rt">6</td>
<td class="rt">6</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">697</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">708</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">715</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">724</td>
<td class="rt">6</td>
<td class="rt">6</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">733</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">343</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
417                    mr_tx_priority_txbbm(i) <= mr_tx_priority(i) when (mr_mode_txbbm = '0')
                                                                    <font color = "green">-1-</font>  
                                                                    <font color = "green">==></font>  
                                                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
421                    txtb_is_bb(i) <= '1' when (mr_mode_txbbm = '1' and int_txtb_index = i-1 and
                                            <font color = "green">-1-</font>  
                                            <font color = "green">==></font>  
                                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
433            timestamp_valid <= less_than(txtb_timestamp, timestamp) when (mr_mode_tttm = TTTM_ENABLED)
                                                                       <font color = "green">-1-</font>  
                                                                       <font color = "green">==></font>  
                                                                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
443            validated_buffer <= '1' when (txtb_available(int_txtb_index) = '1') and
                                       <font color = "green">-1-</font>  
                                       <font color = "green">==></font>  
                                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
448            tran_frame_valid <= '1' when (validated_buffer = '1') or (tx_arb_locked = '1')
                                       <font color = "green">-1-</font>  
                                       <font color = "green">==></font>  
                                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
456            txtb_parity_mismatch_vld <= '1' when (txtb_parity_mismatch(select_buf_index) = '1' and
                                               <font color = "green">-1-</font>  
                                               <font color = "green">==></font>  
                                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
467            txtb_parity_mismatch_tx <= '1' when (txtb_parity_mismatch(int_txtb_index) = '1' and
                                              <font color = "green">-1-</font>  
                                              <font color = "green">==></font>  
                                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
472            tran_frame_parity_error <= '1' when (txtb_parity_mismatch_tx = '1' and txtb_clk_en_q = '1')
                                              <font color = "green">-1-</font>  
                                              <font color = "green">==></font>  
                                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
480            txtb_index_muxed_i <= int_txtb_index when (tx_arb_locked = '1')
                                                    <font color = "green">-1-</font>  
                                                    <font color = "green">==></font>  
                                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
488            txtb_parity_check_valid <= txtb_clk_en_q when (tx_arb_locked = '1')
                                                        <font color = "green">-1-</font>  
                                                        <font color = "green">==></font>  
                                                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
520            txtb_port_b_address <= std_logic_vector(to_unsigned(txtb_ptr, 5)) when (tx_arb_locked = '1')
                                                                                 <font color = "green">-1-</font>  
                                                                                 <font color = "green">==></font>  
                                                                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
524            txtb_port_b_clk_en <= txtb_clk_en when (tx_arb_locked = '1')
                                                 <font color = "green">-1-</font>  
                                                 <font color = "green">==></font>  
                                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
536                if (res_n = '0') then
                   <font color = "green">-1-</font>  
537                    txtb_clk_en_q <= '0';
           <font color = "green">            ==></font>
538                elsif (rising_edge(clk_sys)) then
                      <font color = "green">-2-</font>  
539                    txtb_clk_en_q <= txtb_clk_en;
           <font color = "green">            ==></font>
540                end if;
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
549                if (res_n = '0') then
                   <font color = "green">-1-</font>  
550                    ts_low_internal <= (others => '0');
           <font color = "green">            ==></font>
551                elsif (rising_edge(clk_sys)) then
                      <font color = "green">-2-</font>  
552                    if (store_ts_l_w = '1') then
                       <font color = "green">-3-</font>  
553                        ts_low_internal <= txtb_selected_input;
           <font color = "green">                ==></font>
554                    end if;
                       MISSING_ELSE
           <font color = "green">            ==></font>
555                end if;
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
563                if (res_n = '0') then
                   <font color = "green">-1-</font>  
564                    tran_dlc_dbl_buf           <= (others => '0');
           <font color = "green">            ==></font>
565                    tran_is_rtr_dbl_buf        <= '0';
566                    tran_ident_type_dbl_buf    <= '0';
567                    tran_frame_type_dbl_buf    <= '0';
568                    tran_brs_dbl_buf           <= '0';
569                elsif (rising_edge(clk_sys)) then
                      <font color = "green">-2-</font>  
570                    if (buffer_md_w = '1') then
                       <font color = "green">-3-</font>  
571                        tran_dlc_dbl_buf           <= txtb_selected_input(DLC_H downto DLC_L);
           <font color = "green">                ==></font>
572                        tran_is_rtr_dbl_buf        <= txtb_selected_input(RTR_IND);
573                        tran_ident_type_dbl_buf    <= txtb_selected_input(IDE_IND);
574                        tran_frame_type_dbl_buf    <= txtb_selected_input(FDF_IND);
575                        tran_brs_dbl_buf           <= txtb_selected_input(BRS_IND);
576                    end if;
                       MISSING_ELSE
           <font color = "green">            ==></font>
577                end if;
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
585                if (res_n = '0') then
                   <font color = "green">-1-</font>  
586                    tran_frame_test_dbl_buf.fstc <= '0';
           <font color = "green">            ==></font>
587                    tran_frame_test_dbl_buf.fcrc <= '0';
588                    tran_frame_test_dbl_buf.sdlc <= '0';
589                    tran_frame_test_dbl_buf.tprm <= (others => '0');
590                elsif (rising_edge(clk_sys)) then
                      <font color = "green">-2-</font>  
591                    if (buffer_frame_test_w = '1') then
                       <font color = "green">-3-</font>  
592                        tran_frame_test_dbl_buf.fstc <= txtb_selected_input(FSTC_IND);
           <font color = "green">                ==></font>
593                        tran_frame_test_dbl_buf.fcrc <= txtb_selected_input(FCRC_IND);
594                        tran_frame_test_dbl_buf.sdlc <= txtb_selected_input(SDLC_IND);
595                        tran_frame_test_dbl_buf.tprm <= txtb_selected_input(TPRM_H downto TPRM_L);
596                    end if;
                       MISSING_ELSE
           <font color = "green">            ==></font>
597                end if;
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
607                if (res_n = '0') then
                   <font color = "green">-1-</font>  
608                    tran_dlc_com         <= (others => '0');
           <font color = "green">            ==></font>
609                    tran_is_rtr_com      <= '0';
610                    tran_ident_type_com  <= '0';
611                    tran_frame_type_com  <= '0';
612                    tran_brs_com         <= '0';
613                elsif (rising_edge(clk_sys)) then
                      <font color = "green">-2-</font>  
614                    if (commit_dbl_bufs = '1') then
                       <font color = "green">-3-</font>  
615                        tran_frame_type_com  <= tran_frame_type_dbl_buf;
           <font color = "green">                ==></font>
616                        tran_ident_type_com  <= tran_ident_type_dbl_buf;
617                        tran_dlc_com         <= tran_dlc_dbl_buf;
618                        tran_is_rtr_com      <= tran_is_rtr_dbl_buf;
619                        tran_brs_com         <= tran_brs_dbl_buf;
620                    end if;
                       MISSING_ELSE
           <font color = "green">            ==></font>
621                end if;
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
629                if (res_n = '0') then
                   <font color = "green">-1-</font>  
630                    tran_identifier_com <= (others => '0');
           <font color = "green">            ==></font>
631                elsif (rising_edge(clk_sys)) then
                      <font color = "green">-2-</font>  
632                    if (commit_dbl_bufs = '1') then
                       <font color = "green">-3-</font>  
633                        tran_identifier_com <= txtb_selected_input(28 downto 0);
           <font color = "green">                ==></font>
634                    end if;
                       MISSING_ELSE
           <font color = "green">            ==></font>
635                end if;
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
643                if (res_n = '0') then
                   <font color = "green">-1-</font>  
644                    tran_frame_test.fstc <= '0';
           <font color = "green">            ==></font>
645                    tran_frame_test.fcrc <= '0';
646                    tran_frame_test.sdlc <= '0';
647                    tran_frame_test.tprm <= (others => '0');
648                elsif (rising_edge(clk_sys)) then
                      <font color = "green">-2-</font>  
649                    if (commit_dbl_bufs = '1') then
                       <font color = "green">-3-</font>  
650                        tran_frame_test <= tran_frame_test_dbl_buf;
           <font color = "green">                ==></font>
651                    end if;
                       MISSING_ELSE
           <font color = "green">            ==></font>
652                end if;
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
660                if (res_n = '0') then
                   <font color = "green">-1-</font>  
661                    tran_frame_valid_com        <= '0';
           <font color = "green">            ==></font>
662                elsif (rising_edge(clk_sys)) then
                      <font color = "green">-2-</font>  
663                    if (frame_valid_com_set = '1') then
                       <font color = "green">-3-</font>  
664                        tran_frame_valid_com    <= '1';
           <font color = "green">                ==></font>
665                    elsif (frame_valid_com_clear = '1') then
                          <font color = "green">-4-</font>  
666                        tran_frame_valid_com    <= '0';
           <font color = "green">                ==></font>
667                    end if;
                       MISSING_ELSE
           <font color = "green">            ==></font>
668                end if;
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
679                if (res_n = '0') then
                   <font color = "green">-1-</font>  
680                    last_txtb_index             <= 0;
           <font color = "green">            ==></font>
681                    int_txtb_index              <= 0;
682        
683                elsif (rising_edge(clk_sys)) then
                      <font color = "green">-2-</font>  
684                    -- At the time of lock, the last index is stored from the last stored index.
685                    if (store_last_txtb_index = '1') then
                       <font color = "green">-3-</font>  
686                        last_txtb_index         <= int_txtb_index;
           <font color = "green">                ==></font>
687                    end if;
                       MISSING_ELSE
           <font color = "green">            ==></font>
688        
689                    -- Combinationally selected index (select_buf_index) is stored when metadata are stored.
690                    if (commit_dbl_bufs = '1') then
                       <font color = "green">-4-</font>  
691                        int_txtb_index          <= select_buf_index;
           <font color = "green">                ==></font>
692                    end if;
                       MISSING_ELSE
           <font color = "green">            ==></font>
693        
694                end if;
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
697            txtb_changed  <= '1' when (last_txtb_index /= int_txtb_index and store_last_txtb_index = '1')
                                    <font color = "green">-1-</font>  
                                    <font color = "green">==></font>  
                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
708                if (res_n = '0') then
                   <font color = "green">-1-</font>  
709                    select_buf_index_reg  <= 0;
           <font color = "green">            ==></font>
710                elsif (rising_edge(clk_sys)) then
                      <font color = "green">-2-</font>  
711                    select_buf_index_reg <= select_buf_index;
           <font color = "green">            ==></font>
712                end if;
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
715            select_index_changed <= '0' when (select_buf_index = select_buf_index_reg)
                                           <font color = "green">-1-</font>  
                                           <font color = "green">==></font>  
                                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
724                to_integer(unsigned(TIMESTAMP_L_W_ADR(11 downto 2))) when (load_ts_lw_addr = '1') else
                                                                        <font color = "green">-1-</font>  
           <font color = "green">        ==></font>
725                to_integer(unsigned(TIMESTAMP_U_W_ADR(11 downto 2))) when (load_ts_uw_addr = '1') else
                                                                        <font color = "green">-2-</font>  
           <font color = "green">        ==></font>
726                to_integer(unsigned(FRAME_FORMAT_W_ADR(11 downto 2))) when (load_ffmt_w_addr = '1') else
                                                                         <font color = "green">-3-</font>  
           <font color = "green">        ==></font>
727                to_integer(unsigned(IDENTIFIER_W_ADR(11 downto 2))) when (load_ident_w_addr = '1') else
                                                                       <font color = "green">-4-</font>  
           <font color = "green">        ==></font>
728                to_integer(unsigned(FRAME_TEST_W_ADR(11 downto 2))) when (load_frame_test_w_addr = '1') else
                                                                       <font color = "green">-5-</font>  
                                                                       <font color = "green">==></font>  
                                                                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
733                if (res_n = '0') then
                   <font color = "green">-1-</font>  
734                    txtb_pointer_meta_q <= to_integer(unsigned(TIMESTAMP_L_W_ADR(11 downto 2)));
           <font color = "green">            ==></font>
735                elsif (rising_edge(clk_sys)) then
                      <font color = "green">-2-</font>  
736                    txtb_pointer_meta_q <= txtb_pointer_meta_d;
           <font color = "green">            ==></font>
737                end if;
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
343                if (unsigned(a(63 downto 32)) < unsigned(b(63 downto 32))) or
                   <font color = "green">-1-</font>  
344                    ((a(63 downto 32) = b(63 downto 32)) and
345                    (unsigned(a(31 downto 0)) < unsigned(b(31 downto 0))))then
346                    return '1';
           <font color = "green">            ==></font>
347                else
348                   return '0';
           <font color = "green">           ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_482">
    <li>
      <a href="#inst_tag_482_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_482_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_482_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_482_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_CTU_CAN_FD_RTL.TX_ARBITRATOR RTL">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
