
        Lattice Mapping Report File for Design Module 'sdram_uart_top'


Design Information
------------------

Command line:   map -a MachXO2 -p LCMXO2-7000HC -t TQFP144 -s 6 -oc Commercial
     sdram_uart_Implementation.ngd -o sdram_uart_Implementation_map.ncd -pr
     sdram_uart_Implementation.prf -mp sdram_uart_Implementation.mrp -lpf
     C:/lscc/sd_ram_uart/Implementation/sdram_uart_Implementation.lpf -lpf
     C:/lscc/sd_ram_uart/sdram_uart.lpf -c 0 -gui -msgset
     C:/lscc/sd_ram_uart/promote.xml 
Target Vendor:  LATTICE
Target Device:  LCMXO2-7000HCTQFP144
Target Performance:   6
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.10.0.111.2
Mapped on:  05/26/19  19:32:17

Design Summary
--------------

   Number of registers:    330 out of  7209 (5%)
      PFU registers:          330 out of  6864 (5%)
      PIO registers:            0 out of   345 (0%)
   Number of SLICEs:       202 out of  3432 (6%)
      SLICEs as Logic/ROM:    190 out of  3432 (6%)
      SLICEs as RAM:           12 out of  2574 (0%)
      SLICEs as Carry:         48 out of  3432 (1%)
   Number of LUT4s:        384 out of  6864 (6%)
      Number used as logic LUTs:        264
      Number used as distributed RAM:    24
      Number used as ripple logic:       96
      Number used as shift registers:     0
   Number of PIO sites used: 47 + 4(JTAG) out of 115 (44%)
   Number of block RAMs:  0 out of 26 (0%)
   Number of GSRs:  1 out of 1 (100%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  1 out of 2 (50%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  3
     Net SD_CLK_c: 195 loads, 195 rising, 0 falling (Driver:
     clk_multiply/PLLInst_0 )

                                    Page 1




Design:  sdram_uart_top                                Date:  05/26/19  19:32:17

Design Summary (cont)
---------------------
     Net all_modules1/sdram_controller1/delayTimer/count[2]_derived_14: 8 loads,
     8 rising, 0 falling (Driver:
     all_modules1/sdram_controller1/delayTimer/period_3__I_0_i8_4_lut_rep_60 )
     Net clk_c: 1 loads, 1 rising, 0 falling (Driver: PIO clk )
   Number of Clock Enables:  29
     Net all_modules1/tx_stb1: 2 loads, 2 LSLICEs
     Net all_modules1/uart_to_sdram1/SD_CLK_c_enable_35: 4 loads, 4 LSLICEs
     Net all_modules1/uart_to_sdram1/SD_CLK_c_enable_44: 2 loads, 2 LSLICEs
     Net all_modules1/uart_to_sdram1/SD_CLK_c_enable_43: 4 loads, 4 LSLICEs
     Net all_modules1/uart_to_sdram1/SD_CLK_c_enable_28: 4 loads, 4 LSLICEs
     Net all_modules1/uart_to_sdram1/SD_CLK_c_enable_71: 4 loads, 4 LSLICEs
     Net all_modules1/uart_to_sdram1/SD_CLK_c_enable_79: 4 loads, 4 LSLICEs
     Net all_modules1/SD_CLK_c_enable_202: 22 loads, 22 LSLICEs
     Net all_modules1/rx_stb1: 2 loads, 2 LSLICEs
     Net nreset_c: 2 loads, 2 LSLICEs
     Net all_modules1/sdram_to_uart1/SD_CLK_c_enable_145: 8 loads, 8 LSLICEs
     Net all_modules1/SD_CLK_c_enable_130: 2 loads, 2 LSLICEs
     Net all_modules1/sdram_to_uart1/SD_CLK_c_enable_146: 1 loads, 1 LSLICEs
     Net all_modules1/sdram_controller1/SD_CLK_c_enable_94: 8 loads, 8 LSLICEs
     Net all_modules1/sdram_controller1/init_done_N_443: 1 loads, 1 LSLICEs
     Net all_modules1/sdram_controller1/SD_CLK_c_enable_68: 8 loads, 8 LSLICEs
     Net all_modules1/sdram_controller1/count_2_derived_14_enable_14: 8 loads, 8
     LSLICEs
     Net SD_CLK_c_enable_117: 13 loads, 13 LSLICEs
     Net all_modules1/sdram_controller1/initTimer/SD_CLK_c_enable_51: 1 loads, 1
     LSLICEs
     Net SD_CLK_c_enable_120: 2 loads, 2 LSLICEs
     Net all_modules1/fifo2/SD_CLK_c_enable_127: 6 loads, 6 LSLICEs
     Net all_modules1/fifo2/SD_CLK_c_enable_17: 1 loads, 1 LSLICEs
     Net all_modules1/fifo1/SD_CLK_c_enable_186: 6 loads, 6 LSLICEs
     Net rx_ack: 2 loads, 2 LSLICEs
     Net uart1/SMPL: 5 loads, 5 LSLICEs
     Net uart1/FSM_7__N_59: 4 loads, 4 LSLICEs
     Net uart1/SD_CLK_c_enable_153: 4 loads, 4 LSLICEs
     Net uart_tx1/DAT_7__N_878: 4 loads, 4 LSLICEs
     Net uart_tx1/SMPL: 5 loads, 5 LSLICEs
   Number of LSRs:  14
     Net all_modules1/n1673: 8 loads, 8 LSLICEs
     Net all_modules1/sdram_to_uart1/state_0: 1 loads, 1 LSLICEs
     Net n370: 1 loads, 1 LSLICEs
     Net all_modules1/sdram_controller1/n1671: 12 loads, 12 LSLICEs
     Net all_modules1/sdram_controller1/repeat_tim_period_13: 1 loads, 1 LSLICEs
     
     Net all_modules1/sdram_controller1/repeat_tim_reset: 8 loads, 8 LSLICEs
     Net all_modules1/sdram_controller1/n4836: 1 loads, 1 LSLICEs
     Net refresh_tim_reset: 13 loads, 13 LSLICEs
     Net all_modules1/sdram_controller1/delay_tim_flag_N_474: 1 loads, 1 LSLICEs
     
     Net all_modules1/sdram_controller1/delay_tim_reset: 3 loads, 3 LSLICEs
     Net uart1/PS_10__N_48: 3 loads, 3 LSLICEs
     Net uart1/n2106: 5 loads, 5 LSLICEs
     Net uart_tx1/PS_10__N_767: 6 loads, 6 LSLICEs
     Net uart_tx1/n4302: 1 loads, 1 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net all_modules1/sdram_controller1/n377: 26 loads

                                    Page 2




Design:  sdram_uart_top                                Date:  05/26/19  19:32:17

Design Summary (cont)
---------------------
     Net all_modules1/SD_CLK_c_enable_202: 24 loads
     Net all_modules1/sdram_controller1/arb_delay_2: 21 loads
     Net refresh_tim_reset: 19 loads
     Net all_modules1/sdram_controller1/n371: 17 loads
     Net all_modules1/sdram_controller1/init_done_N_443: 16 loads
     Net SD_P_DATA_15__N_308: 16 loads
     Net uart1/RXDc: 16 loads
     Net arb_delay_2_N_350_1: 15 loads
     Net all_modules1/fifo2/o_addr_0: 14 loads




   Number of warnings:  0
   Number of errors:    0
     

Design Errors/Warnings
----------------------

   No errors or warnings present.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| DB[15]              | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| DB[14]              | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| DB[13]              | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| DB[12]              | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| DB[11]              | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| DB[10]              | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| DB[9]               | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| DB[8]               | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| DB[7]               | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| DB[6]               | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| DB[5]               | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| DB[4]               | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| DB[3]               | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| DB[2]               | BIDIR     | LVCMOS25  |            |

                                    Page 3




Design:  sdram_uart_top                                Date:  05/26/19  19:32:17

IO (PIO) Attributes (cont)
--------------------------
+---------------------+-----------+-----------+------------+
| DB[1]               | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| DB[0]               | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| uart_tx             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ADR[12]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ADR[11]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ADR[10]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ADR[9]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ADR[8]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ADR[7]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ADR[6]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ADR[5]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ADR[4]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ADR[3]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ADR[2]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ADR[1]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ADR[0]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| BA[1]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| BA[0]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| DQM[1]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| DQM[0]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| nCAS                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| CKE                 | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| nRAS                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| nWE                 | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| nCS                 | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| SD_CLK              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| LED[3]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| LED[2]              | OUTPUT    | LVCMOS25  |            |

                                    Page 4




Design:  sdram_uart_top                                Date:  05/26/19  19:32:17

IO (PIO) Attributes (cont)
--------------------------
+---------------------+-----------+-----------+------------+
| LED[1]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| LED[0]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| clk                 | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| nreset              | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| uart_rx             | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

Removed logic
-------------

Signal uart1/SD_CLK_c_enable_183 was merged into signal uart1/FSM_7__N_59
Signal all_modules1/sdram_controller1/n2725 was merged into signal n370
Signal all_modules1/sdram_to_uart1/n1 was merged into signal
     all_modules1/sdram_to_uart1/state_0
Signal uart_tx1/add_568_11/CO undriven or does not drive anything - clipped.
Signal uart_tx1/add_568_1/S0 undriven or does not drive anything - clipped.
Signal uart_tx1/add_568_1/CI undriven or does not drive anything - clipped.
Signal uart1/sub_7_add_2_1/S0 undriven or does not drive anything - clipped.
Signal uart1/sub_7_add_2_1/CI undriven or does not drive anything - clipped.
Signal uart1/sub_7_add_2_11/CO undriven or does not drive anything - clipped.
Signal all_modules1/sdram_controller1/initTimer/count_769_add_4_1/S0 undriven or
     does not drive anything - clipped.
Signal all_modules1/sdram_controller1/initTimer/count_769_add_4_1/CI undriven or
     does not drive anything - clipped.
Signal all_modules1/sdram_controller1/initTimer/count_769_add_4_17/S1 undriven
     or does not drive anything - clipped.
Signal all_modules1/sdram_controller1/initTimer/count_769_add_4_17/CO undriven
     or does not drive anything - clipped.
Signal all_modules1/sdram_controller1/refreshTimer/add_6_1/S0 undriven or does
     not drive anything - clipped.
Signal all_modules1/sdram_controller1/refreshTimer/add_6_1/CI undriven or does
     not drive anything - clipped.
Signal all_modules1/sdram_controller1/refreshTimer/add_6_25/S1 undriven or does
     not drive anything - clipped.
Signal all_modules1/sdram_controller1/refreshTimer/add_6_25/CO undriven or does
     not drive anything - clipped.
Signal all_modules1/sdram_controller1/repeatTimer/add_6_15/S1 undriven or does
     not drive anything - clipped.
Signal all_modules1/sdram_controller1/repeatTimer/add_6_15/CO undriven or does
     not drive anything - clipped.
Signal all_modules1/sdram_controller1/repeatTimer/sub_604_add_2_12/S0 undriven
     or does not drive anything - clipped.
Signal all_modules1/sdram_controller1/repeatTimer/sub_604_add_2_12/CO undriven
     or does not drive anything - clipped.
Signal all_modules1/sdram_controller1/repeatTimer/sub_604_add_2_6/S1 undriven or
     does not drive anything - clipped.
Signal all_modules1/sdram_controller1/repeatTimer/sub_604_add_2_6/S0 undriven or
     does not drive anything - clipped.
Signal all_modules1/sdram_controller1/repeatTimer/sub_604_add_2_4/S1 undriven or
     does not drive anything - clipped.
Signal all_modules1/sdram_controller1/repeatTimer/sub_604_add_2_4/S0 undriven or

                                    Page 5




Design:  sdram_uart_top                                Date:  05/26/19  19:32:17

Removed logic (cont)
--------------------
     does not drive anything - clipped.
Signal all_modules1/sdram_controller1/repeatTimer/sub_604_add_2_8/S1 undriven or
     does not drive anything - clipped.
Signal all_modules1/sdram_controller1/repeatTimer/sub_604_add_2_8/S0 undriven or
     does not drive anything - clipped.
Signal all_modules1/sdram_controller1/repeatTimer/add_6_1/S0 undriven or does
     not drive anything - clipped.
Signal all_modules1/sdram_controller1/repeatTimer/add_6_1/CI undriven or does
     not drive anything - clipped.
Signal all_modules1/sdram_controller1/repeatTimer/sub_604_add_2_10/S1 undriven
     or does not drive anything - clipped.
Signal all_modules1/sdram_controller1/repeatTimer/sub_604_add_2_10/S0 undriven
     or does not drive anything - clipped.
Signal all_modules1/sdram_controller1/repeatTimer/sub_604_add_2_2/S1 undriven or
     does not drive anything - clipped.
Signal all_modules1/sdram_controller1/repeatTimer/sub_604_add_2_2/S0 undriven or
     does not drive anything - clipped.
Signal all_modules1/sdram_controller1/repeatTimer/sub_604_add_2_2/CI undriven or
     does not drive anything - clipped.
Block uart1/i1739_1_lut was optimized away.
Block all_modules1/sdram_controller1/i1774_1_lut was optimized away.
Block all_modules1/sdram_to_uart1/i3_1_lut was optimized away.

Memory Usage
------------

/all_modules1/fifo1:
    EBRs: 0
    RAM SLICEs: 4
    Logic SLICEs: 5
    PFU Registers: 15
/all_modules1/fifo1/m_RAM0:
    EBRs: 0
    RAM SLICEs: 1
    Logic SLICEs: 0
    PFU Registers: 0
/all_modules1/fifo1/m_RAM1:
    EBRs: 0
    RAM SLICEs: 1
    Logic SLICEs: 0
    PFU Registers: 0
/all_modules1/fifo2:
    EBRs: 0
    RAM SLICEs: 4
    Logic SLICEs: 6
    PFU Registers: 16
/all_modules1/fifo2/m_RAM0:
    EBRs: 0
    RAM SLICEs: 1
    Logic SLICEs: 0
    PFU Registers: 0
/all_modules1/fifo2/m_RAM1:
    EBRs: 0
    RAM SLICEs: 1
    Logic SLICEs: 0
    PFU Registers: 0

                                    Page 6




Design:  sdram_uart_top                                Date:  05/26/19  19:32:17

Memory Usage (cont)
-------------------

     

PLL/DLL Summary
---------------

PLL 1:                                     Pin/Node Value
  PLL Instance Name:                                clk_multiply/PLLInst_0
  PLL Type:                                         EHXPLLJ
  Input Clock:                             PIN      clk_c
  Output Clock(P):                         PIN,NODE SD_CLK_c
  Output Clock(S):                                  NONE
  Output Clock(S2):                                 NONE
  Output Clock(S3):                                 NONE
  Feedback Signal:                         NODE     SD_CLK_c
  Reset Signal:                                     NONE
  M Divider Reset Signal:                           NONE
  C Divider Reset Signal:                           NONE
  D Divider Reset Signal:                           NONE
  Standby Signal:                                   NONE
  PLL LOCK signal:                                  NONE
  PLL Data bus CLK Signal:                          NONE
  PLL Data bus Strobe Signal:                       NONE
  PLL Data bus Reset Signal:                        NONE
  PLL Data bus Write Enable Signal:                 NONE
  PLL Data bus Address0:                            NONE
  PLL Data bus Address1:                            NONE
  PLL Data bus Address2:                            NONE
  PLL Data bus Address3:                            NONE
  PLL Data bus Address4:                            NONE
  PLL Data In bus Data0:                            NONE
  PLL Data In bus Data1:                            NONE
  PLL Data In bus Data2:                            NONE
  PLL Data In bus Data3:                            NONE
  PLL Data In bus Data4:                            NONE
  PLL Data In bus Data5:                            NONE
  PLL Data In bus Data6:                            NONE
  PLL Data In bus Data7:                            NONE
  PLL Data bus Acknowledge:                         NONE
  PLL Data Out bus Data0:                           NONE
  PLL Data Out bus Data1:                           NONE
  PLL Data Out bus Data2:                           NONE
  PLL Data Out bus Data3:                           NONE
  PLL Data Out bus Data4:                           NONE
  PLL Data Out bus Data5:                           NONE
  PLL Data Out bus Data6:                           NONE
  PLL Data Out bus Data7:                           NONE
  Input Clock Frequency (MHz):                      50.0000
  Output Clock(P) Frequency (MHz):                  133.3333
  Output Clock(S) Frequency (MHz):                  NA
  Output Clock(S2) Frequency (MHz):                 NA
  Output Clock(S3) Frequency (MHz):                 NA
  CLKOP Post Divider A Input:                       DIVA
  CLKOS Post Divider B Input:                       DIVB
  CLKOS2 Post Divider C Input:                      DIVC
  CLKOS3 Post Divider D Input:                      DIVD

                                    Page 7




Design:  sdram_uart_top                                Date:  05/26/19  19:32:17

PLL/DLL Summary (cont)
----------------------
  Pre Divider A Input:                              VCO_PHASE
  Pre Divider B Input:                              VCO_PHASE
  Pre Divider C Input:                              VCO_PHASE
  Pre Divider D Input:                              VCO_PHASE
  VCO Bypass A Input:                               VCO_PHASE
  VCO Bypass B Input:                               VCO_PHASE
  VCO Bypass C Input:                               VCO_PHASE
  VCO Bypass D Input:                               VCO_PHASE
  FB_MODE:                                          CLKOP
  CLKI Divider:                                     3
  CLKFB Divider:                                    8
  CLKOP Divider:                                    4
  CLKOS Divider:                                    1
  CLKOS2 Divider:                                   1
  CLKOS3 Divider:                                   1
  Fractional N Divider:                             0
  CLKOP Desired Phase Shift(degree):                0
  CLKOP Trim Option Rising/Falling:                 RISING
  CLKOP Trim Option Delay:                          0
  CLKOS Desired Phase Shift(degree):                0
  CLKOS Trim Option Rising/Falling:                 FALLING
  CLKOS Trim Option Delay:                          0
  CLKOS2 Desired Phase Shift(degree):               0
  CLKOS3 Desired Phase Shift(degree):               0

ASIC Components
---------------

Instance Name: clk_multiply/PLLInst_0
         Type: EHXPLLJ

GSR Usage
---------

GSR Component:
   The Global Set Reset (GSR) resource has been used to implement a global reset
        of the design. The reset signal used for GSR control is 'nreset_c'.
        

     GSR Property:
   The design components with GSR property set to ENABLED will respond to global
        set reset while the components with GSR property set to DISABLED will
        not.
        

     Components with disabled GSR Property
-------------------------------------

     These components have the GSR property set to DISABLED. The components will
     not respond to the reset signal 'nreset_c' via the GSR component.

     Type and number of components of the type: 
   Register = 150 

     Type and instance name of component: 
   Register : all_modules1/uart_to_sdram1/sd_data_i14

                                    Page 8




Design:  sdram_uart_top                                Date:  05/26/19  19:32:17

GSR Usage (cont)
----------------
   Register : all_modules1/uart_to_sdram1/rd_wt_operation_i0_i0
   Register : all_modules1/uart_to_sdram1/sd_data_i0
   Register : all_modules1/uart_to_sdram1/sd_adr_i0
   Register : all_modules1/uart_to_sdram1/sd_adr_i12
   Register : all_modules1/uart_to_sdram1/sd_data_i13
   Register : all_modules1/uart_to_sdram1/sd_adr_i11
   Register : all_modules1/uart_to_sdram1/sd_adr_i10
   Register : all_modules1/uart_to_sdram1/sd_adr_i9
   Register : all_modules1/uart_to_sdram1/sd_adr_i8
   Register : all_modules1/uart_to_sdram1/sd_adr_i7
   Register : all_modules1/uart_to_sdram1/sd_adr_i6
   Register : all_modules1/uart_to_sdram1/sd_adr_i5
   Register : all_modules1/uart_to_sdram1/sd_adr_i4
   Register : all_modules1/uart_to_sdram1/sd_adr_i3
   Register : all_modules1/uart_to_sdram1/sd_adr_i2
   Register : all_modules1/uart_to_sdram1/sd_adr_i1
   Register : all_modules1/uart_to_sdram1/sd_data_i15
   Register : all_modules1/uart_to_sdram1/sd_data_i12
   Register : all_modules1/uart_to_sdram1/sd_data_i11
   Register : all_modules1/uart_to_sdram1/sd_data_i10
   Register : all_modules1/uart_to_sdram1/sd_data_i9
   Register : all_modules1/uart_to_sdram1/sd_data_i8
   Register : all_modules1/uart_to_sdram1/sd_data_i7
   Register : all_modules1/uart_to_sdram1/sd_data_i6
   Register : all_modules1/uart_to_sdram1/sd_data_i5
   Register : all_modules1/uart_to_sdram1/sd_data_i4
   Register : all_modules1/uart_to_sdram1/sd_data_i3
   Register : all_modules1/uart_to_sdram1/sd_data_i2
   Register : all_modules1/uart_to_sdram1/sd_data_i1
   Register : all_modules1/uart_to_sdram1/rd_wt_operation_i0_i1
   Register : all_modules1/uart_to_sdram1/sd_adr_i13
   Register : all_modules1/uart_to_sdram1/sd_adr_i14
   Register : all_modules1/uart_to_sdram1/sd_adr_i15
   Register : all_modules1/uart_to_sdram1/sd_adr_i16
   Register : all_modules1/uart_to_sdram1/sd_adr_i17
   Register : all_modules1/uart_to_sdram1/sd_adr_i18
   Register : all_modules1/uart_to_sdram1/sd_adr_i19
   Register : all_modules1/uart_to_sdram1/sd_adr_i20
   Register : all_modules1/uart_to_sdram1/sd_adr_i21
   Register : all_modules1/uart_to_sdram1/sd_adr_i22
   Register : all_modules1/uart_to_sdram1/sd_adr_i23
   Register : all_modules1/sdram_to_uart1/sd_data_temp_i0
   Register : all_modules1/sdram_to_uart1/sd_data_temp_i1
   Register : all_modules1/sdram_to_uart1/sd_data_temp_i2
   Register : all_modules1/sdram_to_uart1/sd_data_temp_i3
   Register : all_modules1/sdram_to_uart1/sd_data_temp_i4
   Register : all_modules1/sdram_to_uart1/sd_data_temp_i5
   Register : all_modules1/sdram_to_uart1/sd_data_temp_i6
   Register : all_modules1/sdram_to_uart1/sd_data_temp_i7
   Register : all_modules1/sdram_to_uart1/sd_data_temp_i8
   Register : all_modules1/sdram_to_uart1/sd_data_temp_i9
   Register : all_modules1/sdram_to_uart1/sd_data_temp_i10
   Register : all_modules1/sdram_to_uart1/sd_data_temp_i11
   Register : all_modules1/sdram_to_uart1/sd_data_temp_i12
   Register : all_modules1/sdram_to_uart1/sd_data_temp_i13
   Register : all_modules1/sdram_to_uart1/sd_data_temp_i14

                                    Page 9




Design:  sdram_uart_top                                Date:  05/26/19  19:32:17

GSR Usage (cont)
----------------
   Register : all_modules1/sdram_to_uart1/sd_data_temp_i15
   Register : all_modules1/sdram_to_uart1/rd_wt_operation_i1
   Register : all_modules1/sdram_controller1/rd_wt_operation_i0_i0
   Register : all_modules1/sdram_controller1/RD_DATA_i0_i0
   Register : all_modules1/sdram_controller1/SD_ADR_TEMP__i0
   Register : all_modules1/sdram_controller1/wt_o_stb_147
   Register : all_modules1/sdram_controller1/rd_o_stb_148
   Register : all_modules1/sdram_controller1/SD_DATA_TEMP__i0
   Register : all_modules1/sdram_controller1/RD_DATA_i0_i1
   Register : all_modules1/sdram_controller1/RD_DATA_i0_i2
   Register : all_modules1/sdram_controller1/RD_DATA_i0_i3
   Register : all_modules1/sdram_controller1/RD_DATA_i0_i4
   Register : all_modules1/sdram_controller1/RD_DATA_i0_i5
   Register : all_modules1/sdram_controller1/RD_DATA_i0_i6
   Register : all_modules1/sdram_controller1/RD_DATA_i0_i7
   Register : all_modules1/sdram_controller1/RD_DATA_i0_i8
   Register : all_modules1/sdram_controller1/RD_DATA_i0_i9
   Register : all_modules1/sdram_controller1/RD_DATA_i0_i10
   Register : all_modules1/sdram_controller1/RD_DATA_i0_i11
   Register : all_modules1/sdram_controller1/RD_DATA_i0_i12
   Register : all_modules1/sdram_controller1/RD_DATA_i0_i13
   Register : all_modules1/sdram_controller1/RD_DATA_i0_i14
   Register : all_modules1/sdram_controller1/RD_DATA_i0_i15
   Register : all_modules1/sdram_controller1/SD_ADR_TEMP__i1
   Register : all_modules1/sdram_controller1/SD_ADR_TEMP__i2
   Register : all_modules1/sdram_controller1/SD_ADR_TEMP__i3
   Register : all_modules1/sdram_controller1/SD_ADR_TEMP__i4
   Register : all_modules1/sdram_controller1/SD_ADR_TEMP__i5
   Register : all_modules1/sdram_controller1/SD_ADR_TEMP__i6
   Register : all_modules1/sdram_controller1/SD_ADR_TEMP__i7
   Register : all_modules1/sdram_controller1/SD_ADR_TEMP__i8
   Register : all_modules1/sdram_controller1/SD_ADR_TEMP__i9
   Register : all_modules1/sdram_controller1/SD_ADR_TEMP__i10
   Register : all_modules1/sdram_controller1/SD_ADR_TEMP__i11
   Register : all_modules1/sdram_controller1/SD_ADR_TEMP__i12
   Register : all_modules1/sdram_controller1/SD_ADR_TEMP__i13
   Register : all_modules1/sdram_controller1/SD_ADR_TEMP__i14
   Register : all_modules1/sdram_controller1/SD_ADR_TEMP__i15
   Register : all_modules1/sdram_controller1/SD_ADR_TEMP__i16
   Register : all_modules1/sdram_controller1/SD_ADR_TEMP__i17
   Register : all_modules1/sdram_controller1/SD_ADR_TEMP__i18
   Register : all_modules1/sdram_controller1/SD_ADR_TEMP__i19
   Register : all_modules1/sdram_controller1/SD_ADR_TEMP__i20
   Register : all_modules1/sdram_controller1/SD_ADR_TEMP__i21
   Register : all_modules1/sdram_controller1/SD_ADR_TEMP__i22
   Register : all_modules1/sdram_controller1/SD_ADR_TEMP__i23
   Register : all_modules1/sdram_controller1/SD_DATA_TEMP__i1
   Register : all_modules1/sdram_controller1/SD_DATA_TEMP__i2
   Register : all_modules1/sdram_controller1/SD_DATA_TEMP__i3
   Register : all_modules1/sdram_controller1/SD_DATA_TEMP__i4
   Register : all_modules1/sdram_controller1/SD_DATA_TEMP__i5
   Register : all_modules1/sdram_controller1/SD_DATA_TEMP__i6
   Register : all_modules1/sdram_controller1/SD_DATA_TEMP__i7
   Register : all_modules1/sdram_controller1/SD_DATA_TEMP__i8
   Register : all_modules1/sdram_controller1/SD_DATA_TEMP__i9
   Register : all_modules1/sdram_controller1/SD_DATA_TEMP__i10

                                   Page 10




Design:  sdram_uart_top                                Date:  05/26/19  19:32:17

GSR Usage (cont)
----------------
   Register : all_modules1/sdram_controller1/SD_DATA_TEMP__i11
   Register : all_modules1/sdram_controller1/SD_DATA_TEMP__i12
   Register : all_modules1/sdram_controller1/SD_DATA_TEMP__i13
   Register : all_modules1/sdram_controller1/SD_DATA_TEMP__i14
   Register : all_modules1/sdram_controller1/SD_DATA_TEMP__i15
   Register : all_modules1/sdram_controller1/rd_wt_operation_i0_i1
   Register : all_modules1/sdram_controller1/arbBank/delay_0__i1
   Register : all_modules1/sdram_controller1/arbBank/delay_0__i2
   Register : all_modules1/sdram_controller1/arbBank/delay_0__i3
   Register : all_modules1/sdram_controller1/arbBank/delay_0__i4
   Register : all_modules1/sdram_controller1/arbBank/delay_0__i5
   Register : all_modules1/sdram_controller1/arbBank/delay_0__i6
   Register : all_modules1/sdram_controller1/arbBank/delay_0__i7
   Register : all_modules1/sdram_controller1/arbBank/delay_0__i8
   Register : all_modules1/sdram_controller1/arbBank/delay_0__i9
   Register : all_modules1/sdram_controller1/arbBank/delay_0__i10
   Register : all_modules1/sdram_controller1/arbBank/delay_0__i11
   Register : all_modules1/sdram_controller1/arbBank/delay_0__i12
   Register : all_modules1/fifo2/s_RAM_i0_i0
   Register : all_modules1/fifo2/s_RAM_i0_i1
   Register : all_modules1/fifo2/s_RAM_i0_i2
   Register : all_modules1/fifo2/s_RAM_i0_i3
   Register : all_modules1/fifo2/s_RAM_i0_i4
   Register : all_modules1/fifo2/s_RAM_i0_i5
   Register : all_modules1/fifo2/s_RAM_i0_i6
   Register : all_modules1/fifo2/s_RAM_i0_i7
   Register : all_modules1/fifo1/s_RAM_i0_i0
   Register : all_modules1/fifo1/s_RAM_i0_i7
   Register : all_modules1/fifo1/s_RAM_i0_i6
   Register : all_modules1/fifo1/s_RAM_i0_i5
   Register : all_modules1/fifo1/s_RAM_i0_i4
   Register : all_modules1/fifo1/s_RAM_i0_i3
   Register : all_modules1/fifo1/s_RAM_i0_i2
   Register : all_modules1/fifo1/s_RAM_i0_i1
   Register : uart1/RXDc_69
   Register : uart1/RXDa_67
   Register : uart1/RXDb_68

     Components with synchronous local reset also reset by asynchronous GSR
----------------------------------------------------------------------

     These components have the GSR property set to ENABLED and the local reset
     is synchronous. The components will respond to the synchronous local reset
     and to the unrelated asynchronous reset signal 'nreset_c' via the GSR
     component.

     Type and number of components of the type: 
   Register = 70 

     Type and instance name of component: 
   Register : all_modules1/sdram_to_uart1/state_i1
   Register : all_modules1/sdram_controller1/state_FSM_i2
   Register : all_modules1/sdram_controller1/state_FSM_i6
   Register : all_modules1/sdram_controller1/state_FSM_i13
   Register : all_modules1/sdram_controller1/state_FSM_i10
   Register : all_modules1/sdram_controller1/repeatTimer/count__i0

                                   Page 11




Design:  sdram_uart_top                                Date:  05/26/19  19:32:17

GSR Usage (cont)
----------------
   Register : all_modules1/sdram_controller1/repeatTimer/count__i1
   Register : all_modules1/sdram_controller1/repeatTimer/count__i2
   Register : all_modules1/sdram_controller1/repeatTimer/count__i3
   Register : all_modules1/sdram_controller1/repeatTimer/count__i4
   Register : all_modules1/sdram_controller1/repeatTimer/count__i5
   Register : all_modules1/sdram_controller1/repeatTimer/count__i6
   Register : all_modules1/sdram_controller1/repeatTimer/count__i7
   Register : all_modules1/sdram_controller1/repeatTimer/count__i8
   Register : all_modules1/sdram_controller1/repeatTimer/count__i9
   Register : all_modules1/sdram_controller1/repeatTimer/count__i10
   Register : all_modules1/sdram_controller1/repeatTimer/count__i11
   Register : all_modules1/sdram_controller1/repeatTimer/count__i12
   Register : all_modules1/sdram_controller1/repeatTimer/count__i13
   Register : all_modules1/sdram_controller1/refreshTimer/count__i0
   Register : all_modules1/sdram_controller1/refreshTimer/count__i1
   Register : all_modules1/sdram_controller1/refreshTimer/count__i2
   Register : all_modules1/sdram_controller1/refreshTimer/count__i3
   Register : all_modules1/sdram_controller1/refreshTimer/count__i4
   Register : all_modules1/sdram_controller1/refreshTimer/count__i5
   Register : all_modules1/sdram_controller1/refreshTimer/count__i6
   Register : all_modules1/sdram_controller1/refreshTimer/count__i7
   Register : all_modules1/sdram_controller1/refreshTimer/count__i8
   Register : all_modules1/sdram_controller1/refreshTimer/count__i9
   Register : all_modules1/sdram_controller1/refreshTimer/count__i10
   Register : all_modules1/sdram_controller1/refreshTimer/count__i11
   Register : all_modules1/sdram_controller1/refreshTimer/count__i12
   Register : all_modules1/sdram_controller1/refreshTimer/count__i13
   Register : all_modules1/sdram_controller1/refreshTimer/count__i14
   Register : all_modules1/sdram_controller1/refreshTimer/count__i15
   Register : all_modules1/sdram_controller1/refreshTimer/count__i16
   Register : all_modules1/sdram_controller1/refreshTimer/count__i17
   Register : all_modules1/sdram_controller1/refreshTimer/count__i18
   Register : all_modules1/sdram_controller1/refreshTimer/count__i19
   Register : all_modules1/sdram_controller1/refreshTimer/count__i20
   Register : all_modules1/sdram_controller1/refreshTimer/count__i21
   Register : all_modules1/sdram_controller1/refreshTimer/count__i22
   Register : all_modules1/sdram_controller1/refreshTimer/count__i23
   Register : all_modules1/sdram_controller1/delayTimer/count__i0
   Register : all_modules1/sdram_controller1/delayTimer/count__i1
   Register : all_modules1/sdram_controller1/delayTimer/count__i2
   Register : all_modules1/sdram_controller1/delayTimer/count__i3
   Register : uart1/PS_i0
   Register : uart1/PS_i10
   Register : uart1/PS_i9
   Register : uart1/PS_i8
   Register : uart1/PS_i7
   Register : uart1/PS_i6
   Register : uart1/PS_i5
   Register : uart1/PS_i4
   Register : uart1/PS_i3
   Register : uart1/PS_i2
   Register : uart1/PS_i1
   Register : uart_tx1/PS_i0
   Register : uart_tx1/TXD_65
   Register : uart_tx1/PS_i10
   Register : uart_tx1/PS_i9

                                   Page 12




Design:  sdram_uart_top                                Date:  05/26/19  19:32:17

GSR Usage (cont)
----------------
   Register : uart_tx1/PS_i8
   Register : uart_tx1/PS_i7
   Register : uart_tx1/PS_i6
   Register : uart_tx1/PS_i5
   Register : uart_tx1/PS_i4
   Register : uart_tx1/PS_i3
   Register : uart_tx1/PS_i2
   Register : uart_tx1/PS_i1

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 60 MB
        









































                                   Page 13


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights
     reserved.
