<font size='18'>
 <a href='../index.html'>Home</a>
 </font>
<!DOCTYPE html>

<html>
<head>
<meta charset="utf-8"/>
<meta content="Tinghui WANG" name="Author"/>
<link href="/images/realdigital.ico" rel="icon" type="image/x-icon"/>
<meta content="IE=edge" http-equiv="X-UA-Compatible"/>
<meta content="width=device-width, initial-scale=1" name="viewport"/>
<title>Welcome to Real Digital</title>
<link crossorigin="anonymous" href="https://cdnjs.cloudflare.com/ajax/libs/KaTeX/0.9.0-alpha2/katex.min.css" integrity="sha384-exe4Ak6B0EoJI0ogGxjJ8rn+RN3ftPnEQrGwX59KTCl5ybGzvHGKjhPKk/KC3abb" rel="stylesheet"/>
<link href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/4.7.0/css/font-awesome.min.css" rel="stylesheet">
<link href="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/9.12.0/styles/vs2015.min.css" rel="stylesheet"/>
<link href="/build/realdigital.c5563abade9aec1d0accf0b1c31118b8.css" rel="stylesheet"/>
<link href="/build/css/app.381c5c1b85ba6633fac439a6eb0ba6f4.css" rel="stylesheet"/>
<link href="https://fonts.googleapis.com/icon?family=Material+Icons" rel="stylesheet"/>
<link href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/4.7.0/css/font-awesome.min.css" rel="stylesheet">
<script>
        (function(i,s,o,g,r,a,m){i['GoogleAnalyticsObject']=r;i[r]=i[r]||function(){
            (i[r].q=i[r].q||[]).push(arguments)},i[r].l=1*new Date();a=s.createElement(o),
            m=s.getElementsByTagName(o)[0];a.async=1;a.src=g;m.parentNode.insertBefore(a,m)
        })(window,document,'script','//www.google-analytics.com/analytics.js','ga');
        ga('create', 'UA-52236215-2', 'auto');
        ga('send', 'pageview');
    </script>
</link></link></head>
<body class="doc-page">

<div class="wrapper">
<div class="main main-raised">
<article class="container-fluid">
<div class="row">
<div class="col col-main-content" id="doc-main-content">

<div>
<div class="title-box">
<h1>Project
                                    2.1
                                            Guess the Logic
            </h1>
<h2>Logic Minimization</h2>
</div>
<div class="row mt-3">
<div class="col text-left">
<a href="http://creativecommons.org/licenses/by-sa/4.0/" rel="license">
<img alt="Creative Commons License" src="https://i.creativecommons.org/l/by-sa/4.0/88x31.png" style="border-width:0"/>
</a>
</div>
<div class="col text-right">
<i class="fa fa-eye"></i>
                805
            </div>
</div>
</div>
<h2 data-source-line="1" id="introduction">Introduction</h2>
<p data-source-line="3">In this project, you will download a bit file to your board in order to configure the Zynq with four different logic circuits. The circuits use buttons and switches for inputs, and LEDs for outputs. You must probe the logic circuits by applying all possible combinations of input signals. From the results of applying all possible combinations, you will be able to write logic equations that describe the circuits’ behaviors. You will then rewrite the equations using Verilog HDL, which will re-implement them on the FPGA and compare the circuit behavior with the given bit file.</p>
<div class="row"><div class="col-md-6"><h4 id="before-you-begin-you-should">Before you begin, you should:</h4>
<ul>
<li>Have Real Digital®’s Blackboard set up;</li>
<li>Have the Xilinx® Vivado WebPACK™ installed;</li>
<li>Understand how to program your Zynq board;</li>
<li>Understand how to add a Verilog HDL file and write a XDC file;</li>
<li>Get familiar with <a class="btn btn-sm btn-primary" href="https://www.realdigital.org/doc/467498beab847d9c7668cb472212960d "><strong>General Project Submission Policy</strong></a>;</li>
<li>Download <em>Introduction to Digital Logic</em> module’s <a class="btn btn-sm btn-orange" href="/downloads/d0148cbed68fa2e4e0cb116319552588.pdf"><strong>Submission Form 2</strong></a> <a class="btn btn-sm btn-orange" href="/downloads/508e71397b45aaf8427287e4ada9b028.pdf"><strong>Problem Set 2</strong></a>.</li>
</ul>
</div><div class="col-lg-6 col-md-6 col-sm-12"><h4 id="after-youre-done-you-should">After you’re done, you should:</h4>
<ul>
<li>Define a logic circuit using truth tables;</li>
<li>Derive logic equations from truth tables;</li>
<li>Describe logic functions using Verilog HDL and implement them on a Zynq SoC.</li>
</ul>
</div></div><h2 data-source-line="21" id="background">Background</h2>
<h3 data-source-line="22" id="truth-table-and-logic-function">Truth Table and Logic Function</h3>
<div class="row"><div class="col-md-7"><p>A truth table is the primary tool for capturing logical relationships in a concise and universally understood format. A truth table contains a column of each input on the left and one final column for the output on the right. The truth table contains all possible input and output configurations of any given logic equation. A two input AND logic operation is defined using the truth table below:</p>
<table class="TRUTHTABLE" style="max-width: 400px;">
<thead>
<tr>
<th>A</th>
<th>B</th>
<th class="Output">F</th>
</tr>
</thead>
<tbody>
<tr>
<td>false</td>
<td>false</td>
<td class="Output">false</td>
</tr>
<tr>
<td>false</td>
<td>true</td>
<td class="Output">false</td>
</tr>
<tr>
<td>true</td>
<td>false</td>
<td class="Output">false</td>
</tr>
<tr>
<td>true</td>
<td>true</td>
<td class="Output">true</td>
</tr>
</tbody>
</table>
</div><div class="col-lg-5 col-md-6 col-sm-12"><ul>
<li><a class="btn btn-sm btn-success" href="/doc/e5322294449ce251cbd3567d6062e754"><strong>Digital Circuit Overview</strong></a></li>
<li><a class="btn btn-sm btn-success" href="/doc/d965d9d52193b20c4f36dbc0cf9d18d3"><strong>Zeros and ones</strong></a></li>
<li><a class="btn btn-sm btn-success" href="/doc/6f232ff281f48f7dfbae3f8bcd1276b8"><strong>Basic Logic Functions and Truth Table</strong></a></li>
<li><a class="btn btn-sm btn-success" href="/doc/7e668ec663bcc3585de69433cbdc30f1"><strong>transistors as switches</strong></a></li>
<li><a class="btn btn-sm btn-success" href="/doc/f5277015db0e08b6101744e08d5b67cb"><strong>introduction to cmos technology</strong></a></li>
</ul>
</div></div><h3 data-source-line="67" id="zeros-and-ones">Zeros and Ones</h3>
<p data-source-line="68">A signal in a digital circuit is a circuit net that transports an output voltage from one device to one or more input connections of other devices. In a digital circuit, signals are constrained to be at one of two voltages, either Vdd (1) or GND (0). Thus, all data in digital circuits can only be represented as a zero or one for the two available states. Systems that use two-state data are known as <strong>binary systems</strong>, and a two-state signal is a <strong>binary signal</strong>. One signal wire in a digital circuit can carry one binary digit (abbreviated to <strong>bit</strong>) of information. Conventionally, we assign symbol “1” to true and “0” to false. For example, an AND relation can be logically described as “true” when all of the inputs are “true.” Using the binary numbers assigned to a digital system, the logical AND truth table appears below:</p>
<table class="TRUTHTABLE">
<thead>
<tr>
<th>A</th>
<th>B</th>
<th class="Output">F</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td class="Output">0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td class="Output">0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td class="Output">0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td class="Output">1</td>
</tr>
</tbody>
</table>
<h2 data-source-line="102" id="step-1-download-the-bitstream-and-program-your-blackboard">Step 1: Download the Bitstream and Program your Blackboard</h2>
<h3 data-source-line="103" id="download-the-bitstream">Download the Bitstream</h3>
<p data-source-line="104">Click the button to obtain the pre-compiled bitstream file for Blackboard: <a class="btn btn-sm btn-orange" href="/downloads/ed9ef197b5e86c656d03d1735bb9b451.zip"><strong>Blackboard_P2.Zip</strong></a></p>
<h3 data-source-line="106" id="program-your-board-with-the-bitstream-file">Program Your Board With the Bitstream File</h3>
<p data-source-line="107">Decompress the zip file and program your board with Hardware Manager. You do not need to create a project for this task. There is a <mark>Open Hardware Manager</mark> button on the first page when you open your latest version of Vivado. Then autoconnect the device, <mark>Program Device</mark>, and choose the downloaded bitstream file as the path.</p>
<h2 data-source-line="109" id="step-2-fill-out-the-truthtable">Step 2: Fill out the Truthtable</h2>
<h3 data-source-line="110" id="circuit-i">Circuit I</h3>
<p data-source-line="111">The first circuit takes two slide switches <code>SW0</code> and <code>SW1</code> as inputs and uses LED <code>LD0</code> to indicate the output of the logic function. As there are two inputs for this logic circuit, there are four possible combinations. According to the circuit of the switch, when the switch slides on, a high voltage (i.e., a logic “1”) will be presented on the input of the circuit. Similarly, if the <code>LD0</code> turns on, a high voltage is presented on the output of the circuit, which means the current output of the logic circuit is a logic “1”. So we have both <code>SW0</code> and <code>SW1</code> off and we will need to check the <code>LD0</code> status to fill out the first line of the truth table below. Slide the <code>SW0</code> on to fill out the second row. Slide the <code>SW0</code> off and <code>SW1</code> on to fill out the third row. Slide both of them on to fill out the final row. After you fill out the truth table, you can click button “Check Result” to see if you filled it all out correctly.</p>
<table class="TRUTHTABLE">
<thead>
<tr>
<th>SW1</th>
<th>SW0</th>
<th class="Output">LD0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td class="Output"><input id="c1r1" max="1" min="0" pattern="[0-1]" type="number"/></td>
<td id="rc1r1"></td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td class="Output"><input id="c1r2" max="1" min="0" pattern="[0-1]" type="number"/></td>
<td id="rc1r2"></td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td class="Output"><input id="c1r3" max="1" min="0" pattern="[0-1]" type="number"/></td>
<td id="rc1r3"></td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td class="Output"><input id="c1r4" max="1" min="0" pattern="[0-1]" title="clr4" type="number"/></td>
<td id="rc1r4"></td>
</tr>
</tbody>
<tfoot>
<tr>
<td colspan="3">
<button class="btn btn-sm btn-grey" onclick="rstC1()" style="display: inline-block">Reset</button>
<button class="btn btn-sm btn-grey" onclick="chkC1()" style="display: inline-block">Check Result</button>
</td>
<td></td>
</tr>
</tfoot>
</table>
<h3 data-source-line="157" id="circuit-ii">Circuit II</h3>
<p data-source-line="159">The second circuit takes 3 slide switches <code>SW1</code>, <code>SW2</code> and <code>SW3</code> as inputs, and one LED <code>LD1</code> as output. Probe Circuit 2 the same way you did Circuit 1 and fill out the truth table below. After you fill out the truth table, you can click button “Check Result” to see if you filled it out correctly.</p>
<table class="TRUTHTABLE">
<thead>
<tr>
<th>SW3</th>
<th>SW2</th>
<th>SW1</th>
<th class="Output">LD1</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td class="Output"><input id="c2r1" max="1" min="0" pattern="[0-1]" type="number"/></td>
<td id="rc2r1"></td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td class="Output"><input id="c2r2" max="1" min="0" pattern="[0-1]" type="number"/></td>
<td id="rc2r2"></td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td class="Output"><input id="c2r3" max="1" min="0" pattern="[0-1]" type="number"/></td>
<td id="rc2r3"></td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td class="Output"><input id="c2r4" max="1" min="0" pattern="[0-1]" type="number"/></td>
<td id="rc2r4"></td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td class="Output"><input id="c2r5" max="1" min="0" pattern="[0-1]" type="number"/></td>
<td id="rc2r5"></td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td class="Output"><input id="c2r6" max="1" min="0" pattern="[0-1]" type="number"/></td>
<td id="rc2r6"></td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td class="Output"><input id="c2r7" max="1" min="0" pattern="[0-1]" type="number"/></td>
<td id="rc2r7"></td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td class="Output"><input id="c2r8" max="1" min="0" pattern="[0-1]" type="number"/></td>
<td id="rc2r8"></td>
</tr>
</tbody>
<tfoot>
<tr>
<td colspan="4">
<button class="btn btn-sm btn-grey" onclick="rstC2()">Reset</button>
<button class="btn btn-sm btn-grey" onclick="chkC2()">Check Result</button>
</td>
</tr>
</tfoot>
</table>
<h3 data-source-line="237" id="circuit-iii">Circuit III</h3>
<p data-source-line="238">The second circuit takes 4 slide switches <code>SW4</code>, <code>SW5</code>, <code>SW6</code>, and <code>SW7</code> as inputs, and one LED <code>LD2</code> as output. Probe Circuit 3 the same way you did Circuit 1 and 2, and fill out the truth table below. After you fill out the truth table, you can click button “Check Result” to see if you filled it out correctly.</p>
<table class="TRUTHTABLE">
<thead>
<tr>
<th>SW7</th>
<th>SW6</th>
<th>SW5</th>
<th>SW4</th>
<th class="Output">LD2</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td class="Output"><input id="c3r1" max="1" min="0" pattern="[0-1]" type="number"/></td>
<td id="rc3r1"></td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td class="Output"><input id="c3r2" max="1" min="0" pattern="[0-1]" type="number"/></td>
<td id="rc3r2"></td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td class="Output"><input id="c3r3" max="1" min="0" pattern="[0-1]" type="number"/></td>
<td id="rc3r3"></td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td class="Output"><input id="c3r4" max="1" min="0" pattern="[0-1]" type="number"/></td>
<td id="rc3r4"></td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td class="Output"><input id="c3r5" max="1" min="0" pattern="[0-1]" type="number"/></td>
<td id="rc3r5"></td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td class="Output"><input id="c3r6" max="1" min="0" pattern="[0-1]" type="number"/></td>
<td id="rc3r6"></td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td class="Output"><input id="c3r7" max="1" min="0" pattern="[0-1]" type="number"/></td>
<td id="rc3r7"></td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td class="Output"><input id="c3r8" max="1" min="0" pattern="[0-1]" type="number"/></td>
<td id="rc3r8"></td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td class="Output"><input id="c3r9" max="1" min="0" pattern="[0-1]" type="number"/></td>
<td id="rc3r9"></td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td class="Output"><input id="c3r10" max="1" min="0" pattern="[0-1]" type="number"/></td>
<td id="rc3r10"></td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td class="Output"><input id="c3r11" max="1" min="0" pattern="[0-1]" type="number"/></td>
<td id="rc3r11"></td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td class="Output"><input id="c3r12" max="1" min="0" pattern="[0-1]" type="number"/></td>
<td id="rc3r12"></td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td class="Output"><input id="c3r13" max="1" min="0" pattern="[0-1]" type="number"/></td>
<td id="rc3r13"></td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td class="Output"><input id="c3r14" max="1" min="0" pattern="[0-1]" type="number"/></td>
<td id="rc3r14"></td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td class="Output"><input id="c3r15" max="1" min="0" pattern="[0-1]" type="number"/></td>
<td id="rc3r15"></td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td class="Output"><input id="c3r16" max="1" min="0" pattern="[0-1]" type="number"/></td>
<td id="rc3r16"></td>
</tr>
</tbody>
<tfoot>
<tr>
<td colspan="5">
<button class="btn btn-sm btn-grey" onclick="rstC3()">Reset</button>
<button class="btn btn-sm btn-grey" onclick="chkC3()">Check Result</button>
</td>
</tr>
</tfoot>
</table>
<h3 data-source-line="389" id="basic-logic-operations-and-their-representations">Basic Logic Operations and Their Representations</h3>
<p data-source-line="391">AND, OR, and NOT (or inversion) are the three primary logic relationships that can be used to express any logical relationship between any number of variables. These simple logic functions form the basis for all digital electronic devices, from a simple microwave oven controller to a desktop PC. There are a set of symbols that are commonly used to express these logic operations. You may have seen some of the symbols in your math classes or in other programming languages. Table 1 represents symbols for three primary logic relationships:</p>
<table class="table table-striped table-bordered" data-source-line="393">
<thead>
<tr>
<th>Logic Operation</th>
<th style="text-align:center">Mathematics</th>
<th style="text-align:right">Real Digital®’s Website</th>
<th style="text-align:center">C Programming Language</th>
<th style="text-align:right">Circuit Schematic</th>
<th style="text-align:right">Verilog HDL</th>
</tr>
</thead>
<tbody>
<tr>
<td>A and B</td>
<td style="text-align:center"><eq><span class="katex"><span class="katex-mathml"><math><semantics><mrow><mi>A</mi><mo>⋅</mo><mi>B</mi></mrow><annotation encoding="application/x-tex">A\cdot B</annotation></semantics></math></span><span aria-hidden="true" class="katex-html"><span class="strut" style="height:0.68333em;"></span><span class="strut bottom" style="height:0.68333em;vertical-align:0em;"></span><span class="base"><span class="mord mathit">A</span><span class="mbin">⋅</span><span class="mord mathit" style="margin-right:0.05017em;">B</span></span></span></span></eq> <br/><eq><span class="katex"><span class="katex-mathml"><math><semantics><mrow><mi>A</mi><mo>∧</mo><mi>B</mi></mrow><annotation encoding="application/x-tex">A \land B</annotation></semantics></math></span><span aria-hidden="true" class="katex-html"><span class="strut" style="height:0.68333em;"></span><span class="strut bottom" style="height:0.68333em;vertical-align:0em;"></span><span class="base"><span class="mord mathit">A</span><span class="mbin">∧</span><span class="mord mathit" style="margin-right:0.05017em;">B</span></span></span></span></eq><br/><eq><span class="katex"><span class="katex-mathml"><math><semantics><mrow><mi>A</mi><mi mathvariant="normal">&amp;</mi><mi>B</mi></mrow><annotation encoding="application/x-tex">A \&amp; B</annotation></semantics></math></span><span aria-hidden="true" class="katex-html"><span class="strut" style="height:0.69444em;"></span><span class="strut bottom" style="height:0.69444em;vertical-align:0em;"></span><span class="base"><span class="mord mathit">A</span><span class="mord mathrm">&amp;</span><span class="mord mathit" style="margin-right:0.05017em;">B</span></span></span></span></eq></td>
<td style="text-align:right"><eq><span class="katex"><span class="katex-mathml"><math><semantics><mrow><mi>A</mi><mo>⋅</mo><mi>B</mi></mrow><annotation encoding="application/x-tex">A\cdot B</annotation></semantics></math></span><span aria-hidden="true" class="katex-html"><span class="strut" style="height:0.68333em;"></span><span class="strut bottom" style="height:0.68333em;vertical-align:0em;"></span><span class="base"><span class="mord mathit">A</span><span class="mbin">⋅</span><span class="mord mathit" style="margin-right:0.05017em;">B</span></span></span></span></eq></td>
<td style="text-align:center"><code>A&amp;B</code></td>
<td style="text-align:right"><img alt="" src="../images/5583692277153a89cef95fa5716da576.svg"/></td>
<td style="text-align:right"><code>A&amp;B</code></td>
</tr>
<tr>
<td>A or B</td>
<td style="text-align:center"><eq><span class="katex"><span class="katex-mathml"><math><semantics><mrow><mi>A</mi><mo>∨</mo><mi>B</mi></mrow><annotation encoding="application/x-tex">A \vee B</annotation></semantics></math></span><span aria-hidden="true" class="katex-html"><span class="strut" style="height:0.68333em;"></span><span class="strut bottom" style="height:0.68333em;vertical-align:0em;"></span><span class="base"><span class="mord mathit">A</span><span class="mbin">∨</span><span class="mord mathit" style="margin-right:0.05017em;">B</span></span></span></span></eq><br/><eq><span class="katex"><span class="katex-mathml"><math><semantics><mrow><mi>A</mi><mo>+</mo><mi>B</mi></mrow><annotation encoding="application/x-tex">A + B</annotation></semantics></math></span><span aria-hidden="true" class="katex-html"><span class="strut" style="height:0.68333em;"></span><span class="strut bottom" style="height:0.76666em;vertical-align:-0.08333em;"></span><span class="base"><span class="mord mathit">A</span><span class="mbin">+</span><span class="mord mathit" style="margin-right:0.05017em;">B</span></span></span></span></eq><br/> <eq><span class="katex"><span class="katex-mathml"><math><semantics><mrow><mi>A</mi><mi mathvariant="normal">∣</mi><mi>B</mi></mrow><annotation encoding="application/x-tex">A \vert B</annotation></semantics></math></span><span aria-hidden="true" class="katex-html"><span class="strut" style="height:0.75em;"></span><span class="strut bottom" style="height:1em;vertical-align:-0.25em;"></span><span class="base"><span class="mord mathit">A</span><span class="mord mathrm">∣</span><span class="mord mathit" style="margin-right:0.05017em;">B</span></span></span></span></eq></td>
<td style="text-align:right"><eq><span class="katex"><span class="katex-mathml"><math><semantics><mrow><mi>A</mi><mo>+</mo><mi>B</mi></mrow><annotation encoding="application/x-tex">A+B</annotation></semantics></math></span><span aria-hidden="true" class="katex-html"><span class="strut" style="height:0.68333em;"></span><span class="strut bottom" style="height:0.76666em;vertical-align:-0.08333em;"></span><span class="base"><span class="mord mathit">A</span><span class="mbin">+</span><span class="mord mathit" style="margin-right:0.05017em;">B</span></span></span></span></eq></td>
<td style="text-align:center"><code>A | B</code></td>
<td style="text-align:right"><img alt="" src="../images/0ec23982f0ebed3c45553c55c1589cb0.svg"/></td>
<td style="text-align:right"><code>A | B</code></td>
</tr>
<tr>
<td>Not A</td>
<td style="text-align:center"><eq><span class="katex"><span class="katex-mathml"><math><semantics><mrow><mi mathvariant="normal">¬</mi><mi>A</mi></mrow><annotation encoding="application/x-tex">\lnot A</annotation></semantics></math></span><span aria-hidden="true" class="katex-html"><span class="strut" style="height:0.68333em;"></span><span class="strut bottom" style="height:0.68333em;vertical-align:0em;"></span><span class="base"><span class="mord mathrm">¬</span><span class="mord mathit">A</span></span></span></span></eq> <br/><eq><span class="katex"><span class="katex-mathml"><math><semantics><mrow><mo>∼</mo><mi>A</mi></mrow><annotation encoding="application/x-tex">\sim A</annotation></semantics></math></span><span aria-hidden="true" class="katex-html"><span class="strut" style="height:0.68333em;"></span><span class="strut bottom" style="height:0.68333em;vertical-align:0em;"></span><span class="base"><span class="mrel">∼</span><span class="mord mathit">A</span></span></span></span></eq><br/><eq><span class="katex"><span class="katex-mathml"><math><semantics><mrow><mo>!</mo><mi>A</mi></mrow><annotation encoding="application/x-tex">!A</annotation></semantics></math></span><span aria-hidden="true" class="katex-html"><span class="strut" style="height:0.69444em;"></span><span class="strut bottom" style="height:0.69444em;vertical-align:0em;"></span><span class="base"><span class="mclose">!</span><span class="mord mathit">A</span></span></span></span></eq><br/><eq><span class="katex"><span class="katex-mathml"><math><semantics><mrow><msup><mi>A</mi><mo mathvariant="normal">′</mo></msup></mrow><annotation encoding="application/x-tex">A'</annotation></semantics></math></span><span aria-hidden="true" class="katex-html"><span class="strut" style="height:0.751892em;"></span><span class="strut bottom" style="height:0.751892em;vertical-align:0em;"></span><span class="base"><span class="mord"><span class="mord mathit">A</span><span class="msupsub"><span class="vlist-t"><span class="vlist-r"><span class="vlist" style="height:0.751892em;"><span style="top:-3.063em;margin-right:0.05em;"><span class="pstrut" style="height:2.7em;"></span><span class="sizing reset-size6 size3 mtight"><span class="mord mtight"><span class="mord mathrm mtight">′</span></span></span></span></span></span></span></span></span></span></span></span></eq><br/><eq><span class="katex"><span class="katex-mathml"><math><semantics><mrow><mover accent="true"><mrow><mi>A</mi></mrow><mo stretchy="true">‾</mo></mover></mrow><annotation encoding="application/x-tex">\overline{A}</annotation></semantics></math></span><span aria-hidden="true" class="katex-html"><span class="strut" style="height:0.8833300000000001em;"></span><span class="strut bottom" style="height:0.8833300000000001em;vertical-align:0em;"></span><span class="base"><span class="mord overline"><span class="vlist-t"><span class="vlist-r"><span class="vlist" style="height:0.8833300000000001em;"><span style="top:-3em;"><span class="pstrut" style="height:3em;"></span><span class="mord"><span class="mord mathit">A</span></span></span><span style="top:-3.80333em;"><span class="pstrut" style="height:3em;"></span><span class="overline-line hide-tail" style="height:0.04em;"><svg height="400em" preserveaspectratio="xMinYMin slice" viewbox="0 0 400000 400000" width="400em"><path d="M0 0 h400000 v400000 h-400000z M0 0 h400000 v400000 h-400000z"></path></svg></span></span></span></span></span></span></span></span></span></eq></td>
<td style="text-align:right"><eq><span class="katex"><span class="katex-mathml"><math><semantics><mrow><mover accent="true"><mrow><mi>A</mi></mrow><mo stretchy="true">‾</mo></mover></mrow><annotation encoding="application/x-tex">\overline{A}</annotation></semantics></math></span><span aria-hidden="true" class="katex-html"><span class="strut" style="height:0.8833300000000001em;"></span><span class="strut bottom" style="height:0.8833300000000001em;vertical-align:0em;"></span><span class="base"><span class="mord overline"><span class="vlist-t"><span class="vlist-r"><span class="vlist" style="height:0.8833300000000001em;"><span style="top:-3em;"><span class="pstrut" style="height:3em;"></span><span class="mord"><span class="mord mathit">A</span></span></span><span style="top:-3.80333em;"><span class="pstrut" style="height:3em;"></span><span class="overline-line hide-tail" style="height:0.04em;"><svg height="400em" preserveaspectratio="xMinYMin slice" viewbox="0 0 400000 400000" width="400em"><path d="M0 0 h400000 v400000 h-400000z M0 0 h400000 v400000 h-400000z"></path></svg></span></span></span></span></span></span></span></span></span></eq></td>
<td style="text-align:center"><code>~ A</code></td>
<td style="text-align:right"><img alt="" src="../images/8d3effc64149ee50c2a0c49aeb7d44a6.svg"/></td>
<td style="text-align:right"><code>~ A</code></td>
</tr>
</tbody>
<tbody></tbody>
<caption id="table1comparisonofsymbolsofthreeprimarylogicrelationships">Table 1. Comparison of Symbols of Three Primary Logic Relationships</caption>
</table>
<h3 data-source-line="402" id="sum-of-product-sop-and-product-of-sum-pos-circuit">Sum Of Product (SOP) and Product of Sum (POS) Circuit</h3>
<p data-source-line="403">A product term is defined as an AND relationship between any number of variables, and a sum term is defined as an OR relationship between any number of logic variables. Any logic system can be represented in two logically equivalent ways: as the OR’ing of AND’ed terms, known as the sum of products (SOP) form; or as the AND’ing of OR’ed terms, known as the product of sums (POS) form.</p>
<p data-source-line="405">A logic equation (and therefore a logic circuit) can easily be constructed from any truth table by applying the rules presented below.</p>
<h4 data-source-line="407" id="sum-of-product-sop">Sum of Product (SOP)</h4>
<ul data-source-line="408">
<li>A circuit for a truth table with N input columns can use AND gates with N inputs, and each row in the truth table with a “1” in the output column requires one N-input AND gate.</li>
<li>Inputs to the AND gate are inverted if the input shows a “0” on the row, and not inverted if the input shows a “1” on the row.</li>
<li>All AND terms are connected to an M-input OR gate, where M is the number of “1” output rows.</li>
<li>The output of the OR gate is the function output.</li>
</ul>
<figure data-source-line="413"><img alt="Figure 1. Deriving logic expressions in SOP form from the truth table" src="../images/96b2ee6d7b379e5fcd2b81badbeb6d54.svg"/><figcaption>Figure 1. Deriving logic expressions in SOP form from the truth table</figcaption></figure>
<h4 data-source-line="415" id="product-of-sum-pos">Product of Sum (POS)</h4>
<ul data-source-line="416">
<li>A circuit for a truth table with N input columns can use OR gates with N inputs, and each row in the truth table with a “0” in the output column requires one N input OR gate.</li>
<li>Inputs to the OR gate are inverted if the input shows a “1” on the row, and not inverted if the input shows a “0” on the row.</li>
<li>All OR terms are connected to an M-input AND gate, where M is the number of “0” output rows.</li>
<li>The output of the AND gate is the function output.</li>
</ul>
<figure data-source-line="421"><img alt="Figure 2. Deriving logic expressions in POS form from the truth table." src="../images/19555d0424673c92308aaed4147fe01a.svg"/><figcaption>Figure 2. Deriving logic expressions in POS form from the truth table.</figcaption></figure>
<h2 data-source-line="423" id="step-3-re-implement-the-logic-function-using-verilog-hdl">Step 3: Re-implement the Logic Function Using Verilog HDL</h2>
<h3 data-source-line="424" id="create-a-new-project">Create a New Project</h3>
<p data-source-line="425">Create a new project in Vivado. You may refer to <a class="btn btn-sm btn-primary" href="https://www.realdigital.org/doc/b47e4aa3132668472dbdd90feeb42f22"><strong>TUTORIAL: CREATE A VIVADO PROJECT</strong></a>
for the detailed steps.</p>
<h3 data-source-line="428" id="create-verilog-source-file">Create Verilog Source File</h3>
<p data-source-line="429">Create a new Verilog source file and add it to your project. Declare eight switches as inputs and three LEDs as output. Your Verilog code should look similar to the one below:</p>
<pre><code class="hljs language-verilog"><span class="hljs-meta">`<span class="hljs-meta-keyword">timescale</span> 1ns/1ps;</span>
<span class="hljs-comment">// Comment</span>

<span class="hljs-keyword">module</span> top (
    <span class="hljs-keyword">input</span> [<span class="hljs-number">7</span>:<span class="hljs-number">0</span>] sw,
    <span class="hljs-keyword">output</span> [<span class="hljs-number">2</span>:<span class="hljs-number">0</span>] led
);

<span class="hljs-keyword">endmodule</span>
</code></pre>
<h3 data-source-line="443" id="add-design-constraints">Add Design Constraints</h3>
<p data-source-line="444">Create a xdc file and add physical constraints of switches and leds (inputs and outputs of your Verilog module). You can review</p>
<h3 data-source-line="445" id="implement-circuit-i">Implement Circuit I</h3>
<p data-source-line="446">We will construct the logic equation in SOP form for demonstration. In Circuit 1, we have two rows (second row and third row) that shows a “1” in the output. So we need an OR gate with two inputs that generate the output, and two 2-input AND gates that provide the input for the OR gate. In the second row, input SW0 shows a “1” and input SW1 shows a “0”. So SW0 is connected to the input of the first AND gate and SW1 is inverted before connecting to the second input of the AND gate, as shown in the first product term in the equation. In the third row, input SW0 shows a “0” and input SW1 shows a “1”. So SW0 is inverted before connecting to the input of the second AND gate and SW1 is connected directly to the second input of the AND gate, as shown in the second product term in the equation. The output LD0 is the summation of these two product terms.</p>
<p data-source-line="448"><eq><span class="katex"><span class="katex-mathml"><math><semantics><mrow><mi>L</mi><mi>D</mi><mn>0</mn><mo>=</mo><mi>S</mi><mi>W</mi><mn>0</mn><mo>⋅</mo><mover accent="true"><mrow><mi>S</mi><mi>W</mi><mn>1</mn></mrow><mo stretchy="true">‾</mo></mover><mo>+</mo><mover accent="true"><mrow><mi>S</mi><mi>W</mi><mn>0</mn></mrow><mo stretchy="true">‾</mo></mover><mo>⋅</mo><mi>S</mi><mi>W</mi><mn>1</mn></mrow><annotation encoding="application/x-tex">LD0 = SW0 \cdot \overline{SW1} + \overline{SW0} \cdot SW1</annotation></semantics></math></span><span aria-hidden="true" class="katex-html"><span class="strut" style="height:0.8833300000000001em;"></span><span class="strut bottom" style="height:0.9666600000000001em;vertical-align:-0.08333em;"></span><span class="base"><span class="mord mathit">L</span><span class="mord mathit" style="margin-right:0.02778em;">D</span><span class="mord mathrm">0</span><span class="mrel">=</span><span class="mord mathit" style="margin-right:0.05764em;">S</span><span class="mord mathit" style="margin-right:0.13889em;">W</span><span class="mord mathrm">0</span><span class="mbin">⋅</span><span class="mord overline"><span class="vlist-t"><span class="vlist-r"><span class="vlist" style="height:0.8833300000000001em;"><span style="top:-3em;"><span class="pstrut" style="height:3em;"></span><span class="mord"><span class="mord mathit" style="margin-right:0.05764em;">S</span><span class="mord mathit" style="margin-right:0.13889em;">W</span><span class="mord mathrm">1</span></span></span><span style="top:-3.80333em;"><span class="pstrut" style="height:3em;"></span><span class="overline-line hide-tail" style="height:0.04em;"><svg height="400em" preserveaspectratio="xMinYMin slice" viewbox="0 0 400000 400000" width="400em"><path d="M0 0 h400000 v400000 h-400000z M0 0 h400000 v400000 h-400000z"></path></svg></span></span></span></span></span></span><span class="mbin">+</span><span class="mord overline"><span class="vlist-t"><span class="vlist-r"><span class="vlist" style="height:0.8833300000000001em;"><span style="top:-3em;"><span class="pstrut" style="height:3em;"></span><span class="mord"><span class="mord mathit" style="margin-right:0.05764em;">S</span><span class="mord mathit" style="margin-right:0.13889em;">W</span><span class="mord mathrm">0</span></span></span><span style="top:-3.80333em;"><span class="pstrut" style="height:3em;"></span><span class="overline-line hide-tail" style="height:0.04em;"><svg height="400em" preserveaspectratio="xMinYMin slice" viewbox="0 0 400000 400000" width="400em"><path d="M0 0 h400000 v400000 h-400000z M0 0 h400000 v400000 h-400000z"></path></svg></span></span></span></span></span></span><span class="mbin">⋅</span><span class="mord mathit" style="margin-right:0.05764em;">S</span><span class="mord mathit" style="margin-right:0.13889em;">W</span><span class="mord mathrm">1</span></span></span></span></eq></p>
<p data-source-line="450">In Verilog HDL, this circuit is implemented as follows:</p>
<pre><code class="hljs language-verilog"><span class="hljs-keyword">assign</span> led[<span class="hljs-number">0</span>] = (sw[<span class="hljs-number">0</span>] &amp; ~sw[<span class="hljs-number">1</span>]) | (~sw[<span class="hljs-number">0</span>] &amp; sw[<span class="hljs-number">1</span>]);
</code></pre>
<h3 data-source-line="455" id="implement-circuit-ii">Implement Circuit II</h3>
<p data-source-line="456">imilar to Circuit 1, you can come up with the logic function for the second circuit in SOP form as:</p>
<p data-source-line="458"><eq><span class="katex"><span class="katex-mathml"><math><semantics><mrow><mi>L</mi><mi>D</mi><mn>1</mn><mo>=</mo><mover accent="true"><mrow><mi>S</mi><mi>W</mi><mn>3</mn></mrow><mo stretchy="true">‾</mo></mover><mo>⋅</mo><mover accent="true"><mrow><mi>S</mi><mi>W</mi><mn>2</mn></mrow><mo stretchy="true">‾</mo></mover><mo>⋅</mo><mover accent="true"><mrow><mi>S</mi><mi>W</mi><mn>1</mn></mrow><mo stretchy="true">‾</mo></mover><mo>+</mo><mover accent="true"><mrow><mi>S</mi><mi>W</mi><mn>3</mn></mrow><mo stretchy="true">‾</mo></mover><mo>⋅</mo><mi>S</mi><mi>W</mi><mn>2</mn><mo>⋅</mo><mi>S</mi><mi>W</mi><mn>1</mn><mo>+</mo><mi>S</mi><mi>W</mi><mn>3</mn><mo>⋅</mo><mover accent="true"><mrow><mi>S</mi><mi>W</mi><mn>2</mn></mrow><mo stretchy="true">‾</mo></mover><mo>⋅</mo><mi>S</mi><mi>W</mi><mn>1</mn></mrow><annotation encoding="application/x-tex">LD1 = \overline{SW3} \cdot \overline{SW2} \cdot \overline{SW1} + \overline{SW3} \cdot SW2 \cdot SW1 + SW3 \cdot \overline{SW2} \cdot SW1</annotation></semantics></math></span><span aria-hidden="true" class="katex-html"><span class="strut" style="height:0.8833300000000001em;"></span><span class="strut bottom" style="height:0.9666600000000001em;vertical-align:-0.08333em;"></span><span class="base"><span class="mord mathit">L</span><span class="mord mathit" style="margin-right:0.02778em;">D</span><span class="mord mathrm">1</span><span class="mrel">=</span><span class="mord overline"><span class="vlist-t"><span class="vlist-r"><span class="vlist" style="height:0.8833300000000001em;"><span style="top:-3em;"><span class="pstrut" style="height:3em;"></span><span class="mord"><span class="mord mathit" style="margin-right:0.05764em;">S</span><span class="mord mathit" style="margin-right:0.13889em;">W</span><span class="mord mathrm">3</span></span></span><span style="top:-3.80333em;"><span class="pstrut" style="height:3em;"></span><span class="overline-line hide-tail" style="height:0.04em;"><svg height="400em" preserveaspectratio="xMinYMin slice" viewbox="0 0 400000 400000" width="400em"><path d="M0 0 h400000 v400000 h-400000z M0 0 h400000 v400000 h-400000z"></path></svg></span></span></span></span></span></span><span class="mbin">⋅</span><span class="mord overline"><span class="vlist-t"><span class="vlist-r"><span class="vlist" style="height:0.8833300000000001em;"><span style="top:-3em;"><span class="pstrut" style="height:3em;"></span><span class="mord"><span class="mord mathit" style="margin-right:0.05764em;">S</span><span class="mord mathit" style="margin-right:0.13889em;">W</span><span class="mord mathrm">2</span></span></span><span style="top:-3.80333em;"><span class="pstrut" style="height:3em;"></span><span class="overline-line hide-tail" style="height:0.04em;"><svg height="400em" preserveaspectratio="xMinYMin slice" viewbox="0 0 400000 400000" width="400em"><path d="M0 0 h400000 v400000 h-400000z M0 0 h400000 v400000 h-400000z"></path></svg></span></span></span></span></span></span><span class="mbin">⋅</span><span class="mord overline"><span class="vlist-t"><span class="vlist-r"><span class="vlist" style="height:0.8833300000000001em;"><span style="top:-3em;"><span class="pstrut" style="height:3em;"></span><span class="mord"><span class="mord mathit" style="margin-right:0.05764em;">S</span><span class="mord mathit" style="margin-right:0.13889em;">W</span><span class="mord mathrm">1</span></span></span><span style="top:-3.80333em;"><span class="pstrut" style="height:3em;"></span><span class="overline-line hide-tail" style="height:0.04em;"><svg height="400em" preserveaspectratio="xMinYMin slice" viewbox="0 0 400000 400000" width="400em"><path d="M0 0 h400000 v400000 h-400000z M0 0 h400000 v400000 h-400000z"></path></svg></span></span></span></span></span></span><span class="mbin">+</span><span class="mord overline"><span class="vlist-t"><span class="vlist-r"><span class="vlist" style="height:0.8833300000000001em;"><span style="top:-3em;"><span class="pstrut" style="height:3em;"></span><span class="mord"><span class="mord mathit" style="margin-right:0.05764em;">S</span><span class="mord mathit" style="margin-right:0.13889em;">W</span><span class="mord mathrm">3</span></span></span><span style="top:-3.80333em;"><span class="pstrut" style="height:3em;"></span><span class="overline-line hide-tail" style="height:0.04em;"><svg height="400em" preserveaspectratio="xMinYMin slice" viewbox="0 0 400000 400000" width="400em"><path d="M0 0 h400000 v400000 h-400000z M0 0 h400000 v400000 h-400000z"></path></svg></span></span></span></span></span></span><span class="mbin">⋅</span><span class="mord mathit" style="margin-right:0.05764em;">S</span><span class="mord mathit" style="margin-right:0.13889em;">W</span><span class="mord mathrm">2</span><span class="mbin">⋅</span><span class="mord mathit" style="margin-right:0.05764em;">S</span><span class="mord mathit" style="margin-right:0.13889em;">W</span><span class="mord mathrm">1</span><span class="mbin">+</span><span class="mord mathit" style="margin-right:0.05764em;">S</span><span class="mord mathit" style="margin-right:0.13889em;">W</span><span class="mord mathrm">3</span><span class="mbin">⋅</span><span class="mord overline"><span class="vlist-t"><span class="vlist-r"><span class="vlist" style="height:0.8833300000000001em;"><span style="top:-3em;"><span class="pstrut" style="height:3em;"></span><span class="mord"><span class="mord mathit" style="margin-right:0.05764em;">S</span><span class="mord mathit" style="margin-right:0.13889em;">W</span><span class="mord mathrm">2</span></span></span><span style="top:-3.80333em;"><span class="pstrut" style="height:3em;"></span><span class="overline-line hide-tail" style="height:0.04em;"><svg height="400em" preserveaspectratio="xMinYMin slice" viewbox="0 0 400000 400000" width="400em"><path d="M0 0 h400000 v400000 h-400000z M0 0 h400000 v400000 h-400000z"></path></svg></span></span></span></span></span></span><span class="mbin">⋅</span><span class="mord mathit" style="margin-right:0.05764em;">S</span><span class="mord mathit" style="margin-right:0.13889em;">W</span><span class="mord mathrm">1</span></span></span></span></eq></p>
<p data-source-line="460">In Verilog HDL, we have:</p>
<pre><code class="hljs language-verilog"><span class="hljs-keyword">assign</span> led[<span class="hljs-number">1</span>] = (~sw[<span class="hljs-number">3</span>] &amp; ~sw[<span class="hljs-number">2</span>] &amp; ~sw[<span class="hljs-number">1</span>]) | (~sw[<span class="hljs-number">3</span>] &amp; sw[<span class="hljs-number">2</span>] &amp; sw[<span class="hljs-number">1</span>]) |
    (sw[<span class="hljs-number">3</span>] &amp; ~sw[<span class="hljs-number">2</span>] &amp; sw[<span class="hljs-number">1</span>]);
</code></pre>
<h3 data-source-line="466" id="implement-circuit-iii">Implement Circuit III</h3>
<p data-source-line="467">Similar to Circuits 1 and 2, you can come up with the logic function for the second circuit in SOP form as:
<eq><span class="katex"><span class="katex-mathml"><math><semantics><mrow><mi>L</mi><mi>D</mi><mn>1</mn><mo>=</mo><mover accent="true"><mrow><mi>S</mi><mi>W</mi><mn>7</mn></mrow><mo stretchy="true">‾</mo></mover><mo>⋅</mo><mover accent="true"><mrow><mi>S</mi><mi>W</mi><mn>6</mn></mrow><mo stretchy="true">‾</mo></mover><mo>⋅</mo><mover accent="true"><mrow><mi>S</mi><mi>W</mi><mn>5</mn></mrow><mo stretchy="true">‾</mo></mover><mo>⋅</mo><mi>S</mi><mi>W</mi><mn>4</mn><mo>+</mo><mover accent="true"><mrow><mi>S</mi><mi>W</mi><mn>7</mn></mrow><mo stretchy="true">‾</mo></mover><mo>⋅</mo><mover accent="true"><mrow><mi>S</mi><mi>W</mi><mn>6</mn></mrow><mo stretchy="true">‾</mo></mover><mo>⋅</mo><mi>S</mi><mi>W</mi><mn>5</mn><mo>⋅</mo><mi>S</mi><mi>W</mi><mn>4</mn></mrow><annotation encoding="application/x-tex">LD1 = \overline{SW7} \cdot \overline{SW6} \cdot \overline{SW5} \cdot SW4 + \overline{SW7} \cdot \overline{SW6} \cdot SW5 \cdot SW4</annotation></semantics></math></span><span aria-hidden="true" class="katex-html"><span class="strut" style="height:0.8833300000000001em;"></span><span class="strut bottom" style="height:0.9666600000000001em;vertical-align:-0.08333em;"></span><span class="base"><span class="mord mathit">L</span><span class="mord mathit" style="margin-right:0.02778em;">D</span><span class="mord mathrm">1</span><span class="mrel">=</span><span class="mord overline"><span class="vlist-t"><span class="vlist-r"><span class="vlist" style="height:0.8833300000000001em;"><span style="top:-3em;"><span class="pstrut" style="height:3em;"></span><span class="mord"><span class="mord mathit" style="margin-right:0.05764em;">S</span><span class="mord mathit" style="margin-right:0.13889em;">W</span><span class="mord mathrm">7</span></span></span><span style="top:-3.80333em;"><span class="pstrut" style="height:3em;"></span><span class="overline-line hide-tail" style="height:0.04em;"><svg height="400em" preserveaspectratio="xMinYMin slice" viewbox="0 0 400000 400000" width="400em"><path d="M0 0 h400000 v400000 h-400000z M0 0 h400000 v400000 h-400000z"></path></svg></span></span></span></span></span></span><span class="mbin">⋅</span><span class="mord overline"><span class="vlist-t"><span class="vlist-r"><span class="vlist" style="height:0.8833300000000001em;"><span style="top:-3em;"><span class="pstrut" style="height:3em;"></span><span class="mord"><span class="mord mathit" style="margin-right:0.05764em;">S</span><span class="mord mathit" style="margin-right:0.13889em;">W</span><span class="mord mathrm">6</span></span></span><span style="top:-3.80333em;"><span class="pstrut" style="height:3em;"></span><span class="overline-line hide-tail" style="height:0.04em;"><svg height="400em" preserveaspectratio="xMinYMin slice" viewbox="0 0 400000 400000" width="400em"><path d="M0 0 h400000 v400000 h-400000z M0 0 h400000 v400000 h-400000z"></path></svg></span></span></span></span></span></span><span class="mbin">⋅</span><span class="mord overline"><span class="vlist-t"><span class="vlist-r"><span class="vlist" style="height:0.8833300000000001em;"><span style="top:-3em;"><span class="pstrut" style="height:3em;"></span><span class="mord"><span class="mord mathit" style="margin-right:0.05764em;">S</span><span class="mord mathit" style="margin-right:0.13889em;">W</span><span class="mord mathrm">5</span></span></span><span style="top:-3.80333em;"><span class="pstrut" style="height:3em;"></span><span class="overline-line hide-tail" style="height:0.04em;"><svg height="400em" preserveaspectratio="xMinYMin slice" viewbox="0 0 400000 400000" width="400em"><path d="M0 0 h400000 v400000 h-400000z M0 0 h400000 v400000 h-400000z"></path></svg></span></span></span></span></span></span><span class="mbin">⋅</span><span class="mord mathit" style="margin-right:0.05764em;">S</span><span class="mord mathit" style="margin-right:0.13889em;">W</span><span class="mord mathrm">4</span><span class="mbin">+</span><span class="mord overline"><span class="vlist-t"><span class="vlist-r"><span class="vlist" style="height:0.8833300000000001em;"><span style="top:-3em;"><span class="pstrut" style="height:3em;"></span><span class="mord"><span class="mord mathit" style="margin-right:0.05764em;">S</span><span class="mord mathit" style="margin-right:0.13889em;">W</span><span class="mord mathrm">7</span></span></span><span style="top:-3.80333em;"><span class="pstrut" style="height:3em;"></span><span class="overline-line hide-tail" style="height:0.04em;"><svg height="400em" preserveaspectratio="xMinYMin slice" viewbox="0 0 400000 400000" width="400em"><path d="M0 0 h400000 v400000 h-400000z M0 0 h400000 v400000 h-400000z"></path></svg></span></span></span></span></span></span><span class="mbin">⋅</span><span class="mord overline"><span class="vlist-t"><span class="vlist-r"><span class="vlist" style="height:0.8833300000000001em;"><span style="top:-3em;"><span class="pstrut" style="height:3em;"></span><span class="mord"><span class="mord mathit" style="margin-right:0.05764em;">S</span><span class="mord mathit" style="margin-right:0.13889em;">W</span><span class="mord mathrm">6</span></span></span><span style="top:-3.80333em;"><span class="pstrut" style="height:3em;"></span><span class="overline-line hide-tail" style="height:0.04em;"><svg height="400em" preserveaspectratio="xMinYMin slice" viewbox="0 0 400000 400000" width="400em"><path d="M0 0 h400000 v400000 h-400000z M0 0 h400000 v400000 h-400000z"></path></svg></span></span></span></span></span></span><span class="mbin">⋅</span><span class="mord mathit" style="margin-right:0.05764em;">S</span><span class="mord mathit" style="margin-right:0.13889em;">W</span><span class="mord mathrm">5</span><span class="mbin">⋅</span><span class="mord mathit" style="margin-right:0.05764em;">S</span><span class="mord mathit" style="margin-right:0.13889em;">W</span><span class="mord mathrm">4</span></span></span></span></eq></p>
<p data-source-line="470"><eq><span class="katex"><span class="katex-mathml"><math><semantics><mrow><mo>+</mo><mover accent="true"><mrow><mi>S</mi><mi>W</mi><mn>7</mn></mrow><mo stretchy="true">‾</mo></mover><mo>⋅</mo><mi>S</mi><mi>W</mi><mn>6</mn><mo>⋅</mo><mover accent="true"><mrow><mi>S</mi><mi>W</mi><mn>5</mn></mrow><mo stretchy="true">‾</mo></mover><mo>⋅</mo><mover accent="true"><mrow><mi>S</mi><mi>W</mi><mn>4</mn></mrow><mo stretchy="true">‾</mo></mover><mo>+</mo><mi>S</mi><mi>W</mi><mn>7</mn><mo>⋅</mo><mi>S</mi><mi>W</mi><mn>6</mn><mo>⋅</mo><mi>S</mi><mi>W</mi><mn>5</mn><mo>⋅</mo><mi>S</mi><mi>W</mi><mn>4</mn></mrow><annotation encoding="application/x-tex">+ \overline{SW7} \cdot SW6 \cdot \overline{SW5} \cdot \overline{SW4} + SW7 \cdot SW6 \cdot SW5 \cdot SW4</annotation></semantics></math></span><span aria-hidden="true" class="katex-html"><span class="strut" style="height:0.8833300000000001em;"></span><span class="strut bottom" style="height:0.9666600000000001em;vertical-align:-0.08333em;"></span><span class="base"><span class="mord">+</span><span class="mord overline"><span class="vlist-t"><span class="vlist-r"><span class="vlist" style="height:0.8833300000000001em;"><span style="top:-3em;"><span class="pstrut" style="height:3em;"></span><span class="mord"><span class="mord mathit" style="margin-right:0.05764em;">S</span><span class="mord mathit" style="margin-right:0.13889em;">W</span><span class="mord mathrm">7</span></span></span><span style="top:-3.80333em;"><span class="pstrut" style="height:3em;"></span><span class="overline-line hide-tail" style="height:0.04em;"><svg height="400em" preserveaspectratio="xMinYMin slice" viewbox="0 0 400000 400000" width="400em"><path d="M0 0 h400000 v400000 h-400000z M0 0 h400000 v400000 h-400000z"></path></svg></span></span></span></span></span></span><span class="mbin">⋅</span><span class="mord mathit" style="margin-right:0.05764em;">S</span><span class="mord mathit" style="margin-right:0.13889em;">W</span><span class="mord mathrm">6</span><span class="mbin">⋅</span><span class="mord overline"><span class="vlist-t"><span class="vlist-r"><span class="vlist" style="height:0.8833300000000001em;"><span style="top:-3em;"><span class="pstrut" style="height:3em;"></span><span class="mord"><span class="mord mathit" style="margin-right:0.05764em;">S</span><span class="mord mathit" style="margin-right:0.13889em;">W</span><span class="mord mathrm">5</span></span></span><span style="top:-3.80333em;"><span class="pstrut" style="height:3em;"></span><span class="overline-line hide-tail" style="height:0.04em;"><svg height="400em" preserveaspectratio="xMinYMin slice" viewbox="0 0 400000 400000" width="400em"><path d="M0 0 h400000 v400000 h-400000z M0 0 h400000 v400000 h-400000z"></path></svg></span></span></span></span></span></span><span class="mbin">⋅</span><span class="mord overline"><span class="vlist-t"><span class="vlist-r"><span class="vlist" style="height:0.8833300000000001em;"><span style="top:-3em;"><span class="pstrut" style="height:3em;"></span><span class="mord"><span class="mord mathit" style="margin-right:0.05764em;">S</span><span class="mord mathit" style="margin-right:0.13889em;">W</span><span class="mord mathrm">4</span></span></span><span style="top:-3.80333em;"><span class="pstrut" style="height:3em;"></span><span class="overline-line hide-tail" style="height:0.04em;"><svg height="400em" preserveaspectratio="xMinYMin slice" viewbox="0 0 400000 400000" width="400em"><path d="M0 0 h400000 v400000 h-400000z M0 0 h400000 v400000 h-400000z"></path></svg></span></span></span></span></span></span><span class="mbin">+</span><span class="mord mathit" style="margin-right:0.05764em;">S</span><span class="mord mathit" style="margin-right:0.13889em;">W</span><span class="mord mathrm">7</span><span class="mbin">⋅</span><span class="mord mathit" style="margin-right:0.05764em;">S</span><span class="mord mathit" style="margin-right:0.13889em;">W</span><span class="mord mathrm">6</span><span class="mbin">⋅</span><span class="mord mathit" style="margin-right:0.05764em;">S</span><span class="mord mathit" style="margin-right:0.13889em;">W</span><span class="mord mathrm">5</span><span class="mbin">⋅</span><span class="mord mathit" style="margin-right:0.05764em;">S</span><span class="mord mathit" style="margin-right:0.13889em;">W</span><span class="mord mathrm">4</span></span></span></span></eq></p>
<p data-source-line="472">In Verilog HDL, we have:</p>
<pre><code class="hljs language-verilog"><span class="hljs-keyword">assign</span> led[<span class="hljs-number">2</span>] = (~sw[<span class="hljs-number">7</span>] &amp; ~sw[<span class="hljs-number">6</span>] &amp; ~sw[<span class="hljs-number">5</span>] &amp; sw[<span class="hljs-number">4</span>]) | (~sw[<span class="hljs-number">7</span>] &amp; ~sw[<span class="hljs-number">6</span>] &amp; sw[<span class="hljs-number">5</span>] &amp; sw[<span class="hljs-number">4</span>]) |
    (~sw[<span class="hljs-number">7</span>] &amp; sw[<span class="hljs-number">6</span>] &amp; ~sw[<span class="hljs-number">5</span>] &amp; ~sw[<span class="hljs-number">4</span>]) | (sw[<span class="hljs-number">7</span>] &amp; sw[<span class="hljs-number">6</span>] &amp; sw[<span class="hljs-number">5</span>] &amp; sw[<span class="hljs-number">4</span>]);
</code></pre>
<h2 data-source-line="477" id="step-4-add-design-constraints-and-generate-bitstream">Step 4: Add Design Constraints and Generate Bitstream</h2>
<p data-source-line="478">Create an xdc file and add physical constraints of switches and leds (inputs and outputs of your Verilog module). You can review
<a class="btn btn-sm btn-default" href="https://www.realdigital.org/doc/e3f19ac552a3f11020a8db62c525b2c4"><strong>PROJECT 1.2: Control LEDs with Switches</strong></a> for how to write physical constraints.</p>
<p data-source-line="481">Then, click <mark>Generate Bitstream</mark> and Vivado software will automatically run the synthesize, implementation, and bitstream generation one after another.</p>
<h2 data-source-line="483" id="requirements">Requirements</h2>
<h3 data-source-line="484" id="1-verify-the-result-on-board"><i aria-hidden="true" class="fa fa-check-square-o"></i> 1. Verify the Result on Board</h3>
<p data-source-line="486">Program your Blackboard with the generated bitstream and compare the behavior on your board against the truth tables for circuits I, II, III.</p>
<h3 data-source-line="489" id="2-try-pos-instead"><i aria-hidden="true" class="fa fa-check-square-o"></i> 2. Try POS Instead</h3>
<p data-source-line="491">Try to construct POS expressions for Circuit I through III in this project, and implement them in Verilog. Test it out on the board and see if it functions the same as the pre-compiled bit file.</p>
<h3 data-source-line="493" id="3-circuit-iv"><i aria-hidden="true" class="fa fa-check-square-o"></i> 3. Circuit IV</h3>
<p data-source-line="495">There is another circuit in the pre-compiled bit file that takes SW3~SW6 as input and LD3 as output. Probe that circuit and construct the logic equations for it. If you find the equation is too long, study the truth table carefully and see if you can make it shorter.</p>
<h2 data-source-line="498" id="next-project-control-the-light-with-multiple-switches"><i aria-hidden="true" class="fa fa-sign-out"></i> Next Project: Control the Light with Multiple Switches</h2>
<p data-source-line="499">If you are confident in doing this porject, go ahead and continue with the next <a class="btn btn-sm btn-default" href="https://www.realdigital.org/doc/9942fdf71cdf252ed130823fe2c16348"><strong>PROJECT 2.2: Control the Light with Multiple Switches</strong></a> for some extra practice!</p>
<style>
table.TRUTHTABLE {
    margin: auto;
    width: auto;
    border-collapse:separate;
    -moz-border-radius:4px;
    border-spacing: 0;
    text-align: center;
    background: none;
}

table.TRUTHTABLE thead {
    background: none;
}

table.TRUTHTABLE tr {
    background: none;
}

table.TRUTHTABLE td {
    text-align: center;
    width: 75px;
    padding: 0px;
    height: 2em;
}

table.TRUTHTABLE th {
    background: none;
    text-align: center;
    border-bottom: solid #006838 3px;
    height: 2em;
}

table.TRUTHTABLE input {
    text-align: center;
    margin: 5px;
    padding: 0px;
    width: 70px;
}

table.TRUTHTABLE .Output {
    border-left: solid #006838 3px;
}

table.TRUTHTABLE tbody > tr:hover {
    background-color: #dbdbdb;
}

table.TRUTHTABLE tbody>tr>td:first-child {
}

table.TRUTHTABLE tbody>tr>td:last-child {
}

table.TRUTHTABLE tfoot>tr>td {
    border-right: none;
    border-left: none;
    padding-top: 10px;
}

table.TRUTHTABLE tfoot>tr>td {
    column-span: all;
}
</style>
<script "="" type="text/javascript">

var answerC1 = [0, 1, 1, 0];
var answerC2 = [1, 0, 0, 1, 0, 1, 0, 0];
var answerC3 = [0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1];

var pathPrefix = "/img/";

function chkC1() {
    var i;
    var input;
    var result;
    var name;
    for (i = 0; i < answerC1.length; i++) {
        name = "c1r" + (i + 1).toString();
        input = document.getElementById(name);
        result = document.getElementById("r" + name);
        if (input.value != answerC1[i].toString()) {
            result.innerHTML = "<img src=\'" + pathPrefix + "1bf2be7d2635f0f6425a2068bab93e38.png\'>";
        } else {
            result.innerHTML = "<img src=\'" + pathPrefix + "d2782e2708be40b19e8a96bbd65a0804.png\'>";
        }
    }
}

function rstC1() {
    var i;
    var input;
    var result;
    var name;
    for (i = 0; i < answerC1.length; i++) {
        name = "c1r" + (i + 1).toString();
        input = document.getElementById(name);
        result = document.getElementById("r" + name);
        result.innerHTML = "";
        input.value = "";
    }
}

function chkC2() {
    var i;
    var input;
    var result;
    var name;
    for (i = 0; i < answerC2.length; i++) {
        name = "c2r" + (i + 1).toString();
        input = document.getElementById(name);
        result = document.getElementById("r" + name);
        if (input.value != answerC2[i].toString()) {
            result.innerHTML = "<img src=\'" + pathPrefix + "1bf2be7d2635f0f6425a2068bab93e38.png\'>";
        } else {
            result.innerHTML = "<img src=\'" + pathPrefix + "d2782e2708be40b19e8a96bbd65a0804.png\'>";
        }
    }
}

function rstC2() {
    var i;
    var input;
    var result;
    var name;
    for (i = 0; i < answerC2.length; i++) {
        name = "c2r" + (i + 1).toString();
        input = document.getElementById(name);
        result = document.getElementById("r" + name);
        result.innerHTML = "";
        input.value = "";
    }
}

function chkC3() {
    var i;
    var input;
    var result;
    var name;
    for (i = 0; i < answerC3.length; i++) {
        name = "c3r" + (i + 1).toString();
        input = document.getElementById(name);
        result = document.getElementById("r" + name);
        if (input.value != answerC3[i].toString()) {
            result.innerHTML = "<img src=\'" + pathPrefix + "1bf2be7d2635f0f6425a2068bab93e38.png\'>";
        } else {
            result.innerHTML = "<img src=\'" + pathPrefix + "d2782e2708be40b19e8a96bbd65a0804.png\'>";
        }
    }
}

function rstC3() {
    var i;
    var input;
    var result;
    var name;
    for (i = 0; i < answerC3.length; i++) {
        name = "c3r" + (i + 1).toString();
        input = document.getElementById(name);
        result = document.getElementById("r" + name);
        result.innerHTML = "";
        input.value = "";
    }
}

function dowp2bit() {
    var spanTest = document.getElementById('test');
    spanTest.innerHTML += "Enter dowP2Bit();";
    var selBoard = document.getElementById('selBoard');
    var boardName = selBoard.options[selBoard.selectedIndex].value;
    spanTest.innerHTML += "Sel " + selBoard.selectedIndex.toString() + " value: " + boardName;
    //var dowFrame = document.getElementById('dowFrame');
    //dowFrame.src = boardname + "_p2.bit";
    window.open(pathPrefix + boardName + "_p2.bit");
}
</script>
</div>
<div class="col col-toc">
<nav class="sticky-top sticky" id="doc-toc">
</nav>
</div>
</div>
</article>
</div>
<div aria-hidden="true" aria-labelledby="imagePreview" class="modal fade" id="docImagePreviewModal" role="dialog" tabindex="-1">
<div class="modal-dialog modal-lg" role="document" style="max-width: 80vw;">

</div>
</div>
</div>
<footer class="page-footer center-on-small-only">
<div class="container-fluid">
<div class="footer-copyright">
            Copyright © 2018 realdigital.org. All Rights Reserved.<br/>
            Documents licensed <a href="http://creativecommons.org/licenses/by-sa/4.0/" rel="license">CC SA 4.0</a>.
        </div>
</div>
</footer>
<script src="https://ajax.googleapis.com/ajax/libs/jquery/3.2.1/jquery.min.js" type="text/javascript"></script>
<script src="https://cdnjs.cloudflare.com/ajax/libs/wow/1.1.2/wow.min.js" type="text/javascript"></script>
<script src="/build/manifest.d41d8cd98f00b204e980.js" type="text/javascript"></script>
<script src="/build/realdigital.de4335d491c4f4582d5e.js" type="text/javascript"></script>
<script src="/build/js/app.b4b1f84db5840c3f9f81.js" type="text/javascript"></script>
<script>new WOW().init();</script>
</body>
</html>
