{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1588830349828 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1588830349836 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 06 22:45:49 2020 " "Processing started: Wed May 06 22:45:49 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1588830349836 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588830349836 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SingleCycleComputer -c SingleCycleComputer " "Command: quartus_map --read_settings_files=on --write_settings_files=off SingleCycleComputer -c SingleCycleComputer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588830349836 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1588830350929 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1588830350929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlecyclecomputer.bdf 1 1 " "Found 1 design units, including 1 entities, in source file singlecyclecomputer.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SingleCycleComputer " "Found entity 1: SingleCycleComputer" {  } { { "SingleCycleComputer.bdf" "" { Schematic "C:/Users/2808V/Documents/ENGR303/Labs/Lab14/SingleCycleComputer/SingleCycleComputer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588830368464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588830368464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/2808v/documents/engr303/labs/lab14/instructionmemory/instructionmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/2808v/documents/engr303/labs/lab14/instructionmemory/instructionmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionMemory " "Found entity 1: InstructionMemory" {  } { { "../InstructionMemory/InstructionMemory.v" "" { Text "C:/Users/2808V/Documents/ENGR303/Labs/Lab14/InstructionMemory/InstructionMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588830368473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588830368473 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SingleCycleComputer " "Elaborating entity \"SingleCycleComputer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1588830368646 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/2808v/documents/engr303/labs/lab14/instructiondecoder/instructiondecoder.v 1 1 " "Using design file /users/2808v/documents/engr303/labs/lab14/instructiondecoder/instructiondecoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionDecoder " "Found entity 1: InstructionDecoder" {  } { { "instructiondecoder.v" "" { Text "C:/Users/2808V/Documents/ENGR303/Labs/Lab14/instructiondecoder/instructiondecoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588830368742 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1588830368742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionDecoder InstructionDecoder:inst5 " "Elaborating entity \"InstructionDecoder\" for hierarchy \"InstructionDecoder:inst5\"" {  } { { "SingleCycleComputer.bdf" "inst5" { Schematic "C:/Users/2808V/Documents/ENGR303/Labs/Lab14/SingleCycleComputer/SingleCycleComputer.bdf" { { -96 -24 56 80 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588830368750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionMemory InstructionMemory:inst324 " "Elaborating entity \"InstructionMemory\" for hierarchy \"InstructionMemory:inst324\"" {  } { { "SingleCycleComputer.bdf" "inst324" { Schematic "C:/Users/2808V/Documents/ENGR303/Labs/Lab14/SingleCycleComputer/SingleCycleComputer.bdf" { { -336 -24 56 -144 "inst324" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588830368754 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/2808v/documents/engr303/labs/lab14/programcounter8bit/programcounter8bit.bdf 1 1 " "Using design file /users/2808v/documents/engr303/labs/lab14/programcounter8bit/programcounter8bit.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounter8Bit " "Found entity 1: ProgramCounter8Bit" {  } { { "programcounter8bit.bdf" "" { Schematic "C:/Users/2808V/Documents/ENGR303/Labs/Lab14/programcounter8bit/programcounter8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588830368802 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1588830368802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProgramCounter8Bit ProgramCounter8Bit:inst2 " "Elaborating entity \"ProgramCounter8Bit\" for hierarchy \"ProgramCounter8Bit:inst2\"" {  } { { "SingleCycleComputer.bdf" "inst2" { Schematic "C:/Users/2808V/Documents/ENGR303/Labs/Lab14/SingleCycleComputer/SingleCycleComputer.bdf" { { -560 -72 56 -360 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588830368807 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/2808v/documents/engr303/labs/lab14/mux4to1/mux4to1.bdf 1 1 " "Using design file /users/2808v/documents/engr303/labs/lab14/mux4to1/mux4to1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Mux4to1 " "Found entity 1: Mux4to1" {  } { { "mux4to1.bdf" "" { Schematic "C:/Users/2808V/Documents/ENGR303/Labs/Lab14/mux4to1/mux4to1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588830368854 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1588830368854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux4to1 ProgramCounter8Bit:inst2\|Mux4to1:inst7 " "Elaborating entity \"Mux4to1\" for hierarchy \"ProgramCounter8Bit:inst2\|Mux4to1:inst7\"" {  } { { "programcounter8bit.bdf" "inst7" { Schematic "C:/Users/2808V/Documents/ENGR303/Labs/Lab14/programcounter8bit/programcounter8bit.bdf" { { 192 400 496 352 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588830368859 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/2808v/documents/engr303/labs/lab14/extend/extend.v 1 1 " "Using design file /users/2808v/documents/engr303/labs/lab14/extend/extend.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Extend " "Found entity 1: Extend" {  } { { "extend.v" "" { Text "C:/Users/2808V/Documents/ENGR303/Labs/Lab14/extend/extend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588830368933 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1588830368933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Extend Extend:inst7 " "Elaborating entity \"Extend\" for hierarchy \"Extend:inst7\"" {  } { { "SingleCycleComputer.bdf" "inst7" { Schematic "C:/Users/2808V/Documents/ENGR303/Labs/Lab14/SingleCycleComputer/SingleCycleComputer.bdf" { { -552 64 144 -392 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588830368941 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/2808v/documents/engr303/labs/lab14/registerfile/registerfile.bdf 1 1 " "Using design file /users/2808v/documents/engr303/labs/lab14/registerfile/registerfile.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "registerfile.bdf" "" { Schematic "C:/Users/2808V/Documents/ENGR303/Labs/Lab14/registerfile/registerfile.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588830368986 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1588830368986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile RegisterFile:inst22 " "Elaborating entity \"RegisterFile\" for hierarchy \"RegisterFile:inst22\"" {  } { { "SingleCycleComputer.bdf" "inst22" { Schematic "C:/Users/2808V/Documents/ENGR303/Labs/Lab14/SingleCycleComputer/SingleCycleComputer.bdf" { { -560 432 624 -400 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588830368990 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/2808v/documents/engr303/labs/lab14/mux4to1_8bit/mux4to1_8bit.v 1 1 " "Using design file /users/2808v/documents/engr303/labs/lab14/mux4to1_8bit/mux4to1_8bit.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Mux4to1_8Bit " "Found entity 1: Mux4to1_8Bit" {  } { { "mux4to1_8bit.v" "" { Text "C:/Users/2808V/Documents/ENGR303/Labs/Lab14/mux4to1_8bit/mux4to1_8bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588830369039 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1588830369039 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "mux4to1_8bit.v(7) " "Verilog HDL Instantiation warning at mux4to1_8bit.v(7): instance has no name" {  } { { "mux4to1_8bit.v" "" { Text "C:/Users/2808V/Documents/ENGR303/Labs/Lab14/mux4to1_8bit/mux4to1_8bit.v" 7 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1588830369041 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "mux4to1_8bit.v(8) " "Verilog HDL Instantiation warning at mux4to1_8bit.v(8): instance has no name" {  } { { "mux4to1_8bit.v" "" { Text "C:/Users/2808V/Documents/ENGR303/Labs/Lab14/mux4to1_8bit/mux4to1_8bit.v" 8 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1588830369041 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "mux4to1_8bit.v(9) " "Verilog HDL Instantiation warning at mux4to1_8bit.v(9): instance has no name" {  } { { "mux4to1_8bit.v" "" { Text "C:/Users/2808V/Documents/ENGR303/Labs/Lab14/mux4to1_8bit/mux4to1_8bit.v" 9 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1588830369041 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "mux4to1_8bit.v(10) " "Verilog HDL Instantiation warning at mux4to1_8bit.v(10): instance has no name" {  } { { "mux4to1_8bit.v" "" { Text "C:/Users/2808V/Documents/ENGR303/Labs/Lab14/mux4to1_8bit/mux4to1_8bit.v" 10 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1588830369041 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "mux4to1_8bit.v(11) " "Verilog HDL Instantiation warning at mux4to1_8bit.v(11): instance has no name" {  } { { "mux4to1_8bit.v" "" { Text "C:/Users/2808V/Documents/ENGR303/Labs/Lab14/mux4to1_8bit/mux4to1_8bit.v" 11 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1588830369041 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "mux4to1_8bit.v(12) " "Verilog HDL Instantiation warning at mux4to1_8bit.v(12): instance has no name" {  } { { "mux4to1_8bit.v" "" { Text "C:/Users/2808V/Documents/ENGR303/Labs/Lab14/mux4to1_8bit/mux4to1_8bit.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1588830369041 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "mux4to1_8bit.v(13) " "Verilog HDL Instantiation warning at mux4to1_8bit.v(13): instance has no name" {  } { { "mux4to1_8bit.v" "" { Text "C:/Users/2808V/Documents/ENGR303/Labs/Lab14/mux4to1_8bit/mux4to1_8bit.v" 13 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1588830369041 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "mux4to1_8bit.v(14) " "Verilog HDL Instantiation warning at mux4to1_8bit.v(14): instance has no name" {  } { { "mux4to1_8bit.v" "" { Text "C:/Users/2808V/Documents/ENGR303/Labs/Lab14/mux4to1_8bit/mux4to1_8bit.v" 14 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1588830369041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux4to1_8Bit RegisterFile:inst22\|Mux4to1_8Bit:inst1 " "Elaborating entity \"Mux4to1_8Bit\" for hierarchy \"RegisterFile:inst22\|Mux4to1_8Bit:inst1\"" {  } { { "registerfile.bdf" "inst1" { Schematic "C:/Users/2808V/Documents/ENGR303/Labs/Lab14/registerfile/registerfile.bdf" { { 344 384 552 488 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588830369044 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/2808v/documents/engr303/labs/lab14/genreg8bit/genreg8bit.bdf 1 1 " "Using design file /users/2808v/documents/engr303/labs/lab14/genreg8bit/genreg8bit.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 GenReg8Bit " "Found entity 1: GenReg8Bit" {  } { { "genreg8bit.bdf" "" { Schematic "C:/Users/2808V/Documents/ENGR303/Labs/Lab14/genreg8bit/genreg8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588830369116 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1588830369116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GenReg8Bit RegisterFile:inst22\|GenReg8Bit:inst2 " "Elaborating entity \"GenReg8Bit\" for hierarchy \"RegisterFile:inst22\|GenReg8Bit:inst2\"" {  } { { "registerfile.bdf" "inst2" { Schematic "C:/Users/2808V/Documents/ENGR303/Labs/Lab14/registerfile/registerfile.bdf" { { 64 152 288 192 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588830369123 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/2808v/documents/engr303/labs/lab14/decoder2to4/decoder2to4.bdf 1 1 " "Using design file /users/2808v/documents/engr303/labs/lab14/decoder2to4/decoder2to4.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder2to4 " "Found entity 1: Decoder2to4" {  } { { "decoder2to4.bdf" "" { Schematic "C:/Users/2808V/Documents/ENGR303/Labs/Lab14/decoder2to4/decoder2to4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588830369179 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1588830369179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder2to4 RegisterFile:inst22\|Decoder2to4:inst6 " "Elaborating entity \"Decoder2to4\" for hierarchy \"RegisterFile:inst22\|Decoder2to4:inst6\"" {  } { { "registerfile.bdf" "inst6" { Schematic "C:/Users/2808V/Documents/ENGR303/Labs/Lab14/registerfile/registerfile.bdf" { { 192 -136 -40 320 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588830369186 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/2808v/documents/engr303/labs/lab14/mux2to1_8bit/mux2to1_8bit.bdf 1 1 " "Using design file /users/2808v/documents/engr303/labs/lab14/mux2to1_8bit/mux2to1_8bit.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2to1_8bit " "Found entity 1: Mux2to1_8bit" {  } { { "mux2to1_8bit.bdf" "" { Schematic "C:/Users/2808V/Documents/ENGR303/Labs/Lab14/mux2to1_8bit/mux2to1_8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588830369277 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1588830369277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2to1_8bit Mux2to1_8bit:inst25 " "Elaborating entity \"Mux2to1_8bit\" for hierarchy \"Mux2to1_8bit:inst25\"" {  } { { "SingleCycleComputer.bdf" "inst25" { Schematic "C:/Users/2808V/Documents/ENGR303/Labs/Lab14/SingleCycleComputer/SingleCycleComputer.bdf" { { -8 480 632 88 "inst25" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588830369281 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/2808v/documents/engr303/labs/lab14/mux2to1/mux2to1.bdf 1 1 " "Using design file /users/2808v/documents/engr303/labs/lab14/mux2to1/mux2to1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2to1 " "Found entity 1: Mux2to1" {  } { { "mux2to1.bdf" "" { Schematic "C:/Users/2808V/Documents/ENGR303/Labs/Lab14/mux2to1/mux2to1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588830369330 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1588830369330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2to1 Mux2to1_8bit:inst25\|Mux2to1:inst " "Elaborating entity \"Mux2to1\" for hierarchy \"Mux2to1_8bit:inst25\|Mux2to1:inst\"" {  } { { "mux2to1_8bit.bdf" "inst" { Schematic "C:/Users/2808V/Documents/ENGR303/Labs/Lab14/mux2to1_8bit/mux2to1_8bit.bdf" { { -160 264 360 -64 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588830369335 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/2808v/documents/engr303/labs/lab14/functionunit/functionunit.bdf 1 1 " "Using design file /users/2808v/documents/engr303/labs/lab14/functionunit/functionunit.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 FunctionUnit " "Found entity 1: FunctionUnit" {  } { { "functionunit.bdf" "" { Schematic "C:/Users/2808V/Documents/ENGR303/Labs/Lab14/functionunit/functionunit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588830369412 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1588830369412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FunctionUnit FunctionUnit:inst24 " "Elaborating entity \"FunctionUnit\" for hierarchy \"FunctionUnit:inst24\"" {  } { { "SingleCycleComputer.bdf" "inst24" { Schematic "C:/Users/2808V/Documents/ENGR303/Labs/Lab14/SingleCycleComputer/SingleCycleComputer.bdf" { { -184 464 592 -48 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588830369419 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/2808v/documents/engr303/labs/lab14/alustage/alustage.bdf 1 1 " "Using design file /users/2808v/documents/engr303/labs/lab14/alustage/alustage.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALUStage " "Found entity 1: ALUStage" {  } { { "alustage.bdf" "" { Schematic "C:/Users/2808V/Documents/ENGR303/Labs/Lab14/alustage/alustage.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588830369472 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1588830369472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUStage FunctionUnit:inst24\|ALUStage:inst2 " "Elaborating entity \"ALUStage\" for hierarchy \"FunctionUnit:inst24\|ALUStage:inst2\"" {  } { { "functionunit.bdf" "inst2" { Schematic "C:/Users/2808V/Documents/ENGR303/Labs/Lab14/functionunit/functionunit.bdf" { { 56 360 496 216 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588830369481 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/2808v/documents/engr303/labs/lab14/arithstage/arithstage.bdf 1 1 " "Using design file /users/2808v/documents/engr303/labs/lab14/arithstage/arithstage.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ArithStage " "Found entity 1: ArithStage" {  } { { "arithstage.bdf" "" { Schematic "C:/Users/2808V/Documents/ENGR303/Labs/Lab14/arithstage/arithstage.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588830369534 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1588830369534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ArithStage FunctionUnit:inst24\|ALUStage:inst2\|ArithStage:inst " "Elaborating entity \"ArithStage\" for hierarchy \"FunctionUnit:inst24\|ALUStage:inst2\|ArithStage:inst\"" {  } { { "alustage.bdf" "inst" { Schematic "C:/Users/2808V/Documents/ENGR303/Labs/Lab14/alustage/alustage.bdf" { { -80 288 424 48 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588830369542 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/2808v/documents/engr303/labs/lab14/fulladder/fulladder.bdf 1 1 " "Using design file /users/2808v/documents/engr303/labs/lab14/fulladder/fulladder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "fulladder.bdf" "" { Schematic "C:/Users/2808V/Documents/ENGR303/Labs/Lab14/fulladder/fulladder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588830369594 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1588830369594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder FunctionUnit:inst24\|ALUStage:inst2\|ArithStage:inst\|FullAdder:inst28 " "Elaborating entity \"FullAdder\" for hierarchy \"FunctionUnit:inst24\|ALUStage:inst2\|ArithStage:inst\|FullAdder:inst28\"" {  } { { "arithstage.bdf" "inst28" { Schematic "C:/Users/2808V/Documents/ENGR303/Labs/Lab14/arithstage/arithstage.bdf" { { 936 528 624 1032 "inst28" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588830369601 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/2808v/documents/engr303/labs/lab14/logicstage/logicstage.bdf 1 1 " "Using design file /users/2808v/documents/engr303/labs/lab14/logicstage/logicstage.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 LogicStage " "Found entity 1: LogicStage" {  } { { "logicstage.bdf" "" { Schematic "C:/Users/2808V/Documents/ENGR303/Labs/Lab14/logicstage/logicstage.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588830369720 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1588830369720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LogicStage FunctionUnit:inst24\|ALUStage:inst2\|LogicStage:inst2 " "Elaborating entity \"LogicStage\" for hierarchy \"FunctionUnit:inst24\|ALUStage:inst2\|LogicStage:inst2\"" {  } { { "alustage.bdf" "inst2" { Schematic "C:/Users/2808V/Documents/ENGR303/Labs/Lab14/alustage/alustage.bdf" { { 64 288 424 192 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588830369729 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/2808v/documents/engr303/labs/lab14/zerodetect/zerodetect.v 1 1 " "Using design file /users/2808v/documents/engr303/labs/lab14/zerodetect/zerodetect.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ZeroDetect " "Found entity 1: ZeroDetect" {  } { { "zerodetect.v" "" { Text "C:/Users/2808V/Documents/ENGR303/Labs/Lab14/zerodetect/zerodetect.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588830369822 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1588830369822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ZeroDetect FunctionUnit:inst24\|ZeroDetect:inst " "Elaborating entity \"ZeroDetect\" for hierarchy \"FunctionUnit:inst24\|ZeroDetect:inst\"" {  } { { "functionunit.bdf" "inst" { Schematic "C:/Users/2808V/Documents/ENGR303/Labs/Lab14/functionunit/functionunit.bdf" { { 328 288 424 408 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588830369825 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/2808v/documents/engr303/labs/lab14/shifter8bit/shifter8bit.bdf 1 1 " "Using design file /users/2808v/documents/engr303/labs/lab14/shifter8bit/shifter8bit.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Shifter8bit " "Found entity 1: Shifter8bit" {  } { { "shifter8bit.bdf" "" { Schematic "C:/Users/2808V/Documents/ENGR303/Labs/Lab14/shifter8bit/shifter8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588830369905 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1588830369905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shifter8bit FunctionUnit:inst24\|Shifter8bit:inst4 " "Elaborating entity \"Shifter8bit\" for hierarchy \"FunctionUnit:inst24\|Shifter8bit:inst4\"" {  } { { "functionunit.bdf" "inst4" { Schematic "C:/Users/2808V/Documents/ENGR303/Labs/Lab14/functionunit/functionunit.bdf" { { 56 584 712 192 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588830369909 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/2808v/documents/engr303/labs/lab14/zerofill/zerofill.bdf 1 1 " "Using design file /users/2808v/documents/engr303/labs/lab14/zerofill/zerofill.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ZeroFill " "Found entity 1: ZeroFill" {  } { { "zerofill.bdf" "" { Schematic "C:/Users/2808V/Documents/ENGR303/Labs/Lab14/zerofill/zerofill.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588830370011 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1588830370011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ZeroFill ZeroFill:inst10 " "Elaborating entity \"ZeroFill\" for hierarchy \"ZeroFill:inst10\"" {  } { { "SingleCycleComputer.bdf" "inst10" { Schematic "C:/Users/2808V/Documents/ENGR303/Labs/Lab14/SingleCycleComputer/SingleCycleComputer.bdf" { { -392 240 336 -248 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588830370014 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/2808v/documents/engr303/labs/lab14/branchcontrol/branchcontrol.v 1 1 " "Using design file /users/2808v/documents/engr303/labs/lab14/branchcontrol/branchcontrol.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 BranchControl " "Found entity 1: BranchControl" {  } { { "branchcontrol.v" "" { Text "C:/Users/2808V/Documents/ENGR303/Labs/Lab14/branchcontrol/branchcontrol.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588830370070 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1588830370070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BranchControl BranchControl:inst6 " "Elaborating entity \"BranchControl\" for hierarchy \"BranchControl:inst6\"" {  } { { "SingleCycleComputer.bdf" "inst6" { Schematic "C:/Users/2808V/Documents/ENGR303/Labs/Lab14/SingleCycleComputer/SingleCycleComputer.bdf" { { -240 80 216 -96 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588830370079 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/2808v/documents/engr303/labs/lab14/sevenseg/sevenseg.v 1 1 " "Using design file /users/2808v/documents/engr303/labs/lab14/sevenseg/sevenseg.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSeg " "Found entity 1: SevenSeg" {  } { { "sevenseg.v" "" { Text "C:/Users/2808V/Documents/ENGR303/Labs/Lab14/sevenseg/sevenseg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588830370129 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1588830370129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSeg SevenSeg:inst27 " "Elaborating entity \"SevenSeg\" for hierarchy \"SevenSeg:inst27\"" {  } { { "SingleCycleComputer.bdf" "inst27" { Schematic "C:/Users/2808V/Documents/ENGR303/Labs/Lab14/SingleCycleComputer/SingleCycleComputer.bdf" { { -576 712 864 -496 "inst27" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588830370133 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "IR\[9\] GND " "Pin \"IR\[9\]\" is stuck at GND" {  } { { "SingleCycleComputer.bdf" "" { Schematic "C:/Users/2808V/Documents/ENGR303/Labs/Lab14/SingleCycleComputer/SingleCycleComputer.bdf" { { -560 -152 -136 -384 "IR\[15..0\]" "" } { -424 183 200 -280 "IR\[8..6\]" "" } { -280 63 80 -112 "IR\[15..0\]" "" } { -424 224 304 -400 "IR\[2..0\]" "" } { -432 224 256 -399 "IR\[2..0\]" "" } { -304 184 263 -280 "IR\[2..0\],IR\[15..0\]" "" } { -304 184 263 -280 "IR\[2..0\],IR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588830371320 "|SingleCycleComputer|IR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IR\[8\] GND " "Pin \"IR\[8\]\" is stuck at GND" {  } { { "SingleCycleComputer.bdf" "" { Schematic "C:/Users/2808V/Documents/ENGR303/Labs/Lab14/SingleCycleComputer/SingleCycleComputer.bdf" { { -560 -152 -136 -384 "IR\[15..0\]" "" } { -424 183 200 -280 "IR\[8..6\]" "" } { -280 63 80 -112 "IR\[15..0\]" "" } { -424 224 304 -400 "IR\[2..0\]" "" } { -432 224 256 -399 "IR\[2..0\]" "" } { -304 184 263 -280 "IR\[2..0\],IR\[15..0\]" "" } { -304 184 263 -280 "IR\[2..0\],IR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588830371320 "|SingleCycleComputer|IR[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1588830371320 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1588830371431 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1588830374362 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588830374362 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "317 " "Implemented 317 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1588830374558 ""} { "Info" "ICUT_CUT_TM_OPINS" "107 " "Implemented 107 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1588830374558 ""} { "Info" "ICUT_CUT_TM_LCELLS" "200 " "Implemented 200 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1588830374558 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1588830374558 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 32 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4812 " "Peak virtual memory: 4812 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1588830374610 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 06 22:46:14 2020 " "Processing ended: Wed May 06 22:46:14 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1588830374610 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1588830374610 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:49 " "Total CPU time (on all processors): 00:00:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1588830374610 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1588830374610 ""}
