verilog xil_defaultlib --include "C:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" --include "../../../../adquisidor.gen/sources_1/bd/system/ipshared/7698" --include "../../../../adquisidor.gen/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../adquisidor.gen/sources_1/bd/system/ipshared/ee60/hdl" \
"../../../bd/system/ipshared/412c/src/axis_red_pitaya_dac.v" \
"../../../bd/system/ip/system_axis_red_pitaya_dac_0_0/sim/system_axis_red_pitaya_dac_0_0.v" \
"../../../bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.v" \
"../../../bd/system/ipshared/aae3/src/axis_constant.v" \
"../../../bd/system/ip/system_axis_constant_0_0/sim/system_axis_constant_0_0.v" \
"../../../bd/system/ip/system_xlslice_0_2/sim/system_xlslice_0_2.v" \
"../../../bd/system/ip/system_xlslice_1_0/sim/system_xlslice_1_0.v" \
"../../../bd/system/ip/system_xlslice_0_0/sim/system_xlslice_0_0.v" \
"../../../bd/system/ip/system_xlslice_0_3/sim/system_xlslice_0_3.v" \
"../../../bd/system/ip/system_xlslice_0_1/sim/system_xlslice_0_1.v" \
"../../../bd/system/ip/system_xlslice_0_4/sim/system_xlslice_0_4.v" \
"../../../bd/system/ip/system_xlslice_0_5/sim/system_xlslice_0_5.v" \
"../../../bd/system/ip/system_N_prom_lineal_0/sim/system_N_prom_lineal_0.v" \
"../../../bd/system/ip/system_processing_system7_0_0/sim/system_processing_system7_0_0.v" \
"../../../bd/system/ip/system_xbar_0/sim/system_xbar_0.v" \
"../../../bd/system/ipshared/7cca/src/axis_red_pitaya_adc.v" \
"../../../bd/system/ip/system_axis_red_pitaya_adc_0_0/sim/system_axis_red_pitaya_adc_0_0.v" \
"../../../bd/system/ip/system_signal_split_0_0/sim/system_signal_split_0_0.v" \
"../../../bd/system/ip/system_promedio_lineal_0_0/sim/system_promedio_lineal_0_0.v" \
"../../../bd/system/ip/system_coherent_average_0_0/sim/system_coherent_average_0_0.v" \
"../../../bd/system/ip/system_promedio_lineal_0_1/sim/system_promedio_lineal_0_1.v" \
"../../../bd/system/ip/system_coherent_average_0_1/sim/system_coherent_average_0_1.v" \
"../../../bd/system/ipshared/6db2/src/axi_bram_reader.v" \
"../../../bd/system/ipshared/6db2/src/bram_reader_v1_0_S00_AXI.v" \
"../../../bd/system/ip/system_axi_bram_reader_1_1/sim/system_axi_bram_reader_1_1.v" \
"../../../bd/system/ip/system_blk_mem_gen_1_1/sim/system_blk_mem_gen_1_1.v" \
"../../../bd/system/ipshared/a281/src/bram_switch.v" \
"../../../bd/system/ip/system_bram_switch_0_1/sim/system_bram_switch_0_1.v" \
"../../../bd/system/ip/system_axi_bram_reader_1_2/sim/system_axi_bram_reader_1_2.v" \
"../../../bd/system/ip/system_bram_switch_0_2/sim/system_bram_switch_0_2.v" \
"../../../bd/system/ip/system_level_detector_0_0/sim/system_level_detector_0_0.v" \
"../../../bd/system/ip/system_trigger_simulator_0_0_1/sim/system_trigger_simulator_0_0.v" \
"../../../bd/system/ip/system_drive_leds_0_0/sim/system_drive_leds_0_0.v" \
"../../../bd/system/ip/system_axi_bram_reader_0_0/sim/system_axi_bram_reader_0_0.v" \
"../../../bd/system/ip/system_blk_mem_gen_0_1/sim/system_blk_mem_gen_0_1.v" \
"../../../bd/system/ip/system_drive_gpios_0_0/sim/system_drive_gpios_0_0.v" \
"../../../bd/system/ip/system_drive_gpios_0_1/sim/system_drive_gpios_0_1.v" \
"../../../bd/system/ip/system_auto_pc_0/sim/system_auto_pc_0.v" \
"../../../bd/system/sim/system.v" \

verilog xil_defaultlib "glbl.v"

nosort
