// Seed: 2369923681
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  wire id_3;
  always begin : LABEL_0
    id_3 = 1;
  end
  tri1 id_4;
  assign id_4 = 1 & id_4;
  wire id_5;
  wire id_6;
  wire id_7;
  wire id_8;
  wire id_9;
endmodule
macromodule module_1 ();
  supply0 id_2;
  wire id_3;
  module_0 modCall_1 (
      id_3,
      id_2
  );
  wire id_4;
  wire id_5;
  always_latch #1;
  id_6(
      .id_0(id_5),
      .id_1(1),
      .id_2(1),
      .id_3(id_4),
      .id_4(),
      .id_5(1),
      .id_6(id_1 - 1 < id_1),
      .id_7(id_1),
      .id_8(id_4),
      .id_9(1),
      .id_10(1'b0 == (id_2)),
      .id_11(id_2)
  );
  wire id_7;
endmodule
