{"vcs1":{"timestamp_begin":1680794817.396720528, "rt":0.75, "ut":0.20, "st":0.13}}
{"vcselab":{"timestamp_begin":1680794818.174299238, "rt":0.81, "ut":0.20, "st":0.08}}
{"link":{"timestamp_begin":1680794819.006978892, "rt":0.53, "ut":0.06, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680794817.117426767}
{"VCS_COMP_START_TIME": 1680794817.117426767}
{"VCS_COMP_END_TIME": 1680794820.049708049}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338308}}
{"stitch_vcselab": {"peak_mem": 222680}}
