Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Wed Apr 27 10:30:47 2016
| Host         : localhost.localdomain running 64-bit CentOS Linux release 7.2.1511 (Core)
| Command      : report_timing -file ./reports/timing/32bit_cla_adder_timing.rpt
| Design       : cla_adder
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------

Timing Report

Slack:                    inf
  Source:                 b[3]
                            (input port)
  Destination:            s[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.948ns  (logic 4.506ns (32.307%)  route 9.441ns (67.693%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 f  b[3] (IN)
                         net (fo=0)                   0.000     0.000    b[3]
    M15                  IBUF (Prop_ibuf_I_O)         0.969     0.969 f  b_IBUF[3]_inst/O
                         net (fo=6, routed)           2.444     3.413    b_IBUF[3]
    SLICE_X43Y37         LUT4 (Prop_lut4_I2_O)        0.124     3.537 r  s_OBUF[22]_inst_i_14/O
                         net (fo=1, routed)           0.667     4.204    s_OBUF[22]_inst_i_14_n_0
    SLICE_X43Y37         LUT6 (Prop_lut6_I4_O)        0.124     4.328 r  s_OBUF[22]_inst_i_9/O
                         net (fo=6, routed)           1.322     5.650    s_OBUF[22]_inst_i_9_n_0
    SLICE_X42Y43         LUT6 (Prop_lut6_I3_O)        0.124     5.774 r  s_OBUF[18]_inst_i_2/O
                         net (fo=3, routed)           1.137     6.911    s_OBUF[18]_inst_i_2_n_0
    SLICE_X43Y49         LUT6 (Prop_lut6_I0_O)        0.124     7.035 r  s_OBUF[21]_inst_i_3/O
                         net (fo=3, routed)           1.777     8.812    s_OBUF[21]_inst_i_3_n_0
    SLICE_X43Y71         LUT5 (Prop_lut5_I4_O)        0.150     8.962 r  s_OBUF[20]_inst_i_1/O
                         net (fo=1, routed)           2.095    11.057    s_OBUF[20]
    M17                  OBUF (Prop_obuf_I_O)         2.891    13.948 r  s_OBUF[20]_inst/O
                         net (fo=0)                   0.000    13.948    s[20]
    M17                                                               r  s[20] (OUT)
  -------------------------------------------------------------------    -------------------




