# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../reg8.ip_user_files/bd/design_1/ipshared/a617/dffe.srcs/sources_1/new/dffe.v" \
"../../../../reg8.ip_user_files/bd/design_1/ip/design_1_dffe_0_0/sim/design_1_dffe_0_0.v" \
"../../../../reg8.ip_user_files/bd/design_1/ip/design_1_dffe_0_1/sim/design_1_dffe_0_1.v" \
"../../../../reg8.ip_user_files/bd/design_1/ip/design_1_dffe_0_2/sim/design_1_dffe_0_2.v" \
"../../../../reg8.ip_user_files/bd/design_1/ip/design_1_dffe_0_3/sim/design_1_dffe_0_3.v" \
"../../../../reg8.ip_user_files/bd/design_1/ip/design_1_dffe_0_4/sim/design_1_dffe_0_4.v" \
"../../../../reg8.ip_user_files/bd/design_1/ip/design_1_dffe_0_5/sim/design_1_dffe_0_5.v" \
"../../../../reg8.ip_user_files/bd/design_1/ip/design_1_dffe_0_6/sim/design_1_dffe_0_6.v" \
"../../../../reg8.ip_user_files/bd/design_1/ip/design_1_dffe_0_7/sim/design_1_dffe_0_7.v" \
"../../../../reg8.ip_user_files/bd/design_1/sim/design_1.v" \
"../../../../reg8.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
