{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1732325693042 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1732325693042 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 22 22:34:52 2024 " "Processing started: Fri Nov 22 22:34:52 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1732325693042 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1732325693042 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ADC_tutorial -c ADC_tutorial " "Command: quartus_map --read_settings_files=on --write_settings_files=off ADC_tutorial -c ADC_tutorial" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1732325693042 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1732325693467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador_4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sumador_4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sumador_4bits-Behavioral " "Found design unit 1: sumador_4bits-Behavioral" {  } { { "sumador_4bits.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/sumador_4bits.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732325694098 ""} { "Info" "ISGN_ENTITY_NAME" "1 sumador_4bits " "Found entity 1: sumador_4bits" {  } { { "sumador_4bits.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/sumador_4bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732325694098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732325694098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sistema_de_orientacion.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sistema_de_orientacion.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sistema_De_Orientacion-BEHAVIOR " "Found design unit 1: Sistema_De_Orientacion-BEHAVIOR" {  } { { "Sistema_De_Orientacion.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/Sistema_De_Orientacion.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732325694098 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sistema_De_Orientacion " "Found entity 1: Sistema_De_Orientacion" {  } { { "Sistema_De_Orientacion.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/Sistema_De_Orientacion.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732325694098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732325694098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloque_adc_controller/prueba_de_linea.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bloque_adc_controller/prueba_de_linea.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Prueba_de_Linea " "Found entity 1: Prueba_de_Linea" {  } { { "Bloque_ADC_Controller/Prueba_de_Linea.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/Bloque_ADC_Controller/Prueba_de_Linea.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732325694098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732325694098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "detector_cambio_casilla.vhd 2 1 " "Found 2 design units, including 1 entities, in source file detector_cambio_casilla.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Detector_Cambio_Casilla-BEHAVIOR " "Found design unit 1: Detector_Cambio_Casilla-BEHAVIOR" {  } { { "Detector_Cambio_Casilla.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/Detector_Cambio_Casilla.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732325694114 ""} { "Info" "ISGN_ENTITY_NAME" "1 Detector_Cambio_Casilla " "Found entity 1: Detector_Cambio_Casilla" {  } { { "Detector_Cambio_Casilla.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/Detector_Cambio_Casilla.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732325694114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732325694114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sistema_de_control_prueba.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sistema_de_control_prueba.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sistema_De_Control_Prueba-BEHAVIOR " "Found design unit 1: Sistema_De_Control_Prueba-BEHAVIOR" {  } { { "Sistema_De_Control_Prueba.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/Sistema_De_Control_Prueba.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732325694114 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sistema_De_Control_Prueba " "Found entity 1: Sistema_De_Control_Prueba" {  } { { "Sistema_De_Control_Prueba.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/Sistema_De_Control_Prueba.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732325694114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732325694114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "giro.vhd 2 1 " "Found 2 design units, including 1 entities, in source file giro.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 giro-BEHAVIOR " "Found design unit 1: giro-BEHAVIOR" {  } { { "giro.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/giro.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732325694114 ""} { "Info" "ISGN_ENTITY_NAME" "1 giro " "Found entity 1: giro" {  } { { "giro.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/giro.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732325694114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732325694114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloque_adc_controller/prueba_motores.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bloque_adc_controller/prueba_motores.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 prueba_motores " "Found entity 1: prueba_motores" {  } { { "Bloque_ADC_Controller/prueba_motores.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/Bloque_ADC_Controller/prueba_motores.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732325694127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732325694127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloque_adc_controller/main_esquematico.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bloque_adc_controller/main_esquematico.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Main_Esquematico " "Found entity 1: Main_Esquematico" {  } { { "Bloque_ADC_Controller/Main_Esquematico.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/Bloque_ADC_Controller/Main_Esquematico.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732325694131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732325694131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subsistema_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file subsistema_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subsistema_3-BEHAVIOR " "Found design unit 1: subsistema_3-BEHAVIOR" {  } { { "subsistema_3.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/subsistema_3.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732325694131 ""} { "Info" "ISGN_ENTITY_NAME" "1 subsistema_3 " "Found entity 1: subsistema_3" {  } { { "subsistema_3.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/subsistema_3.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732325694131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732325694131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subsistema_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file subsistema_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subsistema_1-BEHAVIOR " "Found design unit 1: subsistema_1-BEHAVIOR" {  } { { "subsistema_1.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/subsistema_1.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732325694131 ""} { "Info" "ISGN_ENTITY_NAME" "1 subsistema_1 " "Found entity 1: subsistema_1" {  } { { "subsistema_1.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/subsistema_1.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732325694131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732325694131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador-Behavioral " "Found design unit 1: comparador-Behavioral" {  } { { "Comparador.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/Comparador.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732325694141 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador " "Found entity 1: comparador" {  } { { "Comparador.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/Comparador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732325694141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732325694141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloque_adc_controller/altera_up_avalon_adv_adc.v 1 1 " "Found 1 design units, including 1 entities, in source file bloque_adc_controller/altera_up_avalon_adv_adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_adv_adc " "Found entity 1: altera_up_avalon_adv_adc" {  } { { "Bloque_ADC_Controller/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/Bloque_ADC_Controller/altera_up_avalon_adv_adc.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732325694146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732325694146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloque_adc_controller/adc_adc_mega_0.v 1 1 " "Found 1 design units, including 1 entities, in source file bloque_adc_controller/adc_adc_mega_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_adc_mega_0 " "Found entity 1: adc_adc_mega_0" {  } { { "Bloque_ADC_Controller/adc_adc_mega_0.v" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/Bloque_ADC_Controller/adc_adc_mega_0.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732325694146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732325694146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloque_adc_controller/adc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bloque_adc_controller/adc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adc-rtl " "Found design unit 1: adc-rtl" {  } { { "Bloque_ADC_Controller/adc.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/Bloque_ADC_Controller/adc.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732325694146 ""} { "Info" "ISGN_ENTITY_NAME" "1 adc " "Found entity 1: adc" {  } { { "Bloque_ADC_Controller/adc.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/Bloque_ADC_Controller/adc.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732325694146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732325694146 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Bloque_ADC_Controller/ADC_tutorial.bdf " "Can't analyze file -- file Bloque_ADC_Controller/ADC_tutorial.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1732325694161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "PLL.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/PLL.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732325694161 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/PLL.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732325694161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732325694161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_7-Behavioral " "Found design unit 1: contador_7-Behavioral" {  } { { "contador.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/contador.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732325694161 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_7 " "Found entity 1: contador_7" {  } { { "contador.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/contador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732325694161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732325694161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pllauto.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pllauto.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pllauto-SYN " "Found design unit 1: pllauto-SYN" {  } { { "pllauto.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/pllauto.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732325694161 ""} { "Info" "ISGN_ENTITY_NAME" "1 pllauto " "Found entity 1: pllauto" {  } { { "pllauto.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/pllauto.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732325694161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732325694161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockgeneral.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clockgeneral.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clockgeneral-SYN " "Found design unit 1: clockgeneral-SYN" {  } { { "clockgeneral.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/clockgeneral.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732325694161 ""} { "Info" "ISGN_ENTITY_NAME" "1 clockgeneral " "Found entity 1: clockgeneral" {  } { { "clockgeneral.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/clockgeneral.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732325694161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732325694161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_7600.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_7600.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_7600-Behavioral " "Found design unit 1: contador_7600-Behavioral" {  } { { "contador_7600.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/contador_7600.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732325694177 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_7600 " "Found entity 1: contador_7600" {  } { { "contador_7600.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/contador_7600.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732325694177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732325694177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delay_5000.vhd 2 1 " "Found 2 design units, including 1 entities, in source file delay_5000.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 delay_5000-Behavioral " "Found design unit 1: delay_5000-Behavioral" {  } { { "delay_5000.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/delay_5000.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732325694177 ""} { "Info" "ISGN_ENTITY_NAME" "1 delay_5000 " "Found entity 1: delay_5000" {  } { { "delay_5000.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/delay_5000.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732325694177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732325694177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_10-Behavioral " "Found design unit 1: contador_10-Behavioral" {  } { { "contador_10.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/contador_10.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732325694177 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_10 " "Found entity 1: contador_10" {  } { { "contador_10.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/contador_10.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732325694177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732325694177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_6bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_6bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_6bits-Behavioral " "Found design unit 1: contador_6bits-Behavioral" {  } { { "contador_6bits.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/contador_6bits.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732325694187 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_6bits " "Found entity 1: contador_6bits" {  } { { "contador_6bits.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/contador_6bits.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732325694187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732325694187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/contador_15200.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/contador_15200.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_15200-Behavioral " "Found design unit 1: contador_15200-Behavioral" {  } { { "output_files/contador_15200.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/output_files/contador_15200.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732325694187 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_15200 " "Found entity 1: contador_15200" {  } { { "output_files/contador_15200.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/output_files/contador_15200.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732325694187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732325694187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador_paredes.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparador_paredes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador_paredes-Behavioral " "Found design unit 1: comparador_paredes-Behavioral" {  } { { "comparador_paredes.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/comparador_paredes.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732325694193 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador_paredes " "Found entity 1: comparador_paredes" {  } { { "comparador_paredes.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/comparador_paredes.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732325694193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732325694193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "floodfill.bdf 1 1 " "Found 1 design units, including 1 entities, in source file floodfill.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 floodfill " "Found entity 1: floodfill" {  } { { "floodfill.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/floodfill.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732325694193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732325694193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2x1_4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_2x1_4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2x1_4bit-Behavioral " "Found design unit 1: mux_2x1_4bit-Behavioral" {  } { { "mux_2x1_4bit.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/mux_2x1_4bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732325694193 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2x1_4bit " "Found entity 1: mux_2x1_4bit" {  } { { "mux_2x1_4bit.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/mux_2x1_4bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732325694193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732325694193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador_celda.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparador_celda.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Comparador_Celda-Behavioral " "Found design unit 1: Comparador_Celda-Behavioral" {  } { { "Comparador_Celda.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/Comparador_Celda.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732325694193 ""} { "Info" "ISGN_ENTITY_NAME" "1 Comparador_Celda " "Found entity 1: Comparador_Celda" {  } { { "Comparador_Celda.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/Comparador_Celda.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732325694193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732325694193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador_completo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sumador_completo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sumador_completo-Behavioral " "Found design unit 1: sumador_completo-Behavioral" {  } { { "sumador_completo.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/sumador_completo.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732325694193 ""} { "Info" "ISGN_ENTITY_NAME" "1 sumador_completo " "Found entity 1: sumador_completo" {  } { { "sumador_completo.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/sumador_completo.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732325694193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732325694193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "floodfill_para_simular.bdf 1 1 " "Found 1 design units, including 1 entities, in source file floodfill_para_simular.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 floodfill_para_simular " "Found entity 1: floodfill_para_simular" {  } { { "floodfill_para_simular.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/floodfill_para_simular.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732325694193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732325694193 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "floodfill_para_simular " "Elaborating entity \"floodfill_para_simular\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1732325694933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumador_4bits sumador_4bits:inst19 " "Elaborating entity \"sumador_4bits\" for hierarchy \"sumador_4bits:inst19\"" {  } { { "floodfill_para_simular.bdf" "inst19" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/floodfill_para_simular.bdf" { { 448 1064 1216 560 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732325694964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparador_Celda Comparador_Celda:inst7 " "Elaborating entity \"Comparador_Celda\" for hierarchy \"Comparador_Celda:inst7\"" {  } { { "floodfill_para_simular.bdf" "inst7" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/floodfill_para_simular.bdf" { { 448 728 920 560 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732325694964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2x1_4bit mux_2x1_4bit:inst10 " "Elaborating entity \"mux_2x1_4bit\" for hierarchy \"mux_2x1_4bit:inst10\"" {  } { { "floodfill_para_simular.bdf" "inst10" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/floodfill_para_simular.bdf" { { 576 368 528 688 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732325694980 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1732325695636 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1732325695957 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1732325695957 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "57 " "Implemented 57 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1732325695999 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1732325695999 ""} { "Info" "ICUT_CUT_TM_LCELLS" "30 " "Implemented 30 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1732325695999 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1732325695999 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4645 " "Peak virtual memory: 4645 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1732325696037 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 22 22:34:56 2024 " "Processing ended: Fri Nov 22 22:34:56 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1732325696037 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1732325696037 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1732325696037 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1732325696037 ""}
