<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p46" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_46{left:110px;bottom:1129px;letter-spacing:-0.17px;}
#t2_46{left:418px;bottom:1129px;letter-spacing:-0.19px;word-spacing:1.45px;}
#t3_46{left:110px;bottom:1082px;letter-spacing:-0.21px;word-spacing:2.49px;}
#t4_46{left:291px;bottom:1082px;}
#t5_46{left:304px;bottom:1082px;letter-spacing:-0.12px;word-spacing:2.31px;}
#t6_46{left:461px;bottom:1082px;letter-spacing:-0.18px;}
#t7_46{left:513px;bottom:1082px;letter-spacing:-0.14px;word-spacing:2.63px;}
#t8_46{left:584px;bottom:1082px;letter-spacing:-0.14px;}
#t9_46{left:626px;bottom:1082px;letter-spacing:-0.12px;word-spacing:2.32px;}
#ta_46{left:798px;bottom:1082px;}
#tb_46{left:811px;bottom:1082px;letter-spacing:-0.14px;}
#tc_46{left:110px;bottom:1062px;letter-spacing:-0.01px;}
#td_46{left:151px;bottom:1062px;letter-spacing:-0.17px;}
#te_46{left:184px;bottom:1062px;letter-spacing:-0.18px;}
#tf_46{left:218px;bottom:1062px;letter-spacing:-0.17px;}
#tg_46{left:244px;bottom:1062px;}
#th_46{left:261px;bottom:1062px;letter-spacing:-0.18px;word-spacing:2.98px;}
#ti_46{left:110px;bottom:1041px;letter-spacing:-0.16px;word-spacing:1.42px;}
#tj_46{left:270px;bottom:1010px;letter-spacing:0.12px;}
#tk_46{left:654px;bottom:1010px;}
#tl_46{left:404px;bottom:992px;letter-spacing:-0.18px;word-spacing:1.36px;}
#tm_46{left:476px;bottom:992px;letter-spacing:-0.87px;}
#tn_46{left:525px;bottom:992px;}
#to_46{left:437px;bottom:974px;letter-spacing:-0.23px;}
#tp_46{left:264px;bottom:931px;letter-spacing:-0.19px;word-spacing:1.83px;}
#tq_46{left:634px;bottom:931px;letter-spacing:-0.18px;}
#tr_46{left:660px;bottom:931px;letter-spacing:-0.11px;}
#ts_46{left:270px;bottom:896px;letter-spacing:0.12px;}
#tt_46{left:654px;bottom:896px;}
#tu_46{left:404px;bottom:878px;letter-spacing:-0.18px;word-spacing:1.36px;}
#tv_46{left:476px;bottom:878px;letter-spacing:-0.87px;}
#tw_46{left:525px;bottom:878px;}
#tx_46{left:437px;bottom:861px;letter-spacing:-0.23px;}
#ty_46{left:268px;bottom:818px;letter-spacing:-0.18px;word-spacing:1.81px;}
#tz_46{left:629px;bottom:818px;letter-spacing:-0.18px;}
#t10_46{left:655px;bottom:818px;letter-spacing:-0.11px;}
#t11_46{left:110px;bottom:778px;letter-spacing:-0.21px;word-spacing:2.9px;}
#t12_46{left:211px;bottom:778px;}
#t13_46{left:225px;bottom:778px;letter-spacing:-0.14px;word-spacing:2.77px;}
#t14_46{left:110px;bottom:757px;letter-spacing:-0.15px;word-spacing:1.59px;}
#t15_46{left:764px;bottom:757px;letter-spacing:-0.17px;}
#t16_46{left:110px;bottom:737px;letter-spacing:-0.13px;word-spacing:0.85px;}
#t17_46{left:719px;bottom:737px;}
#t18_46{left:731px;bottom:737px;letter-spacing:-0.07px;word-spacing:0.72px;}
#t19_46{left:110px;bottom:716px;letter-spacing:-0.17px;}
#t1a_46{left:142px;bottom:716px;letter-spacing:-0.18px;}
#t1b_46{left:174px;bottom:716px;letter-spacing:-0.17px;}
#t1c_46{left:200px;bottom:716px;letter-spacing:-0.13px;word-spacing:1.39px;}
#t1d_46{left:344px;bottom:716px;letter-spacing:-0.17px;}
#t1e_46{left:411px;bottom:716px;letter-spacing:-0.13px;word-spacing:1.38px;}
#t1f_46{left:487px;bottom:716px;}
#t1g_46{left:499px;bottom:716px;letter-spacing:-0.13px;word-spacing:1.39px;}
#t1h_46{left:591px;bottom:716px;letter-spacing:-0.18px;}
#t1i_46{left:653px;bottom:716px;}
#t1j_46{left:110px;bottom:680px;letter-spacing:-0.17px;word-spacing:2.3px;}
#t1k_46{left:110px;bottom:659px;letter-spacing:-0.13px;word-spacing:3.32px;}
#t1l_46{left:580px;bottom:659px;letter-spacing:-0.18px;}
#t1m_46{left:606px;bottom:659px;letter-spacing:-0.21px;word-spacing:3.47px;}
#t1n_46{left:110px;bottom:639px;letter-spacing:-0.16px;word-spacing:0.5px;}
#t1o_46{left:415px;bottom:639px;}
#t1p_46{left:425px;bottom:639px;letter-spacing:-0.16px;word-spacing:0.5px;}
#t1q_46{left:110px;bottom:618px;letter-spacing:-0.15px;word-spacing:1.39px;}
#t1r_46{left:548px;bottom:618px;letter-spacing:-0.18px;}
#t1s_46{left:574px;bottom:618px;}
#t1t_46{left:584px;bottom:618px;letter-spacing:-0.18px;}
#t1u_46{left:610px;bottom:618px;}
#t1v_46{left:620px;bottom:618px;letter-spacing:-0.18px;}
#t1w_46{left:682px;bottom:618px;letter-spacing:-0.15px;word-spacing:1.38px;}
#t1x_46{left:724px;bottom:618px;letter-spacing:-0.18px;}
#t1y_46{left:786px;bottom:618px;letter-spacing:-0.11px;}
#t1z_46{left:110px;bottom:582px;letter-spacing:-0.2px;word-spacing:1.5px;}
#t20_46{left:110px;bottom:546px;letter-spacing:-0.17px;word-spacing:2.82px;}
#t21_46{left:341px;bottom:546px;letter-spacing:-0.17px;}
#t22_46{left:375px;bottom:546px;letter-spacing:-0.22px;word-spacing:2.9px;}
#t23_46{left:669px;bottom:546px;letter-spacing:-0.18px;word-spacing:2.77px;}
#t24_46{left:746px;bottom:546px;}
#t25_46{left:760px;bottom:546px;letter-spacing:-0.14px;}
#t26_46{left:781px;bottom:546px;letter-spacing:-0.17px;}
#t27_46{left:814px;bottom:546px;letter-spacing:-0.11px;}
#t28_46{left:110px;bottom:525px;letter-spacing:-0.15px;word-spacing:1.96px;}
#t29_46{left:330px;bottom:525px;}
#t2a_46{left:343px;bottom:525px;letter-spacing:-0.16px;word-spacing:2.24px;}
#t2b_46{left:727px;bottom:525px;}
#t2c_46{left:740px;bottom:525px;letter-spacing:-0.1px;word-spacing:1.78px;}
#t2d_46{left:110px;bottom:505px;letter-spacing:-0.11px;word-spacing:1.19px;}
#t2e_46{left:230px;bottom:505px;}
#t2f_46{left:242px;bottom:505px;letter-spacing:-0.14px;}
#t2g_46{left:261px;bottom:505px;letter-spacing:-0.17px;}
#t2h_46{left:293px;bottom:505px;letter-spacing:-0.22px;word-spacing:1.42px;}
#t2i_46{left:110px;bottom:484px;letter-spacing:-0.15px;word-spacing:1.4px;}
#t2j_46{left:110px;bottom:448px;letter-spacing:-0.14px;word-spacing:0.98px;}
#t2k_46{left:172px;bottom:448px;letter-spacing:-0.17px;}
#t2l_46{left:204px;bottom:448px;letter-spacing:-0.14px;word-spacing:1.13px;}
#t2m_46{left:799px;bottom:448px;letter-spacing:-0.17px;}
#t2n_46{left:110px;bottom:427px;letter-spacing:-0.15px;word-spacing:1.39px;}
#t2o_46{left:110px;bottom:391px;letter-spacing:-0.13px;word-spacing:1.34px;}
#t2p_46{left:445px;bottom:391px;letter-spacing:-0.18px;}
#t2q_46{left:477px;bottom:391px;letter-spacing:-0.18px;}
#t2r_46{left:509px;bottom:391px;letter-spacing:-0.18px;}
#t2s_46{left:541px;bottom:391px;letter-spacing:-0.17px;word-spacing:1.41px;}
#t2t_46{left:795px;bottom:391px;letter-spacing:-0.15px;}
#t2u_46{left:110px;bottom:371px;letter-spacing:-0.18px;}
#t2v_46{left:142px;bottom:371px;letter-spacing:-0.15px;}
#t2w_46{left:178px;bottom:371px;letter-spacing:-0.25px;}
#t2x_46{left:220px;bottom:340px;letter-spacing:0.09px;}
#t2y_46{left:301px;bottom:340px;letter-spacing:0.09px;}
#t2z_46{left:338px;bottom:340px;letter-spacing:0.09px;}
#t30_46{left:376px;bottom:340px;letter-spacing:0.09px;}
#t31_46{left:414px;bottom:340px;}
#t32_46{left:447px;bottom:340px;}
#t33_46{left:482px;bottom:340px;}
#t34_46{left:517px;bottom:340px;}
#t35_46{left:550px;bottom:340px;}
#t36_46{left:582px;bottom:340px;}
#t37_46{left:616px;bottom:340px;}
#t38_46{left:650px;bottom:340px;}
#t39_46{left:682px;bottom:340px;}
#t3a_46{left:713px;bottom:340px;}
#t3b_46{left:261px;bottom:322px;}
#t3c_46{left:326px;bottom:322px;letter-spacing:-0.2px;}
#t3d_46{left:379px;bottom:322px;}
#t3e_46{left:401px;bottom:322px;letter-spacing:-0.18px;}
#t3f_46{left:446px;bottom:322px;}
#t3g_46{left:466px;bottom:322px;letter-spacing:-0.21px;}
#t3h_46{left:516px;bottom:322px;}
#t3i_46{left:536px;bottom:322px;letter-spacing:-0.18px;}
#t3j_46{left:582px;bottom:322px;}
#t3k_46{left:601px;bottom:322px;letter-spacing:-0.19px;}
#t3l_46{left:650px;bottom:322px;}
#t3m_46{left:669px;bottom:322px;letter-spacing:-0.17px;}
#t3n_46{left:712px;bottom:322px;}
#t3o_46{left:261px;bottom:304px;}
#t3p_46{left:341px;bottom:304px;}
#t3q_46{left:379px;bottom:304px;}
#t3r_46{left:414px;bottom:304px;}
#t3s_46{left:446px;bottom:304px;}
#t3t_46{left:481px;bottom:304px;}
#t3u_46{left:517px;bottom:304px;}
#t3v_46{left:549px;bottom:304px;}
#t3w_46{left:582px;bottom:304px;}
#t3x_46{left:616px;bottom:304px;}
#t3y_46{left:650px;bottom:304px;}
#t3z_46{left:681px;bottom:304px;}
#t40_46{left:713px;bottom:304px;}
#t41_46{left:290px;bottom:261px;letter-spacing:-0.13px;word-spacing:1.67px;}
#t42_46{left:615px;bottom:261px;letter-spacing:-0.18px;}
#t43_46{left:641px;bottom:261px;}
#t44_46{left:220px;bottom:226px;letter-spacing:0.09px;}
#t45_46{left:301px;bottom:226px;letter-spacing:0.09px;}
#t46_46{left:338px;bottom:226px;letter-spacing:0.09px;}
#t47_46{left:376px;bottom:226px;letter-spacing:0.09px;}
#t48_46{left:414px;bottom:226px;}
#t49_46{left:447px;bottom:226px;}
#t4a_46{left:482px;bottom:226px;}
#t4b_46{left:517px;bottom:226px;}
#t4c_46{left:550px;bottom:226px;}
#t4d_46{left:582px;bottom:226px;}
#t4e_46{left:616px;bottom:226px;}
#t4f_46{left:650px;bottom:226px;}
#t4g_46{left:682px;bottom:226px;}
#t4h_46{left:713px;bottom:226px;}
#t4i_46{left:261px;bottom:208px;}
#t4j_46{left:326px;bottom:208px;letter-spacing:-0.2px;}
#t4k_46{left:379px;bottom:208px;}
#t4l_46{left:401px;bottom:208px;letter-spacing:-0.18px;}
#t4m_46{left:446px;bottom:208px;}
#t4n_46{left:466px;bottom:208px;letter-spacing:-0.21px;}
#t4o_46{left:516px;bottom:208px;}
#t4p_46{left:536px;bottom:208px;letter-spacing:-0.18px;}
#t4q_46{left:582px;bottom:208px;}
#t4r_46{left:601px;bottom:208px;letter-spacing:-0.19px;}
#t4s_46{left:650px;bottom:208px;}
#t4t_46{left:669px;bottom:208px;letter-spacing:-0.17px;}
#t4u_46{left:712px;bottom:208px;}
#t4v_46{left:261px;bottom:191px;}
#t4w_46{left:341px;bottom:191px;}
#t4x_46{left:379px;bottom:191px;}
#t4y_46{left:414px;bottom:191px;}
#t4z_46{left:446px;bottom:191px;}
#t50_46{left:481px;bottom:191px;}
#t51_46{left:517px;bottom:191px;}
#t52_46{left:549px;bottom:191px;}
#t53_46{left:582px;bottom:191px;}
#t54_46{left:616px;bottom:191px;}
#t55_46{left:650px;bottom:191px;}
#t56_46{left:681px;bottom:191px;}
#t57_46{left:713px;bottom:191px;}
#t58_46{left:290px;bottom:148px;letter-spacing:-0.13px;word-spacing:1.67px;}
#t59_46{left:615px;bottom:148px;letter-spacing:-0.18px;}
#t5a_46{left:641px;bottom:148px;}

.s1_46{font-size:17px;font-family:CMR10_1fw;color:#000;}
.s2_46{font-size:17px;font-family:CMSL10_1g7;color:#000;}
.s3_46{font-size:17px;font-family:CMTI10_1gf;color:#000;}
.s4_46{font-size:17px;font-family:CMTT10_1gl;color:#000;}
.s5_46{font-size:17px;font-family:CMR10_1fw;color:#000080;}
.s6_46{font-size:12px;font-family:CMR8_1g3;color:#000;}
.s7_46{font-size:14px;font-family:CMR9_1g5;color:#000;}
.s8_46{font-size:14px;font-family:CMBX9_1fk;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts46" type="text/css" >

@font-face {
	font-family: CMBX9_1fk;
	src: url("fonts/CMBX9_1fk.woff") format("woff");
}

@font-face {
	font-family: CMR10_1fw;
	src: url("fonts/CMR10_1fw.woff") format("woff");
}

@font-face {
	font-family: CMR8_1g3;
	src: url("fonts/CMR8_1g3.woff") format("woff");
}

@font-face {
	font-family: CMR9_1g5;
	src: url("fonts/CMR9_1g5.woff") format("woff");
}

@font-face {
	font-family: CMSL10_1g7;
	src: url("fonts/CMSL10_1g7.woff") format("woff");
}

@font-face {
	font-family: CMTI10_1gf;
	src: url("fonts/CMTI10_1gf.woff") format("woff");
}

@font-face {
	font-family: CMTT10_1gl;
	src: url("fonts/CMTT10_1gl.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg46Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg46" style="-webkit-user-select: none;"><object width="935" height="1210" data="46/46.svg" type="image/svg+xml" id="pdf46" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_46" class="t s1_46">32 </span><span id="t2_46" class="t s2_46">Volume II: RISC-V Privileged Architectures V20211203 </span>
<span id="t3_46" class="t s1_46">Interrupt cause number </span><span id="t4_46" class="t s3_46">i </span><span id="t5_46" class="t s1_46">(as reported in CSR </span><span id="t6_46" class="t s4_46">mcause</span><span id="t7_46" class="t s1_46">, Section </span><span id="t8_46" class="t s5_46">3.1.15</span><span id="t9_46" class="t s1_46">) corresponds with bit </span><span id="ta_46" class="t s3_46">i </span><span id="tb_46" class="t s1_46">in </span>
<span id="tc_46" class="t s1_46">both </span><span id="td_46" class="t s4_46">mip </span><span id="te_46" class="t s1_46">and </span><span id="tf_46" class="t s4_46">mie</span><span id="tg_46" class="t s1_46">. </span><span id="th_46" class="t s1_46">Bits 15:0 are allocated to standard interrupt causes only, while bits 16 and </span>
<span id="ti_46" class="t s1_46">above are designated for platform or custom use. </span>
<span id="tj_46" class="t s6_46">MXLEN-1 </span><span id="tk_46" class="t s6_46">0 </span>
<span id="tl_46" class="t s7_46">Interrupts (</span><span id="tm_46" class="t s8_46">WARL</span><span id="tn_46" class="t s7_46">) </span>
<span id="to_46" class="t s7_46">MXLEN </span>
<span id="tp_46" class="t s1_46">Figure 3.12: Machine Interrupt-Pending Register (</span><span id="tq_46" class="t s4_46">mip</span><span id="tr_46" class="t s1_46">). </span>
<span id="ts_46" class="t s6_46">MXLEN-1 </span><span id="tt_46" class="t s6_46">0 </span>
<span id="tu_46" class="t s7_46">Interrupts (</span><span id="tv_46" class="t s8_46">WARL</span><span id="tw_46" class="t s7_46">) </span>
<span id="tx_46" class="t s7_46">MXLEN </span>
<span id="ty_46" class="t s1_46">Figure 3.13: Machine Interrupt-Enable Register (</span><span id="tz_46" class="t s4_46">mie</span><span id="t10_46" class="t s1_46">). </span>
<span id="t11_46" class="t s1_46">An interrupt </span><span id="t12_46" class="t s3_46">i </span><span id="t13_46" class="t s1_46">will trap to M-mode (causing the privilege mode to change to M-mode) if all of </span>
<span id="t14_46" class="t s1_46">the following are true: (a) either the current privilege mode is M and the MIE bit in the </span><span id="t15_46" class="t s4_46">mstatus </span>
<span id="t16_46" class="t s1_46">register is set, or the current privilege mode has less privilege than M-mode; (b) bit </span><span id="t17_46" class="t s3_46">i </span><span id="t18_46" class="t s1_46">is set in both </span>
<span id="t19_46" class="t s4_46">mip </span><span id="t1a_46" class="t s1_46">and </span><span id="t1b_46" class="t s4_46">mie</span><span id="t1c_46" class="t s1_46">; and (c) if register </span><span id="t1d_46" class="t s4_46">mideleg </span><span id="t1e_46" class="t s1_46">exists, bit </span><span id="t1f_46" class="t s3_46">i </span><span id="t1g_46" class="t s1_46">is not set in </span><span id="t1h_46" class="t s4_46">mideleg</span><span id="t1i_46" class="t s1_46">. </span>
<span id="t1j_46" class="t s1_46">These conditions for an interrupt trap to occur must be evaluated in a bounded amount of time </span>
<span id="t1k_46" class="t s1_46">from when an interrupt becomes, or ceases to be, pending in </span><span id="t1l_46" class="t s4_46">mip</span><span id="t1m_46" class="t s1_46">, and must also be evaluated </span>
<span id="t1n_46" class="t s1_46">immediately following the execution of an </span><span id="t1o_46" class="t s3_46">x </span><span id="t1p_46" class="t s1_46">RET instruction or an explicit write to a CSR on which </span>
<span id="t1q_46" class="t s1_46">these interrupt trap conditions expressly depend (including </span><span id="t1r_46" class="t s4_46">mip</span><span id="t1s_46" class="t s1_46">, </span><span id="t1t_46" class="t s4_46">mie</span><span id="t1u_46" class="t s1_46">, </span><span id="t1v_46" class="t s4_46">mstatus</span><span id="t1w_46" class="t s1_46">, and </span><span id="t1x_46" class="t s4_46">mideleg</span><span id="t1y_46" class="t s1_46">). </span>
<span id="t1z_46" class="t s1_46">Interrupts to M-mode take priority over any interrupts to lower privilege modes. </span>
<span id="t20_46" class="t s1_46">Each individual bit in register </span><span id="t21_46" class="t s4_46">mip </span><span id="t22_46" class="t s1_46">may be writable or may be read-only. </span><span id="t23_46" class="t s1_46">When bit </span><span id="t24_46" class="t s3_46">i </span><span id="t25_46" class="t s1_46">in </span><span id="t26_46" class="t s4_46">mip </span><span id="t27_46" class="t s1_46">is </span>
<span id="t28_46" class="t s1_46">writable, a pending interrupt </span><span id="t29_46" class="t s3_46">i </span><span id="t2a_46" class="t s1_46">can be cleared by writing 0 to this bit. If interrupt </span><span id="t2b_46" class="t s3_46">i </span><span id="t2c_46" class="t s1_46">can become </span>
<span id="t2d_46" class="t s1_46">pending but bit </span><span id="t2e_46" class="t s3_46">i </span><span id="t2f_46" class="t s1_46">in </span><span id="t2g_46" class="t s4_46">mip </span><span id="t2h_46" class="t s1_46">is read-only, the implementation must provide some other mechanism for </span>
<span id="t2i_46" class="t s1_46">clearing the pending interrupt. </span>
<span id="t2j_46" class="t s1_46">A bit in </span><span id="t2k_46" class="t s4_46">mie </span><span id="t2l_46" class="t s1_46">must be writable if the corresponding interrupt can ever become pending. Bits of </span><span id="t2m_46" class="t s4_46">mie </span>
<span id="t2n_46" class="t s1_46">that are not writable must be read-only zero. </span>
<span id="t2o_46" class="t s1_46">The standard portions (bits 15:0) of registers </span><span id="t2p_46" class="t s4_46">mip </span><span id="t2q_46" class="t s1_46">and </span><span id="t2r_46" class="t s4_46">mie </span><span id="t2s_46" class="t s1_46">are formatted as shown in Figures </span><span id="t2t_46" class="t s5_46">3.14 </span>
<span id="t2u_46" class="t s1_46">and </span><span id="t2v_46" class="t s5_46">3.15 </span><span id="t2w_46" class="t s1_46">respectively. </span>
<span id="t2x_46" class="t s6_46">15 </span><span id="t2y_46" class="t s6_46">12 </span><span id="t2z_46" class="t s6_46">11 </span><span id="t30_46" class="t s6_46">10 </span><span id="t31_46" class="t s6_46">9 </span><span id="t32_46" class="t s6_46">8 </span><span id="t33_46" class="t s6_46">7 </span><span id="t34_46" class="t s6_46">6 </span><span id="t35_46" class="t s6_46">5 </span><span id="t36_46" class="t s6_46">4 </span><span id="t37_46" class="t s6_46">3 </span><span id="t38_46" class="t s6_46">2 </span><span id="t39_46" class="t s6_46">1 </span><span id="t3a_46" class="t s6_46">0 </span>
<span id="t3b_46" class="t s7_46">0 </span><span id="t3c_46" class="t s7_46">MEIP </span><span id="t3d_46" class="t s7_46">0 </span><span id="t3e_46" class="t s7_46">SEIP </span><span id="t3f_46" class="t s7_46">0 </span><span id="t3g_46" class="t s7_46">MTIP </span><span id="t3h_46" class="t s7_46">0 </span><span id="t3i_46" class="t s7_46">STIP </span><span id="t3j_46" class="t s7_46">0 </span><span id="t3k_46" class="t s7_46">MSIP </span><span id="t3l_46" class="t s7_46">0 </span><span id="t3m_46" class="t s7_46">SSIP </span><span id="t3n_46" class="t s7_46">0 </span>
<span id="t3o_46" class="t s7_46">4 </span><span id="t3p_46" class="t s7_46">1 </span><span id="t3q_46" class="t s7_46">1 </span><span id="t3r_46" class="t s7_46">1 </span><span id="t3s_46" class="t s7_46">1 </span><span id="t3t_46" class="t s7_46">1 </span><span id="t3u_46" class="t s7_46">1 </span><span id="t3v_46" class="t s7_46">1 </span><span id="t3w_46" class="t s7_46">1 </span><span id="t3x_46" class="t s7_46">1 </span><span id="t3y_46" class="t s7_46">1 </span><span id="t3z_46" class="t s7_46">1 </span><span id="t40_46" class="t s7_46">1 </span>
<span id="t41_46" class="t s1_46">Figure 3.14: Standard portion (bits 15:0) of </span><span id="t42_46" class="t s4_46">mip</span><span id="t43_46" class="t s1_46">. </span>
<span id="t44_46" class="t s6_46">15 </span><span id="t45_46" class="t s6_46">12 </span><span id="t46_46" class="t s6_46">11 </span><span id="t47_46" class="t s6_46">10 </span><span id="t48_46" class="t s6_46">9 </span><span id="t49_46" class="t s6_46">8 </span><span id="t4a_46" class="t s6_46">7 </span><span id="t4b_46" class="t s6_46">6 </span><span id="t4c_46" class="t s6_46">5 </span><span id="t4d_46" class="t s6_46">4 </span><span id="t4e_46" class="t s6_46">3 </span><span id="t4f_46" class="t s6_46">2 </span><span id="t4g_46" class="t s6_46">1 </span><span id="t4h_46" class="t s6_46">0 </span>
<span id="t4i_46" class="t s7_46">0 </span><span id="t4j_46" class="t s7_46">MEIE </span><span id="t4k_46" class="t s7_46">0 </span><span id="t4l_46" class="t s7_46">SEIE </span><span id="t4m_46" class="t s7_46">0 </span><span id="t4n_46" class="t s7_46">MTIE </span><span id="t4o_46" class="t s7_46">0 </span><span id="t4p_46" class="t s7_46">STIE </span><span id="t4q_46" class="t s7_46">0 </span><span id="t4r_46" class="t s7_46">MSIE </span><span id="t4s_46" class="t s7_46">0 </span><span id="t4t_46" class="t s7_46">SSIE </span><span id="t4u_46" class="t s7_46">0 </span>
<span id="t4v_46" class="t s7_46">4 </span><span id="t4w_46" class="t s7_46">1 </span><span id="t4x_46" class="t s7_46">1 </span><span id="t4y_46" class="t s7_46">1 </span><span id="t4z_46" class="t s7_46">1 </span><span id="t50_46" class="t s7_46">1 </span><span id="t51_46" class="t s7_46">1 </span><span id="t52_46" class="t s7_46">1 </span><span id="t53_46" class="t s7_46">1 </span><span id="t54_46" class="t s7_46">1 </span><span id="t55_46" class="t s7_46">1 </span><span id="t56_46" class="t s7_46">1 </span><span id="t57_46" class="t s7_46">1 </span>
<span id="t58_46" class="t s1_46">Figure 3.15: Standard portion (bits 15:0) of </span><span id="t59_46" class="t s4_46">mie</span><span id="t5a_46" class="t s1_46">. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
