INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lynzi/Desktop/Blackjack/Blackjack.srcs/sources_1/new/top_blackjack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_blackjack
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lynzi/Desktop/Blackjack/Blackjack.srcs/sources_1/new/blackjack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blackjack
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lynzi/Desktop/Blackjack/Blackjack.srcs/sources_1/new/tb_blackjack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_blackjack
