# Attendance-Register
DSD project based on Verilog design
