/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on              Thu Feb 20 15:33:52 2014
 *                 Full Compile MD5 Checksum 1766fea499add5f6ee91330ef96d35c5
 *                   (minus title and desc)
 *                 MD5 Checksum              4c358fb5b94802f03aec82d8df2c9afa
 *
 * Compiled with:  RDB Utility               combo_header.pl
 *                 RDB Parser                3.0
 *                 unknown                   unknown
 *                 Perl Interpreter          5.008008
 *                 Operating System          linux
 *
 *
 ***************************************************************************/



/****************************************************************************
 ***************************************************************************/

#ifndef BCHP_AFECNX_2_H__
#define BCHP_AFECNX_2_H__

/***************************************************************************
 *AFECNX_2 - AFECNX Register Set Shared by All Channels
 ***************************************************************************/
#define BCHP_AFECNX_2_GLOBAL_CONFIG              0x06200100 /* Global Config Register */
#define BCHP_AFECNX_2_CHANNEL_EMPTY              0x06200108 /* Channel Empty Register */
#define BCHP_AFECNX_2_GLOBAL_RESET               0x0620010c /* Global Reset Register */
#define BCHP_AFECNX_2_BCH_DEC_PARAM              0x06200110 /* BCH Decoder Configuration Register */
#define BCHP_AFECNX_2_QBUF_CTRL                  0x06200114 /* Qbuffer Configuration Register */
#define BCHP_AFECNX_2_QBUF_STATUS                0x06200118 /* Qbuffer Status        Register */
#define BCHP_AFECNX_2_BIST_CTRL                  0x0620011c /* BIST Configuration Register */
#define BCHP_AFECNX_2_LDPC_MEM_POWER             0x06200120 /* Dynamic memory shut down */
#define BCHP_AFECNX_2_BCH_TPCTL                  0x06200124 /* BCH Block Testport Control Register */
#define BCHP_AFECNX_2_BCH_TPIN0                  0x06200128 /* BCH stand alone testport input 0 */
#define BCHP_AFECNX_2_BCH_TPIN1                  0x0620012c /* BCH stand alone testport input 1 */
#define BCHP_AFECNX_2_BCH_TPOUT0                 0x06200130 /* BCH stand alone testport output 0 */
#define BCHP_AFECNX_2_BCH_TPOUT1                 0x06200134 /* BCH stand alone testport output 1 */
#define BCHP_AFECNX_2_TEST_CONFIG                0x06200138 /* AFEC Test Configuration Register */
#define BCHP_AFECNX_2_QBUF_SIG                   0x0620013c /* Qbuffer Signature */
#define BCHP_AFECNX_2_COMB_SMTH_FIFO_MIN         0x06200140 /* Combined Smoother Fifo Min */
#define BCHP_AFECNX_2_COMB_SMTH_FIFO_MAX         0x06200144 /* Combined Smoother Fifo Max */

#endif /* #ifndef BCHP_AFECNX_2_H__ */

/* End of File */
