// Seed: 1203883416
module module_0 (
    input tri1 id_0,
    output tri1 id_1,
    input wire id_2,
    output tri id_3,
    input tri0 module_0,
    input wor id_5,
    output tri id_6,
    output tri id_7,
    input wor id_8,
    input wor id_9,
    input supply0 id_10,
    input wand id_11
);
  assign id_1 = -1 < -1'd0;
  assign module_1.id_10 = 0;
endmodule
module module_1 (
    input wand id_0,
    output supply1 id_1,
    input wand id_2,
    output tri0 id_3,
    input tri id_4,
    inout wor id_5,
    input tri0 id_6,
    input uwire id_7,
    input tri1 id_8,
    input supply1 id_9,
    input wand id_10,
    output tri1 id_11,
    input uwire id_12,
    output tri0 id_13,
    input tri1 id_14,
    input tri id_15,
    input tri1 id_16
    , id_18
);
  assign id_13 = -1;
  logic id_19;
  ;
  module_0 modCall_1 (
      id_4,
      id_13,
      id_6,
      id_5,
      id_0,
      id_6,
      id_11,
      id_11,
      id_2,
      id_2,
      id_14,
      id_15
  );
  assign id_19 = ~id_14;
  parameter id_20 = 1 == 1, id_21 = 1 | 1, id_22 = -1 / id_4, id_23 = 1'h0;
  assign id_13 = id_8;
endmodule
