WEBVTT
Kind: captions
Language: en

00:00:07.730 --> 00:00:09.830 

Intel's<00:00:08.730> newest<00:00:09.059> generation<00:00:09.300> server

00:00:09.830 --> 00:00:09.840 
Intel's newest generation server

00:00:09.840 --> 00:00:14.990 
Intel's newest generation server
processor<00:00:10.530> the<00:00:11.070> Xeon<00:00:11.429> e5<00:00:12.200> 2603<00:00:13.200> Oh<00:00:14.040> better

00:00:14.990 --> 00:00:15.000 
processor the Xeon e5 2603 Oh better

00:00:15.000 --> 00:00:17.120 
processor the Xeon e5 2603 Oh better
power<00:00:15.269> efficiency<00:00:15.839> and<00:00:16.139> delivers<00:00:16.890> up<00:00:17.100> to

00:00:17.120 --> 00:00:17.130 
power efficiency and delivers up to

00:00:17.130 --> 00:00:18.740 
power efficiency and delivers up to
eighty<00:00:17.490> percent<00:00:17.850> improvement<00:00:18.359> in

00:00:18.740 --> 00:00:18.750 
eighty percent improvement in

00:00:18.750 --> 00:00:22.370 
eighty percent improvement in
performance<00:00:19.310> the<00:00:20.310> e5<00:00:20.660> 2603<00:00:21.660> alee<00:00:22.020> state<00:00:22.260> of

00:00:22.370 --> 00:00:22.380 
performance the e5 2603 alee state of

00:00:22.380 --> 00:00:25.370 
performance the e5 2603 alee state of
the<00:00:22.439> art<00:00:23.029> we<00:00:24.029> move<00:00:24.240> the<00:00:24.390> QPI<00:00:24.750> link<00:00:25.140> from<00:00:25.320> the

00:00:25.370 --> 00:00:25.380 
the art we move the QPI link from the

00:00:25.380 --> 00:00:27.800 
the art we move the QPI link from the
i/o<00:00:25.590> hub<00:00:26.010> providing<00:00:26.730> a<00:00:26.789> second<00:00:27.240> direct<00:00:27.539> link

00:00:27.800 --> 00:00:27.810 
i/o hub providing a second direct link

00:00:27.810 --> 00:00:30.470 
i/o hub providing a second direct link
between<00:00:27.900> cpus<00:00:28.769> and<00:00:28.980> added<00:00:29.880> a<00:00:29.939> fourth<00:00:30.179> memory

00:00:30.470 --> 00:00:30.480 
between cpus and added a fourth memory

00:00:30.480 --> 00:00:32.780 
between cpus and added a fourth memory
channel<00:00:30.840> increasing<00:00:31.529> both<00:00:31.679> memory<00:00:32.340> bandwidth

00:00:32.780 --> 00:00:32.790 
channel increasing both memory bandwidth

00:00:32.790 --> 00:00:36.170 
channel increasing both memory bandwidth
and<00:00:32.969> capacity<00:00:33.690> the<00:00:34.680> 2600<00:00:35.550> has<00:00:35.730> up<00:00:35.910> to<00:00:36.030> eight

00:00:36.170 --> 00:00:36.180 
and capacity the 2600 has up to eight

00:00:36.180 --> 00:00:38.690 
and capacity the 2600 has up to eight
cores<00:00:36.510> now<00:00:36.809> with<00:00:37.649> hyper-threading<00:00:38.010> that

00:00:38.690 --> 00:00:38.700 
cores now with hyper-threading that

00:00:38.700 --> 00:00:41.869 
cores now with hyper-threading that
means<00:00:38.969> 16<00:00:39.540> simultaneous<00:00:39.809> threads<00:00:40.680> and<00:00:40.980> it<00:00:41.760> has

00:00:41.869 --> 00:00:41.879 
means 16 simultaneous threads and it has

00:00:41.879 --> 00:00:45.889 
means 16 simultaneous threads and it has
up<00:00:42.030> to<00:00:42.059> 20<00:00:42.450> megabytes<00:00:42.809> of<00:00:42.960> cash<00:00:44.030> the<00:00:45.030> cores<00:00:45.329> the

00:00:45.889 --> 00:00:45.899 
up to 20 megabytes of cash the cores the

00:00:45.899 --> 00:00:48.020 
up to 20 megabytes of cash the cores the
cash<00:00:46.170> and<00:00:46.530> the<00:00:46.590> memory<00:00:47.370> controller<00:00:47.460> all

00:00:48.020 --> 00:00:48.030 
cash and the memory controller all

00:00:48.030 --> 00:00:50.150 
cash and the memory controller all
communicate<00:00:48.750> across<00:00:49.020> a<00:00:49.140> high-speed<00:00:49.710> internal

00:00:50.150 --> 00:00:50.160 
communicate across a high-speed internal

00:00:50.160 --> 00:00:53.959 
communicate across a high-speed internal
ring<00:00:50.340> bus<00:00:51.680> Intel's<00:00:52.680> integrated<00:00:53.190> i/o<00:00:53.399> moves

00:00:53.959 --> 00:00:53.969 
ring bus Intel's integrated i/o moves

00:00:53.969 --> 00:00:56.720 
ring bus Intel's integrated i/o moves
PCI<00:00:54.449> Express<00:00:54.899> on<00:00:55.320> to<00:00:55.469> the<00:00:55.559> processor<00:00:56.100> where<00:00:56.550> it

00:00:56.720 --> 00:00:56.730 
PCI Express on to the processor where it

00:00:56.730 --> 00:00:59.000 
PCI Express on to the processor where it
sits<00:00:56.940> right<00:00:57.090> on<00:00:57.270> the<00:00:57.480> ring<00:00:57.629> bus<00:00:57.809> that<00:00:58.710> gives<00:00:58.920> a

00:00:59.000 --> 00:00:59.010 
sits right on the ring bus that gives a

00:00:59.010 --> 00:01:01.220 
sits right on the ring bus that gives a
high<00:00:59.190> speed<00:00:59.550> low<00:00:59.789> latency<00:01:00.300> data<00:01:00.449> path<00:01:00.809> for<00:01:01.140> up

00:01:01.220 --> 00:01:01.230 
high speed low latency data path for up

00:01:01.230 --> 00:01:04.850 
high speed low latency data path for up
to<00:01:01.379> 40<00:01:01.680> lanes<00:01:01.890> of<00:01:02.039> PCI<00:01:02.430> Express<00:01:02.940> 30<00:01:03.830> with<00:01:04.830> the

00:01:04.850 --> 00:01:04.860 
to 40 lanes of PCI Express 30 with the

00:01:04.860 --> 00:01:06.920 
to 40 lanes of PCI Express 30 with the
PCI<00:01:05.250> Express<00:01:05.700> on<00:01:06.000> the<00:01:06.210> internal<00:01:06.450> ring<00:01:06.720> bus

00:01:06.920 --> 00:01:06.930 
PCI Express on the internal ring bus

00:01:06.930 --> 00:01:09.859 
PCI Express on the internal ring bus
until<00:01:07.799> direct<00:01:08.159> i/o<00:01:08.340> since<00:01:08.880> PCI<00:01:09.330> traffic

00:01:09.859 --> 00:01:09.869 
until direct i/o since PCI traffic

00:01:09.869 --> 00:01:12.950 
until direct i/o since PCI traffic
directly<00:01:10.350> to<00:01:10.650> and<00:01:10.860> from<00:01:11.040> the<00:01:11.189> cache<00:01:11.420> other<00:01:12.420> a<00:01:12.720> 5

00:01:12.950 --> 00:01:12.960 
directly to and from the cache other a 5

00:01:12.960 --> 00:01:15.640 
directly to and from the cache other a 5
2600<00:01:13.770> features<00:01:14.130> include<00:01:14.520> turbo<00:01:14.939> boost<00:01:15.150> 20

00:01:15.640 --> 00:01:15.650 
2600 features include turbo boost 20

00:01:15.650 --> 00:01:17.690 
2600 features include turbo boost 20
especially<00:01:16.650> important<00:01:17.070> for<00:01:17.130> single<00:01:17.580> or

00:01:17.690 --> 00:01:17.700 
especially important for single or

00:01:17.700 --> 00:01:19.210 
especially important for single or
lightly<00:01:17.939> threaded<00:01:18.360> applications<00:01:18.509> and

00:01:19.210 --> 00:01:19.220 
lightly threaded applications and

00:01:19.220 --> 00:01:22.310 
lightly threaded applications and
advanced<00:01:20.220> vector<00:01:20.610> extensions<00:01:21.030> which<00:01:21.810> doubles

00:01:22.310 --> 00:01:22.320 
advanced vector extensions which doubles

00:01:22.320 --> 00:01:24.469 
advanced vector extensions which doubles
the<00:01:22.409> width<00:01:22.860> of<00:01:23.070> the<00:01:23.250> sindhi<00:01:23.610> register<00:01:24.060> set<00:01:24.330> up

00:01:24.469 --> 00:01:24.479 
the width of the sindhi register set up

00:01:24.479 --> 00:01:27.050 
the width of the sindhi register set up
to<00:01:24.600> 256<00:01:25.409> bits<00:01:25.640> great<00:01:26.640> for<00:01:26.939> many

00:01:27.050 --> 00:01:27.060 
to 256 bits great for many

00:01:27.060 --> 00:01:39.340 
to 256 bits great for many
floating-point<00:01:27.479> applications<00:01:28.970> the<00:01:29.970> e5<00:01:32.270> 2643

00:01:39.340 --> 00:01:39.350 

00:01:39.350 --> 00:01:43.190 

the<00:01:40.350> fastest<00:01:40.860> 8<00:01:41.040> core<00:01:41.280> parts<00:01:41.780> plus<00:01:42.780> parts

00:01:43.190 --> 00:01:43.200 
the fastest 8 core parts plus parts

00:01:43.200 --> 00:01:45.319 
the fastest 8 core parts plus parts
optimized<00:01:43.680> for<00:01:43.710> low<00:01:44.009> power<00:01:44.340> applications<00:01:44.460> and

00:01:45.319 --> 00:01:45.329 
optimized for low power applications and

00:01:45.329 --> 00:01:48.380 
optimized for low power applications and
workstations<00:01:45.990> in<00:01:46.850> these<00:01:47.850> fiscally

00:01:48.380 --> 00:01:48.390 
workstations in these fiscally

00:01:48.390 --> 00:01:50.600 
workstations in these fiscally
challenging<00:01:48.930> times<00:01:49.170> customers<00:01:50.040> need<00:01:50.579> a

00:01:50.600 --> 00:01:50.610 
challenging times customers need a

00:01:50.610 --> 00:01:52.370 
challenging times customers need a
compelling<00:01:51.329> reason<00:01:51.360> to<00:01:51.750> upgrade<00:01:52.020> their

00:01:52.370 --> 00:01:52.380 
compelling reason to upgrade their

00:01:52.380 --> 00:01:54.859 
compelling reason to upgrade their
server<00:01:52.649> technology<00:01:53.310> it<00:01:54.180> can't<00:01:54.509> just<00:01:54.600> be<00:01:54.750> about

00:01:54.859 --> 00:01:54.869 
server technology it can't just be about

00:01:54.869 --> 00:01:57.950 
server technology it can't just be about
performance<00:01:56.090> systems<00:01:57.090> need<00:01:57.299> the<00:01:57.540> latest<00:01:57.659> in

00:01:57.950 --> 00:01:57.960 
performance systems need the latest in

00:01:57.960 --> 00:02:00.109 
performance systems need the latest in
energy<00:01:58.290> efficiency<00:01:58.320> and<00:01:59.090> technology<00:02:00.090> that

00:02:00.109 --> 00:02:00.119 
energy efficiency and technology that

00:02:00.119 --> 00:02:03.200 
energy efficiency and technology that
solves<00:02:00.450> their<00:02:00.810> particular<00:02:01.140> needs<00:02:01.939> the<00:02:02.939> Xeon

00:02:03.200 --> 00:02:03.210 
solves their particular needs the Xeon

00:02:03.210 --> 00:02:06.469 
solves their particular needs the Xeon
e5<00:02:03.469> 2690

