vendor_name = ModelSim
source_file = 1, C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.bdf
source_file = 1, C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/REG.vhd
source_file = 1, C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/PCV1S1.vhd
source_file = 1, C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/ALUV1S1_unsigned.vhd
source_file = 1, C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.mif
source_file = 1, C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/PMemory.qip
source_file = 1, C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/PMemory.vhd
source_file = 1, C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/vector_primitives.vhd
source_file = 1, C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/register_array.vhd
source_file = 1, C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/vector_muxes.vhd
source_file = 1, C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/r_block.bdf
source_file = 1, C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/reg_port_control.vhd
source_file = 1, C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/global.vhd
source_file = 1, C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/InstructionDecoder.vhd
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/aglobal170.inc
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/db/altsyncram_crs3.tdf
design_name = hard_block
design_name = SANDBOX
instance = comp, \ClockIn~input\, ClockIn~input, SANDBOX, 1
