Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Mon Oct 24 22:06:49 2022
| Host         : DESKTOP-BGR9DV7 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file OTTER_Wrapper_timing_summary_routed.rpt -pb OTTER_Wrapper_timing_summary_routed.pb -rpx OTTER_Wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : OTTER_Wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  750         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (750)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2609)
5. checking no_input_delay (18)
6. checking no_output_delay (32)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (750)
--------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: SPI/sck_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: SPIClockGen/SCLK_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: SSG_DISP/CathMod/s_clk_500_reg/Q (HIGH)

 There are 713 register/latch pins with no clock driven by root clock pin: clkDIv/sclk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2609)
---------------------------------------------------
 There are 2609 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (32)
--------------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.493        0.000                      0                  169        0.104        0.000                      0                  169        4.500        0.000                       0                    88  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.493        0.000                      0                  169        0.104        0.000                      0                  169        4.500        0.000                       0                    88  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.493ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.493ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.922ns  (logic 2.201ns (44.721%)  route 2.721ns (55.278%))
  Logic Levels:           7  (CARRY4=5 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.565     5.086    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X30Y3          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y3          FDRE (Prop_fdre_C_Q)         0.518     5.604 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.646     6.250    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X31Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.830 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.830    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.944 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.944    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.058 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.058    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.172 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.172    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.506 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8/O[1]
                         net (fo=1, routed)           0.826     8.333    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8_n_6
    SLICE_X32Y6          LUT6 (Prop_lut6_I1_O)        0.303     8.636 r  SSG_DISP/CathMod/clk_div_counter[0]_i_3/O
                         net (fo=2, routed)           0.588     9.223    SSG_DISP/CathMod/clk_div_counter[0]_i_3_n_0
    SLICE_X32Y5          LUT5 (Prop_lut5_I0_O)        0.124     9.347 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.661    10.008    SSG_DISP/CathMod/clear
    SLICE_X30Y7          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.444    14.785    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X30Y7          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[16]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X30Y7          FDRE (Setup_fdre_C_R)       -0.524    14.501    SSG_DISP/CathMod/clk_div_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.501    
                         arrival time                         -10.008    
  -------------------------------------------------------------------
                         slack                                  4.493    

Slack (MET) :             4.493ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.922ns  (logic 2.201ns (44.721%)  route 2.721ns (55.278%))
  Logic Levels:           7  (CARRY4=5 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.565     5.086    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X30Y3          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y3          FDRE (Prop_fdre_C_Q)         0.518     5.604 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.646     6.250    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X31Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.830 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.830    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.944 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.944    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.058 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.058    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.172 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.172    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.506 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8/O[1]
                         net (fo=1, routed)           0.826     8.333    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8_n_6
    SLICE_X32Y6          LUT6 (Prop_lut6_I1_O)        0.303     8.636 r  SSG_DISP/CathMod/clk_div_counter[0]_i_3/O
                         net (fo=2, routed)           0.588     9.223    SSG_DISP/CathMod/clk_div_counter[0]_i_3_n_0
    SLICE_X32Y5          LUT5 (Prop_lut5_I0_O)        0.124     9.347 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.661    10.008    SSG_DISP/CathMod/clear
    SLICE_X30Y7          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.444    14.785    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X30Y7          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[17]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X30Y7          FDRE (Setup_fdre_C_R)       -0.524    14.501    SSG_DISP/CathMod/clk_div_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.501    
                         arrival time                         -10.008    
  -------------------------------------------------------------------
                         slack                                  4.493    

Slack (MET) :             4.493ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.922ns  (logic 2.201ns (44.721%)  route 2.721ns (55.278%))
  Logic Levels:           7  (CARRY4=5 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.565     5.086    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X30Y3          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y3          FDRE (Prop_fdre_C_Q)         0.518     5.604 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.646     6.250    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X31Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.830 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.830    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.944 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.944    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.058 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.058    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.172 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.172    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.506 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8/O[1]
                         net (fo=1, routed)           0.826     8.333    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8_n_6
    SLICE_X32Y6          LUT6 (Prop_lut6_I1_O)        0.303     8.636 r  SSG_DISP/CathMod/clk_div_counter[0]_i_3/O
                         net (fo=2, routed)           0.588     9.223    SSG_DISP/CathMod/clk_div_counter[0]_i_3_n_0
    SLICE_X32Y5          LUT5 (Prop_lut5_I0_O)        0.124     9.347 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.661    10.008    SSG_DISP/CathMod/clear
    SLICE_X30Y7          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.444    14.785    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X30Y7          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[18]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X30Y7          FDRE (Setup_fdre_C_R)       -0.524    14.501    SSG_DISP/CathMod/clk_div_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         14.501    
                         arrival time                         -10.008    
  -------------------------------------------------------------------
                         slack                                  4.493    

Slack (MET) :             4.493ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.922ns  (logic 2.201ns (44.721%)  route 2.721ns (55.278%))
  Logic Levels:           7  (CARRY4=5 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.565     5.086    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X30Y3          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y3          FDRE (Prop_fdre_C_Q)         0.518     5.604 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.646     6.250    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X31Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.830 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.830    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.944 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.944    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.058 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.058    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.172 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.172    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.506 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8/O[1]
                         net (fo=1, routed)           0.826     8.333    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8_n_6
    SLICE_X32Y6          LUT6 (Prop_lut6_I1_O)        0.303     8.636 r  SSG_DISP/CathMod/clk_div_counter[0]_i_3/O
                         net (fo=2, routed)           0.588     9.223    SSG_DISP/CathMod/clk_div_counter[0]_i_3_n_0
    SLICE_X32Y5          LUT5 (Prop_lut5_I0_O)        0.124     9.347 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.661    10.008    SSG_DISP/CathMod/clear
    SLICE_X30Y7          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.444    14.785    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X30Y7          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[19]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X30Y7          FDRE (Setup_fdre_C_R)       -0.524    14.501    SSG_DISP/CathMod/clk_div_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         14.501    
                         arrival time                         -10.008    
  -------------------------------------------------------------------
                         slack                                  4.493    

Slack (MET) :             4.520ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.921ns  (logic 2.201ns (44.729%)  route 2.720ns (55.271%))
  Logic Levels:           7  (CARRY4=5 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.565     5.086    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X30Y3          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y3          FDRE (Prop_fdre_C_Q)         0.518     5.604 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.646     6.250    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X31Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.830 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.830    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.944 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.944    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.058 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.058    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.172 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.172    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.506 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8/O[1]
                         net (fo=1, routed)           0.826     8.333    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8_n_6
    SLICE_X32Y6          LUT6 (Prop_lut6_I1_O)        0.303     8.636 r  SSG_DISP/CathMod/clk_div_counter[0]_i_3/O
                         net (fo=2, routed)           0.588     9.223    SSG_DISP/CathMod/clk_div_counter[0]_i_3_n_0
    SLICE_X32Y5          LUT5 (Prop_lut5_I0_O)        0.124     9.347 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.660    10.007    SSG_DISP/CathMod/clear
    SLICE_X30Y3          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.445    14.786    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X30Y3          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X30Y3          FDRE (Setup_fdre_C_R)       -0.524    14.527    SSG_DISP/CathMod/clk_div_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.527    
                         arrival time                         -10.007    
  -------------------------------------------------------------------
                         slack                                  4.520    

Slack (MET) :             4.520ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.921ns  (logic 2.201ns (44.729%)  route 2.720ns (55.271%))
  Logic Levels:           7  (CARRY4=5 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.565     5.086    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X30Y3          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y3          FDRE (Prop_fdre_C_Q)         0.518     5.604 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.646     6.250    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X31Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.830 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.830    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.944 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.944    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.058 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.058    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.172 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.172    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.506 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8/O[1]
                         net (fo=1, routed)           0.826     8.333    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8_n_6
    SLICE_X32Y6          LUT6 (Prop_lut6_I1_O)        0.303     8.636 r  SSG_DISP/CathMod/clk_div_counter[0]_i_3/O
                         net (fo=2, routed)           0.588     9.223    SSG_DISP/CathMod/clk_div_counter[0]_i_3_n_0
    SLICE_X32Y5          LUT5 (Prop_lut5_I0_O)        0.124     9.347 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.660    10.007    SSG_DISP/CathMod/clear
    SLICE_X30Y3          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.445    14.786    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X30Y3          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[1]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X30Y3          FDRE (Setup_fdre_C_R)       -0.524    14.527    SSG_DISP/CathMod/clk_div_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.527    
                         arrival time                         -10.007    
  -------------------------------------------------------------------
                         slack                                  4.520    

Slack (MET) :             4.520ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.921ns  (logic 2.201ns (44.729%)  route 2.720ns (55.271%))
  Logic Levels:           7  (CARRY4=5 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.565     5.086    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X30Y3          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y3          FDRE (Prop_fdre_C_Q)         0.518     5.604 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.646     6.250    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X31Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.830 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.830    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.944 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.944    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.058 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.058    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.172 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.172    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.506 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8/O[1]
                         net (fo=1, routed)           0.826     8.333    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8_n_6
    SLICE_X32Y6          LUT6 (Prop_lut6_I1_O)        0.303     8.636 r  SSG_DISP/CathMod/clk_div_counter[0]_i_3/O
                         net (fo=2, routed)           0.588     9.223    SSG_DISP/CathMod/clk_div_counter[0]_i_3_n_0
    SLICE_X32Y5          LUT5 (Prop_lut5_I0_O)        0.124     9.347 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.660    10.007    SSG_DISP/CathMod/clear
    SLICE_X30Y3          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.445    14.786    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X30Y3          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[2]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X30Y3          FDRE (Setup_fdre_C_R)       -0.524    14.527    SSG_DISP/CathMod/clk_div_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.527    
                         arrival time                         -10.007    
  -------------------------------------------------------------------
                         slack                                  4.520    

Slack (MET) :             4.520ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.921ns  (logic 2.201ns (44.729%)  route 2.720ns (55.271%))
  Logic Levels:           7  (CARRY4=5 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.565     5.086    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X30Y3          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y3          FDRE (Prop_fdre_C_Q)         0.518     5.604 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.646     6.250    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X31Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.830 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.830    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.944 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.944    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.058 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.058    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.172 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.172    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.506 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8/O[1]
                         net (fo=1, routed)           0.826     8.333    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8_n_6
    SLICE_X32Y6          LUT6 (Prop_lut6_I1_O)        0.303     8.636 r  SSG_DISP/CathMod/clk_div_counter[0]_i_3/O
                         net (fo=2, routed)           0.588     9.223    SSG_DISP/CathMod/clk_div_counter[0]_i_3_n_0
    SLICE_X32Y5          LUT5 (Prop_lut5_I0_O)        0.124     9.347 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.660    10.007    SSG_DISP/CathMod/clear
    SLICE_X30Y3          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.445    14.786    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X30Y3          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[3]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X30Y3          FDRE (Setup_fdre_C_R)       -0.524    14.527    SSG_DISP/CathMod/clk_div_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.527    
                         arrival time                         -10.007    
  -------------------------------------------------------------------
                         slack                                  4.520    

Slack (MET) :             4.619ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.797ns  (logic 2.201ns (45.883%)  route 2.596ns (54.117%))
  Logic Levels:           7  (CARRY4=5 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.565     5.086    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X30Y3          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y3          FDRE (Prop_fdre_C_Q)         0.518     5.604 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.646     6.250    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X31Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.830 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.830    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.944 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.944    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.058 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.058    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.172 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.172    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.506 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8/O[1]
                         net (fo=1, routed)           0.826     8.333    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8_n_6
    SLICE_X32Y6          LUT6 (Prop_lut6_I1_O)        0.303     8.636 r  SSG_DISP/CathMod/clk_div_counter[0]_i_3/O
                         net (fo=2, routed)           0.588     9.223    SSG_DISP/CathMod/clk_div_counter[0]_i_3_n_0
    SLICE_X32Y5          LUT5 (Prop_lut5_I0_O)        0.124     9.347 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.536     9.883    SSG_DISP/CathMod/clear
    SLICE_X30Y5          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.445    14.786    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X30Y5          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[10]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X30Y5          FDRE (Setup_fdre_C_R)       -0.524    14.502    SSG_DISP/CathMod/clk_div_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                          -9.883    
  -------------------------------------------------------------------
                         slack                                  4.619    

Slack (MET) :             4.619ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.797ns  (logic 2.201ns (45.883%)  route 2.596ns (54.117%))
  Logic Levels:           7  (CARRY4=5 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.565     5.086    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X30Y3          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y3          FDRE (Prop_fdre_C_Q)         0.518     5.604 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.646     6.250    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X31Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.830 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.830    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.944 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.944    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.058 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.058    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.172 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.172    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.506 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8/O[1]
                         net (fo=1, routed)           0.826     8.333    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8_n_6
    SLICE_X32Y6          LUT6 (Prop_lut6_I1_O)        0.303     8.636 r  SSG_DISP/CathMod/clk_div_counter[0]_i_3/O
                         net (fo=2, routed)           0.588     9.223    SSG_DISP/CathMod/clk_div_counter[0]_i_3_n_0
    SLICE_X32Y5          LUT5 (Prop_lut5_I0_O)        0.124     9.347 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.536     9.883    SSG_DISP/CathMod/clear
    SLICE_X30Y5          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.445    14.786    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X30Y5          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[11]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X30Y5          FDRE (Setup_fdre_C_R)       -0.524    14.502    SSG_DISP/CathMod/clk_div_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                          -9.883    
  -------------------------------------------------------------------
                         slack                                  4.619    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 clkDIv/div_cnt_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDIv/div_cnt_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.563     1.446    clkDIv/CLK_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  clkDIv/div_cnt_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clkDIv/div_cnt_reg[28]/Q
                         net (fo=2, routed)           0.120     1.707    clkDIv/div_cnt[28]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  clkDIv/div_cnt_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.868    clkDIv/div_cnt_reg[28]_i_1_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.922 r  clkDIv/div_cnt_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.922    clkDIv/data0[29]
    SLICE_X35Y50         FDRE                                         r  clkDIv/div_cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.829     1.957    clkDIv/CLK_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  clkDIv/div_cnt_reg[29]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.105     1.818    clkDIv/div_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 clkDIv/div_cnt_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDIv/div_cnt_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.563     1.446    clkDIv/CLK_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  clkDIv/div_cnt_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clkDIv/div_cnt_reg[28]/Q
                         net (fo=2, routed)           0.120     1.707    clkDIv/div_cnt[28]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  clkDIv/div_cnt_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.868    clkDIv/div_cnt_reg[28]_i_1_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.933 r  clkDIv/div_cnt_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.933    clkDIv/data0[31]
    SLICE_X35Y50         FDRE                                         r  clkDIv/div_cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.829     1.957    clkDIv/CLK_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  clkDIv/div_cnt_reg[31]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.105     1.818    clkDIv/div_cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 clkDIv/div_cnt_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDIv/div_cnt_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.563     1.446    clkDIv/CLK_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  clkDIv/div_cnt_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clkDIv/div_cnt_reg[28]/Q
                         net (fo=2, routed)           0.120     1.707    clkDIv/div_cnt[28]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  clkDIv/div_cnt_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.868    clkDIv/div_cnt_reg[28]_i_1_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.958 r  clkDIv/div_cnt_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000     1.958    clkDIv/data0[30]
    SLICE_X35Y50         FDRE                                         r  clkDIv/div_cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.829     1.957    clkDIv/CLK_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  clkDIv/div_cnt_reg[30]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.105     1.818    clkDIv/div_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 SPIClockGen/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPIClockGen/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.251ns (68.758%)  route 0.114ns (31.242%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.564     1.447    SPIClockGen/CLK_IBUF_BUFG
    SLICE_X29Y0          FDRE                                         r  SPIClockGen/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y0          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  SPIClockGen/count_reg[2]/Q
                         net (fo=2, routed)           0.114     1.702    SPIClockGen/count[2]
    SLICE_X29Y0          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.812 r  SPIClockGen/count_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.812    SPIClockGen/count_reg[4]_i_1_n_6
    SLICE_X29Y0          FDRE                                         r  SPIClockGen/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.834     1.961    SPIClockGen/CLK_IBUF_BUFG
    SLICE_X29Y0          FDRE                                         r  SPIClockGen/count_reg[2]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X29Y0          FDRE (Hold_fdre_C_D)         0.105     1.552    SPIClockGen/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 SPIClockGen/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPIClockGen/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.252ns (68.596%)  route 0.115ns (31.404%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.564     1.447    SPIClockGen/CLK_IBUF_BUFG
    SLICE_X29Y0          FDRE                                         r  SPIClockGen/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y0          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  SPIClockGen/count_reg[3]/Q
                         net (fo=2, routed)           0.115     1.703    SPIClockGen/count[3]
    SLICE_X29Y0          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.814 r  SPIClockGen/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.814    SPIClockGen/count_reg[4]_i_1_n_5
    SLICE_X29Y0          FDRE                                         r  SPIClockGen/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.834     1.961    SPIClockGen/CLK_IBUF_BUFG
    SLICE_X29Y0          FDRE                                         r  SPIClockGen/count_reg[3]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X29Y0          FDRE (Hold_fdre_C_D)         0.105     1.552    SPIClockGen/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clkDIv/sclk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDIv/sclk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.562     1.445    clkDIv/CLK_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  clkDIv/sclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  clkDIv/sclk_reg/Q
                         net (fo=2, routed)           0.175     1.784    clkDIv/sclk
    SLICE_X34Y46         LUT5 (Prop_lut5_I4_O)        0.045     1.829 r  clkDIv/sclk_i_1/O
                         net (fo=1, routed)           0.000     1.829    clkDIv/sclk_i_1_n_0
    SLICE_X34Y46         FDRE                                         r  clkDIv/sclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.831     1.958    clkDIv/CLK_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  clkDIv/sclk_reg/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.120     1.565    clkDIv/sclk_reg
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 SPIClockGen/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPIClockGen/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.564     1.447    SPIClockGen/CLK_IBUF_BUFG
    SLICE_X29Y2          FDRE                                         r  SPIClockGen/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y2          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  SPIClockGen/count_reg[12]/Q
                         net (fo=2, routed)           0.120     1.708    SPIClockGen/count[12]
    SLICE_X29Y2          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.816 r  SPIClockGen/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.816    SPIClockGen/count_reg[12]_i_1_n_4
    SLICE_X29Y2          FDRE                                         r  SPIClockGen/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.834     1.961    SPIClockGen/CLK_IBUF_BUFG
    SLICE_X29Y2          FDRE                                         r  SPIClockGen/count_reg[12]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X29Y2          FDRE (Hold_fdre_C_D)         0.105     1.552    SPIClockGen/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 SPIClockGen/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPIClockGen/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.564     1.447    SPIClockGen/CLK_IBUF_BUFG
    SLICE_X29Y0          FDRE                                         r  SPIClockGen/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y0          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  SPIClockGen/count_reg[4]/Q
                         net (fo=2, routed)           0.120     1.708    SPIClockGen/count[4]
    SLICE_X29Y0          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.816 r  SPIClockGen/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.816    SPIClockGen/count_reg[4]_i_1_n_4
    SLICE_X29Y0          FDRE                                         r  SPIClockGen/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.834     1.961    SPIClockGen/CLK_IBUF_BUFG
    SLICE_X29Y0          FDRE                                         r  SPIClockGen/count_reg[4]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X29Y0          FDRE (Hold_fdre_C_D)         0.105     1.552    SPIClockGen/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 SPIClockGen/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPIClockGen/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.564     1.447    SPIClockGen/CLK_IBUF_BUFG
    SLICE_X29Y1          FDRE                                         r  SPIClockGen/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y1          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  SPIClockGen/count_reg[8]/Q
                         net (fo=2, routed)           0.120     1.708    SPIClockGen/count[8]
    SLICE_X29Y1          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.816 r  SPIClockGen/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.816    SPIClockGen/count_reg[8]_i_1_n_4
    SLICE_X29Y1          FDRE                                         r  SPIClockGen/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.834     1.961    SPIClockGen/CLK_IBUF_BUFG
    SLICE_X29Y1          FDRE                                         r  SPIClockGen/count_reg[8]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X29Y1          FDRE (Hold_fdre_C_D)         0.105     1.552    SPIClockGen/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 SPIClockGen/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPIClockGen/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.563     1.446    SPIClockGen/CLK_IBUF_BUFG
    SLICE_X29Y3          FDRE                                         r  SPIClockGen/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y3          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  SPIClockGen/count_reg[16]/Q
                         net (fo=2, routed)           0.120     1.707    SPIClockGen/count[16]
    SLICE_X29Y3          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.815 r  SPIClockGen/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.815    SPIClockGen/count_reg[16]_i_1_n_4
    SLICE_X29Y3          FDRE                                         r  SPIClockGen/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.833     1.960    SPIClockGen/CLK_IBUF_BUFG
    SLICE_X29Y3          FDRE                                         r  SPIClockGen/count_reg[16]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X29Y3          FDRE (Hold_fdre_C_D)         0.105     1.551    SPIClockGen/count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y2    SPIClockGen/SCLK_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y1    SPIClockGen/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y2    SPIClockGen/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y2    SPIClockGen/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y2    SPIClockGen/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y3    SPIClockGen/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y3    SPIClockGen/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y3    SPIClockGen/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y3    SPIClockGen/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y2    SPIClockGen/SCLK_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y2    SPIClockGen/SCLK_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y1    SPIClockGen/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y1    SPIClockGen/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y2    SPIClockGen/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y2    SPIClockGen/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y2    SPIClockGen/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y2    SPIClockGen/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y2    SPIClockGen/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y2    SPIClockGen/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y2    SPIClockGen/SCLK_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y2    SPIClockGen/SCLK_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y1    SPIClockGen/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y1    SPIClockGen/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y2    SPIClockGen/count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y2    SPIClockGen/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y2    SPIClockGen/count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y2    SPIClockGen/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y2    SPIClockGen/count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y2    SPIClockGen/count_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          2641 Endpoints
Min Delay          2641 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MCU/Mem/memory_reg_bram_17/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            MCU/PR_alu_out_MEM/register_reg[0][20]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.483ns  (logic 4.306ns (20.044%)  route 17.177ns (79.956%))
  Logic Levels:           12  (LUT3=1 LUT4=1 LUT5=1 LUT6=7 MUXF7=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1                     0.000     0.000 r  MCU/Mem/memory_reg_bram_17/CLKARDCLK
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[18])
                                                      2.454     2.454 r  MCU/Mem/memory_reg_bram_17/DOADO[18]
                         net (fo=1, routed)           2.383     4.837    MCU/Mem/memory_reg_bram_17_n_17
    SLICE_X50Y17         LUT6 (Prop_lut6_I3_O)        0.124     4.961 r  MCU/Mem/ram_reg_r1_0_31_0_5_i_241/O
                         net (fo=1, routed)           0.000     4.961    MCU/Mem/ram_reg_r1_0_31_0_5_i_241_n_0
    SLICE_X50Y17         MUXF7 (Prop_muxf7_I0_O)      0.209     5.170 r  MCU/Mem/ram_reg_r1_0_31_0_5_i_147/O
                         net (fo=2, routed)           0.821     5.991    MCU/Mem/ram_reg_r1_0_31_0_5_i_147_n_0
    SLICE_X49Y17         LUT5 (Prop_lut5_I0_O)        0.297     6.288 r  MCU/Mem/ram_reg_r1_0_31_0_5_i_95/O
                         net (fo=5, routed)           1.451     7.739    MCU/Mem/p_11_in[2]
    SLICE_X33Y16         LUT6 (Prop_lut6_I4_O)        0.124     7.863 f  MCU/Mem/register[0][2]_i_3/O
                         net (fo=1, routed)           1.157     9.020    MCU/Mem/register[0][2]_i_3_n_0
    SLICE_X33Y12         LUT6 (Prop_lut6_I3_O)        0.124     9.144 r  MCU/Mem/register[0][2]_i_2__0/O
                         net (fo=1, routed)           0.912    10.056    MCU/HzHr/register_reg[0][2]_0
    SLICE_X40Y9          LUT6 (Prop_lut6_I5_O)        0.124    10.180 r  MCU/HzHr/register[0][2]_i_1__0/O
                         net (fo=2, routed)           1.041    11.221    MCU/PR_alu_srcB_EX/D[2]
    SLICE_X43Y11         LUT4 (Prop_lut4_I3_O)        0.124    11.345 r  MCU/PR_alu_srcB_EX/fw_1[data][2]_i_7/O
                         net (fo=110, routed)         5.727    17.072    MCU/HzHr/B_EX_fw[2]
    SLICE_X55Y18         LUT6 (Prop_lut6_I1_O)        0.124    17.196 r  MCU/HzHr/register[0][23]_i_19/O
                         net (fo=2, routed)           1.007    18.203    MCU/HzHr/register[0][23]_i_19_n_0
    SLICE_X55Y17         LUT3 (Prop_lut3_I0_O)        0.152    18.355 r  MCU/HzHr/register[0][21]_i_9/O
                         net (fo=2, routed)           0.170    18.526    MCU/HzHr/register[0][21]_i_9_n_0
    SLICE_X55Y17         LUT6 (Prop_lut6_I2_O)        0.326    18.852 r  MCU/HzHr/register[0][20]_i_4/O
                         net (fo=1, routed)           0.965    19.816    MCU/PR_alu_fun_EX/register_reg[0][20]_0
    SLICE_X56Y17         LUT6 (Prop_lut6_I4_O)        0.124    19.940 r  MCU/PR_alu_fun_EX/register[0][20]_i_1__0/O
                         net (fo=2, routed)           1.543    21.483    MCU/PR_alu_out_MEM/D[20]
    SLICE_X35Y17         FDRE                                         r  MCU/PR_alu_out_MEM/register_reg[0][20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/Mem/memory_reg_bram_17/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            MCU/PR_alu_out_MEM/register_reg[0][21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.278ns  (logic 4.306ns (20.237%)  route 16.972ns (79.763%))
  Logic Levels:           12  (LUT3=1 LUT4=1 LUT5=1 LUT6=7 MUXF7=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1                     0.000     0.000 r  MCU/Mem/memory_reg_bram_17/CLKARDCLK
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[18])
                                                      2.454     2.454 r  MCU/Mem/memory_reg_bram_17/DOADO[18]
                         net (fo=1, routed)           2.383     4.837    MCU/Mem/memory_reg_bram_17_n_17
    SLICE_X50Y17         LUT6 (Prop_lut6_I3_O)        0.124     4.961 r  MCU/Mem/ram_reg_r1_0_31_0_5_i_241/O
                         net (fo=1, routed)           0.000     4.961    MCU/Mem/ram_reg_r1_0_31_0_5_i_241_n_0
    SLICE_X50Y17         MUXF7 (Prop_muxf7_I0_O)      0.209     5.170 r  MCU/Mem/ram_reg_r1_0_31_0_5_i_147/O
                         net (fo=2, routed)           0.821     5.991    MCU/Mem/ram_reg_r1_0_31_0_5_i_147_n_0
    SLICE_X49Y17         LUT5 (Prop_lut5_I0_O)        0.297     6.288 r  MCU/Mem/ram_reg_r1_0_31_0_5_i_95/O
                         net (fo=5, routed)           1.451     7.739    MCU/Mem/p_11_in[2]
    SLICE_X33Y16         LUT6 (Prop_lut6_I4_O)        0.124     7.863 f  MCU/Mem/register[0][2]_i_3/O
                         net (fo=1, routed)           1.157     9.020    MCU/Mem/register[0][2]_i_3_n_0
    SLICE_X33Y12         LUT6 (Prop_lut6_I3_O)        0.124     9.144 r  MCU/Mem/register[0][2]_i_2__0/O
                         net (fo=1, routed)           0.912    10.056    MCU/HzHr/register_reg[0][2]_0
    SLICE_X40Y9          LUT6 (Prop_lut6_I5_O)        0.124    10.180 r  MCU/HzHr/register[0][2]_i_1__0/O
                         net (fo=2, routed)           1.041    11.221    MCU/PR_alu_srcB_EX/D[2]
    SLICE_X43Y11         LUT4 (Prop_lut4_I3_O)        0.124    11.345 r  MCU/PR_alu_srcB_EX/fw_1[data][2]_i_7/O
                         net (fo=110, routed)         5.727    17.072    MCU/HzHr/B_EX_fw[2]
    SLICE_X55Y18         LUT6 (Prop_lut6_I1_O)        0.124    17.196 r  MCU/HzHr/register[0][23]_i_19/O
                         net (fo=2, routed)           1.007    18.203    MCU/HzHr/register[0][23]_i_19_n_0
    SLICE_X55Y17         LUT3 (Prop_lut3_I0_O)        0.152    18.355 r  MCU/HzHr/register[0][21]_i_9/O
                         net (fo=2, routed)           0.348    18.703    MCU/HzHr/register[0][21]_i_9_n_0
    SLICE_X56Y18         LUT6 (Prop_lut6_I0_O)        0.326    19.029 r  MCU/HzHr/register[0][21]_i_4/O
                         net (fo=1, routed)           0.670    19.699    MCU/PR_alu_fun_EX/register_reg[0][21]_0
    SLICE_X56Y18         LUT6 (Prop_lut6_I4_O)        0.124    19.823 r  MCU/PR_alu_fun_EX/register[0][21]_i_1__0/O
                         net (fo=2, routed)           1.455    21.278    MCU/PR_alu_out_MEM/D[21]
    SLICE_X43Y25         FDRE                                         r  MCU/PR_alu_out_MEM/register_reg[0][21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/Mem/memory_reg_bram_17/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            MCU/HzHr/fw_1_reg[data][21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.220ns  (logic 4.430ns (20.877%)  route 16.790ns (79.123%))
  Logic Levels:           13  (LUT3=2 LUT4=1 LUT5=1 LUT6=7 MUXF7=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1                     0.000     0.000 r  MCU/Mem/memory_reg_bram_17/CLKARDCLK
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[18])
                                                      2.454     2.454 r  MCU/Mem/memory_reg_bram_17/DOADO[18]
                         net (fo=1, routed)           2.383     4.837    MCU/Mem/memory_reg_bram_17_n_17
    SLICE_X50Y17         LUT6 (Prop_lut6_I3_O)        0.124     4.961 r  MCU/Mem/ram_reg_r1_0_31_0_5_i_241/O
                         net (fo=1, routed)           0.000     4.961    MCU/Mem/ram_reg_r1_0_31_0_5_i_241_n_0
    SLICE_X50Y17         MUXF7 (Prop_muxf7_I0_O)      0.209     5.170 r  MCU/Mem/ram_reg_r1_0_31_0_5_i_147/O
                         net (fo=2, routed)           0.821     5.991    MCU/Mem/ram_reg_r1_0_31_0_5_i_147_n_0
    SLICE_X49Y17         LUT5 (Prop_lut5_I0_O)        0.297     6.288 r  MCU/Mem/ram_reg_r1_0_31_0_5_i_95/O
                         net (fo=5, routed)           1.451     7.739    MCU/Mem/p_11_in[2]
    SLICE_X33Y16         LUT6 (Prop_lut6_I4_O)        0.124     7.863 f  MCU/Mem/register[0][2]_i_3/O
                         net (fo=1, routed)           1.157     9.020    MCU/Mem/register[0][2]_i_3_n_0
    SLICE_X33Y12         LUT6 (Prop_lut6_I3_O)        0.124     9.144 r  MCU/Mem/register[0][2]_i_2__0/O
                         net (fo=1, routed)           0.912    10.056    MCU/HzHr/register_reg[0][2]_0
    SLICE_X40Y9          LUT6 (Prop_lut6_I5_O)        0.124    10.180 r  MCU/HzHr/register[0][2]_i_1__0/O
                         net (fo=2, routed)           1.041    11.221    MCU/PR_alu_srcB_EX/D[2]
    SLICE_X43Y11         LUT4 (Prop_lut4_I3_O)        0.124    11.345 r  MCU/PR_alu_srcB_EX/fw_1[data][2]_i_7/O
                         net (fo=110, routed)         5.727    17.072    MCU/HzHr/B_EX_fw[2]
    SLICE_X55Y18         LUT6 (Prop_lut6_I1_O)        0.124    17.196 r  MCU/HzHr/register[0][23]_i_19/O
                         net (fo=2, routed)           1.007    18.203    MCU/HzHr/register[0][23]_i_19_n_0
    SLICE_X55Y17         LUT3 (Prop_lut3_I0_O)        0.152    18.355 r  MCU/HzHr/register[0][21]_i_9/O
                         net (fo=2, routed)           0.348    18.703    MCU/HzHr/register[0][21]_i_9_n_0
    SLICE_X56Y18         LUT6 (Prop_lut6_I0_O)        0.326    19.029 r  MCU/HzHr/register[0][21]_i_4/O
                         net (fo=1, routed)           0.670    19.699    MCU/PR_alu_fun_EX/register_reg[0][21]_0
    SLICE_X56Y18         LUT6 (Prop_lut6_I4_O)        0.124    19.823 r  MCU/PR_alu_fun_EX/register[0][21]_i_1__0/O
                         net (fo=2, routed)           1.272    21.096    MCU/HzHr/D[13]
    SLICE_X44Y21         LUT3 (Prop_lut3_I1_O)        0.124    21.220 r  MCU/HzHr/fw_1[data][21]_i_1/O
                         net (fo=1, routed)           0.000    21.220    MCU/HzHr/fw_1[data][21]_i_1_n_0
    SLICE_X44Y21         FDRE                                         r  MCU/HzHr/fw_1_reg[data][21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/Mem/memory_reg_bram_17/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            MCU/HzHr/fw_1_reg[data][20]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.107ns  (logic 4.424ns (20.960%)  route 16.683ns (79.040%))
  Logic Levels:           13  (LUT3=2 LUT4=1 LUT5=1 LUT6=7 MUXF7=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1                     0.000     0.000 r  MCU/Mem/memory_reg_bram_17/CLKARDCLK
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[18])
                                                      2.454     2.454 r  MCU/Mem/memory_reg_bram_17/DOADO[18]
                         net (fo=1, routed)           2.383     4.837    MCU/Mem/memory_reg_bram_17_n_17
    SLICE_X50Y17         LUT6 (Prop_lut6_I3_O)        0.124     4.961 r  MCU/Mem/ram_reg_r1_0_31_0_5_i_241/O
                         net (fo=1, routed)           0.000     4.961    MCU/Mem/ram_reg_r1_0_31_0_5_i_241_n_0
    SLICE_X50Y17         MUXF7 (Prop_muxf7_I0_O)      0.209     5.170 r  MCU/Mem/ram_reg_r1_0_31_0_5_i_147/O
                         net (fo=2, routed)           0.821     5.991    MCU/Mem/ram_reg_r1_0_31_0_5_i_147_n_0
    SLICE_X49Y17         LUT5 (Prop_lut5_I0_O)        0.297     6.288 r  MCU/Mem/ram_reg_r1_0_31_0_5_i_95/O
                         net (fo=5, routed)           1.451     7.739    MCU/Mem/p_11_in[2]
    SLICE_X33Y16         LUT6 (Prop_lut6_I4_O)        0.124     7.863 f  MCU/Mem/register[0][2]_i_3/O
                         net (fo=1, routed)           1.157     9.020    MCU/Mem/register[0][2]_i_3_n_0
    SLICE_X33Y12         LUT6 (Prop_lut6_I3_O)        0.124     9.144 r  MCU/Mem/register[0][2]_i_2__0/O
                         net (fo=1, routed)           0.912    10.056    MCU/HzHr/register_reg[0][2]_0
    SLICE_X40Y9          LUT6 (Prop_lut6_I5_O)        0.124    10.180 r  MCU/HzHr/register[0][2]_i_1__0/O
                         net (fo=2, routed)           1.041    11.221    MCU/PR_alu_srcB_EX/D[2]
    SLICE_X43Y11         LUT4 (Prop_lut4_I3_O)        0.124    11.345 r  MCU/PR_alu_srcB_EX/fw_1[data][2]_i_7/O
                         net (fo=110, routed)         5.727    17.072    MCU/HzHr/B_EX_fw[2]
    SLICE_X55Y18         LUT6 (Prop_lut6_I1_O)        0.124    17.196 r  MCU/HzHr/register[0][23]_i_19/O
                         net (fo=2, routed)           1.007    18.203    MCU/HzHr/register[0][23]_i_19_n_0
    SLICE_X55Y17         LUT3 (Prop_lut3_I0_O)        0.152    18.355 r  MCU/HzHr/register[0][21]_i_9/O
                         net (fo=2, routed)           0.170    18.526    MCU/HzHr/register[0][21]_i_9_n_0
    SLICE_X55Y17         LUT6 (Prop_lut6_I2_O)        0.326    18.852 r  MCU/HzHr/register[0][20]_i_4/O
                         net (fo=1, routed)           0.965    19.816    MCU/PR_alu_fun_EX/register_reg[0][20]_0
    SLICE_X56Y17         LUT6 (Prop_lut6_I4_O)        0.124    19.940 r  MCU/PR_alu_fun_EX/register[0][20]_i_1__0/O
                         net (fo=2, routed)           1.049    20.989    MCU/HzHr/D[12]
    SLICE_X36Y17         LUT3 (Prop_lut3_I1_O)        0.118    21.107 r  MCU/HzHr/fw_1[data][20]_i_1/O
                         net (fo=1, routed)           0.000    21.107    MCU/HzHr/fw_1[data][20]_i_1_n_0
    SLICE_X36Y17         FDRE                                         r  MCU/HzHr/fw_1_reg[data][20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/Mem/memory_reg_bram_17/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            MCU/HzHr/fw_1_reg[data][29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.884ns  (logic 5.240ns (25.091%)  route 15.644ns (74.909%))
  Logic Levels:           16  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=5 MUXF7=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1                     0.000     0.000 r  MCU/Mem/memory_reg_bram_17/CLKARDCLK
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[15])
                                                      2.454     2.454 r  MCU/Mem/memory_reg_bram_17/DOADO[15]
                         net (fo=1, routed)           2.216     4.670    MCU/Mem/memory_reg_bram_17_n_20
    SLICE_X49Y22         LUT6 (Prop_lut6_I3_O)        0.124     4.794 r  MCU/Mem/ram_reg_r1_0_31_6_11_i_72/O
                         net (fo=1, routed)           0.000     4.794    MCU/Mem/ram_reg_r1_0_31_6_11_i_72_n_0
    SLICE_X49Y22         MUXF7 (Prop_muxf7_I0_O)      0.212     5.006 r  MCU/Mem/ram_reg_r1_0_31_6_11_i_47/O
                         net (fo=2, routed)           1.335     6.341    MCU/Mem/ram_reg_r1_0_31_6_11_i_47_n_0
    SLICE_X37Y22         LUT5 (Prop_lut5_I0_O)        0.299     6.640 r  MCU/Mem/ram_reg_r1_0_31_12_17_i_35/O
                         net (fo=5, routed)           1.297     7.937    MCU/Mem/p_10_in[7]
    SLICE_X32Y20         LUT6 (Prop_lut6_I3_O)        0.124     8.061 r  MCU/Mem/ram_reg_r1_0_31_12_17_i_32/O
                         net (fo=9, routed)           0.731     8.791    MCU/Mem/ram_reg_r1_0_31_12_17_i_32_n_0
    SLICE_X33Y20         LUT5 (Prop_lut5_I4_O)        0.124     8.915 f  MCU/Mem/register[0][31]_i_5__0/O
                         net (fo=8, routed)           1.465    10.380    MCU/Mem/register[0][31]_i_5__0_n_0
    SLICE_X39Y23         LUT5 (Prop_lut5_I2_O)        0.124    10.504 r  MCU/Mem/register[0][26]_i_2/O
                         net (fo=2, routed)           1.251    11.755    MCU/HzHr/register_reg[0][26]
    SLICE_X41Y21         LUT6 (Prop_lut6_I5_O)        0.124    11.879 r  MCU/HzHr/register[0][26]_i_1/O
                         net (fo=2, routed)           1.001    12.881    MCU/PR_alu_srcB_EX/D[26]
    SLICE_X45Y21         LUT4 (Prop_lut4_I3_O)        0.124    13.005 r  MCU/PR_alu_srcB_EX/register[0][26]_i_9/O
                         net (fo=13, routed)          2.427    15.432    MCU/HzHr/B_EX_fw[26]
    SLICE_X53Y13         LUT2 (Prop_lut2_I1_O)        0.124    15.556 r  MCU/HzHr/register[0][31]_i_35/O
                         net (fo=1, routed)           0.000    15.556    MCU/HzHr/register[0][31]_i_35_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.954 r  MCU/HzHr/register_reg[0][31]_i_16/CO[3]
                         net (fo=1, routed)           0.000    15.954    MCU/HzHr/register_reg[0][31]_i_16_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.288 r  MCU/HzHr/register_reg[0][31]_i_7/O[1]
                         net (fo=1, routed)           1.124    17.412    MCU/PR_alu_fun_EX/data1[29]
    SLICE_X54Y18         LUT5 (Prop_lut5_I1_O)        0.303    17.715 r  MCU/PR_alu_fun_EX/register[0][29]_i_6/O
                         net (fo=1, routed)           0.937    18.652    MCU/PR_alu_fun_EX/register[0][29]_i_6_n_0
    SLICE_X54Y19         LUT6 (Prop_lut6_I0_O)        0.124    18.776 r  MCU/PR_alu_fun_EX/register[0][29]_i_2__0/O
                         net (fo=1, routed)           0.452    19.228    MCU/PR_alu_fun_EX/register[0][29]_i_2__0_n_0
    SLICE_X54Y19         LUT6 (Prop_lut6_I0_O)        0.124    19.352 r  MCU/PR_alu_fun_EX/register[0][29]_i_1__0/O
                         net (fo=2, routed)           1.408    20.760    MCU/HzHr/D[21]
    SLICE_X44Y21         LUT3 (Prop_lut3_I1_O)        0.124    20.884 r  MCU/HzHr/fw_1[data][29]_i_1/O
                         net (fo=1, routed)           0.000    20.884    MCU/HzHr/fw_1[data][29]_i_1_n_0
    SLICE_X44Y21         FDRE                                         r  MCU/HzHr/fw_1_reg[data][29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/Mem/memory_reg_bram_17/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            MCU/PR_alu_out_MEM/register_reg[0][28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.610ns  (logic 5.000ns (24.260%)  route 15.610ns (75.740%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT4=1 LUT5=4 LUT6=5 MUXF7=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1                     0.000     0.000 r  MCU/Mem/memory_reg_bram_17/CLKARDCLK
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[15])
                                                      2.454     2.454 r  MCU/Mem/memory_reg_bram_17/DOADO[15]
                         net (fo=1, routed)           2.216     4.670    MCU/Mem/memory_reg_bram_17_n_20
    SLICE_X49Y22         LUT6 (Prop_lut6_I3_O)        0.124     4.794 r  MCU/Mem/ram_reg_r1_0_31_6_11_i_72/O
                         net (fo=1, routed)           0.000     4.794    MCU/Mem/ram_reg_r1_0_31_6_11_i_72_n_0
    SLICE_X49Y22         MUXF7 (Prop_muxf7_I0_O)      0.212     5.006 r  MCU/Mem/ram_reg_r1_0_31_6_11_i_47/O
                         net (fo=2, routed)           1.335     6.341    MCU/Mem/ram_reg_r1_0_31_6_11_i_47_n_0
    SLICE_X37Y22         LUT5 (Prop_lut5_I0_O)        0.299     6.640 r  MCU/Mem/ram_reg_r1_0_31_12_17_i_35/O
                         net (fo=5, routed)           1.297     7.937    MCU/Mem/p_10_in[7]
    SLICE_X32Y20         LUT6 (Prop_lut6_I3_O)        0.124     8.061 r  MCU/Mem/ram_reg_r1_0_31_12_17_i_32/O
                         net (fo=9, routed)           0.731     8.791    MCU/Mem/ram_reg_r1_0_31_12_17_i_32_n_0
    SLICE_X33Y20         LUT5 (Prop_lut5_I4_O)        0.124     8.915 f  MCU/Mem/register[0][31]_i_5__0/O
                         net (fo=8, routed)           1.465    10.380    MCU/Mem/register[0][31]_i_5__0_n_0
    SLICE_X39Y23         LUT5 (Prop_lut5_I2_O)        0.124    10.504 r  MCU/Mem/register[0][26]_i_2/O
                         net (fo=2, routed)           1.251    11.755    MCU/HzHr/register_reg[0][26]
    SLICE_X41Y21         LUT6 (Prop_lut6_I5_O)        0.124    11.879 r  MCU/HzHr/register[0][26]_i_1/O
                         net (fo=2, routed)           1.001    12.881    MCU/PR_alu_srcB_EX/D[26]
    SLICE_X45Y21         LUT4 (Prop_lut4_I3_O)        0.124    13.005 r  MCU/PR_alu_srcB_EX/register[0][26]_i_9/O
                         net (fo=13, routed)          2.427    15.432    MCU/HzHr/B_EX_fw[26]
    SLICE_X53Y13         LUT2 (Prop_lut2_I1_O)        0.124    15.556 r  MCU/HzHr/register[0][31]_i_35/O
                         net (fo=1, routed)           0.000    15.556    MCU/HzHr/register[0][31]_i_35_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.954 r  MCU/HzHr/register_reg[0][31]_i_16/CO[3]
                         net (fo=1, routed)           0.000    15.954    MCU/HzHr/register_reg[0][31]_i_16_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.176 r  MCU/HzHr/register_reg[0][31]_i_7/O[0]
                         net (fo=1, routed)           1.306    17.481    MCU/PR_alu_fun_EX/data1[28]
    SLICE_X55Y18         LUT5 (Prop_lut5_I1_O)        0.299    17.780 r  MCU/PR_alu_fun_EX/register[0][28]_i_6/O
                         net (fo=1, routed)           0.682    18.463    MCU/PR_alu_fun_EX/register[0][28]_i_6_n_0
    SLICE_X55Y19         LUT6 (Prop_lut6_I0_O)        0.124    18.587 r  MCU/PR_alu_fun_EX/register[0][28]_i_2__0/O
                         net (fo=1, routed)           0.652    19.238    MCU/PR_alu_fun_EX/register[0][28]_i_2__0_n_0
    SLICE_X57Y20         LUT6 (Prop_lut6_I0_O)        0.124    19.362 r  MCU/PR_alu_fun_EX/register[0][28]_i_1__0/O
                         net (fo=2, routed)           1.248    20.610    MCU/PR_alu_out_MEM/D[28]
    SLICE_X42Y27         FDRE                                         r  MCU/PR_alu_out_MEM/register_reg[0][28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/Mem/memory_reg_bram_17/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            MCU/PR_alu_out_MEM/register_reg[0][29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.581ns  (logic 5.116ns (24.857%)  route 15.465ns (75.143%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT4=1 LUT5=4 LUT6=5 MUXF7=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1                     0.000     0.000 r  MCU/Mem/memory_reg_bram_17/CLKARDCLK
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[15])
                                                      2.454     2.454 r  MCU/Mem/memory_reg_bram_17/DOADO[15]
                         net (fo=1, routed)           2.216     4.670    MCU/Mem/memory_reg_bram_17_n_20
    SLICE_X49Y22         LUT6 (Prop_lut6_I3_O)        0.124     4.794 r  MCU/Mem/ram_reg_r1_0_31_6_11_i_72/O
                         net (fo=1, routed)           0.000     4.794    MCU/Mem/ram_reg_r1_0_31_6_11_i_72_n_0
    SLICE_X49Y22         MUXF7 (Prop_muxf7_I0_O)      0.212     5.006 r  MCU/Mem/ram_reg_r1_0_31_6_11_i_47/O
                         net (fo=2, routed)           1.335     6.341    MCU/Mem/ram_reg_r1_0_31_6_11_i_47_n_0
    SLICE_X37Y22         LUT5 (Prop_lut5_I0_O)        0.299     6.640 r  MCU/Mem/ram_reg_r1_0_31_12_17_i_35/O
                         net (fo=5, routed)           1.297     7.937    MCU/Mem/p_10_in[7]
    SLICE_X32Y20         LUT6 (Prop_lut6_I3_O)        0.124     8.061 r  MCU/Mem/ram_reg_r1_0_31_12_17_i_32/O
                         net (fo=9, routed)           0.731     8.791    MCU/Mem/ram_reg_r1_0_31_12_17_i_32_n_0
    SLICE_X33Y20         LUT5 (Prop_lut5_I4_O)        0.124     8.915 f  MCU/Mem/register[0][31]_i_5__0/O
                         net (fo=8, routed)           1.465    10.380    MCU/Mem/register[0][31]_i_5__0_n_0
    SLICE_X39Y23         LUT5 (Prop_lut5_I2_O)        0.124    10.504 r  MCU/Mem/register[0][26]_i_2/O
                         net (fo=2, routed)           1.251    11.755    MCU/HzHr/register_reg[0][26]
    SLICE_X41Y21         LUT6 (Prop_lut6_I5_O)        0.124    11.879 r  MCU/HzHr/register[0][26]_i_1/O
                         net (fo=2, routed)           1.001    12.881    MCU/PR_alu_srcB_EX/D[26]
    SLICE_X45Y21         LUT4 (Prop_lut4_I3_O)        0.124    13.005 r  MCU/PR_alu_srcB_EX/register[0][26]_i_9/O
                         net (fo=13, routed)          2.427    15.432    MCU/HzHr/B_EX_fw[26]
    SLICE_X53Y13         LUT2 (Prop_lut2_I1_O)        0.124    15.556 r  MCU/HzHr/register[0][31]_i_35/O
                         net (fo=1, routed)           0.000    15.556    MCU/HzHr/register[0][31]_i_35_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.954 r  MCU/HzHr/register_reg[0][31]_i_16/CO[3]
                         net (fo=1, routed)           0.000    15.954    MCU/HzHr/register_reg[0][31]_i_16_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.288 r  MCU/HzHr/register_reg[0][31]_i_7/O[1]
                         net (fo=1, routed)           1.124    17.412    MCU/PR_alu_fun_EX/data1[29]
    SLICE_X54Y18         LUT5 (Prop_lut5_I1_O)        0.303    17.715 r  MCU/PR_alu_fun_EX/register[0][29]_i_6/O
                         net (fo=1, routed)           0.937    18.652    MCU/PR_alu_fun_EX/register[0][29]_i_6_n_0
    SLICE_X54Y19         LUT6 (Prop_lut6_I0_O)        0.124    18.776 r  MCU/PR_alu_fun_EX/register[0][29]_i_2__0/O
                         net (fo=1, routed)           0.452    19.228    MCU/PR_alu_fun_EX/register[0][29]_i_2__0_n_0
    SLICE_X54Y19         LUT6 (Prop_lut6_I0_O)        0.124    19.352 r  MCU/PR_alu_fun_EX/register[0][29]_i_1__0/O
                         net (fo=2, routed)           1.229    20.581    MCU/PR_alu_out_MEM/D[29]
    SLICE_X42Y25         FDRE                                         r  MCU/PR_alu_out_MEM/register_reg[0][29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/Mem/memory_reg_bram_17/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            MCU/HzHr/fw_1_reg[data][28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.548ns  (logic 5.120ns (24.918%)  route 15.428ns (75.082%))
  Logic Levels:           16  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=5 MUXF7=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1                     0.000     0.000 r  MCU/Mem/memory_reg_bram_17/CLKARDCLK
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[15])
                                                      2.454     2.454 r  MCU/Mem/memory_reg_bram_17/DOADO[15]
                         net (fo=1, routed)           2.216     4.670    MCU/Mem/memory_reg_bram_17_n_20
    SLICE_X49Y22         LUT6 (Prop_lut6_I3_O)        0.124     4.794 r  MCU/Mem/ram_reg_r1_0_31_6_11_i_72/O
                         net (fo=1, routed)           0.000     4.794    MCU/Mem/ram_reg_r1_0_31_6_11_i_72_n_0
    SLICE_X49Y22         MUXF7 (Prop_muxf7_I0_O)      0.212     5.006 r  MCU/Mem/ram_reg_r1_0_31_6_11_i_47/O
                         net (fo=2, routed)           1.335     6.341    MCU/Mem/ram_reg_r1_0_31_6_11_i_47_n_0
    SLICE_X37Y22         LUT5 (Prop_lut5_I0_O)        0.299     6.640 r  MCU/Mem/ram_reg_r1_0_31_12_17_i_35/O
                         net (fo=5, routed)           1.297     7.937    MCU/Mem/p_10_in[7]
    SLICE_X32Y20         LUT6 (Prop_lut6_I3_O)        0.124     8.061 r  MCU/Mem/ram_reg_r1_0_31_12_17_i_32/O
                         net (fo=9, routed)           0.731     8.791    MCU/Mem/ram_reg_r1_0_31_12_17_i_32_n_0
    SLICE_X33Y20         LUT5 (Prop_lut5_I4_O)        0.124     8.915 f  MCU/Mem/register[0][31]_i_5__0/O
                         net (fo=8, routed)           1.465    10.380    MCU/Mem/register[0][31]_i_5__0_n_0
    SLICE_X39Y23         LUT5 (Prop_lut5_I2_O)        0.124    10.504 r  MCU/Mem/register[0][26]_i_2/O
                         net (fo=2, routed)           1.251    11.755    MCU/HzHr/register_reg[0][26]
    SLICE_X41Y21         LUT6 (Prop_lut6_I5_O)        0.124    11.879 r  MCU/HzHr/register[0][26]_i_1/O
                         net (fo=2, routed)           1.001    12.881    MCU/PR_alu_srcB_EX/D[26]
    SLICE_X45Y21         LUT4 (Prop_lut4_I3_O)        0.124    13.005 r  MCU/PR_alu_srcB_EX/register[0][26]_i_9/O
                         net (fo=13, routed)          2.427    15.432    MCU/HzHr/B_EX_fw[26]
    SLICE_X53Y13         LUT2 (Prop_lut2_I1_O)        0.124    15.556 r  MCU/HzHr/register[0][31]_i_35/O
                         net (fo=1, routed)           0.000    15.556    MCU/HzHr/register[0][31]_i_35_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.954 r  MCU/HzHr/register_reg[0][31]_i_16/CO[3]
                         net (fo=1, routed)           0.000    15.954    MCU/HzHr/register_reg[0][31]_i_16_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.176 r  MCU/HzHr/register_reg[0][31]_i_7/O[0]
                         net (fo=1, routed)           1.306    17.481    MCU/PR_alu_fun_EX/data1[28]
    SLICE_X55Y18         LUT5 (Prop_lut5_I1_O)        0.299    17.780 r  MCU/PR_alu_fun_EX/register[0][28]_i_6/O
                         net (fo=1, routed)           0.682    18.463    MCU/PR_alu_fun_EX/register[0][28]_i_6_n_0
    SLICE_X55Y19         LUT6 (Prop_lut6_I0_O)        0.124    18.587 r  MCU/PR_alu_fun_EX/register[0][28]_i_2__0/O
                         net (fo=1, routed)           0.652    19.238    MCU/PR_alu_fun_EX/register[0][28]_i_2__0_n_0
    SLICE_X57Y20         LUT6 (Prop_lut6_I0_O)        0.124    19.362 r  MCU/PR_alu_fun_EX/register[0][28]_i_1__0/O
                         net (fo=2, routed)           1.066    20.428    MCU/HzHr/D[20]
    SLICE_X44Y21         LUT3 (Prop_lut3_I1_O)        0.120    20.548 r  MCU/HzHr/fw_1[data][28]_i_1/O
                         net (fo=1, routed)           0.000    20.548    MCU/HzHr/fw_1[data][28]_i_1_n_0
    SLICE_X44Y21         FDRE                                         r  MCU/HzHr/fw_1_reg[data][28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/Mem/memory_reg_bram_17/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            MCU/HzHr/fw_1_reg[data][25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.476ns  (logic 4.434ns (21.655%)  route 16.042ns (78.345%))
  Logic Levels:           13  (LUT3=2 LUT4=1 LUT5=2 LUT6=6 MUXF7=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1                     0.000     0.000 r  MCU/Mem/memory_reg_bram_17/CLKARDCLK
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[18])
                                                      2.454     2.454 r  MCU/Mem/memory_reg_bram_17/DOADO[18]
                         net (fo=1, routed)           2.383     4.837    MCU/Mem/memory_reg_bram_17_n_17
    SLICE_X50Y17         LUT6 (Prop_lut6_I3_O)        0.124     4.961 r  MCU/Mem/ram_reg_r1_0_31_0_5_i_241/O
                         net (fo=1, routed)           0.000     4.961    MCU/Mem/ram_reg_r1_0_31_0_5_i_241_n_0
    SLICE_X50Y17         MUXF7 (Prop_muxf7_I0_O)      0.209     5.170 r  MCU/Mem/ram_reg_r1_0_31_0_5_i_147/O
                         net (fo=2, routed)           0.821     5.991    MCU/Mem/ram_reg_r1_0_31_0_5_i_147_n_0
    SLICE_X49Y17         LUT5 (Prop_lut5_I0_O)        0.297     6.288 r  MCU/Mem/ram_reg_r1_0_31_0_5_i_95/O
                         net (fo=5, routed)           1.451     7.739    MCU/Mem/p_11_in[2]
    SLICE_X33Y16         LUT6 (Prop_lut6_I4_O)        0.124     7.863 f  MCU/Mem/register[0][2]_i_3/O
                         net (fo=1, routed)           1.157     9.020    MCU/Mem/register[0][2]_i_3_n_0
    SLICE_X33Y12         LUT6 (Prop_lut6_I3_O)        0.124     9.144 r  MCU/Mem/register[0][2]_i_2__0/O
                         net (fo=1, routed)           0.912    10.056    MCU/HzHr/register_reg[0][2]_0
    SLICE_X40Y9          LUT6 (Prop_lut6_I5_O)        0.124    10.180 r  MCU/HzHr/register[0][2]_i_1__0/O
                         net (fo=2, routed)           1.041    11.221    MCU/PR_alu_srcB_EX/D[2]
    SLICE_X43Y11         LUT4 (Prop_lut4_I3_O)        0.124    11.345 r  MCU/PR_alu_srcB_EX/fw_1[data][2]_i_7/O
                         net (fo=110, routed)         4.489    15.834    MCU/PR_alu_srcB_EX/B_EX_fw[2]
    SLICE_X59Y19         LUT5 (Prop_lut5_I4_O)        0.150    15.984 r  MCU/PR_alu_srcB_EX/register[0][28]_i_12/O
                         net (fo=2, routed)           0.805    16.789    MCU/PR_alu_srcB_EX/register[0][28]_i_12_n_0
    SLICE_X58Y19         LUT3 (Prop_lut3_I0_O)        0.332    17.121 r  MCU/PR_alu_srcB_EX/register[0][26]_i_7/O
                         net (fo=2, routed)           0.662    17.783    MCU/PR_alu_fun_EX/register_reg[0][26]_1
    SLICE_X57Y21         LUT6 (Prop_lut6_I5_O)        0.124    17.907 r  MCU/PR_alu_fun_EX/register[0][25]_i_2__0/O
                         net (fo=1, routed)           0.810    18.716    MCU/PR_alu_fun_EX/register[0][25]_i_2__0_n_0
    SLICE_X54Y21         LUT6 (Prop_lut6_I0_O)        0.124    18.840 r  MCU/PR_alu_fun_EX/register[0][25]_i_1__0/O
                         net (fo=2, routed)           1.511    20.352    MCU/HzHr/D[17]
    SLICE_X45Y21         LUT3 (Prop_lut3_I1_O)        0.124    20.476 r  MCU/HzHr/fw_1[data][25]_i_1/O
                         net (fo=1, routed)           0.000    20.476    MCU/HzHr/fw_1[data][25]_i_1_n_0
    SLICE_X45Y21         FDRE                                         r  MCU/HzHr/fw_1_reg[data][25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/Mem/memory_reg_bram_17/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            MCU/HzHr/fw_1_reg[data][26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.417ns  (logic 4.663ns (22.838%)  route 15.754ns (77.162%))
  Logic Levels:           13  (LUT3=2 LUT4=1 LUT5=2 LUT6=6 MUXF7=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1                     0.000     0.000 r  MCU/Mem/memory_reg_bram_17/CLKARDCLK
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[18])
                                                      2.454     2.454 r  MCU/Mem/memory_reg_bram_17/DOADO[18]
                         net (fo=1, routed)           2.383     4.837    MCU/Mem/memory_reg_bram_17_n_17
    SLICE_X50Y17         LUT6 (Prop_lut6_I3_O)        0.124     4.961 r  MCU/Mem/ram_reg_r1_0_31_0_5_i_241/O
                         net (fo=1, routed)           0.000     4.961    MCU/Mem/ram_reg_r1_0_31_0_5_i_241_n_0
    SLICE_X50Y17         MUXF7 (Prop_muxf7_I0_O)      0.209     5.170 r  MCU/Mem/ram_reg_r1_0_31_0_5_i_147/O
                         net (fo=2, routed)           0.821     5.991    MCU/Mem/ram_reg_r1_0_31_0_5_i_147_n_0
    SLICE_X49Y17         LUT5 (Prop_lut5_I0_O)        0.297     6.288 r  MCU/Mem/ram_reg_r1_0_31_0_5_i_95/O
                         net (fo=5, routed)           1.451     7.739    MCU/Mem/p_11_in[2]
    SLICE_X33Y16         LUT6 (Prop_lut6_I4_O)        0.124     7.863 f  MCU/Mem/register[0][2]_i_3/O
                         net (fo=1, routed)           1.157     9.020    MCU/Mem/register[0][2]_i_3_n_0
    SLICE_X33Y12         LUT6 (Prop_lut6_I3_O)        0.124     9.144 r  MCU/Mem/register[0][2]_i_2__0/O
                         net (fo=1, routed)           0.912    10.056    MCU/HzHr/register_reg[0][2]_0
    SLICE_X40Y9          LUT6 (Prop_lut6_I5_O)        0.124    10.180 r  MCU/HzHr/register[0][2]_i_1__0/O
                         net (fo=2, routed)           1.041    11.221    MCU/PR_alu_srcB_EX/D[2]
    SLICE_X43Y11         LUT4 (Prop_lut4_I3_O)        0.124    11.345 r  MCU/PR_alu_srcB_EX/fw_1[data][2]_i_7/O
                         net (fo=110, routed)         4.725    16.070    MCU/PR_alu_srcB_EX/B_EX_fw[2]
    SLICE_X58Y20         LUT5 (Prop_lut5_I4_O)        0.152    16.222 r  MCU/PR_alu_srcB_EX/register[0][27]_i_12/O
                         net (fo=1, routed)           0.288    16.510    MCU/PR_alu_srcB_EX/register[0][27]_i_12_n_0
    SLICE_X58Y20         LUT3 (Prop_lut3_I0_O)        0.328    16.838 r  MCU/PR_alu_srcB_EX/register[0][27]_i_7/O
                         net (fo=2, routed)           0.840    17.679    MCU/PR_alu_fun_EX/register_reg[0][27]_1
    SLICE_X56Y20         LUT6 (Prop_lut6_I5_O)        0.327    18.006 r  MCU/PR_alu_fun_EX/register[0][26]_i_2__0/O
                         net (fo=1, routed)           0.659    18.665    MCU/PR_alu_fun_EX/register[0][26]_i_2__0_n_0
    SLICE_X56Y21         LUT6 (Prop_lut6_I0_O)        0.124    18.789 r  MCU/PR_alu_fun_EX/register[0][26]_i_1__0/O
                         net (fo=2, routed)           1.477    20.265    MCU/HzHr/D[18]
    SLICE_X45Y21         LUT3 (Prop_lut3_I1_O)        0.152    20.417 r  MCU/HzHr/fw_1[data][26]_i_1/O
                         net (fo=1, routed)           0.000    20.417    MCU/HzHr/fw_1[data][26]_i_1_n_0
    SLICE_X45Y21         FDRE                                         r  MCU/HzHr/fw_1_reg[data][26]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MCU/PR_pc_WB/register_reg[1][11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MCU/PR_pc_WB/genblk1[1].register_reg[0][11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.181ns  (logic 0.128ns (70.559%)  route 0.053ns (29.441%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y15         FDRE                         0.000     0.000 r  MCU/PR_pc_WB/register_reg[1][11]/C
    SLICE_X37Y15         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  MCU/PR_pc_WB/register_reg[1][11]/Q
                         net (fo=1, routed)           0.053     0.181    MCU/PR_pc_WB/register_reg_n_0_[1][11]
    SLICE_X37Y15         FDRE                                         r  MCU/PR_pc_WB/genblk1[1].register_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/PR_pc_DE/register_reg[0][10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MCU/PR_pc_EX/register_reg[0][10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.202ns  (logic 0.128ns (63.507%)  route 0.074ns (36.493%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y11         FDRE                         0.000     0.000 r  MCU/PR_pc_DE/register_reg[0][10]/C
    SLICE_X41Y11         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  MCU/PR_pc_DE/register_reg[0][10]/Q
                         net (fo=2, routed)           0.074     0.202    MCU/PR_pc_EX/D[10]
    SLICE_X40Y11         FDRE                                         r  MCU/PR_pc_EX/register_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/HzHr/fw_1_reg[addr][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MCU/HzHr/fw_2_reg[addr][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.223ns  (logic 0.148ns (66.471%)  route 0.075ns (33.529%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y11         FDRE                         0.000     0.000 r  MCU/HzHr/fw_1_reg[addr][1]/C
    SLICE_X42Y11         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  MCU/HzHr/fw_1_reg[addr][1]/Q
                         net (fo=3, routed)           0.075     0.223    MCU/HzHr/fw_1_reg[addr][4]_0[1]
    SLICE_X43Y11         FDRE                                         r  MCU/HzHr/fw_2_reg[addr][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/PR_pc_WB/register_reg[1][18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MCU/PR_pc_WB/genblk1[1].register_reg[0][18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.226ns  (logic 0.128ns (56.747%)  route 0.098ns (43.253%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y17         FDRE                         0.000     0.000 r  MCU/PR_pc_WB/register_reg[1][18]/C
    SLICE_X39Y17         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  MCU/PR_pc_WB/register_reg[1][18]/Q
                         net (fo=1, routed)           0.098     0.226    MCU/PR_pc_WB/register_reg_n_0_[1][18]
    SLICE_X37Y17         FDRE                                         r  MCU/PR_pc_WB/genblk1[1].register_reg[0][18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/PR_pc_DE/register_reg[0][28]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MCU/PR_pc_EX/register_reg[0][28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDRE                         0.000     0.000 r  MCU/PR_pc_DE/register_reg[0][28]/C
    SLICE_X43Y19         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  MCU/PR_pc_DE/register_reg[0][28]/Q
                         net (fo=2, routed)           0.092     0.233    MCU/PR_pc_EX/D[28]
    SLICE_X42Y19         FDRE                                         r  MCU/PR_pc_EX/register_reg[0][28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/PR_pc_WB/register_reg[1][16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MCU/PR_pc_WB/genblk1[1].register_reg[0][16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.235ns  (logic 0.141ns (59.956%)  route 0.094ns (40.044%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y17         FDRE                         0.000     0.000 r  MCU/PR_pc_WB/register_reg[1][16]/C
    SLICE_X39Y17         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  MCU/PR_pc_WB/register_reg[1][16]/Q
                         net (fo=1, routed)           0.094     0.235    MCU/PR_pc_WB/register_reg_n_0_[1][16]
    SLICE_X37Y17         FDRE                                         r  MCU/PR_pc_WB/genblk1[1].register_reg[0][16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/HzHr/fw_1_reg[addr][3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MCU/HzHr/fw_2_reg[addr][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.241ns  (logic 0.128ns (53.188%)  route 0.113ns (46.812%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y10         FDRE                         0.000     0.000 r  MCU/HzHr/fw_1_reg[addr][3]/C
    SLICE_X43Y10         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  MCU/HzHr/fw_1_reg[addr][3]/Q
                         net (fo=3, routed)           0.113     0.241    MCU/HzHr/fw_1_reg[addr][4]_0[3]
    SLICE_X40Y10         FDRE                                         r  MCU/HzHr/fw_2_reg[addr][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/PR_pc_WB/register_reg[1][20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MCU/PR_pc_WB/genblk1[1].register_reg[0][20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.778%)  route 0.119ns (48.222%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y17         FDRE                         0.000     0.000 r  MCU/PR_pc_WB/register_reg[1][20]/C
    SLICE_X37Y17         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  MCU/PR_pc_WB/register_reg[1][20]/Q
                         net (fo=1, routed)           0.119     0.247    MCU/PR_pc_WB/register_reg_n_0_[1][20]
    SLICE_X37Y17         FDRE                                         r  MCU/PR_pc_WB/genblk1[1].register_reg[0][20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/PR_pc_WB/register_reg[1][15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MCU/PR_pc_WB/genblk1[1].register_reg[0][15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.248ns  (logic 0.128ns (51.710%)  route 0.120ns (48.290%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y15         FDRE                         0.000     0.000 r  MCU/PR_pc_WB/register_reg[1][15]/C
    SLICE_X37Y15         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  MCU/PR_pc_WB/register_reg[1][15]/Q
                         net (fo=1, routed)           0.120     0.248    MCU/PR_pc_WB/register_reg_n_0_[1][15]
    SLICE_X37Y15         FDRE                                         r  MCU/PR_pc_WB/genblk1[1].register_reg[0][15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/PR_pc_EX/register_reg[0][9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MCU/PR_pc_WB/register_reg[1][9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.249ns  (logic 0.128ns (51.484%)  route 0.121ns (48.516%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y14         FDRE                         0.000     0.000 r  MCU/PR_pc_EX/register_reg[0][9]/C
    SLICE_X39Y14         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  MCU/PR_pc_EX/register_reg[0][9]/Q
                         net (fo=5, routed)           0.121     0.249    MCU/PR_pc_WB/D[9]
    SLICE_X37Y15         FDRE                                         r  MCU/PR_pc_WB/register_reg[1][9]/D
  -------------------------------------------------------------------    -------------------





