C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV.v {2 {vlog -work work -stats=none C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module tb_RISCV
** Warning: C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV.v(96): (vlog-10557) Ignoring illegal width specifier '%1.1d' in format
** Warning: C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV.v(96): (vlog-10557) Ignoring illegal width specifier '%1.1d' in format

Top level modules:
	tb_RISCV

} {} {}}
