# ğŸ” TinyAES-HW: Hardware Acceleration of AES MixColumns and AddRoundKey

[![Python](https://img.shields.io/badge/python-3.8%2B-blue.svg)](https://www.python.org/)
[![SystemVerilog](https://img.shields.io/badge/SystemVerilog-Synthesizable-green)]()
[![SnakeViz](https://img.shields.io/badge/Profiling-SnakeViz-yellow)](https://jiffyclub.github.io/snakeviz/)
[![License: MIT](https://img.shields.io/badge/license-MIT-blue.svg)](LICENSE)

---

## ğŸ“˜ Overview

This project accelerates the bottleneck operations of the AES-128 encryption algorithm using custom-designed hardware. By profiling a Python implementation of AES, we identified two computationally expensive functions â€” `MixColumns` and `AddRoundKey` â€” and implemented them in **synthesizable SystemVerilog** for efficient execution on hardware like FPGAs.

---

## ğŸ” Motivation

AES (Advanced Encryption Standard) is a cornerstone of modern cryptography, used in secure data transmission (TLS, VPNs), wireless encryption (WPA2/WPA3), and embedded systems. The algorithm is computation-heavy and benefits greatly from hardware acceleration â€” particularly in Galois field operations and bitwise XORs.

This project aims to:
- ğŸ“ˆ Identify time-consuming AES sub-functions through profiling
- ğŸ›  Implement those functions in synthesizable HDL
- ğŸ”„ Explore co-design strategies between Python and RTL logic

---

## ğŸ§© Architecture

> ğŸ”§ The following diagram illustrates the integration of software and hardware components in the AES pipeline:

![AES Hardware Acceleration Diagram](./A_diagram_illustrates_a_hardware-accelerated_AES_(.png)

---

## ğŸ“‚ Repository Structure

â”œâ”€â”€ aes/ # Python implementation
â”‚ â”œâ”€â”€ aes.py # Pure Python AES-128 logic
â”‚ â”œâ”€â”€ tests.py # Unit tests
â”‚ â”œâ”€â”€ profile_aes.py # cProfile + SnakeViz
â”‚ â””â”€â”€ line_profiler_aes.py # kernprof-based line profiler
â”œâ”€â”€ sv/ # Synthesizable SystemVerilog modules
â”‚ â”œâ”€â”€ mix_single_column.sv # GF(2^8) MixColumns logic
â”‚ â””â”€â”€ add_round_key.sv # 128-bit bitwise XOR logic
â”œâ”€â”€ profiling/
â”‚ â””â”€â”€ aes.prof # cProfile results for SnakeViz
â”œâ”€â”€ README.md


---

## ğŸ”¬ Profiling Summary

Using `cProfile` and `SnakeViz`, we observed the following:

- ğŸ”º `mix_single_column()` â†’ **dominates execution time** (687 ms out of 1.4 s)
- ğŸ”º `add_round_key()` â†’ frequent XOR operation; easy to parallelize in hardware
- ğŸ“Œ `encrypt_block()` â†’ top-level target function composed of smaller AES steps

These observations guided the decision to accelerate these two subroutines in SystemVerilog.

---

## âš™ï¸ Tools Used

- [Python 3.8+](https://www.python.org/)
- [SnakeViz](https://jiffyclub.github.io/snakeviz/) for flame graph visualization
- [line_profiler](https://github.com/pyutils/line_profiler) for precise function timing
- [SystemVerilog (synthesizable)](https://ieeexplore.ieee.org/document/5764786) for RTL implementation

To install profiling tools:

```bash
pip install snakeviz line_profiler

âš™ï¸ HDL Acceleration Targets
mix_single_column.sv: Accepts 32-bit AES column, performs GF(2â¸) matrix multiplication

add_round_key.sv: 128-bit XOR between state and round key

These modules are synthesizable and ready for FPGA deployment or testbench simulation.

ğŸš€ Future Work
ğŸ” Add full AES pipeline in RTL

ğŸ§ª Integrate with cocotb for verification

â›“ï¸ Implement CBC mode or streaming AES

ğŸš€ Synthesize and benchmark on FPGA
