#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "G:\iverilog\lib\ivl\system.vpi";
:vpi_module "G:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "G:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "G:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "G:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "G:\iverilog\lib\ivl\v2009.vpi";
S_0000027d524cf0b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000027d525151a0 .scope module, "axi_lite_control_tb" "axi_lite_control_tb" 3 7;
 .timescale -9 -12;
v0000027d52577990_0 .var "clk", 0 0;
v0000027d525761d0_0 .var/i "err_cnt", 31 0;
v0000027d52576590_0 .var "i_ap_done", 0 0;
v0000027d525773f0_0 .var "i_ap_idle", 0 0;
v0000027d52577490_0 .net "o_ap_start", 0 0, v0000027d524d1cb0_0;  1 drivers
v0000027d525763b0_0 .net "o_cfg_acc_mode", 0 0, L_0000027d525792f0;  1 drivers
v0000027d52577210_0 .net "o_cfg_compute_cycles", 31 0, L_0000027d524ccfc0;  1 drivers
L_0000027d528d0118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027d52576c70_0 .net "o_ppu_bias", 31 0, L_0000027d528d0118;  1 drivers
v0000027d52577a30_0 .net "o_ppu_mult", 15 0, L_0000027d52578350;  1 drivers
v0000027d52577cb0_0 .net "o_ppu_shift", 4 0, L_0000027d525787b0;  1 drivers
v0000027d52577ad0_0 .net "o_ppu_zp", 7 0, L_0000027d5257a010;  1 drivers
v0000027d52576d10_0 .net "o_soft_rst_n", 0 0, L_0000027d52579ed0;  1 drivers
v0000027d52576a90_0 .var "read_val", 31 0;
v0000027d52577e90_0 .var "rst_n", 0 0;
v0000027d52576810_0 .var "s_axi_araddr", 4 0;
v0000027d52577530_0 .net "s_axi_arready", 0 0, v0000027d52576310_0;  1 drivers
v0000027d525775d0_0 .var "s_axi_arvalid", 0 0;
v0000027d52576e50_0 .var "s_axi_awaddr", 4 0;
v0000027d52577fd0_0 .net "s_axi_awready", 0 0, v0000027d525772b0_0;  1 drivers
v0000027d52576270_0 .var "s_axi_awvalid", 0 0;
v0000027d52576450_0 .var "s_axi_bready", 0 0;
L_0000027d528d0088 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000027d52576630_0 .net "s_axi_bresp", 1 0, L_0000027d528d0088;  1 drivers
v0000027d52576b30_0 .net "s_axi_bvalid", 0 0, v0000027d52577350_0;  1 drivers
v0000027d525768b0_0 .net "s_axi_rdata", 31 0, v0000027d525777b0_0;  1 drivers
v0000027d525769f0_0 .var "s_axi_rready", 0 0;
L_0000027d528d00d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000027d52576bd0_0 .net "s_axi_rresp", 1 0, L_0000027d528d00d0;  1 drivers
v0000027d52576ef0_0 .net "s_axi_rvalid", 0 0, v0000027d525778f0_0;  1 drivers
v0000027d52576f90_0 .var "s_axi_wdata", 31 0;
v0000027d52577030_0 .net "s_axi_wready", 0 0, v0000027d52576770_0;  1 drivers
v0000027d525770d0_0 .var "s_axi_wstrb", 3 0;
v0000027d525785d0_0 .var "s_axi_wvalid", 0 0;
E_0000027d52513c30 .event anyedge, v0000027d524d1cb0_0;
S_0000027d5251d970 .scope task, "axi_read" "axi_read" 3 83, 3 83 0, S_0000027d525151a0;
 .timescale -9 -12;
v0000027d524d1f30_0 .var "addr", 4 0;
v0000027d524d2110_0 .var "data", 31 0;
E_0000027d52512ef0 .event posedge, v0000027d524d1ad0_0;
E_0000027d525135f0 .event anyedge, v0000027d525778f0_0;
E_0000027d52512eb0 .event anyedge, v0000027d52576310_0;
TD_axi_lite_control_tb.axi_read ;
    %wait E_0000027d52512ef0;
    %load/vec4 v0000027d524d1f30_0;
    %assign/vec4 v0000027d52576810_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027d525775d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027d525769f0_0, 0;
T_0.0 ;
    %load/vec4 v0000027d52577530_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_0.1, 6;
    %wait E_0000027d52512eb0;
    %jmp T_0.0;
T_0.1 ;
    %wait E_0000027d52512ef0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027d525775d0_0, 0;
T_0.2 ;
    %load/vec4 v0000027d52576ef0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_0.3, 6;
    %wait E_0000027d525135f0;
    %jmp T_0.2;
T_0.3 ;
    %load/vec4 v0000027d525768b0_0;
    %store/vec4 v0000027d524d2110_0, 0, 32;
    %wait E_0000027d52512ef0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027d525769f0_0, 0;
    %end;
S_0000027d5250d310 .scope task, "axi_write" "axi_write" 3 59, 3 59 0, S_0000027d525151a0;
 .timescale -9 -12;
v0000027d524d1fd0_0 .var "addr", 4 0;
v0000027d524d2570_0 .var "data", 31 0;
E_0000027d52512fb0 .event anyedge, v0000027d52577350_0;
E_0000027d52513930 .event anyedge, v0000027d525772b0_0, v0000027d52576770_0;
TD_axi_lite_control_tb.axi_write ;
    %wait E_0000027d52512ef0;
    %load/vec4 v0000027d524d1fd0_0;
    %assign/vec4 v0000027d52576e50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027d52576270_0, 0;
    %load/vec4 v0000027d524d2570_0;
    %assign/vec4 v0000027d52576f90_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0000027d525770d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027d525785d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027d52576450_0, 0;
T_1.4 ;
    %load/vec4 v0000027d52577fd0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_1.6, 8;
    %load/vec4 v0000027d52577030_0;
    %and;
T_1.6;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_1.5, 6;
    %wait E_0000027d52513930;
    %jmp T_1.4;
T_1.5 ;
    %wait E_0000027d52512ef0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027d52576270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027d525785d0_0, 0;
T_1.7 ;
    %load/vec4 v0000027d52576b30_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_1.8, 6;
    %wait E_0000027d52512fb0;
    %jmp T_1.7;
T_1.8 ;
    %wait E_0000027d52512ef0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027d52576450_0, 0;
    %end;
S_0000027d524ef560 .scope module, "dut" "axi_lite_control" 3 44, 4 11 0, S_0000027d525151a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 5 "s_axi_awaddr";
    .port_info 3 /INPUT 1 "s_axi_awvalid";
    .port_info 4 /OUTPUT 1 "s_axi_awready";
    .port_info 5 /INPUT 32 "s_axi_wdata";
    .port_info 6 /INPUT 4 "s_axi_wstrb";
    .port_info 7 /INPUT 1 "s_axi_wvalid";
    .port_info 8 /OUTPUT 1 "s_axi_wready";
    .port_info 9 /OUTPUT 2 "s_axi_bresp";
    .port_info 10 /OUTPUT 1 "s_axi_bvalid";
    .port_info 11 /INPUT 1 "s_axi_bready";
    .port_info 12 /INPUT 5 "s_axi_araddr";
    .port_info 13 /INPUT 1 "s_axi_arvalid";
    .port_info 14 /OUTPUT 1 "s_axi_arready";
    .port_info 15 /OUTPUT 32 "s_axi_rdata";
    .port_info 16 /OUTPUT 2 "s_axi_rresp";
    .port_info 17 /OUTPUT 1 "s_axi_rvalid";
    .port_info 18 /INPUT 1 "s_axi_rready";
    .port_info 19 /OUTPUT 1 "o_ap_start";
    .port_info 20 /OUTPUT 1 "o_soft_rst_n";
    .port_info 21 /OUTPUT 32 "o_cfg_compute_cycles";
    .port_info 22 /OUTPUT 1 "o_cfg_acc_mode";
    .port_info 23 /INPUT 1 "i_ap_done";
    .port_info 24 /INPUT 1 "i_ap_idle";
    .port_info 25 /OUTPUT 16 "o_ppu_mult";
    .port_info 26 /OUTPUT 5 "o_ppu_shift";
    .port_info 27 /OUTPUT 8 "o_ppu_zp";
    .port_info 28 /OUTPUT 32 "o_ppu_bias";
P_0000027d524ef6f0 .param/l "ADDR_CFG_ACC" 1 4 59, C4<01100>;
P_0000027d524ef728 .param/l "ADDR_CFG_K" 1 4 58, C4<01000>;
P_0000027d524ef760 .param/l "ADDR_CTRL_REG" 1 4 56, C4<00000>;
P_0000027d524ef798 .param/l "ADDR_PPU_MULT" 1 4 63, C4<10100>;
P_0000027d524ef7d0 .param/l "ADDR_PPU_SHIFT" 1 4 64, C4<11000>;
P_0000027d524ef808 .param/l "ADDR_PPU_ZP" 1 4 65, C4<11100>;
P_0000027d524ef840 .param/l "ADDR_STATUS_REG" 1 4 57, C4<00100>;
P_0000027d524ef878 .param/l "ADDR_VERSION" 1 4 60, C4<10000>;
P_0000027d524ef8b0 .param/l "C_S_AXI_ADDR_WIDTH" 0 4 13, +C4<00000000000000000000000000000101>;
P_0000027d524ef8e8 .param/l "C_S_AXI_DATA_WIDTH" 0 4 12, +C4<00000000000000000000000000100000>;
P_0000027d524ef920 .param/l "VERSION_ID" 1 4 67, C4<00100000001001100000000100010111>;
L_0000027d524ccfc0 .functor BUFZ 32, v0000027d524d2430_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000027d524d1ad0_0 .net "clk", 0 0, v0000027d52577990_0;  1 drivers
v0000027d524d2390_0 .net "i_ap_done", 0 0, v0000027d52576590_0;  1 drivers
v0000027d524d1850_0 .net "i_ap_idle", 0 0, v0000027d525773f0_0;  1 drivers
v0000027d524d1cb0_0 .var "o_ap_start", 0 0;
v0000027d524d1990_0 .net "o_cfg_acc_mode", 0 0, L_0000027d525792f0;  alias, 1 drivers
v0000027d524d21b0_0 .net "o_cfg_compute_cycles", 31 0, L_0000027d524ccfc0;  alias, 1 drivers
v0000027d524d1a30_0 .net "o_ppu_bias", 31 0, L_0000027d528d0118;  alias, 1 drivers
v0000027d524d22f0_0 .net "o_ppu_mult", 15 0, L_0000027d52578350;  alias, 1 drivers
v0000027d524d1e90_0 .net "o_ppu_shift", 4 0, L_0000027d525787b0;  alias, 1 drivers
v0000027d524d2610_0 .net "o_ppu_zp", 7 0, L_0000027d5257a010;  alias, 1 drivers
v0000027d524d1b70_0 .net "o_soft_rst_n", 0 0, L_0000027d52579ed0;  alias, 1 drivers
v0000027d524d1c10_0 .var "reg_cfg_acc", 31 0;
v0000027d524d2430_0 .var "reg_cfg_k", 31 0;
v0000027d524d24d0_0 .var "reg_ctrl", 31 0;
v0000027d524d1df0_0 .var "reg_ppu_mult", 31 0;
v0000027d524d17b0_0 .var "reg_ppu_shift", 31 0;
v0000027d52576950_0 .var "reg_ppu_zp", 31 0;
v0000027d52577670_0 .var "reg_status", 31 0;
v0000027d52577710_0 .net "rst_n", 0 0, v0000027d52577e90_0;  1 drivers
v0000027d52577170_0 .net "s_axi_araddr", 4 0, v0000027d52576810_0;  1 drivers
v0000027d52576310_0 .var "s_axi_arready", 0 0;
v0000027d52577b70_0 .net "s_axi_arvalid", 0 0, v0000027d525775d0_0;  1 drivers
v0000027d52577f30_0 .net "s_axi_awaddr", 4 0, v0000027d52576e50_0;  1 drivers
v0000027d525772b0_0 .var "s_axi_awready", 0 0;
v0000027d52576130_0 .net "s_axi_awvalid", 0 0, v0000027d52576270_0;  1 drivers
v0000027d52577c10_0 .net "s_axi_bready", 0 0, v0000027d52576450_0;  1 drivers
v0000027d525766d0_0 .net "s_axi_bresp", 1 0, L_0000027d528d0088;  alias, 1 drivers
v0000027d52577350_0 .var "s_axi_bvalid", 0 0;
v0000027d525777b0_0 .var "s_axi_rdata", 31 0;
v0000027d52576db0_0 .net "s_axi_rready", 0 0, v0000027d525769f0_0;  1 drivers
v0000027d52577d50_0 .net "s_axi_rresp", 1 0, L_0000027d528d00d0;  alias, 1 drivers
v0000027d525778f0_0 .var "s_axi_rvalid", 0 0;
v0000027d52577df0_0 .net "s_axi_wdata", 31 0, v0000027d52576f90_0;  1 drivers
v0000027d52576770_0 .var "s_axi_wready", 0 0;
v0000027d52577850_0 .net "s_axi_wstrb", 3 0, v0000027d525770d0_0;  1 drivers
v0000027d525764f0_0 .net "s_axi_wvalid", 0 0, v0000027d525785d0_0;  1 drivers
E_0000027d52512f30/0 .event negedge, v0000027d52577710_0;
E_0000027d52512f30/1 .event posedge, v0000027d524d1ad0_0;
E_0000027d52512f30 .event/or E_0000027d52512f30/0, E_0000027d52512f30/1;
L_0000027d52579ed0 .part v0000027d524d24d0_0, 1, 1;
L_0000027d525792f0 .part v0000027d524d1c10_0, 0, 1;
L_0000027d52578350 .part v0000027d524d1df0_0, 0, 16;
L_0000027d525787b0 .part v0000027d524d17b0_0, 0, 5;
L_0000027d5257a010 .part v0000027d52576950_0, 0, 8;
    .scope S_0000027d524ef560;
T_2 ;
    %wait E_0000027d52512f30;
    %load/vec4 v0000027d52577710_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027d525772b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027d52576770_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027d52577350_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027d524d24d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027d524d2430_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027d524d1c10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027d524d1df0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027d524d17b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027d52576950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027d524d1cb0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000027d524d1cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027d524d1cb0_0, 0;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027d525772b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027d52576770_0, 0;
    %load/vec4 v0000027d525772b0_0;
    %nor/r;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_2.8, 11;
    %load/vec4 v0000027d52576770_0;
    %nor/r;
    %and;
T_2.8;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_2.7, 10;
    %load/vec4 v0000027d52576130_0;
    %and;
T_2.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.6, 9;
    %load/vec4 v0000027d525764f0_0;
    %and;
T_2.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027d525772b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027d52576770_0, 0;
    %load/vec4 v0000027d52577f30_0;
    %parti/s 3, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %jmp T_2.16;
T_2.9 ;
    %load/vec4 v0000027d52577850_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.17, 8;
    %load/vec4 v0000027d52577df0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.19, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027d524d1cb0_0, 0;
T_2.19 ;
    %load/vec4 v0000027d52577df0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000027d524d24d0_0, 4, 5;
T_2.17 ;
    %jmp T_2.16;
T_2.10 ;
    %load/vec4 v0000027d52577850_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.23, 9;
    %load/vec4 v0000027d52577df0_0;
    %parti/s 1, 0, 2;
    %and;
T_2.23;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.21, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000027d52577670_0, 4, 5;
T_2.21 ;
    %jmp T_2.16;
T_2.11 ;
    %load/vec4 v0000027d52577850_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.24, 8;
    %load/vec4 v0000027d52577df0_0;
    %assign/vec4 v0000027d524d2430_0, 0;
T_2.24 ;
    %jmp T_2.16;
T_2.12 ;
    %load/vec4 v0000027d52577850_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.26, 8;
    %load/vec4 v0000027d52577df0_0;
    %assign/vec4 v0000027d524d1c10_0, 0;
T_2.26 ;
    %jmp T_2.16;
T_2.13 ;
    %load/vec4 v0000027d52577850_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.28, 8;
    %load/vec4 v0000027d52577df0_0;
    %assign/vec4 v0000027d524d1df0_0, 0;
T_2.28 ;
    %jmp T_2.16;
T_2.14 ;
    %load/vec4 v0000027d52577850_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.30, 8;
    %load/vec4 v0000027d52577df0_0;
    %assign/vec4 v0000027d524d17b0_0, 0;
T_2.30 ;
    %jmp T_2.16;
T_2.15 ;
    %load/vec4 v0000027d52577850_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.32, 8;
    %load/vec4 v0000027d52577df0_0;
    %assign/vec4 v0000027d52576950_0, 0;
T_2.32 ;
    %jmp T_2.16;
T_2.16 ;
    %pop/vec4 1;
T_2.4 ;
    %load/vec4 v0000027d525772b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.36, 9;
    %load/vec4 v0000027d52576770_0;
    %and;
T_2.36;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.34, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027d52577350_0, 0;
    %jmp T_2.35;
T_2.34 ;
    %load/vec4 v0000027d52577c10_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.39, 9;
    %load/vec4 v0000027d52577350_0;
    %and;
T_2.39;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.37, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027d52577350_0, 0;
T_2.37 ;
T_2.35 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000027d524ef560;
T_3 ;
    %wait E_0000027d52512f30;
    %load/vec4 v0000027d52577710_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027d52577670_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000027d524d1850_0;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000027d52577670_0, 4, 5;
    %load/vec4 v0000027d524d2390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000027d52577670_0, 4, 5;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0000027d525772b0_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_3.8, 11;
    %load/vec4 v0000027d525764f0_0;
    %and;
T_3.8;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_3.7, 10;
    %load/vec4 v0000027d52577f30_0;
    %parti/s 3, 2, 3;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_3.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.6, 9;
    %load/vec4 v0000027d52577df0_0;
    %parti/s 1, 0, 2;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000027d52577670_0, 4, 5;
T_3.4 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000027d524ef560;
T_4 ;
    %wait E_0000027d52512f30;
    %load/vec4 v0000027d52577710_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027d52576310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027d525778f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027d525777b0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000027d52576310_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.4, 9;
    %load/vec4 v0000027d52577b70_0;
    %and;
T_4.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027d52576310_0, 0;
    %load/vec4 v0000027d52577170_0;
    %parti/s 3, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027d525777b0_0, 0;
    %jmp T_4.14;
T_4.5 ;
    %load/vec4 v0000027d524d24d0_0;
    %assign/vec4 v0000027d525777b0_0, 0;
    %jmp T_4.14;
T_4.6 ;
    %load/vec4 v0000027d52577670_0;
    %assign/vec4 v0000027d525777b0_0, 0;
    %jmp T_4.14;
T_4.7 ;
    %load/vec4 v0000027d524d2430_0;
    %assign/vec4 v0000027d525777b0_0, 0;
    %jmp T_4.14;
T_4.8 ;
    %load/vec4 v0000027d524d1c10_0;
    %assign/vec4 v0000027d525777b0_0, 0;
    %jmp T_4.14;
T_4.9 ;
    %pushi/vec4 539361559, 0, 32;
    %assign/vec4 v0000027d525777b0_0, 0;
    %jmp T_4.14;
T_4.10 ;
    %load/vec4 v0000027d524d1df0_0;
    %assign/vec4 v0000027d525777b0_0, 0;
    %jmp T_4.14;
T_4.11 ;
    %load/vec4 v0000027d524d17b0_0;
    %assign/vec4 v0000027d525777b0_0, 0;
    %jmp T_4.14;
T_4.12 ;
    %load/vec4 v0000027d52576950_0;
    %assign/vec4 v0000027d525777b0_0, 0;
    %jmp T_4.14;
T_4.14 ;
    %pop/vec4 1;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027d52576310_0, 0;
T_4.3 ;
    %load/vec4 v0000027d52576310_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.17, 9;
    %load/vec4 v0000027d52577b70_0;
    %and;
T_4.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.15, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027d525778f0_0, 0;
    %jmp T_4.16;
T_4.15 ;
    %load/vec4 v0000027d52576db0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.20, 9;
    %load/vec4 v0000027d525778f0_0;
    %and;
T_4.20;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.18, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027d525778f0_0, 0;
T_4.18 ;
T_4.16 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000027d525151a0;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027d525761d0_0, 0, 32;
    %end;
    .thread T_5, $init;
    .scope S_0000027d525151a0;
T_6 ;
    %delay 5000, 0;
    %load/vec4 v0000027d52577990_0;
    %inv;
    %store/vec4 v0000027d52577990_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0000027d525151a0;
T_7 ;
    %vpi_call/w 3 108 "$dumpfile", "axi_lite_verify.vcd" {0 0 0};
    %vpi_call/w 3 109 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000027d525151a0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027d52577990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027d52577e90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027d52576270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027d525785d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027d52576450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027d525775d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027d525769f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027d52576590_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027d525773f0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027d52577e90_0, 0, 1;
    %delay 20000, 0;
    %vpi_call/w 3 120 "$display", "=== START AXI-LITE VERIFICATION ===" {0 0 0};
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0000027d524d1f30_0, 0, 5;
    %fork TD_axi_lite_control_tb.axi_read, S_0000027d5251d970;
    %join;
    %load/vec4 v0000027d524d2110_0;
    %store/vec4 v0000027d52576a90_0, 0, 32;
    %load/vec4 v0000027d52576a90_0;
    %cmpi/e 539361558, 0, 32;
    %jmp/0xz  T_7.0, 6;
    %vpi_call/w 3 124 "$display", "[PASS] CP1: Version ID Matches." {0 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "[FAIL] CP1: Version Mismatch. Got %h", v0000027d52576a90_0 {0 0 0};
    %load/vec4 v0000027d525761d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000027d525761d0_0, 0, 32;
T_7.1 ;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0000027d524d1fd0_0, 0, 5;
    %pushi/vec4 197, 0, 32;
    %store/vec4 v0000027d524d2570_0, 0, 32;
    %fork TD_axi_lite_control_tb.axi_write, S_0000027d5250d310;
    %join;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0000027d524d1fd0_0, 0, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000027d524d2570_0, 0, 32;
    %fork TD_axi_lite_control_tb.axi_write, S_0000027d5250d310;
    %join;
    %delay 10000, 0;
    %load/vec4 v0000027d52577210_0;
    %cmpi/e 197, 0, 32;
    %flag_get/vec4 6;
    %jmp/0 T_7.4, 6;
    %load/vec4 v0000027d525763b0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_7.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %vpi_call/w 3 132 "$display", "[PASS] CP2: Config Registers Output Correct." {0 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 133 "$display", "[FAIL] CP2: Config Output Error." {0 0 0};
    %load/vec4 v0000027d525761d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000027d525761d0_0, 0, 32;
T_7.3 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000027d524d1fd0_0, 0, 5;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000027d524d2570_0, 0, 32;
    %fork TD_axi_lite_control_tb.axi_write, S_0000027d5250d310;
    %join;
    %delay 10000, 0;
    %load/vec4 v0000027d52576d10_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.5, 6;
    %vpi_call/w 3 138 "$display", "[PASS] CP3: Soft Reset High." {0 0 0};
    %jmp T_7.6;
T_7.5 ;
    %vpi_call/w 3 139 "$display", "[FAIL] CP3: Soft Reset Failed." {0 0 0};
    %load/vec4 v0000027d525761d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000027d525761d0_0, 0, 32;
T_7.6 ;
    %fork t_1, S_0000027d525151a0;
    %fork t_2, S_0000027d525151a0;
    %join;
    %join;
    %jmp t_0;
t_1 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000027d524d1fd0_0, 0, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000027d524d2570_0, 0, 32;
    %fork TD_axi_lite_control_tb.axi_write, S_0000027d5250d310;
    %join;
    %end;
t_2 ;
T_7.7 ;
    %load/vec4 v0000027d52577490_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_7.8, 6;
    %wait E_0000027d52513c30;
    %jmp T_7.7;
T_7.8 ;
    %wait E_0000027d52512ef0;
    %delay 10000, 0;
    %load/vec4 v0000027d52577490_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.9, 4;
    %vpi_call/w 3 151 "$display", "[PASS] CP4: ap_start Pulse Auto-Cleared." {0 0 0};
    %jmp T_7.10;
T_7.9 ;
    %vpi_call/w 3 152 "$display", "[FAIL] CP4: ap_start Stuck at 1." {0 0 0};
    %load/vec4 v0000027d525761d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000027d525761d0_0, 0, 32;
T_7.10 ;
    %end;
    .scope S_0000027d525151a0;
t_0 ;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027d52576590_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027d525773f0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027d52576590_0, 0, 1;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0000027d524d1f30_0, 0, 5;
    %fork TD_axi_lite_control_tb.axi_read, S_0000027d5251d970;
    %join;
    %load/vec4 v0000027d524d2110_0;
    %store/vec4 v0000027d52576a90_0, 0, 32;
    %load/vec4 v0000027d52576a90_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.11, 6;
    %vpi_call/w 3 163 "$display", "[PASS] CP5a: ap_done Sticky Bit Set." {0 0 0};
    %jmp T_7.12;
T_7.11 ;
    %vpi_call/w 3 164 "$display", "[FAIL] CP5a: ap_done Sticky Bit Not Set." {0 0 0};
    %load/vec4 v0000027d525761d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000027d525761d0_0, 0, 32;
T_7.12 ;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0000027d524d1fd0_0, 0, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000027d524d2570_0, 0, 32;
    %fork TD_axi_lite_control_tb.axi_write, S_0000027d5250d310;
    %join;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0000027d524d1f30_0, 0, 5;
    %fork TD_axi_lite_control_tb.axi_read, S_0000027d5251d970;
    %join;
    %load/vec4 v0000027d524d2110_0;
    %store/vec4 v0000027d52576a90_0, 0, 32;
    %load/vec4 v0000027d52576a90_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.13, 6;
    %vpi_call/w 3 169 "$display", "[PASS] CP5b: ap_done W1C Cleared." {0 0 0};
    %jmp T_7.14;
T_7.13 ;
    %vpi_call/w 3 170 "$display", "[FAIL] CP5b: ap_done Not Cleared." {0 0 0};
    %load/vec4 v0000027d525761d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000027d525761d0_0, 0, 32;
T_7.14 ;
    %vpi_call/w 3 172 "$display", "[TB] CP6: Testing PPU Config Registers..." {0 0 0};
    %pushi/vec4 20, 0, 5;
    %store/vec4 v0000027d524d1fd0_0, 0, 5;
    %pushi/vec4 256, 0, 32;
    %store/vec4 v0000027d524d2570_0, 0, 32;
    %fork TD_axi_lite_control_tb.axi_write, S_0000027d5250d310;
    %join;
    %pushi/vec4 24, 0, 5;
    %store/vec4 v0000027d524d1fd0_0, 0, 5;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0000027d524d2570_0, 0, 32;
    %fork TD_axi_lite_control_tb.axi_write, S_0000027d5250d310;
    %join;
    %pushi/vec4 28, 0, 5;
    %store/vec4 v0000027d524d1fd0_0, 0, 5;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0000027d524d2570_0, 0, 32;
    %fork TD_axi_lite_control_tb.axi_write, S_0000027d5250d310;
    %join;
    %delay 10000, 0;
    %load/vec4 v0000027d52577a30_0;
    %pad/u 32;
    %cmpi/e 256, 0, 32;
    %flag_get/vec4 6;
    %jmp/0 T_7.18, 6;
    %load/vec4 v0000027d52577cb0_0;
    %pad/u 32;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_7.18;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.17, 9;
    %load/vec4 v0000027d52577ad0_0;
    %pad/u 32;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_7.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.15, 8;
    %vpi_call/w 3 179 "$display", "[PASS] CP6: PPU Config Correct." {0 0 0};
    %jmp T_7.16;
T_7.15 ;
    %vpi_call/w 3 181 "$display", "[FAIL] CP6: PPU Config Error. Mult=%d, Shift=%d, ZP=%d", v0000027d52577a30_0, v0000027d52577cb0_0, v0000027d52577ad0_0 {0 0 0};
    %load/vec4 v0000027d525761d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000027d525761d0_0, 0, 32;
T_7.16 ;
    %load/vec4 v0000027d525761d0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.19, 4;
    %vpi_call/w 3 185 "$display", "\012=== SUCCESS: All Checkpoints Passed! ===\012" {0 0 0};
    %jmp T_7.20;
T_7.19 ;
    %vpi_call/w 3 186 "$display", "\012=== FAILURE: Found %0d Errors ===\012", v0000027d525761d0_0 {0 0 0};
T_7.20 ;
    %vpi_call/w 3 188 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "src/axi_lite_control_tb.v";
    "src/axi_lite_control.v";
