0.7
2020.2
Nov  8 2024
22:36:57
C:/Users/sarun/Documents/RV32IM_Vivado/RV32IM_Vivado.sim/sim_1/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,uvm,,,,,,
C:/Users/sarun/Documents/RV32IM_Vivado/RV32IM_Vivado.srcs/sim_1/new/SRT2_tb.sv,1750341337,systemVerilog,,,,SRT_tb,,uvm,,,,,,
C:/Users/sarun/Documents/RV32IM_Vivado/RV32IM_Vivado.srcs/sources_1/new/DIV_REM_tb.sv,1750534398,systemVerilog,,,,DIV_REM_tb,,uvm,,,,,,
C:/Users/sarun/Documents/RV32IM_Vivado/RV32IM_Vivado.srcs/sources_1/new/SRT2.sv,1750534538,systemVerilog,,C:/Users/sarun/Documents/RV32IM_Vivado/RV32IM_Vivado.srcs/sources_1/new/DIV_REM_tb.sv,,SRT2,,uvm,,,,,,
