
;; Function armpmu_get_pmu_id (armpmu_get_pmu_id)[0:1305]

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)

(insn 5 2 6 2 arch/arm/kernel/perf_event.c:100 (set (reg/f:SI 136)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 6 5 7 2 arch/arm/kernel/perf_event.c:100 (set (reg/f:SI 134 [ armpmu.312 ])
        (mem/f/c/i:SI (reg/f:SI 136) [0 armpmu+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 7 6 8 2 arch/arm/kernel/perf_event.c:100 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 134 [ armpmu.312 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 8 7 9 2 arch/arm/kernel/perf_event.c:100 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 13)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 8986 [0x231a])
        (nil)))
;; End of basic block 2 -> ( 4 3)

;; Succ edge  4 [89.9%] 
;; Succ edge  3 [10.1%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [10.1%]  (fallthru)
(note 9 8 10 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 10 9 13 3 arch/arm/kernel/perf_event.c:98 (set (reg/v:SI 133 [ id ])
        (const_int -19 [0xffffffffffffffed])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 3 -> ( 5)

;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 4
;; Pred edge  2 [89.9%] 
(code_label 13 10 14 4 2 "" [1 uses])

(note 14 13 15 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 15 14 16 4 arch/arm/kernel/perf_event.c:101 (set (reg/v:SI 133 [ id ])
        (mem/s/j:SI (reg/f:SI 134 [ armpmu.312 ]) [0 <variable>.id+0 S4 A64])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 4 -> ( 5)

;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 3 4) -> 5
;; Pred edge  3 [100.0%]  (fallthru)
;; Pred edge  4 [100.0%]  (fallthru)
(code_label 16 15 17 5 3 "" [0 uses])

(note 17 16 18 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 18 17 22 5 arch/arm/kernel/perf_event.c:104 (set (reg:SI 135 [ <result> ])
        (reg/v:SI 133 [ id ])) 167 {*arm_movsi_insn} (nil))

(insn 22 18 28 5 arch/arm/kernel/perf_event.c:104 (set (reg/i:SI 0 r0)
        (reg:SI 135 [ <result> ])) 167 {*arm_movsi_insn} (nil))

(insn 28 22 0 5 arch/arm/kernel/perf_event.c:104 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 5 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function armpmu_get_max_events (armpmu_get_max_events)[0:1306]

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)

(insn 5 2 6 2 arch/arm/kernel/perf_event.c:112 (set (reg/f:SI 136)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 6 5 7 2 arch/arm/kernel/perf_event.c:112 (set (reg/f:SI 134 [ armpmu.313 ])
        (mem/f/c/i:SI (reg/f:SI 136) [0 armpmu+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 7 6 8 2 arch/arm/kernel/perf_event.c:112 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 134 [ armpmu.313 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 8 7 9 2 arch/arm/kernel/perf_event.c:112 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 13)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 8986 [0x231a])
        (nil)))
;; End of basic block 2 -> ( 4 3)

;; Succ edge  4 [89.9%] 
;; Succ edge  3 [10.1%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [10.1%]  (fallthru)
(note 9 8 10 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 10 9 13 3 arch/arm/kernel/perf_event.c:110 (set (reg/v:SI 133 [ max_events ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 3 -> ( 5)

;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 4
;; Pred edge  2 [89.9%] 
(code_label 13 10 14 4 8 "" [1 uses])

(note 14 13 15 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 15 14 16 4 arch/arm/kernel/perf_event.c:113 (set (reg/v:SI 133 [ max_events ])
        (mem/s/j:SI (plus:SI (reg/f:SI 134 [ armpmu.313 ])
                (const_int 56 [0x38])) [0 <variable>.num_events+0 S4 A64])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 4 -> ( 5)

;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 3 4) -> 5
;; Pred edge  3 [100.0%]  (fallthru)
;; Pred edge  4 [100.0%]  (fallthru)
(code_label 16 15 17 5 9 "" [0 uses])

(note 17 16 18 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 18 17 22 5 arch/arm/kernel/perf_event.c:116 (set (reg:SI 135 [ <result> ])
        (reg/v:SI 133 [ max_events ])) 167 {*arm_movsi_insn} (nil))

(insn 22 18 28 5 arch/arm/kernel/perf_event.c:116 (set (reg/i:SI 0 r0)
        (reg:SI 135 [ <result> ])) 167 {*arm_movsi_insn} (nil))

(insn 28 22 0 5 arch/arm/kernel/perf_event.c:116 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 5 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function perf_num_counters (perf_num_counters)[0:1307]

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)

(insn 5 2 6 2 arch/arm/kernel/perf_event.c:112 (set (reg/f:SI 136)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 6 5 7 2 arch/arm/kernel/perf_event.c:112 (set (reg/f:SI 133 [ armpmu.313 ])
        (mem/f/c/i:SI (reg/f:SI 136) [0 armpmu+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 7 6 8 2 arch/arm/kernel/perf_event.c:112 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 133 [ armpmu.313 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 8 7 9 2 arch/arm/kernel/perf_event.c:112 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 13)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 8986 [0x231a])
        (nil)))
;; End of basic block 2 -> ( 4 3)

;; Succ edge  4 [89.9%] 
;; Succ edge  3 [10.1%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [10.1%]  (fallthru)
(note 9 8 10 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 10 9 13 3 arch/arm/kernel/perf_event.c:110 (set (reg/v:SI 134 [ max_events ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 3 -> ( 5)

;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 4
;; Pred edge  2 [89.9%] 
(code_label 13 10 14 4 14 "" [1 uses])

(note 14 13 15 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 15 14 16 4 arch/arm/kernel/perf_event.c:113 (set (reg/v:SI 134 [ max_events ])
        (mem/s/j:SI (plus:SI (reg/f:SI 133 [ armpmu.313 ])
                (const_int 56 [0x38])) [0 <variable>.num_events+0 S4 A64])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 4 -> ( 5)

;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 3 4) -> 5
;; Pred edge  3 [100.0%]  (fallthru)
;; Pred edge  4 [100.0%]  (fallthru)
(code_label 16 15 17 5 15 "" [0 uses])

(note 17 16 18 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 18 17 22 5 arch/arm/kernel/perf_event.c:122 (set (reg:SI 135 [ <result> ])
        (reg/v:SI 134 [ max_events ])) 167 {*arm_movsi_insn} (nil))

(insn 22 18 28 5 arch/arm/kernel/perf_event.c:122 (set (reg/i:SI 0 r0)
        (reg:SI 135 [ <result> ])) 167 {*arm_movsi_insn} (nil))

(insn 28 22 0 5 arch/arm/kernel/perf_event.c:122 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 5 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function armpmu_event_update (armpmu_event_update)[0:1312]

; Splitting reg 150 -> 164 165
;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 7 3 2 arch/arm/kernel/perf_event.c:209 (set (reg/v/f:SI 151 [ event ])
        (reg:SI 0 r0 [ event ])) 167 {*arm_movsi_insn} (nil))

(insn 3 2 4 2 arch/arm/kernel/perf_event.c:209 (set (reg/v/f:SI 152 [ hwc ])
        (reg:SI 1 r1 [ hwc ])) 167 {*arm_movsi_insn} (nil))

(insn 4 3 5 2 arch/arm/kernel/perf_event.c:209 (set (reg/v:SI 153 [ idx ])
        (reg:SI 2 r2 [ idx ])) 167 {*arm_movsi_insn} (nil))

(insn 5 4 6 2 arch/arm/kernel/perf_event.c:209 (set (reg/v:SI 154 [ overflow ])
        (reg:SI 3 r3 [ overflow ])) 167 {*arm_movsi_insn} (nil))

(note 6 5 8 2 NOTE_INSN_FUNCTION_BEG)

(note 8 6 10 2 ("again") NOTE_INSN_DELETED_LABEL 20)

(insn 10 8 11 2 arch/arm/kernel/perf_event.c:213 (set (reg/f:SI 149 [ D.25228 ])
        (plus:SI (reg/v/f:SI 152 [ hwc ])
            (const_int 80 [0x50]))) 4 {*arm_addsi3} (nil))

(insn 11 10 29 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:251 (set (reg/f:SI 143 [ D.26321 ])
        (plus:SI (reg/v/f:SI 152 [ hwc ])
            (const_int 80 [0x50]))) 4 {*arm_addsi3} (nil))
;; End of basic block 2 -> ( 3)

;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2 6 5) -> 3
;; Pred edge  2 [100.0%]  (fallthru)
;; Pred edge  6 [71.0%]  (dfs_back)
;; Pred edge  5 [71.0%] 
(code_label 29 11 12 3 22 "" [2 uses])

(note 12 29 13 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 13 12 14 3 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:248 (set (reg/v:DI 133 [ prev_raw_count.501 ])
        (asm_operands/v:DI ("@ atomic64_read
	ldrexd	%0, %H0, [%1]") ("=&r") 0 [
                (reg/f:SI 143 [ D.26321 ])
                (mem/s/j:DI (reg/f:SI 149 [ D.25228 ]) [0 <variable>.counter+0 S8 A64])
            ]
             [
                (asm_input:SI ("r") 0)
                (asm_input:DI ("Qo") 0)
            ] 2628081)) -1 (nil))

(insn 14 13 15 3 arch/arm/kernel/perf_event.c:214 (set (reg/f:SI 155)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 15 14 16 3 arch/arm/kernel/perf_event.c:214 (set (reg/f:SI 156)
        (mem/f/c/i:SI (reg/f:SI 155) [0 armpmu+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 16 15 17 3 arch/arm/kernel/perf_event.c:214 (set (reg/f:SI 157)
        (mem/s/f/j:SI (plus:SI (reg/f:SI 156)
                (const_int 24 [0x18])) [0 <variable>.read_counter+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 17 16 18 3 arch/arm/kernel/perf_event.c:214 (set (reg:SI 0 r0)
        (reg/v:SI 153 [ idx ])) 167 {*arm_movsi_insn} (nil))

(call_insn 18 17 19 3 arch/arm/kernel/perf_event.c:214 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (reg/f:SI 157) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 249 {*call_value_reg_armv5} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 19 18 20 3 arch/arm/kernel/perf_event.c:214 (set (reg:SI 148 [ D.25232 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 20 19 21 3 arch/arm/kernel/perf_event.c:214 (set (reg/v:DI 144 [ new_raw_count ])
        (zero_extend:DI (reg:SI 148 [ D.25232 ]))) 138 {*arm_zero_extendsidi2} (nil))

(insn 21 20 24 3 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:356 (parallel [
            (asm_operands/v ("dmb") ("") 0 []
                 [] 2641905)
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))
;; End of basic block 3 -> ( 4)

;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 3 4) -> 4
;; Pred edge  3 [100.0%]  (fallthru)
;; Pred edge  4 [86.0%]  (dfs_back)
(code_label 24 21 22 4 21 "" [1 uses])

(note 22 24 23 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 23 22 25 4 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:359 (parallel [
            (set (reg/v:SI 142 [ res ])
                (asm_operands/v:SI ("@ atomic64_cmpxchg
ldrexd		%1, %H1, [%3]
mov		%0, #0
teq		%1, %4
teqeq		%H1, %H4
strexdeq	%0, %5, %H5, [%3]") ("=&r") 0 [
                        (reg/f:SI 143 [ D.26321 ])
                        (reg/v:DI 133 [ prev_raw_count.501 ])
                        (reg/v:DI 144 [ new_raw_count ])
                        (mem:DI (reg/f:SI 143 [ D.26321 ]) [0 S8 A64])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:DI ("r") 0)
                        (asm_input:DI ("r") 0)
                        (asm_input:DI ("Qo") 0)
                    ] 2642290))
            (set (reg/v:DI 141 [ oldval ])
                (asm_operands/v:DI ("@ atomic64_cmpxchg
ldrexd		%1, %H1, [%3]
mov		%0, #0
teq		%1, %4
teqeq		%H1, %H4
strexdeq	%0, %5, %H5, [%3]") ("=&r") 1 [
                        (reg/f:SI 143 [ D.26321 ])
                        (reg/v:DI 133 [ prev_raw_count.501 ])
                        (reg/v:DI 144 [ new_raw_count ])
                        (mem:DI (reg/f:SI 143 [ D.26321 ]) [0 S8 A64])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:DI ("r") 0)
                        (asm_input:DI ("r") 0)
                        (asm_input:DI ("Qo") 0)
                    ] 2642290))
            (set (mem:DI (reg/f:SI 143 [ D.26321 ]) [0 S8 A64])
                (asm_operands/v:DI ("@ atomic64_cmpxchg
ldrexd		%1, %H1, [%3]
mov		%0, #0
teq		%1, %4
teqeq		%H1, %H4
strexdeq	%0, %5, %H5, [%3]") ("=Qo") 2 [
                        (reg/f:SI 143 [ D.26321 ])
                        (reg/v:DI 133 [ prev_raw_count.501 ])
                        (reg/v:DI 144 [ new_raw_count ])
                        (mem:DI (reg/f:SI 143 [ D.26321 ]) [0 S8 A64])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:DI ("r") 0)
                        (asm_input:DI ("r") 0)
                        (asm_input:DI ("Qo") 0)
                    ] 2642290))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 25 23 26 4 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:368 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 142 [ res ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 26 25 27 4 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:368 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 24)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 8600 [0x2198])
        (nil)))
;; End of basic block 4 -> ( 4 5)

;; Succ edge  4 [86.0%]  (dfs_back)
;; Succ edge  5 [14.0%]  (fallthru)

;; Start of basic block ( 4) -> 5
;; Pred edge  4 [14.0%]  (fallthru)
(note 27 26 28 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 28 27 30 5 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:370 (parallel [
            (asm_operands/v ("dmb") ("") 0 []
                 [] 2643697)
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))

(insn 30 28 31 5 arch/arm/kernel/perf_event.c:216 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 141 [ oldval ]) 0)
            (subreg:SI (reg/v:DI 133 [ prev_raw_count.501 ]) 0))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 31 30 70 5 arch/arm/kernel/perf_event.c:216 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 29)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 5 -> ( 3 6)

;; Succ edge  3 [71.0%] 
;; Succ edge  6 [29.0%]  (fallthru)

;; Start of basic block ( 5) -> 6
;; Pred edge  5 [29.0%]  (fallthru)
(note 70 31 32 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 32 70 33 6 arch/arm/kernel/perf_event.c:216 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 141 [ oldval ]) 4)
            (subreg:SI (reg/v:DI 133 [ prev_raw_count.501 ]) 4))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 33 32 34 6 arch/arm/kernel/perf_event.c:216 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 29)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 6 -> ( 3 7)

;; Succ edge  3 [71.0%]  (dfs_back)
;; Succ edge  7 [29.0%]  (fallthru)

;; Start of basic block ( 6) -> 7
;; Pred edge  6 [29.0%]  (fallthru)
(note 34 33 35 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 35 34 36 7 arch/arm/kernel/perf_event.c:220 (set (reg/f:SI 158)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 36 35 37 7 arch/arm/kernel/perf_event.c:220 (set (reg/f:SI 159)
        (mem/f/c/i:SI (reg/f:SI 158) [0 armpmu+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 37 36 38 7 arch/arm/kernel/perf_event.c:220 (set (reg:DI 147 [ D.25235 ])
        (mem/s/j:DI (plus:SI (reg/f:SI 159)
                (const_int 64 [0x40])) [0 <variable>.max_period+0 S8 A64])) 163 {*arm_movdi} (nil))

(insn 38 37 39 7 arch/arm/kernel/perf_event.c:220 (set (reg/v:DI 134 [ new_raw_count.500 ])
        (and:DI (reg/v:DI 144 [ new_raw_count ])
            (reg:DI 147 [ D.25235 ]))) 64 {anddi3} (nil))

(insn 39 38 40 7 arch/arm/kernel/perf_event.c:221 (set (reg/v:DI 145 [ prev_raw_count ])
        (and:DI (reg/v:DI 141 [ oldval ])
            (reg:DI 147 [ D.25235 ]))) 64 {anddi3} (nil))

(insn 40 39 41 7 arch/arm/kernel/perf_event.c:223 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 154 [ overflow ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 41 40 42 7 arch/arm/kernel/perf_event.c:223 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 49)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
        (nil)))
;; End of basic block 7 -> ( 8 9)

;; Succ edge  8 [39.0%]  (fallthru)
;; Succ edge  9 [61.0%] 

;; Start of basic block ( 7) -> 8
;; Pred edge  7 [39.0%]  (fallthru)
(note 42 41 43 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 43 42 44 8 arch/arm/kernel/perf_event.c:224 (set (reg:DI 161)
        (const_int 1 [0x1])) 163 {*arm_movdi} (nil))

(insn 44 43 45 8 arch/arm/kernel/perf_event.c:224 (parallel [
            (set (reg:DI 160)
                (plus:DI (reg:DI 147 [ D.25235 ])
                    (reg:DI 161)))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (nil))

(insn 45 44 46 8 arch/arm/kernel/perf_event.c:224 (parallel [
            (set (reg:DI 162)
                (plus:DI (reg:DI 160)
                    (reg/v:DI 134 [ new_raw_count.500 ])))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (nil))

(insn 46 45 49 8 arch/arm/kernel/perf_event.c:224 (parallel [
            (set (reg/v:DI 146 [ delta ])
                (minus:DI (reg:DI 162)
                    (reg/v:DI 145 [ prev_raw_count ])))
            (clobber (reg:CC 24 cc))
        ]) 20 {*arm_subdi3} (nil))
;; End of basic block 8 -> ( 10)

;; Succ edge  10 [100.0%]  (fallthru)

;; Start of basic block ( 7) -> 9
;; Pred edge  7 [61.0%] 
(code_label 49 46 50 9 23 "" [1 uses])

(note 50 49 51 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 51 50 52 9 arch/arm/kernel/perf_event.c:226 (parallel [
            (set (reg/v:DI 146 [ delta ])
                (minus:DI (reg/v:DI 134 [ new_raw_count.500 ])
                    (reg/v:DI 145 [ prev_raw_count ])))
            (clobber (reg:CC 24 cc))
        ]) 20 {*arm_subdi3} (nil))
;; End of basic block 9 -> ( 10)

;; Succ edge  10 [100.0%]  (fallthru)

;; Start of basic block ( 8 9) -> 10
;; Pred edge  8 [100.0%]  (fallthru)
;; Pred edge  9 [100.0%]  (fallthru)
(code_label 52 51 53 10 24 "" [0 uses])

(note 53 52 54 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 54 53 55 10 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:284 (set (reg/f:SI 138 [ D.26333 ])
        (plus:SI (reg/v/f:SI 151 [ event ])
            (const_int 56 [0x38]))) 4 {*arm_addsi3} (nil))

(insn 55 54 56 10 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:276 (parallel [
            (set (reg/v:DI 139 [ result ])
                (asm_operands/v:DI ("@ atomic64_add
1:	ldrexd	%0, %H0, [%3]
	adds	%0, %0, %4
	adc	%H0, %H0, %H4
	strexd	%1, %0, %H0, [%3]
	teq	%1, #0
	bne	1b") ("=&r") 0 [
                        (reg/f:SI 138 [ D.26333 ])
                        (reg/v:DI 146 [ delta ])
                        (mem:DI (reg/f:SI 138 [ D.26333 ]) [0 S8 A64])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:DI ("r") 0)
                        (asm_input:DI ("Qo") 0)
                    ] 2631665))
            (set (reg/v:SI 140 [ tmp ])
                (asm_operands/v:SI ("@ atomic64_add
1:	ldrexd	%0, %H0, [%3]
	adds	%0, %0, %4
	adc	%H0, %H0, %H4
	strexd	%1, %0, %H0, [%3]
	teq	%1, #0
	bne	1b") ("=&r") 1 [
                        (reg/f:SI 138 [ D.26333 ])
                        (reg/v:DI 146 [ delta ])
                        (mem:DI (reg/f:SI 138 [ D.26333 ]) [0 S8 A64])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:DI ("r") 0)
                        (asm_input:DI ("Qo") 0)
                    ] 2631665))
            (set (mem:DI (reg/f:SI 138 [ D.26333 ]) [0 S8 A64])
                (asm_operands/v:DI ("@ atomic64_add
1:	ldrexd	%0, %H0, [%3]
	adds	%0, %0, %4
	adc	%H0, %H0, %H4
	strexd	%1, %0, %H0, [%3]
	teq	%1, #0
	bne	1b") ("=Qo") 2 [
                        (reg/f:SI 138 [ D.26333 ])
                        (reg/v:DI 146 [ delta ])
                        (mem:DI (reg/f:SI 138 [ D.26333 ]) [0 S8 A64])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:DI ("r") 0)
                        (asm_input:DI ("Qo") 0)
                    ] 2631665))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 56 55 57 10 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:324 (set (reg/f:SI 135 [ D.26338 ])
        (plus:SI (reg/v/f:SI 152 [ hwc ])
            (const_int 104 [0x68]))) 4 {*arm_addsi3} (nil))

(insn 57 56 73 10 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:316 (parallel [
            (set (reg/v:DI 136 [ result ])
                (asm_operands/v:DI ("@ atomic64_sub
1:	ldrexd	%0, %H0, [%3]
	subs	%0, %0, %4
	sbc	%H0, %H0, %H4
	strexd	%1, %0, %H0, [%3]
	teq	%1, #0
	bne	1b") ("=&r") 0 [
                        (reg/f:SI 135 [ D.26338 ])
                        (reg/v:DI 146 [ delta ])
                        (mem:DI (reg/f:SI 135 [ D.26338 ]) [0 S8 A64])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:DI ("r") 0)
                        (asm_input:DI ("Qo") 0)
                    ] 2636785))
            (set (reg/v:SI 137 [ tmp ])
                (asm_operands/v:SI ("@ atomic64_sub
1:	ldrexd	%0, %H0, [%3]
	subs	%0, %0, %4
	sbc	%H0, %H0, %H4
	strexd	%1, %0, %H0, [%3]
	teq	%1, #0
	bne	1b") ("=&r") 1 [
                        (reg/f:SI 135 [ D.26338 ])
                        (reg/v:DI 146 [ delta ])
                        (mem:DI (reg/f:SI 135 [ D.26338 ]) [0 S8 A64])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:DI ("r") 0)
                        (asm_input:DI ("Qo") 0)
                    ] 2636785))
            (set (mem:DI (reg/f:SI 135 [ D.26338 ]) [0 S8 A64])
                (asm_operands/v:DI ("@ atomic64_sub
1:	ldrexd	%0, %H0, [%3]
	subs	%0, %0, %4
	sbc	%H0, %H0, %H4
	strexd	%1, %0, %H0, [%3]
	teq	%1, #0
	bne	1b") ("=Qo") 2 [
                        (reg/f:SI 135 [ D.26338 ])
                        (reg/v:DI 146 [ delta ])
                        (mem:DI (reg/f:SI 135 [ D.26338 ]) [0 S8 A64])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:DI ("r") 0)
                        (asm_input:DI ("Qo") 0)
                    ] 2636785))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 73 57 74 10 arch/arm/kernel/perf_event.c:232 (set (reg:DI 166)
        (reg/v:DI 134 [ new_raw_count.500 ])) 163 {*arm_movdi} (nil))

(insn 74 73 75 10 arch/arm/kernel/perf_event.c:232 (set (reg:SI 164 [ <result> ])
        (subreg:SI (reg:DI 166) 0)) 167 {*arm_movsi_insn} (nil))

(insn 75 74 76 10 arch/arm/kernel/perf_event.c:232 (set (reg:SI 165 [ <result>+4 ])
        (subreg:SI (reg:DI 166) 4)) 167 {*arm_movsi_insn} (nil))

(insn 76 75 77 10 arch/arm/kernel/perf_event.c:232 (set (reg:SI 0 r0)
        (reg:SI 164 [ <result> ])) 167 {*arm_movsi_insn} (nil))

(insn 77 76 68 10 arch/arm/kernel/perf_event.c:232 (set (reg:SI 1 r1 [+4 ])
        (reg:SI 165 [ <result>+4 ])) 167 {*arm_movsi_insn} (nil))

(insn 68 77 0 10 arch/arm/kernel/perf_event.c:232 (use (reg/i:DI 0 r0)) -1 (nil))
;; End of basic block 10 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function armpmu_read (armpmu_read)[0:1313]

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 arch/arm/kernel/perf_event.c:236 (set (reg/v/f:SI 134 [ event ])
        (reg:SI 0 r0 [ event ])) 167 {*arm_movsi_insn} (nil))

(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 arch/arm/kernel/perf_event.c:240 (set (reg:SI 133 [ D.25248 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 134 [ event ])
                (const_int 224 [0xe0])) [0 <variable>.hw.D.23168.D.23159.idx+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 7 6 8 2 arch/arm/kernel/perf_event.c:240 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 133 [ D.25248 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 8 7 9 2 arch/arm/kernel/perf_event.c:240 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 22)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 3667 [0xe53])
        (nil)))
;; End of basic block 2 -> ( 4 3)

;; Succ edge  4 [36.7%] 
;; Succ edge  3 [63.3%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [63.3%]  (fallthru)
(note 9 8 10 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 10 9 11 3 arch/arm/kernel/perf_event.c:243 (set (reg:SI 135)
        (plus:SI (reg/v/f:SI 134 [ event ])
            (const_int 200 [0xc8]))) 4 {*arm_addsi3} (nil))

(insn 11 10 12 3 arch/arm/kernel/perf_event.c:243 (set (reg:SI 0 r0)
        (reg/v/f:SI 134 [ event ])) 167 {*arm_movsi_insn} (nil))

(insn 12 11 13 3 arch/arm/kernel/perf_event.c:243 (set (reg:SI 1 r1)
        (reg:SI 135)) 167 {*arm_movsi_insn} (nil))

(insn 13 12 14 3 arch/arm/kernel/perf_event.c:243 (set (reg:SI 2 r2)
        (reg:SI 133 [ D.25248 ])) 167 {*arm_movsi_insn} (nil))

(insn 14 13 15 3 arch/arm/kernel/perf_event.c:243 (set (reg:SI 3 r3)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(call_insn/j 15 14 22 3 arch/arm/kernel/perf_event.c:243 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("armpmu_event_update") [flags 0x3] <function_decl 0x114a1680 armpmu_event_update>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (return)
            (use (const_int 0 [0x0]))
        ]) 259 {*sibcall_value_insn} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))
;; End of basic block 3 -> ( 1)

;; Succ edge  EXIT [100.0%]  (ab,sibcall)

;; Start of basic block ( 2) -> 4
;; Pred edge  2 [36.7%] 
(code_label 22 15 25 4 36 "" [1 uses])

(note 25 22 0 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 4 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function armpmu_stop (armpmu_stop)[0:1314]

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 4 2 arch/arm/kernel/perf_event.c:248 (set (reg/v/f:SI 135 [ event ])
        (reg:SI 0 r0 [ event ])) 167 {*arm_movsi_insn} (nil))

(note 4 2 7 2 NOTE_INSN_FUNCTION_BEG)

(insn 7 4 8 2 arch/arm/kernel/perf_event.c:251 (set (reg/f:SI 137)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 8 7 9 2 arch/arm/kernel/perf_event.c:251 (set (reg/f:SI 134 [ armpmu.327 ])
        (mem/f/c/i:SI (reg/f:SI 137) [0 armpmu+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 9 8 10 2 arch/arm/kernel/perf_event.c:251 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 134 [ armpmu.327 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 10 9 11 2 arch/arm/kernel/perf_event.c:251 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 36)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 1014 [0x3f6])
        (nil)))
;; End of basic block 2 -> ( 5 3)

;; Succ edge  5 [10.1%] 
;; Succ edge  3 [89.9%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [89.9%]  (fallthru)
(note 11 10 12 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 12 11 13 3 arch/arm/kernel/perf_event.c:249 (set (reg:SI 139)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 135 [ event ])
                (const_int 272 [0x110])) [0 <variable>.hw.state+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 13 12 14 3 arch/arm/kernel/perf_event.c:249 (set (reg:SI 138)
        (and:SI (reg:SI 139)
            (const_int 1 [0x1]))) 67 {*arm_andsi3_insn} (nil))

(insn 14 13 15 3 arch/arm/kernel/perf_event.c:249 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 138)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 15 14 16 3 arch/arm/kernel/perf_event.c:249 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 36)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 6102 [0x17d6])
        (nil)))
;; End of basic block 3 -> ( 4 5)

;; Succ edge  4 [39.0%]  (fallthru)
;; Succ edge  5 [61.0%] 

;; Start of basic block ( 3) -> 4
;; Pred edge  3 [39.0%]  (fallthru)
(note 16 15 17 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 17 16 18 4 arch/arm/kernel/perf_event.c:249 (set (reg/v/f:SI 133 [ hwc ])
        (plus:SI (reg/v/f:SI 135 [ event ])
            (const_int 200 [0xc8]))) 4 {*arm_addsi3} (nil))

(insn 18 17 19 4 arch/arm/kernel/perf_event.c:259 (set (reg/f:SI 140)
        (mem/s/f/j:SI (plus:SI (reg/f:SI 134 [ armpmu.327 ])
                (const_int 16 [0x10])) [0 <variable>.disable+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 19 18 20 4 arch/arm/kernel/perf_event.c:259 (set (reg:SI 0 r0)
        (reg/v/f:SI 133 [ hwc ])) 167 {*arm_movsi_insn} (nil))

(insn 20 19 21 4 arch/arm/kernel/perf_event.c:259 (set (reg:SI 1 r1)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 135 [ event ])
                (const_int 224 [0xe0])) [0 <variable>.hw.D.23168.D.23159.idx+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(call_insn 21 20 22 4 arch/arm/kernel/perf_event.c:259 (parallel [
            (call (mem:SI (reg/f:SI 140) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 244 {*call_reg_armv5} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 22 21 23 4 arch/arm/kernel/perf_event.c:260 (parallel [
            (asm_operands/v ("") ("") 0 []
                 [] 8564613)
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))

(insn 23 22 24 4 arch/arm/kernel/perf_event.c:261 (set (reg:SI 0 r0)
        (reg/v/f:SI 135 [ event ])) 167 {*arm_movsi_insn} (nil))

(insn 24 23 25 4 arch/arm/kernel/perf_event.c:261 (set (reg:SI 1 r1)
        (reg/v/f:SI 133 [ hwc ])) 167 {*arm_movsi_insn} (nil))

(insn 25 24 26 4 arch/arm/kernel/perf_event.c:261 (set (reg:SI 2 r2)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 135 [ event ])
                (const_int 224 [0xe0])) [0 <variable>.hw.D.23168.D.23159.idx+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 26 25 27 4 arch/arm/kernel/perf_event.c:261 (set (reg:SI 3 r3)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(call_insn 27 26 28 4 arch/arm/kernel/perf_event.c:261 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("armpmu_event_update") [flags 0x3] <function_decl 0x114a1680 armpmu_event_update>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 28 27 29 4 arch/arm/kernel/perf_event.c:262 (set (reg:SI 141)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 135 [ event ])
                (const_int 272 [0x110])) [0 <variable>.hw.state+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 29 28 30 4 arch/arm/kernel/perf_event.c:262 (set (reg:SI 142)
        (ior:SI (reg:SI 141)
            (const_int 3 [0x3]))) 89 {*arm_iorsi3} (nil))

(insn 30 29 36 4 arch/arm/kernel/perf_event.c:262 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 135 [ event ])
                (const_int 272 [0x110])) [0 <variable>.hw.state+0 S4 A64])
        (reg:SI 142)) 167 {*arm_movsi_insn} (nil))
;; End of basic block 4 -> ( 5)

;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 4 2 3) -> 5
;; Pred edge  4 [100.0%]  (fallthru)
;; Pred edge  2 [10.1%] 
;; Pred edge  3 [61.0%] 
(code_label 36 30 39 5 39 "" [2 uses])

(note 39 36 0 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 5 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function validate_event (validate_event)[0:1318]

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 3 2 arch/arm/kernel/perf_event.c:353 (set (reg/v/f:SI 136 [ cpuc ])
        (reg:SI 0 r0 [ cpuc ])) 167 {*arm_movsi_insn} (nil))

(insn 3 2 4 2 arch/arm/kernel/perf_event.c:353 (set (reg/v/f:SI 137 [ event ])
        (reg:SI 1 r1 [ event ])) 167 {*arm_movsi_insn} (nil))

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(insn 7 4 8 2 arch/arm/kernel/perf_event.c:354 (set (reg:SI 138)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -136 [0xffffffffffffff78]))) 4 {*arm_addsi3} (nil))

(insn 8 7 9 2 arch/arm/kernel/perf_event.c:354 (set (reg:SI 139)
        (plus:SI (reg/v/f:SI 137 [ event ])
            (const_int 200 [0xc8]))) 4 {*arm_addsi3} (nil))

(insn 9 8 10 2 arch/arm/kernel/perf_event.c:354 (set (reg:SI 140)
        (const_int 136 [0x88])) 167 {*arm_movsi_insn} (nil))

(insn 10 9 11 2 arch/arm/kernel/perf_event.c:354 (set (reg:SI 0 r0)
        (reg:SI 138)) 167 {*arm_movsi_insn} (nil))

(insn 11 10 12 2 arch/arm/kernel/perf_event.c:354 (set (reg:SI 1 r1)
        (reg:SI 139)) 167 {*arm_movsi_insn} (nil))

(insn 12 11 13 2 arch/arm/kernel/perf_event.c:354 (set (reg:SI 2 r2)
        (reg:SI 140)) 167 {*arm_movsi_insn} (nil))

(call_insn 13 12 15 2 arch/arm/kernel/perf_event.c:354 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("memcpy") [flags 0x41] <function_decl 0x11574200 memcpy>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 15 13 16 2 arch/arm/kernel/perf_event.c:356 (set (reg/f:SI 142)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 16 15 17 2 arch/arm/kernel/perf_event.c:356 (set (reg:SI 143)
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 137 [ event ])
                (const_int 44 [0x2c])) [0 <variable>.pmu+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 17 16 18 2 arch/arm/kernel/perf_event.c:356 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 143)
            (reg/f:SI 142))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 18 17 19 2 arch/arm/kernel/perf_event.c:356 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 36)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 7837 [0x1e9d])
        (nil)))
;; End of basic block 2 -> ( 5 3)

;; Succ edge  5 [78.4%] 
;; Succ edge  3 [21.6%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [21.6%]  (fallthru)
(note 19 18 20 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 20 19 21 3 arch/arm/kernel/perf_event.c:356 (set (reg:SI 144)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ event ])
                (const_int 48 [0x30])) [0 <variable>.state+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 21 20 22 3 arch/arm/kernel/perf_event.c:356 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 144)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 22 21 23 3 arch/arm/kernel/perf_event.c:356 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 36)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 3667 [0xe53])
        (nil)))
;; End of basic block 3 -> ( 5 4)

;; Succ edge  5 [36.7%] 
;; Succ edge  4 [63.3%]  (fallthru)

;; Start of basic block ( 3) -> 4
;; Pred edge  3 [63.3%]  (fallthru)
(note 23 22 24 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 24 23 25 4 arch/arm/kernel/perf_event.c:359 (set (reg/f:SI 145)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 25 24 26 4 arch/arm/kernel/perf_event.c:359 (set (reg/f:SI 146)
        (mem/f/c/i:SI (reg/f:SI 145) [0 armpmu+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 26 25 27 4 arch/arm/kernel/perf_event.c:359 (set (reg:SI 147)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -136 [0xffffffffffffff78]))) 4 {*arm_addsi3} (nil))

(insn 27 26 28 4 arch/arm/kernel/perf_event.c:359 (set (reg/f:SI 148)
        (mem/s/f/j:SI (plus:SI (reg/f:SI 146)
                (const_int 20 [0x14])) [0 <variable>.get_event_idx+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 28 27 29 4 arch/arm/kernel/perf_event.c:359 (set (reg:SI 0 r0)
        (reg/v/f:SI 136 [ cpuc ])) 167 {*arm_movsi_insn} (nil))

(insn 29 28 30 4 arch/arm/kernel/perf_event.c:359 (set (reg:SI 1 r1)
        (reg:SI 147)) 167 {*arm_movsi_insn} (nil))

(call_insn 30 29 31 4 arch/arm/kernel/perf_event.c:359 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (reg/f:SI 148) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 249 {*call_value_reg_armv5} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 31 30 32 4 arch/arm/kernel/perf_event.c:359 (set (reg:SI 133 [ D.25370 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 32 31 33 4 arch/arm/kernel/perf_event.c:359 (set (reg:SI 149)
        (not:SI (reg:SI 133 [ D.25370 ]))) 134 {*arm_one_cmplsi2} (nil))

(insn 33 32 36 4 arch/arm/kernel/perf_event.c:359 (set (reg:SI 134 [ D.25367 ])
        (lshiftrt:SI (reg:SI 149)
            (const_int 31 [0x1f]))) 117 {*arm_shiftsi3} (nil))
;; End of basic block 4 -> ( 6)

;; Succ edge  6 [100.0%]  (fallthru)

;; Start of basic block ( 3 2) -> 5
;; Pred edge  3 [36.7%] 
;; Pred edge  2 [78.4%] 
(code_label 36 33 37 5 43 "" [2 uses])

(note 37 36 38 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 38 37 39 5 arch/arm/kernel/perf_event.c:357 (set (reg:SI 134 [ D.25367 ])
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 5 -> ( 6)

;; Succ edge  6 [100.0%]  (fallthru)

;; Start of basic block ( 5 4) -> 6
;; Pred edge  5 [100.0%]  (fallthru)
;; Pred edge  4 [100.0%]  (fallthru)
(code_label 39 38 40 6 44 "" [0 uses])

(note 40 39 41 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 41 40 45 6 arch/arm/kernel/perf_event.c:360 (set (reg:SI 135 [ <result> ])
        (reg:SI 134 [ D.25367 ])) 167 {*arm_movsi_insn} (nil))

(insn 45 41 51 6 arch/arm/kernel/perf_event.c:360 (set (reg/i:SI 0 r0)
        (reg:SI 135 [ <result> ])) 167 {*arm_movsi_insn} (nil))

(insn 51 45 0 6 arch/arm/kernel/perf_event.c:360 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 6 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function armpmu_platform_irq (armpmu_platform_irq)[0:1320]

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 3 2 arch/arm/kernel/perf_event.c:385 (set (reg/v:SI 135 [ irq ])
        (reg:SI 0 r0 [ irq ])) 167 {*arm_movsi_insn} (nil))

(insn 3 2 4 2 arch/arm/kernel/perf_event.c:385 (set (reg/v/f:SI 136 [ dev ])
        (reg:SI 1 r1 [ dev ])) 167 {*arm_movsi_insn} (nil))

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(insn 7 4 8 2 arch/arm/kernel/perf_event.c:388 (set (reg/f:SI 137)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 8 7 9 2 arch/arm/kernel/perf_event.c:388 (set (reg/f:SI 138)
        (mem/f/c/i:SI (plus:SI (reg/f:SI 137)
                (const_int 4 [0x4])) [0 pmu_device+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 9 8 10 2 arch/arm/kernel/perf_event.c:388 (set (reg/f:SI 139)
        (mem/s/f/j:SI (plus:SI (reg/f:SI 138)
                (const_int 92 [0x5c])) [0 <variable>.dev.platform_data+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 10 9 11 2 arch/arm/kernel/perf_event.c:388 (set (reg/f:SI 140)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 11 10 12 2 arch/arm/kernel/perf_event.c:388 (set (reg/f:SI 141)
        (mem/f/c/i:SI (reg/f:SI 140) [0 armpmu+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 12 11 13 2 arch/arm/kernel/perf_event.c:388 (set (reg/f:SI 142)
        (mem/s/f/j:SI (reg/f:SI 139) [0 <variable>.handle_irq+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 13 12 14 2 arch/arm/kernel/perf_event.c:388 (set (reg:SI 0 r0)
        (reg/v:SI 135 [ irq ])) 167 {*arm_movsi_insn} (nil))

(insn 14 13 15 2 arch/arm/kernel/perf_event.c:388 (set (reg:SI 1 r1)
        (reg/v/f:SI 136 [ dev ])) 167 {*arm_movsi_insn} (nil))

(insn 15 14 16 2 arch/arm/kernel/perf_event.c:388 (set (reg:SI 2 r2)
        (mem/s/f/j:SI (plus:SI (reg/f:SI 141)
                (const_int 8 [0x8])) [0 <variable>.handle_irq+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(call_insn 16 15 17 2 arch/arm/kernel/perf_event.c:388 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (reg/f:SI 142) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 249 {*call_value_reg_armv5} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 17 16 18 2 arch/arm/kernel/perf_event.c:388 (set (reg:SI 133 [ D.25412 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 18 17 22 2 arch/arm/kernel/perf_event.c:389 (set (reg:SI 134 [ <result> ])
        (reg:SI 133 [ D.25412 ])) 167 {*arm_movsi_insn} (nil))

(insn 22 18 28 2 arch/arm/kernel/perf_event.c:389 (set (reg/i:SI 0 r0)
        (reg:SI 134 [ <result> ])) 167 {*arm_movsi_insn} (nil))

(insn 28 22 0 2 arch/arm/kernel/perf_event.c:389 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 2 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function armpmu_enable (armpmu_enable)[0:1326]

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 33 0 32 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 32 33 35 2 NOTE_INSN_FUNCTION_BEG)

(insn 35 32 36 2 arch/arm/kernel/perf_event.c:587 (set (reg/f:SI 170)
        (symbol_ref:SI ("*.LANCHOR2") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 36 35 37 2 arch/arm/kernel/perf_event.c:587 (set (reg/v:SI 165 [ __ptr ])
        (asm_operands:SI ("") ("=r") 0 [
                (reg/f:SI 170)
            ]
             [
                (asm_input:SI ("0") 0)
            ] 8606498)) -1 (nil))

(insn 37 36 38 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 163 [ sp.81 ])
        (reg/v:SI 13 sp [ sp ])) 167 {*arm_movsi_insn} (nil))

(insn 38 37 39 2 arch/arm/kernel/perf_event.c:587 (set (reg/f:SI 171)
        (symbol_ref:SI ("__per_cpu_offset") [flags 0xc0] <var_decl 0x10b1cf60 __per_cpu_offset>)) 167 {*arm_movsi_insn} (nil))

(insn 39 38 40 2 arch/arm/kernel/perf_event.c:587 (set (reg:SI 173)
        (and:SI (reg:SI 163 [ sp.81 ])
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 40 39 41 2 arch/arm/kernel/perf_event.c:587 (set (reg:SI 172)
        (and:SI (reg:SI 173)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg:SI 163 [ sp.81 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 41 40 42 2 arch/arm/kernel/perf_event.c:587 (set (reg:SI 174)
        (mem/s/j:SI (plus:SI (reg:SI 172)
                (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 42 41 43 2 arch/arm/kernel/perf_event.c:587 (set (reg:SI 175)
        (mem/s/j:SI (plus:SI (mult:SI (reg:SI 174)
                    (const_int 4 [0x4]))
                (reg/f:SI 171)) [0 __per_cpu_offset S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 43 42 44 2 arch/arm/kernel/perf_event.c:587 (set (reg/v/f:SI 166 [ cpuc ])
        (plus:SI (reg/v:SI 165 [ __ptr ])
            (reg:SI 175))) 4 {*arm_addsi3} (nil))

(insn 44 43 45 2 arch/arm/kernel/perf_event.c:589 (set (reg/f:SI 176)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 45 44 46 2 arch/arm/kernel/perf_event.c:589 (set (reg:SI 177)
        (mem/f/c/i:SI (reg/f:SI 176) [0 armpmu+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 46 45 47 2 arch/arm/kernel/perf_event.c:589 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 177)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 47 46 48 2 arch/arm/kernel/perf_event.c:589 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 87)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 1014 [0x3f6])
        (nil)))
;; End of basic block 2 -> ( 10 3)

;; Succ edge  10 [10.1%] 
;; Succ edge  3 [89.9%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [89.9%]  (fallthru)
(note 48 47 49 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 49 48 50 3 arch/arm/kernel/perf_event.c:589 (set (reg/v:SI 167 [ enabled ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 50 49 72 3 arch/arm/kernel/perf_event.c:589 (set (reg/v:SI 168 [ idx ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 3 -> ( 7)

;; Succ edge  7 [100.0%]  (fallthru)

;; Start of basic block ( 7) -> 4
;; Pred edge  7 [97.1%] 
(code_label 72 50 53 4 56 "" [1 uses])

(note 53 72 54 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 54 53 55 4 arch/arm/kernel/perf_event.c:593 (set (reg:SI 178)
        (ashift:SI (reg/v:SI 168 [ idx ])
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (nil))

(insn 55 54 56 4 arch/arm/kernel/perf_event.c:593 (set (reg/v/f:SI 164 [ event ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 166 [ cpuc ])
                (reg:SI 178)) [0 <variable>.events S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 56 55 57 4 arch/arm/kernel/perf_event.c:595 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 164 [ event ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 57 56 58 4 arch/arm/kernel/perf_event.c:595 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 65)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 3017 [0xbc9])
        (nil)))
;; End of basic block 4 -> ( 6 5)

;; Succ edge  6 [30.2%] 
;; Succ edge  5 [69.8%]  (fallthru)

;; Start of basic block ( 4) -> 5
;; Pred edge  4 [69.8%]  (fallthru)
(note 58 57 59 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 59 58 60 5 arch/arm/kernel/perf_event.c:598 (set (reg:SI 179)
        (plus:SI (reg/v/f:SI 164 [ event ])
            (const_int 200 [0xc8]))) 4 {*arm_addsi3} (nil))

(insn 60 59 61 5 arch/arm/kernel/perf_event.c:598 (set (reg/f:SI 180)
        (mem/s/f/j:SI (plus:SI (reg/f:SI 162 [ armpmu.626 ])
                (const_int 12 [0xc])) [0 <variable>.enable+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 61 60 62 5 arch/arm/kernel/perf_event.c:598 (set (reg:SI 0 r0)
        (reg:SI 179)) 167 {*arm_movsi_insn} (nil))

(insn 62 61 63 5 arch/arm/kernel/perf_event.c:598 (set (reg:SI 1 r1)
        (reg/v:SI 168 [ idx ])) 167 {*arm_movsi_insn} (nil))

(call_insn 63 62 64 5 arch/arm/kernel/perf_event.c:598 (parallel [
            (call (mem:SI (reg/f:SI 180) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 244 {*call_reg_armv5} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 64 63 65 5 arch/arm/kernel/perf_event.c:599 (set (reg/v:SI 167 [ enabled ])
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 5 -> ( 6)

;; Succ edge  6 [100.0%]  (fallthru)

;; Start of basic block ( 4 5) -> 6
;; Pred edge  4 [30.2%] 
;; Pred edge  5 [100.0%]  (fallthru)
(code_label 65 64 66 6 55 "" [1 uses])

(note 66 65 67 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 67 66 68 6 arch/arm/kernel/perf_event.c:592 (set (reg/v:SI 168 [ idx ])
        (plus:SI (reg/v:SI 168 [ idx ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))
;; End of basic block 6 -> ( 7)

;; Succ edge  7 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 3 6) -> 7
;; Pred edge  3 [100.0%]  (fallthru)
;; Pred edge  6 [100.0%]  (fallthru,dfs_back)
(code_label 68 67 69 7 54 "" [0 uses])

(note 69 68 70 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 70 69 71 7 arch/arm/kernel/perf_event.c:592 discrim 1 (set (reg/f:SI 181)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 71 70 73 7 arch/arm/kernel/perf_event.c:592 discrim 1 (set (reg/f:SI 162 [ armpmu.626 ])
        (mem/f/c/i:SI (reg/f:SI 181) [0 armpmu+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 73 71 74 7 arch/arm/kernel/perf_event.c:592 (set (reg:SI 182)
        (mem/s/j:SI (plus:SI (reg/f:SI 162 [ armpmu.626 ])
                (const_int 56 [0x38])) [0 <variable>.num_events+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 74 73 75 7 arch/arm/kernel/perf_event.c:592 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 168 [ idx ])
            (reg:SI 182))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 75 74 76 7 arch/arm/kernel/perf_event.c:592 (set (pc)
        (if_then_else (le (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 72)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 9706 [0x25ea])
        (nil)))
;; End of basic block 7 -> ( 4 8)

;; Succ edge  4 [97.1%] 
;; Succ edge  8 [2.9%]  (fallthru)

;; Start of basic block ( 7) -> 8
;; Pred edge  7 [2.9%]  (fallthru)
(note 76 75 77 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 77 76 78 8 arch/arm/kernel/perf_event.c:602 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 167 [ enabled ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 78 77 79 8 arch/arm/kernel/perf_event.c:602 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 87)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 6102 [0x17d6])
        (nil)))
;; End of basic block 8 -> ( 9 10)

;; Succ edge  9 [39.0%]  (fallthru)
;; Succ edge  10 [61.0%] 

;; Start of basic block ( 8) -> 9
;; Pred edge  8 [39.0%]  (fallthru)
(note 79 78 80 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 80 79 81 9 arch/arm/kernel/perf_event.c:603 (set (reg/f:SI 183)
        (mem/s/f/j:SI (plus:SI (reg/f:SI 162 [ armpmu.626 ])
                (const_int 32 [0x20])) [0 <variable>.start+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(call_insn 81 80 87 9 arch/arm/kernel/perf_event.c:603 (parallel [
            (call (mem:SI (reg/f:SI 183) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 244 {*call_reg_armv5} (nil)
    (nil))
;; End of basic block 9 -> ( 10)

;; Succ edge  10 [100.0%]  (fallthru)

;; Start of basic block ( 9 2 8) -> 10
;; Pred edge  9 [100.0%]  (fallthru)
;; Pred edge  2 [10.1%] 
;; Pred edge  8 [61.0%] 
(code_label 87 81 90 10 57 "" [2 uses])

(note 90 87 0 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 10 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function armpmu_disable (armpmu_disable)[0:1327]

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 arch/arm/kernel/perf_event.c:608 (set (reg/f:SI 135)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 7 6 8 2 arch/arm/kernel/perf_event.c:608 (set (reg/f:SI 133 [ armpmu.367 ])
        (mem/f/c/i:SI (reg/f:SI 135) [0 armpmu+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 8 7 9 2 arch/arm/kernel/perf_event.c:608 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 133 [ armpmu.367 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 9 8 10 2 arch/arm/kernel/perf_event.c:608 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 18)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 2165 [0x875])
        (nil)))
;; End of basic block 2 -> ( 3 4)

;; Succ edge  3 [78.3%]  (fallthru)
;; Succ edge  4 [21.6%] 

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [78.3%]  (fallthru)
(note 10 9 11 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 11 10 12 3 arch/arm/kernel/perf_event.c:609 (set (reg/f:SI 136)
        (mem/s/f/j:SI (plus:SI (reg/f:SI 133 [ armpmu.367 ])
                (const_int 36 [0x24])) [0 <variable>.stop+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(call_insn 12 11 18 3 arch/arm/kernel/perf_event.c:609 (parallel [
            (call (mem:SI (reg/f:SI 136) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 244 {*call_reg_armv5} (nil)
    (nil))
;; End of basic block 3 -> ( 4)

;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 3 2) -> 4
;; Pred edge  3 [100.0%]  (fallthru)
;; Pred edge  2 [21.6%] 
(code_label 18 12 21 4 62 "" [1 uses])

(note 21 18 0 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 4 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function callchain_trace (callchain_trace)[0:1361]

; Splitting reg 142 -> 146 147
; Replacing insn: 25 with insns: 52 53 
;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 3 2 arch/arm/kernel/perf_event.c:765 (set (reg/v/f:SI 137 [ fr ])
        (reg:SI 0 r0 [ fr ])) 167 {*arm_movsi_insn} (nil))

(insn 3 2 4 2 arch/arm/kernel/perf_event.c:765 (set (reg/v/f:SI 138 [ data ])
        (reg:SI 1 r1 [ data ])) 167 {*arm_movsi_insn} (nil))

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(insn 7 4 8 2 arch/arm/kernel/perf_event.c:766 (set (reg/v/f:SI 134 [ entry ])
        (reg/v/f:SI 138 [ data ])) 167 {*arm_movsi_insn} (nil))

(insn 8 7 9 2 arch/arm/kernel/perf_event.c:767 (set (reg:SI 135 [ D.26217 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ fr ])
                (const_int 12 [0xc])) [0 <variable>.pc+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 9 8 10 2 include/linux/perf_event.h:1096 (set (reg:DI 133 [ D.26372 ])
        (mem/s/j:DI (reg/v/f:SI 134 [ entry ]) [0 <variable>.nr+0 S8 A64])) 163 {*arm_movdi} (nil))

(insn 10 9 11 2 include/linux/perf_event.h:1096 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 133 [ D.26372 ]) 4)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 11 10 45 2 include/linux/perf_event.h:1096 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 30)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 2 -> ( 7 4)

;; Succ edge  7 [50.0%] 
;; Succ edge  4 [50.0%]  (fallthru)

;; Start of basic block ( 2) -> 4
;; Pred edge  2 [50.0%]  (fallthru)
(note 45 11 14 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 14 45 15 4 include/linux/perf_event.h:1096 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 133 [ D.26372 ]) 0)
            (const_int 254 [0xfe]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 15 14 46 4 include/linux/perf_event.h:1096 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 30)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 4 -> ( 7 5)

;; Succ edge  7 [50.0%] 
;; Succ edge  5 [50.0%]  (fallthru)

;; Start of basic block ( 4) -> 5
;; Pred edge  4 [50.0%]  (fallthru)
(note 46 15 16 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 16 46 22 5 include/linux/perf_event.h:1096 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 133 [ D.26372 ]) 0)
            (const_int 254 [0xfe]))) 219 {*arm_cmpsi_insn} (nil))

(insn 22 16 23 5 include/linux/perf_event.h:1097 (set (reg:SI 139)
        (plus:SI (subreg:SI (reg:DI 133 [ D.26372 ]) 0)
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(insn 23 22 24 5 include/linux/perf_event.h:1097 (set (reg:SI 140)
        (ashift:SI (reg:SI 139)
            (const_int 3 [0x3]))) 117 {*arm_shiftsi3} (nil))

(insn 24 23 52 5 include/linux/perf_event.h:1097 (set (reg/f:SI 141)
        (plus:SI (reg/v/f:SI 134 [ entry ])
            (reg:SI 140))) 4 {*arm_addsi3} (nil))

(insn 52 24 53 5 include/linux/perf_event.h:1097 (set (reg:SI 146)
        (reg:SI 135 [ D.26217 ])) 167 {*arm_movsi_insn} (nil))

(insn 53 52 54 5 include/linux/perf_event.h:1097 (set (reg:SI 147 [+4 ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 54 53 55 5 include/linux/perf_event.h:1097 (set (mem/s/j:SI (reg/f:SI 141) [0 <variable>.ip S4 A64])
        (reg:SI 146)) 167 {*arm_movsi_insn} (nil))

(insn 55 54 27 5 include/linux/perf_event.h:1097 (set (mem/s/j:SI (plus:SI (reg/f:SI 141)
                (const_int 4 [0x4])) [0 <variable>.ip S4 A32])
        (reg:SI 147 [+4 ])) 167 {*arm_movsi_insn} (nil))

(insn 27 55 28 5 include/linux/perf_event.h:1097 (set (reg:DI 143)
        (const_int 1 [0x1])) 163 {*arm_movdi} (nil))

(insn 28 27 29 5 include/linux/perf_event.h:1097 (parallel [
            (set (reg:DI 144)
                (plus:DI (reg:DI 133 [ D.26372 ])
                    (reg:DI 143)))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (nil))

(insn 29 28 30 5 include/linux/perf_event.h:1097 (set (mem/s/j:DI (reg/v/f:SI 134 [ entry ]) [0 <variable>.nr+0 S8 A64])
        (reg:DI 144)) 163 {*arm_movdi} (nil))
;; End of basic block 5 -> ( 7)

;; Succ edge  7 [100.0%]  (fallthru)

;; Start of basic block ( 5 2 4) -> 7
;; Pred edge  5 [100.0%]  (fallthru)
;; Pred edge  2 [50.0%] 
;; Pred edge  4 [50.0%] 
(code_label 30 29 31 7 66 "" [2 uses])

(note 31 30 32 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 32 31 36 7 arch/arm/kernel/perf_event.c:769 (set (reg:SI 136 [ <result> ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 36 32 42 7 arch/arm/kernel/perf_event.c:769 (set (reg/i:SI 0 r0)
        (reg:SI 136 [ <result> ])) 167 {*arm_movsi_insn} (nil))

(insn 42 36 0 7 arch/arm/kernel/perf_event.c:769 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 7 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function armpmu_reset (armpmu_reset)[0:1357] (unlikely executed)

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)

(insn 5 2 6 2 arch/arm/kernel/perf_event.c:635 (set (reg/f:SI 137)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 6 5 7 2 arch/arm/kernel/perf_event.c:635 (set (reg/f:SI 135 [ armpmu.394 ])
        (mem/f/c/i:SI (reg/f:SI 137) [0 armpmu+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 7 6 8 2 arch/arm/kernel/perf_event.c:635 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 135 [ armpmu.394 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 8 7 9 2 arch/arm/kernel/perf_event.c:635 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 20)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 1014 [0x3f6])
        (nil)))
;; End of basic block 2 -> ( 3 5)

;; Succ edge  3 [89.9%]  (fallthru)
;; Succ edge  5 [10.1%] 

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [89.9%]  (fallthru)
(note 9 8 10 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 10 9 11 3 arch/arm/kernel/perf_event.c:635 discrim 1 (set (reg/f:SI 134 [ D.26120 ])
        (mem/s/f/j:SI (plus:SI (reg/f:SI 135 [ armpmu.394 ])
                (const_int 40 [0x28])) [0 <variable>.reset+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 11 10 12 3 arch/arm/kernel/perf_event.c:635 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 134 [ D.26120 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 12 11 13 3 arch/arm/kernel/perf_event.c:635 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 20)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 2165 [0x875])
        (nil)))
;; End of basic block 3 -> ( 4 5)

;; Succ edge  4 [78.3%]  (fallthru)
;; Succ edge  5 [21.6%] 

;; Start of basic block ( 3) -> 4
;; Pred edge  3 [78.3%]  (fallthru)
(note 13 12 14 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 14 13 15 4 arch/arm/kernel/perf_event.c:636 (set (reg:SI 0 r0)
        (reg/f:SI 134 [ D.26120 ])) 167 {*arm_movsi_insn} (nil))

(insn 15 14 16 4 arch/arm/kernel/perf_event.c:636 (set (reg:SI 1 r1)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 16 15 17 4 arch/arm/kernel/perf_event.c:636 (set (reg:SI 2 r2)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(call_insn/j 17 16 20 4 arch/arm/kernel/perf_event.c:636 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("on_each_cpu") [flags 0x41] <function_decl 0x10b3a780 on_each_cpu>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (return)
            (use (const_int 0 [0x0]))
        ]) 259 {*sibcall_value_insn} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))
;; End of basic block 4 -> ( 1)

;; Succ edge  EXIT [100.0%]  (ab,sibcall)

;; Start of basic block ( 2 3) -> 5
;; Pred edge  2 [10.1%] 
;; Pred edge  3 [21.6%] 
(code_label 20 17 21 5 71 "" [2 uses])

(note 21 20 22 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 22 21 24 5 arch/arm/kernel/perf_event.c:637 (set (reg:SI 133 [ D.26123 ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 24 22 28 5 arch/arm/kernel/perf_event.c:638 (set (reg:SI 136 [ <result> ])
        (reg:SI 133 [ D.26123 ])) 167 {*arm_movsi_insn} (nil))

(insn 28 24 34 5 arch/arm/kernel/perf_event.c:638 (set (reg/i:SI 0 r0)
        (reg:SI 136 [ <result> ])) 167 {*arm_movsi_insn} (nil))

(insn 34 28 0 5 arch/arm/kernel/perf_event.c:638 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 5 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function armv7pmu_write_counter (armv7pmu_write_counter)[0:1338]

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 3 2 arch/arm/kernel/perf_event_v7.c:831 (set (reg/v:SI 137 [ idx ])
        (reg:SI 0 r0 [ idx ])) 167 {*arm_movsi_insn} (nil))

(insn 3 2 4 2 arch/arm/kernel/perf_event_v7.c:831 (set (reg/v:SI 138 [ value ])
        (reg:SI 1 r1 [ value ])) 167 {*arm_movsi_insn} (nil))

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(insn 7 4 8 2 arch/arm/kernel/perf_event_v7.c:832 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 137 [ idx ])
            (const_int 1 [0x1]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 8 7 9 2 arch/arm/kernel/perf_event_v7.c:832 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 13)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 8009 [0x1f49])
        (nil)))
;; End of basic block 2 -> ( 3 4)

;; Succ edge  3 [19.9%]  (fallthru)
;; Succ edge  4 [80.1%] 

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [19.9%]  (fallthru)
(note 9 8 10 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 10 9 13 3 arch/arm/kernel/perf_event_v7.c:833 (asm_operands/v ("mcr p15, 0, %0, c9, c13, 0") ("") 0 [
            (reg/v:SI 138 [ value ])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8912595) -1 (nil))
;; End of basic block 3 -> ( 11)

;; Succ edge  11 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 4
;; Pred edge  2 [80.1%] 
(code_label 13 10 14 4 76 "" [1 uses])

(note 14 13 15 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 15 14 16 4 arch/arm/kernel/perf_event_v7.c:834 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 137 [ idx ])
            (const_int 1 [0x1]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 16 15 17 4 arch/arm/kernel/perf_event_v7.c:834 (set (pc)
        (if_then_else (le (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 51)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 4 [0x4])
        (nil)))
;; End of basic block 4 -> ( 5 10)

;; Succ edge  5 [100.0%]  (fallthru)
;; Succ edge  10 [0.0%] 

;; Start of basic block ( 4) -> 5
;; Pred edge  4 [100.0%]  (fallthru)
(note 17 16 18 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 18 17 19 5 arch/arm/kernel/perf_event_v7.c:834 discrim 1 (set (reg/f:SI 139)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 19 18 20 5 arch/arm/kernel/perf_event_v7.c:834 discrim 1 (set (reg/f:SI 140)
        (mem/f/c/i:SI (reg/f:SI 139) [0 armpmu+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 20 19 21 5 arch/arm/kernel/perf_event_v7.c:834 discrim 1 (set (reg:SI 141)
        (mem/s/j:SI (plus:SI (reg/f:SI 140)
                (const_int 56 [0x38])) [0 <variable>.num_events+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 21 20 22 5 arch/arm/kernel/perf_event_v7.c:834 discrim 1 (set (reg:SI 136 [ D.25836 ])
        (plus:SI (reg:SI 141)
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(insn 22 21 23 5 arch/arm/kernel/perf_event_v7.c:834 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 137 [ idx ])
            (reg:SI 136 [ D.25836 ]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 23 22 24 5 arch/arm/kernel/perf_event_v7.c:834 discrim 1 (set (pc)
        (if_then_else (gt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 51)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 4 [0x4])
        (nil)))
;; End of basic block 5 -> ( 6 10)

;; Succ edge  6 [100.0%]  (fallthru)
;; Succ edge  10 [0.0%] 

;; Start of basic block ( 5) -> 6
;; Pred edge  5 [100.0%]  (fallthru)
(note 24 23 25 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 25 24 26 6 arch/arm/kernel/perf_event_v7.c:835 (set (reg:SI 135 [ idx.374 ])
        (reg/v:SI 137 [ idx ])) 167 {*arm_movsi_insn} (nil))

(insn 26 25 27 6 arch/arm/kernel/perf_event_v7.c:800 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 135 [ idx.374 ])
            (const_int 1 [0x1]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 27 26 28 6 arch/arm/kernel/perf_event_v7.c:800 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 31)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 4 [0x4])
        (nil)))
;; End of basic block 6 -> ( 8 7)

;; Succ edge  8 [0.0%] 
;; Succ edge  7 [100.0%]  (fallthru)

;; Start of basic block ( 6) -> 7
;; Pred edge  6 [100.0%]  (fallthru)
(note 28 27 29 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 29 28 30 7 arch/arm/kernel/perf_event_v7.c:800 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 135 [ idx.374 ])
            (reg:SI 136 [ D.25836 ]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 30 29 31 7 arch/arm/kernel/perf_event_v7.c:800 discrim 1 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 42)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))
;; End of basic block 7 -> ( 8 9)

;; Succ edge  8 [0.0%]  (fallthru)
;; Succ edge  9 [100.0%] 

;; Start of basic block ( 6 7) -> 8
;; Pred edge  6 [0.0%] 
;; Pred edge  7 [0.0%]  (fallthru)
(code_label 31 30 32 8 79 "" [1 uses])

(note 32 31 33 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 33 32 34 8 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 134 [ sp.81 ])
        (reg/v:SI 13 sp [ sp ])) 167 {*arm_movsi_insn} (nil))

(insn 34 33 35 8 arch/arm/kernel/perf_event_v7.c:801 (set (reg:SI 142)
        (symbol_ref/v/f:SI ("*.LC0") [flags 0x82] <string_cst 0x111c4900>)) 167 {*arm_movsi_insn} (nil))

(insn 35 34 36 8 arch/arm/kernel/perf_event_v7.c:801 (set (reg:SI 144)
        (and:SI (reg:SI 134 [ sp.81 ])
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 36 35 37 8 arch/arm/kernel/perf_event_v7.c:801 (set (reg:SI 143)
        (and:SI (reg:SI 144)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg:SI 134 [ sp.81 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 37 36 38 8 arch/arm/kernel/perf_event_v7.c:801 (set (reg:SI 0 r0)
        (reg:SI 142)) 167 {*arm_movsi_insn} (nil))

(insn 38 37 39 8 arch/arm/kernel/perf_event_v7.c:801 (set (reg:SI 1 r1)
        (mem/s/j:SI (plus:SI (reg:SI 143)
                (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 39 38 40 8 arch/arm/kernel/perf_event_v7.c:801 (set (reg:SI 2 r2)
        (reg:SI 135 [ idx.374 ])) 167 {*arm_movsi_insn} (nil))

(call_insn/j 40 39 42 8 arch/arm/kernel/perf_event_v7.c:801 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (return)
            (use (const_int 0 [0x0]))
        ]) 259 {*sibcall_value_insn} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))
;; End of basic block 8 -> ( 1)

;; Succ edge  EXIT [100.0%]  (ab,sibcall)

;; Start of basic block ( 7) -> 9
;; Pred edge  7 [100.0%] 
(code_label 42 40 43 9 80 "" [1 uses])

(note 43 42 44 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 44 43 45 9 arch/arm/kernel/perf_event_v7.c:807 (set (reg:SI 145)
        (plus:SI (reg:SI 135 [ idx.374 ])
            (const_int -2 [0xfffffffffffffffe]))) 4 {*arm_addsi3} (nil))

(insn 45 44 46 9 arch/arm/kernel/perf_event_v7.c:807 (set (reg:SI 146)
        (and:SI (reg:SI 145)
            (const_int 31 [0x1f]))) 67 {*arm_andsi3_insn} (nil))

(insn 46 45 47 9 arch/arm/kernel/perf_event_v7.c:807 (asm_operands/v ("mcr p15, 0, %0, c9, c12, 5") ("") 0 [
            (reg:SI 146)
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8909266) -1 (nil))

(insn 47 46 48 9 arch/arm/kernel/perf_event_v7.c:808 (parallel [
            (asm_operands/v ("isb") ("") 0 []
                 [] 8909394)
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))

(insn 48 47 51 9 arch/arm/kernel/perf_event_v7.c:836 (asm_operands/v ("mcr p15, 0, %0, c9, c13, 2") ("") 0 [
            (reg/v:SI 138 [ value ])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8912980) -1 (nil))
;; End of basic block 9 -> ( 11)

;; Succ edge  11 [100.0%]  (fallthru)

;; Start of basic block ( 5 4) -> 10
;; Pred edge  5 [0.0%] 
;; Pred edge  4 [0.0%] 
(code_label 51 48 52 10 78 "" [2 uses])

(note 52 51 53 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 53 52 54 10 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 133 [ sp.81 ])
        (reg/v:SI 13 sp [ sp ])) 167 {*arm_movsi_insn} (nil))

(insn 54 53 55 10 arch/arm/kernel/perf_event_v7.c:839 (set (reg:SI 147)
        (symbol_ref/v/f:SI ("*.LC1") [flags 0x82] <string_cst 0x115c5a00>)) 167 {*arm_movsi_insn} (nil))

(insn 55 54 56 10 arch/arm/kernel/perf_event_v7.c:839 (set (reg:SI 149)
        (and:SI (reg:SI 133 [ sp.81 ])
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 56 55 57 10 arch/arm/kernel/perf_event_v7.c:839 (set (reg:SI 148)
        (and:SI (reg:SI 149)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg:SI 133 [ sp.81 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 57 56 58 10 arch/arm/kernel/perf_event_v7.c:839 (set (reg:SI 0 r0)
        (reg:SI 147)) 167 {*arm_movsi_insn} (nil))

(insn 58 57 59 10 arch/arm/kernel/perf_event_v7.c:839 (set (reg:SI 1 r1)
        (mem/s/j:SI (plus:SI (reg:SI 148)
                (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 59 58 60 10 arch/arm/kernel/perf_event_v7.c:839 (set (reg:SI 2 r2)
        (reg/v:SI 137 [ idx ])) 167 {*arm_movsi_insn} (nil))

(call_insn/j 60 59 67 10 arch/arm/kernel/perf_event_v7.c:839 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (return)
            (use (const_int 0 [0x0]))
        ]) 259 {*sibcall_value_insn} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))
;; End of basic block 10 -> ( 1)

;; Succ edge  EXIT [100.0%]  (ab,sibcall)

;; Start of basic block ( 9 3) -> 11
;; Pred edge  9 [100.0%]  (fallthru)
;; Pred edge  3 [100.0%]  (fallthru)
(code_label 67 60 70 11 81 "" [0 uses])

(note 70 67 0 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 11 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function armv7pmu_read_counter (armv7pmu_read_counter)[0:1337]

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 arch/arm/kernel/perf_event_v7.c:814 (set (reg/v:SI 139 [ idx ])
        (reg:SI 0 r0 [ idx ])) 167 {*arm_movsi_insn} (nil))

(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 arch/arm/kernel/perf_event_v7.c:817 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 139 [ idx ])
            (const_int 1 [0x1]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 7 6 8 2 arch/arm/kernel/perf_event_v7.c:817 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 12)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 8009 [0x1f49])
        (nil)))
;; End of basic block 2 -> ( 3 4)

;; Succ edge  3 [19.9%]  (fallthru)
;; Succ edge  4 [80.1%] 

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [19.9%]  (fallthru)
(note 8 7 9 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 9 8 12 3 arch/arm/kernel/perf_event_v7.c:818 (set (reg/v:SI 135 [ value ])
        (asm_operands/v:SI ("mrc p15, 0, %0, c9, c13, 0") ("=r") 0 []
             [] 8910675)) -1 (nil))
;; End of basic block 3 -> ( 11)

;; Succ edge  11 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 4
;; Pred edge  2 [80.1%] 
(code_label 12 9 13 4 86 "" [1 uses])

(note 13 12 14 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 14 13 15 4 arch/arm/kernel/perf_event_v7.c:819 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 139 [ idx ])
            (const_int 1 [0x1]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 15 14 16 4 arch/arm/kernel/perf_event_v7.c:819 (set (pc)
        (if_then_else (le (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 52)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 4 [0x4])
        (nil)))
;; End of basic block 4 -> ( 5 10)

;; Succ edge  5 [100.0%]  (fallthru)
;; Succ edge  10 [0.0%] 

;; Start of basic block ( 4) -> 5
;; Pred edge  4 [100.0%]  (fallthru)
(note 16 15 17 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 17 16 18 5 arch/arm/kernel/perf_event_v7.c:819 discrim 1 (set (reg/f:SI 140)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 18 17 19 5 arch/arm/kernel/perf_event_v7.c:819 discrim 1 (set (reg/f:SI 141)
        (mem/f/c/i:SI (reg/f:SI 140) [0 armpmu+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 19 18 20 5 arch/arm/kernel/perf_event_v7.c:819 discrim 1 (set (reg:SI 142)
        (mem/s/j:SI (plus:SI (reg/f:SI 141)
                (const_int 56 [0x38])) [0 <variable>.num_events+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 20 19 21 5 arch/arm/kernel/perf_event_v7.c:819 discrim 1 (set (reg:SI 137 [ D.25815 ])
        (plus:SI (reg:SI 142)
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(insn 21 20 22 5 arch/arm/kernel/perf_event_v7.c:819 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 139 [ idx ])
            (reg:SI 137 [ D.25815 ]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 22 21 23 5 arch/arm/kernel/perf_event_v7.c:819 discrim 1 (set (pc)
        (if_then_else (gt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 52)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 4 [0x4])
        (nil)))
;; End of basic block 5 -> ( 6 10)

;; Succ edge  6 [100.0%]  (fallthru)
;; Succ edge  10 [0.0%] 

;; Start of basic block ( 5) -> 6
;; Pred edge  5 [100.0%]  (fallthru)
(note 23 22 24 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 24 23 25 6 arch/arm/kernel/perf_event_v7.c:820 (set (reg:SI 136 [ idx.372 ])
        (reg/v:SI 139 [ idx ])) 167 {*arm_movsi_insn} (nil))

(insn 25 24 26 6 arch/arm/kernel/perf_event_v7.c:800 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 136 [ idx.372 ])
            (const_int 1 [0x1]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 26 25 27 6 arch/arm/kernel/perf_event_v7.c:800 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 30)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 4 [0x4])
        (nil)))
;; End of basic block 6 -> ( 8 7)

;; Succ edge  8 [0.0%] 
;; Succ edge  7 [100.0%]  (fallthru)

;; Start of basic block ( 6) -> 7
;; Pred edge  6 [100.0%]  (fallthru)
(note 27 26 28 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 28 27 29 7 arch/arm/kernel/perf_event_v7.c:800 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 136 [ idx.372 ])
            (reg:SI 137 [ D.25815 ]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 29 28 30 7 arch/arm/kernel/perf_event_v7.c:800 discrim 1 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 43)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))
;; End of basic block 7 -> ( 8 9)

;; Succ edge  8 [0.0%]  (fallthru)
;; Succ edge  9 [100.0%] 

;; Start of basic block ( 6 7) -> 8
;; Pred edge  6 [0.0%] 
;; Pred edge  7 [0.0%]  (fallthru)
(code_label 30 29 31 8 89 "" [1 uses])

(note 31 30 32 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 32 31 33 8 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 134 [ sp.81 ])
        (reg/v:SI 13 sp [ sp ])) 167 {*arm_movsi_insn} (nil))

(insn 33 32 34 8 arch/arm/kernel/perf_event_v7.c:801 (set (reg:SI 143)
        (symbol_ref/v/f:SI ("*.LC0") [flags 0x82] <string_cst 0x111c4900>)) 167 {*arm_movsi_insn} (nil))

(insn 34 33 35 8 arch/arm/kernel/perf_event_v7.c:801 (set (reg:SI 145)
        (and:SI (reg:SI 134 [ sp.81 ])
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 35 34 36 8 arch/arm/kernel/perf_event_v7.c:801 (set (reg:SI 144)
        (and:SI (reg:SI 145)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg:SI 134 [ sp.81 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 36 35 37 8 arch/arm/kernel/perf_event_v7.c:801 (set (reg:SI 0 r0)
        (reg:SI 143)) 167 {*arm_movsi_insn} (nil))

(insn 37 36 38 8 arch/arm/kernel/perf_event_v7.c:801 (set (reg:SI 1 r1)
        (mem/s/j:SI (plus:SI (reg:SI 144)
                (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 38 37 39 8 arch/arm/kernel/perf_event_v7.c:801 (set (reg:SI 2 r2)
        (reg:SI 136 [ idx.372 ])) 167 {*arm_movsi_insn} (nil))

(call_insn 39 38 40 8 arch/arm/kernel/perf_event_v7.c:801 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 40 39 43 8 arch/arm/kernel/perf_event_v7.c:815 (set (reg/v:SI 135 [ value ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 8 -> ( 11)

;; Succ edge  11 [100.0%]  (fallthru)

;; Start of basic block ( 7) -> 9
;; Pred edge  7 [100.0%] 
(code_label 43 40 44 9 90 "" [1 uses])

(note 44 43 45 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 45 44 46 9 arch/arm/kernel/perf_event_v7.c:807 (set (reg:SI 146)
        (plus:SI (reg:SI 136 [ idx.372 ])
            (const_int -2 [0xfffffffffffffffe]))) 4 {*arm_addsi3} (nil))

(insn 46 45 47 9 arch/arm/kernel/perf_event_v7.c:807 (set (reg:SI 147)
        (and:SI (reg:SI 146)
            (const_int 31 [0x1f]))) 67 {*arm_andsi3_insn} (nil))

(insn 47 46 48 9 arch/arm/kernel/perf_event_v7.c:807 (asm_operands/v ("mcr p15, 0, %0, c9, c12, 5") ("") 0 [
            (reg:SI 147)
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8909266) -1 (nil))

(insn 48 47 49 9 arch/arm/kernel/perf_event_v7.c:808 (parallel [
            (asm_operands/v ("isb") ("") 0 []
                 [] 8909394)
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))

(insn 49 48 52 9 arch/arm/kernel/perf_event_v7.c:821 (set (reg/v:SI 135 [ value ])
        (asm_operands/v:SI ("mrc p15, 0, %0, c9, c13, 2") ("=r") 0 []
             [] 8911060)) -1 (nil))
;; End of basic block 9 -> ( 11)

;; Succ edge  11 [100.0%]  (fallthru)

;; Start of basic block ( 5 4) -> 10
;; Pred edge  5 [0.0%] 
;; Pred edge  4 [0.0%] 
(code_label 52 49 53 10 88 "" [2 uses])

(note 53 52 54 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 54 53 55 10 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 133 [ sp.81 ])
        (reg/v:SI 13 sp [ sp ])) 167 {*arm_movsi_insn} (nil))

(insn 55 54 56 10 arch/arm/kernel/perf_event_v7.c:824 (set (reg:SI 148)
        (symbol_ref/v/f:SI ("*.LC2") [flags 0x82] <string_cst 0x115c5a50>)) 167 {*arm_movsi_insn} (nil))

(insn 56 55 57 10 arch/arm/kernel/perf_event_v7.c:824 (set (reg:SI 150)
        (and:SI (reg:SI 133 [ sp.81 ])
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 57 56 58 10 arch/arm/kernel/perf_event_v7.c:824 (set (reg:SI 149)
        (and:SI (reg:SI 150)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg:SI 133 [ sp.81 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 58 57 59 10 arch/arm/kernel/perf_event_v7.c:824 (set (reg:SI 0 r0)
        (reg:SI 148)) 167 {*arm_movsi_insn} (nil))

(insn 59 58 60 10 arch/arm/kernel/perf_event_v7.c:824 (set (reg:SI 1 r1)
        (mem/s/j:SI (plus:SI (reg:SI 149)
                (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 60 59 61 10 arch/arm/kernel/perf_event_v7.c:824 (set (reg:SI 2 r2)
        (reg/v:SI 139 [ idx ])) 167 {*arm_movsi_insn} (nil))

(call_insn 61 60 62 10 arch/arm/kernel/perf_event_v7.c:824 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 62 61 63 10 arch/arm/kernel/perf_event_v7.c:815 (set (reg/v:SI 135 [ value ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 10 -> ( 11)

;; Succ edge  11 [100.0%]  (fallthru)

;; Start of basic block ( 3 9 10 8) -> 11
;; Pred edge  3 [100.0%]  (fallthru)
;; Pred edge  9 [100.0%]  (fallthru)
;; Pred edge  10 [100.0%]  (fallthru)
;; Pred edge  8 [100.0%]  (fallthru)
(code_label 63 62 64 11 87 "" [0 uses])

(note 64 63 65 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 65 64 69 11 arch/arm/kernel/perf_event_v7.c:828 (set (reg:SI 138 [ <result> ])
        (reg/v:SI 135 [ value ])) 167 {*arm_movsi_insn} (nil))

(insn 69 65 75 11 arch/arm/kernel/perf_event_v7.c:828 (set (reg/i:SI 0 r0)
        (reg:SI 138 [ <result> ])) 167 {*arm_movsi_insn} (nil))

(insn 75 69 0 11 arch/arm/kernel/perf_event_v7.c:828 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 11 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function init_hw_perf_events (init_hw_perf_events)[0:1358] (unlikely executed)

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)

(insn 5 2 6 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cputype.h:60 (parallel [
            (set (reg/v:SI 138 [ cpuid ])
                (asm_operands:SI ("mrc	p15, 0, %0, c0, c0, 0") ("=r") 0 []
                     [] 8511357))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 6 5 7 2 arch/arm/kernel/perf_event.c:645 (set (reg/v:SI 137 [ implementor ])
        (lshiftrt:SI (reg/v:SI 138 [ cpuid ])
            (const_int 24 [0x18]))) 117 {*arm_shiftsi3} (nil))

(insn 7 6 8 2 arch/arm/kernel/perf_event.c:649 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 137 [ implementor ])
            (const_int 65 [0x41]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 8 7 9 2 arch/arm/kernel/perf_event.c:649 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 175)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))
;; End of basic block 2 -> ( 3 19)

;; Succ edge  3 [28.0%]  (fallthru)
;; Succ edge  19 [72.0%] 

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [28.0%]  (fallthru)
(note 9 8 10 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 10 9 11 3 arch/arm/kernel/perf_event.c:650 (set (reg:SI 142)
        (const_int 65520 [0xfff0])) 167 {*arm_movsi_insn} (nil))

(insn 11 10 12 3 arch/arm/kernel/perf_event.c:650 (set (reg:SI 141)
        (and:SI (reg/v:SI 138 [ cpuid ])
            (reg:SI 142))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg/v:SI 138 [ cpuid ])
            (const_int 65520 [0xfff0]))
        (nil)))

(insn 12 11 13 3 arch/arm/kernel/perf_event.c:650 (set (reg:SI 143)
        (const_int 46944 [0xb760])) 167 {*arm_movsi_insn} (nil))

(insn 13 12 14 3 arch/arm/kernel/perf_event.c:650 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 141)
            (reg:SI 143))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 14 13 239 3 arch/arm/kernel/perf_event.c:650 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 50)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
        (nil)))
;; End of basic block 3 -> ( 13 4)

;; Succ edge  13 [29.0%] 
;; Succ edge  4 [71.0%]  (fallthru)

;; Start of basic block ( 3) -> 4
;; Pred edge  3 [71.0%]  (fallthru)
(note 239 14 15 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 15 239 16 4 arch/arm/kernel/perf_event.c:650 (set (reg:SI 144)
        (const_int 46944 [0xb760])) 167 {*arm_movsi_insn} (nil))

(insn 16 15 17 4 arch/arm/kernel/perf_event.c:650 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 141)
            (reg:SI 144))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 17 16 240 4 arch/arm/kernel/perf_event.c:650 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 29)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 4 -> ( 8 5)

;; Succ edge  8 [50.0%] 
;; Succ edge  5 [50.0%]  (fallthru)

;; Start of basic block ( 4) -> 5
;; Pred edge  4 [50.0%]  (fallthru)
(note 240 17 18 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 18 240 19 5 arch/arm/kernel/perf_event.c:650 (set (reg:SI 145)
        (const_int 45920 [0xb360])) 167 {*arm_movsi_insn} (nil))

(insn 19 18 20 5 arch/arm/kernel/perf_event.c:650 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 141)
            (reg:SI 145))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 20 19 241 5 arch/arm/kernel/perf_event.c:650 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 50)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
        (nil)))
;; End of basic block 5 -> ( 13 6)

;; Succ edge  13 [29.0%] 
;; Succ edge  6 [71.0%]  (fallthru)

;; Start of basic block ( 5) -> 6
;; Pred edge  5 [71.0%]  (fallthru)
(note 241 20 21 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 21 241 22 6 arch/arm/kernel/perf_event.c:650 (set (reg:SI 146)
        (const_int 46432 [0xb560])) 167 {*arm_movsi_insn} (nil))

(insn 22 21 23 6 arch/arm/kernel/perf_event.c:650 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 141)
            (reg:SI 146))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 23 22 242 6 arch/arm/kernel/perf_event.c:650 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 50)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
        (nil)))
;; End of basic block 6 -> ( 13 7)

;; Succ edge  13 [29.0%] 
;; Succ edge  7 [71.0%]  (fallthru)

;; Start of basic block ( 6) -> 7
;; Pred edge  6 [71.0%]  (fallthru)
(note 242 23 24 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 24 242 25 7 arch/arm/kernel/perf_event.c:650 (set (reg:SI 147)
        (const_int 45088 [0xb020])) 167 {*arm_movsi_insn} (nil))

(insn 25 24 26 7 arch/arm/kernel/perf_event.c:650 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 141)
            (reg:SI 147))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 26 25 29 7 arch/arm/kernel/perf_event.c:650 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 57)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
        (nil)))
;; End of basic block 7 -> ( 14 24)

;; Succ edge  14 [29.0%] 
;; Succ edge  24 [71.0%]  (fallthru)

;; Start of basic block ( 4) -> 8
;; Pred edge  4 [50.0%] 
(code_label 29 26 244 8 103 "" [1 uses])

(note 244 29 30 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 30 244 31 8 arch/arm/kernel/perf_event.c:650 (set (reg:SI 148)
        (const_int 49280 [0xc080])) 167 {*arm_movsi_insn} (nil))

(insn 31 30 32 8 arch/arm/kernel/perf_event.c:650 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 141)
            (reg:SI 148))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 32 31 245 8 arch/arm/kernel/perf_event.c:650 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 64)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
        (nil)))
;; End of basic block 8 -> ( 15 9)

;; Succ edge  15 [29.0%] 
;; Succ edge  9 [71.0%]  (fallthru)

;; Start of basic block ( 8) -> 9
;; Pred edge  8 [71.0%]  (fallthru)
(note 245 32 33 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 33 245 34 9 arch/arm/kernel/perf_event.c:650 (set (reg:SI 149)
        (const_int 49280 [0xc080])) 167 {*arm_movsi_insn} (nil))

(insn 34 33 35 9 arch/arm/kernel/perf_event.c:650 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 141)
            (reg:SI 149))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 35 34 246 9 arch/arm/kernel/perf_event.c:650 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 41)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 9 -> ( 11 10)

;; Succ edge  11 [50.0%] 
;; Succ edge  10 [50.0%]  (fallthru)

;; Start of basic block ( 9) -> 10
;; Pred edge  9 [50.0%]  (fallthru)
(note 246 35 36 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 36 246 37 10 arch/arm/kernel/perf_event.c:650 (set (reg:SI 150)
        (const_int 49232 [0xc050])) 167 {*arm_movsi_insn} (nil))

(insn 37 36 38 10 arch/arm/kernel/perf_event.c:650 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 141)
            (reg:SI 150))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 38 37 41 10 arch/arm/kernel/perf_event.c:650 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 119)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
        (nil)))
;; End of basic block 10 -> ( 17 24)

;; Succ edge  17 [29.0%] 
;; Succ edge  24 [71.0%]  (fallthru)

;; Start of basic block ( 9) -> 11
;; Pred edge  9 [50.0%] 
(code_label 41 38 248 11 104 "" [1 uses])

(note 248 41 42 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 42 248 43 11 arch/arm/kernel/perf_event.c:650 (set (reg:SI 151)
        (const_int 49296 [0xc090])) 167 {*arm_movsi_insn} (nil))

(insn 43 42 44 11 arch/arm/kernel/perf_event.c:650 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 141)
            (reg:SI 151))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 44 43 249 11 arch/arm/kernel/perf_event.c:650 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 91)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
        (nil)))
;; End of basic block 11 -> ( 16 12)

;; Succ edge  16 [29.0%] 
;; Succ edge  12 [71.0%]  (fallthru)

;; Start of basic block ( 11) -> 12
;; Pred edge  11 [71.0%]  (fallthru)
(note 249 44 45 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 45 249 46 12 arch/arm/kernel/perf_event.c:650 (set (reg:SI 152)
        (const_int 49392 [0xc0f0])) 167 {*arm_movsi_insn} (nil))

(insn 46 45 47 12 arch/arm/kernel/perf_event.c:650 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 141)
            (reg:SI 152))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 47 46 50 12 arch/arm/kernel/perf_event.c:650 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 147)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
        (nil)))
;; End of basic block 12 -> ( 18 24)

;; Succ edge  18 [29.0%] 
;; Succ edge  24 [71.0%]  (fallthru)

;; Start of basic block ( 3 5 6) -> 13
;; Pred edge  3 [29.0%] 
;; Pred edge  5 [29.0%] 
;; Pred edge  6 [29.0%] 
(code_label 50 47 51 13 98 "" [3 uses])

(note 51 50 52 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 52 51 53 13 arch/arm/kernel/perf_event.c:654 (set (reg/f:SI 153)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 53 52 54 13 arch/arm/kernel/perf_event.c:654 (set (reg:SI 154)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 54 53 57 13 arch/arm/kernel/perf_event.c:654 (set (mem/f/c/i:SI (reg/f:SI 153) [0 armpmu+0 S4 A32])
        (reg:SI 154)) 167 {*arm_movsi_insn} (nil))
;; End of basic block 13 -> ( 24)

;; Succ edge  24 [100.0%]  (fallthru)

;; Start of basic block ( 7) -> 14
;; Pred edge  7 [29.0%] 
(code_label 57 54 58 14 97 "" [1 uses])

(note 58 57 59 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 59 58 60 14 arch/arm/kernel/perf_event.c:657 (set (reg/f:SI 155)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 60 59 61 14 arch/arm/kernel/perf_event.c:657 (set (reg:SI 156)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 61 60 64 14 arch/arm/kernel/perf_event.c:657 (set (mem/f/c/i:SI (reg/f:SI 155) [0 armpmu+0 S4 A32])
        (reg:SI 156)) 167 {*arm_movsi_insn} (nil))
;; End of basic block 14 -> ( 24)

;; Succ edge  24 [100.0%]  (fallthru)

;; Start of basic block ( 8) -> 15
;; Pred edge  8 [29.0%] 
(code_label 64 61 65 15 100 "" [1 uses])

(note 65 64 66 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 66 65 67 15 arch/arm/kernel/perf_event_v7.c:1193 (set (reg/f:SI 157)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 67 66 68 15 arch/arm/kernel/perf_event_v7.c:1193 (set (reg:SI 158)
        (const_int 4 [0x4])) 167 {*arm_movsi_insn} (nil))

(insn 68 67 69 15 arch/arm/kernel/perf_event_v7.c:1193 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 157)
                (const_int 80 [0x50])) [0 armv7pmu.id+0 S4 A64])
        (reg:SI 158)) 167 {*arm_movsi_insn} (nil))

(insn 69 68 70 15 arch/arm/kernel/perf_event_v7.c:1194 (set (reg/f:SI 159)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 70 69 71 15 arch/arm/kernel/perf_event_v7.c:1194 (set (reg/f:SI 160)
        (symbol_ref/v/f:SI ("*.LC3") [flags 0x82] <string_cst 0x1163c4b0>)) 167 {*arm_movsi_insn} (nil))

(insn 71 70 72 15 arch/arm/kernel/perf_event_v7.c:1194 (set (mem/s/f/j/c:SI (plus:SI (reg/f:SI 159)
                (const_int 84 [0x54])) [0 armv7pmu.name+0 S4 A32])
        (reg/f:SI 160)) 167 {*arm_movsi_insn} (nil))

(insn 72 71 73 15 arch/arm/kernel/perf_event_v7.c:1195 (set (reg/f:SI 161)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 73 72 74 15 arch/arm/kernel/perf_event_v7.c:1195 (set (reg/f:SI 162)
        (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 74 73 75 15 arch/arm/kernel/perf_event_v7.c:1195 (set (mem/s/f/j/c:SI (plus:SI (reg/f:SI 161)
                (const_int 124 [0x7c])) [0 armv7pmu.cache_map+0 S4 A32])
        (reg/f:SI 162)) 167 {*arm_movsi_insn} (nil))

(insn 75 74 76 15 arch/arm/kernel/perf_event_v7.c:1196 (set (reg/f:SI 163)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 76 75 77 15 arch/arm/kernel/perf_event_v7.c:1196 (set (reg/f:SI 164)
        (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 77 76 78 15 arch/arm/kernel/perf_event_v7.c:1196 (set (reg:SI 165)
        (plus:SI (reg/f:SI 164)
            (const_int 168 [0xa8]))) 4 {*arm_addsi3} (nil))

(insn 78 77 79 15 arch/arm/kernel/perf_event_v7.c:1196 (set (mem/s/f/j/c:SI (plus:SI (reg/f:SI 163)
                (const_int 128 [0x80])) [0 armv7pmu.event_map+0 S4 A64])
        (reg:SI 165)) 167 {*arm_movsi_insn} (nil))

(insn 79 78 80 15 arch/arm/kernel/perf_event_v7.c:764 (set (reg/v:SI 136 [ val ])
        (asm_operands/v:SI ("mrc p15, 0, %0, c9, c12, 0") ("=r") 0 []
             [] 8903762)) -1 (nil))

(insn 80 79 81 15 arch/arm/kernel/perf_event_v7.c:1197 (set (reg/f:SI 166)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 81 80 82 15 arch/arm/kernel/perf_event_v7.c:1197 (set (reg:SI 167)
        (lshiftrt:SI (reg/v:SI 136 [ val ])
            (const_int 11 [0xb]))) 117 {*arm_shiftsi3} (nil))

(insn 82 81 83 15 arch/arm/kernel/perf_event_v7.c:1197 (set (reg:SI 168)
        (and:SI (reg:SI 167)
            (const_int 31 [0x1f]))) 67 {*arm_andsi3_insn} (nil))

(insn 83 82 84 15 arch/arm/kernel/perf_event_v7.c:1197 (set (reg:SI 169)
        (plus:SI (reg:SI 168)
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(insn 84 83 85 15 arch/arm/kernel/perf_event_v7.c:1197 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 166)
                (const_int 136 [0x88])) [0 armv7pmu.num_events+0 S4 A64])
        (reg:SI 169)) 167 {*arm_movsi_insn} (nil))

(insn 85 84 86 15 arch/arm/kernel/perf_event.c:660 (set (reg/f:SI 170)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 86 85 87 15 arch/arm/kernel/perf_event.c:660 (set (reg/f:SI 171)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 87 86 88 15 arch/arm/kernel/perf_event.c:660 (set (reg:SI 172)
        (plus:SI (reg/f:SI 171)
            (const_int 80 [0x50]))) 4 {*arm_addsi3} (nil))

(insn 88 87 91 15 arch/arm/kernel/perf_event.c:660 (set (mem/f/c/i:SI (reg/f:SI 170) [0 armpmu+0 S4 A32])
        (reg:SI 172)) 167 {*arm_movsi_insn} (nil))
;; End of basic block 15 -> ( 24)

;; Succ edge  24 [100.0%]  (fallthru)

;; Start of basic block ( 11) -> 16
;; Pred edge  11 [29.0%] 
(code_label 91 88 92 16 101 "" [1 uses])

(note 92 91 93 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 93 92 94 16 arch/arm/kernel/perf_event_v7.c:1203 (set (reg/f:SI 173)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 94 93 95 16 arch/arm/kernel/perf_event_v7.c:1203 (set (reg:SI 174)
        (const_int 5 [0x5])) 167 {*arm_movsi_insn} (nil))

(insn 95 94 96 16 arch/arm/kernel/perf_event_v7.c:1203 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 173)
                (const_int 80 [0x50])) [0 armv7pmu.id+0 S4 A64])
        (reg:SI 174)) 167 {*arm_movsi_insn} (nil))

(insn 96 95 97 16 arch/arm/kernel/perf_event_v7.c:1204 (set (reg/f:SI 175)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 97 96 98 16 arch/arm/kernel/perf_event_v7.c:1204 (set (reg/f:SI 176)
        (symbol_ref/v/f:SI ("*.LC4") [flags 0x82] <string_cst 0x1163cae0>)) 167 {*arm_movsi_insn} (nil))

(insn 98 97 99 16 arch/arm/kernel/perf_event_v7.c:1204 (set (mem/s/f/j/c:SI (plus:SI (reg/f:SI 175)
                (const_int 84 [0x54])) [0 armv7pmu.name+0 S4 A32])
        (reg/f:SI 176)) 167 {*arm_movsi_insn} (nil))

(insn 99 98 100 16 arch/arm/kernel/perf_event_v7.c:1205 (set (reg/f:SI 177)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 100 99 101 16 arch/arm/kernel/perf_event_v7.c:1205 (set (reg/f:SI 178)
        (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 101 100 102 16 arch/arm/kernel/perf_event_v7.c:1205 (set (reg:SI 179)
        (plus:SI (reg/f:SI 178)
            (const_int 204 [0xcc]))) 4 {*arm_addsi3} (nil))

(insn 102 101 103 16 arch/arm/kernel/perf_event_v7.c:1205 (set (mem/s/f/j/c:SI (plus:SI (reg/f:SI 177)
                (const_int 124 [0x7c])) [0 armv7pmu.cache_map+0 S4 A32])
        (reg:SI 179)) 167 {*arm_movsi_insn} (nil))

(insn 103 102 104 16 arch/arm/kernel/perf_event_v7.c:1206 (set (reg/f:SI 180)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 104 103 105 16 arch/arm/kernel/perf_event_v7.c:1206 (set (reg/f:SI 181)
        (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 105 104 106 16 arch/arm/kernel/perf_event_v7.c:1206 (set (reg:SI 182)
        (plus:SI (reg/f:SI 181)
            (const_int 372 [0x174]))) 4 {*arm_addsi3} (nil))

(insn 106 105 107 16 arch/arm/kernel/perf_event_v7.c:1206 (set (mem/s/f/j/c:SI (plus:SI (reg/f:SI 180)
                (const_int 128 [0x80])) [0 armv7pmu.event_map+0 S4 A64])
        (reg:SI 182)) 167 {*arm_movsi_insn} (nil))

(insn 107 106 108 16 arch/arm/kernel/perf_event_v7.c:764 (set (reg/v:SI 135 [ val ])
        (asm_operands/v:SI ("mrc p15, 0, %0, c9, c12, 0") ("=r") 0 []
             [] 8903762)) -1 (nil))

(insn 108 107 109 16 arch/arm/kernel/perf_event_v7.c:1207 (set (reg/f:SI 183)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 109 108 110 16 arch/arm/kernel/perf_event_v7.c:1207 (set (reg:SI 184)
        (lshiftrt:SI (reg/v:SI 135 [ val ])
            (const_int 11 [0xb]))) 117 {*arm_shiftsi3} (nil))

(insn 110 109 111 16 arch/arm/kernel/perf_event_v7.c:1207 (set (reg:SI 185)
        (and:SI (reg:SI 184)
            (const_int 31 [0x1f]))) 67 {*arm_andsi3_insn} (nil))

(insn 111 110 112 16 arch/arm/kernel/perf_event_v7.c:1207 (set (reg:SI 186)
        (plus:SI (reg:SI 185)
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(insn 112 111 113 16 arch/arm/kernel/perf_event_v7.c:1207 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 183)
                (const_int 136 [0x88])) [0 armv7pmu.num_events+0 S4 A64])
        (reg:SI 186)) 167 {*arm_movsi_insn} (nil))

(insn 113 112 114 16 arch/arm/kernel/perf_event.c:663 (set (reg/f:SI 187)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 114 113 115 16 arch/arm/kernel/perf_event.c:663 (set (reg/f:SI 188)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 115 114 116 16 arch/arm/kernel/perf_event.c:663 (set (reg:SI 189)
        (plus:SI (reg/f:SI 188)
            (const_int 80 [0x50]))) 4 {*arm_addsi3} (nil))

(insn 116 115 119 16 arch/arm/kernel/perf_event.c:663 (set (mem/f/c/i:SI (reg/f:SI 187) [0 armpmu+0 S4 A32])
        (reg:SI 189)) 167 {*arm_movsi_insn} (nil))
;; End of basic block 16 -> ( 24)

;; Succ edge  24 [100.0%]  (fallthru)

;; Start of basic block ( 10) -> 17
;; Pred edge  10 [29.0%] 
(code_label 119 116 120 17 99 "" [1 uses])

(note 120 119 121 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 121 120 122 17 arch/arm/kernel/perf_event_v7.c:1213 (set (reg/f:SI 190)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 122 121 123 17 arch/arm/kernel/perf_event_v7.c:1213 (set (reg:SI 191)
        (const_int 6 [0x6])) 167 {*arm_movsi_insn} (nil))

(insn 123 122 124 17 arch/arm/kernel/perf_event_v7.c:1213 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 190)
                (const_int 80 [0x50])) [0 armv7pmu.id+0 S4 A64])
        (reg:SI 191)) 167 {*arm_movsi_insn} (nil))

(insn 124 123 125 17 arch/arm/kernel/perf_event_v7.c:1214 (set (reg/f:SI 192)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 125 124 126 17 arch/arm/kernel/perf_event_v7.c:1214 (set (reg/f:SI 193)
        (symbol_ref/v/f:SI ("*.LC5") [flags 0x82] <string_cst 0x1163c870>)) 167 {*arm_movsi_insn} (nil))

(insn 126 125 127 17 arch/arm/kernel/perf_event_v7.c:1214 (set (mem/s/f/j/c:SI (plus:SI (reg/f:SI 192)
                (const_int 84 [0x54])) [0 armv7pmu.name+0 S4 A32])
        (reg/f:SI 193)) 167 {*arm_movsi_insn} (nil))

(insn 127 126 128 17 arch/arm/kernel/perf_event_v7.c:1215 (set (reg/f:SI 194)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 128 127 129 17 arch/arm/kernel/perf_event_v7.c:1215 (set (reg/f:SI 195)
        (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 129 128 130 17 arch/arm/kernel/perf_event_v7.c:1215 (set (reg:SI 196)
        (plus:SI (reg/f:SI 195)
            (const_int 408 [0x198]))) 4 {*arm_addsi3} (nil))

(insn 130 129 131 17 arch/arm/kernel/perf_event_v7.c:1215 (set (mem/s/f/j/c:SI (plus:SI (reg/f:SI 194)
                (const_int 124 [0x7c])) [0 armv7pmu.cache_map+0 S4 A32])
        (reg:SI 196)) 167 {*arm_movsi_insn} (nil))

(insn 131 130 132 17 arch/arm/kernel/perf_event_v7.c:1216 (set (reg/f:SI 197)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 132 131 133 17 arch/arm/kernel/perf_event_v7.c:1216 (set (reg/f:SI 198)
        (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 133 132 134 17 arch/arm/kernel/perf_event_v7.c:1216 (set (reg:SI 199)
        (plus:SI (reg/f:SI 198)
            (const_int 576 [0x240]))) 4 {*arm_addsi3} (nil))

(insn 134 133 135 17 arch/arm/kernel/perf_event_v7.c:1216 (set (mem/s/f/j/c:SI (plus:SI (reg/f:SI 197)
                (const_int 128 [0x80])) [0 armv7pmu.event_map+0 S4 A64])
        (reg:SI 199)) 167 {*arm_movsi_insn} (nil))

(insn 135 134 136 17 arch/arm/kernel/perf_event_v7.c:764 (set (reg/v:SI 134 [ val ])
        (asm_operands/v:SI ("mrc p15, 0, %0, c9, c12, 0") ("=r") 0 []
             [] 8903762)) -1 (nil))

(insn 136 135 137 17 arch/arm/kernel/perf_event_v7.c:1217 (set (reg/f:SI 200)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 137 136 138 17 arch/arm/kernel/perf_event_v7.c:1217 (set (reg:SI 201)
        (lshiftrt:SI (reg/v:SI 134 [ val ])
            (const_int 11 [0xb]))) 117 {*arm_shiftsi3} (nil))

(insn 138 137 139 17 arch/arm/kernel/perf_event_v7.c:1217 (set (reg:SI 202)
        (and:SI (reg:SI 201)
            (const_int 31 [0x1f]))) 67 {*arm_andsi3_insn} (nil))

(insn 139 138 140 17 arch/arm/kernel/perf_event_v7.c:1217 (set (reg:SI 203)
        (plus:SI (reg:SI 202)
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(insn 140 139 141 17 arch/arm/kernel/perf_event_v7.c:1217 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 200)
                (const_int 136 [0x88])) [0 armv7pmu.num_events+0 S4 A64])
        (reg:SI 203)) 167 {*arm_movsi_insn} (nil))

(insn 141 140 142 17 arch/arm/kernel/perf_event.c:666 (set (reg/f:SI 204)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 142 141 143 17 arch/arm/kernel/perf_event.c:666 (set (reg/f:SI 205)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 143 142 144 17 arch/arm/kernel/perf_event.c:666 (set (reg:SI 206)
        (plus:SI (reg/f:SI 205)
            (const_int 80 [0x50]))) 4 {*arm_addsi3} (nil))

(insn 144 143 147 17 arch/arm/kernel/perf_event.c:666 (set (mem/f/c/i:SI (reg/f:SI 204) [0 armpmu+0 S4 A32])
        (reg:SI 206)) 167 {*arm_movsi_insn} (nil))
;; End of basic block 17 -> ( 24)

;; Succ edge  24 [100.0%]  (fallthru)

;; Start of basic block ( 12) -> 18
;; Pred edge  12 [29.0%] 
(code_label 147 144 148 18 102 "" [1 uses])

(note 148 147 149 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 149 148 150 18 arch/arm/kernel/perf_event_v7.c:1223 (set (reg/f:SI 207)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 150 149 151 18 arch/arm/kernel/perf_event_v7.c:1223 (set (reg:SI 208)
        (const_int 7 [0x7])) 167 {*arm_movsi_insn} (nil))

(insn 151 150 152 18 arch/arm/kernel/perf_event_v7.c:1223 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 207)
                (const_int 80 [0x50])) [0 armv7pmu.id+0 S4 A64])
        (reg:SI 208)) 167 {*arm_movsi_insn} (nil))

(insn 152 151 153 18 arch/arm/kernel/perf_event_v7.c:1224 (set (reg/f:SI 209)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 153 152 154 18 arch/arm/kernel/perf_event_v7.c:1224 (set (reg/f:SI 210)
        (symbol_ref/v/f:SI ("*.LC6") [flags 0x82] <string_cst 0x1163e4b0>)) 167 {*arm_movsi_insn} (nil))

(insn 154 153 155 18 arch/arm/kernel/perf_event_v7.c:1224 (set (mem/s/f/j/c:SI (plus:SI (reg/f:SI 209)
                (const_int 84 [0x54])) [0 armv7pmu.name+0 S4 A32])
        (reg/f:SI 210)) 167 {*arm_movsi_insn} (nil))

(insn 155 154 156 18 arch/arm/kernel/perf_event_v7.c:1225 (set (reg/f:SI 211)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 156 155 157 18 arch/arm/kernel/perf_event_v7.c:1225 (set (reg/f:SI 212)
        (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 157 156 158 18 arch/arm/kernel/perf_event_v7.c:1225 (set (reg:SI 213)
        (plus:SI (reg/f:SI 212)
            (const_int 612 [0x264]))) 4 {*arm_addsi3} (nil))

(insn 158 157 159 18 arch/arm/kernel/perf_event_v7.c:1225 (set (mem/s/f/j/c:SI (plus:SI (reg/f:SI 211)
                (const_int 124 [0x7c])) [0 armv7pmu.cache_map+0 S4 A32])
        (reg:SI 213)) 167 {*arm_movsi_insn} (nil))

(insn 159 158 160 18 arch/arm/kernel/perf_event_v7.c:1226 (set (reg/f:SI 214)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 160 159 161 18 arch/arm/kernel/perf_event_v7.c:1226 (set (reg/f:SI 215)
        (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 161 160 162 18 arch/arm/kernel/perf_event_v7.c:1226 (set (reg:SI 216)
        (plus:SI (reg/f:SI 215)
            (const_int 780 [0x30c]))) 4 {*arm_addsi3} (nil))

(insn 162 161 163 18 arch/arm/kernel/perf_event_v7.c:1226 (set (mem/s/f/j/c:SI (plus:SI (reg/f:SI 214)
                (const_int 128 [0x80])) [0 armv7pmu.event_map+0 S4 A64])
        (reg:SI 216)) 167 {*arm_movsi_insn} (nil))

(insn 163 162 164 18 arch/arm/kernel/perf_event_v7.c:764 (set (reg/v:SI 133 [ val ])
        (asm_operands/v:SI ("mrc p15, 0, %0, c9, c12, 0") ("=r") 0 []
             [] 8903762)) -1 (nil))

(insn 164 163 165 18 arch/arm/kernel/perf_event_v7.c:1227 (set (reg/f:SI 217)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 165 164 166 18 arch/arm/kernel/perf_event_v7.c:1227 (set (reg:SI 218)
        (lshiftrt:SI (reg/v:SI 133 [ val ])
            (const_int 11 [0xb]))) 117 {*arm_shiftsi3} (nil))

(insn 166 165 167 18 arch/arm/kernel/perf_event_v7.c:1227 (set (reg:SI 219)
        (and:SI (reg:SI 218)
            (const_int 31 [0x1f]))) 67 {*arm_andsi3_insn} (nil))

(insn 167 166 168 18 arch/arm/kernel/perf_event_v7.c:1227 (set (reg:SI 220)
        (plus:SI (reg:SI 219)
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(insn 168 167 169 18 arch/arm/kernel/perf_event_v7.c:1227 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 217)
                (const_int 136 [0x88])) [0 armv7pmu.num_events+0 S4 A64])
        (reg:SI 220)) 167 {*arm_movsi_insn} (nil))

(insn 169 168 170 18 arch/arm/kernel/perf_event.c:669 (set (reg/f:SI 221)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 170 169 171 18 arch/arm/kernel/perf_event.c:669 (set (reg/f:SI 222)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 171 170 172 18 arch/arm/kernel/perf_event.c:669 (set (reg:SI 223)
        (plus:SI (reg/f:SI 222)
            (const_int 80 [0x50]))) 4 {*arm_addsi3} (nil))

(insn 172 171 175 18 arch/arm/kernel/perf_event.c:669 (set (mem/f/c/i:SI (reg/f:SI 221) [0 armpmu+0 S4 A32])
        (reg:SI 223)) 167 {*arm_movsi_insn} (nil))
;; End of basic block 18 -> ( 24)

;; Succ edge  24 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 19
;; Pred edge  2 [72.0%] 
(code_label 175 172 176 19 95 "" [1 uses])

(note 176 175 177 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 177 176 178 19 arch/arm/kernel/perf_event.c:673 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 137 [ implementor ])
            (const_int 105 [0x69]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 178 177 179 19 arch/arm/kernel/perf_event.c:673 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 200)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))
;; End of basic block 19 -> ( 20 24)

;; Succ edge  20 [28.0%]  (fallthru)
;; Succ edge  24 [72.0%] 

;; Start of basic block ( 19) -> 20
;; Pred edge  19 [28.0%]  (fallthru)
(note 179 178 180 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 180 179 181 20 arch/arm/kernel/perf_event.c:675 (set (reg:SI 224)
        (lshiftrt:SI (reg/v:SI 138 [ cpuid ])
            (const_int 13 [0xd]))) 117 {*arm_shiftsi3} (nil))

(insn 181 180 182 20 arch/arm/kernel/perf_event.c:675 (set (reg:SI 225)
        (and:SI (reg:SI 224)
            (const_int 7 [0x7]))) 67 {*arm_andsi3_insn} (nil))

(insn 182 181 183 20 arch/arm/kernel/perf_event.c:675 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 225)
            (const_int 1 [0x1]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 183 182 251 20 arch/arm/kernel/perf_event.c:675 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 188)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
        (nil)))
;; End of basic block 20 -> ( 22 21)

;; Succ edge  22 [29.0%] 
;; Succ edge  21 [71.0%]  (fallthru)

;; Start of basic block ( 20) -> 21
;; Pred edge  20 [71.0%]  (fallthru)
(note 251 183 184 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 184 251 185 21 arch/arm/kernel/perf_event.c:675 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 225)
            (const_int 2 [0x2]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 185 184 188 21 arch/arm/kernel/perf_event.c:675 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 195)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
        (nil)))
;; End of basic block 21 -> ( 23 24)

;; Succ edge  23 [29.0%] 
;; Succ edge  24 [71.0%]  (fallthru)

;; Start of basic block ( 20) -> 22
;; Pred edge  20 [29.0%] 
(code_label 188 185 189 22 105 "" [1 uses])

(note 189 188 190 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn 190 189 191 22 arch/arm/kernel/perf_event.c:677 (set (reg/f:SI 226)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 191 190 192 22 arch/arm/kernel/perf_event.c:677 (set (reg:SI 227)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 192 191 195 22 arch/arm/kernel/perf_event.c:677 (set (mem/f/c/i:SI (reg/f:SI 226) [0 armpmu+0 S4 A32])
        (reg:SI 227)) 167 {*arm_movsi_insn} (nil))
;; End of basic block 22 -> ( 24)

;; Succ edge  24 [100.0%]  (fallthru)

;; Start of basic block ( 21) -> 23
;; Pred edge  21 [29.0%] 
(code_label 195 192 196 23 106 "" [1 uses])

(note 196 195 197 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn 197 196 198 23 arch/arm/kernel/perf_event.c:680 (set (reg/f:SI 228)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 198 197 199 23 arch/arm/kernel/perf_event.c:680 (set (reg:SI 229)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 199 198 200 23 arch/arm/kernel/perf_event.c:680 (set (mem/f/c/i:SI (reg/f:SI 228) [0 armpmu+0 S4 A32])
        (reg:SI 229)) 167 {*arm_movsi_insn} (nil))
;; End of basic block 23 -> ( 24)

;; Succ edge  24 [100.0%]  (fallthru)

;; Start of basic block ( 13 19 21 22 23 12 18 17 16 15 14 7 10) -> 24
;; Pred edge  13 [100.0%]  (fallthru)
;; Pred edge  19 [72.0%] 
;; Pred edge  21 [71.0%]  (fallthru)
;; Pred edge  22 [100.0%]  (fallthru)
;; Pred edge  23 [100.0%]  (fallthru)
;; Pred edge  12 [71.0%]  (fallthru)
;; Pred edge  18 [100.0%]  (fallthru)
;; Pred edge  17 [100.0%]  (fallthru)
;; Pred edge  16 [100.0%]  (fallthru)
;; Pred edge  15 [100.0%]  (fallthru)
;; Pred edge  14 [100.0%]  (fallthru)
;; Pred edge  7 [71.0%]  (fallthru)
;; Pred edge  10 [71.0%]  (fallthru)
(code_label 200 199 201 24 96 "" [1 uses])

(note 201 200 202 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn 202 201 203 24 arch/arm/kernel/perf_event.c:685 (set (reg/f:SI 230)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 203 202 204 24 arch/arm/kernel/perf_event.c:685 (set (reg/f:SI 139 [ armpmu.403 ])
        (mem/f/c/i:SI (reg/f:SI 230) [0 armpmu+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 204 203 205 24 arch/arm/kernel/perf_event.c:685 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 139 [ armpmu.403 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 205 204 206 24 arch/arm/kernel/perf_event.c:685 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 214)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 2000 [0x7d0])
        (nil)))
;; End of basic block 24 -> ( 25 26)

;; Succ edge  25 [80.0%]  (fallthru)
;; Succ edge  26 [20.0%] 

;; Start of basic block ( 24) -> 25
;; Pred edge  24 [80.0%]  (fallthru)
(note 206 205 207 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn 207 206 208 25 arch/arm/kernel/perf_event.c:686 (set (reg:SI 231)
        (symbol_ref/v/f:SI ("*.LC7") [flags 0x82] <string_cst 0x11223cc0>)) 167 {*arm_movsi_insn} (nil))

(insn 208 207 209 25 arch/arm/kernel/perf_event.c:686 (set (reg:SI 0 r0)
        (reg:SI 231)) 167 {*arm_movsi_insn} (nil))

(insn 209 208 210 25 arch/arm/kernel/perf_event.c:686 (set (reg:SI 1 r1)
        (mem/s/f/j:SI (plus:SI (reg/f:SI 139 [ armpmu.403 ])
                (const_int 4 [0x4])) [0 <variable>.name+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 210 209 211 25 arch/arm/kernel/perf_event.c:686 (set (reg:SI 2 r2)
        (mem/s/j:SI (plus:SI (reg/f:SI 139 [ armpmu.403 ])
                (const_int 56 [0x38])) [0 <variable>.num_events+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(call_insn 211 210 214 25 arch/arm/kernel/perf_event.c:686 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))
;; End of basic block 25 -> ( 27)

;; Succ edge  27 [100.0%]  (fallthru)

;; Start of basic block ( 24) -> 26
;; Pred edge  24 [20.0%] 
(code_label 214 211 215 26 107 "" [1 uses])

(note 215 214 216 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(insn 216 215 217 26 arch/arm/kernel/perf_event.c:689 (set (reg:SI 232)
        (symbol_ref/v/f:SI ("*.LC8") [flags 0x82] <string_cst 0x115c5be0>)) 167 {*arm_movsi_insn} (nil))

(insn 217 216 218 26 arch/arm/kernel/perf_event.c:689 (set (reg:SI 0 r0)
        (reg:SI 232)) 167 {*arm_movsi_insn} (nil))

(call_insn 218 217 219 26 arch/arm/kernel/perf_event.c:689 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 26 -> ( 27)

;; Succ edge  27 [100.0%]  (fallthru)

;; Start of basic block ( 25 26) -> 27
;; Pred edge  25 [100.0%]  (fallthru)
;; Pred edge  26 [100.0%]  (fallthru)
(code_label 219 218 220 27 108 "" [0 uses])

(note 220 219 221 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(insn 221 220 222 27 arch/arm/kernel/perf_event.c:692 (set (reg/f:SI 233)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 222 221 223 27 arch/arm/kernel/perf_event.c:692 (set (reg:SI 234)
        (symbol_ref/v/f:SI ("*.LC9") [flags 0x82] <string_cst 0x116407a0>)) 167 {*arm_movsi_insn} (nil))

(insn 223 222 224 27 arch/arm/kernel/perf_event.c:692 (set (reg:SI 0 r0)
        (reg/f:SI 233)) 167 {*arm_movsi_insn} (nil))

(insn 224 223 225 27 arch/arm/kernel/perf_event.c:692 (set (reg:SI 1 r1)
        (reg:SI 234)) 167 {*arm_movsi_insn} (nil))

(insn 225 224 226 27 arch/arm/kernel/perf_event.c:692 (set (reg:SI 2 r2)
        (const_int 4 [0x4])) 167 {*arm_movsi_insn} (nil))

(call_insn 226 225 227 27 arch/arm/kernel/perf_event.c:692 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("perf_pmu_register") [flags 0x41] <function_decl 0x113ba880 perf_pmu_register>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 227 226 231 27 arch/arm/kernel/perf_event.c:695 (set (reg:SI 140 [ <result> ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 231 227 237 27 arch/arm/kernel/perf_event.c:695 (set (reg/i:SI 0 r0)
        (reg:SI 140 [ <result> ])) 167 {*arm_movsi_insn} (nil))

(insn 237 231 0 27 arch/arm/kernel/perf_event.c:695 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 27 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function armpmu_event_set_period (armpmu_event_set_period)[0:1311]

; Splitting reg 151 -> 157 158
;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 6 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 6 3 2 arch/arm/kernel/perf_event.c:174 (set (reg/v/f:SI 146 [ event ])
        (reg:SI 0 r0 [ event ])) 167 {*arm_movsi_insn} (nil))

(insn 3 2 4 2 arch/arm/kernel/perf_event.c:174 (set (reg/v/f:SI 147 [ hwc ])
        (reg:SI 1 r1 [ hwc ])) 167 {*arm_movsi_insn} (nil))

(insn 4 3 5 2 arch/arm/kernel/perf_event.c:174 (set (reg/v:SI 148 [ idx ])
        (reg:SI 2 r2 [ idx ])) 167 {*arm_movsi_insn} (nil))

(note 5 4 8 2 NOTE_INSN_FUNCTION_BEG)

(insn 8 5 9 2 arch/arm/kernel/perf_event.c:175 (set (reg/f:SI 144 [ D.25191 ])
        (plus:SI (reg/v/f:SI 147 [ hwc ])
            (const_int 104 [0x68]))) 4 {*arm_addsi3} (nil))

(insn 9 8 10 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:251 (set (reg/f:SI 137 [ D.26488 ])
        (plus:SI (reg/v/f:SI 147 [ hwc ])
            (const_int 104 [0x68]))) 4 {*arm_addsi3} (nil))

(insn 10 9 11 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:248 (set (reg/v:DI 138 [ result ])
        (asm_operands/v:DI ("@ atomic64_read
	ldrexd	%0, %H0, [%1]") ("=&r") 0 [
                (reg/f:SI 137 [ D.26488 ])
                (mem/s/j:DI (reg/f:SI 144 [ D.25191 ]) [0 <variable>.counter+0 S8 A64])
            ]
             [
                (asm_input:SI ("r") 0)
                (asm_input:DI ("Qo") 0)
            ] 2628081)) -1 (nil))

(insn 11 10 12 2 arch/arm/kernel/perf_event.c:175 (set (reg/v:DI 141 [ left ])
        (reg/v:DI 138 [ result ])) 163 {*arm_movdi} (nil))

(insn 12 11 13 2 arch/arm/kernel/perf_event.c:176 (set (reg:DI 143 [ D.25193 ])
        (mem/s/j:DI (plus:SI (reg/v/f:SI 147 [ hwc ])
                (const_int 88 [0x58])) [0 <variable>.sample_period+0 S8 A64])) 163 {*arm_movdi} (nil))

(insn 13 12 14 2 arch/arm/kernel/perf_event.c:176 (set (reg/v:DI 140 [ period ])
        (reg:DI 143 [ D.25193 ])) 163 {*arm_movdi} (nil))

(insn 14 13 15 2 arch/arm/kernel/perf_event.c:179 (parallel [
            (set (reg:DI 149)
                (neg:DI (reg/v:DI 140 [ period ])))
            (clobber (reg:CC 24 cc))
        ]) 125 {*arm_negdi2} (nil))

(insn 15 14 16 2 arch/arm/kernel/perf_event.c:179 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 141 [ left ]) 4)
            (subreg:SI (reg:DI 149) 4))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 16 15 95 2 arch/arm/kernel/perf_event.c:179 (set (pc)
        (if_then_else (gt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 113)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 2 -> ( 6 3)

;; Succ edge  6 [50.0%] 
;; Succ edge  3 [50.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [50.0%]  (fallthru)
(note 95 16 17 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 17 95 18 3 arch/arm/kernel/perf_event.c:179 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 141 [ left ]) 4)
            (subreg:SI (reg:DI 149) 4))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 18 17 96 3 arch/arm/kernel/perf_event.c:179 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 30)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 3 -> ( 7 4)

;; Succ edge  7 [71.0%] 
;; Succ edge  4 [29.0%]  (fallthru)

;; Start of basic block ( 3) -> 4
;; Pred edge  3 [29.0%]  (fallthru)
(note 96 18 19 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 19 96 20 4 arch/arm/kernel/perf_event.c:179 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 141 [ left ]) 0)
            (subreg:SI (reg:DI 149) 0))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 20 19 97 4 arch/arm/kernel/perf_event.c:179 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 113)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 4 -> ( 6 5)

;; Succ edge  6 [50.0%] 
;; Succ edge  5 [50.0%]  (fallthru)

;; Start of basic block ( 4) -> 5
;; Pred edge  4 [50.0%]  (fallthru)
(note 97 20 21 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 21 97 113 5 arch/arm/kernel/perf_event.c:179 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 141 [ left ]) 0)
            (subreg:SI (reg:DI 149) 0))) 219 {*arm_cmpsi_insn} (nil))
;; End of basic block 5 -> ( 7)

;; Succ edge  7 [100.0%]  (fallthru)

;; Start of basic block ( 4 2) -> 6
;; Pred edge  4 [50.0%] 
;; Pred edge  2 [50.0%] 
(code_label 113 21 26 6 128 "" [2 uses])

(note 26 113 27 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 27 26 30 6 arch/arm/kernel/perf_event.c:177 (set (reg/v:SI 139 [ ret ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 6 -> ( 8)

;; Succ edge  8 [100.0%]  (fallthru)

;; Start of basic block ( 3 5) -> 7
;; Pred edge  3 [71.0%] 
;; Pred edge  5 [100.0%]  (fallthru)
(code_label 30 27 31 7 120 "" [1 uses])

(note 31 30 32 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 32 31 33 7 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:261 (parallel [
            (set (reg/v:DI 136 [ tmp ])
                (asm_operands/v:DI ("@ atomic64_set
1:	ldrexd	%0, %H0, [%2]
	strexd	%0, %3, %H3, [%2]
	teq	%0, #0
	bne	1b") ("=&r") 0 [
                        (reg/f:SI 137 [ D.26488 ])
                        (reg:DI 143 [ D.25193 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:DI ("r") 0)
                    ] 2629745))
            (set (mem/s/j:DI (reg/f:SI 144 [ D.25191 ]) [0 <variable>.counter+0 S8 A64])
                (asm_operands/v:DI ("@ atomic64_set
1:	ldrexd	%0, %H0, [%2]
	strexd	%0, %3, %H3, [%2]
	teq	%0, #0
	bne	1b") ("=Qo") 1 [
                        (reg/f:SI 137 [ D.26488 ])
                        (reg:DI 143 [ D.25193 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:DI ("r") 0)
                    ] 2629745))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 33 32 34 7 arch/arm/kernel/perf_event.c:182 (set (mem/s/j:DI (plus:SI (reg/v/f:SI 147 [ hwc ])
                (const_int 96 [0x60])) [0 <variable>.last_period+0 S8 A64])
        (reg:DI 143 [ D.25193 ])) 163 {*arm_movdi} (nil))

(insn 34 33 35 7 arch/arm/kernel/perf_event.c:180 (set (reg/v:DI 141 [ left ])
        (reg/v:DI 140 [ period ])) 163 {*arm_movdi} (nil))

(insn 35 34 36 7 arch/arm/kernel/perf_event.c:183 (set (reg/v:SI 139 [ ret ])
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 7 -> ( 8)

;; Succ edge  8 [100.0%]  (fallthru)

;; Start of basic block ( 6 7) -> 8
;; Pred edge  6 [100.0%]  (fallthru)
;; Pred edge  7 [100.0%]  (fallthru)
(code_label 36 35 37 8 122 "" [0 uses])

(note 37 36 38 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 38 37 39 8 arch/arm/kernel/perf_event.c:186 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 141 [ left ]) 4)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 39 38 100 8 arch/arm/kernel/perf_event.c:186 (set (pc)
        (if_then_else (gt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 54)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 7900 [0x1edc])
        (nil)))
;; End of basic block 8 -> ( 13 9)

;; Succ edge  13 [79.0%] 
;; Succ edge  9 [21.0%]  (fallthru)

;; Start of basic block ( 8) -> 9
;; Pred edge  8 [21.0%]  (fallthru)
(note 100 39 40 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 40 100 41 9 arch/arm/kernel/perf_event.c:186 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 141 [ left ]) 4)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 41 40 101 9 arch/arm/kernel/perf_event.c:186 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 114)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 9 -> ( 12 10)

;; Succ edge  12 [50.0%] 
;; Succ edge  10 [50.0%]  (fallthru)

;; Start of basic block ( 9) -> 10
;; Pred edge  9 [50.0%]  (fallthru)
(note 101 41 42 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 42 101 43 10 arch/arm/kernel/perf_event.c:186 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 141 [ left ]) 0)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 43 42 102 10 arch/arm/kernel/perf_event.c:186 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 54)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 10 -> ( 13 11)

;; Succ edge  13 [50.0%] 
;; Succ edge  11 [50.0%]  (fallthru)

;; Start of basic block ( 10) -> 11
;; Pred edge  10 [50.0%]  (fallthru)
(note 102 43 44 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 44 102 114 11 arch/arm/kernel/perf_event.c:186 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 141 [ left ]) 0)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))
;; End of basic block 11 -> ( 12)

;; Succ edge  12 [100.0%]  (fallthru)

;; Start of basic block ( 11 9) -> 12
;; Pred edge  11 [100.0%]  (fallthru)
;; Pred edge  9 [50.0%] 
(code_label 114 44 49 12 129 "" [1 uses])

(note 49 114 50 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 50 49 51 12 arch/arm/kernel/perf_event.c:187 (parallel [
            (set (reg/v:DI 141 [ left ])
                (plus:DI (reg/v:DI 141 [ left ])
                    (reg/v:DI 140 [ period ])))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (nil))

(insn 51 50 52 12 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:261 (parallel [
            (set (reg/v:DI 135 [ tmp ])
                (asm_operands/v:DI ("@ atomic64_set
1:	ldrexd	%0, %H0, [%2]
	strexd	%0, %3, %H3, [%2]
	teq	%0, #0
	bne	1b") ("=&r") 0 [
                        (reg/f:SI 137 [ D.26488 ])
                        (reg/v:DI 141 [ left ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:DI ("r") 0)
                    ] 2629745))
            (set (mem/s/j:DI (reg/f:SI 144 [ D.25191 ]) [0 <variable>.counter+0 S8 A64])
                (asm_operands/v:DI ("@ atomic64_set
1:	ldrexd	%0, %H0, [%2]
	strexd	%0, %3, %H3, [%2]
	teq	%0, #0
	bne	1b") ("=Qo") 1 [
                        (reg/f:SI 137 [ D.26488 ])
                        (reg/v:DI 141 [ left ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:DI ("r") 0)
                    ] 2629745))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 52 51 53 12 arch/arm/kernel/perf_event.c:189 (set (mem/s/j:DI (plus:SI (reg/v/f:SI 147 [ hwc ])
                (const_int 96 [0x60])) [0 <variable>.last_period+0 S8 A64])
        (reg:DI 143 [ D.25193 ])) 163 {*arm_movdi} (nil))

(insn 53 52 54 12 arch/arm/kernel/perf_event.c:190 (set (reg/v:SI 139 [ ret ])
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 12 -> ( 13)

;; Succ edge  13 [100.0%]  (fallthru)

;; Start of basic block ( 12 8 10) -> 13
;; Pred edge  12 [100.0%]  (fallthru)
;; Pred edge  8 [79.0%] 
;; Pred edge  10 [50.0%] 
(code_label 54 53 55 13 123 "" [2 uses])

(note 55 54 56 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 56 55 57 13 arch/arm/kernel/perf_event.c:193 (set (reg/f:SI 150)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 57 56 115 13 arch/arm/kernel/perf_event.c:193 (set (reg/f:SI 142 [ armpmu.324 ])
        (mem/f/c/i:SI (reg/f:SI 150) [0 armpmu+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 115 57 116 13 arch/arm/kernel/perf_event.c:193 (set (reg:SI 157)
        (mem/s/j:SI (plus:SI (reg/f:SI 142 [ armpmu.324 ])
                (const_int 64 [0x40])) [0 <variable>.max_period+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 116 115 59 13 arch/arm/kernel/perf_event.c:193 (set (reg:SI 158 [+4 ])
        (mem/s/j:SI (plus:SI (reg/f:SI 142 [ armpmu.324 ])
                (const_int 68 [0x44])) [0 <variable>.max_period+4 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 59 116 60 13 arch/arm/kernel/perf_event.c:193 (set (reg/v:DI 133 [ left.797 ])
        (reg/v:DI 141 [ left ])) 163 {*arm_movdi} (nil))

(insn 60 59 61 13 arch/arm/kernel/perf_event.c:193 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 133 [ left.797 ]) 4)
            (reg:SI 158 [+4 ]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 61 60 105 13 arch/arm/kernel/perf_event.c:193 (set (pc)
        (if_then_else (gt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 70)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 13 -> ( 17 14)

;; Succ edge  17 [50.0%] 
;; Succ edge  14 [50.0%]  (fallthru)

;; Start of basic block ( 13) -> 14
;; Pred edge  13 [50.0%]  (fallthru)
(note 105 61 62 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 62 105 63 14 arch/arm/kernel/perf_event.c:193 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 133 [ left.797 ]) 4)
            (reg:SI 158 [+4 ]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 63 62 106 14 arch/arm/kernel/perf_event.c:193 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 72)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 14 -> ( 18 15)

;; Succ edge  18 [71.0%] 
;; Succ edge  15 [29.0%]  (fallthru)

;; Start of basic block ( 14) -> 15
;; Pred edge  14 [29.0%]  (fallthru)
(note 106 63 64 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 64 106 65 15 arch/arm/kernel/perf_event.c:193 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 133 [ left.797 ]) 0)
            (reg:SI 157))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 65 64 107 15 arch/arm/kernel/perf_event.c:193 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 70)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 15 -> ( 17 16)

;; Succ edge  17 [50.0%] 
;; Succ edge  16 [50.0%]  (fallthru)

;; Start of basic block ( 15) -> 16
;; Pred edge  15 [50.0%]  (fallthru)
(note 107 65 66 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 66 107 70 16 arch/arm/kernel/perf_event.c:193 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 133 [ left.797 ]) 0)
            (reg:SI 157))) 219 {*arm_cmpsi_insn} (nil))
;; End of basic block 16 -> ( 18)

;; Succ edge  18 [100.0%]  (fallthru)

;; Start of basic block ( 13 15) -> 17
;; Pred edge  13 [50.0%] 
;; Pred edge  15 [50.0%] 
(code_label 70 66 109 17 126 "" [2 uses])

(note 109 70 117 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 117 109 118 17 arch/arm/kernel/perf_event.c:193 (clobber (reg:DI 159 [ left.797 ])) -1 (nil))

(insn 118 117 119 17 arch/arm/kernel/perf_event.c:193 (set (subreg:SI (reg:DI 159 [ left.797 ]) 0)
        (reg:SI 157)) 167 {*arm_movsi_insn} (nil))

(insn 119 118 120 17 arch/arm/kernel/perf_event.c:193 (set (subreg:SI (reg:DI 159 [ left.797 ]) 4)
        (reg:SI 158 [+4 ])) 167 {*arm_movsi_insn} (nil))

(insn 120 119 72 17 arch/arm/kernel/perf_event.c:193 (set (reg/v:DI 133 [ left.797 ])
        (reg:DI 159 [ left.797 ])) 163 {*arm_movdi} (nil))
;; End of basic block 17 -> ( 18)

;; Succ edge  18 [100.0%]  (fallthru)

;; Start of basic block ( 14 16 17) -> 18
;; Pred edge  14 [71.0%] 
;; Pred edge  16 [100.0%]  (fallthru)
;; Pred edge  17 [100.0%]  (fallthru)
(code_label 72 120 110 18 125 "" [1 uses])

(note 110 72 73 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 73 110 74 18 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:261 (set (reg:SI 152)
        (plus:SI (reg/v/f:SI 147 [ hwc ])
            (const_int 80 [0x50]))) 4 {*arm_addsi3} (nil))

(insn 74 73 75 18 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:261 (parallel [
            (set (reg:DI 153)
                (neg:DI (reg/v:DI 133 [ left.797 ])))
            (clobber (reg:CC 24 cc))
        ]) 125 {*arm_negdi2} (nil))

(insn 75 74 76 18 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:261 (parallel [
            (set (reg/v:DI 134 [ tmp ])
                (asm_operands/v:DI ("@ atomic64_set
1:	ldrexd	%0, %H0, [%2]
	strexd	%0, %3, %H3, [%2]
	teq	%0, #0
	bne	1b") ("=&r") 0 [
                        (reg:SI 152)
                        (reg:DI 153)
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:DI ("r") 0)
                    ] 2629745))
            (set (mem/s/j:DI (plus:SI (reg/v/f:SI 147 [ hwc ])
                        (const_int 80 [0x50])) [0 <variable>.counter+0 S8 A64])
                (asm_operands/v:DI ("@ atomic64_set
1:	ldrexd	%0, %H0, [%2]
	strexd	%0, %3, %H3, [%2]
	teq	%0, #0
	bne	1b") ("=Qo") 1 [
                        (reg:SI 152)
                        (reg:DI 153)
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:DI ("r") 0)
                    ] 2629745))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 76 75 77 18 arch/arm/kernel/perf_event.c:198 (set (reg:SI 154)
        (neg:SI (subreg:SI (reg/v:DI 133 [ left.797 ]) 0))) 127 {*arm_negsi2} (nil))

(insn 77 76 78 18 arch/arm/kernel/perf_event.c:198 (set (reg/f:SI 155)
        (mem/s/f/j:SI (plus:SI (reg/f:SI 142 [ armpmu.324 ])
                (const_int 28 [0x1c])) [0 <variable>.write_counter+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 78 77 79 18 arch/arm/kernel/perf_event.c:198 (set (reg:SI 0 r0)
        (reg/v:SI 148 [ idx ])) 167 {*arm_movsi_insn} (nil))

(insn 79 78 80 18 arch/arm/kernel/perf_event.c:198 (set (reg:SI 1 r1)
        (reg:SI 154)) 167 {*arm_movsi_insn} (nil))

(call_insn 80 79 81 18 arch/arm/kernel/perf_event.c:198 (parallel [
            (call (mem:SI (reg/f:SI 155) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 244 {*call_reg_armv5} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 81 80 82 18 arch/arm/kernel/perf_event.c:200 (set (reg:SI 0 r0)
        (reg/v/f:SI 146 [ event ])) 167 {*arm_movsi_insn} (nil))

(call_insn 82 81 83 18 arch/arm/kernel/perf_event.c:200 (parallel [
            (call (mem:SI (symbol_ref:SI ("perf_event_update_userpage") [flags 0x41] <function_decl 0x113da080 perf_event_update_userpage>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 83 82 87 18 arch/arm/kernel/perf_event.c:203 (set (reg:SI 145 [ <result> ])
        (reg/v:SI 139 [ ret ])) 167 {*arm_movsi_insn} (nil))

(insn 87 83 93 18 arch/arm/kernel/perf_event.c:203 (set (reg/i:SI 0 r0)
        (reg:SI 145 [ <result> ])) 167 {*arm_movsi_insn} (nil))

(insn 93 87 0 18 arch/arm/kernel/perf_event.c:203 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 18 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function armpmu_start (armpmu_start)[0:1315]

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 3 2 arch/arm/kernel/perf_event.c:268 (set (reg/v/f:SI 134 [ event ])
        (reg:SI 0 r0 [ event ])) 167 {*arm_movsi_insn} (nil))

(insn 3 2 4 2 arch/arm/kernel/perf_event.c:268 (set (reg/v:SI 135 [ flags ])
        (reg:SI 1 r1 [ flags ])) 167 {*arm_movsi_insn} (nil))

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(insn 7 4 8 2 arch/arm/kernel/perf_event.c:271 (set (reg/f:SI 136)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 8 7 9 2 arch/arm/kernel/perf_event.c:271 (set (reg:SI 137)
        (mem/f/c/i:SI (reg/f:SI 136) [0 armpmu+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 9 8 10 2 arch/arm/kernel/perf_event.c:271 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 137)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 10 9 11 2 arch/arm/kernel/perf_event.c:271 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 59)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 1014 [0x3f6])
        (nil)))
;; End of basic block 2 -> ( 8 3)

;; Succ edge  8 [10.1%] 
;; Succ edge  3 [89.9%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [89.9%]  (fallthru)
(note 11 10 12 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 12 11 13 3 arch/arm/kernel/perf_event.c:278 (set (reg:SI 138)
        (and:SI (reg/v:SI 135 [ flags ])
            (const_int 2 [0x2]))) 67 {*arm_andsi3_insn} (nil))

(insn 13 12 14 3 arch/arm/kernel/perf_event.c:278 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 138)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 14 13 15 3 arch/arm/kernel/perf_event.c:278 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 39)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 3 -> ( 4 7)

;; Succ edge  4 [50.0%]  (fallthru)
;; Succ edge  7 [50.0%] 

;; Start of basic block ( 3) -> 4
;; Pred edge  3 [50.0%]  (fallthru)
(note 15 14 16 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 16 15 17 4 arch/arm/kernel/perf_event.c:269 (set (reg:SI 140)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 134 [ event ])
                (const_int 272 [0x110])) [0 <variable>.hw.state+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 17 16 18 4 arch/arm/kernel/perf_event.c:269 (set (reg:SI 139)
        (and:SI (reg:SI 140)
            (const_int 2 [0x2]))) 67 {*arm_andsi3_insn} (nil))

(insn 18 17 19 4 arch/arm/kernel/perf_event.c:269 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 139)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 19 18 20 4 arch/arm/kernel/perf_event.c:269 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 39)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))
;; End of basic block 4 -> ( 5 7)

;; Succ edge  5 [0.0%]  (fallthru)
;; Succ edge  7 [100.0%] 

;; Start of basic block ( 4) -> 5
;; Pred edge  4 [0.0%]  (fallthru)
(note 20 19 21 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 21 20 22 5 arch/arm/kernel/perf_event.c:279 discrim 1 (set (reg/f:SI 141)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 22 21 23 5 arch/arm/kernel/perf_event.c:279 discrim 1 (set (reg:SI 143)
        (zero_extend:SI (mem/c/i:QI (plus:SI (reg/f:SI 141)
                    (const_int 8 [0x8])) [0 __warned+0 S1 A8]))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 23 22 24 5 arch/arm/kernel/perf_event.c:279 discrim 1 (set (reg:QI 142)
        (subreg:QI (reg:SI 143) 0)) 178 {*arm_movqi_insn} (nil))

(insn 24 23 25 5 arch/arm/kernel/perf_event.c:279 discrim 1 (set (reg:SI 144)
        (xor:SI (subreg:SI (reg:QI 142) 0)
            (const_int 1 [0x1]))) 96 {*arm_xorsi3} (nil))

(insn 25 24 26 5 arch/arm/kernel/perf_event.c:279 discrim 1 (set (reg:QI 145)
        (subreg:QI (reg:SI 144) 0)) 178 {*arm_movqi_insn} (nil))

(insn 26 25 27 5 arch/arm/kernel/perf_event.c:279 discrim 1 (set (reg:SI 146)
        (zero_extend:SI (reg:QI 145))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 27 26 28 5 arch/arm/kernel/perf_event.c:279 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 146)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 28 27 29 5 arch/arm/kernel/perf_event.c:279 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 39)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))
;; End of basic block 5 -> ( 6 7)

;; Succ edge  6 [0.0%]  (fallthru)
;; Succ edge  7 [100.0%] 

;; Start of basic block ( 5) -> 6
;; Pred edge  5 [0.0%]  (fallthru)
(note 29 28 30 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 30 29 31 6 arch/arm/kernel/perf_event.c:279 discrim 3 (set (reg:SI 147)
        (symbol_ref/v/f:SI ("*.LC10") [flags 0x82] <string_cst 0x11664e40>)) 167 {*arm_movsi_insn} (nil))

(insn 31 30 32 6 arch/arm/kernel/perf_event.c:279 discrim 3 (set (reg:SI 148)
        (const_int 279 [0x117])) 167 {*arm_movsi_insn} (nil))

(insn 32 31 33 6 arch/arm/kernel/perf_event.c:279 discrim 3 (set (reg:SI 0 r0)
        (reg:SI 147)) 167 {*arm_movsi_insn} (nil))

(insn 33 32 34 6 arch/arm/kernel/perf_event.c:279 discrim 3 (set (reg:SI 1 r1)
        (reg:SI 148)) 167 {*arm_movsi_insn} (nil))

(call_insn 34 33 35 6 arch/arm/kernel/perf_event.c:279 discrim 3 (parallel [
            (call (mem:SI (symbol_ref:SI ("warn_slowpath_null") [flags 0x41] <function_decl 0x10a2ed80 warn_slowpath_null>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 35 34 36 6 arch/arm/kernel/perf_event.c:279 discrim 5 (set (reg/f:SI 149)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 36 35 37 6 arch/arm/kernel/perf_event.c:279 discrim 5 (set (reg:SI 150)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(insn 37 36 38 6 arch/arm/kernel/perf_event.c:279 discrim 5 (set (reg:QI 151)
        (subreg:QI (reg:SI 150) 0)) 178 {*arm_movqi_insn} (nil))

(insn 38 37 39 6 arch/arm/kernel/perf_event.c:279 discrim 5 (set (mem/c/i:QI (plus:SI (reg/f:SI 149)
                (const_int 8 [0x8])) [0 __warned+0 S1 A8])
        (reg:QI 151)) 178 {*arm_movqi_insn} (nil))
;; End of basic block 6 -> ( 7)

;; Succ edge  7 [100.0%]  (fallthru)

;; Start of basic block ( 3 5 4 6) -> 7
;; Pred edge  3 [50.0%] 
;; Pred edge  5 [100.0%] 
;; Pred edge  4 [100.0%] 
;; Pred edge  6 [100.0%]  (fallthru)
(code_label 39 38 40 7 134 "" [3 uses])

(note 40 39 41 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 41 40 42 7 arch/arm/kernel/perf_event.c:269 (set (reg/v/f:SI 133 [ hwc ])
        (plus:SI (reg/v/f:SI 134 [ event ])
            (const_int 200 [0xc8]))) 4 {*arm_addsi3} (nil))

(insn 42 41 43 7 arch/arm/kernel/perf_event.c:281 (set (reg:SI 152)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 43 42 44 7 arch/arm/kernel/perf_event.c:281 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 134 [ event ])
                (const_int 272 [0x110])) [0 <variable>.hw.state+0 S4 A64])
        (reg:SI 152)) 167 {*arm_movsi_insn} (nil))

(insn 44 43 45 7 arch/arm/kernel/perf_event.c:289 (set (reg:SI 0 r0)
        (reg/v/f:SI 134 [ event ])) 167 {*arm_movsi_insn} (nil))

(insn 45 44 46 7 arch/arm/kernel/perf_event.c:289 (set (reg:SI 1 r1)
        (reg/v/f:SI 133 [ hwc ])) 167 {*arm_movsi_insn} (nil))

(insn 46 45 47 7 arch/arm/kernel/perf_event.c:289 (set (reg:SI 2 r2)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 134 [ event ])
                (const_int 224 [0xe0])) [0 <variable>.hw.D.23168.D.23159.idx+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(call_insn 47 46 48 7 arch/arm/kernel/perf_event.c:289 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("armpmu_event_set_period") [flags 0x3] <function_decl 0x114a1580 armpmu_event_set_period>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 48 47 49 7 arch/arm/kernel/perf_event.c:290 (set (reg/f:SI 153)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 49 48 50 7 arch/arm/kernel/perf_event.c:290 (set (reg/f:SI 154)
        (mem/f/c/i:SI (reg/f:SI 153) [0 armpmu+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 50 49 51 7 arch/arm/kernel/perf_event.c:290 (set (reg/f:SI 155)
        (mem/s/f/j:SI (plus:SI (reg/f:SI 154)
                (const_int 12 [0xc])) [0 <variable>.enable+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 51 50 52 7 arch/arm/kernel/perf_event.c:290 (set (reg:SI 0 r0)
        (reg/v/f:SI 133 [ hwc ])) 167 {*arm_movsi_insn} (nil))

(insn 52 51 53 7 arch/arm/kernel/perf_event.c:290 (set (reg:SI 1 r1)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 134 [ event ])
                (const_int 224 [0xe0])) [0 <variable>.hw.D.23168.D.23159.idx+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(call_insn 53 52 59 7 arch/arm/kernel/perf_event.c:290 (parallel [
            (call (mem:SI (reg/f:SI 155) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 244 {*call_reg_armv5} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 7 -> ( 8)

;; Succ edge  8 [100.0%]  (fallthru)

;; Start of basic block ( 7 2) -> 8
;; Pred edge  7 [100.0%]  (fallthru)
;; Pred edge  2 [10.1%] 
(code_label 59 53 62 8 135 "" [1 uses])

(note 62 59 0 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 8 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function armpmu_del (armpmu_del)[0:1316]

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 4 2 arch/arm/kernel/perf_event.c:295 (set (reg/v/f:SI 137 [ event ])
        (reg:SI 0 r0 [ event ])) 167 {*arm_movsi_insn} (nil))

(note 4 2 7 2 NOTE_INSN_FUNCTION_BEG)

(insn 7 4 8 2 arch/arm/kernel/perf_event.c:296 (set (reg/f:SI 139)
        (symbol_ref:SI ("*.LANCHOR2") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 8 7 9 2 arch/arm/kernel/perf_event.c:296 (set (reg/v:SI 134 [ __ptr ])
        (asm_operands:SI ("") ("=r") 0 [
                (reg/f:SI 139)
            ]
             [
                (asm_input:SI ("0") 0)
            ] 8569250)) -1 (nil))

(insn 9 8 10 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 133 [ sp.81 ])
        (reg/v:SI 13 sp [ sp ])) 167 {*arm_movsi_insn} (nil))

(insn 10 9 11 2 arch/arm/kernel/perf_event.c:296 (set (reg/f:SI 140)
        (symbol_ref:SI ("__per_cpu_offset") [flags 0xc0] <var_decl 0x10b1cf60 __per_cpu_offset>)) 167 {*arm_movsi_insn} (nil))

(insn 11 10 12 2 arch/arm/kernel/perf_event.c:296 (set (reg:SI 142)
        (and:SI (reg:SI 133 [ sp.81 ])
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 12 11 13 2 arch/arm/kernel/perf_event.c:296 (set (reg:SI 141)
        (and:SI (reg:SI 142)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg:SI 133 [ sp.81 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 13 12 14 2 arch/arm/kernel/perf_event.c:296 (set (reg:SI 143)
        (mem/s/j:SI (plus:SI (reg:SI 141)
                (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 14 13 15 2 arch/arm/kernel/perf_event.c:296 (set (reg:SI 144)
        (mem/s/j:SI (plus:SI (mult:SI (reg:SI 143)
                    (const_int 4 [0x4]))
                (reg/f:SI 140)) [0 __per_cpu_offset S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 15 14 16 2 arch/arm/kernel/perf_event.c:296 (set (reg/v/f:SI 136 [ cpuc ])
        (plus:SI (reg/v:SI 134 [ __ptr ])
            (reg:SI 144))) 4 {*arm_addsi3} (nil))

(insn 16 15 17 2 arch/arm/kernel/perf_event.c:298 (set (reg/v:SI 135 [ idx ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ event ])
                (const_int 224 [0xe0])) [0 <variable>.hw.D.23168.D.23159.idx+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 17 16 18 2 arch/arm/kernel/perf_event.c:300 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 135 [ idx ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 18 17 19 2 arch/arm/kernel/perf_event.c:300 (set (pc)
        (if_then_else (ge (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 24)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))
;; End of basic block 2 -> ( 3 4)

;; Succ edge  3 [0.0%]  (fallthru)
;; Succ edge  4 [100.0%] 

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [0.0%]  (fallthru)
(note 19 18 20 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 20 19 21 3 arch/arm/kernel/perf_event.c:300 discrim 1 (set (reg:SI 145)
        (symbol_ref/v/f:SI ("*.LC10") [flags 0x82] <string_cst 0x11664e40>)) 167 {*arm_movsi_insn} (nil))

(insn 21 20 22 3 arch/arm/kernel/perf_event.c:300 discrim 1 (set (reg:SI 0 r0)
        (reg:SI 145)) 167 {*arm_movsi_insn} (nil))

(insn 22 21 23 3 arch/arm/kernel/perf_event.c:300 discrim 1 (set (reg:SI 1 r1)
        (const_int 300 [0x12c])) 167 {*arm_movsi_insn} (nil))

(call_insn 23 22 24 3 arch/arm/kernel/perf_event.c:300 discrim 1 (parallel [
            (call (mem:SI (symbol_ref:SI ("warn_slowpath_null") [flags 0x41] <function_decl 0x10a2ed80 warn_slowpath_null>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 3 -> ( 4)

;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 2 3) -> 4
;; Pred edge  2 [100.0%] 
;; Pred edge  3 [100.0%]  (fallthru)
(code_label 24 23 25 4 139 "" [1 uses])

(note 25 24 26 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 26 25 27 4 arch/arm/kernel/perf_event.c:302 (set (reg:SI 146)
        (plus:SI (reg/v/f:SI 136 [ cpuc ])
            (const_int 140 [0x8c]))) 4 {*arm_addsi3} (nil))

(insn 27 26 28 4 arch/arm/kernel/perf_event.c:302 (set (reg:SI 0 r0)
        (reg/v:SI 135 [ idx ])) 167 {*arm_movsi_insn} (nil))

(insn 28 27 29 4 arch/arm/kernel/perf_event.c:302 (set (reg:SI 1 r1)
        (reg:SI 146)) 167 {*arm_movsi_insn} (nil))

(call_insn 29 28 30 4 arch/arm/kernel/perf_event.c:302 (parallel [
            (call (mem:SI (symbol_ref:SI ("_clear_bit") [flags 0x41] <function_decl 0x512e0080 _clear_bit>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 30 29 31 4 arch/arm/kernel/perf_event.c:303 (set (reg:SI 0 r0)
        (reg/v/f:SI 137 [ event ])) 167 {*arm_movsi_insn} (nil))

(insn 31 30 32 4 arch/arm/kernel/perf_event.c:303 (set (reg:SI 1 r1)
        (const_int 4 [0x4])) 167 {*arm_movsi_insn} (nil))

(call_insn 32 31 33 4 arch/arm/kernel/perf_event.c:303 (parallel [
            (call (mem:SI (symbol_ref:SI ("armpmu_stop") [flags 0x3] <function_decl 0x114a1880 armpmu_stop>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 33 32 34 4 arch/arm/kernel/perf_event.c:304 (set (reg:SI 147)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 34 33 35 4 arch/arm/kernel/perf_event.c:304 (set (mem/s/f/j:SI (plus:SI (mult:SI (reg/v:SI 135 [ idx ])
                    (const_int 4 [0x4]))
                (reg/v/f:SI 136 [ cpuc ])) [0 <variable>.events S4 A32])
        (reg:SI 147)) 167 {*arm_movsi_insn} (nil))

(insn 35 34 36 4 arch/arm/kernel/perf_event.c:305 (set (reg:SI 148)
        (plus:SI (reg/v/f:SI 136 [ cpuc ])
            (const_int 132 [0x84]))) 4 {*arm_addsi3} (nil))

(insn 36 35 37 4 arch/arm/kernel/perf_event.c:305 (set (reg:SI 0 r0)
        (reg/v:SI 135 [ idx ])) 167 {*arm_movsi_insn} (nil))

(insn 37 36 38 4 arch/arm/kernel/perf_event.c:305 (set (reg:SI 1 r1)
        (reg:SI 148)) 167 {*arm_movsi_insn} (nil))

(call_insn 38 37 39 4 arch/arm/kernel/perf_event.c:305 (parallel [
            (call (mem:SI (symbol_ref:SI ("_clear_bit") [flags 0x41] <function_decl 0x512e0080 _clear_bit>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 39 38 40 4 arch/arm/kernel/perf_event.c:307 (set (reg:SI 0 r0)
        (reg/v/f:SI 137 [ event ])) 167 {*arm_movsi_insn} (nil))

(call_insn/j 40 39 0 4 arch/arm/kernel/perf_event.c:307 (parallel [
            (call (mem:SI (symbol_ref:SI ("perf_event_update_userpage") [flags 0x41] <function_decl 0x113da080 perf_event_update_userpage>) [0 S4 A32])
                (const_int 0 [0x0]))
            (return)
            (use (const_int 0 [0x0]))
        ]) 258 {*sibcall_insn} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 4 -> ( 1)

;; Succ edge  EXIT [100.0%]  (ab,sibcall)


;; Function armpmu_add (armpmu_add)[0:1317]

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 3 2 arch/arm/kernel/perf_event.c:312 (set (reg/v/f:SI 140 [ event ])
        (reg:SI 0 r0 [ event ])) 167 {*arm_movsi_insn} (nil))

(insn 3 2 4 2 arch/arm/kernel/perf_event.c:312 (set (reg/v:SI 141 [ flags ])
        (reg:SI 1 r1 [ flags ])) 167 {*arm_movsi_insn} (nil))

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(insn 7 4 8 2 arch/arm/kernel/perf_event.c:313 (set (reg/f:SI 142)
        (symbol_ref:SI ("*.LANCHOR2") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 8 7 9 2 arch/arm/kernel/perf_event.c:313 (set (reg/v:SI 134 [ __ptr ])
        (asm_operands:SI ("") ("=r") 0 [
                (reg/f:SI 142)
            ]
             [
                (asm_input:SI ("0") 0)
            ] 8571426)) -1 (nil))

(insn 9 8 10 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 133 [ sp.81 ])
        (reg/v:SI 13 sp [ sp ])) 167 {*arm_movsi_insn} (nil))

(insn 10 9 11 2 arch/arm/kernel/perf_event.c:313 (set (reg/f:SI 143)
        (symbol_ref:SI ("__per_cpu_offset") [flags 0xc0] <var_decl 0x10b1cf60 __per_cpu_offset>)) 167 {*arm_movsi_insn} (nil))

(insn 11 10 12 2 arch/arm/kernel/perf_event.c:313 (set (reg:SI 145)
        (and:SI (reg:SI 133 [ sp.81 ])
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 12 11 13 2 arch/arm/kernel/perf_event.c:313 (set (reg:SI 144)
        (and:SI (reg:SI 145)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg:SI 133 [ sp.81 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 13 12 14 2 arch/arm/kernel/perf_event.c:313 (set (reg:SI 146)
        (mem/s/j:SI (plus:SI (reg:SI 144)
                (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 14 13 15 2 arch/arm/kernel/perf_event.c:313 (set (reg:SI 147)
        (mem/s/j:SI (plus:SI (mult:SI (reg:SI 146)
                    (const_int 4 [0x4]))
                (reg/f:SI 143)) [0 __per_cpu_offset S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 15 14 16 2 arch/arm/kernel/perf_event.c:313 (set (reg/v/f:SI 138 [ cpuc ])
        (plus:SI (reg/v:SI 134 [ __ptr ])
            (reg:SI 147))) 4 {*arm_addsi3} (nil))

(insn 16 15 17 2 arch/arm/kernel/perf_event.c:314 (set (reg/v/f:SI 137 [ hwc ])
        (plus:SI (reg/v/f:SI 140 [ event ])
            (const_int 200 [0xc8]))) 4 {*arm_addsi3} (nil))

(insn 17 16 18 2 arch/arm/kernel/perf_event.c:318 (set (reg:SI 0 r0)
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 140 [ event ])
                (const_int 44 [0x2c])) [0 <variable>.pmu+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(call_insn 18 17 19 2 arch/arm/kernel/perf_event.c:318 (parallel [
            (call (mem:SI (symbol_ref:SI ("perf_pmu_disable") [flags 0x41] <function_decl 0x113bae00 perf_pmu_disable>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 19 18 20 2 arch/arm/kernel/perf_event.c:321 (set (reg/f:SI 148)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 20 19 21 2 arch/arm/kernel/perf_event.c:321 (set (reg/f:SI 149)
        (mem/f/c/i:SI (reg/f:SI 148) [0 armpmu+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 21 20 22 2 arch/arm/kernel/perf_event.c:321 (set (reg/f:SI 150)
        (mem/s/f/j:SI (plus:SI (reg/f:SI 149)
                (const_int 20 [0x14])) [0 <variable>.get_event_idx+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 22 21 23 2 arch/arm/kernel/perf_event.c:321 (set (reg:SI 0 r0)
        (reg/v/f:SI 138 [ cpuc ])) 167 {*arm_movsi_insn} (nil))

(insn 23 22 24 2 arch/arm/kernel/perf_event.c:321 (set (reg:SI 1 r1)
        (reg/v/f:SI 137 [ hwc ])) 167 {*arm_movsi_insn} (nil))

(call_insn 24 23 25 2 arch/arm/kernel/perf_event.c:321 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (reg/f:SI 150) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 249 {*call_value_reg_armv5} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 25 24 26 2 arch/arm/kernel/perf_event.c:321 (set (reg/v:SI 136 [ idx ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 26 25 27 2 arch/arm/kernel/perf_event.c:322 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 136 [ idx ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 27 26 28 2 arch/arm/kernel/perf_event.c:322 (set (pc)
        (if_then_else (ge (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 32)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 6333 [0x18bd])
        (nil)))
;; End of basic block 2 -> ( 3 4)

;; Succ edge  3 [36.7%]  (fallthru)
;; Succ edge  4 [63.3%] 

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [36.7%]  (fallthru)
(note 28 27 29 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 29 28 32 3 arch/arm/kernel/perf_event.c:322 (set (reg/v:SI 135 [ err ])
        (reg/v:SI 136 [ idx ])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 3 -> ( 7)

;; Succ edge  7 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 4
;; Pred edge  2 [63.3%] 
(code_label 32 29 33 4 144 "" [1 uses])

(note 33 32 34 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 34 33 35 4 arch/arm/kernel/perf_event.c:331 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 140 [ event ])
                (const_int 224 [0xe0])) [0 <variable>.hw.D.23168.D.23159.idx+0 S4 A64])
        (reg/v:SI 136 [ idx ])) 167 {*arm_movsi_insn} (nil))

(insn 35 34 36 4 arch/arm/kernel/perf_event.c:332 (set (reg/f:SI 151)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 36 35 37 4 arch/arm/kernel/perf_event.c:332 (set (reg/f:SI 152)
        (mem/f/c/i:SI (reg/f:SI 151) [0 armpmu+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 37 36 38 4 arch/arm/kernel/perf_event.c:332 (set (reg/f:SI 153)
        (mem/s/f/j:SI (plus:SI (reg/f:SI 152)
                (const_int 16 [0x10])) [0 <variable>.disable+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 38 37 39 4 arch/arm/kernel/perf_event.c:332 (set (reg:SI 0 r0)
        (reg/v/f:SI 137 [ hwc ])) 167 {*arm_movsi_insn} (nil))

(insn 39 38 40 4 arch/arm/kernel/perf_event.c:332 (set (reg:SI 1 r1)
        (reg/v:SI 136 [ idx ])) 167 {*arm_movsi_insn} (nil))

(call_insn 40 39 41 4 arch/arm/kernel/perf_event.c:332 (parallel [
            (call (mem:SI (reg/f:SI 153) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 244 {*call_reg_armv5} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 41 40 42 4 arch/arm/kernel/perf_event.c:333 (set (mem/s/f/j:SI (plus:SI (mult:SI (reg/v:SI 136 [ idx ])
                    (const_int 4 [0x4]))
                (reg/v/f:SI 138 [ cpuc ])) [0 <variable>.events S4 A32])
        (reg/v/f:SI 140 [ event ])) 167 {*arm_movsi_insn} (nil))

(insn 42 41 43 4 arch/arm/kernel/perf_event.c:334 (set (reg:SI 154)
        (plus:SI (reg/v/f:SI 138 [ cpuc ])
            (const_int 140 [0x8c]))) 4 {*arm_addsi3} (nil))

(insn 43 42 44 4 arch/arm/kernel/perf_event.c:334 (set (reg:SI 0 r0)
        (reg/v:SI 136 [ idx ])) 167 {*arm_movsi_insn} (nil))

(insn 44 43 45 4 arch/arm/kernel/perf_event.c:334 (set (reg:SI 1 r1)
        (reg:SI 154)) 167 {*arm_movsi_insn} (nil))

(call_insn 45 44 46 4 arch/arm/kernel/perf_event.c:334 (parallel [
            (call (mem:SI (symbol_ref:SI ("_set_bit") [flags 0x41] <function_decl 0x512e0000 _set_bit>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 46 45 47 4 arch/arm/kernel/perf_event.c:336 (set (reg:SI 155)
        (const_int 3 [0x3])) 167 {*arm_movsi_insn} (nil))

(insn 47 46 48 4 arch/arm/kernel/perf_event.c:336 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 140 [ event ])
                (const_int 272 [0x110])) [0 <variable>.hw.state+0 S4 A64])
        (reg:SI 155)) 167 {*arm_movsi_insn} (nil))

(insn 48 47 49 4 arch/arm/kernel/perf_event.c:337 (set (reg:SI 156)
        (and:SI (reg/v:SI 141 [ flags ])
            (const_int 1 [0x1]))) 67 {*arm_andsi3_insn} (nil))

(insn 49 48 50 4 arch/arm/kernel/perf_event.c:337 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 156)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 50 49 51 4 arch/arm/kernel/perf_event.c:337 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 55)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 4 -> ( 5 6)

;; Succ edge  5 [29.0%]  (fallthru)
;; Succ edge  6 [71.0%] 

;; Start of basic block ( 4) -> 5
;; Pred edge  4 [29.0%]  (fallthru)
(note 51 50 52 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 52 51 53 5 arch/arm/kernel/perf_event.c:338 (set (reg:SI 0 r0)
        (reg/v/f:SI 140 [ event ])) 167 {*arm_movsi_insn} (nil))

(insn 53 52 54 5 arch/arm/kernel/perf_event.c:338 (set (reg:SI 1 r1)
        (const_int 2 [0x2])) 167 {*arm_movsi_insn} (nil))

(call_insn 54 53 55 5 arch/arm/kernel/perf_event.c:338 (parallel [
            (call (mem:SI (symbol_ref:SI ("armpmu_start") [flags 0x3] <function_decl 0x114a1980 armpmu_start>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 5 -> ( 6)

;; Succ edge  6 [100.0%]  (fallthru)

;; Start of basic block ( 4 5) -> 6
;; Pred edge  4 [71.0%] 
;; Pred edge  5 [100.0%]  (fallthru)
(code_label 55 54 56 6 146 "" [1 uses])

(note 56 55 57 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 57 56 58 6 arch/arm/kernel/perf_event.c:341 (set (reg:SI 0 r0)
        (reg/v/f:SI 140 [ event ])) 167 {*arm_movsi_insn} (nil))

(call_insn 58 57 59 6 arch/arm/kernel/perf_event.c:341 (parallel [
            (call (mem:SI (symbol_ref:SI ("perf_event_update_userpage") [flags 0x41] <function_decl 0x113da080 perf_event_update_userpage>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 59 58 60 6 arch/arm/kernel/perf_event.c:316 (set (reg/v:SI 135 [ err ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 6 -> ( 7)

;; Succ edge  7 [100.0%]  (fallthru)

;; Start of basic block ( 3 6) -> 7
;; Pred edge  3 [100.0%]  (fallthru)
;; Pred edge  6 [100.0%]  (fallthru)
(code_label 60 59 61 7 145 ("out") [0 uses])

(note 61 60 62 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 62 61 63 7 arch/arm/kernel/perf_event.c:344 (set (reg:SI 0 r0)
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 140 [ event ])
                (const_int 44 [0x2c])) [0 <variable>.pmu+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(call_insn 63 62 64 7 arch/arm/kernel/perf_event.c:344 (parallel [
            (call (mem:SI (symbol_ref:SI ("perf_pmu_enable") [flags 0x41] <function_decl 0x113bae80 perf_pmu_enable>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 64 63 68 7 arch/arm/kernel/perf_event.c:346 (set (reg:SI 139 [ <result> ])
        (reg/v:SI 135 [ err ])) 167 {*arm_movsi_insn} (nil))

(insn 68 64 74 7 arch/arm/kernel/perf_event.c:346 (set (reg/i:SI 0 r0)
        (reg:SI 139 [ <result> ])) 167 {*arm_movsi_insn} (nil))

(insn 74 68 0 7 arch/arm/kernel/perf_event.c:346 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 7 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function validate_group (validate_group)[0:1319]

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 arch/arm/kernel/perf_event.c:364 (set (reg/v/f:SI 142 [ event ])
        (reg:SI 0 r0 [ event ])) 167 {*arm_movsi_insn} (nil))

(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 arch/arm/kernel/perf_event.c:365 (set (reg/v/f:SI 134 [ leader ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 142 [ event ])
                (const_int 40 [0x28])) [0 <variable>.group_leader+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 7 6 8 2 arch/arm/kernel/perf_event.c:368 discrim 1 (set (reg:SI 143)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -148 [0xffffffffffffff6c]))) 4 {*arm_addsi3} (nil))

(insn 8 7 9 2 arch/arm/kernel/perf_event.c:368 discrim 1 (set (reg:SI 0 r0)
        (reg:SI 143)) 167 {*arm_movsi_insn} (nil))

(insn 9 8 10 2 arch/arm/kernel/perf_event.c:368 discrim 1 (set (reg:SI 1 r1)
        (const_int 148 [0x94])) 167 {*arm_movsi_insn} (nil))

(call_insn 10 9 11 2 arch/arm/kernel/perf_event.c:368 discrim 1 (parallel [
            (call (mem:SI (symbol_ref:SI ("__memzero") [flags 0x41] <function_decl 0x10a9ce80 __memzero>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 11 10 12 2 arch/arm/kernel/perf_event.c:370 (set (reg:SI 144)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -148 [0xffffffffffffff6c]))) 4 {*arm_addsi3} (nil))

(insn 12 11 13 2 arch/arm/kernel/perf_event.c:370 (set (reg:SI 0 r0)
        (reg:SI 144)) 167 {*arm_movsi_insn} (nil))

(insn 13 12 14 2 arch/arm/kernel/perf_event.c:370 (set (reg:SI 1 r1)
        (reg/v/f:SI 134 [ leader ])) 167 {*arm_movsi_insn} (nil))

(call_insn 14 13 15 2 arch/arm/kernel/perf_event.c:370 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("validate_event") [flags 0x3] <function_decl 0x114a1c80 validate_event>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 15 14 16 2 arch/arm/kernel/perf_event.c:370 (set (reg:SI 140 [ D.25392 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 16 15 17 2 arch/arm/kernel/perf_event.c:370 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 140 [ D.25392 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 17 16 18 2 arch/arm/kernel/perf_event.c:370 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 51)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
        (nil)))
;; End of basic block 2 -> ( 9 3)

;; Succ edge  9 [39.0%] 
;; Succ edge  3 [61.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [61.0%]  (fallthru)
(note 18 17 19 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 19 18 20 3 arch/arm/kernel/perf_event.c:373 (set (reg/v/f:SI 135 [ sibling ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 134 [ leader ])
                (const_int 16 [0x10])) [0 <variable>.sibling_list.next+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 20 19 36 3 arch/arm/kernel/perf_event.c:373 discrim 1 (set (reg/f:SI 137 [ D.25400 ])
        (plus:SI (reg/v/f:SI 134 [ leader ])
            (const_int 16 [0x10]))) 4 {*arm_addsi3} (nil))
;; End of basic block 3 -> ( 6)

;; Succ edge  6 [100.0%]  (fallthru)

;; Start of basic block ( 6) -> 4
;; Pred edge  6 [95.5%] 
(code_label 36 20 23 4 153 "" [1 uses])

(note 23 36 24 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 24 23 25 4 arch/arm/kernel/perf_event.c:374 (set (reg:SI 145)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -148 [0xffffffffffffff6c]))) 4 {*arm_addsi3} (nil))

(insn 25 24 26 4 arch/arm/kernel/perf_event.c:374 (set (reg:SI 0 r0)
        (reg:SI 145)) 167 {*arm_movsi_insn} (nil))

(insn 26 25 27 4 arch/arm/kernel/perf_event.c:374 (set (reg:SI 1 r1)
        (reg/v/f:SI 135 [ sibling ])) 167 {*arm_movsi_insn} (nil))

(call_insn 27 26 28 4 arch/arm/kernel/perf_event.c:374 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("validate_event") [flags 0x3] <function_decl 0x114a1c80 validate_event>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 28 27 29 4 arch/arm/kernel/perf_event.c:374 (set (reg:SI 138 [ D.25396 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 29 28 30 4 arch/arm/kernel/perf_event.c:374 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 138 [ D.25396 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 30 29 31 4 arch/arm/kernel/perf_event.c:374 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 51)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 450 [0x1c2])
        (nil)))
;; End of basic block 4 -> ( 9 5)

;; Succ edge  9 [4.5%] 
;; Succ edge  5 [95.5%]  (fallthru)

;; Start of basic block ( 4) -> 5
;; Pred edge  4 [95.5%]  (fallthru)
(note 31 30 32 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 32 31 33 5 arch/arm/kernel/perf_event.c:373 (set (reg/v/f:SI 133 [ __mptr ])
        (mem/s/f/j:SI (reg/v/f:SI 135 [ sibling ]) [0 <variable>.group_entry.next+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 33 32 34 5 arch/arm/kernel/perf_event.c:373 (set (reg/v/f:SI 135 [ sibling ])
        (reg/v/f:SI 133 [ __mptr ])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 5 -> ( 6)

;; Succ edge  6 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 3 5) -> 6
;; Pred edge  3 [100.0%]  (fallthru)
;; Pred edge  5 [100.0%]  (fallthru,dfs_back)
(code_label 34 33 35 6 152 "" [0 uses])

(note 35 34 37 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 37 35 38 6 arch/arm/kernel/perf_event.c:373 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 135 [ sibling ])
            (reg/f:SI 137 [ D.25400 ]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 38 37 39 6 arch/arm/kernel/perf_event.c:373 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 36)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 9550 [0x254e])
        (nil)))
;; End of basic block 6 -> ( 4 7)

;; Succ edge  4 [95.5%] 
;; Succ edge  7 [4.5%]  (fallthru)

;; Start of basic block ( 6) -> 7
;; Pred edge  6 [4.5%]  (fallthru)
(note 39 38 40 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 40 39 41 7 arch/arm/kernel/perf_event.c:378 (set (reg:SI 146)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -148 [0xffffffffffffff6c]))) 4 {*arm_addsi3} (nil))

(insn 41 40 42 7 arch/arm/kernel/perf_event.c:378 (set (reg:SI 0 r0)
        (reg:SI 146)) 167 {*arm_movsi_insn} (nil))

(insn 42 41 43 7 arch/arm/kernel/perf_event.c:378 (set (reg:SI 1 r1)
        (reg/v/f:SI 142 [ event ])) 167 {*arm_movsi_insn} (nil))

(call_insn 43 42 44 7 arch/arm/kernel/perf_event.c:378 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("validate_event") [flags 0x3] <function_decl 0x114a1c80 validate_event>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 44 43 45 7 arch/arm/kernel/perf_event.c:378 (set (reg:SI 136 [ D.25401 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 45 44 46 7 arch/arm/kernel/perf_event.c:378 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 136 [ D.25401 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 46 45 47 7 arch/arm/kernel/perf_event.c:378 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 51)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
        (nil)))
;; End of basic block 7 -> ( 9 8)

;; Succ edge  9 [39.0%] 
;; Succ edge  8 [61.0%]  (fallthru)

;; Start of basic block ( 7) -> 8
;; Pred edge  7 [61.0%]  (fallthru)
(note 47 46 48 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 48 47 51 8 arch/arm/kernel/perf_event.c:381 (set (reg:SI 139 [ D.25395 ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 8 -> ( 10)

;; Succ edge  10 [100.0%]  (fallthru)

;; Start of basic block ( 2 4 7) -> 9
;; Pred edge  2 [39.0%] 
;; Pred edge  4 [4.5%] 
;; Pred edge  7 [39.0%] 
(code_label 51 48 52 9 151 "" [3 uses])

(note 52 51 53 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 53 52 54 9 arch/arm/kernel/perf_event.c:371 (set (reg:SI 139 [ D.25395 ])
        (const_int -28 [0xffffffffffffffe4])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 9 -> ( 10)

;; Succ edge  10 [100.0%]  (fallthru)

;; Start of basic block ( 9 8) -> 10
;; Pred edge  9 [100.0%]  (fallthru)
;; Pred edge  8 [100.0%]  (fallthru)
(code_label 54 53 55 10 154 "" [0 uses])

(note 55 54 56 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 56 55 60 10 arch/arm/kernel/perf_event.c:382 (set (reg:SI 141 [ <result> ])
        (reg:SI 139 [ D.25395 ])) 167 {*arm_movsi_insn} (nil))

(insn 60 56 66 10 arch/arm/kernel/perf_event.c:382 (set (reg/i:SI 0 r0)
        (reg:SI 141 [ <result> ])) 167 {*arm_movsi_insn} (nil))

(insn 66 60 0 10 arch/arm/kernel/perf_event.c:382 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 10 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function hw_perf_event_destroy (hw_perf_event_destroy)[0:1323]

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 arch/arm/kernel/perf_event.c:467 (set (reg/f:SI 137)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 7 6 8 2 arch/arm/kernel/perf_event.c:467 (set (reg:SI 138)
        (plus:SI (reg/f:SI 137)
            (const_int 12 [0xc]))) 4 {*arm_addsi3} (nil))

(insn 8 7 9 2 arch/arm/kernel/perf_event.c:467 (set (reg/f:SI 139)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 9 8 10 2 arch/arm/kernel/perf_event.c:467 (set (reg:SI 140)
        (plus:SI (reg/f:SI 139)
            (const_int 152 [0x98]))) 4 {*arm_addsi3} (nil))

(insn 10 9 11 2 arch/arm/kernel/perf_event.c:467 (set (reg:SI 0 r0)
        (reg:SI 138)) 167 {*arm_movsi_insn} (nil))

(insn 11 10 12 2 arch/arm/kernel/perf_event.c:467 (set (reg:SI 1 r1)
        (reg:SI 140)) 167 {*arm_movsi_insn} (nil))

(call_insn 12 11 13 2 arch/arm/kernel/perf_event.c:467 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("atomic_dec_and_mutex_lock") [flags 0x41] <function_decl 0x10d7c480 atomic_dec_and_mutex_lock>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 13 12 14 2 arch/arm/kernel/perf_event.c:467 (set (reg:SI 135 [ D.25488 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 14 13 15 2 arch/arm/kernel/perf_event.c:467 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 135 [ D.25488 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 15 14 16 2 arch/arm/kernel/perf_event.c:467 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 63)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
        (nil)))
;; End of basic block 2 -> ( 3 9)

;; Succ edge  3 [61.0%]  (fallthru)
;; Succ edge  9 [39.0%] 

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [61.0%]  (fallthru)
(note 16 15 17 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 17 16 18 3 arch/arm/kernel/perf_event.c:450 (set (reg/f:SI 141)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 18 17 19 3 arch/arm/kernel/perf_event.c:450 (set (reg/f:SI 142)
        (mem/f/c/i:SI (plus:SI (reg/f:SI 141)
                (const_int 4 [0x4])) [0 pmu_device+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 19 18 20 3 arch/arm/kernel/perf_event.c:450 (set (reg:SI 143)
        (mem/s/j:SI (plus:SI (reg/f:SI 142)
                (const_int 368 [0x170])) [0 <variable>.num_resources+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 20 19 40 3 arch/arm/kernel/perf_event.c:450 (set (reg/v:SI 133 [ i ])
        (plus:SI (reg:SI 143)
            (const_int -1 [0xffffffffffffffff]))) 4 {*arm_addsi3} (nil))
;; End of basic block 3 -> ( 7)

;; Succ edge  7 [100.0%]  (fallthru)

;; Start of basic block ( 7) -> 4
;; Pred edge  7 [91.0%] 
(code_label 40 20 23 4 160 "" [1 uses])

(note 23 40 24 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 24 23 25 4 arch/arm/kernel/perf_event.c:451 (set (reg/f:SI 144)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 25 24 26 4 arch/arm/kernel/perf_event.c:451 (set (reg:SI 0 r0)
        (mem/f/c/i:SI (plus:SI (reg/f:SI 144)
                (const_int 4 [0x4])) [0 pmu_device+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 26 25 27 4 arch/arm/kernel/perf_event.c:451 (set (reg:SI 1 r1)
        (reg/v:SI 133 [ i ])) 167 {*arm_movsi_insn} (nil))

(call_insn 27 26 28 4 arch/arm/kernel/perf_event.c:451 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("platform_get_irq") [flags 0x41] <function_decl 0x11436f00 platform_get_irq>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 28 27 29 4 arch/arm/kernel/perf_event.c:451 (set (reg/v:SI 134 [ irq ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 29 28 30 4 arch/arm/kernel/perf_event.c:452 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 134 [ irq ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 30 29 31 4 arch/arm/kernel/perf_event.c:452 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 35)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 4752 [0x1290])
        (nil)))
;; End of basic block 4 -> ( 5 6)

;; Succ edge  5 [52.5%]  (fallthru)
;; Succ edge  6 [47.5%] 

;; Start of basic block ( 4) -> 5
;; Pred edge  4 [52.5%]  (fallthru)
(note 31 30 32 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 32 31 33 5 arch/arm/kernel/perf_event.c:453 (set (reg:SI 0 r0)
        (reg/v:SI 134 [ irq ])) 167 {*arm_movsi_insn} (nil))

(insn 33 32 34 5 arch/arm/kernel/perf_event.c:453 (set (reg:SI 1 r1)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(call_insn 34 33 35 5 arch/arm/kernel/perf_event.c:453 (parallel [
            (call (mem:SI (symbol_ref:SI ("free_irq") [flags 0x41] <function_decl 0x10cec900 free_irq>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 5 -> ( 6)

;; Succ edge  6 [100.0%]  (fallthru)

;; Start of basic block ( 4 5) -> 6
;; Pred edge  4 [47.5%] 
;; Pred edge  5 [100.0%]  (fallthru)
(code_label 35 34 36 6 159 "" [1 uses])

(note 36 35 37 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 37 36 38 6 arch/arm/kernel/perf_event.c:450 (set (reg/v:SI 133 [ i ])
        (plus:SI (reg/v:SI 133 [ i ])
            (const_int -1 [0xffffffffffffffff]))) 4 {*arm_addsi3} (nil))
;; End of basic block 6 -> ( 7)

;; Succ edge  7 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 3 6) -> 7
;; Pred edge  3 [100.0%]  (fallthru)
;; Pred edge  6 [100.0%]  (fallthru,dfs_back)
(code_label 38 37 39 7 158 "" [0 uses])

(note 39 38 41 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 41 39 42 7 arch/arm/kernel/perf_event.c:450 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 133 [ i ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 42 41 43 7 arch/arm/kernel/perf_event.c:450 discrim 1 (set (pc)
        (if_then_else (ge (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 40)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
        (nil)))
;; End of basic block 7 -> ( 4 8)

;; Succ edge  4 [91.0%] 
;; Succ edge  8 [9.0%]  (fallthru)

;; Start of basic block ( 7) -> 8
;; Pred edge  7 [9.0%]  (fallthru)
(note 43 42 44 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 44 43 45 8 arch/arm/kernel/perf_event.c:455 (set (reg/f:SI 145)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 45 44 46 8 arch/arm/kernel/perf_event.c:455 (set (reg/f:SI 146)
        (mem/f/c/i:SI (reg/f:SI 145) [0 armpmu+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 46 45 47 8 arch/arm/kernel/perf_event.c:455 (set (reg/f:SI 147)
        (mem/s/f/j:SI (plus:SI (reg/f:SI 146)
                (const_int 36 [0x24])) [0 <variable>.stop+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(call_insn 47 46 48 8 arch/arm/kernel/perf_event.c:455 (parallel [
            (call (mem:SI (reg/f:SI 147) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 244 {*call_reg_armv5} (nil)
    (nil))

(insn 48 47 49 8 arch/arm/kernel/perf_event.c:457 (set (reg:SI 0 r0)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(call_insn 49 48 50 8 arch/arm/kernel/perf_event.c:457 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("release_pmu") [flags 0x41] <function_decl 0x1147bb80 release_pmu>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 50 49 51 8 arch/arm/kernel/perf_event.c:458 (set (reg/f:SI 148)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 51 50 52 8 arch/arm/kernel/perf_event.c:458 (set (reg:SI 149)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 52 51 53 8 arch/arm/kernel/perf_event.c:458 (set (mem/f/c/i:SI (plus:SI (reg/f:SI 148)
                (const_int 4 [0x4])) [0 pmu_device+0 S4 A32])
        (reg:SI 149)) 167 {*arm_movsi_insn} (nil))

(insn 53 52 54 8 arch/arm/kernel/perf_event.c:469 (set (reg/f:SI 150)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 54 53 55 8 arch/arm/kernel/perf_event.c:469 (set (reg:SI 151)
        (plus:SI (reg/f:SI 150)
            (const_int 152 [0x98]))) 4 {*arm_addsi3} (nil))

(insn 55 54 56 8 arch/arm/kernel/perf_event.c:469 (set (reg:SI 0 r0)
        (reg:SI 151)) 167 {*arm_movsi_insn} (nil))

(call_insn/j 56 55 63 8 arch/arm/kernel/perf_event.c:469 (parallel [
            (call (mem:SI (symbol_ref:SI ("mutex_unlock") [flags 0x41] <function_decl 0x10d7c400 mutex_unlock>) [0 S4 A32])
                (const_int 0 [0x0]))
            (return)
            (use (const_int 0 [0x0]))
        ]) 258 {*sibcall_insn} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 8 -> ( 1)

;; Succ edge  EXIT [100.0%]  (ab,sibcall)

;; Start of basic block ( 2) -> 9
;; Pred edge  2 [39.0%] 
(code_label 63 56 66 9 161 "" [1 uses])

(note 66 63 0 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 9 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function armpmu_event_init (armpmu_event_init)[0:1325]

; Splitting reg 133 -> 248 249
; Splitting reg 208 -> 250 251
; Splitting reg 211 -> 252 253
;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 arch/arm/kernel/perf_event.c:544 (set (reg/v/f:SI 163 [ event ])
        (reg:SI 0 r0 [ event ])) 167 {*arm_movsi_insn} (nil))

(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 arch/arm/kernel/perf_event.c:547 (set (reg:SI 164)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 163 [ event ])
                (const_int 120 [0x78])) [0 <variable>.attr.type+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 7 6 8 2 arch/arm/kernel/perf_event.c:547 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 164)
            (const_int 4 [0x4]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 8 7 394 2 arch/arm/kernel/perf_event.c:547 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 17)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 2 -> ( 4 3)

;; Succ edge  4 [50.0%] 
;; Succ edge  3 [50.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [50.0%]  (fallthru)
(note 394 8 9 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 9 394 10 3 arch/arm/kernel/perf_event.c:547 (set (reg:SI 166)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(insn 10 9 11 3 arch/arm/kernel/perf_event.c:547 (set (reg:SI 167)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 163 [ event ])
                (const_int 120 [0x78])) [0 <variable>.attr.type+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 11 10 12 3 arch/arm/kernel/perf_event.c:547 (set (reg:SI 165)
        (ashift:SI (reg:SI 166)
            (reg:SI 167))) 117 {*arm_shiftsi3} (nil))

(insn 12 11 13 3 arch/arm/kernel/perf_event.c:547 (set (reg:SI 168)
        (and:SI (reg:SI 165)
            (const_int 25 [0x19]))) 67 {*arm_andsi3_insn} (nil))

(insn 13 12 14 3 arch/arm/kernel/perf_event.c:547 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 168)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 14 13 17 3 arch/arm/kernel/perf_event.c:547 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 22)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 3 -> ( 5 4)

;; Succ edge  5 [50.0%] 
;; Succ edge  4 [50.0%]  (fallthru)

;; Start of basic block ( 3 2) -> 4
;; Pred edge  3 [50.0%]  (fallthru)
;; Pred edge  2 [50.0%] 
(code_label 17 14 18 4 165 "" [1 uses])

(note 18 17 19 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 19 18 22 4 arch/arm/kernel/perf_event.c:554 (set (reg/v:SI 160 [ err ])
        (const_int -2 [0xfffffffffffffffe])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 4 -> ( 59)

;; Succ edge  59 [100.0%]  (fallthru)

;; Start of basic block ( 3) -> 5
;; Pred edge  3 [50.0%] 
(code_label 22 19 23 5 166 "" [1 uses])

(note 23 22 24 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 24 23 25 5 arch/arm/kernel/perf_event.c:557 (set (reg/f:SI 169)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 25 24 26 5 arch/arm/kernel/perf_event.c:557 (set (reg:SI 170)
        (mem/f/c/i:SI (reg/f:SI 169) [0 armpmu+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 26 25 27 5 arch/arm/kernel/perf_event.c:557 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 170)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 27 26 28 5 arch/arm/kernel/perf_event.c:557 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 32)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 8986 [0x231a])
        (nil)))
;; End of basic block 5 -> ( 6 7)

;; Succ edge  6 [10.1%]  (fallthru)
;; Succ edge  7 [89.9%] 

;; Start of basic block ( 5) -> 6
;; Pred edge  5 [10.1%]  (fallthru)
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 29 28 32 6 arch/arm/kernel/perf_event.c:558 (set (reg/v:SI 160 [ err ])
        (const_int -19 [0xffffffffffffffed])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 6 -> ( 59)

;; Succ edge  59 [100.0%]  (fallthru)

;; Start of basic block ( 5) -> 7
;; Pred edge  5 [89.9%] 
(code_label 32 29 33 7 168 "" [1 uses])

(note 33 32 34 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 34 33 35 7 arch/arm/kernel/perf_event.c:560 (set (reg/f:SI 171)
        (symbol_ref:SI ("hw_perf_event_destroy") [flags 0x3] <function_decl 0x114c5180 hw_perf_event_destroy>)) 167 {*arm_movsi_insn} (nil))

(insn 35 34 36 7 arch/arm/kernel/perf_event.c:560 (set (mem/s/f/j:SI (plus:SI (reg/v/f:SI 163 [ event ])
                (const_int 500 [0x1f4])) [0 <variable>.destroy+0 S4 A32])
        (reg/f:SI 171)) 167 {*arm_movsi_insn} (nil))

(insn 36 35 37 7 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:215 (set (reg/f:SI 172)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 37 36 38 7 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:215 (set (reg/f:SI 159 [ D.26585 ])
        (plus:SI (reg/f:SI 172)
            (const_int 12 [0xc]))) 4 {*arm_addsi3} (nil))

(insn 38 37 61 7 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:215 (set (reg/v:SI 157 [ c ])
        (mem/v:SI (reg/f:SI 159 [ D.26585 ]) [0 S4 A32])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 7 -> ( 8)

;; Succ edge  8 [100.0%]  (fallthru)

;; Start of basic block ( 7 12) -> 8
;; Pred edge  7 [100.0%]  (fallthru)
;; Pred edge  12 [100.0%]  (fallthru)
(code_label 61 38 39 8 172 "" [0 uses])

(note 39 61 40 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 40 39 41 8 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:216 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 157 [ c ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 41 40 42 8 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:216 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 64)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 450 [0x1c2])
        (nil)))
;; End of basic block 8 -> ( 9 13)

;; Succ edge  9 [95.5%]  (fallthru)
;; Succ edge  13 [4.5%] 

;; Start of basic block ( 8) -> 9
;; Pred edge  8 [95.5%]  (fallthru)
(note 42 41 43 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 43 42 44 9 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:216 discrim 2 (set (reg:SI 158 [ D.26586 ])
        (plus:SI (reg/v:SI 157 [ c ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(insn 44 43 51 9 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:117 (parallel [
            (asm_operands/v ("dmb") ("") 0 []
                 [] 2611313)
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))
;; End of basic block 9 -> ( 10)

;; Succ edge  10 [100.0%]  (fallthru)

;; Start of basic block ( 9 10) -> 10
;; Pred edge  9 [100.0%]  (fallthru)
;; Pred edge  10 [86.0%]  (dfs_back)
(code_label 51 44 45 10 170 "" [1 uses])

(note 45 51 46 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 46 45 47 10 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:120 (set (reg/f:SI 173)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 47 46 48 10 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:120 (set (reg/f:SI 174)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 48 47 49 10 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:120 (set (reg:SI 175)
        (plus:SI (reg/f:SI 174)
            (const_int 12 [0xc]))) 4 {*arm_addsi3} (nil))

(insn 49 48 50 10 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:120 (set (reg/f:SI 176)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 50 49 52 10 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:120 (parallel [
            (set (reg/v:SI 156 [ res ])
                (asm_operands/v:SI ("@ atomic_cmpxchg
ldrex	%1, [%3]
mov	%0, #0
teq	%1, %4
strexeq %0, %5, [%3]
") ("=&r") 0 [
                        (reg:SI 175)
                        (reg/v:SI 157 [ c ])
                        (reg:SI 158 [ D.26586 ])
                        (mem/s/j/c:SI (plus:SI (reg/f:SI 176)
                                (const_int 12 [0xc])) [0 active_events.counter+0 S4 A32])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("Ir") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("Qo") 0)
                    ] 2611698))
            (set (reg/v:SI 155 [ oldval ])
                (asm_operands/v:SI ("@ atomic_cmpxchg
ldrex	%1, [%3]
mov	%0, #0
teq	%1, %4
strexeq %0, %5, [%3]
") ("=&r") 1 [
                        (reg:SI 175)
                        (reg/v:SI 157 [ c ])
                        (reg:SI 158 [ D.26586 ])
                        (mem/s/j/c:SI (plus:SI (reg/f:SI 176)
                                (const_int 12 [0xc])) [0 active_events.counter+0 S4 A32])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("Ir") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("Qo") 0)
                    ] 2611698))
            (set (mem/s/j/c:SI (plus:SI (reg/f:SI 173)
                        (const_int 12 [0xc])) [0 active_events.counter+0 S4 A32])
                (asm_operands/v:SI ("@ atomic_cmpxchg
ldrex	%1, [%3]
mov	%0, #0
teq	%1, %4
strexeq %0, %5, [%3]
") ("=Qo") 2 [
                        (reg:SI 175)
                        (reg/v:SI 157 [ c ])
                        (reg:SI 158 [ D.26586 ])
                        (mem/s/j/c:SI (plus:SI (reg/f:SI 176)
                                (const_int 12 [0xc])) [0 active_events.counter+0 S4 A32])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("Ir") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("Qo") 0)
                    ] 2611698))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 52 50 53 10 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:128 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 156 [ res ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 53 52 54 10 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:128 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 51)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 8600 [0x2198])
        (nil)))
;; End of basic block 10 -> ( 10 11)

;; Succ edge  10 [86.0%]  (dfs_back)
;; Succ edge  11 [14.0%]  (fallthru)

;; Start of basic block ( 10) -> 11
;; Pred edge  10 [14.0%]  (fallthru)
(note 54 53 55 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 55 54 56 11 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:130 (parallel [
            (asm_operands/v ("dmb") ("") 0 []
                 [] 2612977)
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))

(insn 56 55 57 11 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:132 (set (reg/v:SI 139 [ c.960 ])
        (reg/v:SI 155 [ oldval ])) 167 {*arm_movsi_insn} (nil))

(insn 57 56 58 11 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:216 discrim 2 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 139 [ c.960 ])
            (reg/v:SI 157 [ c ]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 58 57 59 11 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:216 discrim 2 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 224)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 1400 [0x578])
        (nil)))
;; End of basic block 11 -> ( 12 37)

;; Succ edge  12 [86.0%]  (fallthru,dfs_back)
;; Succ edge  37 [14.0%] 

;; Start of basic block ( 11) -> 12
;; Pred edge  11 [86.0%]  (fallthru,dfs_back)
(note 59 58 60 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 60 59 64 12 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:132 (set (reg/v:SI 157 [ c ])
        (reg/v:SI 139 [ c.960 ])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 12 -> ( 8)

;; Succ edge  8 [100.0%]  (fallthru)

;; Start of basic block ( 8) -> 13
;; Pred edge  8 [4.5%] 
(code_label 64 60 65 13 169 "" [1 uses])

(note 65 64 66 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 66 65 67 13 arch/arm/kernel/perf_event.c:563 (set (reg/f:SI 177)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 67 66 68 13 arch/arm/kernel/perf_event.c:563 (set (reg:SI 178)
        (plus:SI (reg/f:SI 177)
            (const_int 152 [0x98]))) 4 {*arm_addsi3} (nil))

(insn 68 67 69 13 arch/arm/kernel/perf_event.c:563 (set (reg:SI 0 r0)
        (reg:SI 178)) 167 {*arm_movsi_insn} (nil))

(call_insn 69 68 70 13 arch/arm/kernel/perf_event.c:563 (parallel [
            (call (mem:SI (symbol_ref:SI ("mutex_lock") [flags 0x41] <function_decl 0x10d7c200 mutex_lock>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 70 69 71 13 arch/arm/kernel/perf_event.c:564 (set (reg:SI 161 [ D.25549 ])
        (mem/v:SI (reg/f:SI 159 [ D.26585 ]) [0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 71 70 72 13 arch/arm/kernel/perf_event.c:564 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 161 [ D.25549 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 72 71 73 13 arch/arm/kernel/perf_event.c:564 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 208)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 13 -> ( 14 35)

;; Succ edge  14 [29.0%]  (fallthru)
;; Succ edge  35 [71.0%] 

;; Start of basic block ( 13) -> 14
;; Pred edge  13 [29.0%]  (fallthru)
(note 73 72 74 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 74 73 75 14 arch/arm/kernel/perf_event.c:398 (set (reg:SI 0 r0)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(call_insn 75 74 76 14 arch/arm/kernel/perf_event.c:398 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("reserve_pmu") [flags 0x41] <function_decl 0x1147bb00 reserve_pmu>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 76 75 77 14 arch/arm/kernel/perf_event.c:398 (set (reg/f:SI 149 [ pmu_device.341 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 77 76 78 14 arch/arm/kernel/perf_event.c:398 (set (reg/f:SI 179)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 78 77 79 14 arch/arm/kernel/perf_event.c:398 (set (mem/f/c/i:SI (plus:SI (reg/f:SI 179)
                (const_int 4 [0x4])) [0 pmu_device+0 S4 A32])
        (reg/f:SI 149 [ pmu_device.341 ])) 167 {*arm_movsi_insn} (nil))

(insn 79 78 80 14 include/linux/err.h:34 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 149 [ pmu_device.341 ])
            (const_int -4096 [0xfffffffffffff000]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 80 79 81 14 include/linux/err.h:34 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 92)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))
;; End of basic block 14 -> ( 15 16)

;; Succ edge  15 [0.0%]  (fallthru)
;; Succ edge  16 [100.0%] 

;; Start of basic block ( 14) -> 15
;; Pred edge  14 [0.0%]  (fallthru)
(note 81 80 82 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 82 81 83 15 arch/arm/kernel/perf_event.c:400 (set (reg:SI 180)
        (symbol_ref/v/f:SI ("*.LC11") [flags 0x82] <string_cst 0x115c5640>)) 167 {*arm_movsi_insn} (nil))

(insn 83 82 84 15 arch/arm/kernel/perf_event.c:400 (set (reg:SI 0 r0)
        (reg:SI 180)) 167 {*arm_movsi_insn} (nil))

(call_insn 84 83 85 15 arch/arm/kernel/perf_event.c:400 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 85 84 86 15 include/linux/err.h:29 (set (reg/f:SI 181)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 86 85 87 15 include/linux/err.h:29 (set (reg/v:SI 160 [ err ])
        (mem/f/c/i:SI (plus:SI (reg/f:SI 181)
                (const_int 4 [0x4])) [0 pmu_device+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 87 86 88 15 arch/arm/kernel/perf_event.c:568 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 160 [ err ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 88 87 92 15 arch/arm/kernel/perf_event.c:568 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 208)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 0 [0x0])
        (nil)))
;; End of basic block 15 -> ( 35 36)

;; Succ edge  35
;; Succ edge  36 [100.0%]  (fallthru)

;; Start of basic block ( 14) -> 16
;; Pred edge  14 [100.0%] 
(code_label 92 88 93 16 174 "" [1 uses])

(note 93 92 94 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 94 93 95 16 arch/arm/kernel/perf_event.c:404 (set (reg:SI 0 r0)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(call_insn 95 94 96 16 arch/arm/kernel/perf_event.c:404 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("init_pmu") [flags 0x41] <function_decl 0x1147bc00 init_pmu>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 96 95 97 16 arch/arm/kernel/perf_event.c:406 (set (reg/f:SI 182)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 97 96 98 16 arch/arm/kernel/perf_event.c:406 (set (reg/f:SI 138 [ pmu_device.961 ])
        (mem/f/c/i:SI (plus:SI (reg/f:SI 182)
                (const_int 4 [0x4])) [0 pmu_device+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 98 97 99 16 arch/arm/kernel/perf_event.c:406 (set (reg/v/f:SI 151 [ plat ])
        (mem/s/f/j:SI (plus:SI (reg/f:SI 138 [ pmu_device.961 ])
                (const_int 92 [0x5c])) [0 <variable>.dev.platform_data+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 99 98 100 16 arch/arm/kernel/perf_event.c:407 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 151 [ plat ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 100 99 101 16 arch/arm/kernel/perf_event.c:407 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 109)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 1500 [0x5dc])
        (nil)))
;; End of basic block 16 -> ( 17 19)

;; Succ edge  17 [85.0%]  (fallthru)
;; Succ edge  19 [15.0%] 

;; Start of basic block ( 16) -> 17
;; Pred edge  16 [85.0%]  (fallthru)
(note 101 100 102 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 102 101 103 17 arch/arm/kernel/perf_event.c:407 discrim 1 (set (reg:SI 183)
        (mem/s/f/j:SI (reg/v/f:SI 151 [ plat ]) [0 <variable>.handle_irq+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 103 102 104 17 arch/arm/kernel/perf_event.c:407 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 183)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 104 103 105 17 arch/arm/kernel/perf_event.c:407 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 109)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 1500 [0x5dc])
        (nil)))
;; End of basic block 17 -> ( 18 19)

;; Succ edge  18 [85.0%]  (fallthru)
;; Succ edge  19 [15.0%] 

;; Start of basic block ( 17) -> 18
;; Pred edge  17 [85.0%]  (fallthru)
(note 105 104 106 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 106 105 109 18 arch/arm/kernel/perf_event.c:408 (set (reg/v/f:SI 152 [ handle_irq ])
        (symbol_ref:SI ("armpmu_platform_irq") [flags 0x3] <function_decl 0x114a1e80 armpmu_platform_irq>)) 167 {*arm_movsi_insn} (nil))
;; End of basic block 18 -> ( 20)

;; Succ edge  20 [100.0%]  (fallthru)

;; Start of basic block ( 16 17) -> 19
;; Pred edge  16 [15.0%] 
;; Pred edge  17 [15.0%] 
(code_label 109 106 110 19 176 "" [2 uses])

(note 110 109 111 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 111 110 112 19 arch/arm/kernel/perf_event.c:410 (set (reg/f:SI 184)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 112 111 113 19 arch/arm/kernel/perf_event.c:410 (set (reg/f:SI 185)
        (mem/f/c/i:SI (reg/f:SI 184) [0 armpmu+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 113 112 114 19 arch/arm/kernel/perf_event.c:410 (set (reg/v/f:SI 152 [ handle_irq ])
        (mem/s/f/j:SI (plus:SI (reg/f:SI 185)
                (const_int 8 [0x8])) [0 <variable>.handle_irq+0 S4 A64])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 19 -> ( 20)

;; Succ edge  20 [100.0%]  (fallthru)

;; Start of basic block ( 18 19) -> 20
;; Pred edge  18 [100.0%]  (fallthru)
;; Pred edge  19 [100.0%]  (fallthru)
(code_label 114 113 115 20 177 "" [0 uses])

(note 115 114 116 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 116 115 117 20 arch/arm/kernel/perf_event.c:412 (set (reg:SI 186)
        (mem/s/j:SI (plus:SI (reg/f:SI 138 [ pmu_device.961 ])
                (const_int 368 [0x170])) [0 <variable>.num_resources+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 117 116 118 20 arch/arm/kernel/perf_event.c:412 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 186)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 118 117 119 20 arch/arm/kernel/perf_event.c:412 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 124)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 4 [0x4])
        (nil)))
;; End of basic block 20 -> ( 22 21)

;; Succ edge  22 [0.0%] 
;; Succ edge  21 [100.0%]  (fallthru)

;; Start of basic block ( 20) -> 21
;; Pred edge  20 [100.0%]  (fallthru)
(note 119 118 120 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 120 119 121 21 arch/arm/kernel/perf_event.c:412 (set (reg/v:SI 160 [ err ])
        (const_int -19 [0xffffffffffffffed])) 167 {*arm_movsi_insn} (nil))

(insn 121 120 124 21 arch/arm/kernel/perf_event.c:412 (set (reg/v:SI 153 [ i ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 21 -> ( 27)

;; Succ edge  27 [100.0%]  (fallthru)

;; Start of basic block ( 20) -> 22
;; Pred edge  20 [0.0%] 
(code_label 124 121 125 22 178 "" [1 uses])

(note 125 124 126 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn 126 125 127 22 arch/arm/kernel/perf_event.c:413 (set (reg:SI 187)
        (symbol_ref/v/f:SI ("*.LC12") [flags 0x82] <string_cst 0x115c5690>)) 167 {*arm_movsi_insn} (nil))

(insn 127 126 128 22 arch/arm/kernel/perf_event.c:413 (set (reg:SI 0 r0)
        (reg:SI 187)) 167 {*arm_movsi_insn} (nil))

(call_insn 128 127 129 22 arch/arm/kernel/perf_event.c:413 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 129 128 167 22 arch/arm/kernel/perf_event.c:414 (set (reg/v:SI 160 [ err ])
        (const_int -19 [0xffffffffffffffed])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 22 -> ( 36)

;; Succ edge  36 [100.0%]  (fallthru)

;; Start of basic block ( 27) -> 23
;; Pred edge  27 [95.5%] 
(code_label 167 129 132 23 182 "" [1 uses])

(note 132 167 133 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn 133 132 134 23 arch/arm/kernel/perf_event.c:418 (set (reg:SI 0 r0)
        (reg/f:SI 137 [ pmu_device.962 ])) 167 {*arm_movsi_insn} (nil))

(insn 134 133 135 23 arch/arm/kernel/perf_event.c:418 (set (reg:SI 1 r1)
        (reg:SI 150 [ i.348 ])) 167 {*arm_movsi_insn} (nil))

(call_insn 135 134 136 23 arch/arm/kernel/perf_event.c:418 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("platform_get_irq") [flags 0x41] <function_decl 0x11436f00 platform_get_irq>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 136 135 137 23 arch/arm/kernel/perf_event.c:418 (set (reg/v:SI 154 [ irq ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 137 136 138 23 arch/arm/kernel/perf_event.c:419 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 154 [ irq ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 138 137 139 23 arch/arm/kernel/perf_event.c:419 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 159)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 4752 [0x1290])
        (nil)))
;; End of basic block 23 -> ( 26 24)

;; Succ edge  26 [47.5%] 
;; Succ edge  24 [52.5%]  (fallthru)

;; Start of basic block ( 23) -> 24
;; Pred edge  23 [52.5%]  (fallthru)
(note 139 138 140 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn 140 139 141 24 include/linux/interrupt.h:135 (set (reg/f:SI 188)
        (symbol_ref/v/f:SI ("*.LC13") [flags 0x82] <string_cst 0x116a1ca0>)) 167 {*arm_movsi_insn} (nil))

(insn 141 140 142 24 include/linux/interrupt.h:135 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg/f:SI 188)) 167 {*arm_movsi_insn} (nil))

(insn 142 141 143 24 include/linux/interrupt.h:135 (set (reg:SI 189)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 143 142 144 24 include/linux/interrupt.h:135 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg:SI 189)) 167 {*arm_movsi_insn} (nil))

(insn 144 143 145 24 include/linux/interrupt.h:135 (set (reg:SI 0 r0)
        (reg/v:SI 154 [ irq ])) 167 {*arm_movsi_insn} (nil))

(insn 145 144 146 24 include/linux/interrupt.h:135 (set (reg:SI 1 r1)
        (reg/v/f:SI 152 [ handle_irq ])) 167 {*arm_movsi_insn} (nil))

(insn 146 145 147 24 include/linux/interrupt.h:135 (set (reg:SI 2 r2)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 147 146 148 24 include/linux/interrupt.h:135 (set (reg:SI 3 r3)
        (const_int 2080 [0x820])) 167 {*arm_movsi_insn} (nil))

(call_insn 148 147 149 24 include/linux/interrupt.h:135 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("request_threaded_irq") [flags 0x41] <function_decl 0x10cec680 request_threaded_irq>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 149 148 150 24 include/linux/interrupt.h:135 (set (reg/v:SI 160 [ err ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 150 149 151 24 arch/arm/kernel/perf_event.c:425 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 160 [ err ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 151 150 152 24 arch/arm/kernel/perf_event.c:425 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 159)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))
;; End of basic block 24 -> ( 25 26)

;; Succ edge  25 [0.0%]  (fallthru)
;; Succ edge  26 [100.0%] 

;; Start of basic block ( 24) -> 25
;; Pred edge  24 [0.0%]  (fallthru)
(note 152 151 153 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn 153 152 154 25 arch/arm/kernel/perf_event.c:426 (set (reg:SI 190)
        (symbol_ref/v/f:SI ("*.LC14") [flags 0x82] <string_cst 0x113516c0>)) 167 {*arm_movsi_insn} (nil))

(insn 154 153 155 25 arch/arm/kernel/perf_event.c:426 (set (reg:SI 0 r0)
        (reg:SI 190)) 167 {*arm_movsi_insn} (nil))

(insn 155 154 156 25 arch/arm/kernel/perf_event.c:426 (set (reg:SI 1 r1)
        (reg/v:SI 154 [ irq ])) 167 {*arm_movsi_insn} (nil))

(call_insn 156 155 159 25 arch/arm/kernel/perf_event.c:426 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 25 -> ( 29)

;; Succ edge  29 [100.0%]  (fallthru)

;; Start of basic block ( 23 24) -> 26
;; Pred edge  23 [47.5%] 
;; Pred edge  24 [100.0%] 
(code_label 159 156 160 26 180 "" [2 uses])

(note 160 159 161 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(insn 161 160 162 26 arch/arm/kernel/perf_event.c:417 (set (reg/v:SI 153 [ i ])
        (plus:SI (reg/v:SI 153 [ i ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))
;; End of basic block 26 -> ( 27)

;; Succ edge  27 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 21 26) -> 27
;; Pred edge  21 [100.0%]  (fallthru)
;; Pred edge  26 [100.0%]  (fallthru,dfs_back)
(code_label 162 161 163 27 179 "" [0 uses])

(note 163 162 164 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(insn 164 163 165 27 arch/arm/kernel/perf_event.c:417 (set (reg:SI 150 [ i.348 ])
        (reg/v:SI 153 [ i ])) 167 {*arm_movsi_insn} (nil))

(insn 165 164 166 27 arch/arm/kernel/perf_event.c:417 discrim 1 (set (reg/f:SI 191)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 166 165 168 27 arch/arm/kernel/perf_event.c:417 discrim 1 (set (reg/f:SI 137 [ pmu_device.962 ])
        (mem/f/c/i:SI (plus:SI (reg/f:SI 191)
                (const_int 4 [0x4])) [0 pmu_device+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 168 166 169 27 arch/arm/kernel/perf_event.c:417 discrim 1 (set (reg:SI 192)
        (mem/s/j:SI (plus:SI (reg/f:SI 137 [ pmu_device.962 ])
                (const_int 368 [0x170])) [0 <variable>.num_resources+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 169 168 170 27 arch/arm/kernel/perf_event.c:417 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 150 [ i.348 ])
            (reg:SI 192))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 170 169 171 27 arch/arm/kernel/perf_event.c:417 discrim 1 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 167)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 9550 [0x254e])
        (nil)))
;; End of basic block 27 -> ( 23 28)

;; Succ edge  23 [95.5%] 
;; Succ edge  28 [4.5%]  (fallthru)

;; Start of basic block ( 27) -> 28
;; Pred edge  27 [4.5%]  (fallthru)
(note 171 170 172 28 [bb 28] NOTE_INSN_BASIC_BLOCK)

(insn 172 171 173 28 arch/arm/kernel/perf_event.c:417 discrim 1 (set (reg/v:SI 136 [ err.964 ])
        (reg/v:SI 160 [ err ])) 167 {*arm_movsi_insn} (nil))

(insn 173 172 174 28 arch/arm/kernel/perf_event.c:432 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 136 [ err.964 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 174 173 175 28 arch/arm/kernel/perf_event.c:432 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 208)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 28 -> ( 29 35)

;; Succ edge  29 [50.0%]  (fallthru)
;; Succ edge  35 [50.0%] 

;; Start of basic block ( 28 25) -> 29
;; Pred edge  28 [50.0%]  (fallthru)
;; Pred edge  25 [100.0%]  (fallthru)
(code_label 175 174 176 29 181 "" [0 uses])

(note 176 175 177 29 [bb 29] NOTE_INSN_BASIC_BLOCK)

(insn 177 176 197 29 arch/arm/kernel/perf_event.c:433 (set (reg/v:SI 135 [ i.966 ])
        (plus:SI (reg/v:SI 153 [ i ])
            (const_int -1 [0xffffffffffffffff]))) 4 {*arm_addsi3} (nil))
;; End of basic block 29 -> ( 33)

;; Succ edge  33 [100.0%]  (fallthru)

;; Start of basic block ( 33) -> 30
;; Pred edge  33 [91.0%] 
(code_label 197 177 180 30 185 "" [1 uses])

(note 180 197 181 30 [bb 30] NOTE_INSN_BASIC_BLOCK)

(insn 181 180 182 30 arch/arm/kernel/perf_event.c:434 (set (reg/f:SI 193)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 182 181 183 30 arch/arm/kernel/perf_event.c:434 (set (reg:SI 0 r0)
        (mem/f/c/i:SI (plus:SI (reg/f:SI 193)
                (const_int 4 [0x4])) [0 pmu_device+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 183 182 184 30 arch/arm/kernel/perf_event.c:434 (set (reg:SI 1 r1)
        (reg/v:SI 135 [ i.966 ])) 167 {*arm_movsi_insn} (nil))

(call_insn 184 183 185 30 arch/arm/kernel/perf_event.c:434 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("platform_get_irq") [flags 0x41] <function_decl 0x11436f00 platform_get_irq>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 185 184 186 30 arch/arm/kernel/perf_event.c:434 (set (reg/v:SI 134 [ irq.967 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 186 185 187 30 arch/arm/kernel/perf_event.c:435 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 134 [ irq.967 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 187 186 188 30 arch/arm/kernel/perf_event.c:435 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 192)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 4752 [0x1290])
        (nil)))
;; End of basic block 30 -> ( 31 32)

;; Succ edge  31 [52.5%]  (fallthru)
;; Succ edge  32 [47.5%] 

;; Start of basic block ( 30) -> 31
;; Pred edge  30 [52.5%]  (fallthru)
(note 188 187 189 31 [bb 31] NOTE_INSN_BASIC_BLOCK)

(insn 189 188 190 31 arch/arm/kernel/perf_event.c:436 (set (reg:SI 0 r0)
        (reg/v:SI 134 [ irq.967 ])) 167 {*arm_movsi_insn} (nil))

(insn 190 189 191 31 arch/arm/kernel/perf_event.c:436 (set (reg:SI 1 r1)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(call_insn 191 190 192 31 arch/arm/kernel/perf_event.c:436 (parallel [
            (call (mem:SI (symbol_ref:SI ("free_irq") [flags 0x41] <function_decl 0x10cec900 free_irq>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 31 -> ( 32)

;; Succ edge  32 [100.0%]  (fallthru)

;; Start of basic block ( 30 31) -> 32
;; Pred edge  30 [47.5%] 
;; Pred edge  31 [100.0%]  (fallthru)
(code_label 192 191 193 32 184 "" [1 uses])

(note 193 192 194 32 [bb 32] NOTE_INSN_BASIC_BLOCK)

(insn 194 193 195 32 arch/arm/kernel/perf_event.c:433 (set (reg/v:SI 135 [ i.966 ])
        (plus:SI (reg/v:SI 135 [ i.966 ])
            (const_int -1 [0xffffffffffffffff]))) 4 {*arm_addsi3} (nil))
;; End of basic block 32 -> ( 33)

;; Succ edge  33 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 29 32) -> 33
;; Pred edge  29 [100.0%]  (fallthru)
;; Pred edge  32 [100.0%]  (fallthru,dfs_back)
(code_label 195 194 196 33 183 "" [0 uses])

(note 196 195 198 33 [bb 33] NOTE_INSN_BASIC_BLOCK)

(insn 198 196 199 33 arch/arm/kernel/perf_event.c:433 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 135 [ i.966 ])
            (const_int -1 [0xffffffffffffffff]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 199 198 200 33 arch/arm/kernel/perf_event.c:433 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 197)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
        (nil)))
;; End of basic block 33 -> ( 30 34)

;; Succ edge  30 [91.0%] 
;; Succ edge  34 [9.0%]  (fallthru)

;; Start of basic block ( 33) -> 34
;; Pred edge  33 [9.0%]  (fallthru)
(note 200 199 201 34 [bb 34] NOTE_INSN_BASIC_BLOCK)

(insn 201 200 202 34 arch/arm/kernel/perf_event.c:438 (set (reg:SI 0 r0)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(call_insn 202 201 203 34 arch/arm/kernel/perf_event.c:438 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("release_pmu") [flags 0x41] <function_decl 0x1147bb80 release_pmu>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 203 202 204 34 arch/arm/kernel/perf_event.c:439 (set (reg/f:SI 194)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 204 203 205 34 arch/arm/kernel/perf_event.c:439 (set (reg:SI 195)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 205 204 208 34 arch/arm/kernel/perf_event.c:439 (set (mem/f/c/i:SI (plus:SI (reg/f:SI 194)
                (const_int 4 [0x4])) [0 pmu_device+0 S4 A32])
        (reg:SI 195)) 167 {*arm_movsi_insn} (nil))
;; End of basic block 34 -> ( 36)

;; Succ edge  36 [100.0%]  (fallthru)

;; Start of basic block ( 15 13 28) -> 35
;; Pred edge  15
;; Pred edge  13 [71.0%] 
;; Pred edge  28 [50.0%] 
(code_label 208 205 209 35 173 "" [3 uses])

(note 209 208 210 35 [bb 35] NOTE_INSN_BASIC_BLOCK)

(insn 210 209 211 35 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:42 (set (reg/f:SI 196)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 211 210 212 35 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:42 (set (reg/f:SI 197)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 212 211 213 35 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:42 (set (reg:SI 198)
        (plus:SI (reg/f:SI 197)
            (const_int 12 [0xc]))) 4 {*arm_addsi3} (nil))

(insn 213 212 214 35 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:42 (set (reg/f:SI 199)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 214 213 215 35 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:42 (parallel [
            (set (reg/v:SI 148 [ result ])
                (asm_operands/v:SI ("@ atomic_add
1:	ldrex	%0, [%3]
	add	%0, %0, %4
	strex	%1, %0, [%3]
	teq	%1, #0
	bne	1b") ("=&r") 0 [
                        (reg:SI 198)
                        (const_int 1 [0x1])
                        (mem/s/j/c:SI (plus:SI (reg/f:SI 199)
                                (const_int 12 [0xc])) [0 active_events.counter+0 S4 A32])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("Ir") 0)
                        (asm_input:SI ("Qo") 0)
                    ] 2601713))
            (set (reg/v:SI 147 [ tmp ])
                (asm_operands/v:SI ("@ atomic_add
1:	ldrex	%0, [%3]
	add	%0, %0, %4
	strex	%1, %0, [%3]
	teq	%1, #0
	bne	1b") ("=&r") 1 [
                        (reg:SI 198)
                        (const_int 1 [0x1])
                        (mem/s/j/c:SI (plus:SI (reg/f:SI 199)
                                (const_int 12 [0xc])) [0 active_events.counter+0 S4 A32])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("Ir") 0)
                        (asm_input:SI ("Qo") 0)
                    ] 2601713))
            (set (mem/s/j/c:SI (plus:SI (reg/f:SI 196)
                        (const_int 12 [0xc])) [0 active_events.counter+0 S4 A32])
                (asm_operands/v:SI ("@ atomic_add
1:	ldrex	%0, [%3]
	add	%0, %0, %4
	strex	%1, %0, [%3]
	teq	%1, #0
	bne	1b") ("=Qo") 2 [
                        (reg:SI 198)
                        (const_int 1 [0x1])
                        (mem/s/j/c:SI (plus:SI (reg/f:SI 199)
                                (const_int 12 [0xc])) [0 active_events.counter+0 S4 A32])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("Ir") 0)
                        (asm_input:SI ("Qo") 0)
                    ] 2601713))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 215 214 216 35 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:42 (set (reg/v:SI 160 [ err ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 35 -> ( 36)

;; Succ edge  36 [100.0%]  (fallthru)

;; Start of basic block ( 22 35 34 15) -> 36
;; Pred edge  22 [100.0%]  (fallthru)
;; Pred edge  35 [100.0%]  (fallthru)
;; Pred edge  34 [100.0%]  (fallthru)
;; Pred edge  15 [100.0%]  (fallthru)
(code_label 216 215 217 36 175 "" [0 uses])

(note 217 216 218 36 [bb 36] NOTE_INSN_BASIC_BLOCK)

(insn 218 217 219 36 arch/arm/kernel/perf_event.c:570 (set (reg/f:SI 200)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 219 218 220 36 arch/arm/kernel/perf_event.c:570 (set (reg:SI 201)
        (plus:SI (reg/f:SI 200)
            (const_int 152 [0x98]))) 4 {*arm_addsi3} (nil))

(insn 220 219 221 36 arch/arm/kernel/perf_event.c:570 (set (reg:SI 0 r0)
        (reg:SI 201)) 167 {*arm_movsi_insn} (nil))

(call_insn 221 220 222 36 arch/arm/kernel/perf_event.c:570 (parallel [
            (call (mem:SI (symbol_ref:SI ("mutex_unlock") [flags 0x41] <function_decl 0x10d7c400 mutex_unlock>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 222 221 223 36 arch/arm/kernel/perf_event.c:573 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 160 [ err ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 223 222 224 36 arch/arm/kernel/perf_event.c:573 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 370)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 10000 [0x2710])
        (nil)))
;; End of basic block 36 -> ( 59 37)

;; Succ edge  59 [100.0%] 
;; Succ edge  37 (fallthru)

;; Start of basic block ( 36 11) -> 37
;; Pred edge  36 (fallthru)
;; Pred edge  11 [14.0%] 
(code_label 224 223 225 37 171 "" [1 uses])

(note 225 224 226 37 [bb 37] NOTE_INSN_BASIC_BLOCK)

(insn 226 225 227 37 arch/arm/kernel/perf_event.c:480 (set (reg:SI 140 [ D.26654 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 163 [ event ])
                (const_int 120 [0x78])) [0 <variable>.attr.type+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 227 226 228 37 arch/arm/kernel/perf_event.c:480 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 140 [ D.26654 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 228 227 229 37 arch/arm/kernel/perf_event.c:480 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 241)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 37 -> ( 38 39)

;; Succ edge  38 [50.0%]  (fallthru)
;; Succ edge  39 [50.0%] 

;; Start of basic block ( 37) -> 38
;; Pred edge  37 [50.0%]  (fallthru)
(note 229 228 230 38 [bb 38] NOTE_INSN_BASIC_BLOCK)

(insn 230 229 231 38 arch/arm/kernel/perf_event.c:160 (set (reg/f:SI 202)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 231 230 232 38 arch/arm/kernel/perf_event.c:160 (set (reg/f:SI 203)
        (mem/f/c/i:SI (reg/f:SI 202) [0 armpmu+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 232 231 233 38 arch/arm/kernel/perf_event.c:160 (set (reg/f:SI 204)
        (mem/s/f/j:SI (plus:SI (reg/f:SI 203)
                (const_int 48 [0x30])) [0 <variable>.event_map+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 233 232 234 38 arch/arm/kernel/perf_event.c:160 (set (reg:SI 205)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 163 [ event ])
                (const_int 128 [0x80])) [0 <variable>.attr.config+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 234 233 235 38 arch/arm/kernel/perf_event.c:160 (set (reg/v:SI 160 [ err ])
        (mem/s/j:SI (plus:SI (mult:SI (reg:SI 205)
                    (const_int 4 [0x4]))
                (reg/f:SI 204)) [0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 235 234 236 38 arch/arm/kernel/perf_event.c:161 (set (reg:SI 206)
        (const_int 65535 [0xffff])) 167 {*arm_movsi_insn} (nil))

(insn 236 235 237 38 arch/arm/kernel/perf_event.c:161 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 160 [ err ])
            (reg:SI 206))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 237 236 241 38 arch/arm/kernel/perf_event.c:161 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 303)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))
;; End of basic block 38 -> ( 49 60)

;; Succ edge  49 [72.0%] 
;; Succ edge  60 [28.0%]  (fallthru)

;; Start of basic block ( 37) -> 39
;; Pred edge  37 [50.0%] 
(code_label 241 237 242 39 186 "" [1 uses])

(note 242 241 243 39 [bb 39] NOTE_INSN_BASIC_BLOCK)

(insn 243 242 244 39 arch/arm/kernel/perf_event.c:482 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 140 [ D.26654 ])
            (const_int 3 [0x3]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 244 243 245 39 arch/arm/kernel/perf_event.c:482 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 288)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))
;; End of basic block 39 -> ( 40 46)

;; Succ edge  40 [28.0%]  (fallthru)
;; Succ edge  46 [72.0%] 

;; Start of basic block ( 39) -> 40
;; Pred edge  39 [28.0%]  (fallthru)
(note 245 244 398 40 [bb 40] NOTE_INSN_BASIC_BLOCK)

(insn 398 245 399 40 arch/arm/kernel/perf_event.c:483 (set (reg:SI 248 [ temp.969 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 163 [ event ])
                (const_int 128 [0x80])) [0 <variable>.attr.config+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 399 398 247 40 arch/arm/kernel/perf_event.c:483 (set (reg:SI 249 [ temp.969+4 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 163 [ event ])
                (const_int 132 [0x84])) [0 <variable>.attr.config+4 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 247 399 248 40 arch/arm/kernel/perf_event.c:137 (set (reg/v:SI 145 [ cache_type ])
        (and:SI (reg:SI 248 [ temp.969 ])
            (const_int 255 [0xff]))) 67 {*arm_andsi3_insn} (nil))

(insn 248 247 249 40 arch/arm/kernel/perf_event.c:138 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 145 [ cache_type ])
            (const_int 6 [0x6]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 249 248 250 40 arch/arm/kernel/perf_event.c:138 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 380)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 40 -> ( 61 41)

;; Succ edge  61 [50.0%] 
;; Succ edge  41 [50.0%]  (fallthru)

;; Start of basic block ( 40) -> 41
;; Pred edge  40 [50.0%]  (fallthru)
(note 250 249 251 41 [bb 41] NOTE_INSN_BASIC_BLOCK)

(insn 251 250 252 41 arch/arm/kernel/perf_event.c:141 (set (reg:SI 209)
        (ashift:SI (reg:SI 249 [ temp.969+4 ])
            (const_int 24 [0x18]))) 117 {*arm_shiftsi3} (nil))

(insn 252 251 253 41 arch/arm/kernel/perf_event.c:141 (set (reg:SI 250)
        (lshiftrt:SI (reg:SI 248 [ temp.969 ])
            (const_int 8 [0x8]))) 117 {*arm_shiftsi3} (nil))

(insn 253 252 254 41 arch/arm/kernel/perf_event.c:141 (set (reg:SI 250)
        (ior:SI (reg:SI 209)
            (reg:SI 250))) 89 {*arm_iorsi3} (nil))

(insn 254 253 255 41 arch/arm/kernel/perf_event.c:141 (set (reg:SI 251 [+4 ])
        (lshiftrt:SI (reg:SI 249 [ temp.969+4 ])
            (const_int 8 [0x8]))) 117 {*arm_shiftsi3} (nil))

(insn 255 254 256 41 arch/arm/kernel/perf_event.c:141 (set (reg/v:SI 144 [ cache_op ])
        (and:SI (reg:SI 250)
            (const_int 255 [0xff]))) 67 {*arm_andsi3_insn} (nil))

(insn 256 255 257 41 arch/arm/kernel/perf_event.c:142 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 144 [ cache_op ])
            (const_int 2 [0x2]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 257 256 258 41 arch/arm/kernel/perf_event.c:142 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 380)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 41 -> ( 61 42)

;; Succ edge  61 [50.0%] 
;; Succ edge  42 [50.0%]  (fallthru)

;; Start of basic block ( 41) -> 42
;; Pred edge  41 [50.0%]  (fallthru)
(note 258 257 259 42 [bb 42] NOTE_INSN_BASIC_BLOCK)

(insn 259 258 260 42 arch/arm/kernel/perf_event.c:145 (set (reg:SI 212)
        (ashift:SI (reg:SI 249 [ temp.969+4 ])
            (const_int 16 [0x10]))) 117 {*arm_shiftsi3} (nil))

(insn 260 259 261 42 arch/arm/kernel/perf_event.c:145 (set (reg:SI 252)
        (lshiftrt:SI (reg:SI 248 [ temp.969 ])
            (const_int 16 [0x10]))) 117 {*arm_shiftsi3} (nil))

(insn 261 260 262 42 arch/arm/kernel/perf_event.c:145 (set (reg:SI 252)
        (ior:SI (reg:SI 212)
            (reg:SI 252))) 89 {*arm_iorsi3} (nil))

(insn 262 261 263 42 arch/arm/kernel/perf_event.c:145 (set (reg:SI 253 [+4 ])
        (lshiftrt:SI (reg:SI 249 [ temp.969+4 ])
            (const_int 16 [0x10]))) 117 {*arm_shiftsi3} (nil))

(insn 263 262 264 42 arch/arm/kernel/perf_event.c:145 (set (reg/v:SI 143 [ cache_result ])
        (and:SI (reg:SI 252)
            (const_int 255 [0xff]))) 67 {*arm_andsi3_insn} (nil))

(insn 264 263 265 42 arch/arm/kernel/perf_event.c:146 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 143 [ cache_result ])
            (const_int 1 [0x1]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 265 264 266 42 arch/arm/kernel/perf_event.c:146 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 380)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 7300 [0x1c84])
        (nil)))
;; End of basic block 42 -> ( 61 43)

;; Succ edge  61 [73.0%] 
;; Succ edge  43 [27.0%]  (fallthru)

;; Start of basic block ( 42) -> 43
;; Pred edge  42 [27.0%]  (fallthru)
(note 266 265 267 43 [bb 43] NOTE_INSN_BASIC_BLOCK)

(insn 267 266 268 43 arch/arm/kernel/perf_event.c:149 (set (reg/f:SI 213)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 268 267 269 43 arch/arm/kernel/perf_event.c:149 (set (reg/f:SI 214)
        (mem/f/c/i:SI (reg/f:SI 213) [0 armpmu+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 269 268 270 43 arch/arm/kernel/perf_event.c:149 (set (reg/f:SI 215)
        (mem/s/f/j:SI (plus:SI (reg/f:SI 214)
                (const_int 44 [0x2c])) [0 <variable>.cache_map+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 270 269 271 43 arch/arm/kernel/perf_event.c:149 (set (reg:SI 217)
        (const_int 3 [0x3])) 167 {*arm_movsi_insn} (nil))

(insn 271 270 272 43 arch/arm/kernel/perf_event.c:149 (set (reg:SI 216)
        (mult:SI (reg:SI 217)
            (reg/v:SI 145 [ cache_type ]))) 32 {*arm_mulsi3_v6} (nil))

(insn 272 271 273 43 arch/arm/kernel/perf_event.c:149 (set (reg:SI 218)
        (plus:SI (reg:SI 216)
            (reg/v:SI 144 [ cache_op ]))) 4 {*arm_addsi3} (nil))

(insn 273 272 274 43 arch/arm/kernel/perf_event.c:149 (set (reg:SI 219)
        (ashift:SI (reg:SI 218)
            (const_int 1 [0x1]))) 117 {*arm_shiftsi3} (nil))

(insn 274 273 275 43 arch/arm/kernel/perf_event.c:149 (set (reg:SI 220)
        (plus:SI (reg:SI 219)
            (reg/v:SI 143 [ cache_result ]))) 4 {*arm_addsi3} (nil))

(insn 275 274 276 43 arch/arm/kernel/perf_event.c:149 (set (reg/v:SI 142 [ ret ])
        (mem/s/j:SI (plus:SI (mult:SI (reg:SI 220)
                    (const_int 4 [0x4]))
                (reg/f:SI 215)) [0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 276 275 277 43 arch/arm/kernel/perf_event.c:151 (set (reg:SI 221)
        (const_int 65535 [0xffff])) 167 {*arm_movsi_insn} (nil))

(insn 277 276 278 43 arch/arm/kernel/perf_event.c:151 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 142 [ ret ])
            (reg:SI 221))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 278 277 279 43 arch/arm/kernel/perf_event.c:151 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 283)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))
;; End of basic block 43 -> ( 44 45)

;; Succ edge  44 [28.0%]  (fallthru)
;; Succ edge  45 [72.0%] 

;; Start of basic block ( 43) -> 44
;; Pred edge  43 [28.0%]  (fallthru)
(note 279 278 280 44 [bb 44] NOTE_INSN_BASIC_BLOCK)

(insn 280 279 283 44 arch/arm/kernel/perf_event.c:152 (set (reg/v:SI 160 [ err ])
        (const_int -2 [0xfffffffffffffffe])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 44 -> ( 58)

;; Succ edge  58 [100.0%]  (fallthru)

;; Start of basic block ( 43) -> 45
;; Pred edge  43 [72.0%] 
(code_label 283 280 284 45 191 "" [1 uses])

(note 284 283 285 45 [bb 45] NOTE_INSN_BASIC_BLOCK)

(insn 285 284 288 45 arch/arm/kernel/perf_event.c:154 (set (reg/v:SI 160 [ err ])
        (reg/v:SI 142 [ ret ])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 45 -> ( 49)

;; Succ edge  49 [100.0%]  (fallthru)

;; Start of basic block ( 39) -> 46
;; Pred edge  39 [72.0%] 
(code_label 288 285 289 46 189 "" [1 uses])

(note 289 288 290 46 [bb 46] NOTE_INSN_BASIC_BLOCK)

(insn 290 289 291 46 arch/arm/kernel/perf_event.c:484 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 140 [ D.26654 ])
            (const_int 4 [0x4]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 291 290 292 46 arch/arm/kernel/perf_event.c:484 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 296)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 2800 [0xaf0])
        (nil)))
;; End of basic block 46 -> ( 48 47)

;; Succ edge  48 [28.0%] 
;; Succ edge  47 [72.0%]  (fallthru)

;; Start of basic block ( 46) -> 47
;; Pred edge  46 [72.0%]  (fallthru)
(note 292 291 293 47 [bb 47] NOTE_INSN_BASIC_BLOCK)

(insn 293 292 296 47 arch/arm/kernel/perf_event.c:488 (set (reg/v:SI 160 [ err ])
        (const_int -95 [0xffffffffffffffa1])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 47 -> ( 58)

;; Succ edge  58 [100.0%]  (fallthru)

;; Start of basic block ( 46) -> 48
;; Pred edge  46 [28.0%] 
(code_label 296 293 297 48 193 "" [1 uses])

(note 297 296 298 48 [bb 48] NOTE_INSN_BASIC_BLOCK)

(insn 298 297 299 48 arch/arm/kernel/perf_event.c:167 (set (reg/f:SI 222)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 299 298 300 48 arch/arm/kernel/perf_event.c:167 (set (reg/f:SI 223)
        (mem/f/c/i:SI (reg/f:SI 222) [0 armpmu+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 300 299 301 48 arch/arm/kernel/perf_event.c:167 (set (reg:SI 224)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 163 [ event ])
                (const_int 128 [0x80])) [0 <variable>.attr.config+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 301 300 302 48 arch/arm/kernel/perf_event.c:167 (set (reg:SI 225)
        (mem/s/j:SI (plus:SI (reg/f:SI 223)
                (const_int 52 [0x34])) [0 <variable>.raw_event_mask+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 302 301 303 48 arch/arm/kernel/perf_event.c:167 (set (reg/v:SI 160 [ err ])
        (and:SI (reg:SI 224)
            (reg:SI 225))) 67 {*arm_andsi3_insn} (nil))
;; End of basic block 48 -> ( 49)

;; Succ edge  49 [100.0%]  (fallthru)

;; Start of basic block ( 38 45 48) -> 49
;; Pred edge  38 [72.0%] 
;; Pred edge  45 [100.0%]  (fallthru)
;; Pred edge  48 [100.0%]  (fallthru)
(code_label 303 302 304 49 187 "" [1 uses])

(note 304 303 305 49 [bb 49] NOTE_INSN_BASIC_BLOCK)

(insn 305 304 306 49 arch/arm/kernel/perf_event.c:491 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 160 [ err ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 306 305 307 49 arch/arm/kernel/perf_event.c:491 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 366)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 0 [0x0])
        (nil)))
;; End of basic block 49 -> ( 58 50)

;; Succ edge  58
;; Succ edge  50 [100.0%]  (fallthru)

;; Start of basic block ( 49) -> 50
;; Pred edge  49 [100.0%]  (fallthru)
(note 307 306 308 50 [bb 50] NOTE_INSN_BASIC_BLOCK)

(insn 308 307 309 50 arch/arm/kernel/perf_event.c:502 (set (reg:SI 227)
        (zero_extend:SI (mem/s:QI (plus:SI (reg/v/f:SI 163 [ event ])
                    (const_int 160 [0xa0])) [0 S1 A64]))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 309 308 310 50 arch/arm/kernel/perf_event.c:502 (set (reg:QI 226)
        (subreg:QI (reg:SI 227) 0)) 178 {*arm_movqi_insn} (nil))

(insn 310 309 311 50 arch/arm/kernel/perf_event.c:502 (set (reg:SI 228)
        (and:SI (subreg:SI (reg:QI 226) 0)
            (const_int -16 [0xfffffffffffffff0]))) 67 {*arm_andsi3_insn} (nil))

(insn 311 310 312 50 arch/arm/kernel/perf_event.c:502 (set (reg:QI 229)
        (subreg:QI (reg:SI 228) 0)) 178 {*arm_movqi_insn} (nil))

(insn 312 311 313 50 arch/arm/kernel/perf_event.c:502 (set (reg:SI 230)
        (zero_extend:SI (reg:QI 229))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 313 312 314 50 arch/arm/kernel/perf_event.c:502 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 230)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 314 313 315 50 arch/arm/kernel/perf_event.c:502 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 319)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 50 -> ( 51 52)

;; Succ edge  51 [50.0%]  (fallthru)
;; Succ edge  52 [50.0%] 

;; Start of basic block ( 50) -> 51
;; Pred edge  50 [50.0%]  (fallthru)
(note 315 314 316 51 [bb 51] NOTE_INSN_BASIC_BLOCK)

(insn 316 315 319 51 arch/arm/kernel/perf_event.c:506 (set (reg/v:SI 160 [ err ])
        (const_int -1 [0xffffffffffffffff])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 51 -> ( 58)

;; Succ edge  58 [100.0%]  (fallthru)

;; Start of basic block ( 50) -> 52
;; Pred edge  50 [50.0%] 
(code_label 319 316 320 52 194 "" [1 uses])

(note 320 319 321 52 [bb 52] NOTE_INSN_BASIC_BLOCK)

(insn 321 320 322 52 arch/arm/kernel/perf_event.c:515 (set (reg:SI 231)
        (const_int -1 [0xffffffffffffffff])) 167 {*arm_movsi_insn} (nil))

(insn 322 321 323 52 arch/arm/kernel/perf_event.c:515 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 163 [ event ])
                (const_int 224 [0xe0])) [0 <variable>.hw.D.23168.D.23159.idx+0 S4 A64])
        (reg:SI 231)) 167 {*arm_movsi_insn} (nil))

(insn 323 322 324 52 arch/arm/kernel/perf_event.c:523 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 163 [ event ])
                (const_int 216 [0xd8])) [0 <variable>.hw.D.23168.D.23159.config_base+0 S4 A64])
        (reg/v:SI 160 [ err ])) 167 {*arm_movsi_insn} (nil))

(insn 324 323 325 52 arch/arm/kernel/perf_event.c:524 (set (reg:DI 232)
        (const_int 0 [0x0])) 163 {*arm_movdi} (nil))

(insn 325 324 326 52 arch/arm/kernel/perf_event.c:524 (set (mem/s/j:DI (plus:SI (reg/v/f:SI 163 [ event ])
                (const_int 200 [0xc8])) [0 <variable>.hw.D.23168.D.23159.config+0 S8 A64])
        (reg:DI 232)) 163 {*arm_movdi} (nil))

(insn 326 325 327 52 arch/arm/kernel/perf_event.c:525 (set (reg:SI 233)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 327 326 328 52 arch/arm/kernel/perf_event.c:525 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 163 [ event ])
                (const_int 220 [0xdc])) [0 <variable>.hw.D.23168.D.23159.event_base+0 S4 A32])
        (reg:SI 233)) 167 {*arm_movsi_insn} (nil))

(insn 328 327 329 52 arch/arm/kernel/perf_event.c:527 (set (reg:SI 234)
        (const_int 288 [0x120])) 167 {*arm_movsi_insn} (nil))

(insn 329 328 330 52 arch/arm/kernel/perf_event.c:527 (set (reg:SI 235)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 163 [ event ])
                (reg:SI 234)) [0 <variable>.hw.sample_period+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 330 329 331 52 arch/arm/kernel/perf_event.c:527 (set (reg:SI 236)
        (const_int 4 [0x4])) 167 {*arm_movsi_insn} (nil))

(insn 331 330 332 52 arch/arm/kernel/perf_event.c:527 (set (reg:SI 237)
        (plus:SI (reg/v/f:SI 163 [ event ])
            (reg:SI 234))) 4 {*arm_addsi3} (nil))

(insn 332 331 333 52 arch/arm/kernel/perf_event.c:527 (set (reg/f:SI 238)
        (plus:SI (reg:SI 237)
            (reg:SI 236))) 4 {*arm_addsi3} (nil))

(insn 333 332 334 52 arch/arm/kernel/perf_event.c:527 (set (reg:SI 239)
        (mem/s/j:SI (reg/f:SI 238) [0 <variable>.hw.sample_period+4 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 334 333 335 52 arch/arm/kernel/perf_event.c:527 (set (reg:SI 235)
        (ior:SI (reg:SI 235)
            (reg:SI 239))) 89 {*arm_iorsi3} (nil))

(insn 335 334 336 52 arch/arm/kernel/perf_event.c:527 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 235)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 336 335 337 52 arch/arm/kernel/perf_event.c:527 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 348)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 52 -> ( 53 54)

;; Succ edge  53 [50.0%]  (fallthru)
;; Succ edge  54 [50.0%] 

;; Start of basic block ( 52) -> 53
;; Pred edge  52 [50.0%]  (fallthru)
(note 337 336 338 53 [bb 53] NOTE_INSN_BASIC_BLOCK)

(insn 338 337 339 53 arch/arm/kernel/perf_event.c:528 (set (reg/f:SI 240)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 339 338 340 53 arch/arm/kernel/perf_event.c:528 (set (reg/f:SI 241)
        (mem/f/c/i:SI (reg/f:SI 240) [0 armpmu+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 340 339 341 53 arch/arm/kernel/perf_event.c:528 (set (reg:DI 141 [ D.26647 ])
        (mem/s/j:DI (plus:SI (reg/f:SI 241)
                (const_int 64 [0x40])) [0 <variable>.max_period+0 S8 A64])) 163 {*arm_movdi} (nil))

(insn 341 340 342 53 arch/arm/kernel/perf_event.c:528 (set (reg:SI 242)
        (const_int 288 [0x120])) 167 {*arm_movsi_insn} (nil))

(insn 342 341 343 53 arch/arm/kernel/perf_event.c:528 (set (mem/s/j:DI (plus:SI (reg/v/f:SI 163 [ event ])
                (reg:SI 242)) [0 <variable>.hw.sample_period+0 S8 A64])
        (reg:DI 141 [ D.26647 ])) 163 {*arm_movdi} (nil))

(insn 343 342 344 53 arch/arm/kernel/perf_event.c:529 (set (reg:SI 243)
        (const_int 296 [0x128])) 167 {*arm_movsi_insn} (nil))

(insn 344 343 345 53 arch/arm/kernel/perf_event.c:529 (set (mem/s/j:DI (plus:SI (reg/v/f:SI 163 [ event ])
                (reg:SI 243)) [0 <variable>.hw.last_period+0 S8 A64])
        (reg:DI 141 [ D.26647 ])) 163 {*arm_movdi} (nil))

(insn 345 344 346 53 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:261 (set (reg:SI 244)
        (const_int 304 [0x130])) 167 {*arm_movsi_insn} (nil))

(insn 346 345 347 53 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:261 (set (reg:SI 245)
        (plus:SI (reg/v/f:SI 163 [ event ])
            (const_int 304 [0x130]))) 4 {*arm_addsi3} (nil))

(insn 347 346 348 53 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:261 (parallel [
            (set (reg/v:DI 146 [ tmp ])
                (asm_operands/v:DI ("@ atomic64_set
1:	ldrexd	%0, %H0, [%2]
	strexd	%0, %3, %H3, [%2]
	teq	%0, #0
	bne	1b") ("=&r") 0 [
                        (reg:SI 245)
                        (reg:DI 141 [ D.26647 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:DI ("r") 0)
                    ] 2629745))
            (set (mem/s/j:DI (plus:SI (reg/v/f:SI 163 [ event ])
                        (reg:SI 244)) [0 <variable>.counter+0 S8 A64])
                (asm_operands/v:DI ("@ atomic64_set
1:	ldrexd	%0, %H0, [%2]
	strexd	%0, %3, %H3, [%2]
	teq	%0, #0
	bne	1b") ("=Qo") 1 [
                        (reg:SI 245)
                        (reg:DI 141 [ D.26647 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:DI ("r") 0)
                    ] 2629745))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))
;; End of basic block 53 -> ( 54)

;; Succ edge  54 [100.0%]  (fallthru)

;; Start of basic block ( 52 53) -> 54
;; Pred edge  52 [50.0%] 
;; Pred edge  53 [100.0%]  (fallthru)
(code_label 348 347 349 54 195 "" [1 uses])

(note 349 348 350 54 [bb 54] NOTE_INSN_BASIC_BLOCK)

(insn 350 349 351 54 arch/arm/kernel/perf_event.c:534 (set (reg:SI 246)
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 163 [ event ])
                (const_int 40 [0x28])) [0 <variable>.group_leader+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 351 350 352 54 arch/arm/kernel/perf_event.c:534 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 246)
            (reg/v/f:SI 163 [ event ]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 352 351 353 54 arch/arm/kernel/perf_event.c:534 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 357)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 6983 [0x1b47])
        (nil)))
;; End of basic block 54 -> ( 56 55)

;; Succ edge  56 [69.8%] 
;; Succ edge  55 [30.2%]  (fallthru)

;; Start of basic block ( 54) -> 55
;; Pred edge  54 [30.2%]  (fallthru)
(note 353 352 354 55 [bb 55] NOTE_INSN_BASIC_BLOCK)

(insn 354 353 357 55 arch/arm/kernel/perf_event.c:534 (set (reg/v:SI 160 [ err ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 55 -> ( 59)

;; Succ edge  59 [100.0%]  (fallthru)

;; Start of basic block ( 54) -> 56
;; Pred edge  54 [69.8%] 
(code_label 357 354 358 56 196 "" [1 uses])

(note 358 357 359 56 [bb 56] NOTE_INSN_BASIC_BLOCK)

(insn 359 358 360 56 arch/arm/kernel/perf_event.c:535 (set (reg:SI 0 r0)
        (reg/v/f:SI 163 [ event ])) 167 {*arm_movsi_insn} (nil))

(call_insn 360 359 361 56 arch/arm/kernel/perf_event.c:535 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("validate_group") [flags 0x3] <function_decl 0x114a1d80 validate_group>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 361 360 362 56 arch/arm/kernel/perf_event.c:535 (set (reg/v:SI 160 [ err ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 362 361 363 56 arch/arm/kernel/perf_event.c:536 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 160 [ err ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 363 362 364 56 arch/arm/kernel/perf_event.c:536 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 370)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 56 -> ( 57 59)

;; Succ edge  57 [50.0%]  (fallthru)
;; Succ edge  59 [50.0%] 

;; Start of basic block ( 56) -> 57
;; Pred edge  56 [50.0%]  (fallthru)
(note 364 363 365 57 [bb 57] NOTE_INSN_BASIC_BLOCK)

(insn 365 364 366 57 arch/arm/kernel/perf_event.c:537 (set (reg/v:SI 160 [ err ])
        (const_int -22 [0xffffffffffffffea])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 57 -> ( 58)

;; Succ edge  58 [100.0%]  (fallthru)

;; Start of basic block ( 47 60 51 57 49 61 44) -> 58
;; Pred edge  47 [100.0%]  (fallthru)
;; Pred edge  60 [100.0%]  (fallthru)
;; Pred edge  51 [100.0%]  (fallthru)
;; Pred edge  57 [100.0%]  (fallthru)
;; Pred edge  49
;; Pred edge  61 [100.0%]  (fallthru)
;; Pred edge  44 [100.0%]  (fallthru)
(code_label 366 365 367 58 192 "" [1 uses])

(note 367 366 368 58 [bb 58] NOTE_INSN_BASIC_BLOCK)

(insn 368 367 369 58 arch/arm/kernel/perf_event.c:578 (set (reg:SI 0 r0)
        (reg/v/f:SI 163 [ event ])) 167 {*arm_movsi_insn} (nil))

(call_insn 369 368 370 58 arch/arm/kernel/perf_event.c:578 (parallel [
            (call (mem:SI (symbol_ref:SI ("hw_perf_event_destroy") [flags 0x3] <function_decl 0x114c5180 hw_perf_event_destroy>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 58 -> ( 59)

;; Succ edge  59 [100.0%]  (fallthru)

;; Start of basic block ( 4 6 36 58 56 55) -> 59
;; Pred edge  4 [100.0%]  (fallthru)
;; Pred edge  6 [100.0%]  (fallthru)
;; Pred edge  36 [100.0%] 
;; Pred edge  58 [100.0%]  (fallthru)
;; Pred edge  56 [50.0%] 
;; Pred edge  55 [100.0%]  (fallthru)
(code_label 370 369 371 59 167 "" [2 uses])

(note 371 370 372 59 [bb 59] NOTE_INSN_BASIC_BLOCK)

(insn 372 371 386 59 arch/arm/kernel/perf_event.c:581 (set (reg:SI 162 [ <result> ])
        (reg/v:SI 160 [ err ])) 167 {*arm_movsi_insn} (nil))

(insn 386 372 392 59 arch/arm/kernel/perf_event.c:581 (set (reg/i:SI 0 r0)
        (reg:SI 162 [ <result> ])) 167 {*arm_movsi_insn} (nil))

(insn 392 386 376 59 arch/arm/kernel/perf_event.c:581 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 59 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)

;; Start of basic block ( 38) -> 60
;; Pred edge  38 [28.0%]  (fallthru)
(note 376 392 377 60 [bb 60] NOTE_INSN_BASIC_BLOCK)

(insn 377 376 380 60 arch/arm/kernel/perf_event.c:161 discrim 2 (set (reg/v:SI 160 [ err ])
        (const_int -95 [0xffffffffffffffa1])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 60 -> ( 58)

;; Succ edge  58 [100.0%]  (fallthru)

;; Start of basic block ( 41 42 40) -> 61
;; Pred edge  41 [50.0%] 
;; Pred edge  42 [73.0%] 
;; Pred edge  40 [50.0%] 
(code_label 380 377 381 61 190 "" [3 uses])

(note 381 380 382 61 [bb 61] NOTE_INSN_BASIC_BLOCK)

(insn 382 381 0 61 arch/arm/kernel/perf_event.c:147 (set (reg/v:SI 160 [ err ])
        (const_int -22 [0xffffffffffffffea])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 61 -> ( 58)

;; Succ edge  58 [100.0%]  (fallthru)


;; Function armv7pmu_stop (armv7pmu_stop)[0:1349]

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)

(insn 5 2 6 2 arch/arm/kernel/perf_event_v7.c:1122 (set (reg/f:SI 135)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 6 5 7 2 arch/arm/kernel/perf_event_v7.c:1122 (set (reg:SI 136)
        (plus:SI (reg/f:SI 135)
            (const_int 16 [0x10]))) 4 {*arm_addsi3} (nil))

(insn 7 6 8 2 arch/arm/kernel/perf_event_v7.c:1122 (set (reg:SI 0 r0)
        (reg:SI 136)) 167 {*arm_movsi_insn} (nil))

(call_insn 8 7 9 2 arch/arm/kernel/perf_event_v7.c:1122 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("_raw_spin_lock_irqsave") [flags 0x41] <function_decl 0x10b86a00 _raw_spin_lock_irqsave>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 9 8 10 2 arch/arm/kernel/perf_event_v7.c:1122 (set (reg/v:SI 134 [ flags ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 10 9 11 2 arch/arm/kernel/perf_event_v7.c:764 (set (reg/v:SI 133 [ val ])
        (asm_operands/v:SI ("mrc p15, 0, %0, c9, c12, 0") ("=r") 0 []
             [] 8903762)) -1 (nil))

(insn 11 10 12 2 arch/arm/kernel/perf_event_v7.c:771 (parallel [
            (asm_operands/v ("isb") ("") 0 []
                 [] 8904658)
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))

(insn 12 11 13 2 arch/arm/kernel/perf_event_v7.c:772 (set (reg:SI 137)
        (and:SI (reg/v:SI 133 [ val ])
            (const_int 62 [0x3e]))) 67 {*arm_andsi3_insn} (nil))

(insn 13 12 14 2 arch/arm/kernel/perf_event_v7.c:772 (asm_operands/v ("mcr p15, 0, %0, c9, c12, 0") ("") 0 [
            (reg:SI 137)
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8904786) -1 (nil))

(insn 14 13 15 2 arch/arm/kernel/perf_event_v7.c:1125 (set (reg/f:SI 138)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 15 14 16 2 arch/arm/kernel/perf_event_v7.c:1125 (set (reg:SI 139)
        (plus:SI (reg/f:SI 138)
            (const_int 16 [0x10]))) 4 {*arm_addsi3} (nil))

(insn 16 15 17 2 arch/arm/kernel/perf_event_v7.c:1125 (set (reg:SI 0 r0)
        (reg:SI 139)) 167 {*arm_movsi_insn} (nil))

(insn 17 16 18 2 arch/arm/kernel/perf_event_v7.c:1125 (set (reg:SI 1 r1)
        (reg/v:SI 134 [ flags ])) 167 {*arm_movsi_insn} (nil))

(call_insn/j 18 17 0 2 arch/arm/kernel/perf_event_v7.c:1125 (parallel [
            (call (mem:SI (symbol_ref:SI ("_raw_spin_unlock_irqrestore") [flags 0x41] <function_decl 0x10b86d80 _raw_spin_unlock_irqrestore>) [0 S4 A32])
                (const_int 0 [0x0]))
            (return)
            (use (const_int 0 [0x0]))
        ]) 258 {*sibcall_insn} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 2 -> ( 1)

;; Succ edge  EXIT [100.0%]  (ab,sibcall)


;; Function armv7pmu_start (armv7pmu_start)[0:1348]

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)

(insn 5 2 6 2 arch/arm/kernel/perf_event_v7.c:1112 (set (reg/f:SI 135)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 6 5 7 2 arch/arm/kernel/perf_event_v7.c:1112 (set (reg:SI 136)
        (plus:SI (reg/f:SI 135)
            (const_int 16 [0x10]))) 4 {*arm_addsi3} (nil))

(insn 7 6 8 2 arch/arm/kernel/perf_event_v7.c:1112 (set (reg:SI 0 r0)
        (reg:SI 136)) 167 {*arm_movsi_insn} (nil))

(call_insn 8 7 9 2 arch/arm/kernel/perf_event_v7.c:1112 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("_raw_spin_lock_irqsave") [flags 0x41] <function_decl 0x10b86a00 _raw_spin_lock_irqsave>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 9 8 10 2 arch/arm/kernel/perf_event_v7.c:1112 (set (reg/v:SI 134 [ flags ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 10 9 11 2 arch/arm/kernel/perf_event_v7.c:764 (set (reg/v:SI 133 [ val ])
        (asm_operands/v:SI ("mrc p15, 0, %0, c9, c12, 0") ("=r") 0 []
             [] 8903762)) -1 (nil))

(insn 11 10 12 2 arch/arm/kernel/perf_event_v7.c:771 (parallel [
            (asm_operands/v ("isb") ("") 0 []
                 [] 8904658)
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))

(insn 12 11 13 2 arch/arm/kernel/perf_event_v7.c:772 (set (reg:SI 137)
        (ior:SI (reg/v:SI 133 [ val ])
            (const_int 1 [0x1]))) 89 {*arm_iorsi3} (nil))

(insn 13 12 14 2 arch/arm/kernel/perf_event_v7.c:772 (set (reg:SI 138)
        (and:SI (reg:SI 137)
            (const_int 63 [0x3f]))) 67 {*arm_andsi3_insn} (nil))

(insn 14 13 15 2 arch/arm/kernel/perf_event_v7.c:772 (asm_operands/v ("mcr p15, 0, %0, c9, c12, 0") ("") 0 [
            (reg:SI 138)
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8904786) -1 (nil))

(insn 15 14 16 2 arch/arm/kernel/perf_event_v7.c:1115 (set (reg/f:SI 139)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 16 15 17 2 arch/arm/kernel/perf_event_v7.c:1115 (set (reg:SI 140)
        (plus:SI (reg/f:SI 139)
            (const_int 16 [0x10]))) 4 {*arm_addsi3} (nil))

(insn 17 16 18 2 arch/arm/kernel/perf_event_v7.c:1115 (set (reg:SI 0 r0)
        (reg:SI 140)) 167 {*arm_movsi_insn} (nil))

(insn 18 17 19 2 arch/arm/kernel/perf_event_v7.c:1115 (set (reg:SI 1 r1)
        (reg/v:SI 134 [ flags ])) 167 {*arm_movsi_insn} (nil))

(call_insn/j 19 18 0 2 arch/arm/kernel/perf_event_v7.c:1115 (parallel [
            (call (mem:SI (symbol_ref:SI ("_raw_spin_unlock_irqrestore") [flags 0x41] <function_decl 0x10b86d80 _raw_spin_unlock_irqrestore>) [0 S4 A32])
                (const_int 0 [0x0]))
            (return)
            (use (const_int 0 [0x0]))
        ]) 258 {*sibcall_insn} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 2 -> ( 1)

;; Succ edge  EXIT [100.0%]  (ab,sibcall)


;; Function armv7pmu_disable_event (armv7pmu_disable_event)[0:1346]

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 3 5 4 2 arch/arm/kernel/perf_event_v7.c:1024 (set (reg/v:SI 140 [ idx ])
        (reg:SI 1 r1 [ idx ])) 167 {*arm_movsi_insn} (nil))

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(insn 7 4 8 2 arch/arm/kernel/perf_event_v7.c:1030 (set (reg/f:SI 141)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 8 7 9 2 arch/arm/kernel/perf_event_v7.c:1030 (set (reg:SI 142)
        (plus:SI (reg/f:SI 141)
            (const_int 16 [0x10]))) 4 {*arm_addsi3} (nil))

(insn 9 8 10 2 arch/arm/kernel/perf_event_v7.c:1030 (set (reg:SI 0 r0)
        (reg:SI 142)) 167 {*arm_movsi_insn} (nil))

(call_insn 10 9 11 2 arch/arm/kernel/perf_event_v7.c:1030 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("_raw_spin_lock_irqsave") [flags 0x41] <function_decl 0x10b86a00 _raw_spin_lock_irqsave>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 11 10 12 2 arch/arm/kernel/perf_event_v7.c:1030 (set (reg/v:SI 138 [ flags ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 12 11 13 2 arch/arm/kernel/perf_event_v7.c:1035 (set (reg/v:SI 137 [ idx ])
        (reg/v:SI 140 [ idx ])) 167 {*arm_movsi_insn} (nil))

(insn 13 12 14 2 arch/arm/kernel/perf_event_v7.c:877 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 137 [ idx ])
            (const_int 1 [0x1]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 14 13 15 2 arch/arm/kernel/perf_event_v7.c:877 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 19)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))
;; End of basic block 2 -> ( 4 3)

;; Succ edge  4 [72.0%] 
;; Succ edge  3 [28.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [28.0%]  (fallthru)
(note 15 14 16 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 16 15 19 3 arch/arm/kernel/perf_event_v7.c:885 (set (reg/v:SI 135 [ val ])
        (const_int -2147483648 [0xffffffff80000000])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 3 -> ( 8)

;; Succ edge  8 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 4
;; Pred edge  2 [72.0%] 
(code_label 19 16 20 4 212 "" [1 uses])

(note 20 19 21 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 21 20 22 4 arch/arm/kernel/perf_event_v7.c:877 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 137 [ idx ])
            (const_int 1 [0x1]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 22 21 23 4 arch/arm/kernel/perf_event_v7.c:877 discrim 1 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 30)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 4 [0x4])
        (nil)))
;; End of basic block 4 -> ( 6 5)

;; Succ edge  6 [0.0%] 
;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 4) -> 5
;; Pred edge  4 [100.0%]  (fallthru)
(note 23 22 24 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 24 23 25 5 arch/arm/kernel/perf_event_v7.c:878 (set (reg/f:SI 143)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 25 24 26 5 arch/arm/kernel/perf_event_v7.c:878 (set (reg/f:SI 144)
        (mem/f/c/i:SI (reg/f:SI 143) [0 armpmu+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 26 25 27 5 arch/arm/kernel/perf_event_v7.c:878 (set (reg:SI 146)
        (mem/s/j:SI (plus:SI (reg/f:SI 144)
                (const_int 56 [0x38])) [0 <variable>.num_events+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 27 26 28 5 arch/arm/kernel/perf_event_v7.c:878 (set (reg:SI 145)
        (plus:SI (reg:SI 146)
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(insn 28 27 29 5 arch/arm/kernel/perf_event_v7.c:878 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 137 [ idx ])
            (reg:SI 145))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 29 28 30 5 arch/arm/kernel/perf_event_v7.c:878 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 42)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))
;; End of basic block 5 -> ( 6 7)

;; Succ edge  6 [0.0%]  (fallthru)
;; Succ edge  7 [100.0%] 

;; Start of basic block ( 4 5) -> 6
;; Pred edge  4 [0.0%] 
;; Pred edge  5 [0.0%]  (fallthru)
(code_label 30 29 31 6 214 "" [1 uses])

(note 31 30 32 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 32 31 33 6 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 136 [ sp.81 ])
        (reg/v:SI 13 sp [ sp ])) 167 {*arm_movsi_insn} (nil))

(insn 33 32 34 6 arch/arm/kernel/perf_event_v7.c:879 (set (reg:SI 147)
        (symbol_ref/v/f:SI ("*.LC15") [flags 0x82] <string_cst 0x113e5120>)) 167 {*arm_movsi_insn} (nil))

(insn 34 33 35 6 arch/arm/kernel/perf_event_v7.c:879 (set (reg:SI 149)
        (and:SI (reg:SI 136 [ sp.81 ])
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 35 34 36 6 arch/arm/kernel/perf_event_v7.c:879 (set (reg:SI 148)
        (and:SI (reg:SI 149)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg:SI 136 [ sp.81 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 36 35 37 6 arch/arm/kernel/perf_event_v7.c:879 (set (reg:SI 0 r0)
        (reg:SI 147)) 167 {*arm_movsi_insn} (nil))

(insn 37 36 38 6 arch/arm/kernel/perf_event_v7.c:879 (set (reg:SI 1 r1)
        (mem/s/j:SI (plus:SI (reg:SI 148)
                (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 38 37 39 6 arch/arm/kernel/perf_event_v7.c:879 (set (reg:SI 2 r2)
        (reg/v:SI 137 [ idx ])) 167 {*arm_movsi_insn} (nil))

(call_insn 39 38 42 6 arch/arm/kernel/perf_event_v7.c:879 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))
;; End of basic block 6 -> ( 10)

;; Succ edge  10 [100.0%]  (fallthru)

;; Start of basic block ( 5) -> 7
;; Pred edge  5 [100.0%] 
(code_label 42 39 43 7 215 "" [1 uses])

(note 43 42 44 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 44 43 45 7 arch/arm/kernel/perf_event_v7.c:887 (set (reg:SI 150)
        (plus:SI (reg/v:SI 137 [ idx ])
            (const_int -2 [0xfffffffffffffffe]))) 4 {*arm_addsi3} (nil))

(insn 45 44 46 7 arch/arm/kernel/perf_event_v7.c:887 (set (reg:SI 151)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(insn 46 45 47 7 arch/arm/kernel/perf_event_v7.c:887 (set (reg/v:SI 135 [ val ])
        (ashift:SI (reg:SI 151)
            (reg:SI 150))) 117 {*arm_shiftsi3} (nil))
;; End of basic block 7 -> ( 8)

;; Succ edge  8 [100.0%]  (fallthru)

;; Start of basic block ( 3 7) -> 8
;; Pred edge  3 [100.0%]  (fallthru)
;; Pred edge  7 [100.0%]  (fallthru)
(code_label 47 46 48 8 213 "" [0 uses])

(note 48 47 49 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 49 48 50 8 arch/arm/kernel/perf_event_v7.c:889 (asm_operands/v ("mcr p15, 0, %0, c9, c12, 2") ("") 0 [
            (reg/v:SI 135 [ val ])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8919762) -1 (nil))

(insn 50 49 51 8 arch/arm/kernel/perf_event_v7.c:919 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 137 [ idx ])
            (const_int 1 [0x1]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 51 50 52 8 arch/arm/kernel/perf_event_v7.c:919 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 56)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 7198 [0x1c1e])
        (nil)))
;; End of basic block 8 -> ( 10 9)

;; Succ edge  10 [72.0%] 
;; Succ edge  9 [28.0%]  (fallthru)

;; Start of basic block ( 8) -> 9
;; Pred edge  8 [28.0%]  (fallthru)
(note 52 51 53 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 53 52 56 9 arch/arm/kernel/perf_event_v7.c:927 (set (reg/v:SI 133 [ val ])
        (const_int -2147483648 [0xffffffff80000000])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 9 -> ( 14)

;; Succ edge  14 [100.0%]  (fallthru)

;; Start of basic block ( 8 6) -> 10
;; Pred edge  8 [72.0%] 
;; Pred edge  6 [100.0%]  (fallthru)
(code_label 56 53 57 10 216 "" [1 uses])

(note 57 56 58 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 58 57 59 10 arch/arm/kernel/perf_event_v7.c:919 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 137 [ idx ])
            (const_int 1 [0x1]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 59 58 60 10 arch/arm/kernel/perf_event_v7.c:919 discrim 1 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 67)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 4 [0x4])
        (nil)))
;; End of basic block 10 -> ( 12 11)

;; Succ edge  12 [0.0%] 
;; Succ edge  11 [100.0%]  (fallthru)

;; Start of basic block ( 10) -> 11
;; Pred edge  10 [100.0%]  (fallthru)
(note 60 59 61 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 61 60 62 11 arch/arm/kernel/perf_event_v7.c:920 (set (reg/f:SI 152)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 62 61 63 11 arch/arm/kernel/perf_event_v7.c:920 (set (reg/f:SI 153)
        (mem/f/c/i:SI (reg/f:SI 152) [0 armpmu+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 63 62 64 11 arch/arm/kernel/perf_event_v7.c:920 (set (reg:SI 155)
        (mem/s/j:SI (plus:SI (reg/f:SI 153)
                (const_int 56 [0x38])) [0 <variable>.num_events+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 64 63 65 11 arch/arm/kernel/perf_event_v7.c:920 (set (reg:SI 154)
        (plus:SI (reg:SI 155)
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(insn 65 64 66 11 arch/arm/kernel/perf_event_v7.c:920 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 137 [ idx ])
            (reg:SI 154))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 66 65 67 11 arch/arm/kernel/perf_event_v7.c:920 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 79)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))
;; End of basic block 11 -> ( 12 13)

;; Succ edge  12 [0.0%]  (fallthru)
;; Succ edge  13 [100.0%] 

;; Start of basic block ( 10 11) -> 12
;; Pred edge  10 [0.0%] 
;; Pred edge  11 [0.0%]  (fallthru)
(code_label 67 66 68 12 218 "" [1 uses])

(note 68 67 69 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 69 68 70 12 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 134 [ sp.81 ])
        (reg/v:SI 13 sp [ sp ])) 167 {*arm_movsi_insn} (nil))

(insn 70 69 71 12 arch/arm/kernel/perf_event_v7.c:921 (set (reg:SI 156)
        (symbol_ref/v/f:SI ("*.LC16") [flags 0x82] <string_cst 0x116cf8c0>)) 167 {*arm_movsi_insn} (nil))

(insn 71 70 72 12 arch/arm/kernel/perf_event_v7.c:921 (set (reg:SI 158)
        (and:SI (reg:SI 134 [ sp.81 ])
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 72 71 73 12 arch/arm/kernel/perf_event_v7.c:921 (set (reg:SI 157)
        (and:SI (reg:SI 158)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg:SI 134 [ sp.81 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 73 72 74 12 arch/arm/kernel/perf_event_v7.c:921 (set (reg:SI 0 r0)
        (reg:SI 156)) 167 {*arm_movsi_insn} (nil))

(insn 74 73 75 12 arch/arm/kernel/perf_event_v7.c:921 (set (reg:SI 1 r1)
        (mem/s/j:SI (plus:SI (reg:SI 157)
                (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 75 74 76 12 arch/arm/kernel/perf_event_v7.c:921 (set (reg:SI 2 r2)
        (reg/v:SI 137 [ idx ])) 167 {*arm_movsi_insn} (nil))

(call_insn 76 75 79 12 arch/arm/kernel/perf_event_v7.c:921 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))
;; End of basic block 12 -> ( 15)

;; Succ edge  15 [100.0%]  (fallthru)

;; Start of basic block ( 11) -> 13
;; Pred edge  11 [100.0%] 
(code_label 79 76 80 13 219 "" [1 uses])

(note 80 79 81 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 81 80 82 13 arch/arm/kernel/perf_event_v7.c:929 (set (reg:SI 159)
        (plus:SI (reg/v:SI 137 [ idx ])
            (const_int -2 [0xfffffffffffffffe]))) 4 {*arm_addsi3} (nil))

(insn 82 81 83 13 arch/arm/kernel/perf_event_v7.c:929 (set (reg:SI 160)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(insn 83 82 84 13 arch/arm/kernel/perf_event_v7.c:929 (set (reg/v:SI 133 [ val ])
        (ashift:SI (reg:SI 160)
            (reg:SI 159))) 117 {*arm_shiftsi3} (nil))
;; End of basic block 13 -> ( 14)

;; Succ edge  14 [100.0%]  (fallthru)

;; Start of basic block ( 9 13) -> 14
;; Pred edge  9 [100.0%]  (fallthru)
;; Pred edge  13 [100.0%]  (fallthru)
(code_label 84 83 85 14 217 "" [0 uses])

(note 85 84 86 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 86 85 87 14 arch/arm/kernel/perf_event_v7.c:931 (asm_operands/v ("mcr p15, 0, %0, c9, c14, 2") ("") 0 [
            (reg/v:SI 133 [ val ])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8925138) -1 (nil))
;; End of basic block 14 -> ( 15)

;; Succ edge  15 [100.0%]  (fallthru)

;; Start of basic block ( 12 14) -> 15
;; Pred edge  12 [100.0%]  (fallthru)
;; Pred edge  14 [100.0%]  (fallthru)
(code_label 87 86 88 15 220 "" [0 uses])

(note 88 87 89 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 89 88 90 15 arch/arm/kernel/perf_event_v7.c:1042 (set (reg/f:SI 161)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 90 89 91 15 arch/arm/kernel/perf_event_v7.c:1042 (set (reg:SI 162)
        (plus:SI (reg/f:SI 161)
            (const_int 16 [0x10]))) 4 {*arm_addsi3} (nil))

(insn 91 90 92 15 arch/arm/kernel/perf_event_v7.c:1042 (set (reg:SI 0 r0)
        (reg:SI 162)) 167 {*arm_movsi_insn} (nil))

(insn 92 91 93 15 arch/arm/kernel/perf_event_v7.c:1042 (set (reg:SI 1 r1)
        (reg/v:SI 138 [ flags ])) 167 {*arm_movsi_insn} (nil))

(call_insn/j 93 92 0 15 arch/arm/kernel/perf_event_v7.c:1042 (parallel [
            (call (mem:SI (symbol_ref:SI ("_raw_spin_unlock_irqrestore") [flags 0x41] <function_decl 0x10b86d80 _raw_spin_unlock_irqrestore>) [0 S4 A32])
                (const_int 0 [0x0]))
            (return)
            (use (const_int 0 [0x0]))
        ]) 258 {*sibcall_insn} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 15 -> ( 1)

;; Succ edge  EXIT [100.0%]  (ab,sibcall)


;; Function armv7pmu_reset (armv7pmu_reset)[0:1351]

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 arch/arm/kernel/perf_event_v7.c:1156 (set (reg/f:SI 136)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 7 6 8 2 arch/arm/kernel/perf_event_v7.c:1156 (set (reg/f:SI 137)
        (mem/f/c/i:SI (reg/f:SI 136) [0 armpmu+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 8 7 9 2 arch/arm/kernel/perf_event_v7.c:1156 (set (reg/v:SI 133 [ nb_cnt ])
        (mem/s/j:SI (plus:SI (reg/f:SI 137)
                (const_int 56 [0x38])) [0 <variable>.num_events+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 9 8 19 2 arch/arm/kernel/perf_event_v7.c:1159 (set (reg/v:SI 134 [ idx ])
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 2 -> ( 4)

;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 4) -> 3
;; Pred edge  4 [91.0%] 
(code_label 19 9 12 3 226 "" [1 uses])

(note 12 19 13 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 13 12 14 3 arch/arm/kernel/perf_event_v7.c:1160 (set (reg:SI 0 r0)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 14 13 15 3 arch/arm/kernel/perf_event_v7.c:1160 (set (reg:SI 1 r1)
        (reg/v:SI 134 [ idx ])) 167 {*arm_movsi_insn} (nil))

(call_insn 15 14 16 3 arch/arm/kernel/perf_event_v7.c:1160 (parallel [
            (call (mem:SI (symbol_ref:SI ("armv7pmu_disable_event") [flags 0x3] <function_decl 0x1150d880 armv7pmu_disable_event>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 16 15 17 3 arch/arm/kernel/perf_event_v7.c:1159 discrim 2 (set (reg/v:SI 134 [ idx ])
        (plus:SI (reg/v:SI 134 [ idx ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))
;; End of basic block 3 -> ( 4)

;; Succ edge  4 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 2 3) -> 4
;; Pred edge  2 [100.0%]  (fallthru)
;; Pred edge  3 [100.0%]  (fallthru,dfs_back)
(code_label 17 16 18 4 225 "" [0 uses])

(note 18 17 20 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 20 18 21 4 arch/arm/kernel/perf_event_v7.c:1159 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 134 [ idx ])
            (reg/v:SI 133 [ nb_cnt ]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 21 20 22 4 arch/arm/kernel/perf_event_v7.c:1159 discrim 1 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 19)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
        (nil)))
;; End of basic block 4 -> ( 3 5)

;; Succ edge  3 [91.0%] 
;; Succ edge  5 [9.0%]  (fallthru)

;; Start of basic block ( 4) -> 5
;; Pred edge  4 [9.0%]  (fallthru)
(note 22 21 23 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 23 22 24 5 arch/arm/kernel/perf_event_v7.c:771 (parallel [
            (asm_operands/v ("isb") ("") 0 []
                 [] 8904658)
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))

(insn 24 23 25 5 arch/arm/kernel/perf_event_v7.c:772 (set (reg:SI 138)
        (const_int 6 [0x6])) 167 {*arm_movsi_insn} (nil))

(insn 25 24 0 5 arch/arm/kernel/perf_event_v7.c:772 (asm_operands/v ("mcr p15, 0, %0, c9, c12, 0") ("") 0 [
            (reg:SI 138)
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8904786) -1 (nil))
;; End of basic block 5 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function armv7pmu_enable_event (armv7pmu_enable_event)[0:1345]

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 3 2 arch/arm/kernel/perf_event_v7.c:989 (set (reg/v/f:SI 143 [ hwc ])
        (reg:SI 0 r0 [ hwc ])) 167 {*arm_movsi_insn} (nil))

(insn 3 2 4 2 arch/arm/kernel/perf_event_v7.c:989 (set (reg/v:SI 144 [ idx ])
        (reg:SI 1 r1 [ idx ])) 167 {*arm_movsi_insn} (nil))

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(insn 7 4 8 2 arch/arm/kernel/perf_event_v7.c:996 (set (reg/f:SI 145)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 8 7 9 2 arch/arm/kernel/perf_event_v7.c:996 (set (reg:SI 146)
        (plus:SI (reg/f:SI 145)
            (const_int 16 [0x10]))) 4 {*arm_addsi3} (nil))

(insn 9 8 10 2 arch/arm/kernel/perf_event_v7.c:996 (set (reg:SI 0 r0)
        (reg:SI 146)) 167 {*arm_movsi_insn} (nil))

(call_insn 10 9 11 2 arch/arm/kernel/perf_event_v7.c:996 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("_raw_spin_lock_irqsave") [flags 0x41] <function_decl 0x10b86a00 _raw_spin_lock_irqsave>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 11 10 12 2 arch/arm/kernel/perf_event_v7.c:996 (set (reg/v:SI 141 [ flags ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 12 11 13 2 arch/arm/kernel/perf_event_v7.c:1001 (set (reg/v:SI 140 [ idx ])
        (reg/v:SI 144 [ idx ])) 167 {*arm_movsi_insn} (nil))

(insn 13 12 14 2 arch/arm/kernel/perf_event_v7.c:877 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 140 [ idx ])
            (const_int 1 [0x1]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 14 13 15 2 arch/arm/kernel/perf_event_v7.c:877 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 19)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))
;; End of basic block 2 -> ( 4 3)

;; Succ edge  4 [72.0%] 
;; Succ edge  3 [28.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [28.0%]  (fallthru)
(note 15 14 16 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 16 15 19 3 arch/arm/kernel/perf_event_v7.c:885 (set (reg/v:SI 138 [ val ])
        (const_int -2147483648 [0xffffffff80000000])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 3 -> ( 8)

;; Succ edge  8 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 4
;; Pred edge  2 [72.0%] 
(code_label 19 16 20 4 231 "" [1 uses])

(note 20 19 21 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 21 20 22 4 arch/arm/kernel/perf_event_v7.c:877 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 140 [ idx ])
            (const_int 1 [0x1]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 22 21 23 4 arch/arm/kernel/perf_event_v7.c:877 discrim 1 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 30)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 4 [0x4])
        (nil)))
;; End of basic block 4 -> ( 6 5)

;; Succ edge  6 [0.0%] 
;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 4) -> 5
;; Pred edge  4 [100.0%]  (fallthru)
(note 23 22 24 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 24 23 25 5 arch/arm/kernel/perf_event_v7.c:878 (set (reg/f:SI 147)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 25 24 26 5 arch/arm/kernel/perf_event_v7.c:878 (set (reg/f:SI 148)
        (mem/f/c/i:SI (reg/f:SI 147) [0 armpmu+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 26 25 27 5 arch/arm/kernel/perf_event_v7.c:878 (set (reg:SI 150)
        (mem/s/j:SI (plus:SI (reg/f:SI 148)
                (const_int 56 [0x38])) [0 <variable>.num_events+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 27 26 28 5 arch/arm/kernel/perf_event_v7.c:878 (set (reg:SI 149)
        (plus:SI (reg:SI 150)
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(insn 28 27 29 5 arch/arm/kernel/perf_event_v7.c:878 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 140 [ idx ])
            (reg:SI 149))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 29 28 30 5 arch/arm/kernel/perf_event_v7.c:878 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 42)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))
;; End of basic block 5 -> ( 6 7)

;; Succ edge  6 [0.0%]  (fallthru)
;; Succ edge  7 [100.0%] 

;; Start of basic block ( 4 5) -> 6
;; Pred edge  4 [0.0%] 
;; Pred edge  5 [0.0%]  (fallthru)
(code_label 30 29 31 6 233 "" [1 uses])

(note 31 30 32 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 32 31 33 6 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 139 [ sp.81 ])
        (reg/v:SI 13 sp [ sp ])) 167 {*arm_movsi_insn} (nil))

(insn 33 32 34 6 arch/arm/kernel/perf_event_v7.c:879 (set (reg:SI 151)
        (symbol_ref/v/f:SI ("*.LC15") [flags 0x82] <string_cst 0x113e5120>)) 167 {*arm_movsi_insn} (nil))

(insn 34 33 35 6 arch/arm/kernel/perf_event_v7.c:879 (set (reg:SI 153)
        (and:SI (reg:SI 139 [ sp.81 ])
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 35 34 36 6 arch/arm/kernel/perf_event_v7.c:879 (set (reg:SI 152)
        (and:SI (reg:SI 153)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg:SI 139 [ sp.81 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 36 35 37 6 arch/arm/kernel/perf_event_v7.c:879 (set (reg:SI 0 r0)
        (reg:SI 151)) 167 {*arm_movsi_insn} (nil))

(insn 37 36 38 6 arch/arm/kernel/perf_event_v7.c:879 (set (reg:SI 1 r1)
        (mem/s/j:SI (plus:SI (reg:SI 152)
                (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 38 37 39 6 arch/arm/kernel/perf_event_v7.c:879 (set (reg:SI 2 r2)
        (reg/v:SI 140 [ idx ])) 167 {*arm_movsi_insn} (nil))

(call_insn 39 38 42 6 arch/arm/kernel/perf_event_v7.c:879 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))
;; End of basic block 6 -> ( 9)

;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 5) -> 7
;; Pred edge  5 [100.0%] 
(code_label 42 39 43 7 234 "" [1 uses])

(note 43 42 44 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 44 43 45 7 arch/arm/kernel/perf_event_v7.c:887 (set (reg:SI 154)
        (plus:SI (reg/v:SI 140 [ idx ])
            (const_int -2 [0xfffffffffffffffe]))) 4 {*arm_addsi3} (nil))

(insn 45 44 46 7 arch/arm/kernel/perf_event_v7.c:887 (set (reg:SI 155)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(insn 46 45 47 7 arch/arm/kernel/perf_event_v7.c:887 (set (reg/v:SI 138 [ val ])
        (ashift:SI (reg:SI 155)
            (reg:SI 154))) 117 {*arm_shiftsi3} (nil))
;; End of basic block 7 -> ( 8)

;; Succ edge  8 [100.0%]  (fallthru)

;; Start of basic block ( 3 7) -> 8
;; Pred edge  3 [100.0%]  (fallthru)
;; Pred edge  7 [100.0%]  (fallthru)
(code_label 47 46 48 8 232 "" [0 uses])

(note 48 47 49 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 49 48 50 8 arch/arm/kernel/perf_event_v7.c:889 (asm_operands/v ("mcr p15, 0, %0, c9, c12, 2") ("") 0 [
            (reg/v:SI 138 [ val ])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8919762) -1 (nil))
;; End of basic block 8 -> ( 9)

;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 6 8) -> 9
;; Pred edge  6 [100.0%]  (fallthru)
;; Pred edge  8 [100.0%]  (fallthru)
(code_label 50 49 51 9 235 "" [0 uses])

(note 51 50 52 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 52 51 53 9 arch/arm/kernel/perf_event_v7.c:1007 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 144 [ idx ])
            (const_int 1 [0x1]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 53 52 54 9 arch/arm/kernel/perf_event_v7.c:1007 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 93)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 2800 [0xaf0])
        (nil)))
;; End of basic block 9 -> ( 10 16)

;; Succ edge  10 [72.0%]  (fallthru)
;; Succ edge  16 [28.0%] 

;; Start of basic block ( 9) -> 10
;; Pred edge  9 [72.0%]  (fallthru)
(note 54 53 55 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 55 54 56 10 arch/arm/kernel/perf_event_v7.c:1008 (set (reg:SI 142 [ D.25960 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 143 [ hwc ])
                (const_int 16 [0x10])) [0 <variable>.D.23168.D.23159.config_base+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 56 55 57 10 arch/arm/kernel/perf_event_v7.c:800 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 140 [ idx ])
            (const_int 1 [0x1]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 57 56 58 10 arch/arm/kernel/perf_event_v7.c:800 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 65)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 4 [0x4])
        (nil)))
;; End of basic block 10 -> ( 12 11)

;; Succ edge  12 [0.0%] 
;; Succ edge  11 [100.0%]  (fallthru)

;; Start of basic block ( 10) -> 11
;; Pred edge  10 [100.0%]  (fallthru)
(note 58 57 59 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 59 58 60 11 arch/arm/kernel/perf_event_v7.c:800 discrim 1 (set (reg/f:SI 156)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 60 59 61 11 arch/arm/kernel/perf_event_v7.c:800 discrim 1 (set (reg/f:SI 157)
        (mem/f/c/i:SI (reg/f:SI 156) [0 armpmu+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 61 60 62 11 arch/arm/kernel/perf_event_v7.c:800 discrim 1 (set (reg:SI 159)
        (mem/s/j:SI (plus:SI (reg/f:SI 157)
                (const_int 56 [0x38])) [0 <variable>.num_events+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 62 61 63 11 arch/arm/kernel/perf_event_v7.c:800 discrim 1 (set (reg:SI 158)
        (plus:SI (reg:SI 159)
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(insn 63 62 64 11 arch/arm/kernel/perf_event_v7.c:800 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 140 [ idx ])
            (reg:SI 158))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 64 63 65 11 arch/arm/kernel/perf_event_v7.c:800 discrim 1 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 78)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))
;; End of basic block 11 -> ( 12 13)

;; Succ edge  12 [0.0%]  (fallthru)
;; Succ edge  13 [100.0%] 

;; Start of basic block ( 10 11) -> 12
;; Pred edge  10 [0.0%] 
;; Pred edge  11 [0.0%]  (fallthru)
(code_label 65 64 66 12 237 "" [1 uses])

(note 66 65 67 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 67 66 68 12 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 137 [ sp.81 ])
        (reg/v:SI 13 sp [ sp ])) 167 {*arm_movsi_insn} (nil))

(insn 68 67 69 12 arch/arm/kernel/perf_event_v7.c:801 (set (reg:SI 160)
        (symbol_ref/v/f:SI ("*.LC0") [flags 0x82] <string_cst 0x111c4900>)) 167 {*arm_movsi_insn} (nil))

(insn 69 68 70 12 arch/arm/kernel/perf_event_v7.c:801 (set (reg:SI 162)
        (and:SI (reg:SI 137 [ sp.81 ])
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 70 69 71 12 arch/arm/kernel/perf_event_v7.c:801 (set (reg:SI 161)
        (and:SI (reg:SI 162)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg:SI 137 [ sp.81 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 71 70 72 12 arch/arm/kernel/perf_event_v7.c:801 (set (reg:SI 0 r0)
        (reg:SI 160)) 167 {*arm_movsi_insn} (nil))

(insn 72 71 73 12 arch/arm/kernel/perf_event_v7.c:801 (set (reg:SI 1 r1)
        (mem/s/j:SI (plus:SI (reg:SI 161)
                (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 73 72 74 12 arch/arm/kernel/perf_event_v7.c:801 (set (reg:SI 2 r2)
        (reg/v:SI 140 [ idx ])) 167 {*arm_movsi_insn} (nil))

(call_insn 74 73 75 12 arch/arm/kernel/perf_event_v7.c:801 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 75 74 78 12 arch/arm/kernel/perf_event_v7.c:803 (set (reg/v:SI 144 [ idx ])
        (const_int -1 [0xffffffffffffffff])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 12 -> ( 14)

;; Succ edge  14 [100.0%]  (fallthru)

;; Start of basic block ( 11) -> 13
;; Pred edge  11 [100.0%] 
(code_label 78 75 79 13 238 "" [1 uses])

(note 79 78 80 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 80 79 81 13 arch/arm/kernel/perf_event_v7.c:807 (set (reg:SI 163)
        (plus:SI (reg/v:SI 140 [ idx ])
            (const_int -2 [0xfffffffffffffffe]))) 4 {*arm_addsi3} (nil))

(insn 81 80 82 13 arch/arm/kernel/perf_event_v7.c:807 (set (reg:SI 164)
        (and:SI (reg:SI 163)
            (const_int 31 [0x1f]))) 67 {*arm_andsi3_insn} (nil))

(insn 82 81 83 13 arch/arm/kernel/perf_event_v7.c:807 (asm_operands/v ("mcr p15, 0, %0, c9, c12, 5") ("") 0 [
            (reg:SI 164)
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8909266) -1 (nil))

(insn 83 82 84 13 arch/arm/kernel/perf_event_v7.c:808 (parallel [
            (asm_operands/v ("isb") ("") 0 []
                 [] 8909394)
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))
;; End of basic block 13 -> ( 14)

;; Succ edge  14 [100.0%]  (fallthru)

;; Start of basic block ( 12 13) -> 14
;; Pred edge  12 [100.0%]  (fallthru)
;; Pred edge  13 [100.0%]  (fallthru)
(code_label 84 83 85 14 239 "" [0 uses])

(note 85 84 86 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 86 85 87 14 arch/arm/kernel/perf_event_v7.c:845 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 144 [ idx ])
            (reg/v:SI 140 [ idx ]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 87 86 88 14 arch/arm/kernel/perf_event_v7.c:845 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 93)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))
;; End of basic block 14 -> ( 15 16)

;; Succ edge  15 [28.0%]  (fallthru)
;; Succ edge  16 [72.0%] 

;; Start of basic block ( 14) -> 15
;; Pred edge  14 [28.0%]  (fallthru)
(note 88 87 89 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 89 88 90 15 arch/arm/kernel/perf_event_v7.c:847 (set (reg:SI 165)
        (and:SI (reg:SI 142 [ D.25960 ])
            (const_int 255 [0xff]))) 67 {*arm_andsi3_insn} (nil))

(insn 90 89 93 15 arch/arm/kernel/perf_event_v7.c:847 (asm_operands/v ("mcr p15, 0, %0, c9, c13, 1") ("") 0 [
            (reg:SI 165)
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8914387) -1 (nil))
;; End of basic block 15 -> ( 19)

;; Succ edge  19 [100.0%]  (fallthru)

;; Start of basic block ( 9 14) -> 16
;; Pred edge  9 [28.0%] 
;; Pred edge  14 [72.0%] 
(code_label 93 90 94 16 236 "" [2 uses])

(note 94 93 95 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 95 94 96 16 arch/arm/kernel/perf_event_v7.c:898 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 140 [ idx ])
            (const_int 1 [0x1]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 96 95 97 16 arch/arm/kernel/perf_event_v7.c:898 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 101)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 6493 [0x195d])
        (nil)))
;; End of basic block 16 -> ( 18 17)

;; Succ edge  18 [64.9%] 
;; Succ edge  17 [35.1%]  (fallthru)

;; Start of basic block ( 16) -> 17
;; Pred edge  16 [35.1%]  (fallthru)
(note 97 96 98 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 98 97 101 17 arch/arm/kernel/perf_event_v7.c:906 (set (reg/v:SI 135 [ val ])
        (const_int -2147483648 [0xffffffff80000000])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 17 -> ( 22)

;; Succ edge  22 [100.0%]  (fallthru)

;; Start of basic block ( 16) -> 18
;; Pred edge  16 [64.9%] 
(code_label 101 98 102 18 241 "" [1 uses])

(note 102 101 103 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 103 102 104 18 arch/arm/kernel/perf_event_v7.c:898 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 140 [ idx ])
            (const_int 1 [0x1]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 104 103 105 18 arch/arm/kernel/perf_event_v7.c:898 discrim 1 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 113)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 6 [0x6])
        (nil)))
;; End of basic block 18 -> ( 20 19)

;; Succ edge  20 [0.1%] 
;; Succ edge  19 [99.9%]  (fallthru)

;; Start of basic block ( 18 15) -> 19
;; Pred edge  18 [99.9%]  (fallthru)
;; Pred edge  15 [100.0%]  (fallthru)
(code_label 105 104 106 19 240 "" [0 uses])

(note 106 105 107 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 107 106 108 19 arch/arm/kernel/perf_event_v7.c:899 (set (reg/f:SI 166)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 108 107 109 19 arch/arm/kernel/perf_event_v7.c:899 (set (reg/f:SI 167)
        (mem/f/c/i:SI (reg/f:SI 166) [0 armpmu+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 109 108 110 19 arch/arm/kernel/perf_event_v7.c:899 (set (reg:SI 169)
        (mem/s/j:SI (plus:SI (reg/f:SI 167)
                (const_int 56 [0x38])) [0 <variable>.num_events+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 110 109 111 19 arch/arm/kernel/perf_event_v7.c:899 (set (reg:SI 168)
        (plus:SI (reg:SI 169)
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(insn 111 110 112 19 arch/arm/kernel/perf_event_v7.c:899 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 140 [ idx ])
            (reg:SI 168))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 112 111 113 19 arch/arm/kernel/perf_event_v7.c:899 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 125)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))
;; End of basic block 19 -> ( 20 21)

;; Succ edge  20 [0.0%]  (fallthru)
;; Succ edge  21 [100.0%] 

;; Start of basic block ( 18 19) -> 20
;; Pred edge  18 [0.1%] 
;; Pred edge  19 [0.0%]  (fallthru)
(code_label 113 112 114 20 243 "" [1 uses])

(note 114 113 115 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 115 114 116 20 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 136 [ sp.81 ])
        (reg/v:SI 13 sp [ sp ])) 167 {*arm_movsi_insn} (nil))

(insn 116 115 117 20 arch/arm/kernel/perf_event_v7.c:900 (set (reg:SI 170)
        (symbol_ref/v/f:SI ("*.LC17") [flags 0x82] <string_cst 0x116e47e0>)) 167 {*arm_movsi_insn} (nil))

(insn 117 116 118 20 arch/arm/kernel/perf_event_v7.c:900 (set (reg:SI 172)
        (and:SI (reg:SI 136 [ sp.81 ])
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 118 117 119 20 arch/arm/kernel/perf_event_v7.c:900 (set (reg:SI 171)
        (and:SI (reg:SI 172)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg:SI 136 [ sp.81 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 119 118 120 20 arch/arm/kernel/perf_event_v7.c:900 (set (reg:SI 0 r0)
        (reg:SI 170)) 167 {*arm_movsi_insn} (nil))

(insn 120 119 121 20 arch/arm/kernel/perf_event_v7.c:900 (set (reg:SI 1 r1)
        (mem/s/j:SI (plus:SI (reg:SI 171)
                (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 121 120 122 20 arch/arm/kernel/perf_event_v7.c:900 (set (reg:SI 2 r2)
        (reg/v:SI 140 [ idx ])) 167 {*arm_movsi_insn} (nil))

(call_insn 122 121 125 20 arch/arm/kernel/perf_event_v7.c:900 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))
;; End of basic block 20 -> ( 24)

;; Succ edge  24 [100.0%]  (fallthru)

;; Start of basic block ( 19) -> 21
;; Pred edge  19 [100.0%] 
(code_label 125 122 126 21 244 "" [1 uses])

(note 126 125 127 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 127 126 128 21 arch/arm/kernel/perf_event_v7.c:908 (set (reg:SI 173)
        (plus:SI (reg/v:SI 140 [ idx ])
            (const_int -2 [0xfffffffffffffffe]))) 4 {*arm_addsi3} (nil))

(insn 128 127 129 21 arch/arm/kernel/perf_event_v7.c:908 (set (reg:SI 174)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(insn 129 128 130 21 arch/arm/kernel/perf_event_v7.c:908 (set (reg/v:SI 135 [ val ])
        (ashift:SI (reg:SI 174)
            (reg:SI 173))) 117 {*arm_shiftsi3} (nil))
;; End of basic block 21 -> ( 22)

;; Succ edge  22 [100.0%]  (fallthru)

;; Start of basic block ( 17 21) -> 22
;; Pred edge  17 [100.0%]  (fallthru)
;; Pred edge  21 [100.0%]  (fallthru)
(code_label 130 129 131 22 242 "" [0 uses])

(note 131 130 132 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn 132 131 133 22 arch/arm/kernel/perf_event_v7.c:910 (asm_operands/v ("mcr p15, 0, %0, c9, c14, 1") ("") 0 [
            (reg/v:SI 135 [ val ])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8922450) -1 (nil))

(insn 133 132 134 22 arch/arm/kernel/perf_event_v7.c:855 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 140 [ idx ])
            (const_int 1 [0x1]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 134 133 135 22 arch/arm/kernel/perf_event_v7.c:855 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 139)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 7198 [0x1c1e])
        (nil)))
;; End of basic block 22 -> ( 24 23)

;; Succ edge  24 [72.0%] 
;; Succ edge  23 [28.0%]  (fallthru)

;; Start of basic block ( 22) -> 23
;; Pred edge  22 [28.0%]  (fallthru)
(note 135 134 136 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn 136 135 139 23 arch/arm/kernel/perf_event_v7.c:863 (set (reg/v:SI 133 [ val ])
        (const_int -2147483648 [0xffffffff80000000])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 23 -> ( 28)

;; Succ edge  28 [100.0%]  (fallthru)

;; Start of basic block ( 22 20) -> 24
;; Pred edge  22 [72.0%] 
;; Pred edge  20 [100.0%]  (fallthru)
(code_label 139 136 140 24 245 "" [1 uses])

(note 140 139 141 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn 141 140 142 24 arch/arm/kernel/perf_event_v7.c:855 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 140 [ idx ])
            (const_int 1 [0x1]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 142 141 143 24 arch/arm/kernel/perf_event_v7.c:855 discrim 1 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 150)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 4 [0x4])
        (nil)))
;; End of basic block 24 -> ( 26 25)

;; Succ edge  26 [0.0%] 
;; Succ edge  25 [100.0%]  (fallthru)

;; Start of basic block ( 24) -> 25
;; Pred edge  24 [100.0%]  (fallthru)
(note 143 142 144 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn 144 143 145 25 arch/arm/kernel/perf_event_v7.c:856 (set (reg/f:SI 175)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 145 144 146 25 arch/arm/kernel/perf_event_v7.c:856 (set (reg/f:SI 176)
        (mem/f/c/i:SI (reg/f:SI 175) [0 armpmu+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 146 145 147 25 arch/arm/kernel/perf_event_v7.c:856 (set (reg:SI 178)
        (mem/s/j:SI (plus:SI (reg/f:SI 176)
                (const_int 56 [0x38])) [0 <variable>.num_events+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 147 146 148 25 arch/arm/kernel/perf_event_v7.c:856 (set (reg:SI 177)
        (plus:SI (reg:SI 178)
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(insn 148 147 149 25 arch/arm/kernel/perf_event_v7.c:856 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 140 [ idx ])
            (reg:SI 177))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 149 148 150 25 arch/arm/kernel/perf_event_v7.c:856 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 162)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))
;; End of basic block 25 -> ( 26 27)

;; Succ edge  26 [0.0%]  (fallthru)
;; Succ edge  27 [100.0%] 

;; Start of basic block ( 24 25) -> 26
;; Pred edge  24 [0.0%] 
;; Pred edge  25 [0.0%]  (fallthru)
(code_label 150 149 151 26 247 "" [1 uses])

(note 151 150 152 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(insn 152 151 153 26 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 134 [ sp.81 ])
        (reg/v:SI 13 sp [ sp ])) 167 {*arm_movsi_insn} (nil))

(insn 153 152 154 26 arch/arm/kernel/perf_event_v7.c:857 (set (reg:SI 179)
        (symbol_ref/v/f:SI ("*.LC18") [flags 0x82] <string_cst 0x1156a840>)) 167 {*arm_movsi_insn} (nil))

(insn 154 153 155 26 arch/arm/kernel/perf_event_v7.c:857 (set (reg:SI 181)
        (and:SI (reg:SI 134 [ sp.81 ])
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 155 154 156 26 arch/arm/kernel/perf_event_v7.c:857 (set (reg:SI 180)
        (and:SI (reg:SI 181)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg:SI 134 [ sp.81 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 156 155 157 26 arch/arm/kernel/perf_event_v7.c:857 (set (reg:SI 0 r0)
        (reg:SI 179)) 167 {*arm_movsi_insn} (nil))

(insn 157 156 158 26 arch/arm/kernel/perf_event_v7.c:857 (set (reg:SI 1 r1)
        (mem/s/j:SI (plus:SI (reg:SI 180)
                (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 158 157 159 26 arch/arm/kernel/perf_event_v7.c:857 (set (reg:SI 2 r2)
        (reg/v:SI 140 [ idx ])) 167 {*arm_movsi_insn} (nil))

(call_insn 159 158 162 26 arch/arm/kernel/perf_event_v7.c:857 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))
;; End of basic block 26 -> ( 29)

;; Succ edge  29 [100.0%]  (fallthru)

;; Start of basic block ( 25) -> 27
;; Pred edge  25 [100.0%] 
(code_label 162 159 163 27 248 "" [1 uses])

(note 163 162 164 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(insn 164 163 165 27 arch/arm/kernel/perf_event_v7.c:865 (set (reg:SI 182)
        (plus:SI (reg/v:SI 140 [ idx ])
            (const_int -2 [0xfffffffffffffffe]))) 4 {*arm_addsi3} (nil))

(insn 165 164 166 27 arch/arm/kernel/perf_event_v7.c:865 (set (reg:SI 183)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(insn 166 165 167 27 arch/arm/kernel/perf_event_v7.c:865 (set (reg/v:SI 133 [ val ])
        (ashift:SI (reg:SI 183)
            (reg:SI 182))) 117 {*arm_shiftsi3} (nil))
;; End of basic block 27 -> ( 28)

;; Succ edge  28 [100.0%]  (fallthru)

;; Start of basic block ( 23 27) -> 28
;; Pred edge  23 [100.0%]  (fallthru)
;; Pred edge  27 [100.0%]  (fallthru)
(code_label 167 166 168 28 246 "" [0 uses])

(note 168 167 169 28 [bb 28] NOTE_INSN_BASIC_BLOCK)

(insn 169 168 170 28 arch/arm/kernel/perf_event_v7.c:867 (asm_operands/v ("mcr p15, 0, %0, c9, c12, 1") ("") 0 [
            (reg/v:SI 133 [ val ])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8916946) -1 (nil))
;; End of basic block 28 -> ( 29)

;; Succ edge  29 [100.0%]  (fallthru)

;; Start of basic block ( 26 28) -> 29
;; Pred edge  26 [100.0%]  (fallthru)
;; Pred edge  28 [100.0%]  (fallthru)
(code_label 170 169 171 29 249 "" [0 uses])

(note 171 170 172 29 [bb 29] NOTE_INSN_BASIC_BLOCK)

(insn 172 171 173 29 arch/arm/kernel/perf_event_v7.c:1020 (set (reg/f:SI 184)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 173 172 174 29 arch/arm/kernel/perf_event_v7.c:1020 (set (reg:SI 185)
        (plus:SI (reg/f:SI 184)
            (const_int 16 [0x10]))) 4 {*arm_addsi3} (nil))

(insn 174 173 175 29 arch/arm/kernel/perf_event_v7.c:1020 (set (reg:SI 0 r0)
        (reg:SI 185)) 167 {*arm_movsi_insn} (nil))

(insn 175 174 176 29 arch/arm/kernel/perf_event_v7.c:1020 (set (reg:SI 1 r1)
        (reg/v:SI 141 [ flags ])) 167 {*arm_movsi_insn} (nil))

(call_insn/j 176 175 0 29 arch/arm/kernel/perf_event_v7.c:1020 (parallel [
            (call (mem:SI (symbol_ref:SI ("_raw_spin_unlock_irqrestore") [flags 0x41] <function_decl 0x10b86d80 _raw_spin_unlock_irqrestore>) [0 S4 A32])
                (const_int 0 [0x0]))
            (return)
            (use (const_int 0 [0x0]))
        ]) 258 {*sibcall_insn} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 29 -> ( 1)

;; Succ edge  EXIT [100.0%]  (ab,sibcall)


;; Function armv7pmu_get_event_idx (armv7pmu_get_event_idx)[0:1350]

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 3 2 arch/arm/kernel/perf_event_v7.c:1130 (set (reg/v/f:SI 138 [ cpuc ])
        (reg:SI 0 r0 [ cpuc ])) 167 {*arm_movsi_insn} (nil))

(insn 3 2 4 2 arch/arm/kernel/perf_event_v7.c:1130 (set (reg/v/f:SI 139 [ event ])
        (reg:SI 1 r1 [ event ])) 167 {*arm_movsi_insn} (nil))

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(insn 7 4 8 2 arch/arm/kernel/perf_event_v7.c:1134 (set (reg:SI 140)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 139 [ event ])
                (const_int 16 [0x10])) [0 <variable>.D.23168.D.23159.config_base+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 8 7 9 2 arch/arm/kernel/perf_event_v7.c:1134 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 140)
            (const_int 255 [0xff]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 9 8 10 2 arch/arm/kernel/perf_event_v7.c:1134 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 15)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 1371 [0x55b])
        (nil)))
;; End of basic block 2 -> ( 4 3)

;; Succ edge  4 [13.7%] 
;; Succ edge  3 [86.3%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [86.3%]  (fallthru)
(note 10 9 11 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 11 10 12 3 arch/arm/kernel/perf_event_v7.c:1145 (set (reg/f:SI 133 [ temp.1121 ])
        (plus:SI (reg/v/f:SI 138 [ cpuc ])
            (const_int 132 [0x84]))) 4 {*arm_addsi3} (nil))

(insn 12 11 15 3 arch/arm/kernel/perf_event_v7.c:1145 (set (reg/v:SI 134 [ idx ])
        (const_int 2 [0x2])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 3 -> ( 8)

;; Succ edge  8 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 4
;; Pred edge  2 [13.7%] 
(code_label 15 12 16 4 254 "" [1 uses])

(note 16 15 17 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 17 16 18 4 arch/arm/kernel/perf_event_v7.c:1135 (set (reg:SI 141)
        (plus:SI (reg/v/f:SI 138 [ cpuc ])
            (const_int 132 [0x84]))) 4 {*arm_addsi3} (nil))

(insn 18 17 19 4 arch/arm/kernel/perf_event_v7.c:1135 (set (reg:SI 0 r0)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(insn 19 18 20 4 arch/arm/kernel/perf_event_v7.c:1135 (set (reg:SI 1 r1)
        (reg:SI 141)) 167 {*arm_movsi_insn} (nil))

(call_insn 20 19 21 4 arch/arm/kernel/perf_event_v7.c:1135 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("_test_and_set_bit") [flags 0x41] <function_decl 0x512e0180 _test_and_set_bit>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 21 20 22 4 arch/arm/kernel/perf_event_v7.c:1135 (set (reg:SI 136 [ D.26062 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 22 21 23 4 arch/arm/kernel/perf_event_v7.c:1135 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 136 [ D.26062 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 23 22 24 4 arch/arm/kernel/perf_event_v7.c:1135 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 45)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 4 -> ( 9 5)

;; Succ edge  9 [50.0%] 
;; Succ edge  5 [50.0%]  (fallthru)

;; Start of basic block ( 4) -> 5
;; Pred edge  4 [50.0%]  (fallthru)
(note 24 23 25 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 25 24 39 5 arch/arm/kernel/perf_event_v7.c:1138 (set (reg/v:SI 134 [ idx ])
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 5 -> ( 10)

;; Succ edge  10 [100.0%]  (fallthru)

;; Start of basic block ( 8) -> 6
;; Pred edge  8 [95.5%] 
(code_label 39 25 28 6 258 "" [1 uses])

(note 28 39 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 29 28 30 6 arch/arm/kernel/perf_event_v7.c:1145 (set (reg:SI 0 r0)
        (reg/v:SI 134 [ idx ])) 167 {*arm_movsi_insn} (nil))

(insn 30 29 31 6 arch/arm/kernel/perf_event_v7.c:1145 (set (reg:SI 1 r1)
        (reg/f:SI 133 [ temp.1121 ])) 167 {*arm_movsi_insn} (nil))

(call_insn 31 30 32 6 arch/arm/kernel/perf_event_v7.c:1145 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("_test_and_set_bit") [flags 0x41] <function_decl 0x512e0180 _test_and_set_bit>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 32 31 33 6 arch/arm/kernel/perf_event_v7.c:1145 (set (reg:SI 135 [ D.26066 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 33 32 34 6 arch/arm/kernel/perf_event_v7.c:1145 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 135 [ D.26066 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 34 33 35 6 arch/arm/kernel/perf_event_v7.c:1145 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 48)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 450 [0x1c2])
        (nil)))
;; End of basic block 6 -> ( 10 7)

;; Succ edge  10 [4.5%] 
;; Succ edge  7 [95.5%]  (fallthru)

;; Start of basic block ( 6) -> 7
;; Pred edge  6 [95.5%]  (fallthru)
(note 35 34 36 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 36 35 37 7 arch/arm/kernel/perf_event_v7.c:1144 (set (reg/v:SI 134 [ idx ])
        (plus:SI (reg/v:SI 134 [ idx ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))
;; End of basic block 7 -> ( 8)

;; Succ edge  8 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 3 7) -> 8
;; Pred edge  3 [100.0%]  (fallthru)
;; Pred edge  7 [100.0%]  (fallthru,dfs_back)
(code_label 37 36 38 8 255 "" [0 uses])

(note 38 37 40 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 40 38 41 8 arch/arm/kernel/perf_event_v7.c:1144 (set (reg/f:SI 142)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 41 40 42 8 arch/arm/kernel/perf_event_v7.c:1144 (set (reg/f:SI 143)
        (mem/f/c/i:SI (reg/f:SI 142) [0 armpmu+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 42 41 43 8 arch/arm/kernel/perf_event_v7.c:1144 (set (reg:SI 144)
        (mem/s/j:SI (plus:SI (reg/f:SI 143)
                (const_int 56 [0x38])) [0 <variable>.num_events+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 43 42 44 8 arch/arm/kernel/perf_event_v7.c:1144 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 134 [ idx ])
            (reg:SI 144))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 44 43 45 8 arch/arm/kernel/perf_event_v7.c:1144 (set (pc)
        (if_then_else (le (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 39)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 9550 [0x254e])
        (nil)))
;; End of basic block 8 -> ( 6 9)

;; Succ edge  6 [95.5%] 
;; Succ edge  9 [4.5%]  (fallthru)

;; Start of basic block ( 4 8) -> 9
;; Pred edge  4 [50.0%] 
;; Pred edge  8 [4.5%]  (fallthru)
(code_label 45 44 46 9 256 "" [1 uses])

(note 46 45 47 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 47 46 48 9 arch/arm/kernel/perf_event_v7.c:1136 (set (reg/v:SI 134 [ idx ])
        (const_int -11 [0xfffffffffffffff5])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 9 -> ( 10)

;; Succ edge  10 [100.0%]  (fallthru)

;; Start of basic block ( 9 5 6) -> 10
;; Pred edge  9 [100.0%]  (fallthru)
;; Pred edge  5 [100.0%]  (fallthru)
;; Pred edge  6 [4.5%] 
(code_label 48 47 49 10 257 "" [1 uses])

(note 49 48 50 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 50 49 54 10 arch/arm/kernel/perf_event_v7.c:1152 (set (reg:SI 137 [ <result> ])
        (reg/v:SI 134 [ idx ])) 167 {*arm_movsi_insn} (nil))

(insn 54 50 60 10 arch/arm/kernel/perf_event_v7.c:1152 (set (reg/i:SI 0 r0)
        (reg:SI 137 [ <result> ])) 167 {*arm_movsi_insn} (nil))

(insn 60 54 0 10 arch/arm/kernel/perf_event_v7.c:1152 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 10 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function armv7pmu_handle_irq (armv7pmu_handle_irq)[0:1347]

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 0 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 4 5 7 2 NOTE_INSN_FUNCTION_BEG)

(insn 7 4 8 2 arch/arm/kernel/perf_event_v7.c:941 (set (reg/v:SI 148 [ pmnc ])
        (asm_operands/v:SI ("mrc p15, 0, %0, c9, c12, 3") ("=r") 0 []
             [] 8926418)) -1 (nil))

(insn 8 7 9 2 arch/arm/kernel/perf_event_v7.c:945 (asm_operands/v ("mcr p15, 0, %0, c9, c12, 3") ("") 0 [
            (reg/v:SI 148 [ pmnc ])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8926930) -1 (nil))

(insn 9 8 10 2 arch/arm/kernel/perf_event_v7.c:1061 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 148 [ pmnc ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 10 9 11 2 arch/arm/kernel/perf_event_v7.c:1061 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 15)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
        (nil)))
;; End of basic block 2 -> ( 3 4)

;; Succ edge  3 [39.0%]  (fallthru)
;; Succ edge  4 [61.0%] 

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [39.0%]  (fallthru)
(note 11 10 12 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 12 11 15 3 arch/arm/kernel/perf_event_v7.c:1062 (set (reg:SI 153 [ D.25997 ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 3 -> ( 19)

;; Succ edge  19 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 4
;; Pred edge  2 [61.0%] 
(code_label 15 12 16 4 263 "" [1 uses])

(note 16 15 17 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 17 16 18 4 include/asm-generic/irq_regs.h:25 discrim 4 (set (reg/f:SI 157)
        (symbol_ref:SI ("__irq_regs") [flags 0xc0] <var_decl 0x1147ac60 __irq_regs>)) 167 {*arm_movsi_insn} (nil))

(insn 18 17 19 4 include/asm-generic/irq_regs.h:25 discrim 4 (set (reg/v:SI 140 [ __ptr ])
        (asm_operands:SI ("") ("=r") 0 [
                (reg/f:SI 157)
            ]
             [
                (asm_input:SI ("0") 0)
            ] 8985755)) -1 (nil))

(insn 19 18 20 4 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 141 [ sp.81 ])
        (reg/v:SI 13 sp [ sp ])) 167 {*arm_movsi_insn} (nil))

(insn 20 19 21 4 include/asm-generic/irq_regs.h:25 discrim 4 (set (reg/f:SI 158)
        (symbol_ref:SI ("__per_cpu_offset") [flags 0xc0] <var_decl 0x10b1cf60 __per_cpu_offset>)) 167 {*arm_movsi_insn} (nil))

(insn 21 20 22 4 include/asm-generic/irq_regs.h:25 discrim 4 (set (reg:SI 160)
        (and:SI (reg:SI 141 [ sp.81 ])
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 22 21 23 4 include/asm-generic/irq_regs.h:25 discrim 4 (set (reg:SI 159)
        (and:SI (reg:SI 160)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg:SI 141 [ sp.81 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 23 22 24 4 include/asm-generic/irq_regs.h:25 discrim 4 (set (reg:SI 161)
        (mem/s/j:SI (plus:SI (reg:SI 159)
                (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 24 23 25 4 include/asm-generic/irq_regs.h:25 discrim 4 (set (reg:SI 162)
        (mem/s/j:SI (plus:SI (mult:SI (reg:SI 161)
                    (const_int 4 [0x4]))
                (reg/f:SI 158)) [0 __per_cpu_offset S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 25 24 26 4 include/asm-generic/irq_regs.h:25 discrim 4 (set (reg/v/f:SI 146 [ regs ])
        (mem/f:SI (plus:SI (reg/v:SI 140 [ __ptr ])
                (reg:SI 162)) [0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 26 25 27 4 include/linux/perf_event.h:995 (set (reg:DI 163)
        (const_int 0 [0x0])) 163 {*arm_movdi} (nil))

(insn 27 26 28 4 include/linux/perf_event.h:995 (set (mem/s/j/c:DI (plus:SI (reg/f:SI 25 sfp)
                (const_int -48 [0xffffffffffffffd0])) [0 data.addr+0 S8 A64])
        (reg:DI 163)) 163 {*arm_movdi} (nil))

(insn 28 27 29 4 include/linux/perf_event.h:996 (set (reg:SI 164)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 29 28 30 4 include/linux/perf_event.h:996 (set (mem/s/f/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -4 [0xfffffffffffffffc])) [0 data.raw+0 S4 A32])
        (reg:SI 164)) 167 {*arm_movsi_insn} (nil))

(insn 30 29 31 4 arch/arm/kernel/perf_event_v7.c:1071 (set (reg/f:SI 165)
        (symbol_ref:SI ("*.LANCHOR2") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 31 30 32 4 arch/arm/kernel/perf_event_v7.c:1071 (set (reg/v:SI 144 [ __ptr ])
        (asm_operands:SI ("") ("=r") 0 [
                (reg/f:SI 165)
            ]
             [
                (asm_input:SI ("0") 0)
            ] 8943066)) -1 (nil))

(insn 32 31 33 4 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 139 [ sp.81 ])
        (reg/v:SI 13 sp [ sp ])) 167 {*arm_movsi_insn} (nil))

(insn 33 32 34 4 arch/arm/kernel/perf_event_v7.c:1071 (set (reg/f:SI 166)
        (symbol_ref:SI ("__per_cpu_offset") [flags 0xc0] <var_decl 0x10b1cf60 __per_cpu_offset>)) 167 {*arm_movsi_insn} (nil))

(insn 34 33 35 4 arch/arm/kernel/perf_event_v7.c:1071 (set (reg:SI 168)
        (and:SI (reg:SI 139 [ sp.81 ])
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 35 34 36 4 arch/arm/kernel/perf_event_v7.c:1071 (set (reg:SI 167)
        (and:SI (reg:SI 168)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg:SI 139 [ sp.81 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 36 35 37 4 arch/arm/kernel/perf_event_v7.c:1071 (set (reg:SI 169)
        (mem/s/j:SI (plus:SI (reg:SI 167)
                (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 37 36 38 4 arch/arm/kernel/perf_event_v7.c:1071 (set (reg:SI 170)
        (mem/s/j:SI (plus:SI (mult:SI (reg:SI 169)
                    (const_int 4 [0x4]))
                (reg/f:SI 166)) [0 __per_cpu_offset S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 38 37 39 4 arch/arm/kernel/perf_event_v7.c:1071 (set (reg/v/f:SI 147 [ cpuc ])
        (plus:SI (reg/v:SI 144 [ __ptr ])
            (reg:SI 170))) 4 {*arm_addsi3} (nil))

(insn 39 38 40 4 arch/arm/kernel/perf_event_v7.c:1076 (set (reg/f:SI 152 [ D.26005 ])
        (plus:SI (reg/v/f:SI 147 [ cpuc ])
            (const_int 140 [0x8c]))) 4 {*arm_addsi3} (nil))

(insn 40 39 41 4 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 136 [ sp.81 ])
        (reg/v:SI 13 sp [ sp ])) 167 {*arm_movsi_insn} (nil))

(insn 41 40 42 4 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 171)
        (and:SI (reg:SI 136 [ sp.81 ])
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 42 41 43 4 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg/f:SI 135 [ D.26798 ])
        (and:SI (reg:SI 171)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg:SI 136 [ sp.81 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 43 42 135 4 arch/arm/kernel/perf_event_v7.c:1072 (set (reg/v:SI 145 [ idx ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 4 -> ( 17)

;; Succ edge  17 [100.0%]  (fallthru)

;; Start of basic block ( 17) -> 5
;; Pred edge  17 [97.1%] 
(code_label 135 43 46 5 270 "" [1 uses])

(note 46 135 47 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 47 46 48 5 arch/arm/kernel/perf_event_v7.c:1045 (set (reg:SI 133 [ D.27602 ])
        (reg/v:SI 145 [ idx ])) 167 {*arm_movsi_insn} (nil))

(insn 48 47 49 5 arch/arm/kernel/perf_event_v7.c:1073 (set (reg:SI 172)
        (ashift:SI (reg:SI 133 [ D.27602 ])
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (nil))

(insn 49 48 50 5 arch/arm/kernel/perf_event_v7.c:1073 (set (reg/v/f:SI 143 [ event ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 147 [ cpuc ])
                (reg:SI 172)) [0 <variable>.events S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 50 49 51 5 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 173)
        (ashiftrt:SI (reg/v:SI 145 [ idx ])
            (const_int 5 [0x5]))) 117 {*arm_shiftsi3} (nil))

(insn 51 50 52 5 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 174)
        (ashift:SI (reg:SI 173)
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (nil))

(insn 52 51 53 5 include/asm-generic/bitops/non-atomic.h:105 (set (reg/f:SI 137 [ D.26786 ])
        (plus:SI (reg/f:SI 152 [ D.26005 ])
            (reg:SI 174))) 4 {*arm_addsi3} (nil))

(insn 53 52 54 5 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 138 [ D.26785 ])
        (mem/v:SI (reg/f:SI 137 [ D.26786 ]) [0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 54 53 55 5 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 175)
        (and:SI (reg/v:SI 145 [ idx ])
            (const_int 31 [0x1f]))) 67 {*arm_andsi3_insn} (nil))

(insn 55 54 56 5 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 176)
        (lshiftrt:SI (reg:SI 138 [ D.26785 ])
            (reg:SI 175))) 117 {*arm_shiftsi3} (nil))

(insn 56 55 57 5 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 177)
        (and:SI (reg:SI 176)
            (const_int 1 [0x1]))) 67 {*arm_andsi3_insn} (nil))

(insn 57 56 58 5 include/asm-generic/bitops/non-atomic.h:105 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 177)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 58 57 59 5 include/asm-generic/bitops/non-atomic.h:105 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 127)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 5 -> ( 16 6)

;; Succ edge  16 [50.0%] 
;; Succ edge  6 [50.0%]  (fallthru)

;; Start of basic block ( 5) -> 6
;; Pred edge  5 [50.0%]  (fallthru)
(note 59 58 60 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 60 59 61 6 arch/arm/kernel/perf_event_v7.c:785 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 133 [ D.27602 ])
            (const_int 1 [0x1]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 61 60 62 6 arch/arm/kernel/perf_event_v7.c:785 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 66)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))
;; End of basic block 6 -> ( 7 8)

;; Succ edge  7 [28.0%]  (fallthru)
;; Succ edge  8 [72.0%] 

;; Start of basic block ( 6) -> 7
;; Pred edge  6 [28.0%]  (fallthru)
(note 62 61 63 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 63 62 66 7 arch/arm/kernel/perf_event_v7.c:786 (set (reg/v:SI 134 [ ret ])
        (and:SI (reg/v:SI 148 [ pmnc ])
            (const_int -2147483648 [0xffffffff80000000]))) 67 {*arm_andsi3_insn} (nil))
;; End of basic block 7 -> ( 12)

;; Succ edge  12 [100.0%]  (fallthru)

;; Start of basic block ( 6) -> 8
;; Pred edge  6 [72.0%] 
(code_label 66 63 67 8 267 "" [1 uses])

(note 67 66 68 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 68 67 69 8 arch/arm/kernel/perf_event_v7.c:787 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 133 [ D.27602 ])
            (const_int 1 [0x1]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 69 68 70 8 arch/arm/kernel/perf_event_v7.c:787 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 81)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 4 [0x4])
        (nil)))
;; End of basic block 8 -> ( 9 11)

;; Succ edge  9 [100.0%]  (fallthru)
;; Succ edge  11 [0.0%] 

;; Start of basic block ( 8) -> 9
;; Pred edge  8 [100.0%]  (fallthru)
(note 70 69 71 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 71 70 72 9 arch/arm/kernel/perf_event_v7.c:787 discrim 1 (set (reg:SI 178)
        (plus:SI (reg:SI 149 [ D.26022 ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(insn 72 71 73 9 arch/arm/kernel/perf_event_v7.c:787 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 133 [ D.27602 ])
            (reg:SI 178))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 73 72 74 9 arch/arm/kernel/perf_event_v7.c:787 discrim 1 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 81)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 4 [0x4])
        (nil)))
;; End of basic block 9 -> ( 10 11)

;; Succ edge  10 [100.0%]  (fallthru)
;; Succ edge  11 [0.0%] 

;; Start of basic block ( 9) -> 10
;; Pred edge  9 [100.0%]  (fallthru)
(note 74 73 75 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 75 74 76 10 arch/arm/kernel/perf_event_v7.c:788 (set (reg:SI 179)
        (plus:SI (reg:SI 133 [ D.27602 ])
            (const_int -2 [0xfffffffffffffffe]))) 4 {*arm_addsi3} (nil))

(insn 76 75 77 10 arch/arm/kernel/perf_event_v7.c:788 (set (reg:SI 181)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(insn 77 76 78 10 arch/arm/kernel/perf_event_v7.c:788 (set (reg:SI 180)
        (ashift:SI (reg:SI 181)
            (reg:SI 179))) 117 {*arm_shiftsi3} (nil))

(insn 78 77 81 10 arch/arm/kernel/perf_event_v7.c:788 (set (reg/v:SI 134 [ ret ])
        (and:SI (reg:SI 180)
            (reg/v:SI 148 [ pmnc ]))) 67 {*arm_andsi3_insn} (nil))
;; End of basic block 10 -> ( 12)

;; Succ edge  12 [100.0%]  (fallthru)

;; Start of basic block ( 8 9) -> 11
;; Pred edge  8 [0.0%] 
;; Pred edge  9 [0.0%] 
(code_label 81 78 82 11 269 "" [2 uses])

(note 82 81 83 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 83 82 84 11 arch/arm/kernel/perf_event_v7.c:790 (set (reg:SI 182)
        (symbol_ref/v/f:SI ("*.LC19") [flags 0x82] <string_cst 0x11737a20>)) 167 {*arm_movsi_insn} (nil))

(insn 84 83 85 11 arch/arm/kernel/perf_event_v7.c:790 (set (reg:SI 0 r0)
        (reg:SI 182)) 167 {*arm_movsi_insn} (nil))

(insn 85 84 86 11 arch/arm/kernel/perf_event_v7.c:790 (set (reg:SI 1 r1)
        (mem/s/j:SI (plus:SI (reg/f:SI 135 [ D.26798 ])
                (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 86 85 87 11 arch/arm/kernel/perf_event_v7.c:790 (set (reg:SI 2 r2)
        (reg:SI 133 [ D.27602 ])) 167 {*arm_movsi_insn} (nil))

(call_insn 87 86 90 11 arch/arm/kernel/perf_event_v7.c:790 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))
;; End of basic block 11 -> ( 16)

;; Succ edge  16 [100.0%]  (fallthru)

;; Start of basic block ( 7 10) -> 12
;; Pred edge  7 [100.0%]  (fallthru)
;; Pred edge  10 [100.0%]  (fallthru)
(code_label 90 87 91 12 268 "" [0 uses])

(note 91 90 92 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 92 91 93 12 arch/arm/kernel/perf_event_v7.c:1083 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 134 [ ret ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 93 92 94 12 arch/arm/kernel/perf_event_v7.c:1083 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 127)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 7098 [0x1bba])
        (nil)))
;; End of basic block 12 -> ( 16 13)

;; Succ edge  16 [71.0%] 
;; Succ edge  13 [29.0%]  (fallthru)

;; Start of basic block ( 12) -> 13
;; Pred edge  12 [29.0%]  (fallthru)
(note 94 93 95 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 95 94 96 13 arch/arm/kernel/perf_event_v7.c:1086 (set (reg/v/f:SI 142 [ hwc ])
        (plus:SI (reg/v/f:SI 143 [ event ])
            (const_int 200 [0xc8]))) 4 {*arm_addsi3} (nil))

(insn 96 95 97 13 arch/arm/kernel/perf_event_v7.c:1087 (set (reg:SI 0 r0)
        (reg/v/f:SI 143 [ event ])) 167 {*arm_movsi_insn} (nil))

(insn 97 96 98 13 arch/arm/kernel/perf_event_v7.c:1087 (set (reg:SI 1 r1)
        (reg/v/f:SI 142 [ hwc ])) 167 {*arm_movsi_insn} (nil))

(insn 98 97 99 13 arch/arm/kernel/perf_event_v7.c:1087 (set (reg:SI 2 r2)
        (reg/v:SI 145 [ idx ])) 167 {*arm_movsi_insn} (nil))

(insn 99 98 100 13 arch/arm/kernel/perf_event_v7.c:1087 (set (reg:SI 3 r3)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(call_insn 100 99 101 13 arch/arm/kernel/perf_event_v7.c:1087 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("armpmu_event_update") [flags 0x3] <function_decl 0x114a1680 armpmu_event_update>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 101 100 102 13 arch/arm/kernel/perf_event_v7.c:1088 (set (reg:SI 183)
        (const_int 296 [0x128])) 167 {*arm_movsi_insn} (nil))

(insn 102 101 103 13 arch/arm/kernel/perf_event_v7.c:1088 (set (reg:DI 184)
        (mem/s/j:DI (plus:SI (reg/v/f:SI 143 [ event ])
                (reg:SI 183)) [0 <variable>.hw.last_period+0 S8 A64])) 163 {*arm_movdi} (nil))

(insn 103 102 104 13 arch/arm/kernel/perf_event_v7.c:1088 (set (mem/s/j/c:DI (plus:SI (reg/f:SI 25 sfp)
                (const_int -16 [0xfffffffffffffff0])) [0 data.period+0 S8 A64])
        (reg:DI 184)) 163 {*arm_movdi} (nil))

(insn 104 103 105 13 arch/arm/kernel/perf_event_v7.c:1089 (set (reg:SI 0 r0)
        (reg/v/f:SI 143 [ event ])) 167 {*arm_movsi_insn} (nil))

(insn 105 104 106 13 arch/arm/kernel/perf_event_v7.c:1089 (set (reg:SI 1 r1)
        (reg/v/f:SI 142 [ hwc ])) 167 {*arm_movsi_insn} (nil))

(insn 106 105 107 13 arch/arm/kernel/perf_event_v7.c:1089 (set (reg:SI 2 r2)
        (reg/v:SI 145 [ idx ])) 167 {*arm_movsi_insn} (nil))

(call_insn 107 106 108 13 arch/arm/kernel/perf_event_v7.c:1089 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("armpmu_event_set_period") [flags 0x3] <function_decl 0x114a1580 armpmu_event_set_period>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 108 107 109 13 arch/arm/kernel/perf_event_v7.c:1089 (set (reg:SI 151 [ D.26014 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 109 108 110 13 arch/arm/kernel/perf_event_v7.c:1089 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 151 [ D.26014 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 110 109 111 13 arch/arm/kernel/perf_event_v7.c:1089 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 127)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 13 -> ( 16 14)

;; Succ edge  16 [71.0%] 
;; Succ edge  14 [29.0%]  (fallthru)

;; Start of basic block ( 13) -> 14
;; Pred edge  13 [29.0%]  (fallthru)
(note 111 110 112 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 112 111 113 14 arch/arm/kernel/perf_event_v7.c:1092 (set (reg:SI 185)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -80 [0xffffffffffffffb0]))) 4 {*arm_addsi3} (nil))

(insn 113 112 114 14 arch/arm/kernel/perf_event_v7.c:1092 (set (reg:SI 0 r0)
        (reg/v/f:SI 143 [ event ])) 167 {*arm_movsi_insn} (nil))

(insn 114 113 115 14 arch/arm/kernel/perf_event_v7.c:1092 (set (reg:SI 1 r1)
        (reg:SI 185)) 167 {*arm_movsi_insn} (nil))

(insn 115 114 116 14 arch/arm/kernel/perf_event_v7.c:1092 (set (reg:SI 2 r2)
        (reg/v/f:SI 146 [ regs ])) 167 {*arm_movsi_insn} (nil))

(call_insn 116 115 117 14 arch/arm/kernel/perf_event_v7.c:1092 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("perf_event_overflow") [flags 0x41] <function_decl 0x113da480 perf_event_overflow>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 117 116 118 14 arch/arm/kernel/perf_event_v7.c:1092 (set (reg:SI 150 [ D.26017 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 118 117 119 14 arch/arm/kernel/perf_event_v7.c:1092 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 150 [ D.26017 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 119 118 120 14 arch/arm/kernel/perf_event_v7.c:1092 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 127)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 14 -> ( 15 16)

;; Succ edge  15 [29.0%]  (fallthru)
;; Succ edge  16 [71.0%] 

;; Start of basic block ( 14) -> 15
;; Pred edge  14 [29.0%]  (fallthru)
(note 120 119 121 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 121 120 122 15 arch/arm/kernel/perf_event_v7.c:1093 (set (reg/f:SI 186)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 122 121 123 15 arch/arm/kernel/perf_event_v7.c:1093 (set (reg/f:SI 187)
        (mem/f/c/i:SI (reg/f:SI 186) [0 armpmu+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 123 122 124 15 arch/arm/kernel/perf_event_v7.c:1093 (set (reg/f:SI 188)
        (mem/s/f/j:SI (plus:SI (reg/f:SI 187)
                (const_int 16 [0x10])) [0 <variable>.disable+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 124 123 125 15 arch/arm/kernel/perf_event_v7.c:1093 (set (reg:SI 0 r0)
        (reg/v/f:SI 142 [ hwc ])) 167 {*arm_movsi_insn} (nil))

(insn 125 124 126 15 arch/arm/kernel/perf_event_v7.c:1093 (set (reg:SI 1 r1)
        (reg/v:SI 145 [ idx ])) 167 {*arm_movsi_insn} (nil))

(call_insn 126 125 127 15 arch/arm/kernel/perf_event_v7.c:1093 (parallel [
            (call (mem:SI (reg/f:SI 188) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 244 {*call_reg_armv5} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 15 -> ( 16)

;; Succ edge  16 [100.0%]  (fallthru)

;; Start of basic block ( 5 12 13 14 15 11) -> 16
;; Pred edge  5 [50.0%] 
;; Pred edge  12 [71.0%] 
;; Pred edge  13 [71.0%] 
;; Pred edge  14 [71.0%] 
;; Pred edge  15 [100.0%]  (fallthru)
;; Pred edge  11 [100.0%]  (fallthru)
(code_label 127 126 128 16 266 "" [4 uses])

(note 128 127 129 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 129 128 130 16 arch/arm/kernel/perf_event_v7.c:1072 (set (reg/v:SI 145 [ idx ])
        (plus:SI (reg/v:SI 145 [ idx ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))
;; End of basic block 16 -> ( 17)

;; Succ edge  17 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 4 16) -> 17
;; Pred edge  4 [100.0%]  (fallthru)
;; Pred edge  16 [100.0%]  (fallthru,dfs_back)
(code_label 130 129 131 17 265 "" [0 uses])

(note 131 130 132 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 132 131 133 17 arch/arm/kernel/perf_event_v7.c:1072 discrim 1 (set (reg/f:SI 189)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 133 132 134 17 arch/arm/kernel/perf_event_v7.c:1072 discrim 1 (set (reg/f:SI 190)
        (mem/f/c/i:SI (reg/f:SI 189) [0 armpmu+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 134 133 136 17 arch/arm/kernel/perf_event_v7.c:1072 discrim 1 (set (reg:SI 149 [ D.26022 ])
        (mem/s/j:SI (plus:SI (reg/f:SI 190)
                (const_int 56 [0x38])) [0 <variable>.num_events+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 136 134 137 17 arch/arm/kernel/perf_event_v7.c:1072 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 145 [ idx ])
            (reg:SI 149 [ D.26022 ]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 137 136 138 17 arch/arm/kernel/perf_event_v7.c:1072 discrim 1 (set (pc)
        (if_then_else (le (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 135)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 9706 [0x25ea])
        (nil)))
;; End of basic block 17 -> ( 5 18)

;; Succ edge  5 [97.1%] 
;; Succ edge  18 [2.9%]  (fallthru)

;; Start of basic block ( 17) -> 18
;; Pred edge  17 [2.9%]  (fallthru)
(note 138 137 139 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(call_insn 139 138 140 18 arch/arm/kernel/perf_event_v7.c:1103 (parallel [
            (call (mem:SI (symbol_ref:SI ("irq_work_run") [flags 0x41] <function_decl 0x113ba780 irq_work_run>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))

(insn 140 139 141 18 arch/arm/kernel/perf_event_v7.c:1105 (set (reg:SI 153 [ D.25997 ])
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 18 -> ( 19)

;; Succ edge  19 [100.0%]  (fallthru)

;; Start of basic block ( 3 18) -> 19
;; Pred edge  3 [100.0%]  (fallthru)
;; Pred edge  18 [100.0%]  (fallthru)
(code_label 141 140 142 19 264 "" [0 uses])

(note 142 141 143 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 143 142 147 19 arch/arm/kernel/perf_event_v7.c:1106 (set (reg:SI 154 [ <result> ])
        (reg:SI 153 [ D.25997 ])) 167 {*arm_movsi_insn} (nil))

(insn 147 143 153 19 arch/arm/kernel/perf_event_v7.c:1106 (set (reg/i:SI 0 r0)
        (reg:SI 154 [ <result> ])) 167 {*arm_movsi_insn} (nil))

(insn 153 147 0 19 arch/arm/kernel/perf_event_v7.c:1106 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 19 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function perf_callchain_kernel (perf_callchain_kernel)[0:1362]

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 3 2 arch/arm/kernel/perf_event.c:773 (set (reg/v/f:SI 133 [ entry ])
        (reg:SI 0 r0 [ entry ])) 167 {*arm_movsi_insn} (nil))

(insn 3 2 4 2 arch/arm/kernel/perf_event.c:773 (set (reg/v/f:SI 134 [ regs ])
        (reg:SI 1 r1 [ regs ])) 167 {*arm_movsi_insn} (nil))

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(insn 7 4 8 2 arch/arm/kernel/perf_event.c:776 (set (reg:SI 135)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 134 [ regs ])
                (const_int 44 [0x2c])) [0 <variable>.uregs+44 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 8 7 9 2 arch/arm/kernel/perf_event.c:776 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -16 [0xfffffffffffffff0])) [0 fr.fp+0 S4 A64])
        (reg:SI 135)) 167 {*arm_movsi_insn} (nil))

(insn 9 8 10 2 arch/arm/kernel/perf_event.c:777 (set (reg:SI 136)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 134 [ regs ])
                (const_int 52 [0x34])) [0 <variable>.uregs+52 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 10 9 11 2 arch/arm/kernel/perf_event.c:777 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -12 [0xfffffffffffffff4])) [0 fr.sp+0 S4 A32])
        (reg:SI 136)) 167 {*arm_movsi_insn} (nil))

(insn 11 10 12 2 arch/arm/kernel/perf_event.c:778 (set (reg:SI 137)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 134 [ regs ])
                (const_int 56 [0x38])) [0 <variable>.uregs+56 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 12 11 13 2 arch/arm/kernel/perf_event.c:778 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -8 [0xfffffffffffffff8])) [0 fr.lr+0 S4 A64])
        (reg:SI 137)) 167 {*arm_movsi_insn} (nil))

(insn 13 12 14 2 arch/arm/kernel/perf_event.c:779 (set (reg:SI 138)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 134 [ regs ])
                (const_int 60 [0x3c])) [0 <variable>.uregs+60 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 14 13 15 2 arch/arm/kernel/perf_event.c:779 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -4 [0xfffffffffffffffc])) [0 fr.pc+0 S4 A32])
        (reg:SI 138)) 167 {*arm_movsi_insn} (nil))

(insn 15 14 16 2 arch/arm/kernel/perf_event.c:780 (set (reg:SI 139)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -16 [0xfffffffffffffff0]))) 4 {*arm_addsi3} (nil))

(insn 16 15 17 2 arch/arm/kernel/perf_event.c:780 (set (reg:SI 140)
        (symbol_ref:SI ("callchain_trace") [flags 0x3] <function_decl 0x11532700 callchain_trace>)) 167 {*arm_movsi_insn} (nil))

(insn 17 16 18 2 arch/arm/kernel/perf_event.c:780 (set (reg:SI 0 r0)
        (reg:SI 139)) 167 {*arm_movsi_insn} (nil))

(insn 18 17 19 2 arch/arm/kernel/perf_event.c:780 (set (reg:SI 1 r1)
        (reg:SI 140)) 167 {*arm_movsi_insn} (nil))

(insn 19 18 20 2 arch/arm/kernel/perf_event.c:780 (set (reg:SI 2 r2)
        (reg/v/f:SI 133 [ entry ])) 167 {*arm_movsi_insn} (nil))

(call_insn 20 19 0 2 arch/arm/kernel/perf_event.c:780 (parallel [
            (call (mem:SI (symbol_ref:SI ("walk_stackframe") [flags 0x41] <function_decl 0x1147bd00 walk_stackframe>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))
;; End of basic block 2 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function perf_callchain_user (perf_callchain_user)[0:1360]

; Splitting reg 155 -> 172 173
; Replacing insn: 54 with insns: 132 133 
;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 3 2 arch/arm/kernel/perf_event.c:746 (set (reg/v/f:SI 146 [ entry ])
        (reg:SI 0 r0 [ entry ])) 167 {*arm_movsi_insn} (nil))

(insn 3 2 4 2 arch/arm/kernel/perf_event.c:746 (set (reg/v/f:SI 147 [ regs ])
        (reg:SI 1 r1 [ regs ])) 167 {*arm_movsi_insn} (nil))

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(insn 7 4 8 2 arch/arm/kernel/perf_event.c:750 (set (reg:SI 148)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 147 [ regs ])
                (const_int 44 [0x2c])) [0 <variable>.uregs+44 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 8 7 9 2 arch/arm/kernel/perf_event.c:750 (set (reg/v/f:SI 135 [ tail.1206 ])
        (plus:SI (reg:SI 148)
            (const_int -12 [0xfffffffffffffff4]))) 4 {*arm_addsi3} (nil))

(insn 9 8 10 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 142 [ sp.81 ])
        (reg/v:SI 13 sp [ sp ])) 167 {*arm_movsi_insn} (nil))

(insn 10 9 11 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 149)
        (and:SI (reg:SI 142 [ sp.81 ])
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 11 10 107 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg/f:SI 141 [ D.26832 ])
        (and:SI (reg:SI 149)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg:SI 142 [ sp.81 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))
;; End of basic block 2 -> ( 14)

;; Succ edge  14 [100.0%]  (fallthru)

;; Start of basic block ( 21) -> 3
;; Pred edge  21 [95.5%] 
(code_label 107 11 14 3 288 "" [1 uses])

(note 14 107 15 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 15 14 16 3 arch/arm/kernel/perf_event.c:727 (set (reg:SI 150)
        (mem/s/j:SI (plus:SI (reg/f:SI 141 [ D.26832 ])
                (const_int 8 [0x8])) [0 <variable>.addr_limit+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 16 15 17 3 arch/arm/kernel/perf_event.c:727 (parallel [
            (set (reg/v:SI 139 [ flag ])
                (asm_operands:SI ("adds %1, %2, %3; sbcccs %1, %1, %0; movcc %0, #0") ("=&r") 0 [
                        (reg/v/f:SI 144 [ tail ])
                        (const_int 12 [0xc])
                        (reg:SI 150)
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("Ir") 0)
                        (asm_input:SI ("0") 0)
                    ] 8978803))
            (set (reg/v:SI 140 [ roksum ])
                (asm_operands:SI ("adds %1, %2, %3; sbcccs %1, %1, %0; movcc %0, #0") ("=&r") 1 [
                        (reg/v/f:SI 144 [ tail ])
                        (const_int 12 [0xc])
                        (reg:SI 150)
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("Ir") 0)
                        (asm_input:SI ("0") 0)
                    ] 8978803))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 17 16 18 3 arch/arm/kernel/perf_event.c:728 (set (reg/v/f:SI 133 [ tail.1208 ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 18 17 19 3 arch/arm/kernel/perf_event.c:727 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 139 [ flag ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 19 18 20 3 arch/arm/kernel/perf_event.c:727 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 24)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
        (nil)))
;; End of basic block 3 -> ( 4 5)

;; Succ edge  4 [71.0%]  (fallthru,dfs_back)
;; Succ edge  5 [29.0%] 

;; Start of basic block ( 3) -> 4
;; Pred edge  3 [71.0%]  (fallthru,dfs_back)
(note 20 19 21 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 21 20 24 4 arch/arm/kernel/perf_event.c:728 (set (reg/v/f:SI 144 [ tail ])
        (reg/v/f:SI 133 [ tail.1208 ])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 4 -> ( 20)

;; Succ edge  20 [100.0%]  (fallthru)

;; Start of basic block ( 3) -> 5
;; Pred edge  3 [29.0%] 
(code_label 24 21 25 5 280 "" [1 uses])

(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 26 25 27 5 arch/arm/kernel/perf_event.c:728 (set (reg/v/f:SI 134 [ tail.1207 ])
        (reg/v/f:SI 144 [ tail ])) 167 {*arm_movsi_insn} (nil))

(insn 27 26 28 5 arch/arm/kernel/perf_event.c:729 (set (reg:SI 151)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -12 [0xfffffffffffffff4]))) 4 {*arm_addsi3} (nil))

(insn 28 27 29 5 arch/arm/kernel/perf_event.c:729 (set (reg:SI 0 r0)
        (reg:SI 151)) 167 {*arm_movsi_insn} (nil))

(insn 29 28 30 5 arch/arm/kernel/perf_event.c:729 (set (reg:SI 1 r1)
        (reg/v/f:SI 134 [ tail.1207 ])) 167 {*arm_movsi_insn} (nil))

(insn 30 29 31 5 arch/arm/kernel/perf_event.c:729 (set (reg:SI 2 r2)
        (const_int 12 [0xc])) 167 {*arm_movsi_insn} (nil))

(call_insn 31 30 32 5 arch/arm/kernel/perf_event.c:729 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__copy_from_user") [flags 0x41] <function_decl 0x11466780 __copy_from_user>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 32 31 33 5 arch/arm/kernel/perf_event.c:729 (set (reg:SI 136 [ D.26837 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 33 32 34 5 arch/arm/kernel/perf_event.c:730 (set (reg/v/f:SI 135 [ tail.1206 ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 34 33 35 5 arch/arm/kernel/perf_event.c:729 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 136 [ D.26837 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 35 34 36 5 arch/arm/kernel/perf_event.c:729 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 72)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 5 -> ( 14 6)

;; Succ edge  14 [50.0%]  (dfs_back)
;; Succ edge  6 [50.0%]  (fallthru)

;; Start of basic block ( 5) -> 6
;; Pred edge  5 [50.0%]  (fallthru)
(note 36 35 37 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 37 36 38 6 arch/arm/kernel/perf_event.c:732 (set (reg:SI 137 [ D.26836 ])
        (mem/s/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -4 [0xfffffffffffffffc])) [0+8 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 38 37 39 6 include/linux/perf_event.h:1096 (set (reg:DI 143 [ D.26828 ])
        (mem/s/j:DI (reg/v/f:SI 146 [ entry ]) [0 <variable>.nr+0 S8 A64])) 163 {*arm_movdi} (nil))

(insn 39 38 40 6 include/linux/perf_event.h:1096 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 143 [ D.26828 ]) 4)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 40 39 119 6 include/linux/perf_event.h:1096 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 59)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 6 -> ( 11 8)

;; Succ edge  11 [50.0%] 
;; Succ edge  8 [50.0%]  (fallthru)

;; Start of basic block ( 6) -> 8
;; Pred edge  6 [50.0%]  (fallthru)
(note 119 40 43 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 43 119 44 8 include/linux/perf_event.h:1096 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 143 [ D.26828 ]) 0)
            (const_int 254 [0xfe]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 44 43 120 8 include/linux/perf_event.h:1096 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 59)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 8 -> ( 11 9)

;; Succ edge  11 [50.0%] 
;; Succ edge  9 [50.0%]  (fallthru)

;; Start of basic block ( 8) -> 9
;; Pred edge  8 [50.0%]  (fallthru)
(note 120 44 45 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 45 120 51 9 include/linux/perf_event.h:1096 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 143 [ D.26828 ]) 0)
            (const_int 254 [0xfe]))) 219 {*arm_cmpsi_insn} (nil))

(insn 51 45 52 9 include/linux/perf_event.h:1097 (set (reg:SI 152)
        (plus:SI (subreg:SI (reg:DI 143 [ D.26828 ]) 0)
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(insn 52 51 53 9 include/linux/perf_event.h:1097 (set (reg:SI 153)
        (ashift:SI (reg:SI 152)
            (const_int 3 [0x3]))) 117 {*arm_shiftsi3} (nil))

(insn 53 52 132 9 include/linux/perf_event.h:1097 (set (reg/f:SI 154)
        (plus:SI (reg/v/f:SI 146 [ entry ])
            (reg:SI 153))) 4 {*arm_addsi3} (nil))

(insn 132 53 133 9 include/linux/perf_event.h:1097 (set (reg:SI 172)
        (reg:SI 137 [ D.26836 ])) 167 {*arm_movsi_insn} (nil))

(insn 133 132 134 9 include/linux/perf_event.h:1097 (set (reg:SI 173 [+4 ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 134 133 135 9 include/linux/perf_event.h:1097 (set (mem/s/j:SI (reg/f:SI 154) [0 <variable>.ip S4 A64])
        (reg:SI 172)) 167 {*arm_movsi_insn} (nil))

(insn 135 134 56 9 include/linux/perf_event.h:1097 (set (mem/s/j:SI (plus:SI (reg/f:SI 154)
                (const_int 4 [0x4])) [0 <variable>.ip S4 A32])
        (reg:SI 173 [+4 ])) 167 {*arm_movsi_insn} (nil))

(insn 56 135 57 9 include/linux/perf_event.h:1097 (set (reg:DI 156)
        (const_int 1 [0x1])) 163 {*arm_movdi} (nil))

(insn 57 56 58 9 include/linux/perf_event.h:1097 (parallel [
            (set (reg:DI 157)
                (plus:DI (reg:DI 143 [ D.26828 ])
                    (reg:DI 156)))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (nil))

(insn 58 57 59 9 include/linux/perf_event.h:1097 (set (mem/s/j:DI (reg/v/f:SI 146 [ entry ]) [0 <variable>.nr+0 S8 A64])
        (reg:DI 157)) 163 {*arm_movdi} (nil))
;; End of basic block 9 -> ( 11)

;; Succ edge  11 [100.0%]  (fallthru)

;; Start of basic block ( 9 6 8) -> 11
;; Pred edge  9 [100.0%]  (fallthru)
;; Pred edge  6 [50.0%] 
;; Pred edge  8 [50.0%] 
(code_label 59 58 60 11 282 "" [2 uses])

(note 60 59 61 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 61 60 62 11 arch/arm/kernel/perf_event.c:738 (set (reg/f:SI 138 [ D.26833 ])
        (mem/s/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -12 [0xfffffffffffffff4])) [0+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 62 61 63 11 arch/arm/kernel/perf_event.c:738 (set (reg:SI 158)
        (plus:SI (reg/v/f:SI 144 [ tail ])
            (const_int 12 [0xc]))) 4 {*arm_addsi3} (nil))

(insn 63 62 64 11 arch/arm/kernel/perf_event.c:738 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 138 [ D.26833 ])
            (reg:SI 158))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 64 63 65 11 arch/arm/kernel/perf_event.c:738 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 69)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 11 -> ( 12 13)

;; Succ edge  12 [50.0%]  (fallthru)
;; Succ edge  13 [50.0%] 

;; Start of basic block ( 11) -> 12
;; Pred edge  11 [50.0%]  (fallthru)
(note 65 64 66 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 66 65 69 12 arch/arm/kernel/perf_event.c:739 (set (reg/v/f:SI 135 [ tail.1206 ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 12 -> ( 14)

;; Succ edge  14 [100.0%]  (fallthru)

;; Start of basic block ( 11) -> 13
;; Pred edge  11 [50.0%] 
(code_label 69 66 70 13 284 "" [1 uses])

(note 70 69 71 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 71 70 72 13 arch/arm/kernel/perf_event.c:741 (set (reg/v/f:SI 135 [ tail.1206 ])
        (plus:SI (reg/f:SI 138 [ D.26833 ])
            (const_int -12 [0xfffffffffffffff4]))) 4 {*arm_addsi3} (nil))
;; End of basic block 13 -> ( 14)

;; Succ edge  14 [100.0%]  (fallthru)

;; Start of basic block ( 2 5 13 12) -> 14
;; Pred edge  2 [100.0%]  (fallthru)
;; Pred edge  5 [50.0%]  (dfs_back)
;; Pred edge  13 [100.0%]  (fallthru)
;; Pred edge  12 [100.0%]  (fallthru)
(code_label 72 71 73 14 279 "" [1 uses])

(note 73 72 74 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 74 73 75 14 arch/arm/kernel/perf_event.c:752 discrim 1 (set (reg:SI 160)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 75 74 76 14 arch/arm/kernel/perf_event.c:752 discrim 1 (set (reg:QI 159)
        (subreg:QI (reg:SI 160) 0)) 178 {*arm_movqi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 76 75 77 14 arch/arm/kernel/perf_event.c:752 discrim 1 (set (reg:SI 161)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 146 [ entry ])
                (const_int 4 [0x4])) [0 <variable>.nr+4 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 77 76 78 14 arch/arm/kernel/perf_event.c:752 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 161)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 78 77 123 14 arch/arm/kernel/perf_event.c:752 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 93)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 14 -> ( 19 15)

;; Succ edge  19 [50.0%] 
;; Succ edge  15 [50.0%]  (fallthru)

;; Start of basic block ( 14) -> 15
;; Pred edge  14 [50.0%]  (fallthru)
(note 123 78 79 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 79 123 80 15 arch/arm/kernel/perf_event.c:752 discrim 1 (set (reg:SI 162)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 146 [ entry ])
                (const_int 4 [0x4])) [0 <variable>.nr+4 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 80 79 81 15 arch/arm/kernel/perf_event.c:752 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 162)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 81 80 124 15 arch/arm/kernel/perf_event.c:752 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 90)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 15 -> ( 18 16)

;; Succ edge  18 [50.0%] 
;; Succ edge  16 [50.0%]  (fallthru)

;; Start of basic block ( 15) -> 16
;; Pred edge  15 [50.0%]  (fallthru)
(note 124 81 82 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 82 124 83 16 arch/arm/kernel/perf_event.c:752 discrim 1 (set (reg:SI 163)
        (mem/s/j:SI (reg/v/f:SI 146 [ entry ]) [0 <variable>.nr+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 83 82 84 16 arch/arm/kernel/perf_event.c:752 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 163)
            (const_int 254 [0xfe]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 84 83 125 16 arch/arm/kernel/perf_event.c:752 discrim 1 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 93)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 16 -> ( 19 17)

;; Succ edge  19 [50.0%] 
;; Succ edge  17 [50.0%]  (fallthru)

;; Start of basic block ( 16) -> 17
;; Pred edge  16 [50.0%]  (fallthru)
(note 125 84 85 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 85 125 86 17 arch/arm/kernel/perf_event.c:752 discrim 1 (set (reg:SI 164)
        (mem/s/j:SI (reg/v/f:SI 146 [ entry ]) [0 <variable>.nr+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 86 85 90 17 arch/arm/kernel/perf_event.c:752 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 164)
            (const_int 254 [0xfe]))) 219 {*arm_cmpsi_insn} (nil))
;; End of basic block 17 -> ( 18)

;; Succ edge  18 [100.0%]  (fallthru)

;; Start of basic block ( 15 17) -> 18
;; Pred edge  15 [50.0%] 
;; Pred edge  17 [100.0%]  (fallthru)
(code_label 90 86 127 18 286 "" [1 uses])

(note 127 90 91 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 91 127 92 18 arch/arm/kernel/perf_event.c:752 discrim 1 (set (reg:SI 165)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(insn 92 91 93 18 arch/arm/kernel/perf_event.c:752 discrim 1 (set (reg:QI 159)
        (subreg:QI (reg:SI 165) 0)) 178 {*arm_movqi_insn} (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))
;; End of basic block 18 -> ( 19)

;; Succ edge  19 [100.0%]  (fallthru)

;; Start of basic block ( 14 16 18) -> 19
;; Pred edge  14 [50.0%] 
;; Pred edge  16 [50.0%] 
;; Pred edge  18 [100.0%]  (fallthru)
(code_label 93 92 128 19 285 "" [2 uses])

(note 128 93 94 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 94 128 95 19 arch/arm/kernel/perf_event.c:752 discrim 1 (set (reg:SI 145 [ D.26206 ])
        (zero_extend:SI (reg:QI 159))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 95 94 96 19 arch/arm/kernel/perf_event.c:752 discrim 1 (set (reg/v/f:SI 144 [ tail ])
        (reg/v/f:SI 135 [ tail.1206 ])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 19 -> ( 20)

;; Succ edge  20 [100.0%]  (fallthru)

;; Start of basic block ( 19 4) -> 20
;; Pred edge  19 [100.0%]  (fallthru)
;; Pred edge  4 [100.0%]  (fallthru)
(code_label 96 95 97 20 281 "" [0 uses])

(note 97 96 98 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 98 97 99 20 arch/arm/kernel/perf_event.c:753 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 144 [ tail ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn 99 98 100 20 arch/arm/kernel/perf_event.c:753 (set (reg:SI 167)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (nil))

(insn 100 99 101 20 arch/arm/kernel/perf_event.c:753 (set (reg:QI 166)
        (subreg:QI (reg:SI 167) 0)) 178 {*arm_movqi_insn} (nil))

(insn 101 100 102 20 arch/arm/kernel/perf_event.c:753 (set (reg:SI 168)
        (and:SI (reg:SI 145 [ D.26206 ])
            (subreg:SI (reg:QI 166) 0))) 67 {*arm_andsi3_insn} (nil))

(insn 102 101 103 20 arch/arm/kernel/perf_event.c:753 (set (reg:QI 169)
        (subreg:QI (reg:SI 168) 0)) 178 {*arm_movqi_insn} (nil))

(insn 103 102 104 20 arch/arm/kernel/perf_event.c:753 (set (reg:SI 170)
        (zero_extend:SI (reg:QI 169))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 104 103 105 20 arch/arm/kernel/perf_event.c:753 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 170)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 105 104 106 20 arch/arm/kernel/perf_event.c:753 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 116)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 450 [0x1c2])
        (nil)))
;; End of basic block 20 -> ( 21 22)

;; Succ edge  21 [95.5%]  (fallthru)
;; Succ edge  22 [4.5%] 

;; Start of basic block ( 20) -> 21
;; Pred edge  20 [95.5%]  (fallthru)
(note 106 105 108 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 108 106 109 21 arch/arm/kernel/perf_event.c:753 (set (reg:SI 171)
        (and:SI (reg/v/f:SI 144 [ tail ])
            (const_int 3 [0x3]))) 67 {*arm_andsi3_insn} (nil))

(insn 109 108 110 21 arch/arm/kernel/perf_event.c:753 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 171)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 110 109 116 21 arch/arm/kernel/perf_event.c:753 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 107)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 9550 [0x254e])
        (nil)))
;; End of basic block 21 -> ( 3 22)

;; Succ edge  3 [95.5%] 
;; Succ edge  22 [4.5%]  (fallthru)

;; Start of basic block ( 21 20) -> 22
;; Pred edge  21 [4.5%]  (fallthru)
;; Pred edge  20 [4.5%] 
(code_label 116 110 130 22 289 "" [1 uses])

(note 130 116 0 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 22 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)

