// Seed: 1480673529
module module_0 (
    output wand  id_0,
    input  uwire id_1,
    output wor   id_2
);
  assign id_2 = 1 == -1;
endmodule
module module_1 #(
    parameter id_12 = 32'd58,
    parameter id_20 = 32'd30
) (
    output uwire id_0,
    input wor id_1,
    output uwire id_2,
    input supply0 id_3,
    output logic id_4,
    output wor id_5,
    input uwire id_6,
    input tri id_7,
    output supply1 id_8,
    input tri id_9,
    output tri0 id_10
    , id_24,
    input wire id_11,
    input tri _id_12,
    input tri0 id_13,
    output supply0 id_14,
    output wor id_15,
    input tri1 id_16,
    output supply0 id_17,
    output tri1 id_18,
    input tri1 id_19,
    output wor _id_20,
    output supply1 id_21,
    output wor id_22
);
  logic id_25[id_12 : id_20];
  ;
  if (1 - -1 !== 1 | 1) logic id_26;
  ;
  id_27 :
  assert property (@(posedge id_19 or posedge id_11) -1) begin : LABEL_0
    id_27 = id_1;
    id_4 <= 1;
  end
  module_0 modCall_1 (
      id_22,
      id_9,
      id_21
  );
  assign modCall_1.id_2 = 0;
  logic id_28 = 1, id_29;
  logic id_30;
  assign id_0 = id_11;
endmodule
