INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kobe/Desktop/EE214_Projects/Project 7/KobeBui_EE214_Project7_Part3/KobeBui_EE214_Project7_Part3.srcs/sources_1/new/sr_latch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_latch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kobe/Desktop/EE214_Projects/Project 7/KobeBui_EE214_Project7_Part3/KobeBui_EE214_Project7_Part3.srcs/sources_1/new/sr_latch_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_latch_tb
