{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1481320709736 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1481320709741 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 09 16:58:29 2016 " "Processing started: Fri Dec 09 16:58:29 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1481320709741 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481320709741 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Snake -c Snake " "Command: quartus_map --read_settings_files=on --write_settings_files=off Snake -c Snake" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481320709741 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1481320710541 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 Snake.v(67) " "Verilog HDL Expression warning at Snake.v(67): truncated literal to match 8 bits" {  } { { "Snake.v" "" { Text "C:/Users/David/Documents/ECE 287/Project/287-Project/Snake/Snake.v" 67 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1481320731486 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 Snake.v(69) " "Verilog HDL Expression warning at Snake.v(69): truncated literal to match 8 bits" {  } { { "Snake.v" "" { Text "C:/Users/David/Documents/ECE 287/Project/287-Project/Snake/Snake.v" 69 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1481320731486 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HSync hSync Snake.v(286) " "Verilog HDL Declaration information at Snake.v(286): object \"HSync\" differs only in case from object \"hSync\" in the same scope" {  } { { "Snake.v" "" { Text "C:/Users/David/Documents/ECE 287/Project/287-Project/Snake/Snake.v" 286 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1481320731486 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VSync vSync Snake.v(287) " "Verilog HDL Declaration information at Snake.v(287): object \"VSync\" differs only in case from object \"vSync\" in the same scope" {  } { { "Snake.v" "" { Text "C:/Users/David/Documents/ECE 287/Project/287-Project/Snake/Snake.v" 287 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1481320731486 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Snake.v(378) " "Verilog HDL information at Snake.v(378): always construct contains both blocking and non-blocking assignments" {  } { { "Snake.v" "" { Text "C:/Users/David/Documents/ECE 287/Project/287-Project/Snake/Snake.v" 378 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1481320731486 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Snake.v(393) " "Verilog HDL information at Snake.v(393): always construct contains both blocking and non-blocking assignments" {  } { { "Snake.v" "" { Text "C:/Users/David/Documents/ECE 287/Project/287-Project/Snake/Snake.v" 393 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1481320731486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "snake.v 5 5 " "Found 5 design units, including 5 entities, in source file snake.v" { { "Info" "ISGN_ENTITY_NAME" "1 Snake " "Found entity 1: Snake" {  } { { "Snake.v" "" { Text "C:/Users/David/Documents/ECE 287/Project/287-Project/Snake/Snake.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481320731502 ""} { "Info" "ISGN_ENTITY_NAME" "2 VGA_generator " "Found entity 2: VGA_generator" {  } { { "Snake.v" "" { Text "C:/Users/David/Documents/ECE 287/Project/287-Project/Snake/Snake.v" 279 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481320731502 ""} { "Info" "ISGN_ENTITY_NAME" "3 updateCLK " "Found entity 3: updateCLK" {  } { { "Snake.v" "" { Text "C:/Users/David/Documents/ECE 287/Project/287-Project/Snake/Snake.v" 336 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481320731502 ""} { "Info" "ISGN_ENTITY_NAME" "4 clk_reduce " "Found entity 4: clk_reduce" {  } { { "Snake.v" "" { Text "C:/Users/David/Documents/ECE 287/Project/287-Project/Snake/Snake.v" 353 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481320731502 ""} { "Info" "ISGN_ENTITY_NAME" "5 kbInput " "Found entity 5: kbInput" {  } { { "Snake.v" "" { Text "C:/Users/David/Documents/ECE 287/Project/287-Project/Snake/Snake.v" 368 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481320731502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481320731502 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DisplayArea Snake.v(55) " "Verilog HDL Implicit Net warning at Snake.v(55): created implicit net for \"DisplayArea\"" {  } { { "Snake.v" "" { Text "C:/Users/David/Documents/ECE 287/Project/287-Project/Snake/Snake.v" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481320731502 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "food Snake.v(61) " "Verilog HDL Implicit Net warning at Snake.v(61): created implicit net for \"food\"" {  } { { "Snake.v" "" { Text "C:/Users/David/Documents/ECE 287/Project/287-Project/Snake/Snake.v" 61 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481320731502 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Snake " "Elaborating entity \"Snake\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1481320731602 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 11 Snake.v(93) " "Verilog HDL assignment warning at Snake.v(93): truncated value with size 16 to match size of target (11)" {  } { { "Snake.v" "" { Text "C:/Users/David/Documents/ECE 287/Project/287-Project/Snake/Snake.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481320731602 "|Snake"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 11 Snake.v(94) " "Verilog HDL assignment warning at Snake.v(94): truncated value with size 16 to match size of target (11)" {  } { { "Snake.v" "" { Text "C:/Users/David/Documents/ECE 287/Project/287-Project/Snake/Snake.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481320731602 "|Snake"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 11 Snake.v(122) " "Verilog HDL assignment warning at Snake.v(122): truncated value with size 16 to match size of target (11)" {  } { { "Snake.v" "" { Text "C:/Users/David/Documents/ECE 287/Project/287-Project/Snake/Snake.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481320731602 "|Snake"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 11 Snake.v(123) " "Verilog HDL assignment warning at Snake.v(123): truncated value with size 16 to match size of target (11)" {  } { { "Snake.v" "" { Text "C:/Users/David/Documents/ECE 287/Project/287-Project/Snake/Snake.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481320731602 "|Snake"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Snake.v(124) " "Verilog HDL assignment warning at Snake.v(124): truncated value with size 32 to match size of target (10)" {  } { { "Snake.v" "" { Text "C:/Users/David/Documents/ECE 287/Project/287-Project/Snake/Snake.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481320731602 "|Snake"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 11 Snake.v(128) " "Verilog HDL assignment warning at Snake.v(128): truncated value with size 16 to match size of target (11)" {  } { { "Snake.v" "" { Text "C:/Users/David/Documents/ECE 287/Project/287-Project/Snake/Snake.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481320731602 "|Snake"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 11 Snake.v(129) " "Verilog HDL assignment warning at Snake.v(129): truncated value with size 16 to match size of target (11)" {  } { { "Snake.v" "" { Text "C:/Users/David/Documents/ECE 287/Project/287-Project/Snake/Snake.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481320731602 "|Snake"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kbInput kbInput:keyboard " "Elaborating entity \"kbInput\" for hierarchy \"kbInput:keyboard\"" {  } { { "Snake.v" "keyboard" { Text "C:/Users/David/Documents/ECE 287/Project/287-Project/Snake/Snake.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481320731724 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "recordNext Snake.v(375) " "Verilog HDL or VHDL warning at Snake.v(375): object \"recordNext\" assigned a value but never read" {  } { { "Snake.v" "" { Text "C:/Users/David/Documents/ECE 287/Project/287-Project/Snake/Snake.v" 375 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1481320731724 "|Snake|kbInput:keyboard"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "direction Snake.v(405) " "Verilog HDL Always Construct warning at Snake.v(405): variable \"direction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Snake.v" "" { Text "C:/Users/David/Documents/ECE 287/Project/287-Project/Snake/Snake.v" 405 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1481320731739 "|Snake|kbInput:keyboard"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "direction Snake.v(393) " "Verilog HDL Always Construct warning at Snake.v(393): inferring latch(es) for variable \"direction\", which holds its previous value in one or more paths through the always construct" {  } { { "Snake.v" "" { Text "C:/Users/David/Documents/ECE 287/Project/287-Project/Snake/Snake.v" 393 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1481320731739 "|Snake|kbInput:keyboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "direction\[0\] Snake.v(397) " "Inferred latch for \"direction\[0\]\" at Snake.v(397)" {  } { { "Snake.v" "" { Text "C:/Users/David/Documents/ECE 287/Project/287-Project/Snake/Snake.v" 397 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481320731739 "|Snake|kbInput:keyboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "direction\[1\] Snake.v(397) " "Inferred latch for \"direction\[1\]\" at Snake.v(397)" {  } { { "Snake.v" "" { Text "C:/Users/David/Documents/ECE 287/Project/287-Project/Snake/Snake.v" 397 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481320731739 "|Snake|kbInput:keyboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "direction\[2\] Snake.v(397) " "Inferred latch for \"direction\[2\]\" at Snake.v(397)" {  } { { "Snake.v" "" { Text "C:/Users/David/Documents/ECE 287/Project/287-Project/Snake/Snake.v" 397 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481320731739 "|Snake|kbInput:keyboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "direction\[3\] Snake.v(397) " "Inferred latch for \"direction\[3\]\" at Snake.v(397)" {  } { { "Snake.v" "" { Text "C:/Users/David/Documents/ECE 287/Project/287-Project/Snake/Snake.v" 397 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481320731739 "|Snake|kbInput:keyboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "direction\[4\] Snake.v(397) " "Inferred latch for \"direction\[4\]\" at Snake.v(397)" {  } { { "Snake.v" "" { Text "C:/Users/David/Documents/ECE 287/Project/287-Project/Snake/Snake.v" 397 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481320731739 "|Snake|kbInput:keyboard"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "updateCLK updateCLK:clk_updateCLK " "Elaborating entity \"updateCLK\" for hierarchy \"updateCLK:clk_updateCLK\"" {  } { { "Snake.v" "clk_updateCLK" { Text "C:/Users/David/Documents/ECE 287/Project/287-Project/Snake/Snake.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481320731771 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 Snake.v(343) " "Verilog HDL assignment warning at Snake.v(343): truncated value with size 32 to match size of target (22)" {  } { { "Snake.v" "" { Text "C:/Users/David/Documents/ECE 287/Project/287-Project/Snake/Snake.v" 343 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481320731771 "|Snake|updateCLK:clk_updateCLK"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_reduce clk_reduce:reduce " "Elaborating entity \"clk_reduce\" for hierarchy \"clk_reduce:reduce\"" {  } { { "Snake.v" "reduce" { Text "C:/Users/David/Documents/ECE 287/Project/287-Project/Snake/Snake.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481320731786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_generator VGA_generator:generator " "Elaborating entity \"VGA_generator\" for hierarchy \"VGA_generator:generator\"" {  } { { "Snake.v" "generator" { Text "C:/Users/David/Documents/ECE 287/Project/287-Project/Snake/Snake.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481320731870 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Snake.v(304) " "Verilog HDL assignment warning at Snake.v(304): truncated value with size 32 to match size of target (10)" {  } { { "Snake.v" "" { Text "C:/Users/David/Documents/ECE 287/Project/287-Project/Snake/Snake.v" 304 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481320731870 "|Snake|VGA_generator:generator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Snake.v(314) " "Verilog HDL assignment warning at Snake.v(314): truncated value with size 32 to match size of target (10)" {  } { { "Snake.v" "" { Text "C:/Users/David/Documents/ECE 287/Project/287-Project/Snake/Snake.v" 314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481320731870 "|Snake|VGA_generator:generator"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "Snake.v" "Mod0" { Text "C:/Users/David/Documents/ECE 287/Project/287-Project/Snake/Snake.v" 217 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1481320733420 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "Snake.v" "Mod1" { Text "C:/Users/David/Documents/ECE 287/Project/287-Project/Snake/Snake.v" 218 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1481320733420 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1481320733420 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "Snake.v" "" { Text "C:/Users/David/Documents/ECE 287/Project/287-Project/Snake/Snake.v" 217 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481320733536 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481320733536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481320733536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481320733536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481320733536 ""}  } { { "Snake.v" "" { Text "C:/Users/David/Documents/ECE 287/Project/287-Project/Snake/Snake.v" 217 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1481320733536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_icm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_icm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_icm " "Found entity 1: lpm_divide_icm" {  } { { "db/lpm_divide_icm.tdf" "" { Text "C:/Users/David/Documents/ECE 287/Project/287-Project/Snake/db/lpm_divide_icm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481320733620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481320733620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7nh " "Found entity 1: sign_div_unsign_7nh" {  } { { "db/sign_div_unsign_7nh.tdf" "" { Text "C:/Users/David/Documents/ECE 287/Project/287-Project/Snake/db/sign_div_unsign_7nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481320733651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481320733651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_2af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_2af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_2af " "Found entity 1: alt_u_div_2af" {  } { { "db/alt_u_div_2af.tdf" "" { Text "C:/Users/David/Documents/ECE 287/Project/287-Project/Snake/db/alt_u_div_2af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481320733704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481320733704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/David/Documents/ECE 287/Project/287-Project/Snake/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481320733804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481320733804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/David/Documents/ECE 287/Project/287-Project/Snake/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481320733904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481320733904 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod1 " "Elaborated megafunction instantiation \"lpm_divide:Mod1\"" {  } { { "Snake.v" "" { Text "C:/Users/David/Documents/ECE 287/Project/287-Project/Snake/Snake.v" 218 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481320733920 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod1 " "Instantiated megafunction \"lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481320733920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 9 " "Parameter \"LPM_WIDTHD\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481320733920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481320733920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481320733920 ""}  } { { "Snake.v" "" { Text "C:/Users/David/Documents/ECE 287/Project/287-Project/Snake/Snake.v" 218 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1481320733920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_abm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_abm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_abm " "Found entity 1: lpm_divide_abm" {  } { { "db/lpm_divide_abm.tdf" "" { Text "C:/Users/David/Documents/ECE 287/Project/287-Project/Snake/db/lpm_divide_abm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481320734020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481320734020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_vlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_vlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_vlh " "Found entity 1: sign_div_unsign_vlh" {  } { { "db/sign_div_unsign_vlh.tdf" "" { Text "C:/Users/David/Documents/ECE 287/Project/287-Project/Snake/db/sign_div_unsign_vlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481320734036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481320734036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_i7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_i7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_i7f " "Found entity 1: alt_u_div_i7f" {  } { { "db/alt_u_div_i7f.tdf" "" { Text "C:/Users/David/Documents/ECE 287/Project/287-Project/Snake/db/alt_u_div_i7f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481320734082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481320734082 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1481320734919 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1481320735913 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "Add2~16 " "Logic cell \"Add2~16\"" {  } { { "Snake.v" "Add2~16" { Text "C:/Users/David/Documents/ECE 287/Project/287-Project/Snake/Snake.v" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1481320738318 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add4~16 " "Logic cell \"Add4~16\"" {  } { { "Snake.v" "Add4~16" { Text "C:/Users/David/Documents/ECE 287/Project/287-Project/Snake/Snake.v" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1481320738318 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod0\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_14_result_int\[2\]~18 " "Logic cell \"lpm_divide:Mod0\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_14_result_int\[2\]~18\"" {  } { { "db/alt_u_div_2af.tdf" "add_sub_14_result_int\[2\]~18" { Text "C:/Users/David/Documents/ECE 287/Project/287-Project/Snake/db/alt_u_div_2af.tdf" 57 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1481320738318 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod0\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_14_result_int\[1\]~20 " "Logic cell \"lpm_divide:Mod0\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_14_result_int\[1\]~20\"" {  } { { "db/alt_u_div_2af.tdf" "add_sub_14_result_int\[1\]~20" { Text "C:/Users/David/Documents/ECE 287/Project/287-Project/Snake/db/alt_u_div_2af.tdf" 57 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1481320738318 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_abm:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_i7f:divider\|add_sub_14_result_int\[1\]~18 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_abm:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_i7f:divider\|add_sub_14_result_int\[1\]~18\"" {  } { { "db/alt_u_div_i7f.tdf" "add_sub_14_result_int\[1\]~18" { Text "C:/Users/David/Documents/ECE 287/Project/287-Project/Snake/db/alt_u_div_i7f.tdf" 57 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1481320738318 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1481320738318 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/David/Documents/ECE 287/Project/287-Project/Snake/output_files/Snake.map.smsg " "Generated suppressed messages file C:/Users/David/Documents/ECE 287/Project/287-Project/Snake/output_files/Snake.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481320738434 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1481320739180 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481320739180 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1772 " "Implemented 1772 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1481320739596 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1481320739596 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1740 " "Implemented 1740 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1481320739596 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1481320739596 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "856 " "Peak virtual memory: 856 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1481320739696 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 09 16:58:59 2016 " "Processing ended: Fri Dec 09 16:58:59 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1481320739696 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1481320739696 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:03 " "Total CPU time (on all processors): 00:01:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1481320739696 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1481320739696 ""}
