#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon Dec 14 20:24:22 2020
# Process ID: 2297
# Current directory: /home/jfernandes/jfernandes/sandbox/iob-soc/submodules/SPI/hardware/fpga/vivado/XCKU
# Command line: vivado -nojournal -log vivado.log -mode batch -source ../timer.tcl -tclargs iob_spi_master_fl ../../../../hardware/src/spi_master_fl.v ../../../../hardware/src/iob_spi_master_fl.v ../../../../hardware/include ../../../../submodules/LIB/hardware/include ../../../../submodules/INTERCON/hardware/include  xcku040-fbva676-1-c
# Log file: /home/jfernandes/jfernandes/sandbox/iob-soc/submodules/SPI/hardware/fpga/vivado/XCKU/vivado.log
# Journal file: 
#-----------------------------------------------------------
source ../timer.tcl
# set TOP [lindex $argv 0]
# set VSRC [lindex $argv 1]
# set HW_INCLUDE [lindex $argv 2]
# set HW_DEFINE [lindex $argv 3]
# set PART [lindex $argv 4]
# puts $VSRC
../../../../hardware/src/spi_master_fl.v ../../../../hardware/src/iob_spi_master_fl.v
# foreach file [split $VSRC \ ] {
#     puts $file
#     if {$file != "" && $file != " " && $file != "\n"} {
#         read_verilog -sv $file
#     }
# }
../../../../hardware/src/spi_master_fl.v
../../../../hardware/src/iob_spi_master_fl.v
# set_property part $PART [current_project]
# synth_design -include_dirs $HW_INCLUDE -verilog_define $HW_DEFINE -part $PART -top $TOP -mode out_of_context -flatten_hierarchy none -verbose
Command: synth_design -include_dirs {../../../../hardware/include ../../../../submodules/LIB/hardware/include ../../../../submodules/INTERCON/hardware/include} -verilog_define {} -part xcku040-fbva676-1-c -top iob_spi_master_fl -mode out_of_context -flatten_hierarchy none -verbose
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku040'
INFO: [Common 17-1540] The version limit for your license is '2018.05' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2488 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1382.312 ; gain = 26.000 ; free physical = 62083 ; free virtual = 91620
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'iob_spi_master_fl' [/home/jfernandes/jfernandes/sandbox/iob-soc/submodules/SPI/hardware/src/iob_spi_master_fl.v:6]
	Parameter ADDR_W bound to: 4 - type: integer 
	Parameter DATA_W bound to: 32 - type: integer 
	Parameter WDATA_W bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'spi_master_fl' [/home/jfernandes/jfernandes/sandbox/iob-soc/submodules/SPI/hardware/src/spi_master_fl.v:8]
	Parameter DIVISOR bound to: 4'b0010 
INFO: [Synth 8-256] done synthesizing module 'spi_master_fl' (1#1) [/home/jfernandes/jfernandes/sandbox/iob-soc/submodules/SPI/hardware/src/spi_master_fl.v:8]
INFO: [Synth 8-256] done synthesizing module 'iob_spi_master_fl' (2#1) [/home/jfernandes/jfernandes/sandbox/iob-soc/submodules/SPI/hardware/src/iob_spi_master_fl.v:6]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1423.852 ; gain = 67.539 ; free physical = 62605 ; free virtual = 92143
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1423.852 ; gain = 67.539 ; free physical = 62308 ; free virtual = 91846
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku040-fbva676-1-c
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1431.852 ; gain = 75.539 ; free physical = 62366 ; free virtual = 91904
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcku040-fbva676-1-c
INFO: [Synth 8-5546] ROM "r_mosibusy" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_misobusy" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "validflag_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element clk_counter_reg was removed.  [/home/jfernandes/jfernandes/sandbox/iob-soc/submodules/SPI/hardware/src/spi_master_fl.v:67]
WARNING: [Synth 8-6014] Unused sequential element r_mosicounter_reg was removed.  [/home/jfernandes/jfernandes/sandbox/iob-soc/submodules/SPI/hardware/src/spi_master_fl.v:119]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1447.867 ; gain = 91.555 ; free physical = 62227 ; free virtual = 91765
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               24 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   7 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component detection 
Module iob_spi_master_fl 
File: /home/jfernandes/jfernandes/sandbox/iob-soc/submodules/SPI/hardware/src/iob_spi_master_fl.v 
Found Register "FL_RESET_reg" of size 1-bit
Found Register "FL_DATAIN_reg" of size 32-bit
Found Register "FL_ADDRESS_reg" of size 24-bit
Found Register "FL_COMMAND_reg" of size 8-bit
Found Register "FL_VALIDFLG_reg" of size 1-bit
Found Register "FL_COMMANDTP_reg" of size 3-bit
Module spi_master_fl 
File: /home/jfernandes/jfernandes/sandbox/iob-soc/submodules/SPI/hardware/src/spi_master_fl.v 
Found Comparator "clk_counter0" of operand size {<const>, 4 Bit} at Line:68
Found Adder "clk_counter0" of operand size {<const>, 4 Bit} at Line:67
Found Register "clk_counter_reg" of size 4-bit
Found Comparator "sclk1" of operand size {<const>, 4 Bit} at Line:72
Found Adder "r_misocounter0" of operand size {<const>, 5 Bit} at Line:180
Found Register "r_misocounter_reg" of size 5-bit
Found Register "r_misodata_reg" of size 32-bit
Found Register "r_validedge_reg" of size 1-bit
Found Register "r_mosiready_reg" of size 1-bit
Found Register "r_commandtype_reg" of size 3-bit
Found Register "r_counterstop_reg" of size 7-bit
Found Comparator "r_mosibusy1" of operand size {7 Bit, 7 Bit} at Line:129
Found Adder "r_mosicounter0" of operand size {<const>, 7 Bit} at Line:128
Found Register "r_mosicounter_reg" of size 7-bit
Found Register "r_datain_reg" of size 32-bit
Found Register "r_address_reg" of size 24-bit
Found Register "r_command_reg" of size 8-bit
Found Register "r_expct_answer_reg" of size 1-bit
Found Comparator "r_misovalid1" of operand size {<const>, 5 Bit} at Line:197
Found Adder "r_validoutHold0" of operand size {<const>, 2 Bit} at Line:220
Hierarchical RTL Component report 
Module iob_spi_master_fl 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module spi_master_fl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   7 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1920 (col length:120)
BRAMs: 1200 (col length: RAMB18 120 RAMB36 60)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "r_mosibusy" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element r_mosicounter_reg was removed.  [/home/jfernandes/jfernandes/sandbox/iob-soc/submodules/SPI/hardware/src/spi_master_fl.v:119]
WARNING: [Synth 8-6014] Unused sequential element clk_counter_reg was removed.  [/home/jfernandes/jfernandes/sandbox/iob-soc/submodules/SPI/hardware/src/spi_master_fl.v:67]
INFO: [Synth 8-3886] merging instance 'fl_spi0/r_counterstop_reg[6]' (FDC) to 'fl_spi0/r_counterstop_reg[0]'
INFO: [Synth 8-3886] merging instance 'fl_spi0/r_counterstop_reg[0]' (FDC) to 'fl_spi0/r_counterstop_reg[1]'
INFO: [Synth 8-3886] merging instance 'fl_spi0/r_counterstop_reg[1]' (FDC) to 'fl_spi0/r_counterstop_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fl_spi0/\r_counterstop_reg[2] )
WARNING: [Synth 8-3332] Sequential element (r_counterstop_reg[2]) is unused and will be removed from module spi_master_fl.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 1814.238 ; gain = 457.926 ; free physical = 61695 ; free virtual = 91233
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:27 . Memory (MB): peak = 1814.238 ; gain = 457.926 ; free physical = 61825 ; free virtual = 91363
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (clk_counter_reg[3]) is unused and will be removed from module spi_master_fl.
WARNING: [Synth 8-3332] Sequential element (clk_counter_reg[2]) is unused and will be removed from module spi_master_fl.
WARNING: [Synth 8-3332] Sequential element (clk_counter_reg[1]) is unused and will be removed from module spi_master_fl.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:27 . Memory (MB): peak = 1822.238 ; gain = 465.926 ; free physical = 61686 ; free virtual = 91224
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:27 . Memory (MB): peak = 1822.242 ; gain = 465.930 ; free physical = 61840 ; free virtual = 91377
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:27 . Memory (MB): peak = 1822.242 ; gain = 465.930 ; free physical = 61774 ; free virtual = 91312
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:27 . Memory (MB): peak = 1822.242 ; gain = 465.930 ; free physical = 61862 ; free virtual = 91400
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     2|
|2     |LUT2  |    10|
|3     |LUT3  |    15|
|4     |LUT4  |    10|
|5     |LUT5  |    68|
|6     |LUT6  |    61|
|7     |MUXF7 |    24|
|8     |MUXF8 |     9|
|9     |FDCE  |   176|
|10    |FDPE  |    52|
|11    |FDRE  |     1|
+------+------+------+

Report Instance Areas: 
+------+----------+--------------+------+
|      |Instance  |Module        |Cells |
+------+----------+--------------+------+
|1     |top       |              |   428|
|2     |  fl_spi0 |spi_master_fl |   317|
+------+----------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:27 . Memory (MB): peak = 1822.242 ; gain = 465.930 ; free physical = 62053 ; free virtual = 91591
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:28 . Memory (MB): peak = 1822.242 ; gain = 465.930 ; free physical = 62193 ; free virtual = 91731
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:28 . Memory (MB): peak = 1822.246 ; gain = 465.930 ; free physical = 62120 ; free virtual = 91658
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 33 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:29 . Memory (MB): peak = 1915.898 ; gain = 586.684 ; free physical = 62078 ; free virtual = 91616
# read_xdc ../timer.xdc
Parsing XDC File [/home/jfernandes/jfernandes/sandbox/iob-soc/submodules/SPI/hardware/fpga/vivado/timer.xdc]
Finished Parsing XDC File [/home/jfernandes/jfernandes/sandbox/iob-soc/submodules/SPI/hardware/fpga/vivado/timer.xdc]
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-1540] The version limit for your license is '2018.05' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1979.938 ; gain = 64.031 ; free physical = 61832 ; free virtual = 91370
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 92489bcf

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2231.578 ; gain = 0.000 ; free physical = 62126 ; free virtual = 91664
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 92489bcf

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2231.578 ; gain = 0.000 ; free physical = 61966 ; free virtual = 91504
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 92489bcf

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2231.578 ; gain = 0.000 ; free physical = 61855 ; free virtual = 91393
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 92489bcf

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2231.578 ; gain = 0.000 ; free physical = 61771 ; free virtual = 91309
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 92489bcf

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2231.578 ; gain = 0.000 ; free physical = 61892 ; free virtual = 91430
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2231.578 ; gain = 0.000 ; free physical = 61774 ; free virtual = 91312
Ending Logic Optimization Task | Checksum: 92489bcf

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2231.578 ; gain = 0.000 ; free physical = 61701 ; free virtual = 91239

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 92489bcf

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2231.582 ; gain = 0.004 ; free physical = 61578 ; free virtual = 91116
INFO: [Common 17-83] Releasing license: Implementation
16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 2231.582 ; gain = 315.680 ; free physical = 61564 ; free virtual = 91102
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-1540] The version limit for your license is '2018.05' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2295.617 ; gain = 0.000 ; free physical = 61506 ; free virtual = 91044
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 3297fa99

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2295.617 ; gain = 0.000 ; free physical = 61500 ; free virtual = 91038
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2295.617 ; gain = 0.000 ; free physical = 61482 ; free virtual = 91020

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 8b273112

Time (s): cpu = 00:00:27 ; elapsed = 00:00:52 . Memory (MB): peak = 3139.496 ; gain = 843.879 ; free physical = 61368 ; free virtual = 90906

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: f953275b

Time (s): cpu = 00:00:29 ; elapsed = 00:00:56 . Memory (MB): peak = 3178.535 ; gain = 882.918 ; free physical = 61605 ; free virtual = 91143

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: f953275b

Time (s): cpu = 00:00:29 ; elapsed = 00:00:56 . Memory (MB): peak = 3178.535 ; gain = 882.918 ; free physical = 61685 ; free virtual = 91223
Phase 1 Placer Initialization | Checksum: f953275b

Time (s): cpu = 00:00:29 ; elapsed = 00:00:56 . Memory (MB): peak = 3178.535 ; gain = 882.918 ; free physical = 61614 ; free virtual = 91153

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 165e728c1

Time (s): cpu = 00:00:41 ; elapsed = 00:00:59 . Memory (MB): peak = 3250.570 ; gain = 954.953 ; free physical = 61200 ; free virtual = 90739

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 165e728c1

Time (s): cpu = 00:00:42 ; elapsed = 00:00:59 . Memory (MB): peak = 3250.570 ; gain = 954.953 ; free physical = 61285 ; free virtual = 90824

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: bbe56cf3

Time (s): cpu = 00:00:42 ; elapsed = 00:00:59 . Memory (MB): peak = 3250.570 ; gain = 954.953 ; free physical = 60964 ; free virtual = 90502

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 177b8ab80

Time (s): cpu = 00:00:42 ; elapsed = 00:00:59 . Memory (MB): peak = 3250.570 ; gain = 954.953 ; free physical = 61177 ; free virtual = 90715

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 177b8ab80

Time (s): cpu = 00:00:42 ; elapsed = 00:00:59 . Memory (MB): peak = 3250.570 ; gain = 954.953 ; free physical = 61533 ; free virtual = 91071

Phase 3.5 Small Shape Clustering
Phase 3.5 Small Shape Clustering | Checksum: 1586a316f

Time (s): cpu = 00:00:43 ; elapsed = 00:00:59 . Memory (MB): peak = 3250.570 ; gain = 954.953 ; free physical = 60927 ; free virtual = 90465

Phase 3.6 DP Optimization
Phase 3.6 DP Optimization | Checksum: d8ffeb76

Time (s): cpu = 00:00:49 ; elapsed = 00:01:00 . Memory (MB): peak = 3250.570 ; gain = 954.953 ; free physical = 61462 ; free virtual = 91000

Phase 3.7 Flow Legalize Slice Clusters
Phase 3.7 Flow Legalize Slice Clusters | Checksum: 14a1c5600

Time (s): cpu = 00:00:49 ; elapsed = 00:01:01 . Memory (MB): peak = 3250.570 ; gain = 954.953 ; free physical = 61438 ; free virtual = 90976

Phase 3.8 Slice Area Swap
Phase 3.8 Slice Area Swap | Checksum: 998a91a0

Time (s): cpu = 00:00:50 ; elapsed = 00:01:01 . Memory (MB): peak = 3250.570 ; gain = 954.953 ; free physical = 61441 ; free virtual = 90980

Phase 3.9 Commit Slice Clusters
Phase 3.9 Commit Slice Clusters | Checksum: 17d4dc2c5

Time (s): cpu = 00:00:50 ; elapsed = 00:01:01 . Memory (MB): peak = 3250.570 ; gain = 954.953 ; free physical = 61175 ; free virtual = 90713

Phase 3.10 Re-assign LUT pins
Phase 3.10 Re-assign LUT pins | Checksum: dfed505e

Time (s): cpu = 00:00:50 ; elapsed = 00:01:01 . Memory (MB): peak = 3250.570 ; gain = 954.953 ; free physical = 60919 ; free virtual = 90457

Phase 3.11 Pipeline Register Optimization
Phase 3.11 Pipeline Register Optimization | Checksum: dfed505e

Time (s): cpu = 00:00:50 ; elapsed = 00:01:01 . Memory (MB): peak = 3250.570 ; gain = 954.953 ; free physical = 60896 ; free virtual = 90434
Phase 3 Detail Placement | Checksum: dfed505e

Time (s): cpu = 00:00:50 ; elapsed = 00:01:01 . Memory (MB): peak = 3250.570 ; gain = 954.953 ; free physical = 60896 ; free virtual = 90434

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1ae21cc5b

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1ae21cc5b

Time (s): cpu = 00:00:51 ; elapsed = 00:01:01 . Memory (MB): peak = 3250.570 ; gain = 954.953 ; free physical = 60941 ; free virtual = 90479
INFO: [Place 30-746] Post Placement Timing Summary WNS=8.460. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 169b6e0e2

Time (s): cpu = 00:00:51 ; elapsed = 00:01:01 . Memory (MB): peak = 3250.570 ; gain = 954.953 ; free physical = 61076 ; free virtual = 90615
Phase 4.1 Post Commit Optimization | Checksum: 169b6e0e2

Time (s): cpu = 00:00:51 ; elapsed = 00:01:01 . Memory (MB): peak = 3250.570 ; gain = 954.953 ; free physical = 61284 ; free virtual = 90822

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 169b6e0e2

Time (s): cpu = 00:00:51 ; elapsed = 00:01:01 . Memory (MB): peak = 3250.570 ; gain = 954.953 ; free physical = 61324 ; free virtual = 90862

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 169b6e0e2

Time (s): cpu = 00:00:52 ; elapsed = 00:01:02 . Memory (MB): peak = 3250.570 ; gain = 954.953 ; free physical = 61245 ; free virtual = 90784

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 169570ea3

Time (s): cpu = 00:00:52 ; elapsed = 00:01:02 . Memory (MB): peak = 3250.570 ; gain = 954.953 ; free physical = 61153 ; free virtual = 90691
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 169570ea3

Time (s): cpu = 00:00:52 ; elapsed = 00:01:02 . Memory (MB): peak = 3250.570 ; gain = 954.953 ; free physical = 61306 ; free virtual = 90844
Ending Placer Task | Checksum: af66c805

Time (s): cpu = 00:00:52 ; elapsed = 00:01:02 . Memory (MB): peak = 3250.570 ; gain = 954.953 ; free physical = 61343 ; free virtual = 90882
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:55 ; elapsed = 00:01:06 . Memory (MB): peak = 3250.570 ; gain = 1018.988 ; free physical = 61245 ; free virtual = 90783
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-1540] The version limit for your license is '2018.05' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 4cb52bd4 ConstDB: 0 ShapeSum: 62b19c31 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "MISO[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "MISO[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "address[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "address[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "address[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "address[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "address[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "address[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "address[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "address[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-197] Clock port "clk[0]" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "valid[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "valid[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wstrb[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wstrb[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rst[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rst[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wdata[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wdata[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wdata[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wdata[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wdata[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wdata[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wdata[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wdata[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wdata[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wdata[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wdata[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wdata[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wdata[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wdata[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wdata[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wdata[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wdata[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wdata[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wdata[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wdata[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wdata[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wdata[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wdata[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wdata[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wdata[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wdata[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wdata[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wdata[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wdata[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wdata[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wdata[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wdata[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wdata[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wdata[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wdata[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wdata[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wdata[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wdata[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wdata[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wdata[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wdata[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wdata[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wdata[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wdata[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wdata[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wdata[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wdata[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wdata[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wdata[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wdata[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 09959b3c

Time (s): cpu = 00:00:58 ; elapsed = 00:00:40 . Memory (MB): peak = 3250.570 ; gain = 0.000 ; free physical = 61287 ; free virtual = 90826
Post Restoration Checksum: NetGraph: 2038a2e NumContArr: 792110e Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 09959b3c

Time (s): cpu = 00:00:58 ; elapsed = 00:00:40 . Memory (MB): peak = 3250.570 ; gain = 0.000 ; free physical = 60802 ; free virtual = 90340

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 09959b3c

Time (s): cpu = 00:00:58 ; elapsed = 00:00:40 . Memory (MB): peak = 3250.570 ; gain = 0.000 ; free physical = 60838 ; free virtual = 90376

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 09959b3c

Time (s): cpu = 00:00:58 ; elapsed = 00:00:40 . Memory (MB): peak = 3250.570 ; gain = 0.000 ; free physical = 60953 ; free virtual = 90491

Phase 2.4 Global Clock Net Routing
Phase 2.4 Global Clock Net Routing | Checksum: 09959b3c

Time (s): cpu = 00:01:01 ; elapsed = 00:00:43 . Memory (MB): peak = 3250.570 ; gain = 0.000 ; free physical = 60965 ; free virtual = 90503

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: e57c9e5d

Time (s): cpu = 00:01:01 ; elapsed = 00:00:43 . Memory (MB): peak = 3250.570 ; gain = 0.000 ; free physical = 60582 ; free virtual = 90120
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.555  | TNS=0.000  | WHS=0.050  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 119b25c84

Time (s): cpu = 00:01:01 ; elapsed = 00:00:43 . Memory (MB): peak = 3250.570 ; gain = 0.000 ; free physical = 61291 ; free virtual = 90829

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: d0fb3703

Time (s): cpu = 00:01:06 ; elapsed = 00:00:44 . Memory (MB): peak = 3250.570 ; gain = 0.000 ; free physical = 60573 ; free virtual = 90111

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 76
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.187  | TNS=0.000  | WHS=0.055  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 123e3d322

Time (s): cpu = 00:01:10 ; elapsed = 00:00:45 . Memory (MB): peak = 3250.570 ; gain = 0.000 ; free physical = 60767 ; free virtual = 90305

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 169fc0544

Time (s): cpu = 00:01:10 ; elapsed = 00:00:45 . Memory (MB): peak = 3250.570 ; gain = 0.000 ; free physical = 60957 ; free virtual = 90495
Phase 4 Rip-up And Reroute | Checksum: 169fc0544

Time (s): cpu = 00:01:10 ; elapsed = 00:00:45 . Memory (MB): peak = 3250.570 ; gain = 0.000 ; free physical = 61092 ; free virtual = 90630

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 169fc0544

Time (s): cpu = 00:01:10 ; elapsed = 00:00:45 . Memory (MB): peak = 3250.570 ; gain = 0.000 ; free physical = 60842 ; free virtual = 90381

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 169fc0544

Time (s): cpu = 00:01:10 ; elapsed = 00:00:45 . Memory (MB): peak = 3250.570 ; gain = 0.000 ; free physical = 60727 ; free virtual = 90265
Phase 5 Delay and Skew Optimization | Checksum: 169fc0544

Time (s): cpu = 00:01:10 ; elapsed = 00:00:45 . Memory (MB): peak = 3250.570 ; gain = 0.000 ; free physical = 60643 ; free virtual = 90181

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 17bd45758

Time (s): cpu = 00:01:10 ; elapsed = 00:00:45 . Memory (MB): peak = 3250.570 ; gain = 0.000 ; free physical = 61158 ; free virtual = 90696
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.187  | TNS=0.000  | WHS=0.055  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 17bd45758

Time (s): cpu = 00:01:10 ; elapsed = 00:00:45 . Memory (MB): peak = 3250.570 ; gain = 0.000 ; free physical = 61029 ; free virtual = 90567
Phase 6 Post Hold Fix | Checksum: 17bd45758

Time (s): cpu = 00:01:10 ; elapsed = 00:00:45 . Memory (MB): peak = 3250.570 ; gain = 0.000 ; free physical = 60913 ; free virtual = 90451

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00550037 %
  Global Horizontal Routing Utilization  = 0.00555067 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 17bd45758

Time (s): cpu = 00:01:12 ; elapsed = 00:00:46 . Memory (MB): peak = 3250.570 ; gain = 0.000 ; free physical = 60914 ; free virtual = 90452

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 17bd45758

Time (s): cpu = 00:01:12 ; elapsed = 00:00:46 . Memory (MB): peak = 3250.570 ; gain = 0.000 ; free physical = 60621 ; free virtual = 90159

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 17bd45758

Time (s): cpu = 00:01:12 ; elapsed = 00:00:46 . Memory (MB): peak = 3250.570 ; gain = 0.000 ; free physical = 60671 ; free virtual = 90210

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=8.187  | TNS=0.000  | WHS=0.055  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 17bd45758

Time (s): cpu = 00:01:12 ; elapsed = 00:00:46 . Memory (MB): peak = 3250.570 ; gain = 0.000 ; free physical = 60576 ; free virtual = 90114
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:13 ; elapsed = 00:00:46 . Memory (MB): peak = 3250.570 ; gain = 0.000 ; free physical = 60649 ; free virtual = 90187

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 41 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:16 ; elapsed = 00:00:50 . Memory (MB): peak = 3250.570 ; gain = 0.000 ; free physical = 61420 ; free virtual = 90958
# report_utilization
Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Mon Dec 14 20:27:33 2020
| Host         : pudim-flan running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_utilization
| Design       : iob_spi_master_fl
| Device       : xcku040fbva676-1
| Design State : Fully Placed
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+-------------------------+------+-------+-----------+-------+
|        Site Type        | Used | Fixed | Available | Util% |
+-------------------------+------+-------+-----------+-------+
| CLB LUTs                |  150 |     0 |    242400 |  0.06 |
|   LUT as Logic          |  150 |     0 |    242400 |  0.06 |
|   LUT as Memory         |    0 |     0 |    112800 |  0.00 |
| CLB Registers           |  229 |     0 |    484800 |  0.05 |
|   Register as Flip Flop |  229 |     0 |    484800 |  0.05 |
|   Register as Latch     |    0 |     0 |    484800 |  0.00 |
| CARRY8                  |    0 |     0 |     30300 |  0.00 |
| F7 Muxes                |   24 |     0 |    121200 |  0.02 |
| F8 Muxes                |    9 |     0 |     60600 |  0.01 |
| F9 Muxes                |    0 |     0 |     30300 |  0.00 |
+-------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 52    |          Yes |           - |          Set |
| 176   |          Yes |           - |        Reset |
| 0     |          Yes |         Set |            - |
| 1     |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+-------------------------------------------+------+-------+-----------+-------+
|                 Site Type                 | Used | Fixed | Available | Util% |
+-------------------------------------------+------+-------+-----------+-------+
| CLB                                       |   32 |     0 |     30300 |  0.11 |
|   CLBL                                    |   19 |     0 |           |       |
|   CLBM                                    |   13 |     0 |           |       |
| LUT as Logic                              |  150 |     0 |    242400 |  0.06 |
|   using O5 output only                    |    3 |       |           |       |
|   using O6 output only                    |  131 |       |           |       |
|   using O5 and O6                         |   16 |       |           |       |
| LUT as Memory                             |    0 |     0 |    112800 |  0.00 |
|   LUT as Distributed RAM                  |    0 |     0 |           |       |
|   LUT as Shift Register                   |    0 |     0 |           |       |
| LUT Flip Flop Pairs                       |   71 |     0 |    242400 |  0.03 |
|   fully used LUT-FF pairs                 |    7 |       |           |       |
|   LUT-FF pairs with one unused LUT output |   62 |       |           |       |
|   LUT-FF pairs with one unused Flip Flop  |   42 |       |           |       |
| Unique Control Sets                       |   14 |       |           |       |
+-------------------------------------------+------+-------+-----------+-------+
* Note: Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       600 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       600 |  0.00 |
|   RAMB18       |    0 |     0 |      1200 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |      1920 |  0.00 |
+-----------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |    0 |     0 |       312 |  0.00 |
| HPIOB            |    0 |     0 |       208 |  0.00 |
| HRIO             |    0 |     0 |       104 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |       192 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |       192 |  0.00 |
| HRIODIFFINBUF    |    0 |     0 |        48 |  0.00 |
| HRIODIFFOUTBUF   |    0 |     0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        80 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       520 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        80 |  0.00 |
| RIU_OR           |    0 |     0 |        40 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    0 |     0 |       480 |  0.00 |
|   BUFGCE             |    0 |     0 |       240 |  0.00 |
|   BUFGCE_DIV         |    0 |     0 |        40 |  0.00 |
|   BUFG_GT            |    0 |     0 |       120 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |        80 |  0.00 |
| PLLE3_ADV            |    0 |     0 |        20 |  0.00 |
| MMCME3_ADV           |    0 |     0 |        10 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| GTHE3_CHANNEL   |    0 |     0 |        16 |  0.00 |
| GTHE3_COMMON    |    0 |     0 |         4 |  0.00 |
| IBUFDS_GTE3     |    0 |     0 |         8 |  0.00 |
| OBUFDS_GTE3     |    0 |     0 |         8 |  0.00 |
| OBUFDS_GTE3_ADV |    0 |     0 |         8 |  0.00 |
| PCIE_3_1        |    0 |     0 |         3 |  0.00 |
| SYSMONE1        |    0 |     0 |         1 |  0.00 |
+-----------------+------+-------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE3 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDCE     |  176 |            Register |
| LUT5     |   68 |                 CLB |
| LUT6     |   61 |                 CLB |
| FDPE     |   52 |            Register |
| MUXF7    |   24 |                 CLB |
| LUT3     |   15 |                 CLB |
| LUT4     |   10 |                 CLB |
| LUT2     |   10 |                 CLB |
| MUXF8    |    9 |                 CLB |
| LUT1     |    2 |                 CLB |
| FDRE     |    1 |            Register |
+----------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


report_utilization: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.26 . Memory (MB): peak = 3250.570 ; gain = 0.000 ; free physical = 60597 ; free virtual = 90135
# report_timing
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: C, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk[0]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date              : Mon Dec 14 20:27:33 2020
| Host              : pudim-flan running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing
| Design            : iob_spi_master_fl
| Device            : xcku040-fbva676
| Speed File        : -1  PRODUCTION 1.24 11-02-2017
| Temperature Grade : C
-----------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             8.189ns  (required time - arrival time)
  Source:                 FL_RESET_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fl_spi0/r_address_reg[16]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.683ns  (logic 0.391ns (23.232%)  route 1.292ns (76.768%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk[0] (IN)
                         net (fo=142, unset)          0.000     0.000    clk[0]
    SLICE_X74Y150        FDCE                                         r  FL_RESET_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y150        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.138     0.138 f  FL_RESET_reg[0]/Q
                         net (fo=2, routed)           0.260     0.398    FL_RESET
    SLICE_X74Y150        LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.253     0.651 f  fl_spi0_i_1/O
                         net (fo=159, routed)         1.032     1.683    fl_spi0/rst
    SLICE_X72Y151        FDCE                                         f  fl_spi0/r_address_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk[0] (IN)
                         net (fo=142, unset)          0.000    10.000    fl_spi0/clk
    SLICE_X72Y151        FDCE                                         r  fl_spi0/r_address_reg[16]/C
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
    SLICE_X72Y151        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.093     9.872    fl_spi0/r_address_reg[16]
  -------------------------------------------------------------------
                         required time                          9.872    
                         arrival time                          -1.683    
  -------------------------------------------------------------------
                         slack                                  8.189    




# report_clocks
Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date              : Mon Dec 14 20:27:33 2020
| Host              : pudim-flan running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_clocks
| Design            : iob_spi_master_fl
| Device            : xcku040-fbva676
| Speed File        : -1  PRODUCTION 1.24 11-02-2017
| Temperature Grade : C
-----------------------------------------------------------------------------------------

Clock Report


Attributes
  P: Propagated
  G: Generated
  A: Auto-derived
  R: Renamed
  V: Virtual
  I: Inverted
  S: Pin phase-shifted with Latency mode

Clock  Period(ns)  Waveform(ns)   Attributes  Sources
clk    10.000      {0.000 5.000}  P           {clk[0]}


====================================================
Generated Clocks
====================================================



====================================================
User Uncertainty
====================================================



====================================================
User Jitter
====================================================


# write_edif -force $TOP.edif
# set TOP_STUB $TOP
# append TOP_STUB "_stub"
# write_verilog -force -mode synth_stub $TOP_STUB.v
INFO: [Common 17-206] Exiting Vivado at Mon Dec 14 20:27:34 2020...
