# Compile of ins_registor.v was successful.
# Compile of test_bench_registers.v was successful.
# Compile of test_bench_registers.v was successful.
vsim -gui work.test_bench_registors
# vsim -gui work.test_bench_registors 
# Start time: 11:24:48 on Jun 13,2021
# Loading work.test_bench_registors
# Loading work.ins_registor
add wave -position end  sim:/test_bench_registors/c_bus_in
add wave -position end  sim:/test_bench_registors/check_reg
add wave -position end  sim:/test_bench_registors/clk
add wave -position end  sim:/test_bench_registors/counter_in
add wave -position end  sim:/test_bench_registors/data_out
add wave -position end  sim:/test_bench_registors/DR_in
add wave -position end  sim:/test_bench_registors/inc
add wave -position end  sim:/test_bench_registors/IR_data_out
add wave -position end  sim:/test_bench_registors/LDIR
add wave -position end  sim:/test_bench_registors/ram_in
add wave -position end  sim:/test_bench_registors/read
add wave -position end  sim:/test_bench_registors/WE
run
# Initial value - 55
# Passed Test 1
# Passed Test 2
quit -sim
# End time: 11:53:37 on Jun 13,2021, Elapsed time: 0:28:49
# Errors: 0, Warnings: 4
# Compile of ins_registor.v was successful.
vsim -gui work.test_bench_registors
# vsim -gui work.test_bench_registors 
# Start time: 11:53:59 on Jun 13,2021
# Loading work.test_bench_registors
# Loading work.ins_registor
add wave -position end  sim:/test_bench_registors/c_bus_in
add wave -position end  sim:/test_bench_registors/check_reg
add wave -position end  sim:/test_bench_registors/clk
add wave -position end  sim:/test_bench_registors/counter_in
add wave -position end  sim:/test_bench_registors/data_out
add wave -position end  sim:/test_bench_registors/DR_in
add wave -position end  sim:/test_bench_registors/inc
add wave -position end  sim:/test_bench_registors/IR_data_out
add wave -position end  sim:/test_bench_registors/LDIR
add wave -position end  sim:/test_bench_registors/ram_in
add wave -position end  sim:/test_bench_registors/read
add wave -position end  sim:/test_bench_registors/WE
run
# Initial value - 55
# Passed Test 1
# Passed Test 2
# WARNING: No extended dataflow license exists
quit -sim
# End time: 12:00:20 on Jun 13,2021, Elapsed time: 0:06:21
# Errors: 0, Warnings: 2
# Compile of test_bench_registers.v was successful.
vsim -gui work.test_bench_registors
# vsim -gui work.test_bench_registors 
# Start time: 12:00:41 on Jun 13,2021
# Loading work.test_bench_registors
# Loading work.ins_registor
add wave -position end  sim:/test_bench_registors/c_bus_in
add wave -position end  sim:/test_bench_registors/check_reg
add wave -position end  sim:/test_bench_registors/clk
add wave -position end  sim:/test_bench_registors/counter_in
add wave -position end  sim:/test_bench_registors/data_out
add wave -position end  sim:/test_bench_registors/DR_in
add wave -position end  sim:/test_bench_registors/inc
add wave -position end  sim:/test_bench_registors/IR_data_out
add wave -position end  sim:/test_bench_registors/LDIR
add wave -position end  sim:/test_bench_registors/ram_in
add wave -position end  sim:/test_bench_registors/read
add wave -position end  sim:/test_bench_registors/WE
# Compile of test_bench_registers.v was successful.
run
# Initial value -  1
# Failed Test 1
# Failed Test 2
quit -sim
# End time: 12:01:22 on Jun 13,2021, Elapsed time: 0:00:41
# Errors: 0, Warnings: 3
# Compile of test_bench_registers.v was successful.
vsim -gui work.test_bench_registors
# vsim -gui work.test_bench_registors 
# Start time: 12:03:09 on Jun 13,2021
# Loading work.test_bench_registors
# Loading work.ins_registor
add wave -position end  sim:/test_bench_registors/c_bus_in
add wave -position end  sim:/test_bench_registors/check_reg
add wave -position end  sim:/test_bench_registors/clk
add wave -position end  sim:/test_bench_registors/counter_in
add wave -position end  sim:/test_bench_registors/data_out
add wave -position end  sim:/test_bench_registors/DR_in
add wave -position end  sim:/test_bench_registors/inc
add wave -position end  sim:/test_bench_registors/IR_data_out
add wave -position end  sim:/test_bench_registors/LDIR
add wave -position end  sim:/test_bench_registors/ram_in
add wave -position end  sim:/test_bench_registors/read
add wave -position end  sim:/test_bench_registors/WE
run
# Initial value - 25
# Failed Test 1
# Failed Test 2
quit -sim
# End time: 12:06:49 on Jun 13,2021, Elapsed time: 0:03:40
# Errors: 0, Warnings: 2
# Compile of test_bench_registers.v was successful.
vsim -gui work.test_bench_registors
# vsim -gui work.test_bench_registors 
# Start time: 12:07:12 on Jun 13,2021
# Loading work.test_bench_registors
# Loading work.ins_registor
add wave -position end  sim:/test_bench_registors/c_bus_in
add wave -position end  sim:/test_bench_registors/check_reg
add wave -position end  sim:/test_bench_registors/clk
add wave -position end  sim:/test_bench_registors/counter_in
add wave -position end  sim:/test_bench_registors/data_out
add wave -position end  sim:/test_bench_registors/DR_in
add wave -position end  sim:/test_bench_registors/inc
add wave -position end  sim:/test_bench_registors/IR_data_out
add wave -position end  sim:/test_bench_registors/LDIR
add wave -position end  sim:/test_bench_registors/ram_in
add wave -position end  sim:/test_bench_registors/read
add wave -position end  sim:/test_bench_registors/WE
run
# Initial value -  x
# Passed Test 1
# Passed Test 2
quit -sim
# End time: 12:11:30 on Jun 13,2021, Elapsed time: 0:04:18
# Errors: 0, Warnings: 2
# Compile of ins_registor.v was successful.
# Compile of test_bench_registers.v was successful.
vsim -gui work.test_bench_registors
# vsim -gui work.test_bench_registors 
# Start time: 12:18:59 on Jun 13,2021
# Loading work.test_bench_registors
# Loading work.ins_registor
run
# Initial value -  x
# Passed Test 1
# Failed Test 2
quit -sim
# End time: 12:19:21 on Jun 13,2021, Elapsed time: 0:00:22
# Errors: 0, Warnings: 3
# Compile of test_bench_counter.v was successful.
vsim -gui work.test_bench_registors
# vsim -gui work.test_bench_registors 
# Start time: 12:36:15 on Jun 13,2021
# Loading work.test_bench_registors
# Loading work.ins_registor
add wave -position end  sim:/test_bench_registors/c_bus_in
add wave -position end  sim:/test_bench_registors/check_reg
add wave -position end  sim:/test_bench_registors/clk
add wave -position end  sim:/test_bench_registors/counter_in
add wave -position end  sim:/test_bench_registors/data_out
add wave -position end  sim:/test_bench_registors/DR_in
add wave -position end  sim:/test_bench_registors/inc
add wave -position end  sim:/test_bench_registors/IR_data_out
add wave -position end  sim:/test_bench_registors/LDIR
add wave -position end  sim:/test_bench_registors/ram_in
add wave -position end  sim:/test_bench_registors/read
add wave -position end  sim:/test_bench_registors/WE
run
# Initial value -  x
# Passed Test 1
# Failed Test 2
quit -sim
# End time: 12:36:48 on Jun 13,2021, Elapsed time: 0:00:33
# Errors: 0, Warnings: 2
# Compile of test_bench_SM.v was successful.
vsim -gui work.test_bench_SM
# vsim -gui work.test_bench_SM 
# Start time: 12:44:20 on Jun 13,2021
# Loading work.test_bench_SM
# ** Error: (vsim-3033) Instantiation of 'stateMachine' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench_SM File: C:/OtherActivities/FPGA/Processor_design/Processor/Test_benches/test_bench_SM.v Line: 15
#         Searched libraries:
#             C:/OtherActivities/FPGA/Processor_design/Processor/Test_benches/work
# Error loading design
# End time: 12:44:20 on Jun 13,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 2
# Compile of test_bench_SM.v was successful.
vsim -gui work.test_bench_SM
# vsim -gui work.test_bench_SM 
# Start time: 12:45:02 on Jun 13,2021
# Loading work.test_bench_SM
# ** Error: (vsim-3033) Instantiation of 'state_machine' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench_SM File: C:/OtherActivities/FPGA/Processor_design/Processor/Test_benches/test_bench_SM.v Line: 15
#         Searched libraries:
#             C:/OtherActivities/FPGA/Processor_design/Processor/Test_benches/work
# Error loading design
# End time: 12:45:03 on Jun 13,2021, Elapsed time: 0:00:01
# Errors: 1, Warnings: 2
# Compile of state_machine.v was successful.
vsim -gui work.test_bench_SM
# vsim -gui work.test_bench_SM 
# Start time: 12:45:26 on Jun 13,2021
# Loading work.test_bench_SM
# Loading work.state_machine
add wave -position end  sim:/test_bench_SM/A_bus
add wave -position end  sim:/test_bench_SM/AC_INC
add wave -position end  sim:/test_bench_SM/ALU
add wave -position end  sim:/test_bench_SM/C_bus
add wave -position end  sim:/test_bench_SM/clk
add wave -position end  sim:/test_bench_SM/i
add wave -position end  sim:/test_bench_SM/IR
add wave -position end  sim:/test_bench_SM/LDIR
add wave -position end  sim:/test_bench_SM/PC_INC
add wave -position end  sim:/test_bench_SM/RA_INC
add wave -position end  sim:/test_bench_SM/RB_INC
add wave -position end  sim:/test_bench_SM/RC_INC
add wave -position end  sim:/test_bench_SM/read
add wave -position end  sim:/test_bench_SM/read_data
add wave -position end  sim:/test_bench_SM/write
add wave -position end  sim:/test_bench_SM/write_data
run
#  1
#  2
#  3
