<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'predict_function' (Loop: LOOP_11): Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)&#xD;&#xA;   between axis read on port 'in_stream_data_V' (predict_function_hardware_hls/top.cpp:9) and axis read on port 'in_stream_data_V' (predict_function_hardware_hls/top.cpp:9)." projectName="predict_function_hardware_hls" solutionName="solution1" date="2019-08-01T03:00:14.851+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'predict_function' (Loop: LOOP_11): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)&#xD;&#xA;   between axis read on port 'in_stream_data_V' (predict_function_hardware_hls/top.cpp:9) and axis read on port 'in_stream_data_V' (predict_function_hardware_hls/top.cpp:9)." projectName="predict_function_hardware_hls" solutionName="solution1" date="2019-08-01T03:00:14.818+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'predict_function' (Loop: LOOP_11): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)&#xD;&#xA;   between axis read on port 'in_stream_data_V' (predict_function_hardware_hls/top.cpp:9) and axis read on port 'in_stream_data_V' (predict_function_hardware_hls/top.cpp:9)." projectName="predict_function_hardware_hls" solutionName="solution1" date="2019-08-01T03:00:13.850+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'predict_function' (Loop: LOOP_11): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)&#xD;&#xA;   between axis read on port 'in_stream_data_V' (predict_function_hardware_hls/top.cpp:9) and axis read on port 'in_stream_data_V' (predict_function_hardware_hls/top.cpp:9)." projectName="predict_function_hardware_hls" solutionName="solution1" date="2019-08-01T03:00:12.907+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'predict_function' (Loop: LOOP_11): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1)&#xD;&#xA;   between axis read on port 'in_stream_data_V' (predict_function_hardware_hls/top.cpp:9) and axis read on port 'in_stream_data_V' (predict_function_hardware_hls/top.cpp:9)." projectName="predict_function_hardware_hls" solutionName="solution1" date="2019-08-01T03:00:11.852+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'predict_function' (Loop: LOOP_11): Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 1)&#xD;&#xA;   between axis read on port 'in_stream_data_V' (predict_function_hardware_hls/top.cpp:9) and axis read on port 'in_stream_data_V' (predict_function_hardware_hls/top.cpp:9)." projectName="predict_function_hardware_hls" solutionName="solution1" date="2019-08-01T03:00:10.891+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'predict_function' (Loop: LOOP_11): Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 1)&#xD;&#xA;   between axis read on port 'in_stream_data_V' (predict_function_hardware_hls/top.cpp:9) and axis read on port 'in_stream_data_V' (predict_function_hardware_hls/top.cpp:9)." projectName="predict_function_hardware_hls" solutionName="solution1" date="2019-08-01T03:00:09.921+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'predict_function' (Loop: LOOP_11): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1)&#xD;&#xA;   between axis read on port 'in_stream_data_V' (predict_function_hardware_hls/top.cpp:9) and axis read on port 'in_stream_data_V' (predict_function_hardware_hls/top.cpp:9)." projectName="predict_function_hardware_hls" solutionName="solution1" date="2019-08-01T03:00:08.918+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'predict_function' (Loop: LOOP_11): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)&#xD;&#xA;   between axis read on port 'in_stream_data_V' (predict_function_hardware_hls/top.cpp:9) and axis read on port 'in_stream_data_V' (predict_function_hardware_hls/top.cpp:9)." projectName="predict_function_hardware_hls" solutionName="solution1" date="2019-08-01T03:00:07.976+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'predict_function' (Loop: LOOP_11): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)&#xD;&#xA;   between axis read on port 'in_stream_data_V' (predict_function_hardware_hls/top.cpp:9) and axis read on port 'in_stream_data_V' (predict_function_hardware_hls/top.cpp:9)." projectName="predict_function_hardware_hls" solutionName="solution1" date="2019-08-01T03:00:06.977+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'predict_function' (Loop: LOOP_11): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)&#xD;&#xA;   between axis read on port 'in_stream_data_V' (predict_function_hardware_hls/top.cpp:9) and axis read on port 'in_stream_data_V' (predict_function_hardware_hls/top.cpp:9)." projectName="predict_function_hardware_hls" solutionName="solution1" date="2019-08-01T03:00:05.935+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'predict_function' (Loop: LOOP_11): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)&#xD;&#xA;   between axis read on port 'in_stream_data_V' (predict_function_hardware_hls/top.cpp:9) and axis read on port 'in_stream_data_V' (predict_function_hardware_hls/top.cpp:9)." projectName="predict_function_hardware_hls" solutionName="solution1" date="2019-08-01T03:00:04.961+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_44' (predict_function_hardware_hls/top.cpp:55:50) in function 'predict_function' : &#xD;&#xA;&#xD;&#xA;more than one sub loop." projectName="predict_function_hardware_hls" solutionName="solution1" date="2019-08-01T02:59:49.107+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'." projectName="predict_function_hardware_hls" solutionName="solution1" date="2019-08-01T02:57:48.718+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'." projectName="predict_function_hardware_hls" solutionName="solution1" date="2019-08-01T02:57:07.415+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'." projectName="predict_function_hardware_hls" solutionName="solution1" date="2019-08-01T02:57:07.385+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'." projectName="predict_function_hardware_hls" solutionName="solution1" date="2019-08-01T02:57:07.353+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'." projectName="predict_function_hardware_hls" solutionName="solution1" date="2019-08-01T02:57:07.322+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'." projectName="predict_function_hardware_hls" solutionName="solution1" date="2019-08-01T02:57:07.288+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'." projectName="predict_function_hardware_hls" solutionName="solution1" date="2019-08-01T02:57:07.255+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'." projectName="predict_function_hardware_hls" solutionName="solution1" date="2019-08-01T02:57:07.223+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'." projectName="predict_function_hardware_hls" solutionName="solution1" date="2019-08-01T02:57:07.190+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'." projectName="predict_function_hardware_hls" solutionName="solution1" date="2019-08-01T02:57:07.158+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'." projectName="predict_function_hardware_hls" solutionName="solution1" date="2019-08-01T02:57:07.132+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'." projectName="predict_function_hardware_hls" solutionName="solution1" date="2019-08-01T02:57:07.104+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'." projectName="predict_function_hardware_hls" solutionName="solution1" date="2019-08-01T02:57:07.075+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'." projectName="predict_function_hardware_hls" solutionName="solution1" date="2019-08-01T02:57:07.047+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'." projectName="predict_function_hardware_hls" solutionName="solution1" date="2019-08-01T02:57:07.017+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'." projectName="predict_function_hardware_hls" solutionName="solution1" date="2019-08-01T02:57:06.994+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'." projectName="predict_function_hardware_hls" solutionName="solution1" date="2019-08-01T02:57:06.959+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'." projectName="predict_function_hardware_hls" solutionName="solution1" date="2019-08-01T02:57:06.935+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'." projectName="predict_function_hardware_hls" solutionName="solution1" date="2019-08-01T02:57:06.909+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'." projectName="predict_function_hardware_hls" solutionName="solution1" date="2019-08-01T02:57:06.878+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (predict_function_hardware_hls/top.cpp:9)." projectName="predict_function_hardware_hls" solutionName="solution1" date="2019-08-01T02:53:26.874+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (predict_function_hardware_hls/top.cpp:9)." projectName="predict_function_hardware_hls" solutionName="solution1" date="2019-08-01T02:53:26.762+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (predict_function_hardware_hls/top.cpp:9)." projectName="predict_function_hardware_hls" solutionName="solution1" date="2019-08-01T02:53:26.738+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (predict_function_hardware_hls/top.cpp:9)." projectName="predict_function_hardware_hls" solutionName="solution1" date="2019-08-01T02:53:26.719+0200" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xD;&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design&#xD;&#xA;report_timing_summary: Time (s): cpu = 00:00:34 ; elapsed = 00:00:29 . Memory (MB): peak = 1483.234 ; gain = 591.699&#xD;&#xA;Contents of report file './report/predict_function_timing_synth.rpt' is as follows:&#xD;&#xA;Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.&#xD;&#xA;----------------------------------------------------------------------------------------&#xD;&#xA;| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019&#xD;&#xA;| Date         : Thu Aug  1 03:48:16 2019&#xD;&#xA;| Host         : Lazarus running 64-bit major release  (build 9200)&#xD;&#xA;| Command      : report_timing_summary -file ./report/predict_function_timing_synth.rpt&#xD;&#xA;| Design       : bd_0_wrapper&#xD;&#xA;| Device       : 7z020-clg400&#xD;&#xA;| Speed File   : -1  PRODUCTION 1.11 2014-09-11&#xD;&#xA;----------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Timing Summary Report&#xD;&#xA;&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;| Timer Settings&#xD;&#xA;| --------------&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;  Enable Multi Corner Analysis               :  Yes&#xD;&#xA;  Enable Pessimism Removal                   :  Yes&#xD;&#xA;  Pessimism Removal Resolution               :  Nearest Common Node&#xD;&#xA;  Enable Input Delay Default Clock           :  No&#xD;&#xA;  Enable Preset / Clear Arcs                 :  No&#xD;&#xA;  Disable Flight Delays                      :  No&#xD;&#xA;  Ignore I/O Paths                           :  No&#xD;&#xA;  Timing Early Launch at Borrowing Latches   :  No&#xD;&#xA;  Borrow Time for Max Delay Exceptions       :  Yes&#xD;&#xA;&#xD;&#xA;  Corner  Analyze    Analyze    &#xD;&#xA;  Name    Max Paths  Min Paths  &#xD;&#xA;  ------  ---------  ---------  &#xD;&#xA;  Slow    Yes        Yes        &#xD;&#xA;  Fast    Yes        Yes        &#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;check_timing report&#xD;&#xA;&#xD;&#xA;Table of Contents&#xD;&#xA;-----------------&#xD;&#xA;1. checking no_clock&#xD;&#xA;2. checking constant_clock&#xD;&#xA;3. checking pulse_width_clock&#xD;&#xA;4. checking unconstrained_internal_endpoints&#xD;&#xA;5. checking no_input_delay&#xD;&#xA;6. checking no_output_delay&#xD;&#xA;7. checking multiple_clock&#xD;&#xA;8. checking generated_clocks&#xD;&#xA;9. checking loops&#xD;&#xA;10. checking partial_input_delay&#xD;&#xA;11. checking partial_output_delay&#xD;&#xA;12. checking latch_loops&#xD;&#xA;&#xD;&#xA;1. checking no_clock&#xD;&#xA;--------------------&#xD;&#xA; There are 0 register/latch pins with no clock.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;2. checking constant_clock&#xD;&#xA;--------------------------&#xD;&#xA; There are 0 register/latch pins with constant_clock.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;3. checking pulse_width_clock&#xD;&#xA;-----------------------------&#xD;&#xA; There are 0 register/latch pins which need pulse_width check&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;4. checking unconstrained_internal_endpoints&#xD;&#xA;--------------------------------------------&#xD;&#xA; There are 0 pins that are not constrained for maximum delay.&#xD;&#xA;&#xD;&#xA; There are 0 pins that are not constrained for maximum delay due to constant clock.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;5. checking no_input_delay&#xD;&#xA;--------------------------&#xD;&#xA; There are 154 input ports with no input delay specified. (HIGH)&#xD;&#xA;&#xD;&#xA; There are 0 input ports with no input delay but user has a false path constraint.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;6. checking no_output_delay&#xD;&#xA;---------------------------&#xD;&#xA; There are 75 ports with no output delay specified. (HIGH)&#xD;&#xA;&#xD;&#xA; There are 0 ports with no output delay but user has a false path constraint&#xD;&#xA;&#xD;&#xA; There are 0 ports with no output delay but with a timing clock defined on it or propagating through it&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;7. checking multiple_clock&#xD;&#xA;--------------------------&#xD;&#xA; There are 0 register/latch pins with multiple clocks.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;8. checking generated_clocks&#xD;&#xA;----------------------------&#xD;&#xA; There are 0 generated clocks that are not connected to a clock source.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;9. checking loops&#xD;&#xA;-----------------&#xD;&#xA; There are 0 combinational loops in the design.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;10. checking partial_input_delay&#xD;&#xA;--------------------------------&#xD;&#xA; There are 0 input ports with partial input delay specified.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;11. checking partial_output_delay&#xD;&#xA;---------------------------------&#xD;&#xA; There are 0 ports with partial output delay specified.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;12. checking latch_loops&#xD;&#xA;------------------------&#xD;&#xA; There are 0 combinational latch loops in the design through latch input&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;| Design Timing Summary&#xD;&#xA;| ---------------------&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  &#xD;&#xA;    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  &#xD;&#xA;     -1.226     -641.201                   1312                10879        0.219        0.000                      0                10879        4.020        0.000                       0                  4915  &#xD;&#xA;&#xD;&#xA;&#xD;&#xA;Timing constraints are not met.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;| Clock Summary&#xD;&#xA;| -------------&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Clock   Waveform(ns)       Period(ns)      Frequency(MHz)&#xD;&#xA;-----   ------------       ----------      --------------&#xD;&#xA;ap_clk  {0.000 5.000}      10.000          100.000         &#xD;&#xA;&#xD;&#xA;&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;| Intra Clock Table&#xD;&#xA;| -----------------&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  &#xD;&#xA;-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  &#xD;&#xA;ap_clk             -1.226     -641.201                   1312                10879        0.219        0.000                      0                10879        4.020        0.000                       0                  4915  &#xD;&#xA;&#xD;&#xA;&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;| Inter Clock Table&#xD;&#xA;| -----------------&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  &#xD;&#xA;----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  &#xD;&#xA;&#xD;&#xA;&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;| Other Path Groups Table&#xD;&#xA;| -----------------------&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  &#xD;&#xA;----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  &#xD;&#xA;&#xD;&#xA;&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;| Timing Details&#xD;&#xA;| --------------&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;---------------------------------------------------------------------------------------------------&#xD;&#xA;From Clock:  ap_clk&#xD;&#xA;  To Clock:  ap_clk&#xD;&#xA;&#xD;&#xA;Setup :         1312  Failing Endpoints,  Worst Slack       -1.226ns,  Total Violation     -641.201ns&#xD;&#xA;Hold  :            0  Failing Endpoints,  Worst Slack        0.219ns,  Total Violation        0.000ns&#xD;&#xA;PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns&#xD;&#xA;---------------------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;Max Delay Paths&#xD;&#xA;--------------------------------------------------------------------------------------&#xD;&#xA;Slack (VIOLATED) :        -1.226ns  (required time - arrival time)&#xD;&#xA;  Source:                 bd_0_i/hls_inst/inst/phi_mul_reg_10423_reg[4]_rep__4/C&#xD;&#xA;                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})&#xD;&#xA;  Destination:            bd_0_i/hls_inst/inst/input_buf_U/predict_function_bkb_ram_U/ram_reg_1_0__0/WEA[0]&#xD;&#xA;                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})&#xD;&#xA;  Path Group:             ap_clk&#xD;&#xA;  Path Type:              Setup (Max at Slow Process Corner)&#xD;&#xA;  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)&#xD;&#xA;  Data Path Delay:        10.610ns  (logic 2.848ns (26.843%)  route 7.762ns (73.157%))&#xD;&#xA;  Logic Levels:           12  (CARRY4=4 LUT3=1 LUT4=1 LUT5=3 LUT6=3)&#xD;&#xA;  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)&#xD;&#xA;    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) &#xD;&#xA;    Source Clock Delay      (SCD):    0.973ns&#xD;&#xA;    Clock Pessimism Removal (CPR):    0.000ns&#xD;&#xA;  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE&#xD;&#xA;    Total System Jitter     (TSJ):    0.071ns&#xD;&#xA;    Total Input Jitter      (TIJ):    0.000ns&#xD;&#xA;    Discrete Jitter          (DJ):    0.000ns&#xD;&#xA;    Phase Error              (PE):    0.000ns&#xD;&#xA;&#xD;&#xA;    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)&#xD;&#xA;  -------------------------------------------------------------------    -------------------&#xD;&#xA;                         (clock ap_clk rise edge)     0.000     0.000 r  &#xD;&#xA;                                                      0.000     0.000 r  ap_clk (IN)&#xD;&#xA;                         net (fo=4922, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk&#xD;&#xA;                         FDRE                                         r  bd_0_i/hls_inst/inst/phi_mul_reg_10423_reg[4]_rep__4/C&#xD;&#xA;  -------------------------------------------------------------------    -------------------&#xD;&#xA;                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/phi_mul_reg_10423_reg[4]_rep__4/Q&#xD;&#xA;                         net (fo=120, unplaced)       1.087     2.578    bd_0_i/hls_inst/inst/phi_mul_reg_10423_reg[4]_rep__4_n_3&#xD;&#xA;                         CARRY4 (Prop_carry4_S[3]_CO[3])&#xD;&#xA;                                                      0.671     3.249 r  bd_0_i/hls_inst/inst/ram_reg_0_0_i_14687/CO[3]&#xD;&#xA;                         net (fo=1, unplaced)         0.009     3.258    bd_0_i/hls_inst/inst/ram_reg_0_0_i_14687_n_3&#xD;&#xA;                         CARRY4 (Prop_carry4_CI_CO[3])&#xD;&#xA;                                                      0.117     3.375 r  bd_0_i/hls_inst/inst/ram_reg_0_0_i_12860/CO[3]&#xD;&#xA;                         net (fo=1, unplaced)         0.000     3.375    bd_0_i/hls_inst/inst/ram_reg_0_0_i_12860_n_3&#xD;&#xA;                         CARRY4 (Prop_carry4_CI_CO[3])&#xD;&#xA;                                                      0.117     3.492 r  bd_0_i/hls_inst/inst/ram_reg_0_0_i_11838/CO[3]&#xD;&#xA;                         net (fo=1, unplaced)         0.000     3.492    bd_0_i/hls_inst/inst/ram_reg_0_0_i_11838_n_3&#xD;&#xA;                         CARRY4 (Prop_carry4_CI_O[2])&#xD;&#xA;                                                      0.256     3.748 f  bd_0_i/hls_inst/inst/ram_reg_0_0_i_11031/O[2]&#xD;&#xA;                         net (fo=1, unplaced)         0.905     4.653    bd_0_i/hls_inst/inst/input_buf_U/predict_function_bkb_ram_U/add_ln43_89_fu_12777_p2[13]&#xD;&#xA;                         LUT6 (Prop_lut6_I0_O)        0.301     4.954 f  bd_0_i/hls_inst/inst/input_buf_U/predict_function_bkb_ram_U/ram_reg_0_0_i_5665/O&#xD;&#xA;                         net (fo=1, unplaced)         0.902     5.856    bd_0_i/hls_inst/inst/input_buf_U/predict_function_bkb_ram_U/ram_reg_0_0_i_5665_n_3&#xD;&#xA;                         LUT5 (Prop_lut5_I0_O)        0.124     5.980 f  bd_0_i/hls_inst/inst/input_buf_U/predict_function_bkb_ram_U/ram_reg_0_0_i_2098/O&#xD;&#xA;                         net (fo=1, unplaced)         0.902     6.882    bd_0_i/hls_inst/inst/input_buf_U/predict_function_bkb_ram_U/ram_reg_0_0_i_2098_n_3&#xD;&#xA;                         LUT6 (Prop_lut6_I0_O)        0.124     7.006 f  bd_0_i/hls_inst/inst/input_buf_U/predict_function_bkb_ram_U/ram_reg_0_0_i_747/O&#xD;&#xA;                         net (fo=1, unplaced)         0.419     7.425    bd_0_i/hls_inst/inst/input_buf_U/predict_function_bkb_ram_U/ram_reg_0_0_i_747_n_3&#xD;&#xA;                         LUT4 (Prop_lut4_I0_O)        0.124     7.549 f  bd_0_i/hls_inst/inst/input_buf_U/predict_function_bkb_ram_U/ram_reg_0_0_i_252/O&#xD;&#xA;                         net (fo=1, unplaced)         0.902     8.451    bd_0_i/hls_inst/inst/input_buf_U/predict_function_bkb_ram_U/ram_reg_0_0_i_252_n_3&#xD;&#xA;                         LUT6 (Prop_lut6_I1_O)        0.124     8.575 f  bd_0_i/hls_inst/inst/input_buf_U/predict_function_bkb_ram_U/ram_reg_0_0_i_88/O&#xD;&#xA;                         net (fo=1, unplaced)         0.902     9.477    bd_0_i/hls_inst/inst/input_buf_U/predict_function_bkb_ram_U/ram_reg_0_0_i_88_n_3&#xD;&#xA;                         LUT5 (Prop_lut5_I2_O)        0.124     9.601 r  bd_0_i/hls_inst/inst/input_buf_U/predict_function_bkb_ram_U/ram_reg_0_0_i_25/O&#xD;&#xA;                         net (fo=4, unplaced)         0.443    10.044    bd_0_i/hls_inst/inst/input_buf_U/predict_function_bkb_ram_U/ram_reg_0_0_i_25_n_3&#xD;&#xA;                         LUT5 (Prop_lut5_I3_O)        0.124    10.168 f  bd_0_i/hls_inst/inst/input_buf_U/predict_function_bkb_ram_U/ram_reg_0_24_i_1/O&#xD;&#xA;                         net (fo=33, unplaced)        0.491    10.659    bd_0_i/hls_inst/inst/input_buf_U/predict_function_bkb_ram_U/ram_reg_0_24_i_1_n_3&#xD;&#xA;                         LUT3 (Prop_lut3_I1_O)        0.124    10.783 r  bd_0_i/hls_inst/inst/input_buf_U/predict_function_bkb_ram_U/ram_reg_1_0__0_i_2/O&#xD;&#xA;                         net (fo=8, unplaced)         0.800    11.583    bd_0_i/hls_inst/inst/input_buf_U/predict_function_bkb_ram_U/ram_reg_1_0__0_i_2_n_3&#xD;&#xA;                         RAMB36E1                                     r  bd_0_i/hls_inst/inst/input_buf_U/predict_function_bkb_ram_U/ram_reg_1_0__0/WEA[0]&#xD;&#xA;  -------------------------------------------------------------------    -------------------&#xD;&#xA;&#xD;&#xA;                         (clock ap_clk rise edge)    10.000    10.000 r  &#xD;&#xA;                                                      0.000    10.000 r  ap_clk (IN)&#xD;&#xA;                         net (fo=4922, unset)         0.924    10.924    bd_0_i/hls_inst/inst/input_buf_U/predict_function_bkb_ram_U/ap_clk&#xD;&#xA;                         RAMB36E1                                     r  bd_0_i/hls_inst/inst/input_buf_U/predict_function_bkb_ram_U/ram_reg_1_0__0/CLKARDCLK&#xD;&#xA;                         clock pessimism              0.000    10.924    &#xD;&#xA;                         clock uncertainty           -0.035    10.889    &#xD;&#xA;                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])&#xD;&#xA;                                                     -0.532    10.357    bd_0_i/hls_inst/inst/input_buf_U/predict_function_bkb_ram_U/ram_reg_1_0__0&#xD;&#xA;  -------------------------------------------------------------------&#xD;&#xA;                         required time                         10.357    &#xD;&#xA;                         arrival time                         -11.583    &#xD;&#xA;  -------------------------------------------------------------------&#xD;&#xA;                         slack                                 -1.226    &#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;Min Delay Paths&#xD;&#xA;--------------------------------------------------------------------------------------&#xD;&#xA;Slack (MET) :             0.219ns  (arrival time - required time)&#xD;&#xA;  Source:                 bd_0_i/hls_inst/inst/predict_function_hbi_U3/predict_function_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/range_overflow_detect/C_CHAIN/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD/C&#xD;&#xA;                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})&#xD;&#xA;  Destination:            bd_0_i/hls_inst/inst/predict_function_hbi_U3/predict_function_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/range_overflow_detect/C_CHAIN/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]_srl4/D&#xD;&#xA;                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})&#xD;&#xA;  Path Group:             ap_clk&#xD;&#xA;  Path Type:              Hold (Min at Fast Process Corner)&#xD;&#xA;  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)&#xD;&#xA;  Data Path Delay:        0.305ns  (logic 0.164ns (53.808%)  route 0.141ns (46.192%))&#xD;&#xA;  Logic Levels:           0  &#xD;&#xA;  Clock Path Skew:        0.022ns (DCD - SCD - CPR)&#xD;&#xA;    Destination Clock Delay (DCD):    0.432ns&#xD;&#xA;    Source Clock Delay      (SCD):    0.410ns&#xD;&#xA;    Clock Pessimism Removal (CPR):    -0.000ns&#xD;&#xA;&#xD;&#xA;    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)&#xD;&#xA;  -------------------------------------------------------------------    -------------------&#xD;&#xA;                         (clock ap_clk rise edge)     0.000     0.000 r  &#xD;&#xA;                                                      0.000     0.000 r  ap_clk (IN)&#xD;&#xA;                         net (fo=4922, unset)         0.410     0.410    bd_0_i/hls_inst/inst/predict_function_hbi_U3/predict_function_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/range_overflow_detect/C_CHAIN/aclk&#xD;&#xA;                         FDRE                                         r  bd_0_i/hls_inst/inst/predict_function_hbi_U3/predict_function_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/range_overflow_detect/C_CHAIN/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD/C&#xD;&#xA;  -------------------------------------------------------------------    -------------------&#xD;&#xA;                         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/predict_function_hbi_U3/predict_function_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/range_overflow_detect/C_CHAIN/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q&#xD;&#xA;                         net (fo=1, unplaced)         0.141     0.715    bd_0_i/hls_inst/inst/predict_function_hbi_U3/predict_function_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/range_overflow_detect/C_CHAIN/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_DEL/i_pipe/p_0_out&#xD;&#xA;                         SRL16E                                       r  bd_0_i/hls_inst/inst/predict_function_hbi_U3/predict_function_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/range_overflow_detect/C_CHAIN/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]_srl4/D&#xD;&#xA;  -------------------------------------------------------------------    -------------------&#xD;&#xA;&#xD;&#xA;                         (clock ap_clk rise edge)     0.000     0.000 r  &#xD;&#xA;                                                      0.000     0.000 r  ap_clk (IN)&#xD;&#xA;                         net (fo=4922, unset)         0.432     0.432    bd_0_i/hls_inst/inst/predict_function_hbi_U3/predict_function_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/range_overflow_detect/C_CHAIN/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_DEL/i_pipe/aclk&#xD;&#xA;                         SRL16E                                       r  bd_0_i/hls_inst/inst/predict_function_hbi_U3/predict_function_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/range_overflow_detect/C_CHAIN/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]_srl4/CLK&#xD;&#xA;                         clock pessimism              0.000     0.432    &#xD;&#xA;                         SRL16E (Hold_srl16e_CLK_D)&#xD;&#xA;                                                      0.064     0.496    bd_0_i/hls_inst/inst/predict_function_hbi_U3/predict_function_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/range_overflow_detect/C_CHAIN/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]_srl4&#xD;&#xA;  -------------------------------------------------------------------&#xD;&#xA;                         required time                         -0.496    &#xD;&#xA;                         arrival time                           0.715    &#xD;&#xA;  -------------------------------------------------------------------&#xD;&#xA;                         slack                                  0.219    &#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;Pulse Width Checks&#xD;&#xA;--------------------------------------------------------------------------------------&#xD;&#xA;Clock Name:         ap_clk&#xD;&#xA;Waveform(ns):       { 0.000 5.000 }&#xD;&#xA;Period(ns):         10.000&#xD;&#xA;Sources:            { ap_clk }&#xD;&#xA;&#xD;&#xA;Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin&#xD;&#xA;Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056                bd_0_i/hls_inst/inst/result_buf_U/predict_function_eOg_ram_U/ram_reg/CLKARDCLK&#xD;&#xA;Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020                bd_0_i/hls_inst/inst/predict_function_hbi_U3/predict_function_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_at_op/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl3/CLK&#xD;&#xA;High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020                bd_0_i/hls_inst/inst/predict_function_hbi_U3/predict_function_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_at_op/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl3/CLK&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;HLS EXTRACTION: calculating BRAM count: (1 bram18) + 2 * (105 bram36)&#xD;&#xA;HLS EXTRACTION: synth area_totals:  0 53200 106400 220 280 0 0&#xD;&#xA;HLS EXTRACTION: synth area_current: 0 18083 4750 12 211 0 53 0 0 0&#xD;&#xA;HLS EXTRACTION: generated F:/Hardware_Implementation/predict_function_hardware_hls/solution1/impl/report/verilog/predict_function_export.xml&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;Implementation tool: Xilinx Vivado v.2019.1&#xD;&#xA;Project:             predict_function_hardware_hls&#xD;&#xA;Solution:            solution1&#xD;&#xA;Device target:       xc7z020-clg400-1&#xD;&#xA;Report date:         Thu Aug 01 03:48:16 +0200 2019&#xD;&#xA;&#xD;&#xA;#=== Post-Synthesis Resource usage ===&#xD;&#xA;SLICE:            0&#xD;&#xA;LUT:          18083&#xD;&#xA;FF:            4750&#xD;&#xA;DSP:             12&#xD;&#xA;BRAM:           211&#xD;&#xA;SRL:             53&#xD;&#xA;#=== Final timing ===&#xD;&#xA;CP required:    10.000&#xD;&#xA;CP achieved post-synthesis:    11.226&#xD;&#xA;Timing not met&#xD;&#xA;&#xD;&#xA;HLS EXTRACTION: generated F:/Hardware_Implementation/predict_function_hardware_hls/solution1/impl/report/verilog/predict_function_export.rpt" projectName="predict_function_hardware_hls" solutionName="solution1" date="2019-08-01T03:48:16.542+0200" type="Warning"/>
        <logs message="WARNING: [Constraints 18-5210] No constraints selected for write.&#xD;&#xA;Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened." projectName="predict_function_hardware_hls" solutionName="solution1" date="2019-08-01T03:47:15.383+0200" type="Warning"/>
        <logs message="Warning: Parallel synthesis criteria is not met &#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 841.727 ; gain = 284.969&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report RTL Partitions: &#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;| |RTL Partition |Replication |Instances |&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Applying XDC Timing Constraints&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 884.633 ; gain = 327.875&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Timing Optimization&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 884.707 ; gain = 327.949&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report RTL Partitions: &#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;| |RTL Partition |Replication |Instances |&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Technology Mapping&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Technology Mapping : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 894.465 ; gain = 337.707&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report RTL Partitions: &#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;| |RTL Partition |Replication |Instances |&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start IO Insertion&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Flattening Before IO Insertion&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Flattening Before IO Insertion&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Final Netlist Cleanup&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Final Netlist Cleanup&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished IO Insertion : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 910.168 ; gain = 353.410&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report Check Netlist: &#xD;&#xA;+------+------------------+-------+---------+-------+------------------+&#xD;&#xA;|      |Item              |Errors |Warnings |Status |Description       |&#xD;&#xA;+------+------------------+-------+---------+-------+------------------+&#xD;&#xA;|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |&#xD;&#xA;+------+------------------+-------+---------+-------+------------------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Renaming Generated Instances&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Renaming Generated Instances : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 910.168 ; gain = 353.410&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report RTL Partitions: &#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;| |RTL Partition |Replication |Instances |&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Rebuilding User Hierarchy&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 910.168 ; gain = 353.410&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Renaming Generated Ports&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Renaming Generated Ports : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 910.168 ; gain = 353.410&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Handling Custom Attributes&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Handling Custom Attributes : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 910.168 ; gain = 353.410&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Renaming Generated Nets&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Renaming Generated Nets : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 910.168 ; gain = 353.410&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Writing Synthesis Report&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report BlackBoxes: &#xD;&#xA;+------+----------------+----------+&#xD;&#xA;|      |BlackBox name   |Instances |&#xD;&#xA;+------+----------------+----------+&#xD;&#xA;|1     |bd_0_hls_inst_0 |         1|&#xD;&#xA;+------+----------------+----------+&#xD;&#xA;&#xD;&#xA;Report Cell Usage: &#xD;&#xA;+------+----------------+------+&#xD;&#xA;|      |Cell            |Count |&#xD;&#xA;+------+----------------+------+&#xD;&#xA;|1     |bd_0_hls_inst_0 |     1|&#xD;&#xA;+------+----------------+------+&#xD;&#xA;&#xD;&#xA;Report Instance Areas: &#xD;&#xA;+------+---------+-------+------+&#xD;&#xA;|      |Instance |Module |Cells |&#xD;&#xA;+------+---------+-------+------+&#xD;&#xA;|1     |top      |       |   101|&#xD;&#xA;|2     |  bd_0_i |bd_0   |   101|&#xD;&#xA;+------+---------+-------+------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Writing Synthesis Report : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 910.168 ; gain = 353.410&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.&#xD;&#xA;Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:38 . Memory (MB): peak = 910.168 ; gain = 310.688&#xD;&#xA;Synthesis Optimization Complete : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 910.168 ; gain = 353.410" projectName="predict_function_hardware_hls" solutionName="solution1" date="2019-08-01T03:47:10.355+0200" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. &#xD;&#xA;Current IP cache path is f:/Hardware_Implementation/predict_function_hardware_hls/solution1/impl/verilog/project.cache/ip &#xD;&#xA;Command: synth_design -top bd_0_wrapper -part xc7z020clg400-1 -mode out_of_context&#xD;&#xA;Starting synth_design&#xD;&#xA;Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'" projectName="predict_function_hardware_hls" solutionName="solution1" date="2019-08-01T03:46:20.234+0200" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-519] IP 'bd_0_hls_inst_0' detected a language mismatch between 'VHDL Simulation Wrapper' and 'Verilog Simulation' output products. Please check with the IP provider to see if this is expected." projectName="predict_function_hardware_hls" solutionName="solution1" date="2019-08-01T03:21:44.887+0200" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'predict_function_ap_fmul_2_max_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.&#xD;&#xA;create_ip: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 315.164 ; gain = 5.969" projectName="predict_function_hardware_hls" solutionName="solution1" date="2019-08-01T03:21:12.239+0200" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'predict_function_ap_fexp_7_full_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.&#xD;&#xA;create_ip: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 309.195 ; gain = 1.043" projectName="predict_function_hardware_hls" solutionName="solution1" date="2019-08-01T03:21:03.861+0200" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'predict_function_ap_faddfsub_3_full_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.&#xD;&#xA;create_ip: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 299.012 ; gain = 3.863" projectName="predict_function_hardware_hls" solutionName="solution1" date="2019-08-01T03:20:54.802+0200" type="Warning"/>
      </packageLog>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
