{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 30 23:46:50 2010 " "Info: Processing started: Mon Aug 30 23:46:50 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off vgaout2 -c vgaout2 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off vgaout2 -c vgaout2 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "vgaout2.vhd" "" { Text "E:/ep2c8q208/demo9-vgaout1/vgaout2.vhd" 17 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clk25 " "Info: Detected ripple clock \"clk25\" as buffer" {  } { { "vgaout2.vhd" "" { Text "E:/ep2c8q208/demo9-vgaout1/vgaout2.vhd" 39 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk25" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register h_cnt\[6\] register v_cnt\[9\] 188.96 MHz 5.292 ns Internal " "Info: Clock \"clk\" has Internal fmax of 188.96 MHz between source register \"h_cnt\[6\]\" and destination register \"v_cnt\[9\]\" (period= 5.292 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.038 ns + Longest register register " "Info: + Longest register to register delay is 5.038 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns h_cnt\[6\] 1 REG LCFF_X33_Y11_N17 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y11_N17; Fanout = 7; REG Node = 'h_cnt\[6\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { h_cnt[6] } "NODE_NAME" } } { "vgaout2.vhd" "" { Text "E:/ep2c8q208/demo9-vgaout1/vgaout2.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.195 ns) + CELL(0.499 ns) 1.694 ns Equal0~0 2 COMB LCCOMB_X33_Y12_N2 2 " "Info: 2: + IC(1.195 ns) + CELL(0.499 ns) = 1.694 ns; Loc. = LCCOMB_X33_Y12_N2; Fanout = 2; COMB Node = 'Equal0~0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.694 ns" { h_cnt[6] Equal0~0 } "NODE_NAME" } } { "d:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1837 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.381 ns) + CELL(0.589 ns) 2.664 ns Equal1~2 3 COMB LCCOMB_X33_Y12_N30 2 " "Info: 3: + IC(0.381 ns) + CELL(0.589 ns) = 2.664 ns; Loc. = LCCOMB_X33_Y12_N30; Fanout = 2; COMB Node = 'Equal1~2'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.970 ns" { Equal0~0 Equal1~2 } "NODE_NAME" } } { "d:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1837 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.596 ns) 3.632 ns v_cnt\[0\]~31 4 COMB LCCOMB_X33_Y12_N6 2 " "Info: 4: + IC(0.372 ns) + CELL(0.596 ns) = 3.632 ns; Loc. = LCCOMB_X33_Y12_N6; Fanout = 2; COMB Node = 'v_cnt\[0\]~31'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.968 ns" { Equal1~2 v_cnt[0]~31 } "NODE_NAME" } } { "vgaout2.vhd" "" { Text "E:/ep2c8q208/demo9-vgaout1/vgaout2.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.718 ns v_cnt\[1\]~33 5 COMB LCCOMB_X33_Y12_N8 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 3.718 ns; Loc. = LCCOMB_X33_Y12_N8; Fanout = 2; COMB Node = 'v_cnt\[1\]~33'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { v_cnt[0]~31 v_cnt[1]~33 } "NODE_NAME" } } { "vgaout2.vhd" "" { Text "E:/ep2c8q208/demo9-vgaout1/vgaout2.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.804 ns v_cnt\[2\]~35 6 COMB LCCOMB_X33_Y12_N10 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 3.804 ns; Loc. = LCCOMB_X33_Y12_N10; Fanout = 2; COMB Node = 'v_cnt\[2\]~35'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { v_cnt[1]~33 v_cnt[2]~35 } "NODE_NAME" } } { "vgaout2.vhd" "" { Text "E:/ep2c8q208/demo9-vgaout1/vgaout2.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.890 ns v_cnt\[3\]~37 7 COMB LCCOMB_X33_Y12_N12 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 3.890 ns; Loc. = LCCOMB_X33_Y12_N12; Fanout = 2; COMB Node = 'v_cnt\[3\]~37'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { v_cnt[2]~35 v_cnt[3]~37 } "NODE_NAME" } } { "vgaout2.vhd" "" { Text "E:/ep2c8q208/demo9-vgaout1/vgaout2.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 4.080 ns v_cnt\[4\]~39 8 COMB LCCOMB_X33_Y12_N14 2 " "Info: 8: + IC(0.000 ns) + CELL(0.190 ns) = 4.080 ns; Loc. = LCCOMB_X33_Y12_N14; Fanout = 2; COMB Node = 'v_cnt\[4\]~39'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { v_cnt[3]~37 v_cnt[4]~39 } "NODE_NAME" } } { "vgaout2.vhd" "" { Text "E:/ep2c8q208/demo9-vgaout1/vgaout2.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.166 ns v_cnt\[5\]~41 9 COMB LCCOMB_X33_Y12_N16 2 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 4.166 ns; Loc. = LCCOMB_X33_Y12_N16; Fanout = 2; COMB Node = 'v_cnt\[5\]~41'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { v_cnt[4]~39 v_cnt[5]~41 } "NODE_NAME" } } { "vgaout2.vhd" "" { Text "E:/ep2c8q208/demo9-vgaout1/vgaout2.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.252 ns v_cnt\[6\]~43 10 COMB LCCOMB_X33_Y12_N18 2 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 4.252 ns; Loc. = LCCOMB_X33_Y12_N18; Fanout = 2; COMB Node = 'v_cnt\[6\]~43'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { v_cnt[5]~41 v_cnt[6]~43 } "NODE_NAME" } } { "vgaout2.vhd" "" { Text "E:/ep2c8q208/demo9-vgaout1/vgaout2.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.338 ns v_cnt\[7\]~45 11 COMB LCCOMB_X33_Y12_N20 2 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 4.338 ns; Loc. = LCCOMB_X33_Y12_N20; Fanout = 2; COMB Node = 'v_cnt\[7\]~45'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { v_cnt[6]~43 v_cnt[7]~45 } "NODE_NAME" } } { "vgaout2.vhd" "" { Text "E:/ep2c8q208/demo9-vgaout1/vgaout2.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.424 ns v_cnt\[8\]~47 12 COMB LCCOMB_X33_Y12_N22 1 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 4.424 ns; Loc. = LCCOMB_X33_Y12_N22; Fanout = 1; COMB Node = 'v_cnt\[8\]~47'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { v_cnt[7]~45 v_cnt[8]~47 } "NODE_NAME" } } { "vgaout2.vhd" "" { Text "E:/ep2c8q208/demo9-vgaout1/vgaout2.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 4.930 ns v_cnt\[9\]~48 13 COMB LCCOMB_X33_Y12_N24 1 " "Info: 13: + IC(0.000 ns) + CELL(0.506 ns) = 4.930 ns; Loc. = LCCOMB_X33_Y12_N24; Fanout = 1; COMB Node = 'v_cnt\[9\]~48'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { v_cnt[8]~47 v_cnt[9]~48 } "NODE_NAME" } } { "vgaout2.vhd" "" { Text "E:/ep2c8q208/demo9-vgaout1/vgaout2.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 5.038 ns v_cnt\[9\] 14 REG LCFF_X33_Y12_N25 7 " "Info: 14: + IC(0.000 ns) + CELL(0.108 ns) = 5.038 ns; Loc. = LCFF_X33_Y12_N25; Fanout = 7; REG Node = 'v_cnt\[9\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { v_cnt[9]~48 v_cnt[9] } "NODE_NAME" } } { "vgaout2.vhd" "" { Text "E:/ep2c8q208/demo9-vgaout1/vgaout2.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.090 ns ( 61.33 % ) " "Info: Total cell delay = 3.090 ns ( 61.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.948 ns ( 38.67 % ) " "Info: Total interconnect delay = 1.948 ns ( 38.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.038 ns" { h_cnt[6] Equal0~0 Equal1~2 v_cnt[0]~31 v_cnt[1]~33 v_cnt[2]~35 v_cnt[3]~37 v_cnt[4]~39 v_cnt[5]~41 v_cnt[6]~43 v_cnt[7]~45 v_cnt[8]~47 v_cnt[9]~48 v_cnt[9] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.038 ns" { h_cnt[6] {} Equal0~0 {} Equal1~2 {} v_cnt[0]~31 {} v_cnt[1]~33 {} v_cnt[2]~35 {} v_cnt[3]~37 {} v_cnt[4]~39 {} v_cnt[5]~41 {} v_cnt[6]~43 {} v_cnt[7]~45 {} v_cnt[8]~47 {} v_cnt[9]~48 {} v_cnt[9] {} } { 0.000ns 1.195ns 0.381ns 0.372ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.499ns 0.589ns 0.596ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.010 ns - Smallest " "Info: - Smallest clock skew is 0.010 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 5.011 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 5.011 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "vgaout2.vhd" "" { Text "E:/ep2c8q208/demo9-vgaout1/vgaout2.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.522 ns) + CELL(0.970 ns) 2.632 ns clk25 2 REG LCFF_X1_Y9_N1 2 " "Info: 2: + IC(0.522 ns) + CELL(0.970 ns) = 2.632 ns; Loc. = LCFF_X1_Y9_N1; Fanout = 2; REG Node = 'clk25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.492 ns" { clk clk25 } "NODE_NAME" } } { "vgaout2.vhd" "" { Text "E:/ep2c8q208/demo9-vgaout1/vgaout2.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.805 ns) + CELL(0.000 ns) 3.437 ns clk25~clkctrl 3 COMB CLKCTRL_G3 37 " "Info: 3: + IC(0.805 ns) + CELL(0.000 ns) = 3.437 ns; Loc. = CLKCTRL_G3; Fanout = 37; COMB Node = 'clk25~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.805 ns" { clk25 clk25~clkctrl } "NODE_NAME" } } { "vgaout2.vhd" "" { Text "E:/ep2c8q208/demo9-vgaout1/vgaout2.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.908 ns) + CELL(0.666 ns) 5.011 ns v_cnt\[9\] 4 REG LCFF_X33_Y12_N25 7 " "Info: 4: + IC(0.908 ns) + CELL(0.666 ns) = 5.011 ns; Loc. = LCFF_X33_Y12_N25; Fanout = 7; REG Node = 'v_cnt\[9\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { clk25~clkctrl v_cnt[9] } "NODE_NAME" } } { "vgaout2.vhd" "" { Text "E:/ep2c8q208/demo9-vgaout1/vgaout2.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.776 ns ( 55.40 % ) " "Info: Total cell delay = 2.776 ns ( 55.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.235 ns ( 44.60 % ) " "Info: Total interconnect delay = 2.235 ns ( 44.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.011 ns" { clk clk25 clk25~clkctrl v_cnt[9] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.011 ns" { clk {} clk~combout {} clk25 {} clk25~clkctrl {} v_cnt[9] {} } { 0.000ns 0.000ns 0.522ns 0.805ns 0.908ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 5.001 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 5.001 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "vgaout2.vhd" "" { Text "E:/ep2c8q208/demo9-vgaout1/vgaout2.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.522 ns) + CELL(0.970 ns) 2.632 ns clk25 2 REG LCFF_X1_Y9_N1 2 " "Info: 2: + IC(0.522 ns) + CELL(0.970 ns) = 2.632 ns; Loc. = LCFF_X1_Y9_N1; Fanout = 2; REG Node = 'clk25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.492 ns" { clk clk25 } "NODE_NAME" } } { "vgaout2.vhd" "" { Text "E:/ep2c8q208/demo9-vgaout1/vgaout2.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.805 ns) + CELL(0.000 ns) 3.437 ns clk25~clkctrl 3 COMB CLKCTRL_G3 37 " "Info: 3: + IC(0.805 ns) + CELL(0.000 ns) = 3.437 ns; Loc. = CLKCTRL_G3; Fanout = 37; COMB Node = 'clk25~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.805 ns" { clk25 clk25~clkctrl } "NODE_NAME" } } { "vgaout2.vhd" "" { Text "E:/ep2c8q208/demo9-vgaout1/vgaout2.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.898 ns) + CELL(0.666 ns) 5.001 ns h_cnt\[6\] 4 REG LCFF_X33_Y11_N17 7 " "Info: 4: + IC(0.898 ns) + CELL(0.666 ns) = 5.001 ns; Loc. = LCFF_X33_Y11_N17; Fanout = 7; REG Node = 'h_cnt\[6\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { clk25~clkctrl h_cnt[6] } "NODE_NAME" } } { "vgaout2.vhd" "" { Text "E:/ep2c8q208/demo9-vgaout1/vgaout2.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.776 ns ( 55.51 % ) " "Info: Total cell delay = 2.776 ns ( 55.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.225 ns ( 44.49 % ) " "Info: Total interconnect delay = 2.225 ns ( 44.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.001 ns" { clk clk25 clk25~clkctrl h_cnt[6] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.001 ns" { clk {} clk~combout {} clk25 {} clk25~clkctrl {} h_cnt[6] {} } { 0.000ns 0.000ns 0.522ns 0.805ns 0.898ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.011 ns" { clk clk25 clk25~clkctrl v_cnt[9] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.011 ns" { clk {} clk~combout {} clk25 {} clk25~clkctrl {} v_cnt[9] {} } { 0.000ns 0.000ns 0.522ns 0.805ns 0.908ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.001 ns" { clk clk25 clk25~clkctrl h_cnt[6] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.001 ns" { clk {} clk~combout {} clk25 {} clk25~clkctrl {} h_cnt[6] {} } { 0.000ns 0.000ns 0.522ns 0.805ns 0.898ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "vgaout2.vhd" "" { Text "E:/ep2c8q208/demo9-vgaout1/vgaout2.vhd" 51 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "vgaout2.vhd" "" { Text "E:/ep2c8q208/demo9-vgaout1/vgaout2.vhd" 52 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.038 ns" { h_cnt[6] Equal0~0 Equal1~2 v_cnt[0]~31 v_cnt[1]~33 v_cnt[2]~35 v_cnt[3]~37 v_cnt[4]~39 v_cnt[5]~41 v_cnt[6]~43 v_cnt[7]~45 v_cnt[8]~47 v_cnt[9]~48 v_cnt[9] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.038 ns" { h_cnt[6] {} Equal0~0 {} Equal1~2 {} v_cnt[0]~31 {} v_cnt[1]~33 {} v_cnt[2]~35 {} v_cnt[3]~37 {} v_cnt[4]~39 {} v_cnt[5]~41 {} v_cnt[6]~43 {} v_cnt[7]~45 {} v_cnt[8]~47 {} v_cnt[9]~48 {} v_cnt[9] {} } { 0.000ns 1.195ns 0.381ns 0.372ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.499ns 0.589ns 0.596ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.108ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.011 ns" { clk clk25 clk25~clkctrl v_cnt[9] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.011 ns" { clk {} clk~combout {} clk25 {} clk25~clkctrl {} v_cnt[9] {} } { 0.000ns 0.000ns 0.522ns 0.805ns 0.908ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.001 ns" { clk clk25 clk25~clkctrl h_cnt[6] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.001 ns" { clk {} clk~combout {} clk25 {} clk25~clkctrl {} h_cnt[6] {} } { 0.000ns 0.000ns 0.522ns 0.805ns 0.898ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk red1 red1~reg0 12.689 ns register " "Info: tco from clock \"clk\" to destination pin \"red1\" through register \"red1~reg0\" is 12.689 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 5.010 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 5.010 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "vgaout2.vhd" "" { Text "E:/ep2c8q208/demo9-vgaout1/vgaout2.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.522 ns) + CELL(0.970 ns) 2.632 ns clk25 2 REG LCFF_X1_Y9_N1 2 " "Info: 2: + IC(0.522 ns) + CELL(0.970 ns) = 2.632 ns; Loc. = LCFF_X1_Y9_N1; Fanout = 2; REG Node = 'clk25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.492 ns" { clk clk25 } "NODE_NAME" } } { "vgaout2.vhd" "" { Text "E:/ep2c8q208/demo9-vgaout1/vgaout2.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.805 ns) + CELL(0.000 ns) 3.437 ns clk25~clkctrl 3 COMB CLKCTRL_G3 37 " "Info: 3: + IC(0.805 ns) + CELL(0.000 ns) = 3.437 ns; Loc. = CLKCTRL_G3; Fanout = 37; COMB Node = 'clk25~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.805 ns" { clk25 clk25~clkctrl } "NODE_NAME" } } { "vgaout2.vhd" "" { Text "E:/ep2c8q208/demo9-vgaout1/vgaout2.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.907 ns) + CELL(0.666 ns) 5.010 ns red1~reg0 4 REG LCFF_X31_Y12_N13 1 " "Info: 4: + IC(0.907 ns) + CELL(0.666 ns) = 5.010 ns; Loc. = LCFF_X31_Y12_N13; Fanout = 1; REG Node = 'red1~reg0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { clk25~clkctrl red1~reg0 } "NODE_NAME" } } { "vgaout2.vhd" "" { Text "E:/ep2c8q208/demo9-vgaout1/vgaout2.vhd" 73 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.776 ns ( 55.41 % ) " "Info: Total cell delay = 2.776 ns ( 55.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.234 ns ( 44.59 % ) " "Info: Total interconnect delay = 2.234 ns ( 44.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.010 ns" { clk clk25 clk25~clkctrl red1~reg0 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.010 ns" { clk {} clk~combout {} clk25 {} clk25~clkctrl {} red1~reg0 {} } { 0.000ns 0.000ns 0.522ns 0.805ns 0.907ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "vgaout2.vhd" "" { Text "E:/ep2c8q208/demo9-vgaout1/vgaout2.vhd" 73 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.375 ns + Longest register pin " "Info: + Longest register to pin delay is 7.375 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns red1~reg0 1 REG LCFF_X31_Y12_N13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y12_N13; Fanout = 1; REG Node = 'red1~reg0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { red1~reg0 } "NODE_NAME" } } { "vgaout2.vhd" "" { Text "E:/ep2c8q208/demo9-vgaout1/vgaout2.vhd" 73 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.089 ns) + CELL(3.286 ns) 7.375 ns red1 2 PIN PIN_199 0 " "Info: 2: + IC(4.089 ns) + CELL(3.286 ns) = 7.375 ns; Loc. = PIN_199; Fanout = 0; PIN Node = 'red1'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.375 ns" { red1~reg0 red1 } "NODE_NAME" } } { "vgaout2.vhd" "" { Text "E:/ep2c8q208/demo9-vgaout1/vgaout2.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.286 ns ( 44.56 % ) " "Info: Total cell delay = 3.286 ns ( 44.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.089 ns ( 55.44 % ) " "Info: Total interconnect delay = 4.089 ns ( 55.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.375 ns" { red1~reg0 red1 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.375 ns" { red1~reg0 {} red1 {} } { 0.000ns 4.089ns } { 0.000ns 3.286ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.010 ns" { clk clk25 clk25~clkctrl red1~reg0 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.010 ns" { clk {} clk~combout {} clk25 {} clk25~clkctrl {} red1~reg0 {} } { 0.000ns 0.000ns 0.522ns 0.805ns 0.907ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.375 ns" { red1~reg0 red1 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.375 ns" { red1~reg0 {} red1 {} } { 0.000ns 4.089ns } { 0.000ns 3.286ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "144 " "Info: Peak virtual memory: 144 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 30 23:46:52 2010 " "Info: Processing ended: Mon Aug 30 23:46:52 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
