$date
   Mon Mar 24 10:38:20 2025
$end

$version
  2024.2.0
$end

$timescale
  1ps
$end

$scope module tb_register $end
$var reg 1 ! rst_ $end
$var reg 1 " clk $end
$var reg 1 # enable $end
$var reg 8 $ out [7:0] $end
$var reg 8 % data [7:0] $end
$scope module dut_register $end
$var wire 1 & clk $end
$var wire 1 ' rst_ $end
$var wire 1 ( en $end
$var wire 8 ) data [7:0] $end
$var reg 8 $ out [7:0] $end
$upscope $end
$scope task expect_test $end
$var reg 8 * expects [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end

#0
$dumpvars
1!
1"
x#
bx $
bx %
1&
1'
x(
bx )
bx *
$end

#5000
0"
0&

#10000
1"
1&

#15000
0!
0"
b0 $
0&
0'

#20000
1"
1&

#25000
1!
0"
0#
0&
1'
0(
b0 *

#30000
1"
1&

#35000
0"
1#
b10101010 %
0&
1(
b10101010 )

#40000
1"
b10101010 $
1&

#45000
0"
0#
b1010101 %
0&
0(
b1010101 )
b10101010 *

#50000
1"
1&

#55000
0!
0"
x#
b0 $
bx %
0&
0'
x(
bx )

#60000
1"
1&

#65000
1!
0"
0#
0&
1'
0(
b0 *

#70000
1"
1&

#75000
0"
1#
b1010101 %
0&
1(
b1010101 )

#80000
1"
b1010101 $
1&

#85000
0"
0#
b10101010 %
0&
0(
b10101010 )
b1010101 *

#90000
1"
1&

#95000
0"
0&
