name: DMA
description: Direct memory access controller
groupName: DMA
source: STM32L552 SVD v1.0
registers:
  - name: ISR
    displayName: ISR
    description: interrupt status register
    addressOffset: 0
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: GIF1
        description: "Channel x global interrupt flag (x = 1\n              ..7)"
        bitOffset: 0
        bitWidth: 1
      - name: TCIF1
        description: "Channel x transfer complete flag (x = 1\n              ..7)"
        bitOffset: 1
        bitWidth: 1
      - name: HTIF1
        description: "Channel x half transfer flag (x = 1\n              ..7)"
        bitOffset: 2
        bitWidth: 1
      - name: TEIF1
        description: "Channel x transfer error flag (x = 1\n              ..7)"
        bitOffset: 3
        bitWidth: 1
      - name: GIF2
        description: "Channel x global interrupt flag (x = 1\n              ..7)"
        bitOffset: 4
        bitWidth: 1
      - name: TCIF2
        description: "Channel x transfer complete flag (x = 1\n              ..7)"
        bitOffset: 5
        bitWidth: 1
      - name: HTIF2
        description: "Channel x half transfer flag (x = 1\n              ..7)"
        bitOffset: 6
        bitWidth: 1
      - name: TEIF2
        description: "Channel x transfer error flag (x = 1\n              ..7)"
        bitOffset: 7
        bitWidth: 1
      - name: GIF3
        description: "Channel x global interrupt flag (x = 1\n              ..7)"
        bitOffset: 8
        bitWidth: 1
      - name: TCIF3
        description: "Channel x transfer complete flag (x = 1\n              ..7)"
        bitOffset: 9
        bitWidth: 1
      - name: HTIF3
        description: "Channel x half transfer flag (x = 1\n              ..7)"
        bitOffset: 10
        bitWidth: 1
      - name: TEIF3
        description: "Channel x transfer error flag (x = 1\n              ..7)"
        bitOffset: 11
        bitWidth: 1
      - name: GIF4
        description: "Channel x global interrupt flag (x = 1\n              ..7)"
        bitOffset: 12
        bitWidth: 1
      - name: TCIF4
        description: "Channel x transfer complete flag (x = 1\n              ..7)"
        bitOffset: 13
        bitWidth: 1
      - name: HTIF4
        description: "Channel x half transfer flag (x = 1\n              ..7)"
        bitOffset: 14
        bitWidth: 1
      - name: TEIF4
        description: "Channel x transfer error flag (x = 1\n              ..7)"
        bitOffset: 15
        bitWidth: 1
      - name: GIF5
        description: "Channel x global interrupt flag (x = 1\n              ..7)"
        bitOffset: 16
        bitWidth: 1
      - name: TCIF5
        description: "Channel x transfer complete flag (x = 1\n              ..7)"
        bitOffset: 17
        bitWidth: 1
      - name: HTIF5
        description: "Channel x half transfer flag (x = 1\n              ..7)"
        bitOffset: 18
        bitWidth: 1
      - name: TEIF5
        description: "Channel x transfer error flag (x = 1\n              ..7)"
        bitOffset: 19
        bitWidth: 1
      - name: GIF6
        description: "Channel x global interrupt flag (x = 1\n              ..7)"
        bitOffset: 20
        bitWidth: 1
      - name: TCIF6
        description: "Channel x transfer complete flag (x = 1\n              ..7)"
        bitOffset: 21
        bitWidth: 1
      - name: HTIF6
        description: "Channel x half transfer flag (x = 1\n              ..7)"
        bitOffset: 22
        bitWidth: 1
      - name: TEIF6
        description: "Channel x transfer error flag (x = 1\n              ..7)"
        bitOffset: 23
        bitWidth: 1
      - name: GIF7
        description: "Channel x global interrupt flag (x = 1\n              ..7)"
        bitOffset: 24
        bitWidth: 1
      - name: TCIF7
        description: "Channel x transfer complete flag (x = 1\n              ..7)"
        bitOffset: 25
        bitWidth: 1
      - name: HTIF7
        description: "Channel x half transfer flag (x = 1\n              ..7)"
        bitOffset: 26
        bitWidth: 1
      - name: TEIF7
        description: "Channel x transfer error flag (x = 1\n              ..7)"
        bitOffset: 27
        bitWidth: 1
      - name: GIF8
        description: "global interrupt flag for channel\n              8"
        bitOffset: 28
        bitWidth: 1
      - name: TCIF8
        description: "transfer complete (TC) flag for channel\n              8"
        bitOffset: 29
        bitWidth: 1
      - name: HTIF8
        description: "half transfer (HT) flag for channel\n              8"
        bitOffset: 30
        bitWidth: 1
      - name: TEIF8
        description: "transfer error (TE) flag for channel\n              8"
        bitOffset: 31
        bitWidth: 1
  - name: IFCR
    displayName: IFCR
    description: interrupt flag clear register
    addressOffset: 4
    size: 32
    access: write-only
    resetValue: 0
    fields:
      - name: CGIF1
        description: "Channel x global interrupt clear (x = 1\n              ..7)"
        bitOffset: 0
        bitWidth: 1
      - name: CTCIF1
        description: "Channel x transfer complete clear (x = 1\n              ..7)"
        bitOffset: 1
        bitWidth: 1
      - name: CHTIF1
        description: "Channel x half transfer clear (x = 1\n              ..7)"
        bitOffset: 2
        bitWidth: 1
      - name: CTEIF1
        description: "Channel x transfer error clear (x = 1\n              ..7)"
        bitOffset: 3
        bitWidth: 1
      - name: CGIF2
        description: "Channel x global interrupt clear (x = 1\n              ..7)"
        bitOffset: 4
        bitWidth: 1
      - name: CTCIF2
        description: "Channel x transfer complete clear (x = 1\n              ..7)"
        bitOffset: 5
        bitWidth: 1
      - name: CHTIF2
        description: "Channel x half transfer clear (x = 1\n              ..7)"
        bitOffset: 6
        bitWidth: 1
      - name: CTEIF2
        description: "Channel x transfer error clear (x = 1\n              ..7)"
        bitOffset: 7
        bitWidth: 1
      - name: CGIF3
        description: "Channel x global interrupt clear (x = 1\n              ..7)"
        bitOffset: 8
        bitWidth: 1
      - name: CTCIF3
        description: "Channel x transfer complete clear (x = 1\n              ..7)"
        bitOffset: 9
        bitWidth: 1
      - name: CHTIF3
        description: "Channel x half transfer clear (x = 1\n              ..7)"
        bitOffset: 10
        bitWidth: 1
      - name: CTEIF3
        description: "Channel x transfer error clear (x = 1\n              ..7)"
        bitOffset: 11
        bitWidth: 1
      - name: CGIF4
        description: "Channel x global interrupt clear (x = 1\n              ..7)"
        bitOffset: 12
        bitWidth: 1
      - name: CTCIF4
        description: "Channel x transfer complete clear (x = 1\n              ..7)"
        bitOffset: 13
        bitWidth: 1
      - name: CHTIF4
        description: "Channel x half transfer clear (x = 1\n              ..7)"
        bitOffset: 14
        bitWidth: 1
      - name: CTEIF4
        description: "Channel x transfer error clear (x = 1\n              ..7)"
        bitOffset: 15
        bitWidth: 1
      - name: CGIF5
        description: "Channel x global interrupt clear (x = 1\n              ..7)"
        bitOffset: 16
        bitWidth: 1
      - name: CTCIF5
        description: "Channel x transfer complete clear (x = 1\n              ..7)"
        bitOffset: 17
        bitWidth: 1
      - name: CHTIF5
        description: "Channel x half transfer clear (x = 1\n              ..7)"
        bitOffset: 18
        bitWidth: 1
      - name: CTEIF5
        description: "Channel x transfer error clear (x = 1\n              ..7)"
        bitOffset: 19
        bitWidth: 1
      - name: CGIF6
        description: "Channel x global interrupt clear (x = 1\n              ..7)"
        bitOffset: 20
        bitWidth: 1
      - name: CTCIF6
        description: "Channel x transfer complete clear (x = 1\n              ..7)"
        bitOffset: 21
        bitWidth: 1
      - name: CHTIF6
        description: "Channel x half transfer clear (x = 1\n              ..7)"
        bitOffset: 22
        bitWidth: 1
      - name: CTEIF6
        description: "Channel x transfer error clear (x = 1\n              ..7)"
        bitOffset: 23
        bitWidth: 1
      - name: CGIF7
        description: "Channel x global interrupt clear (x = 1\n              ..7)"
        bitOffset: 24
        bitWidth: 1
      - name: CTCIF7
        description: "Channel x transfer complete clear (x = 1\n              ..7)"
        bitOffset: 25
        bitWidth: 1
      - name: CHTIF7
        description: "Channel x half transfer clear (x = 1\n              ..7)"
        bitOffset: 26
        bitWidth: 1
      - name: CTEIF7
        description: "Channel x transfer error clear (x = 1\n              ..7)"
        bitOffset: 27
        bitWidth: 1
      - name: CGIF8
        description: "global interrupt flag clear for channel\n              8"
        bitOffset: 28
        bitWidth: 1
      - name: CTCIF8
        description: "transfer complete flag clear for channel\n              8"
        bitOffset: 29
        bitWidth: 1
      - name: CHTIF8
        description: "half transfer flag clear for channel\n              8"
        bitOffset: 30
        bitWidth: 1
      - name: CTEIF8
        description: "transfer error flag clear for channel\n              8"
        bitOffset: 31
        bitWidth: 1
  - name: CCR1
    displayName: CCR1
    description: "channel x configuration\n          register"
    addressOffset: 8
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: EN
        description: Channel enable
        bitOffset: 0
        bitWidth: 1
      - name: TCIE
        description: "Transfer complete interrupt\n              enable"
        bitOffset: 1
        bitWidth: 1
      - name: HTIE
        description: "Half transfer interrupt\n              enable"
        bitOffset: 2
        bitWidth: 1
      - name: TEIE
        description: "Transfer error interrupt\n              enable"
        bitOffset: 3
        bitWidth: 1
      - name: DIR
        description: Data transfer direction
        bitOffset: 4
        bitWidth: 1
      - name: CIRC
        description: Circular mode
        bitOffset: 5
        bitWidth: 1
      - name: PINC
        description: Peripheral increment mode
        bitOffset: 6
        bitWidth: 1
      - name: MINC
        description: Memory increment mode
        bitOffset: 7
        bitWidth: 1
      - name: PSIZE
        description: Peripheral size
        bitOffset: 8
        bitWidth: 2
      - name: MSIZE
        description: Memory size
        bitOffset: 10
        bitWidth: 2
      - name: PL
        description: Channel priority level
        bitOffset: 12
        bitWidth: 2
      - name: MEM2MEM
        description: Memory to memory mode
        bitOffset: 14
        bitWidth: 1
      - name: DBM
        description: double-buffer mode
        bitOffset: 15
        bitWidth: 1
      - name: CT
        description: "current target memory of DMA transfer in\n              double-buffer mode"
        bitOffset: 16
        bitWidth: 1
      - name: SECM
        description: secure mode
        bitOffset: 17
        bitWidth: 1
      - name: SSEC
        description: "security of the DMA transfer from the\n              source"
        bitOffset: 18
        bitWidth: 1
      - name: DSEC
        description: "security of the DMA transfer to the\n              destination"
        bitOffset: 19
        bitWidth: 1
      - name: PRIV
        description: privileged mode
        bitOffset: 20
        bitWidth: 1
  - name: CNDTR1
    displayName: CNDTR1
    description: "channel x number of data\n          register"
    addressOffset: 12
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: NDT
        description: Number of data to transfer
        bitOffset: 0
        bitWidth: 18
  - name: CPAR1
    displayName: CPAR1
    description: "channel x peripheral address\n          register"
    addressOffset: 16
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: PA
        description: Peripheral address
        bitOffset: 0
        bitWidth: 32
  - name: CM0AR1
    displayName: CM0AR1
    description: "channel x memory address\n          register"
    addressOffset: 20
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: MA
        description: Memory address
        bitOffset: 0
        bitWidth: 32
  - name: CM1AR1
    displayName: CM1AR1
    description: "channel x memory address\n          register"
    addressOffset: 24
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: MA
        description: peripheral address
        bitOffset: 0
        bitWidth: 32
  - name: CCR2
    displayName: CCR2
    description: "channel x configuration\n          register"
    addressOffset: 28
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: EN
        description: Channel enable
        bitOffset: 0
        bitWidth: 1
      - name: TCIE
        description: "Transfer complete interrupt\n              enable"
        bitOffset: 1
        bitWidth: 1
      - name: HTIE
        description: "Half transfer interrupt\n              enable"
        bitOffset: 2
        bitWidth: 1
      - name: TEIE
        description: "Transfer error interrupt\n              enable"
        bitOffset: 3
        bitWidth: 1
      - name: DIR
        description: Data transfer direction
        bitOffset: 4
        bitWidth: 1
      - name: CIRC
        description: Circular mode
        bitOffset: 5
        bitWidth: 1
      - name: PINC
        description: Peripheral increment mode
        bitOffset: 6
        bitWidth: 1
      - name: MINC
        description: Memory increment mode
        bitOffset: 7
        bitWidth: 1
      - name: PSIZE
        description: Peripheral size
        bitOffset: 8
        bitWidth: 2
      - name: MSIZE
        description: Memory size
        bitOffset: 10
        bitWidth: 2
      - name: PL
        description: Channel priority level
        bitOffset: 12
        bitWidth: 2
      - name: MEM2MEM
        description: Memory to memory mode
        bitOffset: 14
        bitWidth: 1
      - name: DBM
        description: double-buffer mode
        bitOffset: 15
        bitWidth: 1
      - name: CT
        description: "current target memory of DMA transfer in\n              double-buffer mode"
        bitOffset: 16
        bitWidth: 1
      - name: SECM
        description: secure mode
        bitOffset: 17
        bitWidth: 1
      - name: SSEC
        description: "security of the DMA transfer from the\n              source"
        bitOffset: 18
        bitWidth: 1
      - name: DSEC
        description: "security of the DMA transfer to the\n              destination"
        bitOffset: 19
        bitWidth: 1
      - name: PRIV
        description: privileged mode
        bitOffset: 20
        bitWidth: 1
  - name: CNDTR2
    displayName: CNDTR2
    description: "channel x number of data\n          register"
    addressOffset: 32
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: NDT
        description: Number of data to transfer
        bitOffset: 0
        bitWidth: 18
  - name: CPAR2
    displayName: CPAR2
    description: "channel x peripheral address\n          register"
    addressOffset: 36
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: PA
        description: Peripheral address
        bitOffset: 0
        bitWidth: 32
  - name: CM0AR2
    displayName: CM0AR2
    description: "channel x memory address\n          register"
    addressOffset: 40
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: MA
        description: Memory address
        bitOffset: 0
        bitWidth: 32
  - name: CM1AR2
    displayName: CM1AR2
    description: "channel x memory address\n          register"
    addressOffset: 44
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: MA
        description: peripheral address
        bitOffset: 0
        bitWidth: 32
  - name: CCR3
    displayName: CCR3
    description: "channel x configuration\n          register"
    addressOffset: 48
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: EN
        description: Channel enable
        bitOffset: 0
        bitWidth: 1
      - name: TCIE
        description: "Transfer complete interrupt\n              enable"
        bitOffset: 1
        bitWidth: 1
      - name: HTIE
        description: "Half transfer interrupt\n              enable"
        bitOffset: 2
        bitWidth: 1
      - name: TEIE
        description: "Transfer error interrupt\n              enable"
        bitOffset: 3
        bitWidth: 1
      - name: DIR
        description: Data transfer direction
        bitOffset: 4
        bitWidth: 1
      - name: CIRC
        description: Circular mode
        bitOffset: 5
        bitWidth: 1
      - name: PINC
        description: Peripheral increment mode
        bitOffset: 6
        bitWidth: 1
      - name: MINC
        description: Memory increment mode
        bitOffset: 7
        bitWidth: 1
      - name: PSIZE
        description: Peripheral size
        bitOffset: 8
        bitWidth: 2
      - name: MSIZE
        description: Memory size
        bitOffset: 10
        bitWidth: 2
      - name: PL
        description: Channel priority level
        bitOffset: 12
        bitWidth: 2
      - name: MEM2MEM
        description: Memory to memory mode
        bitOffset: 14
        bitWidth: 1
      - name: DBM
        description: double-buffer mode
        bitOffset: 15
        bitWidth: 1
      - name: CT
        description: "current target memory of DMA transfer in\n              double-buffer mode"
        bitOffset: 16
        bitWidth: 1
      - name: SECM
        description: secure mode
        bitOffset: 17
        bitWidth: 1
      - name: SSEC
        description: "security of the DMA transfer from the\n              source"
        bitOffset: 18
        bitWidth: 1
      - name: DSEC
        description: "security of the DMA transfer to the\n              destination"
        bitOffset: 19
        bitWidth: 1
      - name: PRIV
        description: privileged mode
        bitOffset: 20
        bitWidth: 1
  - name: CNDTR3
    displayName: CNDTR3
    description: "channel x number of data\n          register"
    addressOffset: 52
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: NDT
        description: Number of data to transfer
        bitOffset: 0
        bitWidth: 18
  - name: CPAR3
    displayName: CPAR3
    description: "channel x peripheral address\n          register"
    addressOffset: 56
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: PA
        description: Peripheral address
        bitOffset: 0
        bitWidth: 32
  - name: CM0AR3
    displayName: CM0AR3
    description: "channel x memory address\n          register"
    addressOffset: 60
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: MA
        description: Memory address
        bitOffset: 0
        bitWidth: 32
  - name: CM1AR3
    displayName: CM1AR3
    description: "channel x memory address\n          register"
    addressOffset: 64
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: MA
        description: peripheral address
        bitOffset: 0
        bitWidth: 32
  - name: CCR4
    displayName: CCR4
    description: "channel x configuration\n          register"
    addressOffset: 68
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: EN
        description: Channel enable
        bitOffset: 0
        bitWidth: 1
      - name: TCIE
        description: "Transfer complete interrupt\n              enable"
        bitOffset: 1
        bitWidth: 1
      - name: HTIE
        description: "Half transfer interrupt\n              enable"
        bitOffset: 2
        bitWidth: 1
      - name: TEIE
        description: "Transfer error interrupt\n              enable"
        bitOffset: 3
        bitWidth: 1
      - name: DIR
        description: Data transfer direction
        bitOffset: 4
        bitWidth: 1
      - name: CIRC
        description: Circular mode
        bitOffset: 5
        bitWidth: 1
      - name: PINC
        description: Peripheral increment mode
        bitOffset: 6
        bitWidth: 1
      - name: MINC
        description: Memory increment mode
        bitOffset: 7
        bitWidth: 1
      - name: PSIZE
        description: Peripheral size
        bitOffset: 8
        bitWidth: 2
      - name: MSIZE
        description: Memory size
        bitOffset: 10
        bitWidth: 2
      - name: PL
        description: Channel priority level
        bitOffset: 12
        bitWidth: 2
      - name: MEM2MEM
        description: Memory to memory mode
        bitOffset: 14
        bitWidth: 1
      - name: DBM
        description: double-buffer mode
        bitOffset: 15
        bitWidth: 1
      - name: CT
        description: "current target memory of DMA transfer in\n              double-buffer mode"
        bitOffset: 16
        bitWidth: 1
      - name: SECM
        description: secure mode
        bitOffset: 17
        bitWidth: 1
      - name: SSEC
        description: "security of the DMA transfer from the\n              source"
        bitOffset: 18
        bitWidth: 1
      - name: DSEC
        description: "security of the DMA transfer to the\n              destination"
        bitOffset: 19
        bitWidth: 1
      - name: PRIV
        description: privileged mode
        bitOffset: 20
        bitWidth: 1
  - name: CNDTR4
    displayName: CNDTR4
    description: "channel x number of data\n          register"
    addressOffset: 72
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: NDT
        description: Number of data to transfer
        bitOffset: 0
        bitWidth: 18
  - name: CPAR4
    displayName: CPAR4
    description: "channel x peripheral address\n          register"
    addressOffset: 76
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: PA
        description: Peripheral address
        bitOffset: 0
        bitWidth: 32
  - name: CM0AR4
    displayName: CM0AR4
    description: "channel x memory address\n          register"
    addressOffset: 80
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: MA
        description: Memory address
        bitOffset: 0
        bitWidth: 32
  - name: CM1AR4
    displayName: CM1AR4
    description: "channel x memory address\n          register"
    addressOffset: 84
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: MA
        description: Memory address
        bitOffset: 0
        bitWidth: 32
  - name: CCR5
    displayName: CCR5
    description: "channel x configuration\n          register"
    addressOffset: 88
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: EN
        description: Channel enable
        bitOffset: 0
        bitWidth: 1
      - name: TCIE
        description: "Transfer complete interrupt\n              enable"
        bitOffset: 1
        bitWidth: 1
      - name: HTIE
        description: "Half transfer interrupt\n              enable"
        bitOffset: 2
        bitWidth: 1
      - name: TEIE
        description: "Transfer error interrupt\n              enable"
        bitOffset: 3
        bitWidth: 1
      - name: DIR
        description: Data transfer direction
        bitOffset: 4
        bitWidth: 1
      - name: CIRC
        description: Circular mode
        bitOffset: 5
        bitWidth: 1
      - name: PINC
        description: Peripheral increment mode
        bitOffset: 6
        bitWidth: 1
      - name: MINC
        description: Memory increment mode
        bitOffset: 7
        bitWidth: 1
      - name: PSIZE
        description: Peripheral size
        bitOffset: 8
        bitWidth: 2
      - name: MSIZE
        description: Memory size
        bitOffset: 10
        bitWidth: 2
      - name: PL
        description: Channel priority level
        bitOffset: 12
        bitWidth: 2
      - name: MEM2MEM
        description: Memory to memory mode
        bitOffset: 14
        bitWidth: 1
      - name: DBM
        description: double-buffer mode
        bitOffset: 15
        bitWidth: 1
      - name: CT
        description: "current target memory of DMA transfer in\n              double-buffer mode"
        bitOffset: 16
        bitWidth: 1
      - name: SECM
        description: secure mode
        bitOffset: 17
        bitWidth: 1
      - name: SSEC
        description: "security of the DMA transfer from the\n              source"
        bitOffset: 18
        bitWidth: 1
      - name: DSEC
        description: "security of the DMA transfer to the\n              destination"
        bitOffset: 19
        bitWidth: 1
      - name: PRIV
        description: privileged mode
        bitOffset: 20
        bitWidth: 1
  - name: CNDTR5
    displayName: CNDTR5
    description: "channel x number of data\n          register"
    addressOffset: 92
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: NDT
        description: Number of data to transfer
        bitOffset: 0
        bitWidth: 18
  - name: CPAR5
    displayName: CPAR5
    description: "channel x peripheral address\n          register"
    addressOffset: 96
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: PA
        description: Peripheral address
        bitOffset: 0
        bitWidth: 32
  - name: CM0AR5
    displayName: CM0AR5
    description: "channel x memory address\n          register"
    addressOffset: 100
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: MA
        description: Memory address
        bitOffset: 0
        bitWidth: 32
  - name: CM1AR5
    displayName: CM1AR5
    description: "channel x memory address\n          register"
    addressOffset: 104
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: MA
        description: peripheral address
        bitOffset: 0
        bitWidth: 32
  - name: CCR6
    displayName: CCR6
    description: "channel x configuration\n          register"
    addressOffset: 108
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: EN
        description: Channel enable
        bitOffset: 0
        bitWidth: 1
      - name: TCIE
        description: "Transfer complete interrupt\n              enable"
        bitOffset: 1
        bitWidth: 1
      - name: HTIE
        description: "Half transfer interrupt\n              enable"
        bitOffset: 2
        bitWidth: 1
      - name: TEIE
        description: "Transfer error interrupt\n              enable"
        bitOffset: 3
        bitWidth: 1
      - name: DIR
        description: Data transfer direction
        bitOffset: 4
        bitWidth: 1
      - name: CIRC
        description: Circular mode
        bitOffset: 5
        bitWidth: 1
      - name: PINC
        description: Peripheral increment mode
        bitOffset: 6
        bitWidth: 1
      - name: MINC
        description: Memory increment mode
        bitOffset: 7
        bitWidth: 1
      - name: PSIZE
        description: Peripheral size
        bitOffset: 8
        bitWidth: 2
      - name: MSIZE
        description: Memory size
        bitOffset: 10
        bitWidth: 2
      - name: PL
        description: Channel priority level
        bitOffset: 12
        bitWidth: 2
      - name: MEM2MEM
        description: Memory to memory mode
        bitOffset: 14
        bitWidth: 1
      - name: DBM
        description: double-buffer mode
        bitOffset: 15
        bitWidth: 1
      - name: CT
        description: "current target memory of DMA transfer in\n              double-buffer mode"
        bitOffset: 16
        bitWidth: 1
      - name: SECM
        description: secure mode
        bitOffset: 17
        bitWidth: 1
      - name: SSEC
        description: "security of the DMA transfer from the\n              source"
        bitOffset: 18
        bitWidth: 1
      - name: DSEC
        description: "security of the DMA transfer to the\n              destination"
        bitOffset: 19
        bitWidth: 1
      - name: PRIV
        description: privileged mode
        bitOffset: 20
        bitWidth: 1
  - name: CNDTR6
    displayName: CNDTR6
    description: "channel x number of data\n          register"
    addressOffset: 112
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: NDT
        description: Number of data to transfer
        bitOffset: 0
        bitWidth: 18
  - name: CPAR6
    displayName: CPAR6
    description: "channel x peripheral address\n          register"
    addressOffset: 116
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: PA
        description: Peripheral address
        bitOffset: 0
        bitWidth: 32
  - name: CM0AR6
    displayName: CM0AR6
    description: "channel x memory address\n          register"
    addressOffset: 120
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: MA
        description: Memory address
        bitOffset: 0
        bitWidth: 32
  - name: CM1AR6
    displayName: CM1AR6
    description: "channel x memory address\n          register"
    addressOffset: 124
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: MA
        description: peripheral address
        bitOffset: 0
        bitWidth: 32
  - name: CCR7
    displayName: CCR7
    description: "channel x configuration\n          register"
    addressOffset: 128
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: EN
        description: Channel enable
        bitOffset: 0
        bitWidth: 1
      - name: TCIE
        description: "Transfer complete interrupt\n              enable"
        bitOffset: 1
        bitWidth: 1
      - name: HTIE
        description: "Half transfer interrupt\n              enable"
        bitOffset: 2
        bitWidth: 1
      - name: TEIE
        description: "Transfer error interrupt\n              enable"
        bitOffset: 3
        bitWidth: 1
      - name: DIR
        description: Data transfer direction
        bitOffset: 4
        bitWidth: 1
      - name: CIRC
        description: Circular mode
        bitOffset: 5
        bitWidth: 1
      - name: PINC
        description: Peripheral increment mode
        bitOffset: 6
        bitWidth: 1
      - name: MINC
        description: Memory increment mode
        bitOffset: 7
        bitWidth: 1
      - name: PSIZE
        description: Peripheral size
        bitOffset: 8
        bitWidth: 2
      - name: MSIZE
        description: Memory size
        bitOffset: 10
        bitWidth: 2
      - name: PL
        description: Channel priority level
        bitOffset: 12
        bitWidth: 2
      - name: MEM2MEM
        description: Memory to memory mode
        bitOffset: 14
        bitWidth: 1
      - name: DBM
        description: double-buffer mode
        bitOffset: 15
        bitWidth: 1
      - name: CT
        description: "current target memory of DMA transfer in\n              double-buffer mode"
        bitOffset: 16
        bitWidth: 1
      - name: SECM
        description: secure mode
        bitOffset: 17
        bitWidth: 1
      - name: SSEC
        description: "security of the DMA transfer from the\n              source"
        bitOffset: 18
        bitWidth: 1
      - name: DSEC
        description: "security of the DMA transfer to the\n              destination"
        bitOffset: 19
        bitWidth: 1
      - name: PRIV
        description: privileged mode
        bitOffset: 20
        bitWidth: 1
  - name: CNDTR7
    displayName: CNDTR7
    description: "channel x number of data\n          register"
    addressOffset: 132
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: NDT
        description: Number of data to transfer
        bitOffset: 0
        bitWidth: 18
  - name: CPAR7
    displayName: CPAR7
    description: "channel x peripheral address\n          register"
    addressOffset: 136
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: PA
        description: Peripheral address
        bitOffset: 0
        bitWidth: 32
  - name: CM0AR7
    displayName: CM0AR7
    description: "channel x memory address\n          register"
    addressOffset: 140
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: MA
        description: peripheral address
        bitOffset: 0
        bitWidth: 32
  - name: CM1AR7
    displayName: CM1AR7
    description: "channel x memory address\n          register"
    addressOffset: 144
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: MA
        description: peripheral address
        bitOffset: 0
        bitWidth: 32
  - name: CCR8
    displayName: CCR8
    description: "channel x configuration\n          register"
    addressOffset: 148
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: EN
        description: Channel enable
        bitOffset: 0
        bitWidth: 1
      - name: TCIE
        description: "Transfer complete interrupt\n              enable"
        bitOffset: 1
        bitWidth: 1
      - name: HTIE
        description: "Half transfer interrupt\n              enable"
        bitOffset: 2
        bitWidth: 1
      - name: TEIE
        description: "Transfer error interrupt\n              enable"
        bitOffset: 3
        bitWidth: 1
      - name: DIR
        description: Data transfer direction
        bitOffset: 4
        bitWidth: 1
      - name: CIRC
        description: Circular mode
        bitOffset: 5
        bitWidth: 1
      - name: PINC
        description: Peripheral increment mode
        bitOffset: 6
        bitWidth: 1
      - name: MINC
        description: Memory increment mode
        bitOffset: 7
        bitWidth: 1
      - name: PSIZE
        description: Peripheral size
        bitOffset: 8
        bitWidth: 2
      - name: MSIZE
        description: Memory size
        bitOffset: 10
        bitWidth: 2
      - name: PL
        description: Channel priority level
        bitOffset: 12
        bitWidth: 2
      - name: MEM2MEM
        description: Memory to memory mode
        bitOffset: 14
        bitWidth: 1
      - name: DBM
        description: double-buffer mode
        bitOffset: 15
        bitWidth: 1
      - name: CT
        description: "current target memory of DMA transfer in\n              double-buffer mode"
        bitOffset: 16
        bitWidth: 1
      - name: SECM
        description: secure mode
        bitOffset: 17
        bitWidth: 1
      - name: SSEC
        description: "security of the DMA transfer from the\n              source"
        bitOffset: 18
        bitWidth: 1
      - name: DSEC
        description: "security of the DMA transfer to the\n              destination"
        bitOffset: 19
        bitWidth: 1
      - name: PRIV
        description: privileged mode
        bitOffset: 20
        bitWidth: 1
  - name: CNDTR8
    displayName: CNDTR8
    description: "channel x number of data\n          register"
    addressOffset: 152
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: NDT
        description: Number of data to transfer
        bitOffset: 0
        bitWidth: 18
  - name: CPAR8
    displayName: CPAR8
    description: "channel x peripheral address\n          register"
    addressOffset: 156
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: PA
        description: Peripheral address
        bitOffset: 0
        bitWidth: 32
  - name: CM0AR8
    displayName: CM0AR8
    description: "channel x peripheral address\n          register"
    addressOffset: 160
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: MA
        description: Memory address
        bitOffset: 0
        bitWidth: 32
  - name: CM1AR8
    displayName: CM1AR8
    description: "channel x peripheral address\n          register"
    addressOffset: 164
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: MA
        description: peripheral address
        bitOffset: 0
        bitWidth: 32
  - name: CSELR
    displayName: CSELR
    description: channel selection register
    addressOffset: 168
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: MA
        description: peripheral address
        bitOffset: 0
        bitWidth: 32
addressBlocks:
  - offset: 0
    size: 1024
    usage: registers
interrupts:
  - name: Channel1
    description: DMA1 Channel1 global interrupt
  - name: Channel2
    description: DMA1 Channel2 global interrupt
  - name: Channel3
    description: DMA1 Channel3 interrupt
  - name: Channel4
    description: DMA1 Channel4 interrupt
  - name: Channel5
    description: DMA1 Channel5 interrupt
  - name: Channel6
    description: DMA1 Channel6 interrupt
  - name: Channel7
    description: DMA1 Channel 7 interrupt
  - name: Channel8
    description: DMA1_Channel8
