5 14 101 4 *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (timescale4.2.vcd) 2 -o (timescale4.2.cdd) 2 -v (timescale4.2.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 100
3 0 main "main" 0 timescale4.2.v 10 31 100
2 1 14 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 $u0
1 a 1 12 1070004 1 0 0 0 1 17 0 1 0 1 0 0
1 b 2 12 1070007 1 0 0 0 1 17 0 1 0 1 0 0
4 1 1 0 0
3 1 main.$u0 "main.$u0" 0 timescale4.2.v 14 20 100
2 2 15 50008 1 0 21004 0 0 1 16 0 0
2 3 15 10001 0 1 1410 0 0 1 1 a
2 4 15 10008 1 37 16 2 3
2 5 16 50008 1 0 21004 0 0 1 16 0 0
2 6 16 10001 0 1 1410 0 0 1 1 b
2 7 16 10008 1 37 16 5 6
2 8 17 30017 1 0 1004 0 0 64 20 1 2.123_456_789_987_654
2 9 17 10018 2 2c 900a 8 0 64 18 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0
2 10 18 50008 1 0 21008 0 0 1 16 1 0
2 11 18 10001 0 1 1410 0 0 1 1 b
2 12 18 10008 1 37 1a 10 11
2 13 19 f0011 1 0 1008 0 0 32 48 d4 0
2 14 19 6000a 1 69 1000 0 0 64 18 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0
2 15 19 60011 1 11 301038 13 14 1 18 0 1 0 1 0 0
2 16 19 10001 0 1 1410 0 0 1 1 a
2 17 19 10012 1 37 10003a 15 16
4 17 0 0 0
4 12 0 17 17
4 9 0 12 0
4 7 0 9 9
4 4 11 7 7
3 1 main.$u1 "main.$u1" 0 timescale4.2.v 22 29 100
