{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543392343611 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543392343619 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 28 03:05:43 2018 " "Processing started: Wed Nov 28 03:05:43 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543392343619 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543392343619 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off render -c render " "Command: quartus_map --read_settings_files=on --write_settings_files=off render -c render" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543392343619 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1543392344731 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1543392344732 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "ballMoveTest.v(62) " "Verilog HDL syntax warning at ballMoveTest.v(62): extra block comment delimiter characters /* within block comment" {  } { { "../ballMove/ballMoveTest.v" "" { Text "C:/Users/adeeb/Desktop/ballMove/ballMoveTest.v" 62 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1543392358490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adeeb/desktop/ballmove/ballmovetest.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/adeeb/desktop/ballmove/ballmovetest.v" { { "Info" "ISGN_ENTITY_NAME" "1 ballMoveTest " "Found entity 1: ballMoveTest" {  } { { "../ballMove/ballMoveTest.v" "" { Text "C:/Users/adeeb/Desktop/ballMove/ballMoveTest.v" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543392358493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543392358493 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ballMove.v(23) " "Verilog HDL information at ballMove.v(23): always construct contains both blocking and non-blocking assignments" {  } { { "../ballMove/ballMove.v" "" { Text "C:/Users/adeeb/Desktop/ballMove/ballMove.v" 23 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1543392358504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adeeb/desktop/ballmove/ballmove.v 2 2 " "Found 2 design units, including 2 entities, in source file /users/adeeb/desktop/ballmove/ballmove.v" { { "Info" "ISGN_ENTITY_NAME" "1 ballMoveDataPath " "Found entity 1: ballMoveDataPath" {  } { { "../ballMove/ballMove.v" "" { Text "C:/Users/adeeb/Desktop/ballMove/ballMove.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543392358507 ""} { "Info" "ISGN_ENTITY_NAME" "2 ballMoveControlPath " "Found entity 2: ballMoveControlPath" {  } { { "../ballMove/ballMove.v" "" { Text "C:/Users/adeeb/Desktop/ballMove/ballMove.v" 102 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543392358507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543392358507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rectanglettest/vga_adapter/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file rectanglettest/vga_adapter/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "rectangletTest/vga_adapter/vga_pll.v" "" { Text "C:/Users/adeeb/Desktop/render/rectangletTest/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543392358516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543392358516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rectanglettest/vga_adapter/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file rectanglettest/vga_adapter/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "rectangletTest/vga_adapter/vga_controller.v" "" { Text "C:/Users/adeeb/Desktop/render/rectangletTest/vga_adapter/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543392358524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543392358524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rectanglettest/vga_adapter/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file rectanglettest/vga_adapter/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "rectangletTest/vga_adapter/vga_address_translator.v" "" { Text "C:/Users/adeeb/Desktop/render/rectangletTest/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543392358532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543392358532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rectanglettest/vga_adapter/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file rectanglettest/vga_adapter/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "rectangletTest/vga_adapter/vga_adapter.v" "" { Text "C:/Users/adeeb/Desktop/render/rectangletTest/vga_adapter/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543392358544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543392358544 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "renderTest.v(56) " "Verilog HDL syntax warning at renderTest.v(56): extra block comment delimiter characters /* within block comment" {  } { { "renderTest.v" "" { Text "C:/Users/adeeb/Desktop/render/renderTest.v" 56 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1543392358554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rendertest.v 1 1 " "Found 1 design units, including 1 entities, in source file rendertest.v" { { "Info" "ISGN_ENTITY_NAME" "1 renderTest " "Found entity 1: renderTest" {  } { { "renderTest.v" "" { Text "C:/Users/adeeb/Desktop/render/renderTest.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543392358557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543392358557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "render.v 2 2 " "Found 2 design units, including 2 entities, in source file render.v" { { "Info" "ISGN_ENTITY_NAME" "1 render " "Found entity 1: render" {  } { { "render.v" "" { Text "C:/Users/adeeb/Desktop/render/render.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543392358566 ""} { "Info" "ISGN_ENTITY_NAME" "2 hex_decoder " "Found entity 2: hex_decoder" {  } { { "render.v" "" { Text "C:/Users/adeeb/Desktop/render/render.v" 191 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543392358566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543392358566 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "drawCtrlTest.v(314) " "Verilog HDL information at drawCtrlTest.v(314): always construct contains both blocking and non-blocking assignments" {  } { { "../drawCtrlTest/drawCtrlTest.v" "" { Text "C:/Users/adeeb/Desktop/render/drawCtrlTest/drawCtrlTest.v" 314 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1543392358574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "drawctrltest/drawctrltest.v 3 3 " "Found 3 design units, including 3 entities, in source file drawctrltest/drawctrltest.v" { { "Info" "ISGN_ENTITY_NAME" "1 drawCtrlTest " "Found entity 1: drawCtrlTest" {  } { { "../drawCtrlTest/drawCtrlTest.v" "" { Text "C:/Users/adeeb/Desktop/render/drawCtrlTest/drawCtrlTest.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543392358578 ""} { "Info" "ISGN_ENTITY_NAME" "2 drawCtrl_Ctrl " "Found entity 2: drawCtrl_Ctrl" {  } { { "../drawCtrlTest/drawCtrlTest.v" "" { Text "C:/Users/adeeb/Desktop/render/drawCtrlTest/drawCtrlTest.v" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543392358578 ""} { "Info" "ISGN_ENTITY_NAME" "3 drawCtrl_dataPath " "Found entity 3: drawCtrl_dataPath" {  } { { "../drawCtrlTest/drawCtrlTest.v" "" { Text "C:/Users/adeeb/Desktop/render/drawCtrlTest/drawCtrlTest.v" 291 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543392358578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543392358578 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "rectangletTest.v(56) " "Verilog HDL syntax warning at rectangletTest.v(56): extra block comment delimiter characters /* within block comment" {  } { { "../rectangletTest/rectangletTest.v" "" { Text "C:/Users/adeeb/Desktop/render/rectangletTest/rectangletTest.v" 56 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1543392358585 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "rectangletTest.v(76) " "Verilog HDL syntax warning at rectangletTest.v(76): extra block comment delimiter characters /* within block comment" {  } { { "../rectangletTest/rectangletTest.v" "" { Text "C:/Users/adeeb/Desktop/render/rectangletTest/rectangletTest.v" 76 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1543392358586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rectanglettest/rectanglettest.v 3 3 " "Found 3 design units, including 3 entities, in source file rectanglettest/rectanglettest.v" { { "Info" "ISGN_ENTITY_NAME" "1 rectangleTop " "Found entity 1: rectangleTop" {  } { { "../rectangletTest/rectangletTest.v" "" { Text "C:/Users/adeeb/Desktop/render/rectangletTest/rectangletTest.v" 134 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543392358589 ""} { "Info" "ISGN_ENTITY_NAME" "2 rectangleData " "Found entity 2: rectangleData" {  } { { "../rectangletTest/rectangletTest.v" "" { Text "C:/Users/adeeb/Desktop/render/rectangletTest/rectangletTest.v" 203 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543392358589 ""} { "Info" "ISGN_ENTITY_NAME" "3 rectangleCtrl " "Found entity 3: rectangleCtrl" {  } { { "../rectangletTest/rectangletTest.v" "" { Text "C:/Users/adeeb/Desktop/render/rectangletTest/rectangletTest.v" 261 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543392358589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543392358589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rectanglettest/rectangle.v 0 0 " "Found 0 design units, including 0 entities, in source file rectanglettest/rectangle.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543392358595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sel_x renderTest.v(172) " "Verilog HDL Implicit Net warning at renderTest.v(172): created implicit net for \"sel_x\"" {  } { { "renderTest.v" "" { Text "C:/Users/adeeb/Desktop/render/renderTest.v" 172 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543392358596 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sel_y renderTest.v(173) " "Verilog HDL Implicit Net warning at renderTest.v(173): created implicit net for \"sel_y\"" {  } { { "renderTest.v" "" { Text "C:/Users/adeeb/Desktop/render/renderTest.v" 173 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543392358596 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "valid render.v(45) " "Verilog HDL Implicit Net warning at render.v(45): created implicit net for \"valid\"" {  } { { "render.v" "" { Text "C:/Users/adeeb/Desktop/render/render.v" 45 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543392358596 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "render " "Elaborating entity \"render\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1543392358732 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[8..6\] render.v(27) " "Output port \"LEDR\[8..6\]\" at render.v(27) has no driver" {  } { { "render.v" "" { Text "C:/Users/adeeb/Desktop/render/render.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543392358734 "|render"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[4\] render.v(27) " "Output port \"LEDR\[4\]\" at render.v(27) has no driver" {  } { { "render.v" "" { Text "C:/Users/adeeb/Desktop/render/render.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543392358734 "|render"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[2..0\] render.v(27) " "Output port \"LEDR\[2..0\]\" at render.v(27) has no driver" {  } { { "render.v" "" { Text "C:/Users/adeeb/Desktop/render/render.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543392358734 "|render"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter vga_adapter:VGA " "Elaborating entity \"vga_adapter\" for hierarchy \"vga_adapter:VGA\"" {  } { { "render.v" "VGA" { Text "C:/Users/adeeb/Desktop/render/render.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543392358779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator vga_adapter:VGA\|vga_address_translator:user_input_translator " "Elaborating entity \"vga_address_translator\" for hierarchy \"vga_adapter:VGA\|vga_address_translator:user_input_translator\"" {  } { { "rectangletTest/vga_adapter/vga_adapter.v" "user_input_translator" { Text "C:/Users/adeeb/Desktop/render/rectangletTest/vga_adapter/vga_adapter.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543392358783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborating entity \"altsyncram\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "rectangletTest/vga_adapter/vga_adapter.v" "VideoMemory" { Text "C:/Users/adeeb/Desktop/render/rectangletTest/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543392358878 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborated megafunction instantiation \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "rectangletTest/vga_adapter/vga_adapter.v" "" { Text "C:/Users/adeeb/Desktop/render/rectangletTest/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543392358880 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|altsyncram:VideoMemory " "Instantiated megafunction \"vga_adapter:VGA\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543392358880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 3 " "Parameter \"WIDTH_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543392358880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543392358880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543392358880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543392358880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 19200 " "Parameter \"NUMWORDS_A\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543392358880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 15 " "Parameter \"WIDTHAD_B\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543392358880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 19200 " "Parameter \"NUMWORDS_B\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543392358880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543392358880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543392358880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543392358880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543392358880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543392358880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543392358880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE black.mif " "Parameter \"INIT_FILE\" = \"black.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543392358880 ""}  } { { "rectangletTest/vga_adapter/vga_adapter.v" "" { Text "C:/Users/adeeb/Desktop/render/rectangletTest/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543392358880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m6m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m6m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m6m1 " "Found entity 1: altsyncram_m6m1" {  } { { "db/altsyncram_m6m1.tdf" "" { Text "C:/Users/adeeb/Desktop/render/db/altsyncram_m6m1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543392358952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543392358952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m6m1 vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated " "Elaborating entity \"altsyncram_m6m1\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543392358955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_7la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_7la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_7la " "Found entity 1: decode_7la" {  } { { "db/decode_7la.tdf" "" { Text "C:/Users/adeeb/Desktop/render/db/decode_7la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543392359031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543392359031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_7la vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\|decode_7la:decode2 " "Elaborating entity \"decode_7la\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\|decode_7la:decode2\"" {  } { { "db/altsyncram_m6m1.tdf" "decode2" { Text "C:/Users/adeeb/Desktop/render/db/altsyncram_m6m1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543392359034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_01a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_01a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_01a " "Found entity 1: decode_01a" {  } { { "db/decode_01a.tdf" "" { Text "C:/Users/adeeb/Desktop/render/db/decode_01a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543392359105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543392359105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_01a vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\|decode_01a:rden_decode_b " "Elaborating entity \"decode_01a\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\|decode_01a:rden_decode_b\"" {  } { { "db/altsyncram_m6m1.tdf" "rden_decode_b" { Text "C:/Users/adeeb/Desktop/render/db/altsyncram_m6m1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543392359109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ifb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ifb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ifb " "Found entity 1: mux_ifb" {  } { { "db/mux_ifb.tdf" "" { Text "C:/Users/adeeb/Desktop/render/db/mux_ifb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543392359182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543392359182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ifb vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\|mux_ifb:mux3 " "Elaborating entity \"mux_ifb\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\|mux_ifb:mux3\"" {  } { { "db/altsyncram_m6m1.tdf" "mux3" { Text "C:/Users/adeeb/Desktop/render/db/altsyncram_m6m1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543392359185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_adapter:VGA\|vga_pll:mypll " "Elaborating entity \"vga_pll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\"" {  } { { "rectangletTest/vga_adapter/vga_adapter.v" "mypll" { Text "C:/Users/adeeb/Desktop/render/rectangletTest/vga_adapter/vga_adapter.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543392359206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "rectangletTest/vga_adapter/vga_pll.v" "altpll_component" { Text "C:/Users/adeeb/Desktop/render/rectangletTest/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543392359281 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "rectangletTest/vga_adapter/vga_pll.v" "" { Text "C:/Users/adeeb/Desktop/render/rectangletTest/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543392359283 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Instantiated megafunction \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543392359283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543392359283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543392359283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543392359283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543392359283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543392359283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543392359283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543392359283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543392359283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543392359283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543392359283 ""}  } { { "rectangletTest/vga_adapter/vga_pll.v" "" { Text "C:/Users/adeeb/Desktop/render/rectangletTest/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543392359283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_80u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_80u " "Found entity 1: altpll_80u" {  } { { "db/altpll_80u.tdf" "" { Text "C:/Users/adeeb/Desktop/render/db/altpll_80u.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543392359359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543392359359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_80u vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated " "Elaborating entity \"altpll_80u\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543392359362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_adapter:VGA\|vga_controller:controller " "Elaborating entity \"vga_controller\" for hierarchy \"vga_adapter:VGA\|vga_controller:controller\"" {  } { { "rectangletTest/vga_adapter/vga_adapter.v" "controller" { Text "C:/Users/adeeb/Desktop/render/rectangletTest/vga_adapter/vga_adapter.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543392359374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "renderTest renderTest:r1 " "Elaborating entity \"renderTest\" for hierarchy \"renderTest:r1\"" {  } { { "render.v" "r1" { Text "C:/Users/adeeb/Desktop/render/render.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543392359381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "drawCtrlTest renderTest:r1\|drawCtrlTest:dctrlTop " "Elaborating entity \"drawCtrlTest\" for hierarchy \"renderTest:r1\|drawCtrlTest:dctrlTop\"" {  } { { "renderTest.v" "dctrlTop" { Text "C:/Users/adeeb/Desktop/render/renderTest.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543392359409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "drawCtrl_Ctrl renderTest:r1\|drawCtrlTest:dctrlTop\|drawCtrl_Ctrl:cp " "Elaborating entity \"drawCtrl_Ctrl\" for hierarchy \"renderTest:r1\|drawCtrlTest:dctrlTop\|drawCtrl_Ctrl:cp\"" {  } { { "../drawCtrlTest/drawCtrlTest.v" "cp" { Text "C:/Users/adeeb/Desktop/render/drawCtrlTest/drawCtrlTest.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543392359416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "drawCtrl_dataPath renderTest:r1\|drawCtrlTest:dctrlTop\|drawCtrl_dataPath:dp " "Elaborating entity \"drawCtrl_dataPath\" for hierarchy \"renderTest:r1\|drawCtrlTest:dctrlTop\|drawCtrl_dataPath:dp\"" {  } { { "../drawCtrlTest/drawCtrlTest.v" "dp" { Text "C:/Users/adeeb/Desktop/render/drawCtrlTest/drawCtrlTest.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543392359422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rectangleTop renderTest:r1\|rectangleTop:rctTop " "Elaborating entity \"rectangleTop\" for hierarchy \"renderTest:r1\|rectangleTop:rctTop\"" {  } { { "renderTest.v" "rctTop" { Text "C:/Users/adeeb/Desktop/render/renderTest.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543392359429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rectangleData renderTest:r1\|rectangleTop:rctTop\|rectangleData:dp " "Elaborating entity \"rectangleData\" for hierarchy \"renderTest:r1\|rectangleTop:rctTop\|rectangleData:dp\"" {  } { { "../rectangletTest/rectangletTest.v" "dp" { Text "C:/Users/adeeb/Desktop/render/rectangletTest/rectangletTest.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543392359435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rectangleCtrl renderTest:r1\|rectangleTop:rctTop\|rectangleCtrl:cp " "Elaborating entity \"rectangleCtrl\" for hierarchy \"renderTest:r1\|rectangleTop:rctTop\|rectangleCtrl:cp\"" {  } { { "../rectangletTest/rectangletTest.v" "cp" { Text "C:/Users/adeeb/Desktop/render/rectangletTest/rectangletTest.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543392359442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ballMoveTest renderTest:r1\|ballMoveTest:ball " "Elaborating entity \"ballMoveTest\" for hierarchy \"renderTest:r1\|ballMoveTest:ball\"" {  } { { "renderTest.v" "ball" { Text "C:/Users/adeeb/Desktop/render/renderTest.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543392359447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ballMoveDataPath renderTest:r1\|ballMoveTest:ball\|ballMoveDataPath:ballDp " "Elaborating entity \"ballMoveDataPath\" for hierarchy \"renderTest:r1\|ballMoveTest:ball\|ballMoveDataPath:ballDp\"" {  } { { "../ballMove/ballMoveTest.v" "ballDp" { Text "C:/Users/adeeb/Desktop/ballMove/ballMoveTest.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543392359450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ballMoveControlPath renderTest:r1\|ballMoveTest:ball\|ballMoveControlPath:ballCp " "Elaborating entity \"ballMoveControlPath\" for hierarchy \"renderTest:r1\|ballMoveTest:ball\|ballMoveControlPath:ballCp\"" {  } { { "../ballMove/ballMoveTest.v" "ballCp" { Text "C:/Users/adeeb/Desktop/ballMove/ballMoveTest.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543392359456 ""}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "ballMove.v(137) " "Verilog HDL warning at ballMove.v(137): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "../ballMove/ballMove.v" "" { Text "C:/Users/adeeb/Desktop/ballMove/ballMove.v" 137 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1543392359457 "|render|ballMoveTest:ball|ballMoveControlPath:ballCp"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "ballMove.v(138) " "Verilog HDL warning at ballMove.v(138): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "../ballMove/ballMove.v" "" { Text "C:/Users/adeeb/Desktop/ballMove/ballMove.v" 138 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1543392359457 "|render|ballMoveTest:ball|ballMoveControlPath:ballCp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x_sel ballMove.v(151) " "Verilog HDL Always Construct warning at ballMove.v(151): inferring latch(es) for variable \"x_sel\", which holds its previous value in one or more paths through the always construct" {  } { { "../ballMove/ballMove.v" "" { Text "C:/Users/adeeb/Desktop/ballMove/ballMove.v" 151 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1543392359457 "|render|ballMoveTest:ball|ballMoveControlPath:ballCp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y_sel ballMove.v(151) " "Verilog HDL Always Construct warning at ballMove.v(151): inferring latch(es) for variable \"y_sel\", which holds its previous value in one or more paths through the always construct" {  } { { "../ballMove/ballMove.v" "" { Text "C:/Users/adeeb/Desktop/ballMove/ballMove.v" 151 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1543392359457 "|render|ballMoveTest:ball|ballMoveControlPath:ballCp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_sel\[0\] ballMove.v(151) " "Inferred latch for \"y_sel\[0\]\" at ballMove.v(151)" {  } { { "../ballMove/ballMove.v" "" { Text "C:/Users/adeeb/Desktop/ballMove/ballMove.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543392359458 "|render|ballMoveTest:ball|ballMoveControlPath:ballCp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_sel\[1\] ballMove.v(151) " "Inferred latch for \"y_sel\[1\]\" at ballMove.v(151)" {  } { { "../ballMove/ballMove.v" "" { Text "C:/Users/adeeb/Desktop/ballMove/ballMove.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543392359458 "|render|ballMoveTest:ball|ballMoveControlPath:ballCp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_sel\[2\] ballMove.v(151) " "Inferred latch for \"y_sel\[2\]\" at ballMove.v(151)" {  } { { "../ballMove/ballMove.v" "" { Text "C:/Users/adeeb/Desktop/ballMove/ballMove.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543392359458 "|render|ballMoveTest:ball|ballMoveControlPath:ballCp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_sel\[0\] ballMove.v(151) " "Inferred latch for \"x_sel\[0\]\" at ballMove.v(151)" {  } { { "../ballMove/ballMove.v" "" { Text "C:/Users/adeeb/Desktop/ballMove/ballMove.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543392359458 "|render|ballMoveTest:ball|ballMoveControlPath:ballCp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_sel\[1\] ballMove.v(151) " "Inferred latch for \"x_sel\[1\]\" at ballMove.v(151)" {  } { { "../ballMove/ballMove.v" "" { Text "C:/Users/adeeb/Desktop/ballMove/ballMove.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543392359458 "|render|ballMoveTest:ball|ballMoveControlPath:ballCp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_sel\[2\] ballMove.v(151) " "Inferred latch for \"x_sel\[2\]\" at ballMove.v(151)" {  } { { "../ballMove/ballMove.v" "" { Text "C:/Users/adeeb/Desktop/ballMove/ballMove.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543392359458 "|render|ballMoveTest:ball|ballMoveControlPath:ballCp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_decoder hex_decoder:h0 " "Elaborating entity \"hex_decoder\" for hierarchy \"hex_decoder:h0\"" {  } { { "render.v" "h0" { Text "C:/Users/adeeb/Desktop/render/render.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543392359461 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1543392360486 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "renderTest:r1\|ballMoveTest:ball\|ballMoveControlPath:ballCp\|y_sel\[0\] " "Latch renderTest:r1\|ballMoveTest:ball\|ballMoveControlPath:ballCp\|y_sel\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA renderTest:r1\|ballMoveTest:ball\|ballMoveControlPath:ballCp\|currentState.S_HIT_WALL " "Ports D and ENA on the latch are fed by the same signal renderTest:r1\|ballMoveTest:ball\|ballMoveControlPath:ballCp\|currentState.S_HIT_WALL" {  } { { "../ballMove/ballMove.v" "" { Text "C:/Users/adeeb/Desktop/ballMove/ballMove.v" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543392360533 ""}  } { { "../ballMove/ballMove.v" "" { Text "C:/Users/adeeb/Desktop/ballMove/ballMove.v" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543392360533 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "renderTest:r1\|ballMoveTest:ball\|ballMoveControlPath:ballCp\|y_sel\[1\] " "Latch renderTest:r1\|ballMoveTest:ball\|ballMoveControlPath:ballCp\|y_sel\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA renderTest:r1\|ballMoveTest:ball\|ballMoveControlPath:ballCp\|currentState.S_START_MOVE " "Ports D and ENA on the latch are fed by the same signal renderTest:r1\|ballMoveTest:ball\|ballMoveControlPath:ballCp\|currentState.S_START_MOVE" {  } { { "../ballMove/ballMove.v" "" { Text "C:/Users/adeeb/Desktop/ballMove/ballMove.v" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543392360533 ""}  } { { "../ballMove/ballMove.v" "" { Text "C:/Users/adeeb/Desktop/ballMove/ballMove.v" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543392360533 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "renderTest:r1\|ballMoveTest:ball\|ballMoveControlPath:ballCp\|x_sel\[1\] " "Latch renderTest:r1\|ballMoveTest:ball\|ballMoveControlPath:ballCp\|x_sel\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA renderTest:r1\|ballMoveTest:ball\|ballMoveControlPath:ballCp\|currentState.S_HIT_PADDLE " "Ports D and ENA on the latch are fed by the same signal renderTest:r1\|ballMoveTest:ball\|ballMoveControlPath:ballCp\|currentState.S_HIT_PADDLE" {  } { { "../ballMove/ballMove.v" "" { Text "C:/Users/adeeb/Desktop/ballMove/ballMove.v" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543392360533 ""}  } { { "../ballMove/ballMove.v" "" { Text "C:/Users/adeeb/Desktop/ballMove/ballMove.v" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543392360533 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "renderTest:r1\|ballMoveTest:ball\|ballMoveControlPath:ballCp\|x_sel\[0\] " "Latch renderTest:r1\|ballMoveTest:ball\|ballMoveControlPath:ballCp\|x_sel\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA renderTest:r1\|ballMoveTest:ball\|ballMoveControlPath:ballCp\|currentState.S_START_MOVE " "Ports D and ENA on the latch are fed by the same signal renderTest:r1\|ballMoveTest:ball\|ballMoveControlPath:ballCp\|currentState.S_START_MOVE" {  } { { "../ballMove/ballMove.v" "" { Text "C:/Users/adeeb/Desktop/ballMove/ballMove.v" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543392360534 ""}  } { { "../ballMove/ballMove.v" "" { Text "C:/Users/adeeb/Desktop/ballMove/ballMove.v" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543392360534 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "render.v" "" { Text "C:/Users/adeeb/Desktop/render/render.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543392360753 "|render|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "render.v" "" { Text "C:/Users/adeeb/Desktop/render/render.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543392360753 "|render|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "render.v" "" { Text "C:/Users/adeeb/Desktop/render/render.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543392360753 "|render|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "render.v" "" { Text "C:/Users/adeeb/Desktop/render/render.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543392360753 "|render|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "render.v" "" { Text "C:/Users/adeeb/Desktop/render/render.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543392360753 "|render|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "render.v" "" { Text "C:/Users/adeeb/Desktop/render/render.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543392360753 "|render|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "render.v" "" { Text "C:/Users/adeeb/Desktop/render/render.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543392360753 "|render|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "render.v" "" { Text "C:/Users/adeeb/Desktop/render/render.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543392360753 "|render|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "render.v" "" { Text "C:/Users/adeeb/Desktop/render/render.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543392360753 "|render|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "render.v" "" { Text "C:/Users/adeeb/Desktop/render/render.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543392360753 "|render|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "render.v" "" { Text "C:/Users/adeeb/Desktop/render/render.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543392360753 "|render|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "render.v" "" { Text "C:/Users/adeeb/Desktop/render/render.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543392360753 "|render|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "render.v" "" { Text "C:/Users/adeeb/Desktop/render/render.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543392360753 "|render|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "render.v" "" { Text "C:/Users/adeeb/Desktop/render/render.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543392360753 "|render|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "render.v" "" { Text "C:/Users/adeeb/Desktop/render/render.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543392360753 "|render|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "render.v" "" { Text "C:/Users/adeeb/Desktop/render/render.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543392360753 "|render|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "render.v" "" { Text "C:/Users/adeeb/Desktop/render/render.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543392360753 "|render|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "render.v" "" { Text "C:/Users/adeeb/Desktop/render/render.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543392360753 "|render|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "render.v" "" { Text "C:/Users/adeeb/Desktop/render/render.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543392360753 "|render|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "render.v" "" { Text "C:/Users/adeeb/Desktop/render/render.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543392360753 "|render|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "render.v" "" { Text "C:/Users/adeeb/Desktop/render/render.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543392360753 "|render|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "render.v" "" { Text "C:/Users/adeeb/Desktop/render/render.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543392360753 "|render|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "render.v" "" { Text "C:/Users/adeeb/Desktop/render/render.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543392360753 "|render|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "render.v" "" { Text "C:/Users/adeeb/Desktop/render/render.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543392360753 "|render|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "render.v" "" { Text "C:/Users/adeeb/Desktop/render/render.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543392360753 "|render|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "render.v" "" { Text "C:/Users/adeeb/Desktop/render/render.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543392360753 "|render|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "render.v" "" { Text "C:/Users/adeeb/Desktop/render/render.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543392360753 "|render|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "render.v" "" { Text "C:/Users/adeeb/Desktop/render/render.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543392360753 "|render|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "render.v" "" { Text "C:/Users/adeeb/Desktop/render/render.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543392360753 "|render|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "render.v" "" { Text "C:/Users/adeeb/Desktop/render/render.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543392360753 "|render|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "render.v" "" { Text "C:/Users/adeeb/Desktop/render/render.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543392360753 "|render|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "render.v" "" { Text "C:/Users/adeeb/Desktop/render/render.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543392360753 "|render|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "render.v" "" { Text "C:/Users/adeeb/Desktop/render/render.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543392360753 "|render|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "render.v" "" { Text "C:/Users/adeeb/Desktop/render/render.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543392360753 "|render|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "render.v" "" { Text "C:/Users/adeeb/Desktop/render/render.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543392360753 "|render|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "render.v" "" { Text "C:/Users/adeeb/Desktop/render/render.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543392360753 "|render|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "render.v" "" { Text "C:/Users/adeeb/Desktop/render/render.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543392360753 "|render|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "render.v" "" { Text "C:/Users/adeeb/Desktop/render/render.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543392360753 "|render|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "render.v" "" { Text "C:/Users/adeeb/Desktop/render/render.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543392360753 "|render|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "render.v" "" { Text "C:/Users/adeeb/Desktop/render/render.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543392360753 "|render|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "render.v" "" { Text "C:/Users/adeeb/Desktop/render/render.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543392360753 "|render|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "render.v" "" { Text "C:/Users/adeeb/Desktop/render/render.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543392360753 "|render|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "render.v" "" { Text "C:/Users/adeeb/Desktop/render/render.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543392360753 "|render|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "render.v" "" { Text "C:/Users/adeeb/Desktop/render/render.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543392360753 "|render|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "render.v" "" { Text "C:/Users/adeeb/Desktop/render/render.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543392360753 "|render|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "render.v" "" { Text "C:/Users/adeeb/Desktop/render/render.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543392360753 "|render|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "render.v" "" { Text "C:/Users/adeeb/Desktop/render/render.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543392360753 "|render|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "render.v" "" { Text "C:/Users/adeeb/Desktop/render/render.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543392360753 "|render|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "render.v" "" { Text "C:/Users/adeeb/Desktop/render/render.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543392360753 "|render|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N VCC " "Pin \"VGA_SYNC_N\" is stuck at VCC" {  } { { "render.v" "" { Text "C:/Users/adeeb/Desktop/render/render.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543392360753 "|render|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1543392360753 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1543392360858 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543392361279 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/adeeb/Desktop/render/output_files/render.map.smsg " "Generated suppressed messages file C:/Users/adeeb/Desktop/render/output_files/render.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543392361353 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "5 0 1 0 0 " "Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1543392361595 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543392361595 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1 " "RST port on the PLL is not properly connected on instance vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1543392361700 ""}  } { { "db/altpll_80u.tdf" "" { Text "C:/Users/adeeb/Desktop/render/db/altpll_80u.tdf" 33 2 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1543392361700 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "render.v" "" { Text "C:/Users/adeeb/Desktop/render/render.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543392361805 "|render|KEY[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1543392361805 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "410 " "Implemented 410 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1543392361807 ""} { "Info" "ICUT_CUT_TM_OPINS" "81 " "Implemented 81 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1543392361807 ""} { "Info" "ICUT_CUT_TM_LCELLS" "304 " "Implemented 304 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1543392361807 ""} { "Info" "ICUT_CUT_TM_RAMS" "9 " "Implemented 9 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1543392361807 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1543392361807 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1543392361807 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 78 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 78 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4866 " "Peak virtual memory: 4866 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543392361878 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 28 03:06:01 2018 " "Processing ended: Wed Nov 28 03:06:01 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543392361878 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543392361878 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543392361878 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543392361878 ""}
