

================================================================
== Vitis HLS Report for 'data_exchange'
================================================================
* Date:           Fri Apr  2 17:13:18 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        exchange_stream_up_kernel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.402 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       20|       20|  66.660 ns|  66.660 ns|   20|   20|     none|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_164_1  |        8|        8|         2|          1|          1|     8|       yes|
        |- VITIS_LOOP_174_1  |        8|        8|         1|          1|          1|     8|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       54|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       81|    -|
|Register             |        -|     -|       16|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       16|      135|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln164_fu_140_p2        |         +|   0|  0|  12|           4|           1|
    |add_ln174_fu_157_p2        |         +|   0|  0|  12|           4|           1|
    |ap_block_pp0_stage0_01001  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_io         |       and|   0|  0|   2|           1|           1|
    |ap_block_state5            |       and|   0|  0|   2|           1|           1|
    |icmp_ln164_fu_146_p2       |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln174_fu_163_p2       |      icmp|   0|  0|   9|           4|           5|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1    |       xor|   0|  0|   2|           2|           1|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  54|          23|          19|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  31|          6|    1|          6|
    |ap_enable_reg_pp0_iter1  |  14|          3|    1|          3|
    |i_3_reg_129              |   9|          2|    4|          8|
    |i_reg_118                |   9|          2|    4|          8|
    |port_from_TDATA_blk_n    |   9|          2|    1|          2|
    |port_to_TDATA_blk_n      |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  81|         17|   12|         29|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  5|   0|    5|          0|
    |ap_enable_reg_pp0_iter0  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |i_3_reg_129              |  4|   0|    4|          0|
    |i_reg_118                |  4|   0|    4|          0|
    |icmp_ln164_reg_184       |  1|   0|    1|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 16|   0|   16|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+----------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|       data_exchange|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|       data_exchange|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|       data_exchange|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|       data_exchange|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|       data_exchange|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|       data_exchange|  return value|
|buffer_to_address0    |  out|    3|   ap_memory|           buffer_to|         array|
|buffer_to_ce0         |  out|    1|   ap_memory|           buffer_to|         array|
|buffer_to_q0          |   in|  512|   ap_memory|           buffer_to|         array|
|buffer_from_address0  |  out|    3|   ap_memory|         buffer_from|         array|
|buffer_from_ce0       |  out|    1|   ap_memory|         buffer_from|         array|
|buffer_from_we0       |  out|    1|   ap_memory|         buffer_from|         array|
|buffer_from_d0        |  out|  512|   ap_memory|         buffer_from|         array|
|port_to_TDATA         |  out|  512|        axis|    port_to_V_data_V|       pointer|
|port_to_TREADY        |   in|    1|        axis|    port_to_V_data_V|       pointer|
|port_to_TVALID        |  out|    1|        axis|    port_to_V_last_V|       pointer|
|port_to_TLAST         |  out|    1|        axis|    port_to_V_last_V|       pointer|
|port_to_TKEEP         |  out|   64|        axis|    port_to_V_keep_V|       pointer|
|port_to_TSTRB         |  out|   64|        axis|    port_to_V_strb_V|       pointer|
|port_from_TDATA       |   in|  512|        axis|  port_from_V_data_V|       pointer|
|port_from_TVALID      |   in|    1|        axis|  port_from_V_data_V|       pointer|
|port_from_TREADY      |  out|    1|        axis|  port_from_V_last_V|       pointer|
|port_from_TLAST       |   in|    1|        axis|  port_from_V_last_V|       pointer|
|port_from_TKEEP       |   in|   64|        axis|  port_from_V_keep_V|       pointer|
|port_from_TSTRB       |   in|   64|        axis|  port_from_V_strb_V|       pointer|
+----------------------+-----+-----+------------+--------------------+--------------+

