// Seed: 3130912916
module module_0 #(
    parameter id_6 = 32'd44
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7
);
  inout logic [7:0] id_7;
  input wire _id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_7[id_6] = id_4;
  wire id_8, id_9, id_10, id_11, id_12;
  wire [1 : 1] id_13;
  wire \id_14 ;
  ;
  always force id_10 = 1;
endmodule
module module_0 #(
    parameter id_0 = 32'd72,
    parameter id_1 = 32'd36,
    parameter id_4 = 32'd11,
    parameter id_7 = 32'd68
) (
    output wor _id_0,
    input  wor _id_1
);
  wire [1 : -1] id_3, _id_4, id_5, module_1;
  logic [id_1  +  id_0 : id_4] id_6;
  ;
  parameter id_7 = 1;
  assign id_6[1'h0 : id_7] = -1;
  logic id_8;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_8,
      id_8,
      id_3,
      id_7,
      id_6
  );
endmodule
