##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for VGA_CLK
		4.3::Critical Path Report for spi_oled_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. VGA_CLK:R)
		5.3::Critical Path Report for (VGA_CLK:R vs. VGA_CLK:R)
		5.4::Critical Path Report for (spi_oled_IntClock:R vs. spi_oled_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 9
Clock: CyBUS_CLK          | Frequency: 82.28 MHz  | Target: 65.14 MHz  | 
Clock: CyILO              | N/A                   | Target: 0.10 MHz   | 
Clock: CyIMO              | N/A                   | Target: 24.00 MHz  | 
Clock: CyMASTER_CLK       | N/A                   | Target: 65.14 MHz  | 
Clock: CyPLL_OUT          | N/A                   | Target: 65.14 MHz  | 
Clock: VGA_CLK            | Frequency: 64.75 MHz  | Target: 8.14 MHz   | 
Clock: clk_timer          | N/A                   | Target: 0.01 MHz   | 
Clock: clk_timer(routed)  | N/A                   | Target: 0.01 MHz   | 
Clock: spi_oled_IntClock  | Frequency: 68.97 MHz  | Target: 32.57 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock       Capture Clock      Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-----------------  -----------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK          CyBUS_CLK          15350.9          3198        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK          VGA_CLK            15350.9          7525        N/A              N/A         N/A              N/A         N/A              N/A         
VGA_CLK            VGA_CLK            122807           107363      N/A              N/A         N/A              N/A         N/A              N/A         
spi_oled_IntClock  spi_oled_IntClock  30701.8          16203       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name             Clock to Out  Clock Name:Phase     
--------------------  ------------  -------------------  
HSYNC_OUT(0)_PAD      26937         VGA_CLK:R            
VGA(0)_PAD            36465         VGA_CLK:R            
VSYNC_OUT(0)_PAD      26227         VGA_CLK:R            
pin_oled_clk(0)_PAD   24668         spi_oled_IntClock:R  
pin_oled_cs(0)_PAD    27046         spi_oled_IntClock:R  
pin_oled_mosi(0)_PAD  23814         spi_oled_IntClock:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 82.28 MHz | Target: 65.14 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \random:ClkSp:CtrlReg\/control_0
Path End       : \random:sC8:PRSdp:u0\/cs_addr_0
Capture Clock  : \random:sC8:PRSdp:u0\/clock
Path slack     : 3198p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15351
- Setup time                                       -8130
------------------------------------------------   ----- 
End-of-path required time (ps)                      7221

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4023
-------------------------------------   ---- 
End-of-path arrival time (ps)           4023
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\random:ClkSp:CtrlReg\/clock                                controlcell1        0      0  RISE       1

Data path
pin name                          model name     delay     AT  slack  edge  Fanout
--------------------------------  -------------  -----  -----  -----  ----  ------
\random:ClkSp:CtrlReg\/control_0  controlcell1    1210   1210   3198  RISE       1
\random:sC8:PRSdp:u0\/cs_addr_0   datapathcell1   2813   4023   3198  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\random:sC8:PRSdp:u0\/clock                                 datapathcell1       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for VGA_CLK
*************************************
Clock: VGA_CLK
Frequency: 64.75 MHz | Target: 8.14 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VERT:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \VERT:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \VERT:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 107363p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -4230
--------------------------------------------   ------ 
End-of-path required time (ps)                 118577

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11214
-------------------------------------   ----- 
End-of-path arrival time (ps)           11214
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell3       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\VERT:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3    760    760  107363  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0    760  107363  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2740   3500  107363  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell3   2584   6084  107363  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell3   5130  11214  107363  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell4      0  11214  107363  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u1\/clock                          datapathcell4       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for spi_oled_IntClock
***********************************************
Clock: spi_oled_IntClock
Frequency: 68.97 MHz | Target: 32.57 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:BitCounter\/count_1
Path End       : \spi_oled:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \spi_oled:BSPIM:sR8:Dp:u0\/clock
Path slack     : 16203p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -2850
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27852

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11648
-------------------------------------   ----- 
End-of-path arrival time (ps)           11648
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:BitCounter\/count_1   count7cell      1940   1940  16203  RISE       1
\spi_oled:BSPIM:load_rx_data\/main_3  macrocell2      3108   5048  16203  RISE       1
\spi_oled:BSPIM:load_rx_data\/q       macrocell2      3350   8398  16203  RISE       1
\spi_oled:BSPIM:sR8:Dp:u0\/f1_load    datapathcell7   3250  11648  16203  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:sR8:Dp:u0\/clock                           datapathcell7       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \random:ClkSp:CtrlReg\/control_0
Path End       : \random:sC8:PRSdp:u0\/cs_addr_0
Capture Clock  : \random:sC8:PRSdp:u0\/clock
Path slack     : 3198p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15351
- Setup time                                       -8130
------------------------------------------------   ----- 
End-of-path required time (ps)                      7221

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4023
-------------------------------------   ---- 
End-of-path arrival time (ps)           4023
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\random:ClkSp:CtrlReg\/clock                                controlcell1        0      0  RISE       1

Data path
pin name                          model name     delay     AT  slack  edge  Fanout
--------------------------------  -------------  -----  -----  -----  ----  ------
\random:ClkSp:CtrlReg\/control_0  controlcell1    1210   1210   3198  RISE       1
\random:sC8:PRSdp:u0\/cs_addr_0   datapathcell1   2813   4023   3198  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\random:sC8:PRSdp:u0\/clock                                 datapathcell1       0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. VGA_CLK:R)
*********************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PIXEL:Sync:ctrl_reg\/control_0
Path End       : cydff_1/main_0
Capture Clock  : cydff_1/clock_0
Path slack     : 7525p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#8 vs. VGA_CLK:R#2)   15351
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   11841

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4316
-------------------------------------   ---- 
End-of-path arrival time (ps)           4316
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PIXEL:Sync:ctrl_reg\/busclk                                controlcell6        0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
\PIXEL:Sync:ctrl_reg\/control_0  controlcell6   2050   2050   7525  RISE       1
cydff_1/main_0                   macrocell17    2266   4316   7525  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
cydff_1/clock_0                                            macrocell17         0      0  RISE       1


5.3::Critical Path Report for (VGA_CLK:R vs. VGA_CLK:R)
*******************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VERT:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \VERT:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \VERT:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 107363p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -4230
--------------------------------------------   ------ 
End-of-path required time (ps)                 118577

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11214
-------------------------------------   ----- 
End-of-path arrival time (ps)           11214
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell3       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\VERT:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3    760    760  107363  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0    760  107363  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2740   3500  107363  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell3   2584   6084  107363  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell3   5130  11214  107363  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell4      0  11214  107363  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u1\/clock                          datapathcell4       0      0  RISE       1


5.4::Critical Path Report for (spi_oled_IntClock:R vs. spi_oled_IntClock:R)
***************************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:BitCounter\/count_1
Path End       : \spi_oled:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \spi_oled:BSPIM:sR8:Dp:u0\/clock
Path slack     : 16203p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -2850
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27852

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11648
-------------------------------------   ----- 
End-of-path arrival time (ps)           11648
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:BitCounter\/count_1   count7cell      1940   1940  16203  RISE       1
\spi_oled:BSPIM:load_rx_data\/main_3  macrocell2      3108   5048  16203  RISE       1
\spi_oled:BSPIM:load_rx_data\/q       macrocell2      3350   8398  16203  RISE       1
\spi_oled:BSPIM:sR8:Dp:u0\/f1_load    datapathcell7   3250  11648  16203  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:sR8:Dp:u0\/clock                           datapathcell7       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \random:ClkSp:CtrlReg\/control_0
Path End       : \random:sC8:PRSdp:u0\/cs_addr_0
Capture Clock  : \random:sC8:PRSdp:u0\/clock
Path slack     : 3198p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15351
- Setup time                                       -8130
------------------------------------------------   ----- 
End-of-path required time (ps)                      7221

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4023
-------------------------------------   ---- 
End-of-path arrival time (ps)           4023
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\random:ClkSp:CtrlReg\/clock                                controlcell1        0      0  RISE       1

Data path
pin name                          model name     delay     AT  slack  edge  Fanout
--------------------------------  -------------  -----  -----  -----  ----  ------
\random:ClkSp:CtrlReg\/control_0  controlcell1    1210   1210   3198  RISE       1
\random:sC8:PRSdp:u0\/cs_addr_0   datapathcell1   2813   4023   3198  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\random:sC8:PRSdp:u0\/clock                                 datapathcell1       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PIXEL:Sync:ctrl_reg\/control_0
Path End       : cydff_1/main_0
Capture Clock  : cydff_1/clock_0
Path slack     : 7525p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#8 vs. VGA_CLK:R#2)   15351
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   11841

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4316
-------------------------------------   ---- 
End-of-path arrival time (ps)           4316
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PIXEL:Sync:ctrl_reg\/busclk                                controlcell6        0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
\PIXEL:Sync:ctrl_reg\/control_0  controlcell6   2050   2050   7525  RISE       1
cydff_1/main_0                   macrocell17    2266   4316   7525  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
cydff_1/clock_0                                            macrocell17         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \random:ClkSp:CtrlReg\/control_0
Path End       : \random:sC8:PRSdp:u0\/clk_en
Capture Clock  : \random:sC8:PRSdp:u0\/clock
Path slack     : 9248p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15351
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     13251

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4003
-------------------------------------   ---- 
End-of-path arrival time (ps)           4003
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\random:ClkSp:CtrlReg\/clock                                controlcell1        0      0  RISE       1

Data path
pin name                          model name     delay     AT  slack  edge  Fanout
--------------------------------  -------------  -----  -----  -----  ----  ------
\random:ClkSp:CtrlReg\/control_0  controlcell1    1210   1210   3198  RISE       1
\random:sC8:PRSdp:u0\/clk_en      datapathcell1   2793   4003   9248  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\random:sC8:PRSdp:u0\/clock                                 datapathcell1       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:BitCounter\/count_1
Path End       : \spi_oled:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \spi_oled:BSPIM:sR8:Dp:u0\/clock
Path slack     : 16203p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -2850
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27852

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11648
-------------------------------------   ----- 
End-of-path arrival time (ps)           11648
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:BitCounter\/count_1   count7cell      1940   1940  16203  RISE       1
\spi_oled:BSPIM:load_rx_data\/main_3  macrocell2      3108   5048  16203  RISE       1
\spi_oled:BSPIM:load_rx_data\/q       macrocell2      3350   8398  16203  RISE       1
\spi_oled:BSPIM:sR8:Dp:u0\/f1_load    datapathcell7   3250  11648  16203  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:sR8:Dp:u0\/clock                           datapathcell7       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb
Path End       : \spi_oled:BSPIM:RxStsReg\/status_6
Capture Clock  : \spi_oled:BSPIM:RxStsReg\/clock
Path slack     : 17479p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                        -500
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     30202

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12723
-------------------------------------   ----- 
End-of-path arrival time (ps)           12723
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:sR8:Dp:u0\/clock                           datapathcell7       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb  datapathcell7   3580   3580  17479  RISE       1
\spi_oled:BSPIM:rx_status_6\/main_5          macrocell5      2939   6519  17479  RISE       1
\spi_oled:BSPIM:rx_status_6\/q               macrocell5      3350   9869  17479  RISE       1
\spi_oled:BSPIM:RxStsReg\/status_6           statusicell2    2853  12723  17479  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:RxStsReg\/clock                            statusicell2        0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:BitCounter\/count_1
Path End       : \spi_oled:BSPIM:TxStsReg\/status_3
Capture Clock  : \spi_oled:BSPIM:TxStsReg\/clock
Path slack     : 17799p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                        -500
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     30202

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12402
-------------------------------------   ----- 
End-of-path arrival time (ps)           12402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:BitCounter\/count_1   count7cell     1940   1940  16203  RISE       1
\spi_oled:BSPIM:load_rx_data\/main_3  macrocell2     3108   5048  16203  RISE       1
\spi_oled:BSPIM:load_rx_data\/q       macrocell2     3350   8398  16203  RISE       1
\spi_oled:BSPIM:TxStsReg\/status_3    statusicell1   4004  12402  17799  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:TxStsReg\/clock                            statusicell1        0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:state_1\/q
Path End       : \spi_oled:BSPIM:sR8:Dp:u0\/cs_addr_1
Capture Clock  : \spi_oled:BSPIM:sR8:Dp:u0\/clock
Path slack     : 17994p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -6010
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     24692

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6698
-------------------------------------   ---- 
End-of-path arrival time (ps)           6698
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_1\/clock_0                           macrocell22         0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:state_1\/q            macrocell22     1250   1250  17994  RISE       1
\spi_oled:BSPIM:sR8:Dp:u0\/cs_addr_1  datapathcell7   5448   6698  17994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:sR8:Dp:u0\/clock                           datapathcell7       0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:state_2\/q
Path End       : \spi_oled:BSPIM:TxStsReg\/status_0
Capture Clock  : \spi_oled:BSPIM:TxStsReg\/clock
Path slack     : 18111p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                        -500
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     30202

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12090
-------------------------------------   ----- 
End-of-path arrival time (ps)           12090
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_2\/clock_0                           macrocell21         0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:state_2\/q           macrocell21    1250   1250  18111  RISE       1
\spi_oled:BSPIM:tx_status_0\/main_0  macrocell3     5183   6433  18111  RISE       1
\spi_oled:BSPIM:tx_status_0\/q       macrocell3     3350   9783  18111  RISE       1
\spi_oled:BSPIM:TxStsReg\/status_0   statusicell1   2308  12090  18111  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:TxStsReg\/clock                            statusicell1        0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:state_2\/q
Path End       : \spi_oled:BSPIM:sR8:Dp:u0\/cs_addr_2
Capture Clock  : \spi_oled:BSPIM:sR8:Dp:u0\/clock
Path slack     : 18350p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -6010
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     24692

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6342
-------------------------------------   ---- 
End-of-path arrival time (ps)           6342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_2\/clock_0                           macrocell21         0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:state_2\/q            macrocell21     1250   1250  18111  RISE       1
\spi_oled:BSPIM:sR8:Dp:u0\/cs_addr_2  datapathcell7   5092   6342  18350  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:sR8:Dp:u0\/clock                           datapathcell7       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:state_0\/q
Path End       : Net_16002/main_3
Capture Clock  : Net_16002/clock_0
Path slack     : 18737p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8455
-------------------------------------   ---- 
End-of-path arrival time (ps)           8455
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_0\/clock_0                           macrocell23         0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:state_0\/q  macrocell23   1250   1250  18737  RISE       1
Net_16002/main_3            macrocell18   7205   8455  18737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_16002/clock_0                                          macrocell18         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:state_0\/q
Path End       : \spi_oled:BSPIM:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \spi_oled:BSPIM:sR8:Dp:u0\/clock
Path slack     : 18925p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -6010
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     24692

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5767
-------------------------------------   ---- 
End-of-path arrival time (ps)           5767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_0\/clock_0                           macrocell23         0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:state_0\/q            macrocell23     1250   1250  18737  RISE       1
\spi_oled:BSPIM:sR8:Dp:u0\/cs_addr_0  datapathcell7   4517   5767  18925  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:sR8:Dp:u0\/clock                           datapathcell7       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \spi_oled:BSPIM:state_0\/main_3
Capture Clock  : \spi_oled:BSPIM:state_0\/clock_0
Path slack     : 19148p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8044
-------------------------------------   ---- 
End-of-path arrival time (ps)           8044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:sR8:Dp:u0\/clock                           datapathcell7       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell7   3580   3580  19148  RISE       1
\spi_oled:BSPIM:state_0\/main_3              macrocell23     4464   8044  19148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_0\/clock_0                           macrocell23         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \spi_oled:BSPIM:state_1\/main_8
Capture Clock  : \spi_oled:BSPIM:state_1\/clock_0
Path slack     : 19158p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8034
-------------------------------------   ---- 
End-of-path arrival time (ps)           8034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:sR8:Dp:u0\/clock                           datapathcell7       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell7   3580   3580  19148  RISE       1
\spi_oled:BSPIM:state_1\/main_8              macrocell22     4454   8034  19158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_1\/clock_0                           macrocell22         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:state_0\/q
Path End       : \spi_oled:BSPIM:load_cond\/main_2
Capture Clock  : \spi_oled:BSPIM:load_cond\/clock_0
Path slack     : 19311p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7881
-------------------------------------   ---- 
End-of-path arrival time (ps)           7881
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_0\/clock_0                           macrocell23         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:state_0\/q         macrocell23   1250   1250  18737  RISE       1
\spi_oled:BSPIM:load_cond\/main_2  macrocell24   6631   7881  19311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:load_cond\/clock_0                         macrocell24         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:sR8:Dp:u0\/so_comb
Path End       : Net_16001/main_4
Capture Clock  : Net_16001/clock_0
Path slack     : 19506p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7686
-------------------------------------   ---- 
End-of-path arrival time (ps)           7686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:sR8:Dp:u0\/clock                           datapathcell7       0      0  RISE       1

Data path
pin name                            model name     delay     AT  slack  edge  Fanout
----------------------------------  -------------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:sR8:Dp:u0\/so_comb  datapathcell7   5360   5360  19506  RISE       1
Net_16001/main_4                    macrocell20     2326   7686  19506  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_16001/clock_0                                          macrocell20         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:state_2\/q
Path End       : \spi_oled:BSPIM:state_1\/main_0
Capture Clock  : \spi_oled:BSPIM:state_1\/clock_0
Path slack     : 19546p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7645
-------------------------------------   ---- 
End-of-path arrival time (ps)           7645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_2\/clock_0                           macrocell21         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:state_2\/q       macrocell21   1250   1250  18111  RISE       1
\spi_oled:BSPIM:state_1\/main_0  macrocell22   6395   7645  19546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_1\/clock_0                           macrocell22         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:state_0\/q
Path End       : \spi_oled:BSPIM:cnt_enable\/main_2
Capture Clock  : \spi_oled:BSPIM:cnt_enable\/clock_0
Path slack     : 19716p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7476
-------------------------------------   ---- 
End-of-path arrival time (ps)           7476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_0\/clock_0                           macrocell23         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:state_0\/q          macrocell23   1250   1250  18737  RISE       1
\spi_oled:BSPIM:cnt_enable\/main_2  macrocell26   6226   7476  19716  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:cnt_enable\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:state_1\/q
Path End       : Net_16001/main_2
Capture Clock  : Net_16001/clock_0
Path slack     : 19796p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7396
-------------------------------------   ---- 
End-of-path arrival time (ps)           7396
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_1\/clock_0                           macrocell22         0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:state_1\/q  macrocell22   1250   1250  17994  RISE       1
Net_16001/main_2            macrocell20   6146   7396  19796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_16001/clock_0                                          macrocell20         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:state_1\/q
Path End       : \spi_oled:BSPIM:state_2\/main_1
Capture Clock  : \spi_oled:BSPIM:state_2\/clock_0
Path slack     : 19807p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7385
-------------------------------------   ---- 
End-of-path arrival time (ps)           7385
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_1\/clock_0                           macrocell22         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:state_1\/q       macrocell22   1250   1250  17994  RISE       1
\spi_oled:BSPIM:state_2\/main_1  macrocell21   6135   7385  19807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_2\/clock_0                           macrocell21         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:state_1\/q
Path End       : \spi_oled:BSPIM:load_cond\/main_1
Capture Clock  : \spi_oled:BSPIM:load_cond\/clock_0
Path slack     : 19929p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7263
-------------------------------------   ---- 
End-of-path arrival time (ps)           7263
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_1\/clock_0                           macrocell22         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:state_1\/q         macrocell22   1250   1250  17994  RISE       1
\spi_oled:BSPIM:load_cond\/main_1  macrocell24   6013   7263  19929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:load_cond\/clock_0                         macrocell24         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:state_1\/q
Path End       : \spi_oled:BSPIM:cnt_enable\/main_1
Capture Clock  : \spi_oled:BSPIM:cnt_enable\/clock_0
Path slack     : 19930p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7262
-------------------------------------   ---- 
End-of-path arrival time (ps)           7262
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_1\/clock_0                           macrocell22         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:state_1\/q          macrocell22   1250   1250  17994  RISE       1
\spi_oled:BSPIM:cnt_enable\/main_1  macrocell26   6012   7262  19930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:cnt_enable\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:state_2\/q
Path End       : \spi_oled:BSPIM:cnt_enable\/main_0
Capture Clock  : \spi_oled:BSPIM:cnt_enable\/clock_0
Path slack     : 20051p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7141
-------------------------------------   ---- 
End-of-path arrival time (ps)           7141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_2\/clock_0                           macrocell21         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:state_2\/q          macrocell21   1250   1250  18111  RISE       1
\spi_oled:BSPIM:cnt_enable\/main_0  macrocell26   5891   7141  20051  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:cnt_enable\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:BitCounter\/count_0
Path End       : Net_16001/main_9
Capture Clock  : Net_16001/clock_0
Path slack     : 20060p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7132
-------------------------------------   ---- 
End-of-path arrival time (ps)           7132
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:BitCounter\/count_0  count7cell    1940   1940  16504  RISE       1
Net_16001/main_9                     macrocell20   5192   7132  20060  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_16001/clock_0                                          macrocell20         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:state_2\/q
Path End       : Net_16002/main_1
Capture Clock  : Net_16002/clock_0
Path slack     : 20065p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7127
-------------------------------------   ---- 
End-of-path arrival time (ps)           7127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_2\/clock_0                           macrocell21         0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:state_2\/q  macrocell21   1250   1250  18111  RISE       1
Net_16002/main_1            macrocell18   5877   7127  20065  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_16002/clock_0                                          macrocell18         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:BitCounter\/count_0
Path End       : \spi_oled:BSPIM:ld_ident\/main_7
Capture Clock  : \spi_oled:BSPIM:ld_ident\/clock_0
Path slack     : 20123p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7069
-------------------------------------   ---- 
End-of-path arrival time (ps)           7069
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:BitCounter\/count_0  count7cell    1940   1940  16504  RISE       1
\spi_oled:BSPIM:ld_ident\/main_7     macrocell25   5129   7069  20123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:ld_ident\/clock_0                          macrocell25         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:BitCounter\/count_3
Path End       : \spi_oled:BSPIM:ld_ident\/main_4
Capture Clock  : \spi_oled:BSPIM:ld_ident\/clock_0
Path slack     : 20326p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6866
-------------------------------------   ---- 
End-of-path arrival time (ps)           6866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:BitCounter\/count_3  count7cell    1940   1940  16530  RISE       1
\spi_oled:BSPIM:ld_ident\/main_4     macrocell25   4926   6866  20326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:ld_ident\/clock_0                          macrocell25         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:BitCounter\/count_3
Path End       : \spi_oled:BSPIM:state_1\/main_4
Capture Clock  : \spi_oled:BSPIM:state_1\/clock_0
Path slack     : 20345p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6847
-------------------------------------   ---- 
End-of-path arrival time (ps)           6847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:BitCounter\/count_3  count7cell    1940   1940  16530  RISE       1
\spi_oled:BSPIM:state_1\/main_4      macrocell22   4907   6847  20345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_1\/clock_0                           macrocell22         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:BitCounter\/count_1
Path End       : \spi_oled:BSPIM:ld_ident\/main_6
Capture Clock  : \spi_oled:BSPIM:ld_ident\/clock_0
Path slack     : 20348p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6843
-------------------------------------   ---- 
End-of-path arrival time (ps)           6843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:BitCounter\/count_1  count7cell    1940   1940  16203  RISE       1
\spi_oled:BSPIM:ld_ident\/main_6     macrocell25   4903   6843  20348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:ld_ident\/clock_0                          macrocell25         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:BitCounter\/count_2
Path End       : \spi_oled:BSPIM:ld_ident\/main_5
Capture Clock  : \spi_oled:BSPIM:ld_ident\/clock_0
Path slack     : 20478p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6714
-------------------------------------   ---- 
End-of-path arrival time (ps)           6714
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:BitCounter\/count_2  count7cell    1940   1940  16373  RISE       1
\spi_oled:BSPIM:ld_ident\/main_5     macrocell25   4774   6714  20478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:ld_ident\/clock_0                          macrocell25         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:BitCounter\/count_2
Path End       : \spi_oled:BSPIM:state_1\/main_5
Capture Clock  : \spi_oled:BSPIM:state_1\/clock_0
Path slack     : 20490p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6702
-------------------------------------   ---- 
End-of-path arrival time (ps)           6702
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:BitCounter\/count_2  count7cell    1940   1940  16373  RISE       1
\spi_oled:BSPIM:state_1\/main_5      macrocell22   4762   6702  20490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_1\/clock_0                           macrocell22         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:BitCounter\/count_1
Path End       : \spi_oled:BSPIM:state_1\/main_6
Capture Clock  : \spi_oled:BSPIM:state_1\/clock_0
Path slack     : 20501p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6690
-------------------------------------   ---- 
End-of-path arrival time (ps)           6690
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:BitCounter\/count_1  count7cell    1940   1940  16203  RISE       1
\spi_oled:BSPIM:state_1\/main_6      macrocell22   4750   6690  20501  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_1\/clock_0                           macrocell22         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:BitCounter\/count_4
Path End       : \spi_oled:BSPIM:ld_ident\/main_3
Capture Clock  : \spi_oled:BSPIM:ld_ident\/clock_0
Path slack     : 20515p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6677
-------------------------------------   ---- 
End-of-path arrival time (ps)           6677
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:BitCounter\/count_4  count7cell    1940   1940  16685  RISE       1
\spi_oled:BSPIM:ld_ident\/main_3     macrocell25   4737   6677  20515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:ld_ident\/clock_0                          macrocell25         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:BitCounter\/count_4
Path End       : \spi_oled:BSPIM:state_1\/main_3
Capture Clock  : \spi_oled:BSPIM:state_1\/clock_0
Path slack     : 20532p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6660
-------------------------------------   ---- 
End-of-path arrival time (ps)           6660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:BitCounter\/count_4  count7cell    1940   1940  16685  RISE       1
\spi_oled:BSPIM:state_1\/main_3      macrocell22   4720   6660  20532  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_1\/clock_0                           macrocell22         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:BitCounter\/count_0
Path End       : \spi_oled:BSPIM:state_2\/main_7
Capture Clock  : \spi_oled:BSPIM:state_2\/clock_0
Path slack     : 20617p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6575
-------------------------------------   ---- 
End-of-path arrival time (ps)           6575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:BitCounter\/count_0  count7cell    1940   1940  16504  RISE       1
\spi_oled:BSPIM:state_2\/main_7      macrocell21   4635   6575  20617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_2\/clock_0                           macrocell21         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:state_2\/q
Path End       : \spi_oled:BSPIM:state_0\/main_0
Capture Clock  : \spi_oled:BSPIM:state_0\/clock_0
Path slack     : 20759p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6433
-------------------------------------   ---- 
End-of-path arrival time (ps)           6433
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_2\/clock_0                           macrocell21         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:state_2\/q       macrocell21   1250   1250  18111  RISE       1
\spi_oled:BSPIM:state_0\/main_0  macrocell23   5183   6433  20759  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_0\/clock_0                           macrocell23         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:state_2\/q
Path End       : \spi_oled:BSPIM:ld_ident\/main_0
Capture Clock  : \spi_oled:BSPIM:ld_ident\/clock_0
Path slack     : 20759p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6433
-------------------------------------   ---- 
End-of-path arrival time (ps)           6433
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_2\/clock_0                           macrocell21         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:state_2\/q        macrocell21   1250   1250  18111  RISE       1
\spi_oled:BSPIM:ld_ident\/main_0  macrocell25   5183   6433  20759  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:ld_ident\/clock_0                          macrocell25         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:BitCounter\/count_0
Path End       : \spi_oled:BSPIM:state_1\/main_7
Capture Clock  : \spi_oled:BSPIM:state_1\/clock_0
Path slack     : 20814p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6378
-------------------------------------   ---- 
End-of-path arrival time (ps)           6378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:BitCounter\/count_0  count7cell    1940   1940  16504  RISE       1
\spi_oled:BSPIM:state_1\/main_7      macrocell22   4438   6378  20814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_1\/clock_0                           macrocell22         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:state_2\/q
Path End       : \spi_oled:BSPIM:load_cond\/main_0
Capture Clock  : \spi_oled:BSPIM:load_cond\/clock_0
Path slack     : 20885p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6307
-------------------------------------   ---- 
End-of-path arrival time (ps)           6307
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_2\/clock_0                           macrocell21         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:state_2\/q         macrocell21   1250   1250  18111  RISE       1
\spi_oled:BSPIM:load_cond\/main_0  macrocell24   5057   6307  20885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:load_cond\/clock_0                         macrocell24         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:state_0\/q
Path End       : Net_16001/main_3
Capture Clock  : Net_16001/clock_0
Path slack     : 20954p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6237
-------------------------------------   ---- 
End-of-path arrival time (ps)           6237
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_0\/clock_0                           macrocell23         0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:state_0\/q  macrocell23   1250   1250  18737  RISE       1
Net_16001/main_3            macrocell20   4987   6237  20954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_16001/clock_0                                          macrocell20         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:state_1\/q
Path End       : Net_16003/main_2
Capture Clock  : Net_16003/clock_0
Path slack     : 21037p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6154
-------------------------------------   ---- 
End-of-path arrival time (ps)           6154
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_1\/clock_0                           macrocell22         0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:state_1\/q  macrocell22   1250   1250  17994  RISE       1
Net_16003/main_2            macrocell19   4904   6154  21037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_16003/clock_0                                          macrocell19         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:state_1\/q
Path End       : Net_16002/main_2
Capture Clock  : Net_16002/clock_0
Path slack     : 21148p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6044
-------------------------------------   ---- 
End-of-path arrival time (ps)           6044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_1\/clock_0                           macrocell22         0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:state_1\/q  macrocell22   1250   1250  17994  RISE       1
Net_16002/main_2            macrocell18   4794   6044  21148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_16002/clock_0                                          macrocell18         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:state_2\/q
Path End       : Net_16003/main_1
Capture Clock  : Net_16003/clock_0
Path slack     : 21152p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6040
-------------------------------------   ---- 
End-of-path arrival time (ps)           6040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_2\/clock_0                           macrocell21         0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:state_2\/q  macrocell21   1250   1250  18111  RISE       1
Net_16003/main_1            macrocell19   4790   6040  21152  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_16003/clock_0                                          macrocell19         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:BitCounter\/count_1
Path End       : \spi_oled:BSPIM:state_2\/main_6
Capture Clock  : \spi_oled:BSPIM:state_2\/clock_0
Path slack     : 21262p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5929
-------------------------------------   ---- 
End-of-path arrival time (ps)           5929
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:BitCounter\/count_1  count7cell    1940   1940  16203  RISE       1
\spi_oled:BSPIM:state_2\/main_6      macrocell21   3989   5929  21262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_2\/clock_0                           macrocell21         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \spi_oled:BSPIM:state_2\/main_8
Capture Clock  : \spi_oled:BSPIM:state_2\/clock_0
Path slack     : 21311p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5881
-------------------------------------   ---- 
End-of-path arrival time (ps)           5881
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:sR8:Dp:u0\/clock                           datapathcell7       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell7   3580   3580  19148  RISE       1
\spi_oled:BSPIM:state_2\/main_8              macrocell21     2301   5881  21311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_2\/clock_0                           macrocell21         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:state_0\/q
Path End       : Net_16003/main_3
Capture Clock  : Net_16003/clock_0
Path slack     : 21369p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5822
-------------------------------------   ---- 
End-of-path arrival time (ps)           5822
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_0\/clock_0                           macrocell23         0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:state_0\/q  macrocell23   1250   1250  18737  RISE       1
Net_16003/main_3            macrocell19   4572   5822  21369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_16003/clock_0                                          macrocell19         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:BitCounter\/count_1
Path End       : Net_16001/main_8
Capture Clock  : Net_16001/clock_0
Path slack     : 21405p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5787
-------------------------------------   ---- 
End-of-path arrival time (ps)           5787
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:BitCounter\/count_1  count7cell    1940   1940  16203  RISE       1
Net_16001/main_8                     macrocell20   3847   5787  21405  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_16001/clock_0                                          macrocell20         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:state_0\/q
Path End       : \spi_oled:BSPIM:state_2\/main_2
Capture Clock  : \spi_oled:BSPIM:state_2\/clock_0
Path slack     : 21406p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5786
-------------------------------------   ---- 
End-of-path arrival time (ps)           5786
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_0\/clock_0                           macrocell23         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:state_0\/q       macrocell23   1250   1250  18737  RISE       1
\spi_oled:BSPIM:state_2\/main_2  macrocell21   4536   5786  21406  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_2\/clock_0                           macrocell21         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:BitCounter\/count_3
Path End       : \spi_oled:BSPIM:state_2\/main_4
Capture Clock  : \spi_oled:BSPIM:state_2\/clock_0
Path slack     : 21409p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5783
-------------------------------------   ---- 
End-of-path arrival time (ps)           5783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:BitCounter\/count_3  count7cell    1940   1940  16530  RISE       1
\spi_oled:BSPIM:state_2\/main_4      macrocell21   3843   5783  21409  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_2\/clock_0                           macrocell21         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:BitCounter\/count_3
Path End       : Net_16001/main_6
Capture Clock  : Net_16001/clock_0
Path slack     : 21422p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5769
-------------------------------------   ---- 
End-of-path arrival time (ps)           5769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:BitCounter\/count_3  count7cell    1940   1940  16530  RISE       1
Net_16001/main_6                     macrocell20   3829   5769  21422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_16001/clock_0                                          macrocell20         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:BitCounter\/count_2
Path End       : \spi_oled:BSPIM:state_2\/main_5
Capture Clock  : \spi_oled:BSPIM:state_2\/clock_0
Path slack     : 21557p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5635
-------------------------------------   ---- 
End-of-path arrival time (ps)           5635
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:BitCounter\/count_2  count7cell    1940   1940  16373  RISE       1
\spi_oled:BSPIM:state_2\/main_5      macrocell21   3695   5635  21557  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_2\/clock_0                           macrocell21         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:BitCounter\/count_2
Path End       : Net_16001/main_7
Capture Clock  : Net_16001/clock_0
Path slack     : 21577p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5615
-------------------------------------   ---- 
End-of-path arrival time (ps)           5615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:BitCounter\/count_2  count7cell    1940   1940  16373  RISE       1
Net_16001/main_7                     macrocell20   3675   5615  21577  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_16001/clock_0                                          macrocell20         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:BitCounter\/count_4
Path End       : \spi_oled:BSPIM:state_2\/main_3
Capture Clock  : \spi_oled:BSPIM:state_2\/clock_0
Path slack     : 21588p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5604
-------------------------------------   ---- 
End-of-path arrival time (ps)           5604
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:BitCounter\/count_4  count7cell    1940   1940  16685  RISE       1
\spi_oled:BSPIM:state_2\/main_3      macrocell21   3664   5604  21588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_2\/clock_0                           macrocell21         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:BitCounter\/count_4
Path End       : Net_16001/main_5
Capture Clock  : Net_16001/clock_0
Path slack     : 21610p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5581
-------------------------------------   ---- 
End-of-path arrival time (ps)           5581
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:BitCounter\/count_4  count7cell    1940   1940  16685  RISE       1
Net_16001/main_5                     macrocell20   3641   5581  21610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_16001/clock_0                                          macrocell20         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:state_2\/q
Path End       : \spi_oled:BSPIM:state_2\/main_0
Capture Clock  : \spi_oled:BSPIM:state_2\/clock_0
Path slack     : 21676p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5516
-------------------------------------   ---- 
End-of-path arrival time (ps)           5516
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_2\/clock_0                           macrocell21         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:state_2\/q       macrocell21   1250   1250  18111  RISE       1
\spi_oled:BSPIM:state_2\/main_0  macrocell21   4266   5516  21676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_2\/clock_0                           macrocell21         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:state_2\/q
Path End       : Net_16001/main_1
Capture Clock  : Net_16001/clock_0
Path slack     : 21692p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5499
-------------------------------------   ---- 
End-of-path arrival time (ps)           5499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_2\/clock_0                           macrocell21         0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:state_2\/q  macrocell21   1250   1250  18111  RISE       1
Net_16001/main_1            macrocell20   4249   5499  21692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_16001/clock_0                                          macrocell20         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:BitCounter\/count_1
Path End       : \spi_oled:BSPIM:load_cond\/main_6
Capture Clock  : \spi_oled:BSPIM:load_cond\/clock_0
Path slack     : 22119p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5072
-------------------------------------   ---- 
End-of-path arrival time (ps)           5072
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:BitCounter\/count_1  count7cell    1940   1940  16203  RISE       1
\spi_oled:BSPIM:load_cond\/main_6    macrocell24   3132   5072  22119  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:load_cond\/clock_0                         macrocell24         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_16002/q
Path End       : Net_16002/main_0
Capture Clock  : Net_16002/clock_0
Path slack     : 22178p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5014
-------------------------------------   ---- 
End-of-path arrival time (ps)           5014
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_16002/clock_0                                          macrocell18         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_16002/q       macrocell18   1250   1250  22178  RISE       1
Net_16002/main_0  macrocell18   3764   5014  22178  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_16002/clock_0                                          macrocell18         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:ld_ident\/q
Path End       : Net_16001/main_10
Capture Clock  : Net_16001/clock_0
Path slack     : 22267p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4925
-------------------------------------   ---- 
End-of-path arrival time (ps)           4925
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:ld_ident\/clock_0                          macrocell25         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:ld_ident\/q  macrocell25   1250   1250  22267  RISE       1
Net_16001/main_10            macrocell20   3675   4925  22267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_16001/clock_0                                          macrocell20         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:ld_ident\/q
Path End       : \spi_oled:BSPIM:state_2\/main_9
Capture Clock  : \spi_oled:BSPIM:state_2\/clock_0
Path slack     : 22274p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4918
-------------------------------------   ---- 
End-of-path arrival time (ps)           4918
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:ld_ident\/clock_0                          macrocell25         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:ld_ident\/q      macrocell25   1250   1250  22267  RISE       1
\spi_oled:BSPIM:state_2\/main_9  macrocell21   3668   4918  22274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_2\/clock_0                           macrocell21         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:BitCounter\/count_2
Path End       : \spi_oled:BSPIM:load_cond\/main_5
Capture Clock  : \spi_oled:BSPIM:load_cond\/clock_0
Path slack     : 22300p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4891
-------------------------------------   ---- 
End-of-path arrival time (ps)           4891
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:BitCounter\/count_2  count7cell    1940   1940  16373  RISE       1
\spi_oled:BSPIM:load_cond\/main_5    macrocell24   2951   4891  22300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:load_cond\/clock_0                         macrocell24         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:BitCounter\/count_0
Path End       : \spi_oled:BSPIM:load_cond\/main_7
Capture Clock  : \spi_oled:BSPIM:load_cond\/clock_0
Path slack     : 22415p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4777
-------------------------------------   ---- 
End-of-path arrival time (ps)           4777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:BitCounter\/count_0  count7cell    1940   1940  16504  RISE       1
\spi_oled:BSPIM:load_cond\/main_7    macrocell24   2837   4777  22415  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:load_cond\/clock_0                         macrocell24         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:BitCounter\/count_3
Path End       : \spi_oled:BSPIM:load_cond\/main_4
Capture Clock  : \spi_oled:BSPIM:load_cond\/clock_0
Path slack     : 22445p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4746
-------------------------------------   ---- 
End-of-path arrival time (ps)           4746
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:BitCounter\/count_3  count7cell    1940   1940  16530  RISE       1
\spi_oled:BSPIM:load_cond\/main_4    macrocell24   2806   4746  22445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:load_cond\/clock_0                         macrocell24         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_16003/q
Path End       : Net_16003/main_0
Capture Clock  : Net_16003/clock_0
Path slack     : 22449p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4742
-------------------------------------   ---- 
End-of-path arrival time (ps)           4742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_16003/clock_0                                          macrocell19         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_16003/q       macrocell19   1250   1250  22449  RISE       1
Net_16003/main_0  macrocell19   3492   4742  22449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_16003/clock_0                                          macrocell19         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:BitCounter\/count_4
Path End       : \spi_oled:BSPIM:load_cond\/main_3
Capture Clock  : \spi_oled:BSPIM:load_cond\/clock_0
Path slack     : 22614p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4577
-------------------------------------   ---- 
End-of-path arrival time (ps)           4577
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:BitCounter\/count_4  count7cell    1940   1940  16685  RISE       1
\spi_oled:BSPIM:load_cond\/main_3    macrocell24   2637   4577  22614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:load_cond\/clock_0                         macrocell24         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:cnt_enable\/q
Path End       : \spi_oled:BSPIM:BitCounter\/enable
Capture Clock  : \spi_oled:BSPIM:BitCounter\/clock
Path slack     : 22779p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -4060
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     26642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3862
-------------------------------------   ---- 
End-of-path arrival time (ps)           3862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:cnt_enable\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:cnt_enable\/q       macrocell26   1250   1250  22779  RISE       1
\spi_oled:BSPIM:BitCounter\/enable  count7cell    2612   3862  22779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:state_1\/q
Path End       : \spi_oled:BSPIM:state_0\/main_1
Capture Clock  : \spi_oled:BSPIM:state_0\/clock_0
Path slack     : 22807p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4385
-------------------------------------   ---- 
End-of-path arrival time (ps)           4385
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_1\/clock_0                           macrocell22         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:state_1\/q       macrocell22   1250   1250  17994  RISE       1
\spi_oled:BSPIM:state_0\/main_1  macrocell23   3135   4385  22807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_0\/clock_0                           macrocell23         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:state_1\/q
Path End       : \spi_oled:BSPIM:ld_ident\/main_1
Capture Clock  : \spi_oled:BSPIM:ld_ident\/clock_0
Path slack     : 22807p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4385
-------------------------------------   ---- 
End-of-path arrival time (ps)           4385
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_1\/clock_0                           macrocell22         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:state_1\/q        macrocell22   1250   1250  17994  RISE       1
\spi_oled:BSPIM:ld_ident\/main_1  macrocell25   3135   4385  22807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:ld_ident\/clock_0                          macrocell25         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:state_1\/q
Path End       : \spi_oled:BSPIM:state_1\/main_1
Capture Clock  : \spi_oled:BSPIM:state_1\/clock_0
Path slack     : 22816p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4375
-------------------------------------   ---- 
End-of-path arrival time (ps)           4375
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_1\/clock_0                           macrocell22         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:state_1\/q       macrocell22   1250   1250  17994  RISE       1
\spi_oled:BSPIM:state_1\/main_1  macrocell22   3125   4375  22816  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_1\/clock_0                           macrocell22         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:cnt_enable\/q
Path End       : \spi_oled:BSPIM:cnt_enable\/main_3
Capture Clock  : \spi_oled:BSPIM:cnt_enable\/clock_0
Path slack     : 23353p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3839
-------------------------------------   ---- 
End-of-path arrival time (ps)           3839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:cnt_enable\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:cnt_enable\/q       macrocell26   1250   1250  22779  RISE       1
\spi_oled:BSPIM:cnt_enable\/main_3  macrocell26   2589   3839  23353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:cnt_enable\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:state_0\/q
Path End       : \spi_oled:BSPIM:state_0\/main_2
Capture Clock  : \spi_oled:BSPIM:state_0\/clock_0
Path slack     : 23358p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3834
-------------------------------------   ---- 
End-of-path arrival time (ps)           3834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_0\/clock_0                           macrocell23         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:state_0\/q       macrocell23   1250   1250  18737  RISE       1
\spi_oled:BSPIM:state_0\/main_2  macrocell23   2584   3834  23358  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_0\/clock_0                           macrocell23         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:state_0\/q
Path End       : \spi_oled:BSPIM:ld_ident\/main_2
Capture Clock  : \spi_oled:BSPIM:ld_ident\/clock_0
Path slack     : 23358p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3834
-------------------------------------   ---- 
End-of-path arrival time (ps)           3834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_0\/clock_0                           macrocell23         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:state_0\/q        macrocell23   1250   1250  18737  RISE       1
\spi_oled:BSPIM:ld_ident\/main_2  macrocell25   2584   3834  23358  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:ld_ident\/clock_0                          macrocell25         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:state_0\/q
Path End       : \spi_oled:BSPIM:state_1\/main_2
Capture Clock  : \spi_oled:BSPIM:state_1\/clock_0
Path slack     : 23361p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3831
-------------------------------------   ---- 
End-of-path arrival time (ps)           3831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_0\/clock_0                           macrocell23         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:state_0\/q       macrocell23   1250   1250  18737  RISE       1
\spi_oled:BSPIM:state_1\/main_2  macrocell22   2581   3831  23361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_1\/clock_0                           macrocell22         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:ld_ident\/q
Path End       : \spi_oled:BSPIM:state_1\/main_9
Capture Clock  : \spi_oled:BSPIM:state_1\/clock_0
Path slack     : 23365p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3827
-------------------------------------   ---- 
End-of-path arrival time (ps)           3827
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:ld_ident\/clock_0                          macrocell25         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:ld_ident\/q      macrocell25   1250   1250  22267  RISE       1
\spi_oled:BSPIM:state_1\/main_9  macrocell22   2577   3827  23365  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_1\/clock_0                           macrocell22         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:ld_ident\/q
Path End       : \spi_oled:BSPIM:ld_ident\/main_8
Capture Clock  : \spi_oled:BSPIM:ld_ident\/clock_0
Path slack     : 23365p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3826
-------------------------------------   ---- 
End-of-path arrival time (ps)           3826
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:ld_ident\/clock_0                          macrocell25         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:ld_ident\/q       macrocell25   1250   1250  22267  RISE       1
\spi_oled:BSPIM:ld_ident\/main_8  macrocell25   2576   3826  23365  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:ld_ident\/clock_0                          macrocell25         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:load_cond\/q
Path End       : \spi_oled:BSPIM:load_cond\/main_8
Capture Clock  : \spi_oled:BSPIM:load_cond\/clock_0
Path slack     : 23634p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:load_cond\/clock_0                         macrocell24         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:load_cond\/q       macrocell24   1250   1250  23634  RISE       1
\spi_oled:BSPIM:load_cond\/main_8  macrocell24   2308   3558  23634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:load_cond\/clock_0                         macrocell24         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_16001/q
Path End       : Net_16001/main_0
Capture Clock  : Net_16001/clock_0
Path slack     : 23647p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_16001/clock_0                                          macrocell20         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_16001/q       macrocell20   1250   1250  23647  RISE       1
Net_16001/main_0  macrocell20   2295   3545  23647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_16001/clock_0                                          macrocell20         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VERT:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \VERT:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \VERT:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 107363p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -4230
--------------------------------------------   ------ 
End-of-path required time (ps)                 118577

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11214
-------------------------------------   ----- 
End-of-path arrival time (ps)           11214
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell3       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\VERT:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3    760    760  107363  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0    760  107363  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2740   3500  107363  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell3   2584   6084  107363  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell3   5130  11214  107363  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell4      0  11214  107363  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u1\/clock                          datapathcell4       0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VERT:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \VERT:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \VERT:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 110663p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 116747

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6084
-------------------------------------   ---- 
End-of-path arrival time (ps)           6084
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell3       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\VERT:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3    760    760  107363  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0    760  107363  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2740   3500  107363  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell3   2584   6084  110663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell3       0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VERT:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \VERT:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \VERT:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 110667p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 116747

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6080
-------------------------------------   ---- 
End-of-path arrival time (ps)           6080
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell3       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\VERT:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3    760    760  107363  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0    760  107363  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2740   3500  107363  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell4   2580   6080  110667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u1\/clock                          datapathcell4       0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VSYNC:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \VSYNC:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \VSYNC:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 111789p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 116747

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4958
-------------------------------------   ---- 
End-of-path arrival time (ps)           4958
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VSYNC:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell5       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\VSYNC:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell5   2290   2290  111789  RISE       1
\VSYNC:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell5   2668   4958  111789  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VSYNC:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell5       0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HSYNC:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \HSYNC:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \HSYNC:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 111936p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 116747

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4811
-------------------------------------   ---- 
End-of-path arrival time (ps)           4811
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HSYNC:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell6       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\HSYNC:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell6   2290   2290  111936  RISE       1
\HSYNC:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell6   2521   4811  111936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HSYNC:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell6       0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1700/q
Path End       : \VSYNC:PWMUDB:genblk1:ctrlreg\/clk_en
Capture Clock  : \VSYNC:PWMUDB:genblk1:ctrlreg\/clock
Path slack     : 112112p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -2100
--------------------------------------------   ------ 
End-of-path required time (ps)                 120707

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8595
-------------------------------------   ---- 
End-of-path arrival time (ps)           8595
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1700/clock_0                                           macrocell7          0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
Net_1700/q                             macrocell7     1250   1250  112112  RISE       1
\VSYNC:PWMUDB:genblk1:ctrlreg\/clk_en  controlcell4   7345   8595  112112  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VSYNC:PWMUDB:genblk1:ctrlreg\/clock                       controlcell4        0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HORIZ:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \HORIZ:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \HORIZ:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 112171p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 116747

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4576
-------------------------------------   ---- 
End-of-path arrival time (ps)           4576
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HORIZ:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell2       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\HORIZ:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell2   2290   2290  112171  RISE       1
\HORIZ:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell2   2286   4576  112171  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HORIZ:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell2       0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1700/q
Path End       : \VERT:PWMUDB:genblk1:ctrlreg\/clk_en
Capture Clock  : \VERT:PWMUDB:genblk1:ctrlreg\/clock
Path slack     : 112459p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -2100
--------------------------------------------   ------ 
End-of-path required time (ps)                 120707

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8248
-------------------------------------   ---- 
End-of-path arrival time (ps)           8248
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1700/clock_0                                           macrocell7          0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
Net_1700/q                            macrocell7     1250   1250  112112  RISE       1
\VERT:PWMUDB:genblk1:ctrlreg\/clk_en  controlcell3   6998   8248  112459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VERT:PWMUDB:genblk1:ctrlreg\/clock                        controlcell3        0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HORIZ:PWMUDB:runmode_enable\/q
Path End       : \HORIZ:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \HORIZ:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 112611p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 116747

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4136
-------------------------------------   ---- 
End-of-path arrival time (ps)           4136
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HORIZ:PWMUDB:runmode_enable\/clock_0                      macrocell6          0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\HORIZ:PWMUDB:runmode_enable\/q        macrocell6      1250   1250  112611  RISE       1
\HORIZ:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell2   2886   4136  112611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HORIZ:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell2       0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1700/q
Path End       : \VSYNC:PWMUDB:sP8:pwmdp:u0\/clk_en
Capture Clock  : \VSYNC:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 112640p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -2100
--------------------------------------------   ------ 
End-of-path required time (ps)                 120707

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8067
-------------------------------------   ---- 
End-of-path arrival time (ps)           8067
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1700/clock_0                                           macrocell7          0      0  RISE       1

Data path
pin name                            model name     delay     AT   slack  edge  Fanout
----------------------------------  -------------  -----  -----  ------  ----  ------
Net_1700/q                          macrocell7      1250   1250  112112  RISE       1
\VSYNC:PWMUDB:sP8:pwmdp:u0\/clk_en  datapathcell5   6817   8067  112640  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VSYNC:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell5       0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1700/q
Path End       : Net_923/clk_en
Capture Clock  : Net_923/clock_0
Path slack     : 112640p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -2100
--------------------------------------------   ------ 
End-of-path required time (ps)                 120707

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8067
-------------------------------------   ---- 
End-of-path arrival time (ps)           8067
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1700/clock_0                                           macrocell7          0      0  RISE       1

Data path
pin name        model name   delay     AT   slack  edge  Fanout
--------------  -----------  -----  -----  ------  ----  ------
Net_1700/q      macrocell7    1250   1250  112112  RISE       1
Net_923/clk_en  macrocell10   6817   8067  112640  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_923/clock_0                                            macrocell10         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1700/q
Path End       : \VSYNC:PWMUDB:trig_last\/clk_en
Capture Clock  : \VSYNC:PWMUDB:trig_last\/clock_0
Path slack     : 112640p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -2100
--------------------------------------------   ------ 
End-of-path required time (ps)                 120707

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8067
-------------------------------------   ---- 
End-of-path arrival time (ps)           8067
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1700/clock_0                                           macrocell7          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
Net_1700/q                       macrocell7    1250   1250  112112  RISE       1
\VSYNC:PWMUDB:trig_last\/clk_en  macrocell11   6817   8067  112640  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VSYNC:PWMUDB:trig_last\/clock_0                           macrocell11         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1700/q
Path End       : \VSYNC:PWMUDB:runmode_enable\/clk_en
Capture Clock  : \VSYNC:PWMUDB:runmode_enable\/clock_0
Path slack     : 112640p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -2100
--------------------------------------------   ------ 
End-of-path required time (ps)                 120707

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8067
-------------------------------------   ---- 
End-of-path arrival time (ps)           8067
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1700/clock_0                                           macrocell7          0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
Net_1700/q                            macrocell7    1250   1250  112112  RISE       1
\VSYNC:PWMUDB:runmode_enable\/clk_en  macrocell12   6817   8067  112640  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VSYNC:PWMUDB:runmode_enable\/clock_0                      macrocell12         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1700/q
Path End       : Net_1730/clk_en
Capture Clock  : Net_1730/clock_0
Path slack     : 112640p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -2100
--------------------------------------------   ------ 
End-of-path required time (ps)                 120707

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8067
-------------------------------------   ---- 
End-of-path arrival time (ps)           8067
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1700/clock_0                                           macrocell7          0      0  RISE       1

Data path
pin name         model name   delay     AT   slack  edge  Fanout
---------------  -----------  -----  -----  ------  ----  ------
Net_1700/q       macrocell7    1250   1250  112112  RISE       1
Net_1730/clk_en  macrocell13   6817   8067  112640  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1730/clock_0                                           macrocell13         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VERT:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_923/main_1
Capture Clock  : Net_923/clock_0
Path slack     : 112666p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 119297

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6631
-------------------------------------   ---- 
End-of-path arrival time (ps)           6631
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell3       0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\VERT:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell3   1520   1520  112666  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell4      0   1520  112666  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell4   2230   3750  112666  RISE       1
Net_923/main_1                        macrocell10     2881   6631  112666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_923/clock_0                                            macrocell10         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VSYNC:PWMUDB:runmode_enable\/q
Path End       : \VSYNC:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \VSYNC:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 112785p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 116747

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3962
-------------------------------------   ---- 
End-of-path arrival time (ps)           3962
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VSYNC:PWMUDB:runmode_enable\/clock_0                      macrocell12         0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\VSYNC:PWMUDB:runmode_enable\/q        macrocell12     1250   1250  112785  RISE       1
\VSYNC:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell5   2712   3962  112785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VSYNC:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell5       0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_584/q
Path End       : \HSYNC:PWMUDB:trig_last\/main_0
Capture Clock  : \HSYNC:PWMUDB:trig_last\/clock_0
Path slack     : 112815p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 119297

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6482
-------------------------------------   ---- 
End-of-path arrival time (ps)           6482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_584/clock_0                                            macrocell8          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
Net_584/q                        macrocell8    1250   1250  112815  RISE       1
\HSYNC:PWMUDB:trig_last\/main_0  macrocell14   5232   6482  112815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HSYNC:PWMUDB:trig_last\/clock_0                           macrocell14         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_584/q
Path End       : \HSYNC:PWMUDB:runmode_enable\/main_0
Capture Clock  : \HSYNC:PWMUDB:runmode_enable\/clock_0
Path slack     : 112815p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 119297

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6482
-------------------------------------   ---- 
End-of-path arrival time (ps)           6482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_584/clock_0                                            macrocell8          0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
Net_584/q                             macrocell8    1250   1250  112815  RISE       1
\HSYNC:PWMUDB:runmode_enable\/main_0  macrocell15   5232   6482  112815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HSYNC:PWMUDB:runmode_enable\/clock_0                      macrocell15         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VERT:PWMUDB:runmode_enable\/q
Path End       : \VERT:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \VERT:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 112867p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 116747

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3880
-------------------------------------   ---- 
End-of-path arrival time (ps)           3880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VERT:PWMUDB:runmode_enable\/clock_0                       macrocell9          0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\VERT:PWMUDB:runmode_enable\/q         macrocell9      1250   1250  109570  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell4   2630   3880  112867  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u1\/clock                          datapathcell4       0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VERT:PWMUDB:runmode_enable\/q
Path End       : \VERT:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \VERT:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 112870p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 116747

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3877
-------------------------------------   ---- 
End-of-path arrival time (ps)           3877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VERT:PWMUDB:runmode_enable\/clock_0                       macrocell9          0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\VERT:PWMUDB:runmode_enable\/q         macrocell9      1250   1250  109570  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell3   2627   3877  112870  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell3       0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HSYNC:PWMUDB:runmode_enable\/q
Path End       : \HSYNC:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \HSYNC:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 112967p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 116747

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3780
-------------------------------------   ---- 
End-of-path arrival time (ps)           3780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HSYNC:PWMUDB:runmode_enable\/clock_0                      macrocell15         0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\HSYNC:PWMUDB:runmode_enable\/q        macrocell15     1250   1250  112967  RISE       1
\HSYNC:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell6   2530   3780  112967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HSYNC:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell6       0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1700/q
Path End       : \VERT:PWMUDB:sP16:pwmdp:u1\/clk_en
Capture Clock  : \VERT:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 113386p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -2100
--------------------------------------------   ------ 
End-of-path required time (ps)                 120707

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7321
-------------------------------------   ---- 
End-of-path arrival time (ps)           7321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1700/clock_0                                           macrocell7          0      0  RISE       1

Data path
pin name                            model name     delay     AT   slack  edge  Fanout
----------------------------------  -------------  -----  -----  ------  ----  ------
Net_1700/q                          macrocell7      1250   1250  112112  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u1\/clk_en  datapathcell4   6071   7321  113386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u1\/clock                          datapathcell4       0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1700/q
Path End       : \VERT:PWMUDB:runmode_enable\/clk_en
Capture Clock  : \VERT:PWMUDB:runmode_enable\/clock_0
Path slack     : 113386p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -2100
--------------------------------------------   ------ 
End-of-path required time (ps)                 120707

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7321
-------------------------------------   ---- 
End-of-path arrival time (ps)           7321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1700/clock_0                                           macrocell7          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
Net_1700/q                           macrocell7    1250   1250  112112  RISE       1
\VERT:PWMUDB:runmode_enable\/clk_en  macrocell9    6071   7321  113386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VERT:PWMUDB:runmode_enable\/clock_0                       macrocell9          0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1700/q
Path End       : \VERT:PWMUDB:sP16:pwmdp:u0\/clk_en
Capture Clock  : \VERT:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 113943p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -2100
--------------------------------------------   ------ 
End-of-path required time (ps)                 120707

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6764
-------------------------------------   ---- 
End-of-path arrival time (ps)           6764
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1700/clock_0                                           macrocell7          0      0  RISE       1

Data path
pin name                            model name     delay     AT   slack  edge  Fanout
----------------------------------  -------------  -----  -----  ------  ----  ------
Net_1700/q                          macrocell7      1250   1250  112112  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u0\/clk_en  datapathcell3   5514   6764  113943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell3       0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VSYNC:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \VSYNC:PWMUDB:runmode_enable\/main_4
Capture Clock  : \VSYNC:PWMUDB:runmode_enable\/clock_0
Path slack     : 114299p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 119297

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4998
-------------------------------------   ---- 
End-of-path arrival time (ps)           4998
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VSYNC:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell5       0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\VSYNC:PWMUDB:sP8:pwmdp:u0\/z0_comb   datapathcell5   2290   2290  111789  RISE       1
\VSYNC:PWMUDB:runmode_enable\/main_4  macrocell12     2708   4998  114299  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VSYNC:PWMUDB:runmode_enable\/clock_0                      macrocell12         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HSYNC:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \HSYNC:PWMUDB:runmode_enable\/main_4
Capture Clock  : \HSYNC:PWMUDB:runmode_enable\/clock_0
Path slack     : 114479p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 119297

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4818
-------------------------------------   ---- 
End-of-path arrival time (ps)           4818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HSYNC:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell6       0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\HSYNC:PWMUDB:sP8:pwmdp:u0\/z0_comb   datapathcell6   2290   2290  111936  RISE       1
\HSYNC:PWMUDB:runmode_enable\/main_4  macrocell15     2528   4818  114479  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HSYNC:PWMUDB:runmode_enable\/clock_0                      macrocell15         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HORIZ:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_1700/main_2
Capture Clock  : Net_1700/clock_0
Path slack     : 114495p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 119297

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4802
-------------------------------------   ---- 
End-of-path arrival time (ps)           4802
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HORIZ:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell2       0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\HORIZ:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell2   2510   2510  114495  RISE       1
Net_1700/main_2                       macrocell7      2292   4802  114495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1700/clock_0                                           macrocell7          0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VERT:PWMUDB:runmode_enable\/q
Path End       : Net_923/main_0
Capture Clock  : Net_923/clock_0
Path slack     : 114560p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 119297

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4737
-------------------------------------   ---- 
End-of-path arrival time (ps)           4737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VERT:PWMUDB:runmode_enable\/clock_0                       macrocell9          0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\VERT:PWMUDB:runmode_enable\/q  macrocell9    1250   1250  109570  RISE       1
Net_923/main_0                  macrocell10   3487   4737  114560  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_923/clock_0                                            macrocell10         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HORIZ:PWMUDB:sP8:pwmdp:u0\/ce0_comb
Path End       : Net_1700/main_1
Capture Clock  : Net_1700/clock_0
Path slack     : 114704p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 119297

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4593
-------------------------------------   ---- 
End-of-path arrival time (ps)           4593
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HORIZ:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell2       0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\HORIZ:PWMUDB:sP8:pwmdp:u0\/ce0_comb  datapathcell2   2300   2300  114704  RISE       1
Net_1700/main_1                       macrocell7      2293   4593  114704  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1700/clock_0                                           macrocell7          0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VSYNC:PWMUDB:sP8:pwmdp:u0\/ce0_comb
Path End       : Net_1730/main_1
Capture Clock  : Net_1730/clock_0
Path slack     : 114749p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 119297

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4548
-------------------------------------   ---- 
End-of-path arrival time (ps)           4548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VSYNC:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell5       0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\VSYNC:PWMUDB:sP8:pwmdp:u0\/ce0_comb  datapathcell5   2300   2300  114749  RISE       1
Net_1730/main_1                       macrocell13     2248   4548  114749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1730/clock_0                                           macrocell13         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HSYNC:PWMUDB:sP8:pwmdp:u0\/ce0_comb
Path End       : Net_1731/main_1
Capture Clock  : Net_1731/clock_0
Path slack     : 114765p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 119297

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4532
-------------------------------------   ---- 
End-of-path arrival time (ps)           4532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HSYNC:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell6       0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\HSYNC:PWMUDB:sP8:pwmdp:u0\/ce0_comb  datapathcell6   2300   2300  114765  RISE       1
Net_1731/main_1                       macrocell16     2232   4532  114765  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1731/clock_0                                           macrocell16         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VERT:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \VERT:PWMUDB:runmode_enable\/main_0
Capture Clock  : \VERT:PWMUDB:runmode_enable\/clock_0
Path slack     : 115144p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 119297

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4153
-------------------------------------   ---- 
End-of-path arrival time (ps)           4153
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VERT:PWMUDB:genblk1:ctrlreg\/clock                        controlcell3        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\VERT:PWMUDB:genblk1:ctrlreg\/control_7  controlcell3   1210   1210  115144  RISE       1
\VERT:PWMUDB:runmode_enable\/main_0      macrocell9     2943   4153  115144  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VERT:PWMUDB:runmode_enable\/clock_0                       macrocell9          0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HORIZ:PWMUDB:runmode_enable\/q
Path End       : Net_1700/main_0
Capture Clock  : Net_1700/clock_0
Path slack     : 115163p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 119297

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4134
-------------------------------------   ---- 
End-of-path arrival time (ps)           4134
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HORIZ:PWMUDB:runmode_enable\/clock_0                      macrocell6          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\HORIZ:PWMUDB:runmode_enable\/q  macrocell6    1250   1250  112611  RISE       1
Net_1700/main_0                  macrocell7    2884   4134  115163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1700/clock_0                                           macrocell7          0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HORIZ:PWMUDB:runmode_enable\/q
Path End       : Net_584/main_0
Capture Clock  : Net_584/clock_0
Path slack     : 115175p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 119297

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4122
-------------------------------------   ---- 
End-of-path arrival time (ps)           4122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HORIZ:PWMUDB:runmode_enable\/clock_0                      macrocell6          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\HORIZ:PWMUDB:runmode_enable\/q  macrocell6    1250   1250  112611  RISE       1
Net_584/main_0                   macrocell8    2872   4122  115175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_584/clock_0                                            macrocell8          0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HSYNC:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \HSYNC:PWMUDB:runmode_enable\/main_1
Capture Clock  : \HSYNC:PWMUDB:runmode_enable\/clock_0
Path slack     : 115180p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 119297

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4117
-------------------------------------   ---- 
End-of-path arrival time (ps)           4117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HSYNC:PWMUDB:genblk1:ctrlreg\/clock                       controlcell5        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\HSYNC:PWMUDB:genblk1:ctrlreg\/control_7  controlcell5   1210   1210  115180  RISE       1
\HSYNC:PWMUDB:runmode_enable\/main_1      macrocell15    2907   4117  115180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HSYNC:PWMUDB:runmode_enable\/clock_0                      macrocell15         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_923/q
Path End       : \VSYNC:PWMUDB:runmode_enable\/main_0
Capture Clock  : \VSYNC:PWMUDB:runmode_enable\/clock_0
Path slack     : 115225p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 119297

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4072
-------------------------------------   ---- 
End-of-path arrival time (ps)           4072
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_923/clock_0                                            macrocell10         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
Net_923/q                             macrocell10   1250   1250  115225  RISE       1
\VSYNC:PWMUDB:runmode_enable\/main_0  macrocell12   2822   4072  115225  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VSYNC:PWMUDB:runmode_enable\/clock_0                      macrocell12         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_923/q
Path End       : \VSYNC:PWMUDB:trig_last\/main_0
Capture Clock  : \VSYNC:PWMUDB:trig_last\/clock_0
Path slack     : 115232p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 119297

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4065
-------------------------------------   ---- 
End-of-path arrival time (ps)           4065
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_923/clock_0                                            macrocell10         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
Net_923/q                        macrocell10   1250   1250  115225  RISE       1
\VSYNC:PWMUDB:trig_last\/main_0  macrocell11   2815   4065  115232  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VSYNC:PWMUDB:trig_last\/clock_0                           macrocell11         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VSYNC:PWMUDB:runmode_enable\/q
Path End       : \VSYNC:PWMUDB:runmode_enable\/main_3
Capture Clock  : \VSYNC:PWMUDB:runmode_enable\/clock_0
Path slack     : 115343p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 119297

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3954
-------------------------------------   ---- 
End-of-path arrival time (ps)           3954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VSYNC:PWMUDB:runmode_enable\/clock_0                      macrocell12         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\VSYNC:PWMUDB:runmode_enable\/q       macrocell12   1250   1250  112785  RISE       1
\VSYNC:PWMUDB:runmode_enable\/main_3  macrocell12   2704   3954  115343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VSYNC:PWMUDB:runmode_enable\/clock_0                      macrocell12         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VSYNC:PWMUDB:runmode_enable\/q
Path End       : Net_1730/main_0
Capture Clock  : Net_1730/clock_0
Path slack     : 115343p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 119297

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3954
-------------------------------------   ---- 
End-of-path arrival time (ps)           3954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VSYNC:PWMUDB:runmode_enable\/clock_0                      macrocell12         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\VSYNC:PWMUDB:runmode_enable\/q  macrocell12   1250   1250  112785  RISE       1
Net_1730/main_0                  macrocell13   2704   3954  115343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1730/clock_0                                           macrocell13         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HSYNC:PWMUDB:runmode_enable\/q
Path End       : \HSYNC:PWMUDB:runmode_enable\/main_3
Capture Clock  : \HSYNC:PWMUDB:runmode_enable\/clock_0
Path slack     : 115519p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 119297

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3778
-------------------------------------   ---- 
End-of-path arrival time (ps)           3778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HSYNC:PWMUDB:runmode_enable\/clock_0                      macrocell15         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\HSYNC:PWMUDB:runmode_enable\/q       macrocell15   1250   1250  112967  RISE       1
\HSYNC:PWMUDB:runmode_enable\/main_3  macrocell15   2528   3778  115519  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HSYNC:PWMUDB:runmode_enable\/clock_0                      macrocell15         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HSYNC:PWMUDB:runmode_enable\/q
Path End       : Net_1731/main_0
Capture Clock  : Net_1731/clock_0
Path slack     : 115519p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 119297

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3778
-------------------------------------   ---- 
End-of-path arrival time (ps)           3778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HSYNC:PWMUDB:runmode_enable\/clock_0                      macrocell15         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\HSYNC:PWMUDB:runmode_enable\/q  macrocell15   1250   1250  112967  RISE       1
Net_1731/main_0                  macrocell16   2528   3778  115519  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1731/clock_0                                           macrocell16         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HORIZ:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \HORIZ:PWMUDB:runmode_enable\/main_0
Capture Clock  : \HORIZ:PWMUDB:runmode_enable\/clock_0
Path slack     : 115738p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 119297

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3559
-------------------------------------   ---- 
End-of-path arrival time (ps)           3559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HORIZ:PWMUDB:genblk1:ctrlreg\/clock                       controlcell2        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\HORIZ:PWMUDB:genblk1:ctrlreg\/control_7  controlcell2   1210   1210  115738  RISE       1
\HORIZ:PWMUDB:runmode_enable\/main_0      macrocell6     2349   3559  115738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HORIZ:PWMUDB:runmode_enable\/clock_0                      macrocell6          0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HSYNC:PWMUDB:trig_last\/q
Path End       : \HSYNC:PWMUDB:runmode_enable\/main_2
Capture Clock  : \HSYNC:PWMUDB:runmode_enable\/clock_0
Path slack     : 115804p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 119297

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3493
-------------------------------------   ---- 
End-of-path arrival time (ps)           3493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HSYNC:PWMUDB:trig_last\/clock_0                           macrocell14         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\HSYNC:PWMUDB:trig_last\/q            macrocell14   1250   1250  115804  RISE       1
\HSYNC:PWMUDB:runmode_enable\/main_2  macrocell15   2243   3493  115804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HSYNC:PWMUDB:runmode_enable\/clock_0                      macrocell15         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VSYNC:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \VSYNC:PWMUDB:runmode_enable\/main_1
Capture Clock  : \VSYNC:PWMUDB:runmode_enable\/clock_0
Path slack     : 115813p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 119297

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3484
-------------------------------------   ---- 
End-of-path arrival time (ps)           3484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VSYNC:PWMUDB:genblk1:ctrlreg\/clock                       controlcell4        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\VSYNC:PWMUDB:genblk1:ctrlreg\/control_7  controlcell4   1210   1210  115813  RISE       1
\VSYNC:PWMUDB:runmode_enable\/main_1      macrocell12    2274   3484  115813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VSYNC:PWMUDB:runmode_enable\/clock_0                      macrocell12         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VSYNC:PWMUDB:trig_last\/q
Path End       : \VSYNC:PWMUDB:runmode_enable\/main_2
Capture Clock  : \VSYNC:PWMUDB:runmode_enable\/clock_0
Path slack     : 115816p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 119297

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3481
-------------------------------------   ---- 
End-of-path arrival time (ps)           3481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VSYNC:PWMUDB:trig_last\/clock_0                           macrocell11         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\VSYNC:PWMUDB:trig_last\/q            macrocell11   1250   1250  115816  RISE       1
\VSYNC:PWMUDB:runmode_enable\/main_2  macrocell12   2231   3481  115816  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VSYNC:PWMUDB:runmode_enable\/clock_0                      macrocell12         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

