# Format: clock  timeReq  slackR/slackF  setupR/setupF  instName/pinName   # cycle(s)
REF_CLK(R)->ALU_CLK(R)	19.369   */2.388         */0.431         ALU/\ALU_OUT_reg[0] /D    1
REF_CLK(R)->ALU_CLK(R)	19.369   */5.233         */0.431         ALU/\ALU_OUT_reg[1] /D    1
REF_CLK(R)->ALU_CLK(R)	19.356   */8.199         */0.444         ALU/\ALU_OUT_reg[2] /D    1
REF_CLK(R)->ALU_CLK(R)	19.355   */10.693        */0.445         ALU/\ALU_OUT_reg[3] /D    1
REF_CLK(R)->ALU_CLK(R)	19.388   */11.967        */0.412         ALU/\ALU_OUT_reg[15] /D    1
REF_CLK(R)->ALU_CLK(R)	19.388   */12.171        */0.412         ALU/\ALU_OUT_reg[14] /D    1
REF_CLK(R)->ALU_CLK(R)	19.388   */12.616        */0.412         ALU/\ALU_OUT_reg[13] /D    1
REF_CLK(R)->ALU_CLK(R)	19.355   */12.896        */0.445         ALU/\ALU_OUT_reg[4] /D    1
REF_CLK(R)->ALU_CLK(R)	19.388   */12.973        */0.412         ALU/\ALU_OUT_reg[12] /D    1
REF_CLK(R)->ALU_CLK(R)	19.388   */13.262        */0.412         ALU/\ALU_OUT_reg[11] /D    1
REF_CLK(R)->ALU_CLK(R)	19.388   */13.421        */0.412         ALU/\ALU_OUT_reg[10] /D    1
REF_CLK(R)->ALU_CLK(R)	19.376   */13.650        */0.424         ALU/\ALU_OUT_reg[8] /D    1
REF_CLK(R)->ALU_CLK(R)	19.388   */13.827        */0.412         ALU/\ALU_OUT_reg[9] /D    1
REF_CLK(R)->ALU_CLK(R)	19.368   */13.833        */0.432         ALU/\ALU_OUT_reg[7] /D    1
REF_CLK(R)->ALU_CLK(R)	19.365   */14.369        */0.434         ALU/\ALU_OUT_reg[6] /D    1
REF_CLK(R)->ALU_CLK(R)	19.363   */14.611        */0.437         ALU/\ALU_OUT_reg[5] /D    1
REF_CLK(R)->REF_CLK(R)	19.493   15.943/*        0.307/*         FIFO_TOP/wptr_full/wfull_reg/D    1
REF_CLK(R)->REF_CLK(R)	19.425   */16.143        */0.375         FIFO_TOP/fifomem/\mem_reg[2][1] /D    1
REF_CLK(R)->REF_CLK(R)	19.425   */16.143        */0.375         FIFO_TOP/fifomem/\mem_reg[2][2] /D    1
REF_CLK(R)->REF_CLK(R)	19.425   */16.143        */0.375         FIFO_TOP/fifomem/\mem_reg[2][0] /D    1
REF_CLK(R)->REF_CLK(R)	19.426   */16.148        */0.374         FIFO_TOP/fifomem/\mem_reg[2][5] /D    1
REF_CLK(R)->REF_CLK(R)	19.427   */16.151        */0.373         FIFO_TOP/fifomem/\mem_reg[2][4] /D    1
REF_CLK(R)->REF_CLK(R)	19.428   */16.156        */0.372         FIFO_TOP/fifomem/\mem_reg[2][3] /D    1
REF_CLK(R)->REF_CLK(R)	19.428   */16.158        */0.372         FIFO_TOP/fifomem/\mem_reg[2][6] /D    1
REF_CLK(R)->REF_CLK(R)	19.428   */16.159        */0.372         FIFO_TOP/fifomem/\mem_reg[2][7] /D    1
REF_CLK(R)->REF_CLK(R)	19.423   */16.160        */0.377         FIFO_TOP/fifomem/\mem_reg[3][1] /D    1
REF_CLK(R)->REF_CLK(R)	19.426   */16.160        */0.374         FIFO_TOP/fifomem/\mem_reg[1][2] /D    1
REF_CLK(R)->REF_CLK(R)	19.426   */16.162        */0.374         FIFO_TOP/fifomem/\mem_reg[1][6] /D    1
REF_CLK(R)->REF_CLK(R)	19.427   */16.165        */0.373         FIFO_TOP/fifomem/\mem_reg[1][3] /D    1
REF_CLK(R)->REF_CLK(R)	19.427   */16.167        */0.373         FIFO_TOP/fifomem/\mem_reg[1][5] /D    1
REF_CLK(R)->REF_CLK(R)	19.428   */16.170        */0.372         FIFO_TOP/fifomem/\mem_reg[1][1] /D    1
REF_CLK(R)->REF_CLK(R)	19.428   */16.172        */0.372         FIFO_TOP/fifomem/\mem_reg[1][4] /D    1
REF_CLK(R)->REF_CLK(R)	19.428   */16.173        */0.372         FIFO_TOP/fifomem/\mem_reg[1][0] /D    1
REF_CLK(R)->REF_CLK(R)	19.425   */16.173        */0.375         FIFO_TOP/fifomem/\mem_reg[3][0] /D    1
REF_CLK(R)->REF_CLK(R)	19.425   */16.173        */0.375         FIFO_TOP/fifomem/\mem_reg[3][5] /D    1
REF_CLK(R)->REF_CLK(R)	19.425   */16.173        */0.375         FIFO_TOP/fifomem/\mem_reg[3][3] /D    1
REF_CLK(R)->REF_CLK(R)	19.428   */16.173        */0.372         FIFO_TOP/fifomem/\mem_reg[1][7] /D    1
REF_CLK(R)->REF_CLK(R)	19.427   */16.181        */0.373         FIFO_TOP/fifomem/\mem_reg[3][6] /D    1
REF_CLK(R)->REF_CLK(R)	19.428   */16.184        */0.372         FIFO_TOP/fifomem/\mem_reg[3][4] /D    1
REF_CLK(R)->REF_CLK(R)	19.426   */16.184        */0.374         FIFO_TOP/fifomem/\mem_reg[0][4] /D    1
REF_CLK(R)->REF_CLK(R)	19.426   */16.185        */0.374         FIFO_TOP/fifomem/\mem_reg[0][3] /D    1
REF_CLK(R)->REF_CLK(R)	19.426   */16.186        */0.374         FIFO_TOP/fifomem/\mem_reg[0][6] /D    1
REF_CLK(R)->REF_CLK(R)	19.427   */16.187        */0.373         FIFO_TOP/fifomem/\mem_reg[0][5] /D    1
REF_CLK(R)->REF_CLK(R)	19.428   */16.188        */0.372         FIFO_TOP/fifomem/\mem_reg[3][7] /D    1
REF_CLK(R)->REF_CLK(R)	19.429   */16.188        */0.371         FIFO_TOP/fifomem/\mem_reg[3][2] /D    1
REF_CLK(R)->REF_CLK(R)	19.428   */16.191        */0.372         FIFO_TOP/fifomem/\mem_reg[0][2] /D    1
REF_CLK(R)->REF_CLK(R)	19.428   */16.192        */0.372         FIFO_TOP/fifomem/\mem_reg[0][0] /D    1
REF_CLK(R)->REF_CLK(R)	19.429   */16.196        */0.371         FIFO_TOP/fifomem/\mem_reg[0][1] /D    1
REF_CLK(R)->REF_CLK(R)	19.429   */16.198        */0.371         FIFO_TOP/fifomem/\mem_reg[0][7] /D    1
REF_CLK(R)->REF_CLK(R)	19.464   16.199/*        0.336/*         DATA_SYNC/\sync_reg_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	19.419   */16.212        */0.381         FIFO_TOP/fifomem/\mem_reg[4][3] /D    1
REF_CLK(R)->REF_CLK(R)	19.380   */16.214        */0.420         RegFile/\registers_reg[5][3] /D    1
REF_CLK(R)->REF_CLK(R)	19.381   */16.217        */0.419         RegFile/\registers_reg[5][6] /D    1
REF_CLK(R)->REF_CLK(R)	19.379   */16.221        */0.421         RegFile/\registers_reg[7][4] /D    1
REF_CLK(R)->REF_CLK(R)	19.356   */16.225        */0.444         RegFile/\registers_reg[3][5] /D    1
REF_CLK(R)->REF_CLK(R)	19.381   */16.226        */0.419         RegFile/\registers_reg[6][2] /D    1
REF_CLK(R)->REF_CLK(R)	19.382   */16.226        */0.417         RegFile/\registers_reg[5][4] /D    1
REF_CLK(R)->REF_CLK(R)	19.381   */16.227        */0.419         RegFile/\registers_reg[6][6] /D    1
REF_CLK(R)->REF_CLK(R)	19.381   */16.227        */0.419         RegFile/\registers_reg[6][4] /D    1
REF_CLK(R)->REF_CLK(R)	19.381   */16.228        */0.419         RegFile/\registers_reg[7][6] /D    1
REF_CLK(R)->REF_CLK(R)	19.381   */16.229        */0.419         RegFile/\registers_reg[7][3] /D    1
REF_CLK(R)->REF_CLK(R)	19.382   */16.229        */0.418         RegFile/\registers_reg[7][2] /D    1
REF_CLK(R)->REF_CLK(R)	19.384   */16.230        */0.416         RegFile/\registers_reg[5][2] /D    1
REF_CLK(R)->REF_CLK(R)	19.385   */16.231        */0.415         RegFile/\registers_reg[5][0] /D    1
REF_CLK(R)->REF_CLK(R)	19.383   */16.231        */0.417         RegFile/\registers_reg[6][0] /D    1
REF_CLK(R)->REF_CLK(R)	19.381   */16.232        */0.419         RegFile/\registers_reg[6][5] /D    1
REF_CLK(R)->REF_CLK(R)	19.385   */16.232        */0.415         RegFile/\registers_reg[5][1] /D    1
REF_CLK(R)->REF_CLK(R)	19.384   */16.233        */0.416         RegFile/\registers_reg[7][7] /D    1
REF_CLK(R)->REF_CLK(R)	19.424   */16.233        */0.376         FIFO_TOP/fifomem/\mem_reg[4][2] /D    1
REF_CLK(R)->REF_CLK(R)	19.424   */16.233        */0.376         FIFO_TOP/fifomem/\mem_reg[4][1] /D    1
REF_CLK(R)->REF_CLK(R)	19.424   */16.236        */0.376         FIFO_TOP/fifomem/\mem_reg[4][6] /D    1
REF_CLK(R)->REF_CLK(R)	19.384   */16.236        */0.416         RegFile/\registers_reg[5][5] /D    1
REF_CLK(R)->REF_CLK(R)	19.425   */16.236        */0.375         FIFO_TOP/fifomem/\mem_reg[4][4] /D    1
REF_CLK(R)->REF_CLK(R)	19.384   */16.239        */0.416         RegFile/\registers_reg[7][0] /D    1
REF_CLK(R)->REF_CLK(R)	19.387   */16.239        */0.413         RegFile/\registers_reg[5][7] /D    1
REF_CLK(R)->REF_CLK(R)	19.372   */16.242        */0.428         RegFile/\registers_reg[15][5] /D    1
REF_CLK(R)->REF_CLK(R)	19.385   */16.243        */0.415         RegFile/\registers_reg[6][1] /D    1
REF_CLK(R)->REF_CLK(R)	19.386   */16.243        */0.414         RegFile/\registers_reg[6][7] /D    1
REF_CLK(R)->REF_CLK(R)	19.381   */16.244        */0.419         RegFile/\registers_reg[4][3] /D    1
REF_CLK(R)->REF_CLK(R)	19.383   */16.244        */0.417         RegFile/\registers_reg[4][7] /D    1
REF_CLK(R)->REF_CLK(R)	19.384   */16.246        */0.416         RegFile/\registers_reg[7][5] /D    1
REF_CLK(R)->REF_CLK(R)	19.385   */16.246        */0.415         RegFile/\registers_reg[6][3] /D    1
REF_CLK(R)->REF_CLK(R)	19.382   */16.247        */0.418         RegFile/\registers_reg[4][6] /D    1
REF_CLK(R)->REF_CLK(R)	19.386   */16.248        */0.414         RegFile/\registers_reg[7][1] /D    1
REF_CLK(R)->REF_CLK(R)	19.379   */16.248        */0.421         RegFile/\registers_reg[9][6] /D    1
REF_CLK(R)->REF_CLK(R)	19.382   */16.250        */0.418         RegFile/\registers_reg[3][0] /D    1
REF_CLK(R)->REF_CLK(R)	19.428   */16.250        */0.372         FIFO_TOP/fifomem/\mem_reg[4][5] /D    1
REF_CLK(R)->REF_CLK(R)	19.427   */16.250        */0.373         FIFO_TOP/fifomem/\mem_reg[4][7] /D    1
REF_CLK(R)->REF_CLK(R)	19.384   */16.253        */0.416         RegFile/\registers_reg[3][2] /D    1
REF_CLK(R)->REF_CLK(R)	19.378   */16.253        */0.422         RegFile/\registers_reg[0][5] /D    1
REF_CLK(R)->REF_CLK(R)	19.428   */16.254        */0.372         FIFO_TOP/fifomem/\mem_reg[4][0] /D    1
REF_CLK(R)->REF_CLK(R)	19.382   */16.255        */0.418         RegFile/\registers_reg[9][1] /D    1
REF_CLK(R)->REF_CLK(R)	19.380   */16.256        */0.420         RegFile/\registers_reg[9][4] /D    1
REF_CLK(R)->REF_CLK(R)	19.384   */16.257        */0.416         RegFile/\registers_reg[3][3] /D    1
REF_CLK(R)->REF_CLK(R)	19.377   */16.257        */0.423         RegFile/\registers_reg[15][6] /D    1
REF_CLK(R)->REF_CLK(R)	19.383   */16.258        */0.417         RegFile/\registers_reg[4][5] /D    1
REF_CLK(R)->REF_CLK(R)	19.386   */16.258        */0.414         RegFile/\registers_reg[3][1] /D    1
REF_CLK(R)->REF_CLK(R)	19.384   */16.260        */0.416         RegFile/\registers_reg[4][4] /D    1
REF_CLK(R)->REF_CLK(R)	19.385   */16.260        */0.415         RegFile/\registers_reg[3][6] /D    1
REF_CLK(R)->REF_CLK(R)	19.386   */16.261        */0.414         RegFile/\registers_reg[4][1] /D    1
REF_CLK(R)->REF_CLK(R)	19.387   */16.261        */0.413         RegFile/\registers_reg[3][7] /D    1
REF_CLK(R)->REF_CLK(R)	19.385   */16.261        */0.415         RegFile/\registers_reg[4][2] /D    1
REF_CLK(R)->REF_CLK(R)	19.379   */16.262        */0.421         RegFile/\registers_reg[11][4] /D    1
REF_CLK(R)->REF_CLK(R)	19.383   */16.262        */0.417         RegFile/\registers_reg[1][4] /D    1
REF_CLK(R)->REF_CLK(R)	19.386   */16.263        */0.413         RegFile/\registers_reg[4][0] /D    1
REF_CLK(R)->REF_CLK(R)	19.385   */16.263        */0.415         RegFile/\registers_reg[3][4] /D    1
REF_CLK(R)->REF_CLK(R)	19.383   */16.263        */0.417         RegFile/\registers_reg[1][6] /D    1
REF_CLK(R)->REF_CLK(R)	19.359   */16.263        */0.441         RegFile/\registers_reg[2][0] /D    1
REF_CLK(R)->REF_CLK(R)	19.360   */16.265        */0.440         RegFile/\registers_reg[2][7] /D    1
REF_CLK(R)->REF_CLK(R)	19.425   */16.268        */0.375         FIFO_TOP/fifomem/\mem_reg[6][1] /D    1
REF_CLK(R)->REF_CLK(R)	19.379   */16.268        */0.421         RegFile/\registers_reg[11][5] /D    1
REF_CLK(R)->REF_CLK(R)	19.385   */16.268        */0.415         RegFile/\registers_reg[9][7] /D    1
REF_CLK(R)->REF_CLK(R)	19.386   */16.268        */0.414         RegFile/\registers_reg[1][0] /D    1
REF_CLK(R)->REF_CLK(R)	19.385   */16.269        */0.415         RegFile/\registers_reg[1][1] /D    1
REF_CLK(R)->REF_CLK(R)	19.383   */16.269        */0.417         RegFile/\registers_reg[0][2] /D    1
REF_CLK(R)->REF_CLK(R)	19.384   */16.269        */0.416         RegFile/\registers_reg[9][3] /D    1
REF_CLK(R)->REF_CLK(R)	19.386   */16.269        */0.414         RegFile/\registers_reg[1][7] /D    1
REF_CLK(R)->REF_CLK(R)	19.383   */16.269        */0.417         RegFile/\registers_reg[1][5] /D    1
REF_CLK(R)->REF_CLK(R)	19.385   */16.269        */0.415         RegFile/\registers_reg[9][0] /D    1
REF_CLK(R)->REF_CLK(R)	19.382   */16.270        */0.418         RegFile/\registers_reg[11][2] /D    1
REF_CLK(R)->REF_CLK(R)	19.384   */16.270        */0.416         RegFile/\registers_reg[9][2] /D    1
REF_CLK(R)->REF_CLK(R)	19.385   */16.271        */0.415         RegFile/\registers_reg[1][3] /D    1
REF_CLK(R)->REF_CLK(R)	19.383   */16.271        */0.417         RegFile/\registers_reg[9][5] /D    1
REF_CLK(R)->REF_CLK(R)	19.386   */16.272        */0.414         RegFile/\registers_reg[1][2] /D    1
REF_CLK(R)->REF_CLK(R)	19.384   */16.273        */0.416         RegFile/\registers_reg[0][6] /D    1
REF_CLK(R)->REF_CLK(R)	19.427   */16.274        */0.373         FIFO_TOP/fifomem/\mem_reg[6][0] /D    1
REF_CLK(R)->REF_CLK(R)	19.427   */16.275        */0.373         FIFO_TOP/fifomem/\mem_reg[6][4] /D    1
REF_CLK(R)->REF_CLK(R)	19.386   */16.277        */0.414         RegFile/\registers_reg[0][1] /D    1
REF_CLK(R)->REF_CLK(R)	19.427   */16.277        */0.373         FIFO_TOP/fifomem/\mem_reg[6][5] /D    1
REF_CLK(R)->REF_CLK(R)	19.427   */16.277        */0.373         FIFO_TOP/fifomem/\mem_reg[6][3] /D    1
REF_CLK(R)->REF_CLK(R)	19.382   */16.277        */0.418         RegFile/\registers_reg[15][0] /D    1
REF_CLK(R)->REF_CLK(R)	19.383   */16.278        */0.417         RegFile/\registers_reg[15][7] /D    1
REF_CLK(R)->REF_CLK(R)	19.382   */16.278        */0.418         RegFile/\registers_reg[15][1] /D    1
REF_CLK(R)->REF_CLK(R)	19.385   */16.279        */0.415         RegFile/\registers_reg[0][4] /D    1
REF_CLK(R)->REF_CLK(R)	19.386   */16.279        */0.414         RegFile/\registers_reg[0][0] /D    1
REF_CLK(R)->REF_CLK(R)	19.383   */16.280        */0.417         RegFile/\registers_reg[11][6] /D    1
REF_CLK(R)->REF_CLK(R)	19.380   */16.280        */0.420         RegFile/\registers_reg[8][4] /D    1
REF_CLK(R)->REF_CLK(R)	19.385   */16.280        */0.415         RegFile/\registers_reg[0][3] /D    1
REF_CLK(R)->REF_CLK(R)	19.378   */16.280        */0.421         RegFile/\registers_reg[8][5] /D    1
REF_CLK(R)->REF_CLK(R)	19.385   */16.281        */0.415         RegFile/\registers_reg[11][1] /D    1
REF_CLK(R)->REF_CLK(R)	19.381   */16.281        */0.419         RegFile/\registers_reg[14][1] /D    1
REF_CLK(R)->REF_CLK(R)	19.382   */16.281        */0.418         RegFile/\registers_reg[15][2] /D    1
REF_CLK(R)->REF_CLK(R)	19.428   */16.281        */0.372         FIFO_TOP/fifomem/\mem_reg[6][6] /D    1
REF_CLK(R)->REF_CLK(R)	19.387   */16.282        */0.413         RegFile/\registers_reg[0][7] /D    1
REF_CLK(R)->REF_CLK(R)	19.381   */16.283        */0.419         RegFile/\registers_reg[8][3] /D    1
REF_CLK(R)->REF_CLK(R)	19.382   */16.283        */0.418         RegFile/\registers_reg[15][4] /D    1
REF_CLK(R)->REF_CLK(R)	19.382   */16.283        */0.418         RegFile/\registers_reg[15][3] /D    1
REF_CLK(R)->REF_CLK(R)	19.386   */16.285        */0.414         RegFile/\registers_reg[11][0] /D    1
REF_CLK(R)->REF_CLK(R)	19.381   */16.285        */0.419         RegFile/\registers_reg[2][5] /D    1
REF_CLK(R)->REF_CLK(R)	19.429   */16.285        */0.371         FIFO_TOP/fifomem/\mem_reg[6][2] /D    1
REF_CLK(R)->REF_CLK(R)	19.383   */16.285        */0.417         RegFile/\registers_reg[2][1] /D    1
REF_CLK(R)->REF_CLK(R)	19.385   */16.285        */0.415         RegFile/\registers_reg[11][3] /D    1
REF_CLK(R)->REF_CLK(R)	19.386   */16.286        */0.414         RegFile/\registers_reg[11][7] /D    1
REF_CLK(R)->REF_CLK(R)	19.432   */16.287        */0.368         FIFO_TOP/fifomem/\mem_reg[6][7] /D    1
REF_CLK(R)->REF_CLK(R)	19.380   */16.288        */0.420         RegFile/\registers_reg[12][3] /D    1
REF_CLK(R)->REF_CLK(R)	19.383   */16.288        */0.417         RegFile/\registers_reg[8][1] /D    1
REF_CLK(R)->REF_CLK(R)	19.384   */16.290        */0.416         RegFile/\registers_reg[2][3] /D    1
REF_CLK(R)->REF_CLK(R)	19.383   */16.290        */0.417         RegFile/\registers_reg[8][7] /D    1
REF_CLK(R)->REF_CLK(R)	19.426   */16.292        */0.374         FIFO_TOP/fifomem/\mem_reg[5][6] /D    1
REF_CLK(R)->REF_CLK(R)	19.384   */16.294        */0.416         RegFile/\registers_reg[8][2] /D    1
REF_CLK(R)->REF_CLK(R)	19.385   */16.294        */0.415         RegFile/\registers_reg[2][2] /D    1
REF_CLK(R)->REF_CLK(R)	19.383   */16.294        */0.417         RegFile/\registers_reg[14][2] /D    1
REF_CLK(R)->REF_CLK(R)	19.385   */16.295        */0.415         RegFile/\registers_reg[8][0] /D    1
REF_CLK(R)->REF_CLK(R)	19.385   */16.296        */0.415         RegFile/\registers_reg[2][4] /D    1
REF_CLK(R)->REF_CLK(R)	19.383   */16.296        */0.417         RegFile/\registers_reg[8][6] /D    1
REF_CLK(R)->REF_CLK(R)	19.427   */16.297        */0.373         FIFO_TOP/fifomem/\mem_reg[5][4] /D    1
REF_CLK(R)->REF_CLK(R)	19.385   */16.297        */0.414         RegFile/\registers_reg[2][6] /D    1
REF_CLK(R)->REF_CLK(R)	19.427   */16.297        */0.373         FIFO_TOP/fifomem/\mem_reg[5][7] /D    1
REF_CLK(R)->REF_CLK(R)	19.382   */16.297        */0.418         RegFile/\registers_reg[13][4] /D    1
REF_CLK(R)->REF_CLK(R)	19.382   */16.299        */0.418         RegFile/\registers_reg[10][0] /D    1
REF_CLK(R)->REF_CLK(R)	19.428   */16.299        */0.372         FIFO_TOP/fifomem/\mem_reg[5][3] /D    1
REF_CLK(R)->REF_CLK(R)	19.385   */16.299        */0.415         RegFile/\registers_reg[14][7] /D    1
REF_CLK(R)->REF_CLK(R)	19.428   */16.300        */0.372         FIFO_TOP/fifomem/\mem_reg[5][1] /D    1
REF_CLK(R)->REF_CLK(R)	19.384   */16.300        */0.416         RegFile/\registers_reg[14][4] /D    1
REF_CLK(R)->REF_CLK(R)	19.383   */16.300        */0.417         RegFile/\registers_reg[14][5] /D    1
REF_CLK(R)->REF_CLK(R)	19.384   */16.300        */0.416         RegFile/\registers_reg[12][0] /D    1
REF_CLK(R)->REF_CLK(R)	19.429   */16.302        */0.371         FIFO_TOP/fifomem/\mem_reg[5][2] /D    1
REF_CLK(R)->REF_CLK(R)	19.383   */16.303        */0.417         RegFile/\registers_reg[13][6] /D    1
REF_CLK(R)->REF_CLK(R)	19.384   */16.304        */0.416         RegFile/\registers_reg[12][6] /D    1
REF_CLK(R)->REF_CLK(R)	19.429   */16.304        */0.371         FIFO_TOP/fifomem/\mem_reg[5][5] /D    1
REF_CLK(R)->REF_CLK(R)	19.382   */16.305        */0.418         RegFile/\registers_reg[13][5] /D    1
REF_CLK(R)->REF_CLK(R)	19.384   */16.305        */0.416         RegFile/\registers_reg[14][0] /D    1
REF_CLK(R)->REF_CLK(R)	19.385   */16.305        */0.415         RegFile/\registers_reg[14][6] /D    1
REF_CLK(R)->REF_CLK(R)	19.429   */16.305        */0.371         FIFO_TOP/fifomem/\mem_reg[7][4] /D    1
REF_CLK(R)->REF_CLK(R)	19.384   */16.305        */0.416         RegFile/\registers_reg[13][3] /D    1
REF_CLK(R)->REF_CLK(R)	19.384   */16.306        */0.416         RegFile/\registers_reg[12][4] /D    1
REF_CLK(R)->REF_CLK(R)	19.430   */16.306        */0.370         FIFO_TOP/fifomem/\mem_reg[5][0] /D    1
REF_CLK(R)->REF_CLK(R)	19.384   */16.307        */0.416         RegFile/\registers_reg[13][2] /D    1
REF_CLK(R)->REF_CLK(R)	19.383   */16.307        */0.417         RegFile/\registers_reg[12][5] /D    1
REF_CLK(R)->REF_CLK(R)	19.382   */16.308        */0.417         RegFile/\registers_reg[10][4] /D    1
REF_CLK(R)->REF_CLK(R)	19.384   */16.308        */0.416         RegFile/\registers_reg[10][7] /D    1
REF_CLK(R)->REF_CLK(R)	19.386   */16.308        */0.414         RegFile/\registers_reg[14][3] /D    1
REF_CLK(R)->REF_CLK(R)	19.385   */16.308        */0.415         RegFile/\registers_reg[12][2] /D    1
REF_CLK(R)->REF_CLK(R)	19.383   */16.309        */0.417         RegFile/\registers_reg[10][3] /D    1
REF_CLK(R)->REF_CLK(R)	19.430   */16.310        */0.370         FIFO_TOP/fifomem/\mem_reg[7][0] /D    1
REF_CLK(R)->REF_CLK(R)	19.431   */16.310        */0.369         FIFO_TOP/fifomem/\mem_reg[7][2] /D    1
REF_CLK(R)->REF_CLK(R)	19.384   */16.312        */0.416         RegFile/\registers_reg[10][6] /D    1
REF_CLK(R)->REF_CLK(R)	19.386   */16.314        */0.414         RegFile/\registers_reg[13][1] /D    1
REF_CLK(R)->REF_CLK(R)	19.383   */16.314        */0.417         RegFile/\registers_reg[10][5] /D    1
REF_CLK(R)->REF_CLK(R)	19.387   */16.314        */0.413         RegFile/\registers_reg[12][7] /D    1
REF_CLK(R)->REF_CLK(R)	19.387   */16.314        */0.413         RegFile/\registers_reg[12][1] /D    1
REF_CLK(R)->REF_CLK(R)	19.388   */16.315        */0.412         RegFile/\registers_reg[13][7] /D    1
REF_CLK(R)->REF_CLK(R)	19.387   */16.315        */0.413         RegFile/\registers_reg[13][0] /D    1
REF_CLK(R)->REF_CLK(R)	19.432   */16.317        */0.368         FIFO_TOP/fifomem/\mem_reg[7][5] /D    1
REF_CLK(R)->REF_CLK(R)	19.386   */16.319        */0.414         RegFile/\registers_reg[10][2] /D    1
REF_CLK(R)->REF_CLK(R)	19.432   */16.321        */0.368         FIFO_TOP/fifomem/\mem_reg[7][7] /D    1
REF_CLK(R)->REF_CLK(R)	19.387   */16.321        */0.413         RegFile/\registers_reg[10][1] /D    1
REF_CLK(R)->REF_CLK(R)	19.433   */16.323        */0.367         FIFO_TOP/fifomem/\mem_reg[7][6] /D    1
REF_CLK(R)->REF_CLK(R)	19.433   */16.324        */0.367         FIFO_TOP/fifomem/\mem_reg[7][1] /D    1
REF_CLK(R)->REF_CLK(R)	19.433   */16.325        */0.367         FIFO_TOP/fifomem/\mem_reg[7][3] /D    1
REF_CLK(R)->ALU_CLK(R)	19.420   16.369/*        0.380/*         ALU/\ALU_OUT_reg[8] /RN    1
REF_CLK(R)->ALU_CLK(R)	19.427   16.375/*        0.373/*         ALU/\ALU_OUT_reg[12] /RN    1
REF_CLK(R)->ALU_CLK(R)	19.427   16.375/*        0.373/*         ALU/\ALU_OUT_reg[13] /RN    1
REF_CLK(R)->ALU_CLK(R)	19.427   16.375/*        0.373/*         ALU/\ALU_OUT_reg[14] /RN    1
REF_CLK(R)->ALU_CLK(R)	19.427   16.375/*        0.373/*         ALU/\ALU_OUT_reg[11] /RN    1
REF_CLK(R)->ALU_CLK(R)	19.427   16.376/*        0.373/*         ALU/\ALU_OUT_reg[10] /RN    1
REF_CLK(R)->ALU_CLK(R)	19.427   16.376/*        0.373/*         ALU/\ALU_OUT_reg[15] /RN    1
REF_CLK(R)->ALU_CLK(R)	19.427   16.376/*        0.373/*         ALU/\ALU_OUT_reg[9] /RN    1
REF_CLK(R)->ALU_CLK(R)	19.427   16.377/*        0.373/*         ALU/\ALU_OUT_reg[4] /RN    1
REF_CLK(R)->ALU_CLK(R)	19.427   16.377/*        0.373/*         ALU/\ALU_OUT_reg[5] /RN    1
REF_CLK(R)->ALU_CLK(R)	19.427   16.377/*        0.373/*         ALU/\ALU_OUT_reg[6] /RN    1
REF_CLK(R)->REF_CLK(R)	19.427   16.377/*        0.373/*         FIFO_TOP/wptr_full/\wbin_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	19.427   16.377/*        0.373/*         FIFO_TOP/wptr_full/wfull_reg/RN    1
REF_CLK(R)->REF_CLK(R)	19.427   16.377/*        0.373/*         FIFO_TOP/wptr_full/\wbin_reg[2] /RN    1
REF_CLK(R)->ALU_CLK(R)	19.427   16.377/*        0.373/*         ALU/\ALU_OUT_reg[7] /RN    1
REF_CLK(R)->REF_CLK(R)	19.427   16.377/*        0.373/*         FIFO_TOP/wptr_full/\wbin_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.427   16.377/*        0.373/*         FIFO_TOP/wptr_full/\wbin_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	19.427   16.377/*        0.373/*         FIFO_TOP/wptr_full/\wptr_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	19.427   16.377/*        0.373/*         FIFO_TOP/wptr_full/\wptr_reg[3] /RN    1
REF_CLK(R)->ALU_CLK(R)	19.427   16.378/*        0.373/*         ALU/\ALU_OUT_reg[3] /RN    1
REF_CLK(R)->ALU_CLK(R)	19.427   16.378/*        0.373/*         ALU/\ALU_OUT_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	19.427   16.378/*        0.373/*         FIFO_TOP/wptr_full/\wptr_reg[1] /RN    1
REF_CLK(R)->ALU_CLK(R)	19.427   16.378/*        0.373/*         ALU/\ALU_OUT_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.427   16.379/*        0.373/*         FIFO_TOP/wptr_full/\wptr_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	19.427   16.379/*        0.373/*         FIFO_TOP/sync_r2w/\out_reg[3] /RN    1
REF_CLK(R)->ALU_CLK(R)	19.427   16.380/*        0.373/*         ALU/OUT_VALID_reg/RN    1
REF_CLK(R)->REF_CLK(R)	19.427   16.381/*        0.373/*         FIFO_TOP/sync_r2w/\Q1_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	19.427   16.381/*        0.373/*         FIFO_TOP/sync_r2w/\out_reg[2] /RN    1
REF_CLK(R)->ALU_CLK(R)	19.427   16.381/*        0.373/*         ALU/\ALU_OUT_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	19.389   */16.382        */0.411         FIFO_TOP/wptr_full/\wptr_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	19.427   16.382/*        0.373/*         FIFO_TOP/sync_r2w/\out_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.427   16.382/*        0.373/*         FIFO_TOP/sync_r2w/\out_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	19.427   16.383/*        0.373/*         RegFile/\registers_reg[13][5] /RN    1
REF_CLK(R)->REF_CLK(R)	19.427   16.383/*        0.373/*         RegFile/\registers_reg[13][6] /RN    1
REF_CLK(R)->REF_CLK(R)	19.427   16.383/*        0.373/*         RegFile/\registers_reg[14][6] /RN    1
REF_CLK(R)->REF_CLK(R)	19.427   16.383/*        0.373/*         RegFile/\registers_reg[15][6] /RN    1
REF_CLK(R)->REF_CLK(R)	19.427   16.384/*        0.373/*         FIFO_TOP/sync_r2w/\Q1_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	19.427   16.384/*        0.373/*         SYS_CTRL/\current_state_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	19.427   16.384/*        0.373/*         SYS_CTRL/\current_state_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.427   16.385/*        0.373/*         FIFO_TOP/sync_r2w/\Q1_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.427   16.385/*        0.373/*         FIFO_TOP/sync_r2w/\Q1_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	19.427   16.386/*        0.373/*         SYS_CTRL/\current_state_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	19.427   16.387/*        0.373/*         SYS_CTRL/\current_state_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	19.427   16.388/*        0.373/*         RegFile/\registers_reg[13][7] /RN    1
REF_CLK(R)->REF_CLK(R)	19.427   16.389/*        0.373/*         SYS_CTRL/\Address_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	19.427   16.389/*        0.373/*         RegFile/\registers_reg[15][7] /RN    1
REF_CLK(R)->REF_CLK(R)	19.427   16.390/*        0.373/*         SYS_CTRL/\Address_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	19.427   16.395/*        0.373/*         SYS_CTRL/\Address_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.427   16.398/*        0.373/*         RegFile/\RdData_reg[6] /RN    1
REF_CLK(R)->REF_CLK(R)	19.427   16.400/*        0.373/*         RegFile/\RdData_reg[7] /RN    1
REF_CLK(R)->REF_CLK(R)	19.427   16.400/*        0.373/*         RegFile/\RdData_reg[4] /RN    1
REF_CLK(R)->REF_CLK(R)	19.427   16.400/*        0.373/*         RegFile/RdData_Valid_reg/RN    1
REF_CLK(R)->REF_CLK(R)	19.427   16.400/*        0.373/*         RegFile/\RdData_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.427   16.401/*        0.373/*         RegFile/\registers_reg[1][1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.427   16.401/*        0.373/*         RegFile/\RdData_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	19.427   16.401/*        0.373/*         RegFile/\registers_reg[0][0] /RN    1
REF_CLK(R)->REF_CLK(R)	19.427   16.401/*        0.373/*         RegFile/\RdData_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	19.427   16.401/*        0.373/*         RegFile/\RdData_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	19.427   16.401/*        0.373/*         RegFile/\RdData_reg[5] /RN    1
REF_CLK(R)->REF_CLK(R)	19.427   16.402/*        0.373/*         RegFile/\registers_reg[14][0] /RN    1
REF_CLK(R)->REF_CLK(R)	19.427   16.404/*        0.373/*         RegFile/\registers_reg[15][0] /RN    1
REF_CLK(R)->REF_CLK(R)	19.427   16.411/*        0.373/*         RegFile/\registers_reg[13][0] /RN    1
REF_CLK(R)->REF_CLK(R)	19.427   16.414/*        0.373/*         RegFile/\registers_reg[14][7] /RN    1
REF_CLK(R)->REF_CLK(R)	19.392   */16.472        */0.408         FIFO_TOP/wptr_full/\wptr_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	19.393   */16.535        */0.407         FIFO_TOP/wptr_full/\wptr_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	19.391   */16.590        */0.409         RegFile/\RdData_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	19.394   */16.613        */0.406         RegFile/\RdData_reg[5] /D    1
REF_CLK(R)->REF_CLK(R)	19.392   */16.627        */0.408         RegFile/\RdData_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	19.393   */16.648        */0.406         RegFile/\RdData_reg[4] /D    1
REF_CLK(R)->REF_CLK(R)	19.392   */16.687        */0.408         RegFile/\RdData_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	19.391   */16.688        */0.409         RegFile/\RdData_reg[7] /D    1
REF_CLK(R)->REF_CLK(R)	19.392   */16.700        */0.407         RegFile/\RdData_reg[6] /D    1
REF_CLK(R)->REF_CLK(R)	19.746   16.709/*        0.054/*         SYS_CTRL/\Address_reg[2] /SN    1
REF_CLK(R)->REF_CLK(R)	19.393   */16.712        */0.407         RegFile/\RdData_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	19.377   */16.716        */0.423         FIFO_TOP/wptr_full/\wptr_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	19.377   */16.716        */0.423         FIFO_TOP/wptr_full/\wbin_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	19.746   16.719/*        0.054/*         RegFile/\registers_reg[2][0] /SN    1
REF_CLK(R)->REF_CLK(R)	19.382   */16.730        */0.418         FIFO_TOP/wptr_full/\wbin_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	19.383   */16.779        */0.417         FIFO_TOP/wptr_full/\wbin_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	19.389   */16.889        */0.411         RegFile/RdData_Valid_reg/D    1
REF_CLK(R)->REF_CLK(R)	19.390   */16.970        */0.410         FIFO_TOP/wptr_full/\wbin_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	19.377   */17.215        */0.423         SYS_CTRL/\current_state_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	19.420   17.248/*        0.380/*         RegFile/\registers_reg[15][3] /RN    1
REF_CLK(R)->REF_CLK(R)	19.420   17.248/*        0.380/*         RegFile/\registers_reg[14][2] /RN    1
REF_CLK(R)->REF_CLK(R)	19.420   17.248/*        0.380/*         RegFile/\registers_reg[13][2] /RN    1
REF_CLK(R)->REF_CLK(R)	19.420   17.249/*        0.379/*         RegFile/\registers_reg[13][1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.420   17.249/*        0.379/*         RegFile/\registers_reg[8][6] /RN    1
REF_CLK(R)->REF_CLK(R)	19.420   17.249/*        0.379/*         RegFile/\registers_reg[12][2] /RN    1
REF_CLK(R)->REF_CLK(R)	19.420   17.249/*        0.379/*         RegFile/\registers_reg[14][5] /RN    1
REF_CLK(R)->REF_CLK(R)	19.420   17.249/*        0.379/*         RegFile/\registers_reg[15][1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.420   17.249/*        0.379/*         RegFile/\registers_reg[12][1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.420   17.249/*        0.379/*         RegFile/\registers_reg[15][5] /RN    1
REF_CLK(R)->REF_CLK(R)	19.420   17.249/*        0.379/*         RegFile/\registers_reg[12][7] /RN    1
REF_CLK(R)->REF_CLK(R)	19.420   17.249/*        0.379/*         RegFile/\registers_reg[15][4] /RN    1
REF_CLK(R)->REF_CLK(R)	19.420   17.249/*        0.379/*         RegFile/\registers_reg[12][0] /RN    1
REF_CLK(R)->REF_CLK(R)	19.420   17.249/*        0.379/*         RegFile/\registers_reg[13][3] /RN    1
REF_CLK(R)->REF_CLK(R)	19.420   17.249/*        0.379/*         RegFile/\registers_reg[15][2] /RN    1
REF_CLK(R)->REF_CLK(R)	19.420   17.249/*        0.379/*         RegFile/\registers_reg[12][6] /RN    1
REF_CLK(R)->REF_CLK(R)	19.420   17.250/*        0.379/*         RegFile/\registers_reg[12][5] /RN    1
REF_CLK(R)->REF_CLK(R)	19.420   17.250/*        0.379/*         RegFile/\registers_reg[13][4] /RN    1
REF_CLK(R)->REF_CLK(R)	19.420   17.250/*        0.379/*         RegFile/\registers_reg[14][4] /RN    1
REF_CLK(R)->REF_CLK(R)	19.420   17.250/*        0.379/*         RegFile/\registers_reg[6][7] /RN    1
REF_CLK(R)->REF_CLK(R)	19.421   17.250/*        0.379/*         RegFile/\registers_reg[12][4] /RN    1
REF_CLK(R)->REF_CLK(R)	19.421   17.251/*        0.379/*         RegFile/\registers_reg[8][7] /RN    1
REF_CLK(R)->REF_CLK(R)	19.421   17.251/*        0.379/*         RegFile/\registers_reg[11][7] /RN    1
REF_CLK(R)->REF_CLK(R)	19.421   17.251/*        0.379/*         RegFile/\registers_reg[12][3] /RN    1
REF_CLK(R)->REF_CLK(R)	19.421   17.251/*        0.379/*         RegFile/\registers_reg[9][0] /RN    1
REF_CLK(R)->REF_CLK(R)	19.421   17.252/*        0.379/*         RegFile/\registers_reg[10][0] /RN    1
REF_CLK(R)->REF_CLK(R)	19.421   17.253/*        0.379/*         RegFile/\registers_reg[9][7] /RN    1
REF_CLK(R)->REF_CLK(R)	19.421   17.253/*        0.379/*         RegFile/\registers_reg[11][6] /RN    1
REF_CLK(R)->REF_CLK(R)	19.421   17.253/*        0.379/*         RegFile/\registers_reg[14][3] /RN    1
REF_CLK(R)->REF_CLK(R)	19.421   17.253/*        0.379/*         RegFile/\registers_reg[10][2] /RN    1
REF_CLK(R)->REF_CLK(R)	19.421   17.254/*        0.379/*         RegFile/\registers_reg[10][6] /RN    1
REF_CLK(R)->REF_CLK(R)	19.421   17.254/*        0.379/*         RegFile/\registers_reg[14][1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.421   17.255/*        0.379/*         RegFile/\registers_reg[9][6] /RN    1
REF_CLK(R)->REF_CLK(R)	19.421   17.256/*        0.379/*         RegFile/\registers_reg[10][5] /RN    1
REF_CLK(R)->REF_CLK(R)	19.421   17.256/*        0.379/*         RegFile/\registers_reg[8][5] /RN    1
REF_CLK(R)->REF_CLK(R)	19.421   17.257/*        0.379/*         RegFile/\registers_reg[11][5] /RN    1
REF_CLK(R)->REF_CLK(R)	19.421   17.257/*        0.379/*         RegFile/\registers_reg[9][5] /RN    1
REF_CLK(R)->REF_CLK(R)	19.421   17.259/*        0.379/*         RegFile/\registers_reg[10][4] /RN    1
REF_CLK(R)->REF_CLK(R)	19.421   17.261/*        0.379/*         RegFile/\registers_reg[10][7] /RN    1
REF_CLK(R)->REF_CLK(R)	19.421   17.261/*        0.379/*         RegFile/\registers_reg[10][1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.421   17.261/*        0.379/*         RegFile/\registers_reg[10][3] /RN    1
REF_CLK(R)->REF_CLK(R)	19.421   17.261/*        0.379/*         RegFile/\registers_reg[8][4] /RN    1
REF_CLK(R)->REF_CLK(R)	19.421   17.261/*        0.379/*         RegFile/\registers_reg[9][4] /RN    1
REF_CLK(R)->REF_CLK(R)	19.421   17.263/*        0.379/*         RegFile/\registers_reg[11][4] /RN    1
REF_CLK(R)->REF_CLK(R)	19.422   17.268/*        0.378/*         RegFile/\registers_reg[9][3] /RN    1
REF_CLK(R)->REF_CLK(R)	19.422   17.269/*        0.378/*         RegFile/\registers_reg[11][3] /RN    1
REF_CLK(R)->REF_CLK(R)	19.422   17.275/*        0.378/*         RegFile/\registers_reg[8][3] /RN    1
REF_CLK(R)->REF_CLK(R)	19.422   17.276/*        0.378/*         RegFile/\registers_reg[11][2] /RN    1
REF_CLK(R)->REF_CLK(R)	19.422   17.277/*        0.378/*         RegFile/\registers_reg[8][2] /RN    1
REF_CLK(R)->REF_CLK(R)	19.422   17.278/*        0.378/*         RegFile/\registers_reg[9][2] /RN    1
REF_CLK(R)->REF_CLK(R)	19.422   17.280/*        0.378/*         RegFile/\registers_reg[11][1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.422   17.280/*        0.378/*         RegFile/\registers_reg[11][0] /RN    1
REF_CLK(R)->REF_CLK(R)	19.422   17.283/*        0.378/*         RegFile/\registers_reg[8][1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.422   17.283/*        0.378/*         RegFile/\registers_reg[7][2] /RN    1
REF_CLK(R)->REF_CLK(R)	19.422   17.283/*        0.378/*         RegFile/\registers_reg[4][5] /RN    1
REF_CLK(R)->REF_CLK(R)	19.422   17.284/*        0.378/*         RegFile/\registers_reg[4][6] /RN    1
REF_CLK(R)->REF_CLK(R)	19.422   17.284/*        0.378/*         RegFile/\registers_reg[7][7] /RN    1
REF_CLK(R)->REF_CLK(R)	19.422   17.284/*        0.378/*         RegFile/\registers_reg[9][1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.422   17.284/*        0.378/*         RegFile/\registers_reg[8][0] /RN    1
REF_CLK(R)->REF_CLK(R)	19.422   17.285/*        0.378/*         RegFile/\registers_reg[6][6] /RN    1
REF_CLK(R)->REF_CLK(R)	19.422   17.287/*        0.378/*         RegFile/\registers_reg[7][6] /RN    1
REF_CLK(R)->REF_CLK(R)	19.422   17.288/*        0.378/*         RegFile/\registers_reg[6][5] /RN    1
REF_CLK(R)->REF_CLK(R)	19.422   17.294/*        0.378/*         RegFile/\registers_reg[5][6] /RN    1
REF_CLK(R)->REF_CLK(R)	19.422   17.297/*        0.378/*         RegFile/\registers_reg[7][5] /RN    1
REF_CLK(R)->REF_CLK(R)	19.423   17.301/*        0.377/*         RegFile/\registers_reg[5][5] /RN    1
REF_CLK(R)->REF_CLK(R)	19.423   17.308/*        0.377/*         RegFile/\registers_reg[6][4] /RN    1
REF_CLK(R)->REF_CLK(R)	19.423   17.313/*        0.377/*         RegFile/\registers_reg[7][4] /RN    1
REF_CLK(R)->REF_CLK(R)	19.423   17.315/*        0.377/*         RegFile/\registers_reg[6][3] /RN    1
REF_CLK(R)->REF_CLK(R)	19.423   17.320/*        0.377/*         RegFile/\registers_reg[5][4] /RN    1
REF_CLK(R)->REF_CLK(R)	19.522   17.423/*        0.278/*         SYS_CTRL/\current_state_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	19.527   17.453/*        0.273/*         SYS_CTRL/\current_state_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	19.360   */17.524        */0.440         SYS_CTRL/\Address_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	19.386   */17.558        */0.414         SYS_CTRL/\Address_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	19.390   */17.566        */0.410         SYS_CTRL/\Address_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	19.392   */17.577        */0.408         SYS_CTRL/\Address_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	19.515   17.595/*        0.285/*         SYS_CTRL/\current_state_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	19.715   17.720/*        0.085/*         CLK_GATE/U0_TLATNCAX12M/E    1
REF_CLK(R)->ALU_CLK(R)	19.448   17.976/*        0.352/*         ALU/OUT_VALID_reg/D    1
REF_CLK(R)->REF_CLK(R)	19.418   18.116/*        0.382/*         DATA_SYNC/\sync_bus_reg[5] /RN    1
REF_CLK(R)->REF_CLK(R)	19.418   18.116/*        0.382/*         DATA_SYNC/\sync_bus_reg[6] /RN    1
REF_CLK(R)->REF_CLK(R)	19.418   18.116/*        0.382/*         DATA_SYNC/enable_pulse_d_reg/RN    1
REF_CLK(R)->REF_CLK(R)	19.418   18.116/*        0.382/*         DATA_SYNC/enable_flop_reg/RN    1
REF_CLK(R)->REF_CLK(R)	19.418   18.116/*        0.382/*         DATA_SYNC/\sync_bus_reg[4] /RN    1
REF_CLK(R)->REF_CLK(R)	19.418   18.116/*        0.382/*         DATA_SYNC/\sync_reg_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.418   18.117/*        0.382/*         DATA_SYNC/\sync_bus_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.418   18.117/*        0.382/*         DATA_SYNC/\sync_bus_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	19.418   18.117/*        0.382/*         DATA_SYNC/\sync_reg_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	19.418   18.118/*        0.382/*         DATA_SYNC/\sync_bus_reg[7] /RN    1
REF_CLK(R)->REF_CLK(R)	19.418   18.118/*        0.382/*         DATA_SYNC/\sync_bus_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	19.418   18.119/*        0.382/*         DATA_SYNC/\sync_bus_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	19.418   18.119/*        0.382/*         RegFile/\registers_reg[0][1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.418   18.119/*        0.382/*         RegFile/\registers_reg[0][7] /RN    1
REF_CLK(R)->REF_CLK(R)	19.418   18.121/*        0.382/*         RegFile/\registers_reg[0][2] /RN    1
REF_CLK(R)->REF_CLK(R)	19.418   18.122/*        0.382/*         RegFile/\registers_reg[0][6] /RN    1
REF_CLK(R)->REF_CLK(R)	19.418   18.122/*        0.382/*         RegFile/\registers_reg[0][3] /RN    1
REF_CLK(R)->REF_CLK(R)	19.418   18.122/*        0.382/*         RegFile/\registers_reg[0][5] /RN    1
REF_CLK(R)->REF_CLK(R)	19.418   18.122/*        0.382/*         RegFile/\registers_reg[0][4] /RN    1
REF_CLK(R)->REF_CLK(R)	19.418   18.123/*        0.382/*         RegFile/\registers_reg[1][0] /RN    1
REF_CLK(R)->REF_CLK(R)	19.418   18.123/*        0.382/*         RegFile/\registers_reg[2][1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.418   18.123/*        0.382/*         RegFile/\registers_reg[1][7] /RN    1
REF_CLK(R)->REF_CLK(R)	19.418   18.124/*        0.382/*         RegFile/\registers_reg[1][2] /RN    1
REF_CLK(R)->REF_CLK(R)	19.418   18.129/*        0.382/*         RegFile/\registers_reg[4][0] /RN    1
REF_CLK(R)->REF_CLK(R)	19.418   18.129/*        0.382/*         RegFile/\registers_reg[2][2] /RN    1
REF_CLK(R)->REF_CLK(R)	19.418   18.130/*        0.382/*         RegFile/\registers_reg[2][4] /RN    1
REF_CLK(R)->REF_CLK(R)	19.418   18.130/*        0.382/*         RegFile/\registers_reg[1][6] /RN    1
REF_CLK(R)->REF_CLK(R)	19.418   18.130/*        0.382/*         RegFile/\registers_reg[1][3] /RN    1
REF_CLK(R)->REF_CLK(R)	19.418   18.130/*        0.382/*         RegFile/\registers_reg[1][4] /RN    1
REF_CLK(R)->REF_CLK(R)	19.418   18.130/*        0.382/*         RegFile/\registers_reg[2][3] /RN    1
REF_CLK(R)->REF_CLK(R)	19.418   18.131/*        0.382/*         RegFile/\registers_reg[2][6] /RN    1
REF_CLK(R)->REF_CLK(R)	19.419   18.132/*        0.381/*         RegFile/\registers_reg[1][5] /RN    1
REF_CLK(R)->REF_CLK(R)	19.419   18.136/*        0.381/*         RegFile/\registers_reg[2][5] /RN    1
REF_CLK(R)->REF_CLK(R)	19.419   18.138/*        0.381/*         RegFile/\registers_reg[3][6] /RN    1
REF_CLK(R)->REF_CLK(R)	19.419   18.140/*        0.381/*         RegFile/\registers_reg[3][7] /RN    1
REF_CLK(R)->REF_CLK(R)	19.419   18.141/*        0.381/*         RegFile/\registers_reg[3][0] /RN    1
REF_CLK(R)->REF_CLK(R)	19.419   18.145/*        0.381/*         RegFile/\registers_reg[4][3] /RN    1
REF_CLK(R)->REF_CLK(R)	19.419   18.146/*        0.381/*         RegFile/\registers_reg[4][2] /RN    1
REF_CLK(R)->REF_CLK(R)	19.419   18.146/*        0.381/*         RegFile/\registers_reg[4][1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.419   18.147/*        0.381/*         RegFile/\registers_reg[5][2] /RN    1
REF_CLK(R)->REF_CLK(R)	19.420   18.151/*        0.380/*         RegFile/\registers_reg[5][1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.420   18.155/*        0.380/*         RegFile/\registers_reg[6][2] /RN    1
REF_CLK(R)->REF_CLK(R)	19.420   18.156/*        0.380/*         RegFile/\registers_reg[6][1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.420   18.161/*        0.380/*         RegFile/\registers_reg[5][0] /RN    1
REF_CLK(R)->REF_CLK(R)	19.390   */18.161        */0.410         DATA_SYNC/\sync_bus_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	19.420   18.162/*        0.380/*         RegFile/\registers_reg[7][1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.420   18.162/*        0.380/*         RegFile/\registers_reg[7][0] /RN    1
REF_CLK(R)->REF_CLK(R)	19.420   18.162/*        0.380/*         RegFile/\registers_reg[5][7] /RN    1
REF_CLK(R)->REF_CLK(R)	19.420   18.165/*        0.380/*         RegFile/\registers_reg[6][0] /RN    1
REF_CLK(R)->REF_CLK(R)	19.420   18.170/*        0.380/*         RegFile/\registers_reg[4][7] /RN    1
REF_CLK(R)->REF_CLK(R)	19.420   18.174/*        0.380/*         RegFile/\registers_reg[7][3] /RN    1
REF_CLK(R)->REF_CLK(R)	19.392   */18.174        */0.408         DATA_SYNC/\sync_bus_reg[4] /D    1
REF_CLK(R)->REF_CLK(R)	19.420   18.177/*        0.380/*         RegFile/\registers_reg[5][3] /RN    1
REF_CLK(R)->REF_CLK(R)	19.393   */18.181        */0.407         DATA_SYNC/\sync_bus_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	19.420   18.181/*        0.380/*         RegFile/\registers_reg[3][4] /RN    1
REF_CLK(R)->REF_CLK(R)	19.420   18.181/*        0.380/*         RegFile/\registers_reg[3][3] /RN    1
REF_CLK(R)->REF_CLK(R)	19.420   18.181/*        0.380/*         RegFile/\registers_reg[4][4] /RN    1
REF_CLK(R)->REF_CLK(R)	19.420   18.181/*        0.380/*         RegFile/\registers_reg[3][2] /RN    1
REF_CLK(R)->REF_CLK(R)	19.420   18.181/*        0.380/*         RegFile/\registers_reg[3][1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.393   */18.184        */0.407         DATA_SYNC/\sync_bus_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	19.393   */18.184        */0.406         DATA_SYNC/\sync_bus_reg[6] /D    1
REF_CLK(R)->REF_CLK(R)	19.393   */18.185        */0.406         DATA_SYNC/\sync_bus_reg[5] /D    1
REF_CLK(R)->REF_CLK(R)	19.393   */18.185        */0.406         DATA_SYNC/\sync_bus_reg[7] /D    1
REF_CLK(R)->REF_CLK(R)	19.394   */18.185        */0.406         DATA_SYNC/\sync_bus_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	19.734   18.445/*        0.066/*         RegFile/\registers_reg[2][7] /SN    1
REF_CLK(R)->REF_CLK(R)	19.735   18.451/*        0.065/*         RegFile/\registers_reg[3][5] /SN    1
REF_CLK(R)->REF_CLK(R)	19.387   */18.536        */0.413         DATA_SYNC/enable_pulse_d_reg/D    1
ALU_CLK(R)->ALU_CLK(R)	19.272   */18.767        */0.528         ALU/\ALU_OUT_reg[9] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.279   */18.784        */0.521         ALU/\ALU_OUT_reg[12] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.279   */18.788        */0.521         ALU/\ALU_OUT_reg[14] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.279   */18.790        */0.521         ALU/\ALU_OUT_reg[10] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.280   */18.790        */0.520         ALU/OUT_VALID_reg/SI    1
ALU_CLK(R)->ALU_CLK(R)	19.280   */18.790        */0.520         ALU/\ALU_OUT_reg[13] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.280   */18.793        */0.520         ALU/\ALU_OUT_reg[15] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.281   */18.799        */0.519         ALU/\ALU_OUT_reg[11] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.283   */18.808        */0.517         ALU/\ALU_OUT_reg[3] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.283   */18.812        */0.517         ALU/\ALU_OUT_reg[7] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.284   */18.812        */0.516         ALU/\ALU_OUT_reg[6] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.287   */18.812        */0.513         ALU/\ALU_OUT_reg[8] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.284   */18.814        */0.516         ALU/\ALU_OUT_reg[2] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.284   */18.814        */0.516         ALU/\ALU_OUT_reg[5] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.285   */18.818        */0.515         ALU/\ALU_OUT_reg[4] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.285   */18.819        */0.515         ALU/\ALU_OUT_reg[1] /SI    1
REF_CLK(R)->REF_CLK(R)	19.387   */18.894        */0.413         DATA_SYNC/enable_flop_reg/D    1
REF_CLK(R)->REF_CLK(R)	19.398   */18.955        */0.402         FIFO_TOP/sync_r2w/\out_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	19.398   */18.957        */0.402         FIFO_TOP/sync_r2w/\out_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	19.398   */18.959        */0.402         FIFO_TOP/sync_r2w/\out_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	19.398   */18.960        */0.402         FIFO_TOP/sync_r2w/\out_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	19.400   */18.967        */0.400         RST_SYNC_1/\sync_reg_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	19.400   */18.969        */0.400         DATA_SYNC/\sync_reg_reg[1] /D    1
@(R)->REF_CLK(R)	19.480   19.201/*        0.319/*         RST_SYNC_1/\sync_reg_reg[1] /RN    1
@(R)->REF_CLK(R)	19.488   19.208/*        0.312/*         RST_SYNC_1/\sync_reg_reg[0] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	99.193   */79.125        */0.607         FIFO_TOP/fifomem/\mem_reg[7][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */79.226        */0.522         RegFile/\registers_reg[3][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.282   */79.245        */0.518         RegFile/\registers_reg[14][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.466   94.859/*        0.334/*         UART_RX_TOP/E1/\BIT_COUNT_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.499   94.921/*        0.301/*         UART_RX_TOP/E1/\BIT_COUNT_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.463   95.027/*        0.337/*         UART_RX_TOP/E1/\BIT_COUNT_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.479   95.193/*        0.322/*         UART_RX_TOP/E1/\BIT_COUNT_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.383   */95.249        */0.417         RX_CLK_DIV/\count_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.384   */95.256        */0.416         RX_CLK_DIV/\count_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.384   */95.257        */0.416         RX_CLK_DIV/\count_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.385   */95.261        */0.415         RX_CLK_DIV/\count_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.385   */95.262        */0.415         RX_CLK_DIV/\count_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.385   */95.263        */0.415         RX_CLK_DIV/\count_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.385   */95.265        */0.415         RX_CLK_DIV/\count_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.378   */95.386        */0.422         UART_RX_TOP/E1/\EDGE_COUNT_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.383   */95.389        */0.417         UART_RX_TOP/E1/\EDGE_COUNT_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.383   */95.391        */0.417         UART_RX_TOP/E1/\EDGE_COUNT_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.384   */95.395        */0.416         UART_RX_TOP/E1/\EDGE_COUNT_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.383   */95.405        */0.417         UART_RX_TOP/E1/\EDGE_COUNT_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.390   */95.559        */0.410         RX_CLK_DIV/div_clk_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.355   */95.607        */0.445         RX_CLK_DIV/odd_edge_tog_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.382   */95.669        */0.418         TX_CLK_DIV/\count_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.383   */95.675        */0.417         TX_CLK_DIV/\count_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.384   */95.681        */0.416         TX_CLK_DIV/\count_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.384   */95.681        */0.416         TX_CLK_DIV/\count_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.385   */95.682        */0.415         TX_CLK_DIV/\count_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.385   */95.684        */0.415         TX_CLK_DIV/\count_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.385   */95.686        */0.415         TX_CLK_DIV/\count_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.359   */95.703        */0.441         UART_RX_TOP/F1/\current_state_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.363   */95.754        */0.437         UART_RX_TOP/F1/\current_state_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.511   95.802/*        0.289/*         UART_RX_TOP/F1/\current_state_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.495   95.807/*        0.305/*         UART_RX_TOP/F1/\current_state_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.386   */95.858        */0.414         UART_RX_TOP/S2/stop_error_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.389   */95.867        */0.411         UART_RX_TOP/P1/PARITY_ERROR_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.378   */95.882        */0.422         UART_RX_TOP/D2/\P_DATA_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.388   */96.009        */0.412         TX_CLK_DIV/div_clk_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.356   */96.038        */0.444         TX_CLK_DIV/odd_edge_tog_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.483   96.110/*        0.317/*         UART_RX_TOP/D2/\P_DATA_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.484   96.118/*        0.316/*         UART_RX_TOP/D2/\P_DATA_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.486   96.123/*        0.314/*         UART_RX_TOP/D2/\P_DATA_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.486   96.126/*        0.314/*         UART_RX_TOP/D2/\P_DATA_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.487   96.131/*        0.313/*         UART_RX_TOP/D2/\P_DATA_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.487   96.132/*        0.313/*         UART_RX_TOP/D2/\P_DATA_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.371   */96.283        */0.429         UART_RX_TOP/D2/\P_DATA_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.393   */96.472        */0.407         UART_RX_TOP/S1/start_glitch_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.382   */97.156        */0.418         UART_TX_TOP/\DATA_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.382   */97.158        */0.418         UART_TX_TOP/\DATA_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.383   */97.164        */0.417         UART_TX_TOP/\DATA_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.384   */97.167        */0.416         UART_TX_TOP/\DATA_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.384   */97.171        */0.416         UART_TX_TOP/\DATA_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.384   */97.171        */0.416         UART_TX_TOP/\DATA_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.385   */97.178        */0.415         UART_TX_TOP/\DATA_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.385   */97.178        */0.415         UART_TX_TOP/\DATA_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.441   97.183/*        0.359/*         FIFO_TOP/rptr_empty/rempty_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.382   */97.358        */0.418         UART_TX_TOP/S1/S_DATA_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.382   */97.366        */0.418         UART_TX_TOP/S1/\temp_registers_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.382   */97.371        */0.418         UART_TX_TOP/S1/\temp_registers_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.383   */97.372        */0.417         UART_TX_TOP/S1/\temp_registers_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.383   */97.377        */0.417         UART_TX_TOP/S1/\temp_registers_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.384   */97.380        */0.416         UART_TX_TOP/S1/\temp_registers_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.384   */97.382        */0.416         UART_TX_TOP/S1/\temp_registers_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.385   */97.385        */0.415         UART_TX_TOP/S1/\temp_registers_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.385   */97.389        */0.415         UART_TX_TOP/S1/\temp_registers_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.465   97.438/*        0.335/*         UART_RX_TOP/D1/\current_state_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.485   97.513/*        0.315/*         UART_RX_TOP/D1/\current_state_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.492   97.515/*        0.308/*         UART_TX_TOP/flag_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.491   97.526/*        0.310/*         UART_RX_TOP/D1/\current_state_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.464   97.546/*        0.336/*         UART_TX_TOP/S1/\count_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.466   97.560/*        0.334/*         UART_TX_TOP/S1/\count_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.382   */97.652        */0.418         FIFO_TOP/rptr_empty/\rptr_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.490   97.691/*        0.310/*         UART_TX_TOP/S1/\count_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.508   97.720/*        0.292/*         UART_TX_TOP/S1/\count_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.378   */97.730        */0.423         FIFO_TOP/rptr_empty/\rptr_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.520   97.732/*        0.280/*         UART_TX_TOP/S1/DONE_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.505   97.737/*        0.296/*         UART_TX_TOP/P1/PARITY_BIT_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.381   */97.808        */0.419         FIFO_TOP/rptr_empty/\rptr_reg[0] /D    1
@(R)->SCAN_CLK(R)	99.413   97.880/*        0.387/*         UART_TX_TOP/F1/\current_state_reg[3] /RN    1
@(R)->SCAN_CLK(R)	99.413   97.880/*        0.387/*         UART_TX_TOP/F1/\current_state_reg[4] /RN    1
@(R)->SCAN_CLK(R)	99.413   97.880/*        0.387/*         UART_TX_TOP/F1/\current_state_reg[2] /RN    1
@(R)->SCAN_CLK(R)	99.413   97.881/*        0.387/*         UART_TX_TOP/F1/\current_state_reg[1] /RN    1
@(R)->SCAN_CLK(R)	99.413   97.881/*        0.387/*         UART_TX_TOP/S1/\count_reg[2] /RN    1
@(R)->SCAN_CLK(R)	99.413   97.881/*        0.387/*         UART_TX_TOP/S1/\temp_registers_reg[0] /RN    1
@(R)->SCAN_CLK(R)	99.413   97.881/*        0.387/*         UART_TX_TOP/S1/\temp_registers_reg[1] /RN    1
@(R)->SCAN_CLK(R)	99.413   97.881/*        0.387/*         UART_TX_TOP/S1/\count_reg[1] /RN    1
@(R)->SCAN_CLK(R)	99.413   97.881/*        0.387/*         UART_TX_TOP/\DATA_reg[5] /RN    1
@(R)->SCAN_CLK(R)	99.413   97.881/*        0.387/*         UART_TX_TOP/P1/PARITY_BIT_reg/RN    1
@(R)->SCAN_CLK(R)	99.413   97.881/*        0.387/*         UART_TX_TOP/\DATA_reg[1] /RN    1
@(R)->SCAN_CLK(R)	99.413   97.881/*        0.387/*         UART_TX_TOP/\DATA_reg[4] /RN    1
@(R)->SCAN_CLK(R)	99.413   97.881/*        0.387/*         UART_TX_TOP/S1/DONE_reg/RN    1
@(R)->SCAN_CLK(R)	99.413   97.881/*        0.387/*         UART_TX_TOP/S1/\temp_registers_reg[2] /RN    1
@(R)->SCAN_CLK(R)	99.413   97.881/*        0.387/*         UART_TX_TOP/S1/\count_reg[3] /RN    1
@(R)->SCAN_CLK(R)	99.413   97.881/*        0.387/*         UART_TX_TOP/\DATA_reg[2] /RN    1
@(R)->SCAN_CLK(R)	99.413   97.881/*        0.387/*         UART_TX_TOP/\DATA_reg[3] /RN    1
@(R)->SCAN_CLK(R)	99.413   97.882/*        0.387/*         UART_TX_TOP/S1/\temp_registers_reg[3] /RN    1
@(R)->SCAN_CLK(R)	99.413   97.882/*        0.387/*         UART_TX_TOP/S1/S_DATA_reg/RN    1
@(R)->SCAN_CLK(R)	99.413   97.883/*        0.387/*         UART_TX_TOP/S1/\temp_registers_reg[4] /RN    1
@(R)->SCAN_CLK(R)	99.413   97.883/*        0.387/*         UART_TX_TOP/S1/\count_reg[0] /RN    1
@(R)->SCAN_CLK(R)	99.413   97.885/*        0.387/*         UART_TX_TOP/S1/\temp_registers_reg[6] /RN    1
@(R)->SCAN_CLK(R)	99.413   97.886/*        0.387/*         UART_TX_TOP/flag_reg/RN    1
@(R)->SCAN_CLK(R)	99.413   97.887/*        0.387/*         UART_TX_TOP/S1/\temp_registers_reg[7] /RN    1
@(R)->SCAN_CLK(R)	99.413   97.889/*        0.387/*         UART_TX_TOP/S1/\temp_registers_reg[5] /RN    1
@(R)->SCAN_CLK(R)	99.413   97.893/*        0.387/*         UART_TX_TOP/\DATA_reg[0] /RN    1
@(R)->SCAN_CLK(R)	99.413   97.896/*        0.387/*         UART_TX_TOP/\DATA_reg[7] /RN    1
@(R)->SCAN_CLK(R)	99.413   97.898/*        0.387/*         UART_TX_TOP/\DATA_reg[6] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	99.375   */97.902        */0.425         PULSE_GEN/rcv_flop_reg/D    1
@(R)->SCAN_CLK(R)	99.413   97.913/*        0.387/*         FIFO_TOP/rptr_empty/\rbin_reg[2] /RN    1
@(R)->SCAN_CLK(R)	99.413   97.914/*        0.387/*         FIFO_TOP/rptr_empty/\rbin_reg[0] /RN    1
@(R)->SCAN_CLK(R)	99.413   97.914/*        0.387/*         FIFO_TOP/rptr_empty/\rbin_reg[1] /RN    1
@(R)->SCAN_CLK(R)	99.413   97.919/*        0.387/*         FIFO_TOP/sync_w2r/\out_reg[3] /RN    1
@(R)->SCAN_CLK(R)	99.413   97.920/*        0.387/*         FIFO_TOP/sync_w2r/\out_reg[2] /RN    1
@(R)->SCAN_CLK(R)	99.413   97.922/*        0.387/*         FIFO_TOP/rptr_empty/\rbin_reg[3] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	99.368   */97.970        */0.432         FIFO_TOP/rptr_empty/\rptr_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.368   */97.970        */0.432         FIFO_TOP/rptr_empty/\rbin_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.373   */98.016        */0.427         FIFO_TOP/rptr_empty/\rbin_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.358   */98.033        */0.442         UART_TX_TOP/F1/\current_state_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.366   */98.039        */0.435         FIFO_TOP/rptr_empty/\rbin_reg[2] /D    1
@(R)->SCAN_CLK(R)	99.724   98.192/*        0.076/*         UART_TX_TOP/F1/\current_state_reg[0] /SN    1
SCAN_CLK(R)->SCAN_CLK(R)	99.386   */98.268        */0.414         FIFO_TOP/rptr_empty/\rbin_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.524   98.364/*        0.276/*         UART_TX_TOP/F1/\current_state_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.393   */98.401        */0.408         UART_TX_TOP/F1/\current_state_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.506   98.403/*        0.294/*         UART_TX_TOP/F1/\current_state_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.489   98.445/*        0.312/*         UART_TX_TOP/F1/\current_state_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.192   */98.455        */0.608         SYS_CTRL/\current_state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.193   */98.489        */0.607         SYS_CTRL/\Address_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.214   */98.537        */0.586         RegFile/\registers_reg[0][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.227   */98.556        */0.574         UART_RX_TOP/S1/start_glitch_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.220   */98.560        */0.580         RegFile/\registers_reg[0][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.231   */98.565        */0.569         FIFO_TOP/rptr_empty/\rbin_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.204   */98.572        */0.596         RegFile/\registers_reg[2][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.223   */98.573        */0.577         SYS_CTRL/\Address_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.248   */98.575        */0.552         UART_RX_TOP/F1/\current_state_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.270   */98.577        */0.530         UART_TX_TOP/S1/\count_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.229   */98.580        */0.571         SYS_CTRL/\Address_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.225   */98.581        */0.575         RegFile/\registers_reg[0][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.226   */98.585        */0.574         RegFile/\registers_reg[0][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.227   */98.585        */0.573         FIFO_TOP/rptr_empty/\rbin_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.227   */98.588        */0.573         RegFile/\registers_reg[0][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.229   */98.593        */0.571         RegFile/\registers_reg[0][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.228   */98.594        */0.572         RegFile/\registers_reg[1][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.229   */98.596        */0.572         RegFile/\registers_reg[0][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.230   */98.603        */0.570         RegFile/\registers_reg[1][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.234   */98.619        */0.566         RegFile/\registers_reg[1][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.273   */98.632        */0.527         UART_RX_TOP/E1/\EDGE_COUNT_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.238   */98.636        */0.562         RegFile/\registers_reg[1][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.239   */98.642        */0.561         RegFile/\registers_reg[1][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.241   */98.649        */0.559         RegFile/\registers_reg[1][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.244   */98.656        */0.556         TX_CLK_DIV/\count_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.245   */98.662        */0.555         RegFile/\registers_reg[1][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.227   */98.664        */0.573         RegFile/\registers_reg[2][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.251   */98.671        */0.549         RegFile/\registers_reg[3][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.250   */98.687        */0.550         RegFile/\registers_reg[1][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.251   */98.689        */0.549         RegFile/\registers_reg[2][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.280   */98.691        */0.520         UART_TX_TOP/S1/\count_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.252   */98.694        */0.549         RegFile/\registers_reg[2][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.253   */98.700        */0.547         FIFO_TOP/wptr_full/\wptr_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.255   */98.704        */0.546         RegFile/RdData_Valid_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.263   */98.707        */0.537         SYS_CTRL/\current_state_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.190   */98.707        */0.610         FIFO_TOP/fifomem/\mem_reg[0][0] /SI    1
@(R)->SCAN_CLK(R)	99.423   98.709/*        0.377/*         FIFO_TOP/sync_w2r/\Q1_reg[2] /RN    1
@(R)->SCAN_CLK(R)	99.423   98.709/*        0.377/*         PULSE_GEN/rcv_flop_reg/RN    1
@(R)->SCAN_CLK(R)	99.423   98.709/*        0.377/*         FIFO_TOP/sync_w2r/\Q1_reg[0] /RN    1
@(R)->SCAN_CLK(R)	99.423   98.709/*        0.377/*         PULSE_GEN/pls_flop_reg/RN    1
@(R)->SCAN_CLK(R)	99.423   98.709/*        0.377/*         FIFO_TOP/sync_w2r/\out_reg[1] /RN    1
@(R)->SCAN_CLK(R)	99.423   98.710/*        0.377/*         FIFO_TOP/sync_w2r/\Q1_reg[1] /RN    1
@(R)->SCAN_CLK(R)	99.423   98.710/*        0.377/*         FIFO_TOP/sync_w2r/\out_reg[0] /RN    1
@(R)->SCAN_CLK(R)	99.423   98.710/*        0.377/*         FIFO_TOP/sync_w2r/\Q1_reg[3] /RN    1
@(R)->SCAN_CLK(R)	99.423   98.710/*        0.377/*         FIFO_TOP/rptr_empty/\rptr_reg[0] /RN    1
@(R)->SCAN_CLK(R)	99.423   98.710/*        0.377/*         FIFO_TOP/rptr_empty/\rptr_reg[2] /RN    1
@(R)->SCAN_CLK(R)	99.423   98.712/*        0.377/*         FIFO_TOP/rptr_empty/\rptr_reg[3] /RN    1
@(R)->SCAN_CLK(R)	99.423   98.713/*        0.377/*         FIFO_TOP/rptr_empty/\rptr_reg[1] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	99.279   */98.713        */0.521         UART_RX_TOP/E1/\EDGE_COUNT_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.279   */98.714        */0.521         UART_RX_TOP/F1/\current_state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.256   */98.714        */0.544         FIFO_TOP/wptr_full/\wbin_reg[2] /SI    1
@(R)->SCAN_CLK(R)	99.423   98.718/*        0.377/*         UART_RX_TOP/D2/\P_DATA_reg[4] /RN    1
@(R)->SCAN_CLK(R)	99.423   98.719/*        0.377/*         UART_RX_TOP/D2/\P_DATA_reg[3] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	99.279   */98.720        */0.521         UART_RX_TOP/E1/\EDGE_COUNT_reg[2] /SI    1
@(R)->SCAN_CLK(R)	99.423   98.720/*        0.377/*         UART_RX_TOP/D2/\P_DATA_reg[1] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	99.257   */98.721        */0.543         DATA_SYNC/\sync_bus_reg[0] /SI    1
@(R)->SCAN_CLK(R)	99.423   98.721/*        0.377/*         UART_RX_TOP/D2/\P_DATA_reg[2] /RN    1
@(R)->SCAN_CLK(R)	99.423   98.723/*        0.377/*         UART_RX_TOP/S2/stop_error_reg/RN    1
@(R)->SCAN_CLK(R)	99.423   98.723/*        0.377/*         UART_RX_TOP/D2/\P_DATA_reg[6] /RN    1
@(R)->SCAN_CLK(R)	99.423   98.723/*        0.377/*         UART_RX_TOP/D2/\P_DATA_reg[5] /RN    1
@(R)->SCAN_CLK(R)	99.423   98.723/*        0.377/*         UART_RX_TOP/P1/PARITY_ERROR_reg/RN    1
SCAN_CLK(R)->SCAN_CLK(R)	99.259   */98.723        */0.541         UART_RX_TOP/S2/stop_error_reg/SI    1
@(R)->SCAN_CLK(R)	99.423   98.725/*        0.377/*         UART_RX_TOP/D2/\P_DATA_reg[7] /RN    1
@(R)->SCAN_CLK(R)	99.423   98.726/*        0.377/*         UART_RX_TOP/D2/\P_DATA_reg[0] /RN    1
@(R)->SCAN_CLK(R)	99.423   98.726/*        0.377/*         UART_RX_TOP/S1/start_glitch_reg/RN    1
@(R)->SCAN_CLK(R)	99.424   98.729/*        0.377/*         UART_RX_TOP/D1/\current_state_reg[2] /RN    1
@(R)->SCAN_CLK(R)	99.424   98.730/*        0.377/*         UART_RX_TOP/D1/\current_state_reg[0] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	99.275   */98.731        */0.525         SYS_CTRL/\current_state_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.281   */98.732        */0.520         UART_RX_TOP/E1/\EDGE_COUNT_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.242   */98.733        */0.559         RegFile/\registers_reg[3][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.263   */98.733        */0.537         RegFile/\registers_reg[2][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.260   */98.733        */0.540         RegFile/\registers_reg[3][2] /SI    1
@(R)->SCAN_CLK(R)	99.424   98.735/*        0.376/*         UART_RX_TOP/D1/\current_state_reg[1] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	99.180   */98.737        */0.620         FIFO_TOP/fifomem/\mem_reg[7][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.260   */98.738        */0.540         FIFO_TOP/wptr_full/\wbin_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.261   */98.739        */0.539         RegFile/\registers_reg[2][5] /SI    1
@(R)->SCAN_CLK(R)	99.424   98.740/*        0.376/*         UART_RX_TOP/E1/\BIT_COUNT_reg[1] /RN    1
@(R)->SCAN_CLK(R)	99.424   98.742/*        0.376/*         UART_RX_TOP/F1/\current_state_reg[3] /RN    1
@(R)->SCAN_CLK(R)	99.424   98.742/*        0.376/*         UART_RX_TOP/F1/\current_state_reg[2] /RN    1
@(R)->SCAN_CLK(R)	99.424   98.742/*        0.376/*         UART_RX_TOP/F1/\current_state_reg[1] /RN    1
@(R)->SCAN_CLK(R)	99.424   98.742/*        0.376/*         UART_RX_TOP/F1/\current_state_reg[0] /RN    1
@(R)->SCAN_CLK(R)	99.424   98.743/*        0.376/*         UART_RX_TOP/E1/\BIT_COUNT_reg[0] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	99.262   */98.743        */0.538         UART_TX_TOP/\DATA_reg[0] /SI    1
@(R)->SCAN_CLK(R)	99.424   98.743/*        0.376/*         UART_RX_TOP/E1/\BIT_COUNT_reg[2] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	99.262   */98.746        */0.538         RegFile/\registers_reg[4][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.262   */98.746        */0.538         RegFile/\registers_reg[3][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.263   */98.748        */0.537         RegFile/\registers_reg[2][4] /SI    1
@(R)->SCAN_CLK(R)	99.425   98.748/*        0.375/*         UART_RX_TOP/E1/\BIT_COUNT_reg[3] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	99.266   */98.750        */0.534         RegFile/\registers_reg[3][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.263   */98.751        */0.537         RegFile/\registers_reg[3][3] /SI    1
@(R)->SCAN_CLK(R)	99.425   98.751/*        0.375/*         UART_RX_TOP/E1/\EDGE_COUNT_reg[4] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	99.264   */98.752        */0.536         RegFile/\registers_reg[2][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.264   */98.754        */0.536         UART_TX_TOP/F1/\current_state_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.264   */98.755        */0.536         RegFile/\registers_reg[3][4] /SI    1
@(R)->SCAN_CLK(R)	99.425   98.757/*        0.375/*         UART_RX_TOP/E1/\EDGE_COUNT_reg[2] /RN    1
@(R)->SCAN_CLK(R)	99.425   98.757/*        0.375/*         UART_RX_TOP/E1/\EDGE_COUNT_reg[3] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	99.265   */98.758        */0.535         SYS_CTRL/\current_state_reg[2] /SI    1
@(R)->SCAN_CLK(R)	99.426   98.760/*        0.374/*         UART_RX_TOP/E1/\EDGE_COUNT_reg[1] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	99.265   */98.760        */0.535         RST_SYNC_1/\sync_reg_reg[0] /SI    1
@(R)->SCAN_CLK(R)	99.426   98.762/*        0.374/*         UART_RX_TOP/E1/\EDGE_COUNT_reg[0] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	99.248   */98.763        */0.552         UART_TX_TOP/F1/\current_state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.266   */98.765        */0.534         UART_TX_TOP/S1/S_DATA_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.766        */0.523         UART_TX_TOP/F1/\current_state_reg[3] /SI    1
@(R)->SCAN_CLK(R)	99.426   98.768/*        0.374/*         RX_CLK_DIV/\count_reg[6] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	99.267   */98.772        */0.533         DATA_SYNC/\sync_bus_reg[7] /SI    1
@(R)->SCAN_CLK(R)	99.427   98.772/*        0.373/*         RX_CLK_DIV/\count_reg[4] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	99.267   */98.773        */0.533         DATA_SYNC/\sync_bus_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.268   */98.773        */0.533         RX_CLK_DIV/\count_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.268   */98.774        */0.532         RegFile/\registers_reg[0][0] /SI    1
@(R)->SCAN_CLK(R)	99.427   98.774/*        0.373/*         RX_CLK_DIV/\count_reg[5] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.775        */0.524         UART_TX_TOP/F1/\current_state_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.281   */98.776        */0.519         UART_RX_TOP/E1/\BIT_COUNT_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.284   */98.778        */0.516         UART_TX_TOP/S1/\count_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.268   */98.778        */0.532         DATA_SYNC/\sync_bus_reg[3] /SI    1
@(R)->SCAN_CLK(R)	99.427   98.779/*        0.373/*         RX_CLK_DIV/\count_reg[3] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	99.269   */98.779        */0.531         RegFile/\RdData_reg[7] /SI    1
@(R)->SCAN_CLK(R)	99.428   98.781/*        0.372/*         RX_CLK_DIV/\count_reg[2] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	99.282   */98.782        */0.518         UART_TX_TOP/P1/PARITY_BIT_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.273   */98.784        */0.527         UART_RX_TOP/D1/\current_state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.270   */98.786        */0.530         DATA_SYNC/\sync_bus_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.280   */98.786        */0.520         UART_TX_TOP/S1/\temp_registers_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.270   */98.786        */0.530         TX_CLK_DIV/\count_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.273   */98.786        */0.527         FIFO_TOP/rptr_empty/\rptr_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.284   */98.786        */0.516         UART_RX_TOP/E1/\BIT_COUNT_reg[2] /SI    1
@(R)->SCAN_CLK(R)	99.428   98.786/*        0.372/*         RX_CLK_DIV/\count_reg[1] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	99.270   */98.787        */0.530         UART_RX_TOP/D1/\current_state_reg[2] /SI    1
@(R)->SCAN_CLK(R)	99.428   98.788/*        0.372/*         RX_CLK_DIV/div_clk_reg/RN    1
SCAN_CLK(R)->SCAN_CLK(R)	99.270   */98.789        */0.530         FIFO_TOP/wptr_full/\wbin_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.270   */98.789        */0.530         RegFile/\RdData_reg[0] /SI    1
@(R)->SCAN_CLK(R)	99.428   98.789/*        0.372/*         TX_CLK_DIV/div_clk_reg/RN    1
@(R)->SCAN_CLK(R)	99.428   98.789/*        0.372/*         TX_CLK_DIV/\count_reg[6] /RN    1
@(R)->SCAN_CLK(R)	99.428   98.790/*        0.372/*         TX_CLK_DIV/\count_reg[5] /RN    1
@(R)->SCAN_CLK(R)	99.428   98.790/*        0.372/*         RX_CLK_DIV/\count_reg[0] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	99.282   */98.790        */0.518         UART_RX_TOP/E1/\BIT_COUNT_reg[1] /SI    1
@(R)->SCAN_CLK(R)	99.428   98.791/*        0.372/*         TX_CLK_DIV/\count_reg[4] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	99.271   */98.791        */0.529         RegFile/\RdData_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.273   */98.791        */0.527         UART_RX_TOP/P1/PARITY_ERROR_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.271   */98.791        */0.529         RX_CLK_DIV/\count_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.271   */98.792        */0.529         RX_CLK_DIV/\count_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.271   */98.792        */0.529         TX_CLK_DIV/\count_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.271   */98.794        */0.529         RegFile/\RdData_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.284   */98.794        */0.516         UART_RX_TOP/D2/\P_DATA_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.271   */98.794        */0.529         DATA_SYNC/\sync_bus_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.271   */98.794        */0.529         TX_CLK_DIV/\count_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.283   */98.795        */0.517         UART_RX_TOP/D2/\P_DATA_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.271   */98.795        */0.529         RX_CLK_DIV/div_clk_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.271   */98.795        */0.529         RX_CLK_DIV/\count_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.252   */98.797        */0.548         UART_TX_TOP/F1/\current_state_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.272   */98.797        */0.528         RX_CLK_DIV/\count_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.272   */98.797        */0.528         RX_CLK_DIV/\count_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.272   */98.798        */0.528         TX_CLK_DIV/\count_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.272   */98.800        */0.528         TX_CLK_DIV/\count_reg[2] /SI    1
@(R)->SCAN_CLK(R)	99.428   98.800/*        0.372/*         TX_CLK_DIV/\count_reg[3] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	99.285   */98.800        */0.516         UART_RX_TOP/D1/\current_state_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.272   */98.800        */0.528         TX_CLK_DIV/div_clk_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.187   */98.800        */0.613         FIFO_TOP/fifomem/\mem_reg[7][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.272   */98.801        */0.528         UART_RX_TOP/F1/\current_state_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.270   */98.801        */0.530         RX_CLK_DIV/\count_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.273   */98.802        */0.527         TX_CLK_DIV/\count_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.284   */98.802        */0.517         UART_RX_TOP/D2/\P_DATA_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.275   */98.803        */0.525         FIFO_TOP/rptr_empty/\rbin_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.273   */98.804        */0.527         RegFile/\RdData_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.284   */98.804        */0.516         UART_RX_TOP/E1/\BIT_COUNT_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.284   */98.804        */0.516         UART_RX_TOP/D2/\P_DATA_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.273   */98.805        */0.527         UART_TX_TOP/\DATA_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.273   */98.805        */0.527         DATA_SYNC/\sync_bus_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.273   */98.805        */0.527         UART_RX_TOP/D2/\P_DATA_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.273   */98.806        */0.527         RegFile/\RdData_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.273   */98.806        */0.527         RegFile/\RdData_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.273   */98.806        */0.527         DATA_SYNC/\sync_reg_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.274   */98.806        */0.526         UART_TX_TOP/\DATA_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.284   */98.807        */0.516         UART_RX_TOP/E1/\EDGE_COUNT_reg[0] /SI    1
@(R)->SCAN_CLK(R)	99.429   98.807/*        0.371/*         TX_CLK_DIV/\count_reg[2] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	99.274   */98.809        */0.526         UART_TX_TOP/\DATA_reg[3] /SI    1
@(R)->SCAN_CLK(R)	99.429   98.810/*        0.371/*         TX_CLK_DIV/\count_reg[1] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	99.284   */98.810        */0.516         UART_RX_TOP/D2/\P_DATA_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.274   */98.811        */0.526         RegFile/\registers_reg[14][5] /SI    1
@(R)->SCAN_CLK(R)	99.429   98.811/*        0.371/*         TX_CLK_DIV/\count_reg[0] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	99.274   */98.811        */0.526         UART_TX_TOP/\DATA_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.275   */98.812        */0.525         DATA_SYNC/\sync_bus_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.275   */98.812        */0.525         RegFile/\RdData_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.189   */98.813        */0.611         FIFO_TOP/fifomem/\mem_reg[7][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.256   */98.813        */0.544         FIFO_TOP/rptr_empty/rempty_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.275   */98.814        */0.525         UART_TX_TOP/\DATA_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.275   */98.814        */0.525         RegFile/\registers_reg[9][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.275   */98.814        */0.525         UART_TX_TOP/S1/\temp_registers_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.275   */98.815        */0.525         UART_TX_TOP/\DATA_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.275   */98.816        */0.525         RegFile/\registers_reg[13][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.275   */98.816        */0.525         RegFile/\registers_reg[4][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.275   */98.817        */0.525         RegFile/\registers_reg[14][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.275   */98.817        */0.525         RegFile/\registers_reg[9][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.275   */98.817        */0.525         RegFile/\registers_reg[14][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.275   */98.817        */0.525         RegFile/\registers_reg[4][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.275   */98.818        */0.525         RegFile/\registers_reg[11][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.818        */0.524         RegFile/\registers_reg[15][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.818        */0.524         RegFile/\registers_reg[8][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.818        */0.524         RegFile/\registers_reg[12][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.819        */0.524         UART_TX_TOP/S1/\temp_registers_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.819        */0.524         RegFile/\registers_reg[12][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.285   */98.820        */0.515         UART_RX_TOP/D2/\P_DATA_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.820        */0.524         RegFile/\registers_reg[6][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.820        */0.524         UART_TX_TOP/\DATA_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.821        */0.524         RegFile/\registers_reg[13][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.279   */98.821        */0.521         RegFile/\registers_reg[14][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.822        */0.524         RegFile/\registers_reg[12][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.822        */0.524         RegFile/\registers_reg[15][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.822        */0.524         RegFile/\registers_reg[8][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.822        */0.524         RegFile/\registers_reg[12][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.822        */0.524         RegFile/\registers_reg[9][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.822        */0.524         RegFile/\registers_reg[10][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.190   */98.823        */0.610         FIFO_TOP/fifomem/\mem_reg[1][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.823        */0.524         RegFile/\registers_reg[12][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.823        */0.524         RegFile/\registers_reg[5][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.823        */0.524         RegFile/\registers_reg[10][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.823        */0.524         RegFile/\registers_reg[15][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.823        */0.524         RegFile/\registers_reg[14][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.190   */98.823        */0.610         FIFO_TOP/fifomem/\mem_reg[3][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.823        */0.524         RegFile/\registers_reg[6][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.824        */0.524         RegFile/\registers_reg[9][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.824        */0.524         RegFile/\registers_reg[11][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.824        */0.523         RegFile/\registers_reg[14][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.824        */0.523         RegFile/\registers_reg[6][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.824        */0.524         RegFile/\registers_reg[11][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.191   */98.824        */0.609         FIFO_TOP/fifomem/\mem_reg[0][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.824        */0.523         RegFile/\registers_reg[4][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.191   */98.824        */0.609         FIFO_TOP/fifomem/\mem_reg[0][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.825        */0.523         RegFile/\registers_reg[10][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.825        */0.523         RegFile/\registers_reg[7][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.825        */0.523         RegFile/\registers_reg[15][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.825        */0.523         RegFile/\registers_reg[5][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.825        */0.523         RegFile/\registers_reg[8][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.825        */0.523         RegFile/\registers_reg[5][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.191   */98.825        */0.609         FIFO_TOP/fifomem/\mem_reg[2][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.191   */98.825        */0.609         FIFO_TOP/fifomem/\mem_reg[4][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.825        */0.523         RegFile/\registers_reg[5][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.826        */0.523         RegFile/\registers_reg[7][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.191   */98.826        */0.609         FIFO_TOP/fifomem/\mem_reg[6][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.191   */98.826        */0.609         FIFO_TOP/fifomem/\mem_reg[2][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.826        */0.523         FIFO_TOP/sync_r2w/\out_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.826        */0.523         RegFile/\registers_reg[13][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.826        */0.523         RegFile/\registers_reg[13][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.191   */98.826        */0.609         FIFO_TOP/fifomem/\mem_reg[3][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.191   */98.826        */0.609         FIFO_TOP/fifomem/\mem_reg[4][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.191   */98.827        */0.609         FIFO_TOP/fifomem/\mem_reg[4][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.827        */0.523         RegFile/\registers_reg[8][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.827        */0.523         RegFile/\registers_reg[10][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.191   */98.827        */0.609         FIFO_TOP/fifomem/\mem_reg[0][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.191   */98.827        */0.609         FIFO_TOP/fifomem/\mem_reg[5][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.827        */0.523         RegFile/\registers_reg[10][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.827        */0.523         RegFile/\registers_reg[4][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.827        */0.523         RegFile/\registers_reg[13][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.827        */0.523         RegFile/\registers_reg[15][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.191   */98.827        */0.609         FIFO_TOP/fifomem/\mem_reg[3][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.827        */0.523         RegFile/\registers_reg[8][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.827        */0.523         RegFile/\registers_reg[5][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.827        */0.523         RegFile/\registers_reg[11][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.827        */0.523         RegFile/\registers_reg[4][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.827        */0.523         RegFile/\registers_reg[13][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.827        */0.523         RegFile/\registers_reg[4][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.827        */0.523         RegFile/\registers_reg[5][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.828        */0.523         RegFile/\registers_reg[7][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.828        */0.523         RegFile/\registers_reg[4][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.191   */98.828        */0.609         FIFO_TOP/fifomem/\mem_reg[2][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.828        */0.523         RegFile/\registers_reg[14][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.828        */0.523         UART_TX_TOP/S1/\count_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.828        */0.523         UART_TX_TOP/S1/\temp_registers_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.191   */98.828        */0.609         FIFO_TOP/fifomem/\mem_reg[5][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.829        */0.523         RegFile/\registers_reg[9][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.191   */98.829        */0.609         FIFO_TOP/fifomem/\mem_reg[1][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.829        */0.523         RegFile/\registers_reg[7][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.830        */0.523         RegFile/\registers_reg[9][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.830        */0.523         RegFile/\registers_reg[6][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.830        */0.523         RegFile/\registers_reg[11][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.830        */0.523         RegFile/\registers_reg[8][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.830        */0.523         RegFile/\registers_reg[6][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.830        */0.523         RegFile/\registers_reg[15][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.830        */0.523         RegFile/\registers_reg[13][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.191   */98.830        */0.609         FIFO_TOP/fifomem/\mem_reg[1][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.283   */98.831        */0.517         UART_RX_TOP/D2/\P_DATA_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.831        */0.522         RegFile/\registers_reg[7][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.831        */0.522         RegFile/\registers_reg[11][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.831        */0.522         RegFile/\registers_reg[13][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.831        */0.522         RegFile/\registers_reg[12][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.192   */98.831        */0.608         FIFO_TOP/fifomem/\mem_reg[2][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.831        */0.522         RegFile/\registers_reg[15][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.831        */0.522         RegFile/\registers_reg[8][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.831        */0.522         RegFile/\registers_reg[15][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.192   */98.831        */0.608         FIFO_TOP/fifomem/\mem_reg[6][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.192   */98.831        */0.608         FIFO_TOP/fifomem/\mem_reg[4][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.831        */0.522         RegFile/\registers_reg[12][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.832        */0.522         RegFile/\registers_reg[8][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.832        */0.522         RegFile/\registers_reg[11][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.832        */0.522         FIFO_TOP/sync_w2r/\out_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.832        */0.522         RegFile/\registers_reg[6][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.832        */0.522         SYS_CTRL/\Address_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.832        */0.522         RegFile/\registers_reg[7][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.832        */0.522         UART_TX_TOP/S1/\temp_registers_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.833        */0.522         FIFO_TOP/wptr_full/wfull_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.833        */0.522         RegFile/\registers_reg[10][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.192   */98.833        */0.608         FIFO_TOP/fifomem/\mem_reg[2][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.192   */98.834        */0.608         FIFO_TOP/fifomem/\mem_reg[4][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.834        */0.522         RegFile/\registers_reg[10][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.192   */98.834        */0.608         FIFO_TOP/fifomem/\mem_reg[6][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.834        */0.522         RegFile/\registers_reg[7][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.834        */0.522         RegFile/\registers_reg[7][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.835        */0.522         UART_TX_TOP/flag_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.835        */0.522         UART_TX_TOP/S1/\temp_registers_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.835        */0.522         RegFile/\registers_reg[6][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.835        */0.522         FIFO_TOP/sync_r2w/\out_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.192   */98.835        */0.608         FIFO_TOP/fifomem/\mem_reg[3][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.192   */98.836        */0.608         FIFO_TOP/fifomem/\mem_reg[6][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.836        */0.522         FIFO_TOP/sync_r2w/\Q1_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.836        */0.522         FIFO_TOP/wptr_full/\wbin_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.192   */98.836        */0.608         FIFO_TOP/fifomem/\mem_reg[5][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.192   */98.836        */0.608         FIFO_TOP/fifomem/\mem_reg[2][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.836        */0.522         UART_RX_TOP/F1/\current_state_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.836        */0.522         RegFile/\registers_reg[6][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.836        */0.522         RegFile/\registers_reg[5][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.279   */98.837        */0.521         UART_TX_TOP/S1/\temp_registers_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.279   */98.837        */0.521         RegFile/\registers_reg[9][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.279   */98.837        */0.521         RegFile/\registers_reg[11][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.279   */98.837        */0.521         FIFO_TOP/sync_r2w/\out_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.279   */98.837        */0.521         UART_TX_TOP/S1/\temp_registers_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.279   */98.837        */0.521         PULSE_GEN/pls_flop_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.279   */98.837        */0.521         UART_TX_TOP/S1/DONE_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.192   */98.838        */0.608         FIFO_TOP/fifomem/\mem_reg[7][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.192   */98.838        */0.608         FIFO_TOP/fifomem/\mem_reg[5][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.279   */98.838        */0.521         FIFO_TOP/sync_w2r/\out_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.193   */98.838        */0.607         FIFO_TOP/fifomem/\mem_reg[6][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.193   */98.838        */0.607         FIFO_TOP/fifomem/\mem_reg[1][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.279   */98.838        */0.521         FIFO_TOP/sync_w2r/\out_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.279   */98.838        */0.521         RegFile/\registers_reg[12][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.193   */98.839        */0.607         FIFO_TOP/fifomem/\mem_reg[6][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.279   */98.839        */0.521         RegFile/\registers_reg[9][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.279   */98.839        */0.521         FIFO_TOP/rptr_empty/\rptr_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.193   */98.839        */0.607         FIFO_TOP/fifomem/\mem_reg[4][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.279   */98.839        */0.521         RegFile/\registers_reg[10][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.193   */98.839        */0.607         FIFO_TOP/fifomem/\mem_reg[3][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.193   */98.839        */0.607         FIFO_TOP/fifomem/\mem_reg[1][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.193   */98.839        */0.607         FIFO_TOP/fifomem/\mem_reg[2][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.193   */98.840        */0.607         FIFO_TOP/fifomem/\mem_reg[6][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.193   */98.840        */0.607         FIFO_TOP/fifomem/\mem_reg[1][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.193   */98.840        */0.607         FIFO_TOP/fifomem/\mem_reg[1][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.193   */98.841        */0.607         FIFO_TOP/fifomem/\mem_reg[0][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.193   */98.841        */0.607         FIFO_TOP/fifomem/\mem_reg[4][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.193   */98.841        */0.607         FIFO_TOP/fifomem/\mem_reg[5][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.279   */98.841        */0.521         PULSE_GEN/rcv_flop_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.193   */98.841        */0.607         FIFO_TOP/fifomem/\mem_reg[0][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.279   */98.842        */0.521         FIFO_TOP/sync_w2r/\Q1_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.193   */98.842        */0.607         FIFO_TOP/fifomem/\mem_reg[0][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.193   */98.842        */0.607         FIFO_TOP/fifomem/\mem_reg[3][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.193   */98.842        */0.607         FIFO_TOP/fifomem/\mem_reg[4][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.279   */98.843        */0.521         RegFile/\registers_reg[5][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.193   */98.843        */0.607         FIFO_TOP/fifomem/\mem_reg[7][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.280   */98.843        */0.521         DATA_SYNC/enable_pulse_d_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.193   */98.844        */0.607         FIFO_TOP/fifomem/\mem_reg[3][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.193   */98.844        */0.607         FIFO_TOP/fifomem/\mem_reg[3][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.193   */98.844        */0.607         FIFO_TOP/fifomem/\mem_reg[5][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.193   */98.845        */0.607         FIFO_TOP/fifomem/\mem_reg[0][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.194   */98.846        */0.606         FIFO_TOP/fifomem/\mem_reg[7][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.194   */98.846        */0.606         FIFO_TOP/fifomem/\mem_reg[5][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.280   */98.846        */0.520         FIFO_TOP/wptr_full/\wptr_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.194   */98.847        */0.606         FIFO_TOP/fifomem/\mem_reg[1][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.848        */0.522         RST_SYNC_2/\sync_reg_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.280   */98.848        */0.520         FIFO_TOP/sync_w2r/\out_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.194   */98.849        */0.606         FIFO_TOP/fifomem/\mem_reg[7][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.281   */98.850        */0.520         FIFO_TOP/sync_r2w/\out_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.194   */98.851        */0.606         FIFO_TOP/fifomem/\mem_reg[2][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.281   */98.851        */0.519         FIFO_TOP/sync_w2r/\Q1_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.194   */98.852        */0.606         FIFO_TOP/fifomem/\mem_reg[5][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.281   */98.852        */0.519         FIFO_TOP/sync_r2w/\Q1_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.281   */98.854        */0.519         FIFO_TOP/sync_w2r/\Q1_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.281   */98.854        */0.519         FIFO_TOP/rptr_empty/\rptr_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.281   */98.854        */0.519         FIFO_TOP/sync_r2w/\Q1_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.281   */98.855        */0.519         FIFO_TOP/sync_r2w/\Q1_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.282   */98.856        */0.519         FIFO_TOP/wptr_full/\wptr_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.282   */98.856        */0.519         FIFO_TOP/sync_w2r/\Q1_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.282   */98.856        */0.519         FIFO_TOP/rptr_empty/\rptr_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.201   */98.857        */0.599         FIFO_TOP/fifomem/\mem_reg[6][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.282   */98.859        */0.518         FIFO_TOP/wptr_full/\wptr_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.264   */98.863        */0.536         TX_CLK_DIV/odd_edge_tog_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.283   */98.864        */0.518         DATA_SYNC/\sync_reg_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.264   */98.864        */0.536         RX_CLK_DIV/odd_edge_tog_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.286   */98.866        */0.514         RST_SYNC_1/\sync_reg_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.287   */98.869        */0.513         RST_SYNC_2/\sync_reg_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.373   */98.870        */0.427         PULSE_GEN/pls_flop_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.272   */98.907        */0.528         FIFO_TOP/rptr_empty/\rbin_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.387   */98.944        */0.413         FIFO_TOP/sync_r2w/\Q1_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.387   */98.946        */0.413         FIFO_TOP/sync_w2r/\Q1_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.388   */98.948        */0.412         FIFO_TOP/sync_r2w/\Q1_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.389   */98.955        */0.411         FIFO_TOP/sync_w2r/\Q1_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.389   */98.957        */0.411         FIFO_TOP/sync_w2r/\out_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.390   */98.960        */0.410         FIFO_TOP/sync_w2r/\out_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.390   */98.963        */0.410         FIFO_TOP/sync_w2r/\out_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.390   */98.963        */0.410         FIFO_TOP/sync_r2w/\Q1_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.390   */98.965        */0.410         FIFO_TOP/sync_w2r/\Q1_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.390   */98.965        */0.410         FIFO_TOP/sync_w2r/\out_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.390   */98.965        */0.410         FIFO_TOP/sync_r2w/\Q1_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.391   */98.968        */0.409         FIFO_TOP/sync_w2r/\Q1_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.392   */98.974        */0.408         RST_SYNC_2/\sync_reg_reg[1] /D    1
@(R)->SCAN_CLK(R)	99.739   99.026/*        0.062/*         FIFO_TOP/rptr_empty/rempty_reg/SN    1
@(R)->SCAN_CLK(R)	99.742   99.103/*        0.058/*         RX_CLK_DIV/odd_edge_tog_reg/SN    1
@(R)->SCAN_CLK(R)	99.746   99.107/*        0.054/*         TX_CLK_DIV/odd_edge_tog_reg/SN    1
@(R)->SCAN_CLK(R)	99.471   99.224/*        0.329/*         RST_SYNC_2/\sync_reg_reg[1] /RN    1
@(R)->SCAN_CLK(R)	99.479   99.232/*        0.321/*         RST_SYNC_2/\sync_reg_reg[0] /RN    1
RX_CLK(R)->RX_CLK(R)	216.813  215.379/*       54.254/*        Stop_Error    1
RX_CLK(R)->RX_CLK(R)	216.813  216.088/*       54.254/*        Parity_Error    1
RX_CLK(R)->TX_CLK(R)	251.067  250.328/*       20.000/*        SO[0]    1
TX_CLK(R)->TX_CLK(R)	8678.648 8676.310/*      1.695/*         TX_OUT    1
