// Generated by CIRCT firtool-1.62.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module Regfile(	// src/main/scala/pipeline/regfile/Regfile.scala:7:7
  input         clock,	// src/main/scala/pipeline/regfile/Regfile.scala:7:7
                reset,	// src/main/scala/pipeline/regfile/Regfile.scala:7:7
                io_rChannel_1_in_en,	// src/main/scala/pipeline/regfile/Regfile.scala:8:14
  input  [4:0]  io_rChannel_1_in_addr,	// src/main/scala/pipeline/regfile/Regfile.scala:8:14
  output [31:0] io_rChannel_1_out,	// src/main/scala/pipeline/regfile/Regfile.scala:8:14
  input         io_rChannel_2_in_en,	// src/main/scala/pipeline/regfile/Regfile.scala:8:14
  input  [4:0]  io_rChannel_2_in_addr,	// src/main/scala/pipeline/regfile/Regfile.scala:8:14
  output [31:0] io_rChannel_2_out,	// src/main/scala/pipeline/regfile/Regfile.scala:8:14
  input         io_wChannel_en,	// src/main/scala/pipeline/regfile/Regfile.scala:8:14
  input  [4:0]  io_wChannel_addr,	// src/main/scala/pipeline/regfile/Regfile.scala:8:14
  input  [31:0] io_wChannel_data	// src/main/scala/pipeline/regfile/Regfile.scala:8:14
);

  reg  [31:0]       regs_0;	// src/main/scala/pipeline/regfile/Regfile.scala:11:21
  reg  [31:0]       regs_1;	// src/main/scala/pipeline/regfile/Regfile.scala:11:21
  reg  [31:0]       regs_2;	// src/main/scala/pipeline/regfile/Regfile.scala:11:21
  reg  [31:0]       regs_3;	// src/main/scala/pipeline/regfile/Regfile.scala:11:21
  reg  [31:0]       regs_4;	// src/main/scala/pipeline/regfile/Regfile.scala:11:21
  reg  [31:0]       regs_5;	// src/main/scala/pipeline/regfile/Regfile.scala:11:21
  reg  [31:0]       regs_6;	// src/main/scala/pipeline/regfile/Regfile.scala:11:21
  reg  [31:0]       regs_7;	// src/main/scala/pipeline/regfile/Regfile.scala:11:21
  reg  [31:0]       regs_8;	// src/main/scala/pipeline/regfile/Regfile.scala:11:21
  reg  [31:0]       regs_9;	// src/main/scala/pipeline/regfile/Regfile.scala:11:21
  reg  [31:0]       regs_10;	// src/main/scala/pipeline/regfile/Regfile.scala:11:21
  reg  [31:0]       regs_11;	// src/main/scala/pipeline/regfile/Regfile.scala:11:21
  reg  [31:0]       regs_12;	// src/main/scala/pipeline/regfile/Regfile.scala:11:21
  reg  [31:0]       regs_13;	// src/main/scala/pipeline/regfile/Regfile.scala:11:21
  reg  [31:0]       regs_14;	// src/main/scala/pipeline/regfile/Regfile.scala:11:21
  reg  [31:0]       regs_15;	// src/main/scala/pipeline/regfile/Regfile.scala:11:21
  reg  [31:0]       regs_16;	// src/main/scala/pipeline/regfile/Regfile.scala:11:21
  reg  [31:0]       regs_17;	// src/main/scala/pipeline/regfile/Regfile.scala:11:21
  reg  [31:0]       regs_18;	// src/main/scala/pipeline/regfile/Regfile.scala:11:21
  reg  [31:0]       regs_19;	// src/main/scala/pipeline/regfile/Regfile.scala:11:21
  reg  [31:0]       regs_20;	// src/main/scala/pipeline/regfile/Regfile.scala:11:21
  reg  [31:0]       regs_21;	// src/main/scala/pipeline/regfile/Regfile.scala:11:21
  reg  [31:0]       regs_22;	// src/main/scala/pipeline/regfile/Regfile.scala:11:21
  reg  [31:0]       regs_23;	// src/main/scala/pipeline/regfile/Regfile.scala:11:21
  reg  [31:0]       regs_24;	// src/main/scala/pipeline/regfile/Regfile.scala:11:21
  reg  [31:0]       regs_25;	// src/main/scala/pipeline/regfile/Regfile.scala:11:21
  reg  [31:0]       regs_26;	// src/main/scala/pipeline/regfile/Regfile.scala:11:21
  reg  [31:0]       regs_27;	// src/main/scala/pipeline/regfile/Regfile.scala:11:21
  reg  [31:0]       regs_28;	// src/main/scala/pipeline/regfile/Regfile.scala:11:21
  reg  [31:0]       regs_29;	// src/main/scala/pipeline/regfile/Regfile.scala:11:21
  reg  [31:0]       regs_30;	// src/main/scala/pipeline/regfile/Regfile.scala:11:21
  reg  [31:0]       regs_31;	// src/main/scala/pipeline/regfile/Regfile.scala:11:21
  wire [31:0][31:0] _GEN =
    {{regs_31},
     {regs_30},
     {regs_29},
     {regs_28},
     {regs_27},
     {regs_26},
     {regs_25},
     {regs_24},
     {regs_23},
     {regs_22},
     {regs_21},
     {regs_20},
     {regs_19},
     {regs_18},
     {regs_17},
     {regs_16},
     {regs_15},
     {regs_14},
     {regs_13},
     {regs_12},
     {regs_11},
     {regs_10},
     {regs_9},
     {regs_8},
     {regs_7},
     {regs_6},
     {regs_5},
     {regs_4},
     {regs_3},
     {regs_2},
     {regs_1},
     {regs_0}};	// src/main/scala/pipeline/regfile/Regfile.scala:11:21, :22:25
  always @(posedge clock) begin	// src/main/scala/pipeline/regfile/Regfile.scala:7:7
    if (reset) begin	// src/main/scala/pipeline/regfile/Regfile.scala:7:7
      regs_0 <= 32'h0;	// src/main/scala/pipeline/regfile/Regfile.scala:11:{21,29}
      regs_1 <= 32'h0;	// src/main/scala/pipeline/regfile/Regfile.scala:11:{21,29}
      regs_2 <= 32'h0;	// src/main/scala/pipeline/regfile/Regfile.scala:11:{21,29}
      regs_3 <= 32'h0;	// src/main/scala/pipeline/regfile/Regfile.scala:11:{21,29}
      regs_4 <= 32'h0;	// src/main/scala/pipeline/regfile/Regfile.scala:11:{21,29}
      regs_5 <= 32'h0;	// src/main/scala/pipeline/regfile/Regfile.scala:11:{21,29}
      regs_6 <= 32'h0;	// src/main/scala/pipeline/regfile/Regfile.scala:11:{21,29}
      regs_7 <= 32'h0;	// src/main/scala/pipeline/regfile/Regfile.scala:11:{21,29}
      regs_8 <= 32'h0;	// src/main/scala/pipeline/regfile/Regfile.scala:11:{21,29}
      regs_9 <= 32'h0;	// src/main/scala/pipeline/regfile/Regfile.scala:11:{21,29}
      regs_10 <= 32'h0;	// src/main/scala/pipeline/regfile/Regfile.scala:11:{21,29}
      regs_11 <= 32'h0;	// src/main/scala/pipeline/regfile/Regfile.scala:11:{21,29}
      regs_12 <= 32'h0;	// src/main/scala/pipeline/regfile/Regfile.scala:11:{21,29}
      regs_13 <= 32'h0;	// src/main/scala/pipeline/regfile/Regfile.scala:11:{21,29}
      regs_14 <= 32'h0;	// src/main/scala/pipeline/regfile/Regfile.scala:11:{21,29}
      regs_15 <= 32'h0;	// src/main/scala/pipeline/regfile/Regfile.scala:11:{21,29}
      regs_16 <= 32'h0;	// src/main/scala/pipeline/regfile/Regfile.scala:11:{21,29}
      regs_17 <= 32'h0;	// src/main/scala/pipeline/regfile/Regfile.scala:11:{21,29}
      regs_18 <= 32'h0;	// src/main/scala/pipeline/regfile/Regfile.scala:11:{21,29}
      regs_19 <= 32'h0;	// src/main/scala/pipeline/regfile/Regfile.scala:11:{21,29}
      regs_20 <= 32'h0;	// src/main/scala/pipeline/regfile/Regfile.scala:11:{21,29}
      regs_21 <= 32'h0;	// src/main/scala/pipeline/regfile/Regfile.scala:11:{21,29}
      regs_22 <= 32'h0;	// src/main/scala/pipeline/regfile/Regfile.scala:11:{21,29}
      regs_23 <= 32'h0;	// src/main/scala/pipeline/regfile/Regfile.scala:11:{21,29}
      regs_24 <= 32'h0;	// src/main/scala/pipeline/regfile/Regfile.scala:11:{21,29}
      regs_25 <= 32'h0;	// src/main/scala/pipeline/regfile/Regfile.scala:11:{21,29}
      regs_26 <= 32'h0;	// src/main/scala/pipeline/regfile/Regfile.scala:11:{21,29}
      regs_27 <= 32'h0;	// src/main/scala/pipeline/regfile/Regfile.scala:11:{21,29}
      regs_28 <= 32'h0;	// src/main/scala/pipeline/regfile/Regfile.scala:11:{21,29}
      regs_29 <= 32'h0;	// src/main/scala/pipeline/regfile/Regfile.scala:11:{21,29}
      regs_30 <= 32'h0;	// src/main/scala/pipeline/regfile/Regfile.scala:11:{21,29}
      regs_31 <= 32'h0;	// src/main/scala/pipeline/regfile/Regfile.scala:11:{21,29}
    end
    else begin	// src/main/scala/pipeline/regfile/Regfile.scala:7:7
      if (io_wChannel_en & io_wChannel_addr == 5'h0)	// src/main/scala/pipeline/regfile/Regfile.scala:7:7, :11:21, :37:25, :38:28
        regs_0 <= io_wChannel_data;	// src/main/scala/pipeline/regfile/Regfile.scala:11:21
      if (io_wChannel_en & io_wChannel_addr == 5'h1)	// src/main/scala/pipeline/regfile/Regfile.scala:7:7, :11:21, :37:25, :38:28
        regs_1 <= io_wChannel_data;	// src/main/scala/pipeline/regfile/Regfile.scala:11:21
      if (io_wChannel_en & io_wChannel_addr == 5'h2)	// src/main/scala/pipeline/regfile/Regfile.scala:7:7, :11:21, :37:25, :38:28
        regs_2 <= io_wChannel_data;	// src/main/scala/pipeline/regfile/Regfile.scala:11:21
      if (io_wChannel_en & io_wChannel_addr == 5'h3)	// src/main/scala/pipeline/regfile/Regfile.scala:7:7, :11:21, :37:25, :38:28
        regs_3 <= io_wChannel_data;	// src/main/scala/pipeline/regfile/Regfile.scala:11:21
      if (io_wChannel_en & io_wChannel_addr == 5'h4)	// src/main/scala/pipeline/regfile/Regfile.scala:7:7, :11:21, :37:25, :38:28
        regs_4 <= io_wChannel_data;	// src/main/scala/pipeline/regfile/Regfile.scala:11:21
      if (io_wChannel_en & io_wChannel_addr == 5'h5)	// src/main/scala/pipeline/regfile/Regfile.scala:7:7, :11:21, :37:25, :38:28
        regs_5 <= io_wChannel_data;	// src/main/scala/pipeline/regfile/Regfile.scala:11:21
      if (io_wChannel_en & io_wChannel_addr == 5'h6)	// src/main/scala/pipeline/regfile/Regfile.scala:7:7, :11:21, :37:25, :38:28
        regs_6 <= io_wChannel_data;	// src/main/scala/pipeline/regfile/Regfile.scala:11:21
      if (io_wChannel_en & io_wChannel_addr == 5'h7)	// src/main/scala/pipeline/regfile/Regfile.scala:7:7, :11:21, :37:25, :38:28
        regs_7 <= io_wChannel_data;	// src/main/scala/pipeline/regfile/Regfile.scala:11:21
      if (io_wChannel_en & io_wChannel_addr == 5'h8)	// src/main/scala/pipeline/regfile/Regfile.scala:7:7, :11:21, :37:25, :38:28
        regs_8 <= io_wChannel_data;	// src/main/scala/pipeline/regfile/Regfile.scala:11:21
      if (io_wChannel_en & io_wChannel_addr == 5'h9)	// src/main/scala/pipeline/regfile/Regfile.scala:7:7, :11:21, :37:25, :38:28
        regs_9 <= io_wChannel_data;	// src/main/scala/pipeline/regfile/Regfile.scala:11:21
      if (io_wChannel_en & io_wChannel_addr == 5'hA)	// src/main/scala/pipeline/regfile/Regfile.scala:7:7, :11:21, :37:25, :38:28
        regs_10 <= io_wChannel_data;	// src/main/scala/pipeline/regfile/Regfile.scala:11:21
      if (io_wChannel_en & io_wChannel_addr == 5'hB)	// src/main/scala/pipeline/regfile/Regfile.scala:7:7, :11:21, :37:25, :38:28
        regs_11 <= io_wChannel_data;	// src/main/scala/pipeline/regfile/Regfile.scala:11:21
      if (io_wChannel_en & io_wChannel_addr == 5'hC)	// src/main/scala/pipeline/regfile/Regfile.scala:7:7, :11:21, :37:25, :38:28
        regs_12 <= io_wChannel_data;	// src/main/scala/pipeline/regfile/Regfile.scala:11:21
      if (io_wChannel_en & io_wChannel_addr == 5'hD)	// src/main/scala/pipeline/regfile/Regfile.scala:7:7, :11:21, :37:25, :38:28
        regs_13 <= io_wChannel_data;	// src/main/scala/pipeline/regfile/Regfile.scala:11:21
      if (io_wChannel_en & io_wChannel_addr == 5'hE)	// src/main/scala/pipeline/regfile/Regfile.scala:7:7, :11:21, :37:25, :38:28
        regs_14 <= io_wChannel_data;	// src/main/scala/pipeline/regfile/Regfile.scala:11:21
      if (io_wChannel_en & io_wChannel_addr == 5'hF)	// src/main/scala/pipeline/regfile/Regfile.scala:7:7, :11:21, :37:25, :38:28
        regs_15 <= io_wChannel_data;	// src/main/scala/pipeline/regfile/Regfile.scala:11:21
      if (io_wChannel_en & io_wChannel_addr == 5'h10)	// src/main/scala/pipeline/regfile/Regfile.scala:7:7, :11:21, :37:25, :38:28
        regs_16 <= io_wChannel_data;	// src/main/scala/pipeline/regfile/Regfile.scala:11:21
      if (io_wChannel_en & io_wChannel_addr == 5'h11)	// src/main/scala/pipeline/regfile/Regfile.scala:7:7, :11:21, :37:25, :38:28
        regs_17 <= io_wChannel_data;	// src/main/scala/pipeline/regfile/Regfile.scala:11:21
      if (io_wChannel_en & io_wChannel_addr == 5'h12)	// src/main/scala/pipeline/regfile/Regfile.scala:7:7, :11:21, :37:25, :38:28
        regs_18 <= io_wChannel_data;	// src/main/scala/pipeline/regfile/Regfile.scala:11:21
      if (io_wChannel_en & io_wChannel_addr == 5'h13)	// src/main/scala/pipeline/regfile/Regfile.scala:7:7, :11:21, :37:25, :38:28
        regs_19 <= io_wChannel_data;	// src/main/scala/pipeline/regfile/Regfile.scala:11:21
      if (io_wChannel_en & io_wChannel_addr == 5'h14)	// src/main/scala/pipeline/regfile/Regfile.scala:7:7, :11:21, :37:25, :38:28
        regs_20 <= io_wChannel_data;	// src/main/scala/pipeline/regfile/Regfile.scala:11:21
      if (io_wChannel_en & io_wChannel_addr == 5'h15)	// src/main/scala/pipeline/regfile/Regfile.scala:7:7, :11:21, :37:25, :38:28
        regs_21 <= io_wChannel_data;	// src/main/scala/pipeline/regfile/Regfile.scala:11:21
      if (io_wChannel_en & io_wChannel_addr == 5'h16)	// src/main/scala/pipeline/regfile/Regfile.scala:7:7, :11:21, :37:25, :38:28
        regs_22 <= io_wChannel_data;	// src/main/scala/pipeline/regfile/Regfile.scala:11:21
      if (io_wChannel_en & io_wChannel_addr == 5'h17)	// src/main/scala/pipeline/regfile/Regfile.scala:7:7, :11:21, :37:25, :38:28
        regs_23 <= io_wChannel_data;	// src/main/scala/pipeline/regfile/Regfile.scala:11:21
      if (io_wChannel_en & io_wChannel_addr == 5'h18)	// src/main/scala/pipeline/regfile/Regfile.scala:7:7, :11:21, :37:25, :38:28
        regs_24 <= io_wChannel_data;	// src/main/scala/pipeline/regfile/Regfile.scala:11:21
      if (io_wChannel_en & io_wChannel_addr == 5'h19)	// src/main/scala/pipeline/regfile/Regfile.scala:7:7, :11:21, :37:25, :38:28
        regs_25 <= io_wChannel_data;	// src/main/scala/pipeline/regfile/Regfile.scala:11:21
      if (io_wChannel_en & io_wChannel_addr == 5'h1A)	// src/main/scala/pipeline/regfile/Regfile.scala:7:7, :11:21, :37:25, :38:28
        regs_26 <= io_wChannel_data;	// src/main/scala/pipeline/regfile/Regfile.scala:11:21
      if (io_wChannel_en & io_wChannel_addr == 5'h1B)	// src/main/scala/pipeline/regfile/Regfile.scala:7:7, :11:21, :37:25, :38:28
        regs_27 <= io_wChannel_data;	// src/main/scala/pipeline/regfile/Regfile.scala:11:21
      if (io_wChannel_en & io_wChannel_addr == 5'h1C)	// src/main/scala/pipeline/regfile/Regfile.scala:7:7, :11:21, :37:25, :38:28
        regs_28 <= io_wChannel_data;	// src/main/scala/pipeline/regfile/Regfile.scala:11:21
      if (io_wChannel_en & io_wChannel_addr == 5'h1D)	// src/main/scala/pipeline/regfile/Regfile.scala:7:7, :11:21, :37:25, :38:28
        regs_29 <= io_wChannel_data;	// src/main/scala/pipeline/regfile/Regfile.scala:11:21
      if (io_wChannel_en & io_wChannel_addr == 5'h1E)	// src/main/scala/pipeline/regfile/Regfile.scala:7:7, :11:21, :37:25, :38:28
        regs_30 <= io_wChannel_data;	// src/main/scala/pipeline/regfile/Regfile.scala:11:21
      if (io_wChannel_en & (&io_wChannel_addr))	// src/main/scala/pipeline/regfile/Regfile.scala:11:21, :37:25, :38:28
        regs_31 <= io_wChannel_data;	// src/main/scala/pipeline/regfile/Regfile.scala:11:21
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/pipeline/regfile/Regfile.scala:7:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/pipeline/regfile/Regfile.scala:7:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/pipeline/regfile/Regfile.scala:7:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/pipeline/regfile/Regfile.scala:7:7
      automatic logic [31:0] _RANDOM[0:31];	// src/main/scala/pipeline/regfile/Regfile.scala:7:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/pipeline/regfile/Regfile.scala:7:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/pipeline/regfile/Regfile.scala:7:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/pipeline/regfile/Regfile.scala:7:7
        for (logic [5:0] i = 6'h0; i < 6'h20; i += 6'h1) begin
          _RANDOM[i[4:0]] = `RANDOM;	// src/main/scala/pipeline/regfile/Regfile.scala:7:7
        end	// src/main/scala/pipeline/regfile/Regfile.scala:7:7
        regs_0 = _RANDOM[5'h0];	// src/main/scala/pipeline/regfile/Regfile.scala:7:7, :11:21
        regs_1 = _RANDOM[5'h1];	// src/main/scala/pipeline/regfile/Regfile.scala:7:7, :11:21
        regs_2 = _RANDOM[5'h2];	// src/main/scala/pipeline/regfile/Regfile.scala:7:7, :11:21
        regs_3 = _RANDOM[5'h3];	// src/main/scala/pipeline/regfile/Regfile.scala:7:7, :11:21
        regs_4 = _RANDOM[5'h4];	// src/main/scala/pipeline/regfile/Regfile.scala:7:7, :11:21
        regs_5 = _RANDOM[5'h5];	// src/main/scala/pipeline/regfile/Regfile.scala:7:7, :11:21
        regs_6 = _RANDOM[5'h6];	// src/main/scala/pipeline/regfile/Regfile.scala:7:7, :11:21
        regs_7 = _RANDOM[5'h7];	// src/main/scala/pipeline/regfile/Regfile.scala:7:7, :11:21
        regs_8 = _RANDOM[5'h8];	// src/main/scala/pipeline/regfile/Regfile.scala:7:7, :11:21
        regs_9 = _RANDOM[5'h9];	// src/main/scala/pipeline/regfile/Regfile.scala:7:7, :11:21
        regs_10 = _RANDOM[5'hA];	// src/main/scala/pipeline/regfile/Regfile.scala:7:7, :11:21
        regs_11 = _RANDOM[5'hB];	// src/main/scala/pipeline/regfile/Regfile.scala:7:7, :11:21
        regs_12 = _RANDOM[5'hC];	// src/main/scala/pipeline/regfile/Regfile.scala:7:7, :11:21
        regs_13 = _RANDOM[5'hD];	// src/main/scala/pipeline/regfile/Regfile.scala:7:7, :11:21
        regs_14 = _RANDOM[5'hE];	// src/main/scala/pipeline/regfile/Regfile.scala:7:7, :11:21
        regs_15 = _RANDOM[5'hF];	// src/main/scala/pipeline/regfile/Regfile.scala:7:7, :11:21
        regs_16 = _RANDOM[5'h10];	// src/main/scala/pipeline/regfile/Regfile.scala:7:7, :11:21
        regs_17 = _RANDOM[5'h11];	// src/main/scala/pipeline/regfile/Regfile.scala:7:7, :11:21
        regs_18 = _RANDOM[5'h12];	// src/main/scala/pipeline/regfile/Regfile.scala:7:7, :11:21
        regs_19 = _RANDOM[5'h13];	// src/main/scala/pipeline/regfile/Regfile.scala:7:7, :11:21
        regs_20 = _RANDOM[5'h14];	// src/main/scala/pipeline/regfile/Regfile.scala:7:7, :11:21
        regs_21 = _RANDOM[5'h15];	// src/main/scala/pipeline/regfile/Regfile.scala:7:7, :11:21
        regs_22 = _RANDOM[5'h16];	// src/main/scala/pipeline/regfile/Regfile.scala:7:7, :11:21
        regs_23 = _RANDOM[5'h17];	// src/main/scala/pipeline/regfile/Regfile.scala:7:7, :11:21
        regs_24 = _RANDOM[5'h18];	// src/main/scala/pipeline/regfile/Regfile.scala:7:7, :11:21
        regs_25 = _RANDOM[5'h19];	// src/main/scala/pipeline/regfile/Regfile.scala:7:7, :11:21
        regs_26 = _RANDOM[5'h1A];	// src/main/scala/pipeline/regfile/Regfile.scala:7:7, :11:21
        regs_27 = _RANDOM[5'h1B];	// src/main/scala/pipeline/regfile/Regfile.scala:7:7, :11:21
        regs_28 = _RANDOM[5'h1C];	// src/main/scala/pipeline/regfile/Regfile.scala:7:7, :11:21
        regs_29 = _RANDOM[5'h1D];	// src/main/scala/pipeline/regfile/Regfile.scala:7:7, :11:21
        regs_30 = _RANDOM[5'h1E];	// src/main/scala/pipeline/regfile/Regfile.scala:7:7, :11:21
        regs_31 = _RANDOM[5'h1F];	// src/main/scala/pipeline/regfile/Regfile.scala:7:7, :11:21
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/pipeline/regfile/Regfile.scala:7:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/pipeline/regfile/Regfile.scala:7:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_rChannel_1_out =
    ~io_rChannel_1_in_en | io_rChannel_1_in_addr == 5'h0
      ? 32'h0
      : io_rChannel_1_in_addr == io_wChannel_addr & io_wChannel_en
          ? io_wChannel_data
          : _GEN[io_rChannel_1_in_addr];	// src/main/scala/pipeline/regfile/Regfile.scala:7:7, :9:21, :11:29, :13:30, :14:{33,42}, :17:29, :18:7, :19:7, :20:25, :22:25
  assign io_rChannel_2_out =
    ~io_rChannel_2_in_en | io_rChannel_2_in_addr == 5'h0
      ? 32'h0
      : io_rChannel_2_in_addr == io_wChannel_addr & io_wChannel_en
          ? io_wChannel_data
          : _GEN[io_rChannel_2_in_addr];	// src/main/scala/pipeline/regfile/Regfile.scala:7:7, :10:21, :11:29, :22:25, :25:30, :26:{33,42}, :29:29, :30:9, :31:7, :32:25, :34:25
endmodule

module UltraFetchStage(	// src/main/scala/pipeline/fetch/UltraFetchStage.scala:9:7
  input          clock,	// src/main/scala/pipeline/fetch/UltraFetchStage.scala:9:7
                 reset,	// src/main/scala/pipeline/fetch/UltraFetchStage.scala:9:7
                 io_in_ack,	// src/main/scala/pipeline/fetch/UltraFetchStage.scala:10:14
  output         io_out_req,	// src/main/scala/pipeline/fetch/UltraFetchStage.scala:10:14
  output [31:0]  io_out_bits_pc,	// src/main/scala/pipeline/fetch/UltraFetchStage.scala:10:14
                 io_out_bits_inst,	// src/main/scala/pipeline/fetch/UltraFetchStage.scala:10:14
  output         io_out_bits_predictTaken,	// src/main/scala/pipeline/fetch/UltraFetchStage.scala:10:14
  output [31:0]  io_aside_out_pc,	// src/main/scala/pipeline/fetch/UltraFetchStage.scala:10:14
  output         io_aside_out_rreq,	// src/main/scala/pipeline/fetch/UltraFetchStage.scala:10:14
  input  [127:0] io_aside_in_rdata,	// src/main/scala/pipeline/fetch/UltraFetchStage.scala:10:14
  input          io_aside_in_rrdy,	// src/main/scala/pipeline/fetch/UltraFetchStage.scala:10:14
                 io_aside_in_rvalid,	// src/main/scala/pipeline/fetch/UltraFetchStage.scala:10:14
                 io_bCtrl_isMispredict,	// src/main/scala/pipeline/fetch/UltraFetchStage.scala:10:14
  input  [31:0]  io_bCtrl_npc	// src/main/scala/pipeline/fetch/UltraFetchStage.scala:10:14
);

  reg          outReg_req;	// src/main/scala/pipeline/fetch/UltraFetchStage.scala:14:23
  reg  [31:0]  outReg_bits_pc;	// src/main/scala/pipeline/fetch/UltraFetchStage.scala:14:23
  reg  [31:0]  outReg_bits_inst;	// src/main/scala/pipeline/fetch/UltraFetchStage.scala:14:23
  reg          outReg_bits_predictTaken;	// src/main/scala/pipeline/fetch/UltraFetchStage.scala:14:23
  reg  [31:0]  npc;	// src/main/scala/pipeline/fetch/UltraFetchStage.scala:16:20
  reg  [127:0] instBuffer;	// src/main/scala/pipeline/fetch/UltraFetchStage.scala:17:27
  reg  [1:0]   stat;	// src/main/scala/pipeline/fetch/UltraFetchStage.scala:30:21
  wire         _GEN = stat == 2'h0;	// src/main/scala/pipeline/fetch/UltraFetchStage.scala:30:21, :37:19, :64:35
  wire         _GEN_0 = stat == 2'h1;	// src/main/scala/pipeline/fetch/UltraFetchStage.scala:30:21, :33:10, :37:19
  wire         _GEN_1 = io_bCtrl_isMispredict | _GEN;	// src/main/scala/pipeline/fetch/UltraFetchStage.scala:11:16, :32:31, :37:19
  wire         _GEN_2 = stat == 2'h2;	// src/main/scala/pipeline/fetch/UltraFetchStage.scala:30:21, :37:19, :44:16
  wire [127:0] _curInst_T_2 = io_aside_in_rdata >> {121'h0, outReg_bits_pc[3:0], 3'h0};	// src/main/scala/pipeline/fetch/UltraFetchStage.scala:9:7, :14:23, :51:{40,58}
  wire         _GEN_3 = _GEN | _GEN_0;	// src/main/scala/pipeline/fetch/UltraFetchStage.scala:17:27, :37:19
  wire         _GEN_4 = io_bCtrl_isMispredict | _GEN_3;	// src/main/scala/pipeline/fetch/UltraFetchStage.scala:17:27, :32:31, :37:19
  wire         _GEN_5 = npc[21:4] == outReg_bits_pc[21:4];	// src/main/scala/pipeline/fetch/UltraFetchStage.scala:14:23, :16:20, :80:{20,27,45}
  wire [127:0] _curInst_T_5 = instBuffer >> {121'h0, npc[3:2], 5'h0};	// src/main/scala/pipeline/fetch/UltraFetchStage.scala:16:20, :17:27, :51:40, :81:{35,42,48}
  wire         _GEN_6 = (&stat) & io_in_ack & _GEN_5;	// src/main/scala/pipeline/fetch/UltraFetchStage.scala:19:11, :30:21, :37:19, :79:26, :80:{27,53}, :81:21
  wire [31:0]  curInst =
    _GEN_4
      ? 32'h0
      : _GEN_2
          ? (io_aside_in_rvalid ? _curInst_T_2[31:0] : 32'h0)
          : _GEN_6 ? _curInst_T_5[31:0] : 32'h0;	// src/main/scala/pipeline/fetch/UltraFetchStage.scala:16:20, :17:27, :19:11, :32:31, :37:19, :50:35, :51:{19,40}, :79:26, :80:53, :81:{21,35}
  always @(posedge clock) begin	// src/main/scala/pipeline/fetch/UltraFetchStage.scala:9:7
    if (reset) begin	// src/main/scala/pipeline/fetch/UltraFetchStage.scala:9:7
      outReg_req <= 1'h0;	// src/main/scala/bus/ultra/UltraBusUtils.scala:20:15, src/main/scala/pipeline/fetch/UltraFetchStage.scala:14:23
      outReg_bits_pc <= 32'h0;	// src/main/scala/pipeline/fetch/UltraFetchStage.scala:14:23, :16:20
      outReg_bits_inst <= 32'h0;	// src/main/scala/pipeline/fetch/UltraFetchStage.scala:14:23, :16:20
      outReg_bits_predictTaken <= 1'h0;	// src/main/scala/bus/ultra/UltraBusUtils.scala:20:15, src/main/scala/pipeline/fetch/UltraFetchStage.scala:14:23
      npc <= 32'h0;	// src/main/scala/pipeline/fetch/UltraFetchStage.scala:16:20
      instBuffer <= 128'h0;	// src/main/scala/pipeline/fetch/UltraFetchStage.scala:17:27
      stat <= 2'h0;	// src/main/scala/pipeline/fetch/UltraFetchStage.scala:30:21, :64:35
    end
    else begin	// src/main/scala/pipeline/fetch/UltraFetchStage.scala:9:7
      automatic logic _GEN_7;	// src/main/scala/pipeline/fetch/UltraFetchStage.scala:59:35
      automatic logic _GEN_8;	// src/main/scala/pipeline/fetch/UltraFetchStage.scala:59:35
      automatic logic _GEN_9;	// src/main/scala/pipeline/fetch/UltraFetchStage.scala:14:23, :37:19, :79:26, :80:53
      _GEN_7 =
        curInst[31:26] == 6'h16 | curInst[31:26] == 6'h19 | curInst[31:26] == 6'h17;	// src/main/scala/pipeline/fetch/UltraFetchStage.scala:19:11, :32:31, :37:19, :59:{26,35}
      _GEN_8 = curInst[31:26] == 6'h15 | curInst[31:26] == 6'h14;	// src/main/scala/pipeline/fetch/UltraFetchStage.scala:19:11, :32:31, :37:19, :59:{26,35}
      _GEN_9 = (&stat) & io_in_ack;	// src/main/scala/pipeline/fetch/UltraFetchStage.scala:14:23, :30:21, :37:19, :79:26, :80:53
      outReg_req <=
        ~io_bCtrl_isMispredict
        & (_GEN_3
             ? outReg_req
             : _GEN_2 ? io_aside_in_rvalid | outReg_req : _GEN_9 ? _GEN_5 : outReg_req);	// src/main/scala/pipeline/fetch/UltraFetchStage.scala:14:23, :17:27, :32:31, :34:16, :37:19, :50:35, :55:22, :79:26, :80:{27,53}
      if (io_bCtrl_isMispredict)	// src/main/scala/pipeline/fetch/UltraFetchStage.scala:10:14
        outReg_bits_pc <= io_bCtrl_npc;	// src/main/scala/pipeline/fetch/UltraFetchStage.scala:14:23
      else begin	// src/main/scala/pipeline/fetch/UltraFetchStage.scala:10:14
        automatic logic [3:0][31:0] _GEN_10;	// src/main/scala/pipeline/fetch/UltraFetchStage.scala:14:23, :37:19, :39:24
        _GEN_10 =
          {{_GEN_0 | _GEN_2 | ~_GEN_9 ? outReg_bits_pc : npc},
           {outReg_bits_pc},
           {outReg_bits_pc},
           {32'h80000000}};	// src/main/scala/bus/ultra/UltraBusUtils.scala:21:13, src/main/scala/pipeline/fetch/UltraFetchStage.scala:14:23, :16:20, :37:19, :39:24, :79:26, :80:53
        outReg_bits_pc <= _GEN_10[stat];	// src/main/scala/pipeline/fetch/UltraFetchStage.scala:14:23, :30:21, :37:19, :39:24
      end
      if (_GEN_4 | ~(_GEN_2 ? io_aside_in_rvalid : _GEN_6)) begin	// src/main/scala/pipeline/fetch/UltraFetchStage.scala:14:23, :17:27, :19:11, :32:31, :37:19, :50:35, :54:28, :79:26, :80:53, :81:21, :84:30
      end
      else begin	// src/main/scala/pipeline/fetch/UltraFetchStage.scala:14:23, :32:31, :37:19
        outReg_bits_inst <= curInst;	// src/main/scala/pipeline/fetch/UltraFetchStage.scala:14:23, :19:11, :32:31, :37:19
        outReg_bits_predictTaken <= _GEN_7 ? curInst[25] : _GEN_8;	// src/main/scala/pipeline/fetch/UltraFetchStage.scala:14:23, :19:11, :32:31, :37:19, :59:35, :61:{28,42}
      end
      if (~_GEN_4) begin	// src/main/scala/pipeline/fetch/UltraFetchStage.scala:17:27, :32:31, :37:19
        automatic logic [13:0] _GEN_11;	// src/main/scala/pipeline/fetch/UltraFetchStage.scala:63:47
        automatic logic [3:0]  _GEN_12;	// src/main/scala/pipeline/fetch/UltraFetchStage.scala:70:45
        _GEN_11 = {14{curInst[25]}};	// src/main/scala/pipeline/fetch/UltraFetchStage.scala:19:11, :32:31, :37:19, :61:28, :63:47
        _GEN_12 = {4{curInst[9]}};	// src/main/scala/pipeline/fetch/UltraFetchStage.scala:19:11, :32:31, :37:19, :70:45
        if (_GEN_2) begin	// src/main/scala/pipeline/fetch/UltraFetchStage.scala:37:19
          if (io_aside_in_rvalid) begin	// src/main/scala/pipeline/fetch/UltraFetchStage.scala:10:14
            automatic logic [31:0] _npc_T;	// src/main/scala/pipeline/fetch/UltraFetchStage.scala:58:33
            _npc_T = outReg_bits_pc + 32'h4;	// src/main/scala/pipeline/fetch/UltraFetchStage.scala:14:23, :58:33
            if (_GEN_7) begin	// src/main/scala/pipeline/fetch/UltraFetchStage.scala:59:35
              if (curInst[25])	// src/main/scala/pipeline/fetch/UltraFetchStage.scala:19:11, :32:31, :37:19, :61:28
                npc <= outReg_bits_pc + {_GEN_11, curInst[25:10], 2'h0};	// src/main/scala/pipeline/fetch/UltraFetchStage.scala:14:23, :16:20, :19:11, :32:31, :37:19, :63:47, :64:{27,35}
              else	// src/main/scala/pipeline/fetch/UltraFetchStage.scala:61:28
                npc <= _npc_T;	// src/main/scala/pipeline/fetch/UltraFetchStage.scala:16:20, :58:33
            end
            else if (_GEN_8)	// src/main/scala/pipeline/fetch/UltraFetchStage.scala:59:35
              npc <= outReg_bits_pc + {_GEN_12, curInst[9:0], curInst[25:10], 2'h0};	// src/main/scala/pipeline/fetch/UltraFetchStage.scala:14:23, :16:20, :19:11, :32:31, :37:19, :64:35, :70:45, :71:{25,41}
            else	// src/main/scala/pipeline/fetch/UltraFetchStage.scala:59:35
              npc <= _npc_T;	// src/main/scala/pipeline/fetch/UltraFetchStage.scala:16:20, :58:33
          end
        end
        else if (_GEN_6) begin	// src/main/scala/pipeline/fetch/UltraFetchStage.scala:19:11, :37:19, :79:26, :80:53, :81:21
          automatic logic [31:0] _npc_T_20;	// src/main/scala/pipeline/fetch/UltraFetchStage.scala:86:24
          _npc_T_20 = npc + 32'h4;	// src/main/scala/pipeline/fetch/UltraFetchStage.scala:16:20, :58:33, :86:24
          if (_GEN_7) begin	// src/main/scala/pipeline/fetch/UltraFetchStage.scala:59:35
            if (curInst[25])	// src/main/scala/pipeline/fetch/UltraFetchStage.scala:19:11, :32:31, :37:19, :61:28
              npc <= npc + {_GEN_11, curInst[25:10], 2'h0};	// src/main/scala/pipeline/fetch/UltraFetchStage.scala:16:20, :19:11, :32:31, :37:19, :63:47, :64:35, :92:38, :93:29
            else	// src/main/scala/pipeline/fetch/UltraFetchStage.scala:61:28
              npc <= _npc_T_20;	// src/main/scala/pipeline/fetch/UltraFetchStage.scala:16:20, :86:24
          end
          else if (_GEN_8)	// src/main/scala/pipeline/fetch/UltraFetchStage.scala:59:35
            npc <= npc + {_GEN_12, curInst[9:0], curInst[25:10], 2'h0};	// src/main/scala/pipeline/fetch/UltraFetchStage.scala:16:20, :19:11, :32:31, :37:19, :64:35, :70:45, :99:36, :100:{27,43}
          else	// src/main/scala/pipeline/fetch/UltraFetchStage.scala:59:35
            npc <= _npc_T_20;	// src/main/scala/pipeline/fetch/UltraFetchStage.scala:16:20, :86:24
        end
      end
      if (_GEN_4 | ~(_GEN_2 & io_aside_in_rvalid)) begin	// src/main/scala/pipeline/fetch/UltraFetchStage.scala:17:27, :32:31, :37:19, :50:35, :53:22
      end
      else	// src/main/scala/pipeline/fetch/UltraFetchStage.scala:17:27, :32:31, :37:19
        instBuffer <= io_aside_in_rdata;	// src/main/scala/pipeline/fetch/UltraFetchStage.scala:17:27
      if (_GEN_1)	// src/main/scala/pipeline/fetch/UltraFetchStage.scala:11:16, :32:31, :37:19
        stat <= 2'h1;	// src/main/scala/pipeline/fetch/UltraFetchStage.scala:30:21, :33:10
      else if (_GEN_0) begin	// src/main/scala/pipeline/fetch/UltraFetchStage.scala:37:19
        if (io_aside_in_rrdy)	// src/main/scala/pipeline/fetch/UltraFetchStage.scala:10:14
          stat <= 2'h2;	// src/main/scala/pipeline/fetch/UltraFetchStage.scala:30:21, :44:16
      end
      else if (_GEN_2) begin	// src/main/scala/pipeline/fetch/UltraFetchStage.scala:37:19
        if (io_aside_in_rvalid)	// src/main/scala/pipeline/fetch/UltraFetchStage.scala:10:14
          stat <= 2'h3;	// src/main/scala/pipeline/fetch/UltraFetchStage.scala:30:21, :52:16
      end
      else if (_GEN_9)	// src/main/scala/pipeline/fetch/UltraFetchStage.scala:14:23, :37:19, :79:26, :80:53
        stat <= {_GEN_5, 1'h1};	// src/main/scala/pipeline/fetch/UltraFetchStage.scala:30:21, :33:10, :80:{27,53}, :82:18, :106:18
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/pipeline/fetch/UltraFetchStage.scala:9:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/pipeline/fetch/UltraFetchStage.scala:9:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/pipeline/fetch/UltraFetchStage.scala:9:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/pipeline/fetch/UltraFetchStage.scala:9:7
      automatic logic [31:0] _RANDOM[0:7];	// src/main/scala/pipeline/fetch/UltraFetchStage.scala:9:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/pipeline/fetch/UltraFetchStage.scala:9:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/pipeline/fetch/UltraFetchStage.scala:9:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/pipeline/fetch/UltraFetchStage.scala:9:7
        for (logic [3:0] i = 4'h0; i < 4'h8; i += 4'h1) begin
          _RANDOM[i[2:0]] = `RANDOM;	// src/main/scala/pipeline/fetch/UltraFetchStage.scala:9:7
        end	// src/main/scala/pipeline/fetch/UltraFetchStage.scala:9:7
        outReg_req = _RANDOM[3'h0][0];	// src/main/scala/pipeline/fetch/UltraFetchStage.scala:9:7, :14:23
        outReg_bits_pc = {_RANDOM[3'h0][31:1], _RANDOM[3'h1][0]};	// src/main/scala/pipeline/fetch/UltraFetchStage.scala:9:7, :14:23
        outReg_bits_inst = {_RANDOM[3'h1][31:1], _RANDOM[3'h2][0]};	// src/main/scala/pipeline/fetch/UltraFetchStage.scala:9:7, :14:23
        outReg_bits_predictTaken = _RANDOM[3'h2][1];	// src/main/scala/pipeline/fetch/UltraFetchStage.scala:9:7, :14:23
        npc = {_RANDOM[3'h2][31:2], _RANDOM[3'h3][1:0]};	// src/main/scala/pipeline/fetch/UltraFetchStage.scala:9:7, :14:23, :16:20
        instBuffer =
          {_RANDOM[3'h3][31:2],
           _RANDOM[3'h4],
           _RANDOM[3'h5],
           _RANDOM[3'h6],
           _RANDOM[3'h7][1:0]};	// src/main/scala/pipeline/fetch/UltraFetchStage.scala:9:7, :16:20, :17:27
        stat = _RANDOM[3'h7][3:2];	// src/main/scala/pipeline/fetch/UltraFetchStage.scala:9:7, :17:27, :30:21
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/pipeline/fetch/UltraFetchStage.scala:9:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/pipeline/fetch/UltraFetchStage.scala:9:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_out_req = outReg_req;	// src/main/scala/pipeline/fetch/UltraFetchStage.scala:9:7, :14:23
  assign io_out_bits_pc = outReg_bits_pc;	// src/main/scala/pipeline/fetch/UltraFetchStage.scala:9:7, :14:23
  assign io_out_bits_inst = outReg_bits_inst;	// src/main/scala/pipeline/fetch/UltraFetchStage.scala:9:7, :14:23
  assign io_out_bits_predictTaken = outReg_bits_predictTaken;	// src/main/scala/pipeline/fetch/UltraFetchStage.scala:9:7, :14:23
  assign io_aside_out_pc =
    _GEN_1 | ~(_GEN_0 & io_aside_in_rrdy) ? 32'h80000000 : outReg_bits_pc;	// src/main/scala/bus/ultra/UltraBusUtils.scala:21:13, src/main/scala/pipeline/fetch/UltraFetchStage.scala:9:7, :11:16, :14:23, :32:31, :37:19, :43:33, :46:27
  assign io_aside_out_rreq = ~_GEN_1 & _GEN_0 & io_aside_in_rrdy;	// src/main/scala/pipeline/fetch/UltraFetchStage.scala:9:7, :11:16, :32:31, :37:19
endmodule

module Decoder_2RI12(	// src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala:6:7
  input  [31:0] io_in_inst,	// src/main/scala/pipeline/decode/decoders/BaseDecoder.scala:6:14
  output        io_out_isMatched,	// src/main/scala/pipeline/decode/decoders/BaseDecoder.scala:6:14
  output [3:0]  io_out_bits_exeOp_opType,	// src/main/scala/pipeline/decode/decoders/BaseDecoder.scala:6:14
  output [2:0]  io_out_bits_exeOp_opFunc,	// src/main/scala/pipeline/decode/decoders/BaseDecoder.scala:6:14
  output [31:0] io_out_bits_imm,	// src/main/scala/pipeline/decode/decoders/BaseDecoder.scala:6:14
  output [4:0]  io_out_bits_reg_1_addr,	// src/main/scala/pipeline/decode/decoders/BaseDecoder.scala:6:14
  output        io_out_bits_reg_2_en,	// src/main/scala/pipeline/decode/decoders/BaseDecoder.scala:6:14
  output [4:0]  io_out_bits_reg_2_addr,	// src/main/scala/pipeline/decode/decoders/BaseDecoder.scala:6:14
  output        io_out_bits_wCtrl_en,	// src/main/scala/pipeline/decode/decoders/BaseDecoder.scala:6:14
  output [4:0]  io_out_bits_wCtrl_addr	// src/main/scala/pipeline/decode/decoders/BaseDecoder.scala:6:14
);

  wire [31:0] immSext = {{20{io_in_inst[21]}}, io_in_inst[21:10]};	// src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala:8:37, :14:11
  wire        _GEN = io_in_inst[31:22] == 10'hA;	// src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala:7:38, :23:18
  wire        _GEN_0 = io_in_inst[31:22] == 10'h9;	// src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala:7:38, :23:18
  wire        _GEN_1 = io_in_inst[31:22] == 10'hD;	// src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala:7:38, :23:18
  wire        _GEN_2 = io_in_inst[31:22] == 10'hE;	// src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala:7:38, :23:18
  wire        _GEN_3 = io_in_inst[31:22] == 10'hA0;	// src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala:7:38, :23:18
  wire        _GEN_4 = io_in_inst[31:22] == 10'hA2;	// src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala:7:38, :23:18
  wire        _GEN_5 = io_in_inst[31:22] == 10'hA4;	// src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala:7:38, :23:18
  wire        _GEN_6 = io_in_inst[31:22] == 10'hA6;	// src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala:7:38, :23:18
  wire        _GEN_7 = _GEN_5 | _GEN_6;	// src/main/scala/pipeline/decode/decoders/BaseDecoder.scala:7:15, src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala:23:18, :62:32, :71:32
  wire        _GEN_8 = _GEN_3 | _GEN_4;	// src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala:23:18, :50:32, :56:32
  wire        _GEN_9 = _GEN_1 | _GEN_2;	// src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala:23:18, :38:32, :44:32
  wire        _GEN_10 = _GEN | _GEN_0 | _GEN_1 | _GEN_2 | _GEN_8;	// src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala:18:24, :23:18, :50:32, :56:32
  assign io_out_isMatched =
    _GEN | _GEN_0 | _GEN_1 | _GEN_2 | _GEN_3 | _GEN_4 | _GEN_5 | _GEN_6;	// src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala:6:7, :23:18, :25:24, :31:24, :37:24, :43:24, :49:24, :55:24, :61:24
  assign io_out_bits_exeOp_opType =
    _GEN | _GEN_0 ? 4'h3 : _GEN_9 ? 4'h1 : _GEN_8 ? 4'h6 : _GEN_7 ? 4'h7 : 4'h0;	// src/main/scala/pipeline/decode/decoders/BaseDecoder.scala:7:15, src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala:6:7, :23:18, :26:32, :32:32, :38:32, :44:32, :50:32, :56:32, :62:32, :71:32, src/main/scala/pipeline/exe/ExeUtils.scala:16:17
  assign io_out_bits_exeOp_opFunc =
    _GEN
      ? 3'h1
      : _GEN_0
          ? 3'h2
          : _GEN_1
              ? 3'h3
              : _GEN_2
                  ? 3'h1
                  : _GEN_3 ? 3'h2 : _GEN_4 ? 3'h1 : _GEN_5 ? 3'h2 : {2'h0, _GEN_6};	// src/main/scala/pipeline/decode/decoders/BaseDecoder.scala:7:15, src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala:6:7, :23:18, :27:32, :33:32, :39:32, :45:32, :51:32, :57:32, :63:32, :72:32
  assign io_out_bits_imm =
    _GEN | _GEN_0
      ? immSext
      : _GEN_9
          ? {20'h0, io_in_inst[21:10]}
          : _GEN_3 | _GEN_4 | _GEN_5 | _GEN_6 ? immSext : 32'h0;	// src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala:6:7, :8:37, :14:11, :15:11, :23:18, :28:23, :38:32, :40:23, :44:32, :46:23, :52:23, src/main/scala/pipeline/regfile/RegfileUtils.scala:10:15
  assign io_out_bits_reg_1_addr = io_in_inst[9:5];	// src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala:6:7, :9:34
  assign io_out_bits_reg_2_en = ~_GEN_10 & (_GEN_5 | _GEN_6);	// src/main/scala/pipeline/decode/decoders/BaseDecoder.scala:7:15, src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala:6:7, :18:24, :23:18, :66:28
  assign io_out_bits_reg_2_addr = _GEN_10 | ~_GEN_7 ? 5'h0 : io_in_inst[4:0];	// src/main/scala/pipeline/decode/decoders/BaseDecoder.scala:7:15, src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala:6:7, :10:34, :18:24, :23:18, :62:32, :71:32, src/main/scala/pipeline/regfile/RegfileUtils.scala:16:15
  assign io_out_bits_wCtrl_en = _GEN_10 | ~_GEN_5 & ~_GEN_6;	// src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala:6:7, :17:22, :18:24, :23:18, :65:28, :74:28, src/main/scala/pipeline/regfile/RegfileUtils.scala:15:13
  assign io_out_bits_wCtrl_addr = io_in_inst[4:0];	// src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala:6:7, :10:34
endmodule

module Decoder_2RI16(	// src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala:6:7
  input  [31:0] io_in_pc,	// src/main/scala/pipeline/decode/decoders/BaseDecoder.scala:6:14
                io_in_inst,	// src/main/scala/pipeline/decode/decoders/BaseDecoder.scala:6:14
  output        io_out_isMatched,	// src/main/scala/pipeline/decode/decoders/BaseDecoder.scala:6:14
  output [3:0]  io_out_bits_exeOp_opType,	// src/main/scala/pipeline/decode/decoders/BaseDecoder.scala:6:14
  output [2:0]  io_out_bits_exeOp_opFunc,	// src/main/scala/pipeline/decode/decoders/BaseDecoder.scala:6:14
  output [31:0] io_out_bits_imm,	// src/main/scala/pipeline/decode/decoders/BaseDecoder.scala:6:14
  output [4:0]  io_out_bits_reg_1_addr,	// src/main/scala/pipeline/decode/decoders/BaseDecoder.scala:6:14
                io_out_bits_reg_2_addr,	// src/main/scala/pipeline/decode/decoders/BaseDecoder.scala:6:14
  output        io_out_bits_wCtrl_en,	// src/main/scala/pipeline/decode/decoders/BaseDecoder.scala:6:14
  output [4:0]  io_out_bits_wCtrl_addr,	// src/main/scala/pipeline/decode/decoders/BaseDecoder.scala:6:14
  output [31:0] io_out_bits_wCtrl_data	// src/main/scala/pipeline/decode/decoders/BaseDecoder.scala:6:14
);

  wire _GEN = io_in_inst[31:26] == 6'h13;	// src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala:7:38, :20:19
  wire _GEN_0 = io_in_inst[31:26] == 6'h16;	// src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala:7:38, :20:19
  wire _GEN_1 = io_in_inst[31:26] == 6'h19;	// src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala:7:38, :20:19
  wire _GEN_2 = io_in_inst[31:26] == 6'h17;	// src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala:7:38, :20:19
  wire _GEN_3 = io_in_inst[31:26] == 6'h15;	// src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala:7:38, :20:19
  wire _GEN_4 = _GEN_0 | _GEN_1 | _GEN_2;	// src/main/scala/pipeline/decode/decoders/BaseDecoder.scala:7:15, src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala:20:19
  wire _GEN_5 = io_in_inst[31:26] == 6'h14;	// src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala:7:38, :20:19
  assign io_out_isMatched = _GEN | _GEN_0 | _GEN_1 | _GEN_2 | _GEN_3 | _GEN_5;	// src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala:6:7, :20:19, :22:24, :31:24, :37:24, :43:24, :49:24
  assign io_out_bits_exeOp_opType =
    _GEN ? 4'h5 : {1'h0, _GEN_0 | _GEN_1 | _GEN_2 | _GEN_3 | _GEN_5, 2'h0};	// src/main/scala/pipeline/decode/decoders/BaseDecoder.scala:7:15, src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala:6:7, :20:19, :23:32, :25:31, :32:32, :38:32, :44:32, :50:32, :59:32
  assign io_out_bits_exeOp_opFunc =
    _GEN
      ? 3'h1
      : _GEN_0 ? 3'h2 : _GEN_1 ? 3'h3 : _GEN_2 ? 3'h1 : _GEN_3 ? 3'h5 : {_GEN_5, 2'h0};	// src/main/scala/pipeline/decode/decoders/BaseDecoder.scala:7:15, src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala:6:7, :20:19, :23:32, :24:32, :25:31, :33:32, :39:32, :45:32, :51:32, :60:32
  assign io_out_bits_imm =
    _GEN | _GEN_0 | _GEN_1 | _GEN_2
      ? {{14{io_in_inst[25]}}, io_in_inst[25:10], 2'h0}
      : _GEN_3 | _GEN_5
          ? {{4{io_in_inst[9]}}, io_in_inst[9:0], io_in_inst[25:10], 2'h0}
          : 32'h0;	// src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala:6:7, :10:37, :11:30, :12:28, :20:19, :25:{15,31}, :46:15, :55:15, :61:15
  assign io_out_bits_reg_1_addr = io_in_inst[9:5];	// src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala:6:7, :8:34
  assign io_out_bits_reg_2_addr = io_in_inst[4:0];	// src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala:6:7, :9:34
  assign io_out_bits_wCtrl_en = _GEN | ~_GEN_4 & _GEN_3;	// src/main/scala/pipeline/decode/decoders/BaseDecoder.scala:7:15, src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala:6:7, :20:19, :26:28
  assign io_out_bits_wCtrl_addr = _GEN ? io_in_inst[4:0] : _GEN_4 ? 5'h0 : {4'h0, _GEN_3};	// src/main/scala/pipeline/decode/decoders/BaseDecoder.scala:7:15, src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala:6:7, :9:34, :20:19, :27:30, :53:30, src/main/scala/pipeline/exe/ExeUtils.scala:16:17, src/main/scala/pipeline/regfile/RegfileUtils.scala:16:15
  assign io_out_bits_wCtrl_data =
    _GEN ? io_in_pc + 32'h4 : _GEN_4 | ~_GEN_3 ? 32'h0 : io_in_pc + 32'h4;	// src/main/scala/pipeline/decode/decoders/BaseDecoder.scala:7:15, src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala:6:7, :12:28, :20:19, :28:{30,42}, :54:42
endmodule

module Decoder_3R(	// src/main/scala/pipeline/decode/decoders/Decoder_3R.scala:7:7
  input  [31:0] io_in_inst,	// src/main/scala/pipeline/decode/decoders/BaseDecoder.scala:6:14
  output        io_out_isMatched,	// src/main/scala/pipeline/decode/decoders/BaseDecoder.scala:6:14
  output [3:0]  io_out_bits_exeOp_opType,	// src/main/scala/pipeline/decode/decoders/BaseDecoder.scala:6:14
  output [2:0]  io_out_bits_exeOp_opFunc,	// src/main/scala/pipeline/decode/decoders/BaseDecoder.scala:6:14
  output        io_out_bits_hasImm,	// src/main/scala/pipeline/decode/decoders/BaseDecoder.scala:6:14
  output [31:0] io_out_bits_imm,	// src/main/scala/pipeline/decode/decoders/BaseDecoder.scala:6:14
  output [4:0]  io_out_bits_reg_1_addr,	// src/main/scala/pipeline/decode/decoders/BaseDecoder.scala:6:14
                io_out_bits_reg_2_addr,	// src/main/scala/pipeline/decode/decoders/BaseDecoder.scala:6:14
                io_out_bits_wCtrl_addr	// src/main/scala/pipeline/decode/decoders/BaseDecoder.scala:6:14
);

  wire _GEN = io_in_inst[31:15] == 17'h20;	// src/main/scala/pipeline/decode/decoders/Decoder_3R.scala:8:43, :21:19
  wire _GEN_0 = io_in_inst[31:15] == 17'h22;	// src/main/scala/pipeline/decode/decoders/Decoder_3R.scala:8:43, :21:19
  wire _GEN_1 = io_in_inst[31:15] == 17'h38;	// src/main/scala/pipeline/decode/decoders/Decoder_3R.scala:8:43, :21:19
  wire _GEN_2 = io_in_inst[31:15] == 17'h29;	// src/main/scala/pipeline/decode/decoders/Decoder_3R.scala:8:43, :21:19
  wire _GEN_3 = io_in_inst[31:15] == 17'h2A;	// src/main/scala/pipeline/decode/decoders/Decoder_3R.scala:8:43, :21:19
  wire _GEN_4 = io_in_inst[31:15] == 17'h2B;	// src/main/scala/pipeline/decode/decoders/Decoder_3R.scala:8:43, :21:19
  wire _GEN_5 = io_in_inst[31:15] == 17'h2F;	// src/main/scala/pipeline/decode/decoders/Decoder_3R.scala:8:43, :21:19
  wire _GEN_6 = io_in_inst[31:15] == 17'h81;	// src/main/scala/pipeline/decode/decoders/Decoder_3R.scala:8:43, :21:19
  wire _GEN_7 = io_in_inst[31:15] == 17'h89;	// src/main/scala/pipeline/decode/decoders/Decoder_3R.scala:8:43, :21:19
  wire _GEN_8 = _GEN_6 | _GEN_7;	// src/main/scala/pipeline/decode/decoders/Decoder_3R.scala:21:19, :61:26
  wire _GEN_9 = _GEN | _GEN_0 | _GEN_1 | _GEN_2 | _GEN_3 | _GEN_4 | _GEN_5;	// src/main/scala/pipeline/decode/decoders/BaseDecoder.scala:7:15, src/main/scala/pipeline/decode/decoders/Decoder_3R.scala:21:19
  assign io_out_isMatched =
    _GEN | _GEN_0 | _GEN_1 | _GEN_2 | _GEN_3 | _GEN_4 | _GEN_5 | _GEN_6 | _GEN_7;	// src/main/scala/pipeline/decode/decoders/Decoder_3R.scala:7:7, :21:19, :23:24, :28:24, :33:24, :38:24, :43:24, :48:24, :53:24, :58:24
  assign io_out_bits_exeOp_opType =
    _GEN | _GEN_0 | _GEN_1
      ? 4'h3
      : _GEN_2 | _GEN_3 | _GEN_4 ? 4'h1 : {2'h0, _GEN_5 | _GEN_6 | _GEN_7, 1'h0};	// src/main/scala/pipeline/decode/decoders/BaseDecoder.scala:7:15, src/main/scala/pipeline/decode/decoders/Decoder_3R.scala:7:7, :21:19, :24:32, :29:32, :34:32, :39:32, :44:32, :49:32, :54:32, :59:32, :66:32, src/main/scala/pipeline/regfile/RegfileUtils.scala:15:13
  assign io_out_bits_exeOp_opFunc =
    _GEN
      ? 3'h1
      : _GEN_0
          ? 3'h3
          : _GEN_1
              ? 3'h4
              : _GEN_2
                  ? 3'h3
                  : _GEN_3
                      ? 3'h1
                      : _GEN_4 ? 3'h2 : _GEN_5 ? 3'h1 : _GEN_6 ? 3'h2 : {2'h0, _GEN_7};	// src/main/scala/pipeline/decode/decoders/BaseDecoder.scala:7:15, src/main/scala/pipeline/decode/decoders/Decoder_3R.scala:7:7, :21:19, :25:32, :30:32, :35:32, :40:32, :45:32, :50:32, :54:32, :55:32, :59:32, :60:32, :66:32, :67:32
  assign io_out_bits_hasImm = ~_GEN_9 & _GEN_8;	// src/main/scala/pipeline/decode/decoders/BaseDecoder.scala:7:15, src/main/scala/pipeline/decode/decoders/Decoder_3R.scala:7:7, :21:19, :61:26
  assign io_out_bits_imm = _GEN_9 | ~_GEN_8 ? 32'h0 : {27'h0, io_in_inst[14:10]};	// src/main/scala/pipeline/decode/decoders/BaseDecoder.scala:7:15, src/main/scala/pipeline/decode/decoders/Decoder_3R.scala:7:7, :9:43, :21:19, :61:26, :69:23, src/main/scala/pipeline/regfile/RegfileUtils.scala:10:15
  assign io_out_bits_reg_1_addr = io_in_inst[9:5];	// src/main/scala/pipeline/decode/decoders/Decoder_3R.scala:7:7, :10:43
  assign io_out_bits_reg_2_addr = io_in_inst[14:10];	// src/main/scala/pipeline/decode/decoders/Decoder_3R.scala:7:7, :9:43
  assign io_out_bits_wCtrl_addr = io_in_inst[4:0];	// src/main/scala/pipeline/decode/decoders/Decoder_3R.scala:7:7, :11:43
endmodule

module Decoder_Special(	// src/main/scala/pipeline/decode/decoders/Decoder_Special.scala:6:7
  input  [31:0] io_in_pc,	// src/main/scala/pipeline/decode/decoders/BaseDecoder.scala:6:14
                io_in_inst,	// src/main/scala/pipeline/decode/decoders/BaseDecoder.scala:6:14
  output        io_out_isMatched,	// src/main/scala/pipeline/decode/decoders/BaseDecoder.scala:6:14
  output [3:0]  io_out_bits_exeOp_opType,	// src/main/scala/pipeline/decode/decoders/BaseDecoder.scala:6:14
  output [2:0]  io_out_bits_exeOp_opFunc,	// src/main/scala/pipeline/decode/decoders/BaseDecoder.scala:6:14
  output [31:0] io_out_bits_imm,	// src/main/scala/pipeline/decode/decoders/BaseDecoder.scala:6:14
  output [4:0]  io_out_bits_wCtrl_addr	// src/main/scala/pipeline/decode/decoders/BaseDecoder.scala:6:14
);

  wire _GEN = io_in_inst[31:25] == 7'hA;	// src/main/scala/pipeline/decode/decoders/Decoder_Special.scala:7:43, :18:19
  wire _GEN_0 = io_in_inst[31:25] == 7'hE;	// src/main/scala/pipeline/decode/decoders/Decoder_Special.scala:7:43, :18:19
  wire _GEN_1 = _GEN | _GEN_0;	// src/main/scala/pipeline/decode/decoders/BaseDecoder.scala:7:15, src/main/scala/pipeline/decode/decoders/Decoder_Special.scala:18:19, :21:32, :27:32
  assign io_out_isMatched = _GEN | _GEN_0;	// src/main/scala/pipeline/decode/decoders/Decoder_Special.scala:6:7, :18:19, :20:24
  assign io_out_bits_exeOp_opType = _GEN_1 ? 4'h3 : 4'h0;	// src/main/scala/pipeline/decode/decoders/BaseDecoder.scala:7:15, src/main/scala/pipeline/decode/decoders/Decoder_Special.scala:6:7, :18:19, :21:32, :27:32, src/main/scala/pipeline/exe/ExeUtils.scala:16:17
  assign io_out_bits_exeOp_opFunc = {2'h0, _GEN_1};	// src/main/scala/pipeline/decode/decoders/BaseDecoder.scala:7:15, src/main/scala/pipeline/decode/decoders/Decoder_Special.scala:6:7, :18:19, :21:32, :22:32, :27:32, :28:32
  assign io_out_bits_imm =
    _GEN
      ? {io_in_inst[24:5], 12'h0}
      : _GEN_0 ? {io_in_inst[24:5], 12'h0} + io_in_pc : 32'h0;	// src/main/scala/pipeline/decode/decoders/BaseDecoder.scala:7:15, src/main/scala/pipeline/decode/decoders/Decoder_Special.scala:6:7, :8:43, :10:32, :18:19, :23:23, :29:{23,33}, src/main/scala/pipeline/regfile/RegfileUtils.scala:10:15
  assign io_out_bits_wCtrl_addr = io_in_inst[4:0];	// src/main/scala/pipeline/decode/decoders/Decoder_Special.scala:6:7, :9:43
endmodule

module MultiMux1(	// src/main/scala/helper/MultiMux1.scala:13:7
  input         io_inputs_0_valid,	// src/main/scala/helper/MultiMux1.scala:14:14
  input  [3:0]  io_inputs_0_bits_exeOp_opType,	// src/main/scala/helper/MultiMux1.scala:14:14
  input  [2:0]  io_inputs_0_bits_exeOp_opFunc,	// src/main/scala/helper/MultiMux1.scala:14:14
  input  [31:0] io_inputs_0_bits_imm,	// src/main/scala/helper/MultiMux1.scala:14:14
  input  [4:0]  io_inputs_0_bits_reg_1_addr,	// src/main/scala/helper/MultiMux1.scala:14:14
  input         io_inputs_0_bits_reg_2_en,	// src/main/scala/helper/MultiMux1.scala:14:14
  input  [4:0]  io_inputs_0_bits_reg_2_addr,	// src/main/scala/helper/MultiMux1.scala:14:14
  input         io_inputs_0_bits_wCtrl_en,	// src/main/scala/helper/MultiMux1.scala:14:14
  input  [4:0]  io_inputs_0_bits_wCtrl_addr,	// src/main/scala/helper/MultiMux1.scala:14:14
  input         io_inputs_1_valid,	// src/main/scala/helper/MultiMux1.scala:14:14
  input  [3:0]  io_inputs_1_bits_exeOp_opType,	// src/main/scala/helper/MultiMux1.scala:14:14
  input  [2:0]  io_inputs_1_bits_exeOp_opFunc,	// src/main/scala/helper/MultiMux1.scala:14:14
  input  [31:0] io_inputs_1_bits_imm,	// src/main/scala/helper/MultiMux1.scala:14:14
  input  [4:0]  io_inputs_1_bits_reg_1_addr,	// src/main/scala/helper/MultiMux1.scala:14:14
                io_inputs_1_bits_reg_2_addr,	// src/main/scala/helper/MultiMux1.scala:14:14
  input         io_inputs_1_bits_wCtrl_en,	// src/main/scala/helper/MultiMux1.scala:14:14
  input  [4:0]  io_inputs_1_bits_wCtrl_addr,	// src/main/scala/helper/MultiMux1.scala:14:14
  input  [31:0] io_inputs_1_bits_wCtrl_data,	// src/main/scala/helper/MultiMux1.scala:14:14
  input         io_inputs_2_valid,	// src/main/scala/helper/MultiMux1.scala:14:14
  input  [3:0]  io_inputs_2_bits_exeOp_opType,	// src/main/scala/helper/MultiMux1.scala:14:14
  input  [2:0]  io_inputs_2_bits_exeOp_opFunc,	// src/main/scala/helper/MultiMux1.scala:14:14
  input         io_inputs_2_bits_hasImm,	// src/main/scala/helper/MultiMux1.scala:14:14
  input  [31:0] io_inputs_2_bits_imm,	// src/main/scala/helper/MultiMux1.scala:14:14
  input  [4:0]  io_inputs_2_bits_reg_1_addr,	// src/main/scala/helper/MultiMux1.scala:14:14
                io_inputs_2_bits_reg_2_addr,	// src/main/scala/helper/MultiMux1.scala:14:14
                io_inputs_2_bits_wCtrl_addr,	// src/main/scala/helper/MultiMux1.scala:14:14
  input         io_inputs_3_valid,	// src/main/scala/helper/MultiMux1.scala:14:14
  input  [3:0]  io_inputs_3_bits_exeOp_opType,	// src/main/scala/helper/MultiMux1.scala:14:14
  input  [2:0]  io_inputs_3_bits_exeOp_opFunc,	// src/main/scala/helper/MultiMux1.scala:14:14
  input  [31:0] io_inputs_3_bits_imm,	// src/main/scala/helper/MultiMux1.scala:14:14
  input  [4:0]  io_inputs_3_bits_wCtrl_addr,	// src/main/scala/helper/MultiMux1.scala:14:14
  output [3:0]  io_output_bits_exeOp_opType,	// src/main/scala/helper/MultiMux1.scala:14:14
  output [2:0]  io_output_bits_exeOp_opFunc,	// src/main/scala/helper/MultiMux1.scala:14:14
  output        io_output_bits_hasImm,	// src/main/scala/helper/MultiMux1.scala:14:14
  output [31:0] io_output_bits_imm,	// src/main/scala/helper/MultiMux1.scala:14:14
  output        io_output_bits_reg_1_en,	// src/main/scala/helper/MultiMux1.scala:14:14
  output [4:0]  io_output_bits_reg_1_addr,	// src/main/scala/helper/MultiMux1.scala:14:14
  output        io_output_bits_reg_2_en,	// src/main/scala/helper/MultiMux1.scala:14:14
  output [4:0]  io_output_bits_reg_2_addr,	// src/main/scala/helper/MultiMux1.scala:14:14
  output        io_output_bits_wCtrl_en,	// src/main/scala/helper/MultiMux1.scala:14:14
  output [4:0]  io_output_bits_wCtrl_addr,	// src/main/scala/helper/MultiMux1.scala:14:14
  output [31:0] io_output_bits_wCtrl_data	// src/main/scala/helper/MultiMux1.scala:14:14
);

  assign io_output_bits_exeOp_opType =
    (io_inputs_0_valid ? io_inputs_0_bits_exeOp_opType : 4'h0)
    | (io_inputs_1_valid ? io_inputs_1_bits_exeOp_opType : 4'h0)
    | (io_inputs_2_valid ? io_inputs_2_bits_exeOp_opType : 4'h0)
    | (io_inputs_3_valid ? io_inputs_3_bits_exeOp_opType : 4'h0);	// src/main/scala/helper/MultiMux1.scala:13:7, :23:22, :26:65, src/main/scala/pipeline/decode/Du.scala:15:78
  assign io_output_bits_exeOp_opFunc =
    (io_inputs_0_valid ? io_inputs_0_bits_exeOp_opFunc : 3'h0)
    | (io_inputs_1_valid ? io_inputs_1_bits_exeOp_opFunc : 3'h0)
    | (io_inputs_2_valid ? io_inputs_2_bits_exeOp_opFunc : 3'h0)
    | (io_inputs_3_valid ? io_inputs_3_bits_exeOp_opFunc : 3'h0);	// src/main/scala/helper/MultiMux1.scala:13:7, :23:22, :26:65, src/main/scala/pipeline/decode/Du.scala:15:78
  assign io_output_bits_hasImm =
    io_inputs_0_valid | io_inputs_1_valid | io_inputs_2_valid & io_inputs_2_bits_hasImm
    | io_inputs_3_valid;	// src/main/scala/helper/MultiMux1.scala:13:7, :23:22, :26:65
  assign io_output_bits_imm =
    (io_inputs_0_valid ? io_inputs_0_bits_imm : 32'h0)
    | (io_inputs_1_valid ? io_inputs_1_bits_imm : 32'h0)
    | (io_inputs_2_valid ? io_inputs_2_bits_imm : 32'h0)
    | (io_inputs_3_valid ? io_inputs_3_bits_imm : 32'h0);	// src/main/scala/helper/MultiMux1.scala:13:7, :14:14, :21:21, :23:22, :26:65
  assign io_output_bits_reg_1_en =
    io_inputs_0_valid | io_inputs_1_valid | io_inputs_2_valid | io_inputs_3_valid;	// src/main/scala/helper/MultiMux1.scala:13:7, :26:65
  assign io_output_bits_reg_1_addr =
    (io_inputs_0_valid ? io_inputs_0_bits_reg_1_addr : 5'h0)
    | (io_inputs_1_valid ? io_inputs_1_bits_reg_1_addr : 5'h0)
    | (io_inputs_2_valid ? io_inputs_2_bits_reg_1_addr : 5'h0);	// src/main/scala/helper/MultiMux1.scala:13:7, :14:14, :21:21, :23:22, :26:65
  assign io_output_bits_reg_2_en =
    io_inputs_0_valid & io_inputs_0_bits_reg_2_en | io_inputs_1_valid | io_inputs_2_valid;	// src/main/scala/helper/MultiMux1.scala:13:7, :23:22, :26:65
  assign io_output_bits_reg_2_addr =
    (io_inputs_0_valid ? io_inputs_0_bits_reg_2_addr : 5'h0)
    | (io_inputs_1_valid ? io_inputs_1_bits_reg_2_addr : 5'h0)
    | (io_inputs_2_valid ? io_inputs_2_bits_reg_2_addr : 5'h0);	// src/main/scala/helper/MultiMux1.scala:13:7, :14:14, :21:21, :23:22, :26:65
  assign io_output_bits_wCtrl_en =
    io_inputs_0_valid & io_inputs_0_bits_wCtrl_en | io_inputs_1_valid
    & io_inputs_1_bits_wCtrl_en | io_inputs_2_valid | io_inputs_3_valid;	// src/main/scala/helper/MultiMux1.scala:13:7, :23:22, :26:65
  assign io_output_bits_wCtrl_addr =
    (io_inputs_0_valid ? io_inputs_0_bits_wCtrl_addr : 5'h0)
    | (io_inputs_1_valid ? io_inputs_1_bits_wCtrl_addr : 5'h0)
    | (io_inputs_2_valid ? io_inputs_2_bits_wCtrl_addr : 5'h0)
    | (io_inputs_3_valid ? io_inputs_3_bits_wCtrl_addr : 5'h0);	// src/main/scala/helper/MultiMux1.scala:13:7, :14:14, :21:21, :23:22, :26:65
  assign io_output_bits_wCtrl_data =
    io_inputs_1_valid ? io_inputs_1_bits_wCtrl_data : 32'h0;	// src/main/scala/helper/MultiMux1.scala:13:7, :14:14, :21:21, :23:22
endmodule

module Du(	// src/main/scala/pipeline/decode/Du.scala:6:7
  input  [31:0] io_in_pc,	// src/main/scala/pipeline/decode/decoders/BaseDecoder.scala:6:14
                io_in_inst,	// src/main/scala/pipeline/decode/decoders/BaseDecoder.scala:6:14
  output [3:0]  io_out_bits_exeOp_opType,	// src/main/scala/pipeline/decode/decoders/BaseDecoder.scala:6:14
  output [2:0]  io_out_bits_exeOp_opFunc,	// src/main/scala/pipeline/decode/decoders/BaseDecoder.scala:6:14
  output        io_out_bits_hasImm,	// src/main/scala/pipeline/decode/decoders/BaseDecoder.scala:6:14
  output [31:0] io_out_bits_imm,	// src/main/scala/pipeline/decode/decoders/BaseDecoder.scala:6:14
  output        io_out_bits_reg_1_en,	// src/main/scala/pipeline/decode/decoders/BaseDecoder.scala:6:14
  output [4:0]  io_out_bits_reg_1_addr,	// src/main/scala/pipeline/decode/decoders/BaseDecoder.scala:6:14
  output        io_out_bits_reg_2_en,	// src/main/scala/pipeline/decode/decoders/BaseDecoder.scala:6:14
  output [4:0]  io_out_bits_reg_2_addr,	// src/main/scala/pipeline/decode/decoders/BaseDecoder.scala:6:14
  output        io_out_bits_wCtrl_en,	// src/main/scala/pipeline/decode/decoders/BaseDecoder.scala:6:14
  output [4:0]  io_out_bits_wCtrl_addr,	// src/main/scala/pipeline/decode/decoders/BaseDecoder.scala:6:14
  output [31:0] io_out_bits_wCtrl_data	// src/main/scala/pipeline/decode/decoders/BaseDecoder.scala:6:14
);

  wire        _decoders_3_io_out_isMatched;	// src/main/scala/pipeline/decode/Du.scala:12:15
  wire [3:0]  _decoders_3_io_out_bits_exeOp_opType;	// src/main/scala/pipeline/decode/Du.scala:12:15
  wire [2:0]  _decoders_3_io_out_bits_exeOp_opFunc;	// src/main/scala/pipeline/decode/Du.scala:12:15
  wire [31:0] _decoders_3_io_out_bits_imm;	// src/main/scala/pipeline/decode/Du.scala:12:15
  wire [4:0]  _decoders_3_io_out_bits_wCtrl_addr;	// src/main/scala/pipeline/decode/Du.scala:12:15
  wire        _decoders_2_io_out_isMatched;	// src/main/scala/pipeline/decode/Du.scala:11:15
  wire [3:0]  _decoders_2_io_out_bits_exeOp_opType;	// src/main/scala/pipeline/decode/Du.scala:11:15
  wire [2:0]  _decoders_2_io_out_bits_exeOp_opFunc;	// src/main/scala/pipeline/decode/Du.scala:11:15
  wire        _decoders_2_io_out_bits_hasImm;	// src/main/scala/pipeline/decode/Du.scala:11:15
  wire [31:0] _decoders_2_io_out_bits_imm;	// src/main/scala/pipeline/decode/Du.scala:11:15
  wire [4:0]  _decoders_2_io_out_bits_reg_1_addr;	// src/main/scala/pipeline/decode/Du.scala:11:15
  wire [4:0]  _decoders_2_io_out_bits_reg_2_addr;	// src/main/scala/pipeline/decode/Du.scala:11:15
  wire [4:0]  _decoders_2_io_out_bits_wCtrl_addr;	// src/main/scala/pipeline/decode/Du.scala:11:15
  wire        _decoders_1_io_out_isMatched;	// src/main/scala/pipeline/decode/Du.scala:10:15
  wire [3:0]  _decoders_1_io_out_bits_exeOp_opType;	// src/main/scala/pipeline/decode/Du.scala:10:15
  wire [2:0]  _decoders_1_io_out_bits_exeOp_opFunc;	// src/main/scala/pipeline/decode/Du.scala:10:15
  wire [31:0] _decoders_1_io_out_bits_imm;	// src/main/scala/pipeline/decode/Du.scala:10:15
  wire [4:0]  _decoders_1_io_out_bits_reg_1_addr;	// src/main/scala/pipeline/decode/Du.scala:10:15
  wire [4:0]  _decoders_1_io_out_bits_reg_2_addr;	// src/main/scala/pipeline/decode/Du.scala:10:15
  wire        _decoders_1_io_out_bits_wCtrl_en;	// src/main/scala/pipeline/decode/Du.scala:10:15
  wire [4:0]  _decoders_1_io_out_bits_wCtrl_addr;	// src/main/scala/pipeline/decode/Du.scala:10:15
  wire [31:0] _decoders_1_io_out_bits_wCtrl_data;	// src/main/scala/pipeline/decode/Du.scala:10:15
  wire        _decoders_0_io_out_isMatched;	// src/main/scala/pipeline/decode/Du.scala:9:15
  wire [3:0]  _decoders_0_io_out_bits_exeOp_opType;	// src/main/scala/pipeline/decode/Du.scala:9:15
  wire [2:0]  _decoders_0_io_out_bits_exeOp_opFunc;	// src/main/scala/pipeline/decode/Du.scala:9:15
  wire [31:0] _decoders_0_io_out_bits_imm;	// src/main/scala/pipeline/decode/Du.scala:9:15
  wire [4:0]  _decoders_0_io_out_bits_reg_1_addr;	// src/main/scala/pipeline/decode/Du.scala:9:15
  wire        _decoders_0_io_out_bits_reg_2_en;	// src/main/scala/pipeline/decode/Du.scala:9:15
  wire [4:0]  _decoders_0_io_out_bits_reg_2_addr;	// src/main/scala/pipeline/decode/Du.scala:9:15
  wire        _decoders_0_io_out_bits_wCtrl_en;	// src/main/scala/pipeline/decode/Du.scala:9:15
  wire [4:0]  _decoders_0_io_out_bits_wCtrl_addr;	// src/main/scala/pipeline/decode/Du.scala:9:15
  Decoder_2RI12 decoders_0 (	// src/main/scala/pipeline/decode/Du.scala:9:15
    .io_in_inst               (io_in_inst),
    .io_out_isMatched         (_decoders_0_io_out_isMatched),
    .io_out_bits_exeOp_opType (_decoders_0_io_out_bits_exeOp_opType),
    .io_out_bits_exeOp_opFunc (_decoders_0_io_out_bits_exeOp_opFunc),
    .io_out_bits_imm          (_decoders_0_io_out_bits_imm),
    .io_out_bits_reg_1_addr   (_decoders_0_io_out_bits_reg_1_addr),
    .io_out_bits_reg_2_en     (_decoders_0_io_out_bits_reg_2_en),
    .io_out_bits_reg_2_addr   (_decoders_0_io_out_bits_reg_2_addr),
    .io_out_bits_wCtrl_en     (_decoders_0_io_out_bits_wCtrl_en),
    .io_out_bits_wCtrl_addr   (_decoders_0_io_out_bits_wCtrl_addr)
  );
  Decoder_2RI16 decoders_1 (	// src/main/scala/pipeline/decode/Du.scala:10:15
    .io_in_pc                 (io_in_pc),
    .io_in_inst               (io_in_inst),
    .io_out_isMatched         (_decoders_1_io_out_isMatched),
    .io_out_bits_exeOp_opType (_decoders_1_io_out_bits_exeOp_opType),
    .io_out_bits_exeOp_opFunc (_decoders_1_io_out_bits_exeOp_opFunc),
    .io_out_bits_imm          (_decoders_1_io_out_bits_imm),
    .io_out_bits_reg_1_addr   (_decoders_1_io_out_bits_reg_1_addr),
    .io_out_bits_reg_2_addr   (_decoders_1_io_out_bits_reg_2_addr),
    .io_out_bits_wCtrl_en     (_decoders_1_io_out_bits_wCtrl_en),
    .io_out_bits_wCtrl_addr   (_decoders_1_io_out_bits_wCtrl_addr),
    .io_out_bits_wCtrl_data   (_decoders_1_io_out_bits_wCtrl_data)
  );
  Decoder_3R decoders_2 (	// src/main/scala/pipeline/decode/Du.scala:11:15
    .io_in_inst               (io_in_inst),
    .io_out_isMatched         (_decoders_2_io_out_isMatched),
    .io_out_bits_exeOp_opType (_decoders_2_io_out_bits_exeOp_opType),
    .io_out_bits_exeOp_opFunc (_decoders_2_io_out_bits_exeOp_opFunc),
    .io_out_bits_hasImm       (_decoders_2_io_out_bits_hasImm),
    .io_out_bits_imm          (_decoders_2_io_out_bits_imm),
    .io_out_bits_reg_1_addr   (_decoders_2_io_out_bits_reg_1_addr),
    .io_out_bits_reg_2_addr   (_decoders_2_io_out_bits_reg_2_addr),
    .io_out_bits_wCtrl_addr   (_decoders_2_io_out_bits_wCtrl_addr)
  );
  Decoder_Special decoders_3 (	// src/main/scala/pipeline/decode/Du.scala:12:15
    .io_in_pc                 (io_in_pc),
    .io_in_inst               (io_in_inst),
    .io_out_isMatched         (_decoders_3_io_out_isMatched),
    .io_out_bits_exeOp_opType (_decoders_3_io_out_bits_exeOp_opType),
    .io_out_bits_exeOp_opFunc (_decoders_3_io_out_bits_exeOp_opFunc),
    .io_out_bits_imm          (_decoders_3_io_out_bits_imm),
    .io_out_bits_wCtrl_addr   (_decoders_3_io_out_bits_wCtrl_addr)
  );
  MultiMux1 dMux (	// src/main/scala/pipeline/decode/Du.scala:15:20
    .io_inputs_0_valid             (_decoders_0_io_out_isMatched),	// src/main/scala/pipeline/decode/Du.scala:9:15
    .io_inputs_0_bits_exeOp_opType (_decoders_0_io_out_bits_exeOp_opType),	// src/main/scala/pipeline/decode/Du.scala:9:15
    .io_inputs_0_bits_exeOp_opFunc (_decoders_0_io_out_bits_exeOp_opFunc),	// src/main/scala/pipeline/decode/Du.scala:9:15
    .io_inputs_0_bits_imm          (_decoders_0_io_out_bits_imm),	// src/main/scala/pipeline/decode/Du.scala:9:15
    .io_inputs_0_bits_reg_1_addr   (_decoders_0_io_out_bits_reg_1_addr),	// src/main/scala/pipeline/decode/Du.scala:9:15
    .io_inputs_0_bits_reg_2_en     (_decoders_0_io_out_bits_reg_2_en),	// src/main/scala/pipeline/decode/Du.scala:9:15
    .io_inputs_0_bits_reg_2_addr   (_decoders_0_io_out_bits_reg_2_addr),	// src/main/scala/pipeline/decode/Du.scala:9:15
    .io_inputs_0_bits_wCtrl_en     (_decoders_0_io_out_bits_wCtrl_en),	// src/main/scala/pipeline/decode/Du.scala:9:15
    .io_inputs_0_bits_wCtrl_addr   (_decoders_0_io_out_bits_wCtrl_addr),	// src/main/scala/pipeline/decode/Du.scala:9:15
    .io_inputs_1_valid             (_decoders_1_io_out_isMatched),	// src/main/scala/pipeline/decode/Du.scala:10:15
    .io_inputs_1_bits_exeOp_opType (_decoders_1_io_out_bits_exeOp_opType),	// src/main/scala/pipeline/decode/Du.scala:10:15
    .io_inputs_1_bits_exeOp_opFunc (_decoders_1_io_out_bits_exeOp_opFunc),	// src/main/scala/pipeline/decode/Du.scala:10:15
    .io_inputs_1_bits_imm          (_decoders_1_io_out_bits_imm),	// src/main/scala/pipeline/decode/Du.scala:10:15
    .io_inputs_1_bits_reg_1_addr   (_decoders_1_io_out_bits_reg_1_addr),	// src/main/scala/pipeline/decode/Du.scala:10:15
    .io_inputs_1_bits_reg_2_addr   (_decoders_1_io_out_bits_reg_2_addr),	// src/main/scala/pipeline/decode/Du.scala:10:15
    .io_inputs_1_bits_wCtrl_en     (_decoders_1_io_out_bits_wCtrl_en),	// src/main/scala/pipeline/decode/Du.scala:10:15
    .io_inputs_1_bits_wCtrl_addr   (_decoders_1_io_out_bits_wCtrl_addr),	// src/main/scala/pipeline/decode/Du.scala:10:15
    .io_inputs_1_bits_wCtrl_data   (_decoders_1_io_out_bits_wCtrl_data),	// src/main/scala/pipeline/decode/Du.scala:10:15
    .io_inputs_2_valid             (_decoders_2_io_out_isMatched),	// src/main/scala/pipeline/decode/Du.scala:11:15
    .io_inputs_2_bits_exeOp_opType (_decoders_2_io_out_bits_exeOp_opType),	// src/main/scala/pipeline/decode/Du.scala:11:15
    .io_inputs_2_bits_exeOp_opFunc (_decoders_2_io_out_bits_exeOp_opFunc),	// src/main/scala/pipeline/decode/Du.scala:11:15
    .io_inputs_2_bits_hasImm       (_decoders_2_io_out_bits_hasImm),	// src/main/scala/pipeline/decode/Du.scala:11:15
    .io_inputs_2_bits_imm          (_decoders_2_io_out_bits_imm),	// src/main/scala/pipeline/decode/Du.scala:11:15
    .io_inputs_2_bits_reg_1_addr   (_decoders_2_io_out_bits_reg_1_addr),	// src/main/scala/pipeline/decode/Du.scala:11:15
    .io_inputs_2_bits_reg_2_addr   (_decoders_2_io_out_bits_reg_2_addr),	// src/main/scala/pipeline/decode/Du.scala:11:15
    .io_inputs_2_bits_wCtrl_addr   (_decoders_2_io_out_bits_wCtrl_addr),	// src/main/scala/pipeline/decode/Du.scala:11:15
    .io_inputs_3_valid             (_decoders_3_io_out_isMatched),	// src/main/scala/pipeline/decode/Du.scala:12:15
    .io_inputs_3_bits_exeOp_opType (_decoders_3_io_out_bits_exeOp_opType),	// src/main/scala/pipeline/decode/Du.scala:12:15
    .io_inputs_3_bits_exeOp_opFunc (_decoders_3_io_out_bits_exeOp_opFunc),	// src/main/scala/pipeline/decode/Du.scala:12:15
    .io_inputs_3_bits_imm          (_decoders_3_io_out_bits_imm),	// src/main/scala/pipeline/decode/Du.scala:12:15
    .io_inputs_3_bits_wCtrl_addr   (_decoders_3_io_out_bits_wCtrl_addr),	// src/main/scala/pipeline/decode/Du.scala:12:15
    .io_output_bits_exeOp_opType   (io_out_bits_exeOp_opType),
    .io_output_bits_exeOp_opFunc   (io_out_bits_exeOp_opFunc),
    .io_output_bits_hasImm         (io_out_bits_hasImm),
    .io_output_bits_imm            (io_out_bits_imm),
    .io_output_bits_reg_1_en       (io_out_bits_reg_1_en),
    .io_output_bits_reg_1_addr     (io_out_bits_reg_1_addr),
    .io_output_bits_reg_2_en       (io_out_bits_reg_2_en),
    .io_output_bits_reg_2_addr     (io_out_bits_reg_2_addr),
    .io_output_bits_wCtrl_en       (io_out_bits_wCtrl_en),
    .io_output_bits_wCtrl_addr     (io_out_bits_wCtrl_addr),
    .io_output_bits_wCtrl_data     (io_out_bits_wCtrl_data)
  );
endmodule

module DecodeStageAlpha(	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:7:7
  input         clock,	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:7:7
                reset,	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:7:7
                io_in_fetch_req,	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:8:14
  input  [31:0] io_in_fetch_bits_pc,	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:8:14
                io_in_fetch_bits_inst,	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:8:14
  input         io_in_fetch_bits_predictTaken,	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:8:14
                io_in_ack,	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:8:14
  output [3:0]  io_out_decode_bits_exeOp_opType,	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:8:14
  output [2:0]  io_out_decode_bits_exeOp_opFunc,	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:8:14
  output        io_out_decode_bits_wCtrl_en,	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:8:14
  output [4:0]  io_out_decode_bits_wCtrl_addr,	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:8:14
  output [31:0] io_out_decode_bits_wCtrl_data,	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:8:14
  output        io_out_decode_bits_operands_hasImm,	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:8:14
  output [31:0] io_out_decode_bits_operands_imm,	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:8:14
                io_out_decode_bits_operands_regData_1,	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:8:14
                io_out_decode_bits_operands_regData_2,	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:8:14
  output [4:0]  io_out_decode_readInfo_reg_1_addr,	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:8:14
                io_out_decode_readInfo_reg_2_addr,	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:8:14
  output [31:0] io_out_decode_fetchInfo_pc,	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:8:14
  output        io_out_decode_fetchInfo_predictTaken,	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:8:14
                io_out_decode_req,	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:8:14
                io_out_ack,	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:8:14
  input  [31:0] io_aside_in_regLeft,	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:8:14
                io_aside_in_regRight,	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:8:14
  output        io_aside_out_reg_1_en,	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:8:14
  output [4:0]  io_aside_out_reg_1_addr,	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:8:14
  output        io_aside_out_reg_2_en,	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:8:14
  output [4:0]  io_aside_out_reg_2_addr,	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:8:14
  input         io_bCtrl_isMispredict	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:8:14
);

  wire [3:0]  _du_io_out_bits_exeOp_opType;	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:16:18
  wire [2:0]  _du_io_out_bits_exeOp_opFunc;	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:16:18
  wire        _du_io_out_bits_hasImm;	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:16:18
  wire [31:0] _du_io_out_bits_imm;	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:16:18
  wire [4:0]  _du_io_out_bits_reg_1_addr;	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:16:18
  wire [4:0]  _du_io_out_bits_reg_2_addr;	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:16:18
  wire        _du_io_out_bits_wCtrl_en;	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:16:18
  wire [4:0]  _du_io_out_bits_wCtrl_addr;	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:16:18
  wire [31:0] _du_io_out_bits_wCtrl_data;	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:16:18
  reg  [3:0]  decodeOut_bits_exeOp_opType;	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:13:26
  reg  [2:0]  decodeOut_bits_exeOp_opFunc;	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:13:26
  reg         decodeOut_bits_wCtrl_en;	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:13:26
  reg  [4:0]  decodeOut_bits_wCtrl_addr;	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:13:26
  reg  [31:0] decodeOut_bits_wCtrl_data;	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:13:26
  reg         decodeOut_bits_operands_hasImm;	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:13:26
  reg  [31:0] decodeOut_bits_operands_imm;	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:13:26
  reg  [31:0] decodeOut_bits_operands_regData_1;	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:13:26
  reg  [31:0] decodeOut_bits_operands_regData_2;	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:13:26
  reg  [4:0]  decodeOut_readInfo_reg_1_addr;	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:13:26
  reg  [4:0]  decodeOut_readInfo_reg_2_addr;	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:13:26
  reg  [31:0] decodeOut_fetchInfo_pc;	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:13:26
  reg         decodeOut_fetchInfo_predictTaken;	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:13:26
  reg         decodeOut_req;	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:13:26
  reg  [31:0] srcInfo_pc;	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:17:24
  reg  [31:0] srcInfo_inst;	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:17:24
  reg         srcInfo_predictTaken;	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:17:24
  reg  [1:0]  stat;	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:31:21
  wire        _GEN = stat == 2'h0;	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:31:21, :33:10, :37:18
  always @(posedge clock) begin	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:7:7
    if (reset) begin	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:7:7
      decodeOut_bits_exeOp_opType <= 4'h0;	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:7:7, :13:26
      decodeOut_bits_exeOp_opFunc <= 3'h0;	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:13:26, src/main/scala/pipeline/exe/ExeUtils.scala:15:17
      decodeOut_bits_wCtrl_en <= 1'h0;	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:9:14, :13:26
      decodeOut_bits_wCtrl_addr <= 5'h0;	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:13:26, src/main/scala/pipeline/regfile/RegfileUtils.scala:9:15
      decodeOut_bits_wCtrl_data <= 32'h0;	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:13:26, src/main/scala/pipeline/exe/ExeUtils.scala:22:23
      decodeOut_bits_operands_hasImm <= 1'h0;	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:9:14, :13:26
      decodeOut_bits_operands_imm <= 32'h0;	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:13:26, src/main/scala/pipeline/exe/ExeUtils.scala:22:23
      decodeOut_bits_operands_regData_1 <= 32'h0;	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:13:26, src/main/scala/pipeline/exe/ExeUtils.scala:22:23
      decodeOut_bits_operands_regData_2 <= 32'h0;	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:13:26, src/main/scala/pipeline/exe/ExeUtils.scala:22:23
      decodeOut_readInfo_reg_1_addr <= 5'h0;	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:13:26, src/main/scala/pipeline/regfile/RegfileUtils.scala:9:15
      decodeOut_readInfo_reg_2_addr <= 5'h0;	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:13:26, src/main/scala/pipeline/regfile/RegfileUtils.scala:9:15
      decodeOut_fetchInfo_pc <= 32'h0;	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:13:26, src/main/scala/pipeline/exe/ExeUtils.scala:22:23
      decodeOut_fetchInfo_predictTaken <= 1'h0;	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:9:14, :13:26
      decodeOut_req <= 1'h0;	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:9:14, :13:26
      srcInfo_pc <= 32'h0;	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:17:24, src/main/scala/pipeline/exe/ExeUtils.scala:22:23
      srcInfo_inst <= 32'h0;	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:17:24, src/main/scala/pipeline/exe/ExeUtils.scala:22:23
      srcInfo_predictTaken <= 1'h0;	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:9:14, :17:24
      stat <= 2'h0;	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:31:21, :33:10
    end
    else begin	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:7:7
      automatic logic _GEN_0;	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:37:18
      automatic logic _GEN_1;	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:31:21, :37:18, :65:26, :66:16
      _GEN_0 = stat == 2'h1;	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:31:21, :37:18, :41:16
      _GEN_1 = stat == 2'h2 & io_in_ack;	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:31:21, :37:18, :52:14, :65:26, :66:16
      if (io_bCtrl_isMispredict) begin	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:8:14
        decodeOut_bits_exeOp_opType <= 4'h0;	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:7:7, :13:26
        decodeOut_bits_exeOp_opFunc <= 3'h0;	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:13:26, src/main/scala/pipeline/exe/ExeUtils.scala:15:17
        decodeOut_bits_wCtrl_addr <= 5'h0;	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:13:26, src/main/scala/pipeline/regfile/RegfileUtils.scala:9:15
        decodeOut_bits_wCtrl_data <= 32'h0;	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:13:26, src/main/scala/pipeline/exe/ExeUtils.scala:22:23
        decodeOut_bits_operands_imm <= 32'h0;	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:13:26, src/main/scala/pipeline/exe/ExeUtils.scala:22:23
        decodeOut_bits_operands_regData_1 <= 32'h0;	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:13:26, src/main/scala/pipeline/exe/ExeUtils.scala:22:23
        decodeOut_bits_operands_regData_2 <= 32'h0;	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:13:26, src/main/scala/pipeline/exe/ExeUtils.scala:22:23
        decodeOut_readInfo_reg_1_addr <= 5'h0;	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:13:26, src/main/scala/pipeline/regfile/RegfileUtils.scala:9:15
        decodeOut_readInfo_reg_2_addr <= 5'h0;	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:13:26, src/main/scala/pipeline/regfile/RegfileUtils.scala:9:15
        decodeOut_fetchInfo_pc <= 32'h0;	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:13:26, src/main/scala/pipeline/exe/ExeUtils.scala:22:23
        stat <= 2'h0;	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:31:21, :33:10
      end
      else if (_GEN)	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:37:18
        stat <= {1'h0, io_in_fetch_req};	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:9:14, :31:21, :39:32, :41:16, :46:16
      else if (_GEN_0) begin	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:37:18
        decodeOut_bits_exeOp_opType <= _du_io_out_bits_exeOp_opType;	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:13:26, :16:18
        decodeOut_bits_exeOp_opFunc <= _du_io_out_bits_exeOp_opFunc;	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:13:26, :16:18
        decodeOut_bits_wCtrl_addr <= _du_io_out_bits_wCtrl_addr;	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:13:26, :16:18
        decodeOut_bits_wCtrl_data <= _du_io_out_bits_wCtrl_data;	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:13:26, :16:18
        decodeOut_bits_operands_imm <= _du_io_out_bits_imm;	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:13:26, :16:18
        decodeOut_bits_operands_regData_1 <= io_aside_in_regLeft;	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:13:26
        decodeOut_bits_operands_regData_2 <= io_aside_in_regRight;	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:13:26
        decodeOut_readInfo_reg_1_addr <= _du_io_out_bits_reg_1_addr;	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:13:26, :16:18
        decodeOut_readInfo_reg_2_addr <= _du_io_out_bits_reg_2_addr;	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:13:26, :16:18
        decodeOut_fetchInfo_pc <= srcInfo_pc;	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:13:26, :17:24
        stat <= 2'h2;	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:31:21, :52:14
      end
      else if (_GEN_1) begin	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:31:21, :37:18, :65:26, :66:16
        decodeOut_bits_exeOp_opType <= 4'h0;	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:7:7, :13:26
        decodeOut_bits_exeOp_opFunc <= 3'h0;	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:13:26, src/main/scala/pipeline/exe/ExeUtils.scala:15:17
        decodeOut_bits_wCtrl_addr <= 5'h0;	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:13:26, src/main/scala/pipeline/regfile/RegfileUtils.scala:9:15
        decodeOut_bits_wCtrl_data <= 32'h0;	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:13:26, src/main/scala/pipeline/exe/ExeUtils.scala:22:23
        decodeOut_bits_operands_imm <= 32'h0;	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:13:26, src/main/scala/pipeline/exe/ExeUtils.scala:22:23
        decodeOut_bits_operands_regData_1 <= 32'h0;	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:13:26, src/main/scala/pipeline/exe/ExeUtils.scala:22:23
        decodeOut_bits_operands_regData_2 <= 32'h0;	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:13:26, src/main/scala/pipeline/exe/ExeUtils.scala:22:23
        decodeOut_readInfo_reg_1_addr <= 5'h0;	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:13:26, src/main/scala/pipeline/regfile/RegfileUtils.scala:9:15
        decodeOut_readInfo_reg_2_addr <= 5'h0;	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:13:26, src/main/scala/pipeline/regfile/RegfileUtils.scala:9:15
        decodeOut_fetchInfo_pc <= 32'h0;	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:13:26, src/main/scala/pipeline/exe/ExeUtils.scala:22:23
        stat <= 2'h0;	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:31:21, :33:10
      end
      decodeOut_bits_wCtrl_en <=
        ~io_bCtrl_isMispredict
        & (_GEN
             ? decodeOut_bits_wCtrl_en
             : _GEN_0 ? _du_io_out_bits_wCtrl_en : ~_GEN_1 & decodeOut_bits_wCtrl_en);	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:9:14, :13:26, :16:18, :31:21, :32:32, :34:15, :37:18, :55:30, :65:26, :66:16, :67:21
      decodeOut_bits_operands_hasImm <=
        ~io_bCtrl_isMispredict
        & (_GEN
             ? decodeOut_bits_operands_hasImm
             : _GEN_0
                 ? _du_io_out_bits_hasImm
                 : ~_GEN_1 & decodeOut_bits_operands_hasImm);	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:9:14, :13:26, :16:18, :31:21, :32:32, :34:15, :37:18, :56:40, :65:26, :66:16, :67:21
      decodeOut_fetchInfo_predictTaken <=
        ~io_bCtrl_isMispredict
        & (_GEN
             ? decodeOut_fetchInfo_predictTaken
             : _GEN_0
                 ? srcInfo_predictTaken
                 : ~_GEN_1 & decodeOut_fetchInfo_predictTaken);	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:9:14, :13:26, :17:24, :31:21, :32:32, :34:15, :37:18, :60:29, :65:26, :66:16, :67:21
      decodeOut_req <=
        ~io_bCtrl_isMispredict
        & (_GEN ? decodeOut_req : _GEN_0 | ~_GEN_1 & decodeOut_req);	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:9:14, :13:26, :31:21, :32:32, :34:15, :37:18, :53:23, :65:26, :66:16, :67:21
      if (io_bCtrl_isMispredict | ~_GEN) begin	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:17:24, :32:32, :37:18
      end
      else begin	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:17:24, :32:32, :37:18
        srcInfo_pc <= io_in_fetch_req ? io_in_fetch_bits_pc : 32'h0;	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:17:24, :39:32, :42:19, :47:19, src/main/scala/pipeline/exe/ExeUtils.scala:22:23
        srcInfo_inst <= io_in_fetch_req ? io_in_fetch_bits_inst : 32'h0;	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:17:24, :39:32, :42:19, :47:19, src/main/scala/pipeline/exe/ExeUtils.scala:22:23
        srcInfo_predictTaken <= io_in_fetch_req & io_in_fetch_bits_predictTaken;	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:17:24, :39:32, :42:19, :47:19
      end
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:7:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:7:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:7:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:7:7
      automatic logic [31:0] _RANDOM[0:9];	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:7:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:7:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:7:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:7:7
        for (logic [3:0] i = 4'h0; i < 4'hA; i += 4'h1) begin
          _RANDOM[i] = `RANDOM;	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:7:7
        end	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:7:7
        decodeOut_bits_exeOp_opType = _RANDOM[4'h0][15:12];	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:7:7, :13:26
        decodeOut_bits_exeOp_opFunc = _RANDOM[4'h0][18:16];	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:7:7, :13:26
        decodeOut_bits_wCtrl_en = _RANDOM[4'h0][19];	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:7:7, :13:26
        decodeOut_bits_wCtrl_addr = _RANDOM[4'h0][24:20];	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:7:7, :13:26
        decodeOut_bits_wCtrl_data = {_RANDOM[4'h0][31:25], _RANDOM[4'h1][24:0]};	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:7:7, :13:26
        decodeOut_bits_operands_hasImm = _RANDOM[4'h1][25];	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:7:7, :13:26
        decodeOut_bits_operands_imm = {_RANDOM[4'h1][31:26], _RANDOM[4'h2][25:0]};	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:7:7, :13:26
        decodeOut_bits_operands_regData_1 = {_RANDOM[4'h2][31:26], _RANDOM[4'h3][25:0]};	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:7:7, :13:26
        decodeOut_bits_operands_regData_2 = {_RANDOM[4'h3][31:26], _RANDOM[4'h4][25:0]};	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:7:7, :13:26
        decodeOut_readInfo_reg_1_addr = _RANDOM[4'h4][31:27];	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:7:7, :13:26
        decodeOut_readInfo_reg_2_addr = _RANDOM[4'h5][5:1];	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:7:7, :13:26
        decodeOut_fetchInfo_pc = {_RANDOM[4'h5][31:6], _RANDOM[4'h6][5:0]};	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:7:7, :13:26
        decodeOut_fetchInfo_predictTaken = _RANDOM[4'h7][6];	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:7:7, :13:26
        decodeOut_req = _RANDOM[4'h7][7];	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:7:7, :13:26
        srcInfo_pc = {_RANDOM[4'h7][31:8], _RANDOM[4'h8][7:0]};	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:7:7, :13:26, :17:24
        srcInfo_inst = {_RANDOM[4'h8][31:8], _RANDOM[4'h9][7:0]};	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:7:7, :17:24
        srcInfo_predictTaken = _RANDOM[4'h9][8];	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:7:7, :17:24
        stat = _RANDOM[4'h9][10:9];	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:7:7, :17:24, :31:21
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:7:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:7:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  Du du (	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:16:18
    .io_in_pc                 (srcInfo_pc),	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:17:24
    .io_in_inst               (srcInfo_inst),	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:17:24
    .io_out_bits_exeOp_opType (_du_io_out_bits_exeOp_opType),
    .io_out_bits_exeOp_opFunc (_du_io_out_bits_exeOp_opFunc),
    .io_out_bits_hasImm       (_du_io_out_bits_hasImm),
    .io_out_bits_imm          (_du_io_out_bits_imm),
    .io_out_bits_reg_1_en     (io_aside_out_reg_1_en),
    .io_out_bits_reg_1_addr   (_du_io_out_bits_reg_1_addr),
    .io_out_bits_reg_2_en     (io_aside_out_reg_2_en),
    .io_out_bits_reg_2_addr   (_du_io_out_bits_reg_2_addr),
    .io_out_bits_wCtrl_en     (_du_io_out_bits_wCtrl_en),
    .io_out_bits_wCtrl_addr   (_du_io_out_bits_wCtrl_addr),
    .io_out_bits_wCtrl_data   (_du_io_out_bits_wCtrl_data)
  );
  assign io_out_decode_bits_exeOp_opType = decodeOut_bits_exeOp_opType;	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:7:7, :13:26
  assign io_out_decode_bits_exeOp_opFunc = decodeOut_bits_exeOp_opFunc;	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:7:7, :13:26
  assign io_out_decode_bits_wCtrl_en = decodeOut_bits_wCtrl_en;	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:7:7, :13:26
  assign io_out_decode_bits_wCtrl_addr = decodeOut_bits_wCtrl_addr;	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:7:7, :13:26
  assign io_out_decode_bits_wCtrl_data = decodeOut_bits_wCtrl_data;	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:7:7, :13:26
  assign io_out_decode_bits_operands_hasImm = decodeOut_bits_operands_hasImm;	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:7:7, :13:26
  assign io_out_decode_bits_operands_imm = decodeOut_bits_operands_imm;	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:7:7, :13:26
  assign io_out_decode_bits_operands_regData_1 = decodeOut_bits_operands_regData_1;	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:7:7, :13:26
  assign io_out_decode_bits_operands_regData_2 = decodeOut_bits_operands_regData_2;	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:7:7, :13:26
  assign io_out_decode_readInfo_reg_1_addr = decodeOut_readInfo_reg_1_addr;	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:7:7, :13:26
  assign io_out_decode_readInfo_reg_2_addr = decodeOut_readInfo_reg_2_addr;	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:7:7, :13:26
  assign io_out_decode_fetchInfo_pc = decodeOut_fetchInfo_pc;	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:7:7, :13:26
  assign io_out_decode_fetchInfo_predictTaken = decodeOut_fetchInfo_predictTaken;	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:7:7, :13:26
  assign io_out_decode_req = decodeOut_req;	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:7:7, :13:26
  assign io_out_ack = ~io_bCtrl_isMispredict & _GEN & io_in_fetch_req;	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:7:7, :9:14, :32:32, :37:18
  assign io_aside_out_reg_1_addr = _du_io_out_bits_reg_1_addr;	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:7:7, :16:18
  assign io_aside_out_reg_2_addr = _du_io_out_bits_reg_2_addr;	// src/main/scala/pipeline/decode/DecodeStageAlpha.scala:7:7, :16:18
endmodule

module Alu(	// src/main/scala/pipeline/exe/Alu.scala:8:7
  input  [3:0]  io_in_op_opType,	// src/main/scala/pipeline/exe/Alu.scala:9:14
  input  [2:0]  io_in_op_opFunc,	// src/main/scala/pipeline/exe/Alu.scala:9:14
  input  [31:0] io_in_operand_left,	// src/main/scala/pipeline/exe/Alu.scala:9:14
                io_in_operand_right,	// src/main/scala/pipeline/exe/Alu.scala:9:14
  output [31:0] io_out_res	// src/main/scala/pipeline/exe/Alu.scala:9:14
);

  wire             _GEN = io_in_op_opFunc == 3'h0;	// src/main/scala/pipeline/exe/Alu.scala:20:32
  wire             _GEN_0 = io_in_op_opFunc == 3'h1;	// src/main/scala/pipeline/exe/Alu.scala:20:32
  wire             _GEN_1 = io_in_op_opFunc == 3'h2;	// src/main/scala/pipeline/exe/Alu.scala:20:32
  wire [7:0][31:0] _GEN_2 =
    {{32'h0},
     {32'h0},
     {32'h0},
     {io_in_operand_left * io_in_operand_right},
     {io_in_operand_left - io_in_operand_right},
     {{31'h0, io_in_operand_left < io_in_operand_right}},
     {io_in_operand_left + io_in_operand_right},
     {32'h0}};	// src/main/scala/pipeline/exe/Alu.scala:13:7, :20:32, :22:15, :25:{15,31}, :28:{15,28,37}, :31:{15,31}, :34:{15,31}
  wire [62:0]      _res_T_22 = {31'h0, io_in_operand_left} << io_in_operand_right[4:0];	// src/main/scala/pipeline/exe/Alu.scala:28:28, :60:{23,31}
  assign io_out_res =
    io_in_op_opType == 4'h0
      ? 32'h0
      : io_in_op_opType == 4'h3
          ? _GEN_2[io_in_op_opFunc]
          : io_in_op_opType == 4'h1
              ? (_GEN
                   ? 32'h0
                   : _GEN_0
                       ? io_in_operand_left | io_in_operand_right
                       : io_in_op_opFunc == 3'h3
                           ? io_in_operand_left & io_in_operand_right
                           : _GEN_1 ? io_in_operand_left ^ io_in_operand_right : 32'h0)
              : io_in_op_opType == 4'h2
                  ? (_GEN
                       ? 32'h0
                       : _GEN_1
                           ? _res_T_22[31:0]
                           : _GEN_0
                               ? io_in_operand_left >> io_in_operand_right[4:0]
                               : 32'h0)
                  : io_in_op_opType == 4'h6 | io_in_op_opType == 4'h7
                      ? io_in_operand_left + io_in_operand_right
                      : 32'h0;	// src/main/scala/pipeline/exe/Alu.scala:8:7, :13:7, :15:28, :17:11, :20:32, :22:15, :25:15, :28:15, :31:15, :34:15, :39:32, :41:15, :44:{15,23}, :47:{15,23}, :50:{15,23}, :55:32, :57:15, :60:{15,23}, :63:{15,23,31}, :68:{11,27}
endmodule

module UltraExeStage(	// src/main/scala/pipeline/exe/UltraExeStage.scala:11:7
  input          clock,	// src/main/scala/pipeline/exe/UltraExeStage.scala:11:7
                 reset,	// src/main/scala/pipeline/exe/UltraExeStage.scala:11:7
  input  [3:0]   io_in_decode_bits_exeOp_opType,	// src/main/scala/pipeline/exe/UltraExeStage.scala:12:14
  input  [2:0]   io_in_decode_bits_exeOp_opFunc,	// src/main/scala/pipeline/exe/UltraExeStage.scala:12:14
  input          io_in_decode_bits_wCtrl_en,	// src/main/scala/pipeline/exe/UltraExeStage.scala:12:14
  input  [4:0]   io_in_decode_bits_wCtrl_addr,	// src/main/scala/pipeline/exe/UltraExeStage.scala:12:14
  input  [31:0]  io_in_decode_bits_wCtrl_data,	// src/main/scala/pipeline/exe/UltraExeStage.scala:12:14
  input          io_in_decode_bits_operands_hasImm,	// src/main/scala/pipeline/exe/UltraExeStage.scala:12:14
  input  [31:0]  io_in_decode_bits_operands_imm,	// src/main/scala/pipeline/exe/UltraExeStage.scala:12:14
                 io_in_decode_bits_operands_regData_1,	// src/main/scala/pipeline/exe/UltraExeStage.scala:12:14
                 io_in_decode_bits_operands_regData_2,	// src/main/scala/pipeline/exe/UltraExeStage.scala:12:14
  input  [4:0]   io_in_decode_readInfo_reg_1_addr,	// src/main/scala/pipeline/exe/UltraExeStage.scala:12:14
                 io_in_decode_readInfo_reg_2_addr,	// src/main/scala/pipeline/exe/UltraExeStage.scala:12:14
  input  [31:0]  io_in_decode_fetchInfo_pc,	// src/main/scala/pipeline/exe/UltraExeStage.scala:12:14
  input          io_in_decode_fetchInfo_predictTaken,	// src/main/scala/pipeline/exe/UltraExeStage.scala:12:14
                 io_in_decode_req,	// src/main/scala/pipeline/exe/UltraExeStage.scala:12:14
  output         io_out_ack,	// src/main/scala/pipeline/exe/UltraExeStage.scala:12:14
                 io_out_exe_bits_en,	// src/main/scala/pipeline/exe/UltraExeStage.scala:12:14
  output [4:0]   io_out_exe_bits_addr,	// src/main/scala/pipeline/exe/UltraExeStage.scala:12:14
  output [31:0]  io_out_exe_bits_data,	// src/main/scala/pipeline/exe/UltraExeStage.scala:12:14
  output         io_aside_out_rreq,	// src/main/scala/pipeline/exe/UltraExeStage.scala:12:14
                 io_aside_out_wreq,	// src/main/scala/pipeline/exe/UltraExeStage.scala:12:14
  output [3:0]   io_aside_out_byteSelN,	// src/main/scala/pipeline/exe/UltraExeStage.scala:12:14
  output [31:0]  io_aside_out_addr,	// src/main/scala/pipeline/exe/UltraExeStage.scala:12:14
                 io_aside_out_wdata,	// src/main/scala/pipeline/exe/UltraExeStage.scala:12:14
  input  [127:0] io_aside_in_rdata,	// src/main/scala/pipeline/exe/UltraExeStage.scala:12:14
  input          io_aside_in_rrdy,	// src/main/scala/pipeline/exe/UltraExeStage.scala:12:14
                 io_aside_in_rvalid,	// src/main/scala/pipeline/exe/UltraExeStage.scala:12:14
                 io_aside_in_wrdy,	// src/main/scala/pipeline/exe/UltraExeStage.scala:12:14
                 io_aside_in_wdone,	// src/main/scala/pipeline/exe/UltraExeStage.scala:12:14
  output         io_bCtrl_isMispredict,	// src/main/scala/pipeline/exe/UltraExeStage.scala:12:14
  output [31:0]  io_bCtrl_npc	// src/main/scala/pipeline/exe/UltraExeStage.scala:12:14
);

  wire [31:0]      io_aside_out_addr_0;	// src/main/scala/pipeline/exe/UltraExeStage.scala:50:16, :55:31
  wire [31:0]      _alu_io_out_res;	// src/main/scala/pipeline/exe/UltraExeStage.scala:30:19
  wire [3:0][3:0]  _GEN = '{4'h7, 4'hB, 4'hD, 4'hE};	// src/main/scala/pipeline/exe/UltraExeStage.scala:15:16, :81:48, :83:43, :86:43, :89:43, :92:43
  reg              outReg_bits_en;	// src/main/scala/pipeline/exe/UltraExeStage.scala:18:31
  reg  [4:0]       outReg_bits_addr;	// src/main/scala/pipeline/exe/UltraExeStage.scala:18:31
  reg  [31:0]      outReg_bits_data;	// src/main/scala/pipeline/exe/UltraExeStage.scala:18:31
  reg              bCtrlOutReg_isMispredict;	// src/main/scala/pipeline/exe/UltraExeStage.scala:20:43
  reg  [31:0]      bCtrlOutReg_npc;	// src/main/scala/pipeline/exe/UltraExeStage.scala:20:43
  reg  [3:0]       srcInfo_exeOp_opType;	// src/main/scala/pipeline/exe/UltraExeStage.scala:23:24
  reg  [2:0]       srcInfo_exeOp_opFunc;	// src/main/scala/pipeline/exe/UltraExeStage.scala:23:24
  reg              srcInfo_wCtrl_en;	// src/main/scala/pipeline/exe/UltraExeStage.scala:23:24
  reg  [4:0]       srcInfo_wCtrl_addr;	// src/main/scala/pipeline/exe/UltraExeStage.scala:23:24
  reg  [31:0]      srcInfo_wCtrl_data;	// src/main/scala/pipeline/exe/UltraExeStage.scala:23:24
  reg              srcInfo_operands_hasImm;	// src/main/scala/pipeline/exe/UltraExeStage.scala:23:24
  reg  [31:0]      srcInfo_operands_imm;	// src/main/scala/pipeline/exe/UltraExeStage.scala:23:24
  reg  [31:0]      srcInfo_operands_regData_1;	// src/main/scala/pipeline/exe/UltraExeStage.scala:23:24
  reg  [31:0]      srcInfo_operands_regData_2;	// src/main/scala/pipeline/exe/UltraExeStage.scala:23:24
  reg  [31:0]      fetchInfo_pc;	// src/main/scala/pipeline/exe/UltraExeStage.scala:24:26
  reg              fetchInfo_predictTaken;	// src/main/scala/pipeline/exe/UltraExeStage.scala:24:26
  reg              preLoad;	// src/main/scala/pipeline/exe/UltraExeStage.scala:26:24
  reg  [4:0]       preLoadAddr;	// src/main/scala/pipeline/exe/UltraExeStage.scala:27:28
  reg  [31:0]      preLoadData;	// src/main/scala/pipeline/exe/UltraExeStage.scala:28:28
  reg  [2:0]       stat;	// src/main/scala/pipeline/exe/UltraExeStage.scala:49:21
  wire             _GEN_0 = stat == 3'h0;	// src/main/scala/pipeline/exe/ExeUtils.scala:15:17, src/main/scala/pipeline/exe/UltraExeStage.scala:49:21, :50:16
  wire             _GEN_1 =
    io_in_decode_bits_exeOp_opType == 4'h4 | io_in_decode_bits_exeOp_opType == 4'h5;	// src/main/scala/pipeline/exe/UltraExeStage.scala:11:7, :56:49
  wire             _GEN_2 = io_in_decode_bits_exeOp_opType == 4'h6;	// src/main/scala/pipeline/exe/UltraExeStage.scala:11:7, :56:49
  wire             _GEN_3 = preLoad & io_in_decode_readInfo_reg_1_addr == preLoadAddr;	// src/main/scala/pipeline/exe/UltraExeStage.scala:26:24, :27:28, :64:{29,65}
  wire             _GEN_4 = io_in_decode_bits_exeOp_opType == 4'h7;	// src/main/scala/pipeline/exe/UltraExeStage.scala:11:7, :56:49
  wire             _GEN_5 = _GEN_1 | _GEN_2;	// src/main/scala/pipeline/exe/UltraExeStage.scala:15:16, :56:49
  wire             _GEN_6 = _GEN_4 & io_aside_in_wrdy;	// src/main/scala/pipeline/exe/UltraExeStage.scala:15:16, :56:49, :79:37, :98:82
  wire             _GEN_7 = stat == 3'h1;	// src/main/scala/pipeline/exe/UltraExeStage.scala:49:21, :50:16, :117:18
  wire             _GEN_8 = stat == 3'h2;	// src/main/scala/pipeline/exe/UltraExeStage.scala:49:21, :50:16, :58:18
  wire             _GEN_9 = srcInfo_exeOp_opFunc == 3'h2;	// src/main/scala/pipeline/exe/UltraExeStage.scala:23:24, :58:18, :153:40
  wire             _GEN_10 = stat == 3'h3;	// src/main/scala/pipeline/exe/UltraExeStage.scala:49:21, :50:16, :75:20
  wire             _GEN_11 = stat == 3'h4;	// src/main/scala/pipeline/exe/UltraExeStage.scala:49:21, :50:16, :56:49
  wire             _GEN_12 = _GEN_7 | _GEN_8;	// src/main/scala/pipeline/exe/UltraExeStage.scala:15:16, :50:16
  wire             _GEN_13 = stat == 3'h5;	// src/main/scala/pipeline/exe/UltraExeStage.scala:49:21, :50:16, :56:49
  wire             _GEN_14 = _GEN_7 | _GEN_8 | _GEN_10 | _GEN_11;	// src/main/scala/pipeline/exe/UltraExeStage.scala:15:16, :50:16
  wire [3:0]       _GEN_15 =
    _GEN_14 | ~(_GEN_13 & io_aside_in_wrdy & _GEN_9) ? 4'h0 : _GEN[_alu_io_out_res[1:0]];	// src/main/scala/pipeline/exe/UltraExeStage.scala:11:7, :15:16, :30:19, :50:16, :81:48, :83:43, :86:43, :89:43, :92:43, :153:40, :209:32, :231:31, :232:52, :233:39, :235:37
  wire [7:0][3:0]  _GEN_16 =
    {{_GEN_15},
     {_GEN_15},
     {_GEN_15},
     {4'h0},
     {4'h0},
     {4'h0},
     {4'h0},
     {~io_in_decode_req | _GEN_5
      | ~(_GEN_4 & io_aside_in_wrdy & io_in_decode_bits_exeOp_opFunc == 3'h2)
        ? 4'h0
        : _GEN[io_aside_out_addr_0[1:0]]}};	// src/main/scala/pipeline/exe/UltraExeStage.scala:11:7, :15:16, :50:16, :55:31, :56:49, :58:18, :79:37, :80:{51,66}, :81:{41,48}, :83:43, :86:43, :89:43, :92:43
  wire             _GEN_17 = _GEN_13 & io_aside_in_wrdy;	// src/main/scala/pipeline/exe/UltraExeStage.scala:15:16, :50:16, :231:31, :249:27
  wire [31:0]      _GEN_18 = _GEN_11 | ~_GEN_17 ? 32'h0 : _alu_io_out_res;	// src/main/scala/pipeline/exe/UltraExeStage.scala:15:16, :28:28, :30:19, :50:16, :231:31, :249:27
  wire [7:0][31:0] _GEN_19 =
    {{_GEN_18},
     {_GEN_18},
     {_GEN_18},
     {32'h0},
     {io_aside_in_rrdy ? _alu_io_out_res : 32'h0},
     {32'h0},
     {32'h0},
     {~io_in_decode_req | _GEN_1
        ? 32'h0
        : _GEN_2
            ? (io_aside_in_rrdy
                 ? (_GEN_3
                      ? preLoadData + io_in_decode_bits_operands_imm
                      : io_in_decode_bits_operands_regData_1
                        + io_in_decode_bits_operands_imm)
                 : 32'h0)
            : _GEN_6
                ? (_GEN_3
                     ? preLoadData + io_in_decode_bits_operands_imm
                     : io_in_decode_bits_operands_regData_1
                       + io_in_decode_bits_operands_imm)
                : 32'h0}};	// src/main/scala/pipeline/exe/UltraExeStage.scala:15:16, :28:28, :30:19, :50:16, :55:31, :56:49, :62:37, :64:{29,82}, :65:35, :66:19, :68:35, :69:63, :79:37, :98:82, :103:82, :104:35, :105:19, :107:35, :108:63, :194:31, :196:27
  assign io_aside_out_addr_0 = _GEN_19[stat];	// src/main/scala/pipeline/exe/UltraExeStage.scala:15:16, :49:21, :50:16, :55:31, :194:31
  wire [31:0]      _GEN_20 = _GEN_14 | ~_GEN_17 ? 32'h0 : srcInfo_operands_regData_2;	// src/main/scala/pipeline/exe/UltraExeStage.scala:15:16, :23:24, :28:28, :50:16, :231:31, :249:27
  wire [7:0][31:0] _GEN_21 =
    {{_GEN_20},
     {_GEN_20},
     {_GEN_20},
     {32'h0},
     {32'h0},
     {32'h0},
     {32'h0},
     {~io_in_decode_req | _GEN_5 | ~_GEN_6
        ? 32'h0
        : preLoad & io_in_decode_readInfo_reg_2_addr == preLoadAddr
            ? preLoadData
            : io_in_decode_bits_operands_regData_2}};	// src/main/scala/pipeline/exe/UltraExeStage.scala:15:16, :26:24, :27:28, :28:28, :50:16, :55:31, :56:49, :79:37, :98:{29,65,82}, :99:36, :101:36
  always @(posedge clock) begin	// src/main/scala/pipeline/exe/UltraExeStage.scala:11:7
    if (reset) begin	// src/main/scala/pipeline/exe/UltraExeStage.scala:11:7
      outReg_bits_en <= 1'h0;	// src/main/scala/pipeline/exe/UltraExeStage.scala:13:14, :18:31
      outReg_bits_addr <= 5'h0;	// src/main/scala/pipeline/exe/UltraExeStage.scala:18:31, :27:28
      outReg_bits_data <= 32'h0;	// src/main/scala/pipeline/exe/UltraExeStage.scala:18:31, :28:28
      bCtrlOutReg_isMispredict <= 1'h0;	// src/main/scala/pipeline/exe/UltraExeStage.scala:13:14, :20:43
      bCtrlOutReg_npc <= 32'h0;	// src/main/scala/pipeline/exe/UltraExeStage.scala:20:43, :28:28
      srcInfo_exeOp_opType <= 4'h0;	// src/main/scala/pipeline/exe/UltraExeStage.scala:11:7, :23:24
      srcInfo_exeOp_opFunc <= 3'h0;	// src/main/scala/pipeline/exe/ExeUtils.scala:15:17, src/main/scala/pipeline/exe/UltraExeStage.scala:23:24
      srcInfo_wCtrl_en <= 1'h0;	// src/main/scala/pipeline/exe/UltraExeStage.scala:13:14, :23:24
      srcInfo_wCtrl_addr <= 5'h0;	// src/main/scala/pipeline/exe/UltraExeStage.scala:23:24, :27:28
      srcInfo_wCtrl_data <= 32'h0;	// src/main/scala/pipeline/exe/UltraExeStage.scala:23:24, :28:28
      srcInfo_operands_hasImm <= 1'h0;	// src/main/scala/pipeline/exe/UltraExeStage.scala:13:14, :23:24
      srcInfo_operands_imm <= 32'h0;	// src/main/scala/pipeline/exe/UltraExeStage.scala:23:24, :28:28
      srcInfo_operands_regData_1 <= 32'h0;	// src/main/scala/pipeline/exe/UltraExeStage.scala:23:24, :28:28
      srcInfo_operands_regData_2 <= 32'h0;	// src/main/scala/pipeline/exe/UltraExeStage.scala:23:24, :28:28
      fetchInfo_pc <= 32'h0;	// src/main/scala/pipeline/exe/UltraExeStage.scala:24:26, :28:28
      fetchInfo_predictTaken <= 1'h0;	// src/main/scala/pipeline/exe/UltraExeStage.scala:13:14, :24:26
      preLoad <= 1'h0;	// src/main/scala/pipeline/exe/UltraExeStage.scala:13:14, :26:24
      preLoadAddr <= 5'h0;	// src/main/scala/pipeline/exe/UltraExeStage.scala:27:28
      preLoadData <= 32'h0;	// src/main/scala/pipeline/exe/UltraExeStage.scala:28:28
      stat <= 3'h0;	// src/main/scala/pipeline/exe/ExeUtils.scala:15:17, src/main/scala/pipeline/exe/UltraExeStage.scala:49:21
    end
    else begin	// src/main/scala/pipeline/exe/UltraExeStage.scala:11:7
      automatic logic             _GEN_22;	// src/main/scala/pipeline/exe/UltraExeStage.scala:120:42
      automatic logic             _GEN_23;	// src/main/scala/pipeline/exe/UltraExeStage.scala:151:37
      automatic logic             _GEN_24;	// src/main/scala/pipeline/exe/UltraExeStage.scala:153:40
      automatic logic             _GEN_25;	// src/main/scala/pipeline/exe/UltraExeStage.scala:155:{55,94}, :156:42, :159:42
      automatic logic             _GEN_26;	// src/main/scala/pipeline/exe/UltraExeStage.scala:153:40
      automatic logic             _GEN_27;	// src/main/scala/pipeline/exe/UltraExeStage.scala:173:55
      automatic logic             _GEN_28;	// src/main/scala/pipeline/exe/UltraExeStage.scala:20:43, :151:37, :184:40, :186:40
      automatic logic             _GEN_29;	// src/main/scala/pipeline/exe/UltraExeStage.scala:20:43, :50:16
      automatic logic [3:0][31:0] _GEN_30 =
        {{{24'h0, io_aside_in_rdata[31:24]}},
         {{24'h0, io_aside_in_rdata[23:16]}},
         {{24'h0, io_aside_in_rdata[15:8]}},
         {{24'h0, io_aside_in_rdata[7:0]}}};	// src/main/scala/pipeline/exe/UltraExeStage.scala:206:26, :209:38, :211:{32,52}, :215:{32,52}, :219:{32,52}, :223:{32,52}
      automatic logic [31:0]      _GEN_31;	// src/main/scala/pipeline/exe/UltraExeStage.scala:206:26, :208:49, :209:38
      automatic logic             _GEN_32;	// src/main/scala/pipeline/exe/UltraExeStage.scala:49:21, :50:16, :256:32, :257:14
      automatic logic [2:0]       _GEN_33;	// src/main/scala/pipeline/exe/UltraExeStage.scala:49:21, :50:16, :256:32, :257:14
      automatic logic             _GEN_34;	// src/main/scala/pipeline/exe/UltraExeStage.scala:18:31, :50:16
      automatic logic [4:0]       _GEN_35;	// src/main/scala/pipeline/exe/UltraExeStage.scala:18:31, :50:16
      automatic logic [31:0]      _GEN_36;	// src/main/scala/pipeline/exe/UltraExeStage.scala:18:31, :50:16
      automatic logic [7:0][4:0]  _GEN_37;	// src/main/scala/pipeline/exe/UltraExeStage.scala:15:16, :18:31, :50:16, :52:14, :143:24, :149:19, :202:33
      automatic logic [7:0][31:0] _GEN_38;	// src/main/scala/pipeline/exe/UltraExeStage.scala:18:31, :50:16, :52:14, :144:24, :149:19, :202:33
      automatic logic [7:0][2:0]  _GEN_39;	// src/main/scala/pipeline/exe/UltraExeStage.scala:15:16, :50:16, :55:31, :141:12, :148:12, :194:31, :202:33, :231:31
      _GEN_22 = io_in_decode_bits_wCtrl_en & (|io_in_decode_bits_wCtrl_addr);	// src/main/scala/pipeline/exe/UltraExeStage.scala:120:{42,74}
      _GEN_23 = srcInfo_exeOp_opType == 4'h4;	// src/main/scala/pipeline/exe/UltraExeStage.scala:11:7, :23:24, :151:37
      _GEN_24 = srcInfo_exeOp_opFunc == 3'h1;	// src/main/scala/pipeline/exe/UltraExeStage.scala:23:24, :117:18, :153:40
      _GEN_25 = srcInfo_operands_regData_1 == srcInfo_operands_regData_2;	// src/main/scala/pipeline/exe/UltraExeStage.scala:23:24, :155:{55,94}, :156:42, :159:42
      _GEN_26 = srcInfo_exeOp_opFunc == 3'h3;	// src/main/scala/pipeline/exe/UltraExeStage.scala:23:24, :75:20, :153:40
      _GEN_27 =
        $signed(srcInfo_operands_regData_1) >= $signed(srcInfo_operands_regData_2);	// src/main/scala/pipeline/exe/UltraExeStage.scala:23:24, :173:55
      _GEN_28 = srcInfo_exeOp_opType == 4'h5 & _GEN_24;	// src/main/scala/pipeline/exe/UltraExeStage.scala:11:7, :20:43, :23:24, :151:37, :153:40, :184:40, :186:40
      _GEN_29 = _GEN_7 | ~_GEN_8;	// src/main/scala/pipeline/exe/UltraExeStage.scala:20:43, :50:16
      _GEN_31 = _GEN_9 ? _GEN_30[_alu_io_out_res[1:0]] : io_aside_in_rdata[31:0];	// src/main/scala/pipeline/exe/UltraExeStage.scala:30:19, :153:40, :206:26, :208:49, :209:{32,38}, :211:32, :215:32, :219:32, :223:32
      _GEN_32 = stat == 3'h6 & io_aside_in_wdone;	// src/main/scala/pipeline/exe/UltraExeStage.scala:49:21, :50:16, :56:49, :256:32, :257:14
      _GEN_33 = _GEN_32 ? 3'h0 : stat;	// src/main/scala/pipeline/exe/ExeUtils.scala:15:17, src/main/scala/pipeline/exe/UltraExeStage.scala:49:21, :50:16, :256:32, :257:14
      _GEN_34 = _GEN_13 | ~_GEN_32;	// src/main/scala/pipeline/exe/UltraExeStage.scala:18:31, :49:21, :50:16, :256:32, :257:14
      _GEN_35 = _GEN_34 ? outReg_bits_addr : srcInfo_wCtrl_addr;	// src/main/scala/pipeline/exe/UltraExeStage.scala:18:31, :23:24, :50:16
      _GEN_36 = _GEN_34 ? outReg_bits_data : srcInfo_wCtrl_data;	// src/main/scala/pipeline/exe/UltraExeStage.scala:18:31, :23:24, :50:16
      outReg_bits_en <=
        ~_GEN_0
        & (_GEN_12
             ? srcInfo_wCtrl_en
             : _GEN_10
                 ? outReg_bits_en
                 : _GEN_11
                     ? (io_aside_in_rvalid ? srcInfo_wCtrl_en : outReg_bits_en)
                     : _GEN_34 ? outReg_bits_en : srcInfo_wCtrl_en);	// src/main/scala/pipeline/exe/UltraExeStage.scala:15:16, :18:31, :23:24, :50:16, :52:14, :53:19, :142:22, :149:19, :202:33, :204:24
      _GEN_37 =
        {{_GEN_35},
         {_GEN_35},
         {outReg_bits_addr},
         {io_aside_in_rvalid ? srcInfo_wCtrl_addr : outReg_bits_addr},
         {outReg_bits_addr},
         {srcInfo_wCtrl_addr},
         {srcInfo_wCtrl_addr},
         {5'h0}};	// src/main/scala/pipeline/exe/UltraExeStage.scala:15:16, :18:31, :23:24, :27:28, :50:16, :52:14, :143:24, :149:19, :202:33, :205:26
      outReg_bits_addr <= _GEN_37[stat];	// src/main/scala/pipeline/exe/UltraExeStage.scala:15:16, :18:31, :49:21, :50:16, :52:14, :143:24, :149:19, :202:33
      _GEN_38 =
        {{_GEN_36},
         {_GEN_36},
         {outReg_bits_data},
         {io_aside_in_rvalid ? _GEN_31 : outReg_bits_data},
         {outReg_bits_data},
         {srcInfo_wCtrl_data},
         {_alu_io_out_res},
         {32'h0}};	// src/main/scala/pipeline/exe/UltraExeStage.scala:18:31, :23:24, :28:28, :30:19, :50:16, :52:14, :144:24, :149:19, :202:33, :206:26, :208:49, :209:38
      outReg_bits_data <= _GEN_38[stat];	// src/main/scala/pipeline/exe/UltraExeStage.scala:18:31, :49:21, :50:16, :52:14, :144:24, :149:19, :202:33
      bCtrlOutReg_isMispredict <=
        ~_GEN_0
        & (_GEN_29
             ? bCtrlOutReg_isMispredict
             : _GEN_23
                 ? (_GEN_24
                      ? _GEN_25 ^ ~fetchInfo_predictTaken
                      : _GEN_9
                          ? _GEN_25 ^ fetchInfo_predictTaken
                          : _GEN_26
                              ? _GEN_27 ^ fetchInfo_predictTaken
                              : bCtrlOutReg_isMispredict)
                 : _GEN_28 | bCtrlOutReg_isMispredict);	// src/main/scala/pipeline/exe/UltraExeStage.scala:20:43, :24:26, :50:16, :53:19, :151:37, :153:40, :155:{55,94}, :156:42, :159:42, :164:94, :165:42, :168:42, :173:{55,93}, :174:42, :177:42, :184:40, :186:40
      if (_GEN_0)	// src/main/scala/pipeline/exe/UltraExeStage.scala:50:16
        bCtrlOutReg_npc <= 32'h0;	// src/main/scala/pipeline/exe/UltraExeStage.scala:20:43, :28:28
      else begin	// src/main/scala/pipeline/exe/UltraExeStage.scala:50:16
        if (_GEN_29) begin	// src/main/scala/pipeline/exe/UltraExeStage.scala:20:43, :50:16
        end
        else if (_GEN_23) begin	// src/main/scala/pipeline/exe/UltraExeStage.scala:151:37
          if (_GEN_24)	// src/main/scala/pipeline/exe/UltraExeStage.scala:153:40
            bCtrlOutReg_npc <=
              _GEN_25 ? fetchInfo_pc + 32'h4 : fetchInfo_pc + srcInfo_operands_imm;	// src/main/scala/pipeline/exe/UltraExeStage.scala:20:43, :23:24, :24:26, :155:{55,94}, :156:42, :157:{33,57}, :159:42, :160:{33,49}
          else if (_GEN_9)	// src/main/scala/pipeline/exe/UltraExeStage.scala:153:40
            bCtrlOutReg_npc <=
              _GEN_25 ? fetchInfo_pc + srcInfo_operands_imm : fetchInfo_pc + 32'h4;	// src/main/scala/pipeline/exe/UltraExeStage.scala:20:43, :23:24, :24:26, :155:{55,94}, :156:42, :159:42, :160:49, :164:94, :166:{33,57}, :169:{33,49}
          else if (_GEN_26)	// src/main/scala/pipeline/exe/UltraExeStage.scala:153:40
            bCtrlOutReg_npc <=
              _GEN_27 ? fetchInfo_pc + srcInfo_operands_imm : fetchInfo_pc + 32'h4;	// src/main/scala/pipeline/exe/UltraExeStage.scala:20:43, :23:24, :24:26, :160:49, :173:{55,93}, :175:{33,57}, :178:{33,49}
        end
        else if (_GEN_28)	// src/main/scala/pipeline/exe/UltraExeStage.scala:20:43, :151:37, :184:40, :186:40
          bCtrlOutReg_npc <= srcInfo_operands_regData_1 + srcInfo_operands_imm;	// src/main/scala/pipeline/exe/UltraExeStage.scala:20:43, :23:24, :187:69
        if (_GEN_7)	// src/main/scala/pipeline/exe/UltraExeStage.scala:50:16
          preLoadData <= _alu_io_out_res;	// src/main/scala/pipeline/exe/UltraExeStage.scala:28:28, :30:19
        else if (_GEN_8)	// src/main/scala/pipeline/exe/UltraExeStage.scala:50:16
          preLoadData <= srcInfo_wCtrl_data;	// src/main/scala/pipeline/exe/UltraExeStage.scala:23:24, :28:28
        else if (_GEN_10 | ~(_GEN_11 & io_aside_in_rvalid)) begin	// src/main/scala/pipeline/exe/UltraExeStage.scala:28:28, :50:16, :202:33, :208:49
        end
        else	// src/main/scala/pipeline/exe/UltraExeStage.scala:28:28, :50:16
          preLoadData <= _GEN_31;	// src/main/scala/pipeline/exe/UltraExeStage.scala:28:28, :206:26, :208:49, :209:38
      end
      if (_GEN_0 & io_in_decode_req) begin	// src/main/scala/pipeline/exe/UltraExeStage.scala:26:24, :50:16, :55:31, :120:83
        srcInfo_exeOp_opType <= io_in_decode_bits_exeOp_opType;	// src/main/scala/pipeline/exe/UltraExeStage.scala:23:24
        srcInfo_exeOp_opFunc <= io_in_decode_bits_exeOp_opFunc;	// src/main/scala/pipeline/exe/UltraExeStage.scala:23:24
        srcInfo_wCtrl_en <= io_in_decode_bits_wCtrl_en;	// src/main/scala/pipeline/exe/UltraExeStage.scala:23:24
        srcInfo_wCtrl_addr <= io_in_decode_bits_wCtrl_addr;	// src/main/scala/pipeline/exe/UltraExeStage.scala:23:24
        srcInfo_wCtrl_data <= io_in_decode_bits_wCtrl_data;	// src/main/scala/pipeline/exe/UltraExeStage.scala:23:24
        srcInfo_operands_hasImm <= io_in_decode_bits_operands_hasImm;	// src/main/scala/pipeline/exe/UltraExeStage.scala:23:24
        srcInfo_operands_imm <= io_in_decode_bits_operands_imm;	// src/main/scala/pipeline/exe/UltraExeStage.scala:23:24
        srcInfo_operands_regData_1 <=
          preLoad & preLoadAddr == io_in_decode_readInfo_reg_1_addr
            ? preLoadData
            : io_in_decode_bits_operands_regData_1;	// src/main/scala/pipeline/exe/UltraExeStage.scala:23:24, :26:24, :27:28, :28:28, :127:17, :128:{22,37,75}, :129:38
        srcInfo_operands_regData_2 <=
          preLoad & preLoadAddr == io_in_decode_readInfo_reg_2_addr
            ? preLoadData
            : io_in_decode_bits_operands_regData_2;	// src/main/scala/pipeline/exe/UltraExeStage.scala:23:24, :26:24, :27:28, :28:28, :127:17, :131:{22,37,75}, :132:38
        fetchInfo_pc <= io_in_decode_fetchInfo_pc;	// src/main/scala/pipeline/exe/UltraExeStage.scala:24:26
        fetchInfo_predictTaken <= io_in_decode_fetchInfo_predictTaken;	// src/main/scala/pipeline/exe/UltraExeStage.scala:24:26
        preLoad <= _GEN_22;	// src/main/scala/pipeline/exe/UltraExeStage.scala:26:24, :120:42
      end
      if (_GEN_0 & io_in_decode_req & _GEN_22)	// src/main/scala/pipeline/exe/UltraExeStage.scala:27:28, :50:16, :55:31, :120:{42,83}, :122:23
        preLoadAddr <= io_in_decode_bits_wCtrl_addr;	// src/main/scala/pipeline/exe/UltraExeStage.scala:27:28
      _GEN_39 =
        {{_GEN_33},
         {_GEN_33},
         {io_aside_in_wrdy ? 3'h6 : stat},
         {io_aside_in_rvalid ? 3'h0 : stat},
         {io_aside_in_rrdy ? 3'h4 : stat},
         {3'h0},
         {3'h0},
         {io_in_decode_req
            ? (_GEN_1
                 ? 3'h2
                 : _GEN_2
                     ? (io_aside_in_rrdy ? 3'h4 : 3'h3)
                     : _GEN_4
                         ? (io_aside_in_wrdy ? 3'h6 : 3'h5)
                         : io_in_decode_bits_exeOp_opType == 4'h1
                           | io_in_decode_bits_exeOp_opType == 4'h3
                           | io_in_decode_bits_exeOp_opType == 4'h2
                             ? 3'h1
                             : stat)
            : stat}};	// src/main/scala/pipeline/exe/ExeUtils.scala:15:17, src/main/scala/pipeline/exe/UltraExeStage.scala:11:7, :15:16, :49:21, :50:16, :55:31, :56:49, :58:18, :62:37, :73:20, :75:20, :79:37, :96:20, :113:20, :117:18, :141:12, :148:12, :194:31, :197:14, :202:33, :203:14, :231:31, :251:14, :256:32, :257:14
      stat <= _GEN_39[stat];	// src/main/scala/pipeline/exe/UltraExeStage.scala:15:16, :49:21, :50:16, :55:31, :141:12, :148:12, :194:31, :202:33, :231:31
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/pipeline/exe/UltraExeStage.scala:11:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/pipeline/exe/UltraExeStage.scala:11:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/pipeline/exe/UltraExeStage.scala:11:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/pipeline/exe/UltraExeStage.scala:11:7
      automatic logic [31:0] _RANDOM[0:9];	// src/main/scala/pipeline/exe/UltraExeStage.scala:11:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/pipeline/exe/UltraExeStage.scala:11:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/pipeline/exe/UltraExeStage.scala:11:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/pipeline/exe/UltraExeStage.scala:11:7
        for (logic [3:0] i = 4'h0; i < 4'hA; i += 4'h1) begin
          _RANDOM[i] = `RANDOM;	// src/main/scala/pipeline/exe/UltraExeStage.scala:11:7
        end	// src/main/scala/pipeline/exe/UltraExeStage.scala:11:7
        outReg_bits_en = _RANDOM[4'h0][0];	// src/main/scala/pipeline/exe/UltraExeStage.scala:11:7, :18:31
        outReg_bits_addr = _RANDOM[4'h0][5:1];	// src/main/scala/pipeline/exe/UltraExeStage.scala:11:7, :18:31
        outReg_bits_data = {_RANDOM[4'h0][31:6], _RANDOM[4'h1][5:0]};	// src/main/scala/pipeline/exe/UltraExeStage.scala:11:7, :18:31
        bCtrlOutReg_isMispredict = _RANDOM[4'h1][6];	// src/main/scala/pipeline/exe/UltraExeStage.scala:11:7, :18:31, :20:43
        bCtrlOutReg_npc = {_RANDOM[4'h1][31:7], _RANDOM[4'h2][6:0]};	// src/main/scala/pipeline/exe/UltraExeStage.scala:11:7, :18:31, :20:43
        srcInfo_exeOp_opType = _RANDOM[4'h2][10:7];	// src/main/scala/pipeline/exe/UltraExeStage.scala:11:7, :20:43, :23:24
        srcInfo_exeOp_opFunc = _RANDOM[4'h2][13:11];	// src/main/scala/pipeline/exe/UltraExeStage.scala:11:7, :20:43, :23:24
        srcInfo_wCtrl_en = _RANDOM[4'h2][14];	// src/main/scala/pipeline/exe/UltraExeStage.scala:11:7, :20:43, :23:24
        srcInfo_wCtrl_addr = _RANDOM[4'h2][19:15];	// src/main/scala/pipeline/exe/UltraExeStage.scala:11:7, :20:43, :23:24
        srcInfo_wCtrl_data = {_RANDOM[4'h2][31:20], _RANDOM[4'h3][19:0]};	// src/main/scala/pipeline/exe/UltraExeStage.scala:11:7, :20:43, :23:24
        srcInfo_operands_hasImm = _RANDOM[4'h3][20];	// src/main/scala/pipeline/exe/UltraExeStage.scala:11:7, :23:24
        srcInfo_operands_imm = {_RANDOM[4'h3][31:21], _RANDOM[4'h4][20:0]};	// src/main/scala/pipeline/exe/UltraExeStage.scala:11:7, :23:24
        srcInfo_operands_regData_1 = {_RANDOM[4'h4][31:21], _RANDOM[4'h5][20:0]};	// src/main/scala/pipeline/exe/UltraExeStage.scala:11:7, :23:24
        srcInfo_operands_regData_2 = {_RANDOM[4'h5][31:21], _RANDOM[4'h6][20:0]};	// src/main/scala/pipeline/exe/UltraExeStage.scala:11:7, :23:24
        fetchInfo_pc = {_RANDOM[4'h6][31:21], _RANDOM[4'h7][20:0]};	// src/main/scala/pipeline/exe/UltraExeStage.scala:11:7, :23:24, :24:26
        fetchInfo_predictTaken = _RANDOM[4'h8][21];	// src/main/scala/pipeline/exe/UltraExeStage.scala:11:7, :24:26
        preLoad = _RANDOM[4'h8][22];	// src/main/scala/pipeline/exe/UltraExeStage.scala:11:7, :24:26, :26:24
        preLoadAddr = _RANDOM[4'h8][27:23];	// src/main/scala/pipeline/exe/UltraExeStage.scala:11:7, :24:26, :27:28
        preLoadData = {_RANDOM[4'h8][31:28], _RANDOM[4'h9][27:0]};	// src/main/scala/pipeline/exe/UltraExeStage.scala:11:7, :24:26, :28:28
        stat = _RANDOM[4'h9][30:28];	// src/main/scala/pipeline/exe/UltraExeStage.scala:11:7, :28:28, :49:21
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/pipeline/exe/UltraExeStage.scala:11:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/pipeline/exe/UltraExeStage.scala:11:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  Alu alu (	// src/main/scala/pipeline/exe/UltraExeStage.scala:30:19
    .io_in_op_opType     (srcInfo_exeOp_opType),	// src/main/scala/pipeline/exe/UltraExeStage.scala:23:24
    .io_in_op_opFunc     (srcInfo_exeOp_opFunc),	// src/main/scala/pipeline/exe/UltraExeStage.scala:23:24
    .io_in_operand_left  (srcInfo_operands_regData_1),	// src/main/scala/pipeline/exe/UltraExeStage.scala:23:24
    .io_in_operand_right
      (srcInfo_operands_hasImm ? srcInfo_operands_imm : srcInfo_operands_regData_2),	// src/main/scala/pipeline/exe/UltraExeStage.scala:23:24, :33:34, :34:29, :36:29
    .io_out_res          (_alu_io_out_res)
  );
  assign io_out_ack = _GEN_0 & io_in_decode_req;	// src/main/scala/pipeline/exe/UltraExeStage.scala:11:7, :13:14, :50:16, :55:31
  assign io_out_exe_bits_en = outReg_bits_en;	// src/main/scala/pipeline/exe/UltraExeStage.scala:11:7, :18:31
  assign io_out_exe_bits_addr = outReg_bits_addr;	// src/main/scala/pipeline/exe/UltraExeStage.scala:11:7, :18:31
  assign io_out_exe_bits_data = outReg_bits_data;	// src/main/scala/pipeline/exe/UltraExeStage.scala:11:7, :18:31
  assign io_aside_out_rreq =
    _GEN_0
      ? io_in_decode_req & ~_GEN_1 & _GEN_2 & io_aside_in_rrdy
      : ~_GEN_12 & _GEN_10 & io_aside_in_rrdy;	// src/main/scala/pipeline/exe/UltraExeStage.scala:11:7, :15:16, :50:16, :55:31, :56:49
  assign io_aside_out_wreq =
    _GEN_0
      ? io_in_decode_req & ~_GEN_5 & _GEN_4 & io_aside_in_wrdy
      : ~_GEN_14 & _GEN_13 & io_aside_in_wrdy;	// src/main/scala/pipeline/exe/UltraExeStage.scala:11:7, :15:16, :50:16, :55:31, :56:49
  assign io_aside_out_byteSelN = _GEN_16[stat];	// src/main/scala/pipeline/exe/UltraExeStage.scala:11:7, :15:16, :49:21, :50:16, :55:31
  assign io_aside_out_addr = io_aside_out_addr_0;	// src/main/scala/pipeline/exe/UltraExeStage.scala:11:7, :50:16, :55:31
  assign io_aside_out_wdata = _GEN_21[stat];	// src/main/scala/pipeline/exe/UltraExeStage.scala:11:7, :15:16, :49:21, :50:16, :55:31
  assign io_bCtrl_isMispredict = bCtrlOutReg_isMispredict;	// src/main/scala/pipeline/exe/UltraExeStage.scala:11:7, :20:43
  assign io_bCtrl_npc = bCtrlOutReg_npc;	// src/main/scala/pipeline/exe/UltraExeStage.scala:11:7, :20:43
endmodule

// external module async_transmitter

// external module async_receiver

module UltraBus(	// src/main/scala/bus/ultra/UltraBus.scala:10:7
  input          clock,	// src/main/scala/bus/ultra/UltraBus.scala:10:7
                 reset,	// src/main/scala/bus/ultra/UltraBus.scala:10:7
  input  [31:0]  io_iChannel_in_pc,	// src/main/scala/bus/ultra/UltraBus.scala:11:14
  input          io_iChannel_in_rreq,	// src/main/scala/bus/ultra/UltraBus.scala:11:14
  output [127:0] io_iChannel_out_rdata,	// src/main/scala/bus/ultra/UltraBus.scala:11:14
  output         io_iChannel_out_rrdy,	// src/main/scala/bus/ultra/UltraBus.scala:11:14
                 io_iChannel_out_rvalid,	// src/main/scala/bus/ultra/UltraBus.scala:11:14
  input          io_dChannel_in_rreq,	// src/main/scala/bus/ultra/UltraBus.scala:11:14
                 io_dChannel_in_wreq,	// src/main/scala/bus/ultra/UltraBus.scala:11:14
  input  [3:0]   io_dChannel_in_byteSelN,	// src/main/scala/bus/ultra/UltraBus.scala:11:14
  input  [31:0]  io_dChannel_in_addr,	// src/main/scala/bus/ultra/UltraBus.scala:11:14
                 io_dChannel_in_wdata,	// src/main/scala/bus/ultra/UltraBus.scala:11:14
  output [127:0] io_dChannel_out_rdata,	// src/main/scala/bus/ultra/UltraBus.scala:11:14
  output         io_dChannel_out_rrdy,	// src/main/scala/bus/ultra/UltraBus.scala:11:14
                 io_dChannel_out_rvalid,	// src/main/scala/bus/ultra/UltraBus.scala:11:14
                 io_dChannel_out_wrdy,	// src/main/scala/bus/ultra/UltraBus.scala:11:14
                 io_dChannel_out_wdone,	// src/main/scala/bus/ultra/UltraBus.scala:11:14
  input  [31:0]  io_baseRam_in_rData,	// src/main/scala/bus/ultra/UltraBus.scala:11:14
  output [31:0]  io_baseRam_out_wData,	// src/main/scala/bus/ultra/UltraBus.scala:11:14
  output [19:0]  io_baseRam_out_addr,	// src/main/scala/bus/ultra/UltraBus.scala:11:14
  output [3:0]   io_baseRam_out_byteSelN,	// src/main/scala/bus/ultra/UltraBus.scala:11:14
  output         io_baseRam_out_ce,	// src/main/scala/bus/ultra/UltraBus.scala:11:14
                 io_baseRam_out_oe,	// src/main/scala/bus/ultra/UltraBus.scala:11:14
                 io_baseRam_out_we,	// src/main/scala/bus/ultra/UltraBus.scala:11:14
  input  [31:0]  io_extRam_in_rData,	// src/main/scala/bus/ultra/UltraBus.scala:11:14
  output [31:0]  io_extRam_out_wData,	// src/main/scala/bus/ultra/UltraBus.scala:11:14
  output [19:0]  io_extRam_out_addr,	// src/main/scala/bus/ultra/UltraBus.scala:11:14
  output [3:0]   io_extRam_out_byteSelN,	// src/main/scala/bus/ultra/UltraBus.scala:11:14
  output         io_extRam_out_ce,	// src/main/scala/bus/ultra/UltraBus.scala:11:14
                 io_extRam_out_oe,	// src/main/scala/bus/ultra/UltraBus.scala:11:14
                 io_extRam_out_we,	// src/main/scala/bus/ultra/UltraBus.scala:11:14
                 io_uart_txd,	// src/main/scala/bus/ultra/UltraBus.scala:11:14
  input          io_uart_rxd	// src/main/scala/bus/ultra/UltraBus.scala:11:14
);

  wire         _UartReceiver_RxD_data_ready;	// src/main/scala/bus/ultra/UltraBus.scala:20:28
  wire [7:0]   _UartReceiver_RxD_data;	// src/main/scala/bus/ultra/UltraBus.scala:20:28
  wire         _UartTransmitter_TxD_busy;	// src/main/scala/bus/ultra/UltraBus.scala:19:31
  reg  [31:0]  baseramReqReg_wData;	// src/main/scala/bus/ultra/UltraBus.scala:36:30
  reg  [19:0]  baseramReqReg_addr;	// src/main/scala/bus/ultra/UltraBus.scala:36:30
  reg  [3:0]   baseramReqReg_byteSelN;	// src/main/scala/bus/ultra/UltraBus.scala:36:30
  reg          baseramReqReg_ce;	// src/main/scala/bus/ultra/UltraBus.scala:36:30
  reg          baseramReqReg_oe;	// src/main/scala/bus/ultra/UltraBus.scala:36:30
  reg          baseramReqReg_we;	// src/main/scala/bus/ultra/UltraBus.scala:36:30
  reg  [31:0]  extramReqReg_wData;	// src/main/scala/bus/ultra/UltraBus.scala:37:29
  reg  [19:0]  extramReqReg_addr;	// src/main/scala/bus/ultra/UltraBus.scala:37:29
  reg  [3:0]   extramReqReg_byteSelN;	// src/main/scala/bus/ultra/UltraBus.scala:37:29
  reg          extramReqReg_ce;	// src/main/scala/bus/ultra/UltraBus.scala:37:29
  reg          extramReqReg_oe;	// src/main/scala/bus/ultra/UltraBus.scala:37:29
  reg          extramReqReg_we;	// src/main/scala/bus/ultra/UltraBus.scala:37:29
  reg  [31:0]  iReqReg_pc;	// src/main/scala/bus/ultra/UltraBus.scala:44:24
  reg  [127:0] iRspnsReg_rdata;	// src/main/scala/bus/ultra/UltraBus.scala:48:26
  reg          iRspnsReg_rrdy;	// src/main/scala/bus/ultra/UltraBus.scala:48:26
  reg          iRspnsReg_rvalid;	// src/main/scala/bus/ultra/UltraBus.scala:48:26
  wire         dHasReq = io_dChannel_in_rreq | io_dChannel_in_wreq;	// src/main/scala/bus/ultra/UltraBus.scala:51:25
  reg          dReqReg_rreq;	// src/main/scala/bus/ultra/UltraBus.scala:53:24
  reg          dReqReg_wreq;	// src/main/scala/bus/ultra/UltraBus.scala:53:24
  reg  [3:0]   dReqReg_byteSelN;	// src/main/scala/bus/ultra/UltraBus.scala:53:24
  reg  [31:0]  dReqReg_addr;	// src/main/scala/bus/ultra/UltraBus.scala:53:24
  reg  [31:0]  dReqReg_wdata;	// src/main/scala/bus/ultra/UltraBus.scala:53:24
  reg  [127:0] dRspnsReg_rdata;	// src/main/scala/bus/ultra/UltraBus.scala:57:26
  reg          dRspnsReg_rrdy;	// src/main/scala/bus/ultra/UltraBus.scala:57:26
  reg          dRspnsReg_rvalid;	// src/main/scala/bus/ultra/UltraBus.scala:57:26
  reg          dRspnsReg_wrdy;	// src/main/scala/bus/ultra/UltraBus.scala:57:26
  reg          dRspnsReg_wdone;	// src/main/scala/bus/ultra/UltraBus.scala:57:26
  reg  [1:0]   istat;	// src/main/scala/bus/ultra/UltraBus.scala:62:22
  reg  [3:0]   dstat;	// src/main/scala/bus/ultra/UltraBus.scala:65:22
  wire         isData2Uart = dHasReq & io_dChannel_in_addr[31:24] == 8'hBF;	// src/main/scala/bus/ultra/UltraBus.scala:51:25, :85:{13,35,43}
  reg  [2:0]   iWordCnt_value;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg          wrap;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  [127:0] idata;	// src/main/scala/bus/ultra/UltraBus.scala:91:22
  reg  [2:0]   dWordCnt_value;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg          wrap_2;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  [127:0] dData;	// src/main/scala/bus/ultra/UltraBus.scala:147:22
  wire         _GEN = dstat == 4'h0;	// src/main/scala/bus/ultra/UltraBus.scala:65:22, :211:16, src/main/scala/bus/ultra/UltraBusUtils.scala:60:19
  wire         _GEN_0 = io_dChannel_in_addr[3:0] == 4'hC;	// src/main/scala/bus/ultra/UltraBus.scala:243:{35,41}
  wire         _GEN_1 = io_dChannel_in_addr[3:0] == 4'h8;	// src/main/scala/bus/ultra/UltraBus.scala:74:11, :243:{35,41}
  wire         _GEN_2 = ~_GEN_0 & _GEN_1 & io_dChannel_in_wreq;	// src/main/scala/bus/ultra/UltraBus.scala:24:29, :243:41
  wire         _GEN_3 = _GEN & isData2Uart;	// src/main/scala/bus/ultra/UltraBus.scala:24:29, :85:13, :211:16, :241:24, :243:41
  always @(posedge clock) begin	// src/main/scala/bus/ultra/UltraBus.scala:10:7
    if (reset) begin	// src/main/scala/bus/ultra/UltraBus.scala:10:7
      baseramReqReg_wData <= 32'h0;	// src/main/scala/bus/sram/SramUtils.scala:13:16, src/main/scala/bus/ultra/UltraBus.scala:36:30
      baseramReqReg_addr <= 20'h0;	// src/main/scala/bus/sram/SramUtils.scala:12:15, src/main/scala/bus/ultra/UltraBus.scala:36:30
      baseramReqReg_byteSelN <= 4'hF;	// src/main/scala/bus/sram/SramUtils.scala:11:19, src/main/scala/bus/ultra/UltraBus.scala:36:30
      baseramReqReg_ce <= 1'h1;	// src/main/scala/bus/ultra/UltraBus.scala:36:30, :37:29, :110:17, :171:22, :174:23, :178:23, :191:23, :194:22, :198:22
      baseramReqReg_oe <= 1'h1;	// src/main/scala/bus/ultra/UltraBus.scala:36:30, :37:29, :110:17, :171:22, :174:23, :178:23, :191:23, :194:22, :198:22
      baseramReqReg_we <= 1'h1;	// src/main/scala/bus/ultra/UltraBus.scala:36:30, :37:29, :110:17, :171:22, :174:23, :178:23, :191:23, :194:22, :198:22
      extramReqReg_wData <= 32'h0;	// src/main/scala/bus/sram/SramUtils.scala:13:16, src/main/scala/bus/ultra/UltraBus.scala:37:29
      extramReqReg_addr <= 20'h0;	// src/main/scala/bus/sram/SramUtils.scala:12:15, src/main/scala/bus/ultra/UltraBus.scala:37:29
      extramReqReg_byteSelN <= 4'hF;	// src/main/scala/bus/sram/SramUtils.scala:11:19, src/main/scala/bus/ultra/UltraBus.scala:37:29
      extramReqReg_ce <= 1'h1;	// src/main/scala/bus/ultra/UltraBus.scala:37:29, :110:17, :171:22, :174:23, :178:23, :191:23, :194:22, :198:22
      extramReqReg_oe <= 1'h1;	// src/main/scala/bus/ultra/UltraBus.scala:37:29, :110:17, :171:22, :174:23, :178:23, :191:23, :194:22, :198:22
      extramReqReg_we <= 1'h1;	// src/main/scala/bus/ultra/UltraBus.scala:37:29, :110:17, :171:22, :174:23, :178:23, :191:23, :194:22, :198:22
      iReqReg_pc <= 32'h80000000;	// src/main/scala/bus/ultra/UltraBus.scala:44:24, src/main/scala/bus/ultra/UltraBusUtils.scala:21:13
      iRspnsReg_rdata <= 128'h0;	// src/main/scala/bus/ultra/UltraBus.scala:48:26, :91:22
      iRspnsReg_rrdy <= 1'h1;	// src/main/scala/bus/ultra/UltraBus.scala:37:29, :48:26, :110:17, :171:22, :174:23, :178:23, :191:23, :194:22, :198:22
      iRspnsReg_rvalid <= 1'h0;	// src/main/scala/bus/ultra/UltraBus.scala:11:14, :20:28, :48:26
      dReqReg_rreq <= 1'h0;	// src/main/scala/bus/ultra/UltraBus.scala:11:14, :20:28, :53:24
      dReqReg_wreq <= 1'h0;	// src/main/scala/bus/ultra/UltraBus.scala:11:14, :20:28, :53:24
      dReqReg_byteSelN <= 4'h0;	// src/main/scala/bus/ultra/UltraBus.scala:53:24, src/main/scala/bus/ultra/UltraBusUtils.scala:60:19
      dReqReg_addr <= 32'h0;	// src/main/scala/bus/sram/SramUtils.scala:13:16, src/main/scala/bus/ultra/UltraBus.scala:53:24
      dReqReg_wdata <= 32'h0;	// src/main/scala/bus/sram/SramUtils.scala:13:16, src/main/scala/bus/ultra/UltraBus.scala:53:24
      dRspnsReg_rdata <= 128'h0;	// src/main/scala/bus/ultra/UltraBus.scala:57:26, :91:22
      dRspnsReg_rrdy <= 1'h1;	// src/main/scala/bus/ultra/UltraBus.scala:37:29, :57:26, :110:17, :171:22, :174:23, :178:23, :191:23, :194:22, :198:22
      dRspnsReg_rvalid <= 1'h0;	// src/main/scala/bus/ultra/UltraBus.scala:11:14, :20:28, :57:26
      dRspnsReg_wrdy <= 1'h1;	// src/main/scala/bus/ultra/UltraBus.scala:37:29, :57:26, :110:17, :171:22, :174:23, :178:23, :191:23, :194:22, :198:22
      dRspnsReg_wdone <= 1'h0;	// src/main/scala/bus/ultra/UltraBus.scala:11:14, :20:28, :57:26
      istat <= 2'h0;	// src/main/scala/bus/ultra/UltraBus.scala:62:22, :118:57
      dstat <= 4'h0;	// src/main/scala/bus/ultra/UltraBus.scala:65:22, src/main/scala/bus/ultra/UltraBusUtils.scala:60:19
      iWordCnt_value <= 3'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      wrap <= 1'h0;	// src/main/scala/bus/ultra/UltraBus.scala:11:14, :20:28, src/main/scala/chisel3/util/Counter.scala:61:40
      idata <= 128'h0;	// src/main/scala/bus/ultra/UltraBus.scala:91:22
      dWordCnt_value <= 3'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      wrap_2 <= 1'h0;	// src/main/scala/bus/ultra/UltraBus.scala:11:14, :20:28, src/main/scala/chisel3/util/Counter.scala:61:40
      dData <= 128'h0;	// src/main/scala/bus/ultra/UltraBus.scala:91:22, :147:22
    end
    else begin	// src/main/scala/bus/ultra/UltraBus.scala:10:7
      automatic logic            baseramBusy;	// src/main/scala/bus/ultra/UltraBus.scala:70:31
      automatic logic            extramBusy;	// src/main/scala/bus/ultra/UltraBus.scala:75:31
      automatic logic            isData2BaseRam;	// src/main/scala/bus/ultra/UltraBus.scala:79:13
      automatic logic            _GEN_4;	// src/main/scala/bus/ultra/UltraBus.scala:110:17
      automatic logic            _GEN_5;	// src/main/scala/bus/ultra/UltraBus.scala:115:29
      automatic logic [19:0]     baseramReqReg_sig_addr;	// src/main/scala/bus/ultra/UltraBus.scala:118:57
      automatic logic [1:0]      _GEN_6;	// src/main/scala/bus/ultra/UltraBus.scala:93:11, :115:45, :116:17
      automatic logic            _GEN_7;	// src/main/scala/bus/ultra/UltraBus.scala:91:22, :113:21, :115:45
      automatic logic            _GEN_8;	// src/main/scala/bus/ultra/UltraBus.scala:36:30, :113:21, :115:45
      automatic logic            _GEN_9;	// src/main/scala/bus/ultra/UltraBus.scala:36:30, :113:21, :115:45
      automatic logic            _GEN_10;	// src/main/scala/bus/ultra/UltraBus.scala:110:17
      automatic logic            wrap_1;	// src/main/scala/bus/ultra/UltraBus.scala:123:27
      automatic logic            _GEN_11;	// src/main/scala/bus/ultra/UltraBus.scala:48:26, :104:20, :110:17, :123:41
      automatic logic            _GEN_12;	// src/main/scala/bus/ultra/UltraBus.scala:36:30, :123:41, :125:23
      automatic logic            _GEN_13;	// src/main/scala/bus/ultra/UltraBus.scala:36:30, :123:41, :125:23
      automatic logic [19:0]     _baseramReqReg_addr_T;	// src/main/scala/bus/ultra/UltraBus.scala:129:52
      automatic logic            _GEN_14;	// src/main/scala/bus/ultra/UltraBus.scala:110:17
      automatic logic [19:0]     baseramReqReg_sig_1_addr;	// src/main/scala/bus/ultra/UltraBus.scala:138:48
      automatic logic            _GEN_15;	// src/main/scala/bus/ultra/UltraBus.scala:91:22, :110:17, :135:43
      automatic logic            _GEN_16;	// src/main/scala/bus/ultra/UltraBus.scala:110:17, :113:21
      automatic logic            _GEN_17;	// src/main/scala/bus/ultra/UltraBus.scala:36:30, :110:17, :135:43
      automatic logic            _GEN_18;	// src/main/scala/bus/ultra/UltraBus.scala:110:17, :113:21
      automatic logic            _GEN_19;	// src/main/scala/bus/ultra/UltraBus.scala:36:30, :110:17, :135:43
      automatic logic            _GEN_20;	// src/main/scala/bus/ultra/UltraBus.scala:110:17, :113:21
      automatic logic [3:0][1:0] _GEN_21;	// src/main/scala/bus/ultra/UltraBus.scala:62:22, :110:17, :113:21, :123:41, :135:43
      baseramBusy = istat == 2'h2 | dstat == 4'h3 | dstat == 4'h4 | dstat == 4'h7;	// src/main/scala/bus/ultra/UltraBus.scala:62:22, :65:22, :68:11, :69:13, :70:{13,31}, :71:13, :171:22, :173:15, :186:11
      extramBusy = dstat == 4'h8 | dstat == 4'h6 | dstat == 4'h5;	// src/main/scala/bus/ultra/UltraBus.scala:65:22, :74:11, :75:{13,31}, :76:13, :191:23, :193:15
      isData2BaseRam = dHasReq & io_dChannel_in_addr[31:22] == 10'h200;	// src/main/scala/bus/ultra/UltraBus.scala:51:25, :79:{13,35,43}
      _GEN_4 = istat == 2'h0;	// src/main/scala/bus/ultra/UltraBus.scala:62:22, :110:17, :118:57
      _GEN_5 = isData2BaseRam | baseramBusy;	// src/main/scala/bus/ultra/UltraBus.scala:70:31, :79:13, :115:29
      baseramReqReg_sig_addr = {io_iChannel_in_pc[21:4], 2'h0};	// src/main/scala/bus/ultra/UltraBus.scala:118:{39,57}
      _GEN_6 = _GEN_5 ? 2'h1 : 2'h2;	// src/main/scala/bus/ultra/UltraBus.scala:68:11, :93:11, :115:{29,45}, :116:17
      _GEN_7 = ~io_iChannel_in_rreq | _GEN_5;	// src/main/scala/bus/ultra/UltraBus.scala:91:22, :113:21, :115:{29,45}
      _GEN_8 = _GEN_7 & baseramReqReg_oe;	// src/main/scala/bus/ultra/UltraBus.scala:36:30, :91:22, :113:21, :115:45
      _GEN_9 = io_iChannel_in_rreq & ~_GEN_5 | baseramReqReg_we;	// src/main/scala/bus/ultra/UltraBus.scala:36:30, :97:19, :113:21, :115:{29,45}
      _GEN_10 = istat == 2'h2;	// src/main/scala/bus/ultra/UltraBus.scala:62:22, :68:11, :110:17
      wrap_1 = iWordCnt_value == 3'h4;	// src/main/scala/bus/ultra/UltraBus.scala:70:13, :123:27, src/main/scala/chisel3/util/Counter.scala:61:40
      _GEN_11 = _GEN_10 & wrap_1;	// src/main/scala/bus/ultra/UltraBus.scala:48:26, :104:20, :110:17, :123:{27,41}
      _GEN_12 = wrap_1 | baseramReqReg_oe;	// src/main/scala/bus/ultra/UltraBus.scala:36:30, :123:{27,41}, :125:23
      _GEN_13 = wrap_1 | baseramReqReg_we;	// src/main/scala/bus/ultra/UltraBus.scala:36:30, :123:{27,41}, :125:23
      _baseramReqReg_addr_T = baseramReqReg_addr + 20'h1;	// src/main/scala/bus/ultra/UltraBus.scala:36:30, :129:52
      _GEN_14 = istat == 2'h1;	// src/main/scala/bus/ultra/UltraBus.scala:62:22, :110:17, :116:17
      baseramReqReg_sig_1_addr = {iReqReg_pc[21:4], 2'h0};	// src/main/scala/bus/ultra/UltraBus.scala:44:24, :118:57, :138:{30,48}
      _GEN_15 = ~_GEN_14 | _GEN_5;	// src/main/scala/bus/ultra/UltraBus.scala:91:22, :110:17, :115:29, :135:43
      _GEN_16 =
        _GEN_4
          ? _GEN_7 & baseramReqReg_ce
          : _GEN_10 ? wrap_1 | baseramReqReg_ce : _GEN_15 & baseramReqReg_ce;	// src/main/scala/bus/ultra/UltraBus.scala:36:30, :91:22, :110:17, :113:21, :115:45, :123:{27,41}, :125:23, :135:43
      _GEN_17 = _GEN_15 & baseramReqReg_oe;	// src/main/scala/bus/ultra/UltraBus.scala:36:30, :91:22, :110:17, :135:43
      _GEN_18 = _GEN_4 ? _GEN_8 : _GEN_10 ? _GEN_12 : _GEN_17;	// src/main/scala/bus/ultra/UltraBus.scala:36:30, :110:17, :113:21, :115:45, :123:41, :125:23, :135:43
      _GEN_19 = _GEN_14 & ~_GEN_5 | baseramReqReg_we;	// src/main/scala/bus/ultra/UltraBus.scala:36:30, :97:19, :110:17, :115:{29,45}, :135:43
      _GEN_20 = _GEN_4 ? _GEN_9 : _GEN_10 ? _GEN_13 : _GEN_19;	// src/main/scala/bus/ultra/UltraBus.scala:36:30, :110:17, :113:21, :115:45, :123:41, :125:23, :135:43
      if (_GEN) begin	// src/main/scala/bus/ultra/UltraBus.scala:211:16
        automatic logic isData2ExtRam;	// src/main/scala/bus/ultra/UltraBus.scala:82:13
        automatic logic _GEN_22;	// src/main/scala/bus/ultra/UltraBus.scala:214:27, :216:26, src/main/scala/chisel3/util/Counter.scala:61:40
        automatic logic _GEN_23;	// src/main/scala/bus/ultra/UltraBus.scala:65:22, :214:27, :216:26, :217:17, :222:37
        automatic logic _GEN_24;	// src/main/scala/bus/ultra/UltraBus.scala:219:37, :222:37, src/main/scala/chisel3/util/Counter.scala:61:40, :98:11
        automatic logic _GEN_25;	// src/main/scala/bus/ultra/UltraBus.scala:214:27, :216:26, src/main/scala/chisel3/util/Counter.scala:61:40
        automatic logic _GEN_26;	// src/main/scala/bus/ultra/UltraBus.scala:110:17, :214:27, :216:26
        automatic logic _GEN_27;	// src/main/scala/bus/ultra/UltraBus.scala:214:27, :228:26, :230:25
        automatic logic _GEN_28;	// src/main/scala/bus/ultra/UltraBus.scala:214:27, :228:26, :230:25
        automatic logic _GEN_29;	// src/main/scala/bus/ultra/UltraBus.scala:228:26, :241:24, :243:41
        isData2ExtRam = dHasReq & io_dChannel_in_addr[31:22] == 10'h201;	// src/main/scala/bus/ultra/UltraBus.scala:51:25, :79:35, :82:{13,43}
        _GEN_22 = ~isData2BaseRam | baseramBusy | ~io_dChannel_in_rreq;	// src/main/scala/bus/ultra/UltraBus.scala:70:31, :79:13, :110:17, :171:22, :174:23, :178:23, :214:27, :216:26, :219:37, src/main/scala/chisel3/util/Counter.scala:61:40
        _GEN_23 = isData2BaseRam & baseramBusy;	// src/main/scala/bus/ultra/UltraBus.scala:65:22, :70:31, :79:13, :214:27, :216:26, :217:17, :222:37
        _GEN_24 = io_dChannel_in_wreq | io_dChannel_in_rreq;	// src/main/scala/bus/ultra/UltraBus.scala:219:37, :222:37, src/main/scala/chisel3/util/Counter.scala:61:40, :98:11
        _GEN_25 = ~isData2BaseRam | baseramBusy | ~_GEN_24;	// src/main/scala/bus/ultra/UltraBus.scala:70:31, :79:13, :214:27, :216:26, :219:37, :222:37, src/main/scala/chisel3/util/Counter.scala:61:40, :98:11
        _GEN_26 = ~isData2BaseRam | baseramBusy;	// src/main/scala/bus/ultra/UltraBus.scala:70:31, :79:13, :110:17, :214:27, :216:26, src/main/scala/chisel3/util/Counter.scala:61:40
        _GEN_27 = ~isData2ExtRam | extramBusy;	// src/main/scala/bus/ultra/UltraBus.scala:75:31, :82:13, :150:20, :214:27, :228:26, :230:25
        _GEN_28 = ~isData2ExtRam | extramBusy | ~_GEN_24;	// src/main/scala/bus/ultra/UltraBus.scala:75:31, :82:13, :150:20, :214:27, :219:37, :222:37, :228:26, :230:25, src/main/scala/chisel3/util/Counter.scala:61:40, :98:11
        _GEN_29 =
          isData2Uart
            ? _GEN_0 | _GEN_1 & (io_dChannel_in_wreq | io_dChannel_in_rreq)
            : ~isData2ExtRam & ~isData2BaseRam;	// src/main/scala/bus/sram/SramUtils.scala:8:13, src/main/scala/bus/ultra/UltraBus.scala:24:29, :79:13, :82:13, :85:13, :150:20, :157:20, :164:20, :213:17, :214:27, :228:26, :241:24, :243:41, :248:38, :251:38
        if (_GEN_26) begin	// src/main/scala/bus/ultra/UltraBus.scala:110:17, :214:27, :216:26
          if (_GEN_4) begin	// src/main/scala/bus/ultra/UltraBus.scala:110:17
            if (_GEN_7) begin	// src/main/scala/bus/ultra/UltraBus.scala:36:30, :91:22, :113:21, :115:45
            end
            else begin	// src/main/scala/bus/ultra/UltraBus.scala:36:30, :113:21, :115:45
              baseramReqReg_wData <= 32'h0;	// src/main/scala/bus/sram/SramUtils.scala:13:16, src/main/scala/bus/ultra/UltraBus.scala:36:30
              baseramReqReg_addr <= baseramReqReg_sig_addr;	// src/main/scala/bus/ultra/UltraBus.scala:36:30, :118:57
              baseramReqReg_byteSelN <= 4'h0;	// src/main/scala/bus/ultra/UltraBus.scala:36:30, src/main/scala/bus/ultra/UltraBusUtils.scala:60:19
            end
          end
          else if (_GEN_10) begin	// src/main/scala/bus/ultra/UltraBus.scala:110:17
            if (wrap_1) begin	// src/main/scala/bus/ultra/UltraBus.scala:123:27
              baseramReqReg_wData <= 32'h0;	// src/main/scala/bus/sram/SramUtils.scala:13:16, src/main/scala/bus/ultra/UltraBus.scala:36:30
              baseramReqReg_addr <= 20'h0;	// src/main/scala/bus/sram/SramUtils.scala:12:15, src/main/scala/bus/ultra/UltraBus.scala:36:30
              baseramReqReg_byteSelN <= 4'hF;	// src/main/scala/bus/sram/SramUtils.scala:11:19, src/main/scala/bus/ultra/UltraBus.scala:36:30
            end
            else if (wrap)	// src/main/scala/chisel3/util/Counter.scala:61:40
              baseramReqReg_addr <= _baseramReqReg_addr_T;	// src/main/scala/bus/ultra/UltraBus.scala:36:30, :129:52
          end
          else if (_GEN_15) begin	// src/main/scala/bus/ultra/UltraBus.scala:36:30, :91:22, :110:17, :135:43
          end
          else begin	// src/main/scala/bus/ultra/UltraBus.scala:36:30, :110:17, :135:43
            baseramReqReg_wData <= 32'h0;	// src/main/scala/bus/sram/SramUtils.scala:13:16, src/main/scala/bus/ultra/UltraBus.scala:36:30
            baseramReqReg_addr <= baseramReqReg_sig_1_addr;	// src/main/scala/bus/ultra/UltraBus.scala:36:30, :138:48
            baseramReqReg_byteSelN <= 4'h0;	// src/main/scala/bus/ultra/UltraBus.scala:36:30, src/main/scala/bus/ultra/UltraBusUtils.scala:60:19
          end
        end
        else if (io_dChannel_in_wreq) begin	// src/main/scala/bus/ultra/UltraBus.scala:11:14
          baseramReqReg_wData <= io_dChannel_in_wdata;	// src/main/scala/bus/ultra/UltraBus.scala:36:30
          baseramReqReg_addr <= io_dChannel_in_addr[21:2];	// src/main/scala/bus/ultra/UltraBus.scala:36:30, :188:40
          baseramReqReg_byteSelN <= io_dChannel_in_byteSelN;	// src/main/scala/bus/ultra/UltraBus.scala:36:30
        end
        else if (io_dChannel_in_rreq) begin	// src/main/scala/bus/ultra/UltraBus.scala:11:14
          baseramReqReg_wData <= 32'h0;	// src/main/scala/bus/sram/SramUtils.scala:13:16, src/main/scala/bus/ultra/UltraBus.scala:36:30
          baseramReqReg_addr <= io_dChannel_in_addr[21:2];	// src/main/scala/bus/ultra/UltraBus.scala:36:30, :174:47
          baseramReqReg_byteSelN <= 4'h0;	// src/main/scala/bus/ultra/UltraBus.scala:36:30, src/main/scala/bus/ultra/UltraBusUtils.scala:60:19
        end
        else if (_GEN_4) begin	// src/main/scala/bus/ultra/UltraBus.scala:110:17
          if (_GEN_7) begin	// src/main/scala/bus/ultra/UltraBus.scala:36:30, :91:22, :113:21, :115:45
          end
          else begin	// src/main/scala/bus/ultra/UltraBus.scala:36:30, :113:21, :115:45
            baseramReqReg_wData <= 32'h0;	// src/main/scala/bus/sram/SramUtils.scala:13:16, src/main/scala/bus/ultra/UltraBus.scala:36:30
            baseramReqReg_addr <= baseramReqReg_sig_addr;	// src/main/scala/bus/ultra/UltraBus.scala:36:30, :118:57
            baseramReqReg_byteSelN <= 4'h0;	// src/main/scala/bus/ultra/UltraBus.scala:36:30, src/main/scala/bus/ultra/UltraBusUtils.scala:60:19
          end
        end
        else if (_GEN_10) begin	// src/main/scala/bus/ultra/UltraBus.scala:110:17
          if (wrap_1) begin	// src/main/scala/bus/ultra/UltraBus.scala:123:27
            baseramReqReg_wData <= 32'h0;	// src/main/scala/bus/sram/SramUtils.scala:13:16, src/main/scala/bus/ultra/UltraBus.scala:36:30
            baseramReqReg_addr <= 20'h0;	// src/main/scala/bus/sram/SramUtils.scala:12:15, src/main/scala/bus/ultra/UltraBus.scala:36:30
            baseramReqReg_byteSelN <= 4'hF;	// src/main/scala/bus/sram/SramUtils.scala:11:19, src/main/scala/bus/ultra/UltraBus.scala:36:30
          end
          else if (wrap)	// src/main/scala/chisel3/util/Counter.scala:61:40
            baseramReqReg_addr <= _baseramReqReg_addr_T;	// src/main/scala/bus/ultra/UltraBus.scala:36:30, :129:52
        end
        else if (_GEN_15) begin	// src/main/scala/bus/ultra/UltraBus.scala:36:30, :91:22, :110:17, :135:43
        end
        else begin	// src/main/scala/bus/ultra/UltraBus.scala:36:30, :110:17, :135:43
          baseramReqReg_wData <= 32'h0;	// src/main/scala/bus/sram/SramUtils.scala:13:16, src/main/scala/bus/ultra/UltraBus.scala:36:30
          baseramReqReg_addr <= baseramReqReg_sig_1_addr;	// src/main/scala/bus/ultra/UltraBus.scala:36:30, :138:48
          baseramReqReg_byteSelN <= 4'h0;	// src/main/scala/bus/ultra/UltraBus.scala:36:30, src/main/scala/bus/ultra/UltraBusUtils.scala:60:19
        end
        baseramReqReg_ce <= _GEN_25 & _GEN_16;	// src/main/scala/bus/ultra/UltraBus.scala:36:30, :110:17, :113:21, :214:27, :216:26, src/main/scala/chisel3/util/Counter.scala:61:40
        if (_GEN_26) begin	// src/main/scala/bus/ultra/UltraBus.scala:110:17, :214:27, :216:26
          if (_GEN_4) begin	// src/main/scala/bus/ultra/UltraBus.scala:110:17
            baseramReqReg_oe <= _GEN_8;	// src/main/scala/bus/ultra/UltraBus.scala:36:30, :113:21, :115:45
            baseramReqReg_we <= _GEN_9;	// src/main/scala/bus/ultra/UltraBus.scala:36:30, :113:21, :115:45
          end
          else if (_GEN_10) begin	// src/main/scala/bus/ultra/UltraBus.scala:110:17
            baseramReqReg_oe <= _GEN_12;	// src/main/scala/bus/ultra/UltraBus.scala:36:30, :123:41, :125:23
            baseramReqReg_we <= _GEN_13;	// src/main/scala/bus/ultra/UltraBus.scala:36:30, :123:41, :125:23
          end
          else begin	// src/main/scala/bus/ultra/UltraBus.scala:110:17
            baseramReqReg_oe <= _GEN_17;	// src/main/scala/bus/ultra/UltraBus.scala:36:30, :110:17, :135:43
            baseramReqReg_we <= _GEN_19;	// src/main/scala/bus/ultra/UltraBus.scala:36:30, :110:17, :135:43
          end
        end
        else begin	// src/main/scala/bus/ultra/UltraBus.scala:110:17, :214:27, :216:26
          baseramReqReg_oe <= io_dChannel_in_wreq | ~io_dChannel_in_rreq & _GEN_18;	// src/main/scala/bus/ultra/UltraBus.scala:36:30, :110:17, :113:21, :171:22, :174:23, :178:23, :188:19, :219:37, :222:37
          baseramReqReg_we <= ~io_dChannel_in_wreq & (io_dChannel_in_rreq | _GEN_20);	// src/main/scala/bus/ultra/UltraBus.scala:36:30, :110:17, :113:21, :171:22, :174:23, :178:23, :188:19, :219:37, :222:37
        end
        if (_GEN_27) begin	// src/main/scala/bus/ultra/UltraBus.scala:37:29, :214:27, :228:26, :230:25
        end
        else if (io_dChannel_in_wreq) begin	// src/main/scala/bus/ultra/UltraBus.scala:11:14
          extramReqReg_wData <= io_dChannel_in_wdata;	// src/main/scala/bus/ultra/UltraBus.scala:37:29
          extramReqReg_addr <= io_dChannel_in_addr[21:2];	// src/main/scala/bus/ultra/UltraBus.scala:37:29, :208:39
          extramReqReg_byteSelN <= io_dChannel_in_byteSelN;	// src/main/scala/bus/ultra/UltraBus.scala:37:29
        end
        else if (io_dChannel_in_rreq) begin	// src/main/scala/bus/ultra/UltraBus.scala:11:14
          extramReqReg_wData <= 32'h0;	// src/main/scala/bus/sram/SramUtils.scala:13:16, src/main/scala/bus/ultra/UltraBus.scala:37:29
          extramReqReg_addr <= io_dChannel_in_addr[21:2];	// src/main/scala/bus/ultra/UltraBus.scala:37:29, :194:46
          extramReqReg_byteSelN <= 4'h0;	// src/main/scala/bus/ultra/UltraBus.scala:37:29, src/main/scala/bus/ultra/UltraBusUtils.scala:60:19
        end
        extramReqReg_ce <= _GEN_28 & extramReqReg_ce;	// src/main/scala/bus/ultra/UltraBus.scala:37:29, :214:27, :228:26, :230:25
        if (_GEN_27) begin	// src/main/scala/bus/ultra/UltraBus.scala:37:29, :214:27, :228:26, :230:25
        end
        else begin	// src/main/scala/bus/ultra/UltraBus.scala:37:29, :228:26, :230:25
          extramReqReg_oe <= io_dChannel_in_wreq | ~io_dChannel_in_rreq & extramReqReg_oe;	// src/main/scala/bus/ultra/UltraBus.scala:37:29, :110:17, :171:22, :174:23, :178:23, :191:23, :194:22, :198:22, :208:18, :219:37, :233:36, :236:36
          extramReqReg_we <=
            ~io_dChannel_in_wreq & (io_dChannel_in_rreq | extramReqReg_we);	// src/main/scala/bus/ultra/UltraBus.scala:37:29, :188:19, :191:23, :194:22, :198:22, :208:18, :219:37, :222:37, :233:36, :236:36
        end
        dRspnsReg_rdata <=
          isData2Uart
            ? (_GEN_0
                 ? {126'h0, _UartReceiver_RxD_data_ready, ~_UartTransmitter_TxD_busy}
                 : ~_GEN_1 | io_dChannel_in_wreq | ~io_dChannel_in_rreq
                     ? 128'h0
                     : {120'h0, _UartReceiver_RxD_data})
            : 128'h0;	// src/main/scala/bus/ultra/UltraBus.scala:19:31, :20:28, :28:7, :57:26, :85:13, :91:22, :110:17, :160:21, :171:22, :174:23, :178:23, :213:17, :219:37, :241:24, :243:41, :251:38
        dRspnsReg_rrdy <= _GEN_29;	// src/main/scala/bus/ultra/UltraBus.scala:57:26, :228:26, :241:24, :243:41
        dRspnsReg_rvalid <=
          isData2Uart & (_GEN_0 | _GEN_1 & ~io_dChannel_in_wreq & io_dChannel_in_rreq);	// src/main/scala/bus/ultra/UltraBus.scala:57:26, :85:13, :153:22, :159:22, :188:19, :219:37, :222:37, :228:26, :241:24, :243:41, :251:38
        dRspnsReg_wrdy <= _GEN_29;	// src/main/scala/bus/ultra/UltraBus.scala:57:26, :228:26, :241:24, :243:41
        dRspnsReg_wdone <= isData2Uart & _GEN_2;	// src/main/scala/bus/ultra/UltraBus.scala:24:29, :57:26, :85:13, :228:26, :241:24, :243:41
        if (isData2Uart) begin	// src/main/scala/bus/ultra/UltraBus.scala:85:13
          if (_GEN_0)	// src/main/scala/bus/ultra/UltraBus.scala:243:41
            dstat <= 4'h0;	// src/main/scala/bus/ultra/UltraBus.scala:65:22, src/main/scala/bus/ultra/UltraBusUtils.scala:60:19
          else if (_GEN_1) begin	// src/main/scala/bus/ultra/UltraBus.scala:243:41
            if (_GEN_24)	// src/main/scala/bus/ultra/UltraBus.scala:219:37, :222:37, src/main/scala/chisel3/util/Counter.scala:61:40, :98:11
              dstat <= 4'h0;	// src/main/scala/bus/ultra/UltraBus.scala:65:22, src/main/scala/bus/ultra/UltraBusUtils.scala:60:19
            else if (isData2ExtRam) begin	// src/main/scala/bus/ultra/UltraBus.scala:82:13
              if (extramBusy)	// src/main/scala/bus/ultra/UltraBus.scala:75:31
                dstat <= 4'h2;	// src/main/scala/bus/ultra/UltraBus.scala:65:22, :231:17
              else if (io_dChannel_in_wreq)	// src/main/scala/bus/ultra/UltraBus.scala:11:14
                dstat <= 4'h8;	// src/main/scala/bus/ultra/UltraBus.scala:65:22, :74:11
              else if (_GEN_23)	// src/main/scala/bus/ultra/UltraBus.scala:65:22, :214:27, :216:26, :217:17, :222:37
                dstat <= 4'h1;	// src/main/scala/bus/ultra/UltraBus.scala:65:22, :217:17
            end
            else if (isData2BaseRam) begin	// src/main/scala/bus/ultra/UltraBus.scala:79:13
              if (baseramBusy)	// src/main/scala/bus/ultra/UltraBus.scala:70:31
                dstat <= 4'h1;	// src/main/scala/bus/ultra/UltraBus.scala:65:22, :217:17
              else if (io_dChannel_in_wreq)	// src/main/scala/bus/ultra/UltraBus.scala:11:14
                dstat <= 4'h7;	// src/main/scala/bus/ultra/UltraBus.scala:65:22, :186:11
            end
          end
          else if (isData2ExtRam) begin	// src/main/scala/bus/ultra/UltraBus.scala:82:13
            if (extramBusy)	// src/main/scala/bus/ultra/UltraBus.scala:75:31
              dstat <= 4'h2;	// src/main/scala/bus/ultra/UltraBus.scala:65:22, :231:17
            else if (io_dChannel_in_wreq)	// src/main/scala/bus/ultra/UltraBus.scala:11:14
              dstat <= 4'h8;	// src/main/scala/bus/ultra/UltraBus.scala:65:22, :74:11
            else if (io_dChannel_in_rreq)	// src/main/scala/bus/ultra/UltraBus.scala:11:14
              dstat <= 4'h5;	// src/main/scala/bus/ultra/UltraBus.scala:65:22, :191:23, :193:15
            else if (_GEN_23)	// src/main/scala/bus/ultra/UltraBus.scala:65:22, :214:27, :216:26, :217:17, :222:37
              dstat <= 4'h1;	// src/main/scala/bus/ultra/UltraBus.scala:65:22, :217:17
          end
          else if (isData2BaseRam) begin	// src/main/scala/bus/ultra/UltraBus.scala:79:13
            if (baseramBusy)	// src/main/scala/bus/ultra/UltraBus.scala:70:31
              dstat <= 4'h1;	// src/main/scala/bus/ultra/UltraBus.scala:65:22, :217:17
            else if (io_dChannel_in_wreq)	// src/main/scala/bus/ultra/UltraBus.scala:11:14
              dstat <= 4'h7;	// src/main/scala/bus/ultra/UltraBus.scala:65:22, :186:11
            else if (io_dChannel_in_rreq)	// src/main/scala/bus/ultra/UltraBus.scala:11:14
              dstat <= 4'h3;	// src/main/scala/bus/ultra/UltraBus.scala:65:22, :171:22, :173:15
          end
        end
        else if (isData2ExtRam) begin	// src/main/scala/bus/ultra/UltraBus.scala:82:13
          if (extramBusy)	// src/main/scala/bus/ultra/UltraBus.scala:75:31
            dstat <= 4'h2;	// src/main/scala/bus/ultra/UltraBus.scala:65:22, :231:17
          else if (io_dChannel_in_wreq)	// src/main/scala/bus/ultra/UltraBus.scala:11:14
            dstat <= 4'h8;	// src/main/scala/bus/ultra/UltraBus.scala:65:22, :74:11
          else if (io_dChannel_in_rreq)	// src/main/scala/bus/ultra/UltraBus.scala:11:14
            dstat <= 4'h5;	// src/main/scala/bus/ultra/UltraBus.scala:65:22, :191:23, :193:15
          else if (_GEN_23)	// src/main/scala/bus/ultra/UltraBus.scala:65:22, :214:27, :216:26, :217:17, :222:37
            dstat <= 4'h1;	// src/main/scala/bus/ultra/UltraBus.scala:65:22, :217:17
        end
        else if (isData2BaseRam) begin	// src/main/scala/bus/ultra/UltraBus.scala:79:13
          if (baseramBusy)	// src/main/scala/bus/ultra/UltraBus.scala:70:31
            dstat <= 4'h1;	// src/main/scala/bus/ultra/UltraBus.scala:65:22, :217:17
          else if (io_dChannel_in_wreq)	// src/main/scala/bus/ultra/UltraBus.scala:11:14
            dstat <= 4'h7;	// src/main/scala/bus/ultra/UltraBus.scala:65:22, :186:11
          else if (io_dChannel_in_rreq)	// src/main/scala/bus/ultra/UltraBus.scala:11:14
            dstat <= 4'h3;	// src/main/scala/bus/ultra/UltraBus.scala:65:22, :171:22, :173:15
        end
        if (_GEN_27) begin	// src/main/scala/bus/ultra/UltraBus.scala:214:27, :228:26, :230:25
          if (_GEN_22) begin	// src/main/scala/bus/ultra/UltraBus.scala:214:27, :216:26, src/main/scala/chisel3/util/Counter.scala:61:40
          end
          else	// src/main/scala/bus/ultra/UltraBus.scala:214:27, :216:26, src/main/scala/chisel3/util/Counter.scala:61:40
            dWordCnt_value <= 3'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
        end
        else if (io_dChannel_in_rreq)	// src/main/scala/bus/ultra/UltraBus.scala:11:14
          dWordCnt_value <= 3'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
        wrap_2 <= _GEN_28 & _GEN_25 & wrap_2;	// src/main/scala/bus/ultra/UltraBus.scala:214:27, :216:26, :228:26, :230:25, src/main/scala/chisel3/util/Counter.scala:61:40
        if (_GEN_27) begin	// src/main/scala/bus/ultra/UltraBus.scala:214:27, :228:26, :230:25
          if (_GEN_22) begin	// src/main/scala/bus/ultra/UltraBus.scala:147:22, :214:27, :216:26, src/main/scala/chisel3/util/Counter.scala:61:40
          end
          else	// src/main/scala/bus/ultra/UltraBus.scala:147:22, :214:27, :216:26
            dData <= 128'h0;	// src/main/scala/bus/ultra/UltraBus.scala:91:22, :147:22
        end
        else if (io_dChannel_in_rreq)	// src/main/scala/bus/ultra/UltraBus.scala:11:14
          dData <= 128'h0;	// src/main/scala/bus/ultra/UltraBus.scala:91:22, :147:22
      end
      else begin	// src/main/scala/bus/ultra/UltraBus.scala:211:16
        automatic logic _GEN_30;	// src/main/scala/bus/ultra/UltraBus.scala:211:16
        automatic logic _GEN_31;	// src/main/scala/bus/ultra/UltraBus.scala:262:28, :265:28, src/main/scala/chisel3/util/Counter.scala:61:40, :98:11
        automatic logic _GEN_32;	// src/main/scala/bus/ultra/UltraBus.scala:211:16
        automatic logic _GEN_33;	// src/main/scala/bus/ultra/UltraBus.scala:211:16
        automatic logic _GEN_34;	// src/main/scala/bus/ultra/UltraBus.scala:211:16
        automatic logic _GEN_35;	// src/main/scala/bus/ultra/UltraBus.scala:211:16
        automatic logic _GEN_36;	// src/main/scala/bus/ultra/UltraBus.scala:295:24, :296:27, :299:27, src/main/scala/chisel3/util/Counter.scala:61:40, :98:11
        automatic logic _GEN_37;	// src/main/scala/bus/ultra/UltraBus.scala:211:16
        automatic logic _GEN_38;	// src/main/scala/bus/ultra/UltraBus.scala:211:16
        automatic logic _GEN_39;	// src/main/scala/bus/ultra/UltraBus.scala:211:16
        automatic logic wrap_9;	// src/main/scala/bus/ultra/UltraBus.scala:317:27
        automatic logic _GEN_40;	// src/main/scala/bus/ultra/UltraBus.scala:65:22, :156:11, :211:16, :317:40
        automatic logic _GEN_41;	// src/main/scala/bus/ultra/UltraBus.scala:65:22, :163:11, :211:16, :271:28, :305:28, :311:28
        automatic logic _GEN_42;	// src/main/scala/bus/ultra/UltraBus.scala:65:22, :163:11, :211:16, :271:28, :305:28, :311:28
        _GEN_30 = dstat == 4'h1;	// src/main/scala/bus/ultra/UltraBus.scala:65:22, :211:16, :217:17
        _GEN_31 = dReqReg_wreq | dReqReg_rreq;	// src/main/scala/bus/ultra/UltraBus.scala:53:24, :262:28, :265:28, src/main/scala/chisel3/util/Counter.scala:61:40, :98:11
        _GEN_32 = dstat == 4'h7;	// src/main/scala/bus/ultra/UltraBus.scala:65:22, :186:11, :211:16
        _GEN_33 = dstat == 4'h3;	// src/main/scala/bus/ultra/UltraBus.scala:65:22, :171:22, :173:15, :211:16
        _GEN_34 = dstat == 4'h4;	// src/main/scala/bus/ultra/UltraBus.scala:65:22, :70:13, :211:16
        _GEN_35 = dstat == 4'h2;	// src/main/scala/bus/ultra/UltraBus.scala:65:22, :211:16, :231:17
        _GEN_36 = ~extramBusy & _GEN_31;	// src/main/scala/bus/ultra/UltraBus.scala:75:31, :262:28, :265:28, :295:{12,24}, :296:27, :299:27, src/main/scala/chisel3/util/Counter.scala:61:40, :98:11
        _GEN_37 = dstat == 4'h8;	// src/main/scala/bus/ultra/UltraBus.scala:65:22, :74:11, :211:16
        _GEN_38 = dstat == 4'h5;	// src/main/scala/bus/ultra/UltraBus.scala:65:22, :191:23, :193:15, :211:16
        _GEN_39 = dstat == 4'h6;	// src/main/scala/bus/ultra/UltraBus.scala:65:22, :75:13, :211:16
        wrap_9 = dWordCnt_value == 3'h4;	// src/main/scala/bus/ultra/UltraBus.scala:70:13, :317:27, src/main/scala/chisel3/util/Counter.scala:61:40
        _GEN_40 = _GEN_39 & wrap_9;	// src/main/scala/bus/ultra/UltraBus.scala:65:22, :156:11, :211:16, :317:{27,40}
        _GEN_41 = _GEN_37 | _GEN_38;	// src/main/scala/bus/ultra/UltraBus.scala:65:22, :163:11, :211:16, :271:28, :305:28, :311:28
        _GEN_42 = _GEN_41 ? wrap_2 : _GEN_40;	// src/main/scala/bus/ultra/UltraBus.scala:65:22, :156:11, :163:11, :211:16, :271:28, :305:28, :311:28, :317:40, src/main/scala/chisel3/util/Counter.scala:61:40
        if (_GEN_30) begin	// src/main/scala/bus/ultra/UltraBus.scala:211:16
          automatic logic _GEN_43;	// src/main/scala/bus/ultra/UltraBus.scala:261:25, :262:28, :265:28, src/main/scala/chisel3/util/Counter.scala:61:40, :98:11
          _GEN_43 = ~baseramBusy & _GEN_31;	// src/main/scala/bus/ultra/UltraBus.scala:70:31, :261:{12,25}, :262:28, :265:28, src/main/scala/chisel3/util/Counter.scala:61:40, :98:11
          if (baseramBusy) begin	// src/main/scala/bus/ultra/UltraBus.scala:70:31
            if (_GEN_4) begin	// src/main/scala/bus/ultra/UltraBus.scala:110:17
              if (_GEN_7) begin	// src/main/scala/bus/ultra/UltraBus.scala:36:30, :91:22, :113:21, :115:45
              end
              else begin	// src/main/scala/bus/ultra/UltraBus.scala:36:30, :113:21, :115:45
                baseramReqReg_wData <= 32'h0;	// src/main/scala/bus/sram/SramUtils.scala:13:16, src/main/scala/bus/ultra/UltraBus.scala:36:30
                baseramReqReg_addr <= baseramReqReg_sig_addr;	// src/main/scala/bus/ultra/UltraBus.scala:36:30, :118:57
                baseramReqReg_byteSelN <= 4'h0;	// src/main/scala/bus/ultra/UltraBus.scala:36:30, src/main/scala/bus/ultra/UltraBusUtils.scala:60:19
              end
              baseramReqReg_oe <= _GEN_8;	// src/main/scala/bus/ultra/UltraBus.scala:36:30, :113:21, :115:45
              baseramReqReg_we <= _GEN_9;	// src/main/scala/bus/ultra/UltraBus.scala:36:30, :113:21, :115:45
            end
            else if (_GEN_10) begin	// src/main/scala/bus/ultra/UltraBus.scala:110:17
              if (wrap_1) begin	// src/main/scala/bus/ultra/UltraBus.scala:123:27
                baseramReqReg_wData <= 32'h0;	// src/main/scala/bus/sram/SramUtils.scala:13:16, src/main/scala/bus/ultra/UltraBus.scala:36:30
                baseramReqReg_addr <= 20'h0;	// src/main/scala/bus/sram/SramUtils.scala:12:15, src/main/scala/bus/ultra/UltraBus.scala:36:30
                baseramReqReg_byteSelN <= 4'hF;	// src/main/scala/bus/sram/SramUtils.scala:11:19, src/main/scala/bus/ultra/UltraBus.scala:36:30
              end
              else if (wrap)	// src/main/scala/chisel3/util/Counter.scala:61:40
                baseramReqReg_addr <= _baseramReqReg_addr_T;	// src/main/scala/bus/ultra/UltraBus.scala:36:30, :129:52
              baseramReqReg_oe <= _GEN_12;	// src/main/scala/bus/ultra/UltraBus.scala:36:30, :123:41, :125:23
              baseramReqReg_we <= _GEN_13;	// src/main/scala/bus/ultra/UltraBus.scala:36:30, :123:41, :125:23
            end
            else begin	// src/main/scala/bus/ultra/UltraBus.scala:110:17
              if (_GEN_15) begin	// src/main/scala/bus/ultra/UltraBus.scala:36:30, :91:22, :110:17, :135:43
              end
              else begin	// src/main/scala/bus/ultra/UltraBus.scala:36:30, :110:17, :135:43
                baseramReqReg_wData <= 32'h0;	// src/main/scala/bus/sram/SramUtils.scala:13:16, src/main/scala/bus/ultra/UltraBus.scala:36:30
                baseramReqReg_addr <= baseramReqReg_sig_1_addr;	// src/main/scala/bus/ultra/UltraBus.scala:36:30, :138:48
                baseramReqReg_byteSelN <= 4'h0;	// src/main/scala/bus/ultra/UltraBus.scala:36:30, src/main/scala/bus/ultra/UltraBusUtils.scala:60:19
              end
              baseramReqReg_oe <= _GEN_17;	// src/main/scala/bus/ultra/UltraBus.scala:36:30, :110:17, :135:43
              baseramReqReg_we <= _GEN_19;	// src/main/scala/bus/ultra/UltraBus.scala:36:30, :110:17, :135:43
            end
          end
          else begin	// src/main/scala/bus/ultra/UltraBus.scala:70:31
            if (dReqReg_wreq) begin	// src/main/scala/bus/ultra/UltraBus.scala:53:24
              baseramReqReg_wData <= dReqReg_wdata;	// src/main/scala/bus/ultra/UltraBus.scala:36:30, :53:24
              baseramReqReg_addr <= dReqReg_addr[21:2];	// src/main/scala/bus/ultra/UltraBus.scala:36:30, :53:24, :188:40
              baseramReqReg_byteSelN <= dReqReg_byteSelN;	// src/main/scala/bus/ultra/UltraBus.scala:36:30, :53:24
            end
            else if (dReqReg_rreq) begin	// src/main/scala/bus/ultra/UltraBus.scala:53:24
              baseramReqReg_wData <= 32'h0;	// src/main/scala/bus/sram/SramUtils.scala:13:16, src/main/scala/bus/ultra/UltraBus.scala:36:30
              baseramReqReg_addr <= dReqReg_addr[21:2];	// src/main/scala/bus/ultra/UltraBus.scala:36:30, :53:24, :174:47
              baseramReqReg_byteSelN <= 4'h0;	// src/main/scala/bus/ultra/UltraBus.scala:36:30, src/main/scala/bus/ultra/UltraBusUtils.scala:60:19
            end
            else if (_GEN_4) begin	// src/main/scala/bus/ultra/UltraBus.scala:110:17
              if (_GEN_7) begin	// src/main/scala/bus/ultra/UltraBus.scala:36:30, :91:22, :113:21, :115:45
              end
              else begin	// src/main/scala/bus/ultra/UltraBus.scala:36:30, :113:21, :115:45
                baseramReqReg_wData <= 32'h0;	// src/main/scala/bus/sram/SramUtils.scala:13:16, src/main/scala/bus/ultra/UltraBus.scala:36:30
                baseramReqReg_addr <= baseramReqReg_sig_addr;	// src/main/scala/bus/ultra/UltraBus.scala:36:30, :118:57
                baseramReqReg_byteSelN <= 4'h0;	// src/main/scala/bus/ultra/UltraBus.scala:36:30, src/main/scala/bus/ultra/UltraBusUtils.scala:60:19
              end
            end
            else if (_GEN_10) begin	// src/main/scala/bus/ultra/UltraBus.scala:110:17
              if (wrap_1) begin	// src/main/scala/bus/ultra/UltraBus.scala:123:27
                baseramReqReg_wData <= 32'h0;	// src/main/scala/bus/sram/SramUtils.scala:13:16, src/main/scala/bus/ultra/UltraBus.scala:36:30
                baseramReqReg_addr <= 20'h0;	// src/main/scala/bus/sram/SramUtils.scala:12:15, src/main/scala/bus/ultra/UltraBus.scala:36:30
                baseramReqReg_byteSelN <= 4'hF;	// src/main/scala/bus/sram/SramUtils.scala:11:19, src/main/scala/bus/ultra/UltraBus.scala:36:30
              end
              else if (wrap)	// src/main/scala/chisel3/util/Counter.scala:61:40
                baseramReqReg_addr <= _baseramReqReg_addr_T;	// src/main/scala/bus/ultra/UltraBus.scala:36:30, :129:52
            end
            else if (_GEN_15) begin	// src/main/scala/bus/ultra/UltraBus.scala:36:30, :91:22, :110:17, :135:43
            end
            else begin	// src/main/scala/bus/ultra/UltraBus.scala:36:30, :110:17, :135:43
              baseramReqReg_wData <= 32'h0;	// src/main/scala/bus/sram/SramUtils.scala:13:16, src/main/scala/bus/ultra/UltraBus.scala:36:30
              baseramReqReg_addr <= baseramReqReg_sig_1_addr;	// src/main/scala/bus/ultra/UltraBus.scala:36:30, :138:48
              baseramReqReg_byteSelN <= 4'h0;	// src/main/scala/bus/ultra/UltraBus.scala:36:30, src/main/scala/bus/ultra/UltraBusUtils.scala:60:19
            end
            baseramReqReg_oe <= dReqReg_wreq | ~dReqReg_rreq & _GEN_18;	// src/main/scala/bus/ultra/UltraBus.scala:36:30, :53:24, :110:17, :113:21, :171:22, :174:23, :178:23, :188:19, :262:28, :265:28
            baseramReqReg_we <= ~dReqReg_wreq & (dReqReg_rreq | _GEN_20);	// src/main/scala/bus/ultra/UltraBus.scala:36:30, :53:24, :110:17, :113:21, :171:22, :174:23, :178:23, :188:19, :262:28, :265:28
            if (dReqReg_wreq)	// src/main/scala/bus/ultra/UltraBus.scala:53:24
              dstat <= 4'h7;	// src/main/scala/bus/ultra/UltraBus.scala:65:22, :186:11
            else if (dReqReg_rreq)	// src/main/scala/bus/ultra/UltraBus.scala:53:24
              dstat <= 4'h3;	// src/main/scala/bus/ultra/UltraBus.scala:65:22, :171:22, :173:15
          end
          baseramReqReg_ce <= ~_GEN_43 & _GEN_16;	// src/main/scala/bus/ultra/UltraBus.scala:36:30, :110:17, :113:21, :171:22, :174:23, :178:23, :188:19, :261:25, :262:28, :265:28, src/main/scala/chisel3/util/Counter.scala:61:40, :98:11
          if (~baseramBusy & dReqReg_rreq) begin	// src/main/scala/bus/ultra/UltraBus.scala:53:24, :70:31, :261:{12,25}, :262:28, src/main/scala/chisel3/util/Counter.scala:61:40, :98:11
            dWordCnt_value <= 3'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
            dData <= 128'h0;	// src/main/scala/bus/ultra/UltraBus.scala:91:22, :147:22
          end
          wrap_2 <= ~_GEN_43 & wrap_2;	// src/main/scala/bus/ultra/UltraBus.scala:261:25, :262:28, :265:28, src/main/scala/chisel3/util/Counter.scala:61:40, :98:11
        end
        else begin	// src/main/scala/bus/ultra/UltraBus.scala:211:16
          automatic logic _GEN_44;	// src/main/scala/bus/ultra/UltraBus.scala:57:26, :164:20, :271:28
          automatic logic _GEN_45;	// src/main/scala/bus/ultra/UltraBus.scala:57:26, :165:20, :271:28
          automatic logic _GEN_46;	// src/main/scala/bus/ultra/UltraBus.scala:57:26, :166:22, :271:28
          automatic logic wrap_5;	// src/main/scala/bus/ultra/UltraBus.scala:283:27
          automatic logic _GEN_47;	// src/main/scala/bus/ultra/UltraBus.scala:110:17, :211:16, :283:40, :285:23
          automatic logic _GEN_48;	// src/main/scala/bus/ultra/UltraBus.scala:110:17, :211:16, :271:28, :273:23, :277:28
          automatic logic _GEN_49;	// src/main/scala/bus/ultra/UltraBus.scala:110:17, :211:16, :271:28, :273:23, :277:28
          _GEN_44 = wrap_2 | dRspnsReg_rrdy;	// src/main/scala/bus/ultra/UltraBus.scala:57:26, :164:20, :271:28, src/main/scala/chisel3/util/Counter.scala:61:40
          _GEN_45 = wrap_2 | dRspnsReg_wrdy;	// src/main/scala/bus/ultra/UltraBus.scala:57:26, :165:20, :271:28, src/main/scala/chisel3/util/Counter.scala:61:40
          _GEN_46 = ~wrap_2 & dRspnsReg_rvalid;	// src/main/scala/bus/ultra/UltraBus.scala:57:26, :166:22, :271:28, src/main/scala/chisel3/util/Counter.scala:61:40
          wrap_5 = dWordCnt_value == 3'h4;	// src/main/scala/bus/ultra/UltraBus.scala:70:13, :283:27, src/main/scala/chisel3/util/Counter.scala:61:40
          _GEN_47 = _GEN_34 & wrap_5;	// src/main/scala/bus/ultra/UltraBus.scala:110:17, :211:16, :283:{27,40}, :285:23
          _GEN_48 = _GEN_32 | _GEN_33;	// src/main/scala/bus/ultra/UltraBus.scala:110:17, :211:16, :271:28, :273:23, :277:28
          _GEN_49 = _GEN_48 ? wrap_2 : _GEN_47;	// src/main/scala/bus/ultra/UltraBus.scala:110:17, :211:16, :271:28, :273:23, :277:28, :283:40, :285:23, src/main/scala/chisel3/util/Counter.scala:61:40
          if (_GEN_49)	// src/main/scala/bus/ultra/UltraBus.scala:110:17, :211:16, :271:28, :273:23, :277:28
            baseramReqReg_wData <= 32'h0;	// src/main/scala/bus/sram/SramUtils.scala:13:16, src/main/scala/bus/ultra/UltraBus.scala:36:30
          else if (_GEN_4) begin	// src/main/scala/bus/ultra/UltraBus.scala:110:17
            if (_GEN_7) begin	// src/main/scala/bus/ultra/UltraBus.scala:36:30, :91:22, :113:21, :115:45
            end
            else	// src/main/scala/bus/ultra/UltraBus.scala:36:30, :113:21, :115:45
              baseramReqReg_wData <= 32'h0;	// src/main/scala/bus/sram/SramUtils.scala:13:16, src/main/scala/bus/ultra/UltraBus.scala:36:30
          end
          else if (_GEN_10) begin	// src/main/scala/bus/ultra/UltraBus.scala:110:17
            if (wrap_1)	// src/main/scala/bus/ultra/UltraBus.scala:123:27
              baseramReqReg_wData <= 32'h0;	// src/main/scala/bus/sram/SramUtils.scala:13:16, src/main/scala/bus/ultra/UltraBus.scala:36:30
          end
          else if (_GEN_15) begin	// src/main/scala/bus/ultra/UltraBus.scala:36:30, :91:22, :110:17, :135:43
          end
          else	// src/main/scala/bus/ultra/UltraBus.scala:36:30, :110:17, :135:43
            baseramReqReg_wData <= 32'h0;	// src/main/scala/bus/sram/SramUtils.scala:13:16, src/main/scala/bus/ultra/UltraBus.scala:36:30
          if (_GEN_48) begin	// src/main/scala/bus/ultra/UltraBus.scala:110:17, :211:16, :271:28, :273:23, :277:28
            if (wrap_2)	// src/main/scala/chisel3/util/Counter.scala:61:40
              baseramReqReg_addr <= 20'h0;	// src/main/scala/bus/sram/SramUtils.scala:12:15, src/main/scala/bus/ultra/UltraBus.scala:36:30
            else if (_GEN_4) begin	// src/main/scala/bus/ultra/UltraBus.scala:110:17
              if (_GEN_7) begin	// src/main/scala/bus/ultra/UltraBus.scala:36:30, :91:22, :113:21, :115:45
              end
              else	// src/main/scala/bus/ultra/UltraBus.scala:36:30, :113:21, :115:45
                baseramReqReg_addr <= baseramReqReg_sig_addr;	// src/main/scala/bus/ultra/UltraBus.scala:36:30, :118:57
            end
            else if (_GEN_10) begin	// src/main/scala/bus/ultra/UltraBus.scala:110:17
              if (wrap_1)	// src/main/scala/bus/ultra/UltraBus.scala:123:27
                baseramReqReg_addr <= 20'h0;	// src/main/scala/bus/sram/SramUtils.scala:12:15, src/main/scala/bus/ultra/UltraBus.scala:36:30
              else if (wrap)	// src/main/scala/chisel3/util/Counter.scala:61:40
                baseramReqReg_addr <= _baseramReqReg_addr_T;	// src/main/scala/bus/ultra/UltraBus.scala:36:30, :129:52
            end
            else if (_GEN_15) begin	// src/main/scala/bus/ultra/UltraBus.scala:36:30, :91:22, :110:17, :135:43
            end
            else	// src/main/scala/bus/ultra/UltraBus.scala:36:30, :110:17, :135:43
              baseramReqReg_addr <= baseramReqReg_sig_1_addr;	// src/main/scala/bus/ultra/UltraBus.scala:36:30, :138:48
          end
          else if (_GEN_34) begin	// src/main/scala/bus/ultra/UltraBus.scala:211:16
            if (wrap_5)	// src/main/scala/bus/ultra/UltraBus.scala:283:27
              baseramReqReg_addr <= 20'h0;	// src/main/scala/bus/sram/SramUtils.scala:12:15, src/main/scala/bus/ultra/UltraBus.scala:36:30
            else if (wrap_2)	// src/main/scala/chisel3/util/Counter.scala:61:40
              baseramReqReg_addr <= baseramReqReg_addr + 20'h1;	// src/main/scala/bus/ultra/UltraBus.scala:36:30, :129:52, :289:52
            else if (_GEN_4) begin	// src/main/scala/bus/ultra/UltraBus.scala:110:17
              if (_GEN_7) begin	// src/main/scala/bus/ultra/UltraBus.scala:36:30, :91:22, :113:21, :115:45
              end
              else	// src/main/scala/bus/ultra/UltraBus.scala:36:30, :113:21, :115:45
                baseramReqReg_addr <= baseramReqReg_sig_addr;	// src/main/scala/bus/ultra/UltraBus.scala:36:30, :118:57
            end
            else if (_GEN_10) begin	// src/main/scala/bus/ultra/UltraBus.scala:110:17
              if (wrap_1)	// src/main/scala/bus/ultra/UltraBus.scala:123:27
                baseramReqReg_addr <= 20'h0;	// src/main/scala/bus/sram/SramUtils.scala:12:15, src/main/scala/bus/ultra/UltraBus.scala:36:30
              else if (wrap)	// src/main/scala/chisel3/util/Counter.scala:61:40
                baseramReqReg_addr <= _baseramReqReg_addr_T;	// src/main/scala/bus/ultra/UltraBus.scala:36:30, :129:52
            end
            else if (_GEN_15) begin	// src/main/scala/bus/ultra/UltraBus.scala:36:30, :91:22, :110:17, :135:43
            end
            else	// src/main/scala/bus/ultra/UltraBus.scala:36:30, :110:17, :135:43
              baseramReqReg_addr <= baseramReqReg_sig_1_addr;	// src/main/scala/bus/ultra/UltraBus.scala:36:30, :138:48
          end
          else if (_GEN_4) begin	// src/main/scala/bus/ultra/UltraBus.scala:110:17
            if (_GEN_7) begin	// src/main/scala/bus/ultra/UltraBus.scala:36:30, :91:22, :113:21, :115:45
            end
            else	// src/main/scala/bus/ultra/UltraBus.scala:36:30, :113:21, :115:45
              baseramReqReg_addr <= baseramReqReg_sig_addr;	// src/main/scala/bus/ultra/UltraBus.scala:36:30, :118:57
          end
          else if (_GEN_10) begin	// src/main/scala/bus/ultra/UltraBus.scala:110:17
            if (wrap_1)	// src/main/scala/bus/ultra/UltraBus.scala:123:27
              baseramReqReg_addr <= 20'h0;	// src/main/scala/bus/sram/SramUtils.scala:12:15, src/main/scala/bus/ultra/UltraBus.scala:36:30
            else if (wrap)	// src/main/scala/chisel3/util/Counter.scala:61:40
              baseramReqReg_addr <= _baseramReqReg_addr_T;	// src/main/scala/bus/ultra/UltraBus.scala:36:30, :129:52
          end
          else if (_GEN_15) begin	// src/main/scala/bus/ultra/UltraBus.scala:36:30, :91:22, :110:17, :135:43
          end
          else	// src/main/scala/bus/ultra/UltraBus.scala:36:30, :110:17, :135:43
            baseramReqReg_addr <= baseramReqReg_sig_1_addr;	// src/main/scala/bus/ultra/UltraBus.scala:36:30, :138:48
          if (_GEN_49)	// src/main/scala/bus/ultra/UltraBus.scala:110:17, :211:16, :271:28, :273:23, :277:28
            baseramReqReg_byteSelN <= 4'hF;	// src/main/scala/bus/sram/SramUtils.scala:11:19, src/main/scala/bus/ultra/UltraBus.scala:36:30
          else if (_GEN_4) begin	// src/main/scala/bus/ultra/UltraBus.scala:110:17
            if (_GEN_7) begin	// src/main/scala/bus/ultra/UltraBus.scala:36:30, :91:22, :113:21, :115:45
            end
            else	// src/main/scala/bus/ultra/UltraBus.scala:36:30, :113:21, :115:45
              baseramReqReg_byteSelN <= 4'h0;	// src/main/scala/bus/ultra/UltraBus.scala:36:30, src/main/scala/bus/ultra/UltraBusUtils.scala:60:19
          end
          else if (_GEN_10) begin	// src/main/scala/bus/ultra/UltraBus.scala:110:17
            if (wrap_1)	// src/main/scala/bus/ultra/UltraBus.scala:123:27
              baseramReqReg_byteSelN <= 4'hF;	// src/main/scala/bus/sram/SramUtils.scala:11:19, src/main/scala/bus/ultra/UltraBus.scala:36:30
          end
          else if (_GEN_15) begin	// src/main/scala/bus/ultra/UltraBus.scala:36:30, :91:22, :110:17, :135:43
          end
          else	// src/main/scala/bus/ultra/UltraBus.scala:36:30, :110:17, :135:43
            baseramReqReg_byteSelN <= 4'h0;	// src/main/scala/bus/ultra/UltraBus.scala:36:30, src/main/scala/bus/ultra/UltraBusUtils.scala:60:19
          if (_GEN_48) begin	// src/main/scala/bus/ultra/UltraBus.scala:110:17, :211:16, :271:28, :273:23, :277:28
            baseramReqReg_ce <= wrap_2 | _GEN_16;	// src/main/scala/bus/ultra/UltraBus.scala:36:30, :110:17, :113:21, :271:28, :273:23, src/main/scala/chisel3/util/Counter.scala:61:40
            baseramReqReg_oe <= wrap_2 | _GEN_18;	// src/main/scala/bus/ultra/UltraBus.scala:36:30, :110:17, :113:21, :271:28, :273:23, src/main/scala/chisel3/util/Counter.scala:61:40
            baseramReqReg_we <= wrap_2 | _GEN_20;	// src/main/scala/bus/ultra/UltraBus.scala:36:30, :110:17, :113:21, :271:28, :273:23, src/main/scala/chisel3/util/Counter.scala:61:40
          end
          else begin	// src/main/scala/bus/ultra/UltraBus.scala:211:16, :271:28
            baseramReqReg_ce <= _GEN_47 | _GEN_16;	// src/main/scala/bus/ultra/UltraBus.scala:36:30, :110:17, :113:21, :211:16, :283:40, :285:23
            baseramReqReg_oe <= _GEN_47 | _GEN_18;	// src/main/scala/bus/ultra/UltraBus.scala:36:30, :110:17, :113:21, :211:16, :283:40, :285:23
            baseramReqReg_we <= _GEN_47 | _GEN_20;	// src/main/scala/bus/ultra/UltraBus.scala:36:30, :110:17, :113:21, :211:16, :283:40, :285:23
          end
          if (_GEN_32) begin	// src/main/scala/bus/ultra/UltraBus.scala:211:16
            if (wrap_2)	// src/main/scala/chisel3/util/Counter.scala:61:40
              dRspnsReg_rdata <= 128'h0;	// src/main/scala/bus/ultra/UltraBus.scala:57:26, :91:22
            dRspnsReg_rvalid <= _GEN_46;	// src/main/scala/bus/ultra/UltraBus.scala:57:26, :166:22, :271:28
            dRspnsReg_wdone <= wrap_2 | dRspnsReg_wdone;	// src/main/scala/bus/ultra/UltraBus.scala:57:26, :167:21, :271:28, src/main/scala/chisel3/util/Counter.scala:61:40
            wrap_2 <= wrap_2 - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
          end
          else begin	// src/main/scala/bus/ultra/UltraBus.scala:211:16
            automatic logic _GEN_50;	// src/main/scala/bus/ultra/UltraBus.scala:57:26, :159:22, :277:28
            _GEN_50 = wrap_2 | dRspnsReg_rvalid;	// src/main/scala/bus/ultra/UltraBus.scala:57:26, :159:22, :277:28, src/main/scala/chisel3/util/Counter.scala:61:40
            if (_GEN_33) begin	// src/main/scala/bus/ultra/UltraBus.scala:211:16
              if (wrap_2)	// src/main/scala/chisel3/util/Counter.scala:61:40
                dRspnsReg_rdata <= {96'h0, io_baseRam_in_rData};	// src/main/scala/bus/ultra/UltraBus.scala:57:26, :160:21
              dRspnsReg_rvalid <= _GEN_50;	// src/main/scala/bus/ultra/UltraBus.scala:57:26, :159:22, :277:28
              wrap_2 <= wrap_2 - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
            end
            else if (_GEN_34) begin	// src/main/scala/bus/ultra/UltraBus.scala:211:16
              if (wrap_5)	// src/main/scala/bus/ultra/UltraBus.scala:283:27
                dRspnsReg_rdata <= dData;	// src/main/scala/bus/ultra/UltraBus.scala:57:26, :147:22
              else	// src/main/scala/bus/ultra/UltraBus.scala:283:27
                wrap_2 <= wrap_2 - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
              dRspnsReg_rvalid <= wrap_5 | dRspnsReg_rvalid;	// src/main/scala/bus/ultra/UltraBus.scala:57:26, :159:22, :283:{27,40}
            end
            else if (_GEN_35)	// src/main/scala/bus/ultra/UltraBus.scala:211:16
              wrap_2 <= ~_GEN_36 & wrap_2;	// src/main/scala/bus/ultra/UltraBus.scala:295:24, :296:27, :299:27, src/main/scala/chisel3/util/Counter.scala:61:40, :98:11
            else if (_GEN_37) begin	// src/main/scala/bus/ultra/UltraBus.scala:211:16
              if (wrap_2)	// src/main/scala/chisel3/util/Counter.scala:61:40
                dRspnsReg_rdata <= 128'h0;	// src/main/scala/bus/ultra/UltraBus.scala:57:26, :91:22
              dRspnsReg_rvalid <= _GEN_46;	// src/main/scala/bus/ultra/UltraBus.scala:57:26, :166:22, :271:28
              wrap_2 <= wrap_2 - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
            end
            else if (_GEN_38) begin	// src/main/scala/bus/ultra/UltraBus.scala:211:16
              if (wrap_2)	// src/main/scala/chisel3/util/Counter.scala:61:40
                dRspnsReg_rdata <= {96'h0, io_extRam_in_rData};	// src/main/scala/bus/ultra/UltraBus.scala:57:26, :160:21
              dRspnsReg_rvalid <= _GEN_50;	// src/main/scala/bus/ultra/UltraBus.scala:57:26, :159:22, :277:28
              wrap_2 <= wrap_2 - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
            end
            else begin	// src/main/scala/bus/ultra/UltraBus.scala:211:16
              if (_GEN_40)	// src/main/scala/bus/ultra/UltraBus.scala:65:22, :156:11, :211:16, :317:40
                dRspnsReg_rdata <= dData;	// src/main/scala/bus/ultra/UltraBus.scala:57:26, :147:22
              dRspnsReg_rvalid <= _GEN_40 | dRspnsReg_rvalid;	// src/main/scala/bus/ultra/UltraBus.scala:57:26, :65:22, :156:11, :159:22, :211:16, :317:40
              if (~_GEN_39 | wrap_9) begin	// src/main/scala/bus/ultra/UltraBus.scala:211:16, :317:{27,40}, src/main/scala/chisel3/util/Counter.scala:61:40
              end
              else	// src/main/scala/bus/ultra/UltraBus.scala:211:16, :317:40, src/main/scala/chisel3/util/Counter.scala:61:40
                wrap_2 <= wrap_2 - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
            end
            dRspnsReg_wdone <=
              ~(_GEN_33 | _GEN_34 | _GEN_35) & _GEN_37 & wrap_2 | dRspnsReg_wdone;	// src/main/scala/bus/ultra/UltraBus.scala:57:26, :211:16, src/main/scala/chisel3/util/Counter.scala:61:40
          end
          if (_GEN_48) begin	// src/main/scala/bus/ultra/UltraBus.scala:110:17, :211:16, :271:28, :273:23, :277:28
            dRspnsReg_rrdy <= _GEN_44;	// src/main/scala/bus/ultra/UltraBus.scala:57:26, :164:20, :271:28
            dRspnsReg_wrdy <= _GEN_45;	// src/main/scala/bus/ultra/UltraBus.scala:57:26, :165:20, :271:28
            if (wrap_2)	// src/main/scala/chisel3/util/Counter.scala:61:40
              dstat <= 4'h0;	// src/main/scala/bus/ultra/UltraBus.scala:65:22, src/main/scala/bus/ultra/UltraBusUtils.scala:60:19
          end
          else if (_GEN_34) begin	// src/main/scala/bus/ultra/UltraBus.scala:211:16
            dRspnsReg_rrdy <= wrap_5 | dRspnsReg_rrdy;	// src/main/scala/bus/ultra/UltraBus.scala:57:26, :157:20, :283:{27,40}
            dRspnsReg_wrdy <= wrap_5 | dRspnsReg_wrdy;	// src/main/scala/bus/ultra/UltraBus.scala:57:26, :158:20, :283:{27,40}
            if (wrap_5)	// src/main/scala/bus/ultra/UltraBus.scala:283:27
              dstat <= 4'h0;	// src/main/scala/bus/ultra/UltraBus.scala:65:22, src/main/scala/bus/ultra/UltraBusUtils.scala:60:19
          end
          else begin	// src/main/scala/bus/ultra/UltraBus.scala:211:16
            if (~_GEN_35) begin	// src/main/scala/bus/ultra/UltraBus.scala:211:16
              if (_GEN_41)	// src/main/scala/bus/ultra/UltraBus.scala:65:22, :163:11, :211:16, :271:28, :305:28, :311:28
                dRspnsReg_rrdy <= _GEN_44;	// src/main/scala/bus/ultra/UltraBus.scala:57:26, :164:20, :271:28
              else	// src/main/scala/bus/ultra/UltraBus.scala:211:16, :305:28
                dRspnsReg_rrdy <= _GEN_40 | dRspnsReg_rrdy;	// src/main/scala/bus/ultra/UltraBus.scala:57:26, :65:22, :156:11, :157:20, :211:16, :317:40
            end
            if (~_GEN_35) begin	// src/main/scala/bus/ultra/UltraBus.scala:211:16
              if (_GEN_41)	// src/main/scala/bus/ultra/UltraBus.scala:65:22, :163:11, :211:16, :271:28, :305:28, :311:28
                dRspnsReg_wrdy <= _GEN_45;	// src/main/scala/bus/ultra/UltraBus.scala:57:26, :165:20, :271:28
              else	// src/main/scala/bus/ultra/UltraBus.scala:211:16, :305:28
                dRspnsReg_wrdy <= _GEN_40 | dRspnsReg_wrdy;	// src/main/scala/bus/ultra/UltraBus.scala:57:26, :65:22, :156:11, :158:20, :211:16, :317:40
            end
            if (_GEN_35) begin	// src/main/scala/bus/ultra/UltraBus.scala:211:16
              if (~extramBusy) begin	// src/main/scala/bus/ultra/UltraBus.scala:75:31
                if (dReqReg_wreq)	// src/main/scala/bus/ultra/UltraBus.scala:53:24
                  dstat <= 4'h8;	// src/main/scala/bus/ultra/UltraBus.scala:65:22, :74:11
                else if (dReqReg_rreq)	// src/main/scala/bus/ultra/UltraBus.scala:53:24
                  dstat <= 4'h5;	// src/main/scala/bus/ultra/UltraBus.scala:65:22, :191:23, :193:15
              end
            end
            else if (_GEN_42)	// src/main/scala/bus/ultra/UltraBus.scala:65:22, :163:11, :211:16, :271:28, :305:28, :311:28
              dstat <= 4'h0;	// src/main/scala/bus/ultra/UltraBus.scala:65:22, src/main/scala/bus/ultra/UltraBusUtils.scala:60:19
          end
          if (~(_GEN_32 | _GEN_33)) begin	// src/main/scala/bus/ultra/UltraBus.scala:147:22, :211:16
            if (_GEN_34) begin	// src/main/scala/bus/ultra/UltraBus.scala:211:16
              if (wrap_5 | ~wrap_2) begin	// src/main/scala/bus/ultra/UltraBus.scala:57:26, :147:22, :166:22, :271:28, :283:{27,40}, :287:30, src/main/scala/chisel3/util/Counter.scala:61:40
              end
              else begin	// src/main/scala/bus/ultra/UltraBus.scala:147:22, :283:40, :287:30
                dWordCnt_value <= dWordCnt_value + 3'h1;	// src/main/scala/bus/ultra/UltraBus.scala:217:17, src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
                dData <= {io_baseRam_in_rData, dData[127:32]};	// src/main/scala/bus/ultra/UltraBus.scala:147:22, :288:{40,48}
              end
            end
            else if (_GEN_35) begin	// src/main/scala/bus/ultra/UltraBus.scala:211:16
              if (~extramBusy & dReqReg_rreq) begin	// src/main/scala/bus/ultra/UltraBus.scala:53:24, :75:31, :295:{12,24}, :296:27, src/main/scala/chisel3/util/Counter.scala:61:40, :98:11
                dWordCnt_value <= 3'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
                dData <= 128'h0;	// src/main/scala/bus/ultra/UltraBus.scala:91:22, :147:22
              end
            end
            else if (_GEN_37 | _GEN_38 | ~_GEN_39 | wrap_9 | ~wrap_2) begin	// src/main/scala/bus/ultra/UltraBus.scala:57:26, :147:22, :166:22, :211:16, :271:28, :317:{27,40}, src/main/scala/chisel3/util/Counter.scala:61:40
            end
            else begin	// src/main/scala/bus/ultra/UltraBus.scala:147:22, :211:16
              dWordCnt_value <= dWordCnt_value + 3'h1;	// src/main/scala/bus/ultra/UltraBus.scala:217:17, src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
              dData <= {io_extRam_in_rData, dData[127:32]};	// src/main/scala/bus/ultra/UltraBus.scala:147:22, :322:{39,47}
            end
          end
        end
        if (~(_GEN_30 | _GEN_32 | _GEN_33 | _GEN_34)) begin	// src/main/scala/bus/ultra/UltraBus.scala:37:29, :211:16
          if (_GEN_35) begin	// src/main/scala/bus/ultra/UltraBus.scala:211:16
            if (~extramBusy) begin	// src/main/scala/bus/ultra/UltraBus.scala:75:31
              if (dReqReg_wreq) begin	// src/main/scala/bus/ultra/UltraBus.scala:53:24
                extramReqReg_wData <= dReqReg_wdata;	// src/main/scala/bus/ultra/UltraBus.scala:37:29, :53:24
                extramReqReg_addr <= dReqReg_addr[21:2];	// src/main/scala/bus/ultra/UltraBus.scala:37:29, :53:24, :208:39
                extramReqReg_byteSelN <= dReqReg_byteSelN;	// src/main/scala/bus/ultra/UltraBus.scala:37:29, :53:24
              end
              else if (dReqReg_rreq) begin	// src/main/scala/bus/ultra/UltraBus.scala:53:24
                extramReqReg_wData <= 32'h0;	// src/main/scala/bus/sram/SramUtils.scala:13:16, src/main/scala/bus/ultra/UltraBus.scala:37:29
                extramReqReg_addr <= dReqReg_addr[21:2];	// src/main/scala/bus/ultra/UltraBus.scala:37:29, :53:24, :194:46
                extramReqReg_byteSelN <= 4'h0;	// src/main/scala/bus/ultra/UltraBus.scala:37:29, src/main/scala/bus/ultra/UltraBusUtils.scala:60:19
              end
              extramReqReg_oe <= dReqReg_wreq | ~dReqReg_rreq & extramReqReg_oe;	// src/main/scala/bus/ultra/UltraBus.scala:37:29, :53:24, :110:17, :171:22, :174:23, :178:23, :191:23, :194:22, :198:22, :208:18, :262:28, :296:27, :299:27
              extramReqReg_we <= ~dReqReg_wreq & (dReqReg_rreq | extramReqReg_we);	// src/main/scala/bus/ultra/UltraBus.scala:37:29, :53:24, :188:19, :191:23, :194:22, :198:22, :208:18, :262:28, :265:28, :296:27, :299:27
            end
            extramReqReg_ce <= ~_GEN_36 & extramReqReg_ce;	// src/main/scala/bus/ultra/UltraBus.scala:37:29, :191:23, :194:22, :198:22, :208:18, :295:24, :296:27, :299:27, src/main/scala/chisel3/util/Counter.scala:61:40, :98:11
          end
          else begin	// src/main/scala/bus/ultra/UltraBus.scala:211:16
            if (_GEN_42)	// src/main/scala/bus/ultra/UltraBus.scala:37:29, :65:22, :163:11, :211:16, :271:28, :305:28, :307:22, :311:28
              extramReqReg_wData <= 32'h0;	// src/main/scala/bus/sram/SramUtils.scala:13:16, src/main/scala/bus/ultra/UltraBus.scala:37:29
            if (_GEN_41) begin	// src/main/scala/bus/ultra/UltraBus.scala:65:22, :163:11, :211:16, :271:28, :305:28, :311:28
              if (wrap_2)	// src/main/scala/chisel3/util/Counter.scala:61:40
                extramReqReg_addr <= 20'h0;	// src/main/scala/bus/sram/SramUtils.scala:12:15, src/main/scala/bus/ultra/UltraBus.scala:37:29
            end
            else if (_GEN_39) begin	// src/main/scala/bus/ultra/UltraBus.scala:211:16
              if (wrap_9)	// src/main/scala/bus/ultra/UltraBus.scala:317:27
                extramReqReg_addr <= 20'h0;	// src/main/scala/bus/sram/SramUtils.scala:12:15, src/main/scala/bus/ultra/UltraBus.scala:37:29
              else if (wrap_2)	// src/main/scala/chisel3/util/Counter.scala:61:40
                extramReqReg_addr <= extramReqReg_addr + 20'h1;	// src/main/scala/bus/ultra/UltraBus.scala:37:29, :129:52, :323:50
            end
            if (_GEN_42)	// src/main/scala/bus/ultra/UltraBus.scala:37:29, :65:22, :163:11, :211:16, :271:28, :305:28, :307:22, :311:28
              extramReqReg_byteSelN <= 4'hF;	// src/main/scala/bus/sram/SramUtils.scala:11:19, src/main/scala/bus/ultra/UltraBus.scala:37:29
            if (_GEN_41) begin	// src/main/scala/bus/ultra/UltraBus.scala:65:22, :163:11, :211:16, :271:28, :305:28, :311:28
              extramReqReg_ce <= wrap_2 | extramReqReg_ce;	// src/main/scala/bus/ultra/UltraBus.scala:37:29, :305:28, :307:22, src/main/scala/chisel3/util/Counter.scala:61:40
              extramReqReg_oe <= wrap_2 | extramReqReg_oe;	// src/main/scala/bus/ultra/UltraBus.scala:37:29, :305:28, :307:22, src/main/scala/chisel3/util/Counter.scala:61:40
              extramReqReg_we <= wrap_2 | extramReqReg_we;	// src/main/scala/bus/ultra/UltraBus.scala:37:29, :305:28, :307:22, src/main/scala/chisel3/util/Counter.scala:61:40
            end
            else begin	// src/main/scala/bus/ultra/UltraBus.scala:211:16, :305:28
              extramReqReg_ce <= _GEN_40 | extramReqReg_ce;	// src/main/scala/bus/ultra/UltraBus.scala:37:29, :65:22, :156:11, :211:16, :317:40, :319:22
              extramReqReg_oe <= _GEN_40 | extramReqReg_oe;	// src/main/scala/bus/ultra/UltraBus.scala:37:29, :65:22, :156:11, :211:16, :317:40, :319:22
              extramReqReg_we <= _GEN_40 | extramReqReg_we;	// src/main/scala/bus/ultra/UltraBus.scala:37:29, :65:22, :156:11, :211:16, :317:40, :319:22
            end
          end
        end
      end
      if (io_iChannel_in_rreq)	// src/main/scala/bus/ultra/UltraBus.scala:11:14
        iReqReg_pc <= io_iChannel_in_pc;	// src/main/scala/bus/ultra/UltraBus.scala:44:24
      if (_GEN_4) begin	// src/main/scala/bus/ultra/UltraBus.scala:110:17
        iRspnsReg_rdata <= 128'h0;	// src/main/scala/bus/ultra/UltraBus.scala:48:26, :91:22
        iRspnsReg_rrdy <= ~io_iChannel_in_rreq;	// src/main/scala/bus/sram/SramUtils.scala:8:13, src/main/scala/bus/ultra/UltraBus.scala:24:29, :48:26, :100:20, :112:17, :113:21
        if (_GEN_7) begin	// src/main/scala/bus/ultra/UltraBus.scala:91:22, :113:21, :115:45, src/main/scala/chisel3/util/Counter.scala:61:40
        end
        else	// src/main/scala/bus/ultra/UltraBus.scala:113:21, :115:45, src/main/scala/chisel3/util/Counter.scala:61:40
          iWordCnt_value <= 3'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
        wrap <= _GEN_7 & wrap;	// src/main/scala/bus/ultra/UltraBus.scala:91:22, :113:21, :115:45, src/main/scala/chisel3/util/Counter.scala:61:40
        if (_GEN_7) begin	// src/main/scala/bus/ultra/UltraBus.scala:91:22, :113:21, :115:45
        end
        else	// src/main/scala/bus/ultra/UltraBus.scala:91:22, :113:21, :115:45
          idata <= 128'h0;	// src/main/scala/bus/ultra/UltraBus.scala:91:22
      end
      else begin	// src/main/scala/bus/ultra/UltraBus.scala:110:17
        if (_GEN_11)	// src/main/scala/bus/ultra/UltraBus.scala:48:26, :104:20, :110:17, :123:41
          iRspnsReg_rdata <= idata;	// src/main/scala/bus/ultra/UltraBus.scala:48:26, :91:22
        iRspnsReg_rrdy <= _GEN_11 | iRspnsReg_rrdy;	// src/main/scala/bus/ultra/UltraBus.scala:48:26, :104:20, :110:17, :123:41
        if (_GEN_10) begin	// src/main/scala/bus/ultra/UltraBus.scala:110:17
          automatic logic _GEN_51;	// src/main/scala/bus/ultra/UltraBus.scala:91:22, :123:41, :127:32
          _GEN_51 = wrap_1 | ~wrap;	// src/main/scala/bus/ultra/UltraBus.scala:91:22, :123:{27,41}, :127:32, src/main/scala/chisel3/util/Counter.scala:61:40
          if (_GEN_51) begin	// src/main/scala/bus/ultra/UltraBus.scala:91:22, :123:41, :127:32, src/main/scala/chisel3/util/Counter.scala:61:40
          end
          else	// src/main/scala/bus/ultra/UltraBus.scala:123:41, :127:32, src/main/scala/chisel3/util/Counter.scala:61:40
            iWordCnt_value <= iWordCnt_value + 3'h1;	// src/main/scala/bus/ultra/UltraBus.scala:217:17, src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
          if (~wrap_1)	// src/main/scala/bus/ultra/UltraBus.scala:123:27
            wrap <= wrap - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
          if (_GEN_51) begin	// src/main/scala/bus/ultra/UltraBus.scala:91:22, :123:41, :127:32
          end
          else	// src/main/scala/bus/ultra/UltraBus.scala:91:22, :123:41, :127:32
            idata <= {io_baseRam_in_rData, idata[127:32]};	// src/main/scala/bus/ultra/UltraBus.scala:91:22, :128:{40,48}
        end
        else begin	// src/main/scala/bus/ultra/UltraBus.scala:110:17
          if (_GEN_15) begin	// src/main/scala/bus/ultra/UltraBus.scala:91:22, :110:17, :135:43, src/main/scala/chisel3/util/Counter.scala:61:40
          end
          else	// src/main/scala/bus/ultra/UltraBus.scala:110:17, :135:43, src/main/scala/chisel3/util/Counter.scala:61:40
            iWordCnt_value <= 3'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
          wrap <= _GEN_15 & wrap;	// src/main/scala/bus/ultra/UltraBus.scala:91:22, :110:17, :135:43, src/main/scala/chisel3/util/Counter.scala:61:40
          if (_GEN_15) begin	// src/main/scala/bus/ultra/UltraBus.scala:91:22, :110:17, :135:43
          end
          else	// src/main/scala/bus/ultra/UltraBus.scala:91:22, :110:17, :135:43
            idata <= 128'h0;	// src/main/scala/bus/ultra/UltraBus.scala:91:22
        end
      end
      iRspnsReg_rvalid <= ~_GEN_4 & (_GEN_11 | iRspnsReg_rvalid);	// src/main/scala/bus/ultra/UltraBus.scala:48:26, :104:20, :105:22, :110:17, :113:21, :123:41
      if (dHasReq) begin	// src/main/scala/bus/ultra/UltraBus.scala:51:25
        dReqReg_rreq <= io_dChannel_in_rreq;	// src/main/scala/bus/ultra/UltraBus.scala:53:24
        dReqReg_wreq <= io_dChannel_in_wreq;	// src/main/scala/bus/ultra/UltraBus.scala:53:24
        dReqReg_byteSelN <= io_dChannel_in_byteSelN;	// src/main/scala/bus/ultra/UltraBus.scala:53:24
        dReqReg_addr <= io_dChannel_in_addr;	// src/main/scala/bus/ultra/UltraBus.scala:53:24
        dReqReg_wdata <= io_dChannel_in_wdata;	// src/main/scala/bus/ultra/UltraBus.scala:53:24
      end
      _GEN_21 =
        {{istat},
         {wrap_1 ? 2'h0 : istat},
         {_GEN_6},
         {io_iChannel_in_rreq ? _GEN_6 : istat}};	// src/main/scala/bus/ultra/UltraBus.scala:62:22, :93:11, :107:11, :110:17, :113:21, :115:45, :116:17, :118:57, :123:{27,41}, :135:43
      istat <= _GEN_21[istat];	// src/main/scala/bus/ultra/UltraBus.scala:62:22, :110:17, :113:21, :123:41, :135:43
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/bus/ultra/UltraBus.scala:10:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/bus/ultra/UltraBus.scala:10:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/bus/ultra/UltraBus.scala:10:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/bus/ultra/UltraBus.scala:10:7
      automatic logic [31:0] _RANDOM[0:23];	// src/main/scala/bus/ultra/UltraBus.scala:10:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/bus/ultra/UltraBus.scala:10:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/bus/ultra/UltraBus.scala:10:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/bus/ultra/UltraBus.scala:10:7
        for (logic [4:0] i = 5'h0; i < 5'h18; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// src/main/scala/bus/ultra/UltraBus.scala:10:7
        end	// src/main/scala/bus/ultra/UltraBus.scala:10:7
        baseramReqReg_wData = _RANDOM[5'h0];	// src/main/scala/bus/ultra/UltraBus.scala:10:7, :36:30
        baseramReqReg_addr = _RANDOM[5'h1][19:0];	// src/main/scala/bus/ultra/UltraBus.scala:10:7, :36:30
        baseramReqReg_byteSelN = _RANDOM[5'h1][23:20];	// src/main/scala/bus/ultra/UltraBus.scala:10:7, :36:30
        baseramReqReg_ce = _RANDOM[5'h1][24];	// src/main/scala/bus/ultra/UltraBus.scala:10:7, :36:30
        baseramReqReg_oe = _RANDOM[5'h1][25];	// src/main/scala/bus/ultra/UltraBus.scala:10:7, :36:30
        baseramReqReg_we = _RANDOM[5'h1][26];	// src/main/scala/bus/ultra/UltraBus.scala:10:7, :36:30
        extramReqReg_wData = {_RANDOM[5'h1][31:27], _RANDOM[5'h2][26:0]};	// src/main/scala/bus/ultra/UltraBus.scala:10:7, :36:30, :37:29
        extramReqReg_addr = {_RANDOM[5'h2][31:27], _RANDOM[5'h3][14:0]};	// src/main/scala/bus/ultra/UltraBus.scala:10:7, :37:29
        extramReqReg_byteSelN = _RANDOM[5'h3][18:15];	// src/main/scala/bus/ultra/UltraBus.scala:10:7, :37:29
        extramReqReg_ce = _RANDOM[5'h3][19];	// src/main/scala/bus/ultra/UltraBus.scala:10:7, :37:29
        extramReqReg_oe = _RANDOM[5'h3][20];	// src/main/scala/bus/ultra/UltraBus.scala:10:7, :37:29
        extramReqReg_we = _RANDOM[5'h3][21];	// src/main/scala/bus/ultra/UltraBus.scala:10:7, :37:29
        iReqReg_pc = {_RANDOM[5'h3][31:22], _RANDOM[5'h4][21:0]};	// src/main/scala/bus/ultra/UltraBus.scala:10:7, :37:29, :44:24
        iRspnsReg_rdata =
          {_RANDOM[5'h4][31:23],
           _RANDOM[5'h5],
           _RANDOM[5'h6],
           _RANDOM[5'h7],
           _RANDOM[5'h8][22:0]};	// src/main/scala/bus/ultra/UltraBus.scala:10:7, :44:24, :48:26
        iRspnsReg_rrdy = _RANDOM[5'h8][23];	// src/main/scala/bus/ultra/UltraBus.scala:10:7, :48:26
        iRspnsReg_rvalid = _RANDOM[5'h8][24];	// src/main/scala/bus/ultra/UltraBus.scala:10:7, :48:26
        dReqReg_rreq = _RANDOM[5'h8][25];	// src/main/scala/bus/ultra/UltraBus.scala:10:7, :48:26, :53:24
        dReqReg_wreq = _RANDOM[5'h8][27];	// src/main/scala/bus/ultra/UltraBus.scala:10:7, :48:26, :53:24
        dReqReg_byteSelN = _RANDOM[5'h8][31:28];	// src/main/scala/bus/ultra/UltraBus.scala:10:7, :48:26, :53:24
        dReqReg_addr = _RANDOM[5'h9];	// src/main/scala/bus/ultra/UltraBus.scala:10:7, :53:24
        dReqReg_wdata = _RANDOM[5'hA];	// src/main/scala/bus/ultra/UltraBus.scala:10:7, :53:24
        dRspnsReg_rdata = {_RANDOM[5'hB], _RANDOM[5'hC], _RANDOM[5'hD], _RANDOM[5'hE]};	// src/main/scala/bus/ultra/UltraBus.scala:10:7, :57:26
        dRspnsReg_rrdy = _RANDOM[5'hF][0];	// src/main/scala/bus/ultra/UltraBus.scala:10:7, :57:26
        dRspnsReg_rvalid = _RANDOM[5'hF][1];	// src/main/scala/bus/ultra/UltraBus.scala:10:7, :57:26
        dRspnsReg_wrdy = _RANDOM[5'hF][2];	// src/main/scala/bus/ultra/UltraBus.scala:10:7, :57:26
        dRspnsReg_wdone = _RANDOM[5'hF][3];	// src/main/scala/bus/ultra/UltraBus.scala:10:7, :57:26
        istat = _RANDOM[5'hF][5:4];	// src/main/scala/bus/ultra/UltraBus.scala:10:7, :57:26, :62:22
        dstat = _RANDOM[5'hF][9:6];	// src/main/scala/bus/ultra/UltraBus.scala:10:7, :57:26, :65:22
        iWordCnt_value = _RANDOM[5'hF][12:10];	// src/main/scala/bus/ultra/UltraBus.scala:10:7, :57:26, src/main/scala/chisel3/util/Counter.scala:61:40
        wrap = _RANDOM[5'hF][13];	// src/main/scala/bus/ultra/UltraBus.scala:10:7, :57:26, src/main/scala/chisel3/util/Counter.scala:61:40
        idata =
          {_RANDOM[5'hF][31:14],
           _RANDOM[5'h10],
           _RANDOM[5'h11],
           _RANDOM[5'h12],
           _RANDOM[5'h13][13:0]};	// src/main/scala/bus/ultra/UltraBus.scala:10:7, :57:26, :91:22
        dWordCnt_value = _RANDOM[5'h13][16:14];	// src/main/scala/bus/ultra/UltraBus.scala:10:7, :91:22, src/main/scala/chisel3/util/Counter.scala:61:40
        wrap_2 = _RANDOM[5'h13][17];	// src/main/scala/bus/ultra/UltraBus.scala:10:7, :91:22, src/main/scala/chisel3/util/Counter.scala:61:40
        dData =
          {_RANDOM[5'h13][31:18],
           _RANDOM[5'h14],
           _RANDOM[5'h15],
           _RANDOM[5'h16],
           _RANDOM[5'h17][17:0]};	// src/main/scala/bus/ultra/UltraBus.scala:10:7, :91:22, :147:22
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/bus/ultra/UltraBus.scala:10:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/bus/ultra/UltraBus.scala:10:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  async_transmitter #(
    .ClkFrequency(100000000)
  ) UartTransmitter (	// src/main/scala/bus/ultra/UltraBus.scala:19:31
    .clk       (clock),
    .TxD_start (_GEN_3 & _GEN_2),	// src/main/scala/bus/ultra/UltraBus.scala:24:29, :211:16, :241:24, :243:41
    .TxD_data
      (~_GEN_3 | _GEN_0 | ~(_GEN_1 & io_dChannel_in_wreq)
         ? 8'h0
         : io_dChannel_in_wdata[7:0]),	// src/main/scala/bus/ultra/UltraBus.scala:23:28, :24:29, :211:16, :241:24, :243:41, :251:38, :253:{23,46}
    .TxD       (io_uart_txd),
    .TxD_busy  (_UartTransmitter_TxD_busy)
  );
  async_receiver #(
    .ClkFrequency(100000000)
  ) UartReceiver (	// src/main/scala/bus/ultra/UltraBus.scala:20:28
    .clk            (clock),
    .RxD            (io_uart_rxd),
    .RxD_data_ready (_UartReceiver_RxD_data_ready),
    .RxD_clear      (1'h0),	// src/main/scala/bus/ultra/UltraBus.scala:11:14, :20:28
    .RxD_data       (_UartReceiver_RxD_data)
  );
  assign io_iChannel_out_rdata = iRspnsReg_rdata;	// src/main/scala/bus/ultra/UltraBus.scala:10:7, :48:26
  assign io_iChannel_out_rrdy = iRspnsReg_rrdy;	// src/main/scala/bus/ultra/UltraBus.scala:10:7, :48:26
  assign io_iChannel_out_rvalid = iRspnsReg_rvalid;	// src/main/scala/bus/ultra/UltraBus.scala:10:7, :48:26
  assign io_dChannel_out_rdata = dRspnsReg_rdata;	// src/main/scala/bus/ultra/UltraBus.scala:10:7, :57:26
  assign io_dChannel_out_rrdy = dRspnsReg_rrdy;	// src/main/scala/bus/ultra/UltraBus.scala:10:7, :57:26
  assign io_dChannel_out_rvalid = dRspnsReg_rvalid;	// src/main/scala/bus/ultra/UltraBus.scala:10:7, :57:26
  assign io_dChannel_out_wrdy = dRspnsReg_wrdy;	// src/main/scala/bus/ultra/UltraBus.scala:10:7, :57:26
  assign io_dChannel_out_wdone = dRspnsReg_wdone;	// src/main/scala/bus/ultra/UltraBus.scala:10:7, :57:26
  assign io_baseRam_out_wData = baseramReqReg_wData;	// src/main/scala/bus/ultra/UltraBus.scala:10:7, :36:30
  assign io_baseRam_out_addr = baseramReqReg_addr;	// src/main/scala/bus/ultra/UltraBus.scala:10:7, :36:30
  assign io_baseRam_out_byteSelN = baseramReqReg_byteSelN;	// src/main/scala/bus/ultra/UltraBus.scala:10:7, :36:30
  assign io_baseRam_out_ce = baseramReqReg_ce;	// src/main/scala/bus/ultra/UltraBus.scala:10:7, :36:30
  assign io_baseRam_out_oe = baseramReqReg_oe;	// src/main/scala/bus/ultra/UltraBus.scala:10:7, :36:30
  assign io_baseRam_out_we = baseramReqReg_we;	// src/main/scala/bus/ultra/UltraBus.scala:10:7, :36:30
  assign io_extRam_out_wData = extramReqReg_wData;	// src/main/scala/bus/ultra/UltraBus.scala:10:7, :37:29
  assign io_extRam_out_addr = extramReqReg_addr;	// src/main/scala/bus/ultra/UltraBus.scala:10:7, :37:29
  assign io_extRam_out_byteSelN = extramReqReg_byteSelN;	// src/main/scala/bus/ultra/UltraBus.scala:10:7, :37:29
  assign io_extRam_out_ce = extramReqReg_ce;	// src/main/scala/bus/ultra/UltraBus.scala:10:7, :37:29
  assign io_extRam_out_oe = extramReqReg_oe;	// src/main/scala/bus/ultra/UltraBus.scala:10:7, :37:29
  assign io_extRam_out_we = extramReqReg_we;	// src/main/scala/bus/ultra/UltraBus.scala:10:7, :37:29
endmodule

module UltraCpu(	// src/main/scala/elaborate/UltraCpu.scala:16:7
  input         clock,	// src/main/scala/elaborate/UltraCpu.scala:16:7
                reset,	// src/main/scala/elaborate/UltraCpu.scala:16:7
  output [31:0] io_baseSram_req_wData,	// src/main/scala/elaborate/UltraCpu.scala:17:14
  output [19:0] io_baseSram_req_addr,	// src/main/scala/elaborate/UltraCpu.scala:17:14
  output [3:0]  io_baseSram_req_byteSelN,	// src/main/scala/elaborate/UltraCpu.scala:17:14
  output        io_baseSram_req_ce,	// src/main/scala/elaborate/UltraCpu.scala:17:14
                io_baseSram_req_oe,	// src/main/scala/elaborate/UltraCpu.scala:17:14
                io_baseSram_req_we,	// src/main/scala/elaborate/UltraCpu.scala:17:14
  input  [31:0] io_baseSram_rspns_rData,	// src/main/scala/elaborate/UltraCpu.scala:17:14
  output [31:0] io_extSram_req_wData,	// src/main/scala/elaborate/UltraCpu.scala:17:14
  output [19:0] io_extSram_req_addr,	// src/main/scala/elaborate/UltraCpu.scala:17:14
  output [3:0]  io_extSram_req_byteSelN,	// src/main/scala/elaborate/UltraCpu.scala:17:14
  output        io_extSram_req_ce,	// src/main/scala/elaborate/UltraCpu.scala:17:14
                io_extSram_req_oe,	// src/main/scala/elaborate/UltraCpu.scala:17:14
                io_extSram_req_we,	// src/main/scala/elaborate/UltraCpu.scala:17:14
  input  [31:0] io_extSram_rspns_rData,	// src/main/scala/elaborate/UltraCpu.scala:17:14
  output        io_uart_txd,	// src/main/scala/elaborate/UltraCpu.scala:17:14
  input         io_uart_rxd	// src/main/scala/elaborate/UltraCpu.scala:17:14
);

  wire [127:0] _bus_io_iChannel_out_rdata;	// src/main/scala/elaborate/UltraCpu.scala:35:19
  wire         _bus_io_iChannel_out_rrdy;	// src/main/scala/elaborate/UltraCpu.scala:35:19
  wire         _bus_io_iChannel_out_rvalid;	// src/main/scala/elaborate/UltraCpu.scala:35:19
  wire [127:0] _bus_io_dChannel_out_rdata;	// src/main/scala/elaborate/UltraCpu.scala:35:19
  wire         _bus_io_dChannel_out_rrdy;	// src/main/scala/elaborate/UltraCpu.scala:35:19
  wire         _bus_io_dChannel_out_rvalid;	// src/main/scala/elaborate/UltraCpu.scala:35:19
  wire         _bus_io_dChannel_out_wrdy;	// src/main/scala/elaborate/UltraCpu.scala:35:19
  wire         _bus_io_dChannel_out_wdone;	// src/main/scala/elaborate/UltraCpu.scala:35:19
  wire         _exe_io_out_ack;	// src/main/scala/elaborate/UltraCpu.scala:34:19
  wire         _exe_io_out_exe_bits_en;	// src/main/scala/elaborate/UltraCpu.scala:34:19
  wire [4:0]   _exe_io_out_exe_bits_addr;	// src/main/scala/elaborate/UltraCpu.scala:34:19
  wire [31:0]  _exe_io_out_exe_bits_data;	// src/main/scala/elaborate/UltraCpu.scala:34:19
  wire         _exe_io_aside_out_rreq;	// src/main/scala/elaborate/UltraCpu.scala:34:19
  wire         _exe_io_aside_out_wreq;	// src/main/scala/elaborate/UltraCpu.scala:34:19
  wire [3:0]   _exe_io_aside_out_byteSelN;	// src/main/scala/elaborate/UltraCpu.scala:34:19
  wire [31:0]  _exe_io_aside_out_addr;	// src/main/scala/elaborate/UltraCpu.scala:34:19
  wire [31:0]  _exe_io_aside_out_wdata;	// src/main/scala/elaborate/UltraCpu.scala:34:19
  wire         _exe_io_bCtrl_isMispredict;	// src/main/scala/elaborate/UltraCpu.scala:34:19
  wire [31:0]  _exe_io_bCtrl_npc;	// src/main/scala/elaborate/UltraCpu.scala:34:19
  wire [3:0]   _decode_io_out_decode_bits_exeOp_opType;	// src/main/scala/elaborate/UltraCpu.scala:33:22
  wire [2:0]   _decode_io_out_decode_bits_exeOp_opFunc;	// src/main/scala/elaborate/UltraCpu.scala:33:22
  wire         _decode_io_out_decode_bits_wCtrl_en;	// src/main/scala/elaborate/UltraCpu.scala:33:22
  wire [4:0]   _decode_io_out_decode_bits_wCtrl_addr;	// src/main/scala/elaborate/UltraCpu.scala:33:22
  wire [31:0]  _decode_io_out_decode_bits_wCtrl_data;	// src/main/scala/elaborate/UltraCpu.scala:33:22
  wire         _decode_io_out_decode_bits_operands_hasImm;	// src/main/scala/elaborate/UltraCpu.scala:33:22
  wire [31:0]  _decode_io_out_decode_bits_operands_imm;	// src/main/scala/elaborate/UltraCpu.scala:33:22
  wire [31:0]  _decode_io_out_decode_bits_operands_regData_1;	// src/main/scala/elaborate/UltraCpu.scala:33:22
  wire [31:0]  _decode_io_out_decode_bits_operands_regData_2;	// src/main/scala/elaborate/UltraCpu.scala:33:22
  wire [4:0]   _decode_io_out_decode_readInfo_reg_1_addr;	// src/main/scala/elaborate/UltraCpu.scala:33:22
  wire [4:0]   _decode_io_out_decode_readInfo_reg_2_addr;	// src/main/scala/elaborate/UltraCpu.scala:33:22
  wire [31:0]  _decode_io_out_decode_fetchInfo_pc;	// src/main/scala/elaborate/UltraCpu.scala:33:22
  wire         _decode_io_out_decode_fetchInfo_predictTaken;	// src/main/scala/elaborate/UltraCpu.scala:33:22
  wire         _decode_io_out_decode_req;	// src/main/scala/elaborate/UltraCpu.scala:33:22
  wire         _decode_io_out_ack;	// src/main/scala/elaborate/UltraCpu.scala:33:22
  wire         _decode_io_aside_out_reg_1_en;	// src/main/scala/elaborate/UltraCpu.scala:33:22
  wire [4:0]   _decode_io_aside_out_reg_1_addr;	// src/main/scala/elaborate/UltraCpu.scala:33:22
  wire         _decode_io_aside_out_reg_2_en;	// src/main/scala/elaborate/UltraCpu.scala:33:22
  wire [4:0]   _decode_io_aside_out_reg_2_addr;	// src/main/scala/elaborate/UltraCpu.scala:33:22
  wire         _fetch_io_out_req;	// src/main/scala/elaborate/UltraCpu.scala:32:21
  wire [31:0]  _fetch_io_out_bits_pc;	// src/main/scala/elaborate/UltraCpu.scala:32:21
  wire [31:0]  _fetch_io_out_bits_inst;	// src/main/scala/elaborate/UltraCpu.scala:32:21
  wire         _fetch_io_out_bits_predictTaken;	// src/main/scala/elaborate/UltraCpu.scala:32:21
  wire [31:0]  _fetch_io_aside_out_pc;	// src/main/scala/elaborate/UltraCpu.scala:32:21
  wire         _fetch_io_aside_out_rreq;	// src/main/scala/elaborate/UltraCpu.scala:32:21
  wire [31:0]  _regfile_io_rChannel_1_out;	// src/main/scala/elaborate/UltraCpu.scala:31:23
  wire [31:0]  _regfile_io_rChannel_2_out;	// src/main/scala/elaborate/UltraCpu.scala:31:23
  Regfile regfile (	// src/main/scala/elaborate/UltraCpu.scala:31:23
    .clock                 (clock),
    .reset                 (reset),
    .io_rChannel_1_in_en   (_decode_io_aside_out_reg_1_en),	// src/main/scala/elaborate/UltraCpu.scala:33:22
    .io_rChannel_1_in_addr (_decode_io_aside_out_reg_1_addr),	// src/main/scala/elaborate/UltraCpu.scala:33:22
    .io_rChannel_1_out     (_regfile_io_rChannel_1_out),
    .io_rChannel_2_in_en   (_decode_io_aside_out_reg_2_en),	// src/main/scala/elaborate/UltraCpu.scala:33:22
    .io_rChannel_2_in_addr (_decode_io_aside_out_reg_2_addr),	// src/main/scala/elaborate/UltraCpu.scala:33:22
    .io_rChannel_2_out     (_regfile_io_rChannel_2_out),
    .io_wChannel_en        (_exe_io_out_exe_bits_en),	// src/main/scala/elaborate/UltraCpu.scala:34:19
    .io_wChannel_addr      (_exe_io_out_exe_bits_addr),	// src/main/scala/elaborate/UltraCpu.scala:34:19
    .io_wChannel_data      (_exe_io_out_exe_bits_data)	// src/main/scala/elaborate/UltraCpu.scala:34:19
  );
  UltraFetchStage fetch (	// src/main/scala/elaborate/UltraCpu.scala:32:21
    .clock                    (clock),
    .reset                    (reset),
    .io_in_ack                (_decode_io_out_ack),	// src/main/scala/elaborate/UltraCpu.scala:33:22
    .io_out_req               (_fetch_io_out_req),
    .io_out_bits_pc           (_fetch_io_out_bits_pc),
    .io_out_bits_inst         (_fetch_io_out_bits_inst),
    .io_out_bits_predictTaken (_fetch_io_out_bits_predictTaken),
    .io_aside_out_pc          (_fetch_io_aside_out_pc),
    .io_aside_out_rreq        (_fetch_io_aside_out_rreq),
    .io_aside_in_rdata        (_bus_io_iChannel_out_rdata),	// src/main/scala/elaborate/UltraCpu.scala:35:19
    .io_aside_in_rrdy         (_bus_io_iChannel_out_rrdy),	// src/main/scala/elaborate/UltraCpu.scala:35:19
    .io_aside_in_rvalid       (_bus_io_iChannel_out_rvalid),	// src/main/scala/elaborate/UltraCpu.scala:35:19
    .io_bCtrl_isMispredict    (_exe_io_bCtrl_isMispredict),	// src/main/scala/elaborate/UltraCpu.scala:34:19
    .io_bCtrl_npc             (_exe_io_bCtrl_npc)	// src/main/scala/elaborate/UltraCpu.scala:34:19
  );
  DecodeStageAlpha decode (	// src/main/scala/elaborate/UltraCpu.scala:33:22
    .clock                                 (clock),
    .reset                                 (reset),
    .io_in_fetch_req                       (_fetch_io_out_req),	// src/main/scala/elaborate/UltraCpu.scala:32:21
    .io_in_fetch_bits_pc                   (_fetch_io_out_bits_pc),	// src/main/scala/elaborate/UltraCpu.scala:32:21
    .io_in_fetch_bits_inst                 (_fetch_io_out_bits_inst),	// src/main/scala/elaborate/UltraCpu.scala:32:21
    .io_in_fetch_bits_predictTaken         (_fetch_io_out_bits_predictTaken),	// src/main/scala/elaborate/UltraCpu.scala:32:21
    .io_in_ack                             (_exe_io_out_ack),	// src/main/scala/elaborate/UltraCpu.scala:34:19
    .io_out_decode_bits_exeOp_opType       (_decode_io_out_decode_bits_exeOp_opType),
    .io_out_decode_bits_exeOp_opFunc       (_decode_io_out_decode_bits_exeOp_opFunc),
    .io_out_decode_bits_wCtrl_en           (_decode_io_out_decode_bits_wCtrl_en),
    .io_out_decode_bits_wCtrl_addr         (_decode_io_out_decode_bits_wCtrl_addr),
    .io_out_decode_bits_wCtrl_data         (_decode_io_out_decode_bits_wCtrl_data),
    .io_out_decode_bits_operands_hasImm    (_decode_io_out_decode_bits_operands_hasImm),
    .io_out_decode_bits_operands_imm       (_decode_io_out_decode_bits_operands_imm),
    .io_out_decode_bits_operands_regData_1
      (_decode_io_out_decode_bits_operands_regData_1),
    .io_out_decode_bits_operands_regData_2
      (_decode_io_out_decode_bits_operands_regData_2),
    .io_out_decode_readInfo_reg_1_addr     (_decode_io_out_decode_readInfo_reg_1_addr),
    .io_out_decode_readInfo_reg_2_addr     (_decode_io_out_decode_readInfo_reg_2_addr),
    .io_out_decode_fetchInfo_pc            (_decode_io_out_decode_fetchInfo_pc),
    .io_out_decode_fetchInfo_predictTaken  (_decode_io_out_decode_fetchInfo_predictTaken),
    .io_out_decode_req                     (_decode_io_out_decode_req),
    .io_out_ack                            (_decode_io_out_ack),
    .io_aside_in_regLeft                   (_regfile_io_rChannel_1_out),	// src/main/scala/elaborate/UltraCpu.scala:31:23
    .io_aside_in_regRight                  (_regfile_io_rChannel_2_out),	// src/main/scala/elaborate/UltraCpu.scala:31:23
    .io_aside_out_reg_1_en                 (_decode_io_aside_out_reg_1_en),
    .io_aside_out_reg_1_addr               (_decode_io_aside_out_reg_1_addr),
    .io_aside_out_reg_2_en                 (_decode_io_aside_out_reg_2_en),
    .io_aside_out_reg_2_addr               (_decode_io_aside_out_reg_2_addr),
    .io_bCtrl_isMispredict                 (_exe_io_bCtrl_isMispredict)	// src/main/scala/elaborate/UltraCpu.scala:34:19
  );
  UltraExeStage exe (	// src/main/scala/elaborate/UltraCpu.scala:34:19
    .clock                                (clock),
    .reset                                (reset),
    .io_in_decode_bits_exeOp_opType       (_decode_io_out_decode_bits_exeOp_opType),	// src/main/scala/elaborate/UltraCpu.scala:33:22
    .io_in_decode_bits_exeOp_opFunc       (_decode_io_out_decode_bits_exeOp_opFunc),	// src/main/scala/elaborate/UltraCpu.scala:33:22
    .io_in_decode_bits_wCtrl_en           (_decode_io_out_decode_bits_wCtrl_en),	// src/main/scala/elaborate/UltraCpu.scala:33:22
    .io_in_decode_bits_wCtrl_addr         (_decode_io_out_decode_bits_wCtrl_addr),	// src/main/scala/elaborate/UltraCpu.scala:33:22
    .io_in_decode_bits_wCtrl_data         (_decode_io_out_decode_bits_wCtrl_data),	// src/main/scala/elaborate/UltraCpu.scala:33:22
    .io_in_decode_bits_operands_hasImm    (_decode_io_out_decode_bits_operands_hasImm),	// src/main/scala/elaborate/UltraCpu.scala:33:22
    .io_in_decode_bits_operands_imm       (_decode_io_out_decode_bits_operands_imm),	// src/main/scala/elaborate/UltraCpu.scala:33:22
    .io_in_decode_bits_operands_regData_1 (_decode_io_out_decode_bits_operands_regData_1),	// src/main/scala/elaborate/UltraCpu.scala:33:22
    .io_in_decode_bits_operands_regData_2 (_decode_io_out_decode_bits_operands_regData_2),	// src/main/scala/elaborate/UltraCpu.scala:33:22
    .io_in_decode_readInfo_reg_1_addr     (_decode_io_out_decode_readInfo_reg_1_addr),	// src/main/scala/elaborate/UltraCpu.scala:33:22
    .io_in_decode_readInfo_reg_2_addr     (_decode_io_out_decode_readInfo_reg_2_addr),	// src/main/scala/elaborate/UltraCpu.scala:33:22
    .io_in_decode_fetchInfo_pc            (_decode_io_out_decode_fetchInfo_pc),	// src/main/scala/elaborate/UltraCpu.scala:33:22
    .io_in_decode_fetchInfo_predictTaken  (_decode_io_out_decode_fetchInfo_predictTaken),	// src/main/scala/elaborate/UltraCpu.scala:33:22
    .io_in_decode_req                     (_decode_io_out_decode_req),	// src/main/scala/elaborate/UltraCpu.scala:33:22
    .io_out_ack                           (_exe_io_out_ack),
    .io_out_exe_bits_en                   (_exe_io_out_exe_bits_en),
    .io_out_exe_bits_addr                 (_exe_io_out_exe_bits_addr),
    .io_out_exe_bits_data                 (_exe_io_out_exe_bits_data),
    .io_aside_out_rreq                    (_exe_io_aside_out_rreq),
    .io_aside_out_wreq                    (_exe_io_aside_out_wreq),
    .io_aside_out_byteSelN                (_exe_io_aside_out_byteSelN),
    .io_aside_out_addr                    (_exe_io_aside_out_addr),
    .io_aside_out_wdata                   (_exe_io_aside_out_wdata),
    .io_aside_in_rdata                    (_bus_io_dChannel_out_rdata),	// src/main/scala/elaborate/UltraCpu.scala:35:19
    .io_aside_in_rrdy                     (_bus_io_dChannel_out_rrdy),	// src/main/scala/elaborate/UltraCpu.scala:35:19
    .io_aside_in_rvalid                   (_bus_io_dChannel_out_rvalid),	// src/main/scala/elaborate/UltraCpu.scala:35:19
    .io_aside_in_wrdy                     (_bus_io_dChannel_out_wrdy),	// src/main/scala/elaborate/UltraCpu.scala:35:19
    .io_aside_in_wdone                    (_bus_io_dChannel_out_wdone),	// src/main/scala/elaborate/UltraCpu.scala:35:19
    .io_bCtrl_isMispredict                (_exe_io_bCtrl_isMispredict),
    .io_bCtrl_npc                         (_exe_io_bCtrl_npc)
  );
  UltraBus bus (	// src/main/scala/elaborate/UltraCpu.scala:35:19
    .clock                   (clock),
    .reset                   (reset),
    .io_iChannel_in_pc       (_fetch_io_aside_out_pc),	// src/main/scala/elaborate/UltraCpu.scala:32:21
    .io_iChannel_in_rreq     (_fetch_io_aside_out_rreq),	// src/main/scala/elaborate/UltraCpu.scala:32:21
    .io_iChannel_out_rdata   (_bus_io_iChannel_out_rdata),
    .io_iChannel_out_rrdy    (_bus_io_iChannel_out_rrdy),
    .io_iChannel_out_rvalid  (_bus_io_iChannel_out_rvalid),
    .io_dChannel_in_rreq     (_exe_io_aside_out_rreq),	// src/main/scala/elaborate/UltraCpu.scala:34:19
    .io_dChannel_in_wreq     (_exe_io_aside_out_wreq),	// src/main/scala/elaborate/UltraCpu.scala:34:19
    .io_dChannel_in_byteSelN (_exe_io_aside_out_byteSelN),	// src/main/scala/elaborate/UltraCpu.scala:34:19
    .io_dChannel_in_addr     (_exe_io_aside_out_addr),	// src/main/scala/elaborate/UltraCpu.scala:34:19
    .io_dChannel_in_wdata    (_exe_io_aside_out_wdata),	// src/main/scala/elaborate/UltraCpu.scala:34:19
    .io_dChannel_out_rdata   (_bus_io_dChannel_out_rdata),
    .io_dChannel_out_rrdy    (_bus_io_dChannel_out_rrdy),
    .io_dChannel_out_rvalid  (_bus_io_dChannel_out_rvalid),
    .io_dChannel_out_wrdy    (_bus_io_dChannel_out_wrdy),
    .io_dChannel_out_wdone   (_bus_io_dChannel_out_wdone),
    .io_baseRam_in_rData     (io_baseSram_rspns_rData),
    .io_baseRam_out_wData    (io_baseSram_req_wData),
    .io_baseRam_out_addr     (io_baseSram_req_addr),
    .io_baseRam_out_byteSelN (io_baseSram_req_byteSelN),
    .io_baseRam_out_ce       (io_baseSram_req_ce),
    .io_baseRam_out_oe       (io_baseSram_req_oe),
    .io_baseRam_out_we       (io_baseSram_req_we),
    .io_extRam_in_rData      (io_extSram_rspns_rData),
    .io_extRam_out_wData     (io_extSram_req_wData),
    .io_extRam_out_addr      (io_extSram_req_addr),
    .io_extRam_out_byteSelN  (io_extSram_req_byteSelN),
    .io_extRam_out_ce        (io_extSram_req_ce),
    .io_extRam_out_oe        (io_extSram_req_oe),
    .io_extRam_out_we        (io_extSram_req_we),
    .io_uart_txd             (io_uart_txd),
    .io_uart_rxd             (io_uart_rxd)
  );
endmodule

