ISim log file
Running: /home/artmad/VLSI/VerilogLab/Operators/arithmetic_pitfall/pitfall/arithmetic_pitfalls_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb /home/artmad/VLSI/VerilogLab/Operators/arithmetic_pitfall/pitfall/arithmetic_pitfalls_isim_beh.wdb 
ISim P.20131013 (signature 0xfbc00daa)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Overflow Test: 1000 ( 8)
Signed Arithmetic: 1101 (13)
Error: Division by zero!
Bitwise AND: 0001 ( 1)
Logical AND: 0001 ( 1)
Finished circuit initialization process.
