abstract paper describ architectur implement experiment result intracardiac electrogram iceg classif compress chip chip process vector quantis dimension analogu vector consum maximum power heart rate beat per minut vector per second suppli repres signific advanc previou work achiev ultra low power supervis morpholog classif sinc templat match scheme use chip enabl unsupervis blind classif abnorm rhythm comput support low bit rate data compress adapt templat match scheme use toler amplitud variat inter intra sampl time shift introduct implant cardiovert defibril icd devic use monitor electr activ heart muscl appli appropri level electr stimul abnorm condit detect despit consider success icd suffer number limit includ inabl detect treat abnorm heart rhythm limit data record capabl previous shown micropow analogu multi layer perceptron mlp neural network train separ arrhythmia howev mlp best suit learn boundari class wherea vector quantiz scheme allow measur probabl densiti morpholog type estim mani analogu vector quantis vq chip report literatur exampl khz mw cmo vector convert khz mw cmo analogu vq correspond energi per match coggin wang dabri per dimens pj pj respect integr circuit ic describ paper distinguish approach specif target low power low bandwidth applic iceg classif compress chip achiev vector match without winner take function bit dimension vector three coeffici linear predict energi consumpt pj per templat per dimens use cmo process although figur greater note mean absolut error metric use rather squar euclidean distanc provis provid linear transform incom analogu vector adapt data compress record iceg icd current limit due amount memori avail power area cost implement simplest compress techniqu micropow templat match howev enabl larg amount signal encod templat indic plu amplitud paramet effect compress iceg requir adapt short term non stationari behaviour iceg particular short term amplitud variat lag variat phase variat ectop beat origin ventricl heart differ morpholog reduc achiev compress impact ectop beat reduc increas number templat often achiev without increas code book search complex use associ time featur amplitud shift variat requir short term adapt templat match order minimis residu error henc rais compress ratio fix distort amplitud shift invari match order facilit analogu implement backward predict procedur use rather usual forward predict approach allow incom analogu templat manipul analogu domain amplitud shift invari purpos consid long term backward predict problem describ rb box rb denot backward residu templat function previou beat sampl iceg signal time index templat index bo bl amplitud phase coeffici respect bo scale current beat match templat henc amplitud term bl scale central differ current beat function amplitud phase correct requir minimis residu see phase term consid taylor expans ax ok first deriv term around ax ax small phase shift amplitud factor due sampl period provid sampl jitter sampl accord nyquist criterion suffici small first deriv term adequ account sampl jitter henc bl account residu error remain optimis integ approxim determin beat detector icd attempt detect fiduci point heart beat use filter compar bo bl determin minimis squar error current signal window previous record templat case close form solut term correl coeffici howev section present altern iter procedur suit low power analogu implement micropow cmo adapt amplitud shift invari vector quantis system architectur implement figur left block diagram adapt linear transform vq chip middl floorplan chip right photomicrograph chip iceg first high pass filter remov dc bandpass filter prevent alias enhanc high frequenc compon beat detect filter approach alreadi exist icd therefor implement us feed discret time analogu delay line continu sampl signal hz analogu sampl transform two layer network first layer implement linear predict adjust amplitud phase analogu vector note phase consist two compon coars part correspond sampl lag fine part correspond intra sampl lag second layer calcul distanc linearli predict vector templat match compar provid match within given threshold may detect chip architectur input ic via singl analogu channel sampl bucket brigad devic length result dimension analogu vector adapt linear transform facilit shift scale invari match digit bit per dimens templat ic gener digit represent squar euclidean distanc transform analogu vector digit templat block diagram ic appear figur ic fabric perform figur paper base measur chip fabric cmo mosi process block diagram show input signal sampl bucket brigad devic bbd signal sampl rate hz exist circuitri defibril detect peak heart beat henc indic coars align due detect jitter templat store templat dac tdac bbd continu sampl coars align attain point ic bias bbd contain segment iceg correspond one heart beat digit error output monitor linear transform block configur map error minimum detect indic optim sampl align three linear transform coeffici dac cdac common linear transfor block may adapt reduc match error transform repres aox correspond cdac etc constitut gener linear long term predict constrain cdac cdac equal magnitud opposit sign result minimis error due phase amplitud variat simpler adapt procedur match error comput via squarer block sum node match error consist magnitud expon therebi increas dynam rang error represent coggin wang jabri magnitud output squarer block expon determin control current refer squar circuit refer dac precis current compar provid mean success approxim convers match error current nn use scheme heart beat morpholog classifi load differ templat tdac valu stream beat may compress identifi match continu updat represent previou beat close match encod index amplitud coeffic poor match encod quantis residu minimis linear predict adapt learn first step learn process determin coars phase lag achiev shift delay line evalu error minimum reach coars phase lag determin error function minimis compens amplitud phase variat given bo ci bl ci wi subscript implicitli incorpor coars phase quadrat bo bo optimis separ provid cross term neglig cross term given bob ia ci bob cn thu end point point window approxim valu usual case iceg beat cross term neglig bo bl optimis separ remain issu optimis singl paramet simpl linear search take evalu number bit search base bisect take evalu techniqu involv gradient descent conjug gradient lead complex learn logic minor reduct number evalu therefor bisect best compromis number evalu complex learn state machin best templat match achiev learn may also appli templat depend applic context exampl case adapt classif weight perturb algorithm could use adapt templat morpholog drift base heart rate inform similarli data compress applic templat match exce fidel criterion templat may adapt templat chang log compress record build block order implement templat matcher sub threshold analogu vlsi build block design transistor build block oper weak invers exclus space describ build block focu linear transform squarer cell linear transform cell linear transform lt cell consist three linearis differenti pair bias control coeffici dac cdac see figur natur linearis control ratio aspect ratiosx method choos ratio discuss denot aspect ratio transistor chose introduc rippl transconduct increas asymptot satur voltag nut compar nut ordinari differenti pair sign coeffici achiev switch output differenti pair templat dac tdac differenti output form differ nth templat valu micropow cmo adapt amplitud shift invari vector quantis squar cell squar function must meet follow design constraint current input output order avoid linear current voltag convers low current squar current must normalis origin linear rang avoid excess power consumpt squar function avoid mo squar law approach order conserv space power avail voltag rang rail rail sp sum node xl rclk xl galn cl mll err figur circuit diagram one three linear transform linearis differenti pair lt cell circuit diagram squarer sq cell sum node choic avail restrict weak invers circuit circuit see figur use reli translinear principl loop mo diod structur oper weak invers use form normalis squar current sum form final normalis output translinear loop implement type transistor separ well avoid bodi effect posit neg input squar separ use rclk signal ad output circuit perform tabl summari electr specif chip item condit valu templat dimens adapt coeffici dac precis max error per dimens lsb bia power comsumpt exclud squarer error gain control weight later pnp cdacx dcbbd tdac tdac cdacl duti cycl bit bit na zw exclud error st cdac stage bpm chip bias time provid three measur perform chip along summari basic electr characterist shown tabl first measur characteris accuraci templat match function rel avail precis templat summaris maximum error per dimens tabl produc input zero offset dc signal bbd set cdac turn one half maximum valu tdac adjust minimis output squarer therefor result tdac valu indic accumul effect transistor mismatch path squarer output curv gener averag trial remov nois influenc classif perform coggin wang labri shown tabl refvterr tab includ influenc curv show except input stage correspond cdac stage accumul mismatch influenc two least signific bit tdac larger error bit first stage feed cdac due design oversight provid dummi capacit load input end bbd stage cdac deriv input input bbd cell full capacit load three linearis differenti pair rest cell tabl rel impact error output chip adapt step align amplitud phase correct patient st rhythm error normalis non align error numer simul provid comparison chip perform adapt step chip error std dev simul error std dev align align amplitud phase second perform measur use real heart patient iceg sinu tachycardia st data tabl show normalis output error chip averag heart beat compar th beat seri normalis error measur mirror version current output chip adapt step shown tabl follow align impli error templat match determin approxim align provid numer simul beat detector icd align correspond coars align match error calcul two sampl either side determin best posit input bbd amplitud correspond adapt amplitud coeffici adjust cdac phase correspond adapt differ cdac cdac adapt reduc error match coars align signific idealis limit precis numer simul error calcul also provid tabl comparison seen amplitud phase adapt step lower rel error chip simul like due adapt chip also compens analogu nois imprecis well variabl origin data third perform measur illustr abil chip solv blind classif problem summaris tabl safe rhythm patient sinu tachycardia st patient one beat chosen random templat load tdac chip beat subsequ chosen templat use determin averag error templat adapt twice error use classifi threshold safe versu unknown st vt data set patient pass chip classifi give column correct chip comparison expect best perform data set also reproduc tabl previou work author result indic simpl blind classif algorithm combin adapt templat match capabl chip show good perform patient conclus present micropow learn vector quantiz system provid hardwar support signal classif compress iceg signal analogu block use implement sever differ classif compress algorithm micropow cmo adapt amplitud shift invari vector quantis tabl perform chip blind classif task patient ventricular tachycardia vt retrograd conduct compar classif bound patient correct correct complex chip bound st vt st vt st vt point search interv increas patient depend templat match capabl utilis provid signific compress capabl icd larger data base natur onset cardiac arrhythmia becom avail lead improv design icd base adapt classif compress system acknowledg work paper fund australian research council telectron pace system ltd sydney australia refer cauwenbergh pedroni charg base cmo parallel analog vector quantis nip volum page mit press coggin low power signal compress classif implant defibril phd thesi univers sydney sydney australia coggin jabri classif compress iceg use gaussian mixtur model princip gile morgan wilson editor neural network signal process volum page ieee coggin jabri flower pickard hybrid analog digit vlsi neural network intracardiac morpholog classif ieee journal solid state circuit may furth andreou linearis differenti transconductor subthreshold cmo electron letter jabri flower weight perturb optim architectur learn techniqu analog vlsi feedforward recurr multilay network ieee transact neural network januari krummenach joehl mhz cmo continu time filter chip automat tune ieeejourn solid state circuit june nave cohen ecg compress use long term predict ieee tran biom eng seevinck analysi synthesi translinear integr circuit elsevi tyson fallahi abidi cmo vector convert proceed intern solid state circuit confer page