set tool_name "ModelSim-Altera (VHDL)"
set corner_file_list {
	{{"Slow Model"} {Comp2Bits.vho Comp2Bits_vhd.sdo}}
	{{"Fast Model"} {Comp2Bits_fast.vho Comp2Bits_vhd_fast.sdo}}
}
