
BLDC_Camera_Gimbal_Firmware_STM32.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002ba4  08000194  08000194  00010194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  08002d38  08002d38  00012d38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002d78  08002d78  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08002d78  08002d78  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002d78  08002d78  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002d78  08002d78  00012d78  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002d7c  08002d7c  00012d7c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08002d80  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000090  2000000c  08002d8c  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000009c  08002d8c  0002009c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d9af  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001d4e  00000000  00000000  0002d9eb  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000710  00000000  00000000  0002f740  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000648  00000000  00000000  0002fe50  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001d58b  00000000  00000000  00030498  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00007faa  00000000  00000000  0004da23  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000a3cf4  00000000  00000000  000559cd  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000f96c1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001b98  00000000  00000000  000f973c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	; (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	2000000c 	.word	0x2000000c
 80001b0:	00000000 	.word	0x00000000
 80001b4:	08002d20 	.word	0x08002d20

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	; (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	; (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	; (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000010 	.word	0x20000010
 80001d0:	08002d20 	.word	0x08002d20

080001d4 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80001d4:	b580      	push	{r7, lr}
 80001d6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80001d8:	4b08      	ldr	r3, [pc, #32]	; (80001fc <HAL_Init+0x28>)
 80001da:	681b      	ldr	r3, [r3, #0]
 80001dc:	4a07      	ldr	r2, [pc, #28]	; (80001fc <HAL_Init+0x28>)
 80001de:	f043 0310 	orr.w	r3, r3, #16
 80001e2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80001e4:	2003      	movs	r0, #3
 80001e6:	f000 f8f9 	bl	80003dc <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80001ea:	2000      	movs	r0, #0
 80001ec:	f000 f808 	bl	8000200 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80001f0:	f002 fa5e 	bl	80026b0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80001f4:	2300      	movs	r3, #0
}
 80001f6:	4618      	mov	r0, r3
 80001f8:	bd80      	pop	{r7, pc}
 80001fa:	bf00      	nop
 80001fc:	40022000 	.word	0x40022000

08000200 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000200:	b580      	push	{r7, lr}
 8000202:	b082      	sub	sp, #8
 8000204:	af00      	add	r7, sp, #0
 8000206:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000208:	4b12      	ldr	r3, [pc, #72]	; (8000254 <HAL_InitTick+0x54>)
 800020a:	681a      	ldr	r2, [r3, #0]
 800020c:	4b12      	ldr	r3, [pc, #72]	; (8000258 <HAL_InitTick+0x58>)
 800020e:	781b      	ldrb	r3, [r3, #0]
 8000210:	4619      	mov	r1, r3
 8000212:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000216:	fbb3 f3f1 	udiv	r3, r3, r1
 800021a:	fbb2 f3f3 	udiv	r3, r2, r3
 800021e:	4618      	mov	r0, r3
 8000220:	f000 f903 	bl	800042a <HAL_SYSTICK_Config>
 8000224:	4603      	mov	r3, r0
 8000226:	2b00      	cmp	r3, #0
 8000228:	d001      	beq.n	800022e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800022a:	2301      	movs	r3, #1
 800022c:	e00e      	b.n	800024c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800022e:	687b      	ldr	r3, [r7, #4]
 8000230:	2b0f      	cmp	r3, #15
 8000232:	d80a      	bhi.n	800024a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000234:	2200      	movs	r2, #0
 8000236:	6879      	ldr	r1, [r7, #4]
 8000238:	f04f 30ff 	mov.w	r0, #4294967295
 800023c:	f000 f8d9 	bl	80003f2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000240:	4a06      	ldr	r2, [pc, #24]	; (800025c <HAL_InitTick+0x5c>)
 8000242:	687b      	ldr	r3, [r7, #4]
 8000244:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8000246:	2300      	movs	r3, #0
 8000248:	e000      	b.n	800024c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800024a:	2301      	movs	r3, #1
}
 800024c:	4618      	mov	r0, r3
 800024e:	3708      	adds	r7, #8
 8000250:	46bd      	mov	sp, r7
 8000252:	bd80      	pop	{r7, pc}
 8000254:	20000008 	.word	0x20000008
 8000258:	20000004 	.word	0x20000004
 800025c:	20000000 	.word	0x20000000

08000260 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000260:	b480      	push	{r7}
 8000262:	af00      	add	r7, sp, #0
  return uwTick;  
 8000264:	4b03      	ldr	r3, [pc, #12]	; (8000274 <HAL_GetTick+0x14>)
 8000266:	681b      	ldr	r3, [r3, #0]
}
 8000268:	4618      	mov	r0, r3
 800026a:	46bd      	mov	sp, r7
 800026c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000270:	4770      	bx	lr
 8000272:	bf00      	nop
 8000274:	20000028 	.word	0x20000028

08000278 <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000278:	b480      	push	{r7}
 800027a:	b085      	sub	sp, #20
 800027c:	af00      	add	r7, sp, #0
 800027e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000280:	687b      	ldr	r3, [r7, #4]
 8000282:	f003 0307 	and.w	r3, r3, #7
 8000286:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000288:	4b0c      	ldr	r3, [pc, #48]	; (80002bc <NVIC_SetPriorityGrouping+0x44>)
 800028a:	68db      	ldr	r3, [r3, #12]
 800028c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800028e:	68ba      	ldr	r2, [r7, #8]
 8000290:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000294:	4013      	ands	r3, r2
 8000296:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000298:	68fb      	ldr	r3, [r7, #12]
 800029a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800029c:	68bb      	ldr	r3, [r7, #8]
 800029e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80002a0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80002a4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80002a8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80002aa:	4a04      	ldr	r2, [pc, #16]	; (80002bc <NVIC_SetPriorityGrouping+0x44>)
 80002ac:	68bb      	ldr	r3, [r7, #8]
 80002ae:	60d3      	str	r3, [r2, #12]
}
 80002b0:	bf00      	nop
 80002b2:	3714      	adds	r7, #20
 80002b4:	46bd      	mov	sp, r7
 80002b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002ba:	4770      	bx	lr
 80002bc:	e000ed00 	.word	0xe000ed00

080002c0 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 80002c0:	b480      	push	{r7}
 80002c2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80002c4:	4b04      	ldr	r3, [pc, #16]	; (80002d8 <NVIC_GetPriorityGrouping+0x18>)
 80002c6:	68db      	ldr	r3, [r3, #12]
 80002c8:	0a1b      	lsrs	r3, r3, #8
 80002ca:	f003 0307 	and.w	r3, r3, #7
}
 80002ce:	4618      	mov	r0, r3
 80002d0:	46bd      	mov	sp, r7
 80002d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002d6:	4770      	bx	lr
 80002d8:	e000ed00 	.word	0xe000ed00

080002dc <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80002dc:	b480      	push	{r7}
 80002de:	b083      	sub	sp, #12
 80002e0:	af00      	add	r7, sp, #0
 80002e2:	4603      	mov	r3, r0
 80002e4:	6039      	str	r1, [r7, #0]
 80002e6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 80002e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80002ec:	2b00      	cmp	r3, #0
 80002ee:	da0b      	bge.n	8000308 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80002f0:	683b      	ldr	r3, [r7, #0]
 80002f2:	b2da      	uxtb	r2, r3
 80002f4:	490c      	ldr	r1, [pc, #48]	; (8000328 <NVIC_SetPriority+0x4c>)
 80002f6:	79fb      	ldrb	r3, [r7, #7]
 80002f8:	f003 030f 	and.w	r3, r3, #15
 80002fc:	3b04      	subs	r3, #4
 80002fe:	0112      	lsls	r2, r2, #4
 8000300:	b2d2      	uxtb	r2, r2
 8000302:	440b      	add	r3, r1
 8000304:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000306:	e009      	b.n	800031c <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000308:	683b      	ldr	r3, [r7, #0]
 800030a:	b2da      	uxtb	r2, r3
 800030c:	4907      	ldr	r1, [pc, #28]	; (800032c <NVIC_SetPriority+0x50>)
 800030e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000312:	0112      	lsls	r2, r2, #4
 8000314:	b2d2      	uxtb	r2, r2
 8000316:	440b      	add	r3, r1
 8000318:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800031c:	bf00      	nop
 800031e:	370c      	adds	r7, #12
 8000320:	46bd      	mov	sp, r7
 8000322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000326:	4770      	bx	lr
 8000328:	e000ed00 	.word	0xe000ed00
 800032c:	e000e100 	.word	0xe000e100

08000330 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000330:	b480      	push	{r7}
 8000332:	b089      	sub	sp, #36	; 0x24
 8000334:	af00      	add	r7, sp, #0
 8000336:	60f8      	str	r0, [r7, #12]
 8000338:	60b9      	str	r1, [r7, #8]
 800033a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800033c:	68fb      	ldr	r3, [r7, #12]
 800033e:	f003 0307 	and.w	r3, r3, #7
 8000342:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000344:	69fb      	ldr	r3, [r7, #28]
 8000346:	f1c3 0307 	rsb	r3, r3, #7
 800034a:	2b04      	cmp	r3, #4
 800034c:	bf28      	it	cs
 800034e:	2304      	movcs	r3, #4
 8000350:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000352:	69fb      	ldr	r3, [r7, #28]
 8000354:	3304      	adds	r3, #4
 8000356:	2b06      	cmp	r3, #6
 8000358:	d902      	bls.n	8000360 <NVIC_EncodePriority+0x30>
 800035a:	69fb      	ldr	r3, [r7, #28]
 800035c:	3b03      	subs	r3, #3
 800035e:	e000      	b.n	8000362 <NVIC_EncodePriority+0x32>
 8000360:	2300      	movs	r3, #0
 8000362:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000364:	f04f 32ff 	mov.w	r2, #4294967295
 8000368:	69bb      	ldr	r3, [r7, #24]
 800036a:	fa02 f303 	lsl.w	r3, r2, r3
 800036e:	43da      	mvns	r2, r3
 8000370:	68bb      	ldr	r3, [r7, #8]
 8000372:	401a      	ands	r2, r3
 8000374:	697b      	ldr	r3, [r7, #20]
 8000376:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000378:	f04f 31ff 	mov.w	r1, #4294967295
 800037c:	697b      	ldr	r3, [r7, #20]
 800037e:	fa01 f303 	lsl.w	r3, r1, r3
 8000382:	43d9      	mvns	r1, r3
 8000384:	687b      	ldr	r3, [r7, #4]
 8000386:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000388:	4313      	orrs	r3, r2
         );
}
 800038a:	4618      	mov	r0, r3
 800038c:	3724      	adds	r7, #36	; 0x24
 800038e:	46bd      	mov	sp, r7
 8000390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000394:	4770      	bx	lr
	...

08000398 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000398:	b580      	push	{r7, lr}
 800039a:	b082      	sub	sp, #8
 800039c:	af00      	add	r7, sp, #0
 800039e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80003a0:	687b      	ldr	r3, [r7, #4]
 80003a2:	3b01      	subs	r3, #1
 80003a4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80003a8:	d301      	bcc.n	80003ae <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80003aa:	2301      	movs	r3, #1
 80003ac:	e00f      	b.n	80003ce <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80003ae:	4a0a      	ldr	r2, [pc, #40]	; (80003d8 <SysTick_Config+0x40>)
 80003b0:	687b      	ldr	r3, [r7, #4]
 80003b2:	3b01      	subs	r3, #1
 80003b4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80003b6:	210f      	movs	r1, #15
 80003b8:	f04f 30ff 	mov.w	r0, #4294967295
 80003bc:	f7ff ff8e 	bl	80002dc <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80003c0:	4b05      	ldr	r3, [pc, #20]	; (80003d8 <SysTick_Config+0x40>)
 80003c2:	2200      	movs	r2, #0
 80003c4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80003c6:	4b04      	ldr	r3, [pc, #16]	; (80003d8 <SysTick_Config+0x40>)
 80003c8:	2207      	movs	r2, #7
 80003ca:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80003cc:	2300      	movs	r3, #0
}
 80003ce:	4618      	mov	r0, r3
 80003d0:	3708      	adds	r7, #8
 80003d2:	46bd      	mov	sp, r7
 80003d4:	bd80      	pop	{r7, pc}
 80003d6:	bf00      	nop
 80003d8:	e000e010 	.word	0xe000e010

080003dc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80003dc:	b580      	push	{r7, lr}
 80003de:	b082      	sub	sp, #8
 80003e0:	af00      	add	r7, sp, #0
 80003e2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80003e4:	6878      	ldr	r0, [r7, #4]
 80003e6:	f7ff ff47 	bl	8000278 <NVIC_SetPriorityGrouping>
}
 80003ea:	bf00      	nop
 80003ec:	3708      	adds	r7, #8
 80003ee:	46bd      	mov	sp, r7
 80003f0:	bd80      	pop	{r7, pc}

080003f2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80003f2:	b580      	push	{r7, lr}
 80003f4:	b086      	sub	sp, #24
 80003f6:	af00      	add	r7, sp, #0
 80003f8:	4603      	mov	r3, r0
 80003fa:	60b9      	str	r1, [r7, #8]
 80003fc:	607a      	str	r2, [r7, #4]
 80003fe:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000400:	2300      	movs	r3, #0
 8000402:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000404:	f7ff ff5c 	bl	80002c0 <NVIC_GetPriorityGrouping>
 8000408:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800040a:	687a      	ldr	r2, [r7, #4]
 800040c:	68b9      	ldr	r1, [r7, #8]
 800040e:	6978      	ldr	r0, [r7, #20]
 8000410:	f7ff ff8e 	bl	8000330 <NVIC_EncodePriority>
 8000414:	4602      	mov	r2, r0
 8000416:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800041a:	4611      	mov	r1, r2
 800041c:	4618      	mov	r0, r3
 800041e:	f7ff ff5d 	bl	80002dc <NVIC_SetPriority>
}
 8000422:	bf00      	nop
 8000424:	3718      	adds	r7, #24
 8000426:	46bd      	mov	sp, r7
 8000428:	bd80      	pop	{r7, pc}

0800042a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800042a:	b580      	push	{r7, lr}
 800042c:	b082      	sub	sp, #8
 800042e:	af00      	add	r7, sp, #0
 8000430:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000432:	6878      	ldr	r0, [r7, #4]
 8000434:	f7ff ffb0 	bl	8000398 <SysTick_Config>
 8000438:	4603      	mov	r3, r0
}
 800043a:	4618      	mov	r0, r3
 800043c:	3708      	adds	r7, #8
 800043e:	46bd      	mov	sp, r7
 8000440:	bd80      	pop	{r7, pc}
	...

08000444 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000444:	b480      	push	{r7}
 8000446:	b087      	sub	sp, #28
 8000448:	af00      	add	r7, sp, #0
 800044a:	6078      	str	r0, [r7, #4]
 800044c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800044e:	2300      	movs	r3, #0
 8000450:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000452:	2300      	movs	r3, #0
 8000454:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8000456:	2300      	movs	r3, #0
 8000458:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 800045a:	e160      	b.n	800071e <HAL_GPIO_Init+0x2da>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 800045c:	683b      	ldr	r3, [r7, #0]
 800045e:	681a      	ldr	r2, [r3, #0]
 8000460:	2101      	movs	r1, #1
 8000462:	697b      	ldr	r3, [r7, #20]
 8000464:	fa01 f303 	lsl.w	r3, r1, r3
 8000468:	4013      	ands	r3, r2
 800046a:	60fb      	str	r3, [r7, #12]

    if(iocurrent)
 800046c:	68fb      	ldr	r3, [r7, #12]
 800046e:	2b00      	cmp	r3, #0
 8000470:	f000 8152 	beq.w	8000718 <HAL_GPIO_Init+0x2d4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000474:	683b      	ldr	r3, [r7, #0]
 8000476:	685b      	ldr	r3, [r3, #4]
 8000478:	2b02      	cmp	r3, #2
 800047a:	d003      	beq.n	8000484 <HAL_GPIO_Init+0x40>
 800047c:	683b      	ldr	r3, [r7, #0]
 800047e:	685b      	ldr	r3, [r3, #4]
 8000480:	2b12      	cmp	r3, #18
 8000482:	d123      	bne.n	80004cc <HAL_GPIO_Init+0x88>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8000484:	697b      	ldr	r3, [r7, #20]
 8000486:	08da      	lsrs	r2, r3, #3
 8000488:	687b      	ldr	r3, [r7, #4]
 800048a:	3208      	adds	r2, #8
 800048c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000490:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000492:	697b      	ldr	r3, [r7, #20]
 8000494:	f003 0307 	and.w	r3, r3, #7
 8000498:	009b      	lsls	r3, r3, #2
 800049a:	220f      	movs	r2, #15
 800049c:	fa02 f303 	lsl.w	r3, r2, r3
 80004a0:	43db      	mvns	r3, r3
 80004a2:	693a      	ldr	r2, [r7, #16]
 80004a4:	4013      	ands	r3, r2
 80004a6:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80004a8:	683b      	ldr	r3, [r7, #0]
 80004aa:	691a      	ldr	r2, [r3, #16]
 80004ac:	697b      	ldr	r3, [r7, #20]
 80004ae:	f003 0307 	and.w	r3, r3, #7
 80004b2:	009b      	lsls	r3, r3, #2
 80004b4:	fa02 f303 	lsl.w	r3, r2, r3
 80004b8:	693a      	ldr	r2, [r7, #16]
 80004ba:	4313      	orrs	r3, r2
 80004bc:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3] = temp;
 80004be:	697b      	ldr	r3, [r7, #20]
 80004c0:	08da      	lsrs	r2, r3, #3
 80004c2:	687b      	ldr	r3, [r7, #4]
 80004c4:	3208      	adds	r2, #8
 80004c6:	6939      	ldr	r1, [r7, #16]
 80004c8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80004cc:	687b      	ldr	r3, [r7, #4]
 80004ce:	681b      	ldr	r3, [r3, #0]
 80004d0:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80004d2:	697b      	ldr	r3, [r7, #20]
 80004d4:	005b      	lsls	r3, r3, #1
 80004d6:	2203      	movs	r2, #3
 80004d8:	fa02 f303 	lsl.w	r3, r2, r3
 80004dc:	43db      	mvns	r3, r3
 80004de:	693a      	ldr	r2, [r7, #16]
 80004e0:	4013      	ands	r3, r2
 80004e2:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80004e4:	683b      	ldr	r3, [r7, #0]
 80004e6:	685b      	ldr	r3, [r3, #4]
 80004e8:	f003 0203 	and.w	r2, r3, #3
 80004ec:	697b      	ldr	r3, [r7, #20]
 80004ee:	005b      	lsls	r3, r3, #1
 80004f0:	fa02 f303 	lsl.w	r3, r2, r3
 80004f4:	693a      	ldr	r2, [r7, #16]
 80004f6:	4313      	orrs	r3, r2
 80004f8:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80004fa:	687b      	ldr	r3, [r7, #4]
 80004fc:	693a      	ldr	r2, [r7, #16]
 80004fe:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000500:	683b      	ldr	r3, [r7, #0]
 8000502:	685b      	ldr	r3, [r3, #4]
 8000504:	2b01      	cmp	r3, #1
 8000506:	d00b      	beq.n	8000520 <HAL_GPIO_Init+0xdc>
 8000508:	683b      	ldr	r3, [r7, #0]
 800050a:	685b      	ldr	r3, [r3, #4]
 800050c:	2b02      	cmp	r3, #2
 800050e:	d007      	beq.n	8000520 <HAL_GPIO_Init+0xdc>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000510:	683b      	ldr	r3, [r7, #0]
 8000512:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000514:	2b11      	cmp	r3, #17
 8000516:	d003      	beq.n	8000520 <HAL_GPIO_Init+0xdc>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000518:	683b      	ldr	r3, [r7, #0]
 800051a:	685b      	ldr	r3, [r3, #4]
 800051c:	2b12      	cmp	r3, #18
 800051e:	d130      	bne.n	8000582 <HAL_GPIO_Init+0x13e>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000520:	687b      	ldr	r3, [r7, #4]
 8000522:	689b      	ldr	r3, [r3, #8]
 8000524:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000526:	697b      	ldr	r3, [r7, #20]
 8000528:	005b      	lsls	r3, r3, #1
 800052a:	2203      	movs	r2, #3
 800052c:	fa02 f303 	lsl.w	r3, r2, r3
 8000530:	43db      	mvns	r3, r3
 8000532:	693a      	ldr	r2, [r7, #16]
 8000534:	4013      	ands	r3, r2
 8000536:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000538:	683b      	ldr	r3, [r7, #0]
 800053a:	68da      	ldr	r2, [r3, #12]
 800053c:	697b      	ldr	r3, [r7, #20]
 800053e:	005b      	lsls	r3, r3, #1
 8000540:	fa02 f303 	lsl.w	r3, r2, r3
 8000544:	693a      	ldr	r2, [r7, #16]
 8000546:	4313      	orrs	r3, r2
 8000548:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800054a:	687b      	ldr	r3, [r7, #4]
 800054c:	693a      	ldr	r2, [r7, #16]
 800054e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000550:	687b      	ldr	r3, [r7, #4]
 8000552:	685b      	ldr	r3, [r3, #4]
 8000554:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000556:	2201      	movs	r2, #1
 8000558:	697b      	ldr	r3, [r7, #20]
 800055a:	fa02 f303 	lsl.w	r3, r2, r3
 800055e:	43db      	mvns	r3, r3
 8000560:	693a      	ldr	r2, [r7, #16]
 8000562:	4013      	ands	r3, r2
 8000564:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000566:	683b      	ldr	r3, [r7, #0]
 8000568:	685b      	ldr	r3, [r3, #4]
 800056a:	091b      	lsrs	r3, r3, #4
 800056c:	f003 0201 	and.w	r2, r3, #1
 8000570:	697b      	ldr	r3, [r7, #20]
 8000572:	fa02 f303 	lsl.w	r3, r2, r3
 8000576:	693a      	ldr	r2, [r7, #16]
 8000578:	4313      	orrs	r3, r2
 800057a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800057c:	687b      	ldr	r3, [r7, #4]
 800057e:	693a      	ldr	r2, [r7, #16]
 8000580:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000582:	687b      	ldr	r3, [r7, #4]
 8000584:	68db      	ldr	r3, [r3, #12]
 8000586:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000588:	697b      	ldr	r3, [r7, #20]
 800058a:	005b      	lsls	r3, r3, #1
 800058c:	2203      	movs	r2, #3
 800058e:	fa02 f303 	lsl.w	r3, r2, r3
 8000592:	43db      	mvns	r3, r3
 8000594:	693a      	ldr	r2, [r7, #16]
 8000596:	4013      	ands	r3, r2
 8000598:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800059a:	683b      	ldr	r3, [r7, #0]
 800059c:	689a      	ldr	r2, [r3, #8]
 800059e:	697b      	ldr	r3, [r7, #20]
 80005a0:	005b      	lsls	r3, r3, #1
 80005a2:	fa02 f303 	lsl.w	r3, r2, r3
 80005a6:	693a      	ldr	r2, [r7, #16]
 80005a8:	4313      	orrs	r3, r2
 80005aa:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 80005ac:	687b      	ldr	r3, [r7, #4]
 80005ae:	693a      	ldr	r2, [r7, #16]
 80005b0:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80005b2:	683b      	ldr	r3, [r7, #0]
 80005b4:	685b      	ldr	r3, [r3, #4]
 80005b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80005ba:	2b00      	cmp	r3, #0
 80005bc:	f000 80ac 	beq.w	8000718 <HAL_GPIO_Init+0x2d4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80005c0:	4b5e      	ldr	r3, [pc, #376]	; (800073c <HAL_GPIO_Init+0x2f8>)
 80005c2:	699b      	ldr	r3, [r3, #24]
 80005c4:	4a5d      	ldr	r2, [pc, #372]	; (800073c <HAL_GPIO_Init+0x2f8>)
 80005c6:	f043 0301 	orr.w	r3, r3, #1
 80005ca:	6193      	str	r3, [r2, #24]
 80005cc:	4b5b      	ldr	r3, [pc, #364]	; (800073c <HAL_GPIO_Init+0x2f8>)
 80005ce:	699b      	ldr	r3, [r3, #24]
 80005d0:	f003 0301 	and.w	r3, r3, #1
 80005d4:	60bb      	str	r3, [r7, #8]
 80005d6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2];
 80005d8:	4a59      	ldr	r2, [pc, #356]	; (8000740 <HAL_GPIO_Init+0x2fc>)
 80005da:	697b      	ldr	r3, [r7, #20]
 80005dc:	089b      	lsrs	r3, r3, #2
 80005de:	3302      	adds	r3, #2
 80005e0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80005e4:	613b      	str	r3, [r7, #16]
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
 80005e6:	697b      	ldr	r3, [r7, #20]
 80005e8:	f003 0303 	and.w	r3, r3, #3
 80005ec:	009b      	lsls	r3, r3, #2
 80005ee:	220f      	movs	r2, #15
 80005f0:	fa02 f303 	lsl.w	r3, r2, r3
 80005f4:	43db      	mvns	r3, r3
 80005f6:	693a      	ldr	r2, [r7, #16]
 80005f8:	4013      	ands	r3, r2
 80005fa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80005fc:	687b      	ldr	r3, [r7, #4]
 80005fe:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000602:	d025      	beq.n	8000650 <HAL_GPIO_Init+0x20c>
 8000604:	687b      	ldr	r3, [r7, #4]
 8000606:	4a4f      	ldr	r2, [pc, #316]	; (8000744 <HAL_GPIO_Init+0x300>)
 8000608:	4293      	cmp	r3, r2
 800060a:	d01f      	beq.n	800064c <HAL_GPIO_Init+0x208>
 800060c:	687b      	ldr	r3, [r7, #4]
 800060e:	4a4e      	ldr	r2, [pc, #312]	; (8000748 <HAL_GPIO_Init+0x304>)
 8000610:	4293      	cmp	r3, r2
 8000612:	d019      	beq.n	8000648 <HAL_GPIO_Init+0x204>
 8000614:	687b      	ldr	r3, [r7, #4]
 8000616:	4a4d      	ldr	r2, [pc, #308]	; (800074c <HAL_GPIO_Init+0x308>)
 8000618:	4293      	cmp	r3, r2
 800061a:	d013      	beq.n	8000644 <HAL_GPIO_Init+0x200>
 800061c:	687b      	ldr	r3, [r7, #4]
 800061e:	4a4c      	ldr	r2, [pc, #304]	; (8000750 <HAL_GPIO_Init+0x30c>)
 8000620:	4293      	cmp	r3, r2
 8000622:	d00d      	beq.n	8000640 <HAL_GPIO_Init+0x1fc>
 8000624:	687b      	ldr	r3, [r7, #4]
 8000626:	4a4b      	ldr	r2, [pc, #300]	; (8000754 <HAL_GPIO_Init+0x310>)
 8000628:	4293      	cmp	r3, r2
 800062a:	d007      	beq.n	800063c <HAL_GPIO_Init+0x1f8>
 800062c:	687b      	ldr	r3, [r7, #4]
 800062e:	4a4a      	ldr	r2, [pc, #296]	; (8000758 <HAL_GPIO_Init+0x314>)
 8000630:	4293      	cmp	r3, r2
 8000632:	d101      	bne.n	8000638 <HAL_GPIO_Init+0x1f4>
 8000634:	2306      	movs	r3, #6
 8000636:	e00c      	b.n	8000652 <HAL_GPIO_Init+0x20e>
 8000638:	2307      	movs	r3, #7
 800063a:	e00a      	b.n	8000652 <HAL_GPIO_Init+0x20e>
 800063c:	2305      	movs	r3, #5
 800063e:	e008      	b.n	8000652 <HAL_GPIO_Init+0x20e>
 8000640:	2304      	movs	r3, #4
 8000642:	e006      	b.n	8000652 <HAL_GPIO_Init+0x20e>
 8000644:	2303      	movs	r3, #3
 8000646:	e004      	b.n	8000652 <HAL_GPIO_Init+0x20e>
 8000648:	2302      	movs	r3, #2
 800064a:	e002      	b.n	8000652 <HAL_GPIO_Init+0x20e>
 800064c:	2301      	movs	r3, #1
 800064e:	e000      	b.n	8000652 <HAL_GPIO_Init+0x20e>
 8000650:	2300      	movs	r3, #0
 8000652:	697a      	ldr	r2, [r7, #20]
 8000654:	f002 0203 	and.w	r2, r2, #3
 8000658:	0092      	lsls	r2, r2, #2
 800065a:	4093      	lsls	r3, r2
 800065c:	693a      	ldr	r2, [r7, #16]
 800065e:	4313      	orrs	r3, r2
 8000660:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 8000662:	4937      	ldr	r1, [pc, #220]	; (8000740 <HAL_GPIO_Init+0x2fc>)
 8000664:	697b      	ldr	r3, [r7, #20]
 8000666:	089b      	lsrs	r3, r3, #2
 8000668:	3302      	adds	r3, #2
 800066a:	693a      	ldr	r2, [r7, #16]
 800066c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000670:	4b3a      	ldr	r3, [pc, #232]	; (800075c <HAL_GPIO_Init+0x318>)
 8000672:	681b      	ldr	r3, [r3, #0]
 8000674:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000676:	68fb      	ldr	r3, [r7, #12]
 8000678:	43db      	mvns	r3, r3
 800067a:	693a      	ldr	r2, [r7, #16]
 800067c:	4013      	ands	r3, r2
 800067e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000680:	683b      	ldr	r3, [r7, #0]
 8000682:	685b      	ldr	r3, [r3, #4]
 8000684:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000688:	2b00      	cmp	r3, #0
 800068a:	d003      	beq.n	8000694 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 800068c:	693a      	ldr	r2, [r7, #16]
 800068e:	68fb      	ldr	r3, [r7, #12]
 8000690:	4313      	orrs	r3, r2
 8000692:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000694:	4a31      	ldr	r2, [pc, #196]	; (800075c <HAL_GPIO_Init+0x318>)
 8000696:	693b      	ldr	r3, [r7, #16]
 8000698:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800069a:	4b30      	ldr	r3, [pc, #192]	; (800075c <HAL_GPIO_Init+0x318>)
 800069c:	685b      	ldr	r3, [r3, #4]
 800069e:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80006a0:	68fb      	ldr	r3, [r7, #12]
 80006a2:	43db      	mvns	r3, r3
 80006a4:	693a      	ldr	r2, [r7, #16]
 80006a6:	4013      	ands	r3, r2
 80006a8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80006aa:	683b      	ldr	r3, [r7, #0]
 80006ac:	685b      	ldr	r3, [r3, #4]
 80006ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80006b2:	2b00      	cmp	r3, #0
 80006b4:	d003      	beq.n	80006be <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 80006b6:	693a      	ldr	r2, [r7, #16]
 80006b8:	68fb      	ldr	r3, [r7, #12]
 80006ba:	4313      	orrs	r3, r2
 80006bc:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80006be:	4a27      	ldr	r2, [pc, #156]	; (800075c <HAL_GPIO_Init+0x318>)
 80006c0:	693b      	ldr	r3, [r7, #16]
 80006c2:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80006c4:	4b25      	ldr	r3, [pc, #148]	; (800075c <HAL_GPIO_Init+0x318>)
 80006c6:	689b      	ldr	r3, [r3, #8]
 80006c8:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80006ca:	68fb      	ldr	r3, [r7, #12]
 80006cc:	43db      	mvns	r3, r3
 80006ce:	693a      	ldr	r2, [r7, #16]
 80006d0:	4013      	ands	r3, r2
 80006d2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80006d4:	683b      	ldr	r3, [r7, #0]
 80006d6:	685b      	ldr	r3, [r3, #4]
 80006d8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80006dc:	2b00      	cmp	r3, #0
 80006de:	d003      	beq.n	80006e8 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 80006e0:	693a      	ldr	r2, [r7, #16]
 80006e2:	68fb      	ldr	r3, [r7, #12]
 80006e4:	4313      	orrs	r3, r2
 80006e6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80006e8:	4a1c      	ldr	r2, [pc, #112]	; (800075c <HAL_GPIO_Init+0x318>)
 80006ea:	693b      	ldr	r3, [r7, #16]
 80006ec:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80006ee:	4b1b      	ldr	r3, [pc, #108]	; (800075c <HAL_GPIO_Init+0x318>)
 80006f0:	68db      	ldr	r3, [r3, #12]
 80006f2:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80006f4:	68fb      	ldr	r3, [r7, #12]
 80006f6:	43db      	mvns	r3, r3
 80006f8:	693a      	ldr	r2, [r7, #16]
 80006fa:	4013      	ands	r3, r2
 80006fc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80006fe:	683b      	ldr	r3, [r7, #0]
 8000700:	685b      	ldr	r3, [r3, #4]
 8000702:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000706:	2b00      	cmp	r3, #0
 8000708:	d003      	beq.n	8000712 <HAL_GPIO_Init+0x2ce>
        {
          temp |= iocurrent;
 800070a:	693a      	ldr	r2, [r7, #16]
 800070c:	68fb      	ldr	r3, [r7, #12]
 800070e:	4313      	orrs	r3, r2
 8000710:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000712:	4a12      	ldr	r2, [pc, #72]	; (800075c <HAL_GPIO_Init+0x318>)
 8000714:	693b      	ldr	r3, [r7, #16]
 8000716:	60d3      	str	r3, [r2, #12]
      }
    }
    
    position++;
 8000718:	697b      	ldr	r3, [r7, #20]
 800071a:	3301      	adds	r3, #1
 800071c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != RESET)
 800071e:	683b      	ldr	r3, [r7, #0]
 8000720:	681a      	ldr	r2, [r3, #0]
 8000722:	697b      	ldr	r3, [r7, #20]
 8000724:	fa22 f303 	lsr.w	r3, r2, r3
 8000728:	2b00      	cmp	r3, #0
 800072a:	f47f ae97 	bne.w	800045c <HAL_GPIO_Init+0x18>
  }
}
 800072e:	bf00      	nop
 8000730:	371c      	adds	r7, #28
 8000732:	46bd      	mov	sp, r7
 8000734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000738:	4770      	bx	lr
 800073a:	bf00      	nop
 800073c:	40021000 	.word	0x40021000
 8000740:	40010000 	.word	0x40010000
 8000744:	48000400 	.word	0x48000400
 8000748:	48000800 	.word	0x48000800
 800074c:	48000c00 	.word	0x48000c00
 8000750:	48001000 	.word	0x48001000
 8000754:	48001400 	.word	0x48001400
 8000758:	48001800 	.word	0x48001800
 800075c:	40010400 	.word	0x40010400

08000760 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000760:	b580      	push	{r7, lr}
 8000762:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 8000766:	af00      	add	r7, sp, #0
 8000768:	1d3b      	adds	r3, r7, #4
 800076a:	6018      	str	r0, [r3, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800076c:	1d3b      	adds	r3, r7, #4
 800076e:	681b      	ldr	r3, [r3, #0]
 8000770:	2b00      	cmp	r3, #0
 8000772:	d102      	bne.n	800077a <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 8000774:	2301      	movs	r3, #1
 8000776:	f000 beda 	b.w	800152e <HAL_RCC_OscConfig+0xdce>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800077a:	1d3b      	adds	r3, r7, #4
 800077c:	681b      	ldr	r3, [r3, #0]
 800077e:	681b      	ldr	r3, [r3, #0]
 8000780:	f003 0301 	and.w	r3, r3, #1
 8000784:	2b00      	cmp	r3, #0
 8000786:	f000 8164 	beq.w	8000a52 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 800078a:	4bb0      	ldr	r3, [pc, #704]	; (8000a4c <HAL_RCC_OscConfig+0x2ec>)
 800078c:	685b      	ldr	r3, [r3, #4]
 800078e:	f003 030c 	and.w	r3, r3, #12
 8000792:	2b04      	cmp	r3, #4
 8000794:	d00c      	beq.n	80007b0 <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000796:	4bad      	ldr	r3, [pc, #692]	; (8000a4c <HAL_RCC_OscConfig+0x2ec>)
 8000798:	685b      	ldr	r3, [r3, #4]
 800079a:	f003 030c 	and.w	r3, r3, #12
 800079e:	2b08      	cmp	r3, #8
 80007a0:	d15a      	bne.n	8000858 <HAL_RCC_OscConfig+0xf8>
 80007a2:	4baa      	ldr	r3, [pc, #680]	; (8000a4c <HAL_RCC_OscConfig+0x2ec>)
 80007a4:	685b      	ldr	r3, [r3, #4]
 80007a6:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 80007aa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80007ae:	d153      	bne.n	8000858 <HAL_RCC_OscConfig+0xf8>
 80007b0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80007b4:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80007b8:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 80007bc:	fa93 f3a3 	rbit	r3, r3
 80007c0:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80007c4:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80007c8:	fab3 f383 	clz	r3, r3
 80007cc:	b2db      	uxtb	r3, r3
 80007ce:	095b      	lsrs	r3, r3, #5
 80007d0:	b2db      	uxtb	r3, r3
 80007d2:	f043 0301 	orr.w	r3, r3, #1
 80007d6:	b2db      	uxtb	r3, r3
 80007d8:	2b01      	cmp	r3, #1
 80007da:	d102      	bne.n	80007e2 <HAL_RCC_OscConfig+0x82>
 80007dc:	4b9b      	ldr	r3, [pc, #620]	; (8000a4c <HAL_RCC_OscConfig+0x2ec>)
 80007de:	681b      	ldr	r3, [r3, #0]
 80007e0:	e015      	b.n	800080e <HAL_RCC_OscConfig+0xae>
 80007e2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80007e6:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80007ea:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 80007ee:	fa93 f3a3 	rbit	r3, r3
 80007f2:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 80007f6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80007fa:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 80007fe:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 8000802:	fa93 f3a3 	rbit	r3, r3
 8000806:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 800080a:	4b90      	ldr	r3, [pc, #576]	; (8000a4c <HAL_RCC_OscConfig+0x2ec>)
 800080c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800080e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000812:	f8c7 21dc 	str.w	r2, [r7, #476]	; 0x1dc
 8000816:	f8d7 21dc 	ldr.w	r2, [r7, #476]	; 0x1dc
 800081a:	fa92 f2a2 	rbit	r2, r2
 800081e:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
  return(result);
 8000822:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8000826:	fab2 f282 	clz	r2, r2
 800082a:	b252      	sxtb	r2, r2
 800082c:	f042 0220 	orr.w	r2, r2, #32
 8000830:	b252      	sxtb	r2, r2
 8000832:	b2d2      	uxtb	r2, r2
 8000834:	f002 021f 	and.w	r2, r2, #31
 8000838:	2101      	movs	r1, #1
 800083a:	fa01 f202 	lsl.w	r2, r1, r2
 800083e:	4013      	ands	r3, r2
 8000840:	2b00      	cmp	r3, #0
 8000842:	f000 8105 	beq.w	8000a50 <HAL_RCC_OscConfig+0x2f0>
 8000846:	1d3b      	adds	r3, r7, #4
 8000848:	681b      	ldr	r3, [r3, #0]
 800084a:	685b      	ldr	r3, [r3, #4]
 800084c:	2b00      	cmp	r3, #0
 800084e:	f040 80ff 	bne.w	8000a50 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8000852:	2301      	movs	r3, #1
 8000854:	f000 be6b 	b.w	800152e <HAL_RCC_OscConfig+0xdce>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000858:	1d3b      	adds	r3, r7, #4
 800085a:	681b      	ldr	r3, [r3, #0]
 800085c:	685b      	ldr	r3, [r3, #4]
 800085e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000862:	d106      	bne.n	8000872 <HAL_RCC_OscConfig+0x112>
 8000864:	4b79      	ldr	r3, [pc, #484]	; (8000a4c <HAL_RCC_OscConfig+0x2ec>)
 8000866:	681b      	ldr	r3, [r3, #0]
 8000868:	4a78      	ldr	r2, [pc, #480]	; (8000a4c <HAL_RCC_OscConfig+0x2ec>)
 800086a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800086e:	6013      	str	r3, [r2, #0]
 8000870:	e030      	b.n	80008d4 <HAL_RCC_OscConfig+0x174>
 8000872:	1d3b      	adds	r3, r7, #4
 8000874:	681b      	ldr	r3, [r3, #0]
 8000876:	685b      	ldr	r3, [r3, #4]
 8000878:	2b00      	cmp	r3, #0
 800087a:	d10c      	bne.n	8000896 <HAL_RCC_OscConfig+0x136>
 800087c:	4b73      	ldr	r3, [pc, #460]	; (8000a4c <HAL_RCC_OscConfig+0x2ec>)
 800087e:	681b      	ldr	r3, [r3, #0]
 8000880:	4a72      	ldr	r2, [pc, #456]	; (8000a4c <HAL_RCC_OscConfig+0x2ec>)
 8000882:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000886:	6013      	str	r3, [r2, #0]
 8000888:	4b70      	ldr	r3, [pc, #448]	; (8000a4c <HAL_RCC_OscConfig+0x2ec>)
 800088a:	681b      	ldr	r3, [r3, #0]
 800088c:	4a6f      	ldr	r2, [pc, #444]	; (8000a4c <HAL_RCC_OscConfig+0x2ec>)
 800088e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000892:	6013      	str	r3, [r2, #0]
 8000894:	e01e      	b.n	80008d4 <HAL_RCC_OscConfig+0x174>
 8000896:	1d3b      	adds	r3, r7, #4
 8000898:	681b      	ldr	r3, [r3, #0]
 800089a:	685b      	ldr	r3, [r3, #4]
 800089c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80008a0:	d10c      	bne.n	80008bc <HAL_RCC_OscConfig+0x15c>
 80008a2:	4b6a      	ldr	r3, [pc, #424]	; (8000a4c <HAL_RCC_OscConfig+0x2ec>)
 80008a4:	681b      	ldr	r3, [r3, #0]
 80008a6:	4a69      	ldr	r2, [pc, #420]	; (8000a4c <HAL_RCC_OscConfig+0x2ec>)
 80008a8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80008ac:	6013      	str	r3, [r2, #0]
 80008ae:	4b67      	ldr	r3, [pc, #412]	; (8000a4c <HAL_RCC_OscConfig+0x2ec>)
 80008b0:	681b      	ldr	r3, [r3, #0]
 80008b2:	4a66      	ldr	r2, [pc, #408]	; (8000a4c <HAL_RCC_OscConfig+0x2ec>)
 80008b4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80008b8:	6013      	str	r3, [r2, #0]
 80008ba:	e00b      	b.n	80008d4 <HAL_RCC_OscConfig+0x174>
 80008bc:	4b63      	ldr	r3, [pc, #396]	; (8000a4c <HAL_RCC_OscConfig+0x2ec>)
 80008be:	681b      	ldr	r3, [r3, #0]
 80008c0:	4a62      	ldr	r2, [pc, #392]	; (8000a4c <HAL_RCC_OscConfig+0x2ec>)
 80008c2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80008c6:	6013      	str	r3, [r2, #0]
 80008c8:	4b60      	ldr	r3, [pc, #384]	; (8000a4c <HAL_RCC_OscConfig+0x2ec>)
 80008ca:	681b      	ldr	r3, [r3, #0]
 80008cc:	4a5f      	ldr	r2, [pc, #380]	; (8000a4c <HAL_RCC_OscConfig+0x2ec>)
 80008ce:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80008d2:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80008d4:	1d3b      	adds	r3, r7, #4
 80008d6:	681b      	ldr	r3, [r3, #0]
 80008d8:	685b      	ldr	r3, [r3, #4]
 80008da:	2b00      	cmp	r3, #0
 80008dc:	d05a      	beq.n	8000994 <HAL_RCC_OscConfig+0x234>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80008de:	f7ff fcbf 	bl	8000260 <HAL_GetTick>
 80008e2:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80008e6:	e00a      	b.n	80008fe <HAL_RCC_OscConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80008e8:	f7ff fcba 	bl	8000260 <HAL_GetTick>
 80008ec:	4602      	mov	r2, r0
 80008ee:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80008f2:	1ad3      	subs	r3, r2, r3
 80008f4:	2b64      	cmp	r3, #100	; 0x64
 80008f6:	d902      	bls.n	80008fe <HAL_RCC_OscConfig+0x19e>
          {
            return HAL_TIMEOUT;
 80008f8:	2303      	movs	r3, #3
 80008fa:	f000 be18 	b.w	800152e <HAL_RCC_OscConfig+0xdce>
 80008fe:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000902:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000906:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 800090a:	fa93 f3a3 	rbit	r3, r3
 800090e:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
  return(result);
 8000912:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000916:	fab3 f383 	clz	r3, r3
 800091a:	b2db      	uxtb	r3, r3
 800091c:	095b      	lsrs	r3, r3, #5
 800091e:	b2db      	uxtb	r3, r3
 8000920:	f043 0301 	orr.w	r3, r3, #1
 8000924:	b2db      	uxtb	r3, r3
 8000926:	2b01      	cmp	r3, #1
 8000928:	d102      	bne.n	8000930 <HAL_RCC_OscConfig+0x1d0>
 800092a:	4b48      	ldr	r3, [pc, #288]	; (8000a4c <HAL_RCC_OscConfig+0x2ec>)
 800092c:	681b      	ldr	r3, [r3, #0]
 800092e:	e015      	b.n	800095c <HAL_RCC_OscConfig+0x1fc>
 8000930:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000934:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000938:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 800093c:	fa93 f3a3 	rbit	r3, r3
 8000940:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
 8000944:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000948:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 800094c:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 8000950:	fa93 f3a3 	rbit	r3, r3
 8000954:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8000958:	4b3c      	ldr	r3, [pc, #240]	; (8000a4c <HAL_RCC_OscConfig+0x2ec>)
 800095a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800095c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000960:	f8c7 21bc 	str.w	r2, [r7, #444]	; 0x1bc
 8000964:	f8d7 21bc 	ldr.w	r2, [r7, #444]	; 0x1bc
 8000968:	fa92 f2a2 	rbit	r2, r2
 800096c:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
  return(result);
 8000970:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8000974:	fab2 f282 	clz	r2, r2
 8000978:	b252      	sxtb	r2, r2
 800097a:	f042 0220 	orr.w	r2, r2, #32
 800097e:	b252      	sxtb	r2, r2
 8000980:	b2d2      	uxtb	r2, r2
 8000982:	f002 021f 	and.w	r2, r2, #31
 8000986:	2101      	movs	r1, #1
 8000988:	fa01 f202 	lsl.w	r2, r1, r2
 800098c:	4013      	ands	r3, r2
 800098e:	2b00      	cmp	r3, #0
 8000990:	d0aa      	beq.n	80008e8 <HAL_RCC_OscConfig+0x188>
 8000992:	e05e      	b.n	8000a52 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000994:	f7ff fc64 	bl	8000260 <HAL_GetTick>
 8000998:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800099c:	e00a      	b.n	80009b4 <HAL_RCC_OscConfig+0x254>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800099e:	f7ff fc5f 	bl	8000260 <HAL_GetTick>
 80009a2:	4602      	mov	r2, r0
 80009a4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80009a8:	1ad3      	subs	r3, r2, r3
 80009aa:	2b64      	cmp	r3, #100	; 0x64
 80009ac:	d902      	bls.n	80009b4 <HAL_RCC_OscConfig+0x254>
          {
            return HAL_TIMEOUT;
 80009ae:	2303      	movs	r3, #3
 80009b0:	f000 bdbd 	b.w	800152e <HAL_RCC_OscConfig+0xdce>
 80009b4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80009b8:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80009bc:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 80009c0:	fa93 f3a3 	rbit	r3, r3
 80009c4:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
  return(result);
 80009c8:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80009cc:	fab3 f383 	clz	r3, r3
 80009d0:	b2db      	uxtb	r3, r3
 80009d2:	095b      	lsrs	r3, r3, #5
 80009d4:	b2db      	uxtb	r3, r3
 80009d6:	f043 0301 	orr.w	r3, r3, #1
 80009da:	b2db      	uxtb	r3, r3
 80009dc:	2b01      	cmp	r3, #1
 80009de:	d102      	bne.n	80009e6 <HAL_RCC_OscConfig+0x286>
 80009e0:	4b1a      	ldr	r3, [pc, #104]	; (8000a4c <HAL_RCC_OscConfig+0x2ec>)
 80009e2:	681b      	ldr	r3, [r3, #0]
 80009e4:	e015      	b.n	8000a12 <HAL_RCC_OscConfig+0x2b2>
 80009e6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80009ea:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80009ee:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 80009f2:	fa93 f3a3 	rbit	r3, r3
 80009f6:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
 80009fa:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80009fe:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8000a02:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8000a06:	fa93 f3a3 	rbit	r3, r3
 8000a0a:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8000a0e:	4b0f      	ldr	r3, [pc, #60]	; (8000a4c <HAL_RCC_OscConfig+0x2ec>)
 8000a10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000a12:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000a16:	f8c7 219c 	str.w	r2, [r7, #412]	; 0x19c
 8000a1a:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 8000a1e:	fa92 f2a2 	rbit	r2, r2
 8000a22:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
  return(result);
 8000a26:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8000a2a:	fab2 f282 	clz	r2, r2
 8000a2e:	b252      	sxtb	r2, r2
 8000a30:	f042 0220 	orr.w	r2, r2, #32
 8000a34:	b252      	sxtb	r2, r2
 8000a36:	b2d2      	uxtb	r2, r2
 8000a38:	f002 021f 	and.w	r2, r2, #31
 8000a3c:	2101      	movs	r1, #1
 8000a3e:	fa01 f202 	lsl.w	r2, r1, r2
 8000a42:	4013      	ands	r3, r2
 8000a44:	2b00      	cmp	r3, #0
 8000a46:	d1aa      	bne.n	800099e <HAL_RCC_OscConfig+0x23e>
 8000a48:	e003      	b.n	8000a52 <HAL_RCC_OscConfig+0x2f2>
 8000a4a:	bf00      	nop
 8000a4c:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000a50:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000a52:	1d3b      	adds	r3, r7, #4
 8000a54:	681b      	ldr	r3, [r3, #0]
 8000a56:	681b      	ldr	r3, [r3, #0]
 8000a58:	f003 0302 	and.w	r3, r3, #2
 8000a5c:	2b00      	cmp	r3, #0
 8000a5e:	f000 8171 	beq.w	8000d44 <HAL_RCC_OscConfig+0x5e4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000a62:	4bd0      	ldr	r3, [pc, #832]	; (8000da4 <HAL_RCC_OscConfig+0x644>)
 8000a64:	685b      	ldr	r3, [r3, #4]
 8000a66:	f003 030c 	and.w	r3, r3, #12
 8000a6a:	2b00      	cmp	r3, #0
 8000a6c:	d00c      	beq.n	8000a88 <HAL_RCC_OscConfig+0x328>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000a6e:	4bcd      	ldr	r3, [pc, #820]	; (8000da4 <HAL_RCC_OscConfig+0x644>)
 8000a70:	685b      	ldr	r3, [r3, #4]
 8000a72:	f003 030c 	and.w	r3, r3, #12
 8000a76:	2b08      	cmp	r3, #8
 8000a78:	d16e      	bne.n	8000b58 <HAL_RCC_OscConfig+0x3f8>
 8000a7a:	4bca      	ldr	r3, [pc, #808]	; (8000da4 <HAL_RCC_OscConfig+0x644>)
 8000a7c:	685b      	ldr	r3, [r3, #4]
 8000a7e:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 8000a82:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8000a86:	d167      	bne.n	8000b58 <HAL_RCC_OscConfig+0x3f8>
 8000a88:	2302      	movs	r3, #2
 8000a8a:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000a8e:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
 8000a92:	fa93 f3a3 	rbit	r3, r3
 8000a96:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
  return(result);
 8000a9a:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000a9e:	fab3 f383 	clz	r3, r3
 8000aa2:	b2db      	uxtb	r3, r3
 8000aa4:	095b      	lsrs	r3, r3, #5
 8000aa6:	b2db      	uxtb	r3, r3
 8000aa8:	f043 0301 	orr.w	r3, r3, #1
 8000aac:	b2db      	uxtb	r3, r3
 8000aae:	2b01      	cmp	r3, #1
 8000ab0:	d102      	bne.n	8000ab8 <HAL_RCC_OscConfig+0x358>
 8000ab2:	4bbc      	ldr	r3, [pc, #752]	; (8000da4 <HAL_RCC_OscConfig+0x644>)
 8000ab4:	681b      	ldr	r3, [r3, #0]
 8000ab6:	e013      	b.n	8000ae0 <HAL_RCC_OscConfig+0x380>
 8000ab8:	2302      	movs	r3, #2
 8000aba:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000abe:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 8000ac2:	fa93 f3a3 	rbit	r3, r3
 8000ac6:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 8000aca:	2302      	movs	r3, #2
 8000acc:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8000ad0:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 8000ad4:	fa93 f3a3 	rbit	r3, r3
 8000ad8:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8000adc:	4bb1      	ldr	r3, [pc, #708]	; (8000da4 <HAL_RCC_OscConfig+0x644>)
 8000ade:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ae0:	2202      	movs	r2, #2
 8000ae2:	f8c7 217c 	str.w	r2, [r7, #380]	; 0x17c
 8000ae6:	f8d7 217c 	ldr.w	r2, [r7, #380]	; 0x17c
 8000aea:	fa92 f2a2 	rbit	r2, r2
 8000aee:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
  return(result);
 8000af2:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8000af6:	fab2 f282 	clz	r2, r2
 8000afa:	b252      	sxtb	r2, r2
 8000afc:	f042 0220 	orr.w	r2, r2, #32
 8000b00:	b252      	sxtb	r2, r2
 8000b02:	b2d2      	uxtb	r2, r2
 8000b04:	f002 021f 	and.w	r2, r2, #31
 8000b08:	2101      	movs	r1, #1
 8000b0a:	fa01 f202 	lsl.w	r2, r1, r2
 8000b0e:	4013      	ands	r3, r2
 8000b10:	2b00      	cmp	r3, #0
 8000b12:	d007      	beq.n	8000b24 <HAL_RCC_OscConfig+0x3c4>
 8000b14:	1d3b      	adds	r3, r7, #4
 8000b16:	681b      	ldr	r3, [r3, #0]
 8000b18:	68db      	ldr	r3, [r3, #12]
 8000b1a:	2b01      	cmp	r3, #1
 8000b1c:	d002      	beq.n	8000b24 <HAL_RCC_OscConfig+0x3c4>
      {
        return HAL_ERROR;
 8000b1e:	2301      	movs	r3, #1
 8000b20:	f000 bd05 	b.w	800152e <HAL_RCC_OscConfig+0xdce>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000b24:	4b9f      	ldr	r3, [pc, #636]	; (8000da4 <HAL_RCC_OscConfig+0x644>)
 8000b26:	681b      	ldr	r3, [r3, #0]
 8000b28:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000b2c:	1d3b      	adds	r3, r7, #4
 8000b2e:	681b      	ldr	r3, [r3, #0]
 8000b30:	6919      	ldr	r1, [r3, #16]
 8000b32:	23f8      	movs	r3, #248	; 0xf8
 8000b34:	f8c7 3174 	str.w	r3, [r7, #372]	; 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000b38:	f8d7 3174 	ldr.w	r3, [r7, #372]	; 0x174
 8000b3c:	fa93 f3a3 	rbit	r3, r3
 8000b40:	f8c7 3170 	str.w	r3, [r7, #368]	; 0x170
  return(result);
 8000b44:	f8d7 3170 	ldr.w	r3, [r7, #368]	; 0x170
 8000b48:	fab3 f383 	clz	r3, r3
 8000b4c:	fa01 f303 	lsl.w	r3, r1, r3
 8000b50:	4994      	ldr	r1, [pc, #592]	; (8000da4 <HAL_RCC_OscConfig+0x644>)
 8000b52:	4313      	orrs	r3, r2
 8000b54:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000b56:	e0f5      	b.n	8000d44 <HAL_RCC_OscConfig+0x5e4>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000b58:	1d3b      	adds	r3, r7, #4
 8000b5a:	681b      	ldr	r3, [r3, #0]
 8000b5c:	68db      	ldr	r3, [r3, #12]
 8000b5e:	2b00      	cmp	r3, #0
 8000b60:	f000 8085 	beq.w	8000c6e <HAL_RCC_OscConfig+0x50e>
 8000b64:	2301      	movs	r3, #1
 8000b66:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000b6a:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 8000b6e:	fa93 f3a3 	rbit	r3, r3
 8000b72:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
  return(result);
 8000b76:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000b7a:	fab3 f383 	clz	r3, r3
 8000b7e:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8000b82:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8000b86:	009b      	lsls	r3, r3, #2
 8000b88:	461a      	mov	r2, r3
 8000b8a:	2301      	movs	r3, #1
 8000b8c:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000b8e:	f7ff fb67 	bl	8000260 <HAL_GetTick>
 8000b92:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000b96:	e00a      	b.n	8000bae <HAL_RCC_OscConfig+0x44e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000b98:	f7ff fb62 	bl	8000260 <HAL_GetTick>
 8000b9c:	4602      	mov	r2, r0
 8000b9e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8000ba2:	1ad3      	subs	r3, r2, r3
 8000ba4:	2b02      	cmp	r3, #2
 8000ba6:	d902      	bls.n	8000bae <HAL_RCC_OscConfig+0x44e>
          {
            return HAL_TIMEOUT;
 8000ba8:	2303      	movs	r3, #3
 8000baa:	f000 bcc0 	b.w	800152e <HAL_RCC_OscConfig+0xdce>
 8000bae:	2302      	movs	r3, #2
 8000bb0:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000bb4:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 8000bb8:	fa93 f3a3 	rbit	r3, r3
 8000bbc:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
  return(result);
 8000bc0:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000bc4:	fab3 f383 	clz	r3, r3
 8000bc8:	b2db      	uxtb	r3, r3
 8000bca:	095b      	lsrs	r3, r3, #5
 8000bcc:	b2db      	uxtb	r3, r3
 8000bce:	f043 0301 	orr.w	r3, r3, #1
 8000bd2:	b2db      	uxtb	r3, r3
 8000bd4:	2b01      	cmp	r3, #1
 8000bd6:	d102      	bne.n	8000bde <HAL_RCC_OscConfig+0x47e>
 8000bd8:	4b72      	ldr	r3, [pc, #456]	; (8000da4 <HAL_RCC_OscConfig+0x644>)
 8000bda:	681b      	ldr	r3, [r3, #0]
 8000bdc:	e013      	b.n	8000c06 <HAL_RCC_OscConfig+0x4a6>
 8000bde:	2302      	movs	r3, #2
 8000be0:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000be4:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 8000be8:	fa93 f3a3 	rbit	r3, r3
 8000bec:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 8000bf0:	2302      	movs	r3, #2
 8000bf2:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8000bf6:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 8000bfa:	fa93 f3a3 	rbit	r3, r3
 8000bfe:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8000c02:	4b68      	ldr	r3, [pc, #416]	; (8000da4 <HAL_RCC_OscConfig+0x644>)
 8000c04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000c06:	2202      	movs	r2, #2
 8000c08:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 8000c0c:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 8000c10:	fa92 f2a2 	rbit	r2, r2
 8000c14:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
  return(result);
 8000c18:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8000c1c:	fab2 f282 	clz	r2, r2
 8000c20:	b252      	sxtb	r2, r2
 8000c22:	f042 0220 	orr.w	r2, r2, #32
 8000c26:	b252      	sxtb	r2, r2
 8000c28:	b2d2      	uxtb	r2, r2
 8000c2a:	f002 021f 	and.w	r2, r2, #31
 8000c2e:	2101      	movs	r1, #1
 8000c30:	fa01 f202 	lsl.w	r2, r1, r2
 8000c34:	4013      	ands	r3, r2
 8000c36:	2b00      	cmp	r3, #0
 8000c38:	d0ae      	beq.n	8000b98 <HAL_RCC_OscConfig+0x438>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000c3a:	4b5a      	ldr	r3, [pc, #360]	; (8000da4 <HAL_RCC_OscConfig+0x644>)
 8000c3c:	681b      	ldr	r3, [r3, #0]
 8000c3e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000c42:	1d3b      	adds	r3, r7, #4
 8000c44:	681b      	ldr	r3, [r3, #0]
 8000c46:	6919      	ldr	r1, [r3, #16]
 8000c48:	23f8      	movs	r3, #248	; 0xf8
 8000c4a:	f8c7 3144 	str.w	r3, [r7, #324]	; 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000c4e:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 8000c52:	fa93 f3a3 	rbit	r3, r3
 8000c56:	f8c7 3140 	str.w	r3, [r7, #320]	; 0x140
  return(result);
 8000c5a:	f8d7 3140 	ldr.w	r3, [r7, #320]	; 0x140
 8000c5e:	fab3 f383 	clz	r3, r3
 8000c62:	fa01 f303 	lsl.w	r3, r1, r3
 8000c66:	494f      	ldr	r1, [pc, #316]	; (8000da4 <HAL_RCC_OscConfig+0x644>)
 8000c68:	4313      	orrs	r3, r2
 8000c6a:	600b      	str	r3, [r1, #0]
 8000c6c:	e06a      	b.n	8000d44 <HAL_RCC_OscConfig+0x5e4>
 8000c6e:	2301      	movs	r3, #1
 8000c70:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000c74:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 8000c78:	fa93 f3a3 	rbit	r3, r3
 8000c7c:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
  return(result);
 8000c80:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000c84:	fab3 f383 	clz	r3, r3
 8000c88:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8000c8c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8000c90:	009b      	lsls	r3, r3, #2
 8000c92:	461a      	mov	r2, r3
 8000c94:	2300      	movs	r3, #0
 8000c96:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c98:	f7ff fae2 	bl	8000260 <HAL_GetTick>
 8000c9c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000ca0:	e00a      	b.n	8000cb8 <HAL_RCC_OscConfig+0x558>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000ca2:	f7ff fadd 	bl	8000260 <HAL_GetTick>
 8000ca6:	4602      	mov	r2, r0
 8000ca8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8000cac:	1ad3      	subs	r3, r2, r3
 8000cae:	2b02      	cmp	r3, #2
 8000cb0:	d902      	bls.n	8000cb8 <HAL_RCC_OscConfig+0x558>
          {
            return HAL_TIMEOUT;
 8000cb2:	2303      	movs	r3, #3
 8000cb4:	f000 bc3b 	b.w	800152e <HAL_RCC_OscConfig+0xdce>
 8000cb8:	2302      	movs	r3, #2
 8000cba:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000cbe:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8000cc2:	fa93 f3a3 	rbit	r3, r3
 8000cc6:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  return(result);
 8000cca:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000cce:	fab3 f383 	clz	r3, r3
 8000cd2:	b2db      	uxtb	r3, r3
 8000cd4:	095b      	lsrs	r3, r3, #5
 8000cd6:	b2db      	uxtb	r3, r3
 8000cd8:	f043 0301 	orr.w	r3, r3, #1
 8000cdc:	b2db      	uxtb	r3, r3
 8000cde:	2b01      	cmp	r3, #1
 8000ce0:	d102      	bne.n	8000ce8 <HAL_RCC_OscConfig+0x588>
 8000ce2:	4b30      	ldr	r3, [pc, #192]	; (8000da4 <HAL_RCC_OscConfig+0x644>)
 8000ce4:	681b      	ldr	r3, [r3, #0]
 8000ce6:	e013      	b.n	8000d10 <HAL_RCC_OscConfig+0x5b0>
 8000ce8:	2302      	movs	r3, #2
 8000cea:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000cee:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8000cf2:	fa93 f3a3 	rbit	r3, r3
 8000cf6:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8000cfa:	2302      	movs	r3, #2
 8000cfc:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8000d00:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8000d04:	fa93 f3a3 	rbit	r3, r3
 8000d08:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8000d0c:	4b25      	ldr	r3, [pc, #148]	; (8000da4 <HAL_RCC_OscConfig+0x644>)
 8000d0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000d10:	2202      	movs	r2, #2
 8000d12:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 8000d16:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 8000d1a:	fa92 f2a2 	rbit	r2, r2
 8000d1e:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
  return(result);
 8000d22:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8000d26:	fab2 f282 	clz	r2, r2
 8000d2a:	b252      	sxtb	r2, r2
 8000d2c:	f042 0220 	orr.w	r2, r2, #32
 8000d30:	b252      	sxtb	r2, r2
 8000d32:	b2d2      	uxtb	r2, r2
 8000d34:	f002 021f 	and.w	r2, r2, #31
 8000d38:	2101      	movs	r1, #1
 8000d3a:	fa01 f202 	lsl.w	r2, r1, r2
 8000d3e:	4013      	ands	r3, r2
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d1ae      	bne.n	8000ca2 <HAL_RCC_OscConfig+0x542>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000d44:	1d3b      	adds	r3, r7, #4
 8000d46:	681b      	ldr	r3, [r3, #0]
 8000d48:	681b      	ldr	r3, [r3, #0]
 8000d4a:	f003 0308 	and.w	r3, r3, #8
 8000d4e:	2b00      	cmp	r3, #0
 8000d50:	f000 80d7 	beq.w	8000f02 <HAL_RCC_OscConfig+0x7a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000d54:	1d3b      	adds	r3, r7, #4
 8000d56:	681b      	ldr	r3, [r3, #0]
 8000d58:	695b      	ldr	r3, [r3, #20]
 8000d5a:	2b00      	cmp	r3, #0
 8000d5c:	d066      	beq.n	8000e2c <HAL_RCC_OscConfig+0x6cc>
 8000d5e:	2301      	movs	r3, #1
 8000d60:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d64:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8000d68:	fa93 f3a3 	rbit	r3, r3
 8000d6c:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
  return(result);
 8000d70:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000d74:	fab3 f383 	clz	r3, r3
 8000d78:	461a      	mov	r2, r3
 8000d7a:	4b0b      	ldr	r3, [pc, #44]	; (8000da8 <HAL_RCC_OscConfig+0x648>)
 8000d7c:	4413      	add	r3, r2
 8000d7e:	009b      	lsls	r3, r3, #2
 8000d80:	461a      	mov	r2, r3
 8000d82:	2301      	movs	r3, #1
 8000d84:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000d86:	f7ff fa6b 	bl	8000260 <HAL_GetTick>
 8000d8a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000d8e:	e00d      	b.n	8000dac <HAL_RCC_OscConfig+0x64c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000d90:	f7ff fa66 	bl	8000260 <HAL_GetTick>
 8000d94:	4602      	mov	r2, r0
 8000d96:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8000d9a:	1ad3      	subs	r3, r2, r3
 8000d9c:	2b02      	cmp	r3, #2
 8000d9e:	d905      	bls.n	8000dac <HAL_RCC_OscConfig+0x64c>
        {
          return HAL_TIMEOUT;
 8000da0:	2303      	movs	r3, #3
 8000da2:	e3c4      	b.n	800152e <HAL_RCC_OscConfig+0xdce>
 8000da4:	40021000 	.word	0x40021000
 8000da8:	10908120 	.word	0x10908120
 8000dac:	2302      	movs	r3, #2
 8000dae:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000db2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8000db6:	fa93 f3a3 	rbit	r3, r3
 8000dba:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8000dbe:	2302      	movs	r3, #2
 8000dc0:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8000dc4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8000dc8:	fa93 f2a3 	rbit	r2, r3
 8000dcc:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8000dd0:	601a      	str	r2, [r3, #0]
 8000dd2:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8000dd6:	2202      	movs	r2, #2
 8000dd8:	601a      	str	r2, [r3, #0]
 8000dda:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8000dde:	681b      	ldr	r3, [r3, #0]
 8000de0:	fa93 f2a3 	rbit	r2, r3
 8000de4:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8000de8:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000dea:	4ba5      	ldr	r3, [pc, #660]	; (8001080 <HAL_RCC_OscConfig+0x920>)
 8000dec:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000dee:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8000df2:	2102      	movs	r1, #2
 8000df4:	6019      	str	r1, [r3, #0]
 8000df6:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8000dfa:	681b      	ldr	r3, [r3, #0]
 8000dfc:	fa93 f1a3 	rbit	r1, r3
 8000e00:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8000e04:	6019      	str	r1, [r3, #0]
  return(result);
 8000e06:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8000e0a:	681b      	ldr	r3, [r3, #0]
 8000e0c:	fab3 f383 	clz	r3, r3
 8000e10:	b25b      	sxtb	r3, r3
 8000e12:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8000e16:	b25b      	sxtb	r3, r3
 8000e18:	b2db      	uxtb	r3, r3
 8000e1a:	f003 031f 	and.w	r3, r3, #31
 8000e1e:	2101      	movs	r1, #1
 8000e20:	fa01 f303 	lsl.w	r3, r1, r3
 8000e24:	4013      	ands	r3, r2
 8000e26:	2b00      	cmp	r3, #0
 8000e28:	d0b2      	beq.n	8000d90 <HAL_RCC_OscConfig+0x630>
 8000e2a:	e06a      	b.n	8000f02 <HAL_RCC_OscConfig+0x7a2>
 8000e2c:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8000e30:	2201      	movs	r2, #1
 8000e32:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e34:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8000e38:	681b      	ldr	r3, [r3, #0]
 8000e3a:	fa93 f2a3 	rbit	r2, r3
 8000e3e:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8000e42:	601a      	str	r2, [r3, #0]
  return(result);
 8000e44:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8000e48:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000e4a:	fab3 f383 	clz	r3, r3
 8000e4e:	461a      	mov	r2, r3
 8000e50:	4b8c      	ldr	r3, [pc, #560]	; (8001084 <HAL_RCC_OscConfig+0x924>)
 8000e52:	4413      	add	r3, r2
 8000e54:	009b      	lsls	r3, r3, #2
 8000e56:	461a      	mov	r2, r3
 8000e58:	2300      	movs	r3, #0
 8000e5a:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000e5c:	f7ff fa00 	bl	8000260 <HAL_GetTick>
 8000e60:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000e64:	e009      	b.n	8000e7a <HAL_RCC_OscConfig+0x71a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000e66:	f7ff f9fb 	bl	8000260 <HAL_GetTick>
 8000e6a:	4602      	mov	r2, r0
 8000e6c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8000e70:	1ad3      	subs	r3, r2, r3
 8000e72:	2b02      	cmp	r3, #2
 8000e74:	d901      	bls.n	8000e7a <HAL_RCC_OscConfig+0x71a>
        {
          return HAL_TIMEOUT;
 8000e76:	2303      	movs	r3, #3
 8000e78:	e359      	b.n	800152e <HAL_RCC_OscConfig+0xdce>
 8000e7a:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8000e7e:	2202      	movs	r2, #2
 8000e80:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e82:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8000e86:	681b      	ldr	r3, [r3, #0]
 8000e88:	fa93 f2a3 	rbit	r2, r3
 8000e8c:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8000e90:	601a      	str	r2, [r3, #0]
 8000e92:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8000e96:	2202      	movs	r2, #2
 8000e98:	601a      	str	r2, [r3, #0]
 8000e9a:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8000e9e:	681b      	ldr	r3, [r3, #0]
 8000ea0:	fa93 f2a3 	rbit	r2, r3
 8000ea4:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8000ea8:	601a      	str	r2, [r3, #0]
 8000eaa:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8000eae:	2202      	movs	r2, #2
 8000eb0:	601a      	str	r2, [r3, #0]
 8000eb2:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8000eb6:	681b      	ldr	r3, [r3, #0]
 8000eb8:	fa93 f2a3 	rbit	r2, r3
 8000ebc:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8000ec0:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000ec2:	4b6f      	ldr	r3, [pc, #444]	; (8001080 <HAL_RCC_OscConfig+0x920>)
 8000ec4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000ec6:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8000eca:	2102      	movs	r1, #2
 8000ecc:	6019      	str	r1, [r3, #0]
 8000ece:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8000ed2:	681b      	ldr	r3, [r3, #0]
 8000ed4:	fa93 f1a3 	rbit	r1, r3
 8000ed8:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8000edc:	6019      	str	r1, [r3, #0]
  return(result);
 8000ede:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8000ee2:	681b      	ldr	r3, [r3, #0]
 8000ee4:	fab3 f383 	clz	r3, r3
 8000ee8:	b25b      	sxtb	r3, r3
 8000eea:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8000eee:	b25b      	sxtb	r3, r3
 8000ef0:	b2db      	uxtb	r3, r3
 8000ef2:	f003 031f 	and.w	r3, r3, #31
 8000ef6:	2101      	movs	r1, #1
 8000ef8:	fa01 f303 	lsl.w	r3, r1, r3
 8000efc:	4013      	ands	r3, r2
 8000efe:	2b00      	cmp	r3, #0
 8000f00:	d1b1      	bne.n	8000e66 <HAL_RCC_OscConfig+0x706>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000f02:	1d3b      	adds	r3, r7, #4
 8000f04:	681b      	ldr	r3, [r3, #0]
 8000f06:	681b      	ldr	r3, [r3, #0]
 8000f08:	f003 0304 	and.w	r3, r3, #4
 8000f0c:	2b00      	cmp	r3, #0
 8000f0e:	f000 8159 	beq.w	80011c4 <HAL_RCC_OscConfig+0xa64>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000f12:	2300      	movs	r3, #0
 8000f14:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000f18:	4b59      	ldr	r3, [pc, #356]	; (8001080 <HAL_RCC_OscConfig+0x920>)
 8000f1a:	69db      	ldr	r3, [r3, #28]
 8000f1c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f20:	2b00      	cmp	r3, #0
 8000f22:	d112      	bne.n	8000f4a <HAL_RCC_OscConfig+0x7ea>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000f24:	4b56      	ldr	r3, [pc, #344]	; (8001080 <HAL_RCC_OscConfig+0x920>)
 8000f26:	69db      	ldr	r3, [r3, #28]
 8000f28:	4a55      	ldr	r2, [pc, #340]	; (8001080 <HAL_RCC_OscConfig+0x920>)
 8000f2a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000f2e:	61d3      	str	r3, [r2, #28]
 8000f30:	4b53      	ldr	r3, [pc, #332]	; (8001080 <HAL_RCC_OscConfig+0x920>)
 8000f32:	69db      	ldr	r3, [r3, #28]
 8000f34:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8000f38:	f107 030c 	add.w	r3, r7, #12
 8000f3c:	601a      	str	r2, [r3, #0]
 8000f3e:	f107 030c 	add.w	r3, r7, #12
 8000f42:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8000f44:	2301      	movs	r3, #1
 8000f46:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000f4a:	4b4f      	ldr	r3, [pc, #316]	; (8001088 <HAL_RCC_OscConfig+0x928>)
 8000f4c:	681b      	ldr	r3, [r3, #0]
 8000f4e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000f52:	2b00      	cmp	r3, #0
 8000f54:	d11a      	bne.n	8000f8c <HAL_RCC_OscConfig+0x82c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000f56:	4b4c      	ldr	r3, [pc, #304]	; (8001088 <HAL_RCC_OscConfig+0x928>)
 8000f58:	681b      	ldr	r3, [r3, #0]
 8000f5a:	4a4b      	ldr	r2, [pc, #300]	; (8001088 <HAL_RCC_OscConfig+0x928>)
 8000f5c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000f60:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000f62:	f7ff f97d 	bl	8000260 <HAL_GetTick>
 8000f66:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000f6a:	e009      	b.n	8000f80 <HAL_RCC_OscConfig+0x820>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000f6c:	f7ff f978 	bl	8000260 <HAL_GetTick>
 8000f70:	4602      	mov	r2, r0
 8000f72:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8000f76:	1ad3      	subs	r3, r2, r3
 8000f78:	2b64      	cmp	r3, #100	; 0x64
 8000f7a:	d901      	bls.n	8000f80 <HAL_RCC_OscConfig+0x820>
        {
          return HAL_TIMEOUT;
 8000f7c:	2303      	movs	r3, #3
 8000f7e:	e2d6      	b.n	800152e <HAL_RCC_OscConfig+0xdce>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000f80:	4b41      	ldr	r3, [pc, #260]	; (8001088 <HAL_RCC_OscConfig+0x928>)
 8000f82:	681b      	ldr	r3, [r3, #0]
 8000f84:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000f88:	2b00      	cmp	r3, #0
 8000f8a:	d0ef      	beq.n	8000f6c <HAL_RCC_OscConfig+0x80c>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000f8c:	1d3b      	adds	r3, r7, #4
 8000f8e:	681b      	ldr	r3, [r3, #0]
 8000f90:	689b      	ldr	r3, [r3, #8]
 8000f92:	2b01      	cmp	r3, #1
 8000f94:	d106      	bne.n	8000fa4 <HAL_RCC_OscConfig+0x844>
 8000f96:	4b3a      	ldr	r3, [pc, #232]	; (8001080 <HAL_RCC_OscConfig+0x920>)
 8000f98:	6a1b      	ldr	r3, [r3, #32]
 8000f9a:	4a39      	ldr	r2, [pc, #228]	; (8001080 <HAL_RCC_OscConfig+0x920>)
 8000f9c:	f043 0301 	orr.w	r3, r3, #1
 8000fa0:	6213      	str	r3, [r2, #32]
 8000fa2:	e02f      	b.n	8001004 <HAL_RCC_OscConfig+0x8a4>
 8000fa4:	1d3b      	adds	r3, r7, #4
 8000fa6:	681b      	ldr	r3, [r3, #0]
 8000fa8:	689b      	ldr	r3, [r3, #8]
 8000faa:	2b00      	cmp	r3, #0
 8000fac:	d10c      	bne.n	8000fc8 <HAL_RCC_OscConfig+0x868>
 8000fae:	4b34      	ldr	r3, [pc, #208]	; (8001080 <HAL_RCC_OscConfig+0x920>)
 8000fb0:	6a1b      	ldr	r3, [r3, #32]
 8000fb2:	4a33      	ldr	r2, [pc, #204]	; (8001080 <HAL_RCC_OscConfig+0x920>)
 8000fb4:	f023 0301 	bic.w	r3, r3, #1
 8000fb8:	6213      	str	r3, [r2, #32]
 8000fba:	4b31      	ldr	r3, [pc, #196]	; (8001080 <HAL_RCC_OscConfig+0x920>)
 8000fbc:	6a1b      	ldr	r3, [r3, #32]
 8000fbe:	4a30      	ldr	r2, [pc, #192]	; (8001080 <HAL_RCC_OscConfig+0x920>)
 8000fc0:	f023 0304 	bic.w	r3, r3, #4
 8000fc4:	6213      	str	r3, [r2, #32]
 8000fc6:	e01d      	b.n	8001004 <HAL_RCC_OscConfig+0x8a4>
 8000fc8:	1d3b      	adds	r3, r7, #4
 8000fca:	681b      	ldr	r3, [r3, #0]
 8000fcc:	689b      	ldr	r3, [r3, #8]
 8000fce:	2b05      	cmp	r3, #5
 8000fd0:	d10c      	bne.n	8000fec <HAL_RCC_OscConfig+0x88c>
 8000fd2:	4b2b      	ldr	r3, [pc, #172]	; (8001080 <HAL_RCC_OscConfig+0x920>)
 8000fd4:	6a1b      	ldr	r3, [r3, #32]
 8000fd6:	4a2a      	ldr	r2, [pc, #168]	; (8001080 <HAL_RCC_OscConfig+0x920>)
 8000fd8:	f043 0304 	orr.w	r3, r3, #4
 8000fdc:	6213      	str	r3, [r2, #32]
 8000fde:	4b28      	ldr	r3, [pc, #160]	; (8001080 <HAL_RCC_OscConfig+0x920>)
 8000fe0:	6a1b      	ldr	r3, [r3, #32]
 8000fe2:	4a27      	ldr	r2, [pc, #156]	; (8001080 <HAL_RCC_OscConfig+0x920>)
 8000fe4:	f043 0301 	orr.w	r3, r3, #1
 8000fe8:	6213      	str	r3, [r2, #32]
 8000fea:	e00b      	b.n	8001004 <HAL_RCC_OscConfig+0x8a4>
 8000fec:	4b24      	ldr	r3, [pc, #144]	; (8001080 <HAL_RCC_OscConfig+0x920>)
 8000fee:	6a1b      	ldr	r3, [r3, #32]
 8000ff0:	4a23      	ldr	r2, [pc, #140]	; (8001080 <HAL_RCC_OscConfig+0x920>)
 8000ff2:	f023 0301 	bic.w	r3, r3, #1
 8000ff6:	6213      	str	r3, [r2, #32]
 8000ff8:	4b21      	ldr	r3, [pc, #132]	; (8001080 <HAL_RCC_OscConfig+0x920>)
 8000ffa:	6a1b      	ldr	r3, [r3, #32]
 8000ffc:	4a20      	ldr	r2, [pc, #128]	; (8001080 <HAL_RCC_OscConfig+0x920>)
 8000ffe:	f023 0304 	bic.w	r3, r3, #4
 8001002:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001004:	1d3b      	adds	r3, r7, #4
 8001006:	681b      	ldr	r3, [r3, #0]
 8001008:	689b      	ldr	r3, [r3, #8]
 800100a:	2b00      	cmp	r3, #0
 800100c:	d06b      	beq.n	80010e6 <HAL_RCC_OscConfig+0x986>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800100e:	f7ff f927 	bl	8000260 <HAL_GetTick>
 8001012:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001016:	e00b      	b.n	8001030 <HAL_RCC_OscConfig+0x8d0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001018:	f7ff f922 	bl	8000260 <HAL_GetTick>
 800101c:	4602      	mov	r2, r0
 800101e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001022:	1ad3      	subs	r3, r2, r3
 8001024:	f241 3288 	movw	r2, #5000	; 0x1388
 8001028:	4293      	cmp	r3, r2
 800102a:	d901      	bls.n	8001030 <HAL_RCC_OscConfig+0x8d0>
        {
          return HAL_TIMEOUT;
 800102c:	2303      	movs	r3, #3
 800102e:	e27e      	b.n	800152e <HAL_RCC_OscConfig+0xdce>
 8001030:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8001034:	2202      	movs	r2, #2
 8001036:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001038:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 800103c:	681b      	ldr	r3, [r3, #0]
 800103e:	fa93 f2a3 	rbit	r2, r3
 8001042:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8001046:	601a      	str	r2, [r3, #0]
 8001048:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 800104c:	2202      	movs	r2, #2
 800104e:	601a      	str	r2, [r3, #0]
 8001050:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8001054:	681b      	ldr	r3, [r3, #0]
 8001056:	fa93 f2a3 	rbit	r2, r3
 800105a:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 800105e:	601a      	str	r2, [r3, #0]
  return(result);
 8001060:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8001064:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001066:	fab3 f383 	clz	r3, r3
 800106a:	b2db      	uxtb	r3, r3
 800106c:	095b      	lsrs	r3, r3, #5
 800106e:	b2db      	uxtb	r3, r3
 8001070:	f043 0302 	orr.w	r3, r3, #2
 8001074:	b2db      	uxtb	r3, r3
 8001076:	2b02      	cmp	r3, #2
 8001078:	d108      	bne.n	800108c <HAL_RCC_OscConfig+0x92c>
 800107a:	4b01      	ldr	r3, [pc, #4]	; (8001080 <HAL_RCC_OscConfig+0x920>)
 800107c:	6a1b      	ldr	r3, [r3, #32]
 800107e:	e013      	b.n	80010a8 <HAL_RCC_OscConfig+0x948>
 8001080:	40021000 	.word	0x40021000
 8001084:	10908120 	.word	0x10908120
 8001088:	40007000 	.word	0x40007000
 800108c:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8001090:	2202      	movs	r2, #2
 8001092:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001094:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8001098:	681b      	ldr	r3, [r3, #0]
 800109a:	fa93 f2a3 	rbit	r2, r3
 800109e:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 80010a2:	601a      	str	r2, [r3, #0]
 80010a4:	4bc0      	ldr	r3, [pc, #768]	; (80013a8 <HAL_RCC_OscConfig+0xc48>)
 80010a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80010a8:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 80010ac:	2102      	movs	r1, #2
 80010ae:	6011      	str	r1, [r2, #0]
 80010b0:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 80010b4:	6812      	ldr	r2, [r2, #0]
 80010b6:	fa92 f1a2 	rbit	r1, r2
 80010ba:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 80010be:	6011      	str	r1, [r2, #0]
  return(result);
 80010c0:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 80010c4:	6812      	ldr	r2, [r2, #0]
 80010c6:	fab2 f282 	clz	r2, r2
 80010ca:	b252      	sxtb	r2, r2
 80010cc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80010d0:	b252      	sxtb	r2, r2
 80010d2:	b2d2      	uxtb	r2, r2
 80010d4:	f002 021f 	and.w	r2, r2, #31
 80010d8:	2101      	movs	r1, #1
 80010da:	fa01 f202 	lsl.w	r2, r1, r2
 80010de:	4013      	ands	r3, r2
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	d099      	beq.n	8001018 <HAL_RCC_OscConfig+0x8b8>
 80010e4:	e064      	b.n	80011b0 <HAL_RCC_OscConfig+0xa50>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80010e6:	f7ff f8bb 	bl	8000260 <HAL_GetTick>
 80010ea:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80010ee:	e00b      	b.n	8001108 <HAL_RCC_OscConfig+0x9a8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80010f0:	f7ff f8b6 	bl	8000260 <HAL_GetTick>
 80010f4:	4602      	mov	r2, r0
 80010f6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80010fa:	1ad3      	subs	r3, r2, r3
 80010fc:	f241 3288 	movw	r2, #5000	; 0x1388
 8001100:	4293      	cmp	r3, r2
 8001102:	d901      	bls.n	8001108 <HAL_RCC_OscConfig+0x9a8>
        {
          return HAL_TIMEOUT;
 8001104:	2303      	movs	r3, #3
 8001106:	e212      	b.n	800152e <HAL_RCC_OscConfig+0xdce>
 8001108:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800110c:	2202      	movs	r2, #2
 800110e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001110:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	fa93 f2a3 	rbit	r2, r3
 800111a:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 800111e:	601a      	str	r2, [r3, #0]
 8001120:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001124:	2202      	movs	r2, #2
 8001126:	601a      	str	r2, [r3, #0]
 8001128:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	fa93 f2a3 	rbit	r2, r3
 8001132:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8001136:	601a      	str	r2, [r3, #0]
  return(result);
 8001138:	f107 0398 	add.w	r3, r7, #152	; 0x98
 800113c:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800113e:	fab3 f383 	clz	r3, r3
 8001142:	b2db      	uxtb	r3, r3
 8001144:	095b      	lsrs	r3, r3, #5
 8001146:	b2db      	uxtb	r3, r3
 8001148:	f043 0302 	orr.w	r3, r3, #2
 800114c:	b2db      	uxtb	r3, r3
 800114e:	2b02      	cmp	r3, #2
 8001150:	d102      	bne.n	8001158 <HAL_RCC_OscConfig+0x9f8>
 8001152:	4b95      	ldr	r3, [pc, #596]	; (80013a8 <HAL_RCC_OscConfig+0xc48>)
 8001154:	6a1b      	ldr	r3, [r3, #32]
 8001156:	e00d      	b.n	8001174 <HAL_RCC_OscConfig+0xa14>
 8001158:	f107 0394 	add.w	r3, r7, #148	; 0x94
 800115c:	2202      	movs	r2, #2
 800115e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001160:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	fa93 f2a3 	rbit	r2, r3
 800116a:	f107 0390 	add.w	r3, r7, #144	; 0x90
 800116e:	601a      	str	r2, [r3, #0]
 8001170:	4b8d      	ldr	r3, [pc, #564]	; (80013a8 <HAL_RCC_OscConfig+0xc48>)
 8001172:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001174:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 8001178:	2102      	movs	r1, #2
 800117a:	6011      	str	r1, [r2, #0]
 800117c:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 8001180:	6812      	ldr	r2, [r2, #0]
 8001182:	fa92 f1a2 	rbit	r1, r2
 8001186:	f107 0288 	add.w	r2, r7, #136	; 0x88
 800118a:	6011      	str	r1, [r2, #0]
  return(result);
 800118c:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8001190:	6812      	ldr	r2, [r2, #0]
 8001192:	fab2 f282 	clz	r2, r2
 8001196:	b252      	sxtb	r2, r2
 8001198:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800119c:	b252      	sxtb	r2, r2
 800119e:	b2d2      	uxtb	r2, r2
 80011a0:	f002 021f 	and.w	r2, r2, #31
 80011a4:	2101      	movs	r1, #1
 80011a6:	fa01 f202 	lsl.w	r2, r1, r2
 80011aa:	4013      	ands	r3, r2
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	d19f      	bne.n	80010f0 <HAL_RCC_OscConfig+0x990>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80011b0:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 80011b4:	2b01      	cmp	r3, #1
 80011b6:	d105      	bne.n	80011c4 <HAL_RCC_OscConfig+0xa64>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80011b8:	4b7b      	ldr	r3, [pc, #492]	; (80013a8 <HAL_RCC_OscConfig+0xc48>)
 80011ba:	69db      	ldr	r3, [r3, #28]
 80011bc:	4a7a      	ldr	r2, [pc, #488]	; (80013a8 <HAL_RCC_OscConfig+0xc48>)
 80011be:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80011c2:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80011c4:	1d3b      	adds	r3, r7, #4
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	699b      	ldr	r3, [r3, #24]
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	f000 81ae 	beq.w	800152c <HAL_RCC_OscConfig+0xdcc>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80011d0:	4b75      	ldr	r3, [pc, #468]	; (80013a8 <HAL_RCC_OscConfig+0xc48>)
 80011d2:	685b      	ldr	r3, [r3, #4]
 80011d4:	f003 030c 	and.w	r3, r3, #12
 80011d8:	2b08      	cmp	r3, #8
 80011da:	f000 81a5 	beq.w	8001528 <HAL_RCC_OscConfig+0xdc8>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80011de:	1d3b      	adds	r3, r7, #4
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	699b      	ldr	r3, [r3, #24]
 80011e4:	2b02      	cmp	r3, #2
 80011e6:	f040 811d 	bne.w	8001424 <HAL_RCC_OscConfig+0xcc4>
 80011ea:	f107 0384 	add.w	r3, r7, #132	; 0x84
 80011ee:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80011f2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80011f4:	f107 0384 	add.w	r3, r7, #132	; 0x84
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	fa93 f2a3 	rbit	r2, r3
 80011fe:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8001202:	601a      	str	r2, [r3, #0]
  return(result);
 8001204:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8001208:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800120a:	fab3 f383 	clz	r3, r3
 800120e:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001212:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001216:	009b      	lsls	r3, r3, #2
 8001218:	461a      	mov	r2, r3
 800121a:	2300      	movs	r3, #0
 800121c:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800121e:	f7ff f81f 	bl	8000260 <HAL_GetTick>
 8001222:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001226:	e009      	b.n	800123c <HAL_RCC_OscConfig+0xadc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001228:	f7ff f81a 	bl	8000260 <HAL_GetTick>
 800122c:	4602      	mov	r2, r0
 800122e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001232:	1ad3      	subs	r3, r2, r3
 8001234:	2b02      	cmp	r3, #2
 8001236:	d901      	bls.n	800123c <HAL_RCC_OscConfig+0xadc>
          {
            return HAL_TIMEOUT;
 8001238:	2303      	movs	r3, #3
 800123a:	e178      	b.n	800152e <HAL_RCC_OscConfig+0xdce>
 800123c:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8001240:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001244:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001246:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	fa93 f2a3 	rbit	r2, r3
 8001250:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8001254:	601a      	str	r2, [r3, #0]
  return(result);
 8001256:	f107 0378 	add.w	r3, r7, #120	; 0x78
 800125a:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800125c:	fab3 f383 	clz	r3, r3
 8001260:	b2db      	uxtb	r3, r3
 8001262:	095b      	lsrs	r3, r3, #5
 8001264:	b2db      	uxtb	r3, r3
 8001266:	f043 0301 	orr.w	r3, r3, #1
 800126a:	b2db      	uxtb	r3, r3
 800126c:	2b01      	cmp	r3, #1
 800126e:	d102      	bne.n	8001276 <HAL_RCC_OscConfig+0xb16>
 8001270:	4b4d      	ldr	r3, [pc, #308]	; (80013a8 <HAL_RCC_OscConfig+0xc48>)
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	e01b      	b.n	80012ae <HAL_RCC_OscConfig+0xb4e>
 8001276:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800127a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800127e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001280:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	fa93 f2a3 	rbit	r2, r3
 800128a:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800128e:	601a      	str	r2, [r3, #0]
 8001290:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8001294:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001298:	601a      	str	r2, [r3, #0]
 800129a:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	fa93 f2a3 	rbit	r2, r3
 80012a4:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80012a8:	601a      	str	r2, [r3, #0]
 80012aa:	4b3f      	ldr	r3, [pc, #252]	; (80013a8 <HAL_RCC_OscConfig+0xc48>)
 80012ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012ae:	f107 0264 	add.w	r2, r7, #100	; 0x64
 80012b2:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80012b6:	6011      	str	r1, [r2, #0]
 80012b8:	f107 0264 	add.w	r2, r7, #100	; 0x64
 80012bc:	6812      	ldr	r2, [r2, #0]
 80012be:	fa92 f1a2 	rbit	r1, r2
 80012c2:	f107 0260 	add.w	r2, r7, #96	; 0x60
 80012c6:	6011      	str	r1, [r2, #0]
  return(result);
 80012c8:	f107 0260 	add.w	r2, r7, #96	; 0x60
 80012cc:	6812      	ldr	r2, [r2, #0]
 80012ce:	fab2 f282 	clz	r2, r2
 80012d2:	b252      	sxtb	r2, r2
 80012d4:	f042 0220 	orr.w	r2, r2, #32
 80012d8:	b252      	sxtb	r2, r2
 80012da:	b2d2      	uxtb	r2, r2
 80012dc:	f002 021f 	and.w	r2, r2, #31
 80012e0:	2101      	movs	r1, #1
 80012e2:	fa01 f202 	lsl.w	r2, r1, r2
 80012e6:	4013      	ands	r3, r2
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	d19d      	bne.n	8001228 <HAL_RCC_OscConfig+0xac8>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80012ec:	4b2e      	ldr	r3, [pc, #184]	; (80013a8 <HAL_RCC_OscConfig+0xc48>)
 80012ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80012f0:	f023 020f 	bic.w	r2, r3, #15
 80012f4:	1d3b      	adds	r3, r7, #4
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012fa:	492b      	ldr	r1, [pc, #172]	; (80013a8 <HAL_RCC_OscConfig+0xc48>)
 80012fc:	4313      	orrs	r3, r2
 80012fe:	62cb      	str	r3, [r1, #44]	; 0x2c
 8001300:	4b29      	ldr	r3, [pc, #164]	; (80013a8 <HAL_RCC_OscConfig+0xc48>)
 8001302:	685b      	ldr	r3, [r3, #4]
 8001304:	f423 1276 	bic.w	r2, r3, #4030464	; 0x3d8000
 8001308:	1d3b      	adds	r3, r7, #4
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	6a19      	ldr	r1, [r3, #32]
 800130e:	1d3b      	adds	r3, r7, #4
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	69db      	ldr	r3, [r3, #28]
 8001314:	430b      	orrs	r3, r1
 8001316:	4924      	ldr	r1, [pc, #144]	; (80013a8 <HAL_RCC_OscConfig+0xc48>)
 8001318:	4313      	orrs	r3, r2
 800131a:	604b      	str	r3, [r1, #4]
 800131c:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001320:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001324:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001326:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	fa93 f2a3 	rbit	r2, r3
 8001330:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001334:	601a      	str	r2, [r3, #0]
  return(result);
 8001336:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800133a:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800133c:	fab3 f383 	clz	r3, r3
 8001340:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001344:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001348:	009b      	lsls	r3, r3, #2
 800134a:	461a      	mov	r2, r3
 800134c:	2301      	movs	r3, #1
 800134e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001350:	f7fe ff86 	bl	8000260 <HAL_GetTick>
 8001354:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001358:	e009      	b.n	800136e <HAL_RCC_OscConfig+0xc0e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800135a:	f7fe ff81 	bl	8000260 <HAL_GetTick>
 800135e:	4602      	mov	r2, r0
 8001360:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001364:	1ad3      	subs	r3, r2, r3
 8001366:	2b02      	cmp	r3, #2
 8001368:	d901      	bls.n	800136e <HAL_RCC_OscConfig+0xc0e>
          {
            return HAL_TIMEOUT;
 800136a:	2303      	movs	r3, #3
 800136c:	e0df      	b.n	800152e <HAL_RCC_OscConfig+0xdce>
 800136e:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001372:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001376:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001378:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	fa93 f2a3 	rbit	r2, r3
 8001382:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001386:	601a      	str	r2, [r3, #0]
  return(result);
 8001388:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800138c:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800138e:	fab3 f383 	clz	r3, r3
 8001392:	b2db      	uxtb	r3, r3
 8001394:	095b      	lsrs	r3, r3, #5
 8001396:	b2db      	uxtb	r3, r3
 8001398:	f043 0301 	orr.w	r3, r3, #1
 800139c:	b2db      	uxtb	r3, r3
 800139e:	2b01      	cmp	r3, #1
 80013a0:	d104      	bne.n	80013ac <HAL_RCC_OscConfig+0xc4c>
 80013a2:	4b01      	ldr	r3, [pc, #4]	; (80013a8 <HAL_RCC_OscConfig+0xc48>)
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	e01d      	b.n	80013e4 <HAL_RCC_OscConfig+0xc84>
 80013a8:	40021000 	.word	0x40021000
 80013ac:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80013b0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80013b4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80013b6:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	fa93 f2a3 	rbit	r2, r3
 80013c0:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80013c4:	601a      	str	r2, [r3, #0]
 80013c6:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80013ca:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80013ce:	601a      	str	r2, [r3, #0]
 80013d0:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	fa93 f2a3 	rbit	r2, r3
 80013da:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80013de:	601a      	str	r2, [r3, #0]
 80013e0:	4b55      	ldr	r3, [pc, #340]	; (8001538 <HAL_RCC_OscConfig+0xdd8>)
 80013e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013e4:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 80013e8:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80013ec:	6011      	str	r1, [r2, #0]
 80013ee:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 80013f2:	6812      	ldr	r2, [r2, #0]
 80013f4:	fa92 f1a2 	rbit	r1, r2
 80013f8:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80013fc:	6011      	str	r1, [r2, #0]
  return(result);
 80013fe:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8001402:	6812      	ldr	r2, [r2, #0]
 8001404:	fab2 f282 	clz	r2, r2
 8001408:	b252      	sxtb	r2, r2
 800140a:	f042 0220 	orr.w	r2, r2, #32
 800140e:	b252      	sxtb	r2, r2
 8001410:	b2d2      	uxtb	r2, r2
 8001412:	f002 021f 	and.w	r2, r2, #31
 8001416:	2101      	movs	r1, #1
 8001418:	fa01 f202 	lsl.w	r2, r1, r2
 800141c:	4013      	ands	r3, r2
 800141e:	2b00      	cmp	r3, #0
 8001420:	d09b      	beq.n	800135a <HAL_RCC_OscConfig+0xbfa>
 8001422:	e083      	b.n	800152c <HAL_RCC_OscConfig+0xdcc>
 8001424:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001428:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800142c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800142e:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	fa93 f2a3 	rbit	r2, r3
 8001438:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800143c:	601a      	str	r2, [r3, #0]
  return(result);
 800143e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001442:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001444:	fab3 f383 	clz	r3, r3
 8001448:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800144c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001450:	009b      	lsls	r3, r3, #2
 8001452:	461a      	mov	r2, r3
 8001454:	2300      	movs	r3, #0
 8001456:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001458:	f7fe ff02 	bl	8000260 <HAL_GetTick>
 800145c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001460:	e009      	b.n	8001476 <HAL_RCC_OscConfig+0xd16>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001462:	f7fe fefd 	bl	8000260 <HAL_GetTick>
 8001466:	4602      	mov	r2, r0
 8001468:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800146c:	1ad3      	subs	r3, r2, r3
 800146e:	2b02      	cmp	r3, #2
 8001470:	d901      	bls.n	8001476 <HAL_RCC_OscConfig+0xd16>
          {
            return HAL_TIMEOUT;
 8001472:	2303      	movs	r3, #3
 8001474:	e05b      	b.n	800152e <HAL_RCC_OscConfig+0xdce>
 8001476:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800147a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800147e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001480:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	fa93 f2a3 	rbit	r2, r3
 800148a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800148e:	601a      	str	r2, [r3, #0]
  return(result);
 8001490:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001494:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001496:	fab3 f383 	clz	r3, r3
 800149a:	b2db      	uxtb	r3, r3
 800149c:	095b      	lsrs	r3, r3, #5
 800149e:	b2db      	uxtb	r3, r3
 80014a0:	f043 0301 	orr.w	r3, r3, #1
 80014a4:	b2db      	uxtb	r3, r3
 80014a6:	2b01      	cmp	r3, #1
 80014a8:	d102      	bne.n	80014b0 <HAL_RCC_OscConfig+0xd50>
 80014aa:	4b23      	ldr	r3, [pc, #140]	; (8001538 <HAL_RCC_OscConfig+0xdd8>)
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	e01b      	b.n	80014e8 <HAL_RCC_OscConfig+0xd88>
 80014b0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80014b4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80014b8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80014ba:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	fa93 f2a3 	rbit	r2, r3
 80014c4:	f107 0320 	add.w	r3, r7, #32
 80014c8:	601a      	str	r2, [r3, #0]
 80014ca:	f107 031c 	add.w	r3, r7, #28
 80014ce:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80014d2:	601a      	str	r2, [r3, #0]
 80014d4:	f107 031c 	add.w	r3, r7, #28
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	fa93 f2a3 	rbit	r2, r3
 80014de:	f107 0318 	add.w	r3, r7, #24
 80014e2:	601a      	str	r2, [r3, #0]
 80014e4:	4b14      	ldr	r3, [pc, #80]	; (8001538 <HAL_RCC_OscConfig+0xdd8>)
 80014e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014e8:	f107 0214 	add.w	r2, r7, #20
 80014ec:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80014f0:	6011      	str	r1, [r2, #0]
 80014f2:	f107 0214 	add.w	r2, r7, #20
 80014f6:	6812      	ldr	r2, [r2, #0]
 80014f8:	fa92 f1a2 	rbit	r1, r2
 80014fc:	f107 0210 	add.w	r2, r7, #16
 8001500:	6011      	str	r1, [r2, #0]
  return(result);
 8001502:	f107 0210 	add.w	r2, r7, #16
 8001506:	6812      	ldr	r2, [r2, #0]
 8001508:	fab2 f282 	clz	r2, r2
 800150c:	b252      	sxtb	r2, r2
 800150e:	f042 0220 	orr.w	r2, r2, #32
 8001512:	b252      	sxtb	r2, r2
 8001514:	b2d2      	uxtb	r2, r2
 8001516:	f002 021f 	and.w	r2, r2, #31
 800151a:	2101      	movs	r1, #1
 800151c:	fa01 f202 	lsl.w	r2, r1, r2
 8001520:	4013      	ands	r3, r2
 8001522:	2b00      	cmp	r3, #0
 8001524:	d19d      	bne.n	8001462 <HAL_RCC_OscConfig+0xd02>
 8001526:	e001      	b.n	800152c <HAL_RCC_OscConfig+0xdcc>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8001528:	2301      	movs	r3, #1
 800152a:	e000      	b.n	800152e <HAL_RCC_OscConfig+0xdce>
    }
  }
  
  return HAL_OK;
 800152c:	2300      	movs	r3, #0
}
 800152e:	4618      	mov	r0, r3
 8001530:	f507 7700 	add.w	r7, r7, #512	; 0x200
 8001534:	46bd      	mov	sp, r7
 8001536:	bd80      	pop	{r7, pc}
 8001538:	40021000 	.word	0x40021000

0800153c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800153c:	b580      	push	{r7, lr}
 800153e:	b09e      	sub	sp, #120	; 0x78
 8001540:	af00      	add	r7, sp, #0
 8001542:	6078      	str	r0, [r7, #4]
 8001544:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001546:	2300      	movs	r3, #0
 8001548:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	2b00      	cmp	r3, #0
 800154e:	d101      	bne.n	8001554 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001550:	2301      	movs	r3, #1
 8001552:	e164      	b.n	800181e <HAL_RCC_ClockConfig+0x2e2>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001554:	4b92      	ldr	r3, [pc, #584]	; (80017a0 <HAL_RCC_ClockConfig+0x264>)
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	f003 0307 	and.w	r3, r3, #7
 800155c:	683a      	ldr	r2, [r7, #0]
 800155e:	429a      	cmp	r2, r3
 8001560:	d910      	bls.n	8001584 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001562:	4b8f      	ldr	r3, [pc, #572]	; (80017a0 <HAL_RCC_ClockConfig+0x264>)
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	f023 0207 	bic.w	r2, r3, #7
 800156a:	498d      	ldr	r1, [pc, #564]	; (80017a0 <HAL_RCC_ClockConfig+0x264>)
 800156c:	683b      	ldr	r3, [r7, #0]
 800156e:	4313      	orrs	r3, r2
 8001570:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001572:	4b8b      	ldr	r3, [pc, #556]	; (80017a0 <HAL_RCC_ClockConfig+0x264>)
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	f003 0307 	and.w	r3, r3, #7
 800157a:	683a      	ldr	r2, [r7, #0]
 800157c:	429a      	cmp	r2, r3
 800157e:	d001      	beq.n	8001584 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001580:	2301      	movs	r3, #1
 8001582:	e14c      	b.n	800181e <HAL_RCC_ClockConfig+0x2e2>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	f003 0302 	and.w	r3, r3, #2
 800158c:	2b00      	cmp	r3, #0
 800158e:	d008      	beq.n	80015a2 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001590:	4b84      	ldr	r3, [pc, #528]	; (80017a4 <HAL_RCC_ClockConfig+0x268>)
 8001592:	685b      	ldr	r3, [r3, #4]
 8001594:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	689b      	ldr	r3, [r3, #8]
 800159c:	4981      	ldr	r1, [pc, #516]	; (80017a4 <HAL_RCC_ClockConfig+0x268>)
 800159e:	4313      	orrs	r3, r2
 80015a0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	f003 0301 	and.w	r3, r3, #1
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	f000 80df 	beq.w	800176e <HAL_RCC_ClockConfig+0x232>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	685b      	ldr	r3, [r3, #4]
 80015b4:	2b01      	cmp	r3, #1
 80015b6:	d13d      	bne.n	8001634 <HAL_RCC_ClockConfig+0xf8>
 80015b8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80015bc:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015be:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80015c0:	fa93 f3a3 	rbit	r3, r3
 80015c4:	66fb      	str	r3, [r7, #108]	; 0x6c
  return(result);
 80015c6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80015c8:	fab3 f383 	clz	r3, r3
 80015cc:	b2db      	uxtb	r3, r3
 80015ce:	095b      	lsrs	r3, r3, #5
 80015d0:	b2db      	uxtb	r3, r3
 80015d2:	f043 0301 	orr.w	r3, r3, #1
 80015d6:	b2db      	uxtb	r3, r3
 80015d8:	2b01      	cmp	r3, #1
 80015da:	d102      	bne.n	80015e2 <HAL_RCC_ClockConfig+0xa6>
 80015dc:	4b71      	ldr	r3, [pc, #452]	; (80017a4 <HAL_RCC_ClockConfig+0x268>)
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	e00f      	b.n	8001602 <HAL_RCC_ClockConfig+0xc6>
 80015e2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80015e6:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015e8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80015ea:	fa93 f3a3 	rbit	r3, r3
 80015ee:	667b      	str	r3, [r7, #100]	; 0x64
 80015f0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80015f4:	663b      	str	r3, [r7, #96]	; 0x60
 80015f6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80015f8:	fa93 f3a3 	rbit	r3, r3
 80015fc:	65fb      	str	r3, [r7, #92]	; 0x5c
 80015fe:	4b69      	ldr	r3, [pc, #420]	; (80017a4 <HAL_RCC_ClockConfig+0x268>)
 8001600:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001602:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001606:	65ba      	str	r2, [r7, #88]	; 0x58
 8001608:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800160a:	fa92 f2a2 	rbit	r2, r2
 800160e:	657a      	str	r2, [r7, #84]	; 0x54
  return(result);
 8001610:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8001612:	fab2 f282 	clz	r2, r2
 8001616:	b252      	sxtb	r2, r2
 8001618:	f042 0220 	orr.w	r2, r2, #32
 800161c:	b252      	sxtb	r2, r2
 800161e:	b2d2      	uxtb	r2, r2
 8001620:	f002 021f 	and.w	r2, r2, #31
 8001624:	2101      	movs	r1, #1
 8001626:	fa01 f202 	lsl.w	r2, r1, r2
 800162a:	4013      	ands	r3, r2
 800162c:	2b00      	cmp	r3, #0
 800162e:	d17d      	bne.n	800172c <HAL_RCC_ClockConfig+0x1f0>
      {
        return HAL_ERROR;
 8001630:	2301      	movs	r3, #1
 8001632:	e0f4      	b.n	800181e <HAL_RCC_ClockConfig+0x2e2>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	685b      	ldr	r3, [r3, #4]
 8001638:	2b02      	cmp	r3, #2
 800163a:	d13d      	bne.n	80016b8 <HAL_RCC_ClockConfig+0x17c>
 800163c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001640:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001642:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001644:	fa93 f3a3 	rbit	r3, r3
 8001648:	64fb      	str	r3, [r7, #76]	; 0x4c
  return(result);
 800164a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800164c:	fab3 f383 	clz	r3, r3
 8001650:	b2db      	uxtb	r3, r3
 8001652:	095b      	lsrs	r3, r3, #5
 8001654:	b2db      	uxtb	r3, r3
 8001656:	f043 0301 	orr.w	r3, r3, #1
 800165a:	b2db      	uxtb	r3, r3
 800165c:	2b01      	cmp	r3, #1
 800165e:	d102      	bne.n	8001666 <HAL_RCC_ClockConfig+0x12a>
 8001660:	4b50      	ldr	r3, [pc, #320]	; (80017a4 <HAL_RCC_ClockConfig+0x268>)
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	e00f      	b.n	8001686 <HAL_RCC_ClockConfig+0x14a>
 8001666:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800166a:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800166c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800166e:	fa93 f3a3 	rbit	r3, r3
 8001672:	647b      	str	r3, [r7, #68]	; 0x44
 8001674:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001678:	643b      	str	r3, [r7, #64]	; 0x40
 800167a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800167c:	fa93 f3a3 	rbit	r3, r3
 8001680:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001682:	4b48      	ldr	r3, [pc, #288]	; (80017a4 <HAL_RCC_ClockConfig+0x268>)
 8001684:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001686:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800168a:	63ba      	str	r2, [r7, #56]	; 0x38
 800168c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800168e:	fa92 f2a2 	rbit	r2, r2
 8001692:	637a      	str	r2, [r7, #52]	; 0x34
  return(result);
 8001694:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001696:	fab2 f282 	clz	r2, r2
 800169a:	b252      	sxtb	r2, r2
 800169c:	f042 0220 	orr.w	r2, r2, #32
 80016a0:	b252      	sxtb	r2, r2
 80016a2:	b2d2      	uxtb	r2, r2
 80016a4:	f002 021f 	and.w	r2, r2, #31
 80016a8:	2101      	movs	r1, #1
 80016aa:	fa01 f202 	lsl.w	r2, r1, r2
 80016ae:	4013      	ands	r3, r2
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d13b      	bne.n	800172c <HAL_RCC_ClockConfig+0x1f0>
      {
        return HAL_ERROR;
 80016b4:	2301      	movs	r3, #1
 80016b6:	e0b2      	b.n	800181e <HAL_RCC_ClockConfig+0x2e2>
 80016b8:	2302      	movs	r3, #2
 80016ba:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80016be:	fa93 f3a3 	rbit	r3, r3
 80016c2:	62fb      	str	r3, [r7, #44]	; 0x2c
  return(result);
 80016c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80016c6:	fab3 f383 	clz	r3, r3
 80016ca:	b2db      	uxtb	r3, r3
 80016cc:	095b      	lsrs	r3, r3, #5
 80016ce:	b2db      	uxtb	r3, r3
 80016d0:	f043 0301 	orr.w	r3, r3, #1
 80016d4:	b2db      	uxtb	r3, r3
 80016d6:	2b01      	cmp	r3, #1
 80016d8:	d102      	bne.n	80016e0 <HAL_RCC_ClockConfig+0x1a4>
 80016da:	4b32      	ldr	r3, [pc, #200]	; (80017a4 <HAL_RCC_ClockConfig+0x268>)
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	e00d      	b.n	80016fc <HAL_RCC_ClockConfig+0x1c0>
 80016e0:	2302      	movs	r3, #2
 80016e2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80016e6:	fa93 f3a3 	rbit	r3, r3
 80016ea:	627b      	str	r3, [r7, #36]	; 0x24
 80016ec:	2302      	movs	r3, #2
 80016ee:	623b      	str	r3, [r7, #32]
 80016f0:	6a3b      	ldr	r3, [r7, #32]
 80016f2:	fa93 f3a3 	rbit	r3, r3
 80016f6:	61fb      	str	r3, [r7, #28]
 80016f8:	4b2a      	ldr	r3, [pc, #168]	; (80017a4 <HAL_RCC_ClockConfig+0x268>)
 80016fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016fc:	2202      	movs	r2, #2
 80016fe:	61ba      	str	r2, [r7, #24]
 8001700:	69ba      	ldr	r2, [r7, #24]
 8001702:	fa92 f2a2 	rbit	r2, r2
 8001706:	617a      	str	r2, [r7, #20]
  return(result);
 8001708:	697a      	ldr	r2, [r7, #20]
 800170a:	fab2 f282 	clz	r2, r2
 800170e:	b252      	sxtb	r2, r2
 8001710:	f042 0220 	orr.w	r2, r2, #32
 8001714:	b252      	sxtb	r2, r2
 8001716:	b2d2      	uxtb	r2, r2
 8001718:	f002 021f 	and.w	r2, r2, #31
 800171c:	2101      	movs	r1, #1
 800171e:	fa01 f202 	lsl.w	r2, r1, r2
 8001722:	4013      	ands	r3, r2
 8001724:	2b00      	cmp	r3, #0
 8001726:	d101      	bne.n	800172c <HAL_RCC_ClockConfig+0x1f0>
      {
        return HAL_ERROR;
 8001728:	2301      	movs	r3, #1
 800172a:	e078      	b.n	800181e <HAL_RCC_ClockConfig+0x2e2>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800172c:	4b1d      	ldr	r3, [pc, #116]	; (80017a4 <HAL_RCC_ClockConfig+0x268>)
 800172e:	685b      	ldr	r3, [r3, #4]
 8001730:	f023 0203 	bic.w	r2, r3, #3
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	685b      	ldr	r3, [r3, #4]
 8001738:	491a      	ldr	r1, [pc, #104]	; (80017a4 <HAL_RCC_ClockConfig+0x268>)
 800173a:	4313      	orrs	r3, r2
 800173c:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800173e:	f7fe fd8f 	bl	8000260 <HAL_GetTick>
 8001742:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001744:	e00a      	b.n	800175c <HAL_RCC_ClockConfig+0x220>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001746:	f7fe fd8b 	bl	8000260 <HAL_GetTick>
 800174a:	4602      	mov	r2, r0
 800174c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800174e:	1ad3      	subs	r3, r2, r3
 8001750:	f241 3288 	movw	r2, #5000	; 0x1388
 8001754:	4293      	cmp	r3, r2
 8001756:	d901      	bls.n	800175c <HAL_RCC_ClockConfig+0x220>
      {
        return HAL_TIMEOUT;
 8001758:	2303      	movs	r3, #3
 800175a:	e060      	b.n	800181e <HAL_RCC_ClockConfig+0x2e2>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800175c:	4b11      	ldr	r3, [pc, #68]	; (80017a4 <HAL_RCC_ClockConfig+0x268>)
 800175e:	685b      	ldr	r3, [r3, #4]
 8001760:	f003 020c 	and.w	r2, r3, #12
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	685b      	ldr	r3, [r3, #4]
 8001768:	009b      	lsls	r3, r3, #2
 800176a:	429a      	cmp	r2, r3
 800176c:	d1eb      	bne.n	8001746 <HAL_RCC_ClockConfig+0x20a>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800176e:	4b0c      	ldr	r3, [pc, #48]	; (80017a0 <HAL_RCC_ClockConfig+0x264>)
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	f003 0307 	and.w	r3, r3, #7
 8001776:	683a      	ldr	r2, [r7, #0]
 8001778:	429a      	cmp	r2, r3
 800177a:	d215      	bcs.n	80017a8 <HAL_RCC_ClockConfig+0x26c>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800177c:	4b08      	ldr	r3, [pc, #32]	; (80017a0 <HAL_RCC_ClockConfig+0x264>)
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	f023 0207 	bic.w	r2, r3, #7
 8001784:	4906      	ldr	r1, [pc, #24]	; (80017a0 <HAL_RCC_ClockConfig+0x264>)
 8001786:	683b      	ldr	r3, [r7, #0]
 8001788:	4313      	orrs	r3, r2
 800178a:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800178c:	4b04      	ldr	r3, [pc, #16]	; (80017a0 <HAL_RCC_ClockConfig+0x264>)
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	f003 0307 	and.w	r3, r3, #7
 8001794:	683a      	ldr	r2, [r7, #0]
 8001796:	429a      	cmp	r2, r3
 8001798:	d006      	beq.n	80017a8 <HAL_RCC_ClockConfig+0x26c>
    {
      return HAL_ERROR;
 800179a:	2301      	movs	r3, #1
 800179c:	e03f      	b.n	800181e <HAL_RCC_ClockConfig+0x2e2>
 800179e:	bf00      	nop
 80017a0:	40022000 	.word	0x40022000
 80017a4:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	f003 0304 	and.w	r3, r3, #4
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d008      	beq.n	80017c6 <HAL_RCC_ClockConfig+0x28a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80017b4:	4b1c      	ldr	r3, [pc, #112]	; (8001828 <HAL_RCC_ClockConfig+0x2ec>)
 80017b6:	685b      	ldr	r3, [r3, #4]
 80017b8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	68db      	ldr	r3, [r3, #12]
 80017c0:	4919      	ldr	r1, [pc, #100]	; (8001828 <HAL_RCC_ClockConfig+0x2ec>)
 80017c2:	4313      	orrs	r3, r2
 80017c4:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	f003 0308 	and.w	r3, r3, #8
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d009      	beq.n	80017e6 <HAL_RCC_ClockConfig+0x2aa>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80017d2:	4b15      	ldr	r3, [pc, #84]	; (8001828 <HAL_RCC_ClockConfig+0x2ec>)
 80017d4:	685b      	ldr	r3, [r3, #4]
 80017d6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	691b      	ldr	r3, [r3, #16]
 80017de:	00db      	lsls	r3, r3, #3
 80017e0:	4911      	ldr	r1, [pc, #68]	; (8001828 <HAL_RCC_ClockConfig+0x2ec>)
 80017e2:	4313      	orrs	r3, r2
 80017e4:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80017e6:	f000 f825 	bl	8001834 <HAL_RCC_GetSysClockFreq>
 80017ea:	4601      	mov	r1, r0
 80017ec:	4b0e      	ldr	r3, [pc, #56]	; (8001828 <HAL_RCC_ClockConfig+0x2ec>)
 80017ee:	685b      	ldr	r3, [r3, #4]
 80017f0:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80017f4:	23f0      	movs	r3, #240	; 0xf0
 80017f6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017f8:	693b      	ldr	r3, [r7, #16]
 80017fa:	fa93 f3a3 	rbit	r3, r3
 80017fe:	60fb      	str	r3, [r7, #12]
  return(result);
 8001800:	68fb      	ldr	r3, [r7, #12]
 8001802:	fab3 f383 	clz	r3, r3
 8001806:	fa22 f303 	lsr.w	r3, r2, r3
 800180a:	4a08      	ldr	r2, [pc, #32]	; (800182c <HAL_RCC_ClockConfig+0x2f0>)
 800180c:	5cd3      	ldrb	r3, [r2, r3]
 800180e:	fa21 f303 	lsr.w	r3, r1, r3
 8001812:	4a07      	ldr	r2, [pc, #28]	; (8001830 <HAL_RCC_ClockConfig+0x2f4>)
 8001814:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8001816:	2000      	movs	r0, #0
 8001818:	f7fe fcf2 	bl	8000200 <HAL_InitTick>
  
  return HAL_OK;
 800181c:	2300      	movs	r3, #0
}
 800181e:	4618      	mov	r0, r3
 8001820:	3778      	adds	r7, #120	; 0x78
 8001822:	46bd      	mov	sp, r7
 8001824:	bd80      	pop	{r7, pc}
 8001826:	bf00      	nop
 8001828:	40021000 	.word	0x40021000
 800182c:	08002d60 	.word	0x08002d60
 8001830:	20000008 	.word	0x20000008

08001834 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001834:	b480      	push	{r7}
 8001836:	b08b      	sub	sp, #44	; 0x2c
 8001838:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800183a:	2300      	movs	r3, #0
 800183c:	61fb      	str	r3, [r7, #28]
 800183e:	2300      	movs	r3, #0
 8001840:	61bb      	str	r3, [r7, #24]
 8001842:	2300      	movs	r3, #0
 8001844:	627b      	str	r3, [r7, #36]	; 0x24
 8001846:	2300      	movs	r3, #0
 8001848:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800184a:	2300      	movs	r3, #0
 800184c:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 800184e:	4b2a      	ldr	r3, [pc, #168]	; (80018f8 <HAL_RCC_GetSysClockFreq+0xc4>)
 8001850:	685b      	ldr	r3, [r3, #4]
 8001852:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001854:	69fb      	ldr	r3, [r7, #28]
 8001856:	f003 030c 	and.w	r3, r3, #12
 800185a:	2b04      	cmp	r3, #4
 800185c:	d002      	beq.n	8001864 <HAL_RCC_GetSysClockFreq+0x30>
 800185e:	2b08      	cmp	r3, #8
 8001860:	d003      	beq.n	800186a <HAL_RCC_GetSysClockFreq+0x36>
 8001862:	e03f      	b.n	80018e4 <HAL_RCC_GetSysClockFreq+0xb0>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001864:	4b25      	ldr	r3, [pc, #148]	; (80018fc <HAL_RCC_GetSysClockFreq+0xc8>)
 8001866:	623b      	str	r3, [r7, #32]
      break;
 8001868:	e03f      	b.n	80018ea <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 800186a:	69fb      	ldr	r3, [r7, #28]
 800186c:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001870:	f44f 1370 	mov.w	r3, #3932160	; 0x3c0000
 8001874:	60bb      	str	r3, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001876:	68bb      	ldr	r3, [r7, #8]
 8001878:	fa93 f3a3 	rbit	r3, r3
 800187c:	607b      	str	r3, [r7, #4]
  return(result);
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	fab3 f383 	clz	r3, r3
 8001884:	fa22 f303 	lsr.w	r3, r2, r3
 8001888:	4a1d      	ldr	r2, [pc, #116]	; (8001900 <HAL_RCC_GetSysClockFreq+0xcc>)
 800188a:	5cd3      	ldrb	r3, [r2, r3]
 800188c:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 800188e:	4b1a      	ldr	r3, [pc, #104]	; (80018f8 <HAL_RCC_GetSysClockFreq+0xc4>)
 8001890:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001892:	f003 020f 	and.w	r2, r3, #15
 8001896:	230f      	movs	r3, #15
 8001898:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800189a:	693b      	ldr	r3, [r7, #16]
 800189c:	fa93 f3a3 	rbit	r3, r3
 80018a0:	60fb      	str	r3, [r7, #12]
  return(result);
 80018a2:	68fb      	ldr	r3, [r7, #12]
 80018a4:	fab3 f383 	clz	r3, r3
 80018a8:	fa22 f303 	lsr.w	r3, r2, r3
 80018ac:	4a15      	ldr	r2, [pc, #84]	; (8001904 <HAL_RCC_GetSysClockFreq+0xd0>)
 80018ae:	5cd3      	ldrb	r3, [r2, r3]
 80018b0:	61bb      	str	r3, [r7, #24]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (HSI_VALUE >> 1U) * pllmul;
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 80018b2:	69fb      	ldr	r3, [r7, #28]
 80018b4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d008      	beq.n	80018ce <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (HSE_VALUE / prediv) * pllmul;
 80018bc:	4a0f      	ldr	r2, [pc, #60]	; (80018fc <HAL_RCC_GetSysClockFreq+0xc8>)
 80018be:	69bb      	ldr	r3, [r7, #24]
 80018c0:	fbb2 f2f3 	udiv	r2, r2, r3
 80018c4:	697b      	ldr	r3, [r7, #20]
 80018c6:	fb02 f303 	mul.w	r3, r2, r3
 80018ca:	627b      	str	r3, [r7, #36]	; 0x24
 80018cc:	e007      	b.n	80018de <HAL_RCC_GetSysClockFreq+0xaa>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (HSI_VALUE / prediv) * pllmul;
 80018ce:	4a0b      	ldr	r2, [pc, #44]	; (80018fc <HAL_RCC_GetSysClockFreq+0xc8>)
 80018d0:	69bb      	ldr	r3, [r7, #24]
 80018d2:	fbb2 f2f3 	udiv	r2, r2, r3
 80018d6:	697b      	ldr	r3, [r7, #20]
 80018d8:	fb02 f303 	mul.w	r3, r2, r3
 80018dc:	627b      	str	r3, [r7, #36]	; 0x24
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 80018de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018e0:	623b      	str	r3, [r7, #32]
      break;
 80018e2:	e002      	b.n	80018ea <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80018e4:	4b05      	ldr	r3, [pc, #20]	; (80018fc <HAL_RCC_GetSysClockFreq+0xc8>)
 80018e6:	623b      	str	r3, [r7, #32]
      break;
 80018e8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80018ea:	6a3b      	ldr	r3, [r7, #32]
}
 80018ec:	4618      	mov	r0, r3
 80018ee:	372c      	adds	r7, #44	; 0x2c
 80018f0:	46bd      	mov	sp, r7
 80018f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f6:	4770      	bx	lr
 80018f8:	40021000 	.word	0x40021000
 80018fc:	007a1200 	.word	0x007a1200
 8001900:	08002d40 	.word	0x08002d40
 8001904:	08002d50 	.word	0x08002d50

08001908 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001908:	b480      	push	{r7}
 800190a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800190c:	4b03      	ldr	r3, [pc, #12]	; (800191c <HAL_RCC_GetHCLKFreq+0x14>)
 800190e:	681b      	ldr	r3, [r3, #0]
}
 8001910:	4618      	mov	r0, r3
 8001912:	46bd      	mov	sp, r7
 8001914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001918:	4770      	bx	lr
 800191a:	bf00      	nop
 800191c:	20000008 	.word	0x20000008

08001920 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001920:	b580      	push	{r7, lr}
 8001922:	b082      	sub	sp, #8
 8001924:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8001926:	f7ff ffef 	bl	8001908 <HAL_RCC_GetHCLKFreq>
 800192a:	4601      	mov	r1, r0
 800192c:	4b0b      	ldr	r3, [pc, #44]	; (800195c <HAL_RCC_GetPCLK1Freq+0x3c>)
 800192e:	685b      	ldr	r3, [r3, #4]
 8001930:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8001934:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8001938:	607b      	str	r3, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	fa93 f3a3 	rbit	r3, r3
 8001940:	603b      	str	r3, [r7, #0]
  return(result);
 8001942:	683b      	ldr	r3, [r7, #0]
 8001944:	fab3 f383 	clz	r3, r3
 8001948:	fa22 f303 	lsr.w	r3, r2, r3
 800194c:	4a04      	ldr	r2, [pc, #16]	; (8001960 <HAL_RCC_GetPCLK1Freq+0x40>)
 800194e:	5cd3      	ldrb	r3, [r2, r3]
 8001950:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8001954:	4618      	mov	r0, r3
 8001956:	3708      	adds	r7, #8
 8001958:	46bd      	mov	sp, r7
 800195a:	bd80      	pop	{r7, pc}
 800195c:	40021000 	.word	0x40021000
 8001960:	08002d70 	.word	0x08002d70

08001964 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001964:	b580      	push	{r7, lr}
 8001966:	b082      	sub	sp, #8
 8001968:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 800196a:	f7ff ffcd 	bl	8001908 <HAL_RCC_GetHCLKFreq>
 800196e:	4601      	mov	r1, r0
 8001970:	4b0b      	ldr	r3, [pc, #44]	; (80019a0 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8001972:	685b      	ldr	r3, [r3, #4]
 8001974:	f403 5260 	and.w	r2, r3, #14336	; 0x3800
 8001978:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800197c:	607b      	str	r3, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	fa93 f3a3 	rbit	r3, r3
 8001984:	603b      	str	r3, [r7, #0]
  return(result);
 8001986:	683b      	ldr	r3, [r7, #0]
 8001988:	fab3 f383 	clz	r3, r3
 800198c:	fa22 f303 	lsr.w	r3, r2, r3
 8001990:	4a04      	ldr	r2, [pc, #16]	; (80019a4 <HAL_RCC_GetPCLK2Freq+0x40>)
 8001992:	5cd3      	ldrb	r3, [r2, r3]
 8001994:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8001998:	4618      	mov	r0, r3
 800199a:	3708      	adds	r7, #8
 800199c:	46bd      	mov	sp, r7
 800199e:	bd80      	pop	{r7, pc}
 80019a0:	40021000 	.word	0x40021000
 80019a4:	08002d70 	.word	0x08002d70

080019a8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80019a8:	b580      	push	{r7, lr}
 80019aa:	b092      	sub	sp, #72	; 0x48
 80019ac:	af00      	add	r7, sp, #0
 80019ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80019b0:	2300      	movs	r3, #0
 80019b2:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 80019b4:	2300      	movs	r3, #0
 80019b6:	63fb      	str	r3, [r7, #60]	; 0x3c
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	f000 80d6 	beq.w	8001b72 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 80019c6:	2300      	movs	r3, #0
 80019c8:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80019cc:	4b4d      	ldr	r3, [pc, #308]	; (8001b04 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 80019ce:	69db      	ldr	r3, [r3, #28]
 80019d0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019d4:	2b00      	cmp	r3, #0
 80019d6:	d10e      	bne.n	80019f6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80019d8:	4b4a      	ldr	r3, [pc, #296]	; (8001b04 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 80019da:	69db      	ldr	r3, [r3, #28]
 80019dc:	4a49      	ldr	r2, [pc, #292]	; (8001b04 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 80019de:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80019e2:	61d3      	str	r3, [r2, #28]
 80019e4:	4b47      	ldr	r3, [pc, #284]	; (8001b04 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 80019e6:	69db      	ldr	r3, [r3, #28]
 80019e8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019ec:	60bb      	str	r3, [r7, #8]
 80019ee:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80019f0:	2301      	movs	r3, #1
 80019f2:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80019f6:	4b44      	ldr	r3, [pc, #272]	; (8001b08 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d118      	bne.n	8001a34 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001a02:	4b41      	ldr	r3, [pc, #260]	; (8001b08 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	4a40      	ldr	r2, [pc, #256]	; (8001b08 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001a08:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001a0c:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001a0e:	f7fe fc27 	bl	8000260 <HAL_GetTick>
 8001a12:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a14:	e008      	b.n	8001a28 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001a16:	f7fe fc23 	bl	8000260 <HAL_GetTick>
 8001a1a:	4602      	mov	r2, r0
 8001a1c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001a1e:	1ad3      	subs	r3, r2, r3
 8001a20:	2b64      	cmp	r3, #100	; 0x64
 8001a22:	d901      	bls.n	8001a28 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8001a24:	2303      	movs	r3, #3
 8001a26:	e1d4      	b.n	8001dd2 <HAL_RCCEx_PeriphCLKConfig+0x42a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a28:	4b37      	ldr	r3, [pc, #220]	; (8001b08 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d0f0      	beq.n	8001a16 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001a34:	4b33      	ldr	r3, [pc, #204]	; (8001b04 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8001a36:	6a1b      	ldr	r3, [r3, #32]
 8001a38:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001a3c:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001a3e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	f000 8083 	beq.w	8001b4c <HAL_RCCEx_PeriphCLKConfig+0x1a4>
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	685b      	ldr	r3, [r3, #4]
 8001a4a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001a4e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001a50:	429a      	cmp	r2, r3
 8001a52:	d07b      	beq.n	8001b4c <HAL_RCCEx_PeriphCLKConfig+0x1a4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001a54:	4b2b      	ldr	r3, [pc, #172]	; (8001b04 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8001a56:	6a1b      	ldr	r3, [r3, #32]
 8001a58:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001a5c:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001a5e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001a62:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001a66:	fa93 f3a3 	rbit	r3, r3
 8001a6a:	62fb      	str	r3, [r7, #44]	; 0x2c
  return(result);
 8001a6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001a6e:	fab3 f383 	clz	r3, r3
 8001a72:	461a      	mov	r2, r3
 8001a74:	4b25      	ldr	r3, [pc, #148]	; (8001b0c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001a76:	4413      	add	r3, r2
 8001a78:	009b      	lsls	r3, r3, #2
 8001a7a:	461a      	mov	r2, r3
 8001a7c:	2301      	movs	r3, #1
 8001a7e:	6013      	str	r3, [r2, #0]
 8001a80:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001a84:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a86:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001a88:	fa93 f3a3 	rbit	r3, r3
 8001a8c:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8001a8e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001a90:	fab3 f383 	clz	r3, r3
 8001a94:	461a      	mov	r2, r3
 8001a96:	4b1d      	ldr	r3, [pc, #116]	; (8001b0c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001a98:	4413      	add	r3, r2
 8001a9a:	009b      	lsls	r3, r3, #2
 8001a9c:	461a      	mov	r2, r3
 8001a9e:	2300      	movs	r3, #0
 8001aa0:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8001aa2:	4a18      	ldr	r2, [pc, #96]	; (8001b04 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8001aa4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001aa6:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8001aa8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001aaa:	f003 0301 	and.w	r3, r3, #1
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d04c      	beq.n	8001b4c <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ab2:	f7fe fbd5 	bl	8000260 <HAL_GetTick>
 8001ab6:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ab8:	e00a      	b.n	8001ad0 <HAL_RCCEx_PeriphCLKConfig+0x128>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001aba:	f7fe fbd1 	bl	8000260 <HAL_GetTick>
 8001abe:	4602      	mov	r2, r0
 8001ac0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001ac2:	1ad3      	subs	r3, r2, r3
 8001ac4:	f241 3288 	movw	r2, #5000	; 0x1388
 8001ac8:	4293      	cmp	r3, r2
 8001aca:	d901      	bls.n	8001ad0 <HAL_RCCEx_PeriphCLKConfig+0x128>
          {
            return HAL_TIMEOUT;
 8001acc:	2303      	movs	r3, #3
 8001ace:	e180      	b.n	8001dd2 <HAL_RCCEx_PeriphCLKConfig+0x42a>
 8001ad0:	2302      	movs	r3, #2
 8001ad2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ad4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001ad6:	fa93 f3a3 	rbit	r3, r3
 8001ada:	627b      	str	r3, [r7, #36]	; 0x24
 8001adc:	2302      	movs	r3, #2
 8001ade:	623b      	str	r3, [r7, #32]
 8001ae0:	6a3b      	ldr	r3, [r7, #32]
 8001ae2:	fa93 f3a3 	rbit	r3, r3
 8001ae6:	61fb      	str	r3, [r7, #28]
  return(result);
 8001ae8:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001aea:	fab3 f383 	clz	r3, r3
 8001aee:	b2db      	uxtb	r3, r3
 8001af0:	095b      	lsrs	r3, r3, #5
 8001af2:	b2db      	uxtb	r3, r3
 8001af4:	f043 0302 	orr.w	r3, r3, #2
 8001af8:	b2db      	uxtb	r3, r3
 8001afa:	2b02      	cmp	r3, #2
 8001afc:	d108      	bne.n	8001b10 <HAL_RCCEx_PeriphCLKConfig+0x168>
 8001afe:	4b01      	ldr	r3, [pc, #4]	; (8001b04 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8001b00:	6a1b      	ldr	r3, [r3, #32]
 8001b02:	e00d      	b.n	8001b20 <HAL_RCCEx_PeriphCLKConfig+0x178>
 8001b04:	40021000 	.word	0x40021000
 8001b08:	40007000 	.word	0x40007000
 8001b0c:	10908100 	.word	0x10908100
 8001b10:	2302      	movs	r3, #2
 8001b12:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b14:	69bb      	ldr	r3, [r7, #24]
 8001b16:	fa93 f3a3 	rbit	r3, r3
 8001b1a:	617b      	str	r3, [r7, #20]
 8001b1c:	4b9c      	ldr	r3, [pc, #624]	; (8001d90 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8001b1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b20:	2202      	movs	r2, #2
 8001b22:	613a      	str	r2, [r7, #16]
 8001b24:	693a      	ldr	r2, [r7, #16]
 8001b26:	fa92 f2a2 	rbit	r2, r2
 8001b2a:	60fa      	str	r2, [r7, #12]
  return(result);
 8001b2c:	68fa      	ldr	r2, [r7, #12]
 8001b2e:	fab2 f282 	clz	r2, r2
 8001b32:	b252      	sxtb	r2, r2
 8001b34:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001b38:	b252      	sxtb	r2, r2
 8001b3a:	b2d2      	uxtb	r2, r2
 8001b3c:	f002 021f 	and.w	r2, r2, #31
 8001b40:	2101      	movs	r1, #1
 8001b42:	fa01 f202 	lsl.w	r2, r1, r2
 8001b46:	4013      	ands	r3, r2
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d0b6      	beq.n	8001aba <HAL_RCCEx_PeriphCLKConfig+0x112>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8001b4c:	4b90      	ldr	r3, [pc, #576]	; (8001d90 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8001b4e:	6a1b      	ldr	r3, [r3, #32]
 8001b50:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	685b      	ldr	r3, [r3, #4]
 8001b58:	498d      	ldr	r1, [pc, #564]	; (8001d90 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8001b5a:	4313      	orrs	r3, r2
 8001b5c:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001b5e:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8001b62:	2b01      	cmp	r3, #1
 8001b64:	d105      	bne.n	8001b72 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001b66:	4b8a      	ldr	r3, [pc, #552]	; (8001d90 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8001b68:	69db      	ldr	r3, [r3, #28]
 8001b6a:	4a89      	ldr	r2, [pc, #548]	; (8001d90 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8001b6c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001b70:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	f003 0301 	and.w	r3, r3, #1
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d008      	beq.n	8001b90 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001b7e:	4b84      	ldr	r3, [pc, #528]	; (8001d90 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8001b80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b82:	f023 0203 	bic.w	r2, r3, #3
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	689b      	ldr	r3, [r3, #8]
 8001b8a:	4981      	ldr	r1, [pc, #516]	; (8001d90 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8001b8c:	4313      	orrs	r3, r2
 8001b8e:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	f003 0302 	and.w	r3, r3, #2
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	d008      	beq.n	8001bae <HAL_RCCEx_PeriphCLKConfig+0x206>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8001b9c:	4b7c      	ldr	r3, [pc, #496]	; (8001d90 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8001b9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ba0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	68db      	ldr	r3, [r3, #12]
 8001ba8:	4979      	ldr	r1, [pc, #484]	; (8001d90 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8001baa:	4313      	orrs	r3, r2
 8001bac:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	f003 0304 	and.w	r3, r3, #4
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d008      	beq.n	8001bcc <HAL_RCCEx_PeriphCLKConfig+0x224>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8001bba:	4b75      	ldr	r3, [pc, #468]	; (8001d90 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8001bbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bbe:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	691b      	ldr	r3, [r3, #16]
 8001bc6:	4972      	ldr	r1, [pc, #456]	; (8001d90 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8001bc8:	4313      	orrs	r3, r2
 8001bca:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	f003 0320 	and.w	r3, r3, #32
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	d008      	beq.n	8001bea <HAL_RCCEx_PeriphCLKConfig+0x242>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001bd8:	4b6d      	ldr	r3, [pc, #436]	; (8001d90 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8001bda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bdc:	f023 0210 	bic.w	r2, r3, #16
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	69db      	ldr	r3, [r3, #28]
 8001be4:	496a      	ldr	r1, [pc, #424]	; (8001d90 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8001be6:	4313      	orrs	r3, r2
 8001be8:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d008      	beq.n	8001c08 <HAL_RCCEx_PeriphCLKConfig+0x260>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8001bf6:	4b66      	ldr	r3, [pc, #408]	; (8001d90 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8001bf8:	685b      	ldr	r3, [r3, #4]
 8001bfa:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001c02:	4963      	ldr	r1, [pc, #396]	; (8001d90 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8001c04:	4313      	orrs	r3, r2
 8001c06:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	d008      	beq.n	8001c26 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8001c14:	4b5e      	ldr	r3, [pc, #376]	; (8001d90 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8001c16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c18:	f023 0220 	bic.w	r2, r3, #32
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	6a1b      	ldr	r3, [r3, #32]
 8001c20:	495b      	ldr	r1, [pc, #364]	; (8001d90 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8001c22:	4313      	orrs	r3, r2
 8001c24:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d008      	beq.n	8001c44 <HAL_RCCEx_PeriphCLKConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8001c32:	4b57      	ldr	r3, [pc, #348]	; (8001d90 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8001c34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c36:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c3e:	4954      	ldr	r1, [pc, #336]	; (8001d90 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8001c40:	4313      	orrs	r3, r2
 8001c42:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	f003 0308 	and.w	r3, r3, #8
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	d008      	beq.n	8001c62 <HAL_RCCEx_PeriphCLKConfig+0x2ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8001c50:	4b4f      	ldr	r3, [pc, #316]	; (8001d90 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8001c52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c54:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	695b      	ldr	r3, [r3, #20]
 8001c5c:	494c      	ldr	r1, [pc, #304]	; (8001d90 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8001c5e:	4313      	orrs	r3, r2
 8001c60:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	f003 0310 	and.w	r3, r3, #16
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d008      	beq.n	8001c80 <HAL_RCCEx_PeriphCLKConfig+0x2d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8001c6e:	4b48      	ldr	r3, [pc, #288]	; (8001d90 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8001c70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c72:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	699b      	ldr	r3, [r3, #24]
 8001c7a:	4945      	ldr	r1, [pc, #276]	; (8001d90 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8001c7c:	4313      	orrs	r3, r2
 8001c7e:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d008      	beq.n	8001c9e <HAL_RCCEx_PeriphCLKConfig+0x2f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8001c8c:	4b40      	ldr	r3, [pc, #256]	; (8001d90 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8001c8e:	685b      	ldr	r3, [r3, #4]
 8001c90:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c98:	493d      	ldr	r1, [pc, #244]	; (8001d90 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8001c9a:	4313      	orrs	r3, r2
 8001c9c:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d008      	beq.n	8001cbc <HAL_RCCEx_PeriphCLKConfig+0x314>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8001caa:	4b39      	ldr	r3, [pc, #228]	; (8001d90 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8001cac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001cae:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001cb6:	4936      	ldr	r1, [pc, #216]	; (8001d90 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8001cb8:	4313      	orrs	r3, r2
 8001cba:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	d008      	beq.n	8001cda <HAL_RCCEx_PeriphCLKConfig+0x332>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8001cc8:	4b31      	ldr	r3, [pc, #196]	; (8001d90 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8001cca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ccc:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001cd4:	492e      	ldr	r1, [pc, #184]	; (8001d90 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8001cd6:	4313      	orrs	r3, r2
 8001cd8:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d008      	beq.n	8001cf8 <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8001ce6:	4b2a      	ldr	r3, [pc, #168]	; (8001d90 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8001ce8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cea:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001cf2:	4927      	ldr	r1, [pc, #156]	; (8001d90 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8001cf4:	4313      	orrs	r3, r2
 8001cf6:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d008      	beq.n	8001d16 <HAL_RCCEx_PeriphCLKConfig+0x36e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8001d04:	4b22      	ldr	r3, [pc, #136]	; (8001d90 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8001d06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d08:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d10:	491f      	ldr	r1, [pc, #124]	; (8001d90 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8001d12:	4313      	orrs	r3, r2
 8001d14:	630b      	str	r3, [r1, #48]	; 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d008      	beq.n	8001d34 <HAL_RCCEx_PeriphCLKConfig+0x38c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 8001d22:	4b1b      	ldr	r3, [pc, #108]	; (8001d90 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8001d24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d26:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001d2e:	4918      	ldr	r1, [pc, #96]	; (8001d90 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8001d30:	4313      	orrs	r3, r2
 8001d32:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d008      	beq.n	8001d52 <HAL_RCCEx_PeriphCLKConfig+0x3aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 8001d40:	4b13      	ldr	r3, [pc, #76]	; (8001d90 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8001d42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d44:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001d4c:	4910      	ldr	r1, [pc, #64]	; (8001d90 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8001d4e:	4313      	orrs	r3, r2
 8001d50:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d008      	beq.n	8001d70 <HAL_RCCEx_PeriphCLKConfig+0x3c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8001d5e:	4b0c      	ldr	r3, [pc, #48]	; (8001d90 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8001d60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d62:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d6a:	4909      	ldr	r1, [pc, #36]	; (8001d90 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8001d6c:	4313      	orrs	r3, r2
 8001d6e:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d00b      	beq.n	8001d94 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 8001d7c:	4b04      	ldr	r3, [pc, #16]	; (8001d90 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8001d7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d80:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001d88:	4901      	ldr	r1, [pc, #4]	; (8001d90 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8001d8a:	4313      	orrs	r3, r2
 8001d8c:	630b      	str	r3, [r1, #48]	; 0x30
 8001d8e:	e001      	b.n	8001d94 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
 8001d90:	40021000 	.word	0x40021000
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d008      	beq.n	8001db2 <HAL_RCCEx_PeriphCLKConfig+0x40a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 8001da0:	4b0e      	ldr	r3, [pc, #56]	; (8001ddc <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8001da2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001da4:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001dac:	490b      	ldr	r1, [pc, #44]	; (8001ddc <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8001dae:	4313      	orrs	r3, r2
 8001db0:	630b      	str	r3, [r1, #48]	; 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d008      	beq.n	8001dd0 <HAL_RCCEx_PeriphCLKConfig+0x428>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 8001dbe:	4b07      	ldr	r3, [pc, #28]	; (8001ddc <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8001dc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dc2:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001dca:	4904      	ldr	r1, [pc, #16]	; (8001ddc <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8001dcc:	4313      	orrs	r3, r2
 8001dce:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8001dd0:	2300      	movs	r3, #0
}
 8001dd2:	4618      	mov	r0, r3
 8001dd4:	3748      	adds	r7, #72	; 0x48
 8001dd6:	46bd      	mov	sp, r7
 8001dd8:	bd80      	pop	{r7, pc}
 8001dda:	bf00      	nop
 8001ddc:	40021000 	.word	0x40021000

08001de0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001de0:	b580      	push	{r7, lr}
 8001de2:	b082      	sub	sp, #8
 8001de4:	af00      	add	r7, sp, #0
 8001de6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d101      	bne.n	8001df2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001dee:	2301      	movs	r3, #1
 8001df0:	e043      	b.n	8001e7a <HAL_UART_Init+0x9a>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if(huart->gState == HAL_UART_STATE_RESET)
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	f893 3069 	ldrb.w	r3, [r3, #105]	; 0x69
 8001df8:	b2db      	uxtb	r3, r3
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d106      	bne.n	8001e0c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	2200      	movs	r2, #0
 8001e02:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001e06:	6878      	ldr	r0, [r7, #4]
 8001e08:	f000 fc76 	bl	80026f8 <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	2224      	movs	r2, #36	; 0x24
 8001e10:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	681a      	ldr	r2, [r3, #0]
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	f022 0201 	bic.w	r2, r2, #1
 8001e22:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8001e24:	6878      	ldr	r0, [r7, #4]
 8001e26:	f000 f82d 	bl	8001e84 <UART_SetConfig>
 8001e2a:	4603      	mov	r3, r0
 8001e2c:	2b01      	cmp	r3, #1
 8001e2e:	d101      	bne.n	8001e34 <HAL_UART_Init+0x54>
  {
    return HAL_ERROR;
 8001e30:	2301      	movs	r3, #1
 8001e32:	e022      	b.n	8001e7a <HAL_UART_Init+0x9a>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d002      	beq.n	8001e42 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8001e3c:	6878      	ldr	r0, [r7, #4]
 8001e3e:	f000 fa1f 	bl	8002280 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	685a      	ldr	r2, [r3, #4]
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001e50:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	689a      	ldr	r2, [r3, #8]
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001e60:	609a      	str	r2, [r3, #8]

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	681a      	ldr	r2, [r3, #0]
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	f042 0201 	orr.w	r2, r2, #1
 8001e70:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8001e72:	6878      	ldr	r0, [r7, #4]
 8001e74:	f000 faa6 	bl	80023c4 <UART_CheckIdleState>
 8001e78:	4603      	mov	r3, r0
}
 8001e7a:	4618      	mov	r0, r3
 8001e7c:	3708      	adds	r7, #8
 8001e7e:	46bd      	mov	sp, r7
 8001e80:	bd80      	pop	{r7, pc}
	...

08001e84 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001e84:	b580      	push	{r7, lr}
 8001e86:	b086      	sub	sp, #24
 8001e88:	af00      	add	r7, sp, #0
 8001e8a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg                     = 0x00000000U;
 8001e8c:	2300      	movs	r3, #0
 8001e8e:	60fb      	str	r3, [r7, #12]
  UART_ClockSourceTypeDef clocksource = UART_CLOCKSOURCE_UNDEFINED;
 8001e90:	2310      	movs	r3, #16
 8001e92:	75fb      	strb	r3, [r7, #23]
  uint16_t brrtemp                    = 0x0000U;
 8001e94:	2300      	movs	r3, #0
 8001e96:	817b      	strh	r3, [r7, #10]
  uint16_t usartdiv                   = 0x0000U;
 8001e98:	2300      	movs	r3, #0
 8001e9a:	82bb      	strh	r3, [r7, #20]
  HAL_StatusTypeDef ret               = HAL_OK;
 8001e9c:	2300      	movs	r3, #0
 8001e9e:	74fb      	strb	r3, [r7, #19]
   *  the UART Word Length, Parity, Mode and oversampling:
   *  set the M bits according to huart->Init.WordLength value
   *  set PCE and PS bits according to huart->Init.Parity value
   *  set TE and RE bits according to huart->Init.Mode value
   *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	689a      	ldr	r2, [r3, #8]
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	691b      	ldr	r3, [r3, #16]
 8001ea8:	431a      	orrs	r2, r3
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	695b      	ldr	r3, [r3, #20]
 8001eae:	431a      	orrs	r2, r3
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	69db      	ldr	r3, [r3, #28]
 8001eb4:	4313      	orrs	r3, r2
 8001eb6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	681a      	ldr	r2, [r3, #0]
 8001ebe:	4ba7      	ldr	r3, [pc, #668]	; (800215c <UART_SetConfig+0x2d8>)
 8001ec0:	4013      	ands	r3, r2
 8001ec2:	687a      	ldr	r2, [r7, #4]
 8001ec4:	6812      	ldr	r2, [r2, #0]
 8001ec6:	68f9      	ldr	r1, [r7, #12]
 8001ec8:	430b      	orrs	r3, r1
 8001eca:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	685b      	ldr	r3, [r3, #4]
 8001ed2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	68da      	ldr	r2, [r3, #12]
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	430a      	orrs	r2, r1
 8001ee0:	605a      	str	r2, [r3, #4]
  /* Configure
   * - UART HardWare Flow Control: set CTSE and RTSE bits according
   *   to huart->Init.HwFlowCtl value
   * - one-bit sampling method versus three samples' majority rule according
   *   to huart->Init.OneBitSampling */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	699a      	ldr	r2, [r3, #24]
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	6a1b      	ldr	r3, [r3, #32]
 8001eea:	4313      	orrs	r3, r2
 8001eec:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	689b      	ldr	r3, [r3, #8]
 8001ef4:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	68fa      	ldr	r2, [r7, #12]
 8001efe:	430a      	orrs	r2, r1
 8001f00:	609a      	str	r2, [r3, #8]

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	4a96      	ldr	r2, [pc, #600]	; (8002160 <UART_SetConfig+0x2dc>)
 8001f08:	4293      	cmp	r3, r2
 8001f0a:	d121      	bne.n	8001f50 <UART_SetConfig+0xcc>
 8001f0c:	4b95      	ldr	r3, [pc, #596]	; (8002164 <UART_SetConfig+0x2e0>)
 8001f0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f10:	f003 0303 	and.w	r3, r3, #3
 8001f14:	2b03      	cmp	r3, #3
 8001f16:	d817      	bhi.n	8001f48 <UART_SetConfig+0xc4>
 8001f18:	a201      	add	r2, pc, #4	; (adr r2, 8001f20 <UART_SetConfig+0x9c>)
 8001f1a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f1e:	bf00      	nop
 8001f20:	08001f31 	.word	0x08001f31
 8001f24:	08001f3d 	.word	0x08001f3d
 8001f28:	08001f43 	.word	0x08001f43
 8001f2c:	08001f37 	.word	0x08001f37
 8001f30:	2301      	movs	r3, #1
 8001f32:	75fb      	strb	r3, [r7, #23]
 8001f34:	e0b2      	b.n	800209c <UART_SetConfig+0x218>
 8001f36:	2302      	movs	r3, #2
 8001f38:	75fb      	strb	r3, [r7, #23]
 8001f3a:	e0af      	b.n	800209c <UART_SetConfig+0x218>
 8001f3c:	2304      	movs	r3, #4
 8001f3e:	75fb      	strb	r3, [r7, #23]
 8001f40:	e0ac      	b.n	800209c <UART_SetConfig+0x218>
 8001f42:	2308      	movs	r3, #8
 8001f44:	75fb      	strb	r3, [r7, #23]
 8001f46:	e0a9      	b.n	800209c <UART_SetConfig+0x218>
 8001f48:	2310      	movs	r3, #16
 8001f4a:	75fb      	strb	r3, [r7, #23]
 8001f4c:	bf00      	nop
 8001f4e:	e0a5      	b.n	800209c <UART_SetConfig+0x218>
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	4a84      	ldr	r2, [pc, #528]	; (8002168 <UART_SetConfig+0x2e4>)
 8001f56:	4293      	cmp	r3, r2
 8001f58:	d123      	bne.n	8001fa2 <UART_SetConfig+0x11e>
 8001f5a:	4b82      	ldr	r3, [pc, #520]	; (8002164 <UART_SetConfig+0x2e0>)
 8001f5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f5e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001f62:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001f66:	d012      	beq.n	8001f8e <UART_SetConfig+0x10a>
 8001f68:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001f6c:	d802      	bhi.n	8001f74 <UART_SetConfig+0xf0>
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d007      	beq.n	8001f82 <UART_SetConfig+0xfe>
 8001f72:	e012      	b.n	8001f9a <UART_SetConfig+0x116>
 8001f74:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8001f78:	d00c      	beq.n	8001f94 <UART_SetConfig+0x110>
 8001f7a:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8001f7e:	d003      	beq.n	8001f88 <UART_SetConfig+0x104>
 8001f80:	e00b      	b.n	8001f9a <UART_SetConfig+0x116>
 8001f82:	2300      	movs	r3, #0
 8001f84:	75fb      	strb	r3, [r7, #23]
 8001f86:	e089      	b.n	800209c <UART_SetConfig+0x218>
 8001f88:	2302      	movs	r3, #2
 8001f8a:	75fb      	strb	r3, [r7, #23]
 8001f8c:	e086      	b.n	800209c <UART_SetConfig+0x218>
 8001f8e:	2304      	movs	r3, #4
 8001f90:	75fb      	strb	r3, [r7, #23]
 8001f92:	e083      	b.n	800209c <UART_SetConfig+0x218>
 8001f94:	2308      	movs	r3, #8
 8001f96:	75fb      	strb	r3, [r7, #23]
 8001f98:	e080      	b.n	800209c <UART_SetConfig+0x218>
 8001f9a:	2310      	movs	r3, #16
 8001f9c:	75fb      	strb	r3, [r7, #23]
 8001f9e:	bf00      	nop
 8001fa0:	e07c      	b.n	800209c <UART_SetConfig+0x218>
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	4a71      	ldr	r2, [pc, #452]	; (800216c <UART_SetConfig+0x2e8>)
 8001fa8:	4293      	cmp	r3, r2
 8001faa:	d123      	bne.n	8001ff4 <UART_SetConfig+0x170>
 8001fac:	4b6d      	ldr	r3, [pc, #436]	; (8002164 <UART_SetConfig+0x2e0>)
 8001fae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fb0:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8001fb4:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8001fb8:	d012      	beq.n	8001fe0 <UART_SetConfig+0x15c>
 8001fba:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8001fbe:	d802      	bhi.n	8001fc6 <UART_SetConfig+0x142>
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d007      	beq.n	8001fd4 <UART_SetConfig+0x150>
 8001fc4:	e012      	b.n	8001fec <UART_SetConfig+0x168>
 8001fc6:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8001fca:	d00c      	beq.n	8001fe6 <UART_SetConfig+0x162>
 8001fcc:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8001fd0:	d003      	beq.n	8001fda <UART_SetConfig+0x156>
 8001fd2:	e00b      	b.n	8001fec <UART_SetConfig+0x168>
 8001fd4:	2300      	movs	r3, #0
 8001fd6:	75fb      	strb	r3, [r7, #23]
 8001fd8:	e060      	b.n	800209c <UART_SetConfig+0x218>
 8001fda:	2302      	movs	r3, #2
 8001fdc:	75fb      	strb	r3, [r7, #23]
 8001fde:	e05d      	b.n	800209c <UART_SetConfig+0x218>
 8001fe0:	2304      	movs	r3, #4
 8001fe2:	75fb      	strb	r3, [r7, #23]
 8001fe4:	e05a      	b.n	800209c <UART_SetConfig+0x218>
 8001fe6:	2308      	movs	r3, #8
 8001fe8:	75fb      	strb	r3, [r7, #23]
 8001fea:	e057      	b.n	800209c <UART_SetConfig+0x218>
 8001fec:	2310      	movs	r3, #16
 8001fee:	75fb      	strb	r3, [r7, #23]
 8001ff0:	bf00      	nop
 8001ff2:	e053      	b.n	800209c <UART_SetConfig+0x218>
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	4a5d      	ldr	r2, [pc, #372]	; (8002170 <UART_SetConfig+0x2ec>)
 8001ffa:	4293      	cmp	r3, r2
 8001ffc:	d123      	bne.n	8002046 <UART_SetConfig+0x1c2>
 8001ffe:	4b59      	ldr	r3, [pc, #356]	; (8002164 <UART_SetConfig+0x2e0>)
 8002000:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002002:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8002006:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800200a:	d012      	beq.n	8002032 <UART_SetConfig+0x1ae>
 800200c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002010:	d802      	bhi.n	8002018 <UART_SetConfig+0x194>
 8002012:	2b00      	cmp	r3, #0
 8002014:	d007      	beq.n	8002026 <UART_SetConfig+0x1a2>
 8002016:	e012      	b.n	800203e <UART_SetConfig+0x1ba>
 8002018:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800201c:	d00c      	beq.n	8002038 <UART_SetConfig+0x1b4>
 800201e:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8002022:	d003      	beq.n	800202c <UART_SetConfig+0x1a8>
 8002024:	e00b      	b.n	800203e <UART_SetConfig+0x1ba>
 8002026:	2300      	movs	r3, #0
 8002028:	75fb      	strb	r3, [r7, #23]
 800202a:	e037      	b.n	800209c <UART_SetConfig+0x218>
 800202c:	2302      	movs	r3, #2
 800202e:	75fb      	strb	r3, [r7, #23]
 8002030:	e034      	b.n	800209c <UART_SetConfig+0x218>
 8002032:	2304      	movs	r3, #4
 8002034:	75fb      	strb	r3, [r7, #23]
 8002036:	e031      	b.n	800209c <UART_SetConfig+0x218>
 8002038:	2308      	movs	r3, #8
 800203a:	75fb      	strb	r3, [r7, #23]
 800203c:	e02e      	b.n	800209c <UART_SetConfig+0x218>
 800203e:	2310      	movs	r3, #16
 8002040:	75fb      	strb	r3, [r7, #23]
 8002042:	bf00      	nop
 8002044:	e02a      	b.n	800209c <UART_SetConfig+0x218>
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	4a4a      	ldr	r2, [pc, #296]	; (8002174 <UART_SetConfig+0x2f0>)
 800204c:	4293      	cmp	r3, r2
 800204e:	d123      	bne.n	8002098 <UART_SetConfig+0x214>
 8002050:	4b44      	ldr	r3, [pc, #272]	; (8002164 <UART_SetConfig+0x2e0>)
 8002052:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002054:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8002058:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800205c:	d012      	beq.n	8002084 <UART_SetConfig+0x200>
 800205e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002062:	d802      	bhi.n	800206a <UART_SetConfig+0x1e6>
 8002064:	2b00      	cmp	r3, #0
 8002066:	d007      	beq.n	8002078 <UART_SetConfig+0x1f4>
 8002068:	e012      	b.n	8002090 <UART_SetConfig+0x20c>
 800206a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800206e:	d00c      	beq.n	800208a <UART_SetConfig+0x206>
 8002070:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002074:	d003      	beq.n	800207e <UART_SetConfig+0x1fa>
 8002076:	e00b      	b.n	8002090 <UART_SetConfig+0x20c>
 8002078:	2300      	movs	r3, #0
 800207a:	75fb      	strb	r3, [r7, #23]
 800207c:	e00e      	b.n	800209c <UART_SetConfig+0x218>
 800207e:	2302      	movs	r3, #2
 8002080:	75fb      	strb	r3, [r7, #23]
 8002082:	e00b      	b.n	800209c <UART_SetConfig+0x218>
 8002084:	2304      	movs	r3, #4
 8002086:	75fb      	strb	r3, [r7, #23]
 8002088:	e008      	b.n	800209c <UART_SetConfig+0x218>
 800208a:	2308      	movs	r3, #8
 800208c:	75fb      	strb	r3, [r7, #23]
 800208e:	e005      	b.n	800209c <UART_SetConfig+0x218>
 8002090:	2310      	movs	r3, #16
 8002092:	75fb      	strb	r3, [r7, #23]
 8002094:	bf00      	nop
 8002096:	e001      	b.n	800209c <UART_SetConfig+0x218>
 8002098:	2310      	movs	r3, #16
 800209a:	75fb      	strb	r3, [r7, #23]

  /* Check UART Over Sampling to set Baud Rate Register */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	69db      	ldr	r3, [r3, #28]
 80020a0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80020a4:	d17d      	bne.n	80021a2 <UART_SetConfig+0x31e>
  {
    switch (clocksource)
 80020a6:	7dfb      	ldrb	r3, [r7, #23]
 80020a8:	2b08      	cmp	r3, #8
 80020aa:	d865      	bhi.n	8002178 <UART_SetConfig+0x2f4>
 80020ac:	a201      	add	r2, pc, #4	; (adr r2, 80020b4 <UART_SetConfig+0x230>)
 80020ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80020b2:	bf00      	nop
 80020b4:	080020d9 	.word	0x080020d9
 80020b8:	080020f5 	.word	0x080020f5
 80020bc:	08002111 	.word	0x08002111
 80020c0:	08002179 	.word	0x08002179
 80020c4:	0800212b 	.word	0x0800212b
 80020c8:	08002179 	.word	0x08002179
 80020cc:	08002179 	.word	0x08002179
 80020d0:	08002179 	.word	0x08002179
 80020d4:	08002147 	.word	0x08002147
    {
      case UART_CLOCKSOURCE_PCLK1:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 80020d8:	f7ff fc22 	bl	8001920 <HAL_RCC_GetPCLK1Freq>
 80020dc:	4603      	mov	r3, r0
 80020de:	005a      	lsls	r2, r3, #1
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	685b      	ldr	r3, [r3, #4]
 80020e4:	085b      	lsrs	r3, r3, #1
 80020e6:	441a      	add	r2, r3
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	685b      	ldr	r3, [r3, #4]
 80020ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80020f0:	82bb      	strh	r3, [r7, #20]
        break;
 80020f2:	e044      	b.n	800217e <UART_SetConfig+0x2fa>
      case UART_CLOCKSOURCE_PCLK2:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 80020f4:	f7ff fc36 	bl	8001964 <HAL_RCC_GetPCLK2Freq>
 80020f8:	4603      	mov	r3, r0
 80020fa:	005a      	lsls	r2, r3, #1
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	685b      	ldr	r3, [r3, #4]
 8002100:	085b      	lsrs	r3, r3, #1
 8002102:	441a      	add	r2, r3
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	685b      	ldr	r3, [r3, #4]
 8002108:	fbb2 f3f3 	udiv	r3, r2, r3
 800210c:	82bb      	strh	r3, [r7, #20]
        break;
 800210e:	e036      	b.n	800217e <UART_SetConfig+0x2fa>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	685b      	ldr	r3, [r3, #4]
 8002114:	085b      	lsrs	r3, r3, #1
 8002116:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 800211a:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 800211e:	687a      	ldr	r2, [r7, #4]
 8002120:	6852      	ldr	r2, [r2, #4]
 8002122:	fbb3 f3f2 	udiv	r3, r3, r2
 8002126:	82bb      	strh	r3, [r7, #20]
        break;
 8002128:	e029      	b.n	800217e <UART_SetConfig+0x2fa>
      case UART_CLOCKSOURCE_SYSCLK:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 800212a:	f7ff fb83 	bl	8001834 <HAL_RCC_GetSysClockFreq>
 800212e:	4603      	mov	r3, r0
 8002130:	005a      	lsls	r2, r3, #1
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	685b      	ldr	r3, [r3, #4]
 8002136:	085b      	lsrs	r3, r3, #1
 8002138:	441a      	add	r2, r3
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	685b      	ldr	r3, [r3, #4]
 800213e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002142:	82bb      	strh	r3, [r7, #20]
        break;
 8002144:	e01b      	b.n	800217e <UART_SetConfig+0x2fa>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	685b      	ldr	r3, [r3, #4]
 800214a:	085b      	lsrs	r3, r3, #1
 800214c:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	685b      	ldr	r3, [r3, #4]
 8002154:	fbb2 f3f3 	udiv	r3, r2, r3
 8002158:	82bb      	strh	r3, [r7, #20]
        break;
 800215a:	e010      	b.n	800217e <UART_SetConfig+0x2fa>
 800215c:	efff69f3 	.word	0xefff69f3
 8002160:	40013800 	.word	0x40013800
 8002164:	40021000 	.word	0x40021000
 8002168:	40004400 	.word	0x40004400
 800216c:	40004800 	.word	0x40004800
 8002170:	40004c00 	.word	0x40004c00
 8002174:	40005000 	.word	0x40005000
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8002178:	2301      	movs	r3, #1
 800217a:	74fb      	strb	r3, [r7, #19]
        break;
 800217c:	bf00      	nop
    }

    brrtemp = usartdiv & 0xFFF0U;
 800217e:	8abb      	ldrh	r3, [r7, #20]
 8002180:	f023 030f 	bic.w	r3, r3, #15
 8002184:	817b      	strh	r3, [r7, #10]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002186:	8abb      	ldrh	r3, [r7, #20]
 8002188:	105b      	asrs	r3, r3, #1
 800218a:	b29b      	uxth	r3, r3
 800218c:	f003 0307 	and.w	r3, r3, #7
 8002190:	b29a      	uxth	r2, r3
 8002192:	897b      	ldrh	r3, [r7, #10]
 8002194:	4313      	orrs	r3, r2
 8002196:	817b      	strh	r3, [r7, #10]
    huart->Instance->BRR = brrtemp;
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	897a      	ldrh	r2, [r7, #10]
 800219e:	60da      	str	r2, [r3, #12]
 80021a0:	e069      	b.n	8002276 <UART_SetConfig+0x3f2>
  }
  else
  {
    switch (clocksource)
 80021a2:	7dfb      	ldrb	r3, [r7, #23]
 80021a4:	2b08      	cmp	r3, #8
 80021a6:	d863      	bhi.n	8002270 <UART_SetConfig+0x3ec>
 80021a8:	a201      	add	r2, pc, #4	; (adr r2, 80021b0 <UART_SetConfig+0x32c>)
 80021aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80021ae:	bf00      	nop
 80021b0:	080021d5 	.word	0x080021d5
 80021b4:	080021f5 	.word	0x080021f5
 80021b8:	08002215 	.word	0x08002215
 80021bc:	08002271 	.word	0x08002271
 80021c0:	08002235 	.word	0x08002235
 80021c4:	08002271 	.word	0x08002271
 80021c8:	08002271 	.word	0x08002271
 80021cc:	08002271 	.word	0x08002271
 80021d0:	08002255 	.word	0x08002255
    {
      case UART_CLOCKSOURCE_PCLK1:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 80021d4:	f7ff fba4 	bl	8001920 <HAL_RCC_GetPCLK1Freq>
 80021d8:	4602      	mov	r2, r0
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	685b      	ldr	r3, [r3, #4]
 80021de:	085b      	lsrs	r3, r3, #1
 80021e0:	441a      	add	r2, r3
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	685b      	ldr	r3, [r3, #4]
 80021e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80021ea:	b29a      	uxth	r2, r3
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	60da      	str	r2, [r3, #12]
        break;
 80021f2:	e040      	b.n	8002276 <UART_SetConfig+0x3f2>
      case UART_CLOCKSOURCE_PCLK2:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 80021f4:	f7ff fbb6 	bl	8001964 <HAL_RCC_GetPCLK2Freq>
 80021f8:	4602      	mov	r2, r0
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	685b      	ldr	r3, [r3, #4]
 80021fe:	085b      	lsrs	r3, r3, #1
 8002200:	441a      	add	r2, r3
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	685b      	ldr	r3, [r3, #4]
 8002206:	fbb2 f3f3 	udiv	r3, r2, r3
 800220a:	b29a      	uxth	r2, r3
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	60da      	str	r2, [r3, #12]
        break;
 8002212:	e030      	b.n	8002276 <UART_SetConfig+0x3f2>
      case UART_CLOCKSOURCE_HSI:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	685b      	ldr	r3, [r3, #4]
 8002218:	085b      	lsrs	r3, r3, #1
 800221a:	f503 03f4 	add.w	r3, r3, #7995392	; 0x7a0000
 800221e:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
 8002222:	687a      	ldr	r2, [r7, #4]
 8002224:	6852      	ldr	r2, [r2, #4]
 8002226:	fbb3 f3f2 	udiv	r3, r3, r2
 800222a:	b29a      	uxth	r2, r3
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	60da      	str	r2, [r3, #12]
        break;
 8002232:	e020      	b.n	8002276 <UART_SetConfig+0x3f2>
      case UART_CLOCKSOURCE_SYSCLK:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8002234:	f7ff fafe 	bl	8001834 <HAL_RCC_GetSysClockFreq>
 8002238:	4602      	mov	r2, r0
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	685b      	ldr	r3, [r3, #4]
 800223e:	085b      	lsrs	r3, r3, #1
 8002240:	441a      	add	r2, r3
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	685b      	ldr	r3, [r3, #4]
 8002246:	fbb2 f3f3 	udiv	r3, r2, r3
 800224a:	b29a      	uxth	r2, r3
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	60da      	str	r2, [r3, #12]
        break;
 8002252:	e010      	b.n	8002276 <UART_SetConfig+0x3f2>
      case UART_CLOCKSOURCE_LSE:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	685b      	ldr	r3, [r3, #4]
 8002258:	085b      	lsrs	r3, r3, #1
 800225a:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	685b      	ldr	r3, [r3, #4]
 8002262:	fbb2 f3f3 	udiv	r3, r2, r3
 8002266:	b29a      	uxth	r2, r3
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	60da      	str	r2, [r3, #12]
        break;
 800226e:	e002      	b.n	8002276 <UART_SetConfig+0x3f2>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8002270:	2301      	movs	r3, #1
 8002272:	74fb      	strb	r3, [r7, #19]
        break;
 8002274:	bf00      	nop
    }
  }

  return ret;
 8002276:	7cfb      	ldrb	r3, [r7, #19]

}
 8002278:	4618      	mov	r0, r3
 800227a:	3718      	adds	r7, #24
 800227c:	46bd      	mov	sp, r7
 800227e:	bd80      	pop	{r7, pc}

08002280 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002280:	b480      	push	{r7}
 8002282:	b083      	sub	sp, #12
 8002284:	af00      	add	r7, sp, #0
 8002286:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800228c:	f003 0301 	and.w	r3, r3, #1
 8002290:	2b00      	cmp	r3, #0
 8002292:	d00a      	beq.n	80022aa <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	685b      	ldr	r3, [r3, #4]
 800229a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	430a      	orrs	r2, r1
 80022a8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022ae:	f003 0302 	and.w	r3, r3, #2
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d00a      	beq.n	80022cc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	685b      	ldr	r3, [r3, #4]
 80022bc:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	430a      	orrs	r2, r1
 80022ca:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022d0:	f003 0304 	and.w	r3, r3, #4
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d00a      	beq.n	80022ee <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	685b      	ldr	r3, [r3, #4]
 80022de:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	430a      	orrs	r2, r1
 80022ec:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022f2:	f003 0308 	and.w	r3, r3, #8
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d00a      	beq.n	8002310 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	685b      	ldr	r3, [r3, #4]
 8002300:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	430a      	orrs	r2, r1
 800230e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002314:	f003 0310 	and.w	r3, r3, #16
 8002318:	2b00      	cmp	r3, #0
 800231a:	d00a      	beq.n	8002332 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	689b      	ldr	r3, [r3, #8]
 8002322:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	430a      	orrs	r2, r1
 8002330:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002336:	f003 0320 	and.w	r3, r3, #32
 800233a:	2b00      	cmp	r3, #0
 800233c:	d00a      	beq.n	8002354 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	689b      	ldr	r3, [r3, #8]
 8002344:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	430a      	orrs	r2, r1
 8002352:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002358:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800235c:	2b00      	cmp	r3, #0
 800235e:	d01a      	beq.n	8002396 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	685b      	ldr	r3, [r3, #4]
 8002366:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	430a      	orrs	r2, r1
 8002374:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800237a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800237e:	d10a      	bne.n	8002396 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	685b      	ldr	r3, [r3, #4]
 8002386:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	430a      	orrs	r2, r1
 8002394:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800239a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d00a      	beq.n	80023b8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	685b      	ldr	r3, [r3, #4]
 80023a8:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	430a      	orrs	r2, r1
 80023b6:	605a      	str	r2, [r3, #4]
  }
}
 80023b8:	bf00      	nop
 80023ba:	370c      	adds	r7, #12
 80023bc:	46bd      	mov	sp, r7
 80023be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c2:	4770      	bx	lr

080023c4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80023c4:	b580      	push	{r7, lr}
 80023c6:	b086      	sub	sp, #24
 80023c8:	af02      	add	r7, sp, #8
 80023ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80023cc:	2300      	movs	r3, #0
 80023ce:	60fb      	str	r3, [r7, #12]

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	2200      	movs	r2, #0
 80023d4:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 80023d6:	f7fd ff43 	bl	8000260 <HAL_GetTick>
 80023da:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	f003 0308 	and.w	r3, r3, #8
 80023e6:	2b08      	cmp	r3, #8
 80023e8:	d10e      	bne.n	8002408 <UART_CheckIdleState+0x44>
  {
    /* Wait until TEACK flag is set */
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80023ea:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80023ee:	9300      	str	r3, [sp, #0]
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	2200      	movs	r2, #0
 80023f4:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80023f8:	6878      	ldr	r0, [r7, #4]
 80023fa:	f000 f82c 	bl	8002456 <UART_WaitOnFlagUntilTimeout>
 80023fe:	4603      	mov	r3, r0
 8002400:	2b00      	cmp	r3, #0
 8002402:	d001      	beq.n	8002408 <UART_CheckIdleState+0x44>
    {
      /* Timeout Occured */
      return HAL_TIMEOUT;
 8002404:	2303      	movs	r3, #3
 8002406:	e022      	b.n	800244e <UART_CheckIdleState+0x8a>
    }
  }
  /* Check if the Receiver is enabled */
  if((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	f003 0304 	and.w	r3, r3, #4
 8002412:	2b04      	cmp	r3, #4
 8002414:	d10e      	bne.n	8002434 <UART_CheckIdleState+0x70>
  {
    /* Wait until REACK flag is set */
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002416:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800241a:	9300      	str	r3, [sp, #0]
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	2200      	movs	r2, #0
 8002420:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8002424:	6878      	ldr	r0, [r7, #4]
 8002426:	f000 f816 	bl	8002456 <UART_WaitOnFlagUntilTimeout>
 800242a:	4603      	mov	r3, r0
 800242c:	2b00      	cmp	r3, #0
 800242e:	d001      	beq.n	8002434 <UART_CheckIdleState+0x70>
    {
      /* Timeout Occured */
      return HAL_TIMEOUT;
 8002430:	2303      	movs	r3, #3
 8002432:	e00c      	b.n	800244e <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState  = HAL_UART_STATE_READY;
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	2220      	movs	r2, #32
 8002438:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
  huart->RxState = HAL_UART_STATE_READY;
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	2220      	movs	r2, #32
 8002440:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	2200      	movs	r2, #0
 8002448:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

  return HAL_OK;
 800244c:	2300      	movs	r3, #0
}
 800244e:	4618      	mov	r0, r3
 8002450:	3710      	adds	r7, #16
 8002452:	46bd      	mov	sp, r7
 8002454:	bd80      	pop	{r7, pc}

08002456 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8002456:	b580      	push	{r7, lr}
 8002458:	b084      	sub	sp, #16
 800245a:	af00      	add	r7, sp, #0
 800245c:	60f8      	str	r0, [r7, #12]
 800245e:	60b9      	str	r1, [r7, #8]
 8002460:	603b      	str	r3, [r7, #0]
 8002462:	4613      	mov	r3, r2
 8002464:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002466:	e02c      	b.n	80024c2 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8002468:	69bb      	ldr	r3, [r7, #24]
 800246a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800246e:	d028      	beq.n	80024c2 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8002470:	69bb      	ldr	r3, [r7, #24]
 8002472:	2b00      	cmp	r3, #0
 8002474:	d007      	beq.n	8002486 <UART_WaitOnFlagUntilTimeout+0x30>
 8002476:	f7fd fef3 	bl	8000260 <HAL_GetTick>
 800247a:	4602      	mov	r2, r0
 800247c:	683b      	ldr	r3, [r7, #0]
 800247e:	1ad3      	subs	r3, r2, r3
 8002480:	69ba      	ldr	r2, [r7, #24]
 8002482:	429a      	cmp	r2, r3
 8002484:	d21d      	bcs.n	80024c2 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	681a      	ldr	r2, [r3, #0]
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8002494:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	689a      	ldr	r2, [r3, #8]
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	f022 0201 	bic.w	r2, r2, #1
 80024a4:	609a      	str	r2, [r3, #8]

        huart->gState  = HAL_UART_STATE_READY;
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	2220      	movs	r2, #32
 80024aa:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
        huart->RxState = HAL_UART_STATE_READY;
 80024ae:	68fb      	ldr	r3, [r7, #12]
 80024b0:	2220      	movs	r2, #32
 80024b2:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80024b6:	68fb      	ldr	r3, [r7, #12]
 80024b8:	2200      	movs	r2, #0
 80024ba:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
        return HAL_TIMEOUT;
 80024be:	2303      	movs	r3, #3
 80024c0:	e00f      	b.n	80024e2 <UART_WaitOnFlagUntilTimeout+0x8c>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	69da      	ldr	r2, [r3, #28]
 80024c8:	68bb      	ldr	r3, [r7, #8]
 80024ca:	4013      	ands	r3, r2
 80024cc:	68ba      	ldr	r2, [r7, #8]
 80024ce:	429a      	cmp	r2, r3
 80024d0:	bf0c      	ite	eq
 80024d2:	2301      	moveq	r3, #1
 80024d4:	2300      	movne	r3, #0
 80024d6:	b2db      	uxtb	r3, r3
 80024d8:	461a      	mov	r2, r3
 80024da:	79fb      	ldrb	r3, [r7, #7]
 80024dc:	429a      	cmp	r2, r3
 80024de:	d0c3      	beq.n	8002468 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80024e0:	2300      	movs	r3, #0
}
 80024e2:	4618      	mov	r0, r3
 80024e4:	3710      	adds	r7, #16
 80024e6:	46bd      	mov	sp, r7
 80024e8:	bd80      	pop	{r7, pc}
	...

080024ec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80024ec:	b580      	push	{r7, lr}
 80024ee:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80024f0:	f7fd fe70 	bl	80001d4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80024f4:	f000 f80a 	bl	800250c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80024f8:	f000 f896 	bl	8002628 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 80024fc:	f000 f864 	bl	80025c8 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  printf("Hello");
 8002500:	4801      	ldr	r0, [pc, #4]	; (8002508 <main+0x1c>)
 8002502:	f000 fb69 	bl	8002bd8 <printf>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8002506:	e7fe      	b.n	8002506 <main+0x1a>
 8002508:	08002d38 	.word	0x08002d38

0800250c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800250c:	b580      	push	{r7, lr}
 800250e:	b0a6      	sub	sp, #152	; 0x98
 8002510:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002512:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8002516:	2228      	movs	r2, #40	; 0x28
 8002518:	2100      	movs	r1, #0
 800251a:	4618      	mov	r0, r3
 800251c:	f000 fbf8 	bl	8002d10 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002520:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8002524:	2200      	movs	r2, #0
 8002526:	601a      	str	r2, [r3, #0]
 8002528:	605a      	str	r2, [r3, #4]
 800252a:	609a      	str	r2, [r3, #8]
 800252c:	60da      	str	r2, [r3, #12]
 800252e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002530:	1d3b      	adds	r3, r7, #4
 8002532:	2258      	movs	r2, #88	; 0x58
 8002534:	2100      	movs	r1, #0
 8002536:	4618      	mov	r0, r3
 8002538:	f000 fbea 	bl	8002d10 <memset>

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800253c:	2302      	movs	r3, #2
 800253e:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002540:	2301      	movs	r3, #1
 8002542:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002544:	2310      	movs	r3, #16
 8002546:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800254a:	2302      	movs	r3, #2
 800254c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002550:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002554:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8002558:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 800255c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8002560:	2300      	movs	r3, #0
 8002562:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002566:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800256a:	4618      	mov	r0, r3
 800256c:	f7fe f8f8 	bl	8000760 <HAL_RCC_OscConfig>
 8002570:	4603      	mov	r3, r0
 8002572:	2b00      	cmp	r3, #0
 8002574:	d001      	beq.n	800257a <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8002576:	f000 f893 	bl	80026a0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800257a:	230f      	movs	r3, #15
 800257c:	65fb      	str	r3, [r7, #92]	; 0x5c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800257e:	2302      	movs	r3, #2
 8002580:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002582:	2300      	movs	r3, #0
 8002584:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002586:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800258a:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800258c:	2300      	movs	r3, #0
 800258e:	66fb      	str	r3, [r7, #108]	; 0x6c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002590:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8002594:	2102      	movs	r1, #2
 8002596:	4618      	mov	r0, r3
 8002598:	f7fe ffd0 	bl	800153c <HAL_RCC_ClockConfig>
 800259c:	4603      	mov	r3, r0
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d001      	beq.n	80025a6 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80025a2:	f000 f87d 	bl	80026a0 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80025a6:	2301      	movs	r3, #1
 80025a8:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80025aa:	2300      	movs	r3, #0
 80025ac:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80025ae:	1d3b      	adds	r3, r7, #4
 80025b0:	4618      	mov	r0, r3
 80025b2:	f7ff f9f9 	bl	80019a8 <HAL_RCCEx_PeriphCLKConfig>
 80025b6:	4603      	mov	r3, r0
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d001      	beq.n	80025c0 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 80025bc:	f000 f870 	bl	80026a0 <Error_Handler>
  }
}
 80025c0:	bf00      	nop
 80025c2:	3798      	adds	r7, #152	; 0x98
 80025c4:	46bd      	mov	sp, r7
 80025c6:	bd80      	pop	{r7, pc}

080025c8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80025c8:	b580      	push	{r7, lr}
 80025ca:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80025cc:	4b14      	ldr	r3, [pc, #80]	; (8002620 <MX_USART1_UART_Init+0x58>)
 80025ce:	4a15      	ldr	r2, [pc, #84]	; (8002624 <MX_USART1_UART_Init+0x5c>)
 80025d0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 38400;
 80025d2:	4b13      	ldr	r3, [pc, #76]	; (8002620 <MX_USART1_UART_Init+0x58>)
 80025d4:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 80025d8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80025da:	4b11      	ldr	r3, [pc, #68]	; (8002620 <MX_USART1_UART_Init+0x58>)
 80025dc:	2200      	movs	r2, #0
 80025de:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80025e0:	4b0f      	ldr	r3, [pc, #60]	; (8002620 <MX_USART1_UART_Init+0x58>)
 80025e2:	2200      	movs	r2, #0
 80025e4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80025e6:	4b0e      	ldr	r3, [pc, #56]	; (8002620 <MX_USART1_UART_Init+0x58>)
 80025e8:	2200      	movs	r2, #0
 80025ea:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80025ec:	4b0c      	ldr	r3, [pc, #48]	; (8002620 <MX_USART1_UART_Init+0x58>)
 80025ee:	220c      	movs	r2, #12
 80025f0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80025f2:	4b0b      	ldr	r3, [pc, #44]	; (8002620 <MX_USART1_UART_Init+0x58>)
 80025f4:	2200      	movs	r2, #0
 80025f6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80025f8:	4b09      	ldr	r3, [pc, #36]	; (8002620 <MX_USART1_UART_Init+0x58>)
 80025fa:	2200      	movs	r2, #0
 80025fc:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80025fe:	4b08      	ldr	r3, [pc, #32]	; (8002620 <MX_USART1_UART_Init+0x58>)
 8002600:	2200      	movs	r2, #0
 8002602:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002604:	4b06      	ldr	r3, [pc, #24]	; (8002620 <MX_USART1_UART_Init+0x58>)
 8002606:	2200      	movs	r2, #0
 8002608:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800260a:	4805      	ldr	r0, [pc, #20]	; (8002620 <MX_USART1_UART_Init+0x58>)
 800260c:	f7ff fbe8 	bl	8001de0 <HAL_UART_Init>
 8002610:	4603      	mov	r3, r0
 8002612:	2b00      	cmp	r3, #0
 8002614:	d001      	beq.n	800261a <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8002616:	f000 f843 	bl	80026a0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800261a:	bf00      	nop
 800261c:	bd80      	pop	{r7, pc}
 800261e:	bf00      	nop
 8002620:	2000002c 	.word	0x2000002c
 8002624:	40013800 	.word	0x40013800

08002628 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002628:	b480      	push	{r7}
 800262a:	b085      	sub	sp, #20
 800262c:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800262e:	4b1b      	ldr	r3, [pc, #108]	; (800269c <MX_GPIO_Init+0x74>)
 8002630:	695b      	ldr	r3, [r3, #20]
 8002632:	4a1a      	ldr	r2, [pc, #104]	; (800269c <MX_GPIO_Init+0x74>)
 8002634:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8002638:	6153      	str	r3, [r2, #20]
 800263a:	4b18      	ldr	r3, [pc, #96]	; (800269c <MX_GPIO_Init+0x74>)
 800263c:	695b      	ldr	r3, [r3, #20]
 800263e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002642:	60fb      	str	r3, [r7, #12]
 8002644:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002646:	4b15      	ldr	r3, [pc, #84]	; (800269c <MX_GPIO_Init+0x74>)
 8002648:	695b      	ldr	r3, [r3, #20]
 800264a:	4a14      	ldr	r2, [pc, #80]	; (800269c <MX_GPIO_Init+0x74>)
 800264c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002650:	6153      	str	r3, [r2, #20]
 8002652:	4b12      	ldr	r3, [pc, #72]	; (800269c <MX_GPIO_Init+0x74>)
 8002654:	695b      	ldr	r3, [r3, #20]
 8002656:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800265a:	60bb      	str	r3, [r7, #8]
 800265c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800265e:	4b0f      	ldr	r3, [pc, #60]	; (800269c <MX_GPIO_Init+0x74>)
 8002660:	695b      	ldr	r3, [r3, #20]
 8002662:	4a0e      	ldr	r2, [pc, #56]	; (800269c <MX_GPIO_Init+0x74>)
 8002664:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002668:	6153      	str	r3, [r2, #20]
 800266a:	4b0c      	ldr	r3, [pc, #48]	; (800269c <MX_GPIO_Init+0x74>)
 800266c:	695b      	ldr	r3, [r3, #20]
 800266e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002672:	607b      	str	r3, [r7, #4]
 8002674:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002676:	4b09      	ldr	r3, [pc, #36]	; (800269c <MX_GPIO_Init+0x74>)
 8002678:	695b      	ldr	r3, [r3, #20]
 800267a:	4a08      	ldr	r2, [pc, #32]	; (800269c <MX_GPIO_Init+0x74>)
 800267c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002680:	6153      	str	r3, [r2, #20]
 8002682:	4b06      	ldr	r3, [pc, #24]	; (800269c <MX_GPIO_Init+0x74>)
 8002684:	695b      	ldr	r3, [r3, #20]
 8002686:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800268a:	603b      	str	r3, [r7, #0]
 800268c:	683b      	ldr	r3, [r7, #0]

}
 800268e:	bf00      	nop
 8002690:	3714      	adds	r7, #20
 8002692:	46bd      	mov	sp, r7
 8002694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002698:	4770      	bx	lr
 800269a:	bf00      	nop
 800269c:	40021000 	.word	0x40021000

080026a0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80026a0:	b480      	push	{r7}
 80026a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80026a4:	bf00      	nop
 80026a6:	46bd      	mov	sp, r7
 80026a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ac:	4770      	bx	lr
	...

080026b0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80026b0:	b480      	push	{r7}
 80026b2:	b083      	sub	sp, #12
 80026b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80026b6:	4b0f      	ldr	r3, [pc, #60]	; (80026f4 <HAL_MspInit+0x44>)
 80026b8:	699b      	ldr	r3, [r3, #24]
 80026ba:	4a0e      	ldr	r2, [pc, #56]	; (80026f4 <HAL_MspInit+0x44>)
 80026bc:	f043 0301 	orr.w	r3, r3, #1
 80026c0:	6193      	str	r3, [r2, #24]
 80026c2:	4b0c      	ldr	r3, [pc, #48]	; (80026f4 <HAL_MspInit+0x44>)
 80026c4:	699b      	ldr	r3, [r3, #24]
 80026c6:	f003 0301 	and.w	r3, r3, #1
 80026ca:	607b      	str	r3, [r7, #4]
 80026cc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80026ce:	4b09      	ldr	r3, [pc, #36]	; (80026f4 <HAL_MspInit+0x44>)
 80026d0:	69db      	ldr	r3, [r3, #28]
 80026d2:	4a08      	ldr	r2, [pc, #32]	; (80026f4 <HAL_MspInit+0x44>)
 80026d4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80026d8:	61d3      	str	r3, [r2, #28]
 80026da:	4b06      	ldr	r3, [pc, #24]	; (80026f4 <HAL_MspInit+0x44>)
 80026dc:	69db      	ldr	r3, [r3, #28]
 80026de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80026e2:	603b      	str	r3, [r7, #0]
 80026e4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80026e6:	bf00      	nop
 80026e8:	370c      	adds	r7, #12
 80026ea:	46bd      	mov	sp, r7
 80026ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f0:	4770      	bx	lr
 80026f2:	bf00      	nop
 80026f4:	40021000 	.word	0x40021000

080026f8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80026f8:	b580      	push	{r7, lr}
 80026fa:	b08a      	sub	sp, #40	; 0x28
 80026fc:	af00      	add	r7, sp, #0
 80026fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002700:	f107 0314 	add.w	r3, r7, #20
 8002704:	2200      	movs	r2, #0
 8002706:	601a      	str	r2, [r3, #0]
 8002708:	605a      	str	r2, [r3, #4]
 800270a:	609a      	str	r2, [r3, #8]
 800270c:	60da      	str	r2, [r3, #12]
 800270e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	4a17      	ldr	r2, [pc, #92]	; (8002774 <HAL_UART_MspInit+0x7c>)
 8002716:	4293      	cmp	r3, r2
 8002718:	d127      	bne.n	800276a <HAL_UART_MspInit+0x72>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800271a:	4b17      	ldr	r3, [pc, #92]	; (8002778 <HAL_UART_MspInit+0x80>)
 800271c:	699b      	ldr	r3, [r3, #24]
 800271e:	4a16      	ldr	r2, [pc, #88]	; (8002778 <HAL_UART_MspInit+0x80>)
 8002720:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002724:	6193      	str	r3, [r2, #24]
 8002726:	4b14      	ldr	r3, [pc, #80]	; (8002778 <HAL_UART_MspInit+0x80>)
 8002728:	699b      	ldr	r3, [r3, #24]
 800272a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800272e:	613b      	str	r3, [r7, #16]
 8002730:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002732:	4b11      	ldr	r3, [pc, #68]	; (8002778 <HAL_UART_MspInit+0x80>)
 8002734:	695b      	ldr	r3, [r3, #20]
 8002736:	4a10      	ldr	r2, [pc, #64]	; (8002778 <HAL_UART_MspInit+0x80>)
 8002738:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800273c:	6153      	str	r3, [r2, #20]
 800273e:	4b0e      	ldr	r3, [pc, #56]	; (8002778 <HAL_UART_MspInit+0x80>)
 8002740:	695b      	ldr	r3, [r3, #20]
 8002742:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002746:	60fb      	str	r3, [r7, #12]
 8002748:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration    
    PC4     ------> USART1_TX
    PC5     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 800274a:	2330      	movs	r3, #48	; 0x30
 800274c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800274e:	2302      	movs	r3, #2
 8002750:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002752:	2300      	movs	r3, #0
 8002754:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002756:	2303      	movs	r3, #3
 8002758:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800275a:	2307      	movs	r3, #7
 800275c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800275e:	f107 0314 	add.w	r3, r7, #20
 8002762:	4619      	mov	r1, r3
 8002764:	4805      	ldr	r0, [pc, #20]	; (800277c <HAL_UART_MspInit+0x84>)
 8002766:	f7fd fe6d 	bl	8000444 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 800276a:	bf00      	nop
 800276c:	3728      	adds	r7, #40	; 0x28
 800276e:	46bd      	mov	sp, r7
 8002770:	bd80      	pop	{r7, pc}
 8002772:	bf00      	nop
 8002774:	40013800 	.word	0x40013800
 8002778:	40021000 	.word	0x40021000
 800277c:	48000800 	.word	0x48000800

08002780 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002780:	b480      	push	{r7}
 8002782:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002784:	bf00      	nop
 8002786:	46bd      	mov	sp, r7
 8002788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800278c:	4770      	bx	lr

0800278e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800278e:	b480      	push	{r7}
 8002790:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002792:	e7fe      	b.n	8002792 <HardFault_Handler+0x4>

08002794 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002794:	b480      	push	{r7}
 8002796:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002798:	e7fe      	b.n	8002798 <MemManage_Handler+0x4>

0800279a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800279a:	b480      	push	{r7}
 800279c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800279e:	e7fe      	b.n	800279e <BusFault_Handler+0x4>

080027a0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80027a0:	b480      	push	{r7}
 80027a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80027a4:	e7fe      	b.n	80027a4 <UsageFault_Handler+0x4>

080027a6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80027a6:	b480      	push	{r7}
 80027a8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80027aa:	bf00      	nop
 80027ac:	46bd      	mov	sp, r7
 80027ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b2:	4770      	bx	lr

080027b4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80027b4:	b480      	push	{r7}
 80027b6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80027b8:	bf00      	nop
 80027ba:	46bd      	mov	sp, r7
 80027bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c0:	4770      	bx	lr

080027c2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80027c2:	b480      	push	{r7}
 80027c4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80027c6:	bf00      	nop
 80027c8:	46bd      	mov	sp, r7
 80027ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ce:	4770      	bx	lr

080027d0 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 80027d0:	b480      	push	{r7}
 80027d2:	b083      	sub	sp, #12
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80027d8:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80027dc:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 80027e0:	f003 0301 	and.w	r3, r3, #1
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d013      	beq.n	8002810 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 80027e8:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80027ec:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 80027f0:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d00b      	beq.n	8002810 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 80027f8:	e000      	b.n	80027fc <ITM_SendChar+0x2c>
  __ASM volatile ("nop");
 80027fa:	bf00      	nop
 80027fc:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	2b00      	cmp	r3, #0
 8002804:	d0f9      	beq.n	80027fa <ITM_SendChar+0x2a>
    {
      __NOP();
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8002806:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 800280a:	687a      	ldr	r2, [r7, #4]
 800280c:	b2d2      	uxtb	r2, r2
 800280e:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8002810:	687b      	ldr	r3, [r7, #4]
}
 8002812:	4618      	mov	r0, r3
 8002814:	370c      	adds	r7, #12
 8002816:	46bd      	mov	sp, r7
 8002818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800281c:	4770      	bx	lr

0800281e <_write>:

return len;
}

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800281e:	b580      	push	{r7, lr}
 8002820:	b086      	sub	sp, #24
 8002822:	af00      	add	r7, sp, #0
 8002824:	60f8      	str	r0, [r7, #12]
 8002826:	60b9      	str	r1, [r7, #8]
 8002828:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800282a:	2300      	movs	r3, #0
 800282c:	617b      	str	r3, [r7, #20]
 800282e:	e009      	b.n	8002844 <_write+0x26>
	{
		//__io_putchar(*ptr++);
		ITM_SendChar((*ptr++));
 8002830:	68bb      	ldr	r3, [r7, #8]
 8002832:	1c5a      	adds	r2, r3, #1
 8002834:	60ba      	str	r2, [r7, #8]
 8002836:	781b      	ldrb	r3, [r3, #0]
 8002838:	4618      	mov	r0, r3
 800283a:	f7ff ffc9 	bl	80027d0 <ITM_SendChar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800283e:	697b      	ldr	r3, [r7, #20]
 8002840:	3301      	adds	r3, #1
 8002842:	617b      	str	r3, [r7, #20]
 8002844:	697a      	ldr	r2, [r7, #20]
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	429a      	cmp	r2, r3
 800284a:	dbf1      	blt.n	8002830 <_write+0x12>
	}
	return len;
 800284c:	687b      	ldr	r3, [r7, #4]
}
 800284e:	4618      	mov	r0, r3
 8002850:	3718      	adds	r7, #24
 8002852:	46bd      	mov	sp, r7
 8002854:	bd80      	pop	{r7, pc}
	...

08002858 <SystemInit>:
  *         Initialize the FPU setting, vector table location and the PLL configuration is reset.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002858:	b480      	push	{r7}
 800285a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800285c:	4b1f      	ldr	r3, [pc, #124]	; (80028dc <SystemInit+0x84>)
 800285e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002862:	4a1e      	ldr	r2, [pc, #120]	; (80028dc <SystemInit+0x84>)
 8002864:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002868:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 800286c:	4b1c      	ldr	r3, [pc, #112]	; (80028e0 <SystemInit+0x88>)
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	4a1b      	ldr	r2, [pc, #108]	; (80028e0 <SystemInit+0x88>)
 8002872:	f043 0301 	orr.w	r3, r3, #1
 8002876:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR &= 0xF87FC00CU;
 8002878:	4b19      	ldr	r3, [pc, #100]	; (80028e0 <SystemInit+0x88>)
 800287a:	685a      	ldr	r2, [r3, #4]
 800287c:	4918      	ldr	r1, [pc, #96]	; (80028e0 <SystemInit+0x88>)
 800287e:	4b19      	ldr	r3, [pc, #100]	; (80028e4 <SystemInit+0x8c>)
 8002880:	4013      	ands	r3, r2
 8002882:	604b      	str	r3, [r1, #4]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8002884:	4b16      	ldr	r3, [pc, #88]	; (80028e0 <SystemInit+0x88>)
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	4a15      	ldr	r2, [pc, #84]	; (80028e0 <SystemInit+0x88>)
 800288a:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 800288e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002892:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8002894:	4b12      	ldr	r3, [pc, #72]	; (80028e0 <SystemInit+0x88>)
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	4a11      	ldr	r2, [pc, #68]	; (80028e0 <SystemInit+0x88>)
 800289a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800289e:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 80028a0:	4b0f      	ldr	r3, [pc, #60]	; (80028e0 <SystemInit+0x88>)
 80028a2:	685b      	ldr	r3, [r3, #4]
 80028a4:	4a0e      	ldr	r2, [pc, #56]	; (80028e0 <SystemInit+0x88>)
 80028a6:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 80028aa:	6053      	str	r3, [r2, #4]

  /* Reset PREDIV1[3:0] bits */
  RCC->CFGR2 &= 0xFFFFFFF0U;
 80028ac:	4b0c      	ldr	r3, [pc, #48]	; (80028e0 <SystemInit+0x88>)
 80028ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028b0:	4a0b      	ldr	r2, [pc, #44]	; (80028e0 <SystemInit+0x88>)
 80028b2:	f023 030f 	bic.w	r3, r3, #15
 80028b6:	62d3      	str	r3, [r2, #44]	; 0x2c

  /* Reset USARTSW[1:0], I2CSW and TIMs bits */
  RCC->CFGR3 &= 0xFF00FCCCU;
 80028b8:	4b09      	ldr	r3, [pc, #36]	; (80028e0 <SystemInit+0x88>)
 80028ba:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80028bc:	4908      	ldr	r1, [pc, #32]	; (80028e0 <SystemInit+0x88>)
 80028be:	4b0a      	ldr	r3, [pc, #40]	; (80028e8 <SystemInit+0x90>)
 80028c0:	4013      	ands	r3, r2
 80028c2:	630b      	str	r3, [r1, #48]	; 0x30

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 80028c4:	4b06      	ldr	r3, [pc, #24]	; (80028e0 <SystemInit+0x88>)
 80028c6:	2200      	movs	r2, #0
 80028c8:	609a      	str	r2, [r3, #8]

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80028ca:	4b04      	ldr	r3, [pc, #16]	; (80028dc <SystemInit+0x84>)
 80028cc:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80028d0:	609a      	str	r2, [r3, #8]
#endif
}
 80028d2:	bf00      	nop
 80028d4:	46bd      	mov	sp, r7
 80028d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028da:	4770      	bx	lr
 80028dc:	e000ed00 	.word	0xe000ed00
 80028e0:	40021000 	.word	0x40021000
 80028e4:	f87fc00c 	.word	0xf87fc00c
 80028e8:	ff00fccc 	.word	0xff00fccc

080028ec <ts_itoa>:
**  Abstract: Convert integer to ascii
**  Returns:  void
**---------------------------------------------------------------------------
*/
void ts_itoa(char **buf, unsigned int d, int base)
{
 80028ec:	b480      	push	{r7}
 80028ee:	b087      	sub	sp, #28
 80028f0:	af00      	add	r7, sp, #0
 80028f2:	60f8      	str	r0, [r7, #12]
 80028f4:	60b9      	str	r1, [r7, #8]
 80028f6:	607a      	str	r2, [r7, #4]
	int div = 1;
 80028f8:	2301      	movs	r3, #1
 80028fa:	617b      	str	r3, [r7, #20]
	while (d/div >= base)
 80028fc:	e004      	b.n	8002908 <ts_itoa+0x1c>
		div *= base;
 80028fe:	697b      	ldr	r3, [r7, #20]
 8002900:	687a      	ldr	r2, [r7, #4]
 8002902:	fb02 f303 	mul.w	r3, r2, r3
 8002906:	617b      	str	r3, [r7, #20]
	while (d/div >= base)
 8002908:	697b      	ldr	r3, [r7, #20]
 800290a:	68ba      	ldr	r2, [r7, #8]
 800290c:	fbb2 f2f3 	udiv	r2, r2, r3
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	429a      	cmp	r2, r3
 8002914:	d2f3      	bcs.n	80028fe <ts_itoa+0x12>

	while (div != 0)
 8002916:	e029      	b.n	800296c <ts_itoa+0x80>
	{
		int num = d/div;
 8002918:	697b      	ldr	r3, [r7, #20]
 800291a:	68ba      	ldr	r2, [r7, #8]
 800291c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002920:	613b      	str	r3, [r7, #16]
		d = d%div;
 8002922:	697a      	ldr	r2, [r7, #20]
 8002924:	68bb      	ldr	r3, [r7, #8]
 8002926:	fbb3 f1f2 	udiv	r1, r3, r2
 800292a:	fb02 f201 	mul.w	r2, r2, r1
 800292e:	1a9b      	subs	r3, r3, r2
 8002930:	60bb      	str	r3, [r7, #8]
		div /= base;
 8002932:	697a      	ldr	r2, [r7, #20]
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	fb92 f3f3 	sdiv	r3, r2, r3
 800293a:	617b      	str	r3, [r7, #20]
		if (num > 9)
 800293c:	693b      	ldr	r3, [r7, #16]
 800293e:	2b09      	cmp	r3, #9
 8002940:	dd0a      	ble.n	8002958 <ts_itoa+0x6c>
			*((*buf)++) = (num-10) + 'A';
 8002942:	693b      	ldr	r3, [r7, #16]
 8002944:	b2da      	uxtb	r2, r3
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	1c58      	adds	r0, r3, #1
 800294c:	68f9      	ldr	r1, [r7, #12]
 800294e:	6008      	str	r0, [r1, #0]
 8002950:	3237      	adds	r2, #55	; 0x37
 8002952:	b2d2      	uxtb	r2, r2
 8002954:	701a      	strb	r2, [r3, #0]
 8002956:	e009      	b.n	800296c <ts_itoa+0x80>
		else
			*((*buf)++) = num + '0';
 8002958:	693b      	ldr	r3, [r7, #16]
 800295a:	b2da      	uxtb	r2, r3
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	1c58      	adds	r0, r3, #1
 8002962:	68f9      	ldr	r1, [r7, #12]
 8002964:	6008      	str	r0, [r1, #0]
 8002966:	3230      	adds	r2, #48	; 0x30
 8002968:	b2d2      	uxtb	r2, r2
 800296a:	701a      	strb	r2, [r3, #0]
	while (div != 0)
 800296c:	697b      	ldr	r3, [r7, #20]
 800296e:	2b00      	cmp	r3, #0
 8002970:	d1d2      	bne.n	8002918 <ts_itoa+0x2c>
	}
}
 8002972:	bf00      	nop
 8002974:	371c      	adds	r7, #28
 8002976:	46bd      	mov	sp, r7
 8002978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800297c:	4770      	bx	lr

0800297e <ts_formatstring>:
**  Abstract: Writes arguments va to buffer buf according to format fmt
**  Returns:  Length of string
**---------------------------------------------------------------------------
*/
int ts_formatstring(char *buf, const char *fmt, va_list va)
{
 800297e:	b580      	push	{r7, lr}
 8002980:	b088      	sub	sp, #32
 8002982:	af00      	add	r7, sp, #0
 8002984:	60f8      	str	r0, [r7, #12]
 8002986:	60b9      	str	r1, [r7, #8]
 8002988:	607a      	str	r2, [r7, #4]
	char *start_buf = buf;
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	617b      	str	r3, [r7, #20]
	while(*fmt)
 800298e:	e07d      	b.n	8002a8c <ts_formatstring+0x10e>
	{
		/* Character needs formating? */
		if (*fmt == '%')
 8002990:	68bb      	ldr	r3, [r7, #8]
 8002992:	781b      	ldrb	r3, [r3, #0]
 8002994:	2b25      	cmp	r3, #37	; 0x25
 8002996:	d171      	bne.n	8002a7c <ts_formatstring+0xfe>
		{
			switch (*(++fmt))
 8002998:	68bb      	ldr	r3, [r7, #8]
 800299a:	3301      	adds	r3, #1
 800299c:	60bb      	str	r3, [r7, #8]
 800299e:	68bb      	ldr	r3, [r7, #8]
 80029a0:	781b      	ldrb	r3, [r3, #0]
 80029a2:	2b64      	cmp	r3, #100	; 0x64
 80029a4:	d01e      	beq.n	80029e4 <ts_formatstring+0x66>
 80029a6:	2b64      	cmp	r3, #100	; 0x64
 80029a8:	dc06      	bgt.n	80029b8 <ts_formatstring+0x3a>
 80029aa:	2b58      	cmp	r3, #88	; 0x58
 80029ac:	d050      	beq.n	8002a50 <ts_formatstring+0xd2>
 80029ae:	2b63      	cmp	r3, #99	; 0x63
 80029b0:	d00e      	beq.n	80029d0 <ts_formatstring+0x52>
 80029b2:	2b25      	cmp	r3, #37	; 0x25
 80029b4:	d058      	beq.n	8002a68 <ts_formatstring+0xea>
 80029b6:	e05d      	b.n	8002a74 <ts_formatstring+0xf6>
 80029b8:	2b73      	cmp	r3, #115	; 0x73
 80029ba:	d02b      	beq.n	8002a14 <ts_formatstring+0x96>
 80029bc:	2b73      	cmp	r3, #115	; 0x73
 80029be:	dc02      	bgt.n	80029c6 <ts_formatstring+0x48>
 80029c0:	2b69      	cmp	r3, #105	; 0x69
 80029c2:	d00f      	beq.n	80029e4 <ts_formatstring+0x66>
 80029c4:	e056      	b.n	8002a74 <ts_formatstring+0xf6>
 80029c6:	2b75      	cmp	r3, #117	; 0x75
 80029c8:	d037      	beq.n	8002a3a <ts_formatstring+0xbc>
 80029ca:	2b78      	cmp	r3, #120	; 0x78
 80029cc:	d040      	beq.n	8002a50 <ts_formatstring+0xd2>
 80029ce:	e051      	b.n	8002a74 <ts_formatstring+0xf6>
			{
			  case 'c':
				*buf++ = va_arg(va, int);
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	1d1a      	adds	r2, r3, #4
 80029d4:	607a      	str	r2, [r7, #4]
 80029d6:	6819      	ldr	r1, [r3, #0]
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	1c5a      	adds	r2, r3, #1
 80029dc:	60fa      	str	r2, [r7, #12]
 80029de:	b2ca      	uxtb	r2, r1
 80029e0:	701a      	strb	r2, [r3, #0]
				break;
 80029e2:	e047      	b.n	8002a74 <ts_formatstring+0xf6>
			  case 'd':
			  case 'i':
				{
					signed int val = va_arg(va, signed int);
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	1d1a      	adds	r2, r3, #4
 80029e8:	607a      	str	r2, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	61fb      	str	r3, [r7, #28]
					if (val < 0)
 80029ee:	69fb      	ldr	r3, [r7, #28]
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	da07      	bge.n	8002a04 <ts_formatstring+0x86>
					{
						val *= -1;
 80029f4:	69fb      	ldr	r3, [r7, #28]
 80029f6:	425b      	negs	r3, r3
 80029f8:	61fb      	str	r3, [r7, #28]
						*buf++ = '-';
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	1c5a      	adds	r2, r3, #1
 80029fe:	60fa      	str	r2, [r7, #12]
 8002a00:	222d      	movs	r2, #45	; 0x2d
 8002a02:	701a      	strb	r2, [r3, #0]
					}
					ts_itoa(&buf, val, 10);
 8002a04:	69f9      	ldr	r1, [r7, #28]
 8002a06:	f107 030c 	add.w	r3, r7, #12
 8002a0a:	220a      	movs	r2, #10
 8002a0c:	4618      	mov	r0, r3
 8002a0e:	f7ff ff6d 	bl	80028ec <ts_itoa>
				}
				break;
 8002a12:	e02f      	b.n	8002a74 <ts_formatstring+0xf6>
			  case 's':
				{
					char * arg = va_arg(va, char *);
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	1d1a      	adds	r2, r3, #4
 8002a18:	607a      	str	r2, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	61bb      	str	r3, [r7, #24]
					while (*arg)
 8002a1e:	e007      	b.n	8002a30 <ts_formatstring+0xb2>
					{
						*buf++ = *arg++;
 8002a20:	69ba      	ldr	r2, [r7, #24]
 8002a22:	1c53      	adds	r3, r2, #1
 8002a24:	61bb      	str	r3, [r7, #24]
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	1c59      	adds	r1, r3, #1
 8002a2a:	60f9      	str	r1, [r7, #12]
 8002a2c:	7812      	ldrb	r2, [r2, #0]
 8002a2e:	701a      	strb	r2, [r3, #0]
					while (*arg)
 8002a30:	69bb      	ldr	r3, [r7, #24]
 8002a32:	781b      	ldrb	r3, [r3, #0]
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d1f3      	bne.n	8002a20 <ts_formatstring+0xa2>
					}
				}
				break;
 8002a38:	e01c      	b.n	8002a74 <ts_formatstring+0xf6>
			  case 'u':
					ts_itoa(&buf, va_arg(va, unsigned int), 10);
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	1d1a      	adds	r2, r3, #4
 8002a3e:	607a      	str	r2, [r7, #4]
 8002a40:	6819      	ldr	r1, [r3, #0]
 8002a42:	f107 030c 	add.w	r3, r7, #12
 8002a46:	220a      	movs	r2, #10
 8002a48:	4618      	mov	r0, r3
 8002a4a:	f7ff ff4f 	bl	80028ec <ts_itoa>
				break;
 8002a4e:	e011      	b.n	8002a74 <ts_formatstring+0xf6>
			  case 'x':
			  case 'X':
					ts_itoa(&buf, va_arg(va, int), 16);
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	1d1a      	adds	r2, r3, #4
 8002a54:	607a      	str	r2, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	4619      	mov	r1, r3
 8002a5a:	f107 030c 	add.w	r3, r7, #12
 8002a5e:	2210      	movs	r2, #16
 8002a60:	4618      	mov	r0, r3
 8002a62:	f7ff ff43 	bl	80028ec <ts_itoa>
				break;
 8002a66:	e005      	b.n	8002a74 <ts_formatstring+0xf6>
			  case '%':
				  *buf++ = '%';
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	1c5a      	adds	r2, r3, #1
 8002a6c:	60fa      	str	r2, [r7, #12]
 8002a6e:	2225      	movs	r2, #37	; 0x25
 8002a70:	701a      	strb	r2, [r3, #0]
				  break;
 8002a72:	bf00      	nop
			}
			fmt++;
 8002a74:	68bb      	ldr	r3, [r7, #8]
 8002a76:	3301      	adds	r3, #1
 8002a78:	60bb      	str	r3, [r7, #8]
 8002a7a:	e007      	b.n	8002a8c <ts_formatstring+0x10e>
		}
		/* Else just copy */
		else
		{
			*buf++ = *fmt++;
 8002a7c:	68ba      	ldr	r2, [r7, #8]
 8002a7e:	1c53      	adds	r3, r2, #1
 8002a80:	60bb      	str	r3, [r7, #8]
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	1c59      	adds	r1, r3, #1
 8002a86:	60f9      	str	r1, [r7, #12]
 8002a88:	7812      	ldrb	r2, [r2, #0]
 8002a8a:	701a      	strb	r2, [r3, #0]
	while(*fmt)
 8002a8c:	68bb      	ldr	r3, [r7, #8]
 8002a8e:	781b      	ldrb	r3, [r3, #0]
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	f47f af7d 	bne.w	8002990 <ts_formatstring+0x12>
		}
	}
	*buf = 0;
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	2200      	movs	r2, #0
 8002a9a:	701a      	strb	r2, [r3, #0]

	return (int)(buf - start_buf);
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	461a      	mov	r2, r3
 8002aa0:	697b      	ldr	r3, [r7, #20]
 8002aa2:	1ad3      	subs	r3, r2, r3
}
 8002aa4:	4618      	mov	r0, r3
 8002aa6:	3720      	adds	r7, #32
 8002aa8:	46bd      	mov	sp, r7
 8002aaa:	bd80      	pop	{r7, pc}

08002aac <ts_formatlength>:
**            format string and va_list va
**  Returns:  Maximum length
**---------------------------------------------------------------------------
*/
int ts_formatlength(const char *fmt, va_list va)
{
 8002aac:	b480      	push	{r7}
 8002aae:	b085      	sub	sp, #20
 8002ab0:	af00      	add	r7, sp, #0
 8002ab2:	6078      	str	r0, [r7, #4]
 8002ab4:	6039      	str	r1, [r7, #0]
	int length = 0;
 8002ab6:	2300      	movs	r3, #0
 8002ab8:	60fb      	str	r3, [r7, #12]
	while (*fmt)
 8002aba:	e081      	b.n	8002bc0 <ts_formatlength+0x114>
	{
		if (*fmt == '%')
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	781b      	ldrb	r3, [r3, #0]
 8002ac0:	2b25      	cmp	r3, #37	; 0x25
 8002ac2:	d177      	bne.n	8002bb4 <ts_formatlength+0x108>
		{
			++fmt;
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	3301      	adds	r3, #1
 8002ac8:	607b      	str	r3, [r7, #4]
			switch (*fmt)
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	781b      	ldrb	r3, [r3, #0]
 8002ace:	3b58      	subs	r3, #88	; 0x58
 8002ad0:	2b20      	cmp	r3, #32
 8002ad2:	d86a      	bhi.n	8002baa <ts_formatlength+0xfe>
 8002ad4:	a201      	add	r2, pc, #4	; (adr r2, 8002adc <ts_formatlength+0x30>)
 8002ad6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ada:	bf00      	nop
 8002adc:	08002b9d 	.word	0x08002b9d
 8002ae0:	08002bab 	.word	0x08002bab
 8002ae4:	08002bab 	.word	0x08002bab
 8002ae8:	08002bab 	.word	0x08002bab
 8002aec:	08002bab 	.word	0x08002bab
 8002af0:	08002bab 	.word	0x08002bab
 8002af4:	08002bab 	.word	0x08002bab
 8002af8:	08002bab 	.word	0x08002bab
 8002afc:	08002bab 	.word	0x08002bab
 8002b00:	08002bab 	.word	0x08002bab
 8002b04:	08002bab 	.word	0x08002bab
 8002b08:	08002b61 	.word	0x08002b61
 8002b0c:	08002b6f 	.word	0x08002b6f
 8002b10:	08002bab 	.word	0x08002bab
 8002b14:	08002bab 	.word	0x08002bab
 8002b18:	08002bab 	.word	0x08002bab
 8002b1c:	08002bab 	.word	0x08002bab
 8002b20:	08002b6f 	.word	0x08002b6f
 8002b24:	08002bab 	.word	0x08002bab
 8002b28:	08002bab 	.word	0x08002bab
 8002b2c:	08002bab 	.word	0x08002bab
 8002b30:	08002bab 	.word	0x08002bab
 8002b34:	08002bab 	.word	0x08002bab
 8002b38:	08002bab 	.word	0x08002bab
 8002b3c:	08002bab 	.word	0x08002bab
 8002b40:	08002bab 	.word	0x08002bab
 8002b44:	08002bab 	.word	0x08002bab
 8002b48:	08002b7d 	.word	0x08002b7d
 8002b4c:	08002bab 	.word	0x08002bab
 8002b50:	08002b6f 	.word	0x08002b6f
 8002b54:	08002bab 	.word	0x08002bab
 8002b58:	08002bab 	.word	0x08002bab
 8002b5c:	08002b9d 	.word	0x08002b9d
			{
			  case 'c':
		  		  va_arg(va, int);
 8002b60:	683b      	ldr	r3, [r7, #0]
 8002b62:	3304      	adds	r3, #4
 8002b64:	603b      	str	r3, [r7, #0]
				  ++length;
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	3301      	adds	r3, #1
 8002b6a:	60fb      	str	r3, [r7, #12]
				  break;
 8002b6c:	e025      	b.n	8002bba <ts_formatlength+0x10e>
			  case 'd':
			  case 'i':
			  case 'u':
				  /* 32 bits integer is max 11 characters with minus sign */
				  length += 11;
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	330b      	adds	r3, #11
 8002b72:	60fb      	str	r3, [r7, #12]
				  va_arg(va, int);
 8002b74:	683b      	ldr	r3, [r7, #0]
 8002b76:	3304      	adds	r3, #4
 8002b78:	603b      	str	r3, [r7, #0]
				  break;
 8002b7a:	e01e      	b.n	8002bba <ts_formatlength+0x10e>
			  case 's':
			  	  {
			  		  char * str = va_arg(va, char *);
 8002b7c:	683b      	ldr	r3, [r7, #0]
 8002b7e:	1d1a      	adds	r2, r3, #4
 8002b80:	603a      	str	r2, [r7, #0]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	60bb      	str	r3, [r7, #8]
			  		  while (*str++)
 8002b86:	e002      	b.n	8002b8e <ts_formatlength+0xe2>
			  			  ++length;
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	3301      	adds	r3, #1
 8002b8c:	60fb      	str	r3, [r7, #12]
			  		  while (*str++)
 8002b8e:	68bb      	ldr	r3, [r7, #8]
 8002b90:	1c5a      	adds	r2, r3, #1
 8002b92:	60ba      	str	r2, [r7, #8]
 8002b94:	781b      	ldrb	r3, [r3, #0]
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d1f6      	bne.n	8002b88 <ts_formatlength+0xdc>
			  	  }
				  break;
 8002b9a:	e00e      	b.n	8002bba <ts_formatlength+0x10e>
			  case 'x':
			  case 'X':
				  /* 32 bits integer as hex is max 8 characters */
				  length += 8;
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	3308      	adds	r3, #8
 8002ba0:	60fb      	str	r3, [r7, #12]
				  va_arg(va, unsigned int);
 8002ba2:	683b      	ldr	r3, [r7, #0]
 8002ba4:	3304      	adds	r3, #4
 8002ba6:	603b      	str	r3, [r7, #0]
				  break;
 8002ba8:	e007      	b.n	8002bba <ts_formatlength+0x10e>
			  default:
				  ++length;
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	3301      	adds	r3, #1
 8002bae:	60fb      	str	r3, [r7, #12]
				  break;
 8002bb0:	bf00      	nop
 8002bb2:	e002      	b.n	8002bba <ts_formatlength+0x10e>
			}
		}
		else
		{
			++length;
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	3301      	adds	r3, #1
 8002bb8:	60fb      	str	r3, [r7, #12]
		}
		++fmt;
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	3301      	adds	r3, #1
 8002bbe:	607b      	str	r3, [r7, #4]
	while (*fmt)
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	781b      	ldrb	r3, [r3, #0]
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	f47f af79 	bne.w	8002abc <ts_formatlength+0x10>
	}
	return length;
 8002bca:	68fb      	ldr	r3, [r7, #12]
}
 8002bcc:	4618      	mov	r0, r3
 8002bce:	3714      	adds	r7, #20
 8002bd0:	46bd      	mov	sp, r7
 8002bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd6:	4770      	bx	lr

08002bd8 <printf>:
**  Returns:  Number of bytes written
**
**===========================================================================
*/
int printf(const char *fmt, ...)
{
 8002bd8:	b40f      	push	{r0, r1, r2, r3}
 8002bda:	b5b0      	push	{r4, r5, r7, lr}
 8002bdc:	b084      	sub	sp, #16
 8002bde:	af00      	add	r7, sp, #0
	int length = 0;
 8002be0:	2300      	movs	r3, #0
 8002be2:	60fb      	str	r3, [r7, #12]
	va_list va;
	va_start(va, fmt);
 8002be4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002be8:	603b      	str	r3, [r7, #0]
	length = ts_formatlength(fmt, va);
 8002bea:	6839      	ldr	r1, [r7, #0]
 8002bec:	6a38      	ldr	r0, [r7, #32]
 8002bee:	f7ff ff5d 	bl	8002aac <ts_formatlength>
 8002bf2:	60f8      	str	r0, [r7, #12]
	va_end(va);
	{
 8002bf4:	466b      	mov	r3, sp
 8002bf6:	461d      	mov	r5, r3
		char buf[length];
 8002bf8:	68f8      	ldr	r0, [r7, #12]
 8002bfa:	1e43      	subs	r3, r0, #1
 8002bfc:	60bb      	str	r3, [r7, #8]
 8002bfe:	4603      	mov	r3, r0
 8002c00:	4619      	mov	r1, r3
 8002c02:	f04f 0200 	mov.w	r2, #0
 8002c06:	f04f 0300 	mov.w	r3, #0
 8002c0a:	f04f 0400 	mov.w	r4, #0
 8002c0e:	00d4      	lsls	r4, r2, #3
 8002c10:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8002c14:	00cb      	lsls	r3, r1, #3
 8002c16:	4603      	mov	r3, r0
 8002c18:	4619      	mov	r1, r3
 8002c1a:	f04f 0200 	mov.w	r2, #0
 8002c1e:	f04f 0300 	mov.w	r3, #0
 8002c22:	f04f 0400 	mov.w	r4, #0
 8002c26:	00d4      	lsls	r4, r2, #3
 8002c28:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8002c2c:	00cb      	lsls	r3, r1, #3
 8002c2e:	4603      	mov	r3, r0
 8002c30:	3307      	adds	r3, #7
 8002c32:	08db      	lsrs	r3, r3, #3
 8002c34:	00db      	lsls	r3, r3, #3
 8002c36:	ebad 0d03 	sub.w	sp, sp, r3
 8002c3a:	466b      	mov	r3, sp
 8002c3c:	3300      	adds	r3, #0
 8002c3e:	607b      	str	r3, [r7, #4]
		va_start(va, fmt);
 8002c40:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002c44:	603b      	str	r3, [r7, #0]
		length = ts_formatstring(buf, fmt, va);
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	683a      	ldr	r2, [r7, #0]
 8002c4a:	6a39      	ldr	r1, [r7, #32]
 8002c4c:	4618      	mov	r0, r3
 8002c4e:	f7ff fe96 	bl	800297e <ts_formatstring>
 8002c52:	60f8      	str	r0, [r7, #12]
		length = _write(1, buf, length);
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	68fa      	ldr	r2, [r7, #12]
 8002c58:	4619      	mov	r1, r3
 8002c5a:	2001      	movs	r0, #1
 8002c5c:	f7ff fddf 	bl	800281e <_write>
 8002c60:	60f8      	str	r0, [r7, #12]
 8002c62:	46ad      	mov	sp, r5
		va_end(va);
	}
	return length;
 8002c64:	68fb      	ldr	r3, [r7, #12]
}
 8002c66:	4618      	mov	r0, r3
 8002c68:	3710      	adds	r7, #16
 8002c6a:	46bd      	mov	sp, r7
 8002c6c:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 8002c70:	b004      	add	sp, #16
 8002c72:	4770      	bx	lr

08002c74 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002c74:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002cac <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8002c78:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8002c7a:	e003      	b.n	8002c84 <LoopCopyDataInit>

08002c7c <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8002c7c:	4b0c      	ldr	r3, [pc, #48]	; (8002cb0 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8002c7e:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8002c80:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8002c82:	3104      	adds	r1, #4

08002c84 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8002c84:	480b      	ldr	r0, [pc, #44]	; (8002cb4 <LoopForever+0xa>)
	ldr	r3, =_edata
 8002c86:	4b0c      	ldr	r3, [pc, #48]	; (8002cb8 <LoopForever+0xe>)
	adds	r2, r0, r1
 8002c88:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8002c8a:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8002c8c:	d3f6      	bcc.n	8002c7c <CopyDataInit>
	ldr	r2, =_sbss
 8002c8e:	4a0b      	ldr	r2, [pc, #44]	; (8002cbc <LoopForever+0x12>)
	b	LoopFillZerobss
 8002c90:	e002      	b.n	8002c98 <LoopFillZerobss>

08002c92 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8002c92:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8002c94:	f842 3b04 	str.w	r3, [r2], #4

08002c98 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8002c98:	4b09      	ldr	r3, [pc, #36]	; (8002cc0 <LoopForever+0x16>)
	cmp	r2, r3
 8002c9a:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8002c9c:	d3f9      	bcc.n	8002c92 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002c9e:	f7ff fddb 	bl	8002858 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002ca2:	f000 f811 	bl	8002cc8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002ca6:	f7ff fc21 	bl	80024ec <main>

08002caa <LoopForever>:

LoopForever:
    b LoopForever
 8002caa:	e7fe      	b.n	8002caa <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002cac:	2000ffff 	.word	0x2000ffff
	ldr	r3, =_sidata
 8002cb0:	08002d80 	.word	0x08002d80
	ldr	r0, =_sdata
 8002cb4:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8002cb8:	2000000c 	.word	0x2000000c
	ldr	r2, =_sbss
 8002cbc:	2000000c 	.word	0x2000000c
	ldr	r3, = _ebss
 8002cc0:	2000009c 	.word	0x2000009c

08002cc4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002cc4:	e7fe      	b.n	8002cc4 <ADC1_2_IRQHandler>
	...

08002cc8 <__libc_init_array>:
 8002cc8:	b570      	push	{r4, r5, r6, lr}
 8002cca:	4e0d      	ldr	r6, [pc, #52]	; (8002d00 <__libc_init_array+0x38>)
 8002ccc:	4c0d      	ldr	r4, [pc, #52]	; (8002d04 <__libc_init_array+0x3c>)
 8002cce:	1ba4      	subs	r4, r4, r6
 8002cd0:	10a4      	asrs	r4, r4, #2
 8002cd2:	2500      	movs	r5, #0
 8002cd4:	42a5      	cmp	r5, r4
 8002cd6:	d109      	bne.n	8002cec <__libc_init_array+0x24>
 8002cd8:	4e0b      	ldr	r6, [pc, #44]	; (8002d08 <__libc_init_array+0x40>)
 8002cda:	4c0c      	ldr	r4, [pc, #48]	; (8002d0c <__libc_init_array+0x44>)
 8002cdc:	f000 f820 	bl	8002d20 <_init>
 8002ce0:	1ba4      	subs	r4, r4, r6
 8002ce2:	10a4      	asrs	r4, r4, #2
 8002ce4:	2500      	movs	r5, #0
 8002ce6:	42a5      	cmp	r5, r4
 8002ce8:	d105      	bne.n	8002cf6 <__libc_init_array+0x2e>
 8002cea:	bd70      	pop	{r4, r5, r6, pc}
 8002cec:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002cf0:	4798      	blx	r3
 8002cf2:	3501      	adds	r5, #1
 8002cf4:	e7ee      	b.n	8002cd4 <__libc_init_array+0xc>
 8002cf6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002cfa:	4798      	blx	r3
 8002cfc:	3501      	adds	r5, #1
 8002cfe:	e7f2      	b.n	8002ce6 <__libc_init_array+0x1e>
 8002d00:	08002d78 	.word	0x08002d78
 8002d04:	08002d78 	.word	0x08002d78
 8002d08:	08002d78 	.word	0x08002d78
 8002d0c:	08002d7c 	.word	0x08002d7c

08002d10 <memset>:
 8002d10:	4402      	add	r2, r0
 8002d12:	4603      	mov	r3, r0
 8002d14:	4293      	cmp	r3, r2
 8002d16:	d100      	bne.n	8002d1a <memset+0xa>
 8002d18:	4770      	bx	lr
 8002d1a:	f803 1b01 	strb.w	r1, [r3], #1
 8002d1e:	e7f9      	b.n	8002d14 <memset+0x4>

08002d20 <_init>:
 8002d20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002d22:	bf00      	nop
 8002d24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002d26:	bc08      	pop	{r3}
 8002d28:	469e      	mov	lr, r3
 8002d2a:	4770      	bx	lr

08002d2c <_fini>:
 8002d2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002d2e:	bf00      	nop
 8002d30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002d32:	bc08      	pop	{r3}
 8002d34:	469e      	mov	lr, r3
 8002d36:	4770      	bx	lr
