<!-- HTML header for doxygen 1.8.12-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Module Communication Protocol Wrapper - MCPW: examples/atmel_samg55/src/ASF/sam/utils/cmsis/samg/samg55/include/component/i2sc.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
  <div id="top"><!-- do not remove this div, it is closed by doxygen! -->
    <!-- Platform title -->
    <div class="page-title-bar container-fluid">
      <div id="projectalign" class="row">
        <div id="projectname" class="col-sm-12">Module Communication Protocol Wrapper - MCPW
        </div>
        <div id="projectbrief" class="col-sm-12">Host side implementation of MCP</div>
      </div>
    </div>
    <div class="topbar">
      <div class="container">
        <div id="titlearea">
          <div class="xethru-logo">
            <img src="xethru-logo_220x55HD.png" alt="Novelda XeThru web site" id="logo-image" />
          </div>
        </div>
        <!-- end header part -->
        <!-- Generated by Doxygen 1.8.12 -->
        <!--BEGIN MAIN-NAV AND SEARCHENGINE-->
        <div id="main-nav"></div>
        <!--END MAIN-NAV AND SEARCHENGINE-->
      </div>
    </div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d28a4824dc47e487b107a5db32ef43c4.xhtml">examples</a></li><li class="navelem"><a class="el" href="dir_0e96b936377161858012b6f31c3bd790.xhtml">atmel_samg55</a></li><li class="navelem"><a class="el" href="dir_0ae219bfaa679f3dbaaacda5fb614d9c.xhtml">src</a></li><li class="navelem"><a class="el" href="dir_67951177d7f5e66661a526635115739c.xhtml">ASF</a></li><li class="navelem"><a class="el" href="dir_48be2503ae6ae6de0698f11fb632640c.xhtml">sam</a></li><li class="navelem"><a class="el" href="dir_7f529e4fc6ea7f44596b5de9bf0437d9.xhtml">utils</a></li><li class="navelem"><a class="el" href="dir_ac7f1bd40a4e1acdd23b3d2004ea04d6.xhtml">cmsis</a></li><li class="navelem"><a class="el" href="dir_e52153a309e79ea7ef542584943148af.xhtml">samg</a></li><li class="navelem"><a class="el" href="dir_295dc956b22fd3b5130153261f8e1cfd.xhtml">samg55</a></li><li class="navelem"><a class="el" href="dir_0cbb778e238e84dc6f6e8469495480cc.xhtml">include</a></li><li class="navelem"><a class="el" href="dir_6b2c1e3aae921ca15ccf6ff784661eea.xhtml">component</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">i2sc.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="i2sc_8h.xhtml">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment"> * Support and FAQ: visit &lt;a href=&quot;http://www.atmel.com/design-support/&quot;&gt;Atmel Support&lt;/a&gt;</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#ifndef _SAMG55_I2SC_COMPONENT_</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#define _SAMG55_I2SC_COMPONENT_</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">/* ============================================================================= */</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">/* ============================================================================= */</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;</div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="struct_i2sc.xhtml">   56</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="struct_i2sc.xhtml#a808a4ae28255c92d21a06d96b40ed43a">   57</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="struct_i2sc.xhtml#a808a4ae28255c92d21a06d96b40ed43a">I2SC_CR</a>;       </div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="struct_i2sc.xhtml#a8cbc3998e5f7744a9351c989128a85c6">   58</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_i2sc.xhtml#a8cbc3998e5f7744a9351c989128a85c6">I2SC_MR</a>;       </div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="struct_i2sc.xhtml#a5eaff76170fe74aa63d9734d6bfbec29">   59</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_i2sc.xhtml#a5eaff76170fe74aa63d9734d6bfbec29">I2SC_SR</a>;       </div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="struct_i2sc.xhtml#a6c89db8e72b396d06ca556aa7ffffb3a">   60</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="struct_i2sc.xhtml#a6c89db8e72b396d06ca556aa7ffffb3a">I2SC_SCR</a>;      </div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="struct_i2sc.xhtml#afd51a6f0c06fc1bea6d11ddd91374007">   61</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="struct_i2sc.xhtml#afd51a6f0c06fc1bea6d11ddd91374007">I2SC_SSR</a>;      </div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="struct_i2sc.xhtml#adf042c9124fc26b6fbe661ce445e7558">   62</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="struct_i2sc.xhtml#adf042c9124fc26b6fbe661ce445e7558">I2SC_IER</a>;      </div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="struct_i2sc.xhtml#a3ee6287bcff370727d950653dda8af91">   63</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="struct_i2sc.xhtml#a3ee6287bcff370727d950653dda8af91">I2SC_IDR</a>;      </div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="struct_i2sc.xhtml#ae7d5c0b61b035652b58b8ed093a1748f">   64</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_i2sc.xhtml#ae7d5c0b61b035652b58b8ed093a1748f">I2SC_IMR</a>;      </div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="struct_i2sc.xhtml#a2c8b7d7f20a0e90390268fa5661c5a19">   65</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_i2sc.xhtml#a2c8b7d7f20a0e90390268fa5661c5a19">I2SC_RHR</a>;      </div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="struct_i2sc.xhtml#a10909105bffa37b5b65c52d2ed0820b5">   66</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="struct_i2sc.xhtml#a10909105bffa37b5b65c52d2ed0820b5">I2SC_THR</a>;      </div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="struct_i2sc.xhtml#a46da2ba437de5f85a04c1f85620d5a5e">   67</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t Reserved1[54];</div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="struct_i2sc.xhtml#a442da2b123bd074d7d7508f471a74ff3">   68</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_i2sc.xhtml#a442da2b123bd074d7d7508f471a74ff3">I2SC_RPR</a>;      </div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="struct_i2sc.xhtml#aaabf8351c666764b0ecaf430528c2db6">   69</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_i2sc.xhtml#aaabf8351c666764b0ecaf430528c2db6">I2SC_RCR</a>;      </div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="struct_i2sc.xhtml#a5ae910957c388b4caff92459458893b6">   70</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_i2sc.xhtml#a5ae910957c388b4caff92459458893b6">I2SC_TPR</a>;      </div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="struct_i2sc.xhtml#af04e45317c2c5d9eefb660289ec7e008">   71</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_i2sc.xhtml#af04e45317c2c5d9eefb660289ec7e008">I2SC_TCR</a>;      </div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="struct_i2sc.xhtml#addb4198dfa0f17bcec530f2eeefa82ff">   72</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_i2sc.xhtml#addb4198dfa0f17bcec530f2eeefa82ff">I2SC_RNPR</a>;     </div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="struct_i2sc.xhtml#a116e24ad8e3521bcc39def56ff9272be">   73</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_i2sc.xhtml#a116e24ad8e3521bcc39def56ff9272be">I2SC_RNCR</a>;     </div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="struct_i2sc.xhtml#aaaf924b82fdb9e215caef2cbb86711fe">   74</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_i2sc.xhtml#aaaf924b82fdb9e215caef2cbb86711fe">I2SC_TNPR</a>;     </div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="struct_i2sc.xhtml#ad43b488f1f0dd24371418045932b2747">   75</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_i2sc.xhtml#ad43b488f1f0dd24371418045932b2747">I2SC_TNCR</a>;     </div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="struct_i2sc.xhtml#a1a66a39054ed571acc2c7d08f0dfcae4">   76</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="struct_i2sc.xhtml#a1a66a39054ed571acc2c7d08f0dfcae4">I2SC_PTCR</a>;     </div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="struct_i2sc.xhtml#af7699ca3c535f8612dcc196babd74650">   77</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_i2sc.xhtml#af7699ca3c535f8612dcc196babd74650">I2SC_PTSR</a>;     </div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;} <a class="code" href="struct_i2sc.xhtml">I2sc</a>;</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment">/* -------- I2SC_CR : (I2SC Offset: 0x00) Control Register -------- */</span></div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___i2_s_c.xhtml#ga15b05fab8e156e9f886ca81207652055">   81</a></span>&#160;<span class="preprocessor">#define I2SC_CR_RXEN (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___i2_s_c.xhtml#ga6673605e0c9859e73f8191723ed1baa1">   82</a></span>&#160;<span class="preprocessor">#define I2SC_CR_RXDIS (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___i2_s_c.xhtml#ga633ae23187a8796c0813f2fe16876e18">   83</a></span>&#160;<span class="preprocessor">#define I2SC_CR_CKEN (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___i2_s_c.xhtml#ga96d26d3c6efdd77c97548d55ae147b06">   84</a></span>&#160;<span class="preprocessor">#define I2SC_CR_CKDIS (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___i2_s_c.xhtml#ga7ee96fe8c38a594eed8e9f3f1e531ec1">   85</a></span>&#160;<span class="preprocessor">#define I2SC_CR_TXEN (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___i2_s_c.xhtml#ga008ab9102c2377120b1c18577c6d84bc">   86</a></span>&#160;<span class="preprocessor">#define I2SC_CR_TXDIS (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___i2_s_c.xhtml#gae81178f41c21c2749444a513909ca398">   87</a></span>&#160;<span class="preprocessor">#define I2SC_CR_SWRST (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- I2SC_MR : (I2SC Offset: 0x04) Mode Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___i2_s_c.xhtml#ga4c2350b4ee0a80fb227d8869cdedb719">   89</a></span>&#160;<span class="preprocessor">#define I2SC_MR_MODE (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___i2_s_c.xhtml#ga3b3958f0bb2fe0a5adf9df05f075b98b">   90</a></span>&#160;<span class="preprocessor">#define   I2SC_MR_MODE_SLAVE (0x0u &lt;&lt; 0) </span></div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___i2_s_c.xhtml#ga1765ff0758654f0ffbf0c2116ba226f2">   91</a></span>&#160;<span class="preprocessor">#define   I2SC_MR_MODE_MASTER (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___i2_s_c.xhtml#gae201e56f9d1fcd9c1c602ca8c90fa29f">   92</a></span>&#160;<span class="preprocessor">#define I2SC_MR_DATALENGTH_Pos 2</span></div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___i2_s_c.xhtml#ga14d9969047ca7755190666a620e7b6c3">   93</a></span>&#160;<span class="preprocessor">#define I2SC_MR_DATALENGTH_Msk (0x7u &lt;&lt; I2SC_MR_DATALENGTH_Pos) </span></div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___i2_s_c.xhtml#gad3d2b0220571509999a52a778e4b8b86">   94</a></span>&#160;<span class="preprocessor">#define   I2SC_MR_DATALENGTH_32_BITS (0x0u &lt;&lt; 2) </span></div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___i2_s_c.xhtml#ga4b296ccec882ef06abc147848476678b">   95</a></span>&#160;<span class="preprocessor">#define   I2SC_MR_DATALENGTH_24_BITS (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___i2_s_c.xhtml#ga2de942f5be71491ba281a9d2a2705d9a">   96</a></span>&#160;<span class="preprocessor">#define   I2SC_MR_DATALENGTH_20_BITS (0x2u &lt;&lt; 2) </span></div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___i2_s_c.xhtml#ga73420259f12e3cd28f5155eeaf5f6f09">   97</a></span>&#160;<span class="preprocessor">#define   I2SC_MR_DATALENGTH_18_BITS (0x3u &lt;&lt; 2) </span></div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___i2_s_c.xhtml#ga6952d20143e4c522d31476b91c1f0310">   98</a></span>&#160;<span class="preprocessor">#define   I2SC_MR_DATALENGTH_16_BITS (0x4u &lt;&lt; 2) </span></div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___i2_s_c.xhtml#gaed6025a206d6998172b3e52ccdd5ca98">   99</a></span>&#160;<span class="preprocessor">#define   I2SC_MR_DATALENGTH_16_BITS_COMPACT (0x5u &lt;&lt; 2) </span></div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___i2_s_c.xhtml#ga6123e8db38750b7bc126eb69be8cd896">  100</a></span>&#160;<span class="preprocessor">#define   I2SC_MR_DATALENGTH_8_BITS (0x6u &lt;&lt; 2) </span></div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___i2_s_c.xhtml#gace752944d3c584403e0f3bd330aa9128">  101</a></span>&#160;<span class="preprocessor">#define   I2SC_MR_DATALENGTH_8_BITS_COMPACT (0x7u &lt;&lt; 2) </span></div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___i2_s_c.xhtml#ga4b51c3f2d4013fe070dee42d67d39043">  102</a></span>&#160;<span class="preprocessor">#define I2SC_MR_RXMONO (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___i2_s_c.xhtml#ga089e2a1f14c74a6df7636adedfcf119d">  103</a></span>&#160;<span class="preprocessor">#define I2SC_MR_RXDMA (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___i2_s_c.xhtml#gadba2985eda045e5fd62e0e145755b7d6">  104</a></span>&#160;<span class="preprocessor">#define I2SC_MR_RXLOOP (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___i2_s_c.xhtml#gaaab8b6321324b78146bc6a6faf7043f0">  105</a></span>&#160;<span class="preprocessor">#define I2SC_MR_TXMONO (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___i2_s_c.xhtml#ga031853c2433efb63da646749d7de29f4">  106</a></span>&#160;<span class="preprocessor">#define I2SC_MR_TXDMA (0x1u &lt;&lt; 13) </span></div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___i2_s_c.xhtml#gae2c07b92ffc806b9b93a4105af9e284b">  107</a></span>&#160;<span class="preprocessor">#define I2SC_MR_TXSAME (0x1u &lt;&lt; 14) </span></div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___i2_s_c.xhtml#ga995b11d76df496850c36aff990031efe">  108</a></span>&#160;<span class="preprocessor">#define I2SC_MR_IMCKDIV_Pos 16</span></div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___i2_s_c.xhtml#ga1a83d6c83c85a036f4c6dd61c52d60d4">  109</a></span>&#160;<span class="preprocessor">#define I2SC_MR_IMCKDIV_Msk (0x3fu &lt;&lt; I2SC_MR_IMCKDIV_Pos) </span></div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___i2_s_c.xhtml#ga2c3e5197bde94eef798f7cc4df99933c">  110</a></span>&#160;<span class="preprocessor">#define I2SC_MR_IMCKDIV(value) ((I2SC_MR_IMCKDIV_Msk &amp; ((value) &lt;&lt; I2SC_MR_IMCKDIV_Pos)))</span></div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___i2_s_c.xhtml#gab2e9f6261c6c0ded09bb059f42c769f3">  111</a></span>&#160;<span class="preprocessor">#define I2SC_MR_IMCKFS_Pos 24</span></div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___i2_s_c.xhtml#ga70694a066bfc4a73c90a5eb7b6852125">  112</a></span>&#160;<span class="preprocessor">#define I2SC_MR_IMCKFS_Msk (0x3fu &lt;&lt; I2SC_MR_IMCKFS_Pos) </span></div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___i2_s_c.xhtml#gacc4cb6a233607b9141400db41ba52920">  113</a></span>&#160;<span class="preprocessor">#define   I2SC_MR_IMCKFS_M2SF16 (0x0u &lt;&lt; 24) </span></div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___i2_s_c.xhtml#ga14ca290406c117e82d871cae0ca6287f">  114</a></span>&#160;<span class="preprocessor">#define   I2SC_MR_IMCKFS_M2SF32 (0x1u &lt;&lt; 24) </span></div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___i2_s_c.xhtml#ga8a86eaaf04071acb777bc3ecea0e2889">  115</a></span>&#160;<span class="preprocessor">#define   I2SC_MR_IMCKFS_M2SF48 (0x2u &lt;&lt; 24) </span></div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___i2_s_c.xhtml#ga38c4a72e49a720217f4f7ba8825d85c4">  116</a></span>&#160;<span class="preprocessor">#define   I2SC_MR_IMCKFS_M2SF64 (0x3u &lt;&lt; 24) </span></div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___i2_s_c.xhtml#ga3e47ed7eab0bba9038c96aafc041dfc5">  117</a></span>&#160;<span class="preprocessor">#define   I2SC_MR_IMCKFS_M2SF96 (0x5u &lt;&lt; 24) </span></div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___i2_s_c.xhtml#gaddad5d76eb4128c381662d445780cae6">  118</a></span>&#160;<span class="preprocessor">#define   I2SC_MR_IMCKFS_M2SF128 (0x7u &lt;&lt; 24) </span></div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___i2_s_c.xhtml#gaadae1e8ce7d69eb335c6cb6d036ad38b">  119</a></span>&#160;<span class="preprocessor">#define   I2SC_MR_IMCKFS_M2SF192 (0xBu &lt;&lt; 24) </span></div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___i2_s_c.xhtml#ga0f6233a59b63da82b8c582e75361b93a">  120</a></span>&#160;<span class="preprocessor">#define   I2SC_MR_IMCKFS_M2SF256 (0xFu &lt;&lt; 24) </span></div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___i2_s_c.xhtml#ga4c8f1a5418ab830c795ce37b4289abf6">  121</a></span>&#160;<span class="preprocessor">#define   I2SC_MR_IMCKFS_M2SF384 (0x17u &lt;&lt; 24) </span></div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___i2_s_c.xhtml#gae95c31202793ad57a0816047b47e766e">  122</a></span>&#160;<span class="preprocessor">#define   I2SC_MR_IMCKFS_M2SF512 (0x1Fu &lt;&lt; 24) </span></div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___i2_s_c.xhtml#ga0b2d1e3571358f244180ac102342de3c">  123</a></span>&#160;<span class="preprocessor">#define   I2SC_MR_IMCKFS_M2SF768 (0x2Fu &lt;&lt; 24) </span></div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___i2_s_c.xhtml#gae7e2053837d52cd0e7d5ec33493f4988">  124</a></span>&#160;<span class="preprocessor">#define   I2SC_MR_IMCKFS_M2SF1024 (0x3Fu &lt;&lt; 24) </span></div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___i2_s_c.xhtml#gadf5395137602477bfde1d0706fe68555">  125</a></span>&#160;<span class="preprocessor">#define I2SC_MR_IMCKMODE (0x1u &lt;&lt; 30) </span></div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___i2_s_c.xhtml#gacbd57d6bd90a3ceaa9cd92872a3553a8">  126</a></span>&#160;<span class="preprocessor">#define I2SC_MR_IWS (0x1u &lt;&lt; 31) </span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- I2SC_SR : (I2SC Offset: 0x08) Status Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___i2_s_c.xhtml#ga33e16a5e1d163d65af2724937093cf6e">  128</a></span>&#160;<span class="preprocessor">#define I2SC_SR_RXEN (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___i2_s_c.xhtml#ga764b7abc97a19ade1a12f34262e6c32c">  129</a></span>&#160;<span class="preprocessor">#define I2SC_SR_RXRDY (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___i2_s_c.xhtml#ga6e18b9f010dd1a93604477fa77bd2207">  130</a></span>&#160;<span class="preprocessor">#define I2SC_SR_RXOR (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___i2_s_c.xhtml#ga3267ea6f59c77b9f346b7391e89c07ab">  131</a></span>&#160;<span class="preprocessor">#define I2SC_SR_ENDRX (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___i2_s_c.xhtml#gae90ffa3a31da415282c0fa7b1bc717b7">  132</a></span>&#160;<span class="preprocessor">#define I2SC_SR_TXEN (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___i2_s_c.xhtml#ga2f567164a884d2019488fd9e33d68758">  133</a></span>&#160;<span class="preprocessor">#define I2SC_SR_TXRDY (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___i2_s_c.xhtml#ga2a30075ecfb983c6e80531da162147a5">  134</a></span>&#160;<span class="preprocessor">#define I2SC_SR_TXUR (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___i2_s_c.xhtml#ga8eba3a5a632310c2f86d261d603ca1cf">  135</a></span>&#160;<span class="preprocessor">#define I2SC_SR_ENDTX (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___i2_s_c.xhtml#ga6cd7171a5793b42f054be1f5ccaafd2f">  136</a></span>&#160;<span class="preprocessor">#define I2SC_SR_RXORCH_Pos 8</span></div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___i2_s_c.xhtml#ga9eb4e1dafc4f7800b4f12530a45b090f">  137</a></span>&#160;<span class="preprocessor">#define I2SC_SR_RXORCH_Msk (0x3u &lt;&lt; I2SC_SR_RXORCH_Pos) </span></div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___i2_s_c.xhtml#ga1518f63a7d6ded968b78cf7c9e866790">  138</a></span>&#160;<span class="preprocessor">#define I2SC_SR_RXBUFF (0x1u &lt;&lt; 19) </span></div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___i2_s_c.xhtml#ga48feca520072c474d54aff258a047152">  139</a></span>&#160;<span class="preprocessor">#define I2SC_SR_TXURCH_Pos 20</span></div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___i2_s_c.xhtml#ga0f3ef42f6a05227625c38f9ea96058c1">  140</a></span>&#160;<span class="preprocessor">#define I2SC_SR_TXURCH_Msk (0x3u &lt;&lt; I2SC_SR_TXURCH_Pos) </span></div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___i2_s_c.xhtml#ga5ae2014b7e7b8e7d62422a031816f19a">  141</a></span>&#160;<span class="preprocessor">#define I2SC_SR_TXBUFE (0x1u &lt;&lt; 31) </span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- I2SC_SCR : (I2SC Offset: 0x0C) Status Clear Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___i2_s_c.xhtml#ga1ab33b8f610b6010d481c7ed44fc6d2a">  143</a></span>&#160;<span class="preprocessor">#define I2SC_SCR_RXOR (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___i2_s_c.xhtml#ga53756230b4c790504588d4d6b5510e00">  144</a></span>&#160;<span class="preprocessor">#define I2SC_SCR_TXUR (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___i2_s_c.xhtml#ga38191f02c42796a098e9572dce4add3f">  145</a></span>&#160;<span class="preprocessor">#define I2SC_SCR_RXORCH_Pos 8</span></div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___i2_s_c.xhtml#ga7480f8ce22af93697a912b6bd79e3ad3">  146</a></span>&#160;<span class="preprocessor">#define I2SC_SCR_RXORCH_Msk (0x3u &lt;&lt; I2SC_SCR_RXORCH_Pos) </span></div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___i2_s_c.xhtml#ga89434798ff1ce27092138b2e23fd3c04">  147</a></span>&#160;<span class="preprocessor">#define I2SC_SCR_RXORCH(value) ((I2SC_SCR_RXORCH_Msk &amp; ((value) &lt;&lt; I2SC_SCR_RXORCH_Pos)))</span></div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___i2_s_c.xhtml#ga7b94a87f3820db5a259cb909e543987e">  148</a></span>&#160;<span class="preprocessor">#define I2SC_SCR_TXURCH_Pos 20</span></div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___i2_s_c.xhtml#gaf511150f135ba5b4a97c466732828d21">  149</a></span>&#160;<span class="preprocessor">#define I2SC_SCR_TXURCH_Msk (0x3u &lt;&lt; I2SC_SCR_TXURCH_Pos) </span></div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___i2_s_c.xhtml#ga5322f8bbcd1c61c105993839fce1a1b1">  150</a></span>&#160;<span class="preprocessor">#define I2SC_SCR_TXURCH(value) ((I2SC_SCR_TXURCH_Msk &amp; ((value) &lt;&lt; I2SC_SCR_TXURCH_Pos)))</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="comment">/* -------- I2SC_SSR : (I2SC Offset: 0x10) Status Set Register -------- */</span></div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___i2_s_c.xhtml#ga14e77256f827a480465732c170b6062d">  152</a></span>&#160;<span class="preprocessor">#define I2SC_SSR_RXOR (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___i2_s_c.xhtml#ga71a7b6c7df7f9c992f781fe68ee0efbf">  153</a></span>&#160;<span class="preprocessor">#define I2SC_SSR_TXUR (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___i2_s_c.xhtml#ga7d2130507daa08838b0c010487c023d2">  154</a></span>&#160;<span class="preprocessor">#define I2SC_SSR_RXORCH_Pos 8</span></div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___i2_s_c.xhtml#ga6fbdd49df8c13188feb42abd3dc8699f">  155</a></span>&#160;<span class="preprocessor">#define I2SC_SSR_RXORCH_Msk (0x3u &lt;&lt; I2SC_SSR_RXORCH_Pos) </span></div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___i2_s_c.xhtml#ga453c296785fb4715366c87b3eb00382f">  156</a></span>&#160;<span class="preprocessor">#define I2SC_SSR_RXORCH(value) ((I2SC_SSR_RXORCH_Msk &amp; ((value) &lt;&lt; I2SC_SSR_RXORCH_Pos)))</span></div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___i2_s_c.xhtml#ga97fb2d3b7b347183ef3f3b3faf8364f8">  157</a></span>&#160;<span class="preprocessor">#define I2SC_SSR_TXURCH_Pos 20</span></div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___i2_s_c.xhtml#ga7f0e56e949401c910ca6819e5c5f6a6e">  158</a></span>&#160;<span class="preprocessor">#define I2SC_SSR_TXURCH_Msk (0x3u &lt;&lt; I2SC_SSR_TXURCH_Pos) </span></div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___i2_s_c.xhtml#ga058b7d28a57a9aaaf7673acf78e53376">  159</a></span>&#160;<span class="preprocessor">#define I2SC_SSR_TXURCH(value) ((I2SC_SSR_TXURCH_Msk &amp; ((value) &lt;&lt; I2SC_SSR_TXURCH_Pos)))</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="comment">/* -------- I2SC_IER : (I2SC Offset: 0x14) Interrupt Enable Register -------- */</span></div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___i2_s_c.xhtml#ga9493ae8ef554d632de82e99b998613f1">  161</a></span>&#160;<span class="preprocessor">#define I2SC_IER_RXRDY (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___i2_s_c.xhtml#ga0898025ce200f542d530dd5c8a2b5985">  162</a></span>&#160;<span class="preprocessor">#define I2SC_IER_RXOR (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___i2_s_c.xhtml#gadf72ce749f91860d12a757fb94db5133">  163</a></span>&#160;<span class="preprocessor">#define I2SC_IER_ENDRX (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___i2_s_c.xhtml#ga05b558834dffe0a6fff227b35c580e72">  164</a></span>&#160;<span class="preprocessor">#define I2SC_IER_TXRDY (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___i2_s_c.xhtml#ga9fa5fde54075c8ea8dd8a9ec9a7cbeb3">  165</a></span>&#160;<span class="preprocessor">#define I2SC_IER_TXUR (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___i2_s_c.xhtml#ga96d171c664dd786d6162e20b602308f2">  166</a></span>&#160;<span class="preprocessor">#define I2SC_IER_ENDTX (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___i2_s_c.xhtml#ga5046147a07757013177ef282e8d8e0ef">  167</a></span>&#160;<span class="preprocessor">#define I2SC_IER_RXFULL (0x1u &lt;&lt; 19) </span></div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___i2_s_c.xhtml#ga3b57615edf743c074d8775d4d84d5d72">  168</a></span>&#160;<span class="preprocessor">#define I2SC_IER_TXEMPTY (0x1u &lt;&lt; 31) </span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- I2SC_IDR : (I2SC Offset: 0x18) Interrupt Disable Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___i2_s_c.xhtml#ga41d5bf2e46edb160006204b793c058ee">  170</a></span>&#160;<span class="preprocessor">#define I2SC_IDR_RXRDY (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___i2_s_c.xhtml#gadeff13f6ebf010daf7d5b34e49a8305a">  171</a></span>&#160;<span class="preprocessor">#define I2SC_IDR_RXOR (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___i2_s_c.xhtml#gafa52864f9424a949d94dbb3933d28ae1">  172</a></span>&#160;<span class="preprocessor">#define I2SC_IDR_ENDRX (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___i2_s_c.xhtml#ga006f39775591f4ee4e67db617bf2f0f7">  173</a></span>&#160;<span class="preprocessor">#define I2SC_IDR_TXRDY (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___i2_s_c.xhtml#gae87c25620b286bd1fb30f486c86933fb">  174</a></span>&#160;<span class="preprocessor">#define I2SC_IDR_TXUR (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___i2_s_c.xhtml#gae5e62308dea6814b15a55905750c7091">  175</a></span>&#160;<span class="preprocessor">#define I2SC_IDR_ENDTX (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___i2_s_c.xhtml#gafb42566fff08833cfaf7b7c60cc9f849">  176</a></span>&#160;<span class="preprocessor">#define I2SC_IDR_RXFULL (0x1u &lt;&lt; 19) </span></div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___i2_s_c.xhtml#ga8ada2bb39aed17ac231ed2c5eed9af58">  177</a></span>&#160;<span class="preprocessor">#define I2SC_IDR_TXEMPTY (0x1u &lt;&lt; 31) </span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- I2SC_IMR : (I2SC Offset: 0x1C) Interrupt Mask Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___i2_s_c.xhtml#ga8be4ad0150d591be3bd9172986a2c96a">  179</a></span>&#160;<span class="preprocessor">#define I2SC_IMR_RXRDY (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___i2_s_c.xhtml#ga08fc5c8e8080882a417f5b9d414bd6e4">  180</a></span>&#160;<span class="preprocessor">#define I2SC_IMR_RXOR (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___i2_s_c.xhtml#gabaa812ce896a0d3fbb972b9f9c6c799e">  181</a></span>&#160;<span class="preprocessor">#define I2SC_IMR_ENDRX (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___i2_s_c.xhtml#ga660af831ee51559d88ad23e01f61b9cd">  182</a></span>&#160;<span class="preprocessor">#define I2SC_IMR_TXRDY (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___i2_s_c.xhtml#ga3232794e1c653b2c2005445b8fc9ebd2">  183</a></span>&#160;<span class="preprocessor">#define I2SC_IMR_TXUR (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___i2_s_c.xhtml#ga8b4d1ca350b5dcf7a9b8a8bcb3076383">  184</a></span>&#160;<span class="preprocessor">#define I2SC_IMR_ENDTX (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___i2_s_c.xhtml#gac60351a7b650c674202037966abd6d0f">  185</a></span>&#160;<span class="preprocessor">#define I2SC_IMR_RXFULL (0x1u &lt;&lt; 19) </span></div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___i2_s_c.xhtml#ga95c7a8d5144a05afbadcc2fccf3d23b1">  186</a></span>&#160;<span class="preprocessor">#define I2SC_IMR_TXEMPTY (0x1u &lt;&lt; 31) </span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- I2SC_RHR : (I2SC Offset: 0x20) Receiver Holding Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___i2_s_c.xhtml#ga52dde7e23b22ae4748c2c6ea0b449fe5">  188</a></span>&#160;<span class="preprocessor">#define I2SC_RHR_RHR_Pos 0</span></div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___i2_s_c.xhtml#gad627be2d36e92cf535b6161b3e5608e7">  189</a></span>&#160;<span class="preprocessor">#define I2SC_RHR_RHR_Msk (0xffffffffu &lt;&lt; I2SC_RHR_RHR_Pos) </span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- I2SC_THR : (I2SC Offset: 0x24) Transmitter Holding Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___i2_s_c.xhtml#gadac9603c037fab3e0a109f9b9911f23d">  191</a></span>&#160;<span class="preprocessor">#define I2SC_THR_THR_Pos 0</span></div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___i2_s_c.xhtml#ga051ea8c103143570b1238882f29b92c7">  192</a></span>&#160;<span class="preprocessor">#define I2SC_THR_THR_Msk (0xffffffffu &lt;&lt; I2SC_THR_THR_Pos) </span></div><div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___i2_s_c.xhtml#ga3c7635035b12874afff8cbd055151852">  193</a></span>&#160;<span class="preprocessor">#define I2SC_THR_THR(value) ((I2SC_THR_THR_Msk &amp; ((value) &lt;&lt; I2SC_THR_THR_Pos)))</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="comment">/* -------- I2SC_RPR : (I2SC Offset: 0x100) Receive Pointer Register -------- */</span></div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___i2_s_c.xhtml#ga3fc79136f164202b9cb8850e6ab1ca4c">  195</a></span>&#160;<span class="preprocessor">#define I2SC_RPR_RXPTR_Pos 0</span></div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___i2_s_c.xhtml#ga53fe240ea0f49803f03753e99a35eb67">  196</a></span>&#160;<span class="preprocessor">#define I2SC_RPR_RXPTR_Msk (0xffffffffu &lt;&lt; I2SC_RPR_RXPTR_Pos) </span></div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___i2_s_c.xhtml#gab4ba73d50159464892fc00502035f396">  197</a></span>&#160;<span class="preprocessor">#define I2SC_RPR_RXPTR(value) ((I2SC_RPR_RXPTR_Msk &amp; ((value) &lt;&lt; I2SC_RPR_RXPTR_Pos)))</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="comment">/* -------- I2SC_RCR : (I2SC Offset: 0x104) Receive Counter Register -------- */</span></div><div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___i2_s_c.xhtml#ga2ec9fad13876eef01234bf9d2391d553">  199</a></span>&#160;<span class="preprocessor">#define I2SC_RCR_RXCTR_Pos 0</span></div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___i2_s_c.xhtml#ga0a3247c56acdd552ab2b6915c59c7cd5">  200</a></span>&#160;<span class="preprocessor">#define I2SC_RCR_RXCTR_Msk (0xffffu &lt;&lt; I2SC_RCR_RXCTR_Pos) </span></div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___i2_s_c.xhtml#ga3a06b72d17958fc8ced74e4e86e9bc6d">  201</a></span>&#160;<span class="preprocessor">#define I2SC_RCR_RXCTR(value) ((I2SC_RCR_RXCTR_Msk &amp; ((value) &lt;&lt; I2SC_RCR_RXCTR_Pos)))</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="comment">/* -------- I2SC_TPR : (I2SC Offset: 0x108) Transmit Pointer Register -------- */</span></div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___i2_s_c.xhtml#gaac7f1bf3a34c8b964aee97e14344a196">  203</a></span>&#160;<span class="preprocessor">#define I2SC_TPR_TXPTR_Pos 0</span></div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___i2_s_c.xhtml#gad66593c7adc98cde48d6c5c54c027fdf">  204</a></span>&#160;<span class="preprocessor">#define I2SC_TPR_TXPTR_Msk (0xffffffffu &lt;&lt; I2SC_TPR_TXPTR_Pos) </span></div><div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___i2_s_c.xhtml#gadf298e5b8438b11b471aee167c173b39">  205</a></span>&#160;<span class="preprocessor">#define I2SC_TPR_TXPTR(value) ((I2SC_TPR_TXPTR_Msk &amp; ((value) &lt;&lt; I2SC_TPR_TXPTR_Pos)))</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="comment">/* -------- I2SC_TCR : (I2SC Offset: 0x10C) Transmit Counter Register -------- */</span></div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___i2_s_c.xhtml#ga98fb70a53b606260d6861937921abac5">  207</a></span>&#160;<span class="preprocessor">#define I2SC_TCR_TXCTR_Pos 0</span></div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___i2_s_c.xhtml#gaaa6b0208ef602e75432e5821c86f29ba">  208</a></span>&#160;<span class="preprocessor">#define I2SC_TCR_TXCTR_Msk (0xffffu &lt;&lt; I2SC_TCR_TXCTR_Pos) </span></div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___i2_s_c.xhtml#gab0315263eb09139384f4691c5775b5ca">  209</a></span>&#160;<span class="preprocessor">#define I2SC_TCR_TXCTR(value) ((I2SC_TCR_TXCTR_Msk &amp; ((value) &lt;&lt; I2SC_TCR_TXCTR_Pos)))</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="comment">/* -------- I2SC_RNPR : (I2SC Offset: 0x110) Receive Next Pointer Register -------- */</span></div><div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___i2_s_c.xhtml#ga8c45ab36714ecf3c17ca516ce2718e3b">  211</a></span>&#160;<span class="preprocessor">#define I2SC_RNPR_RXNPTR_Pos 0</span></div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___i2_s_c.xhtml#gaf71398f563c851c9ebe90f7669f22aec">  212</a></span>&#160;<span class="preprocessor">#define I2SC_RNPR_RXNPTR_Msk (0xffffffffu &lt;&lt; I2SC_RNPR_RXNPTR_Pos) </span></div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___i2_s_c.xhtml#gae12b44065d2755bd62de1749962a6ea3">  213</a></span>&#160;<span class="preprocessor">#define I2SC_RNPR_RXNPTR(value) ((I2SC_RNPR_RXNPTR_Msk &amp; ((value) &lt;&lt; I2SC_RNPR_RXNPTR_Pos)))</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="comment">/* -------- I2SC_RNCR : (I2SC Offset: 0x114) Receive Next Counter Register -------- */</span></div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___i2_s_c.xhtml#gac8f4027511ca91198a2c32b058cc731c">  215</a></span>&#160;<span class="preprocessor">#define I2SC_RNCR_RXNCTR_Pos 0</span></div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___i2_s_c.xhtml#ga7b29a6393542170dc6f3b9b0d6acc7b0">  216</a></span>&#160;<span class="preprocessor">#define I2SC_RNCR_RXNCTR_Msk (0xffffu &lt;&lt; I2SC_RNCR_RXNCTR_Pos) </span></div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___i2_s_c.xhtml#gaa0be4c723c70a30aa1f057fd339dcd27">  217</a></span>&#160;<span class="preprocessor">#define I2SC_RNCR_RXNCTR(value) ((I2SC_RNCR_RXNCTR_Msk &amp; ((value) &lt;&lt; I2SC_RNCR_RXNCTR_Pos)))</span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="comment">/* -------- I2SC_TNPR : (I2SC Offset: 0x118) Transmit Next Pointer Register -------- */</span></div><div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___i2_s_c.xhtml#ga5dfa9253384377b0c5953e54f9b70425">  219</a></span>&#160;<span class="preprocessor">#define I2SC_TNPR_TXNPTR_Pos 0</span></div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___i2_s_c.xhtml#ga785ae965fdfd2aef5bcc2941d04d8eab">  220</a></span>&#160;<span class="preprocessor">#define I2SC_TNPR_TXNPTR_Msk (0xffffffffu &lt;&lt; I2SC_TNPR_TXNPTR_Pos) </span></div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___i2_s_c.xhtml#gad8c30824b0ab9287ffc048255e82564d">  221</a></span>&#160;<span class="preprocessor">#define I2SC_TNPR_TXNPTR(value) ((I2SC_TNPR_TXNPTR_Msk &amp; ((value) &lt;&lt; I2SC_TNPR_TXNPTR_Pos)))</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="comment">/* -------- I2SC_TNCR : (I2SC Offset: 0x11C) Transmit Next Counter Register -------- */</span></div><div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___i2_s_c.xhtml#ga89d71d92eaa0960904040eda91f2538c">  223</a></span>&#160;<span class="preprocessor">#define I2SC_TNCR_TXNCTR_Pos 0</span></div><div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___i2_s_c.xhtml#ga1ba6fe718dd6c098cf53888ce852ebdb">  224</a></span>&#160;<span class="preprocessor">#define I2SC_TNCR_TXNCTR_Msk (0xffffu &lt;&lt; I2SC_TNCR_TXNCTR_Pos) </span></div><div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___i2_s_c.xhtml#ga3286ef13f360fe15faad724d953fa59e">  225</a></span>&#160;<span class="preprocessor">#define I2SC_TNCR_TXNCTR(value) ((I2SC_TNCR_TXNCTR_Msk &amp; ((value) &lt;&lt; I2SC_TNCR_TXNCTR_Pos)))</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="comment">/* -------- I2SC_PTCR : (I2SC Offset: 0x120) Transfer Control Register -------- */</span></div><div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___i2_s_c.xhtml#ga537f8f836032c61dc576817a5e09957b">  227</a></span>&#160;<span class="preprocessor">#define I2SC_PTCR_RXTEN (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___i2_s_c.xhtml#gab7af8fef05ad7f7567d9bae8d8cbadf2">  228</a></span>&#160;<span class="preprocessor">#define I2SC_PTCR_RXTDIS (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___i2_s_c.xhtml#ga7e2147caf40f395430a538f8fb7a893b">  229</a></span>&#160;<span class="preprocessor">#define I2SC_PTCR_TXTEN (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___i2_s_c.xhtml#ga49868785908458a27db6f31a10d54b66">  230</a></span>&#160;<span class="preprocessor">#define I2SC_PTCR_TXTDIS (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___i2_s_c.xhtml#ga7b8882cdae7ca64969ce1b317b8a25ab">  231</a></span>&#160;<span class="preprocessor">#define I2SC_PTCR_RXCBEN (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___i2_s_c.xhtml#ga7a40374a8782c6f41f6466f117d788f5">  232</a></span>&#160;<span class="preprocessor">#define I2SC_PTCR_RXCBDIS (0x1u &lt;&lt; 17) </span></div><div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___i2_s_c.xhtml#gaeb346fe29766700efe80d5385ca20500">  233</a></span>&#160;<span class="preprocessor">#define I2SC_PTCR_TXCBEN (0x1u &lt;&lt; 18) </span></div><div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___i2_s_c.xhtml#ga8ea3e2390665f88f39c7ba9109574528">  234</a></span>&#160;<span class="preprocessor">#define I2SC_PTCR_TXCBDIS (0x1u &lt;&lt; 19) </span></div><div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___i2_s_c.xhtml#ga6e8becb16ff4071fa19385c2f6318ce8">  235</a></span>&#160;<span class="preprocessor">#define I2SC_PTCR_ERRCLR (0x1u &lt;&lt; 24) </span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- I2SC_PTSR : (I2SC Offset: 0x124) Transfer Status Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___i2_s_c.xhtml#gaa9d6a86d6cfad05a9a391d1ff3ea8f1d">  237</a></span>&#160;<span class="preprocessor">#define I2SC_PTSR_RXTEN (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___i2_s_c.xhtml#gadb2071f40d13dfb0da0d8f52ab5d8237">  238</a></span>&#160;<span class="preprocessor">#define I2SC_PTSR_TXTEN (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___i2_s_c.xhtml#gaf220a4844a570880974d893bf7ab5e02">  239</a></span>&#160;<span class="preprocessor">#define I2SC_PTSR_RXCBEN (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___i2_s_c.xhtml#ga287430e8973e3d2d86ded6eca4011177">  240</a></span>&#160;<span class="preprocessor">#define I2SC_PTSR_TXCBEN (0x1u &lt;&lt; 18) </span></div><div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___i2_s_c.xhtml#gafba811f8aa0454ba66fc52c788d29bc8">  241</a></span>&#160;<span class="preprocessor">#define I2SC_PTSR_ERR (0x1u &lt;&lt; 24) </span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="preprocessor"></span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* _SAMG55_I2SC_COMPONENT_ */</span><span class="preprocessor"></span></div><div class="ttc" id="struct_i2sc_xhtml_a2c8b7d7f20a0e90390268fa5661c5a19"><div class="ttname"><a href="struct_i2sc.xhtml#a2c8b7d7f20a0e90390268fa5661c5a19">I2sc::I2SC_RHR</a></div><div class="ttdeci">__I uint32_t I2SC_RHR</div><div class="ttdoc">(I2sc Offset: 0x20) Receiver Holding Register </div><div class="ttdef"><b>Definition:</b> i2sc.h:65</div></div>
<div class="ttc" id="core__cm4_8h_xhtml_a7e25d9380f9ef903923964322e71f2f6"><div class="ttname"><a href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a></div><div class="ttdeci">#define __O</div><div class="ttdef"><b>Definition:</b> core_cm4.h:248</div></div>
<div class="ttc" id="struct_i2sc_xhtml_aaaf924b82fdb9e215caef2cbb86711fe"><div class="ttname"><a href="struct_i2sc.xhtml#aaaf924b82fdb9e215caef2cbb86711fe">I2sc::I2SC_TNPR</a></div><div class="ttdeci">__IO uint32_t I2SC_TNPR</div><div class="ttdoc">(I2sc Offset: 0x118) Transmit Next Pointer Register </div><div class="ttdef"><b>Definition:</b> i2sc.h:74</div></div>
<div class="ttc" id="struct_i2sc_xhtml_a5ae910957c388b4caff92459458893b6"><div class="ttname"><a href="struct_i2sc.xhtml#a5ae910957c388b4caff92459458893b6">I2sc::I2SC_TPR</a></div><div class="ttdeci">__IO uint32_t I2SC_TPR</div><div class="ttdoc">(I2sc Offset: 0x108) Transmit Pointer Register </div><div class="ttdef"><b>Definition:</b> i2sc.h:70</div></div>
<div class="ttc" id="struct_i2sc_xhtml_af7699ca3c535f8612dcc196babd74650"><div class="ttname"><a href="struct_i2sc.xhtml#af7699ca3c535f8612dcc196babd74650">I2sc::I2SC_PTSR</a></div><div class="ttdeci">__I uint32_t I2SC_PTSR</div><div class="ttdoc">(I2sc Offset: 0x124) Transfer Status Register </div><div class="ttdef"><b>Definition:</b> i2sc.h:77</div></div>
<div class="ttc" id="struct_i2sc_xhtml_a442da2b123bd074d7d7508f471a74ff3"><div class="ttname"><a href="struct_i2sc.xhtml#a442da2b123bd074d7d7508f471a74ff3">I2sc::I2SC_RPR</a></div><div class="ttdeci">__IO uint32_t I2SC_RPR</div><div class="ttdoc">(I2sc Offset: 0x100) Receive Pointer Register </div><div class="ttdef"><b>Definition:</b> i2sc.h:68</div></div>
<div class="ttc" id="struct_i2sc_xhtml_a8cbc3998e5f7744a9351c989128a85c6"><div class="ttname"><a href="struct_i2sc.xhtml#a8cbc3998e5f7744a9351c989128a85c6">I2sc::I2SC_MR</a></div><div class="ttdeci">__IO uint32_t I2SC_MR</div><div class="ttdoc">(I2sc Offset: 0x04) Mode Register </div><div class="ttdef"><b>Definition:</b> i2sc.h:58</div></div>
<div class="ttc" id="struct_i2sc_xhtml_a10909105bffa37b5b65c52d2ed0820b5"><div class="ttname"><a href="struct_i2sc.xhtml#a10909105bffa37b5b65c52d2ed0820b5">I2sc::I2SC_THR</a></div><div class="ttdeci">__O uint32_t I2SC_THR</div><div class="ttdoc">(I2sc Offset: 0x24) Transmitter Holding Register </div><div class="ttdef"><b>Definition:</b> i2sc.h:66</div></div>
<div class="ttc" id="struct_i2sc_xhtml_a116e24ad8e3521bcc39def56ff9272be"><div class="ttname"><a href="struct_i2sc.xhtml#a116e24ad8e3521bcc39def56ff9272be">I2sc::I2SC_RNCR</a></div><div class="ttdeci">__IO uint32_t I2SC_RNCR</div><div class="ttdoc">(I2sc Offset: 0x114) Receive Next Counter Register </div><div class="ttdef"><b>Definition:</b> i2sc.h:73</div></div>
<div class="ttc" id="struct_i2sc_xhtml_afd51a6f0c06fc1bea6d11ddd91374007"><div class="ttname"><a href="struct_i2sc.xhtml#afd51a6f0c06fc1bea6d11ddd91374007">I2sc::I2SC_SSR</a></div><div class="ttdeci">__O uint32_t I2SC_SSR</div><div class="ttdoc">(I2sc Offset: 0x10) Status Set Register </div><div class="ttdef"><b>Definition:</b> i2sc.h:61</div></div>
<div class="ttc" id="struct_i2sc_xhtml_a3ee6287bcff370727d950653dda8af91"><div class="ttname"><a href="struct_i2sc.xhtml#a3ee6287bcff370727d950653dda8af91">I2sc::I2SC_IDR</a></div><div class="ttdeci">__O uint32_t I2SC_IDR</div><div class="ttdoc">(I2sc Offset: 0x18) Interrupt Disable Register </div><div class="ttdef"><b>Definition:</b> i2sc.h:63</div></div>
<div class="ttc" id="struct_i2sc_xhtml_aaabf8351c666764b0ecaf430528c2db6"><div class="ttname"><a href="struct_i2sc.xhtml#aaabf8351c666764b0ecaf430528c2db6">I2sc::I2SC_RCR</a></div><div class="ttdeci">__IO uint32_t I2SC_RCR</div><div class="ttdoc">(I2sc Offset: 0x104) Receive Counter Register </div><div class="ttdef"><b>Definition:</b> i2sc.h:69</div></div>
<div class="ttc" id="core__cm4_8h_xhtml_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> core_cm4.h:249</div></div>
<div class="ttc" id="struct_i2sc_xhtml_af04e45317c2c5d9eefb660289ec7e008"><div class="ttname"><a href="struct_i2sc.xhtml#af04e45317c2c5d9eefb660289ec7e008">I2sc::I2SC_TCR</a></div><div class="ttdeci">__IO uint32_t I2SC_TCR</div><div class="ttdoc">(I2sc Offset: 0x10C) Transmit Counter Register </div><div class="ttdef"><b>Definition:</b> i2sc.h:71</div></div>
<div class="ttc" id="struct_i2sc_xhtml_ae7d5c0b61b035652b58b8ed093a1748f"><div class="ttname"><a href="struct_i2sc.xhtml#ae7d5c0b61b035652b58b8ed093a1748f">I2sc::I2SC_IMR</a></div><div class="ttdeci">__I uint32_t I2SC_IMR</div><div class="ttdoc">(I2sc Offset: 0x1C) Interrupt Mask Register </div><div class="ttdef"><b>Definition:</b> i2sc.h:64</div></div>
<div class="ttc" id="core__cm4_8h_xhtml_af63697ed9952cc71e1225efe205f6cd3"><div class="ttname"><a href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a></div><div class="ttdeci">#define __I</div><div class="ttdef"><b>Definition:</b> core_cm4.h:246</div></div>
<div class="ttc" id="struct_i2sc_xhtml_ad43b488f1f0dd24371418045932b2747"><div class="ttname"><a href="struct_i2sc.xhtml#ad43b488f1f0dd24371418045932b2747">I2sc::I2SC_TNCR</a></div><div class="ttdeci">__IO uint32_t I2SC_TNCR</div><div class="ttdoc">(I2sc Offset: 0x11C) Transmit Next Counter Register </div><div class="ttdef"><b>Definition:</b> i2sc.h:75</div></div>
<div class="ttc" id="struct_i2sc_xhtml_a808a4ae28255c92d21a06d96b40ed43a"><div class="ttname"><a href="struct_i2sc.xhtml#a808a4ae28255c92d21a06d96b40ed43a">I2sc::I2SC_CR</a></div><div class="ttdeci">__O uint32_t I2SC_CR</div><div class="ttdoc">(I2sc Offset: 0x00) Control Register </div><div class="ttdef"><b>Definition:</b> i2sc.h:57</div></div>
<div class="ttc" id="struct_i2sc_xhtml"><div class="ttname"><a href="struct_i2sc.xhtml">I2sc</a></div><div class="ttdoc">I2sc hardware registers. </div><div class="ttdef"><b>Definition:</b> i2sc.h:56</div></div>
<div class="ttc" id="struct_i2sc_xhtml_a1a66a39054ed571acc2c7d08f0dfcae4"><div class="ttname"><a href="struct_i2sc.xhtml#a1a66a39054ed571acc2c7d08f0dfcae4">I2sc::I2SC_PTCR</a></div><div class="ttdeci">__O uint32_t I2SC_PTCR</div><div class="ttdoc">(I2sc Offset: 0x120) Transfer Control Register </div><div class="ttdef"><b>Definition:</b> i2sc.h:76</div></div>
<div class="ttc" id="struct_i2sc_xhtml_addb4198dfa0f17bcec530f2eeefa82ff"><div class="ttname"><a href="struct_i2sc.xhtml#addb4198dfa0f17bcec530f2eeefa82ff">I2sc::I2SC_RNPR</a></div><div class="ttdeci">__IO uint32_t I2SC_RNPR</div><div class="ttdoc">(I2sc Offset: 0x110) Receive Next Pointer Register </div><div class="ttdef"><b>Definition:</b> i2sc.h:72</div></div>
<div class="ttc" id="struct_i2sc_xhtml_a5eaff76170fe74aa63d9734d6bfbec29"><div class="ttname"><a href="struct_i2sc.xhtml#a5eaff76170fe74aa63d9734d6bfbec29">I2sc::I2SC_SR</a></div><div class="ttdeci">__I uint32_t I2SC_SR</div><div class="ttdoc">(I2sc Offset: 0x08) Status Register </div><div class="ttdef"><b>Definition:</b> i2sc.h:59</div></div>
<div class="ttc" id="struct_i2sc_xhtml_adf042c9124fc26b6fbe661ce445e7558"><div class="ttname"><a href="struct_i2sc.xhtml#adf042c9124fc26b6fbe661ce445e7558">I2sc::I2SC_IER</a></div><div class="ttdeci">__O uint32_t I2SC_IER</div><div class="ttdoc">(I2sc Offset: 0x14) Interrupt Enable Register </div><div class="ttdef"><b>Definition:</b> i2sc.h:62</div></div>
<div class="ttc" id="struct_i2sc_xhtml_a6c89db8e72b396d06ca556aa7ffffb3a"><div class="ttname"><a href="struct_i2sc.xhtml#a6c89db8e72b396d06ca556aa7ffffb3a">I2sc::I2SC_SCR</a></div><div class="ttdeci">__O uint32_t I2SC_SCR</div><div class="ttdoc">(I2sc Offset: 0x0C) Status Clear Register </div><div class="ttdef"><b>Definition:</b> i2sc.h:60</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- HTML footer for doxygen 1.8.12-->
<!-- start footer part -->
<hr class="footer"/>
 <address class="footer">
 Copyright &copy; 2016 Novelda AS - <a href="http://www.xethru.com">www.xehtru.com</a><br />
 <small>
  Generated by &#160;<a href="http://www.doxygen.org/index.html">
  <img class="footer" src="doxygen.png" alt="doxygen"/>
  </a> 1.8.12
 </small>
 </address>
</body>
</html>
