{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1694919092695 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1694919092697 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 16 21:51:32 2023 " "Processing started: Sat Sep 16 21:51:32 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1694919092697 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694919092697 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab1 -c Lab1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab1 -c Lab1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694919092697 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1694919096357 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1694919096357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task2_xy.bdf 1 1 " "Found 1 design units, including 1 entities, in source file task2_xy.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Task2_XY " "Found entity 1: Task2_XY" {  } { { "Task2_XY.bdf" "" { Schematic "D:/Digital-Electronics-Fall-2023/Labs/Lab1/Task2_XY.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694919134370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694919134370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file task1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Task1 " "Found entity 1: Task1" {  } { { "Task1.bdf" "" { Schematic "D:/Digital-Electronics-Fall-2023/Labs/Lab1/Task1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694919134389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694919134389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task2_gfe.bdf 1 1 " "Found 1 design units, including 1 entities, in source file task2_gfe.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Task2_GFE " "Found entity 1: Task2_GFE" {  } { { "Task2_GFE.bdf" "" { Schematic "D:/Digital-Electronics-Fall-2023/Labs/Lab1/Task2_GFE.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694919134417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694919134417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task2_combination.bdf 1 1 " "Found 1 design units, including 1 entities, in source file task2_combination.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Task2_Combination " "Found entity 1: Task2_Combination" {  } { { "Task2_Combination.bdf" "" { Schematic "D:/Digital-Electronics-Fall-2023/Labs/Lab1/Task2_Combination.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694919134446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694919134446 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Task2_Combination " "Elaborating entity \"Task2_Combination\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1694919134651 ""}
{ "Error" "EGDFX_NO_SOURCE_FOR_PORT" "A Task2_XY inst " "Port \"A\" of type Task2_XY of instance \"inst\" is missing source signal" {  } { { "Task2_Combination.bdf" "" { Schematic "D:/Digital-Electronics-Fall-2023/Labs/Lab1/Task2_Combination.bdf" { { 160 296 320 160 "" "" } { 128 296 296 160 "" "" } { 128 296 544 128 "" "" } { 128 320 416 256 "inst" "" } } } }  } 0 275044 "Port \"%1!s!\" of type %2!s! of instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1694919134664 ""}
{ "Error" "EGDFX_NO_SOURCE_FOR_PORT" "B Task2_XY inst " "Port \"B\" of type Task2_XY of instance \"inst\" is missing source signal" {  } { { "Task2_Combination.bdf" "" { Schematic "D:/Digital-Electronics-Fall-2023/Labs/Lab1/Task2_Combination.bdf" { { 176 272 320 176 "" "" } { 104 272 272 176 "" "" } { 104 272 512 104 "" "" } { 104 512 512 144 "" "" } { 144 512 544 144 "" "" } { 128 320 416 256 "inst" "" } } } }  } 0 275044 "Port \"%1!s!\" of type %2!s! of instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1694919134664 ""}
{ "Error" "EGDFX_NO_SOURCE_FOR_PORT" "A Task2_GFE inst2 " "Port \"A\" of type Task2_GFE of instance \"inst2\" is missing source signal" {  } { { "Task2_Combination.bdf" "" { Schematic "D:/Digital-Electronics-Fall-2023/Labs/Lab1/Task2_Combination.bdf" { { 160 296 320 160 "" "" } { 128 296 296 160 "" "" } { 128 296 544 128 "" "" } { 96 544 640 224 "inst2" "" } } } }  } 0 275044 "Port \"%1!s!\" of type %2!s! of instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1694919134664 ""}
{ "Error" "EGDFX_NO_SOURCE_FOR_PORT" "B Task2_GFE inst2 " "Port \"B\" of type Task2_GFE of instance \"inst2\" is missing source signal" {  } { { "Task2_Combination.bdf" "" { Schematic "D:/Digital-Electronics-Fall-2023/Labs/Lab1/Task2_Combination.bdf" { { 176 272 320 176 "" "" } { 104 272 272 176 "" "" } { 104 272 512 104 "" "" } { 104 512 512 144 "" "" } { 144 512 544 144 "" "" } { 96 544 640 224 "inst2" "" } } } }  } 0 275044 "Port \"%1!s!\" of type %2!s! of instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1694919134664 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1694919134665 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4724 " "Peak virtual memory: 4724 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1694919135189 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Sep 16 21:52:15 2023 " "Processing ended: Sat Sep 16 21:52:15 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1694919135189 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:43 " "Elapsed time: 00:00:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1694919135189 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1694919135189 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1694919135189 ""}
