if {[file exists ~/openlane2/my_script/script_matt.tcl]} {
    source ~/openlane2/my_script/script_matt.tcl
}
Reading OpenROAD database at '/home/hien/openlane2/designs/highspeed_pipelined_multiplier/runs/opti_4/41-openroad-repairantennas/1-diodeinsertion/pipelined_mult.odb'…
Reading library file at '/home/hien/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/home/hien/openlane2/designs/highspeed_pipelined_multiplier/src/pnr.sdc'…
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.
[INFO ORD-0030] Using 16 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.
[WARNING DRT-0120] Large net net793 has 108 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net794 has 126 pins which may impact routing performance. Consider optimization.

Design:                   pipelined_mult
Die area:                 ( 0 0 ) ( 415845 426565 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     14747
Number of terminals:      132
Number of snets:          2
Number of nets:           12101

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 622.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete licon.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] licon shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 359036.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 35074.
[INFO DRT-0033] via shape region query size = 5960.
[INFO DRT-0033] met2 shape region query size = 3641.
[INFO DRT-0033] via2 shape region query size = 4768.
[INFO DRT-0033] met3 shape region query size = 3641.
[INFO DRT-0033] via3 shape region query size = 4768.
[INFO DRT-0033] met4 shape region query size = 1352.
[INFO DRT-0033] via4 shape region query size = 128.
[INFO DRT-0033] met5 shape region query size = 160.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0076]   Complete 2000 pins.
[INFO DRT-0078]   Complete 2591 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0079]   Complete 400 unique inst patterns.
[INFO DRT-0079]   Complete 500 unique inst patterns.
[INFO DRT-0079]   Complete 600 unique inst patterns.
[INFO DRT-0081]   Complete 616 unique inst patterns.
[INFO DRT-0084]   Complete 5952 groups.
#scanned instances     = 14747
#unique  instances     = 622
#stdCellGenAp          = 19413
#stdCellValidPlanarAp  = 87
#stdCellValidViaAp     = 14719
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 46035
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:02:40, elapsed time = 00:00:10, memory = 223.86 (MB), peak = 222.58 (MB)

[INFO DRT-0157] Number of guides:     96290

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 60 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 61 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete licon.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete licon (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] licon guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 34528.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 26253.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 13827.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 1218.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 398.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 48753 vertical wires in 2 frboxes and 27471 horizontal wires in 2 frboxes.
[INFO DRT-0186] Done with 6095 vertical wires in 2 frboxes and 9603 horizontal wires in 2 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:08, elapsed time = 00:00:02, memory = 368.97 (MB), peak = 367.47 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 369.03 (MB), peak = 367.47 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:02, memory = 1043.73 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:06, memory = 996.75 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:09, memory = 754.43 (MB).
    Completing 40% with 1528 violations.
    elapsed time = 00:00:15, memory = 1262.68 (MB).
    Completing 50% with 1528 violations.
    elapsed time = 00:00:18, memory = 986.11 (MB).
    Completing 60% with 3121 violations.
    elapsed time = 00:00:22, memory = 1235.88 (MB).
    Completing 70% with 3121 violations.
    elapsed time = 00:00:27, memory = 1290.70 (MB).
    Completing 80% with 3121 violations.
    elapsed time = 00:00:32, memory = 1097.53 (MB).
    Completing 90% with 4806 violations.
    elapsed time = 00:00:41, memory = 1393.86 (MB).
    Completing 100% with 6703 violations.
    elapsed time = 00:00:46, memory = 1106.64 (MB).
[INFO DRT-0199]   Number of violations = 7618.
Viol/Layer         li1   mcon   met1    via   met2   met3   met4
Cut Spacing          0      8      0      0      0      0      0
Metal Spacing      162      0   1334      0    318     29      1
Min Hole             0      0      4      0      0      0      0
NS Metal             0      0      4      0      0      0      0
Recheck              8      0    629      0    244     16     18
Short                0      1   4503      1    338      0      0
[INFO DRT-0267] cpu time = 00:08:14, elapsed time = 00:00:46, memory = 1390.83 (MB), peak = 1638.87 (MB)
Total wire length = 350064 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 154268 um.
Total wire length on LAYER met2 = 145718 um.
Total wire length on LAYER met3 = 29188 um.
Total wire length on LAYER met4 = 20889 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 98545.
Up-via summary (total 98545):

------------------------
 FR_MASTERSLICE        0
            li1    46103
           met1    49314
           met2     2405
           met3      723
           met4        0
------------------------
                   98545


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 7618 violations.
    elapsed time = 00:00:02, memory = 1663.85 (MB).
    Completing 20% with 7618 violations.
    elapsed time = 00:00:05, memory = 1699.06 (MB).
    Completing 30% with 7618 violations.
    elapsed time = 00:00:09, memory = 1447.41 (MB).
    Completing 40% with 6711 violations.
    elapsed time = 00:00:14, memory = 1872.73 (MB).
    Completing 50% with 6711 violations.
    elapsed time = 00:00:17, memory = 1607.21 (MB).
    Completing 60% with 5942 violations.
    elapsed time = 00:00:22, memory = 1796.41 (MB).
    Completing 70% with 5942 violations.
    elapsed time = 00:00:27, memory = 1751.36 (MB).
    Completing 80% with 5942 violations.
    elapsed time = 00:00:31, memory = 1521.26 (MB).
    Completing 90% with 5151 violations.
    elapsed time = 00:00:39, memory = 1770.43 (MB).
    Completing 100% with 4275 violations.
    elapsed time = 00:00:42, memory = 1523.16 (MB).
[INFO DRT-0199]   Number of violations = 4278.
Viol/Layer        mcon   met1   met2   met3
Cut Spacing          7      0      0      0
Metal Spacing        0    749    200     19
Recheck              0      1      2      0
Short                0   3142    158      0
[INFO DRT-0267] cpu time = 00:07:30, elapsed time = 00:00:43, memory = 1526.16 (MB), peak = 1992.81 (MB)
Total wire length = 346720 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 152248 um.
Total wire length on LAYER met2 = 144390 um.
Total wire length on LAYER met3 = 29295 um.
Total wire length on LAYER met4 = 20786 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 97888.
Up-via summary (total 97888):

------------------------
 FR_MASTERSLICE        0
            li1    46056
           met1    48709
           met2     2423
           met3      700
           met4        0
------------------------
                   97888


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 4278 violations.
    elapsed time = 00:00:02, memory = 1875.14 (MB).
    Completing 20% with 4278 violations.
    elapsed time = 00:00:06, memory = 1602.09 (MB).
    Completing 30% with 4186 violations.
    elapsed time = 00:00:10, memory = 1794.84 (MB).
    Completing 40% with 4186 violations.
    elapsed time = 00:00:15, memory = 1786.73 (MB).
    Completing 50% with 4186 violations.
    elapsed time = 00:00:21, memory = 1537.82 (MB).
    Completing 60% with 4116 violations.
    elapsed time = 00:00:22, memory = 1917.70 (MB).
    Completing 70% with 4116 violations.
    elapsed time = 00:00:29, memory = 1657.58 (MB).
    Completing 80% with 4022 violations.
    elapsed time = 00:00:31, memory = 1812.30 (MB).
    Completing 90% with 4022 violations.
    elapsed time = 00:00:39, memory = 1824.97 (MB).
    Completing 100% with 3890 violations.
    elapsed time = 00:00:43, memory = 1553.24 (MB).
[INFO DRT-0199]   Number of violations = 3890.
Viol/Layer        mcon   met1   met2   met3
Cut Spacing          6      0      0      0
Metal Spacing        0    663    182      0
Short                0   2833    203      3
[INFO DRT-0267] cpu time = 00:07:41, elapsed time = 00:00:43, memory = 1556.24 (MB), peak = 1992.81 (MB)
Total wire length = 346101 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 151776 um.
Total wire length on LAYER met2 = 144008 um.
Total wire length on LAYER met3 = 29435 um.
Total wire length on LAYER met4 = 20881 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 97432.
Up-via summary (total 97432):

------------------------
 FR_MASTERSLICE        0
            li1    46055
           met1    48310
           met2     2354
           met3      713
           met4        0
------------------------
                   97432


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 3890 violations.
    elapsed time = 00:00:01, memory = 1737.50 (MB).
    Completing 20% with 3890 violations.
    elapsed time = 00:00:04, memory = 1769.98 (MB).
    Completing 30% with 3890 violations.
    elapsed time = 00:00:10, memory = 1574.68 (MB).
    Completing 40% with 3050 violations.
    elapsed time = 00:00:13, memory = 1911.77 (MB).
    Completing 50% with 3050 violations.
    elapsed time = 00:00:16, memory = 1690.74 (MB).
    Completing 60% with 2268 violations.
    elapsed time = 00:00:23, memory = 1926.37 (MB).
    Completing 70% with 2268 violations.
    elapsed time = 00:00:25, memory = 1807.09 (MB).
    Completing 80% with 2268 violations.
    elapsed time = 00:00:29, memory = 1612.11 (MB).
    Completing 90% with 1419 violations.
    elapsed time = 00:00:35, memory = 1881.13 (MB).
    Completing 100% with 629 violations.
    elapsed time = 00:00:39, memory = 1612.11 (MB).
[INFO DRT-0199]   Number of violations = 629.
Viol/Layer        met1    via   met2
Cut Spacing          0      2      0
Metal Spacing      225      0     26
Min Hole             2      0      0
Short              349      0     25
[INFO DRT-0267] cpu time = 00:05:08, elapsed time = 00:00:40, memory = 1612.11 (MB), peak = 2107.29 (MB)
Total wire length = 345524 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 143070 um.
Total wire length on LAYER met2 = 143613 um.
Total wire length on LAYER met3 = 37423 um.
Total wire length on LAYER met4 = 21416 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 99320.
Up-via summary (total 99320):

------------------------
 FR_MASTERSLICE        0
            li1    46055
           met1    48452
           met2     4031
           met3      782
           met4        0
------------------------
                   99320


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 629 violations.
    elapsed time = 00:00:00, memory = 1612.11 (MB).
    Completing 20% with 629 violations.
    elapsed time = 00:00:00, memory = 1778.69 (MB).
    Completing 30% with 629 violations.
    elapsed time = 00:00:01, memory = 1616.45 (MB).
    Completing 40% with 543 violations.
    elapsed time = 00:00:01, memory = 1616.45 (MB).
    Completing 50% with 543 violations.
    elapsed time = 00:00:02, memory = 1725.95 (MB).
    Completing 60% with 417 violations.
    elapsed time = 00:00:04, memory = 1616.45 (MB).
    Completing 70% with 417 violations.
    elapsed time = 00:00:04, memory = 1815.67 (MB).
    Completing 80% with 417 violations.
    elapsed time = 00:00:07, memory = 1620.43 (MB).
    Completing 90% with 246 violations.
    elapsed time = 00:00:08, memory = 1861.45 (MB).
    Completing 100% with 38 violations.
    elapsed time = 00:00:09, memory = 1620.43 (MB).
[INFO DRT-0199]   Number of violations = 38.
Viol/Layer        met1
Metal Spacing       17
Short               21
[INFO DRT-0267] cpu time = 00:01:00, elapsed time = 00:00:09, memory = 1620.43 (MB), peak = 2107.29 (MB)
Total wire length = 345472 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 142592 um.
Total wire length on LAYER met2 = 143588 um.
Total wire length on LAYER met3 = 37873 um.
Total wire length on LAYER met4 = 21418 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 99353.
Up-via summary (total 99353):

------------------------
 FR_MASTERSLICE        0
            li1    46055
           met1    48440
           met2     4074
           met3      784
           met4        0
------------------------
                   99353


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 38 violations.
    elapsed time = 00:00:00, memory = 1620.43 (MB).
    Completing 20% with 38 violations.
    elapsed time = 00:00:00, memory = 1620.43 (MB).
    Completing 30% with 38 violations.
    elapsed time = 00:00:00, memory = 1620.43 (MB).
    Completing 40% with 38 violations.
    elapsed time = 00:00:00, memory = 1620.43 (MB).
    Completing 50% with 38 violations.
    elapsed time = 00:00:00, memory = 1620.43 (MB).
    Completing 60% with 31 violations.
    elapsed time = 00:00:00, memory = 1620.43 (MB).
    Completing 70% with 31 violations.
    elapsed time = 00:00:00, memory = 1620.43 (MB).
    Completing 80% with 31 violations.
    elapsed time = 00:00:00, memory = 1620.43 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:00, memory = 1620.43 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:01, memory = 1620.43 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:11, elapsed time = 00:00:01, memory = 1620.43 (MB), peak = 2107.29 (MB)
Total wire length = 345462 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 142578 um.
Total wire length on LAYER met2 = 143593 um.
Total wire length on LAYER met3 = 37872 um.
Total wire length on LAYER met4 = 21418 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 99353.
Up-via summary (total 99353):

------------------------
 FR_MASTERSLICE        0
            li1    46055
           met1    48440
           met2     4074
           met3      784
           met4        0
------------------------
                   99353


[INFO DRT-0198] Complete detail routing.
Total wire length = 345462 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 142578 um.
Total wire length on LAYER met2 = 143593 um.
Total wire length on LAYER met3 = 37872 um.
Total wire length on LAYER met4 = 21418 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 99353.
Up-via summary (total 99353):

------------------------
 FR_MASTERSLICE        0
            li1    46055
           met1    48440
           met2     4074
           met3      784
           met4        0
------------------------
                   99353


[INFO DRT-0267] cpu time = 00:29:48, elapsed time = 00:03:04, memory = 1620.43 (MB), peak = 2107.29 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Fill cell                               296    1111.07
  Tap cell                               2325    2909.04
  Antenna cell                             35      87.58
  Clock buffer                             70    1052.26
  Timing Repair Buffer                   1334   13736.92
  Inverter                                178    1151.10
  Clock inverter                           52     810.78
  Sequential cell                         450    9258.88
  Multi-Input combinational cell        10007   88557.43
  Total                                 14747  118675.07
Writing OpenROAD database to '/home/hien/openlane2/designs/highspeed_pipelined_multiplier/runs/opti_4/43-openroad-detailedrouting/pipelined_mult.odb'…
Writing netlist to '/home/hien/openlane2/designs/highspeed_pipelined_multiplier/runs/opti_4/43-openroad-detailedrouting/pipelined_mult.nl.v'…
Writing powered netlist to '/home/hien/openlane2/designs/highspeed_pipelined_multiplier/runs/opti_4/43-openroad-detailedrouting/pipelined_mult.pnl.v'…
Writing layout to '/home/hien/openlane2/designs/highspeed_pipelined_multiplier/runs/opti_4/43-openroad-detailedrouting/pipelined_mult.def'…
Writing timing constraints to '/home/hien/openlane2/designs/highspeed_pipelined_multiplier/runs/opti_4/43-openroad-detailedrouting/pipelined_mult.sdc'…
