TimeQuest Timing Analyzer report for ReConf-NN
Wed Sep 05 14:36:13 2018
Quartus II 64-Bit Version 11.1 Build 173 11/01/2011 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Legal Notice
  3. TimeQuest Timing Analyzer Summary
  4. Parallel Compilation
  5. SDC File List
  6. Clocks
  7. Slow Model Fmax Summary
  8. Slow Model Setup Summary
  9. Slow Model Hold Summary
 10. Slow Model Recovery Summary
 11. Slow Model Removal Summary
 12. Slow Model Minimum Pulse Width Summary
 13. Slow Model Setup: 'clk1'
 14. Slow Model Hold: 'clk1'
 15. Slow Model Minimum Pulse Width: 'clk1'
 16. Setup Times
 17. Hold Times
 18. Clock to Output Times
 19. Minimum Clock to Output Times
 20. Fast Model Setup Summary
 21. Fast Model Hold Summary
 22. Fast Model Recovery Summary
 23. Fast Model Removal Summary
 24. Fast Model Minimum Pulse Width Summary
 25. Fast Model Setup: 'clk1'
 26. Fast Model Hold: 'clk1'
 27. Fast Model Minimum Pulse Width: 'clk1'
 28. Setup Times
 29. Hold Times
 30. Clock to Output Times
 31. Minimum Clock to Output Times
 32. Multicorner Timing Analysis Summary
 33. Setup Times
 34. Hold Times
 35. Clock to Output Times
 36. Minimum Clock to Output Times
 37. Setup Transfers
 38. Hold Transfers
 39. Report TCCS
 40. Report RSKM
 41. Unconstrained Paths
 42. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                      ;
+--------------------+---------------------------------------------------+
; Quartus II Version ; Version 11.1 Build 173 11/01/2011 SJ Full Version ;
; Revision Name      ; ReConf-NN                                         ;
; Device Family      ; Cyclone II                                        ;
; Device Name        ; EP2C35F672C6                                      ;
; Timing Models      ; Final                                             ;
; Delay Model        ; Combined                                          ;
; Rise/Fall Delays   ; Unavailable                                       ;
+--------------------+---------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 2.06        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;  12.0%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; ReConf-NN.sdc ; OK     ; Wed Sep 05 14:34:43 2018 ;
+---------------+--------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                              ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+
; Clock Name ; Type ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets     ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+
; clk1       ; Base ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { p_clk_i } ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+


+------------------------------------------------+
; Slow Model Fmax Summary                        ;
+----------+-----------------+------------+------+
; Fmax     ; Restricted Fmax ; Clock Name ; Note ;
+----------+-----------------+------------+------+
; 9.33 MHz ; 9.33 MHz        ; clk1       ;      ;
+----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------+
; Slow Model Setup Summary        ;
+-------+---------+---------------+
; Clock ; Slack   ; End Point TNS ;
+-------+---------+---------------+
; clk1  ; -87.127 ; -290073.946   ;
+-------+---------+---------------+


+-------------------------------+
; Slow Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clk1  ; 0.391 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+-------+-------+------------------------+
; Clock ; Slack ; End Point TNS          ;
+-------+-------+------------------------+
; clk1  ; 7.873 ; 0.000                  ;
+-------+-------+------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk1'                                                                                                                                                                                                                                                                      ;
+---------+------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                    ; To Node                                                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -87.127 ; s_cur_state.st_init_b2       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:7:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg0  ; clk1         ; clk1        ; 20.000       ; 0.069      ; 107.161    ;
; -87.012 ; s_cur_state.st_init_b2       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:8:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg0  ; clk1         ; clk1        ; 20.000       ; 0.086      ; 107.063    ;
; -86.935 ; s_cur_state.st_init_b2       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:7:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg1  ; clk1         ; clk1        ; 20.000       ; 0.069      ; 106.969    ;
; -86.912 ; s_cur_state.st_init_b2       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:4:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg3  ; clk1         ; clk1        ; 20.000       ; 0.092      ; 106.969    ;
; -86.889 ; s_cur_state.st_init_b2       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:8:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg3  ; clk1         ; clk1        ; 20.000       ; 0.086      ; 106.940    ;
; -86.865 ; s_cur_state.st_init_b2       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:7:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg3  ; clk1         ; clk1        ; 20.000       ; 0.069      ; 106.899    ;
; -86.817 ; s_cur_state.st_init_b2       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:4:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg0  ; clk1         ; clk1        ; 20.000       ; 0.092      ; 106.874    ;
; -86.782 ; s_cur_state.st_init_b2       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:7:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg2  ; clk1         ; clk1        ; 20.000       ; 0.069      ; 106.816    ;
; -86.745 ; s_cur_state.st_init_b1       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:7:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg0  ; clk1         ; clk1        ; 20.000       ; 0.069      ; 106.779    ;
; -86.721 ; s_cur_state.st_init_b2       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:8:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg2  ; clk1         ; clk1        ; 20.000       ; 0.086      ; 106.772    ;
; -86.680 ; s_cur_state.st_init_b2       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:8:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg1  ; clk1         ; clk1        ; 20.000       ; 0.086      ; 106.731    ;
; -86.655 ; s_cur_state.st_init_b2       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:4:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg1  ; clk1         ; clk1        ; 20.000       ; 0.092      ; 106.712    ;
; -86.630 ; s_cur_state.st_init_b1       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:8:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg0  ; clk1         ; clk1        ; 20.000       ; 0.086      ; 106.681    ;
; -86.587 ; s_cur_state.st_init_b2       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:10:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg2 ; clk1         ; clk1        ; 20.000       ; 0.100      ; 106.652    ;
; -86.557 ; s_cur_state.st_init_b2       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:1:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg2  ; clk1         ; clk1        ; 20.000       ; 0.123      ; 106.645    ;
; -86.553 ; s_cur_state.st_init_b1       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:7:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg1  ; clk1         ; clk1        ; 20.000       ; 0.069      ; 106.587    ;
; -86.530 ; s_cur_state.st_init_b1       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:4:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg3  ; clk1         ; clk1        ; 20.000       ; 0.092      ; 106.587    ;
; -86.529 ; s_cur_state.st_init_b2       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:4:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg2  ; clk1         ; clk1        ; 20.000       ; 0.092      ; 106.586    ;
; -86.507 ; s_cur_state.st_init_b1       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:8:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg3  ; clk1         ; clk1        ; 20.000       ; 0.086      ; 106.558    ;
; -86.483 ; s_cur_state.st_init_b1       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:7:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg3  ; clk1         ; clk1        ; 20.000       ; 0.069      ; 106.517    ;
; -86.435 ; s_cur_state.st_init_b1       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:4:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg0  ; clk1         ; clk1        ; 20.000       ; 0.092      ; 106.492    ;
; -86.400 ; s_cur_state.st_init_b1       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:7:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg2  ; clk1         ; clk1        ; 20.000       ; 0.069      ; 106.434    ;
; -86.374 ; s_cur_state.st_init_b2       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:8:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a7~porta_datain_reg27  ; clk1         ; clk1        ; 20.000       ; 0.086      ; 106.425    ;
; -86.361 ; s_cur_state.st_init_b2       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:4:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a7~porta_datain_reg27  ; clk1         ; clk1        ; 20.000       ; 0.093      ; 106.419    ;
; -86.357 ; s_cur_state.st_init_b2       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:9:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a7~porta_datain_reg27  ; clk1         ; clk1        ; 20.000       ; 0.079      ; 106.401    ;
; -86.343 ; s_cur_state.st_init_b2       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:3:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg1  ; clk1         ; clk1        ; 20.000       ; 0.121      ; 106.429    ;
; -86.342 ; s_cur_state.st_init_b2       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:5:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg0  ; clk1         ; clk1        ; 20.000       ; 0.115      ; 106.422    ;
; -86.339 ; s_cur_state.st_init_b1       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:8:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg2  ; clk1         ; clk1        ; 20.000       ; 0.086      ; 106.390    ;
; -86.329 ; s_cur_state.st_init_b2       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:6:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg1  ; clk1         ; clk1        ; 20.000       ; 0.106      ; 106.400    ;
; -86.324 ; s_cur_state.st_init_b2       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg1  ; clk1         ; clk1        ; 20.000       ; 0.119      ; 106.408    ;
; -86.316 ; s_cur_state.st_init_b2       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:10:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg3 ; clk1         ; clk1        ; 20.000       ; 0.100      ; 106.381    ;
; -86.298 ; s_cur_state.st_init_b1       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:8:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg1  ; clk1         ; clk1        ; 20.000       ; 0.086      ; 106.349    ;
; -86.273 ; s_cur_state.st_init_b1       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:4:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg1  ; clk1         ; clk1        ; 20.000       ; 0.092      ; 106.330    ;
; -86.262 ; s_cur_state.st_init_b2       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:5:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg2  ; clk1         ; clk1        ; 20.000       ; 0.115      ; 106.342    ;
; -86.251 ; s_cur_state.st_init_b2       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:5:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg1  ; clk1         ; clk1        ; 20.000       ; 0.115      ; 106.331    ;
; -86.225 ; s_cur_state.st_init_b2       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:5:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a7~porta_datain_reg22  ; clk1         ; clk1        ; 20.000       ; 0.080      ; 106.270    ;
; -86.205 ; s_cur_state.st_init_b1       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:10:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg2 ; clk1         ; clk1        ; 20.000       ; 0.100      ; 106.270    ;
; -86.202 ; s_cur_state.st_init_b2       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:10:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a6~porta_datain_reg23 ; clk1         ; clk1        ; 20.000       ; 0.092      ; 106.259    ;
; -86.189 ; s_cur_state.st_init_b2       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:6:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a6~porta_datain_reg23  ; clk1         ; clk1        ; 20.000       ; 0.097      ; 106.251    ;
; -86.175 ; s_cur_state.st_init_b2       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:7:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a7~porta_datain_reg28  ; clk1         ; clk1        ; 20.000       ; 0.069      ; 106.209    ;
; -86.175 ; s_cur_state.st_init_b1       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:1:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg2  ; clk1         ; clk1        ; 20.000       ; 0.123      ; 106.263    ;
; -86.174 ; s_cur_state.st_init_b2       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:9:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg3  ; clk1         ; clk1        ; 20.000       ; 0.092      ; 106.231    ;
; -86.171 ; s_cur_state.st_init_b2       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:10:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg1 ; clk1         ; clk1        ; 20.000       ; 0.100      ; 106.236    ;
; -86.160 ; s_cur_state.st_init_b2       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:9:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg1  ; clk1         ; clk1        ; 20.000       ; 0.092      ; 106.217    ;
; -86.148 ; s_cur_state.st_init_b2       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg3  ; clk1         ; clk1        ; 20.000       ; 0.119      ; 106.232    ;
; -86.147 ; s_cur_state.st_init_b1       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:4:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg2  ; clk1         ; clk1        ; 20.000       ; 0.092      ; 106.204    ;
; -86.146 ; s_cur_state.st_init_b2       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:8:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a7~porta_datain_reg28  ; clk1         ; clk1        ; 20.000       ; 0.086      ; 106.197    ;
; -86.145 ; s_cur_state.st_init_b2       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:3:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg3  ; clk1         ; clk1        ; 20.000       ; 0.121      ; 106.231    ;
; -86.127 ; s_cur_state.st_init_b2       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:6:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg3  ; clk1         ; clk1        ; 20.000       ; 0.106      ; 106.198    ;
; -86.125 ; s_cur_state.st_init_b2       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:1:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg0  ; clk1         ; clk1        ; 20.000       ; 0.123      ; 106.213    ;
; -86.123 ; s_cur_state.st_init_b2       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:9:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg2  ; clk1         ; clk1        ; 20.000       ; 0.092      ; 106.180    ;
; -86.116 ; s_cur_state.st_init_b2       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:7:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a1~porta_datain_reg0   ; clk1         ; clk1        ; 20.000       ; 0.058      ; 106.139    ;
; -86.112 ; s_cur_state.st_init_b2       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:10:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a1~porta_datain_reg10 ; clk1         ; clk1        ; 20.000       ; 0.087      ; 106.164    ;
; -86.099 ; s_cur_state.st_init_b2       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:5:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a1~porta_datain_reg10  ; clk1         ; clk1        ; 20.000       ; 0.067      ; 106.131    ;
; -86.098 ; s_cur_state.st_init_b2       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:7:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a1~porta_datain_reg33  ; clk1         ; clk1        ; 20.000       ; 0.058      ; 106.121    ;
; -86.094 ; s_cur_state.st_init_b2       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:10:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a6~porta_datain_reg21 ; clk1         ; clk1        ; 20.000       ; 0.092      ; 106.151    ;
; -86.094 ; s_cur_state.st_init_b2       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:4:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a7~porta_datain_reg28  ; clk1         ; clk1        ; 20.000       ; 0.093      ; 106.152    ;
; -86.080 ; s_cur_state.st_init_b2       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:7:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a1~porta_datain_reg8   ; clk1         ; clk1        ; 20.000       ; 0.058      ; 106.103    ;
; -86.079 ; s_cur_state.st_init_b2       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:7:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a7~porta_datain_reg27  ; clk1         ; clk1        ; 20.000       ; 0.069      ; 106.113    ;
; -86.061 ; s_cur_state.st_init_b2       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:5:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a1~porta_datain_reg8   ; clk1         ; clk1        ; 20.000       ; 0.067      ; 106.093    ;
; -86.060 ; s_cur_state.st_init_b2       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:6:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a5~porta_datain_reg35  ; clk1         ; clk1        ; 20.000       ; 0.077      ; 106.102    ;
; -86.058 ; s_cur_state.st_init_b2       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:10:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a1~porta_datain_reg13 ; clk1         ; clk1        ; 20.000       ; 0.087      ; 106.110    ;
; -86.053 ; s_cur_state.st_init_b2       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:10:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a1~porta_datain_reg12 ; clk1         ; clk1        ; 20.000       ; 0.087      ; 106.105    ;
; -86.047 ; s_cur_state.st_init_b2       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:7:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a1~porta_datain_reg13  ; clk1         ; clk1        ; 20.000       ; 0.058      ; 106.070    ;
; -86.043 ; s_cur_state.st_init_b2       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:10:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a6~porta_datain_reg28 ; clk1         ; clk1        ; 20.000       ; 0.092      ; 106.100    ;
; -86.042 ; s_cur_state.st_init_b2       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:10:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg0 ; clk1         ; clk1        ; 20.000       ; 0.100      ; 106.107    ;
; -86.038 ; s_cur_state.st_init_b2       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:10:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a5~porta_datain_reg22 ; clk1         ; clk1        ; 20.000       ; 0.102      ; 106.105    ;
; -86.031 ; s_cur_state.st_init_b2       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:3:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a5~porta_datain_reg35  ; clk1         ; clk1        ; 20.000       ; 0.085      ; 106.081    ;
; -86.020 ; s_cur_state.st_init_b2       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:4:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a1~porta_datain_reg13  ; clk1         ; clk1        ; 20.000       ; 0.075      ; 106.060    ;
; -86.018 ; s_cur_state.st_init_b2       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:9:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a1~porta_datain_reg33  ; clk1         ; clk1        ; 20.000       ; 0.090      ; 106.073    ;
; -86.016 ; s_cur_state.st_init_b2       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:5:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg3  ; clk1         ; clk1        ; 20.000       ; 0.115      ; 106.096    ;
; -86.002 ; s_cur_state.st_init_b2       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a5~porta_datain_reg11  ; clk1         ; clk1        ; 20.000       ; 0.085      ; 106.052    ;
; -85.992 ; s_cur_state.st_init_b1       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:8:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a7~porta_datain_reg27  ; clk1         ; clk1        ; 20.000       ; 0.086      ; 106.043    ;
; -85.980 ; s_cur_state.st_write_w2      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:7:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg0  ; clk1         ; clk1        ; 20.000       ; 0.036      ; 105.981    ;
; -85.979 ; s_cur_state.st_init_b1       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:4:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a7~porta_datain_reg27  ; clk1         ; clk1        ; 20.000       ; 0.093      ; 106.037    ;
; -85.975 ; s_cur_state.st_init_b1       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:9:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a7~porta_datain_reg27  ; clk1         ; clk1        ; 20.000       ; 0.079      ; 106.019    ;
; -85.961 ; s_cur_state.st_init_b1       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:3:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg1  ; clk1         ; clk1        ; 20.000       ; 0.121      ; 106.047    ;
; -85.960 ; s_cur_state.st_init_b1       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:5:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg0  ; clk1         ; clk1        ; 20.000       ; 0.115      ; 106.040    ;
; -85.957 ; s_cur_state.st_init_b2       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:1:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg1  ; clk1         ; clk1        ; 20.000       ; 0.123      ; 106.045    ;
; -85.947 ; s_cur_state.st_init_b1       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:6:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg1  ; clk1         ; clk1        ; 20.000       ; 0.106      ; 106.018    ;
; -85.942 ; s_cur_state.st_init_b1       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg1  ; clk1         ; clk1        ; 20.000       ; 0.119      ; 106.026    ;
; -85.934 ; s_cur_state.st_init_b1       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:10:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg3 ; clk1         ; clk1        ; 20.000       ; 0.100      ; 105.999    ;
; -85.927 ; s_cur_state.st_init_b2       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:8:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a7~porta_datain_reg22  ; clk1         ; clk1        ; 20.000       ; 0.086      ; 105.978    ;
; -85.924 ; s_cur_state.st_init_b2       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:4:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a7~porta_datain_reg22  ; clk1         ; clk1        ; 20.000       ; 0.093      ; 105.982    ;
; -85.923 ; s_cur_state.st_write_x_train ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:7:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg0  ; clk1         ; clk1        ; 20.000       ; 0.036      ; 105.924    ;
; -85.920 ; s_cur_state.st_init_b2       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:7:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a1~porta_datain_reg10  ; clk1         ; clk1        ; 20.000       ; 0.058      ; 105.943    ;
; -85.907 ; s_cur_state.st_write_w1      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:7:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg0  ; clk1         ; clk1        ; 20.000       ; 0.036      ; 105.908    ;
; -85.902 ; s_cur_state.st_init_b2       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:10:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a6~porta_datain_reg24 ; clk1         ; clk1        ; 20.000       ; 0.092      ; 105.959    ;
; -85.897 ; s_cur_state.st_init_b2       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:9:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg0  ; clk1         ; clk1        ; 20.000       ; 0.092      ; 105.954    ;
; -85.888 ; s_cur_state.st_init_b2       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:9:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a1~porta_datain_reg8   ; clk1         ; clk1        ; 20.000       ; 0.090      ; 105.943    ;
; -85.880 ; s_cur_state.st_init_b1       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:5:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg2  ; clk1         ; clk1        ; 20.000       ; 0.115      ; 105.960    ;
; -85.878 ; s_cur_state.st_init_b2       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:7:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a0~porta_datain_reg5   ; clk1         ; clk1        ; 20.000       ; 0.072      ; 105.915    ;
; -85.869 ; s_cur_state.st_init_b2       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:4:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a6~porta_datain_reg31  ; clk1         ; clk1        ; 20.000       ; 0.102      ; 105.936    ;
; -85.869 ; s_cur_state.st_init_b1       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:5:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg1  ; clk1         ; clk1        ; 20.000       ; 0.115      ; 105.949    ;
; -85.865 ; s_cur_state.st_init_b2       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:7:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a1~porta_datain_reg14  ; clk1         ; clk1        ; 20.000       ; 0.058      ; 105.888    ;
; -85.865 ; s_cur_state.st_write_w2      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:8:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg0  ; clk1         ; clk1        ; 20.000       ; 0.053      ; 105.883    ;
; -85.851 ; s_cur_state.st_init_b2       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:3:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a1~porta_datain_reg23  ; clk1         ; clk1        ; 20.000       ; 0.095      ; 105.911    ;
; -85.850 ; s_cur_state.st_init_b2       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:5:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a1~porta_datain_reg24  ; clk1         ; clk1        ; 20.000       ; 0.067      ; 105.882    ;
; -85.850 ; s_cur_state.st_write_x_test  ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:7:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg0  ; clk1         ; clk1        ; 20.000       ; 0.036      ; 105.851    ;
; -85.845 ; s_cur_state.st_init_b2       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:1:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a1~porta_datain_reg14  ; clk1         ; clk1        ; 20.000       ; 0.097      ; 105.907    ;
+---------+------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk1'                                                                                                                                                                                                                                                                                                         ;
+-------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                               ; To Node                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.391 ; e_access_mat:access_mat|e_mat_ix_gen:ix_c_gen|s_ix_t1.col[0]                                                            ; e_access_mat:access_mat|e_mat_ix_gen:ix_c_gen|s_ix_t1.col[0]                                                            ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; s_cur_state.st_write_y_train                                                                                            ; s_cur_state.st_write_y_train                                                                                            ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_access_mat:access_mat|s_first_elem                                                                                    ; e_access_mat:access_mat|s_first_elem                                                                                    ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; s_cur_state.st_init_b1                                                                                                  ; s_cur_state.st_init_b1                                                                                                  ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; s_cur_state.st_init_b2                                                                                                  ; s_cur_state.st_init_b2                                                                                                  ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; s_cur_state.st_do_test                                                                                                  ; s_cur_state.st_do_test                                                                                                  ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; s_cur_state.st_wait_w1                                                                                                  ; s_cur_state.st_wait_w1                                                                                                  ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; s_cur_state.st_wait_w2                                                                                                  ; s_cur_state.st_wait_w2                                                                                                  ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; s_cur_state.st_wait_y_train                                                                                             ; s_cur_state.st_wait_y_train                                                                                             ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_serial:serial|e_serial_receive:RECEIVER|s_cur_state.st_wait                                                           ; e_serial:serial|e_serial_receive:RECEIVER|s_cur_state.st_wait                                                           ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; s_cur_state.st_do_train                                                                                                 ; s_cur_state.st_do_train                                                                                                 ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_serial:serial|e_serial_send:SENDER|s_cur_state.st_send                                                                ; e_serial:serial|e_serial_send:SENDER|s_cur_state.st_send                                                                ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_serial:serial|e_serial_receive:RECEIVER|s_cur_state.st_init                                                           ; e_serial:serial|e_serial_receive:RECEIVER|s_cur_state.st_init                                                           ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_serial:serial|e_serial_send:SENDER|e_shift_reg:shift_reg|s_register[10]                                               ; e_serial:serial|e_serial_send:SENDER|e_shift_reg:shift_reg|s_register[10]                                               ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|\proc_prog_interpreter:wait_cpu_rst                                                                   ; e_nn_algo:nn_algo|\proc_prog_interpreter:wait_cpu_rst                                                                   ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_mul:mat_mul|e_mat_mul_reg:reg|p_col_a_row_b_o[5]                    ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_mul:mat_mul|e_mat_mul_reg:reg|p_col_a_row_b_o[5]                    ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[0][1]      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[0][1]      ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[0][1]  ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[0][1]  ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[1][1]  ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[1][1]  ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[2][1]  ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[2][1]  ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[3][1]  ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[3][1]  ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[4][1]  ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[4][1]  ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[5][1]  ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[5][1]  ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[6][1]  ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[6][1]  ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[7][1]  ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[7][1]  ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[8][1]  ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[8][1]  ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[9][1]  ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[9][1]  ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[10][1] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[10][1] ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[11][1] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[11][1] ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[12][1] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[12][1] ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[13][1] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[13][1] ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[14][1] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[14][1] ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[15][1] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[15][1] ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[16][0] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[16][0] ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[17][0] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[17][0] ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[18][0] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[18][0] ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[19][0] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[19][0] ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[19][1] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[19][1] ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[20][0] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[20][0] ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[21][0] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[21][0] ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[22][0] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[22][0] ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[23][0] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[23][0] ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[23][1] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[23][1] ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[24][0] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[24][0] ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[25][0] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[25][0] ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[26][0] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[26][0] ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[27][0] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[27][0] ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[27][1] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[27][1] ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[28][0] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[28][0] ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[29][0] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[29][0] ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[30][0] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[30][0] ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[31][0] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[31][0] ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[31][1] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[31][1] ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[0][2]      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[0][2]      ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[0][2]  ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[0][2]  ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[1][2]  ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[1][2]  ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[2][2]  ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[2][2]  ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[3][2]  ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[3][2]  ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[4][2]  ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[4][2]  ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[5][2]  ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[5][2]  ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[6][2]  ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[6][2]  ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[7][2]  ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[7][2]  ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[8][2]  ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[8][2]  ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[9][2]  ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[9][2]  ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[10][2] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[10][2] ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[11][2] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[11][2] ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[12][2] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[12][2] ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[13][2] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[13][2] ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[14][2] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[14][2] ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[15][2] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[15][2] ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[16][1] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[16][1] ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[16][2] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[16][2] ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[17][1] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[17][1] ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[18][1] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[18][1] ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[19][2] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[19][2] ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[20][1] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[20][1] ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[20][2] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[20][2] ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[21][1] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[21][1] ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[22][1] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[22][1] ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[23][2] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[23][2] ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[24][1] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[24][1] ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[24][2] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[24][2] ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[25][1] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[25][1] ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[26][1] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[26][1] ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[27][2] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[27][2] ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[28][1] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[28][1] ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[28][2] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[28][2] ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[29][1] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[29][1] ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[30][1] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[30][1] ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[31][2] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[31][2] ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[0][0]      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[0][0]      ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[0][0]  ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[0][0]  ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[1][0]  ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[1][0]  ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[2][0]  ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[2][0]  ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[3][0]  ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[3][0]  ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[4][-1] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[4][-1] ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[4][0]  ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[4][0]  ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[5][-1] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[5][-1] ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[5][0]  ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[5][0]  ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[6][-1] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[6][-1] ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.657      ;
+-------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk1'                                                                                                                                                                                                 ;
+-------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                 ;
+-------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[0]   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[0]   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[100] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[100] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[101] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[101] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[102] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[102] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[103] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[103] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[104] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[104] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[105] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[105] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[106] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[106] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[107] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[107] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[108] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[108] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[109] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[109] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[10]  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[10]  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[110] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[110] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[111] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[111] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[112] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[112] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[113] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[113] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[114] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[114] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[115] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[115] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[116] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[116] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[117] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[117] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[118] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[118] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[119] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[119] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[11]  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[11]  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[120] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[120] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[121] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[121] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[122] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[122] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[123] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[123] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[124] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[124] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[125] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[125] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[126] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[126] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[127] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[127] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[128] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[128] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[129] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[129] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[12]  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[12]  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[130] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[130] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[131] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[131] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[132] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[132] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[133] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[133] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[134] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[134] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[135] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[135] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[136] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[136] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[137] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[137] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[138] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[138] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[139] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[139] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[13]  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[13]  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[140] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[140] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[141] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[141] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[142] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[142] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[143] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[143] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[144] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[144] ;
+-------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; p_rst_i   ; clk1       ; 7.779 ; 7.779 ; Rise       ; clk1            ;
; p_rx_i    ; clk1       ; 4.984 ; 4.984 ; Rise       ; clk1            ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; p_rst_i   ; clk1       ; -7.549 ; -7.549 ; Rise       ; clk1            ;
; p_rx_i    ; clk1       ; -4.754 ; -4.754 ; Rise       ; clk1            ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Clock to Output Times                                                       ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; p_err_o       ; clk1       ; 8.068  ; 8.068  ; Rise       ; clk1            ;
; p_init_o      ; clk1       ; 9.103  ; 9.103  ; Rise       ; clk1            ;
; p_run_algo    ; clk1       ; 9.560  ; 9.560  ; Rise       ; clk1            ;
; p_rw_mat_o    ; clk1       ; 12.910 ; 12.910 ; Rise       ; clk1            ;
; p_test_o      ; clk1       ; 8.679  ; 8.679  ; Rise       ; clk1            ;
; p_train_o     ; clk1       ; 8.639  ; 8.639  ; Rise       ; clk1            ;
; p_tx_o        ; clk1       ; 10.023 ; 10.023 ; Rise       ; clk1            ;
; p_wait_data_o ; clk1       ; 8.610  ; 8.610  ; Rise       ; clk1            ;
+---------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; p_err_o       ; clk1       ; 7.792 ; 7.792 ; Rise       ; clk1            ;
; p_init_o      ; clk1       ; 8.632 ; 8.632 ; Rise       ; clk1            ;
; p_run_algo    ; clk1       ; 9.420 ; 9.420 ; Rise       ; clk1            ;
; p_rw_mat_o    ; clk1       ; 8.974 ; 8.974 ; Rise       ; clk1            ;
; p_test_o      ; clk1       ; 8.679 ; 8.679 ; Rise       ; clk1            ;
; p_train_o     ; clk1       ; 8.639 ; 8.639 ; Rise       ; clk1            ;
; p_tx_o        ; clk1       ; 9.068 ; 9.068 ; Rise       ; clk1            ;
; p_wait_data_o ; clk1       ; 8.388 ; 8.388 ; Rise       ; clk1            ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------+
; Fast Model Setup Summary        ;
+-------+---------+---------------+
; Clock ; Slack   ; End Point TNS ;
+-------+---------+---------------+
; clk1  ; -27.007 ; -84218.060    ;
+-------+---------+---------------+


+-------------------------------+
; Fast Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clk1  ; 0.215 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+-------+-------+------------------------+
; Clock ; Slack ; End Point TNS          ;
+-------+-------+------------------------+
; clk1  ; 7.873 ; 0.000                  ;
+-------+-------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk1'                                                                                                                                                                                                                                                                         ;
+---------+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                       ; To Node                                                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -27.007 ; s_cur_state.st_init_b2          ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:7:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg0  ; clk1         ; clk1        ; 20.000       ; 0.071      ; 47.077     ;
; -26.973 ; s_cur_state.st_init_b2          ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:8:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg0  ; clk1         ; clk1        ; 20.000       ; 0.087      ; 47.059     ;
; -26.938 ; s_cur_state.st_init_b2          ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:7:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg1  ; clk1         ; clk1        ; 20.000       ; 0.071      ; 47.008     ;
; -26.918 ; s_cur_state.st_init_b2          ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:4:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg3  ; clk1         ; clk1        ; 20.000       ; 0.093      ; 47.010     ;
; -26.914 ; s_cur_state.st_init_b2          ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:8:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg3  ; clk1         ; clk1        ; 20.000       ; 0.087      ; 47.000     ;
; -26.911 ; s_cur_state.st_init_b2          ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:7:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg3  ; clk1         ; clk1        ; 20.000       ; 0.071      ; 46.981     ;
; -26.855 ; s_cur_state.st_init_b2          ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:4:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg0  ; clk1         ; clk1        ; 20.000       ; 0.093      ; 46.947     ;
; -26.834 ; s_cur_state.st_init_b1          ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:7:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg0  ; clk1         ; clk1        ; 20.000       ; 0.071      ; 46.904     ;
; -26.825 ; s_cur_state.st_init_b2          ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:7:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg2  ; clk1         ; clk1        ; 20.000       ; 0.071      ; 46.895     ;
; -26.814 ; s_cur_state.st_init_b2          ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:8:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg2  ; clk1         ; clk1        ; 20.000       ; 0.087      ; 46.900     ;
; -26.810 ; s_cur_state.st_init_b2          ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:8:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg1  ; clk1         ; clk1        ; 20.000       ; 0.087      ; 46.896     ;
; -26.800 ; s_cur_state.st_init_b1          ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:8:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg0  ; clk1         ; clk1        ; 20.000       ; 0.087      ; 46.886     ;
; -26.787 ; s_cur_state.st_init_b2          ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:4:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg1  ; clk1         ; clk1        ; 20.000       ; 0.093      ; 46.879     ;
; -26.765 ; s_cur_state.st_init_b1          ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:7:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg1  ; clk1         ; clk1        ; 20.000       ; 0.071      ; 46.835     ;
; -26.745 ; s_cur_state.st_init_b1          ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:4:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg3  ; clk1         ; clk1        ; 20.000       ; 0.093      ; 46.837     ;
; -26.741 ; s_cur_state.st_init_b1          ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:8:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg3  ; clk1         ; clk1        ; 20.000       ; 0.087      ; 46.827     ;
; -26.738 ; s_cur_state.st_init_b1          ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:7:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg3  ; clk1         ; clk1        ; 20.000       ; 0.071      ; 46.808     ;
; -26.700 ; s_cur_state.st_init_b2          ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:4:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg2  ; clk1         ; clk1        ; 20.000       ; 0.093      ; 46.792     ;
; -26.688 ; s_cur_state.st_init_b2          ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:10:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg2 ; clk1         ; clk1        ; 20.000       ; 0.098      ; 46.785     ;
; -26.682 ; s_cur_state.st_init_b1          ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:4:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg0  ; clk1         ; clk1        ; 20.000       ; 0.093      ; 46.774     ;
; -26.663 ; s_cur_state.st_init_b2          ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:1:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg2  ; clk1         ; clk1        ; 20.000       ; 0.120      ; 46.782     ;
; -26.652 ; s_cur_state.st_init_b1          ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:7:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg2  ; clk1         ; clk1        ; 20.000       ; 0.071      ; 46.722     ;
; -26.641 ; s_cur_state.st_init_b1          ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:8:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg2  ; clk1         ; clk1        ; 20.000       ; 0.087      ; 46.727     ;
; -26.637 ; s_cur_state.st_init_b1          ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:8:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg1  ; clk1         ; clk1        ; 20.000       ; 0.087      ; 46.723     ;
; -26.614 ; s_cur_state.st_init_b1          ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:4:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg1  ; clk1         ; clk1        ; 20.000       ; 0.093      ; 46.706     ;
; -26.602 ; s_cur_state.st_init_b2          ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:10:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg3 ; clk1         ; clk1        ; 20.000       ; 0.098      ; 46.699     ;
; -26.595 ; s_cur_state.st_init_b2          ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:3:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg1  ; clk1         ; clk1        ; 20.000       ; 0.119      ; 46.713     ;
; -26.585 ; s_cur_state.st_init_b2          ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:6:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg1  ; clk1         ; clk1        ; 20.000       ; 0.104      ; 46.688     ;
; -26.584 ; s_cur_state.st_init_b2          ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg1  ; clk1         ; clk1        ; 20.000       ; 0.116      ; 46.699     ;
; -26.581 ; s_cur_state.st_init_b2          ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:5:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg0  ; clk1         ; clk1        ; 20.000       ; 0.113      ; 46.693     ;
; -26.558 ; s_cur_state.st_init_b2          ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:5:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg1  ; clk1         ; clk1        ; 20.000       ; 0.113      ; 46.670     ;
; -26.543 ; s_cur_state.st_init_b2          ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:9:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg3  ; clk1         ; clk1        ; 20.000       ; 0.091      ; 46.633     ;
; -26.531 ; s_cur_state.st_init_b2          ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:9:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg1  ; clk1         ; clk1        ; 20.000       ; 0.091      ; 46.621     ;
; -26.528 ; s_cur_state.st_init_b2          ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:10:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg1 ; clk1         ; clk1        ; 20.000       ; 0.098      ; 46.625     ;
; -26.527 ; s_cur_state.st_init_b1          ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:4:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg2  ; clk1         ; clk1        ; 20.000       ; 0.093      ; 46.619     ;
; -26.525 ; s_cur_state.st_init_b2          ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:5:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg2  ; clk1         ; clk1        ; 20.000       ; 0.113      ; 46.637     ;
; -26.519 ; s_cur_state.st_init_b2          ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg3  ; clk1         ; clk1        ; 20.000       ; 0.116      ; 46.634     ;
; -26.518 ; s_cur_state.st_init_b2          ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:3:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg3  ; clk1         ; clk1        ; 20.000       ; 0.119      ; 46.636     ;
; -26.515 ; s_cur_state.st_init_b1          ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:10:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg2 ; clk1         ; clk1        ; 20.000       ; 0.098      ; 46.612     ;
; -26.508 ; s_cur_state.st_init_b2          ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:6:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg3  ; clk1         ; clk1        ; 20.000       ; 0.104      ; 46.611     ;
; -26.507 ; s_cur_state.st_write_w2         ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:7:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg0  ; clk1         ; clk1        ; 20.000       ; 0.044      ; 46.550     ;
; -26.505 ; s_cur_state.st_init_b2          ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:8:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a7~porta_datain_reg27  ; clk1         ; clk1        ; 20.000       ; 0.086      ; 46.590     ;
; -26.496 ; s_cur_state.st_init_b2          ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:4:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a7~porta_datain_reg27  ; clk1         ; clk1        ; 20.000       ; 0.092      ; 46.587     ;
; -26.494 ; s_cur_state.st_init_b2          ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:9:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a7~porta_datain_reg27  ; clk1         ; clk1        ; 20.000       ; 0.079      ; 46.572     ;
; -26.490 ; s_cur_state.st_init_b1          ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:1:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg2  ; clk1         ; clk1        ; 20.000       ; 0.120      ; 46.609     ;
; -26.487 ; s_cur_state.st_init_b2          ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:1:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg0  ; clk1         ; clk1        ; 20.000       ; 0.120      ; 46.606     ;
; -26.483 ; s_cur_state.st_write_x_train    ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:7:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg0  ; clk1         ; clk1        ; 20.000       ; 0.044      ; 46.526     ;
; -26.478 ; s_cur_state.st_init_b2          ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:9:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg2  ; clk1         ; clk1        ; 20.000       ; 0.091      ; 46.568     ;
; -26.473 ; s_cur_state.st_write_w2         ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:8:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg0  ; clk1         ; clk1        ; 20.000       ; 0.060      ; 46.532     ;
; -26.472 ; s_cur_state.st_init_b2          ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:7:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a1~porta_datain_reg0   ; clk1         ; clk1        ; 20.000       ; 0.060      ; 46.531     ;
; -26.469 ; s_cur_state.st_write_w1         ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:7:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg0  ; clk1         ; clk1        ; 20.000       ; 0.044      ; 46.512     ;
; -26.467 ; s_cur_state.st_init_b2          ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:7:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a1~porta_datain_reg33  ; clk1         ; clk1        ; 20.000       ; 0.060      ; 46.526     ;
; -26.462 ; s_cur_state.st_init_b2          ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:5:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a7~porta_datain_reg22  ; clk1         ; clk1        ; 20.000       ; 0.080      ; 46.541     ;
; -26.449 ; s_cur_state.st_init_b2          ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:5:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg3  ; clk1         ; clk1        ; 20.000       ; 0.113      ; 46.561     ;
; -26.449 ; s_cur_state.st_write_x_train    ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:8:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg0  ; clk1         ; clk1        ; 20.000       ; 0.060      ; 46.508     ;
; -26.445 ; s_cur_state.st_init_b2          ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:10:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg0 ; clk1         ; clk1        ; 20.000       ; 0.098      ; 46.542     ;
; -26.442 ; s_cur_state.st_init_b2          ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:7:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a1~porta_datain_reg8   ; clk1         ; clk1        ; 20.000       ; 0.060      ; 46.501     ;
; -26.439 ; s_cur_state.st_init_b2          ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:1:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg1  ; clk1         ; clk1        ; 20.000       ; 0.120      ; 46.558     ;
; -26.438 ; s_cur_state.st_write_w2         ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:7:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg1  ; clk1         ; clk1        ; 20.000       ; 0.044      ; 46.481     ;
; -26.435 ; s_cur_state.st_write_w1         ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:8:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg0  ; clk1         ; clk1        ; 20.000       ; 0.060      ; 46.494     ;
; -26.431 ; s_cur_state.st_init_b2          ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:7:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a7~porta_datain_reg28  ; clk1         ; clk1        ; 20.000       ; 0.070      ; 46.500     ;
; -26.431 ; s_cur_state.st_init_b2          ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:5:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a1~porta_datain_reg8   ; clk1         ; clk1        ; 20.000       ; 0.069      ; 46.499     ;
; -26.429 ; s_cur_state.st_init_b2          ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:10:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a1~porta_datain_reg10 ; clk1         ; clk1        ; 20.000       ; 0.087      ; 46.515     ;
; -26.429 ; s_cur_state.st_init_b1          ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:10:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg3 ; clk1         ; clk1        ; 20.000       ; 0.098      ; 46.526     ;
; -26.428 ; s_cur_state.st_init_b2          ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:10:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a1~porta_datain_reg12 ; clk1         ; clk1        ; 20.000       ; 0.087      ; 46.514     ;
; -26.427 ; s_cur_state.st_write_x_test     ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:7:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg0  ; clk1         ; clk1        ; 20.000       ; 0.044      ; 46.470     ;
; -26.426 ; s_cur_state.st_init_b2          ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:10:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a1~porta_datain_reg13 ; clk1         ; clk1        ; 20.000       ; 0.087      ; 46.512     ;
; -26.424 ; s_cur_state.st_init_b2          ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:7:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a1~porta_datain_reg13  ; clk1         ; clk1        ; 20.000       ; 0.060      ; 46.483     ;
; -26.422 ; s_cur_state.st_init_b2          ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:5:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a1~porta_datain_reg10  ; clk1         ; clk1        ; 20.000       ; 0.069      ; 46.490     ;
; -26.422 ; s_cur_state.st_init_b1          ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:3:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg1  ; clk1         ; clk1        ; 20.000       ; 0.119      ; 46.540     ;
; -26.418 ; s_cur_state.st_write_w2         ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:4:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg3  ; clk1         ; clk1        ; 20.000       ; 0.066      ; 46.483     ;
; -26.414 ; s_cur_state.st_write_x_train    ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:7:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg1  ; clk1         ; clk1        ; 20.000       ; 0.044      ; 46.457     ;
; -26.414 ; s_cur_state.st_write_w2         ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:8:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg3  ; clk1         ; clk1        ; 20.000       ; 0.060      ; 46.473     ;
; -26.413 ; s_cur_state.st_init_b2          ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:9:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a1~porta_datain_reg33  ; clk1         ; clk1        ; 20.000       ; 0.091      ; 46.503     ;
; -26.412 ; s_cur_state.st_init_b1          ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:6:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg1  ; clk1         ; clk1        ; 20.000       ; 0.104      ; 46.515     ;
; -26.411 ; s_cur_state.st_write_w2         ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:7:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg3  ; clk1         ; clk1        ; 20.000       ; 0.044      ; 46.454     ;
; -26.411 ; s_cur_state.st_init_b1          ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg1  ; clk1         ; clk1        ; 20.000       ; 0.116      ; 46.526     ;
; -26.408 ; s_cur_state.st_init_b1          ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:5:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg0  ; clk1         ; clk1        ; 20.000       ; 0.113      ; 46.520     ;
; -26.406 ; s_cur_state.st_init_b2          ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:10:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a6~porta_datain_reg23 ; clk1         ; clk1        ; 20.000       ; 0.091      ; 46.496     ;
; -26.405 ; s_cur_state.st_init_b2          ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:8:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a7~porta_datain_reg28  ; clk1         ; clk1        ; 20.000       ; 0.086      ; 46.490     ;
; -26.401 ; s_cur_state.st_init_b2          ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:4:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a1~porta_datain_reg13  ; clk1         ; clk1        ; 20.000       ; 0.077      ; 46.477     ;
; -26.400 ; s_cur_state.st_write_w1         ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:7:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg1  ; clk1         ; clk1        ; 20.000       ; 0.044      ; 46.443     ;
; -26.397 ; s_cur_state.st_init_b2          ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:6:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a6~porta_datain_reg23  ; clk1         ; clk1        ; 20.000       ; 0.098      ; 46.494     ;
; -26.394 ; s_cur_state.st_write_x_train    ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:4:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg3  ; clk1         ; clk1        ; 20.000       ; 0.066      ; 46.459     ;
; -26.393 ; s_cur_state.st_write_x_test     ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:8:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg0  ; clk1         ; clk1        ; 20.000       ; 0.060      ; 46.452     ;
; -26.392 ; s_cur_state.st_init_b2          ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:9:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg0  ; clk1         ; clk1        ; 20.000       ; 0.091      ; 46.482     ;
; -26.390 ; s_cur_state.st_write_x_train    ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:8:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg3  ; clk1         ; clk1        ; 20.000       ; 0.060      ; 46.449     ;
; -26.387 ; s_cur_state.st_write_x_train    ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:7:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg3  ; clk1         ; clk1        ; 20.000       ; 0.044      ; 46.430     ;
; -26.385 ; s_cur_state.st_init_b1          ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:5:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg1  ; clk1         ; clk1        ; 20.000       ; 0.113      ; 46.497     ;
; -26.380 ; s_cur_state.st_init_b2          ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:4:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a7~porta_datain_reg28  ; clk1         ; clk1        ; 20.000       ; 0.092      ; 46.471     ;
; -26.380 ; s_cur_state.st_write_w1         ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:4:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg3  ; clk1         ; clk1        ; 20.000       ; 0.066      ; 46.445     ;
; -26.376 ; s_cur_state.st_write_w1         ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:8:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg3  ; clk1         ; clk1        ; 20.000       ; 0.060      ; 46.435     ;
; -26.373 ; s_cur_state.st_write_w1         ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:7:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg3  ; clk1         ; clk1        ; 20.000       ; 0.044      ; 46.416     ;
; -26.372 ; s_cur_state.st_init_b2          ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:7:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a7~porta_datain_reg27  ; clk1         ; clk1        ; 20.000       ; 0.070      ; 46.441     ;
; -26.370 ; e_nn_algo:nn_algo|s_sel_a[0][3] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:7:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg0  ; clk1         ; clk1        ; 20.000       ; 0.044      ; 46.413     ;
; -26.370 ; s_cur_state.st_init_b1          ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:9:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg3  ; clk1         ; clk1        ; 20.000       ; 0.091      ; 46.460     ;
; -26.361 ; s_cur_state.st_init_b2          ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:1:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg3  ; clk1         ; clk1        ; 20.000       ; 0.120      ; 46.480     ;
; -26.358 ; s_cur_state.st_write_x_test     ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:7:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg1  ; clk1         ; clk1        ; 20.000       ; 0.044      ; 46.401     ;
; -26.358 ; s_cur_state.st_init_b1          ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:9:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg1  ; clk1         ; clk1        ; 20.000       ; 0.091      ; 46.448     ;
; -26.355 ; s_cur_state.st_write_w2         ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:4:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg0  ; clk1         ; clk1        ; 20.000       ; 0.066      ; 46.420     ;
+---------+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk1'                                                                                                                                                                                                                                                                                                         ;
+-------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                               ; To Node                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; e_access_mat:access_mat|e_mat_ix_gen:ix_c_gen|s_ix_t1.col[0]                                                            ; e_access_mat:access_mat|e_mat_ix_gen:ix_c_gen|s_ix_t1.col[0]                                                            ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; s_cur_state.st_write_y_train                                                                                            ; s_cur_state.st_write_y_train                                                                                            ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_access_mat:access_mat|s_first_elem                                                                                    ; e_access_mat:access_mat|s_first_elem                                                                                    ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; s_cur_state.st_init_b1                                                                                                  ; s_cur_state.st_init_b1                                                                                                  ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; s_cur_state.st_init_b2                                                                                                  ; s_cur_state.st_init_b2                                                                                                  ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; s_cur_state.st_do_test                                                                                                  ; s_cur_state.st_do_test                                                                                                  ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; s_cur_state.st_wait_w1                                                                                                  ; s_cur_state.st_wait_w1                                                                                                  ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; s_cur_state.st_wait_w2                                                                                                  ; s_cur_state.st_wait_w2                                                                                                  ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; s_cur_state.st_wait_y_train                                                                                             ; s_cur_state.st_wait_y_train                                                                                             ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_serial:serial|e_serial_receive:RECEIVER|s_cur_state.st_wait                                                           ; e_serial:serial|e_serial_receive:RECEIVER|s_cur_state.st_wait                                                           ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; s_cur_state.st_do_train                                                                                                 ; s_cur_state.st_do_train                                                                                                 ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_serial:serial|e_serial_send:SENDER|s_cur_state.st_send                                                                ; e_serial:serial|e_serial_send:SENDER|s_cur_state.st_send                                                                ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_serial:serial|e_serial_receive:RECEIVER|s_cur_state.st_init                                                           ; e_serial:serial|e_serial_receive:RECEIVER|s_cur_state.st_init                                                           ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_serial:serial|e_serial_send:SENDER|e_shift_reg:shift_reg|s_register[10]                                               ; e_serial:serial|e_serial_send:SENDER|e_shift_reg:shift_reg|s_register[10]                                               ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|\proc_prog_interpreter:wait_cpu_rst                                                                   ; e_nn_algo:nn_algo|\proc_prog_interpreter:wait_cpu_rst                                                                   ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_mul:mat_mul|e_mat_mul_reg:reg|p_col_a_row_b_o[5]                    ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_mul:mat_mul|e_mat_mul_reg:reg|p_col_a_row_b_o[5]                    ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[0][1]      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[0][1]      ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[0][1]  ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[0][1]  ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[1][1]  ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[1][1]  ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[2][1]  ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[2][1]  ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[3][1]  ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[3][1]  ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[4][1]  ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[4][1]  ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[5][1]  ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[5][1]  ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[6][1]  ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[6][1]  ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[7][1]  ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[7][1]  ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[8][1]  ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[8][1]  ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[9][1]  ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[9][1]  ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[10][1] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[10][1] ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[11][1] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[11][1] ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[12][1] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[12][1] ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[13][1] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[13][1] ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[14][1] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[14][1] ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[15][1] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[15][1] ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[16][0] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[16][0] ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[17][0] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[17][0] ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[18][0] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[18][0] ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[19][0] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[19][0] ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[19][1] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[19][1] ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[20][0] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[20][0] ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[21][0] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[21][0] ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[22][0] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[22][0] ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[23][0] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[23][0] ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[23][1] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[23][1] ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[24][0] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[24][0] ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[25][0] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[25][0] ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[26][0] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[26][0] ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[27][0] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[27][0] ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[27][1] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[27][1] ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[28][0] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[28][0] ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[29][0] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[29][0] ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[30][0] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[30][0] ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[31][0] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[31][0] ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[31][1] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[31][1] ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[0][2]      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[0][2]      ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[0][2]  ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[0][2]  ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[1][2]  ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[1][2]  ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[2][2]  ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[2][2]  ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[3][2]  ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[3][2]  ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[4][2]  ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[4][2]  ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[5][2]  ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[5][2]  ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[6][2]  ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[6][2]  ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[7][2]  ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[7][2]  ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[8][2]  ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[8][2]  ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[9][2]  ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[9][2]  ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[10][2] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[10][2] ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[11][2] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[11][2] ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[12][2] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[12][2] ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[13][2] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[13][2] ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[14][2] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[14][2] ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[15][2] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[15][2] ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[16][1] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[16][1] ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[16][2] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[16][2] ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[17][1] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[17][1] ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[18][1] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[18][1] ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[19][2] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[19][2] ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[20][1] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[20][1] ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[20][2] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[20][2] ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[21][1] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[21][1] ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[22][1] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[22][1] ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[23][2] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[23][2] ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[24][1] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[24][1] ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[24][2] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[24][2] ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[25][1] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[25][1] ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[26][1] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[26][1] ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[27][2] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[27][2] ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[28][1] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[28][1] ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[28][2] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[28][2] ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[29][1] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[29][1] ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[30][1] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[30][1] ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[31][2] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[31][2] ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[0][0]      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[0][0]      ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[0][0]  ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[0][0]  ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[1][0]  ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[1][0]  ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[2][0]  ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[2][0]  ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[3][0]  ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[3][0]  ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[4][-1] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[4][-1] ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[4][0]  ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[4][0]  ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[5][-1] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[5][-1] ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[5][0]  ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[5][0]  ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[6][-1] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[6][-1] ; clk1         ; clk1        ; 0.000        ; 0.000      ; 0.367      ;
+-------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk1'                                                                                                                                                                                                 ;
+-------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                 ;
+-------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[0]   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[0]   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[100] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[100] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[101] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[101] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[102] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[102] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[103] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[103] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[104] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[104] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[105] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[105] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[106] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[106] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[107] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[107] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[108] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[108] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[109] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[109] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[10]  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[10]  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[110] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[110] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[111] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[111] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[112] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[112] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[113] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[113] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[114] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[114] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[115] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[115] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[116] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[116] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[117] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[117] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[118] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[118] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[119] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[119] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[11]  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[11]  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[120] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[120] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[121] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[121] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[122] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[122] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[123] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[123] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[124] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[124] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[125] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[125] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[126] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[126] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[127] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[127] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[128] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[128] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[129] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[129] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[12]  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[12]  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[130] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[130] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[131] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[131] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[132] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[132] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[133] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[133] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[134] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[134] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[135] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[135] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[136] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[136] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[137] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[137] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[138] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[138] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[139] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[139] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[13]  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[13]  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[140] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[140] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[141] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[141] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[142] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[142] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[143] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[143] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[144] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk1  ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[144] ;
+-------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; p_rst_i   ; clk1       ; 3.942 ; 3.942 ; Rise       ; clk1            ;
; p_rx_i    ; clk1       ; 2.762 ; 2.762 ; Rise       ; clk1            ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; p_rst_i   ; clk1       ; -3.822 ; -3.822 ; Rise       ; clk1            ;
; p_rx_i    ; clk1       ; -2.642 ; -2.642 ; Rise       ; clk1            ;
+-----------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; p_err_o       ; clk1       ; 4.444 ; 4.444 ; Rise       ; clk1            ;
; p_init_o      ; clk1       ; 4.924 ; 4.924 ; Rise       ; clk1            ;
; p_run_algo    ; clk1       ; 5.132 ; 5.132 ; Rise       ; clk1            ;
; p_rw_mat_o    ; clk1       ; 6.731 ; 6.731 ; Rise       ; clk1            ;
; p_test_o      ; clk1       ; 4.761 ; 4.761 ; Rise       ; clk1            ;
; p_train_o     ; clk1       ; 4.721 ; 4.721 ; Rise       ; clk1            ;
; p_tx_o        ; clk1       ; 5.353 ; 5.353 ; Rise       ; clk1            ;
; p_wait_data_o ; clk1       ; 4.690 ; 4.690 ; Rise       ; clk1            ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; p_err_o       ; clk1       ; 4.327 ; 4.327 ; Rise       ; clk1            ;
; p_init_o      ; clk1       ; 4.747 ; 4.747 ; Rise       ; clk1            ;
; p_run_algo    ; clk1       ; 5.071 ; 5.071 ; Rise       ; clk1            ;
; p_rw_mat_o    ; clk1       ; 4.886 ; 4.886 ; Rise       ; clk1            ;
; p_test_o      ; clk1       ; 4.761 ; 4.761 ; Rise       ; clk1            ;
; p_train_o     ; clk1       ; 4.721 ; 4.721 ; Rise       ; clk1            ;
; p_tx_o        ; clk1       ; 4.885 ; 4.885 ; Rise       ; clk1            ;
; p_wait_data_o ; clk1       ; 4.599 ; 4.599 ; Rise       ; clk1            ;
+---------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                               ;
+------------------+-------------+-------+----------+---------+---------------------+
; Clock            ; Setup       ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-------------+-------+----------+---------+---------------------+
; Worst-case Slack ; -87.127     ; 0.215 ; N/A      ; N/A     ; 7.873               ;
;  clk1            ; -87.127     ; 0.215 ; N/A      ; N/A     ; 7.873               ;
; Design-wide TNS  ; -290073.946 ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk1            ; -290073.946 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+------------------+-------------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; p_rst_i   ; clk1       ; 7.779 ; 7.779 ; Rise       ; clk1            ;
; p_rx_i    ; clk1       ; 4.984 ; 4.984 ; Rise       ; clk1            ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; p_rst_i   ; clk1       ; -3.822 ; -3.822 ; Rise       ; clk1            ;
; p_rx_i    ; clk1       ; -2.642 ; -2.642 ; Rise       ; clk1            ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Clock to Output Times                                                       ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; p_err_o       ; clk1       ; 8.068  ; 8.068  ; Rise       ; clk1            ;
; p_init_o      ; clk1       ; 9.103  ; 9.103  ; Rise       ; clk1            ;
; p_run_algo    ; clk1       ; 9.560  ; 9.560  ; Rise       ; clk1            ;
; p_rw_mat_o    ; clk1       ; 12.910 ; 12.910 ; Rise       ; clk1            ;
; p_test_o      ; clk1       ; 8.679  ; 8.679  ; Rise       ; clk1            ;
; p_train_o     ; clk1       ; 8.639  ; 8.639  ; Rise       ; clk1            ;
; p_tx_o        ; clk1       ; 10.023 ; 10.023 ; Rise       ; clk1            ;
; p_wait_data_o ; clk1       ; 8.610  ; 8.610  ; Rise       ; clk1            ;
+---------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; p_err_o       ; clk1       ; 4.327 ; 4.327 ; Rise       ; clk1            ;
; p_init_o      ; clk1       ; 4.747 ; 4.747 ; Rise       ; clk1            ;
; p_run_algo    ; clk1       ; 5.071 ; 5.071 ; Rise       ; clk1            ;
; p_rw_mat_o    ; clk1       ; 4.886 ; 4.886 ; Rise       ; clk1            ;
; p_test_o      ; clk1       ; 4.761 ; 4.761 ; Rise       ; clk1            ;
; p_train_o     ; clk1       ; 4.721 ; 4.721 ; Rise       ; clk1            ;
; p_tx_o        ; clk1       ; 4.885 ; 4.885 ; Rise       ; clk1            ;
; p_wait_data_o ; clk1       ; 4.599 ; 4.599 ; Rise       ; clk1            ;
+---------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Setup Transfers                                                       ;
+------------+----------+--------------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+--------------+----------+----------+----------+
; clk1       ; clk1     ; > 2147483647 ; 0        ; 0        ; 0        ;
+------------+----------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------+
; Hold Transfers                                                        ;
+------------+----------+--------------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+--------------+----------+----------+----------+
; clk1       ; clk1     ; > 2147483647 ; 0        ; 0        ; 0        ;
+------------+----------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 1407  ; 1407 ;
; Unconstrained Output Ports      ; 8     ; 8    ;
; Unconstrained Output Port Paths ; 24    ; 24   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 11.1 Build 173 11/01/2011 SJ Full Version
    Info: Processing started: Wed Sep 05 14:34:39 2018
Info: Command: quartus_sta ReConf-NN -c ReConf-NN
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'ReConf-NN.sdc'
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -87.127
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -87.127   -290073.946 clk1 
Info (332146): Worst-case hold slack is 0.391
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.391         0.000 clk1 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 7.873
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.873         0.000 clk1 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (306004): Started post-fitting delay annotation
Warning (306006): Found 8 output pins without output pin load capacitance assignment
    Info (306007): Pin "p_tx_o" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "p_err_o" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "p_init_o" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "p_wait_data_o" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "p_rw_mat_o" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "p_run_algo" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "p_train_o" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "p_test_o" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info (306005): Delay annotation completed successfully
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -27.007
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -27.007    -84218.060 clk1 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 clk1 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 7.873
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.873         0.000 clk1 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 1441 megabytes
    Info: Processing ended: Wed Sep 05 14:35:04 2018
    Info: Elapsed time: 00:00:25
    Info: Total CPU time (on all processors): 00:00:31


