13:55:32 INFO  : 'configparams force-mem-access 0' command is executed.
13:55:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

13:55:32 INFO  : Memory regions updated for context APU
13:55:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:55:32 INFO  : 'con' command is executed.
13:55:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

13:55:32 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
13:56:17 INFO  : Disconnected from the channel tcfchan#11.
13:56:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
13:56:19 INFO  : 'fpga -state' command is executed.
13:56:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:56:19 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
13:56:19 INFO  : 'jtag frequency' command is executed.
13:56:19 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:56:19 INFO  : Context for 'APU' is selected.
13:56:20 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:56:20 INFO  : 'configparams force-mem-access 1' command is executed.
13:56:20 INFO  : Context for 'APU' is selected.
13:56:20 INFO  : 'stop' command is executed.
13:56:20 INFO  : 'ps7_init' command is executed.
13:56:20 INFO  : 'ps7_post_config' command is executed.
13:56:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:56:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:56:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:56:21 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:56:21 INFO  : 'configparams force-mem-access 0' command is executed.
13:56:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

13:56:21 INFO  : Memory regions updated for context APU
13:56:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:56:21 INFO  : 'con' command is executed.
13:56:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

13:56:21 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
13:56:58 INFO  : Disconnected from the channel tcfchan#12.
13:57:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
13:57:00 INFO  : 'fpga -state' command is executed.
13:57:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:57:00 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
13:57:00 INFO  : 'jtag frequency' command is executed.
13:57:00 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:57:01 INFO  : Context for 'APU' is selected.
13:57:02 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:57:02 INFO  : 'configparams force-mem-access 1' command is executed.
13:57:03 INFO  : Context for 'APU' is selected.
13:57:03 INFO  : 'stop' command is executed.
13:57:03 INFO  : 'ps7_init' command is executed.
13:57:03 INFO  : 'ps7_post_config' command is executed.
13:57:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:57:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:57:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:57:05 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:57:05 INFO  : 'configparams force-mem-access 0' command is executed.
13:57:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

13:57:05 INFO  : Memory regions updated for context APU
13:57:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:57:06 INFO  : 'con' command is executed.
13:57:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

13:57:06 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
13:57:22 INFO  : Disconnected from the channel tcfchan#13.
13:57:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
13:57:23 INFO  : 'fpga -state' command is executed.
13:57:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:57:24 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
13:57:24 INFO  : 'jtag frequency' command is executed.
13:57:24 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:57:24 INFO  : Context for 'APU' is selected.
13:57:25 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:57:25 INFO  : 'configparams force-mem-access 1' command is executed.
13:57:25 INFO  : Context for 'APU' is selected.
13:57:25 INFO  : 'stop' command is executed.
13:57:26 INFO  : 'ps7_init' command is executed.
13:57:26 INFO  : 'ps7_post_config' command is executed.
13:57:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:57:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:57:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:57:26 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:57:26 INFO  : 'configparams force-mem-access 0' command is executed.
13:57:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

13:57:26 INFO  : Memory regions updated for context APU
13:57:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:57:26 INFO  : 'con' command is executed.
13:57:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

13:57:26 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
13:57:46 INFO  : Disconnected from the channel tcfchan#14.
13:57:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
13:57:47 INFO  : 'fpga -state' command is executed.
13:57:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:57:48 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
13:57:48 INFO  : 'jtag frequency' command is executed.
13:57:48 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:57:48 INFO  : Context for 'APU' is selected.
13:57:50 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:57:50 INFO  : 'configparams force-mem-access 1' command is executed.
13:57:51 INFO  : Context for 'APU' is selected.
13:57:51 INFO  : 'stop' command is executed.
13:57:51 INFO  : 'ps7_init' command is executed.
13:57:51 INFO  : 'ps7_post_config' command is executed.
13:57:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:57:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:57:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:57:52 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:57:52 INFO  : 'configparams force-mem-access 0' command is executed.
13:57:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

13:57:52 INFO  : Memory regions updated for context APU
13:57:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:57:52 INFO  : 'con' command is executed.
13:57:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

13:57:52 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
13:58:22 INFO  : Disconnected from the channel tcfchan#15.
13:58:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
13:58:23 INFO  : 'fpga -state' command is executed.
13:58:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:58:23 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
13:58:23 INFO  : 'jtag frequency' command is executed.
13:58:23 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:58:23 INFO  : Context for 'APU' is selected.
13:58:25 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:58:25 INFO  : 'configparams force-mem-access 1' command is executed.
13:58:25 INFO  : Context for 'APU' is selected.
13:58:25 INFO  : 'stop' command is executed.
13:58:25 INFO  : 'ps7_init' command is executed.
13:58:25 INFO  : 'ps7_post_config' command is executed.
13:58:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:58:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:58:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:58:25 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:58:25 INFO  : 'configparams force-mem-access 0' command is executed.
13:58:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

13:58:25 INFO  : Memory regions updated for context APU
13:58:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:58:25 INFO  : 'con' command is executed.
13:58:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

13:58:25 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
13:58:57 INFO  : Disconnected from the channel tcfchan#16.
13:58:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
13:58:58 INFO  : 'fpga -state' command is executed.
13:58:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:58:58 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
13:58:59 INFO  : 'jtag frequency' command is executed.
13:58:59 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:58:59 INFO  : Context for 'APU' is selected.
13:59:01 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:59:01 INFO  : 'configparams force-mem-access 1' command is executed.
13:59:01 INFO  : Context for 'APU' is selected.
13:59:01 INFO  : 'stop' command is executed.
13:59:01 INFO  : 'ps7_init' command is executed.
13:59:01 INFO  : 'ps7_post_config' command is executed.
13:59:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:59:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:59:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:59:02 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:59:02 INFO  : 'configparams force-mem-access 0' command is executed.
13:59:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

13:59:02 INFO  : Memory regions updated for context APU
13:59:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:59:02 INFO  : 'con' command is executed.
13:59:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

13:59:02 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
13:59:19 INFO  : Disconnected from the channel tcfchan#17.
13:59:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
13:59:21 INFO  : 'fpga -state' command is executed.
13:59:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:59:21 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
13:59:21 INFO  : 'jtag frequency' command is executed.
13:59:21 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:59:21 INFO  : Context for 'APU' is selected.
13:59:23 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:59:23 INFO  : 'configparams force-mem-access 1' command is executed.
13:59:24 INFO  : Context for 'APU' is selected.
13:59:24 INFO  : 'stop' command is executed.
13:59:24 INFO  : 'ps7_init' command is executed.
13:59:25 INFO  : 'ps7_post_config' command is executed.
13:59:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:59:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:59:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:59:26 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:59:26 INFO  : 'configparams force-mem-access 0' command is executed.
13:59:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

13:59:26 INFO  : Memory regions updated for context APU
13:59:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:59:26 INFO  : 'con' command is executed.
13:59:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

13:59:26 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
14:00:53 INFO  : Disconnected from the channel tcfchan#18.
14:00:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
14:00:54 INFO  : 'fpga -state' command is executed.
14:00:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:00:55 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
14:00:55 INFO  : 'jtag frequency' command is executed.
14:00:55 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:00:55 INFO  : Context for 'APU' is selected.
14:00:56 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:00:56 INFO  : 'configparams force-mem-access 1' command is executed.
14:00:56 INFO  : Context for 'APU' is selected.
14:00:56 INFO  : 'stop' command is executed.
14:00:56 INFO  : 'ps7_init' command is executed.
14:00:56 INFO  : 'ps7_post_config' command is executed.
14:00:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:00:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:00:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:00:57 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:00:57 INFO  : 'configparams force-mem-access 0' command is executed.
14:00:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

14:00:57 INFO  : Memory regions updated for context APU
14:00:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:00:57 INFO  : 'con' command is executed.
14:00:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

14:00:57 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
14:01:16 INFO  : Disconnected from the channel tcfchan#19.
14:01:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
14:01:18 INFO  : 'fpga -state' command is executed.
14:01:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:01:18 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
14:01:18 INFO  : 'jtag frequency' command is executed.
14:01:18 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:01:19 INFO  : Context for 'APU' is selected.
14:01:20 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:01:20 INFO  : 'configparams force-mem-access 1' command is executed.
14:01:20 INFO  : Context for 'APU' is selected.
14:01:20 INFO  : 'stop' command is executed.
14:01:21 INFO  : 'ps7_init' command is executed.
14:01:21 INFO  : 'ps7_post_config' command is executed.
14:01:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:01:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:01:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:01:21 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:01:21 INFO  : 'configparams force-mem-access 0' command is executed.
14:01:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

14:01:21 INFO  : Memory regions updated for context APU
14:01:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:01:22 INFO  : 'con' command is executed.
14:01:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

14:01:22 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
14:03:42 INFO  : Disconnected from the channel tcfchan#20.
14:03:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
14:03:43 INFO  : 'fpga -state' command is executed.
14:03:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:03:43 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
14:03:43 INFO  : 'jtag frequency' command is executed.
14:03:43 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:03:43 INFO  : Context for 'APU' is selected.
14:03:45 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:03:45 INFO  : 'configparams force-mem-access 1' command is executed.
14:03:45 INFO  : Context for 'APU' is selected.
14:03:45 INFO  : 'stop' command is executed.
14:03:45 INFO  : 'ps7_init' command is executed.
14:03:45 INFO  : 'ps7_post_config' command is executed.
14:03:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:03:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:03:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:03:45 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:03:45 INFO  : 'configparams force-mem-access 0' command is executed.
14:03:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

14:03:45 INFO  : Memory regions updated for context APU
14:03:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:03:45 INFO  : 'con' command is executed.
14:03:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

14:03:45 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
14:04:04 INFO  : Disconnected from the channel tcfchan#21.
14:04:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
14:04:05 INFO  : 'fpga -state' command is executed.
14:04:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:04:05 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
14:04:05 INFO  : 'jtag frequency' command is executed.
14:04:05 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:04:05 INFO  : Context for 'APU' is selected.
14:04:07 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:04:07 INFO  : 'configparams force-mem-access 1' command is executed.
14:04:07 INFO  : Context for 'APU' is selected.
14:04:07 INFO  : 'stop' command is executed.
14:04:07 INFO  : 'ps7_init' command is executed.
14:04:07 INFO  : 'ps7_post_config' command is executed.
14:04:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:04:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:04:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:04:07 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:04:07 INFO  : 'configparams force-mem-access 0' command is executed.
14:04:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

14:04:07 INFO  : Memory regions updated for context APU
14:04:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:04:07 INFO  : 'con' command is executed.
14:04:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

14:04:07 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
14:05:57 INFO  : Disconnected from the channel tcfchan#22.
14:05:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
14:05:58 INFO  : 'fpga -state' command is executed.
14:05:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:05:58 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
14:05:58 INFO  : 'jtag frequency' command is executed.
14:05:58 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:05:58 INFO  : Context for 'APU' is selected.
14:06:00 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:06:00 INFO  : 'configparams force-mem-access 1' command is executed.
14:06:00 INFO  : Context for 'APU' is selected.
14:06:00 INFO  : 'stop' command is executed.
14:06:00 INFO  : 'ps7_init' command is executed.
14:06:00 INFO  : 'ps7_post_config' command is executed.
14:06:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:06:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:06:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:06:00 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:06:00 INFO  : 'configparams force-mem-access 0' command is executed.
14:06:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

14:06:01 INFO  : Memory regions updated for context APU
14:06:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:06:01 INFO  : 'con' command is executed.
14:06:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

14:06:01 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
14:06:32 INFO  : Disconnected from the channel tcfchan#23.
14:06:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
14:06:34 INFO  : 'fpga -state' command is executed.
14:06:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:06:35 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
14:06:35 INFO  : 'jtag frequency' command is executed.
14:06:35 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:06:35 INFO  : Context for 'APU' is selected.
14:06:37 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:06:37 INFO  : 'configparams force-mem-access 1' command is executed.
14:06:38 INFO  : Context for 'APU' is selected.
14:06:38 INFO  : 'stop' command is executed.
14:06:38 INFO  : 'ps7_init' command is executed.
14:06:38 INFO  : 'ps7_post_config' command is executed.
14:06:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:06:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:06:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:06:39 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:06:40 INFO  : 'configparams force-mem-access 0' command is executed.
14:06:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

14:06:40 INFO  : Memory regions updated for context APU
14:06:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:06:40 INFO  : 'con' command is executed.
14:06:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

14:06:40 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
14:10:02 INFO  : Disconnected from the channel tcfchan#24.
14:10:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
14:10:03 INFO  : 'fpga -state' command is executed.
14:10:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:10:04 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
14:10:04 INFO  : 'jtag frequency' command is executed.
14:10:04 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:10:04 INFO  : Context for 'APU' is selected.
14:10:05 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:10:05 INFO  : 'configparams force-mem-access 1' command is executed.
14:10:05 INFO  : Context for 'APU' is selected.
14:10:05 INFO  : 'stop' command is executed.
14:10:05 INFO  : 'ps7_init' command is executed.
14:10:05 INFO  : 'ps7_post_config' command is executed.
14:10:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:10:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:10:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:10:06 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:10:06 INFO  : 'configparams force-mem-access 0' command is executed.
14:10:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

14:10:06 INFO  : Memory regions updated for context APU
14:10:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:10:06 INFO  : 'con' command is executed.
14:10:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

14:10:06 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
14:10:42 INFO  : Disconnected from the channel tcfchan#25.
14:10:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
14:10:44 INFO  : 'fpga -state' command is executed.
14:10:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:10:44 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
14:10:45 INFO  : 'jtag frequency' command is executed.
14:10:45 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:10:45 INFO  : Context for 'APU' is selected.
14:10:47 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:10:47 INFO  : 'configparams force-mem-access 1' command is executed.
14:10:47 INFO  : Context for 'APU' is selected.
14:10:47 INFO  : 'stop' command is executed.
14:10:47 INFO  : 'ps7_init' command is executed.
14:10:47 INFO  : 'ps7_post_config' command is executed.
14:10:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:10:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:10:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:10:47 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:10:47 INFO  : 'configparams force-mem-access 0' command is executed.
14:10:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

14:10:48 INFO  : Memory regions updated for context APU
14:10:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:10:48 INFO  : 'con' command is executed.
14:10:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

14:10:48 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
14:11:11 INFO  : Disconnected from the channel tcfchan#26.
14:11:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
14:11:12 INFO  : 'fpga -state' command is executed.
14:11:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:11:12 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
14:11:12 INFO  : 'jtag frequency' command is executed.
14:11:12 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:11:12 INFO  : Context for 'APU' is selected.
14:11:14 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:11:14 INFO  : 'configparams force-mem-access 1' command is executed.
14:11:14 INFO  : Context for 'APU' is selected.
14:11:14 INFO  : 'stop' command is executed.
14:11:14 INFO  : 'ps7_init' command is executed.
14:11:14 INFO  : 'ps7_post_config' command is executed.
14:11:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:11:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:11:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:11:14 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:11:14 INFO  : 'configparams force-mem-access 0' command is executed.
14:11:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

14:11:14 INFO  : Memory regions updated for context APU
14:11:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:11:14 INFO  : 'con' command is executed.
14:11:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

14:11:14 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
14:12:03 INFO  : Disconnected from the channel tcfchan#27.
14:12:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
14:12:05 INFO  : 'fpga -state' command is executed.
14:12:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:12:05 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
14:12:05 INFO  : 'jtag frequency' command is executed.
14:12:05 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:12:06 INFO  : Context for 'APU' is selected.
14:12:07 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:12:07 INFO  : 'configparams force-mem-access 1' command is executed.
14:12:07 INFO  : Context for 'APU' is selected.
14:12:07 INFO  : 'stop' command is executed.
14:12:08 INFO  : 'ps7_init' command is executed.
14:12:08 INFO  : 'ps7_post_config' command is executed.
14:12:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:12:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:12:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:12:09 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:12:09 INFO  : 'configparams force-mem-access 0' command is executed.
14:12:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

14:12:09 INFO  : Memory regions updated for context APU
14:12:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:12:09 INFO  : 'con' command is executed.
14:12:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

14:12:09 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
14:12:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:12:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
14:12:50 INFO  : FPGA configured successfully with bitstream "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:12:53 INFO  : Disconnected from the channel tcfchan#28.
14:12:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
14:12:55 INFO  : 'fpga -state' command is executed.
14:12:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:12:55 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
14:12:55 INFO  : 'jtag frequency' command is executed.
14:12:55 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:12:56 INFO  : Context for 'APU' is selected.
14:12:57 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:12:57 INFO  : 'configparams force-mem-access 1' command is executed.
14:12:57 INFO  : Context for 'APU' is selected.
14:12:57 INFO  : 'stop' command is executed.
14:12:58 INFO  : 'ps7_init' command is executed.
14:12:58 INFO  : 'ps7_post_config' command is executed.
14:12:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:12:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:12:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:12:59 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:12:59 INFO  : 'configparams force-mem-access 0' command is executed.
14:12:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

14:12:59 INFO  : Memory regions updated for context APU
14:12:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:12:59 INFO  : 'con' command is executed.
14:12:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

14:12:59 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
14:13:48 INFO  : Disconnected from the channel tcfchan#29.
14:13:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
14:13:50 INFO  : 'fpga -state' command is executed.
14:13:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:13:50 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
14:13:50 INFO  : 'jtag frequency' command is executed.
14:13:50 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:13:51 INFO  : Context for 'APU' is selected.
14:13:52 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:13:52 INFO  : 'configparams force-mem-access 1' command is executed.
14:13:53 INFO  : Context for 'APU' is selected.
14:13:53 INFO  : 'stop' command is executed.
14:13:53 INFO  : 'ps7_init' command is executed.
14:13:53 INFO  : 'ps7_post_config' command is executed.
14:13:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:13:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:13:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:13:55 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:13:55 INFO  : 'configparams force-mem-access 0' command is executed.
14:13:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

14:13:55 INFO  : Memory regions updated for context APU
14:13:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:13:55 INFO  : 'con' command is executed.
14:13:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

14:13:55 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
14:14:49 INFO  : Disconnected from the channel tcfchan#30.
14:14:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
14:14:52 INFO  : 'fpga -state' command is executed.
14:14:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:14:52 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
14:14:52 INFO  : 'jtag frequency' command is executed.
14:14:52 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:14:53 INFO  : Context for 'APU' is selected.
14:14:54 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:14:54 INFO  : 'configparams force-mem-access 1' command is executed.
14:14:54 INFO  : Context for 'APU' is selected.
14:14:54 INFO  : 'stop' command is executed.
14:14:55 INFO  : 'ps7_init' command is executed.
14:14:55 INFO  : 'ps7_post_config' command is executed.
14:14:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:14:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:14:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:14:56 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:14:56 INFO  : 'configparams force-mem-access 0' command is executed.
14:14:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

14:14:56 INFO  : Memory regions updated for context APU
14:14:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:14:56 INFO  : 'con' command is executed.
14:14:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

14:14:56 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
14:15:13 INFO  : Disconnected from the channel tcfchan#31.
14:15:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
14:15:14 INFO  : 'fpga -state' command is executed.
14:15:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:15:15 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
14:15:15 INFO  : 'jtag frequency' command is executed.
14:15:15 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:15:15 INFO  : Context for 'APU' is selected.
14:15:16 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:15:16 INFO  : 'configparams force-mem-access 1' command is executed.
14:15:16 INFO  : Context for 'APU' is selected.
14:15:16 INFO  : 'stop' command is executed.
14:15:16 INFO  : 'ps7_init' command is executed.
14:15:16 INFO  : 'ps7_post_config' command is executed.
14:15:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:15:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:15:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:15:17 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:15:17 INFO  : 'configparams force-mem-access 0' command is executed.
14:15:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

14:15:17 INFO  : Memory regions updated for context APU
14:15:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:15:17 INFO  : 'con' command is executed.
14:15:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

14:15:17 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
14:15:36 INFO  : Disconnected from the channel tcfchan#32.
14:15:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
14:15:37 INFO  : 'fpga -state' command is executed.
14:15:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:15:38 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
14:15:38 INFO  : 'jtag frequency' command is executed.
14:15:38 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:15:38 INFO  : Context for 'APU' is selected.
14:15:40 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:15:40 INFO  : 'configparams force-mem-access 1' command is executed.
14:15:40 INFO  : Context for 'APU' is selected.
14:15:40 INFO  : 'stop' command is executed.
14:15:41 INFO  : 'ps7_init' command is executed.
14:15:41 INFO  : 'ps7_post_config' command is executed.
14:15:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:15:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:15:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:15:42 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:15:42 INFO  : 'configparams force-mem-access 0' command is executed.
14:15:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

14:15:42 INFO  : Memory regions updated for context APU
14:15:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:15:42 INFO  : 'con' command is executed.
14:15:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

14:15:42 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
14:16:32 INFO  : Disconnected from the channel tcfchan#33.
14:16:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
14:16:33 INFO  : 'fpga -state' command is executed.
14:16:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:16:33 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
14:16:33 INFO  : 'jtag frequency' command is executed.
14:16:33 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:16:34 INFO  : Context for 'APU' is selected.
14:16:35 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:16:35 INFO  : 'configparams force-mem-access 1' command is executed.
14:16:35 INFO  : Context for 'APU' is selected.
14:16:35 INFO  : 'stop' command is executed.
14:16:35 INFO  : 'ps7_init' command is executed.
14:16:35 INFO  : 'ps7_post_config' command is executed.
14:16:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:16:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:16:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:16:36 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:16:36 INFO  : 'configparams force-mem-access 0' command is executed.
14:16:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

14:16:36 INFO  : Memory regions updated for context APU
14:16:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:16:36 INFO  : 'con' command is executed.
14:16:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

14:16:36 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
14:17:15 INFO  : Disconnected from the channel tcfchan#34.
14:17:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
14:17:17 INFO  : 'fpga -state' command is executed.
14:17:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:17:17 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
14:17:17 INFO  : 'jtag frequency' command is executed.
14:17:17 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:17:17 INFO  : Context for 'APU' is selected.
14:17:18 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:17:18 INFO  : 'configparams force-mem-access 1' command is executed.
14:17:18 INFO  : Context for 'APU' is selected.
14:17:18 INFO  : 'stop' command is executed.
14:17:19 INFO  : 'ps7_init' command is executed.
14:17:19 INFO  : 'ps7_post_config' command is executed.
14:17:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:17:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:17:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:17:19 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:17:19 INFO  : 'configparams force-mem-access 0' command is executed.
14:17:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

14:17:19 INFO  : Memory regions updated for context APU
14:17:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:17:19 INFO  : 'con' command is executed.
14:17:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

14:17:19 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
14:17:25 INFO  : Disconnected from the channel tcfchan#35.
14:17:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
14:17:41 INFO  : 'fpga -state' command is executed.
14:17:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:17:41 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
14:17:41 INFO  : 'jtag frequency' command is executed.
14:17:41 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:17:42 INFO  : Context for 'APU' is selected.
14:17:43 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:17:43 INFO  : 'configparams force-mem-access 1' command is executed.
14:17:44 INFO  : Context for 'APU' is selected.
14:17:44 INFO  : 'stop' command is executed.
14:17:44 INFO  : 'ps7_init' command is executed.
14:17:44 INFO  : 'ps7_post_config' command is executed.
14:17:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:17:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:17:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:17:46 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:17:46 INFO  : 'configparams force-mem-access 0' command is executed.
14:17:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

14:17:46 INFO  : Memory regions updated for context APU
14:17:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:17:47 INFO  : 'con' command is executed.
14:17:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

14:17:47 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
14:18:06 INFO  : Disconnected from the channel tcfchan#36.
14:18:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
14:18:07 INFO  : 'fpga -state' command is executed.
14:18:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:18:08 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
14:18:08 INFO  : 'jtag frequency' command is executed.
14:18:08 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:18:08 INFO  : Context for 'APU' is selected.
14:18:09 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:18:09 INFO  : 'configparams force-mem-access 1' command is executed.
14:18:09 INFO  : Context for 'APU' is selected.
14:18:09 INFO  : 'stop' command is executed.
14:18:09 INFO  : 'ps7_init' command is executed.
14:18:09 INFO  : 'ps7_post_config' command is executed.
14:18:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:18:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:18:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:18:10 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:18:10 INFO  : 'configparams force-mem-access 0' command is executed.
14:18:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

14:18:10 INFO  : Memory regions updated for context APU
14:18:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:18:10 INFO  : 'con' command is executed.
14:18:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

14:18:10 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
14:18:35 INFO  : Disconnected from the channel tcfchan#37.
14:18:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
14:18:36 INFO  : 'fpga -state' command is executed.
14:18:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:18:36 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
14:18:36 INFO  : 'jtag frequency' command is executed.
14:18:36 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:18:37 INFO  : Context for 'APU' is selected.
14:18:38 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:18:38 INFO  : 'configparams force-mem-access 1' command is executed.
14:18:39 INFO  : Context for 'APU' is selected.
14:18:39 INFO  : 'stop' command is executed.
14:18:39 INFO  : 'ps7_init' command is executed.
14:18:39 INFO  : 'ps7_post_config' command is executed.
14:18:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:18:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:18:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:18:41 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:18:41 INFO  : 'configparams force-mem-access 0' command is executed.
14:18:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

14:18:41 INFO  : Memory regions updated for context APU
14:18:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:18:41 INFO  : 'con' command is executed.
14:18:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

14:18:41 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
14:19:52 INFO  : Disconnected from the channel tcfchan#38.
14:19:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
14:19:53 INFO  : 'fpga -state' command is executed.
14:19:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:19:53 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
14:19:53 INFO  : 'jtag frequency' command is executed.
14:19:53 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:19:53 INFO  : Context for 'APU' is selected.
14:19:55 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:19:55 INFO  : 'configparams force-mem-access 1' command is executed.
14:19:55 INFO  : Context for 'APU' is selected.
14:19:55 INFO  : 'stop' command is executed.
14:19:55 INFO  : 'ps7_init' command is executed.
14:19:55 INFO  : 'ps7_post_config' command is executed.
14:19:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:19:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:19:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:19:55 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:19:55 INFO  : 'configparams force-mem-access 0' command is executed.
14:19:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

14:19:55 INFO  : Memory regions updated for context APU
14:19:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:19:55 INFO  : 'con' command is executed.
14:19:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

14:19:55 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
14:20:24 INFO  : Disconnected from the channel tcfchan#39.
14:20:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
14:20:25 INFO  : 'fpga -state' command is executed.
14:20:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:20:25 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
14:20:25 INFO  : 'jtag frequency' command is executed.
14:20:25 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:20:25 INFO  : Context for 'APU' is selected.
14:20:27 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:20:27 INFO  : 'configparams force-mem-access 1' command is executed.
14:20:27 INFO  : Context for 'APU' is selected.
14:20:27 INFO  : 'stop' command is executed.
14:20:27 INFO  : 'ps7_init' command is executed.
14:20:27 INFO  : 'ps7_post_config' command is executed.
14:20:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:20:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:20:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:20:28 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:20:28 INFO  : 'configparams force-mem-access 0' command is executed.
14:20:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

14:20:28 INFO  : Memory regions updated for context APU
14:20:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:20:28 INFO  : 'con' command is executed.
14:20:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

14:20:28 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
14:20:49 INFO  : Disconnected from the channel tcfchan#40.
14:20:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
14:20:51 INFO  : 'fpga -state' command is executed.
14:20:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:20:51 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
14:20:51 INFO  : 'jtag frequency' command is executed.
14:20:51 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:20:51 INFO  : Context for 'APU' is selected.
14:20:53 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:20:53 INFO  : 'configparams force-mem-access 1' command is executed.
14:20:54 INFO  : Context for 'APU' is selected.
14:20:54 INFO  : 'stop' command is executed.
14:20:55 INFO  : 'ps7_init' command is executed.
14:20:55 INFO  : 'ps7_post_config' command is executed.
14:20:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:20:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:20:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:20:56 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:20:56 INFO  : 'configparams force-mem-access 0' command is executed.
14:20:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

14:20:56 INFO  : Memory regions updated for context APU
14:20:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:20:57 INFO  : 'con' command is executed.
14:20:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

14:20:57 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
14:21:33 INFO  : Disconnected from the channel tcfchan#41.
14:21:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
14:21:35 INFO  : 'fpga -state' command is executed.
14:21:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:21:35 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
14:21:35 INFO  : 'jtag frequency' command is executed.
14:21:35 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:21:35 INFO  : Context for 'APU' is selected.
14:21:37 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:21:37 INFO  : 'configparams force-mem-access 1' command is executed.
14:21:38 INFO  : Context for 'APU' is selected.
14:21:38 INFO  : 'stop' command is executed.
14:21:38 INFO  : 'ps7_init' command is executed.
14:21:38 INFO  : 'ps7_post_config' command is executed.
14:21:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:21:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:21:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:21:40 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:21:40 INFO  : 'configparams force-mem-access 0' command is executed.
14:21:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

14:21:40 INFO  : Memory regions updated for context APU
14:21:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:21:40 INFO  : 'con' command is executed.
14:21:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

14:21:40 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
14:22:02 INFO  : Disconnected from the channel tcfchan#42.
14:22:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
14:22:04 INFO  : 'fpga -state' command is executed.
14:22:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:22:04 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
14:22:04 INFO  : 'jtag frequency' command is executed.
14:22:04 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:22:04 INFO  : Context for 'APU' is selected.
14:22:05 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:22:05 INFO  : 'configparams force-mem-access 1' command is executed.
14:22:05 INFO  : Context for 'APU' is selected.
14:22:05 INFO  : 'stop' command is executed.
14:22:06 INFO  : 'ps7_init' command is executed.
14:22:06 INFO  : 'ps7_post_config' command is executed.
14:22:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:22:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:22:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:22:06 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:22:06 INFO  : 'configparams force-mem-access 0' command is executed.
14:22:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

14:22:06 INFO  : Memory regions updated for context APU
14:22:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:22:06 INFO  : 'con' command is executed.
14:22:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

14:22:06 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
14:22:42 INFO  : Disconnected from the channel tcfchan#43.
14:22:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
14:22:43 INFO  : 'fpga -state' command is executed.
14:22:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:22:43 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
14:22:43 INFO  : 'jtag frequency' command is executed.
14:22:43 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:22:43 INFO  : Context for 'APU' is selected.
14:22:45 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:22:45 INFO  : 'configparams force-mem-access 1' command is executed.
14:22:45 INFO  : Context for 'APU' is selected.
14:22:45 INFO  : 'stop' command is executed.
14:22:45 INFO  : 'ps7_init' command is executed.
14:22:45 INFO  : 'ps7_post_config' command is executed.
14:22:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:22:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:22:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:22:45 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:22:45 INFO  : 'configparams force-mem-access 0' command is executed.
14:22:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

14:22:45 INFO  : Memory regions updated for context APU
14:22:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:22:45 INFO  : 'con' command is executed.
14:22:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

14:22:45 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
14:23:08 INFO  : Disconnected from the channel tcfchan#44.
14:23:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
14:23:10 INFO  : 'fpga -state' command is executed.
14:23:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:23:10 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
14:23:10 INFO  : 'jtag frequency' command is executed.
14:23:10 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:23:11 INFO  : Context for 'APU' is selected.
14:23:12 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:23:12 INFO  : 'configparams force-mem-access 1' command is executed.
14:23:13 INFO  : Context for 'APU' is selected.
14:23:14 INFO  : 'stop' command is executed.
14:23:14 INFO  : 'ps7_init' command is executed.
14:23:14 INFO  : 'ps7_post_config' command is executed.
14:23:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:23:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:23:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:23:15 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:23:15 INFO  : 'configparams force-mem-access 0' command is executed.
14:23:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

14:23:16 INFO  : Memory regions updated for context APU
14:23:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:23:16 INFO  : 'con' command is executed.
14:23:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

14:23:16 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
14:23:46 INFO  : Disconnected from the channel tcfchan#45.
14:23:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
14:23:48 INFO  : 'fpga -state' command is executed.
14:23:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:23:48 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
14:23:48 INFO  : 'jtag frequency' command is executed.
14:23:48 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:23:48 INFO  : Context for 'APU' is selected.
14:23:50 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:23:50 INFO  : 'configparams force-mem-access 1' command is executed.
14:23:51 INFO  : Context for 'APU' is selected.
14:23:51 INFO  : 'stop' command is executed.
14:23:51 INFO  : 'ps7_init' command is executed.
14:23:51 INFO  : 'ps7_post_config' command is executed.
14:23:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:23:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:23:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:23:53 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:23:53 INFO  : 'configparams force-mem-access 0' command is executed.
14:23:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

14:23:53 INFO  : Memory regions updated for context APU
14:23:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:23:53 INFO  : 'con' command is executed.
14:23:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

14:23:53 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
14:24:55 INFO  : Disconnected from the channel tcfchan#46.
14:26:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
14:26:07 INFO  : 'fpga -state' command is executed.
14:26:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:26:07 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
14:26:07 INFO  : 'jtag frequency' command is executed.
14:26:07 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:26:07 INFO  : Context for 'APU' is selected.
14:26:08 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:26:08 INFO  : 'configparams force-mem-access 1' command is executed.
14:26:08 INFO  : Context for 'APU' is selected.
14:26:08 INFO  : 'stop' command is executed.
14:26:09 INFO  : 'ps7_init' command is executed.
14:26:09 INFO  : 'ps7_post_config' command is executed.
14:26:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:26:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:26:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:26:09 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:26:09 INFO  : 'configparams force-mem-access 0' command is executed.
14:26:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

14:26:09 INFO  : Memory regions updated for context APU
14:26:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:26:09 INFO  : 'con' command is executed.
14:26:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

14:26:09 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
14:26:47 INFO  : Disconnected from the channel tcfchan#47.
14:26:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
14:26:48 INFO  : 'fpga -state' command is executed.
14:26:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:26:48 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
14:26:48 INFO  : 'jtag frequency' command is executed.
14:26:48 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:26:48 INFO  : Context for 'APU' is selected.
14:26:50 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:26:50 INFO  : 'configparams force-mem-access 1' command is executed.
14:26:50 INFO  : Context for 'APU' is selected.
14:26:50 INFO  : 'stop' command is executed.
14:26:50 INFO  : 'ps7_init' command is executed.
14:26:50 INFO  : 'ps7_post_config' command is executed.
14:26:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:26:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:26:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:26:50 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:26:50 INFO  : 'configparams force-mem-access 0' command is executed.
14:26:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

14:26:50 INFO  : Memory regions updated for context APU
14:26:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:26:50 INFO  : 'con' command is executed.
14:26:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

14:26:50 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
14:27:14 INFO  : Disconnected from the channel tcfchan#48.
14:27:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
14:27:16 INFO  : 'fpga -state' command is executed.
14:27:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:27:16 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
14:27:16 INFO  : 'jtag frequency' command is executed.
14:27:16 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:27:17 INFO  : Context for 'APU' is selected.
14:27:18 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:27:18 INFO  : 'configparams force-mem-access 1' command is executed.
14:27:18 INFO  : Context for 'APU' is selected.
14:27:18 INFO  : 'stop' command is executed.
14:27:19 INFO  : 'ps7_init' command is executed.
14:27:19 INFO  : 'ps7_post_config' command is executed.
14:27:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:27:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:27:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:27:20 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:27:20 INFO  : 'configparams force-mem-access 0' command is executed.
14:27:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

14:27:20 INFO  : Memory regions updated for context APU
14:27:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:27:20 INFO  : 'con' command is executed.
14:27:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

14:27:20 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
14:27:59 INFO  : Disconnected from the channel tcfchan#49.
14:28:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
14:28:00 INFO  : 'fpga -state' command is executed.
14:28:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:28:00 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
14:28:00 INFO  : 'jtag frequency' command is executed.
14:28:00 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:28:00 INFO  : Context for 'APU' is selected.
14:28:01 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:28:01 INFO  : 'configparams force-mem-access 1' command is executed.
14:28:01 INFO  : Context for 'APU' is selected.
14:28:01 INFO  : 'stop' command is executed.
14:28:02 INFO  : 'ps7_init' command is executed.
14:28:02 INFO  : 'ps7_post_config' command is executed.
14:28:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:28:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:28:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:28:02 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:28:02 INFO  : 'configparams force-mem-access 0' command is executed.
14:28:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

14:28:02 INFO  : Memory regions updated for context APU
14:28:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:28:02 INFO  : 'con' command is executed.
14:28:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

14:28:02 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
14:29:37 INFO  : Disconnected from the channel tcfchan#50.
14:29:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
14:29:38 INFO  : 'fpga -state' command is executed.
14:29:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:29:38 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
14:29:38 INFO  : 'jtag frequency' command is executed.
14:29:38 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:29:38 INFO  : Context for 'APU' is selected.
14:29:39 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:29:39 INFO  : 'configparams force-mem-access 1' command is executed.
14:29:39 INFO  : Context for 'APU' is selected.
14:29:39 INFO  : 'stop' command is executed.
14:29:40 INFO  : 'ps7_init' command is executed.
14:29:40 INFO  : 'ps7_post_config' command is executed.
14:29:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:29:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:29:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:29:40 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:29:40 INFO  : 'configparams force-mem-access 0' command is executed.
14:29:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

14:29:40 INFO  : Memory regions updated for context APU
14:29:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:29:40 INFO  : 'con' command is executed.
14:29:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

14:29:40 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
14:30:01 INFO  : Disconnected from the channel tcfchan#51.
14:30:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
14:30:02 INFO  : 'fpga -state' command is executed.
14:30:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:30:02 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
14:30:02 INFO  : 'jtag frequency' command is executed.
14:30:02 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:30:03 INFO  : Context for 'APU' is selected.
14:30:05 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:30:05 INFO  : 'configparams force-mem-access 1' command is executed.
14:30:05 INFO  : Context for 'APU' is selected.
14:30:06 INFO  : 'stop' command is executed.
14:30:06 INFO  : 'ps7_init' command is executed.
14:30:06 INFO  : 'ps7_post_config' command is executed.
14:30:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:30:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:30:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:30:07 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:30:07 INFO  : 'configparams force-mem-access 0' command is executed.
14:30:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

14:30:07 INFO  : Memory regions updated for context APU
14:30:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:30:08 INFO  : 'con' command is executed.
14:30:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

14:30:08 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
14:32:07 INFO  : Disconnected from the channel tcfchan#52.
14:32:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
14:32:10 INFO  : 'fpga -state' command is executed.
14:32:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:32:10 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
14:32:10 INFO  : 'jtag frequency' command is executed.
14:32:10 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:32:10 INFO  : Context for 'APU' is selected.
14:32:11 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:32:11 INFO  : 'configparams force-mem-access 1' command is executed.
14:32:11 INFO  : Context for 'APU' is selected.
14:32:11 INFO  : 'stop' command is executed.
14:32:12 INFO  : 'ps7_init' command is executed.
14:32:12 INFO  : 'ps7_post_config' command is executed.
14:32:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:32:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:32:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:32:12 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:32:12 INFO  : 'configparams force-mem-access 0' command is executed.
14:32:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

14:32:12 INFO  : Memory regions updated for context APU
14:32:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:32:12 INFO  : 'con' command is executed.
14:32:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

14:32:12 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
14:32:31 INFO  : Disconnected from the channel tcfchan#53.
23:52:27 INFO  : Registering command handlers for SDK TCF services
23:52:27 INFO  : Launching XSCT server: xsct.bat -interactive C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\temp_xsdb_launch_script.tcl
23:52:29 INFO  : XSCT server has started successfully.
23:52:29 INFO  : Successfully done setting XSCT server connection channel  
23:52:30 INFO  : Successfully done setting SDK workspace  
23:52:30 INFO  : Processing command line option -hwspec C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf.
23:52:30 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
23:52:33 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1559573374728,  Project:1559536338798
23:52:33 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf.
23:52:34 INFO  : Copied contents of C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
23:52:37 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
23:52:37 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core DSP_register of version 1.0 not found in repositories

23:52:37 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss line 196 - No IP instance named DSP_DSP_register_0 present in hardware design

23:52:37 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

23:52:37 ERROR : Failed to call sync_sw_with_hw_change
Reason: ERROR: [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.

23:52:37 ERROR : Error updating BSP project MSS files.
23:52:38 INFO  : Updating hardware inferred compiler options for hello.
23:52:38 INFO  : Clearing existing target manager status.
23:55:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:55:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:55:40 INFO  : FPGA configured successfully with bitstream "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:55:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:55:46 INFO  : 'fpga -state' command is executed.
23:55:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:55:46 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:55:46 INFO  : 'jtag frequency' command is executed.
23:55:46 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:55:46 INFO  : Context for 'APU' is selected.
23:55:46 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:55:46 INFO  : 'configparams force-mem-access 1' command is executed.
23:55:47 INFO  : Context for 'APU' is selected.
23:55:47 INFO  : 'stop' command is executed.
23:55:47 INFO  : 'ps7_init' command is executed.
23:55:47 INFO  : 'ps7_post_config' command is executed.
23:55:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:55:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:55:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:55:48 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:55:48 INFO  : 'configparams force-mem-access 0' command is executed.
23:55:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:55:49 INFO  : Memory regions updated for context APU
23:55:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:55:49 INFO  : 'con' command is executed.
23:55:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:55:49 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:57:03 INFO  : Disconnected from the channel tcfchan#1.
23:57:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:57:04 INFO  : 'fpga -state' command is executed.
23:57:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:57:04 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:57:04 INFO  : 'jtag frequency' command is executed.
23:57:04 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:57:04 INFO  : Context for 'APU' is selected.
23:57:05 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:57:05 INFO  : 'configparams force-mem-access 1' command is executed.
23:57:05 INFO  : Context for 'APU' is selected.
23:57:05 INFO  : 'stop' command is executed.
23:57:06 INFO  : 'ps7_init' command is executed.
23:57:06 INFO  : 'ps7_post_config' command is executed.
23:57:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:57:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:57:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:57:06 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:57:06 INFO  : 'configparams force-mem-access 0' command is executed.
23:57:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:57:06 INFO  : Memory regions updated for context APU
23:57:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:57:06 INFO  : 'con' command is executed.
23:57:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:57:06 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:58:31 INFO  : Disconnected from the channel tcfchan#2.
23:58:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:58:32 INFO  : 'fpga -state' command is executed.
23:58:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:58:32 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:58:32 INFO  : 'jtag frequency' command is executed.
23:58:32 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:58:33 INFO  : Context for 'APU' is selected.
23:58:33 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:58:33 INFO  : 'configparams force-mem-access 1' command is executed.
23:58:33 INFO  : Context for 'APU' is selected.
23:58:33 INFO  : 'stop' command is executed.
23:58:33 INFO  : 'ps7_init' command is executed.
23:58:33 INFO  : 'ps7_post_config' command is executed.
23:58:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:58:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:58:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:58:33 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:58:33 INFO  : 'configparams force-mem-access 0' command is executed.
23:58:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:58:33 INFO  : Memory regions updated for context APU
23:58:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:58:33 INFO  : 'con' command is executed.
23:58:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:58:33 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:59:18 INFO  : Disconnected from the channel tcfchan#3.
23:59:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:59:19 INFO  : 'fpga -state' command is executed.
23:59:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:59:19 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:59:19 INFO  : 'jtag frequency' command is executed.
23:59:19 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:59:19 INFO  : Context for 'APU' is selected.
23:59:19 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:59:19 INFO  : 'configparams force-mem-access 1' command is executed.
23:59:19 INFO  : Context for 'APU' is selected.
23:59:19 INFO  : 'stop' command is executed.
23:59:19 INFO  : 'ps7_init' command is executed.
23:59:19 INFO  : 'ps7_post_config' command is executed.
23:59:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:59:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:59:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:59:20 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:59:20 INFO  : 'configparams force-mem-access 0' command is executed.
23:59:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:59:20 INFO  : Memory regions updated for context APU
23:59:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:59:20 INFO  : 'con' command is executed.
23:59:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:59:20 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:59:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:59:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:59:33 INFO  : FPGA configured successfully with bitstream "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:59:52 INFO  : Disconnected from the channel tcfchan#4.
23:59:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:59:53 INFO  : 'fpga -state' command is executed.
23:59:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:59:53 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:59:53 INFO  : 'jtag frequency' command is executed.
23:59:53 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:59:53 INFO  : Context for 'APU' is selected.
23:59:53 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:59:53 INFO  : 'configparams force-mem-access 1' command is executed.
23:59:53 INFO  : Context for 'APU' is selected.
23:59:53 INFO  : 'stop' command is executed.
23:59:53 INFO  : 'ps7_init' command is executed.
23:59:53 INFO  : 'ps7_post_config' command is executed.
23:59:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:59:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:59:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:59:54 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:59:54 INFO  : 'configparams force-mem-access 0' command is executed.
23:59:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:59:54 INFO  : Memory regions updated for context APU
23:59:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:59:54 INFO  : 'con' command is executed.
23:59:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:59:54 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:14:41 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1559574516890,  Project:1559573374728
00:14:41 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
00:14:45 INFO  : Copied contents of C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
00:14:48 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
00:14:48 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core DSP_register of version 1.0 not found in repositories

00:14:48 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss line 196 - No IP instance named DSP_DSP_register_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

00:14:48 ERROR : Failed to call sync_sw_with_hw_change
Reason: ERROR: [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.

00:14:48 ERROR : Error updating BSP project MSS files.
00:14:49 INFO  : Updating hardware inferred compiler options for hello.
00:14:49 INFO  : Clearing existing target manager status.
00:15:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:15:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:15:22 INFO  : FPGA configured successfully with bitstream "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:15:27 INFO  : Disconnected from the channel tcfchan#5.
00:15:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:15:28 INFO  : 'fpga -state' command is executed.
00:15:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:15:29 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:15:29 INFO  : 'jtag frequency' command is executed.
00:15:29 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:15:29 INFO  : Context for 'APU' is selected.
00:15:29 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:15:29 INFO  : 'configparams force-mem-access 1' command is executed.
00:15:29 INFO  : Context for 'APU' is selected.
00:15:30 INFO  : 'stop' command is executed.
00:15:31 INFO  : 'ps7_init' command is executed.
00:15:31 INFO  : 'ps7_post_config' command is executed.
00:15:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:15:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:15:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:15:35 ERROR : Memory write error at 0x100000. APB AP transaction error, DAP status f0000021
00:15:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
----------------End of Script----------------

00:15:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:15:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:15:46 INFO  : FPGA configured successfully with bitstream "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:15:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:15:48 INFO  : 'fpga -state' command is executed.
00:15:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:15:48 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:15:48 INFO  : 'jtag frequency' command is executed.
00:15:48 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:15:48 INFO  : Context for 'APU' is selected.
00:15:48 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:15:48 INFO  : 'configparams force-mem-access 1' command is executed.
00:15:48 INFO  : Context for 'APU' is selected.
00:15:49 INFO  : 'stop' command is executed.
00:15:49 INFO  : 'ps7_init' command is executed.
00:15:49 INFO  : 'ps7_post_config' command is executed.
00:15:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:15:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:15:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:15:49 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:15:49 INFO  : 'configparams force-mem-access 0' command is executed.
00:15:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:15:49 INFO  : Memory regions updated for context APU
00:15:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:15:50 INFO  : 'con' command is executed.
00:15:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:15:50 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:42:53 INFO  : Disconnected from the channel tcfchan#6.
00:42:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:42:54 INFO  : 'fpga -state' command is executed.
00:42:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:42:54 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:42:54 INFO  : 'jtag frequency' command is executed.
00:42:54 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:42:54 INFO  : Context for 'APU' is selected.
00:42:54 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:42:54 INFO  : 'configparams force-mem-access 1' command is executed.
00:42:54 INFO  : Context for 'APU' is selected.
00:42:54 INFO  : 'stop' command is executed.
00:42:55 INFO  : 'ps7_init' command is executed.
00:42:55 INFO  : 'ps7_post_config' command is executed.
00:42:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:42:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:42:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:42:55 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:42:55 INFO  : 'configparams force-mem-access 0' command is executed.
00:42:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:42:55 INFO  : Memory regions updated for context APU
00:42:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:42:55 INFO  : 'con' command is executed.
00:42:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:42:55 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:43:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:43:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:43:07 INFO  : FPGA configured successfully with bitstream "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:43:10 INFO  : Disconnected from the channel tcfchan#7.
00:43:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:43:12 INFO  : 'fpga -state' command is executed.
00:43:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:43:12 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:43:12 INFO  : 'jtag frequency' command is executed.
00:43:12 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:43:13 INFO  : Context for 'APU' is selected.
00:43:13 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:43:13 INFO  : 'configparams force-mem-access 1' command is executed.
00:43:13 INFO  : Context for 'APU' is selected.
00:43:13 INFO  : 'stop' command is executed.
00:43:14 INFO  : 'ps7_init' command is executed.
00:43:14 INFO  : 'ps7_post_config' command is executed.
00:43:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:43:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:43:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:43:15 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:43:15 INFO  : 'configparams force-mem-access 0' command is executed.
00:43:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:43:15 INFO  : Memory regions updated for context APU
00:43:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:43:15 INFO  : 'con' command is executed.
00:43:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:43:15 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:43:36 INFO  : Disconnected from the channel tcfchan#8.
00:43:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:43:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:43:46 INFO  : FPGA configured successfully with bitstream "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:43:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:43:47 INFO  : 'fpga -state' command is executed.
00:43:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:43:48 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:43:48 INFO  : 'jtag frequency' command is executed.
00:43:48 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:43:48 INFO  : Context for 'APU' is selected.
00:43:48 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:43:48 INFO  : 'configparams force-mem-access 1' command is executed.
00:43:48 INFO  : Context for 'APU' is selected.
00:43:48 INFO  : 'stop' command is executed.
00:43:48 INFO  : 'ps7_init' command is executed.
00:43:48 INFO  : 'ps7_post_config' command is executed.
00:43:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:43:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:43:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:43:49 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:43:49 INFO  : 'configparams force-mem-access 0' command is executed.
00:43:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:43:49 INFO  : Memory regions updated for context APU
00:43:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:43:49 INFO  : 'con' command is executed.
00:43:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:43:49 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:44:06 INFO  : Disconnected from the channel tcfchan#9.
00:44:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:44:07 INFO  : 'fpga -state' command is executed.
00:44:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:44:07 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:44:07 INFO  : 'jtag frequency' command is executed.
00:44:07 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:44:07 INFO  : Context for 'APU' is selected.
00:44:07 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:44:08 INFO  : 'configparams force-mem-access 1' command is executed.
00:44:08 INFO  : Context for 'APU' is selected.
00:44:08 INFO  : 'stop' command is executed.
00:44:08 INFO  : 'ps7_init' command is executed.
00:44:08 INFO  : 'ps7_post_config' command is executed.
00:44:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:44:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:44:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:44:08 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:44:08 INFO  : 'configparams force-mem-access 0' command is executed.
00:44:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:44:08 INFO  : Memory regions updated for context APU
00:44:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:44:08 INFO  : 'con' command is executed.
00:44:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:44:08 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:44:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:44:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:44:24 INFO  : FPGA configured successfully with bitstream "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:44:29 INFO  : Disconnected from the channel tcfchan#10.
00:44:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:44:31 INFO  : 'fpga -state' command is executed.
00:44:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:44:31 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:44:31 INFO  : 'jtag frequency' command is executed.
00:44:31 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:44:32 INFO  : Context for 'APU' is selected.
00:44:32 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:44:32 INFO  : 'configparams force-mem-access 1' command is executed.
00:44:32 INFO  : Context for 'APU' is selected.
00:44:33 INFO  : 'stop' command is executed.
00:44:33 INFO  : 'ps7_init' command is executed.
00:44:33 INFO  : 'ps7_post_config' command is executed.
00:44:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:44:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:44:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:44:34 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:44:34 INFO  : 'configparams force-mem-access 0' command is executed.
00:44:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:44:34 INFO  : Memory regions updated for context APU
00:44:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:44:35 INFO  : 'con' command is executed.
00:44:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:44:35 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:44:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:44:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:44:48 INFO  : FPGA configured successfully with bitstream "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:44:52 INFO  : Disconnected from the channel tcfchan#11.
00:44:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:44:53 INFO  : 'fpga -state' command is executed.
00:44:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:44:54 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:44:54 INFO  : 'jtag frequency' command is executed.
00:44:54 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:44:54 INFO  : Context for 'APU' is selected.
00:44:54 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:44:54 INFO  : 'configparams force-mem-access 1' command is executed.
00:44:54 INFO  : Context for 'APU' is selected.
00:44:55 INFO  : 'stop' command is executed.
00:44:56 INFO  : 'ps7_init' command is executed.
00:44:56 INFO  : 'ps7_post_config' command is executed.
00:44:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:44:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:44:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:45:00 ERROR : Memory write error at 0x100000. APB AP transaction error, DAP status f0000021
00:45:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
----------------End of Script----------------

00:45:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:45:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:45:10 INFO  : FPGA configured successfully with bitstream "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:45:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:45:12 INFO  : 'fpga -state' command is executed.
00:45:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:45:13 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:45:13 INFO  : 'jtag frequency' command is executed.
00:45:13 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:45:13 INFO  : Context for 'APU' is selected.
00:45:13 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:45:13 INFO  : 'configparams force-mem-access 1' command is executed.
00:45:13 INFO  : Context for 'APU' is selected.
00:45:13 INFO  : 'stop' command is executed.
00:45:13 INFO  : 'ps7_init' command is executed.
00:45:13 INFO  : 'ps7_post_config' command is executed.
00:45:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:45:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:45:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:45:14 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:45:14 INFO  : 'configparams force-mem-access 0' command is executed.
00:45:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:45:14 INFO  : Memory regions updated for context APU
00:45:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:45:14 INFO  : 'con' command is executed.
00:45:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:45:14 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:45:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:45:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:45:47 INFO  : FPGA configured successfully with bitstream "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:45:51 INFO  : Disconnected from the channel tcfchan#12.
00:45:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:45:53 INFO  : 'fpga -state' command is executed.
00:45:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:45:53 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:45:53 INFO  : 'jtag frequency' command is executed.
00:45:53 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:45:53 INFO  : Context for 'APU' is selected.
00:45:53 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:45:53 INFO  : 'configparams force-mem-access 1' command is executed.
00:45:53 INFO  : Context for 'APU' is selected.
00:45:54 INFO  : 'stop' command is executed.
00:45:54 INFO  : 'ps7_init' command is executed.
00:45:54 INFO  : 'ps7_post_config' command is executed.
00:45:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:45:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:45:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:45:55 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:45:55 INFO  : 'configparams force-mem-access 0' command is executed.
00:45:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:45:55 INFO  : Memory regions updated for context APU
00:45:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:45:56 INFO  : 'con' command is executed.
00:45:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:45:56 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:46:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:46:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:46:11 INFO  : FPGA configured successfully with bitstream "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:46:14 INFO  : Disconnected from the channel tcfchan#13.
00:46:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:46:15 INFO  : 'fpga -state' command is executed.
00:46:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:46:15 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:46:15 INFO  : 'jtag frequency' command is executed.
00:46:15 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:46:15 INFO  : Context for 'APU' is selected.
00:46:15 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:46:15 INFO  : 'configparams force-mem-access 1' command is executed.
00:46:15 INFO  : Context for 'APU' is selected.
00:46:16 INFO  : 'stop' command is executed.
00:46:16 INFO  : 'ps7_init' command is executed.
00:46:16 INFO  : 'ps7_post_config' command is executed.
00:46:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:46:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:46:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:46:17 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:46:17 INFO  : 'configparams force-mem-access 0' command is executed.
00:46:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:46:17 INFO  : Memory regions updated for context APU
00:46:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:46:18 INFO  : 'con' command is executed.
00:46:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:46:18 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:46:22 INFO  : Disconnected from the channel tcfchan#14.
00:46:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:46:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:46:31 INFO  : FPGA configured successfully with bitstream "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:46:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:46:33 INFO  : 'fpga -state' command is executed.
00:46:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:46:33 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:46:33 INFO  : 'jtag frequency' command is executed.
00:46:33 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:46:33 INFO  : Context for 'APU' is selected.
00:46:33 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:46:33 INFO  : 'configparams force-mem-access 1' command is executed.
00:46:33 INFO  : Context for 'APU' is selected.
00:46:33 INFO  : 'stop' command is executed.
00:46:34 INFO  : 'ps7_init' command is executed.
00:46:34 INFO  : 'ps7_post_config' command is executed.
00:46:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:46:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:46:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:46:34 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:46:34 INFO  : 'configparams force-mem-access 0' command is executed.
00:46:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:46:34 INFO  : Memory regions updated for context APU
00:46:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:46:34 INFO  : 'con' command is executed.
00:46:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:46:34 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:49:20 INFO  : Disconnected from the channel tcfchan#15.
00:49:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:49:22 INFO  : 'fpga -state' command is executed.
00:49:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:49:23 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:49:23 INFO  : 'jtag frequency' command is executed.
00:49:23 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:49:23 INFO  : Context for 'APU' is selected.
00:49:23 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:49:23 INFO  : 'configparams force-mem-access 1' command is executed.
00:49:23 INFO  : Context for 'APU' is selected.
00:49:23 INFO  : 'stop' command is executed.
00:49:23 INFO  : 'ps7_init' command is executed.
00:49:24 INFO  : 'ps7_post_config' command is executed.
00:49:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:49:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:49:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:49:24 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:49:24 INFO  : 'configparams force-mem-access 0' command is executed.
00:49:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:49:24 INFO  : Memory regions updated for context APU
00:49:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:49:24 INFO  : 'con' command is executed.
00:49:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:49:24 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:49:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:49:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:49:29 INFO  : FPGA configured successfully with bitstream "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:49:56 INFO  : Disconnected from the channel tcfchan#16.
00:50:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:50:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:50:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:50:32 INFO  : FPGA configured successfully with bitstream "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:50:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:50:34 INFO  : 'fpga -state' command is executed.
00:50:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:50:34 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:50:34 INFO  : 'jtag frequency' command is executed.
00:50:34 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:50:34 INFO  : Context for 'APU' is selected.
00:50:34 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:50:34 INFO  : 'configparams force-mem-access 1' command is executed.
00:50:34 INFO  : Context for 'APU' is selected.
00:50:34 INFO  : 'stop' command is executed.
00:50:34 INFO  : 'ps7_init' command is executed.
00:50:34 INFO  : 'ps7_post_config' command is executed.
00:50:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:50:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:50:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:50:35 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:50:35 INFO  : 'configparams force-mem-access 0' command is executed.
00:50:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:50:35 INFO  : Memory regions updated for context APU
00:50:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:50:35 INFO  : 'con' command is executed.
00:50:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:50:35 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:50:53 INFO  : Disconnected from the channel tcfchan#17.
00:50:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:50:54 INFO  : 'fpga -state' command is executed.
00:50:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:50:54 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:50:54 INFO  : 'jtag frequency' command is executed.
00:50:54 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:50:54 INFO  : Context for 'APU' is selected.
00:50:54 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:50:54 INFO  : 'configparams force-mem-access 1' command is executed.
00:50:54 INFO  : Context for 'APU' is selected.
00:50:54 INFO  : 'stop' command is executed.
00:50:55 INFO  : 'ps7_init' command is executed.
00:50:55 INFO  : 'ps7_post_config' command is executed.
00:50:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:50:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:50:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:50:55 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:50:55 INFO  : 'configparams force-mem-access 0' command is executed.
00:50:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:50:55 INFO  : Memory regions updated for context APU
00:50:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:50:55 INFO  : 'con' command is executed.
00:50:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:50:55 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:51:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:51:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:51:43 INFO  : FPGA configured successfully with bitstream "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:51:46 INFO  : Disconnected from the channel tcfchan#18.
00:51:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:51:47 INFO  : 'fpga -state' command is executed.
00:51:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:51:47 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:51:47 INFO  : 'jtag frequency' command is executed.
00:51:47 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:51:47 INFO  : Context for 'APU' is selected.
00:51:47 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:51:47 INFO  : 'configparams force-mem-access 1' command is executed.
00:51:47 INFO  : Context for 'APU' is selected.
00:51:47 INFO  : 'stop' command is executed.
00:51:48 INFO  : 'ps7_init' command is executed.
00:51:48 INFO  : 'ps7_post_config' command is executed.
00:51:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:51:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:51:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:51:49 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:51:49 INFO  : 'configparams force-mem-access 0' command is executed.
00:51:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:51:49 INFO  : Memory regions updated for context APU
00:51:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:51:49 INFO  : 'con' command is executed.
00:51:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:51:49 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:52:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:52:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:52:07 INFO  : FPGA configured successfully with bitstream "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:52:10 INFO  : Disconnected from the channel tcfchan#19.
00:52:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:52:11 INFO  : 'fpga -state' command is executed.
00:52:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:52:11 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:52:11 INFO  : 'jtag frequency' command is executed.
00:52:11 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:52:12 INFO  : Context for 'APU' is selected.
00:52:12 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:52:12 INFO  : 'configparams force-mem-access 1' command is executed.
00:52:12 INFO  : Context for 'APU' is selected.
00:52:12 INFO  : 'stop' command is executed.
00:52:13 INFO  : 'ps7_init' command is executed.
00:52:13 INFO  : 'ps7_post_config' command is executed.
00:52:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:52:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:52:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:52:14 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:52:14 INFO  : 'configparams force-mem-access 0' command is executed.
00:52:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:52:14 INFO  : Memory regions updated for context APU
00:52:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:52:14 INFO  : 'con' command is executed.
00:52:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:52:14 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:52:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:52:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:52:40 INFO  : FPGA configured successfully with bitstream "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:52:44 INFO  : Disconnected from the channel tcfchan#20.
00:52:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:52:46 INFO  : 'fpga -state' command is executed.
00:52:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:52:46 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:52:46 INFO  : 'jtag frequency' command is executed.
00:52:46 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:52:46 INFO  : Context for 'APU' is selected.
00:52:47 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:52:47 INFO  : 'configparams force-mem-access 1' command is executed.
00:52:47 INFO  : Context for 'APU' is selected.
00:52:47 INFO  : 'stop' command is executed.
00:52:47 INFO  : 'ps7_init' command is executed.
00:52:48 INFO  : 'ps7_post_config' command is executed.
00:52:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:52:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:52:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:52:48 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:52:49 INFO  : 'configparams force-mem-access 0' command is executed.
00:52:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:52:49 INFO  : Memory regions updated for context APU
00:52:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:52:49 INFO  : 'con' command is executed.
00:52:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:52:49 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:53:16 INFO  : Disconnected from the channel tcfchan#21.
00:53:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:53:17 INFO  : 'fpga -state' command is executed.
00:53:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:53:18 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:53:18 INFO  : 'jtag frequency' command is executed.
00:53:18 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:53:18 INFO  : Context for 'APU' is selected.
00:53:18 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:53:18 INFO  : 'configparams force-mem-access 1' command is executed.
00:53:18 INFO  : Context for 'APU' is selected.
00:53:18 INFO  : 'stop' command is executed.
00:53:18 INFO  : 'ps7_init' command is executed.
00:53:18 INFO  : 'ps7_post_config' command is executed.
00:53:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:53:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:53:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:53:18 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:53:18 INFO  : 'configparams force-mem-access 0' command is executed.
00:53:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:53:18 INFO  : Memory regions updated for context APU
00:53:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:53:18 INFO  : 'con' command is executed.
00:53:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:53:18 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:53:41 INFO  : Disconnected from the channel tcfchan#22.
00:53:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:53:42 INFO  : 'fpga -state' command is executed.
00:53:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:53:42 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:53:42 INFO  : 'jtag frequency' command is executed.
00:53:42 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:53:42 INFO  : Context for 'APU' is selected.
00:53:42 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:53:42 INFO  : 'configparams force-mem-access 1' command is executed.
00:53:42 INFO  : Context for 'APU' is selected.
00:53:42 INFO  : 'stop' command is executed.
00:53:43 INFO  : 'ps7_init' command is executed.
00:53:43 INFO  : 'ps7_post_config' command is executed.
00:53:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:53:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:53:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:53:43 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:53:43 INFO  : 'configparams force-mem-access 0' command is executed.
00:53:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:53:43 INFO  : Memory regions updated for context APU
00:53:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:53:43 INFO  : 'con' command is executed.
00:53:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:53:43 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:54:23 INFO  : Disconnected from the channel tcfchan#23.
00:54:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:54:24 INFO  : 'fpga -state' command is executed.
00:54:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:54:24 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:54:24 INFO  : 'jtag frequency' command is executed.
00:54:24 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:54:25 INFO  : Context for 'APU' is selected.
00:54:25 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:54:25 INFO  : 'configparams force-mem-access 1' command is executed.
00:54:25 INFO  : Context for 'APU' is selected.
00:54:25 INFO  : 'stop' command is executed.
00:54:25 INFO  : 'ps7_init' command is executed.
00:54:25 INFO  : 'ps7_post_config' command is executed.
00:54:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:54:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:54:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:54:26 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:54:26 INFO  : 'configparams force-mem-access 0' command is executed.
00:54:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:54:26 INFO  : Memory regions updated for context APU
00:54:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:54:26 INFO  : 'con' command is executed.
00:54:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:54:26 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:54:57 INFO  : Disconnected from the channel tcfchan#24.
00:55:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:55:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:55:05 INFO  : FPGA configured successfully with bitstream "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:55:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:55:08 INFO  : 'fpga -state' command is executed.
00:55:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:55:08 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:55:08 INFO  : 'jtag frequency' command is executed.
00:55:08 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:55:08 INFO  : Context for 'APU' is selected.
00:55:08 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:55:08 INFO  : 'configparams force-mem-access 1' command is executed.
00:55:08 INFO  : Context for 'APU' is selected.
00:55:08 INFO  : 'stop' command is executed.
00:55:09 INFO  : 'ps7_init' command is executed.
00:55:09 INFO  : 'ps7_post_config' command is executed.
00:55:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:55:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:55:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:55:09 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:55:09 INFO  : 'configparams force-mem-access 0' command is executed.
00:55:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:55:09 INFO  : Memory regions updated for context APU
00:55:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:55:09 INFO  : 'con' command is executed.
00:55:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:55:09 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:55:22 INFO  : Disconnected from the channel tcfchan#25.
00:55:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:55:23 INFO  : 'fpga -state' command is executed.
00:55:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:55:23 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:55:23 INFO  : 'jtag frequency' command is executed.
00:55:23 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:55:23 INFO  : Context for 'APU' is selected.
00:55:23 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:55:23 INFO  : 'configparams force-mem-access 1' command is executed.
00:55:23 INFO  : Context for 'APU' is selected.
00:55:23 INFO  : 'stop' command is executed.
00:55:23 INFO  : 'ps7_init' command is executed.
00:55:23 INFO  : 'ps7_post_config' command is executed.
00:55:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:55:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:55:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:55:24 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:55:24 INFO  : 'configparams force-mem-access 0' command is executed.
00:55:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:55:24 INFO  : Memory regions updated for context APU
00:55:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:55:24 INFO  : 'con' command is executed.
00:55:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:55:24 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:55:30 INFO  : Disconnected from the channel tcfchan#26.
00:55:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:55:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:55:37 INFO  : FPGA configured successfully with bitstream "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:55:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:55:43 INFO  : 'fpga -state' command is executed.
00:55:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:55:43 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:55:43 INFO  : 'jtag frequency' command is executed.
00:55:43 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:55:44 INFO  : Context for 'APU' is selected.
00:55:44 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:55:44 INFO  : 'configparams force-mem-access 1' command is executed.
00:55:44 INFO  : Context for 'APU' is selected.
00:55:44 INFO  : 'stop' command is executed.
00:55:45 INFO  : 'ps7_init' command is executed.
00:55:45 INFO  : 'ps7_post_config' command is executed.
00:55:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:55:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:55:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:55:46 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:55:46 INFO  : 'configparams force-mem-access 0' command is executed.
00:55:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:55:46 INFO  : Memory regions updated for context APU
00:55:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:55:46 INFO  : 'con' command is executed.
00:55:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:55:46 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:57:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:57:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:57:19 INFO  : FPGA configured successfully with bitstream "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:57:24 INFO  : Disconnected from the channel tcfchan#27.
00:57:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:57:27 INFO  : 'fpga -state' command is executed.
00:57:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:57:27 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:57:27 INFO  : 'jtag frequency' command is executed.
00:57:27 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:57:27 INFO  : Context for 'APU' is selected.
00:57:27 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:57:27 INFO  : 'configparams force-mem-access 1' command is executed.
00:57:27 INFO  : Context for 'APU' is selected.
00:57:28 INFO  : 'stop' command is executed.
00:57:28 INFO  : 'ps7_init' command is executed.
00:57:28 INFO  : 'ps7_post_config' command is executed.
00:57:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:57:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:57:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:57:29 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:57:29 INFO  : 'configparams force-mem-access 0' command is executed.
00:57:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:57:29 INFO  : Memory regions updated for context APU
00:57:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:57:29 INFO  : 'con' command is executed.
00:57:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:57:29 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
01:00:31 INFO  : Disconnected from the channel tcfchan#28.
01:00:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:00:32 INFO  : 'fpga -state' command is executed.
01:00:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:00:33 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
01:00:33 INFO  : 'jtag frequency' command is executed.
01:00:33 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:00:33 INFO  : Context for 'APU' is selected.
01:00:33 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:00:33 INFO  : 'configparams force-mem-access 1' command is executed.
01:00:33 INFO  : Context for 'APU' is selected.
01:00:33 INFO  : 'stop' command is executed.
01:00:33 INFO  : 'ps7_init' command is executed.
01:00:33 INFO  : 'ps7_post_config' command is executed.
01:00:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:00:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:00:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:00:33 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:00:33 INFO  : 'configparams force-mem-access 0' command is executed.
01:00:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

01:00:33 INFO  : Memory regions updated for context APU
01:00:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:00:33 INFO  : 'con' command is executed.
01:00:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

01:00:33 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
01:00:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:00:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:01:00 INFO  : FPGA configured successfully with bitstream "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:01:04 INFO  : Disconnected from the channel tcfchan#29.
01:01:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:01:06 INFO  : 'fpga -state' command is executed.
01:01:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:01:06 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
01:01:06 INFO  : 'jtag frequency' command is executed.
01:01:06 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:01:07 INFO  : Context for 'APU' is selected.
01:01:07 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:01:07 INFO  : 'configparams force-mem-access 1' command is executed.
01:01:07 INFO  : Context for 'APU' is selected.
01:01:07 INFO  : 'stop' command is executed.
01:01:08 INFO  : 'ps7_init' command is executed.
01:01:08 INFO  : 'ps7_post_config' command is executed.
01:01:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:01:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:01:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:01:09 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:01:09 INFO  : 'configparams force-mem-access 0' command is executed.
01:01:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

01:01:09 INFO  : Memory regions updated for context APU
01:01:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:01:09 INFO  : 'con' command is executed.
01:01:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

01:01:09 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
01:01:36 INFO  : Disconnected from the channel tcfchan#30.
01:01:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:01:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:01:44 INFO  : FPGA configured successfully with bitstream "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:01:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:01:48 INFO  : 'fpga -state' command is executed.
01:01:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:01:48 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
01:01:48 INFO  : 'jtag frequency' command is executed.
01:01:48 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:01:48 INFO  : Context for 'APU' is selected.
01:01:48 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:01:48 INFO  : 'configparams force-mem-access 1' command is executed.
01:01:48 INFO  : Context for 'APU' is selected.
01:01:48 INFO  : 'stop' command is executed.
01:01:48 INFO  : 'ps7_init' command is executed.
01:01:48 INFO  : 'ps7_post_config' command is executed.
01:01:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:01:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:01:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:01:49 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:01:49 INFO  : 'configparams force-mem-access 0' command is executed.
01:01:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

01:01:49 INFO  : Memory regions updated for context APU
01:01:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:01:50 INFO  : 'con' command is executed.
01:01:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

01:01:50 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
01:06:28 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1559577392339,  Project:1559574516890
01:06:28 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
01:06:32 INFO  : Copied contents of C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
01:06:34 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
01:06:35 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core DSP_register of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss line 196 - No IP instance named DSP_DSP_register_0 present in hardware design

01:06:35 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

01:06:35 ERROR : Failed to call sync_sw_with_hw_change
Reason: ERROR: [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.

01:06:35 ERROR : Error updating BSP project MSS files.
01:06:36 INFO  : Updating hardware inferred compiler options for hello.
01:06:36 INFO  : Clearing existing target manager status.
01:06:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:06:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:06:48 INFO  : FPGA configured successfully with bitstream "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:06:51 INFO  : Disconnected from the channel tcfchan#31.
01:06:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:06:53 INFO  : 'fpga -state' command is executed.
01:06:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:06:53 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
01:06:53 INFO  : 'jtag frequency' command is executed.
01:06:53 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:06:54 INFO  : Context for 'APU' is selected.
01:06:54 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:06:54 INFO  : 'configparams force-mem-access 1' command is executed.
01:06:55 INFO  : Context for 'APU' is selected.
01:06:55 INFO  : 'stop' command is executed.
01:06:56 INFO  : 'ps7_init' command is executed.
01:06:56 INFO  : 'ps7_post_config' command is executed.
01:06:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:06:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:06:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:07:00 ERROR : Memory write error at 0x100000. APB AP transaction error, DAP status f0000021
01:07:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
----------------End of Script----------------

01:07:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:07:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:07:10 INFO  : FPGA configured successfully with bitstream "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:07:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:07:12 INFO  : 'fpga -state' command is executed.
01:07:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:07:12 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
01:07:12 INFO  : 'jtag frequency' command is executed.
01:07:12 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:07:12 INFO  : Context for 'APU' is selected.
01:07:12 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:07:12 INFO  : 'configparams force-mem-access 1' command is executed.
01:07:12 INFO  : Context for 'APU' is selected.
01:07:12 INFO  : 'stop' command is executed.
01:07:12 INFO  : 'ps7_init' command is executed.
01:07:13 INFO  : 'ps7_post_config' command is executed.
01:07:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:07:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:07:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:07:13 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:07:13 INFO  : 'configparams force-mem-access 0' command is executed.
01:07:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

01:07:13 INFO  : Memory regions updated for context APU
01:07:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:07:13 INFO  : 'con' command is executed.
01:07:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

01:07:13 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
01:08:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:08:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:08:17 INFO  : FPGA configured successfully with bitstream "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:08:22 INFO  : Disconnected from the channel tcfchan#32.
01:08:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:08:23 INFO  : 'fpga -state' command is executed.
01:08:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:08:24 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
01:08:24 INFO  : 'jtag frequency' command is executed.
01:08:24 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:08:24 INFO  : Context for 'APU' is selected.
01:08:24 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:08:24 INFO  : 'configparams force-mem-access 1' command is executed.
01:08:24 INFO  : Context for 'APU' is selected.
01:08:25 INFO  : 'stop' command is executed.
01:08:26 INFO  : 'ps7_init' command is executed.
01:08:27 INFO  : 'ps7_post_config' command is executed.
01:08:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:08:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:08:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:08:30 ERROR : Memory write error at 0x100000. AP transaction timeout
01:08:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
----------------End of Script----------------

01:08:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:08:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:08:46 INFO  : FPGA configured successfully with bitstream "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:08:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:08:49 INFO  : 'fpga -state' command is executed.
01:08:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:08:50 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
01:08:50 INFO  : 'jtag frequency' command is executed.
01:08:50 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:08:50 INFO  : Context for 'APU' is selected.
01:08:50 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:08:50 INFO  : 'configparams force-mem-access 1' command is executed.
01:08:50 INFO  : Context for 'APU' is selected.
01:08:50 INFO  : 'stop' command is executed.
01:08:50 INFO  : 'ps7_init' command is executed.
01:08:50 INFO  : 'ps7_post_config' command is executed.
01:08:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:08:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:08:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:08:51 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:08:51 INFO  : 'configparams force-mem-access 0' command is executed.
01:08:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

01:08:51 INFO  : Memory regions updated for context APU
01:08:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:08:52 INFO  : 'con' command is executed.
01:08:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

01:08:52 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
01:19:45 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1559578693639,  Project:1559577392339
01:19:45 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
01:19:47 INFO  : Copied contents of C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
01:19:50 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
01:19:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core DSP_register of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss line 196 - No IP instance named DSP_DSP_register_0 present in hardware design

01:19:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

01:19:50 ERROR : Failed to call sync_sw_with_hw_change
Reason: ERROR: [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.

01:19:50 ERROR : Error updating BSP project MSS files.
01:19:51 INFO  : Updating hardware inferred compiler options for hello.
01:19:51 INFO  : Clearing existing target manager status.
01:19:55 INFO  : Disconnected from the channel tcfchan#33.
01:20:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:20:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:20:08 INFO  : FPGA configured successfully with bitstream "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:20:27 INFO  : Registering command handlers for SDK TCF services
01:20:27 INFO  : Launching XSCT server: xsct.bat -interactive C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\temp_xsdb_launch_script.tcl
01:20:28 INFO  : XSCT server has started successfully.
01:20:28 INFO  : Successfully done setting XSCT server connection channel  
01:20:28 INFO  : Successfully done setting SDK workspace  
01:20:28 INFO  : Processing command line option -hwspec C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf.
01:20:28 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
01:20:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:20:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:20:40 INFO  : FPGA configured successfully with bitstream "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:20:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:20:43 INFO  : 'fpga -state' command is executed.
01:20:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:20:44 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
01:20:44 INFO  : 'jtag frequency' command is executed.
01:20:44 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:20:44 INFO  : Context for 'APU' is selected.
01:20:44 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:20:44 INFO  : 'configparams force-mem-access 1' command is executed.
01:20:44 INFO  : Context for 'APU' is selected.
01:20:45 INFO  : 'stop' command is executed.
01:20:46 INFO  : 'ps7_init' command is executed.
01:20:46 INFO  : 'ps7_post_config' command is executed.
01:20:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:20:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:20:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:20:50 ERROR : Memory write error at 0x100000. AP transaction timeout
01:20:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
----------------End of Script----------------

01:20:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:20:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:21:00 INFO  : FPGA configured successfully with bitstream "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:21:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:21:04 INFO  : 'fpga -state' command is executed.
01:21:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:21:04 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
01:21:04 INFO  : 'jtag frequency' command is executed.
01:21:04 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:21:05 INFO  : Context for 'APU' is selected.
01:21:05 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:21:05 INFO  : 'configparams force-mem-access 1' command is executed.
01:21:05 INFO  : Context for 'APU' is selected.
01:21:05 INFO  : 'stop' command is executed.
01:21:06 INFO  : 'ps7_init' command is executed.
01:21:06 INFO  : 'ps7_post_config' command is executed.
01:21:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:21:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:21:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:21:07 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:21:07 INFO  : 'configparams force-mem-access 0' command is executed.
01:21:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

01:21:07 INFO  : Memory regions updated for context APU
01:21:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:21:07 INFO  : 'con' command is executed.
01:21:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

01:21:07 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
01:25:07 INFO  : Disconnected from the channel tcfchan#1.
01:25:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:25:08 INFO  : 'fpga -state' command is executed.
01:25:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:25:08 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
01:25:08 INFO  : 'jtag frequency' command is executed.
01:25:08 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:25:08 INFO  : Context for 'APU' is selected.
01:25:10 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:25:10 INFO  : 'configparams force-mem-access 1' command is executed.
01:25:10 INFO  : Context for 'APU' is selected.
01:25:10 INFO  : 'stop' command is executed.
01:25:10 INFO  : 'ps7_init' command is executed.
01:25:10 INFO  : 'ps7_post_config' command is executed.
01:25:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:25:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:25:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:25:10 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:25:10 INFO  : 'configparams force-mem-access 0' command is executed.
01:25:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

01:25:10 INFO  : Memory regions updated for context APU
01:25:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:25:10 INFO  : 'con' command is executed.
01:25:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

01:25:10 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
01:25:19 INFO  : Disconnected from the channel tcfchan#2.
01:25:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:25:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:25:28 INFO  : FPGA configured successfully with bitstream "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:25:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:25:31 INFO  : 'fpga -state' command is executed.
01:25:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:25:31 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
01:25:31 INFO  : 'jtag frequency' command is executed.
01:25:31 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:25:32 INFO  : Context for 'APU' is selected.
01:25:32 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:25:32 INFO  : 'configparams force-mem-access 1' command is executed.
01:25:32 INFO  : Context for 'APU' is selected.
01:25:32 INFO  : 'stop' command is executed.
01:25:32 INFO  : 'ps7_init' command is executed.
01:25:32 INFO  : 'ps7_post_config' command is executed.
01:25:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:25:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:25:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:25:32 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:25:32 INFO  : 'configparams force-mem-access 0' command is executed.
01:25:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

01:25:33 INFO  : Memory regions updated for context APU
01:25:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:25:33 INFO  : 'con' command is executed.
01:25:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

01:25:33 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
01:25:57 INFO  : Disconnected from the channel tcfchan#3.
01:25:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:25:58 INFO  : 'fpga -state' command is executed.
01:25:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:25:58 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
01:25:59 INFO  : 'jtag frequency' command is executed.
01:25:59 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:25:59 INFO  : Context for 'APU' is selected.
01:26:00 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:26:00 INFO  : 'configparams force-mem-access 1' command is executed.
01:26:00 INFO  : Context for 'APU' is selected.
01:26:00 INFO  : 'stop' command is executed.
01:26:00 INFO  : 'ps7_init' command is executed.
01:26:00 INFO  : 'ps7_post_config' command is executed.
01:26:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:26:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:26:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:26:01 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:26:01 INFO  : 'configparams force-mem-access 0' command is executed.
01:26:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

01:26:01 INFO  : Memory regions updated for context APU
01:26:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:26:01 INFO  : 'con' command is executed.
01:26:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

01:26:01 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
01:28:42 INFO  : Disconnected from the channel tcfchan#4.
01:28:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:28:43 INFO  : 'fpga -state' command is executed.
01:28:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:28:44 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
01:28:44 INFO  : 'jtag frequency' command is executed.
01:28:44 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:28:44 INFO  : Context for 'APU' is selected.
01:28:45 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:28:45 INFO  : 'configparams force-mem-access 1' command is executed.
01:28:45 INFO  : Context for 'APU' is selected.
01:28:45 INFO  : 'stop' command is executed.
01:28:45 INFO  : 'ps7_init' command is executed.
01:28:45 INFO  : 'ps7_post_config' command is executed.
01:28:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:28:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:28:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:28:46 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:28:46 INFO  : 'configparams force-mem-access 0' command is executed.
01:28:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

01:28:46 INFO  : Memory regions updated for context APU
01:28:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:28:46 INFO  : 'con' command is executed.
01:28:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

01:28:46 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
01:29:35 INFO  : Disconnected from the channel tcfchan#5.
01:29:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:29:47 INFO  : 'fpga -state' command is executed.
01:29:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:29:47 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
01:29:47 INFO  : 'jtag frequency' command is executed.
01:29:47 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:29:47 INFO  : Context for 'APU' is selected.
01:29:48 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:29:48 INFO  : 'configparams force-mem-access 1' command is executed.
01:29:48 INFO  : Context for 'APU' is selected.
01:29:48 INFO  : 'stop' command is executed.
01:29:49 INFO  : 'ps7_init' command is executed.
01:29:49 INFO  : 'ps7_post_config' command is executed.
01:29:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:29:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:29:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:29:49 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:29:49 INFO  : 'configparams force-mem-access 0' command is executed.
01:29:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

01:29:49 INFO  : Memory regions updated for context APU
01:29:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:29:49 INFO  : 'con' command is executed.
01:29:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

01:29:49 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
01:30:24 INFO  : Disconnected from the channel tcfchan#6.
01:30:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:30:25 INFO  : 'fpga -state' command is executed.
01:30:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:30:25 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
01:30:25 INFO  : 'jtag frequency' command is executed.
01:30:25 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:30:25 INFO  : Context for 'APU' is selected.
01:30:26 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:30:26 INFO  : 'configparams force-mem-access 1' command is executed.
01:30:26 INFO  : Context for 'APU' is selected.
01:30:26 INFO  : 'stop' command is executed.
01:30:27 INFO  : 'ps7_init' command is executed.
01:30:27 INFO  : 'ps7_post_config' command is executed.
01:30:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:30:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:30:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:30:27 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:30:27 INFO  : 'configparams force-mem-access 0' command is executed.
01:30:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

01:30:27 INFO  : Memory regions updated for context APU
01:30:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:30:27 INFO  : 'con' command is executed.
01:30:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

01:30:27 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
01:30:47 INFO  : Disconnected from the channel tcfchan#7.
01:30:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:30:48 INFO  : 'fpga -state' command is executed.
01:30:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:30:48 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
01:30:48 INFO  : 'jtag frequency' command is executed.
01:30:48 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:30:48 INFO  : Context for 'APU' is selected.
01:30:50 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:30:50 INFO  : 'configparams force-mem-access 1' command is executed.
01:30:50 INFO  : Context for 'APU' is selected.
01:30:50 INFO  : 'stop' command is executed.
01:30:50 INFO  : 'ps7_init' command is executed.
01:30:50 INFO  : 'ps7_post_config' command is executed.
01:30:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:30:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:30:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:30:50 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:30:50 INFO  : 'configparams force-mem-access 0' command is executed.
01:30:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

01:30:50 INFO  : Memory regions updated for context APU
01:30:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:30:50 INFO  : 'con' command is executed.
01:30:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

01:30:50 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
01:32:10 INFO  : Disconnected from the channel tcfchan#8.
01:32:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:32:11 INFO  : 'fpga -state' command is executed.
01:32:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:32:11 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
01:32:11 INFO  : 'jtag frequency' command is executed.
01:32:11 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:32:11 INFO  : Context for 'APU' is selected.
01:32:12 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:32:12 INFO  : 'configparams force-mem-access 1' command is executed.
01:32:13 INFO  : Context for 'APU' is selected.
01:32:13 INFO  : 'stop' command is executed.
01:32:13 INFO  : 'ps7_init' command is executed.
01:32:13 INFO  : 'ps7_post_config' command is executed.
01:32:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:32:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:32:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:32:13 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:32:13 INFO  : 'configparams force-mem-access 0' command is executed.
01:32:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

01:32:13 INFO  : Memory regions updated for context APU
01:32:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:32:13 INFO  : 'con' command is executed.
01:32:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

01:32:13 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
01:33:29 INFO  : Disconnected from the channel tcfchan#9.
01:33:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:33:30 INFO  : 'fpga -state' command is executed.
01:33:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:33:30 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
01:33:30 INFO  : 'jtag frequency' command is executed.
01:33:30 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:33:30 INFO  : Context for 'APU' is selected.
01:33:32 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:33:32 INFO  : 'configparams force-mem-access 1' command is executed.
01:33:32 INFO  : Context for 'APU' is selected.
01:33:32 INFO  : 'stop' command is executed.
01:33:32 INFO  : 'ps7_init' command is executed.
01:33:32 INFO  : 'ps7_post_config' command is executed.
01:33:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:33:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:33:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:33:32 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:33:33 INFO  : 'configparams force-mem-access 0' command is executed.
01:33:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

01:33:33 INFO  : Memory regions updated for context APU
01:33:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:33:33 INFO  : 'con' command is executed.
01:33:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

01:33:33 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
01:33:47 INFO  : Disconnected from the channel tcfchan#10.
01:33:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:33:48 INFO  : 'fpga -state' command is executed.
01:33:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:33:49 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
01:33:49 INFO  : 'jtag frequency' command is executed.
01:33:49 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:33:49 INFO  : Context for 'APU' is selected.
01:33:50 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:33:50 INFO  : 'configparams force-mem-access 1' command is executed.
01:33:50 INFO  : Context for 'APU' is selected.
01:33:50 INFO  : 'stop' command is executed.
01:33:50 INFO  : 'ps7_init' command is executed.
01:33:50 INFO  : 'ps7_post_config' command is executed.
01:33:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:33:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:33:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:33:51 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:33:51 INFO  : 'configparams force-mem-access 0' command is executed.
01:33:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

01:33:51 INFO  : Memory regions updated for context APU
01:33:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:33:51 INFO  : 'con' command is executed.
01:33:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

01:33:51 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
01:34:22 INFO  : Disconnected from the channel tcfchan#11.
01:34:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:34:23 INFO  : 'fpga -state' command is executed.
01:34:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:34:24 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
01:34:24 INFO  : 'jtag frequency' command is executed.
01:34:24 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:34:24 INFO  : Context for 'APU' is selected.
01:34:25 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:34:25 INFO  : 'configparams force-mem-access 1' command is executed.
01:34:25 INFO  : Context for 'APU' is selected.
01:34:25 INFO  : 'stop' command is executed.
01:34:25 INFO  : 'ps7_init' command is executed.
01:34:25 INFO  : 'ps7_post_config' command is executed.
01:34:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:34:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:34:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:34:26 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:34:26 INFO  : 'configparams force-mem-access 0' command is executed.
01:34:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

01:34:26 INFO  : Memory regions updated for context APU
01:34:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:34:26 INFO  : 'con' command is executed.
01:34:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

01:34:26 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
01:35:04 INFO  : Disconnected from the channel tcfchan#12.
01:35:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:35:05 INFO  : 'fpga -state' command is executed.
01:35:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:35:05 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
01:35:05 INFO  : 'jtag frequency' command is executed.
01:35:05 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:35:05 INFO  : Context for 'APU' is selected.
01:35:07 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:35:07 INFO  : 'configparams force-mem-access 1' command is executed.
01:35:07 INFO  : Context for 'APU' is selected.
01:35:07 INFO  : 'stop' command is executed.
01:35:07 INFO  : 'ps7_init' command is executed.
01:35:07 INFO  : 'ps7_post_config' command is executed.
01:35:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:35:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:35:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:35:07 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:35:07 INFO  : 'configparams force-mem-access 0' command is executed.
01:35:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

01:35:07 INFO  : Memory regions updated for context APU
01:35:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:35:07 INFO  : 'con' command is executed.
01:35:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

01:35:07 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
01:35:31 INFO  : Disconnected from the channel tcfchan#13.
01:35:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:35:32 INFO  : 'fpga -state' command is executed.
01:35:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:35:32 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
01:35:32 INFO  : 'jtag frequency' command is executed.
01:35:32 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:35:32 INFO  : Context for 'APU' is selected.
01:35:34 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:35:34 INFO  : 'configparams force-mem-access 1' command is executed.
01:35:34 INFO  : Context for 'APU' is selected.
01:35:34 INFO  : 'stop' command is executed.
01:35:34 INFO  : 'ps7_init' command is executed.
01:35:34 INFO  : 'ps7_post_config' command is executed.
01:35:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:35:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:35:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:35:34 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:35:34 INFO  : 'configparams force-mem-access 0' command is executed.
01:35:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

01:35:35 INFO  : Memory regions updated for context APU
01:35:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:35:35 INFO  : 'con' command is executed.
01:35:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

01:35:35 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
01:36:28 INFO  : Disconnected from the channel tcfchan#14.
01:36:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:36:29 INFO  : 'fpga -state' command is executed.
01:36:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:36:29 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
01:36:29 INFO  : 'jtag frequency' command is executed.
01:36:29 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:36:29 INFO  : Context for 'APU' is selected.
01:36:31 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:36:31 INFO  : 'configparams force-mem-access 1' command is executed.
01:36:31 INFO  : Context for 'APU' is selected.
01:36:31 INFO  : 'stop' command is executed.
01:36:31 INFO  : 'ps7_init' command is executed.
01:36:31 INFO  : 'ps7_post_config' command is executed.
01:36:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:36:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:36:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:36:31 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:36:31 INFO  : 'configparams force-mem-access 0' command is executed.
01:36:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

01:36:31 INFO  : Memory regions updated for context APU
01:36:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:36:32 INFO  : 'con' command is executed.
01:36:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

01:36:32 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
01:37:00 INFO  : Disconnected from the channel tcfchan#15.
01:37:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:37:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:37:09 INFO  : FPGA configured successfully with bitstream "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:37:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:37:15 INFO  : 'fpga -state' command is executed.
01:37:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:37:15 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
01:37:15 INFO  : 'jtag frequency' command is executed.
01:37:15 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:37:15 INFO  : Context for 'APU' is selected.
01:37:16 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:37:16 INFO  : 'configparams force-mem-access 1' command is executed.
01:37:16 INFO  : Context for 'APU' is selected.
01:37:16 INFO  : 'stop' command is executed.
01:37:17 INFO  : 'ps7_init' command is executed.
01:37:17 INFO  : 'ps7_post_config' command is executed.
01:37:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:37:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:37:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:37:17 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:37:17 INFO  : 'configparams force-mem-access 0' command is executed.
01:37:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

01:37:17 INFO  : Memory regions updated for context APU
01:37:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:37:18 INFO  : 'con' command is executed.
01:37:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

01:37:18 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
01:38:11 INFO  : Disconnected from the channel tcfchan#16.
01:38:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:38:12 INFO  : 'fpga -state' command is executed.
01:38:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:38:13 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
01:38:13 INFO  : 'jtag frequency' command is executed.
01:38:13 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:38:13 INFO  : Context for 'APU' is selected.
01:38:14 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:38:14 INFO  : 'configparams force-mem-access 1' command is executed.
01:38:14 INFO  : Context for 'APU' is selected.
01:38:14 INFO  : 'stop' command is executed.
01:38:15 INFO  : 'ps7_init' command is executed.
01:38:15 INFO  : 'ps7_post_config' command is executed.
01:38:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:38:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:38:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:38:15 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:38:15 INFO  : 'configparams force-mem-access 0' command is executed.
01:38:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

01:38:15 INFO  : Memory regions updated for context APU
01:38:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:38:15 INFO  : 'con' command is executed.
01:38:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

01:38:15 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
01:38:26 INFO  : Disconnected from the channel tcfchan#17.
01:38:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:38:27 INFO  : 'fpga -state' command is executed.
01:38:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:38:27 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
01:38:27 INFO  : 'jtag frequency' command is executed.
01:38:27 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:38:27 INFO  : Context for 'APU' is selected.
01:38:29 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:38:29 INFO  : 'configparams force-mem-access 1' command is executed.
01:38:29 INFO  : Context for 'APU' is selected.
01:38:29 INFO  : 'stop' command is executed.
01:38:29 INFO  : 'ps7_init' command is executed.
01:38:29 INFO  : 'ps7_post_config' command is executed.
01:38:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:38:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:38:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:38:29 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:38:29 INFO  : 'configparams force-mem-access 0' command is executed.
01:38:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

01:38:29 INFO  : Memory regions updated for context APU
01:38:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:38:29 INFO  : 'con' command is executed.
01:38:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

01:38:29 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
01:38:54 INFO  : Disconnected from the channel tcfchan#18.
01:38:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:38:55 INFO  : 'fpga -state' command is executed.
01:38:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:38:55 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
01:38:55 INFO  : 'jtag frequency' command is executed.
01:38:55 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:38:55 INFO  : Context for 'APU' is selected.
01:38:57 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:38:57 INFO  : 'configparams force-mem-access 1' command is executed.
01:38:57 INFO  : Context for 'APU' is selected.
01:38:57 INFO  : 'stop' command is executed.
01:38:57 INFO  : 'ps7_init' command is executed.
01:38:57 INFO  : 'ps7_post_config' command is executed.
01:38:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:38:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:38:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:38:58 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:38:58 INFO  : 'configparams force-mem-access 0' command is executed.
01:38:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

01:38:58 INFO  : Memory regions updated for context APU
01:38:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:38:58 INFO  : 'con' command is executed.
01:38:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

01:38:58 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
01:40:22 INFO  : Disconnected from the channel tcfchan#19.
01:40:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:40:23 INFO  : 'fpga -state' command is executed.
01:40:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:40:24 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
01:40:24 INFO  : 'jtag frequency' command is executed.
01:40:24 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:40:24 INFO  : Context for 'APU' is selected.
01:40:25 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:40:25 INFO  : 'configparams force-mem-access 1' command is executed.
01:40:25 INFO  : Context for 'APU' is selected.
01:40:25 INFO  : 'stop' command is executed.
01:40:26 INFO  : 'ps7_init' command is executed.
01:40:26 INFO  : 'ps7_post_config' command is executed.
01:40:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:40:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:40:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:40:26 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:40:26 INFO  : 'configparams force-mem-access 0' command is executed.
01:40:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

01:40:26 INFO  : Memory regions updated for context APU
01:40:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:40:26 INFO  : 'con' command is executed.
01:40:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

01:40:26 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
01:40:32 INFO  : Disconnected from the channel tcfchan#20.
01:40:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:40:33 INFO  : 'fpga -state' command is executed.
01:40:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:40:33 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
01:40:33 INFO  : 'jtag frequency' command is executed.
01:40:33 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:40:33 INFO  : Context for 'APU' is selected.
01:40:35 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:40:35 INFO  : 'configparams force-mem-access 1' command is executed.
01:40:35 INFO  : Context for 'APU' is selected.
01:40:35 INFO  : 'stop' command is executed.
01:40:35 INFO  : 'ps7_init' command is executed.
01:40:35 INFO  : 'ps7_post_config' command is executed.
01:40:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:40:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:40:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:40:35 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:40:35 INFO  : 'configparams force-mem-access 0' command is executed.
01:40:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

01:40:35 INFO  : Memory regions updated for context APU
01:40:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:40:35 INFO  : 'con' command is executed.
01:40:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

01:40:35 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
01:40:41 INFO  : Disconnected from the channel tcfchan#21.
01:40:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:40:42 INFO  : 'fpga -state' command is executed.
01:40:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:40:42 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
01:40:42 INFO  : 'jtag frequency' command is executed.
01:40:42 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:40:42 INFO  : Context for 'APU' is selected.
01:40:44 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:40:44 INFO  : 'configparams force-mem-access 1' command is executed.
01:40:44 INFO  : Context for 'APU' is selected.
01:40:44 INFO  : 'stop' command is executed.
01:40:44 INFO  : 'ps7_init' command is executed.
01:40:44 INFO  : 'ps7_post_config' command is executed.
01:40:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:40:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:40:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:40:44 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:40:44 INFO  : 'configparams force-mem-access 0' command is executed.
01:40:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

01:40:44 INFO  : Memory regions updated for context APU
01:40:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:40:44 INFO  : 'con' command is executed.
01:40:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

01:40:44 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
01:40:54 INFO  : Disconnected from the channel tcfchan#22.
01:40:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:40:55 INFO  : 'fpga -state' command is executed.
01:40:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:40:55 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
01:40:56 INFO  : 'jtag frequency' command is executed.
01:40:56 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:40:56 INFO  : Context for 'APU' is selected.
01:40:57 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:40:57 INFO  : 'configparams force-mem-access 1' command is executed.
01:40:57 INFO  : Context for 'APU' is selected.
01:40:57 INFO  : 'stop' command is executed.
01:40:57 INFO  : 'ps7_init' command is executed.
01:40:57 INFO  : 'ps7_post_config' command is executed.
01:40:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:40:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:40:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:40:58 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:40:58 INFO  : 'configparams force-mem-access 0' command is executed.
01:40:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

01:40:58 INFO  : Memory regions updated for context APU
01:40:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:40:58 INFO  : 'con' command is executed.
01:40:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

01:40:58 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
01:43:13 INFO  : Disconnected from the channel tcfchan#23.
01:43:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:43:14 INFO  : 'fpga -state' command is executed.
01:43:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:43:15 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
01:43:15 INFO  : 'jtag frequency' command is executed.
01:43:15 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:43:15 INFO  : Context for 'APU' is selected.
01:43:16 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:43:16 INFO  : 'configparams force-mem-access 1' command is executed.
01:43:16 INFO  : Context for 'APU' is selected.
01:43:16 INFO  : 'stop' command is executed.
01:43:16 INFO  : 'ps7_init' command is executed.
01:43:16 INFO  : 'ps7_post_config' command is executed.
01:43:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:43:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:43:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:43:17 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:43:17 INFO  : 'configparams force-mem-access 0' command is executed.
01:43:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

01:43:17 INFO  : Memory regions updated for context APU
01:43:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:43:17 INFO  : 'con' command is executed.
01:43:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

01:43:17 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
01:43:25 INFO  : Disconnected from the channel tcfchan#24.
01:43:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:43:26 INFO  : 'fpga -state' command is executed.
01:43:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:43:26 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
01:43:26 INFO  : 'jtag frequency' command is executed.
01:43:26 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:43:26 INFO  : Context for 'APU' is selected.
01:43:28 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:43:28 INFO  : 'configparams force-mem-access 1' command is executed.
01:43:28 INFO  : Context for 'APU' is selected.
01:43:28 INFO  : 'stop' command is executed.
01:43:28 INFO  : 'ps7_init' command is executed.
01:43:28 INFO  : 'ps7_post_config' command is executed.
01:43:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:43:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:43:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:43:28 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:43:28 INFO  : 'configparams force-mem-access 0' command is executed.
01:43:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

01:43:29 INFO  : Memory regions updated for context APU
01:43:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:43:29 INFO  : 'con' command is executed.
01:43:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

01:43:29 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
01:44:48 INFO  : Disconnected from the channel tcfchan#25.
01:44:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:44:49 INFO  : 'fpga -state' command is executed.
01:44:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:44:49 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
01:44:49 INFO  : 'jtag frequency' command is executed.
01:44:49 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:44:49 INFO  : Context for 'APU' is selected.
01:44:51 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:44:51 INFO  : 'configparams force-mem-access 1' command is executed.
01:44:51 INFO  : Context for 'APU' is selected.
01:44:51 ERROR : Execution context is running
01:44:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
----------------End of Script----------------

01:44:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:44:57 INFO  : 'fpga -state' command is executed.
01:44:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:44:57 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
01:44:57 INFO  : 'jtag frequency' command is executed.
01:44:57 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:44:57 INFO  : Context for 'APU' is selected.
01:44:57 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:44:57 INFO  : 'configparams force-mem-access 1' command is executed.
01:44:57 INFO  : Context for 'APU' is selected.
01:44:57 INFO  : 'stop' command is executed.
01:44:57 ERROR : AP transaction error, DAP status f0000021
01:44:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
----------------End of Script----------------

01:45:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:45:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:45:06 INFO  : FPGA configured successfully with bitstream "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:45:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:45:08 INFO  : 'fpga -state' command is executed.
01:45:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:45:08 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
01:45:08 INFO  : 'jtag frequency' command is executed.
01:45:08 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:45:08 INFO  : Context for 'APU' is selected.
01:45:08 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:45:08 INFO  : 'configparams force-mem-access 1' command is executed.
01:45:08 INFO  : Context for 'APU' is selected.
01:45:08 INFO  : 'stop' command is executed.
01:45:09 INFO  : 'ps7_init' command is executed.
01:45:09 INFO  : 'ps7_post_config' command is executed.
01:45:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:45:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:45:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:45:09 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:45:09 INFO  : 'configparams force-mem-access 0' command is executed.
01:45:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

01:45:09 INFO  : Memory regions updated for context APU
01:45:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:45:09 INFO  : 'con' command is executed.
01:45:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

01:45:09 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
01:46:29 INFO  : Disconnected from the channel tcfchan#26.
01:46:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:46:30 INFO  : 'fpga -state' command is executed.
01:46:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:46:31 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
01:46:31 INFO  : 'jtag frequency' command is executed.
01:46:31 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:46:31 INFO  : Context for 'APU' is selected.
01:46:32 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:46:32 INFO  : 'configparams force-mem-access 1' command is executed.
01:46:32 INFO  : Context for 'APU' is selected.
01:46:32 ERROR : Execution context is running
01:46:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
----------------End of Script----------------

01:46:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:46:43 INFO  : 'fpga -state' command is executed.
01:46:46 INFO  : Memory regions updated for context APU
01:46:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:46:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:46:50 INFO  : FPGA configured successfully with bitstream "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:46:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:46:53 INFO  : 'fpga -state' command is executed.
01:46:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:46:54 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
01:46:54 INFO  : 'jtag frequency' command is executed.
01:46:54 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:46:54 INFO  : Context for 'APU' is selected.
01:46:54 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:46:54 INFO  : 'configparams force-mem-access 1' command is executed.
01:46:54 INFO  : Context for 'APU' is selected.
01:46:54 INFO  : 'stop' command is executed.
01:46:54 INFO  : 'ps7_init' command is executed.
01:46:54 INFO  : 'ps7_post_config' command is executed.
01:46:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:46:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:46:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:46:55 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:46:55 INFO  : 'configparams force-mem-access 0' command is executed.
01:46:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

01:46:55 INFO  : Memory regions updated for context APU
01:46:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:46:55 INFO  : 'con' command is executed.
01:46:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

01:46:55 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
01:47:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:47:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:47:13 INFO  : FPGA configured successfully with bitstream "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:47:15 INFO  : Disconnected from the channel tcfchan#27.
01:47:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:47:17 INFO  : 'fpga -state' command is executed.
01:47:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:47:17 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
01:47:17 INFO  : 'jtag frequency' command is executed.
01:47:17 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:47:17 INFO  : Context for 'APU' is selected.
01:47:19 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:47:19 INFO  : 'configparams force-mem-access 1' command is executed.
01:47:19 INFO  : Context for 'APU' is selected.
01:47:19 INFO  : 'stop' command is executed.
01:47:20 INFO  : 'ps7_init' command is executed.
01:47:20 INFO  : 'ps7_post_config' command is executed.
01:47:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:47:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:47:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:47:21 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:47:21 INFO  : 'configparams force-mem-access 0' command is executed.
01:47:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

01:47:21 INFO  : Memory regions updated for context APU
01:47:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:47:21 INFO  : 'con' command is executed.
01:47:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

01:47:21 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
01:47:53 INFO  : Disconnected from the channel tcfchan#28.
01:47:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:47:54 INFO  : 'fpga -state' command is executed.
01:47:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:47:54 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
01:47:54 INFO  : 'jtag frequency' command is executed.
01:47:54 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:47:54 INFO  : Context for 'APU' is selected.
01:47:56 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:47:56 INFO  : 'configparams force-mem-access 1' command is executed.
01:47:56 INFO  : Context for 'APU' is selected.
01:47:56 INFO  : 'stop' command is executed.
01:47:56 INFO  : 'ps7_init' command is executed.
01:47:56 INFO  : 'ps7_post_config' command is executed.
01:47:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:47:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:47:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:47:56 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:47:56 INFO  : 'configparams force-mem-access 0' command is executed.
01:47:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

01:47:56 INFO  : Memory regions updated for context APU
01:47:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:47:56 INFO  : 'con' command is executed.
01:47:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

01:47:56 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
01:48:02 INFO  : Disconnected from the channel tcfchan#29.
01:48:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:48:07 INFO  : 'fpga -state' command is executed.
01:48:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:48:08 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
01:48:08 INFO  : 'jtag frequency' command is executed.
01:48:08 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:48:08 INFO  : Context for 'APU' is selected.
01:48:10 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:48:10 INFO  : 'configparams force-mem-access 1' command is executed.
01:48:10 INFO  : Context for 'APU' is selected.
01:48:10 INFO  : 'stop' command is executed.
01:48:10 INFO  : 'ps7_init' command is executed.
01:48:11 INFO  : 'ps7_post_config' command is executed.
01:48:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:48:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:48:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:48:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:48:11 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:48:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:48:11 INFO  : 'configparams force-mem-access 0' command is executed.
01:48:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

01:48:11 INFO  : Memory regions updated for context APU
01:48:14 INFO  : FPGA configured successfully with bitstream "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:48:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:48:14 INFO  : 'con' command is executed.
01:48:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

01:48:14 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
01:48:28 INFO  : Disconnected from the channel tcfchan#30.
01:48:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:48:29 INFO  : 'fpga -state' command is executed.
01:48:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:48:29 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
01:48:29 INFO  : 'jtag frequency' command is executed.
01:48:29 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:48:29 INFO  : Context for 'APU' is selected.
01:48:30 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:48:30 INFO  : 'configparams force-mem-access 1' command is executed.
01:48:30 INFO  : Context for 'APU' is selected.
01:48:30 INFO  : 'stop' command is executed.
01:48:31 INFO  : 'ps7_init' command is executed.
01:48:31 INFO  : 'ps7_post_config' command is executed.
01:48:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:48:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:48:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:48:31 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:48:31 INFO  : 'configparams force-mem-access 0' command is executed.
01:48:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

01:48:31 INFO  : Memory regions updated for context APU
01:48:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:48:31 INFO  : 'con' command is executed.
01:48:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

01:48:31 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
01:48:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:48:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:48:46 INFO  : FPGA configured successfully with bitstream "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:48:49 INFO  : Disconnected from the channel tcfchan#31.
01:48:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:48:50 INFO  : 'fpga -state' command is executed.
01:48:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:48:51 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
01:48:51 INFO  : 'jtag frequency' command is executed.
01:48:51 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:48:51 INFO  : Context for 'APU' is selected.
01:48:53 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:48:53 INFO  : 'configparams force-mem-access 1' command is executed.
01:48:54 INFO  : Context for 'APU' is selected.
01:48:54 INFO  : 'stop' command is executed.
01:48:54 INFO  : 'ps7_init' command is executed.
01:48:54 INFO  : 'ps7_post_config' command is executed.
01:48:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:48:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:48:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:48:56 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:48:56 INFO  : 'configparams force-mem-access 0' command is executed.
01:48:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

01:48:56 INFO  : Memory regions updated for context APU
01:48:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:48:56 INFO  : 'con' command is executed.
01:48:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

01:48:56 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
01:49:58 INFO  : Disconnected from the channel tcfchan#32.
01:49:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:49:59 INFO  : 'fpga -state' command is executed.
01:49:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:49:59 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
01:49:59 INFO  : 'jtag frequency' command is executed.
01:49:59 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:49:59 INFO  : Context for 'APU' is selected.
01:50:01 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:50:01 INFO  : 'configparams force-mem-access 1' command is executed.
01:50:01 INFO  : Context for 'APU' is selected.
01:50:01 INFO  : 'stop' command is executed.
01:50:01 INFO  : 'ps7_init' command is executed.
01:50:01 INFO  : 'ps7_post_config' command is executed.
01:50:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:50:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:50:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:50:01 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:50:01 INFO  : 'configparams force-mem-access 0' command is executed.
01:50:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

01:50:01 INFO  : Memory regions updated for context APU
01:50:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:50:01 INFO  : 'con' command is executed.
01:50:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

01:50:01 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
01:50:09 INFO  : Disconnected from the channel tcfchan#33.
01:50:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:50:10 INFO  : 'fpga -state' command is executed.
01:50:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:50:11 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
01:50:11 INFO  : 'jtag frequency' command is executed.
01:50:11 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:50:11 INFO  : Context for 'APU' is selected.
01:50:12 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:50:12 INFO  : 'configparams force-mem-access 1' command is executed.
01:50:12 INFO  : Context for 'APU' is selected.
01:50:12 INFO  : 'stop' command is executed.
01:50:13 INFO  : 'ps7_init' command is executed.
01:50:13 INFO  : 'ps7_post_config' command is executed.
01:50:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:50:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:50:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:50:13 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:50:13 INFO  : 'configparams force-mem-access 0' command is executed.
01:50:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

01:50:13 INFO  : Memory regions updated for context APU
01:50:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:50:13 INFO  : 'con' command is executed.
01:50:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

01:50:13 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
01:50:42 INFO  : Disconnected from the channel tcfchan#34.
01:50:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:50:43 INFO  : 'fpga -state' command is executed.
01:50:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:50:43 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
01:50:43 INFO  : 'jtag frequency' command is executed.
01:50:43 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:50:43 INFO  : Context for 'APU' is selected.
01:50:45 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:50:45 INFO  : 'configparams force-mem-access 1' command is executed.
01:50:45 INFO  : Context for 'APU' is selected.
01:50:45 INFO  : 'stop' command is executed.
01:50:45 INFO  : 'ps7_init' command is executed.
01:50:45 INFO  : 'ps7_post_config' command is executed.
01:50:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:50:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:50:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:50:46 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:50:46 INFO  : 'configparams force-mem-access 0' command is executed.
01:50:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

01:50:46 INFO  : Memory regions updated for context APU
01:50:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:50:46 INFO  : 'con' command is executed.
01:50:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

01:50:46 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
01:50:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:50:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:51:01 INFO  : FPGA configured successfully with bitstream "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:51:04 INFO  : Disconnected from the channel tcfchan#35.
01:51:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:51:05 INFO  : 'fpga -state' command is executed.
01:51:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:51:05 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
01:51:05 INFO  : 'jtag frequency' command is executed.
01:51:05 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:51:05 INFO  : Context for 'APU' is selected.
01:51:07 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:51:07 INFO  : 'configparams force-mem-access 1' command is executed.
01:51:08 INFO  : Context for 'APU' is selected.
01:51:08 INFO  : 'stop' command is executed.
01:51:08 INFO  : 'ps7_init' command is executed.
01:51:08 INFO  : 'ps7_post_config' command is executed.
01:51:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:51:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:51:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:51:10 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:51:10 INFO  : 'configparams force-mem-access 0' command is executed.
01:51:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

01:51:10 INFO  : Memory regions updated for context APU
01:51:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:51:10 INFO  : 'con' command is executed.
01:51:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

01:51:10 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
01:51:58 INFO  : Disconnected from the channel tcfchan#36.
01:51:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:51:59 INFO  : 'fpga -state' command is executed.
01:51:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:52:00 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
01:52:00 INFO  : 'jtag frequency' command is executed.
01:52:00 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:52:00 INFO  : Context for 'APU' is selected.
01:52:01 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:52:01 INFO  : 'configparams force-mem-access 1' command is executed.
01:52:01 INFO  : Context for 'APU' is selected.
01:52:01 INFO  : 'stop' command is executed.
01:52:01 INFO  : 'ps7_init' command is executed.
01:52:01 INFO  : 'ps7_post_config' command is executed.
01:52:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:52:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:52:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:52:02 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:52:02 INFO  : 'configparams force-mem-access 0' command is executed.
01:52:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

01:52:02 INFO  : Memory regions updated for context APU
01:52:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:52:02 INFO  : 'con' command is executed.
01:52:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

01:52:02 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
01:52:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:52:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:52:14 INFO  : FPGA configured successfully with bitstream "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:52:17 INFO  : Disconnected from the channel tcfchan#37.
01:52:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:52:18 INFO  : 'fpga -state' command is executed.
01:52:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:52:18 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
01:52:18 INFO  : 'jtag frequency' command is executed.
01:52:18 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:52:18 INFO  : Context for 'APU' is selected.
01:52:20 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:52:20 INFO  : 'configparams force-mem-access 1' command is executed.
01:52:21 INFO  : Context for 'APU' is selected.
01:52:21 INFO  : 'stop' command is executed.
01:52:21 INFO  : 'ps7_init' command is executed.
01:52:21 INFO  : 'ps7_post_config' command is executed.
01:52:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:52:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:52:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:52:23 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:52:23 INFO  : 'configparams force-mem-access 0' command is executed.
01:52:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

01:52:23 INFO  : Memory regions updated for context APU
01:52:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:52:23 INFO  : 'con' command is executed.
01:52:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

01:52:23 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
01:54:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:54:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:54:54 INFO  : FPGA configured successfully with bitstream "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:55:18 INFO  : Disconnected from the channel tcfchan#38.
01:55:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:55:19 INFO  : 'fpga -state' command is executed.
01:55:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:55:20 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
01:55:20 INFO  : 'jtag frequency' command is executed.
01:55:20 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:55:20 INFO  : Context for 'APU' is selected.
01:55:21 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:55:21 INFO  : 'configparams force-mem-access 1' command is executed.
01:55:21 INFO  : Context for 'APU' is selected.
01:55:21 INFO  : 'stop' command is executed.
01:55:21 INFO  : 'ps7_init' command is executed.
01:55:21 INFO  : 'ps7_post_config' command is executed.
01:55:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:55:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:55:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:55:22 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:55:22 INFO  : 'configparams force-mem-access 0' command is executed.
01:55:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

01:55:22 INFO  : Memory regions updated for context APU
01:55:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:55:22 INFO  : 'con' command is executed.
01:55:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

01:55:22 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
01:55:30 INFO  : Disconnected from the channel tcfchan#39.
01:55:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:55:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:55:36 INFO  : FPGA configured successfully with bitstream "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:55:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:55:38 INFO  : 'fpga -state' command is executed.
01:55:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:55:38 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
01:55:38 INFO  : 'jtag frequency' command is executed.
01:55:38 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:55:38 INFO  : Context for 'APU' is selected.
01:55:38 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:55:38 INFO  : 'configparams force-mem-access 1' command is executed.
01:55:38 INFO  : Context for 'APU' is selected.
01:55:38 INFO  : 'stop' command is executed.
01:55:38 INFO  : 'ps7_init' command is executed.
01:55:38 INFO  : 'ps7_post_config' command is executed.
01:55:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:55:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:55:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:55:39 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:55:39 INFO  : 'configparams force-mem-access 0' command is executed.
01:55:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

01:55:39 INFO  : Memory regions updated for context APU
01:55:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:55:39 INFO  : 'con' command is executed.
01:55:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

01:55:39 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
01:56:20 INFO  : Disconnected from the channel tcfchan#40.
01:56:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:56:21 INFO  : 'fpga -state' command is executed.
01:56:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:56:22 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
01:56:22 INFO  : 'jtag frequency' command is executed.
01:56:22 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:56:22 INFO  : Context for 'APU' is selected.
01:56:23 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:56:23 INFO  : 'configparams force-mem-access 1' command is executed.
01:56:23 INFO  : Context for 'APU' is selected.
01:56:23 INFO  : 'stop' command is executed.
01:56:23 INFO  : 'ps7_init' command is executed.
01:56:23 INFO  : 'ps7_post_config' command is executed.
01:56:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:56:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:56:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:56:24 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:56:24 INFO  : 'configparams force-mem-access 0' command is executed.
01:56:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

01:56:24 INFO  : Memory regions updated for context APU
01:56:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:56:24 INFO  : 'con' command is executed.
01:56:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

01:56:24 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
01:57:02 INFO  : Disconnected from the channel tcfchan#41.
01:57:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:57:03 INFO  : 'fpga -state' command is executed.
01:57:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:57:04 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
01:57:04 INFO  : 'jtag frequency' command is executed.
01:57:04 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:57:04 INFO  : Context for 'APU' is selected.
01:57:05 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:57:05 INFO  : 'configparams force-mem-access 1' command is executed.
01:57:05 INFO  : Context for 'APU' is selected.
01:57:05 INFO  : 'stop' command is executed.
01:57:05 INFO  : 'ps7_init' command is executed.
01:57:05 INFO  : 'ps7_post_config' command is executed.
01:57:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:57:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:57:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:57:06 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:57:06 INFO  : 'configparams force-mem-access 0' command is executed.
01:57:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

01:57:06 INFO  : Memory regions updated for context APU
01:57:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:57:06 INFO  : 'con' command is executed.
01:57:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

01:57:06 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
01:57:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:57:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:57:20 INFO  : FPGA configured successfully with bitstream "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:57:24 INFO  : Disconnected from the channel tcfchan#42.
01:57:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:57:26 INFO  : 'fpga -state' command is executed.
01:57:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:57:27 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
01:57:27 INFO  : 'jtag frequency' command is executed.
01:57:27 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:57:27 INFO  : Context for 'APU' is selected.
01:57:29 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:57:29 INFO  : 'configparams force-mem-access 1' command is executed.
01:57:30 INFO  : Context for 'APU' is selected.
01:57:30 INFO  : 'stop' command is executed.
01:57:30 INFO  : 'ps7_init' command is executed.
01:57:30 INFO  : 'ps7_post_config' command is executed.
01:57:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:57:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:57:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:57:32 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:57:32 INFO  : 'configparams force-mem-access 0' command is executed.
01:57:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

01:57:32 INFO  : Memory regions updated for context APU
01:57:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:57:32 INFO  : 'con' command is executed.
01:57:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

01:57:32 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
01:59:01 INFO  : Disconnected from the channel tcfchan#43.
01:59:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:59:02 INFO  : 'fpga -state' command is executed.
01:59:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:59:03 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
01:59:03 INFO  : 'jtag frequency' command is executed.
01:59:03 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:59:03 INFO  : Context for 'APU' is selected.
01:59:04 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:59:04 INFO  : 'configparams force-mem-access 1' command is executed.
01:59:04 INFO  : Context for 'APU' is selected.
01:59:04 INFO  : 'stop' command is executed.
01:59:04 INFO  : 'ps7_init' command is executed.
01:59:04 INFO  : 'ps7_post_config' command is executed.
01:59:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:59:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:59:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:59:05 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:59:05 INFO  : 'configparams force-mem-access 0' command is executed.
01:59:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

01:59:05 INFO  : Memory regions updated for context APU
01:59:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:59:05 INFO  : 'con' command is executed.
01:59:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

01:59:05 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
01:59:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:59:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:59:22 INFO  : FPGA configured successfully with bitstream "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:59:25 INFO  : Disconnected from the channel tcfchan#44.
01:59:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:59:27 INFO  : 'fpga -state' command is executed.
01:59:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:59:27 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
01:59:27 INFO  : 'jtag frequency' command is executed.
01:59:27 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:59:27 INFO  : Context for 'APU' is selected.
01:59:29 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:59:29 INFO  : 'configparams force-mem-access 1' command is executed.
01:59:30 INFO  : Context for 'APU' is selected.
01:59:30 INFO  : 'stop' command is executed.
01:59:30 INFO  : 'ps7_init' command is executed.
01:59:30 INFO  : 'ps7_post_config' command is executed.
01:59:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:59:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:59:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:59:32 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:59:32 INFO  : 'configparams force-mem-access 0' command is executed.
01:59:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

01:59:32 INFO  : Memory regions updated for context APU
01:59:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:59:32 INFO  : 'con' command is executed.
01:59:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

01:59:32 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
02:08:02 INFO  : Disconnected from the channel tcfchan#45.
02:08:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
02:08:03 INFO  : 'fpga -state' command is executed.
02:08:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:08:03 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
02:08:03 INFO  : 'jtag frequency' command is executed.
02:08:03 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:08:03 INFO  : Context for 'APU' is selected.
02:08:05 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:08:05 INFO  : 'configparams force-mem-access 1' command is executed.
02:08:05 INFO  : Context for 'APU' is selected.
02:08:05 INFO  : 'stop' command is executed.
02:08:05 INFO  : 'ps7_init' command is executed.
02:08:05 INFO  : 'ps7_post_config' command is executed.
02:08:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:08:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:08:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:08:06 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:08:06 INFO  : 'configparams force-mem-access 0' command is executed.
02:08:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

02:08:06 INFO  : Memory regions updated for context APU
02:08:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:08:06 INFO  : 'con' command is executed.
02:08:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

02:08:06 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
02:08:22 INFO  : Disconnected from the channel tcfchan#46.
02:08:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
02:08:23 INFO  : 'fpga -state' command is executed.
02:08:27 INFO  : Memory regions updated for context APU
02:08:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:08:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
02:08:33 INFO  : FPGA configured successfully with bitstream "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
02:08:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
02:08:38 INFO  : 'fpga -state' command is executed.
02:08:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:08:39 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
02:08:39 INFO  : 'jtag frequency' command is executed.
02:08:39 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:08:39 INFO  : Context for 'APU' is selected.
02:08:39 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:08:39 INFO  : 'configparams force-mem-access 1' command is executed.
02:08:39 INFO  : Context for 'APU' is selected.
02:08:40 INFO  : 'stop' command is executed.
02:08:40 INFO  : 'ps7_init' command is executed.
02:08:40 INFO  : 'ps7_post_config' command is executed.
02:08:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:08:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:08:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:08:41 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:08:41 INFO  : 'configparams force-mem-access 0' command is executed.
02:08:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

02:08:41 INFO  : Memory regions updated for context APU
02:08:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:08:42 INFO  : 'con' command is executed.
02:08:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

02:08:42 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
02:11:01 INFO  : Disconnected from the channel tcfchan#47.
02:11:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
02:11:02 INFO  : 'fpga -state' command is executed.
02:11:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:11:02 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
02:11:02 INFO  : 'jtag frequency' command is executed.
02:11:02 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:11:02 INFO  : Context for 'APU' is selected.
02:11:04 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:11:04 INFO  : 'configparams force-mem-access 1' command is executed.
02:11:04 INFO  : Context for 'APU' is selected.
02:11:04 INFO  : 'stop' command is executed.
02:11:04 INFO  : 'ps7_init' command is executed.
02:11:04 INFO  : 'ps7_post_config' command is executed.
02:11:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:11:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:11:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:11:05 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:11:05 INFO  : 'configparams force-mem-access 0' command is executed.
02:11:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

02:11:05 INFO  : Memory regions updated for context APU
02:11:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:11:05 INFO  : 'con' command is executed.
02:11:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

02:11:05 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
02:11:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:11:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
02:11:17 INFO  : FPGA configured successfully with bitstream "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
02:11:19 INFO  : Disconnected from the channel tcfchan#48.
02:11:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
02:11:21 INFO  : 'fpga -state' command is executed.
02:11:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:11:21 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
02:11:22 INFO  : 'jtag frequency' command is executed.
02:11:22 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:11:22 INFO  : Context for 'APU' is selected.
02:11:24 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:11:24 INFO  : 'configparams force-mem-access 1' command is executed.
02:11:25 INFO  : Context for 'APU' is selected.
02:11:25 INFO  : 'stop' command is executed.
02:11:25 INFO  : 'ps7_init' command is executed.
02:11:25 INFO  : 'ps7_post_config' command is executed.
02:11:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:11:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:11:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:11:27 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:11:27 INFO  : 'configparams force-mem-access 0' command is executed.
02:11:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

02:11:27 INFO  : Memory regions updated for context APU
02:11:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:11:27 INFO  : 'con' command is executed.
02:11:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

02:11:27 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
02:20:32 INFO  : Disconnected from the channel tcfchan#49.
02:20:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
02:20:33 INFO  : 'fpga -state' command is executed.
02:20:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:20:33 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
02:20:33 INFO  : 'jtag frequency' command is executed.
02:20:33 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:20:33 INFO  : Context for 'APU' is selected.
02:20:35 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:20:35 INFO  : 'configparams force-mem-access 1' command is executed.
02:20:35 INFO  : Context for 'APU' is selected.
02:20:35 INFO  : 'stop' command is executed.
02:20:35 INFO  : 'ps7_init' command is executed.
02:20:35 INFO  : 'ps7_post_config' command is executed.
02:20:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:20:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:20:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:20:35 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:20:35 INFO  : 'configparams force-mem-access 0' command is executed.
02:20:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

02:20:35 INFO  : Memory regions updated for context APU
02:20:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:20:35 INFO  : 'con' command is executed.
02:20:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

02:20:35 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
02:22:22 INFO  : Disconnected from the channel tcfchan#50.
02:22:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
02:22:23 INFO  : 'fpga -state' command is executed.
02:22:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:22:24 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
02:22:24 INFO  : 'jtag frequency' command is executed.
02:22:24 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:22:24 INFO  : Context for 'APU' is selected.
02:22:25 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:22:25 INFO  : 'configparams force-mem-access 1' command is executed.
02:22:25 INFO  : Context for 'APU' is selected.
02:22:25 INFO  : 'stop' command is executed.
02:22:26 INFO  : 'ps7_init' command is executed.
02:22:26 INFO  : 'ps7_post_config' command is executed.
02:22:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:22:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:22:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:22:26 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:22:26 INFO  : 'configparams force-mem-access 0' command is executed.
02:22:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

02:22:26 INFO  : Memory regions updated for context APU
02:22:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:22:26 INFO  : 'con' command is executed.
02:22:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

02:22:26 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
02:23:09 INFO  : Disconnected from the channel tcfchan#51.
02:23:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
02:23:10 INFO  : 'fpga -state' command is executed.
02:23:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:23:11 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
02:23:11 INFO  : 'jtag frequency' command is executed.
02:23:11 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:23:11 INFO  : Context for 'APU' is selected.
02:23:12 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:23:12 INFO  : 'configparams force-mem-access 1' command is executed.
02:23:12 INFO  : Context for 'APU' is selected.
02:23:12 INFO  : 'stop' command is executed.
02:23:13 INFO  : 'ps7_init' command is executed.
02:23:13 INFO  : 'ps7_post_config' command is executed.
02:23:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:23:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:23:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:23:13 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:23:13 INFO  : 'configparams force-mem-access 0' command is executed.
02:23:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

02:23:13 INFO  : Memory regions updated for context APU
02:23:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:23:13 INFO  : 'con' command is executed.
02:23:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

02:23:13 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
02:26:47 INFO  : Disconnected from the channel tcfchan#52.
02:26:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
02:26:48 INFO  : 'fpga -state' command is executed.
02:26:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:26:49 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
02:26:49 INFO  : 'jtag frequency' command is executed.
02:26:49 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:26:49 INFO  : Context for 'APU' is selected.
02:26:50 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:26:50 INFO  : 'configparams force-mem-access 1' command is executed.
02:26:50 INFO  : Context for 'APU' is selected.
02:26:50 INFO  : 'stop' command is executed.
02:26:51 INFO  : 'ps7_init' command is executed.
02:26:51 INFO  : 'ps7_post_config' command is executed.
02:26:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:26:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:26:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:26:51 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:26:51 INFO  : 'configparams force-mem-access 0' command is executed.
02:26:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

02:26:51 INFO  : Memory regions updated for context APU
02:26:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:26:51 INFO  : 'con' command is executed.
02:26:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

02:26:51 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
02:27:07 INFO  : Disconnected from the channel tcfchan#53.
02:27:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
02:27:08 INFO  : 'fpga -state' command is executed.
02:27:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:27:08 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
02:27:08 INFO  : 'jtag frequency' command is executed.
02:27:08 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:27:08 INFO  : Context for 'APU' is selected.
02:27:10 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:27:10 INFO  : 'configparams force-mem-access 1' command is executed.
02:27:10 INFO  : Context for 'APU' is selected.
02:27:10 INFO  : 'stop' command is executed.
02:27:10 INFO  : 'ps7_init' command is executed.
02:27:10 INFO  : 'ps7_post_config' command is executed.
02:27:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:27:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:27:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:27:11 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:27:11 INFO  : 'configparams force-mem-access 0' command is executed.
02:27:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

02:27:11 INFO  : Memory regions updated for context APU
02:27:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:27:11 INFO  : 'con' command is executed.
02:27:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

02:27:11 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
02:29:29 INFO  : Disconnected from the channel tcfchan#54.
02:29:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
02:29:30 INFO  : 'fpga -state' command is executed.
02:29:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:29:30 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
02:29:30 INFO  : 'jtag frequency' command is executed.
02:29:30 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:29:30 INFO  : Context for 'APU' is selected.
02:29:32 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:29:32 INFO  : 'configparams force-mem-access 1' command is executed.
02:29:32 INFO  : Context for 'APU' is selected.
02:29:32 INFO  : 'stop' command is executed.
02:29:32 INFO  : 'ps7_init' command is executed.
02:29:32 INFO  : 'ps7_post_config' command is executed.
02:29:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:29:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:29:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:29:32 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:29:32 INFO  : 'configparams force-mem-access 0' command is executed.
02:29:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

02:29:32 INFO  : Memory regions updated for context APU
02:29:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:29:32 INFO  : 'con' command is executed.
02:29:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

02:29:32 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
02:30:07 INFO  : Disconnected from the channel tcfchan#55.
02:30:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
02:30:08 INFO  : 'fpga -state' command is executed.
02:30:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:30:08 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
02:30:08 INFO  : 'jtag frequency' command is executed.
02:30:08 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:30:08 INFO  : Context for 'APU' is selected.
02:30:10 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:30:10 INFO  : 'configparams force-mem-access 1' command is executed.
02:30:10 INFO  : Context for 'APU' is selected.
02:30:10 INFO  : 'stop' command is executed.
02:30:10 INFO  : 'ps7_init' command is executed.
02:30:10 INFO  : 'ps7_post_config' command is executed.
02:30:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:30:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:30:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:30:10 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:30:10 INFO  : 'configparams force-mem-access 0' command is executed.
02:30:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

02:30:10 INFO  : Memory regions updated for context APU
02:30:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:30:10 INFO  : 'con' command is executed.
02:30:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

02:30:10 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
02:30:49 INFO  : Disconnected from the channel tcfchan#56.
02:30:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
02:30:50 INFO  : 'fpga -state' command is executed.
02:30:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:30:51 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
02:30:51 INFO  : 'jtag frequency' command is executed.
02:30:51 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:30:51 INFO  : Context for 'APU' is selected.
02:30:52 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:30:52 INFO  : 'configparams force-mem-access 1' command is executed.
02:30:52 INFO  : Context for 'APU' is selected.
02:30:52 INFO  : 'stop' command is executed.
02:30:53 INFO  : 'ps7_init' command is executed.
02:30:53 INFO  : 'ps7_post_config' command is executed.
02:30:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:30:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:30:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:30:53 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:30:53 INFO  : 'configparams force-mem-access 0' command is executed.
02:30:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

02:30:53 INFO  : Memory regions updated for context APU
02:30:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:30:53 INFO  : 'con' command is executed.
02:30:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

02:30:53 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
02:30:58 INFO  : Disconnected from the channel tcfchan#57.
02:30:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
02:30:59 INFO  : 'fpga -state' command is executed.
02:30:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:30:59 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
02:30:59 INFO  : 'jtag frequency' command is executed.
02:30:59 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:30:59 INFO  : Context for 'APU' is selected.
02:31:01 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:31:01 INFO  : 'configparams force-mem-access 1' command is executed.
02:31:01 INFO  : Context for 'APU' is selected.
02:31:01 INFO  : 'stop' command is executed.
02:31:01 INFO  : 'ps7_init' command is executed.
02:31:01 INFO  : 'ps7_post_config' command is executed.
02:31:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:31:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:31:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:31:02 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:31:02 INFO  : 'configparams force-mem-access 0' command is executed.
02:31:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

02:31:02 INFO  : Memory regions updated for context APU
02:31:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:31:02 INFO  : 'con' command is executed.
02:31:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

02:31:02 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
02:33:09 INFO  : Disconnected from the channel tcfchan#58.
02:33:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
02:33:11 INFO  : 'fpga -state' command is executed.
02:33:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:33:11 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
02:33:11 INFO  : 'jtag frequency' command is executed.
02:33:11 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:33:11 INFO  : Context for 'APU' is selected.
02:33:12 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:33:12 INFO  : 'configparams force-mem-access 1' command is executed.
02:33:12 INFO  : Context for 'APU' is selected.
02:33:12 INFO  : 'stop' command is executed.
02:33:13 INFO  : 'ps7_init' command is executed.
02:33:13 INFO  : 'ps7_post_config' command is executed.
02:33:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:33:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:33:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:33:13 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:33:13 INFO  : 'configparams force-mem-access 0' command is executed.
02:33:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

02:33:13 INFO  : Memory regions updated for context APU
02:33:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:33:13 INFO  : 'con' command is executed.
02:33:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

02:33:13 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
02:33:52 INFO  : Disconnected from the channel tcfchan#59.
02:33:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
02:33:53 INFO  : 'fpga -state' command is executed.
02:33:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:33:54 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
02:33:54 INFO  : 'jtag frequency' command is executed.
02:33:54 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:33:54 INFO  : Context for 'APU' is selected.
02:33:55 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:33:55 INFO  : 'configparams force-mem-access 1' command is executed.
02:33:55 INFO  : Context for 'APU' is selected.
02:33:55 INFO  : 'stop' command is executed.
02:33:56 INFO  : 'ps7_init' command is executed.
02:33:56 INFO  : 'ps7_post_config' command is executed.
02:33:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:33:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:33:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:33:56 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:33:56 INFO  : 'configparams force-mem-access 0' command is executed.
02:33:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

02:33:56 INFO  : Memory regions updated for context APU
02:33:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:33:56 INFO  : 'con' command is executed.
02:33:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

02:33:56 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
02:34:26 INFO  : Disconnected from the channel tcfchan#60.
02:34:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
02:34:27 INFO  : 'fpga -state' command is executed.
02:34:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:34:28 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
02:34:28 INFO  : 'jtag frequency' command is executed.
02:34:28 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:34:28 INFO  : Context for 'APU' is selected.
02:34:29 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:34:29 INFO  : 'configparams force-mem-access 1' command is executed.
02:34:29 INFO  : Context for 'APU' is selected.
02:34:29 INFO  : 'stop' command is executed.
02:34:29 INFO  : 'ps7_init' command is executed.
02:34:29 INFO  : 'ps7_post_config' command is executed.
02:34:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:34:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:34:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:34:30 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:34:30 INFO  : 'configparams force-mem-access 0' command is executed.
02:34:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

02:34:30 INFO  : Memory regions updated for context APU
02:34:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:34:30 INFO  : 'con' command is executed.
02:34:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

02:34:30 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
02:35:32 INFO  : Disconnected from the channel tcfchan#61.
02:35:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
02:35:33 INFO  : 'fpga -state' command is executed.
02:35:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:35:33 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
02:35:33 INFO  : 'jtag frequency' command is executed.
02:35:33 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:35:33 INFO  : Context for 'APU' is selected.
02:35:35 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:35:35 INFO  : 'configparams force-mem-access 1' command is executed.
02:35:35 INFO  : Context for 'APU' is selected.
02:35:35 INFO  : 'stop' command is executed.
02:35:35 INFO  : 'ps7_init' command is executed.
02:35:35 INFO  : 'ps7_post_config' command is executed.
02:35:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:35:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:35:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:35:35 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:35:35 INFO  : 'configparams force-mem-access 0' command is executed.
02:35:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

02:35:36 INFO  : Memory regions updated for context APU
02:35:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:35:36 INFO  : 'con' command is executed.
02:35:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

02:35:36 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
02:36:26 INFO  : Disconnected from the channel tcfchan#62.
02:36:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
02:36:27 INFO  : 'fpga -state' command is executed.
02:36:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:36:27 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
02:36:27 INFO  : 'jtag frequency' command is executed.
02:36:27 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:36:27 INFO  : Context for 'APU' is selected.
02:36:29 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:36:29 INFO  : 'configparams force-mem-access 1' command is executed.
02:36:29 INFO  : Context for 'APU' is selected.
02:36:29 INFO  : 'stop' command is executed.
02:36:29 INFO  : 'ps7_init' command is executed.
02:36:29 INFO  : 'ps7_post_config' command is executed.
02:36:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:36:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:36:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:36:29 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:36:29 INFO  : 'configparams force-mem-access 0' command is executed.
02:36:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

02:36:29 INFO  : Memory regions updated for context APU
02:36:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:36:30 INFO  : 'con' command is executed.
02:36:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

02:36:30 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
02:36:35 INFO  : Disconnected from the channel tcfchan#63.
02:36:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
02:36:36 INFO  : 'fpga -state' command is executed.
02:36:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:36:36 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
02:36:36 INFO  : 'jtag frequency' command is executed.
02:36:36 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:36:36 INFO  : Context for 'APU' is selected.
02:36:38 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:36:38 INFO  : 'configparams force-mem-access 1' command is executed.
02:36:38 INFO  : Context for 'APU' is selected.
02:36:38 INFO  : 'stop' command is executed.
02:36:38 INFO  : 'ps7_init' command is executed.
02:36:38 INFO  : 'ps7_post_config' command is executed.
02:36:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:36:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:36:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:36:38 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:36:38 INFO  : 'configparams force-mem-access 0' command is executed.
02:36:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

02:36:38 INFO  : Memory regions updated for context APU
02:36:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:36:38 INFO  : 'con' command is executed.
02:36:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

02:36:38 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
02:36:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:36:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
02:36:48 INFO  : FPGA configured successfully with bitstream "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
02:36:52 INFO  : Disconnected from the channel tcfchan#64.
02:36:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
02:36:53 INFO  : 'fpga -state' command is executed.
02:36:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:36:53 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
02:36:53 INFO  : 'jtag frequency' command is executed.
02:36:53 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:36:54 INFO  : Context for 'APU' is selected.
02:36:55 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:36:55 INFO  : 'configparams force-mem-access 1' command is executed.
02:36:56 INFO  : Context for 'APU' is selected.
02:36:56 INFO  : 'stop' command is executed.
02:36:56 INFO  : 'ps7_init' command is executed.
02:36:56 INFO  : 'ps7_post_config' command is executed.
02:36:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:36:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:36:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:36:58 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:36:58 INFO  : 'configparams force-mem-access 0' command is executed.
02:36:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

02:36:58 INFO  : Memory regions updated for context APU
02:36:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:36:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
02:36:58 INFO  : 'con' command is executed.
02:36:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

02:36:58 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
02:36:58 INFO  : 'fpga -state' command is executed.
02:36:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:36:59 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
02:36:59 INFO  : 'jtag frequency' command is executed.
02:36:59 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:36:59 INFO  : Context for 'APU' is selected.
02:36:59 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:36:59 INFO  : 'configparams force-mem-access 1' command is executed.
02:36:59 INFO  : Context for 'APU' is selected.
02:36:59 INFO  : 'stop' command is executed.
02:37:00 INFO  : 'ps7_init' command is executed.
02:37:00 INFO  : 'ps7_post_config' command is executed.
02:37:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:37:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:37:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:37:01 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:37:01 INFO  : 'configparams force-mem-access 0' command is executed.
02:37:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

02:37:01 INFO  : Memory regions updated for context APU
02:37:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:37:01 INFO  : 'con' command is executed.
02:37:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

02:37:01 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
02:38:29 INFO  : Disconnected from the channel tcfchan#65.
02:38:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
02:38:30 INFO  : 'fpga -state' command is executed.
02:38:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:38:30 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
02:38:30 INFO  : 'jtag frequency' command is executed.
02:38:30 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:38:30 INFO  : Context for 'APU' is selected.
02:38:31 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:38:31 INFO  : 'configparams force-mem-access 1' command is executed.
02:38:32 INFO  : Context for 'APU' is selected.
02:38:32 INFO  : 'stop' command is executed.
02:38:32 INFO  : 'ps7_init' command is executed.
02:38:32 INFO  : 'ps7_post_config' command is executed.
02:38:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:38:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:38:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:38:32 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:38:32 INFO  : 'configparams force-mem-access 0' command is executed.
02:38:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

02:38:32 INFO  : Memory regions updated for context APU
02:38:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:38:32 INFO  : 'con' command is executed.
02:38:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

02:38:32 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
02:40:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:40:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
02:40:20 INFO  : FPGA configured successfully with bitstream "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
02:40:24 INFO  : Disconnected from the channel tcfchan#66.
02:40:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
02:40:25 INFO  : 'fpga -state' command is executed.
02:40:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:40:26 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
02:40:26 INFO  : 'jtag frequency' command is executed.
02:40:26 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:40:26 INFO  : Context for 'APU' is selected.
02:40:28 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:40:28 INFO  : 'configparams force-mem-access 1' command is executed.
02:40:28 INFO  : Context for 'APU' is selected.
02:40:28 INFO  : 'stop' command is executed.
02:40:29 INFO  : 'ps7_init' command is executed.
02:40:29 INFO  : 'ps7_post_config' command is executed.
02:40:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:40:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:40:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:40:30 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:40:30 INFO  : 'configparams force-mem-access 0' command is executed.
02:40:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

02:40:30 INFO  : Memory regions updated for context APU
02:40:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:40:31 INFO  : 'con' command is executed.
02:40:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

02:40:31 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
02:42:25 INFO  : Disconnected from the channel tcfchan#67.
02:42:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
02:42:26 INFO  : 'fpga -state' command is executed.
02:42:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:42:26 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
02:42:26 INFO  : 'jtag frequency' command is executed.
02:42:26 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:42:26 INFO  : Context for 'APU' is selected.
02:42:28 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:42:28 INFO  : 'configparams force-mem-access 1' command is executed.
02:42:28 INFO  : Context for 'APU' is selected.
02:42:28 INFO  : 'stop' command is executed.
02:42:28 INFO  : 'ps7_init' command is executed.
02:42:28 INFO  : 'ps7_post_config' command is executed.
02:42:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:42:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:42:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:42:29 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:42:29 INFO  : 'configparams force-mem-access 0' command is executed.
02:42:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

02:42:29 INFO  : Memory regions updated for context APU
02:42:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:42:29 INFO  : 'con' command is executed.
02:42:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

02:42:29 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
02:42:59 INFO  : Disconnected from the channel tcfchan#68.
02:43:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
02:43:00 INFO  : 'fpga -state' command is executed.
02:43:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:43:00 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
02:43:00 INFO  : 'jtag frequency' command is executed.
02:43:00 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:43:00 INFO  : Context for 'APU' is selected.
02:43:02 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:43:02 INFO  : 'configparams force-mem-access 1' command is executed.
02:43:02 INFO  : Context for 'APU' is selected.
02:43:02 INFO  : 'stop' command is executed.
02:43:02 INFO  : 'ps7_init' command is executed.
02:43:02 INFO  : 'ps7_post_config' command is executed.
02:43:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:43:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:43:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:43:02 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:43:02 INFO  : 'configparams force-mem-access 0' command is executed.
02:43:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

02:43:02 INFO  : Memory regions updated for context APU
02:43:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:43:02 INFO  : 'con' command is executed.
02:43:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

02:43:02 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
02:50:16 INFO  : Disconnected from the channel tcfchan#69.
02:50:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
02:50:17 INFO  : 'fpga -state' command is executed.
02:50:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:50:17 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
02:50:17 INFO  : 'jtag frequency' command is executed.
02:50:17 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:50:17 INFO  : Context for 'APU' is selected.
02:50:18 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:50:18 INFO  : 'configparams force-mem-access 1' command is executed.
02:50:18 INFO  : Context for 'APU' is selected.
02:50:18 INFO  : 'stop' command is executed.
02:50:19 INFO  : 'ps7_init' command is executed.
02:50:19 INFO  : 'ps7_post_config' command is executed.
02:50:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:50:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:50:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:50:19 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:50:19 INFO  : 'configparams force-mem-access 0' command is executed.
02:50:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

02:50:19 INFO  : Memory regions updated for context APU
02:50:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:50:19 INFO  : 'con' command is executed.
02:50:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

02:50:19 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
02:50:25 INFO  : Disconnected from the channel tcfchan#70.
02:50:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
02:50:26 INFO  : 'fpga -state' command is executed.
02:50:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:50:27 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
02:50:27 INFO  : 'jtag frequency' command is executed.
02:50:27 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:50:27 INFO  : Context for 'APU' is selected.
02:50:28 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:50:28 INFO  : 'configparams force-mem-access 1' command is executed.
02:50:28 INFO  : Context for 'APU' is selected.
02:50:28 INFO  : 'stop' command is executed.
02:50:28 INFO  : 'ps7_init' command is executed.
02:50:28 INFO  : 'ps7_post_config' command is executed.
02:50:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:50:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:50:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:50:29 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:50:29 INFO  : 'configparams force-mem-access 0' command is executed.
02:50:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

02:50:29 INFO  : Memory regions updated for context APU
02:50:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:50:29 INFO  : 'con' command is executed.
02:50:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

02:50:29 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
02:50:41 INFO  : Disconnected from the channel tcfchan#71.
02:50:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
02:50:42 INFO  : 'fpga -state' command is executed.
02:50:44 INFO  : Memory regions updated for context APU
02:50:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:50:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
02:50:50 INFO  : FPGA configured successfully with bitstream "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
02:50:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
02:50:52 INFO  : 'fpga -state' command is executed.
02:50:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:50:52 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
02:50:52 INFO  : 'jtag frequency' command is executed.
02:50:52 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:50:52 INFO  : Context for 'APU' is selected.
02:50:52 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:50:52 INFO  : 'configparams force-mem-access 1' command is executed.
02:50:52 INFO  : Context for 'APU' is selected.
02:50:52 INFO  : 'stop' command is executed.
02:50:52 INFO  : 'ps7_init' command is executed.
02:50:52 INFO  : 'ps7_post_config' command is executed.
02:50:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:50:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:50:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:50:53 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:50:53 INFO  : 'configparams force-mem-access 0' command is executed.
02:50:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

02:50:53 INFO  : Memory regions updated for context APU
02:50:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:50:53 INFO  : 'con' command is executed.
02:50:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

02:50:53 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
02:54:55 INFO  : Disconnected from the channel tcfchan#72.
02:54:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
02:54:56 INFO  : 'fpga -state' command is executed.
02:54:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:54:56 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
02:54:56 INFO  : 'jtag frequency' command is executed.
02:54:56 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:54:56 INFO  : Context for 'APU' is selected.
02:54:58 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:54:58 INFO  : 'configparams force-mem-access 1' command is executed.
02:54:58 INFO  : Context for 'APU' is selected.
02:54:58 INFO  : 'stop' command is executed.
02:54:58 INFO  : 'ps7_init' command is executed.
02:54:58 INFO  : 'ps7_post_config' command is executed.
02:54:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:54:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:54:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:54:58 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:54:58 INFO  : 'configparams force-mem-access 0' command is executed.
02:54:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

02:54:58 INFO  : Memory regions updated for context APU
02:54:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:54:58 INFO  : 'con' command is executed.
02:54:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

02:54:58 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
02:55:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:55:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
02:55:09 INFO  : FPGA configured successfully with bitstream "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
02:55:13 INFO  : Disconnected from the channel tcfchan#73.
02:55:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
02:55:14 INFO  : 'fpga -state' command is executed.
02:55:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:55:15 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
02:55:15 INFO  : 'jtag frequency' command is executed.
02:55:15 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:55:15 INFO  : Context for 'APU' is selected.
02:55:17 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:55:17 INFO  : 'configparams force-mem-access 1' command is executed.
02:55:17 INFO  : Context for 'APU' is selected.
02:55:17 INFO  : 'stop' command is executed.
02:55:18 INFO  : 'ps7_init' command is executed.
02:55:18 INFO  : 'ps7_post_config' command is executed.
02:55:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:55:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:55:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:55:19 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:55:19 INFO  : 'configparams force-mem-access 0' command is executed.
02:55:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

02:55:19 INFO  : Memory regions updated for context APU
02:55:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:55:19 INFO  : 'con' command is executed.
02:55:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

02:55:19 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
03:00:06 INFO  : Disconnected from the channel tcfchan#74.
03:00:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
03:00:07 INFO  : 'fpga -state' command is executed.
03:00:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:00:07 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
03:00:07 INFO  : 'jtag frequency' command is executed.
03:00:07 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:00:07 INFO  : Context for 'APU' is selected.
03:00:09 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
03:00:09 INFO  : 'configparams force-mem-access 1' command is executed.
03:00:09 INFO  : Context for 'APU' is selected.
03:00:09 INFO  : 'stop' command is executed.
03:00:09 INFO  : 'ps7_init' command is executed.
03:00:09 INFO  : 'ps7_post_config' command is executed.
03:00:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:00:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:00:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:00:09 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:00:09 INFO  : 'configparams force-mem-access 0' command is executed.
03:00:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

03:00:09 INFO  : Memory regions updated for context APU
03:00:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:00:09 INFO  : 'con' command is executed.
03:00:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

03:00:09 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
03:00:27 INFO  : Disconnected from the channel tcfchan#75.
03:00:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
03:00:28 INFO  : 'fpga -state' command is executed.
03:00:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:00:30 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
03:00:30 INFO  : 'jtag frequency' command is executed.
03:00:30 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:00:30 INFO  : Context for 'APU' is selected.
03:00:31 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
03:00:32 INFO  : 'configparams force-mem-access 1' command is executed.
03:00:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:00:32 INFO  : Context for 'APU' is selected.
03:00:32 INFO  : 'stop' command is executed.
03:00:32 INFO  : 'ps7_init' command is executed.
03:00:32 INFO  : 'ps7_post_config' command is executed.
03:00:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
03:00:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:00:35 INFO  : FPGA configured successfully with bitstream "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
03:00:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:00:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:00:35 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:00:35 INFO  : 'configparams force-mem-access 0' command is executed.
03:00:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

03:00:35 INFO  : Memory regions updated for context APU
03:00:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:00:36 INFO  : 'con' command is executed.
03:00:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

03:00:36 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
03:00:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:00:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
03:00:53 INFO  : FPGA configured successfully with bitstream "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
03:00:56 INFO  : Disconnected from the channel tcfchan#76.
03:00:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
03:00:57 INFO  : 'fpga -state' command is executed.
03:00:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:00:57 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
03:00:57 INFO  : 'jtag frequency' command is executed.
03:00:57 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:00:57 INFO  : Context for 'APU' is selected.
03:00:59 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
03:00:59 INFO  : 'configparams force-mem-access 1' command is executed.
03:01:00 INFO  : Context for 'APU' is selected.
03:01:00 INFO  : 'stop' command is executed.
03:01:00 INFO  : 'ps7_init' command is executed.
03:01:00 INFO  : 'ps7_post_config' command is executed.
03:01:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:01:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:01:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:01:02 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:01:02 INFO  : 'configparams force-mem-access 0' command is executed.
03:01:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

03:01:02 INFO  : Memory regions updated for context APU
03:01:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:01:02 INFO  : 'con' command is executed.
03:01:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

03:01:02 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
03:01:30 INFO  : Disconnected from the channel tcfchan#77.
03:01:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
03:01:31 INFO  : 'fpga -state' command is executed.
03:01:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:01:31 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
03:01:31 INFO  : 'jtag frequency' command is executed.
03:01:31 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:01:31 INFO  : Context for 'APU' is selected.
03:01:32 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
03:01:32 INFO  : 'configparams force-mem-access 1' command is executed.
03:01:32 INFO  : Context for 'APU' is selected.
03:01:32 INFO  : 'stop' command is executed.
03:01:33 INFO  : 'ps7_init' command is executed.
03:01:33 INFO  : 'ps7_post_config' command is executed.
03:01:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:01:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:01:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:01:33 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:01:33 INFO  : 'configparams force-mem-access 0' command is executed.
03:01:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

03:01:33 INFO  : Memory regions updated for context APU
03:01:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:01:33 INFO  : 'con' command is executed.
03:01:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

03:01:33 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
03:02:16 INFO  : Disconnected from the channel tcfchan#78.
03:02:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
03:02:17 INFO  : 'fpga -state' command is executed.
03:02:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:02:17 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
03:02:17 INFO  : 'jtag frequency' command is executed.
03:02:17 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:02:17 INFO  : Context for 'APU' is selected.
03:02:19 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
03:02:19 INFO  : 'configparams force-mem-access 1' command is executed.
03:02:19 INFO  : Context for 'APU' is selected.
03:02:19 INFO  : 'stop' command is executed.
03:02:19 INFO  : 'ps7_init' command is executed.
03:02:19 INFO  : 'ps7_post_config' command is executed.
03:02:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:02:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:02:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:02:19 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:02:19 INFO  : 'configparams force-mem-access 0' command is executed.
03:02:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

03:02:19 INFO  : Memory regions updated for context APU
03:02:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:02:19 INFO  : 'con' command is executed.
03:02:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

03:02:19 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
03:02:39 INFO  : Disconnected from the channel tcfchan#79.
03:02:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
03:02:40 INFO  : 'fpga -state' command is executed.
03:02:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:02:40 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
03:02:40 INFO  : 'jtag frequency' command is executed.
03:02:40 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:02:40 INFO  : Context for 'APU' is selected.
03:02:42 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
03:02:42 INFO  : 'configparams force-mem-access 1' command is executed.
03:02:42 INFO  : Context for 'APU' is selected.
03:02:42 INFO  : 'stop' command is executed.
03:02:42 INFO  : 'ps7_init' command is executed.
03:02:42 INFO  : 'ps7_post_config' command is executed.
03:02:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:02:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:02:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:02:42 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:02:42 INFO  : 'configparams force-mem-access 0' command is executed.
03:02:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

03:02:42 INFO  : Memory regions updated for context APU
03:02:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:02:42 INFO  : 'con' command is executed.
03:02:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

03:02:42 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
03:04:30 INFO  : Disconnected from the channel tcfchan#80.
03:04:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
03:04:31 INFO  : 'fpga -state' command is executed.
03:04:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:04:31 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
03:04:31 INFO  : 'jtag frequency' command is executed.
03:04:31 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:04:31 INFO  : Context for 'APU' is selected.
03:04:32 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
03:04:32 INFO  : 'configparams force-mem-access 1' command is executed.
03:04:32 INFO  : Context for 'APU' is selected.
03:04:32 INFO  : 'stop' command is executed.
03:04:33 INFO  : 'ps7_init' command is executed.
03:04:33 INFO  : 'ps7_post_config' command is executed.
03:04:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:04:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:04:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:04:33 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:04:33 INFO  : 'configparams force-mem-access 0' command is executed.
03:04:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

03:04:33 INFO  : Memory regions updated for context APU
03:04:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:04:33 INFO  : 'con' command is executed.
03:04:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

03:04:33 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
03:06:41 INFO  : Disconnected from the channel tcfchan#81.
03:06:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
03:06:42 INFO  : 'fpga -state' command is executed.
03:06:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:06:42 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
03:06:42 INFO  : 'jtag frequency' command is executed.
03:06:42 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:06:42 INFO  : Context for 'APU' is selected.
03:06:44 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
03:06:44 INFO  : 'configparams force-mem-access 1' command is executed.
03:06:44 INFO  : Context for 'APU' is selected.
03:06:44 INFO  : 'stop' command is executed.
03:06:44 INFO  : 'ps7_init' command is executed.
03:06:44 INFO  : 'ps7_post_config' command is executed.
03:06:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:06:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:06:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:06:44 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:06:44 INFO  : 'configparams force-mem-access 0' command is executed.
03:06:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

03:06:44 INFO  : Memory regions updated for context APU
03:06:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:06:44 INFO  : 'con' command is executed.
03:06:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

03:06:44 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
03:07:21 INFO  : Disconnected from the channel tcfchan#82.
03:07:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
03:07:22 INFO  : 'fpga -state' command is executed.
03:07:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:07:22 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
03:07:22 INFO  : 'jtag frequency' command is executed.
03:07:22 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:07:22 INFO  : Context for 'APU' is selected.
03:07:24 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
03:07:24 INFO  : 'configparams force-mem-access 1' command is executed.
03:07:24 INFO  : Context for 'APU' is selected.
03:07:24 INFO  : 'stop' command is executed.
03:07:24 INFO  : 'ps7_init' command is executed.
03:07:24 INFO  : 'ps7_post_config' command is executed.
03:07:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:07:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:07:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:07:24 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:07:24 INFO  : 'configparams force-mem-access 0' command is executed.
03:07:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

03:07:25 INFO  : Memory regions updated for context APU
03:07:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:07:25 INFO  : 'con' command is executed.
03:07:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

03:07:25 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
03:08:04 INFO  : Disconnected from the channel tcfchan#83.
03:08:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
03:08:05 INFO  : 'fpga -state' command is executed.
03:08:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:08:05 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
03:08:05 INFO  : 'jtag frequency' command is executed.
03:08:05 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:08:05 INFO  : Context for 'APU' is selected.
03:08:06 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
03:08:06 INFO  : 'configparams force-mem-access 1' command is executed.
03:08:06 INFO  : Context for 'APU' is selected.
03:08:07 INFO  : 'stop' command is executed.
03:08:07 INFO  : 'ps7_init' command is executed.
03:08:07 INFO  : 'ps7_post_config' command is executed.
03:08:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:08:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:08:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:08:07 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:08:07 INFO  : 'configparams force-mem-access 0' command is executed.
03:08:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

03:08:07 INFO  : Memory regions updated for context APU
03:08:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:08:07 INFO  : 'con' command is executed.
03:08:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

03:08:07 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
03:08:42 INFO  : Disconnected from the channel tcfchan#84.
03:08:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
03:08:43 INFO  : 'fpga -state' command is executed.
03:08:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:08:43 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
03:08:43 INFO  : 'jtag frequency' command is executed.
03:08:43 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:08:43 INFO  : Context for 'APU' is selected.
03:08:44 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
03:08:44 INFO  : 'configparams force-mem-access 1' command is executed.
03:08:45 INFO  : Context for 'APU' is selected.
03:08:45 INFO  : 'stop' command is executed.
03:08:45 INFO  : 'ps7_init' command is executed.
03:08:45 INFO  : 'ps7_post_config' command is executed.
03:08:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:08:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:08:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:08:45 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:08:45 INFO  : 'configparams force-mem-access 0' command is executed.
03:08:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

03:08:45 INFO  : Memory regions updated for context APU
03:08:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:08:45 INFO  : 'con' command is executed.
03:08:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

03:08:45 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
03:09:40 INFO  : Disconnected from the channel tcfchan#85.
03:09:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
03:09:41 INFO  : 'fpga -state' command is executed.
03:09:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:09:41 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
03:09:41 INFO  : 'jtag frequency' command is executed.
03:09:41 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:09:41 INFO  : Context for 'APU' is selected.
03:09:43 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
03:09:43 INFO  : 'configparams force-mem-access 1' command is executed.
03:09:43 INFO  : Context for 'APU' is selected.
03:09:43 INFO  : 'stop' command is executed.
03:09:43 INFO  : 'ps7_init' command is executed.
03:09:43 INFO  : 'ps7_post_config' command is executed.
03:09:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:09:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:09:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:09:43 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:09:43 INFO  : 'configparams force-mem-access 0' command is executed.
03:09:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

03:09:43 INFO  : Memory regions updated for context APU
03:09:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:09:43 INFO  : 'con' command is executed.
03:09:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

03:09:43 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
03:10:16 INFO  : Disconnected from the channel tcfchan#86.
03:10:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
03:10:17 INFO  : 'fpga -state' command is executed.
03:10:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:10:17 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
03:10:17 INFO  : 'jtag frequency' command is executed.
03:10:17 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:10:17 INFO  : Context for 'APU' is selected.
03:10:19 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
03:10:19 INFO  : 'configparams force-mem-access 1' command is executed.
03:10:19 INFO  : Context for 'APU' is selected.
03:10:19 INFO  : 'stop' command is executed.
03:10:19 INFO  : 'ps7_init' command is executed.
03:10:19 INFO  : 'ps7_post_config' command is executed.
03:10:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:10:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:10:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:10:19 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:10:19 INFO  : 'configparams force-mem-access 0' command is executed.
03:10:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

03:10:19 INFO  : Memory regions updated for context APU
03:10:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:10:19 INFO  : 'con' command is executed.
03:10:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

03:10:19 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
03:12:40 INFO  : Disconnected from the channel tcfchan#87.
03:12:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
03:12:41 INFO  : 'fpga -state' command is executed.
03:12:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:12:42 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
03:12:42 INFO  : 'jtag frequency' command is executed.
03:12:42 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:12:42 INFO  : Context for 'APU' is selected.
03:12:43 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
03:12:43 INFO  : 'configparams force-mem-access 1' command is executed.
03:12:43 INFO  : Context for 'APU' is selected.
03:12:43 INFO  : 'stop' command is executed.
03:12:44 INFO  : 'ps7_init' command is executed.
03:12:44 INFO  : 'ps7_post_config' command is executed.
03:12:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:12:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:12:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:12:44 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:12:44 INFO  : 'configparams force-mem-access 0' command is executed.
03:12:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

03:12:44 INFO  : Memory regions updated for context APU
03:12:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:12:44 INFO  : 'con' command is executed.
03:12:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

03:12:44 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
03:12:50 INFO  : Disconnected from the channel tcfchan#88.
03:12:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
03:12:51 INFO  : 'fpga -state' command is executed.
03:12:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:12:51 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
03:12:51 INFO  : 'jtag frequency' command is executed.
03:12:51 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:12:51 INFO  : Context for 'APU' is selected.
03:12:53 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
03:12:53 INFO  : 'configparams force-mem-access 1' command is executed.
03:12:53 INFO  : Context for 'APU' is selected.
03:12:53 INFO  : 'stop' command is executed.
03:12:53 INFO  : 'ps7_init' command is executed.
03:12:53 INFO  : 'ps7_post_config' command is executed.
03:12:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:12:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:12:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:12:53 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:12:53 INFO  : 'configparams force-mem-access 0' command is executed.
03:12:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

03:12:54 INFO  : Memory regions updated for context APU
03:12:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:12:54 INFO  : 'con' command is executed.
03:12:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

03:12:54 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
03:13:26 INFO  : Disconnected from the channel tcfchan#89.
03:13:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
03:13:54 INFO  : 'fpga -state' command is executed.
03:13:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:13:55 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
03:13:55 INFO  : 'jtag frequency' command is executed.
03:13:55 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:13:55 INFO  : Context for 'APU' is selected.
03:13:56 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
03:13:56 INFO  : 'configparams force-mem-access 1' command is executed.
03:13:56 INFO  : Context for 'APU' is selected.
03:13:56 INFO  : 'stop' command is executed.
03:13:57 INFO  : 'ps7_init' command is executed.
03:13:57 INFO  : 'ps7_post_config' command is executed.
03:13:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:13:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:13:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:13:57 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:13:57 INFO  : 'configparams force-mem-access 0' command is executed.
03:13:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

03:13:57 INFO  : Memory regions updated for context APU
03:13:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:13:57 INFO  : 'con' command is executed.
03:13:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

03:13:57 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
03:14:02 INFO  : Disconnected from the channel tcfchan#90.
03:14:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
03:14:03 INFO  : 'fpga -state' command is executed.
03:14:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:14:04 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
03:14:04 INFO  : 'jtag frequency' command is executed.
03:14:04 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:14:04 INFO  : Context for 'APU' is selected.
03:14:05 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
03:14:05 INFO  : 'configparams force-mem-access 1' command is executed.
03:14:05 INFO  : Context for 'APU' is selected.
03:14:05 INFO  : 'stop' command is executed.
03:14:05 INFO  : 'ps7_init' command is executed.
03:14:05 INFO  : 'ps7_post_config' command is executed.
03:14:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:14:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:14:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:14:06 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:14:06 INFO  : 'configparams force-mem-access 0' command is executed.
03:14:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

03:14:06 INFO  : Memory regions updated for context APU
03:14:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:14:06 INFO  : 'con' command is executed.
03:14:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

03:14:06 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
03:14:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:14:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
03:14:16 INFO  : FPGA configured successfully with bitstream "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
03:14:20 INFO  : Disconnected from the channel tcfchan#91.
03:14:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
03:14:21 INFO  : 'fpga -state' command is executed.
03:14:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:14:22 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
03:14:22 INFO  : 'jtag frequency' command is executed.
03:14:22 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:14:22 INFO  : Context for 'APU' is selected.
03:14:24 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
03:14:24 INFO  : 'configparams force-mem-access 1' command is executed.
03:14:24 INFO  : Context for 'APU' is selected.
03:14:25 INFO  : 'stop' command is executed.
03:14:25 INFO  : 'ps7_init' command is executed.
03:14:25 INFO  : 'ps7_post_config' command is executed.
03:14:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:14:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:14:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:14:26 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:14:26 INFO  : 'configparams force-mem-access 0' command is executed.
03:14:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

03:14:26 INFO  : Memory regions updated for context APU
03:14:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:14:27 INFO  : 'con' command is executed.
03:14:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

03:14:27 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
03:15:47 INFO  : Disconnected from the channel tcfchan#92.
03:15:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
03:15:48 INFO  : 'fpga -state' command is executed.
03:15:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:15:48 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
03:15:48 INFO  : 'jtag frequency' command is executed.
03:15:48 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:15:48 INFO  : Context for 'APU' is selected.
03:15:50 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
03:15:50 INFO  : 'configparams force-mem-access 1' command is executed.
03:15:50 INFO  : Context for 'APU' is selected.
03:15:50 INFO  : 'stop' command is executed.
03:15:50 INFO  : 'ps7_init' command is executed.
03:15:50 INFO  : 'ps7_post_config' command is executed.
03:15:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:15:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:15:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:15:50 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:15:50 INFO  : 'configparams force-mem-access 0' command is executed.
03:15:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

03:15:50 INFO  : Memory regions updated for context APU
03:15:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:15:50 INFO  : 'con' command is executed.
03:15:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

03:15:50 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
03:18:08 INFO  : Disconnected from the channel tcfchan#93.
03:18:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
03:18:09 INFO  : 'fpga -state' command is executed.
03:18:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:18:09 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
03:18:09 INFO  : 'jtag frequency' command is executed.
03:18:09 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:18:09 INFO  : Context for 'APU' is selected.
03:18:11 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
03:18:11 INFO  : 'configparams force-mem-access 1' command is executed.
03:18:11 INFO  : Context for 'APU' is selected.
03:18:11 INFO  : 'stop' command is executed.
03:18:11 INFO  : 'ps7_init' command is executed.
03:18:11 INFO  : 'ps7_post_config' command is executed.
03:18:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:18:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:18:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:18:12 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:18:12 INFO  : 'configparams force-mem-access 0' command is executed.
03:18:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

03:18:12 INFO  : Memory regions updated for context APU
03:18:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:18:12 INFO  : 'con' command is executed.
03:18:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

03:18:12 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
03:19:50 INFO  : Disconnected from the channel tcfchan#94.
03:19:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
03:19:51 INFO  : 'fpga -state' command is executed.
03:19:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:19:51 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
03:19:51 INFO  : 'jtag frequency' command is executed.
03:19:51 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:19:51 INFO  : Context for 'APU' is selected.
03:19:52 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
03:19:53 INFO  : 'configparams force-mem-access 1' command is executed.
03:19:53 INFO  : Context for 'APU' is selected.
03:19:53 INFO  : 'stop' command is executed.
03:19:53 INFO  : 'ps7_init' command is executed.
03:19:53 INFO  : 'ps7_post_config' command is executed.
03:19:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:19:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:19:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:19:53 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:19:53 INFO  : 'configparams force-mem-access 0' command is executed.
03:19:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

03:19:53 INFO  : Memory regions updated for context APU
03:19:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:19:53 INFO  : 'con' command is executed.
03:19:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

03:19:53 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
03:24:00 INFO  : Disconnected from the channel tcfchan#95.
03:24:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
03:24:01 INFO  : 'fpga -state' command is executed.
03:24:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:24:01 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
03:24:01 INFO  : 'jtag frequency' command is executed.
03:24:01 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:24:01 INFO  : Context for 'APU' is selected.
03:24:03 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
03:24:03 INFO  : 'configparams force-mem-access 1' command is executed.
03:24:03 INFO  : Context for 'APU' is selected.
03:24:03 INFO  : 'stop' command is executed.
03:24:03 INFO  : 'ps7_init' command is executed.
03:24:03 INFO  : 'ps7_post_config' command is executed.
03:24:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:24:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:24:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:24:04 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:24:04 INFO  : 'configparams force-mem-access 0' command is executed.
03:24:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

03:24:04 INFO  : Memory regions updated for context APU
03:24:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:24:04 INFO  : 'con' command is executed.
03:24:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

03:24:04 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
03:24:43 INFO  : Disconnected from the channel tcfchan#96.
03:24:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
03:24:45 INFO  : 'fpga -state' command is executed.
03:24:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:24:45 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
03:24:45 INFO  : 'jtag frequency' command is executed.
03:24:45 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:24:45 INFO  : Context for 'APU' is selected.
03:24:46 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
03:24:46 INFO  : 'configparams force-mem-access 1' command is executed.
03:24:46 INFO  : Context for 'APU' is selected.
03:24:46 INFO  : 'stop' command is executed.
03:24:47 INFO  : 'ps7_init' command is executed.
03:24:47 INFO  : 'ps7_post_config' command is executed.
03:24:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:24:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:24:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:24:47 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:24:47 INFO  : 'configparams force-mem-access 0' command is executed.
03:24:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

03:24:47 INFO  : Memory regions updated for context APU
03:24:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:24:47 INFO  : 'con' command is executed.
03:24:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

03:24:47 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
03:25:38 INFO  : Disconnected from the channel tcfchan#97.
03:25:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
03:25:39 INFO  : 'fpga -state' command is executed.
03:25:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:25:40 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
03:25:40 INFO  : 'jtag frequency' command is executed.
03:25:40 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:25:40 INFO  : Context for 'APU' is selected.
03:25:41 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
03:25:41 INFO  : 'configparams force-mem-access 1' command is executed.
03:25:41 INFO  : Context for 'APU' is selected.
03:25:41 INFO  : 'stop' command is executed.
03:25:41 INFO  : 'ps7_init' command is executed.
03:25:42 INFO  : 'ps7_post_config' command is executed.
03:25:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:25:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:25:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:25:42 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:25:42 INFO  : 'configparams force-mem-access 0' command is executed.
03:25:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

03:25:42 INFO  : Memory regions updated for context APU
03:25:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:25:42 INFO  : 'con' command is executed.
03:25:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

03:25:42 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
03:26:50 INFO  : Disconnected from the channel tcfchan#98.
03:26:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
03:26:52 INFO  : 'fpga -state' command is executed.
03:26:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:26:52 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
03:26:52 INFO  : 'jtag frequency' command is executed.
03:26:52 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:26:52 INFO  : Context for 'APU' is selected.
03:26:53 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
03:26:53 INFO  : 'configparams force-mem-access 1' command is executed.
03:26:53 INFO  : Context for 'APU' is selected.
03:26:53 INFO  : 'stop' command is executed.
03:26:54 INFO  : 'ps7_init' command is executed.
03:26:54 INFO  : 'ps7_post_config' command is executed.
03:26:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:26:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:26:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:26:54 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:26:54 INFO  : 'configparams force-mem-access 0' command is executed.
03:26:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

03:26:54 INFO  : Memory regions updated for context APU
03:26:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:26:54 INFO  : 'con' command is executed.
03:26:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

03:26:54 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
03:27:00 INFO  : Disconnected from the channel tcfchan#99.
03:27:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
03:27:01 INFO  : 'fpga -state' command is executed.
03:27:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:27:02 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
03:27:02 INFO  : 'jtag frequency' command is executed.
03:27:02 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:27:02 INFO  : Context for 'APU' is selected.
03:27:03 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
03:27:03 INFO  : 'configparams force-mem-access 1' command is executed.
03:27:03 INFO  : Context for 'APU' is selected.
03:27:03 INFO  : 'stop' command is executed.
03:27:03 INFO  : 'ps7_init' command is executed.
03:27:03 INFO  : 'ps7_post_config' command is executed.
03:27:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:27:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:27:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:27:04 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:27:04 INFO  : 'configparams force-mem-access 0' command is executed.
03:27:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

03:27:04 INFO  : Memory regions updated for context APU
03:27:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:27:04 INFO  : 'con' command is executed.
03:27:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

03:27:04 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
03:27:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:27:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
03:27:18 INFO  : FPGA configured successfully with bitstream "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
03:27:22 INFO  : Disconnected from the channel tcfchan#100.
03:27:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
03:27:23 INFO  : 'fpga -state' command is executed.
03:27:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:27:24 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
03:27:24 INFO  : 'jtag frequency' command is executed.
03:27:24 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:27:24 INFO  : Context for 'APU' is selected.
03:27:26 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
03:27:26 INFO  : 'configparams force-mem-access 1' command is executed.
03:27:27 INFO  : Context for 'APU' is selected.
03:27:27 INFO  : 'stop' command is executed.
03:27:27 INFO  : 'ps7_init' command is executed.
03:27:27 INFO  : 'ps7_post_config' command is executed.
03:27:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:27:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:27:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:27:29 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:27:29 INFO  : 'configparams force-mem-access 0' command is executed.
03:27:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

03:27:29 INFO  : Memory regions updated for context APU
03:27:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:27:29 INFO  : 'con' command is executed.
03:27:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

03:27:29 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
03:28:08 INFO  : Disconnected from the channel tcfchan#101.
03:28:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
03:28:09 INFO  : 'fpga -state' command is executed.
03:28:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:28:09 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
03:28:09 INFO  : 'jtag frequency' command is executed.
03:28:09 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:28:09 INFO  : Context for 'APU' is selected.
03:28:10 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
03:28:10 INFO  : 'configparams force-mem-access 1' command is executed.
03:28:10 INFO  : Context for 'APU' is selected.
03:28:10 INFO  : 'stop' command is executed.
03:28:11 INFO  : 'ps7_init' command is executed.
03:28:11 INFO  : 'ps7_post_config' command is executed.
03:28:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:28:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:28:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:28:11 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:28:11 INFO  : 'configparams force-mem-access 0' command is executed.
03:28:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

03:28:11 INFO  : Memory regions updated for context APU
03:28:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:28:11 INFO  : 'con' command is executed.
03:28:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

03:28:11 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
03:29:55 INFO  : Disconnected from the channel tcfchan#102.
03:29:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
03:29:56 INFO  : 'fpga -state' command is executed.
03:29:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:29:57 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
03:29:57 INFO  : 'jtag frequency' command is executed.
03:29:57 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:29:57 INFO  : Context for 'APU' is selected.
03:29:58 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
03:29:58 INFO  : 'configparams force-mem-access 1' command is executed.
03:29:58 INFO  : Context for 'APU' is selected.
03:29:58 INFO  : 'stop' command is executed.
03:29:58 INFO  : 'ps7_init' command is executed.
03:29:58 INFO  : 'ps7_post_config' command is executed.
03:29:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:29:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:29:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:29:59 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:29:59 INFO  : 'configparams force-mem-access 0' command is executed.
03:29:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

03:29:59 INFO  : Memory regions updated for context APU
03:29:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:29:59 INFO  : 'con' command is executed.
03:29:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

03:29:59 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
03:31:45 INFO  : Disconnected from the channel tcfchan#103.
03:31:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
03:31:46 INFO  : 'fpga -state' command is executed.
03:31:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:31:47 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
03:31:47 INFO  : 'jtag frequency' command is executed.
03:31:47 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:31:47 INFO  : Context for 'APU' is selected.
03:31:48 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
03:31:48 INFO  : 'configparams force-mem-access 1' command is executed.
03:31:48 INFO  : Context for 'APU' is selected.
03:31:48 INFO  : 'stop' command is executed.
03:31:49 INFO  : 'ps7_init' command is executed.
03:31:49 INFO  : 'ps7_post_config' command is executed.
03:31:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:31:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:31:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:31:49 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:31:49 INFO  : 'configparams force-mem-access 0' command is executed.
03:31:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

03:31:49 INFO  : Memory regions updated for context APU
03:31:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:31:49 INFO  : 'con' command is executed.
03:31:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

03:31:49 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
03:31:58 INFO  : Disconnected from the channel tcfchan#104.
03:31:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
03:31:59 INFO  : 'fpga -state' command is executed.
03:31:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:32:00 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
03:32:00 INFO  : 'jtag frequency' command is executed.
03:32:00 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:32:00 INFO  : Context for 'APU' is selected.
03:32:01 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
03:32:01 INFO  : 'configparams force-mem-access 1' command is executed.
03:32:01 INFO  : Context for 'APU' is selected.
03:32:01 INFO  : 'stop' command is executed.
03:32:01 INFO  : 'ps7_init' command is executed.
03:32:01 INFO  : 'ps7_post_config' command is executed.
03:32:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:32:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:32:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:32:02 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:32:02 INFO  : 'configparams force-mem-access 0' command is executed.
03:32:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

03:32:02 INFO  : Memory regions updated for context APU
03:32:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:32:02 INFO  : 'con' command is executed.
03:32:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

03:32:02 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
03:32:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:32:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
03:32:15 INFO  : FPGA configured successfully with bitstream "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
03:32:18 INFO  : Disconnected from the channel tcfchan#105.
03:32:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
03:32:20 INFO  : 'fpga -state' command is executed.
03:32:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:32:20 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
03:32:20 INFO  : 'jtag frequency' command is executed.
03:32:20 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:32:21 INFO  : Context for 'APU' is selected.
03:32:23 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
03:32:23 INFO  : 'configparams force-mem-access 1' command is executed.
03:32:23 INFO  : Context for 'APU' is selected.
03:32:23 INFO  : 'stop' command is executed.
03:32:24 INFO  : 'ps7_init' command is executed.
03:32:24 INFO  : 'ps7_post_config' command is executed.
03:32:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:32:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:32:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:32:25 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:32:25 INFO  : 'configparams force-mem-access 0' command is executed.
03:32:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

03:32:25 INFO  : Memory regions updated for context APU
03:32:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:32:25 INFO  : 'con' command is executed.
03:32:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

03:32:25 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
03:36:15 INFO  : Disconnected from the channel tcfchan#106.
03:36:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
03:36:16 INFO  : 'fpga -state' command is executed.
03:36:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:36:16 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
03:36:16 INFO  : 'jtag frequency' command is executed.
03:36:16 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:36:16 INFO  : Context for 'APU' is selected.
03:36:18 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
03:36:18 INFO  : 'configparams force-mem-access 1' command is executed.
03:36:18 INFO  : Context for 'APU' is selected.
03:36:18 INFO  : 'stop' command is executed.
03:36:18 INFO  : 'ps7_init' command is executed.
03:36:18 INFO  : 'ps7_post_config' command is executed.
03:36:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:36:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:36:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:36:18 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:36:18 INFO  : 'configparams force-mem-access 0' command is executed.
03:36:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

03:36:18 INFO  : Memory regions updated for context APU
03:36:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:36:18 INFO  : 'con' command is executed.
03:36:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

03:36:18 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
03:36:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:36:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
03:36:30 INFO  : FPGA configured successfully with bitstream "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
03:36:34 INFO  : Disconnected from the channel tcfchan#107.
03:36:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
03:36:35 INFO  : 'fpga -state' command is executed.
03:36:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:36:35 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
03:36:35 INFO  : 'jtag frequency' command is executed.
03:36:35 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:36:36 INFO  : Context for 'APU' is selected.
03:36:37 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
03:36:37 INFO  : 'configparams force-mem-access 1' command is executed.
03:36:38 INFO  : Context for 'APU' is selected.
03:36:38 INFO  : 'stop' command is executed.
03:36:38 INFO  : 'ps7_init' command is executed.
03:36:38 INFO  : 'ps7_post_config' command is executed.
03:36:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:36:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:36:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:36:40 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:36:40 INFO  : 'configparams force-mem-access 0' command is executed.
03:36:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

03:36:40 INFO  : Memory regions updated for context APU
03:36:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:36:40 INFO  : 'con' command is executed.
03:36:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

03:36:40 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
03:38:57 INFO  : Disconnected from the channel tcfchan#108.
03:38:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
03:38:58 INFO  : 'fpga -state' command is executed.
03:38:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:38:59 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
03:38:59 INFO  : 'jtag frequency' command is executed.
03:38:59 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:38:59 INFO  : Context for 'APU' is selected.
03:39:00 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
03:39:00 INFO  : 'configparams force-mem-access 1' command is executed.
03:39:00 INFO  : Context for 'APU' is selected.
03:39:00 INFO  : 'stop' command is executed.
03:39:00 INFO  : 'ps7_init' command is executed.
03:39:00 INFO  : 'ps7_post_config' command is executed.
03:39:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:39:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:39:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:39:01 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:39:01 INFO  : 'configparams force-mem-access 0' command is executed.
03:39:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

03:39:01 INFO  : Memory regions updated for context APU
03:39:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:39:01 INFO  : 'con' command is executed.
03:39:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

03:39:01 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
03:40:12 INFO  : Disconnected from the channel tcfchan#109.
03:40:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
03:40:13 INFO  : 'fpga -state' command is executed.
03:40:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:40:13 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
03:40:13 INFO  : 'jtag frequency' command is executed.
03:40:13 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:40:13 INFO  : Context for 'APU' is selected.
03:40:14 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
03:40:14 INFO  : 'configparams force-mem-access 1' command is executed.
03:40:14 INFO  : Context for 'APU' is selected.
03:40:14 INFO  : 'stop' command is executed.
03:40:15 INFO  : 'ps7_init' command is executed.
03:40:15 INFO  : 'ps7_post_config' command is executed.
03:40:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:40:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:40:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:40:15 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:40:15 INFO  : 'configparams force-mem-access 0' command is executed.
03:40:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

03:40:15 INFO  : Memory regions updated for context APU
03:40:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:40:15 INFO  : 'con' command is executed.
03:40:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

03:40:15 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
03:41:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:41:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
03:41:09 INFO  : FPGA configured successfully with bitstream "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
03:41:14 INFO  : Disconnected from the channel tcfchan#110.
03:41:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
03:41:16 INFO  : 'fpga -state' command is executed.
03:41:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:41:16 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
03:41:16 INFO  : 'jtag frequency' command is executed.
03:41:16 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:41:17 INFO  : Context for 'APU' is selected.
03:41:18 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
03:41:18 INFO  : 'configparams force-mem-access 1' command is executed.
03:41:19 INFO  : Context for 'APU' is selected.
03:41:19 INFO  : 'stop' command is executed.
03:41:19 INFO  : 'ps7_init' command is executed.
03:41:19 INFO  : 'ps7_post_config' command is executed.
03:41:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:41:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:41:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:41:21 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:41:21 INFO  : 'configparams force-mem-access 0' command is executed.
03:41:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

03:41:21 INFO  : Memory regions updated for context APU
03:41:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:41:22 INFO  : 'con' command is executed.
03:41:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

03:41:22 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
03:42:48 INFO  : Disconnected from the channel tcfchan#111.
03:42:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
03:42:49 INFO  : 'fpga -state' command is executed.
03:42:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:42:50 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
03:42:50 INFO  : 'jtag frequency' command is executed.
03:42:50 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:42:50 INFO  : Context for 'APU' is selected.
03:42:51 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
03:42:51 INFO  : 'configparams force-mem-access 1' command is executed.
03:42:51 INFO  : Context for 'APU' is selected.
03:42:51 INFO  : 'stop' command is executed.
03:42:52 INFO  : 'ps7_init' command is executed.
03:42:52 INFO  : 'ps7_post_config' command is executed.
03:42:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:42:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:42:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:42:52 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:42:52 INFO  : 'configparams force-mem-access 0' command is executed.
03:42:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

03:42:52 INFO  : Memory regions updated for context APU
03:42:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:42:52 INFO  : 'con' command is executed.
03:42:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

03:42:52 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
03:42:59 INFO  : Disconnected from the channel tcfchan#112.
03:43:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
03:43:00 INFO  : 'fpga -state' command is executed.
03:43:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:43:00 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
03:43:00 INFO  : 'jtag frequency' command is executed.
03:43:00 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:43:00 INFO  : Context for 'APU' is selected.
03:43:02 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
03:43:02 INFO  : 'configparams force-mem-access 1' command is executed.
03:43:02 INFO  : Context for 'APU' is selected.
03:43:02 INFO  : 'stop' command is executed.
03:43:02 INFO  : 'ps7_init' command is executed.
03:43:02 INFO  : 'ps7_post_config' command is executed.
03:43:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:43:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:43:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:43:02 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:43:02 INFO  : 'configparams force-mem-access 0' command is executed.
03:43:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

03:43:02 INFO  : Memory regions updated for context APU
03:43:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:43:02 INFO  : 'con' command is executed.
03:43:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

03:43:02 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
03:44:15 INFO  : Disconnected from the channel tcfchan#113.
03:44:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
03:44:16 INFO  : 'fpga -state' command is executed.
03:44:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:44:16 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
03:44:16 INFO  : 'jtag frequency' command is executed.
03:44:16 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:44:16 INFO  : Context for 'APU' is selected.
03:44:18 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
03:44:18 INFO  : 'configparams force-mem-access 1' command is executed.
03:44:18 INFO  : Context for 'APU' is selected.
03:44:18 INFO  : 'stop' command is executed.
03:44:18 INFO  : 'ps7_init' command is executed.
03:44:18 INFO  : 'ps7_post_config' command is executed.
03:44:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:44:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:44:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:44:19 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:44:19 INFO  : 'configparams force-mem-access 0' command is executed.
03:44:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

03:44:19 INFO  : Memory regions updated for context APU
03:44:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:44:19 INFO  : 'con' command is executed.
03:44:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

03:44:19 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
03:44:40 INFO  : Disconnected from the channel tcfchan#114.
03:44:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
03:44:41 INFO  : 'fpga -state' command is executed.
03:44:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:44:41 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
03:44:41 INFO  : 'jtag frequency' command is executed.
03:44:41 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:44:41 INFO  : Context for 'APU' is selected.
03:44:43 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
03:44:43 INFO  : 'configparams force-mem-access 1' command is executed.
03:44:43 INFO  : Context for 'APU' is selected.
03:44:43 INFO  : 'stop' command is executed.
03:44:43 INFO  : 'ps7_init' command is executed.
03:44:43 INFO  : 'ps7_post_config' command is executed.
03:44:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:44:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:44:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:44:43 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:44:43 INFO  : 'configparams force-mem-access 0' command is executed.
03:44:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

03:44:43 INFO  : Memory regions updated for context APU
03:44:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:44:43 INFO  : 'con' command is executed.
03:44:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

03:44:43 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
03:52:14 INFO  : Disconnected from the channel tcfchan#115.
03:52:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
03:52:15 INFO  : 'fpga -state' command is executed.
03:52:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:52:15 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
03:52:15 INFO  : 'jtag frequency' command is executed.
03:52:15 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:52:15 INFO  : Context for 'APU' is selected.
03:52:17 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
03:52:17 INFO  : 'configparams force-mem-access 1' command is executed.
03:52:17 INFO  : Context for 'APU' is selected.
03:52:17 INFO  : 'stop' command is executed.
03:52:17 INFO  : 'ps7_init' command is executed.
03:52:17 INFO  : 'ps7_post_config' command is executed.
03:52:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:52:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:52:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:52:18 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:52:18 INFO  : 'configparams force-mem-access 0' command is executed.
03:52:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

03:52:18 INFO  : Memory regions updated for context APU
03:52:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:52:18 INFO  : 'con' command is executed.
03:52:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

03:52:18 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
03:52:44 INFO  : Disconnected from the channel tcfchan#116.
03:52:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
03:52:45 INFO  : 'fpga -state' command is executed.
03:52:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:52:46 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
03:52:46 INFO  : 'jtag frequency' command is executed.
03:52:46 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:52:46 INFO  : Context for 'APU' is selected.
03:52:47 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
03:52:47 INFO  : 'configparams force-mem-access 1' command is executed.
03:52:47 INFO  : Context for 'APU' is selected.
03:52:47 INFO  : 'stop' command is executed.
03:52:48 INFO  : 'ps7_init' command is executed.
03:52:48 INFO  : 'ps7_post_config' command is executed.
03:52:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:52:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:52:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:52:48 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:52:48 INFO  : 'configparams force-mem-access 0' command is executed.
03:52:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

03:52:48 INFO  : Memory regions updated for context APU
03:52:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:52:48 INFO  : 'con' command is executed.
03:52:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

03:52:48 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
03:57:33 INFO  : Disconnected from the channel tcfchan#117.
03:57:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
03:57:34 INFO  : 'fpga -state' command is executed.
03:57:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:57:35 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
03:57:35 INFO  : 'jtag frequency' command is executed.
03:57:35 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:57:35 INFO  : Context for 'APU' is selected.
03:57:36 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
03:57:36 INFO  : 'configparams force-mem-access 1' command is executed.
03:57:36 INFO  : Context for 'APU' is selected.
03:57:36 INFO  : 'stop' command is executed.
03:57:36 INFO  : 'ps7_init' command is executed.
03:57:36 INFO  : 'ps7_post_config' command is executed.
03:57:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:57:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:57:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:57:37 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:57:37 INFO  : 'configparams force-mem-access 0' command is executed.
03:57:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

03:57:37 INFO  : Memory regions updated for context APU
03:57:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:57:37 INFO  : 'con' command is executed.
03:57:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

03:57:37 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
04:33:34 INFO  : Disconnected from the channel tcfchan#118.
04:33:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
04:33:35 INFO  : 'fpga -state' command is executed.
04:33:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:33:35 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
04:33:35 INFO  : 'jtag frequency' command is executed.
04:33:35 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
04:33:35 INFO  : Context for 'APU' is selected.
04:33:37 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
04:33:37 INFO  : 'configparams force-mem-access 1' command is executed.
04:33:37 INFO  : Context for 'APU' is selected.
04:33:37 INFO  : 'stop' command is executed.
04:33:37 INFO  : 'ps7_init' command is executed.
04:33:37 INFO  : 'ps7_post_config' command is executed.
04:33:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:33:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
04:33:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:33:37 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:33:37 INFO  : 'configparams force-mem-access 0' command is executed.
04:33:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

04:33:38 INFO  : Memory regions updated for context APU
04:33:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:33:38 INFO  : 'con' command is executed.
04:33:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

04:33:38 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
04:33:49 INFO  : Disconnected from the channel tcfchan#119.
04:33:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
04:33:50 INFO  : 'fpga -state' command is executed.
04:33:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:33:50 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
04:33:50 INFO  : 'jtag frequency' command is executed.
04:33:50 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
04:33:50 INFO  : Context for 'APU' is selected.
04:33:52 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
04:33:52 INFO  : 'configparams force-mem-access 1' command is executed.
04:33:52 INFO  : Context for 'APU' is selected.
04:33:52 INFO  : 'stop' command is executed.
04:33:52 INFO  : 'ps7_init' command is executed.
04:33:52 INFO  : 'ps7_post_config' command is executed.
04:33:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:33:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
04:33:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:33:52 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:33:52 INFO  : 'configparams force-mem-access 0' command is executed.
04:33:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

04:33:52 INFO  : Memory regions updated for context APU
04:33:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:33:52 INFO  : 'con' command is executed.
04:33:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

04:33:52 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
04:37:14 INFO  : Disconnected from the channel tcfchan#120.
04:37:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
04:37:16 INFO  : 'fpga -state' command is executed.
04:37:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:37:16 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
04:37:16 INFO  : 'jtag frequency' command is executed.
04:37:16 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
04:37:16 INFO  : Context for 'APU' is selected.
04:37:17 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
04:37:17 INFO  : 'configparams force-mem-access 1' command is executed.
04:37:17 INFO  : Context for 'APU' is selected.
04:37:17 INFO  : 'stop' command is executed.
04:37:17 INFO  : 'ps7_init' command is executed.
04:37:17 INFO  : 'ps7_post_config' command is executed.
04:37:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:37:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
04:37:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:37:18 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:37:18 INFO  : 'configparams force-mem-access 0' command is executed.
04:37:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

04:37:18 INFO  : Memory regions updated for context APU
04:37:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:37:18 INFO  : 'con' command is executed.
04:37:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

04:37:18 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
04:37:23 INFO  : Disconnected from the channel tcfchan#121.
04:37:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
04:37:24 INFO  : 'fpga -state' command is executed.
04:37:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:37:24 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
04:37:24 INFO  : 'jtag frequency' command is executed.
04:37:24 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
04:37:24 INFO  : Context for 'APU' is selected.
04:37:26 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
04:37:26 INFO  : 'configparams force-mem-access 1' command is executed.
04:37:26 INFO  : Context for 'APU' is selected.
04:37:26 INFO  : 'stop' command is executed.
04:37:26 INFO  : 'ps7_init' command is executed.
04:37:26 INFO  : 'ps7_post_config' command is executed.
04:37:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:37:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
04:37:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:37:26 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:37:26 INFO  : 'configparams force-mem-access 0' command is executed.
04:37:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

04:37:26 INFO  : Memory regions updated for context APU
04:37:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:37:26 INFO  : 'con' command is executed.
04:37:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

04:37:26 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
04:37:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:37:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
04:37:36 INFO  : FPGA configured successfully with bitstream "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
04:37:39 INFO  : Disconnected from the channel tcfchan#122.
04:37:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
04:37:41 INFO  : 'fpga -state' command is executed.
04:37:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:37:41 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
04:37:41 INFO  : 'jtag frequency' command is executed.
04:37:41 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
04:37:42 INFO  : Context for 'APU' is selected.
04:37:43 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
04:37:43 INFO  : 'configparams force-mem-access 1' command is executed.
04:37:43 INFO  : Context for 'APU' is selected.
04:37:43 INFO  : 'stop' command is executed.
04:37:44 INFO  : 'ps7_init' command is executed.
04:37:44 INFO  : 'ps7_post_config' command is executed.
04:37:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:37:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
04:37:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:37:45 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:37:45 INFO  : 'configparams force-mem-access 0' command is executed.
04:37:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

04:37:45 INFO  : Memory regions updated for context APU
04:37:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:37:45 INFO  : 'con' command is executed.
04:37:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

04:37:45 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
04:39:10 INFO  : Disconnected from the channel tcfchan#123.
04:39:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
04:39:11 INFO  : 'fpga -state' command is executed.
04:39:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:39:11 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
04:39:11 INFO  : 'jtag frequency' command is executed.
04:39:11 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
04:39:11 INFO  : Context for 'APU' is selected.
04:39:13 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
04:39:13 INFO  : 'configparams force-mem-access 1' command is executed.
04:39:13 INFO  : Context for 'APU' is selected.
04:39:13 INFO  : 'stop' command is executed.
04:39:13 INFO  : 'ps7_init' command is executed.
04:39:13 INFO  : 'ps7_post_config' command is executed.
04:39:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:39:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
04:39:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:39:13 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:39:13 INFO  : 'configparams force-mem-access 0' command is executed.
04:39:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

04:39:13 INFO  : Memory regions updated for context APU
04:39:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:39:13 INFO  : 'con' command is executed.
04:39:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

04:39:13 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
04:40:16 INFO  : Disconnected from the channel tcfchan#124.
04:40:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
04:40:17 INFO  : 'fpga -state' command is executed.
04:40:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:40:17 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
04:40:17 INFO  : 'jtag frequency' command is executed.
04:40:17 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
04:40:17 INFO  : Context for 'APU' is selected.
04:40:19 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
04:40:19 INFO  : 'configparams force-mem-access 1' command is executed.
04:40:19 INFO  : Context for 'APU' is selected.
04:40:19 INFO  : 'stop' command is executed.
04:40:19 INFO  : 'ps7_init' command is executed.
04:40:19 INFO  : 'ps7_post_config' command is executed.
04:40:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:40:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
04:40:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:40:19 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:40:19 INFO  : 'configparams force-mem-access 0' command is executed.
04:40:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

04:40:19 INFO  : Memory regions updated for context APU
04:40:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:40:19 INFO  : 'con' command is executed.
04:40:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

04:40:19 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
04:41:01 INFO  : Disconnected from the channel tcfchan#125.
04:41:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
04:41:02 INFO  : 'fpga -state' command is executed.
04:41:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:41:02 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
04:41:02 INFO  : 'jtag frequency' command is executed.
04:41:02 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
04:41:02 INFO  : Context for 'APU' is selected.
04:41:03 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
04:41:03 INFO  : 'configparams force-mem-access 1' command is executed.
04:41:03 INFO  : Context for 'APU' is selected.
04:41:03 INFO  : 'stop' command is executed.
04:41:04 INFO  : 'ps7_init' command is executed.
04:41:04 INFO  : 'ps7_post_config' command is executed.
04:41:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:41:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
04:41:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:41:04 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:41:04 INFO  : 'configparams force-mem-access 0' command is executed.
04:41:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

04:41:04 INFO  : Memory regions updated for context APU
04:41:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:41:04 INFO  : 'con' command is executed.
04:41:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

04:41:04 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
04:42:06 INFO  : Disconnected from the channel tcfchan#126.
04:42:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
04:42:08 INFO  : 'fpga -state' command is executed.
04:42:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:42:08 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
04:42:08 INFO  : 'jtag frequency' command is executed.
04:42:08 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
04:42:08 INFO  : Context for 'APU' is selected.
04:42:09 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
04:42:09 INFO  : 'configparams force-mem-access 1' command is executed.
04:42:09 INFO  : Context for 'APU' is selected.
04:42:09 INFO  : 'stop' command is executed.
04:42:10 INFO  : 'ps7_init' command is executed.
04:42:10 INFO  : 'ps7_post_config' command is executed.
04:42:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:42:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
04:42:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:42:10 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:42:10 INFO  : 'configparams force-mem-access 0' command is executed.
04:42:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

04:42:10 INFO  : Memory regions updated for context APU
04:42:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:42:10 INFO  : 'con' command is executed.
04:42:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

04:42:10 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
04:44:45 INFO  : Disconnected from the channel tcfchan#127.
04:44:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
04:44:46 INFO  : 'fpga -state' command is executed.
04:44:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:44:46 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
04:44:46 INFO  : 'jtag frequency' command is executed.
04:44:46 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
04:44:46 INFO  : Context for 'APU' is selected.
04:44:47 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
04:44:47 INFO  : 'configparams force-mem-access 1' command is executed.
04:44:47 INFO  : Context for 'APU' is selected.
04:44:47 INFO  : 'stop' command is executed.
04:44:48 INFO  : 'ps7_init' command is executed.
04:44:48 INFO  : 'ps7_post_config' command is executed.
04:44:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:44:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
04:44:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:44:48 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:44:48 INFO  : 'configparams force-mem-access 0' command is executed.
04:44:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

04:44:48 INFO  : Memory regions updated for context APU
04:44:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:44:48 INFO  : 'con' command is executed.
04:44:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

04:44:48 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
04:44:58 INFO  : Disconnected from the channel tcfchan#128.
04:44:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
04:44:59 INFO  : 'fpga -state' command is executed.
04:45:05 INFO  : Memory regions updated for context APU
04:45:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:45:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
04:45:11 INFO  : FPGA configured successfully with bitstream "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
04:45:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
04:45:13 INFO  : 'fpga -state' command is executed.
04:45:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:45:13 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
04:45:13 INFO  : 'jtag frequency' command is executed.
04:45:13 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
04:45:14 INFO  : Context for 'APU' is selected.
04:45:14 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
04:45:14 INFO  : 'configparams force-mem-access 1' command is executed.
04:45:14 INFO  : Context for 'APU' is selected.
04:45:14 INFO  : 'stop' command is executed.
04:45:14 INFO  : 'ps7_init' command is executed.
04:45:14 INFO  : 'ps7_post_config' command is executed.
04:45:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:45:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
04:45:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:45:14 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:45:14 INFO  : 'configparams force-mem-access 0' command is executed.
04:45:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

04:45:15 INFO  : Memory regions updated for context APU
04:45:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:45:15 INFO  : 'con' command is executed.
04:45:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

04:45:15 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
04:46:34 INFO  : Disconnected from the channel tcfchan#129.
04:46:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
04:46:35 INFO  : 'fpga -state' command is executed.
04:46:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:46:36 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
04:46:36 INFO  : 'jtag frequency' command is executed.
04:46:36 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
04:46:36 INFO  : Context for 'APU' is selected.
04:46:37 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
04:46:37 INFO  : 'configparams force-mem-access 1' command is executed.
04:46:37 INFO  : Context for 'APU' is selected.
04:46:37 INFO  : 'stop' command is executed.
04:46:37 INFO  : 'ps7_init' command is executed.
04:46:37 INFO  : 'ps7_post_config' command is executed.
04:46:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:46:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
04:46:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:46:38 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:46:38 INFO  : 'configparams force-mem-access 0' command is executed.
04:46:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

04:46:38 INFO  : Memory regions updated for context APU
04:46:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:46:38 INFO  : 'con' command is executed.
04:46:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

04:46:38 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
04:46:43 INFO  : Disconnected from the channel tcfchan#130.
04:46:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
04:46:44 INFO  : 'fpga -state' command is executed.
04:46:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:46:45 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
04:46:45 INFO  : 'jtag frequency' command is executed.
04:46:45 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
04:46:45 INFO  : Context for 'APU' is selected.
04:46:46 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
04:46:46 INFO  : 'configparams force-mem-access 1' command is executed.
04:46:46 INFO  : Context for 'APU' is selected.
04:46:46 INFO  : 'stop' command is executed.
04:46:46 INFO  : 'ps7_init' command is executed.
04:46:46 INFO  : 'ps7_post_config' command is executed.
04:46:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:46:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
04:46:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:46:47 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:46:47 INFO  : 'configparams force-mem-access 0' command is executed.
04:46:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

04:46:47 INFO  : Memory regions updated for context APU
04:46:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:46:47 INFO  : 'con' command is executed.
04:46:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

04:46:47 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
04:46:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:46:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
04:46:58 INFO  : FPGA configured successfully with bitstream "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
04:47:01 INFO  : Disconnected from the channel tcfchan#131.
04:47:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
04:47:02 INFO  : 'fpga -state' command is executed.
04:47:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:47:02 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
04:47:02 INFO  : 'jtag frequency' command is executed.
04:47:02 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
04:47:02 INFO  : Context for 'APU' is selected.
04:47:04 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
04:47:04 INFO  : 'configparams force-mem-access 1' command is executed.
04:47:04 INFO  : Context for 'APU' is selected.
04:47:04 INFO  : 'stop' command is executed.
04:47:05 INFO  : 'ps7_init' command is executed.
04:47:05 INFO  : 'ps7_post_config' command is executed.
04:47:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:47:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
04:47:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:47:06 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:47:06 INFO  : 'configparams force-mem-access 0' command is executed.
04:47:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

04:47:06 INFO  : Memory regions updated for context APU
04:47:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:47:06 INFO  : 'con' command is executed.
04:47:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

04:47:06 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
04:48:45 INFO  : Disconnected from the channel tcfchan#132.
04:48:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
04:48:46 INFO  : 'fpga -state' command is executed.
04:48:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:48:46 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
04:48:46 INFO  : 'jtag frequency' command is executed.
04:48:46 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
04:48:46 INFO  : Context for 'APU' is selected.
04:48:47 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
04:48:47 INFO  : 'configparams force-mem-access 1' command is executed.
04:48:47 INFO  : Context for 'APU' is selected.
04:48:47 INFO  : 'stop' command is executed.
04:48:48 INFO  : 'ps7_init' command is executed.
04:48:48 INFO  : 'ps7_post_config' command is executed.
04:48:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:48:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
04:48:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:48:48 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:48:48 INFO  : 'configparams force-mem-access 0' command is executed.
04:48:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

04:48:48 INFO  : Memory regions updated for context APU
04:48:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:48:48 INFO  : 'con' command is executed.
04:48:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

04:48:48 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
04:49:21 INFO  : Disconnected from the channel tcfchan#133.
04:49:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
04:49:22 INFO  : 'fpga -state' command is executed.
04:49:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:49:22 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
04:49:22 INFO  : 'jtag frequency' command is executed.
04:49:22 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
04:49:22 INFO  : Context for 'APU' is selected.
04:49:24 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
04:49:24 INFO  : 'configparams force-mem-access 1' command is executed.
04:49:24 INFO  : Context for 'APU' is selected.
04:49:24 INFO  : 'stop' command is executed.
04:49:24 INFO  : 'ps7_init' command is executed.
04:49:24 INFO  : 'ps7_post_config' command is executed.
04:49:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:49:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
04:49:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:49:24 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:49:24 INFO  : 'configparams force-mem-access 0' command is executed.
04:49:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

04:49:24 INFO  : Memory regions updated for context APU
04:49:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:49:24 INFO  : 'con' command is executed.
04:49:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

04:49:24 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
05:09:34 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1559592559443,  Project:1559578693639
05:09:34 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
05:09:42 INFO  : Copied contents of C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
05:09:44 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
05:09:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core DSP_register of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss line 196 - No IP instance named DSP_DSP_register_0 present in hardware design

05:09:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

05:09:45 ERROR : Failed to call sync_sw_with_hw_change
Reason: ERROR: [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.

05:09:45 ERROR : Error updating BSP project MSS files.
05:09:46 INFO  : Updating hardware inferred compiler options for hello.
05:09:46 INFO  : Clearing existing target manager status.
05:11:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:11:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
05:11:43 INFO  : FPGA configured successfully with bitstream "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
05:11:51 INFO  : Disconnected from the channel tcfchan#134.
05:11:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
05:11:53 INFO  : 'fpga -state' command is executed.
05:11:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:11:53 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
05:11:53 INFO  : 'jtag frequency' command is executed.
05:11:53 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
05:11:54 INFO  : Context for 'APU' is selected.
05:11:54 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
05:11:54 INFO  : 'configparams force-mem-access 1' command is executed.
05:11:54 INFO  : Context for 'APU' is selected.
05:11:55 INFO  : 'stop' command is executed.
05:11:57 INFO  : 'ps7_init' command is executed.
05:11:57 INFO  : 'ps7_post_config' command is executed.
05:11:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:11:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
05:11:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:12:00 ERROR : Memory write error at 0x100000. AP transaction timeout
05:12:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
----------------End of Script----------------

05:12:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:12:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
05:12:22 INFO  : FPGA configured successfully with bitstream "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
05:12:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
05:12:25 INFO  : 'fpga -state' command is executed.
05:12:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:12:26 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
05:12:26 INFO  : 'jtag frequency' command is executed.
05:12:26 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
05:12:26 INFO  : Context for 'APU' is selected.
05:12:26 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
05:12:26 INFO  : 'configparams force-mem-access 1' command is executed.
05:12:26 INFO  : Context for 'APU' is selected.
05:12:26 INFO  : 'stop' command is executed.
05:12:26 INFO  : 'ps7_init' command is executed.
05:12:26 INFO  : 'ps7_post_config' command is executed.
05:12:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:12:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
05:12:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:12:27 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:12:27 INFO  : 'configparams force-mem-access 0' command is executed.
05:12:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

05:12:27 INFO  : Memory regions updated for context APU
05:12:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:12:27 INFO  : 'con' command is executed.
05:12:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

05:12:27 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
05:13:41 INFO  : Disconnected from the channel tcfchan#135.
05:13:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
05:13:42 INFO  : 'fpga -state' command is executed.
05:13:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:13:42 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
05:13:42 INFO  : 'jtag frequency' command is executed.
05:13:42 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
05:13:42 INFO  : Context for 'APU' is selected.
05:13:44 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
05:13:44 INFO  : 'configparams force-mem-access 1' command is executed.
05:13:44 INFO  : Context for 'APU' is selected.
05:13:44 INFO  : 'stop' command is executed.
05:13:44 INFO  : 'ps7_init' command is executed.
05:13:44 INFO  : 'ps7_post_config' command is executed.
05:13:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:13:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
05:13:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:13:44 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:13:44 INFO  : 'configparams force-mem-access 0' command is executed.
05:13:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

05:13:44 INFO  : Memory regions updated for context APU
05:13:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:13:45 INFO  : 'con' command is executed.
05:13:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

05:13:45 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
05:14:14 INFO  : Disconnected from the channel tcfchan#136.
05:14:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
05:14:15 INFO  : 'fpga -state' command is executed.
05:14:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:14:15 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
05:14:15 INFO  : 'jtag frequency' command is executed.
05:14:15 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
05:14:15 INFO  : Context for 'APU' is selected.
05:14:15 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
05:14:15 INFO  : 'configparams force-mem-access 1' command is executed.
05:14:15 INFO  : Context for 'APU' is selected.
05:14:15 INFO  : 'stop' command is executed.
05:14:15 INFO  : 'ps7_init' command is executed.
05:14:15 INFO  : 'ps7_post_config' command is executed.
05:14:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:14:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
05:14:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:14:16 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:14:16 INFO  : 'configparams force-mem-access 0' command is executed.
05:14:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

05:14:16 INFO  : Memory regions updated for context APU
05:14:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:14:16 INFO  : 'con' command is executed.
05:14:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

05:14:16 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
05:14:34 INFO  : Disconnected from the channel tcfchan#137.
05:14:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
05:14:35 INFO  : 'fpga -state' command is executed.
05:14:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:14:36 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
05:14:36 INFO  : 'jtag frequency' command is executed.
05:14:36 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
05:14:36 INFO  : Context for 'APU' is selected.
05:14:36 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
05:14:36 INFO  : 'configparams force-mem-access 1' command is executed.
05:14:36 INFO  : Context for 'APU' is selected.
05:14:36 INFO  : 'stop' command is executed.
05:14:36 INFO  : 'ps7_init' command is executed.
05:14:36 INFO  : 'ps7_post_config' command is executed.
05:14:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:14:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
05:14:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:14:36 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:14:36 INFO  : 'configparams force-mem-access 0' command is executed.
05:14:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

05:14:36 INFO  : Memory regions updated for context APU
05:14:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:14:36 INFO  : 'con' command is executed.
05:14:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

05:14:36 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
05:14:47 INFO  : Disconnected from the channel tcfchan#138.
05:14:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
05:14:48 INFO  : 'fpga -state' command is executed.
05:14:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:14:48 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
05:14:48 INFO  : 'jtag frequency' command is executed.
05:14:48 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
05:14:48 INFO  : Context for 'APU' is selected.
05:14:48 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
05:14:48 INFO  : 'configparams force-mem-access 1' command is executed.
05:14:48 INFO  : Context for 'APU' is selected.
05:14:48 INFO  : 'stop' command is executed.
05:14:49 INFO  : 'ps7_init' command is executed.
05:14:49 INFO  : 'ps7_post_config' command is executed.
05:14:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:14:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
05:14:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:14:49 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:14:49 INFO  : 'configparams force-mem-access 0' command is executed.
05:14:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

05:14:49 INFO  : Memory regions updated for context APU
05:14:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:14:49 INFO  : 'con' command is executed.
05:14:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

05:14:49 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
05:15:54 INFO  : Disconnected from the channel tcfchan#139.
05:15:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
05:15:55 INFO  : 'fpga -state' command is executed.
05:15:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:15:55 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
05:15:55 INFO  : 'jtag frequency' command is executed.
05:15:55 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
05:15:55 INFO  : Context for 'APU' is selected.
05:15:56 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
05:15:56 INFO  : 'configparams force-mem-access 1' command is executed.
05:15:56 INFO  : Context for 'APU' is selected.
05:15:56 INFO  : 'stop' command is executed.
05:15:56 INFO  : 'ps7_init' command is executed.
05:15:56 INFO  : 'ps7_post_config' command is executed.
05:15:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:15:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
05:15:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:15:56 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:15:56 INFO  : 'configparams force-mem-access 0' command is executed.
05:15:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

05:15:56 INFO  : Memory regions updated for context APU
05:15:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:15:56 INFO  : 'con' command is executed.
05:15:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

05:15:56 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
05:16:25 INFO  : Disconnected from the channel tcfchan#140.
05:16:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
05:16:26 INFO  : 'fpga -state' command is executed.
05:16:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:16:26 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
05:16:26 INFO  : 'jtag frequency' command is executed.
05:16:26 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
05:16:26 INFO  : Context for 'APU' is selected.
05:16:26 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
05:16:26 INFO  : 'configparams force-mem-access 1' command is executed.
05:16:26 INFO  : Context for 'APU' is selected.
05:16:26 INFO  : 'stop' command is executed.
05:16:26 INFO  : 'ps7_init' command is executed.
05:16:26 INFO  : 'ps7_post_config' command is executed.
05:16:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:16:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
05:16:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:16:27 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:16:27 INFO  : 'configparams force-mem-access 0' command is executed.
05:16:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

05:16:27 INFO  : Memory regions updated for context APU
05:16:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:16:27 INFO  : 'con' command is executed.
05:16:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

05:16:27 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
05:19:54 INFO  : Disconnected from the channel tcfchan#141.
05:19:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
05:19:55 INFO  : 'fpga -state' command is executed.
05:19:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:19:55 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
05:19:55 INFO  : 'jtag frequency' command is executed.
05:19:55 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
05:19:55 INFO  : Context for 'APU' is selected.
05:19:55 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
05:19:55 INFO  : 'configparams force-mem-access 1' command is executed.
05:19:55 INFO  : Context for 'APU' is selected.
05:19:55 INFO  : 'stop' command is executed.
05:19:55 INFO  : 'ps7_init' command is executed.
05:19:55 INFO  : 'ps7_post_config' command is executed.
05:19:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:19:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
05:19:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:19:56 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:19:56 INFO  : 'configparams force-mem-access 0' command is executed.
05:19:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

05:19:56 INFO  : Memory regions updated for context APU
05:19:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:19:56 INFO  : 'con' command is executed.
05:19:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

05:19:56 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
05:20:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:20:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
05:20:10 INFO  : FPGA configured successfully with bitstream "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
05:20:15 INFO  : Disconnected from the channel tcfchan#142.
05:20:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
05:20:17 INFO  : 'fpga -state' command is executed.
05:20:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:20:17 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
05:20:17 INFO  : 'jtag frequency' command is executed.
05:20:17 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
05:20:18 INFO  : Context for 'APU' is selected.
05:20:18 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
05:20:18 INFO  : 'configparams force-mem-access 1' command is executed.
05:20:18 INFO  : Context for 'APU' is selected.
05:20:18 INFO  : 'stop' command is executed.
05:20:19 INFO  : 'ps7_init' command is executed.
05:20:19 INFO  : 'ps7_post_config' command is executed.
05:20:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:20:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
05:20:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:20:20 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:20:20 INFO  : 'configparams force-mem-access 0' command is executed.
05:20:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

05:20:20 INFO  : Memory regions updated for context APU
05:20:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:20:20 INFO  : 'con' command is executed.
05:20:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

05:20:20 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
05:20:41 INFO  : Disconnected from the channel tcfchan#143.
05:20:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
05:20:42 INFO  : 'fpga -state' command is executed.
05:20:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:20:42 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
05:20:42 INFO  : 'jtag frequency' command is executed.
05:20:42 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
05:20:42 INFO  : Context for 'APU' is selected.
05:20:42 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
05:20:42 INFO  : 'configparams force-mem-access 1' command is executed.
05:20:42 INFO  : Context for 'APU' is selected.
05:20:42 INFO  : 'stop' command is executed.
05:20:42 INFO  : 'ps7_init' command is executed.
05:20:42 INFO  : 'ps7_post_config' command is executed.
05:20:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:20:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
05:20:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:20:43 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:20:43 INFO  : 'configparams force-mem-access 0' command is executed.
05:20:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

05:20:43 INFO  : Memory regions updated for context APU
05:20:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:20:43 INFO  : 'con' command is executed.
05:20:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

05:20:43 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
05:21:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:21:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
05:21:07 INFO  : FPGA configured successfully with bitstream "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
05:21:10 INFO  : Disconnected from the channel tcfchan#144.
05:21:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
05:21:11 INFO  : 'fpga -state' command is executed.
05:21:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:21:11 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
05:21:11 INFO  : 'jtag frequency' command is executed.
05:21:11 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
05:21:11 INFO  : Context for 'APU' is selected.
05:21:11 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
05:21:12 INFO  : 'configparams force-mem-access 1' command is executed.
05:21:12 INFO  : Context for 'APU' is selected.
05:21:12 INFO  : 'stop' command is executed.
05:21:12 INFO  : 'ps7_init' command is executed.
05:21:12 INFO  : 'ps7_post_config' command is executed.
05:21:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:21:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
05:21:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:21:13 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:21:13 INFO  : 'configparams force-mem-access 0' command is executed.
05:21:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

05:21:13 INFO  : Memory regions updated for context APU
05:21:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:21:14 INFO  : 'con' command is executed.
05:21:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

05:21:14 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
05:22:13 INFO  : Disconnected from the channel tcfchan#145.
05:22:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
05:22:14 INFO  : 'fpga -state' command is executed.
05:22:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:22:14 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
05:22:14 INFO  : 'jtag frequency' command is executed.
05:22:14 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
05:22:14 INFO  : Context for 'APU' is selected.
05:22:14 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
05:22:14 INFO  : 'configparams force-mem-access 1' command is executed.
05:22:14 INFO  : Context for 'APU' is selected.
05:22:14 INFO  : 'stop' command is executed.
05:22:15 INFO  : 'ps7_init' command is executed.
05:22:15 INFO  : 'ps7_post_config' command is executed.
05:22:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:22:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
05:22:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:22:15 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:22:15 INFO  : 'configparams force-mem-access 0' command is executed.
05:22:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

05:22:15 INFO  : Memory regions updated for context APU
05:22:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:22:15 INFO  : 'con' command is executed.
05:22:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

05:22:15 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
05:23:29 INFO  : Disconnected from the channel tcfchan#146.
05:23:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
05:23:30 INFO  : 'fpga -state' command is executed.
05:23:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:23:31 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
05:23:31 INFO  : 'jtag frequency' command is executed.
05:23:31 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
05:23:31 INFO  : Context for 'APU' is selected.
05:23:31 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
05:23:31 INFO  : 'configparams force-mem-access 1' command is executed.
05:23:31 INFO  : Context for 'APU' is selected.
05:23:31 INFO  : 'stop' command is executed.
05:23:31 INFO  : 'ps7_init' command is executed.
05:23:31 INFO  : 'ps7_post_config' command is executed.
05:23:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:23:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
05:23:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:23:31 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:23:31 INFO  : 'configparams force-mem-access 0' command is executed.
05:23:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

05:23:31 INFO  : Memory regions updated for context APU
05:23:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:23:31 INFO  : 'con' command is executed.
05:23:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

05:23:31 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
05:24:53 INFO  : Disconnected from the channel tcfchan#147.
05:24:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
05:24:54 INFO  : 'fpga -state' command is executed.
05:24:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:24:54 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
05:24:54 INFO  : 'jtag frequency' command is executed.
05:24:54 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
05:24:54 INFO  : Context for 'APU' is selected.
05:24:54 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
05:24:54 INFO  : 'configparams force-mem-access 1' command is executed.
05:24:54 INFO  : Context for 'APU' is selected.
05:24:54 INFO  : 'stop' command is executed.
05:24:55 INFO  : 'ps7_init' command is executed.
05:24:55 INFO  : 'ps7_post_config' command is executed.
05:24:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:24:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
05:24:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:24:55 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:24:55 INFO  : 'configparams force-mem-access 0' command is executed.
05:24:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

05:24:55 INFO  : Memory regions updated for context APU
05:24:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:24:55 INFO  : 'con' command is executed.
05:24:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

05:24:55 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
05:25:21 INFO  : Disconnected from the channel tcfchan#148.
05:25:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
05:25:22 INFO  : 'fpga -state' command is executed.
05:25:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:25:22 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
05:25:22 INFO  : 'jtag frequency' command is executed.
05:25:22 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
05:25:22 INFO  : Context for 'APU' is selected.
05:25:22 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
05:25:22 INFO  : 'configparams force-mem-access 1' command is executed.
05:25:22 INFO  : Context for 'APU' is selected.
05:25:22 INFO  : 'stop' command is executed.
05:25:23 INFO  : 'ps7_init' command is executed.
05:25:23 INFO  : 'ps7_post_config' command is executed.
05:25:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:25:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
05:25:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:25:23 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:25:23 INFO  : 'configparams force-mem-access 0' command is executed.
05:25:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

05:25:23 INFO  : Memory regions updated for context APU
05:25:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:25:23 INFO  : 'con' command is executed.
05:25:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

05:25:23 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
05:26:10 INFO  : Disconnected from the channel tcfchan#149.
05:26:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
05:26:11 INFO  : 'fpga -state' command is executed.
05:26:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:26:11 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
05:26:11 INFO  : 'jtag frequency' command is executed.
05:26:11 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
05:26:11 INFO  : Context for 'APU' is selected.
05:26:11 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
05:26:11 INFO  : 'configparams force-mem-access 1' command is executed.
05:26:11 INFO  : Context for 'APU' is selected.
05:26:11 INFO  : 'stop' command is executed.
05:26:12 INFO  : 'ps7_init' command is executed.
05:26:12 INFO  : 'ps7_post_config' command is executed.
05:26:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:26:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
05:26:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:26:12 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:26:12 INFO  : 'configparams force-mem-access 0' command is executed.
05:26:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

05:26:12 INFO  : Memory regions updated for context APU
05:26:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:26:12 INFO  : 'con' command is executed.
05:26:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

05:26:12 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
05:26:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:26:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
05:26:26 INFO  : FPGA configured successfully with bitstream "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
05:26:30 INFO  : Disconnected from the channel tcfchan#150.
05:26:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
05:26:31 INFO  : 'fpga -state' command is executed.
05:26:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:26:32 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
05:26:32 INFO  : 'jtag frequency' command is executed.
05:26:32 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
05:26:32 INFO  : Context for 'APU' is selected.
05:26:32 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
05:26:32 INFO  : 'configparams force-mem-access 1' command is executed.
05:26:32 INFO  : Context for 'APU' is selected.
05:26:32 INFO  : 'stop' command is executed.
05:26:33 INFO  : 'ps7_init' command is executed.
05:26:33 INFO  : 'ps7_post_config' command is executed.
05:26:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:26:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
05:26:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:26:34 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:26:34 INFO  : 'configparams force-mem-access 0' command is executed.
05:26:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

05:26:34 INFO  : Memory regions updated for context APU
05:26:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:26:35 INFO  : 'con' command is executed.
05:26:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

05:26:35 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
05:26:52 INFO  : Disconnected from the channel tcfchan#151.
05:26:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
05:26:53 INFO  : 'fpga -state' command is executed.
05:26:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:26:53 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
05:26:53 INFO  : 'jtag frequency' command is executed.
05:26:53 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
05:26:53 INFO  : Context for 'APU' is selected.
05:26:53 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
05:26:53 INFO  : 'configparams force-mem-access 1' command is executed.
05:26:53 INFO  : Context for 'APU' is selected.
05:26:53 INFO  : 'stop' command is executed.
05:26:53 INFO  : 'ps7_init' command is executed.
05:26:53 INFO  : 'ps7_post_config' command is executed.
05:26:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:26:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
05:26:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:26:54 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:26:54 INFO  : 'configparams force-mem-access 0' command is executed.
05:26:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

05:26:54 INFO  : Memory regions updated for context APU
05:26:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:26:54 INFO  : 'con' command is executed.
05:26:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

05:26:54 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
05:26:58 INFO  : Disconnected from the channel tcfchan#152.
05:27:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
05:27:00 INFO  : 'fpga -state' command is executed.
05:27:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:27:00 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
05:27:00 INFO  : 'jtag frequency' command is executed.
05:27:00 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
05:27:00 INFO  : Context for 'APU' is selected.
05:27:00 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
05:27:00 INFO  : 'configparams force-mem-access 1' command is executed.
05:27:00 INFO  : Context for 'APU' is selected.
05:27:00 INFO  : 'stop' command is executed.
05:27:00 INFO  : 'ps7_init' command is executed.
05:27:00 INFO  : 'ps7_post_config' command is executed.
05:27:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:27:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
05:27:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:27:00 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:27:00 INFO  : 'configparams force-mem-access 0' command is executed.
05:27:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

05:27:00 INFO  : Memory regions updated for context APU
05:27:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:27:00 INFO  : 'con' command is executed.
05:27:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

05:27:00 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
05:27:43 INFO  : Disconnected from the channel tcfchan#153.
05:27:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
05:27:44 INFO  : 'fpga -state' command is executed.
05:27:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:27:44 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
05:27:44 INFO  : 'jtag frequency' command is executed.
05:27:44 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
05:27:45 INFO  : Context for 'APU' is selected.
05:27:45 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
05:27:45 INFO  : 'configparams force-mem-access 1' command is executed.
05:27:45 INFO  : Context for 'APU' is selected.
05:27:45 INFO  : 'stop' command is executed.
05:27:45 INFO  : 'ps7_init' command is executed.
05:27:45 INFO  : 'ps7_post_config' command is executed.
05:27:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:27:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
05:27:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:27:45 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:27:45 INFO  : 'configparams force-mem-access 0' command is executed.
05:27:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

05:27:45 INFO  : Memory regions updated for context APU
05:27:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:27:45 INFO  : 'con' command is executed.
05:27:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

05:27:45 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
05:29:18 INFO  : Disconnected from the channel tcfchan#154.
05:29:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
05:29:19 INFO  : 'fpga -state' command is executed.
05:29:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:29:20 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
05:29:20 INFO  : 'jtag frequency' command is executed.
05:29:20 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
05:29:20 INFO  : Context for 'APU' is selected.
05:29:20 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
05:29:20 INFO  : 'configparams force-mem-access 1' command is executed.
05:29:20 INFO  : Context for 'APU' is selected.
05:29:20 INFO  : 'stop' command is executed.
05:29:20 INFO  : 'ps7_init' command is executed.
05:29:20 INFO  : 'ps7_post_config' command is executed.
05:29:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:29:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
05:29:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:29:20 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:29:20 INFO  : 'configparams force-mem-access 0' command is executed.
05:29:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

05:29:20 INFO  : Memory regions updated for context APU
05:29:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:29:20 INFO  : 'con' command is executed.
05:29:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

05:29:20 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
05:29:27 INFO  : Disconnected from the channel tcfchan#155.
05:29:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
05:29:28 INFO  : 'fpga -state' command is executed.
05:29:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:29:28 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
05:29:28 INFO  : 'jtag frequency' command is executed.
05:29:28 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
05:29:29 INFO  : Context for 'APU' is selected.
05:29:29 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
05:29:29 INFO  : 'configparams force-mem-access 1' command is executed.
05:29:29 INFO  : Context for 'APU' is selected.
05:29:29 INFO  : 'stop' command is executed.
05:29:29 INFO  : 'ps7_init' command is executed.
05:29:29 INFO  : 'ps7_post_config' command is executed.
05:29:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:29:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
05:29:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:29:29 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:29:29 INFO  : 'configparams force-mem-access 0' command is executed.
05:29:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

05:29:29 INFO  : Memory regions updated for context APU
05:29:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:29:29 INFO  : 'con' command is executed.
05:29:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

05:29:29 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
05:30:51 INFO  : Disconnected from the channel tcfchan#156.
05:30:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
05:30:52 INFO  : 'fpga -state' command is executed.
05:30:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:30:52 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
05:30:52 INFO  : 'jtag frequency' command is executed.
05:30:52 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
05:30:52 INFO  : Context for 'APU' is selected.
05:30:52 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
05:30:52 INFO  : 'configparams force-mem-access 1' command is executed.
05:30:52 INFO  : Context for 'APU' is selected.
05:30:52 INFO  : 'stop' command is executed.
05:30:52 INFO  : 'ps7_init' command is executed.
05:30:52 INFO  : 'ps7_post_config' command is executed.
05:30:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:30:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
05:30:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:30:53 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:30:53 INFO  : 'configparams force-mem-access 0' command is executed.
05:30:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

05:30:53 INFO  : Memory regions updated for context APU
05:30:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:30:53 INFO  : 'con' command is executed.
05:30:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

05:30:53 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
05:31:00 INFO  : Disconnected from the channel tcfchan#157.
05:31:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
05:31:01 INFO  : 'fpga -state' command is executed.
05:31:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:31:01 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
05:31:01 INFO  : 'jtag frequency' command is executed.
05:31:01 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
05:31:01 INFO  : Context for 'APU' is selected.
05:31:01 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
05:31:01 INFO  : 'configparams force-mem-access 1' command is executed.
05:31:01 INFO  : Context for 'APU' is selected.
05:31:01 ERROR : Execution context is running
05:31:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
----------------End of Script----------------

05:31:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
05:31:05 INFO  : 'fpga -state' command is executed.
05:31:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:31:05 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
05:31:05 INFO  : 'jtag frequency' command is executed.
05:31:05 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
05:31:05 INFO  : Context for 'APU' is selected.
05:31:05 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
05:31:05 INFO  : 'configparams force-mem-access 1' command is executed.
05:31:05 INFO  : Context for 'APU' is selected.
05:31:05 INFO  : 'stop' command is executed.
05:31:05 ERROR : AP transaction error, DAP status f0000021
05:31:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
----------------End of Script----------------

05:31:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
05:31:11 INFO  : 'fpga -state' command is executed.
05:31:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:31:12 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
05:31:12 INFO  : 'jtag frequency' command is executed.
05:31:12 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
05:31:13 INFO  : Context for 'APU' is selected.
05:31:13 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
05:31:13 INFO  : 'configparams force-mem-access 1' command is executed.
05:31:13 INFO  : Context for 'APU' is selected.
05:31:13 INFO  : 'stop' command is executed.
05:31:13 INFO  : 'ps7_init' command is executed.
05:31:13 INFO  : 'ps7_post_config' command is executed.
05:31:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:31:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
05:31:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:31:14 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:31:14 INFO  : 'configparams force-mem-access 0' command is executed.
05:31:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

05:31:14 INFO  : Memory regions updated for context APU
05:31:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:31:14 INFO  : 'con' command is executed.
05:31:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

05:31:14 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
05:31:22 INFO  : Disconnected from the channel tcfchan#158.
05:31:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
05:31:24 INFO  : 'fpga -state' command is executed.
05:31:26 INFO  : Memory regions updated for context APU
05:31:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:31:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
05:31:30 INFO  : FPGA configured successfully with bitstream "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
05:31:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
05:31:34 INFO  : 'fpga -state' command is executed.
05:31:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:31:34 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
05:31:34 INFO  : 'jtag frequency' command is executed.
05:31:34 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
05:31:34 INFO  : Context for 'APU' is selected.
05:31:34 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
05:31:34 INFO  : 'configparams force-mem-access 1' command is executed.
05:31:34 INFO  : Context for 'APU' is selected.
05:31:34 INFO  : 'stop' command is executed.
05:31:35 INFO  : 'ps7_init' command is executed.
05:31:35 INFO  : 'ps7_post_config' command is executed.
05:31:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:31:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
05:31:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:31:36 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:31:36 INFO  : 'configparams force-mem-access 0' command is executed.
05:31:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

05:31:36 INFO  : Memory regions updated for context APU
05:31:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:31:36 INFO  : 'con' command is executed.
05:31:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

05:31:36 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
05:31:43 INFO  : Disconnected from the channel tcfchan#159.
05:31:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
05:31:44 INFO  : 'fpga -state' command is executed.
05:31:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:31:44 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
05:31:44 INFO  : 'jtag frequency' command is executed.
05:31:44 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
05:31:44 INFO  : Context for 'APU' is selected.
05:31:44 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
05:31:44 INFO  : 'configparams force-mem-access 1' command is executed.
05:31:44 INFO  : Context for 'APU' is selected.
05:31:44 INFO  : 'stop' command is executed.
05:31:45 INFO  : 'ps7_init' command is executed.
05:31:45 INFO  : 'ps7_post_config' command is executed.
05:31:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:31:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
05:31:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:31:45 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:31:45 INFO  : 'configparams force-mem-access 0' command is executed.
05:31:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

05:31:45 INFO  : Memory regions updated for context APU
05:31:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:31:45 INFO  : 'con' command is executed.
05:31:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

05:31:45 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
05:32:03 INFO  : Disconnected from the channel tcfchan#160.
05:32:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
05:32:04 INFO  : 'fpga -state' command is executed.
05:32:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:32:04 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
05:32:04 INFO  : 'jtag frequency' command is executed.
05:32:04 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
05:32:04 INFO  : Context for 'APU' is selected.
05:32:04 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
05:32:04 INFO  : 'configparams force-mem-access 1' command is executed.
05:32:04 INFO  : Context for 'APU' is selected.
05:32:04 INFO  : 'stop' command is executed.
05:32:05 INFO  : 'ps7_init' command is executed.
05:32:05 INFO  : 'ps7_post_config' command is executed.
05:32:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:32:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
05:32:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:32:05 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:32:05 INFO  : 'configparams force-mem-access 0' command is executed.
05:32:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

05:32:05 INFO  : Memory regions updated for context APU
05:32:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:32:05 INFO  : 'con' command is executed.
05:32:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

05:32:05 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
05:33:12 INFO  : Disconnected from the channel tcfchan#161.
05:33:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
05:33:14 INFO  : 'fpga -state' command is executed.
05:33:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:33:14 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
05:33:14 INFO  : 'jtag frequency' command is executed.
05:33:14 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
05:33:14 INFO  : Context for 'APU' is selected.
05:33:14 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
05:33:14 INFO  : 'configparams force-mem-access 1' command is executed.
05:33:14 INFO  : Context for 'APU' is selected.
05:33:14 INFO  : 'stop' command is executed.
05:33:14 INFO  : 'ps7_init' command is executed.
05:33:14 INFO  : 'ps7_post_config' command is executed.
05:33:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:33:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
05:33:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:33:14 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:33:14 INFO  : 'configparams force-mem-access 0' command is executed.
05:33:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

05:33:14 INFO  : Memory regions updated for context APU
05:33:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:33:15 INFO  : 'con' command is executed.
05:33:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

05:33:15 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
05:33:36 INFO  : Disconnected from the channel tcfchan#162.
05:33:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
05:33:37 INFO  : 'fpga -state' command is executed.
05:33:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:33:38 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
05:33:38 INFO  : 'jtag frequency' command is executed.
05:33:38 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
05:33:38 INFO  : Context for 'APU' is selected.
05:33:38 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
05:33:38 INFO  : 'configparams force-mem-access 1' command is executed.
05:33:38 INFO  : Context for 'APU' is selected.
05:33:38 INFO  : 'stop' command is executed.
05:33:38 INFO  : 'ps7_init' command is executed.
05:33:38 INFO  : 'ps7_post_config' command is executed.
05:33:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:33:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
05:33:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:33:38 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:33:38 INFO  : 'configparams force-mem-access 0' command is executed.
05:33:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

05:33:38 INFO  : Memory regions updated for context APU
05:33:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:33:38 INFO  : 'con' command is executed.
05:33:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

05:33:38 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
05:34:02 INFO  : Disconnected from the channel tcfchan#163.
05:34:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
05:34:04 INFO  : 'fpga -state' command is executed.
05:34:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:34:04 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
05:34:04 INFO  : 'jtag frequency' command is executed.
05:34:04 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
05:34:04 INFO  : Context for 'APU' is selected.
05:34:04 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
05:34:04 INFO  : 'configparams force-mem-access 1' command is executed.
05:34:04 INFO  : Context for 'APU' is selected.
05:34:04 INFO  : 'stop' command is executed.
05:34:04 INFO  : 'ps7_init' command is executed.
05:34:04 INFO  : 'ps7_post_config' command is executed.
05:34:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:34:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
05:34:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:34:04 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:34:05 INFO  : 'configparams force-mem-access 0' command is executed.
05:34:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

05:34:05 INFO  : Memory regions updated for context APU
05:34:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:34:05 INFO  : 'con' command is executed.
05:34:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

05:34:05 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
05:34:11 INFO  : Disconnected from the channel tcfchan#164.
05:34:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
05:34:12 INFO  : 'fpga -state' command is executed.
05:34:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:34:12 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
05:34:12 INFO  : 'jtag frequency' command is executed.
05:34:12 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
05:34:12 INFO  : Context for 'APU' is selected.
05:34:12 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
05:34:12 INFO  : 'configparams force-mem-access 1' command is executed.
05:34:12 INFO  : Context for 'APU' is selected.
05:34:12 INFO  : 'stop' command is executed.
05:34:12 INFO  : 'ps7_init' command is executed.
05:34:13 INFO  : 'ps7_post_config' command is executed.
05:34:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:34:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
05:34:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:34:13 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:34:13 INFO  : 'configparams force-mem-access 0' command is executed.
05:34:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

05:34:13 INFO  : Memory regions updated for context APU
05:34:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:34:13 INFO  : 'con' command is executed.
05:34:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

05:34:13 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
05:34:32 INFO  : Disconnected from the channel tcfchan#165.
05:34:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
05:34:33 INFO  : 'fpga -state' command is executed.
05:34:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:34:33 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
05:34:33 INFO  : 'jtag frequency' command is executed.
05:34:33 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
05:34:33 INFO  : Context for 'APU' is selected.
05:34:33 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
05:34:33 INFO  : 'configparams force-mem-access 1' command is executed.
05:34:33 INFO  : Context for 'APU' is selected.
05:34:34 INFO  : 'stop' command is executed.
05:34:34 INFO  : 'ps7_init' command is executed.
05:34:34 INFO  : 'ps7_post_config' command is executed.
05:34:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:34:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
05:34:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:34:34 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:34:34 INFO  : 'configparams force-mem-access 0' command is executed.
05:34:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

05:34:34 INFO  : Memory regions updated for context APU
05:34:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:34:34 INFO  : 'con' command is executed.
05:34:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

05:34:34 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
05:34:43 INFO  : Disconnected from the channel tcfchan#166.
05:34:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
05:34:44 INFO  : 'fpga -state' command is executed.
05:34:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:34:44 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
05:34:44 INFO  : 'jtag frequency' command is executed.
05:34:44 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
05:34:44 INFO  : Context for 'APU' is selected.
05:34:44 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
05:34:44 INFO  : 'configparams force-mem-access 1' command is executed.
05:34:44 INFO  : Context for 'APU' is selected.
05:34:44 INFO  : 'stop' command is executed.
05:34:45 INFO  : 'ps7_init' command is executed.
05:34:45 INFO  : 'ps7_post_config' command is executed.
05:34:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:34:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
05:34:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:34:45 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:34:45 INFO  : 'configparams force-mem-access 0' command is executed.
05:34:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

05:34:45 INFO  : Memory regions updated for context APU
05:34:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:34:45 INFO  : 'con' command is executed.
05:34:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

05:34:45 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
05:34:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:34:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
05:35:01 INFO  : FPGA configured successfully with bitstream "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
05:35:03 INFO  : Disconnected from the channel tcfchan#167.
05:35:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
05:35:05 INFO  : 'fpga -state' command is executed.
05:35:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:35:05 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
05:35:05 INFO  : 'jtag frequency' command is executed.
05:35:05 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
05:35:06 INFO  : Context for 'APU' is selected.
05:35:06 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
05:35:06 INFO  : 'configparams force-mem-access 1' command is executed.
05:35:06 INFO  : Context for 'APU' is selected.
05:35:06 INFO  : 'stop' command is executed.
05:35:07 INFO  : 'ps7_init' command is executed.
05:35:07 INFO  : 'ps7_post_config' command is executed.
05:35:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:35:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
05:35:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:35:08 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:35:08 INFO  : 'configparams force-mem-access 0' command is executed.
05:35:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

05:35:08 INFO  : Memory regions updated for context APU
05:35:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:35:08 INFO  : 'con' command is executed.
05:35:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

05:35:08 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
05:36:12 INFO  : Disconnected from the channel tcfchan#168.
05:36:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
05:36:13 INFO  : 'fpga -state' command is executed.
05:36:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:36:13 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
05:36:13 INFO  : 'jtag frequency' command is executed.
05:36:13 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
05:36:13 INFO  : Context for 'APU' is selected.
05:36:13 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
05:36:13 INFO  : 'configparams force-mem-access 1' command is executed.
05:36:13 INFO  : Context for 'APU' is selected.
05:36:13 INFO  : 'stop' command is executed.
05:36:13 INFO  : 'ps7_init' command is executed.
05:36:13 INFO  : 'ps7_post_config' command is executed.
05:36:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:36:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
05:36:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:36:14 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:36:14 INFO  : 'configparams force-mem-access 0' command is executed.
05:36:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

05:36:14 INFO  : Memory regions updated for context APU
05:36:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:36:14 INFO  : 'con' command is executed.
05:36:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

05:36:14 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
05:36:22 INFO  : Disconnected from the channel tcfchan#169.
05:36:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
05:36:23 INFO  : 'fpga -state' command is executed.
05:36:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:36:24 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
05:36:24 INFO  : 'jtag frequency' command is executed.
05:36:24 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
05:36:24 INFO  : Context for 'APU' is selected.
05:36:24 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
05:36:24 INFO  : 'configparams force-mem-access 1' command is executed.
05:36:24 INFO  : Context for 'APU' is selected.
05:36:24 INFO  : 'stop' command is executed.
05:36:24 INFO  : 'ps7_init' command is executed.
05:36:24 INFO  : 'ps7_post_config' command is executed.
05:36:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:36:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
05:36:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:36:24 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:36:24 INFO  : 'configparams force-mem-access 0' command is executed.
05:36:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

05:36:24 INFO  : Memory regions updated for context APU
05:36:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:36:24 INFO  : 'con' command is executed.
05:36:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

05:36:24 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
05:36:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:36:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
05:36:37 INFO  : FPGA configured successfully with bitstream "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
05:36:42 INFO  : Disconnected from the channel tcfchan#170.
05:36:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
05:36:43 INFO  : 'fpga -state' command is executed.
05:36:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:36:44 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
05:36:44 INFO  : 'jtag frequency' command is executed.
05:36:44 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
05:36:44 INFO  : Context for 'APU' is selected.
05:36:44 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
05:36:44 INFO  : 'configparams force-mem-access 1' command is executed.
05:36:44 INFO  : Context for 'APU' is selected.
05:36:44 INFO  : 'stop' command is executed.
05:36:45 INFO  : 'ps7_init' command is executed.
05:36:45 INFO  : 'ps7_post_config' command is executed.
05:36:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:36:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
05:36:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:36:46 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:36:46 INFO  : 'configparams force-mem-access 0' command is executed.
05:36:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

05:36:46 INFO  : Memory regions updated for context APU
05:36:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:36:46 INFO  : 'con' command is executed.
05:36:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

05:36:46 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
05:40:04 INFO  : Disconnected from the channel tcfchan#171.
05:40:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
05:40:05 INFO  : 'fpga -state' command is executed.
05:40:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:40:06 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
05:40:06 INFO  : 'jtag frequency' command is executed.
05:40:06 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
05:40:06 INFO  : Context for 'APU' is selected.
05:40:06 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
05:40:06 INFO  : 'configparams force-mem-access 1' command is executed.
05:40:06 INFO  : Context for 'APU' is selected.
05:40:06 INFO  : 'stop' command is executed.
05:40:06 INFO  : 'ps7_init' command is executed.
05:40:06 INFO  : 'ps7_post_config' command is executed.
05:40:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:40:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
05:40:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:40:06 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:40:06 INFO  : 'configparams force-mem-access 0' command is executed.
05:40:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

05:40:06 INFO  : Memory regions updated for context APU
05:40:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:40:07 INFO  : 'con' command is executed.
05:40:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

05:40:07 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
05:42:03 INFO  : Disconnected from the channel tcfchan#172.
05:42:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
05:42:04 INFO  : 'fpga -state' command is executed.
05:42:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:42:04 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
05:42:04 INFO  : 'jtag frequency' command is executed.
05:42:04 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
05:42:04 INFO  : Context for 'APU' is selected.
05:42:04 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
05:42:04 INFO  : 'configparams force-mem-access 1' command is executed.
05:42:04 INFO  : Context for 'APU' is selected.
05:42:04 INFO  : 'stop' command is executed.
05:42:05 INFO  : 'ps7_init' command is executed.
05:42:05 INFO  : 'ps7_post_config' command is executed.
05:42:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:42:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
05:42:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:42:05 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:42:05 INFO  : 'configparams force-mem-access 0' command is executed.
05:42:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

05:42:05 INFO  : Memory regions updated for context APU
05:42:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:42:05 INFO  : 'con' command is executed.
05:42:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

05:42:05 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
05:42:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:42:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
05:42:24 INFO  : FPGA configured successfully with bitstream "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
05:42:27 INFO  : Disconnected from the channel tcfchan#173.
05:42:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
05:42:29 INFO  : 'fpga -state' command is executed.
05:42:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:42:30 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
05:42:30 INFO  : 'jtag frequency' command is executed.
05:42:30 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
05:42:30 INFO  : Context for 'APU' is selected.
05:42:30 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
05:42:30 INFO  : 'configparams force-mem-access 1' command is executed.
05:42:30 INFO  : Context for 'APU' is selected.
05:42:30 INFO  : 'stop' command is executed.
05:42:31 INFO  : 'ps7_init' command is executed.
05:42:31 INFO  : 'ps7_post_config' command is executed.
05:42:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:42:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
05:42:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:42:32 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:42:32 INFO  : 'configparams force-mem-access 0' command is executed.
05:42:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

05:42:32 INFO  : Memory regions updated for context APU
05:42:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:42:32 INFO  : 'con' command is executed.
05:42:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

05:42:32 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
05:43:35 INFO  : Disconnected from the channel tcfchan#174.
05:43:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
05:43:36 INFO  : 'fpga -state' command is executed.
05:43:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:43:36 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
05:43:36 INFO  : 'jtag frequency' command is executed.
05:43:36 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
05:43:36 INFO  : Context for 'APU' is selected.
05:43:36 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
05:43:36 INFO  : 'configparams force-mem-access 1' command is executed.
05:43:36 INFO  : Context for 'APU' is selected.
05:43:36 INFO  : 'stop' command is executed.
05:43:36 INFO  : 'ps7_init' command is executed.
05:43:36 INFO  : 'ps7_post_config' command is executed.
05:43:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:43:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
05:43:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:43:37 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:43:37 INFO  : 'configparams force-mem-access 0' command is executed.
05:43:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

05:43:37 INFO  : Memory regions updated for context APU
05:43:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:43:37 INFO  : 'con' command is executed.
05:43:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

05:43:37 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
05:44:54 INFO  : Disconnected from the channel tcfchan#175.
05:44:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
05:44:55 INFO  : 'fpga -state' command is executed.
05:44:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:44:55 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
05:44:55 INFO  : 'jtag frequency' command is executed.
05:44:55 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
05:44:55 INFO  : Context for 'APU' is selected.
05:44:55 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
05:44:55 INFO  : 'configparams force-mem-access 1' command is executed.
05:44:55 INFO  : Context for 'APU' is selected.
05:44:55 INFO  : 'stop' command is executed.
05:44:56 INFO  : 'ps7_init' command is executed.
05:44:56 INFO  : 'ps7_post_config' command is executed.
05:44:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:44:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
05:44:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:44:56 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:44:56 INFO  : 'configparams force-mem-access 0' command is executed.
05:44:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

05:44:56 INFO  : Memory regions updated for context APU
05:44:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:44:56 INFO  : 'con' command is executed.
05:44:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

05:44:56 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
05:45:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:45:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
05:45:12 INFO  : FPGA configured successfully with bitstream "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
05:45:16 INFO  : Disconnected from the channel tcfchan#176.
05:45:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
05:45:18 INFO  : 'fpga -state' command is executed.
05:45:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:45:19 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
05:45:19 INFO  : 'jtag frequency' command is executed.
05:45:19 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
05:45:19 INFO  : Context for 'APU' is selected.
05:45:19 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
05:45:19 INFO  : 'configparams force-mem-access 1' command is executed.
05:45:19 INFO  : Context for 'APU' is selected.
05:45:19 INFO  : 'stop' command is executed.
05:45:20 INFO  : 'ps7_init' command is executed.
05:45:20 INFO  : 'ps7_post_config' command is executed.
05:45:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:45:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
05:45:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:45:21 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:45:21 INFO  : 'configparams force-mem-access 0' command is executed.
05:45:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

05:45:21 INFO  : Memory regions updated for context APU
05:45:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:45:21 INFO  : 'con' command is executed.
05:45:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

05:45:21 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
05:47:43 INFO  : Disconnected from the channel tcfchan#177.
05:47:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
05:47:44 INFO  : 'fpga -state' command is executed.
05:47:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:47:44 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
05:47:44 INFO  : 'jtag frequency' command is executed.
05:47:44 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
05:47:44 INFO  : Context for 'APU' is selected.
05:47:44 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
05:47:44 INFO  : 'configparams force-mem-access 1' command is executed.
05:47:44 INFO  : Context for 'APU' is selected.
05:47:44 INFO  : 'stop' command is executed.
05:47:45 INFO  : 'ps7_init' command is executed.
05:47:45 INFO  : 'ps7_post_config' command is executed.
05:47:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:47:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
05:47:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:47:45 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:47:45 INFO  : 'configparams force-mem-access 0' command is executed.
05:47:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

05:47:45 INFO  : Memory regions updated for context APU
05:47:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:47:45 INFO  : 'con' command is executed.
05:47:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

05:47:45 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
05:47:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:47:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
05:47:59 INFO  : FPGA configured successfully with bitstream "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
05:48:04 INFO  : Disconnected from the channel tcfchan#178.
05:48:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
05:48:06 INFO  : 'fpga -state' command is executed.
05:48:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:48:06 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
05:48:06 INFO  : 'jtag frequency' command is executed.
05:48:06 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
05:48:07 INFO  : Context for 'APU' is selected.
05:48:07 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
05:48:07 INFO  : 'configparams force-mem-access 1' command is executed.
05:48:07 INFO  : Context for 'APU' is selected.
05:48:07 INFO  : 'stop' command is executed.
05:48:08 INFO  : 'ps7_init' command is executed.
05:48:08 INFO  : 'ps7_post_config' command is executed.
05:48:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:48:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
05:48:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:48:09 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:48:09 INFO  : 'configparams force-mem-access 0' command is executed.
05:48:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

05:48:09 INFO  : Memory regions updated for context APU
05:48:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:48:09 INFO  : 'con' command is executed.
05:48:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

05:48:09 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
05:49:56 INFO  : Disconnected from the channel tcfchan#179.
05:49:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
05:49:58 INFO  : 'fpga -state' command is executed.
05:49:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:49:58 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
05:49:58 INFO  : 'jtag frequency' command is executed.
05:49:58 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
05:49:58 INFO  : Context for 'APU' is selected.
05:49:58 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
05:49:58 INFO  : 'configparams force-mem-access 1' command is executed.
05:49:58 INFO  : Context for 'APU' is selected.
05:49:58 INFO  : 'stop' command is executed.
05:49:58 INFO  : 'ps7_init' command is executed.
05:49:58 INFO  : 'ps7_post_config' command is executed.
05:49:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:49:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
05:49:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:49:58 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:49:58 INFO  : 'configparams force-mem-access 0' command is executed.
05:49:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

05:49:59 INFO  : Memory regions updated for context APU
05:49:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:49:59 INFO  : 'con' command is executed.
05:49:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

05:49:59 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
05:50:29 INFO  : Disconnected from the channel tcfchan#180.
05:50:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
05:50:30 INFO  : 'fpga -state' command is executed.
05:50:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:50:30 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
05:50:30 INFO  : 'jtag frequency' command is executed.
05:50:30 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
05:50:30 INFO  : Context for 'APU' is selected.
05:50:30 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
05:50:30 INFO  : 'configparams force-mem-access 1' command is executed.
05:50:30 INFO  : Context for 'APU' is selected.
05:50:30 INFO  : 'stop' command is executed.
05:50:30 INFO  : 'ps7_init' command is executed.
05:50:30 INFO  : 'ps7_post_config' command is executed.
05:50:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:50:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
05:50:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:50:31 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:50:31 INFO  : 'configparams force-mem-access 0' command is executed.
05:50:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

05:50:31 INFO  : Memory regions updated for context APU
05:50:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:50:31 INFO  : 'con' command is executed.
05:50:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

05:50:31 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
05:50:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:50:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
05:50:41 INFO  : FPGA configured successfully with bitstream "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
05:50:45 INFO  : Disconnected from the channel tcfchan#181.
05:50:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
05:50:46 INFO  : 'fpga -state' command is executed.
05:50:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:50:47 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
05:50:47 INFO  : 'jtag frequency' command is executed.
05:50:47 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
05:50:47 INFO  : Context for 'APU' is selected.
05:50:47 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
05:50:47 INFO  : 'configparams force-mem-access 1' command is executed.
05:50:47 INFO  : Context for 'APU' is selected.
05:50:47 INFO  : 'stop' command is executed.
05:50:47 INFO  : 'ps7_init' command is executed.
05:50:47 INFO  : 'ps7_post_config' command is executed.
05:50:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:50:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
05:50:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:50:48 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:50:48 INFO  : 'configparams force-mem-access 0' command is executed.
05:50:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

05:50:48 INFO  : Memory regions updated for context APU
05:50:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:50:49 INFO  : 'con' command is executed.
05:50:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

05:50:49 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
05:50:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:50:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
05:51:00 INFO  : FPGA configured successfully with bitstream "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
05:51:02 INFO  : Disconnected from the channel tcfchan#182.
05:51:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
05:51:04 INFO  : 'fpga -state' command is executed.
05:51:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:51:05 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
05:51:05 INFO  : 'jtag frequency' command is executed.
05:51:05 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
05:51:05 INFO  : Context for 'APU' is selected.
05:51:05 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
05:51:05 INFO  : 'configparams force-mem-access 1' command is executed.
05:51:05 INFO  : Context for 'APU' is selected.
05:51:05 INFO  : 'stop' command is executed.
05:51:06 INFO  : 'ps7_init' command is executed.
05:51:06 INFO  : 'ps7_post_config' command is executed.
05:51:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:51:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
05:51:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:51:07 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:51:07 INFO  : 'configparams force-mem-access 0' command is executed.
05:51:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

05:51:07 INFO  : Memory regions updated for context APU
05:51:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:51:07 INFO  : 'con' command is executed.
05:51:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

05:51:07 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
05:52:31 INFO  : Disconnected from the channel tcfchan#183.
05:52:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
05:52:32 INFO  : 'fpga -state' command is executed.
05:52:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:52:32 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
05:52:32 INFO  : 'jtag frequency' command is executed.
05:52:32 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
05:52:32 INFO  : Context for 'APU' is selected.
05:52:32 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
05:52:32 INFO  : 'configparams force-mem-access 1' command is executed.
05:52:32 INFO  : Context for 'APU' is selected.
05:52:32 INFO  : 'stop' command is executed.
05:52:32 INFO  : 'ps7_init' command is executed.
05:52:32 INFO  : 'ps7_post_config' command is executed.
05:52:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:52:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
05:52:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:52:33 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:52:33 INFO  : 'configparams force-mem-access 0' command is executed.
05:52:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

05:52:33 INFO  : Memory regions updated for context APU
05:52:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:52:33 INFO  : 'con' command is executed.
05:52:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

05:52:33 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
05:54:45 INFO  : Disconnected from the channel tcfchan#184.
05:54:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
05:54:46 INFO  : 'fpga -state' command is executed.
05:54:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:54:46 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
05:54:46 INFO  : 'jtag frequency' command is executed.
05:54:46 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
05:54:46 INFO  : Context for 'APU' is selected.
05:54:46 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
05:54:46 INFO  : 'configparams force-mem-access 1' command is executed.
05:54:46 INFO  : Context for 'APU' is selected.
05:54:46 INFO  : 'stop' command is executed.
05:54:46 INFO  : 'ps7_init' command is executed.
05:54:46 INFO  : 'ps7_post_config' command is executed.
05:54:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:54:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
05:54:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:54:47 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:54:47 INFO  : 'configparams force-mem-access 0' command is executed.
05:54:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

05:54:47 INFO  : Memory regions updated for context APU
05:54:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:54:47 INFO  : 'con' command is executed.
05:54:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

05:54:47 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
05:54:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:54:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
05:55:00 INFO  : FPGA configured successfully with bitstream "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
05:55:03 INFO  : Disconnected from the channel tcfchan#185.
05:55:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
05:55:05 INFO  : 'fpga -state' command is executed.
05:55:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:55:06 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
05:55:06 INFO  : 'jtag frequency' command is executed.
05:55:06 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
05:55:06 INFO  : Context for 'APU' is selected.
05:55:06 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
05:55:06 INFO  : 'configparams force-mem-access 1' command is executed.
05:55:06 INFO  : Context for 'APU' is selected.
05:55:06 INFO  : 'stop' command is executed.
05:55:07 INFO  : 'ps7_init' command is executed.
05:55:07 INFO  : 'ps7_post_config' command is executed.
05:55:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:55:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
05:55:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:55:08 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:55:08 INFO  : 'configparams force-mem-access 0' command is executed.
05:55:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

05:55:08 INFO  : Memory regions updated for context APU
05:55:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:55:08 INFO  : 'con' command is executed.
05:55:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

05:55:08 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
05:56:56 INFO  : Disconnected from the channel tcfchan#186.
05:56:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
05:56:57 INFO  : 'fpga -state' command is executed.
05:56:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:56:57 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
05:56:57 INFO  : 'jtag frequency' command is executed.
05:56:57 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
05:56:57 INFO  : Context for 'APU' is selected.
05:56:57 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
05:56:57 INFO  : 'configparams force-mem-access 1' command is executed.
05:56:57 INFO  : Context for 'APU' is selected.
05:56:57 INFO  : 'stop' command is executed.
05:56:58 INFO  : 'ps7_init' command is executed.
05:56:58 INFO  : 'ps7_post_config' command is executed.
05:56:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:56:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
05:56:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:56:58 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:56:58 INFO  : 'configparams force-mem-access 0' command is executed.
05:56:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

05:56:58 INFO  : Memory regions updated for context APU
05:56:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:56:58 INFO  : 'con' command is executed.
05:56:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

05:56:58 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
05:57:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:57:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
05:57:09 INFO  : FPGA configured successfully with bitstream "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
05:57:13 INFO  : Disconnected from the channel tcfchan#187.
05:57:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
05:57:15 INFO  : 'fpga -state' command is executed.
05:57:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:57:15 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
05:57:15 INFO  : 'jtag frequency' command is executed.
05:57:15 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
05:57:15 INFO  : Context for 'APU' is selected.
05:57:16 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
05:57:16 INFO  : 'configparams force-mem-access 1' command is executed.
05:57:16 INFO  : Context for 'APU' is selected.
05:57:16 INFO  : 'stop' command is executed.
05:57:17 INFO  : 'ps7_init' command is executed.
05:57:17 INFO  : 'ps7_post_config' command is executed.
05:57:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:57:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
05:57:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:57:18 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:57:18 INFO  : 'configparams force-mem-access 0' command is executed.
05:57:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

05:57:18 INFO  : Memory regions updated for context APU
05:57:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:57:18 INFO  : 'con' command is executed.
05:57:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

05:57:18 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
05:59:07 INFO  : Disconnected from the channel tcfchan#188.
05:59:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
05:59:08 INFO  : 'fpga -state' command is executed.
05:59:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:59:08 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
05:59:08 INFO  : 'jtag frequency' command is executed.
05:59:08 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
05:59:08 INFO  : Context for 'APU' is selected.
05:59:08 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
05:59:08 INFO  : 'configparams force-mem-access 1' command is executed.
05:59:08 INFO  : Context for 'APU' is selected.
05:59:08 INFO  : 'stop' command is executed.
05:59:09 INFO  : 'ps7_init' command is executed.
05:59:09 INFO  : 'ps7_post_config' command is executed.
05:59:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:59:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
05:59:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:59:09 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:59:09 INFO  : 'configparams force-mem-access 0' command is executed.
05:59:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

05:59:09 INFO  : Memory regions updated for context APU
05:59:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:59:09 INFO  : 'con' command is executed.
05:59:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

05:59:09 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
05:59:43 INFO  : Disconnected from the channel tcfchan#189.
05:59:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
05:59:44 INFO  : 'fpga -state' command is executed.
05:59:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:59:44 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
05:59:44 INFO  : 'jtag frequency' command is executed.
05:59:44 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
05:59:44 INFO  : Context for 'APU' is selected.
05:59:44 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
05:59:44 INFO  : 'configparams force-mem-access 1' command is executed.
05:59:44 INFO  : Context for 'APU' is selected.
05:59:44 INFO  : 'stop' command is executed.
05:59:45 INFO  : 'ps7_init' command is executed.
05:59:45 INFO  : 'ps7_post_config' command is executed.
05:59:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:59:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
05:59:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:59:45 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:59:45 INFO  : 'configparams force-mem-access 0' command is executed.
05:59:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

05:59:45 INFO  : Memory regions updated for context APU
05:59:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:59:45 INFO  : 'con' command is executed.
05:59:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

05:59:45 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
06:00:51 INFO  : Disconnected from the channel tcfchan#190.
06:00:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
06:00:53 INFO  : 'fpga -state' command is executed.
06:00:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:00:53 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
06:00:53 INFO  : 'jtag frequency' command is executed.
06:00:53 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
06:00:53 INFO  : Context for 'APU' is selected.
06:00:53 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
06:00:53 INFO  : 'configparams force-mem-access 1' command is executed.
06:00:53 INFO  : Context for 'APU' is selected.
06:00:53 INFO  : 'stop' command is executed.
06:00:53 INFO  : 'ps7_init' command is executed.
06:00:53 INFO  : 'ps7_post_config' command is executed.
06:00:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:00:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
06:00:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:00:53 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
06:00:53 INFO  : 'configparams force-mem-access 0' command is executed.
06:00:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

06:00:53 INFO  : Memory regions updated for context APU
06:00:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:00:53 INFO  : 'con' command is executed.
06:00:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

06:00:53 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
06:00:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:00:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
06:01:02 INFO  : FPGA configured successfully with bitstream "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
06:01:13 INFO  : Disconnected from the channel tcfchan#191.
06:01:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
06:01:14 INFO  : 'fpga -state' command is executed.
06:01:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:01:14 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
06:01:15 INFO  : 'jtag frequency' command is executed.
06:01:15 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
06:01:15 INFO  : Context for 'APU' is selected.
06:01:15 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
06:01:15 INFO  : 'configparams force-mem-access 1' command is executed.
06:01:15 INFO  : Context for 'APU' is selected.
06:01:15 INFO  : 'stop' command is executed.
06:01:16 INFO  : 'ps7_init' command is executed.
06:01:16 INFO  : 'ps7_post_config' command is executed.
06:01:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:01:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
06:01:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:01:17 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
06:01:17 INFO  : 'configparams force-mem-access 0' command is executed.
06:01:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

06:01:17 INFO  : Memory regions updated for context APU
06:01:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:01:17 INFO  : 'con' command is executed.
06:01:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

06:01:17 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
06:02:05 INFO  : Disconnected from the channel tcfchan#192.
06:02:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
06:02:06 INFO  : 'fpga -state' command is executed.
06:02:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:02:06 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
06:02:06 INFO  : 'jtag frequency' command is executed.
06:02:06 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
06:02:06 INFO  : Context for 'APU' is selected.
06:02:06 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
06:02:06 INFO  : 'configparams force-mem-access 1' command is executed.
06:02:06 INFO  : Context for 'APU' is selected.
06:02:06 INFO  : 'stop' command is executed.
06:02:06 INFO  : 'ps7_init' command is executed.
06:02:06 INFO  : 'ps7_post_config' command is executed.
06:02:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:02:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
06:02:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:02:07 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
06:02:07 INFO  : 'configparams force-mem-access 0' command is executed.
06:02:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

06:02:07 INFO  : Memory regions updated for context APU
06:02:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:02:07 INFO  : 'con' command is executed.
06:02:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

06:02:07 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
06:03:54 INFO  : Disconnected from the channel tcfchan#193.
06:03:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
06:03:55 INFO  : 'fpga -state' command is executed.
06:03:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:03:55 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
06:03:55 INFO  : 'jtag frequency' command is executed.
06:03:55 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
06:03:55 INFO  : Context for 'APU' is selected.
06:03:55 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
06:03:55 INFO  : 'configparams force-mem-access 1' command is executed.
06:03:55 INFO  : Context for 'APU' is selected.
06:03:55 INFO  : 'stop' command is executed.
06:03:55 INFO  : 'ps7_init' command is executed.
06:03:55 INFO  : 'ps7_post_config' command is executed.
06:03:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:03:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
06:03:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:03:56 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
06:03:56 INFO  : 'configparams force-mem-access 0' command is executed.
06:03:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

06:03:56 INFO  : Memory regions updated for context APU
06:03:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:03:56 INFO  : 'con' command is executed.
06:03:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

06:03:56 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
06:04:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:04:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
06:04:04 INFO  : FPGA configured successfully with bitstream "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
06:04:07 INFO  : Disconnected from the channel tcfchan#194.
06:04:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
06:04:08 INFO  : 'fpga -state' command is executed.
06:04:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:04:08 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
06:04:08 INFO  : 'jtag frequency' command is executed.
06:04:08 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
06:04:08 INFO  : Context for 'APU' is selected.
06:04:08 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
06:04:08 INFO  : 'configparams force-mem-access 1' command is executed.
06:04:08 INFO  : Context for 'APU' is selected.
06:04:09 INFO  : 'stop' command is executed.
06:04:10 INFO  : 'ps7_init' command is executed.
06:04:10 INFO  : 'ps7_post_config' command is executed.
06:04:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:04:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
06:04:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:04:14 ERROR : Memory write error at 0x100000. AP transaction timeout
06:04:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
----------------End of Script----------------

06:04:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:04:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
06:04:25 INFO  : FPGA configured successfully with bitstream "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
06:04:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
06:04:27 INFO  : 'fpga -state' command is executed.
06:04:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:04:27 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
06:04:27 INFO  : 'jtag frequency' command is executed.
06:04:27 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
06:04:27 INFO  : Context for 'APU' is selected.
06:04:27 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
06:04:27 INFO  : 'configparams force-mem-access 1' command is executed.
06:04:27 INFO  : Context for 'APU' is selected.
06:04:27 INFO  : 'stop' command is executed.
06:04:28 INFO  : 'ps7_init' command is executed.
06:04:28 INFO  : 'ps7_post_config' command is executed.
06:04:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:04:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
06:04:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:04:28 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
06:04:28 INFO  : 'configparams force-mem-access 0' command is executed.
06:04:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

06:04:28 INFO  : Memory regions updated for context APU
06:04:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:04:28 INFO  : 'con' command is executed.
06:04:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

06:04:28 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
06:07:54 INFO  : Disconnected from the channel tcfchan#195.
06:07:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
06:07:55 INFO  : 'fpga -state' command is executed.
06:07:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:07:56 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
06:07:56 INFO  : 'jtag frequency' command is executed.
06:07:56 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
06:07:56 INFO  : Context for 'APU' is selected.
06:07:56 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
06:07:56 INFO  : 'configparams force-mem-access 1' command is executed.
06:07:56 INFO  : Context for 'APU' is selected.
06:07:56 INFO  : 'stop' command is executed.
06:07:56 INFO  : 'ps7_init' command is executed.
06:07:56 INFO  : 'ps7_post_config' command is executed.
06:07:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:07:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
06:07:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:07:56 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
06:07:56 INFO  : 'configparams force-mem-access 0' command is executed.
06:07:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

06:07:56 INFO  : Memory regions updated for context APU
06:07:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:07:56 INFO  : 'con' command is executed.
06:07:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

06:07:56 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
06:09:07 INFO  : Disconnected from the channel tcfchan#196.
06:09:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
06:09:08 INFO  : 'fpga -state' command is executed.
06:09:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:09:08 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
06:09:08 INFO  : 'jtag frequency' command is executed.
06:09:08 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
06:09:08 INFO  : Context for 'APU' is selected.
06:09:08 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
06:09:08 INFO  : 'configparams force-mem-access 1' command is executed.
06:09:08 INFO  : Context for 'APU' is selected.
06:09:08 INFO  : 'stop' command is executed.
06:09:08 INFO  : 'ps7_init' command is executed.
06:09:08 INFO  : 'ps7_post_config' command is executed.
06:09:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:09:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
06:09:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:09:09 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
06:09:09 INFO  : 'configparams force-mem-access 0' command is executed.
06:09:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

06:09:09 INFO  : Memory regions updated for context APU
06:09:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:09:09 INFO  : 'con' command is executed.
06:09:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

06:09:09 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
06:09:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:09:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
06:09:17 INFO  : FPGA configured successfully with bitstream "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
06:09:20 INFO  : Disconnected from the channel tcfchan#197.
06:09:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
06:09:21 INFO  : 'fpga -state' command is executed.
06:09:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:09:21 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
06:09:21 INFO  : 'jtag frequency' command is executed.
06:09:21 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
06:09:21 INFO  : Context for 'APU' is selected.
06:09:21 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
06:09:21 INFO  : 'configparams force-mem-access 1' command is executed.
06:09:21 INFO  : Context for 'APU' is selected.
06:09:21 INFO  : 'stop' command is executed.
06:09:22 INFO  : 'ps7_init' command is executed.
06:09:22 INFO  : 'ps7_post_config' command is executed.
06:09:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:09:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
06:09:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:09:23 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
06:09:23 INFO  : 'configparams force-mem-access 0' command is executed.
06:09:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

06:09:23 INFO  : Memory regions updated for context APU
06:09:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:09:23 INFO  : 'con' command is executed.
06:09:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

06:09:23 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
06:10:24 INFO  : Disconnected from the channel tcfchan#198.
12:04:55 INFO  : Registering command handlers for SDK TCF services
12:04:56 INFO  : Launching XSCT server: xsct.bat -interactive C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\temp_xsdb_launch_script.tcl
12:04:58 INFO  : XSCT server has started successfully.
12:04:59 INFO  : Successfully done setting XSCT server connection channel  
12:04:59 INFO  : Processing command line option -hwspec C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf.
12:04:59 INFO  : Successfully done setting SDK workspace  
12:04:59 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
12:07:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:07:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
12:07:29 INFO  : FPGA configured successfully with bitstream "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:07:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
12:07:52 INFO  : 'fpga -state' command is executed.
12:07:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:07:52 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
12:07:52 INFO  : 'jtag frequency' command is executed.
12:07:52 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:07:52 INFO  : Context for 'APU' is selected.
12:07:52 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:07:52 INFO  : 'configparams force-mem-access 1' command is executed.
12:07:52 INFO  : Context for 'APU' is selected.
12:07:52 INFO  : 'stop' command is executed.
12:07:53 INFO  : 'ps7_init' command is executed.
12:07:53 INFO  : 'ps7_post_config' command is executed.
12:07:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:07:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:07:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:07:53 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:07:53 INFO  : 'configparams force-mem-access 0' command is executed.
12:07:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

12:07:53 INFO  : Memory regions updated for context APU
12:07:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:07:53 INFO  : 'con' command is executed.
12:07:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

12:07:53 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
12:08:44 INFO  : Disconnected from the channel tcfchan#1.
12:08:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
12:08:45 INFO  : 'fpga -state' command is executed.
12:08:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:08:45 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
12:08:45 INFO  : 'jtag frequency' command is executed.
12:08:45 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:08:45 INFO  : Context for 'APU' is selected.
12:08:47 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:08:47 INFO  : 'configparams force-mem-access 1' command is executed.
12:08:47 INFO  : Context for 'APU' is selected.
12:08:47 INFO  : 'stop' command is executed.
12:08:47 INFO  : 'ps7_init' command is executed.
12:08:47 INFO  : 'ps7_post_config' command is executed.
12:08:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:08:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:08:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:08:47 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:08:47 INFO  : 'configparams force-mem-access 0' command is executed.
12:08:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

12:08:47 INFO  : Memory regions updated for context APU
12:08:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:08:47 INFO  : 'con' command is executed.
12:08:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

12:08:47 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
12:09:52 INFO  : Disconnected from the channel tcfchan#2.
12:09:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
12:09:53 INFO  : 'fpga -state' command is executed.
12:09:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:09:53 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
12:09:54 INFO  : 'jtag frequency' command is executed.
12:09:54 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:09:54 INFO  : Context for 'APU' is selected.
12:09:55 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:09:55 INFO  : 'configparams force-mem-access 1' command is executed.
12:09:55 INFO  : Context for 'APU' is selected.
12:09:55 INFO  : 'stop' command is executed.
12:09:55 INFO  : 'ps7_init' command is executed.
12:09:55 INFO  : 'ps7_post_config' command is executed.
12:09:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:09:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:09:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:09:55 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:09:55 INFO  : 'configparams force-mem-access 0' command is executed.
12:09:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

12:09:55 INFO  : Memory regions updated for context APU
12:09:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:09:56 INFO  : 'con' command is executed.
12:09:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

12:09:56 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
12:11:03 INFO  : Disconnected from the channel tcfchan#3.
12:11:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
12:11:04 INFO  : 'fpga -state' command is executed.
12:11:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:11:05 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
12:11:05 INFO  : 'jtag frequency' command is executed.
12:11:05 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:11:05 INFO  : Context for 'APU' is selected.
12:11:06 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:11:06 INFO  : 'configparams force-mem-access 1' command is executed.
12:11:06 INFO  : Context for 'APU' is selected.
12:11:06 INFO  : 'stop' command is executed.
12:11:06 INFO  : 'ps7_init' command is executed.
12:11:06 INFO  : 'ps7_post_config' command is executed.
12:11:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:11:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:11:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:11:07 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:11:07 INFO  : 'configparams force-mem-access 0' command is executed.
12:11:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

12:11:07 INFO  : Memory regions updated for context APU
12:11:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:11:07 INFO  : 'con' command is executed.
12:11:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

12:11:07 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
12:11:46 INFO  : Disconnected from the channel tcfchan#4.
12:11:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
12:11:47 INFO  : 'fpga -state' command is executed.
12:11:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:11:47 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
12:11:47 INFO  : 'jtag frequency' command is executed.
12:11:47 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:11:47 INFO  : Context for 'APU' is selected.
12:11:49 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:11:49 INFO  : 'configparams force-mem-access 1' command is executed.
12:11:49 INFO  : Context for 'APU' is selected.
12:11:49 INFO  : 'stop' command is executed.
12:11:49 INFO  : 'ps7_init' command is executed.
12:11:49 INFO  : 'ps7_post_config' command is executed.
12:11:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:11:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:11:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:11:49 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:11:49 INFO  : 'configparams force-mem-access 0' command is executed.
12:11:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

12:11:49 INFO  : Memory regions updated for context APU
12:11:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:11:49 INFO  : 'con' command is executed.
12:11:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

12:11:49 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
12:33:53 INFO  : Disconnected from the channel tcfchan#5.
12:33:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
12:33:54 INFO  : 'fpga -state' command is executed.
12:33:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:33:55 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
12:33:55 INFO  : 'jtag frequency' command is executed.
12:33:55 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:33:55 INFO  : Context for 'APU' is selected.
12:33:56 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:33:56 INFO  : 'configparams force-mem-access 1' command is executed.
12:33:56 INFO  : Context for 'APU' is selected.
12:33:56 INFO  : 'stop' command is executed.
12:33:57 INFO  : 'ps7_init' command is executed.
12:33:57 INFO  : 'ps7_post_config' command is executed.
12:33:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:33:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:33:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:34:00 ERROR : Memory write error at 0x100000. AP transaction timeout
12:34:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
----------------End of Script----------------

12:34:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
12:34:33 INFO  : 'fpga -state' command is executed.
12:34:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:34:34 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
12:34:34 INFO  : 'jtag frequency' command is executed.
12:34:34 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:34:34 INFO  : Context for 'APU' is selected.
12:34:34 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:34:34 INFO  : 'configparams force-mem-access 1' command is executed.
12:34:34 INFO  : Context for 'APU' is selected.
12:34:34 INFO  : 'stop' command is executed.
12:34:35 INFO  : 'ps7_init' command is executed.
12:34:35 INFO  : 'ps7_post_config' command is executed.
12:34:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:34:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:34:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:34:36 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:34:36 INFO  : 'configparams force-mem-access 0' command is executed.
12:34:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

12:34:36 INFO  : Memory regions updated for context APU
12:34:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:34:36 INFO  : 'con' command is executed.
12:34:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

12:34:36 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
12:41:11 INFO  : Disconnected from the channel tcfchan#6.
12:41:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
12:41:12 INFO  : 'fpga -state' command is executed.
12:41:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:41:12 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
12:41:12 INFO  : 'jtag frequency' command is executed.
12:41:12 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:41:12 INFO  : Context for 'APU' is selected.
12:41:14 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:41:14 INFO  : 'configparams force-mem-access 1' command is executed.
12:41:14 INFO  : Context for 'APU' is selected.
12:41:14 INFO  : 'stop' command is executed.
12:41:14 INFO  : 'ps7_init' command is executed.
12:41:14 INFO  : 'ps7_post_config' command is executed.
12:41:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:41:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:41:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:41:14 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:41:14 INFO  : 'configparams force-mem-access 0' command is executed.
12:41:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

12:41:14 INFO  : Memory regions updated for context APU
12:41:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:41:14 INFO  : 'con' command is executed.
12:41:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

12:41:14 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
12:43:06 INFO  : Disconnected from the channel tcfchan#7.
12:43:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
12:43:07 INFO  : 'fpga -state' command is executed.
12:43:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:43:07 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
12:43:07 INFO  : 'jtag frequency' command is executed.
12:43:07 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:43:07 INFO  : Context for 'APU' is selected.
12:43:09 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:43:09 INFO  : 'configparams force-mem-access 1' command is executed.
12:43:09 INFO  : Context for 'APU' is selected.
12:43:09 INFO  : 'stop' command is executed.
12:43:09 INFO  : 'ps7_init' command is executed.
12:43:09 INFO  : 'ps7_post_config' command is executed.
12:43:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:43:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:43:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:43:09 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:43:09 INFO  : 'configparams force-mem-access 0' command is executed.
12:43:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

12:43:09 INFO  : Memory regions updated for context APU
12:43:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:43:09 INFO  : 'con' command is executed.
12:43:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

12:43:09 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
12:47:40 INFO  : Disconnected from the channel tcfchan#8.
12:47:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
12:47:42 INFO  : 'fpga -state' command is executed.
12:47:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:47:42 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
12:47:42 INFO  : 'jtag frequency' command is executed.
12:47:42 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:47:42 INFO  : Context for 'APU' is selected.
12:47:43 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:47:43 INFO  : 'configparams force-mem-access 1' command is executed.
12:47:43 INFO  : Context for 'APU' is selected.
12:47:43 INFO  : 'stop' command is executed.
12:47:44 INFO  : 'ps7_init' command is executed.
12:47:44 INFO  : 'ps7_post_config' command is executed.
12:47:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:47:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:47:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:47:44 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:47:44 INFO  : 'configparams force-mem-access 0' command is executed.
12:47:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

12:47:44 INFO  : Memory regions updated for context APU
12:47:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:47:44 INFO  : 'con' command is executed.
12:47:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

12:47:44 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
12:47:53 INFO  : Disconnected from the channel tcfchan#9.
12:47:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
12:47:54 INFO  : 'fpga -state' command is executed.
12:47:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:47:54 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
12:47:54 INFO  : 'jtag frequency' command is executed.
12:47:54 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:47:54 INFO  : Context for 'APU' is selected.
12:47:56 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:47:56 INFO  : 'configparams force-mem-access 1' command is executed.
12:47:56 INFO  : Context for 'APU' is selected.
12:47:56 INFO  : 'stop' command is executed.
12:47:56 INFO  : 'ps7_init' command is executed.
12:47:56 INFO  : 'ps7_post_config' command is executed.
12:47:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:47:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:47:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:47:56 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:47:56 INFO  : 'configparams force-mem-access 0' command is executed.
12:47:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

12:47:56 INFO  : Memory regions updated for context APU
12:47:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:47:56 INFO  : 'con' command is executed.
12:47:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

12:47:56 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
12:49:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core DSP_register of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss line 196 - No IP instance named DSP_DSP_register_0 present in hardware design

12:49:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

12:49:03 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
12:49:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core DSP_register of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss line 196 - No IP instance named DSP_DSP_register_0 present in hardware design

12:49:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

12:49:03 INFO  : Unable to read in MSS file C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\hello_bsp\system.mss : null
12:49:03 ERROR : Failed to closesw "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss"
Reason: Cannot close sw design 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss'.
Design is not opened in the current session.


12:49:45 INFO  : Disconnected from the channel tcfchan#10.
12:49:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
12:49:46 INFO  : 'fpga -state' command is executed.
12:49:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:49:46 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
12:49:46 INFO  : 'jtag frequency' command is executed.
12:49:46 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:49:46 INFO  : Context for 'APU' is selected.
12:49:48 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:49:48 INFO  : 'configparams force-mem-access 1' command is executed.
12:49:48 INFO  : Context for 'APU' is selected.
12:49:48 INFO  : 'stop' command is executed.
12:49:48 INFO  : 'ps7_init' command is executed.
12:49:48 INFO  : 'ps7_post_config' command is executed.
12:49:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:49:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:49:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:49:48 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:49:48 INFO  : 'configparams force-mem-access 0' command is executed.
12:49:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

12:49:48 INFO  : Memory regions updated for context APU
12:49:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:49:48 INFO  : 'con' command is executed.
12:49:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

12:49:48 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
12:50:00 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core DSP_register of version 1.0 not found in repositories

12:50:00 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss line 196 - No IP instance named DSP_DSP_register_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

12:50:00 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
12:50:00 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core DSP_register of version 1.0 not found in repositories

12:50:00 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss line 196 - No IP instance named DSP_DSP_register_0 present in hardware design

12:50:00 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

12:50:00 INFO  : Unable to read in MSS file C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\hello_bsp\system.mss : null
12:50:00 ERROR : Failed to closesw "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss"
Reason: Cannot close sw design 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss'.
Design is not opened in the current session.


12:52:22 INFO  : Disconnected from the channel tcfchan#11.
12:52:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
12:52:23 INFO  : 'fpga -state' command is executed.
12:52:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:52:23 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
12:52:23 INFO  : 'jtag frequency' command is executed.
12:52:23 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:52:23 INFO  : Context for 'APU' is selected.
12:52:25 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:52:25 INFO  : 'configparams force-mem-access 1' command is executed.
12:52:25 INFO  : Context for 'APU' is selected.
12:52:25 INFO  : 'stop' command is executed.
12:52:25 INFO  : 'ps7_init' command is executed.
12:52:25 INFO  : 'ps7_post_config' command is executed.
12:52:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:52:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:52:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:52:26 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:52:26 INFO  : 'configparams force-mem-access 0' command is executed.
12:52:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

12:52:26 INFO  : Memory regions updated for context APU
12:52:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:52:26 INFO  : 'con' command is executed.
12:52:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

12:52:26 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
12:52:32 INFO  : Disconnected from the channel tcfchan#12.
12:52:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
12:52:33 INFO  : 'fpga -state' command is executed.
12:52:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:52:33 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
12:52:33 INFO  : 'jtag frequency' command is executed.
12:52:33 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:52:33 INFO  : Context for 'APU' is selected.
12:52:34 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:52:34 INFO  : 'configparams force-mem-access 1' command is executed.
12:52:34 INFO  : Context for 'APU' is selected.
12:52:34 INFO  : 'stop' command is executed.
12:52:35 INFO  : 'ps7_init' command is executed.
12:52:35 INFO  : 'ps7_post_config' command is executed.
12:52:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:52:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:52:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:52:35 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:52:35 INFO  : 'configparams force-mem-access 0' command is executed.
12:52:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

12:52:35 INFO  : Memory regions updated for context APU
12:52:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:52:35 INFO  : 'con' command is executed.
12:52:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

12:52:35 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
12:52:53 INFO  : Disconnected from the channel tcfchan#13.
12:52:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
12:52:55 INFO  : 'fpga -state' command is executed.
12:52:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:52:55 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
12:52:55 INFO  : 'jtag frequency' command is executed.
12:52:55 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:52:57 INFO  : Context for 'APU' is selected.
12:52:58 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:52:58 INFO  : 'configparams force-mem-access 1' command is executed.
12:52:59 INFO  : Context for 'APU' is selected.
12:52:59 INFO  : 'stop' command is executed.
12:52:59 INFO  : 'ps7_init' command is executed.
12:52:59 INFO  : 'ps7_post_config' command is executed.
12:53:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:53:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:53:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:53:00 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:53:00 INFO  : 'configparams force-mem-access 0' command is executed.
12:53:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

12:53:00 INFO  : Memory regions updated for context APU
12:53:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:53:01 INFO  : 'con' command is executed.
12:53:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

12:53:01 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
12:57:56 INFO  : Disconnected from the channel tcfchan#14.
12:57:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
12:57:57 INFO  : 'fpga -state' command is executed.
12:57:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:57:57 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
12:57:57 INFO  : 'jtag frequency' command is executed.
12:57:57 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:57:57 INFO  : Context for 'APU' is selected.
12:57:59 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:57:59 INFO  : 'configparams force-mem-access 1' command is executed.
12:57:59 INFO  : Context for 'APU' is selected.
12:57:59 INFO  : 'stop' command is executed.
12:57:59 INFO  : 'ps7_init' command is executed.
12:57:59 INFO  : 'ps7_post_config' command is executed.
12:57:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:57:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:57:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:57:59 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:57:59 INFO  : 'configparams force-mem-access 0' command is executed.
12:57:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

12:58:00 INFO  : Memory regions updated for context APU
12:58:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:58:00 INFO  : 'con' command is executed.
12:58:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

12:58:00 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
12:58:36 INFO  : Disconnected from the channel tcfchan#15.
12:58:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
12:58:37 INFO  : 'fpga -state' command is executed.
12:58:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:58:37 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
12:58:37 INFO  : 'jtag frequency' command is executed.
12:58:37 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:58:37 INFO  : Context for 'APU' is selected.
12:58:39 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:58:39 INFO  : 'configparams force-mem-access 1' command is executed.
12:58:39 INFO  : Context for 'APU' is selected.
12:58:39 INFO  : 'stop' command is executed.
12:58:39 INFO  : 'ps7_init' command is executed.
12:58:39 INFO  : 'ps7_post_config' command is executed.
12:58:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:58:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:58:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:58:39 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:58:39 INFO  : 'configparams force-mem-access 0' command is executed.
12:58:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

12:58:39 INFO  : Memory regions updated for context APU
12:58:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:58:39 INFO  : 'con' command is executed.
12:58:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

12:58:39 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
12:58:46 INFO  : Disconnected from the channel tcfchan#16.
12:58:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
12:58:47 INFO  : 'fpga -state' command is executed.
12:58:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:58:48 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
12:58:48 INFO  : 'jtag frequency' command is executed.
12:58:48 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:58:48 INFO  : Context for 'APU' is selected.
12:58:49 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:58:49 INFO  : 'configparams force-mem-access 1' command is executed.
12:58:49 INFO  : Context for 'APU' is selected.
12:58:49 INFO  : 'stop' command is executed.
12:58:49 INFO  : 'ps7_init' command is executed.
12:58:49 INFO  : 'ps7_post_config' command is executed.
12:58:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:58:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:58:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:58:50 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:58:50 INFO  : 'configparams force-mem-access 0' command is executed.
12:58:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

12:58:50 INFO  : Memory regions updated for context APU
12:58:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:58:50 INFO  : 'con' command is executed.
12:58:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

12:58:50 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
12:59:12 INFO  : Disconnected from the channel tcfchan#17.
12:59:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
12:59:13 INFO  : 'fpga -state' command is executed.
12:59:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:59:14 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
12:59:14 INFO  : 'jtag frequency' command is executed.
12:59:14 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:59:14 INFO  : Context for 'APU' is selected.
12:59:16 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:59:16 INFO  : 'configparams force-mem-access 1' command is executed.
12:59:16 INFO  : Context for 'APU' is selected.
12:59:16 INFO  : 'stop' command is executed.
12:59:17 INFO  : 'ps7_init' command is executed.
12:59:17 INFO  : 'ps7_post_config' command is executed.
12:59:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:59:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:59:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:59:18 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:59:18 INFO  : 'configparams force-mem-access 0' command is executed.
12:59:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

12:59:18 INFO  : Memory regions updated for context APU
12:59:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:59:18 INFO  : 'con' command is executed.
12:59:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

12:59:18 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
13:01:01 INFO  : Disconnected from the channel tcfchan#18.
22:28:05 INFO  : Registering command handlers for SDK TCF services
22:28:05 INFO  : Launching XSCT server: xsct.bat -interactive C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\temp_xsdb_launch_script.tcl
22:28:08 INFO  : XSCT server has started successfully.
22:28:09 INFO  : Successfully done setting XSCT server connection channel  
22:28:09 INFO  : Processing command line option -hwspec C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf.
22:28:09 INFO  : Successfully done setting SDK workspace  
22:28:09 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
22:30:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
22:30:55 INFO  : 'fpga -state' command is executed.
22:30:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:30:55 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
22:30:55 INFO  : 'jtag frequency' command is executed.
22:30:55 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:30:55 INFO  : Context for 'APU' is selected.
22:30:55 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:30:55 INFO  : 'configparams force-mem-access 1' command is executed.
22:30:55 INFO  : Context for 'APU' is selected.
22:30:55 INFO  : 'stop' command is executed.
22:30:56 INFO  : 'ps7_init' command is executed.
22:30:56 INFO  : 'ps7_post_config' command is executed.
22:30:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:30:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:30:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:30:56 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:30:56 INFO  : 'configparams force-mem-access 0' command is executed.
22:30:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

22:30:56 INFO  : Memory regions updated for context APU
22:30:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:30:56 INFO  : 'con' command is executed.
22:30:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

22:30:56 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
22:41:33 INFO  : Disconnected from the channel tcfchan#1.
22:41:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
22:41:34 INFO  : 'fpga -state' command is executed.
22:41:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:41:34 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
22:41:34 INFO  : 'jtag frequency' command is executed.
22:41:34 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:41:34 INFO  : Context for 'APU' is selected.
22:41:36 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:41:36 INFO  : 'configparams force-mem-access 1' command is executed.
22:41:36 INFO  : Context for 'APU' is selected.
22:41:36 INFO  : 'stop' command is executed.
22:41:36 INFO  : 'ps7_init' command is executed.
22:41:36 INFO  : 'ps7_post_config' command is executed.
22:41:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:41:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:41:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:41:36 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:41:36 INFO  : 'configparams force-mem-access 0' command is executed.
22:41:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

22:41:36 INFO  : Memory regions updated for context APU
22:41:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:41:37 INFO  : 'con' command is executed.
22:41:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

22:41:37 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:25:02 INFO  : Disconnected from the channel tcfchan#2.
23:25:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:25:03 INFO  : 'fpga -state' command is executed.
23:25:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:25:04 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:25:04 INFO  : 'jtag frequency' command is executed.
23:25:04 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:25:04 INFO  : Context for 'APU' is selected.
23:25:05 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:25:05 INFO  : 'configparams force-mem-access 1' command is executed.
23:25:05 INFO  : Context for 'APU' is selected.
23:25:05 ERROR : Execution context is running
23:25:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
----------------End of Script----------------

23:25:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:25:33 INFO  : 'fpga -state' command is executed.
23:25:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:25:33 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:25:33 INFO  : 'jtag frequency' command is executed.
23:25:33 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:25:34 INFO  : Context for 'APU' is selected.
23:25:34 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:25:34 INFO  : 'configparams force-mem-access 1' command is executed.
23:25:34 INFO  : Context for 'APU' is selected.
23:25:35 INFO  : 'stop' command is executed.
23:25:35 INFO  : 'ps7_init' command is executed.
23:25:35 INFO  : 'ps7_post_config' command is executed.
23:25:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:25:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:25:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:25:36 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:25:36 INFO  : 'configparams force-mem-access 0' command is executed.
23:25:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:25:36 INFO  : Memory regions updated for context APU
23:25:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:25:37 INFO  : 'con' command is executed.
23:25:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:25:37 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:32:03 INFO  : Disconnected from the channel tcfchan#3.
23:32:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:32:06 INFO  : 'fpga -state' command is executed.
23:32:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:32:06 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:32:06 INFO  : 'jtag frequency' command is executed.
23:32:06 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:32:07 INFO  : Context for 'APU' is selected.
23:32:08 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:32:08 INFO  : 'configparams force-mem-access 1' command is executed.
23:32:08 INFO  : Context for 'APU' is selected.
23:32:08 ERROR : Execution context is running
23:32:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
----------------End of Script----------------

23:32:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:32:26 INFO  : 'fpga -state' command is executed.
23:32:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:32:26 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:32:26 INFO  : 'jtag frequency' command is executed.
23:32:26 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:32:27 INFO  : Context for 'APU' is selected.
23:32:27 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:32:27 INFO  : 'configparams force-mem-access 1' command is executed.
23:32:27 INFO  : Context for 'APU' is selected.
23:32:27 INFO  : 'stop' command is executed.
23:32:27 INFO  : 'ps7_init' command is executed.
23:32:27 INFO  : 'ps7_post_config' command is executed.
23:32:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:32:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:32:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:32:29 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:32:29 INFO  : 'configparams force-mem-access 0' command is executed.
23:32:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:32:29 INFO  : Memory regions updated for context APU
23:32:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:32:29 INFO  : 'con' command is executed.
23:32:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:32:29 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:50:59 INFO  : Disconnected from the channel tcfchan#4.
23:51:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:51:00 INFO  : 'fpga -state' command is executed.
23:51:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:51:00 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:51:00 INFO  : 'jtag frequency' command is executed.
23:51:00 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:51:00 INFO  : Context for 'APU' is selected.
23:51:02 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:51:02 INFO  : 'configparams force-mem-access 1' command is executed.
23:51:02 INFO  : Context for 'APU' is selected.
23:51:02 ERROR : Execution context is running
23:51:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
----------------End of Script----------------

23:51:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:51:05 INFO  : 'fpga -state' command is executed.
23:51:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:51:05 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:51:05 INFO  : 'jtag frequency' command is executed.
23:51:05 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:51:05 INFO  : Context for 'APU' is selected.
23:51:05 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:51:05 INFO  : 'configparams force-mem-access 1' command is executed.
23:51:05 INFO  : Context for 'APU' is selected.
23:51:05 INFO  : 'stop' command is executed.
23:51:05 ERROR : AP transaction error, DAP status f0000021
23:51:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
----------------End of Script----------------

23:51:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:51:21 INFO  : 'fpga -state' command is executed.
23:51:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:51:21 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:51:21 INFO  : 'jtag frequency' command is executed.
23:51:21 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:51:21 INFO  : Context for 'APU' is selected.
23:51:21 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:51:21 INFO  : 'configparams force-mem-access 1' command is executed.
23:51:21 INFO  : Context for 'APU' is selected.
23:51:21 INFO  : 'stop' command is executed.
23:51:22 INFO  : 'ps7_init' command is executed.
23:51:22 INFO  : 'ps7_post_config' command is executed.
23:51:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:51:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:51:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:51:23 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:51:23 INFO  : 'configparams force-mem-access 0' command is executed.
23:51:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:51:23 INFO  : Memory regions updated for context APU
23:51:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:51:23 INFO  : 'con' command is executed.
23:51:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:51:23 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:53:14 INFO  : Disconnected from the channel tcfchan#5.
23:53:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:53:15 INFO  : 'fpga -state' command is executed.
23:53:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:53:16 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:53:16 INFO  : 'jtag frequency' command is executed.
23:53:16 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:53:16 INFO  : Context for 'APU' is selected.
23:53:17 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:53:17 INFO  : 'configparams force-mem-access 1' command is executed.
23:53:17 INFO  : Context for 'APU' is selected.
23:53:17 INFO  : 'stop' command is executed.
23:53:17 INFO  : 'ps7_init' command is executed.
23:53:17 INFO  : 'ps7_post_config' command is executed.
23:53:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:53:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:53:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:53:18 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:53:18 INFO  : 'configparams force-mem-access 0' command is executed.
23:53:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:53:18 INFO  : Memory regions updated for context APU
23:53:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:53:18 INFO  : 'con' command is executed.
23:53:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:53:18 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:57:31 INFO  : Disconnected from the channel tcfchan#6.
23:57:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:57:32 INFO  : 'fpga -state' command is executed.
23:57:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:57:33 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:57:33 INFO  : 'jtag frequency' command is executed.
23:57:33 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:57:33 INFO  : Context for 'APU' is selected.
23:57:34 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:57:34 INFO  : 'configparams force-mem-access 1' command is executed.
23:57:34 INFO  : Context for 'APU' is selected.
23:57:34 INFO  : 'stop' command is executed.
23:57:35 INFO  : 'ps7_init' command is executed.
23:57:35 INFO  : 'ps7_post_config' command is executed.
23:57:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:57:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:57:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:57:35 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:57:35 INFO  : 'configparams force-mem-access 0' command is executed.
23:57:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:57:35 INFO  : Memory regions updated for context APU
23:57:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:57:35 INFO  : 'con' command is executed.
23:57:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:57:35 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:57:40 INFO  : Disconnected from the channel tcfchan#7.
23:57:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:57:41 INFO  : 'fpga -state' command is executed.
23:57:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:57:41 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:57:41 INFO  : 'jtag frequency' command is executed.
23:57:41 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:57:41 INFO  : Context for 'APU' is selected.
23:57:42 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:57:42 INFO  : 'configparams force-mem-access 1' command is executed.
23:57:42 INFO  : Context for 'APU' is selected.
23:57:42 INFO  : 'stop' command is executed.
23:57:43 INFO  : 'ps7_init' command is executed.
23:57:43 INFO  : 'ps7_post_config' command is executed.
23:57:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:57:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:57:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:57:43 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:57:43 INFO  : 'configparams force-mem-access 0' command is executed.
23:57:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:57:43 INFO  : Memory regions updated for context APU
23:57:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:57:43 INFO  : 'con' command is executed.
23:57:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:57:43 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:58:29 INFO  : Disconnected from the channel tcfchan#8.
23:58:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:58:30 INFO  : 'fpga -state' command is executed.
23:58:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:58:31 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:58:31 INFO  : 'jtag frequency' command is executed.
23:58:31 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:58:31 INFO  : Context for 'APU' is selected.
23:58:32 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:58:32 INFO  : 'configparams force-mem-access 1' command is executed.
23:58:32 INFO  : Context for 'APU' is selected.
23:58:32 INFO  : 'stop' command is executed.
23:58:32 INFO  : 'ps7_init' command is executed.
23:58:32 INFO  : 'ps7_post_config' command is executed.
23:58:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:58:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:58:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:58:33 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:58:33 INFO  : 'configparams force-mem-access 0' command is executed.
23:58:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:58:33 INFO  : Memory regions updated for context APU
23:58:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:58:33 INFO  : 'con' command is executed.
23:58:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:58:33 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:58:43 INFO  : Disconnected from the channel tcfchan#9.
23:58:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:58:44 INFO  : 'fpga -state' command is executed.
23:58:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:58:44 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:58:44 INFO  : 'jtag frequency' command is executed.
23:58:44 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:58:44 INFO  : Context for 'APU' is selected.
23:58:46 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:58:46 INFO  : 'configparams force-mem-access 1' command is executed.
23:58:46 INFO  : Context for 'APU' is selected.
23:58:46 INFO  : 'stop' command is executed.
23:58:46 INFO  : 'ps7_init' command is executed.
23:58:46 INFO  : 'ps7_post_config' command is executed.
23:58:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:58:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:58:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:58:47 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:58:47 INFO  : 'configparams force-mem-access 0' command is executed.
23:58:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:58:47 INFO  : Memory regions updated for context APU
23:58:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:58:47 INFO  : 'con' command is executed.
23:58:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:58:47 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:58:52 INFO  : Disconnected from the channel tcfchan#10.
23:58:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:58:53 INFO  : 'fpga -state' command is executed.
23:58:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:58:53 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:58:53 INFO  : 'jtag frequency' command is executed.
23:58:53 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:58:53 INFO  : Context for 'APU' is selected.
23:58:55 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:58:55 INFO  : 'configparams force-mem-access 1' command is executed.
23:58:55 INFO  : Context for 'APU' is selected.
23:58:55 INFO  : 'stop' command is executed.
23:58:55 INFO  : 'ps7_init' command is executed.
23:58:55 INFO  : 'ps7_post_config' command is executed.
23:58:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:58:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:58:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:58:55 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:58:55 INFO  : 'configparams force-mem-access 0' command is executed.
23:58:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:58:55 INFO  : Memory regions updated for context APU
23:58:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:58:55 INFO  : 'con' command is executed.
23:58:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:58:55 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:59:12 INFO  : Disconnected from the channel tcfchan#11.
23:59:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:59:14 INFO  : 'fpga -state' command is executed.
23:59:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:59:14 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:59:14 INFO  : 'jtag frequency' command is executed.
23:59:14 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:59:14 INFO  : Context for 'APU' is selected.
23:59:16 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:59:16 INFO  : 'configparams force-mem-access 1' command is executed.
23:59:16 INFO  : Context for 'APU' is selected.
23:59:17 INFO  : 'stop' command is executed.
23:59:17 INFO  : 'ps7_init' command is executed.
23:59:17 INFO  : 'ps7_post_config' command is executed.
23:59:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:59:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:59:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:59:18 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:59:18 INFO  : 'configparams force-mem-access 0' command is executed.
23:59:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:59:18 INFO  : Memory regions updated for context APU
23:59:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:59:19 INFO  : 'con' command is executed.
23:59:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:59:19 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:00:50 INFO  : Disconnected from the channel tcfchan#12.
00:00:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:00:51 INFO  : 'fpga -state' command is executed.
00:00:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:00:51 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:00:51 INFO  : 'jtag frequency' command is executed.
00:00:51 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:00:51 INFO  : Context for 'APU' is selected.
00:00:53 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:00:53 INFO  : 'configparams force-mem-access 1' command is executed.
00:00:53 INFO  : Context for 'APU' is selected.
00:00:53 INFO  : 'stop' command is executed.
00:00:53 INFO  : 'ps7_init' command is executed.
00:00:53 INFO  : 'ps7_post_config' command is executed.
00:00:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:00:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:00:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:00:54 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:00:54 INFO  : 'configparams force-mem-access 0' command is executed.
00:00:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:00:54 INFO  : Memory regions updated for context APU
00:00:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:00:54 INFO  : 'con' command is executed.
00:00:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:00:54 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:01:00 INFO  : Disconnected from the channel tcfchan#13.
00:01:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:01:01 INFO  : 'fpga -state' command is executed.
00:01:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:01:01 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:01:02 INFO  : 'jtag frequency' command is executed.
00:01:02 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:01:02 INFO  : Context for 'APU' is selected.
00:01:03 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:01:03 INFO  : 'configparams force-mem-access 1' command is executed.
00:01:03 INFO  : Context for 'APU' is selected.
00:01:03 INFO  : 'stop' command is executed.
00:01:03 INFO  : 'ps7_init' command is executed.
00:01:03 INFO  : 'ps7_post_config' command is executed.
00:01:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:01:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:01:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:01:04 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:01:04 INFO  : 'configparams force-mem-access 0' command is executed.
00:01:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:01:04 INFO  : Memory regions updated for context APU
00:01:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:01:04 INFO  : 'con' command is executed.
00:01:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:01:04 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:01:22 INFO  : Disconnected from the channel tcfchan#14.
00:01:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:01:23 INFO  : 'fpga -state' command is executed.
00:01:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:01:24 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:01:24 INFO  : 'jtag frequency' command is executed.
00:01:24 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:01:24 INFO  : Context for 'APU' is selected.
00:01:26 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:01:26 INFO  : 'configparams force-mem-access 1' command is executed.
00:01:27 INFO  : Context for 'APU' is selected.
00:01:27 INFO  : 'stop' command is executed.
00:01:27 INFO  : 'ps7_init' command is executed.
00:01:27 INFO  : 'ps7_post_config' command is executed.
00:01:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:01:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:01:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:01:29 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:01:29 INFO  : 'configparams force-mem-access 0' command is executed.
00:01:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:01:29 INFO  : Memory regions updated for context APU
00:01:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:01:29 INFO  : 'con' command is executed.
00:01:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:01:29 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:04:51 INFO  : Disconnected from the channel tcfchan#15.
00:04:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:04:52 INFO  : 'fpga -state' command is executed.
00:04:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:04:52 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:04:52 INFO  : 'jtag frequency' command is executed.
00:04:52 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:04:52 INFO  : Context for 'APU' is selected.
00:04:54 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:04:54 INFO  : 'configparams force-mem-access 1' command is executed.
00:04:54 INFO  : Context for 'APU' is selected.
00:04:54 INFO  : 'stop' command is executed.
00:04:54 INFO  : 'ps7_init' command is executed.
00:04:54 INFO  : 'ps7_post_config' command is executed.
00:04:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:04:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:04:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:04:54 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:04:54 INFO  : 'configparams force-mem-access 0' command is executed.
00:04:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:04:54 INFO  : Memory regions updated for context APU
00:04:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:04:54 INFO  : 'con' command is executed.
00:04:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:04:54 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:05:14 INFO  : Disconnected from the channel tcfchan#16.
00:05:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:05:16 INFO  : 'fpga -state' command is executed.
00:05:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:05:16 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:05:16 INFO  : 'jtag frequency' command is executed.
00:05:16 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:05:16 INFO  : Context for 'APU' is selected.
00:05:18 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:05:18 INFO  : 'configparams force-mem-access 1' command is executed.
00:05:19 INFO  : Context for 'APU' is selected.
00:05:19 INFO  : 'stop' command is executed.
00:05:19 INFO  : 'ps7_init' command is executed.
00:05:19 INFO  : 'ps7_post_config' command is executed.
00:05:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:05:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:05:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:05:21 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:05:21 INFO  : 'configparams force-mem-access 0' command is executed.
00:05:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:05:21 INFO  : Memory regions updated for context APU
00:05:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:05:21 INFO  : 'con' command is executed.
00:05:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:05:21 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:09:09 INFO  : Disconnected from the channel tcfchan#17.
00:09:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:09:11 INFO  : 'fpga -state' command is executed.
00:09:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:09:11 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:09:11 INFO  : 'jtag frequency' command is executed.
00:09:11 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:09:11 INFO  : Context for 'APU' is selected.
00:09:12 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:09:12 INFO  : 'configparams force-mem-access 1' command is executed.
00:09:12 INFO  : Context for 'APU' is selected.
00:09:12 INFO  : 'stop' command is executed.
00:09:13 INFO  : 'ps7_init' command is executed.
00:09:13 INFO  : 'ps7_post_config' command is executed.
00:09:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:09:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:09:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:09:13 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:09:13 INFO  : 'configparams force-mem-access 0' command is executed.
00:09:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:09:13 INFO  : Memory regions updated for context APU
00:09:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:09:13 INFO  : 'con' command is executed.
00:09:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:09:13 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:09:28 INFO  : Disconnected from the channel tcfchan#18.
00:09:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:09:29 INFO  : 'fpga -state' command is executed.
00:09:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:09:29 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:09:29 INFO  : 'jtag frequency' command is executed.
00:09:29 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:09:29 INFO  : Context for 'APU' is selected.
00:09:31 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:09:31 INFO  : 'configparams force-mem-access 1' command is executed.
00:09:31 INFO  : Context for 'APU' is selected.
00:09:31 INFO  : 'stop' command is executed.
00:09:31 INFO  : 'ps7_init' command is executed.
00:09:31 INFO  : 'ps7_post_config' command is executed.
00:09:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:09:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:09:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:09:31 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:09:31 INFO  : 'configparams force-mem-access 0' command is executed.
00:09:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:09:31 INFO  : Memory regions updated for context APU
00:09:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:09:31 INFO  : 'con' command is executed.
00:09:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:09:31 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:11:01 INFO  : Disconnected from the channel tcfchan#19.
00:11:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:11:02 INFO  : 'fpga -state' command is executed.
00:11:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:11:02 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:11:02 INFO  : 'jtag frequency' command is executed.
00:11:02 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:11:02 INFO  : Context for 'APU' is selected.
00:11:04 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:11:04 INFO  : 'configparams force-mem-access 1' command is executed.
00:11:04 INFO  : Context for 'APU' is selected.
00:11:04 INFO  : 'stop' command is executed.
00:11:04 INFO  : 'ps7_init' command is executed.
00:11:04 INFO  : 'ps7_post_config' command is executed.
00:11:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:11:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:11:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:11:04 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:11:04 INFO  : 'configparams force-mem-access 0' command is executed.
00:11:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:11:04 INFO  : Memory regions updated for context APU
00:11:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:11:04 INFO  : 'con' command is executed.
00:11:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:11:04 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:11:11 INFO  : Disconnected from the channel tcfchan#20.
00:11:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:11:12 INFO  : 'fpga -state' command is executed.
00:11:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:11:12 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:11:12 INFO  : 'jtag frequency' command is executed.
00:11:12 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:11:12 INFO  : Context for 'APU' is selected.
00:11:14 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:11:14 INFO  : 'configparams force-mem-access 1' command is executed.
00:11:14 INFO  : Context for 'APU' is selected.
00:11:14 INFO  : 'stop' command is executed.
00:11:14 INFO  : 'ps7_init' command is executed.
00:11:14 INFO  : 'ps7_post_config' command is executed.
00:11:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:11:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:11:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:11:14 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:11:14 INFO  : 'configparams force-mem-access 0' command is executed.
00:11:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:11:14 INFO  : Memory regions updated for context APU
00:11:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:11:14 INFO  : 'con' command is executed.
00:11:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:11:14 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:11:19 INFO  : Disconnected from the channel tcfchan#21.
00:11:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:11:20 INFO  : 'fpga -state' command is executed.
00:11:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:11:20 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:11:20 INFO  : 'jtag frequency' command is executed.
00:11:20 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:11:20 INFO  : Context for 'APU' is selected.
00:11:22 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:11:22 INFO  : 'configparams force-mem-access 1' command is executed.
00:11:22 INFO  : Context for 'APU' is selected.
00:11:22 INFO  : 'stop' command is executed.
00:11:22 INFO  : 'ps7_init' command is executed.
00:11:22 INFO  : 'ps7_post_config' command is executed.
00:11:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:11:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:11:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:11:22 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:11:22 INFO  : 'configparams force-mem-access 0' command is executed.
00:11:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:11:22 INFO  : Memory regions updated for context APU
00:11:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:11:23 INFO  : 'con' command is executed.
00:11:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:11:23 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:11:37 INFO  : Disconnected from the channel tcfchan#22.
00:11:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:11:38 INFO  : 'fpga -state' command is executed.
00:11:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:11:39 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:11:39 INFO  : 'jtag frequency' command is executed.
00:11:39 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:11:39 INFO  : Context for 'APU' is selected.
00:11:41 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:11:41 INFO  : 'configparams force-mem-access 1' command is executed.
00:11:41 INFO  : Context for 'APU' is selected.
00:11:41 INFO  : 'stop' command is executed.
00:11:42 INFO  : 'ps7_init' command is executed.
00:11:42 INFO  : 'ps7_post_config' command is executed.
00:11:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:11:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:11:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:11:43 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:11:43 INFO  : 'configparams force-mem-access 0' command is executed.
00:11:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:11:43 INFO  : Memory regions updated for context APU
00:11:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:11:43 INFO  : 'con' command is executed.
00:11:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:11:43 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:30:06 INFO  : Disconnected from the channel tcfchan#23.
00:30:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:30:07 INFO  : 'fpga -state' command is executed.
00:30:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:30:07 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:30:07 INFO  : 'jtag frequency' command is executed.
00:30:07 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:30:08 INFO  : Context for 'APU' is selected.
00:30:09 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:30:09 INFO  : 'configparams force-mem-access 1' command is executed.
00:30:10 INFO  : Context for 'APU' is selected.
00:30:10 INFO  : 'stop' command is executed.
00:30:10 INFO  : 'ps7_init' command is executed.
00:30:10 INFO  : 'ps7_post_config' command is executed.
00:30:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:30:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:30:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:30:12 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:30:12 INFO  : 'configparams force-mem-access 0' command is executed.
00:30:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:30:12 INFO  : Memory regions updated for context APU
00:30:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:30:12 INFO  : 'con' command is executed.
00:30:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:30:12 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:31:44 INFO  : Disconnected from the channel tcfchan#24.
00:31:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:31:46 INFO  : 'fpga -state' command is executed.
00:31:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:31:46 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:31:46 INFO  : 'jtag frequency' command is executed.
00:31:46 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:31:46 INFO  : Context for 'APU' is selected.
00:31:48 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:31:48 INFO  : 'configparams force-mem-access 1' command is executed.
00:31:48 INFO  : Context for 'APU' is selected.
00:31:48 INFO  : 'stop' command is executed.
00:31:49 INFO  : 'ps7_init' command is executed.
00:31:49 INFO  : 'ps7_post_config' command is executed.
00:31:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:31:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:31:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:31:50 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:31:50 INFO  : 'configparams force-mem-access 0' command is executed.
00:31:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:31:50 INFO  : Memory regions updated for context APU
00:31:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:31:50 INFO  : 'con' command is executed.
00:31:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:31:50 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:32:09 INFO  : Disconnected from the channel tcfchan#25.
00:32:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:32:10 INFO  : 'fpga -state' command is executed.
00:32:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:32:10 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:32:10 INFO  : 'jtag frequency' command is executed.
00:32:10 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:32:10 INFO  : Context for 'APU' is selected.
00:32:11 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:32:11 INFO  : 'configparams force-mem-access 1' command is executed.
00:32:11 INFO  : Context for 'APU' is selected.
00:32:11 INFO  : 'stop' command is executed.
00:32:11 INFO  : 'ps7_init' command is executed.
00:32:11 INFO  : 'ps7_post_config' command is executed.
00:32:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:32:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:32:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:32:12 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:32:12 INFO  : 'configparams force-mem-access 0' command is executed.
00:32:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:32:12 INFO  : Memory regions updated for context APU
00:32:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:32:12 INFO  : 'con' command is executed.
00:32:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:32:12 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:32:25 INFO  : Disconnected from the channel tcfchan#26.
00:32:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:32:26 INFO  : 'fpga -state' command is executed.
00:32:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:32:26 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:32:26 INFO  : 'jtag frequency' command is executed.
00:32:26 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:32:26 INFO  : Context for 'APU' is selected.
00:32:27 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:32:27 INFO  : 'configparams force-mem-access 1' command is executed.
00:32:28 INFO  : Context for 'APU' is selected.
00:32:28 INFO  : 'stop' command is executed.
00:32:28 INFO  : 'ps7_init' command is executed.
00:32:28 INFO  : 'ps7_post_config' command is executed.
00:32:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:32:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:32:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:32:28 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:32:28 INFO  : 'configparams force-mem-access 0' command is executed.
00:32:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:32:28 INFO  : Memory regions updated for context APU
00:32:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:32:28 INFO  : 'con' command is executed.
00:32:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:32:28 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:47:09 INFO  : Disconnected from the channel tcfchan#27.
00:47:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:47:10 INFO  : 'fpga -state' command is executed.
00:47:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:47:10 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:47:10 INFO  : 'jtag frequency' command is executed.
00:47:10 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:47:10 INFO  : Context for 'APU' is selected.
00:47:12 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:47:12 INFO  : 'configparams force-mem-access 1' command is executed.
00:47:12 INFO  : Context for 'APU' is selected.
00:47:12 INFO  : 'stop' command is executed.
00:47:14 INFO  : 'ps7_init' command is executed.
00:47:14 INFO  : 'ps7_post_config' command is executed.
00:47:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:47:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:47:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:47:16 ERROR : Memory write error at 0x100000. APB AP transaction error, DAP status f0000021
00:47:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
----------------End of Script----------------

00:47:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:47:36 INFO  : 'fpga -state' command is executed.
00:47:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:47:37 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:47:37 INFO  : 'jtag frequency' command is executed.
00:47:37 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:47:37 INFO  : Context for 'APU' is selected.
00:47:37 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:47:37 INFO  : 'configparams force-mem-access 1' command is executed.
00:47:37 INFO  : Context for 'APU' is selected.
00:47:37 INFO  : 'stop' command is executed.
00:47:38 INFO  : 'ps7_init' command is executed.
00:47:38 INFO  : 'ps7_post_config' command is executed.
00:47:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:47:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:47:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:47:39 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:47:39 INFO  : 'configparams force-mem-access 0' command is executed.
00:47:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:47:39 INFO  : Memory regions updated for context APU
00:47:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:47:40 INFO  : 'con' command is executed.
00:47:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:47:40 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:51:31 INFO  : Disconnected from the channel tcfchan#28.
00:51:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:51:32 INFO  : 'fpga -state' command is executed.
00:51:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:51:33 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:51:33 INFO  : 'jtag frequency' command is executed.
00:51:33 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:51:33 INFO  : Context for 'APU' is selected.
00:51:34 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:51:34 INFO  : 'configparams force-mem-access 1' command is executed.
00:51:34 INFO  : Context for 'APU' is selected.
00:51:34 INFO  : 'stop' command is executed.
00:51:34 INFO  : 'ps7_init' command is executed.
00:51:34 INFO  : 'ps7_post_config' command is executed.
00:51:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:51:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:51:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:51:35 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:51:35 INFO  : 'configparams force-mem-access 0' command is executed.
00:51:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:51:35 INFO  : Memory regions updated for context APU
00:51:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:51:35 INFO  : 'con' command is executed.
00:51:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:51:35 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:56:49 INFO  : Disconnected from the channel tcfchan#29.
00:56:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:56:50 INFO  : 'fpga -state' command is executed.
00:56:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:56:50 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:56:50 INFO  : 'jtag frequency' command is executed.
00:56:50 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:56:50 INFO  : Context for 'APU' is selected.
00:56:51 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:56:51 INFO  : 'configparams force-mem-access 1' command is executed.
00:56:51 INFO  : Context for 'APU' is selected.
00:56:51 INFO  : 'stop' command is executed.
00:56:51 INFO  : 'ps7_init' command is executed.
00:56:51 INFO  : 'ps7_post_config' command is executed.
00:56:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:56:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:56:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:56:52 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:56:52 INFO  : 'configparams force-mem-access 0' command is executed.
00:56:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:56:52 INFO  : Memory regions updated for context APU
00:56:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:56:52 INFO  : 'con' command is executed.
00:56:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:56:52 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:57:02 INFO  : Disconnected from the channel tcfchan#30.
00:57:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:57:03 INFO  : 'fpga -state' command is executed.
00:57:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:57:03 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:57:03 INFO  : 'jtag frequency' command is executed.
00:57:03 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:57:03 INFO  : Context for 'APU' is selected.
00:57:05 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:57:05 INFO  : 'configparams force-mem-access 1' command is executed.
00:57:05 INFO  : Context for 'APU' is selected.
00:57:05 INFO  : 'stop' command is executed.
00:57:05 INFO  : 'ps7_init' command is executed.
00:57:05 INFO  : 'ps7_post_config' command is executed.
00:57:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:57:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:57:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:57:06 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:57:06 INFO  : 'configparams force-mem-access 0' command is executed.
00:57:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:57:06 INFO  : Memory regions updated for context APU
00:57:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:57:06 INFO  : 'con' command is executed.
00:57:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:57:06 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:58:56 INFO  : Disconnected from the channel tcfchan#31.
00:58:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:58:57 INFO  : 'fpga -state' command is executed.
00:58:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:58:57 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:58:57 INFO  : 'jtag frequency' command is executed.
00:58:57 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:58:57 INFO  : Context for 'APU' is selected.
00:58:58 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:58:58 INFO  : 'configparams force-mem-access 1' command is executed.
00:58:58 INFO  : Context for 'APU' is selected.
00:58:58 INFO  : 'stop' command is executed.
00:58:58 INFO  : 'ps7_init' command is executed.
00:58:59 INFO  : 'ps7_post_config' command is executed.
00:58:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:58:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:58:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:58:59 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:58:59 INFO  : 'configparams force-mem-access 0' command is executed.
00:58:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:58:59 INFO  : Memory regions updated for context APU
00:58:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:58:59 INFO  : 'con' command is executed.
00:58:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:58:59 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:59:58 INFO  : Disconnected from the channel tcfchan#32.
00:59:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:59:59 INFO  : 'fpga -state' command is executed.
00:59:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:59:59 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:59:59 INFO  : 'jtag frequency' command is executed.
00:59:59 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:59:59 INFO  : Context for 'APU' is selected.
01:00:01 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:00:01 INFO  : 'configparams force-mem-access 1' command is executed.
01:00:01 INFO  : Context for 'APU' is selected.
01:00:01 INFO  : 'stop' command is executed.
01:00:01 INFO  : 'ps7_init' command is executed.
01:00:01 INFO  : 'ps7_post_config' command is executed.
01:00:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:00:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:00:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:00:01 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:00:01 INFO  : 'configparams force-mem-access 0' command is executed.
01:00:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

01:00:01 INFO  : Memory regions updated for context APU
01:00:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:00:01 INFO  : 'con' command is executed.
01:00:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

01:00:01 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
01:00:30 INFO  : Disconnected from the channel tcfchan#33.
01:00:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:00:31 INFO  : 'fpga -state' command is executed.
01:00:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:00:32 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
01:00:32 INFO  : 'jtag frequency' command is executed.
01:00:32 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:00:32 INFO  : Context for 'APU' is selected.
01:00:33 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:00:33 INFO  : 'configparams force-mem-access 1' command is executed.
01:00:33 INFO  : Context for 'APU' is selected.
01:00:33 INFO  : 'stop' command is executed.
01:00:33 INFO  : 'ps7_init' command is executed.
01:00:33 INFO  : 'ps7_post_config' command is executed.
01:00:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:00:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:00:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:00:34 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:00:34 INFO  : 'configparams force-mem-access 0' command is executed.
01:00:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

01:00:34 INFO  : Memory regions updated for context APU
01:00:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:00:34 INFO  : 'con' command is executed.
01:00:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

01:00:34 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
01:02:08 INFO  : Disconnected from the channel tcfchan#34.
01:02:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:02:09 INFO  : 'fpga -state' command is executed.
01:02:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:02:10 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
01:02:10 INFO  : 'jtag frequency' command is executed.
01:02:10 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:02:10 INFO  : Context for 'APU' is selected.
01:02:11 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:02:11 INFO  : 'configparams force-mem-access 1' command is executed.
01:02:11 INFO  : Context for 'APU' is selected.
01:02:11 INFO  : 'stop' command is executed.
01:02:11 INFO  : 'ps7_init' command is executed.
01:02:11 INFO  : 'ps7_post_config' command is executed.
01:02:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:02:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:02:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:02:12 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:02:12 INFO  : 'configparams force-mem-access 0' command is executed.
01:02:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

01:02:12 INFO  : Memory regions updated for context APU
01:02:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:02:12 INFO  : 'con' command is executed.
01:02:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

01:02:12 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
01:05:28 INFO  : Disconnected from the channel tcfchan#35.
01:05:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:05:29 INFO  : 'fpga -state' command is executed.
01:05:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:05:29 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
01:05:29 INFO  : 'jtag frequency' command is executed.
01:05:29 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:05:29 INFO  : Context for 'APU' is selected.
01:05:30 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:05:30 INFO  : 'configparams force-mem-access 1' command is executed.
01:05:31 INFO  : Context for 'APU' is selected.
01:05:31 INFO  : 'stop' command is executed.
01:05:31 INFO  : 'ps7_init' command is executed.
01:05:31 INFO  : 'ps7_post_config' command is executed.
01:05:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:05:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:05:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:05:31 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:05:31 INFO  : 'configparams force-mem-access 0' command is executed.
01:05:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

01:05:31 INFO  : Memory regions updated for context APU
01:05:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:05:31 INFO  : 'con' command is executed.
01:05:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

01:05:31 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
01:05:39 INFO  : Disconnected from the channel tcfchan#36.
01:05:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:05:41 INFO  : 'fpga -state' command is executed.
01:05:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:05:41 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
01:05:41 INFO  : 'jtag frequency' command is executed.
01:05:41 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:05:41 INFO  : Context for 'APU' is selected.
01:05:42 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:05:42 INFO  : 'configparams force-mem-access 1' command is executed.
01:05:42 INFO  : Context for 'APU' is selected.
01:05:42 INFO  : 'stop' command is executed.
01:05:43 INFO  : 'ps7_init' command is executed.
01:05:43 INFO  : 'ps7_post_config' command is executed.
01:05:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:05:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:05:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:05:43 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:05:43 INFO  : 'configparams force-mem-access 0' command is executed.
01:05:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

01:05:43 INFO  : Memory regions updated for context APU
01:05:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:05:43 INFO  : 'con' command is executed.
01:05:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

01:05:43 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
01:07:29 INFO  : Disconnected from the channel tcfchan#37.
01:07:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:07:30 INFO  : 'fpga -state' command is executed.
01:07:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:07:31 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
01:07:31 INFO  : 'jtag frequency' command is executed.
01:07:31 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:07:31 INFO  : Context for 'APU' is selected.
01:07:32 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:07:32 INFO  : 'configparams force-mem-access 1' command is executed.
01:07:32 INFO  : Context for 'APU' is selected.
01:07:32 INFO  : 'stop' command is executed.
01:07:32 INFO  : 'ps7_init' command is executed.
01:07:32 INFO  : 'ps7_post_config' command is executed.
01:07:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:07:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:07:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:07:33 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:07:33 INFO  : 'configparams force-mem-access 0' command is executed.
01:07:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

01:07:33 INFO  : Memory regions updated for context APU
01:07:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:07:33 INFO  : 'con' command is executed.
01:07:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

01:07:33 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
01:07:39 INFO  : Disconnected from the channel tcfchan#38.
01:07:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:07:40 INFO  : 'fpga -state' command is executed.
01:07:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:07:40 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
01:07:40 INFO  : 'jtag frequency' command is executed.
01:07:40 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:07:40 INFO  : Context for 'APU' is selected.
01:07:42 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:07:42 INFO  : 'configparams force-mem-access 1' command is executed.
01:07:42 INFO  : Context for 'APU' is selected.
01:07:42 INFO  : 'stop' command is executed.
01:07:42 INFO  : 'ps7_init' command is executed.
01:07:42 INFO  : 'ps7_post_config' command is executed.
01:07:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:07:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:07:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:07:42 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:07:42 INFO  : 'configparams force-mem-access 0' command is executed.
01:07:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

01:07:42 INFO  : Memory regions updated for context APU
01:07:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:07:42 INFO  : 'con' command is executed.
01:07:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

01:07:42 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
01:08:00 INFO  : Disconnected from the channel tcfchan#39.
01:08:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:08:02 INFO  : 'fpga -state' command is executed.
01:08:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:08:02 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
01:08:02 INFO  : 'jtag frequency' command is executed.
01:08:02 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:08:02 INFO  : Context for 'APU' is selected.
01:08:04 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:08:04 INFO  : 'configparams force-mem-access 1' command is executed.
01:08:04 INFO  : Context for 'APU' is selected.
01:08:04 INFO  : 'stop' command is executed.
01:08:05 INFO  : 'ps7_init' command is executed.
01:08:05 INFO  : 'ps7_post_config' command is executed.
01:08:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:08:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:08:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:08:06 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:08:06 INFO  : 'configparams force-mem-access 0' command is executed.
01:08:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

01:08:06 INFO  : Memory regions updated for context APU
01:08:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:08:06 INFO  : 'con' command is executed.
01:08:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

01:08:06 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
01:11:34 INFO  : Disconnected from the channel tcfchan#40.
01:11:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:11:35 INFO  : 'fpga -state' command is executed.
01:11:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:11:35 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
01:11:35 INFO  : 'jtag frequency' command is executed.
01:11:35 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:11:35 INFO  : Context for 'APU' is selected.
01:11:36 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:11:36 INFO  : 'configparams force-mem-access 1' command is executed.
01:11:36 INFO  : Context for 'APU' is selected.
01:11:36 INFO  : 'stop' command is executed.
01:11:37 INFO  : 'ps7_init' command is executed.
01:11:37 INFO  : 'ps7_post_config' command is executed.
01:11:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:11:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:11:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:11:37 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:11:37 INFO  : 'configparams force-mem-access 0' command is executed.
01:11:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

01:11:37 INFO  : Memory regions updated for context APU
01:11:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:11:37 INFO  : 'con' command is executed.
01:11:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

01:11:37 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
01:11:58 INFO  : Disconnected from the channel tcfchan#41.
01:11:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:11:59 INFO  : 'fpga -state' command is executed.
01:11:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:12:00 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
01:12:00 INFO  : 'jtag frequency' command is executed.
01:12:00 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:12:00 INFO  : Context for 'APU' is selected.
01:12:02 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:12:02 INFO  : 'configparams force-mem-access 1' command is executed.
01:12:02 INFO  : Context for 'APU' is selected.
01:12:02 INFO  : 'stop' command is executed.
01:12:03 INFO  : 'ps7_init' command is executed.
01:12:03 INFO  : 'ps7_post_config' command is executed.
01:12:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:12:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:12:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:12:04 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:12:04 INFO  : 'configparams force-mem-access 0' command is executed.
01:12:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

01:12:04 INFO  : Memory regions updated for context APU
01:12:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:12:04 INFO  : 'con' command is executed.
01:12:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

01:12:04 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
01:13:36 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1559663193103,  Project:1559592559443
01:13:36 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
01:13:42 INFO  : Copied contents of C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
01:13:45 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
01:13:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core DSP_register of version 1.0 not found in repositories

01:13:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss line 196 - No IP instance named DSP_DSP_register_0 present in hardware design

01:13:46 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

01:13:46 ERROR : Failed to call sync_sw_with_hw_change
Reason: ERROR: [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.

01:14:59 INFO  : Registering command handlers for SDK TCF services
01:14:59 INFO  : Launching XSCT server: xsct.bat -interactive C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\temp_xsdb_launch_script.tcl
01:15:00 INFO  : XSCT server has started successfully.
01:15:00 INFO  : Successfully done setting XSCT server connection channel  
01:15:00 INFO  : Processing command line option -hwspec C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf.
01:15:00 INFO  : Successfully done setting SDK workspace  
01:15:00 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
01:15:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:15:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:15:47 INFO  : FPGA configured successfully with bitstream "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:15:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:15:50 INFO  : 'fpga -state' command is executed.
01:15:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:15:50 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
01:15:50 INFO  : 'jtag frequency' command is executed.
01:15:50 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:15:50 INFO  : Context for 'APU' is selected.
01:15:50 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:15:50 INFO  : 'configparams force-mem-access 1' command is executed.
01:15:50 INFO  : Context for 'APU' is selected.
01:15:50 INFO  : 'stop' command is executed.
01:15:51 INFO  : 'ps7_init' command is executed.
01:15:51 INFO  : 'ps7_post_config' command is executed.
01:15:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:15:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:15:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:15:51 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:15:51 INFO  : 'configparams force-mem-access 0' command is executed.
01:15:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

01:15:51 INFO  : Memory regions updated for context APU
01:15:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:15:51 INFO  : 'con' command is executed.
01:15:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

01:15:51 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
01:18:23 INFO  : Disconnected from the channel tcfchan#1.
01:18:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:18:24 INFO  : 'fpga -state' command is executed.
01:18:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:18:24 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
01:18:24 INFO  : 'jtag frequency' command is executed.
01:18:24 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:18:24 INFO  : Context for 'APU' is selected.
01:18:26 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:18:26 INFO  : 'configparams force-mem-access 1' command is executed.
01:18:26 INFO  : Context for 'APU' is selected.
01:18:26 INFO  : 'stop' command is executed.
01:18:26 INFO  : 'ps7_init' command is executed.
01:18:26 INFO  : 'ps7_post_config' command is executed.
01:18:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:18:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:18:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:18:26 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:18:26 INFO  : 'configparams force-mem-access 0' command is executed.
01:18:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

01:18:27 INFO  : Memory regions updated for context APU
01:18:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:18:27 INFO  : 'con' command is executed.
01:18:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

01:18:27 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
01:18:34 INFO  : Disconnected from the channel tcfchan#2.
01:18:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:18:35 INFO  : 'fpga -state' command is executed.
01:18:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:18:36 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
01:18:36 INFO  : 'jtag frequency' command is executed.
01:18:36 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:18:36 INFO  : Context for 'APU' is selected.
01:18:37 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:18:37 INFO  : 'configparams force-mem-access 1' command is executed.
01:18:37 INFO  : Context for 'APU' is selected.
01:18:37 INFO  : 'stop' command is executed.
01:18:37 INFO  : 'ps7_init' command is executed.
01:18:37 INFO  : 'ps7_post_config' command is executed.
01:18:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:18:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:18:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:18:38 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:18:38 INFO  : 'configparams force-mem-access 0' command is executed.
01:18:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

01:18:38 INFO  : Memory regions updated for context APU
01:18:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:18:38 INFO  : 'con' command is executed.
01:18:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

01:18:38 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
01:18:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:18:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:18:47 INFO  : FPGA configured successfully with bitstream "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:18:51 INFO  : Disconnected from the channel tcfchan#3.
01:18:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:18:53 INFO  : 'fpga -state' command is executed.
01:18:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:18:53 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
01:18:53 INFO  : 'jtag frequency' command is executed.
01:18:53 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:18:54 INFO  : Context for 'APU' is selected.
01:18:55 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:18:55 INFO  : 'configparams force-mem-access 1' command is executed.
01:18:55 INFO  : Context for 'APU' is selected.
01:18:56 INFO  : 'stop' command is executed.
01:18:56 INFO  : 'ps7_init' command is executed.
01:18:56 INFO  : 'ps7_post_config' command is executed.
01:18:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:18:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:18:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:18:57 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:18:57 INFO  : 'configparams force-mem-access 0' command is executed.
01:18:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

01:18:57 INFO  : Memory regions updated for context APU
01:18:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:18:57 INFO  : 'con' command is executed.
01:18:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

01:18:57 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
01:28:19 INFO  : Disconnected from the channel tcfchan#4.
01:28:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:28:20 INFO  : 'fpga -state' command is executed.
01:28:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:28:20 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
01:28:20 INFO  : 'jtag frequency' command is executed.
01:28:20 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:28:20 INFO  : Context for 'APU' is selected.
01:28:21 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:28:21 INFO  : 'configparams force-mem-access 1' command is executed.
01:28:21 INFO  : Context for 'APU' is selected.
01:28:21 INFO  : 'stop' command is executed.
01:28:21 INFO  : 'ps7_init' command is executed.
01:28:21 INFO  : 'ps7_post_config' command is executed.
01:28:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:28:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:28:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:28:22 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:28:22 INFO  : 'configparams force-mem-access 0' command is executed.
01:28:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

01:28:22 INFO  : Memory regions updated for context APU
01:28:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:28:22 INFO  : 'con' command is executed.
01:28:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

01:28:22 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
01:28:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:28:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:28:41 INFO  : FPGA configured successfully with bitstream "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:28:44 INFO  : Disconnected from the channel tcfchan#5.
01:28:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:28:46 INFO  : 'fpga -state' command is executed.
01:28:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:28:46 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
01:28:46 INFO  : 'jtag frequency' command is executed.
01:28:46 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:28:46 INFO  : Context for 'APU' is selected.
01:28:48 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:28:48 INFO  : 'configparams force-mem-access 1' command is executed.
01:28:48 INFO  : Context for 'APU' is selected.
01:28:48 INFO  : 'stop' command is executed.
01:28:48 INFO  : 'ps7_init' command is executed.
01:28:48 INFO  : 'ps7_post_config' command is executed.
01:28:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:28:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:28:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:28:48 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:28:48 INFO  : 'configparams force-mem-access 0' command is executed.
01:28:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

01:28:48 INFO  : Memory regions updated for context APU
01:28:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:28:49 INFO  : 'con' command is executed.
01:28:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

01:28:49 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
01:38:13 INFO  : Disconnected from the channel tcfchan#6.
01:38:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:38:14 INFO  : 'fpga -state' command is executed.
01:38:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:38:14 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
01:38:14 INFO  : 'jtag frequency' command is executed.
01:38:14 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:38:14 INFO  : Context for 'APU' is selected.
01:38:15 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:38:15 INFO  : 'configparams force-mem-access 1' command is executed.
01:38:15 INFO  : Context for 'APU' is selected.
01:38:16 INFO  : 'stop' command is executed.
01:38:16 INFO  : 'ps7_init' command is executed.
01:38:16 INFO  : 'ps7_post_config' command is executed.
01:38:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:38:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:38:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:38:16 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:38:16 INFO  : 'configparams force-mem-access 0' command is executed.
01:38:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

01:38:16 INFO  : Memory regions updated for context APU
01:38:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:38:16 INFO  : 'con' command is executed.
01:38:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

01:38:16 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
01:38:48 INFO  : Disconnected from the channel tcfchan#7.
01:38:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:38:49 INFO  : 'fpga -state' command is executed.
01:38:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:38:49 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
01:38:49 INFO  : 'jtag frequency' command is executed.
01:38:49 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:38:49 INFO  : Context for 'APU' is selected.
01:38:51 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:38:51 INFO  : 'configparams force-mem-access 1' command is executed.
01:38:51 INFO  : Context for 'APU' is selected.
01:38:51 INFO  : 'stop' command is executed.
01:38:51 INFO  : 'ps7_init' command is executed.
01:38:51 INFO  : 'ps7_post_config' command is executed.
01:38:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:38:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:38:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:38:51 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:38:51 INFO  : 'configparams force-mem-access 0' command is executed.
01:38:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

01:38:51 INFO  : Memory regions updated for context APU
01:38:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:38:51 INFO  : 'con' command is executed.
01:38:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

01:38:51 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
01:39:42 INFO  : Disconnected from the channel tcfchan#8.
04:06:36 INFO  : Registering command handlers for SDK TCF services
04:06:37 INFO  : Launching XSCT server: xsct.bat -interactive C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\temp_xsdb_launch_script.tcl
04:06:39 INFO  : XSCT server has started successfully.
04:06:40 INFO  : Successfully done setting XSCT server connection channel  
04:06:40 INFO  : Processing command line option -hwspec C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf.
04:06:40 INFO  : Successfully done setting SDK workspace  
04:06:40 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
04:06:44 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1559674777228,  Project:1559663193103
04:06:44 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf.
04:06:44 INFO  : Copied contents of C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
04:06:47 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
04:06:48 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core DSP_register of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss line 196 - No IP instance named DSP_DSP_register_0 present in hardware design

04:06:48 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

04:06:48 ERROR : Failed to call sync_sw_with_hw_change
Reason: ERROR: [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.

04:06:48 ERROR : Error updating BSP project MSS files.
04:06:48 INFO  : Updating hardware inferred compiler options for hello.
04:06:48 INFO  : Clearing existing target manager status.
04:07:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
04:07:23 INFO  : 'fpga -state' command is executed.
04:07:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:07:23 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
04:07:23 INFO  : 'jtag frequency' command is executed.
04:07:23 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
04:07:24 INFO  : Context for 'APU' is selected.
04:07:24 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
04:07:24 INFO  : 'configparams force-mem-access 1' command is executed.
04:07:24 INFO  : Context for 'APU' is selected.
04:07:24 INFO  : 'stop' command is executed.
04:07:25 INFO  : 'ps7_init' command is executed.
04:07:25 INFO  : 'ps7_post_config' command is executed.
04:07:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:07:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
04:07:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:07:26 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:07:26 INFO  : 'configparams force-mem-access 0' command is executed.
04:07:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

04:07:26 INFO  : Memory regions updated for context APU
04:07:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:07:26 INFO  : 'con' command is executed.
04:07:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

04:07:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:07:26 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
04:07:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
04:07:29 INFO  : FPGA configured successfully with bitstream "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
04:13:26 INFO  : Disconnected from the channel tcfchan#1.
00:07:39 INFO  : Registering command handlers for SDK TCF services
00:07:40 INFO  : Launching XSCT server: xsct.bat -interactive C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\temp_xsdb_launch_script.tcl
00:07:42 INFO  : XSCT server has started successfully.
00:07:42 INFO  : Successfully done setting XSCT server connection channel  
00:07:43 INFO  : Successfully done setting SDK workspace  
00:07:43 INFO  : Processing command line option -hwspec C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf.
00:07:43 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
00:07:46 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1559756840929,  Project:1559674777228
00:07:46 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf.
00:07:47 INFO  : Copied contents of C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
00:07:49 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
00:07:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core DSP_register of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss line 196 - No IP instance named DSP_DSP_register_0 present in hardware design

00:07:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

00:07:50 ERROR : Failed to call sync_sw_with_hw_change
Reason: ERROR: [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.

00:07:50 ERROR : Error updating BSP project MSS files.
00:07:51 INFO  : Updating hardware inferred compiler options for hello.
00:07:51 INFO  : Clearing existing target manager status.
00:08:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:08:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
00:08:10 INFO  : FPGA configured successfully with bitstream "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:08:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
00:08:14 INFO  : 'fpga -state' command is executed.
00:08:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:08:14 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
00:08:14 INFO  : 'jtag frequency' command is executed.
00:08:14 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:08:15 INFO  : Context for 'APU' is selected.
00:08:15 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:08:15 INFO  : 'configparams force-mem-access 1' command is executed.
00:08:15 INFO  : Context for 'APU' is selected.
00:08:15 INFO  : 'stop' command is executed.
00:08:15 INFO  : 'ps7_init' command is executed.
00:08:15 INFO  : 'ps7_post_config' command is executed.
00:08:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:08:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:08:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:08:15 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:08:15 INFO  : 'configparams force-mem-access 0' command is executed.
00:08:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:08:15 INFO  : Memory regions updated for context APU
00:08:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:08:15 INFO  : 'con' command is executed.
00:08:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

00:08:15 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:09:00 INFO  : Disconnected from the channel tcfchan#1.
00:09:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
00:09:01 INFO  : 'fpga -state' command is executed.
00:09:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:09:01 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
00:09:01 INFO  : 'jtag frequency' command is executed.
00:09:01 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:09:02 INFO  : Context for 'APU' is selected.
00:09:02 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:09:02 INFO  : 'configparams force-mem-access 1' command is executed.
00:09:02 INFO  : Context for 'APU' is selected.
00:09:03 INFO  : 'stop' command is executed.
00:09:03 ERROR : AP transaction error, DAP status f0000021
00:09:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
----------------End of Script----------------

00:09:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:09:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
00:09:18 INFO  : FPGA configured successfully with bitstream "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:09:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
00:09:20 INFO  : 'fpga -state' command is executed.
00:09:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:09:20 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
00:09:20 INFO  : 'jtag frequency' command is executed.
00:09:20 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:09:20 INFO  : Context for 'APU' is selected.
00:09:20 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:09:20 INFO  : 'configparams force-mem-access 1' command is executed.
00:09:20 INFO  : Context for 'APU' is selected.
00:09:20 INFO  : 'stop' command is executed.
00:09:20 INFO  : 'ps7_init' command is executed.
00:09:20 INFO  : 'ps7_post_config' command is executed.
00:09:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:09:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:09:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:09:21 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:09:21 INFO  : 'configparams force-mem-access 0' command is executed.
00:09:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:09:21 INFO  : Memory regions updated for context APU
00:09:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:09:21 INFO  : 'con' command is executed.
00:09:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

00:09:21 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:14:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:14:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
00:14:09 INFO  : FPGA configured successfully with bitstream "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:14:12 INFO  : Disconnected from the channel tcfchan#2.
00:14:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
00:14:13 INFO  : 'fpga -state' command is executed.
00:14:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:14:14 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
00:14:14 INFO  : 'jtag frequency' command is executed.
00:14:14 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:14:14 INFO  : Context for 'APU' is selected.
00:14:14 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:14:14 INFO  : 'configparams force-mem-access 1' command is executed.
00:14:14 INFO  : Context for 'APU' is selected.
00:14:14 INFO  : 'stop' command is executed.
00:14:14 INFO  : 'ps7_init' command is executed.
00:14:14 INFO  : 'ps7_post_config' command is executed.
00:14:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:14:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:14:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:14:14 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:14:14 INFO  : 'configparams force-mem-access 0' command is executed.
00:14:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:14:14 INFO  : Memory regions updated for context APU
00:14:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:14:14 INFO  : 'con' command is executed.
00:14:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

00:14:14 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:16:35 INFO  : Disconnected from the channel tcfchan#3.
00:16:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
00:16:37 INFO  : 'fpga -state' command is executed.
00:16:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:16:37 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
00:16:37 INFO  : 'jtag frequency' command is executed.
00:16:37 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:16:37 INFO  : Context for 'APU' is selected.
00:16:37 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:16:37 INFO  : 'configparams force-mem-access 1' command is executed.
00:16:37 INFO  : Context for 'APU' is selected.
00:16:37 INFO  : 'stop' command is executed.
00:16:37 INFO  : 'ps7_init' command is executed.
00:16:37 INFO  : 'ps7_post_config' command is executed.
00:16:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:16:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:16:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:16:37 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:16:37 INFO  : 'configparams force-mem-access 0' command is executed.
00:16:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:16:38 INFO  : Memory regions updated for context APU
00:16:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:16:38 INFO  : 'con' command is executed.
00:16:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

00:16:38 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:16:59 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss line 184 - No IP instance named ps7_sd_0 present in hardware design

00:16:59 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core DSP_register of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss line 196 - No IP instance named DSP_DSP_register_0 present in hardware design
ERROR: [Hsi 55-1403] C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss line 208 - No IP instance named ps7_i2c_0 present in hardware design
ERROR: [Hsi 55-1403] C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss line 214 - No IP instance named DSP_Synthesizer_axi_bram_ctrl_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

00:16:59 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
00:16:59 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss line 184 - No IP instance named ps7_sd_0 present in hardware design

00:16:59 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core DSP_register of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss line 196 - No IP instance named DSP_DSP_register_0 present in hardware design
ERROR: [Hsi 55-1403] C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss line 208 - No IP instance named ps7_i2c_0 present in hardware design

00:16:59 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss line 214 - No IP instance named DSP_Synthesizer_axi_bram_ctrl_0 present in hardware design

00:16:59 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

00:16:59 INFO  : Unable to read in MSS file C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\hello_bsp\system.mss : null
00:16:59 ERROR : Failed to closesw "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss"
Reason: Cannot close sw design 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss'.
Design is not opened in the current session.


00:18:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss line 184 - No IP instance named ps7_sd_0 present in hardware design

00:18:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core DSP_register of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss line 196 - No IP instance named DSP_DSP_register_0 present in hardware design
ERROR: [Hsi 55-1403] C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss line 208 - No IP instance named ps7_i2c_0 present in hardware design
ERROR: [Hsi 55-1403] C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss line 214 - No IP instance named DSP_Synthesizer_axi_bram_ctrl_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

00:18:02 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
00:18:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss line 184 - No IP instance named ps7_sd_0 present in hardware design

00:18:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core DSP_register of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss line 196 - No IP instance named DSP_DSP_register_0 present in hardware design

00:18:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss line 208 - No IP instance named ps7_i2c_0 present in hardware design

00:18:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss line 214 - No IP instance named DSP_Synthesizer_axi_bram_ctrl_0 present in hardware design

00:18:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

00:18:02 INFO  : Unable to read in MSS file C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\hello_bsp\system.mss : null
00:18:02 ERROR : Failed to closesw "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss"
Reason: Cannot close sw design 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss'.
Design is not opened in the current session.


00:18:13 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss line 184 - No IP instance named ps7_sd_0 present in hardware design

00:18:13 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core DSP_register of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss line 196 - No IP instance named DSP_DSP_register_0 present in hardware design
ERROR: [Hsi 55-1403] C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss line 208 - No IP instance named ps7_i2c_0 present in hardware design
ERROR: [Hsi 55-1403] C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss line 214 - No IP instance named DSP_Synthesizer_axi_bram_ctrl_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

00:18:13 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
00:18:13 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss line 184 - No IP instance named ps7_sd_0 present in hardware design

00:18:13 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core DSP_register of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss line 196 - No IP instance named DSP_DSP_register_0 present in hardware design
ERROR: [Hsi 55-1403] C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss line 208 - No IP instance named ps7_i2c_0 present in hardware design

00:18:13 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss line 214 - No IP instance named DSP_Synthesizer_axi_bram_ctrl_0 present in hardware design

00:18:13 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

00:18:13 INFO  : Unable to read in MSS file C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\hello_bsp\system.mss : null
00:18:13 ERROR : Failed to closesw "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss"
Reason: Cannot close sw design 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss'.
Design is not opened in the current session.


00:18:18 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss line 184 - No IP instance named ps7_sd_0 present in hardware design

00:18:18 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core DSP_register of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss line 196 - No IP instance named DSP_DSP_register_0 present in hardware design
ERROR: [Hsi 55-1403] C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss line 208 - No IP instance named ps7_i2c_0 present in hardware design
ERROR: [Hsi 55-1403] C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss line 214 - No IP instance named DSP_Synthesizer_axi_bram_ctrl_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

00:18:18 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
00:18:18 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss line 184 - No IP instance named ps7_sd_0 present in hardware design

00:18:18 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core DSP_register of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss line 196 - No IP instance named DSP_DSP_register_0 present in hardware design
ERROR: [Hsi 55-1403] C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss line 208 - No IP instance named ps7_i2c_0 present in hardware design

00:18:18 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss line 214 - No IP instance named DSP_Synthesizer_axi_bram_ctrl_0 present in hardware design

00:18:18 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

00:18:18 INFO  : Unable to read in MSS file C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\hello_bsp\system.mss : null
00:18:18 ERROR : Failed to closesw "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss"
Reason: Cannot close sw design 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss'.
Design is not opened in the current session.


00:18:55 INFO  : Disconnected from the channel tcfchan#4.
00:18:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
00:18:56 INFO  : 'fpga -state' command is executed.
00:18:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:18:57 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
00:18:57 INFO  : 'jtag frequency' command is executed.
00:18:57 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:18:57 INFO  : Context for 'APU' is selected.
00:18:57 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:18:57 INFO  : 'configparams force-mem-access 1' command is executed.
00:18:57 INFO  : Context for 'APU' is selected.
00:18:57 INFO  : 'stop' command is executed.
00:18:57 INFO  : 'ps7_init' command is executed.
00:18:57 INFO  : 'ps7_post_config' command is executed.
00:18:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:18:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:18:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:18:57 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:18:57 INFO  : 'configparams force-mem-access 0' command is executed.
00:18:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:18:57 INFO  : Memory regions updated for context APU
00:18:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:18:57 INFO  : 'con' command is executed.
00:18:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

00:18:57 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:22:32 INFO  : Disconnected from the channel tcfchan#5.
00:22:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
00:22:34 INFO  : 'fpga -state' command is executed.
00:22:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:22:34 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
00:22:34 INFO  : 'jtag frequency' command is executed.
00:22:34 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:22:34 INFO  : Context for 'APU' is selected.
00:22:34 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:22:34 INFO  : 'configparams force-mem-access 1' command is executed.
00:22:34 INFO  : Context for 'APU' is selected.
00:22:34 INFO  : 'stop' command is executed.
00:22:35 INFO  : 'ps7_init' command is executed.
00:22:35 INFO  : 'ps7_post_config' command is executed.
00:22:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:22:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:22:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:22:38 ERROR : Memory write error at 0x100000. APB AP transaction error, DAP status f0000021
00:22:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
----------------End of Script----------------

00:23:25 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss line 184 - No IP instance named ps7_sd_0 present in hardware design

00:23:25 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core DSP_register of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss line 196 - No IP instance named DSP_DSP_register_0 present in hardware design
ERROR: [Hsi 55-1403] C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss line 208 - No IP instance named ps7_i2c_0 present in hardware design
ERROR: [Hsi 55-1403] C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss line 214 - No IP instance named DSP_Synthesizer_axi_bram_ctrl_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

00:23:25 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
00:23:25 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss line 184 - No IP instance named ps7_sd_0 present in hardware design
ERROR: [Hsi 55-1594] Core DSP_register of version 1.0 not found in repositories

00:23:25 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss line 196 - No IP instance named DSP_DSP_register_0 present in hardware design
ERROR: [Hsi 55-1403] C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss line 208 - No IP instance named ps7_i2c_0 present in hardware design
ERROR: [Hsi 55-1403] C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss line 214 - No IP instance named DSP_Synthesizer_axi_bram_ctrl_0 present in hardware design

00:23:25 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

00:23:25 INFO  : Unable to read in MSS file C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\hello_bsp\system.mss : null
00:23:25 ERROR : Failed to closesw "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss"
Reason: Cannot close sw design 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss'.
Design is not opened in the current session.


00:23:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss line 184 - No IP instance named ps7_sd_0 present in hardware design
ERROR: [Hsi 55-1594] Core DSP_register of version 1.0 not found in repositories

00:23:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss line 196 - No IP instance named DSP_DSP_register_0 present in hardware design
ERROR: [Hsi 55-1403] C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss line 208 - No IP instance named ps7_i2c_0 present in hardware design
ERROR: [Hsi 55-1403] C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss line 214 - No IP instance named DSP_Synthesizer_axi_bram_ctrl_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

00:23:50 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
00:23:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss line 184 - No IP instance named ps7_sd_0 present in hardware design

00:23:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core DSP_register of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss line 196 - No IP instance named DSP_DSP_register_0 present in hardware design

00:23:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss line 208 - No IP instance named ps7_i2c_0 present in hardware design
ERROR: [Hsi 55-1403] C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss line 214 - No IP instance named DSP_Synthesizer_axi_bram_ctrl_0 present in hardware design

00:23:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

00:23:50 INFO  : Unable to read in MSS file C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\hello_bsp\system.mss : null
00:23:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss line 184 - No IP instance named ps7_sd_0 present in hardware design

00:23:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core DSP_register of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss line 196 - No IP instance named DSP_DSP_register_0 present in hardware design

00:23:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss line 208 - No IP instance named ps7_i2c_0 present in hardware design

00:23:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss line 214 - No IP instance named DSP_Synthesizer_axi_bram_ctrl_0 present in hardware design

00:23:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

00:23:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss line 184 - No IP instance named ps7_sd_0 present in hardware design

00:23:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core DSP_register of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss line 196 - No IP instance named DSP_DSP_register_0 present in hardware design
ERROR: [Hsi 55-1403] C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss line 208 - No IP instance named ps7_i2c_0 present in hardware design
ERROR: [Hsi 55-1403] C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss line 214 - No IP instance named DSP_Synthesizer_axi_bram_ctrl_0 present in hardware design

00:23:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

00:23:50 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
00:23:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss line 184 - No IP instance named ps7_sd_0 present in hardware design

00:23:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core DSP_register of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss line 196 - No IP instance named DSP_DSP_register_0 present in hardware design

00:23:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss line 208 - No IP instance named ps7_i2c_0 present in hardware design

00:23:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss line 214 - No IP instance named DSP_Synthesizer_axi_bram_ctrl_0 present in hardware design

00:23:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

00:23:50 INFO  : Unable to read in MSS file C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\hello_bsp\system.mss : null
00:23:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss line 184 - No IP instance named ps7_sd_0 present in hardware design

00:23:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core DSP_register of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss line 196 - No IP instance named DSP_DSP_register_0 present in hardware design

00:23:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss line 208 - No IP instance named ps7_i2c_0 present in hardware design
ERROR: [Hsi 55-1403] C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss line 214 - No IP instance named DSP_Synthesizer_axi_bram_ctrl_0 present in hardware design

00:23:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

00:23:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss line 184 - No IP instance named ps7_sd_0 present in hardware design

00:23:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core DSP_register of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss line 196 - No IP instance named DSP_DSP_register_0 present in hardware design
ERROR: [Hsi 55-1403] C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss line 208 - No IP instance named ps7_i2c_0 present in hardware design

00:23:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss line 214 - No IP instance named DSP_Synthesizer_axi_bram_ctrl_0 present in hardware design

00:23:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

00:23:50 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
00:23:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss line 184 - No IP instance named ps7_sd_0 present in hardware design

00:23:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core DSP_register of version 1.0 not found in repositories

00:23:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss line 196 - No IP instance named DSP_DSP_register_0 present in hardware design

00:23:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss line 208 - No IP instance named ps7_i2c_0 present in hardware design

00:23:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss line 214 - No IP instance named DSP_Synthesizer_axi_bram_ctrl_0 present in hardware design

00:23:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

00:23:50 INFO  : Unable to read in MSS file C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\hello_bsp\system.mss : null
00:23:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss line 184 - No IP instance named ps7_sd_0 present in hardware design

00:23:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core DSP_register of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss line 196 - No IP instance named DSP_DSP_register_0 present in hardware design

00:23:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss line 208 - No IP instance named ps7_i2c_0 present in hardware design

00:23:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss line 214 - No IP instance named DSP_Synthesizer_axi_bram_ctrl_0 present in hardware design

00:23:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

00:24:48 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss line 184 - No IP instance named ps7_sd_0 present in hardware design

00:24:48 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core DSP_register of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss line 196 - No IP instance named DSP_DSP_register_0 present in hardware design
ERROR: [Hsi 55-1403] C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss line 208 - No IP instance named ps7_i2c_0 present in hardware design
ERROR: [Hsi 55-1403] C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss line 214 - No IP instance named DSP_Synthesizer_axi_bram_ctrl_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

00:24:48 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
00:24:48 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss line 184 - No IP instance named ps7_sd_0 present in hardware design

00:24:48 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core DSP_register of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss line 196 - No IP instance named DSP_DSP_register_0 present in hardware design

00:24:48 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss line 208 - No IP instance named ps7_i2c_0 present in hardware design

00:24:48 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss line 214 - No IP instance named DSP_Synthesizer_axi_bram_ctrl_0 present in hardware design

00:24:48 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

00:24:48 INFO  : Unable to read in MSS file C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\hello_bsp\system.mss : null
00:24:48 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss line 184 - No IP instance named ps7_sd_0 present in hardware design

00:24:48 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core DSP_register of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss line 196 - No IP instance named DSP_DSP_register_0 present in hardware design

00:24:48 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss line 208 - No IP instance named ps7_i2c_0 present in hardware design

00:24:48 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss line 214 - No IP instance named DSP_Synthesizer_axi_bram_ctrl_0 present in hardware design

00:24:48 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

00:24:48 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss line 184 - No IP instance named ps7_sd_0 present in hardware design

00:24:48 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core DSP_register of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss line 196 - No IP instance named DSP_DSP_register_0 present in hardware design
ERROR: [Hsi 55-1403] C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss line 208 - No IP instance named ps7_i2c_0 present in hardware design

00:24:48 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss line 214 - No IP instance named DSP_Synthesizer_axi_bram_ctrl_0 present in hardware design

00:24:48 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

00:24:48 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
00:24:48 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss line 184 - No IP instance named ps7_sd_0 present in hardware design

00:24:48 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core DSP_register of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss line 196 - No IP instance named DSP_DSP_register_0 present in hardware design

00:24:48 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss line 208 - No IP instance named ps7_i2c_0 present in hardware design

00:24:48 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss line 214 - No IP instance named DSP_Synthesizer_axi_bram_ctrl_0 present in hardware design

00:24:48 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

00:24:48 INFO  : Unable to read in MSS file C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\hello_bsp\system.mss : null
00:24:48 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss line 184 - No IP instance named ps7_sd_0 present in hardware design

00:24:48 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core DSP_register of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss line 196 - No IP instance named DSP_DSP_register_0 present in hardware design

00:24:48 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss line 208 - No IP instance named ps7_i2c_0 present in hardware design

00:24:48 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

00:24:48 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core DSP_register of version 1.0 not found in repositories

00:24:48 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

00:24:48 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
00:24:48 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core DSP_register of version 1.0 not found in repositories

00:24:48 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

00:24:48 INFO  : Unable to read in MSS file C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\hello_bsp\system.mss : null
00:24:48 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core DSP_register of version 1.0 not found in repositories

00:24:48 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

00:27:17 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core DSP_register of version 1.0 not found in repositories

00:27:17 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

00:27:17 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
00:27:17 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core DSP_register of version 1.0 not found in repositories

00:27:17 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

00:27:17 INFO  : Unable to read in MSS file C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\hello_bsp\system.mss : null
00:27:17 ERROR : Failed to closesw "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss"
Reason: Cannot close sw design 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss'.
Design is not opened in the current session.


00:27:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
00:27:34 INFO  : 'fpga -state' command is executed.
00:27:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:27:35 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
00:27:35 INFO  : 'jtag frequency' command is executed.
00:27:35 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:27:35 INFO  : Context for 'APU' is selected.
00:27:35 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:27:35 INFO  : 'configparams force-mem-access 1' command is executed.
00:27:35 INFO  : Context for 'APU' is selected.
00:27:35 INFO  : 'stop' command is executed.
00:27:35 ERROR : AP transaction error, DAP status f0000021
00:27:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
----------------End of Script----------------

00:27:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:27:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
00:27:42 ERROR : fpga configuration failed. DONE PIN is not HIGH
00:27:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:27:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
00:27:55 INFO  : FPGA configured successfully with bitstream "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:28:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
00:28:00 INFO  : 'fpga -state' command is executed.
00:28:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:28:00 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
00:28:00 INFO  : 'jtag frequency' command is executed.
00:28:00 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:28:00 INFO  : Context for 'APU' is selected.
00:28:00 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:28:00 INFO  : 'configparams force-mem-access 1' command is executed.
00:28:00 INFO  : Context for 'APU' is selected.
00:28:00 INFO  : 'stop' command is executed.
00:28:01 INFO  : 'ps7_init' command is executed.
00:28:01 INFO  : 'ps7_post_config' command is executed.
00:28:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:28:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:28:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:28:01 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/minized/Debug/minized.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:28:01 INFO  : 'configparams force-mem-access 0' command is executed.
00:28:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/minized/Debug/minized.elf
configparams force-mem-access 0
----------------End of Script----------------

00:28:01 INFO  : Memory regions updated for context APU
00:28:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:28:01 INFO  : 'con' command is executed.
00:28:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

00:28:01 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_minized.elf_on_local.tcl'
00:28:07 INFO  : Disconnected from the channel tcfchan#6.
00:39:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
00:39:01 INFO  : 'fpga -state' command is executed.
00:39:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:39:02 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
00:39:02 INFO  : 'jtag frequency' command is executed.
00:39:02 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:39:02 INFO  : Context for 'APU' is selected.
00:39:02 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:39:02 INFO  : 'configparams force-mem-access 1' command is executed.
00:39:02 INFO  : Context for 'APU' is selected.
00:39:02 INFO  : 'stop' command is executed.
00:39:02 INFO  : 'ps7_init' command is executed.
00:39:02 INFO  : 'ps7_post_config' command is executed.
00:39:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:39:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:39:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:39:03 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/minized/Debug/minized.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:39:03 INFO  : 'configparams force-mem-access 0' command is executed.
00:39:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/minized/Debug/minized.elf
configparams force-mem-access 0
----------------End of Script----------------

00:39:03 INFO  : Memory regions updated for context APU
00:39:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:39:03 INFO  : 'con' command is executed.
00:39:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

00:39:03 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_minized.elf_on_local.tcl'
00:40:48 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core DSP_register of version 1.0 not found in repositories

00:40:48 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

00:40:48 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
00:40:48 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core DSP_register of version 1.0 not found in repositories

00:40:48 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

00:40:48 INFO  : Unable to read in MSS file C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\hello_bsp\system.mss : null
00:40:48 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core DSP_register of version 1.0 not found in repositories

00:40:48 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

00:40:48 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core DSP_register of version 1.0 not found in repositories

00:40:48 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

00:40:48 ERROR : Failed to get_connected_periphs
Reason: ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

00:41:56 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core DSP_register of version 1.0 not found in repositories

00:41:56 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

00:41:56 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
00:41:56 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core DSP_register of version 1.0 not found in repositories

00:41:56 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

00:41:56 INFO  : Unable to read in MSS file C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\hello_bsp\system.mss : null
00:41:56 ERROR : Failed to closesw "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss"
Reason: Cannot close sw design 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss'.
Design is not opened in the current session.


00:43:25 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core DSP_register of version 1.0 not found in repositories

00:43:25 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

00:43:25 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
00:43:25 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core DSP_register of version 1.0 not found in repositories

00:43:25 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

00:43:25 INFO  : Unable to read in MSS file C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\hello_bsp\system.mss : null
00:43:25 ERROR : Failed to closesw "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss"
Reason: Cannot close sw design 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss'.
Design is not opened in the current session.


00:43:27 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core DSP_register of version 1.0 not found in repositories

00:43:27 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

00:43:27 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
00:43:27 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core DSP_register of version 1.0 not found in repositories

00:43:27 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

00:43:27 INFO  : Unable to read in MSS file C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\hello_bsp\system.mss : null
00:43:27 ERROR : Failed to closesw "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss"
Reason: Cannot close sw design 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss'.
Design is not opened in the current session.


00:43:42 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core DSP_register of version 1.0 not found in repositories

00:43:42 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

00:43:42 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
00:43:42 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core DSP_register of version 1.0 not found in repositories

00:43:42 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

00:43:42 INFO  : Unable to read in MSS file C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\hello_bsp\system.mss : null
00:43:42 ERROR : Failed to closesw "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss"
Reason: Cannot close sw design 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss'.
Design is not opened in the current session.


00:43:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core DSP_register of version 1.0 not found in repositories

00:43:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

00:43:52 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
00:43:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core DSP_register of version 1.0 not found in repositories

00:43:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

00:43:52 INFO  : Unable to read in MSS file C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\hello_bsp\system.mss : null
00:43:52 ERROR : Failed to closesw "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss"
Reason: Cannot close sw design 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss'.
Design is not opened in the current session.


00:45:53 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core DSP_register of version 1.0 not found in repositories

00:45:53 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

00:45:53 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
00:45:53 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core DSP_register of version 1.0 not found in repositories

00:45:53 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

00:45:53 INFO  : Unable to read in MSS file C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\hello_bsp\system.mss : null
00:45:53 ERROR : Failed to closesw "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss"
Reason: Cannot close sw design 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss'.
Design is not opened in the current session.


00:46:01 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core DSP_register of version 1.0 not found in repositories

00:46:01 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

00:46:01 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
00:46:01 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core DSP_register of version 1.0 not found in repositories

00:46:01 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

00:46:01 INFO  : Unable to read in MSS file C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\hello_bsp\system.mss : null
00:46:01 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core DSP_register of version 1.0 not found in repositories

00:46:01 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

00:46:01 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core DSP_register of version 1.0 not found in repositories

00:46:01 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

00:46:06 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core DSP_register of version 1.0 not found in repositories

00:46:06 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

00:46:06 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
00:46:06 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core DSP_register of version 1.0 not found in repositories

00:46:06 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

00:46:06 INFO  : Unable to read in MSS file C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\hello_bsp\system.mss : null
00:46:06 ERROR : Failed to closesw "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss"
Reason: Cannot close sw design 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss'.
Design is not opened in the current session.


00:51:46 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core DSP_register of version 1.0 not found in repositories

00:51:46 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

00:51:46 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
00:51:46 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core DSP_register of version 1.0 not found in repositories

00:51:46 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

00:51:46 INFO  : Unable to read in MSS file C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\hello_bsp\system.mss : null
00:51:46 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core DSP_register of version 1.0 not found in repositories

00:51:46 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

00:51:46 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core DSP_register of version 1.0 not found in repositories

00:51:46 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

00:51:46 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
00:51:46 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core DSP_register of version 1.0 not found in repositories

00:51:46 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

00:51:46 INFO  : Unable to read in MSS file C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\hello_bsp\system.mss : null
00:51:46 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core DSP_register of version 1.0 not found in repositories

00:51:46 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

00:51:46 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core DSP_register of version 1.0 not found in repositories

00:51:46 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

00:51:46 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
00:51:46 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core DSP_register of version 1.0 not found in repositories

00:51:46 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

00:51:46 INFO  : Unable to read in MSS file C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\hello_bsp\system.mss : null
00:51:46 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core DSP_register of version 1.0 not found in repositories

00:51:46 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

00:52:01 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core DSP_register of version 1.0 not found in repositories

00:52:01 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

00:52:01 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
00:52:01 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core DSP_register of version 1.0 not found in repositories

00:52:01 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

00:52:01 INFO  : Unable to read in MSS file C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\hello_bsp\system.mss : null
00:52:01 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core DSP_register of version 1.0 not found in repositories

00:52:01 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

00:52:01 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core DSP_register of version 1.0 not found in repositories

00:52:01 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

00:52:01 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
00:52:01 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core DSP_register of version 1.0 not found in repositories

00:52:01 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

00:52:01 INFO  : Unable to read in MSS file C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\hello_bsp\system.mss : null
00:52:01 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core DSP_register of version 1.0 not found in repositories

00:52:01 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

00:52:01 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core DSP_register of version 1.0 not found in repositories

00:52:01 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

00:52:02 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
00:52:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core DSP_register of version 1.0 not found in repositories

00:52:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

00:52:02 INFO  : Unable to read in MSS file C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\hello_bsp\system.mss : null
00:52:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core DSP_register of version 1.0 not found in repositories

00:52:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

00:58:12 INFO  : Disconnected from the channel tcfchan#7.
00:58:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:58:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
00:58:32 INFO  : FPGA configured successfully with bitstream "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:58:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
00:58:38 INFO  : 'fpga -state' command is executed.
00:58:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:58:38 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
00:58:38 INFO  : 'jtag frequency' command is executed.
00:58:38 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:58:38 INFO  : Context for 'APU' is selected.
00:58:38 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:58:38 INFO  : 'configparams force-mem-access 1' command is executed.
00:58:38 INFO  : Context for 'APU' is selected.
00:58:38 INFO  : 'stop' command is executed.
00:58:39 INFO  : 'ps7_init' command is executed.
00:58:39 INFO  : 'ps7_post_config' command is executed.
00:58:39 INFO  : 'configparams force-mem-access 0' command is executed.
00:58:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

00:58:39 INFO  : Memory regions updated for context APU
00:58:39 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_minized.elf_on_local.tcl'
00:59:15 INFO  : Disconnected from the channel tcfchan#8.
00:59:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:59:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
00:59:32 INFO  : FPGA configured successfully with bitstream "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:59:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
00:59:42 INFO  : 'fpga -state' command is executed.
00:59:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:59:42 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
00:59:43 INFO  : 'jtag frequency' command is executed.
00:59:43 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:59:43 INFO  : Context for 'APU' is selected.
00:59:43 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:59:43 INFO  : 'configparams force-mem-access 1' command is executed.
00:59:43 INFO  : Context for 'APU' is selected.
00:59:43 INFO  : 'stop' command is executed.
00:59:43 INFO  : 'ps7_init' command is executed.
00:59:43 INFO  : 'ps7_post_config' command is executed.
00:59:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:59:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:59:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:59:43 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/minzed/Debug/minzed.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:59:43 INFO  : 'configparams force-mem-access 0' command is executed.
00:59:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/minzed/Debug/minzed.elf
configparams force-mem-access 0
----------------End of Script----------------

00:59:43 INFO  : Memory regions updated for context APU
00:59:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:59:43 INFO  : 'con' command is executed.
00:59:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

00:59:43 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_minzed.elf_on_local.tcl'
01:00:03 INFO  : Disconnected from the channel tcfchan#9.
01:00:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
01:00:14 INFO  : 'fpga -state' command is executed.
01:00:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:00:14 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
01:00:14 INFO  : 'jtag frequency' command is executed.
01:00:14 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:00:14 INFO  : Context for 'APU' is selected.
01:00:14 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:00:14 INFO  : 'configparams force-mem-access 1' command is executed.
01:00:14 INFO  : Context for 'APU' is selected.
01:00:14 INFO  : 'stop' command is executed.
01:00:14 INFO  : 'ps7_init' command is executed.
01:00:14 INFO  : 'ps7_post_config' command is executed.
01:00:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:00:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:00:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:00:14 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/minzed/Debug/minzed.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:00:14 INFO  : 'configparams force-mem-access 0' command is executed.
01:00:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/minzed/Debug/minzed.elf
configparams force-mem-access 0
----------------End of Script----------------

01:00:14 INFO  : Memory regions updated for context APU
01:00:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:00:14 INFO  : 'con' command is executed.
01:00:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

01:00:14 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_minzed.elf_on_local.tcl'
01:01:01 INFO  : Disconnected from the channel tcfchan#10.
01:01:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
01:01:02 INFO  : 'fpga -state' command is executed.
01:01:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:01:03 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
01:01:03 INFO  : 'jtag frequency' command is executed.
01:01:03 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:01:03 INFO  : Context for 'APU' is selected.
01:01:03 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:01:03 INFO  : 'configparams force-mem-access 1' command is executed.
01:01:03 INFO  : Context for 'APU' is selected.
01:01:03 INFO  : 'stop' command is executed.
01:01:05 ERROR : Memory read error at 0xE0001034. AP transaction timeout
01:01:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
----------------End of Script----------------

01:01:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
01:01:18 INFO  : 'fpga -state' command is executed.
01:01:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:01:18 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
01:01:18 INFO  : 'jtag frequency' command is executed.
01:01:18 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:01:18 INFO  : Context for 'APU' is selected.
01:01:18 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:01:18 INFO  : 'configparams force-mem-access 1' command is executed.
01:01:18 INFO  : Context for 'APU' is selected.
01:01:19 INFO  : 'stop' command is executed.
01:01:19 ERROR : Memory read error at 0xF8007080. AHB AP transaction error, DAP status f0000021
01:01:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
----------------End of Script----------------

01:01:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
01:01:30 INFO  : 'fpga -state' command is executed.
01:01:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:01:31 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
01:01:31 INFO  : 'jtag frequency' command is executed.
01:01:31 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:01:31 INFO  : Context for 'APU' is selected.
01:01:31 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:01:31 INFO  : 'configparams force-mem-access 1' command is executed.
01:01:31 INFO  : Context for 'APU' is selected.
01:01:31 INFO  : 'stop' command is executed.
01:01:31 INFO  : 'ps7_init' command is executed.
01:01:31 INFO  : 'ps7_post_config' command is executed.
01:01:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:01:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:01:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:01:31 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/minzed/Debug/minzed.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:01:31 INFO  : 'configparams force-mem-access 0' command is executed.
01:01:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/minzed/Debug/minzed.elf
configparams force-mem-access 0
----------------End of Script----------------

01:01:31 INFO  : Memory regions updated for context APU
01:01:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:01:31 INFO  : 'con' command is executed.
01:01:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

01:01:31 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_minzed.elf_on_local.tcl'
01:01:57 INFO  : Disconnected from the channel tcfchan#11.
01:01:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
01:01:58 INFO  : 'fpga -state' command is executed.
01:01:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:01:58 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
01:01:58 INFO  : 'jtag frequency' command is executed.
01:01:58 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:01:58 INFO  : Context for 'APU' is selected.
01:01:58 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:01:58 INFO  : 'configparams force-mem-access 1' command is executed.
01:01:58 INFO  : Context for 'APU' is selected.
01:01:58 INFO  : 'stop' command is executed.
01:01:58 INFO  : 'ps7_init' command is executed.
01:01:59 INFO  : 'ps7_post_config' command is executed.
01:01:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:01:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:01:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:01:59 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/minzed/Debug/minzed.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:01:59 INFO  : 'configparams force-mem-access 0' command is executed.
01:01:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/minzed/Debug/minzed.elf
configparams force-mem-access 0
----------------End of Script----------------

01:01:59 INFO  : Memory regions updated for context APU
01:01:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:01:59 INFO  : 'con' command is executed.
01:01:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

01:01:59 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_minzed.elf_on_local.tcl'
01:02:08 INFO  : Disconnected from the channel tcfchan#12.
01:03:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
01:03:31 INFO  : 'fpga -state' command is executed.
01:03:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:03:31 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
01:03:31 INFO  : 'jtag frequency' command is executed.
01:03:31 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:03:31 INFO  : Context for 'APU' is selected.
01:03:31 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:03:31 INFO  : 'configparams force-mem-access 1' command is executed.
01:03:31 INFO  : Context for 'APU' is selected.
01:03:31 INFO  : 'stop' command is executed.
01:03:31 INFO  : 'ps7_init' command is executed.
01:03:31 INFO  : 'ps7_post_config' command is executed.
01:03:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:03:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:03:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:03:32 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/minzed/Debug/minzed.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:03:32 INFO  : 'configparams force-mem-access 0' command is executed.
01:03:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/minzed/Debug/minzed.elf
configparams force-mem-access 0
----------------End of Script----------------

01:03:32 INFO  : Memory regions updated for context APU
01:03:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:03:32 INFO  : 'con' command is executed.
01:03:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

01:03:32 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_minzed.elf_on_local.tcl'
01:03:48 INFO  : Disconnected from the channel tcfchan#13.
01:03:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
01:03:57 INFO  : 'fpga -state' command is executed.
01:03:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:03:57 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
01:03:57 INFO  : 'jtag frequency' command is executed.
01:03:58 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:03:58 INFO  : Context for 'APU' is selected.
01:03:58 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:03:58 INFO  : 'configparams force-mem-access 1' command is executed.
01:03:58 INFO  : Context for 'APU' is selected.
01:03:58 INFO  : 'stop' command is executed.
01:03:58 INFO  : 'ps7_init' command is executed.
01:03:58 INFO  : 'ps7_post_config' command is executed.
01:03:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:03:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:03:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:03:58 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/minzed/Debug/minzed.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:03:58 INFO  : 'configparams force-mem-access 0' command is executed.
01:03:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/minzed/Debug/minzed.elf
configparams force-mem-access 0
----------------End of Script----------------

01:03:58 INFO  : Memory regions updated for context APU
01:03:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:03:58 INFO  : 'con' command is executed.
01:03:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

01:03:58 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_minzed.elf_on_local.tcl'
01:05:53 INFO  : Disconnected from the channel tcfchan#14.
01:07:54 ERROR : (XSDB Server)ERROR: [Hsi 55-1518] No design name specified

01:07:54 ERROR : Failed to closehw "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.hw/hw_1/hw.xml"
Reason: ERROR: [Common 17-39] 'hsi::close_hw_design' failed due to earlier errors.

01:09:49 ERROR : (XSDB Server)ERROR: [Hsi 55-1518] No design name specified

01:09:49 ERROR : Failed to closehw "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.hw/hw_1/hw.xml"
Reason: ERROR: [Common 17-39] 'hsi::close_hw_design' failed due to earlier errors.

01:10:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1518] No design name specified

01:10:03 ERROR : Failed to closehw "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.hw/hw_1/hw.xml"
Reason: ERROR: [Common 17-39] 'hsi::close_hw_design' failed due to earlier errors.

01:10:04 ERROR : (XSDB Server)ERROR: [Hsi 55-1518] No design name specified

01:10:04 ERROR : Failed to closehw "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.hw/hw_1/hw.xml"
Reason: ERROR: [Common 17-39] 'hsi::close_hw_design' failed due to earlier errors.

01:10:04 ERROR : (XSDB Server)ERROR: [Hsi 55-1518] No design name specified

01:10:04 ERROR : Failed to closehw "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.hw/hw_1/hw.xml"
Reason: ERROR: [Common 17-39] 'hsi::close_hw_design' failed due to earlier errors.

01:10:04 ERROR : (XSDB Server)ERROR: [Hsi 55-1518] No design name specified

01:10:04 ERROR : Failed to closehw "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.hw/hw_1/hw.xml"
Reason: ERROR: [Common 17-39] 'hsi::close_hw_design' failed due to earlier errors.

01:10:05 ERROR : (XSDB Server)ERROR: [Hsi 55-1518] No design name specified

01:10:05 ERROR : Failed to closehw "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.hw/hw_1/hw.xml"
Reason: ERROR: [Common 17-39] 'hsi::close_hw_design' failed due to earlier errors.

01:10:05 ERROR : (XSDB Server)ERROR: [Hsi 55-1518] No design name specified

01:10:05 ERROR : Failed to closehw "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.hw/hw_1/hw.xml"
Reason: ERROR: [Common 17-39] 'hsi::close_hw_design' failed due to earlier errors.

01:10:06 ERROR : (XSDB Server)ERROR: [Hsi 55-1518] No design name specified

01:10:06 ERROR : Failed to closehw "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.hw/hw_1/hw.xml"
Reason: ERROR: [Common 17-39] 'hsi::close_hw_design' failed due to earlier errors.

01:10:10 ERROR : (XSDB Server)ERROR: [Hsi 55-1518] No design name specified

01:10:10 ERROR : Failed to closehw "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.hw/hw_1/hw.xml"
Reason: ERROR: [Common 17-39] 'hsi::close_hw_design' failed due to earlier errors.

01:10:11 ERROR : (XSDB Server)ERROR: [Hsi 55-1518] No design name specified

01:10:11 ERROR : Failed to closehw "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.hw/hw_1/hw.xml"
Reason: ERROR: [Common 17-39] 'hsi::close_hw_design' failed due to earlier errors.

01:10:11 ERROR : (XSDB Server)ERROR: [Hsi 55-1518] No design name specified

01:10:11 ERROR : Failed to closehw "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.hw/hw_1/hw.xml"
Reason: ERROR: [Common 17-39] 'hsi::close_hw_design' failed due to earlier errors.

01:10:15 ERROR : (XSDB Server)ERROR: [Hsi 55-1518] No design name specified

01:10:15 ERROR : Failed to closehw "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.hw/hw_1/hw.xml"
Reason: ERROR: [Common 17-39] 'hsi::close_hw_design' failed due to earlier errors.

01:10:16 ERROR : (XSDB Server)ERROR: [Hsi 55-1518] No design name specified

01:10:16 ERROR : Failed to closehw "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.hw/hw_1/hw.xml"
Reason: ERROR: [Common 17-39] 'hsi::close_hw_design' failed due to earlier errors.

01:10:16 ERROR : (XSDB Server)ERROR: [Hsi 55-1518] No design name specified

01:10:16 ERROR : Failed to closehw "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.hw/hw_1/hw.xml"
Reason: ERROR: [Common 17-39] 'hsi::close_hw_design' failed due to earlier errors.

01:10:18 ERROR : (XSDB Server)ERROR: [Hsi 55-1518] No design name specified

01:10:18 ERROR : Failed to closehw "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.hw/hw_1/hw.xml"
Reason: ERROR: [Common 17-39] 'hsi::close_hw_design' failed due to earlier errors.

01:10:21 ERROR : (XSDB Server)ERROR: [Hsi 55-1518] No design name specified

01:10:21 ERROR : Failed to closehw "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.hw/hw_1/hw.xml"
Reason: ERROR: [Common 17-39] 'hsi::close_hw_design' failed due to earlier errors.

01:10:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1518] No design name specified

01:10:22 ERROR : Failed to closehw "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.hw/hw_1/hw.xml"
Reason: ERROR: [Common 17-39] 'hsi::close_hw_design' failed due to earlier errors.

01:10:23 ERROR : (XSDB Server)ERROR: [Hsi 55-1518] No design name specified

01:10:23 ERROR : Failed to closehw "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.hw/hw_1/hw.xml"
Reason: ERROR: [Common 17-39] 'hsi::close_hw_design' failed due to earlier errors.

01:10:24 ERROR : (XSDB Server)ERROR: [Hsi 55-1518] No design name specified

01:10:24 ERROR : Failed to closehw "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.hw/hw_1/hw.xml"
Reason: ERROR: [Common 17-39] 'hsi::close_hw_design' failed due to earlier errors.

01:10:24 ERROR : (XSDB Server)ERROR: [Hsi 55-1518] No design name specified

01:10:24 ERROR : Failed to closehw "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.hw/hw_1/hw.xml"
Reason: ERROR: [Common 17-39] 'hsi::close_hw_design' failed due to earlier errors.

01:10:24 ERROR : (XSDB Server)ERROR: [Hsi 55-1518] No design name specified

01:10:24 ERROR : Failed to closehw "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.hw/hw_1/hw.xml"
Reason: ERROR: [Common 17-39] 'hsi::close_hw_design' failed due to earlier errors.

01:10:25 ERROR : (XSDB Server)ERROR: [Hsi 55-1518] No design name specified

01:10:25 ERROR : Failed to closehw "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.hw/hw_1/hw.xml"
Reason: ERROR: [Common 17-39] 'hsi::close_hw_design' failed due to earlier errors.

01:11:35 ERROR : (XSDB Server)ERROR: [Hsi 55-1518] No design name specified

01:11:35 ERROR : Failed to closehw "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.hw/hw_1/hw.xml"
Reason: ERROR: [Common 17-39] 'hsi::close_hw_design' failed due to earlier errors.

01:11:58 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core DSP_register of version 1.0 not found in repositories

01:11:58 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

01:11:58 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
01:11:58 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core DSP_register of version 1.0 not found in repositories

01:11:58 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

01:11:58 INFO  : Unable to read in MSS file C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\hello_bsp\system.mss : null
01:11:58 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core DSP_register of version 1.0 not found in repositories

01:11:58 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

01:11:58 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core DSP_register of version 1.0 not found in repositories

01:11:58 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

01:11:58 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
01:11:58 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core DSP_register of version 1.0 not found in repositories

01:11:58 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

01:11:58 INFO  : Unable to read in MSS file C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\hello_bsp\system.mss : null
01:11:58 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core DSP_register of version 1.0 not found in repositories

01:11:58 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

01:11:58 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core DSP_register of version 1.0 not found in repositories

01:11:58 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

01:11:58 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
01:11:58 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core DSP_register of version 1.0 not found in repositories

01:11:58 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

01:11:58 INFO  : Unable to read in MSS file C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\hello_bsp\system.mss : null
01:11:58 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core DSP_register of version 1.0 not found in repositories

01:11:58 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

01:13:00 ERROR : (XSDB Server)ERROR: [Hsi 55-1518] No design name specified

01:13:00 ERROR : Failed to closehw "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.hw/hw_1/hw.xml"
Reason: ERROR: [Common 17-39] 'hsi::close_hw_design' failed due to earlier errors.

01:13:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1518] No design name specified

01:13:03 ERROR : Failed to closehw "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.hw/hw_1/hw.xml"
Reason: ERROR: [Common 17-39] 'hsi::close_hw_design' failed due to earlier errors.

01:13:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1518] No design name specified

01:13:03 ERROR : Failed to closehw "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.hw/hw_1/hw.xml"
Reason: ERROR: [Common 17-39] 'hsi::close_hw_design' failed due to earlier errors.

01:13:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1518] No design name specified

01:13:03 ERROR : Failed to closehw "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.hw/hw_1/hw.xml"
Reason: ERROR: [Common 17-39] 'hsi::close_hw_design' failed due to earlier errors.

01:13:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1518] No design name specified

01:13:03 ERROR : Failed to closehw "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.hw/hw_1/hw.xml"
Reason: ERROR: [Common 17-39] 'hsi::close_hw_design' failed due to earlier errors.

01:13:04 ERROR : (XSDB Server)ERROR: [Hsi 55-1518] No design name specified

01:13:04 ERROR : Failed to closehw "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.hw/hw_1/hw.xml"
Reason: ERROR: [Common 17-39] 'hsi::close_hw_design' failed due to earlier errors.

01:13:04 ERROR : (XSDB Server)ERROR: [Hsi 55-1518] No design name specified

01:13:04 ERROR : Failed to closehw "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.hw/hw_1/hw.xml"
Reason: ERROR: [Common 17-39] 'hsi::close_hw_design' failed due to earlier errors.

01:13:04 ERROR : (XSDB Server)ERROR: [Hsi 55-1518] No design name specified

01:13:04 ERROR : Failed to closehw "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.hw/hw_1/hw.xml"
Reason: ERROR: [Common 17-39] 'hsi::close_hw_design' failed due to earlier errors.

01:13:04 ERROR : (XSDB Server)ERROR: [Hsi 55-1518] No design name specified

01:13:04 ERROR : Failed to closehw "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.hw/hw_1/hw.xml"
Reason: ERROR: [Common 17-39] 'hsi::close_hw_design' failed due to earlier errors.

01:13:04 ERROR : (XSDB Server)ERROR: [Hsi 55-1518] No design name specified

01:13:04 ERROR : Failed to closehw "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.hw/hw_1/hw.xml"
Reason: ERROR: [Common 17-39] 'hsi::close_hw_design' failed due to earlier errors.

01:13:05 ERROR : (XSDB Server)ERROR: [Hsi 55-1518] No design name specified

01:13:05 ERROR : Failed to closehw "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.hw/hw_1/hw.xml"
Reason: ERROR: [Common 17-39] 'hsi::close_hw_design' failed due to earlier errors.

01:13:05 ERROR : (XSDB Server)ERROR: [Hsi 55-1518] No design name specified

01:13:05 ERROR : Failed to closehw "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.hw/hw_1/hw.xml"
Reason: ERROR: [Common 17-39] 'hsi::close_hw_design' failed due to earlier errors.

01:13:05 ERROR : (XSDB Server)ERROR: [Hsi 55-1518] No design name specified

01:13:05 ERROR : Failed to closehw "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.hw/hw_1/hw.xml"
Reason: ERROR: [Common 17-39] 'hsi::close_hw_design' failed due to earlier errors.

01:13:05 ERROR : (XSDB Server)ERROR: [Hsi 55-1518] No design name specified

01:13:05 ERROR : Failed to closehw "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.hw/hw_1/hw.xml"
Reason: ERROR: [Common 17-39] 'hsi::close_hw_design' failed due to earlier errors.

01:13:05 ERROR : (XSDB Server)ERROR: [Hsi 55-1518] No design name specified

01:13:05 ERROR : Failed to closehw "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.hw/hw_1/hw.xml"
Reason: ERROR: [Common 17-39] 'hsi::close_hw_design' failed due to earlier errors.

01:13:05 ERROR : (XSDB Server)ERROR: [Hsi 55-1518] No design name specified

01:13:05 ERROR : Failed to closehw "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.hw/hw_1/hw.xml"
Reason: ERROR: [Common 17-39] 'hsi::close_hw_design' failed due to earlier errors.

01:13:05 ERROR : (XSDB Server)ERROR: [Hsi 55-1518] No design name specified

01:13:05 ERROR : Failed to closehw "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.hw/hw_1/hw.xml"
Reason: ERROR: [Common 17-39] 'hsi::close_hw_design' failed due to earlier errors.

01:13:05 ERROR : (XSDB Server)ERROR: [Hsi 55-1518] No design name specified

01:13:05 ERROR : Failed to closehw "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.hw/hw_1/hw.xml"
Reason: ERROR: [Common 17-39] 'hsi::close_hw_design' failed due to earlier errors.

01:13:05 ERROR : (XSDB Server)ERROR: [Hsi 55-1518] No design name specified

01:13:05 ERROR : Failed to closehw "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.hw/hw_1/hw.xml"
Reason: ERROR: [Common 17-39] 'hsi::close_hw_design' failed due to earlier errors.

01:13:05 ERROR : (XSDB Server)ERROR: [Hsi 55-1518] No design name specified

01:13:05 ERROR : Failed to closehw "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.hw/hw_1/hw.xml"
Reason: ERROR: [Common 17-39] 'hsi::close_hw_design' failed due to earlier errors.

01:13:05 ERROR : (XSDB Server)ERROR: [Hsi 55-1518] No design name specified

01:13:05 ERROR : Failed to closehw "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.hw/hw_1/hw.xml"
Reason: ERROR: [Common 17-39] 'hsi::close_hw_design' failed due to earlier errors.

01:13:06 ERROR : (XSDB Server)ERROR: [Hsi 55-1518] No design name specified

01:13:06 ERROR : Failed to closehw "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.hw/hw_1/hw.xml"
Reason: ERROR: [Common 17-39] 'hsi::close_hw_design' failed due to earlier errors.

01:13:06 ERROR : (XSDB Server)ERROR: [Hsi 55-1518] No design name specified

01:13:06 ERROR : Failed to closehw "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.hw/hw_1/hw.xml"
Reason: ERROR: [Common 17-39] 'hsi::close_hw_design' failed due to earlier errors.

01:13:06 ERROR : (XSDB Server)ERROR: [Hsi 55-1518] No design name specified

01:13:06 ERROR : Failed to closehw "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.hw/hw_1/hw.xml"
Reason: ERROR: [Common 17-39] 'hsi::close_hw_design' failed due to earlier errors.

01:13:06 ERROR : (XSDB Server)ERROR: [Hsi 55-1518] No design name specified

01:13:06 ERROR : Failed to closehw "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.hw/hw_1/hw.xml"
Reason: ERROR: [Common 17-39] 'hsi::close_hw_design' failed due to earlier errors.

01:13:06 ERROR : (XSDB Server)ERROR: [Hsi 55-1518] No design name specified

01:13:06 ERROR : Failed to closehw "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.hw/hw_1/hw.xml"
Reason: ERROR: [Common 17-39] 'hsi::close_hw_design' failed due to earlier errors.

01:13:06 ERROR : (XSDB Server)ERROR: [Hsi 55-1518] No design name specified

01:13:06 ERROR : Failed to closehw "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.hw/hw_1/hw.xml"
Reason: ERROR: [Common 17-39] 'hsi::close_hw_design' failed due to earlier errors.

01:13:10 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core DSP_register of version 1.0 not found in repositories

01:13:10 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

01:13:10 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
01:13:10 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core DSP_register of version 1.0 not found in repositories

01:13:10 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

01:13:10 INFO  : Unable to read in MSS file C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\hello_bsp\system.mss : null
01:13:10 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core DSP_register of version 1.0 not found in repositories

01:13:10 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

01:13:10 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core DSP_register of version 1.0 not found in repositories

01:13:10 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

01:13:10 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
01:13:11 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core DSP_register of version 1.0 not found in repositories

01:13:11 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

01:13:11 INFO  : Unable to read in MSS file C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\hello_bsp\system.mss : null
01:13:11 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core DSP_register of version 1.0 not found in repositories

01:13:11 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

01:13:11 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core DSP_register of version 1.0 not found in repositories

01:13:11 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

01:13:11 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
01:13:11 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core DSP_register of version 1.0 not found in repositories

01:13:11 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

01:13:11 INFO  : Unable to read in MSS file C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\hello_bsp\system.mss : null
01:13:11 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core DSP_register of version 1.0 not found in repositories

01:13:11 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

01:13:14 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core DSP_register of version 1.0 not found in repositories

01:13:14 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

01:13:14 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
01:13:14 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core DSP_register of version 1.0 not found in repositories

01:13:14 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

01:13:14 INFO  : Unable to read in MSS file C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\hello_bsp\system.mss : null
01:13:14 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core DSP_register of version 1.0 not found in repositories

01:13:14 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

01:13:14 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core DSP_register of version 1.0 not found in repositories

01:13:14 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

01:13:14 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
01:13:14 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core DSP_register of version 1.0 not found in repositories

01:13:14 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

01:13:14 INFO  : Unable to read in MSS file C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\hello_bsp\system.mss : null
01:13:14 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core DSP_register of version 1.0 not found in repositories

01:13:14 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

01:13:14 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core DSP_register of version 1.0 not found in repositories

01:13:14 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

01:13:14 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
01:13:14 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core DSP_register of version 1.0 not found in repositories

01:13:14 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

01:13:14 INFO  : Unable to read in MSS file C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\hello_bsp\system.mss : null
01:13:14 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core DSP_register of version 1.0 not found in repositories

01:13:14 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

01:14:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
01:14:36 INFO  : 'fpga -state' command is executed.
01:14:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:14:36 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
01:14:36 INFO  : 'jtag frequency' command is executed.
01:14:36 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:14:36 INFO  : Context for 'APU' is selected.
01:14:36 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:14:36 INFO  : 'configparams force-mem-access 1' command is executed.
01:14:37 INFO  : Context for 'APU' is selected.
01:14:37 INFO  : 'stop' command is executed.
01:14:37 ERROR : Memory read error at 0xF8007080. AHB AP transaction error, DAP status f0000021
01:14:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
----------------End of Script----------------

01:14:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
01:14:58 INFO  : 'fpga -state' command is executed.
01:14:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:14:58 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
01:14:58 INFO  : 'jtag frequency' command is executed.
01:14:58 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:14:58 INFO  : Context for 'APU' is selected.
01:14:58 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:14:58 INFO  : 'configparams force-mem-access 1' command is executed.
01:14:58 INFO  : Context for 'APU' is selected.
01:14:58 INFO  : 'stop' command is executed.
01:14:58 INFO  : 'ps7_init' command is executed.
01:14:58 INFO  : 'ps7_post_config' command is executed.
01:14:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:14:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:14:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:14:58 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/minzed/Debug/minzed.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:14:58 INFO  : 'configparams force-mem-access 0' command is executed.
01:14:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/minzed/Debug/minzed.elf
configparams force-mem-access 0
----------------End of Script----------------

01:16:02 INFO  : Registering command handlers for SDK TCF services
01:16:02 INFO  : Launching XSCT server: xsct.bat -interactive C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\temp_xsdb_launch_script.tcl
01:16:03 INFO  : XSCT server has started successfully.
01:16:03 INFO  : Successfully done setting XSCT server connection channel  
01:16:03 INFO  : Processing command line option -hwspec C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf.
01:16:03 INFO  : Successfully done setting SDK workspace  
01:16:03 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
01:16:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
01:16:35 INFO  : 'fpga -state' command is executed.
01:16:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:16:35 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
01:16:35 INFO  : 'jtag frequency' command is executed.
01:16:35 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:16:35 INFO  : Context for 'APU' is selected.
01:16:35 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:16:35 INFO  : 'configparams force-mem-access 1' command is executed.
01:16:35 INFO  : Context for 'APU' is selected.
01:16:35 INFO  : 'stop' command is executed.
01:16:35 INFO  : 'ps7_init' command is executed.
01:16:35 INFO  : 'ps7_post_config' command is executed.
01:16:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:16:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:16:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:16:36 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/minzed/Debug/minzed.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:16:36 INFO  : 'configparams force-mem-access 0' command is executed.
01:16:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/minzed/Debug/minzed.elf
configparams force-mem-access 0
----------------End of Script----------------

01:16:36 INFO  : Memory regions updated for context APU
01:16:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:16:36 INFO  : 'con' command is executed.
01:16:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

01:16:36 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_minzed.elf_on_local.tcl'
01:19:06 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss line 184 - No IP instance named ps7_sd_0 present in hardware design
ERROR: [Hsi 55-1594] Core DSP_register of version 1.0 not found in repositories

01:19:06 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss line 196 - No IP instance named DSP_DSP_register_0 present in hardware design
ERROR: [Hsi 55-1403] C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss line 208 - No IP instance named ps7_i2c_0 present in hardware design
ERROR: [Hsi 55-1403] C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss line 214 - No IP instance named DSP_Synthesizer_axi_bram_ctrl_0 present in hardware design

01:19:06 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

01:19:06 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
01:19:06 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss line 184 - No IP instance named ps7_sd_0 present in hardware design
ERROR: [Hsi 55-1594] Core DSP_register of version 1.0 not found in repositories

01:19:06 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss line 196 - No IP instance named DSP_DSP_register_0 present in hardware design
ERROR: [Hsi 55-1403] C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss line 208 - No IP instance named ps7_i2c_0 present in hardware design
ERROR: [Hsi 55-1403] C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss line 214 - No IP instance named DSP_Synthesizer_axi_bram_ctrl_0 present in hardware design

01:19:06 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

01:19:06 INFO  : Unable to read in MSS file C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\hello_bsp\system.mss : null
01:19:06 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss line 184 - No IP instance named ps7_sd_0 present in hardware design

01:19:06 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core DSP_register of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss line 196 - No IP instance named DSP_DSP_register_0 present in hardware design
ERROR: [Hsi 55-1403] C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss line 208 - No IP instance named ps7_i2c_0 present in hardware design

01:19:06 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello_bsp/system.mss line 214 - No IP instance named DSP_Synthesizer_axi_bram_ctrl_0 present in hardware design

01:19:06 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

01:20:21 INFO  : Disconnected from the channel tcfchan#1.
01:20:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
01:20:23 INFO  : 'fpga -state' command is executed.
01:20:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:20:23 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
01:20:23 INFO  : 'jtag frequency' command is executed.
01:20:23 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:20:23 INFO  : Context for 'APU' is selected.
01:20:24 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:20:24 INFO  : 'configparams force-mem-access 1' command is executed.
01:20:24 INFO  : Context for 'APU' is selected.
01:20:24 INFO  : 'stop' command is executed.
01:20:24 INFO  : 'ps7_init' command is executed.
01:20:24 INFO  : 'ps7_post_config' command is executed.
01:20:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:20:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:20:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:20:24 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/minzed/Debug/minzed.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:20:24 INFO  : 'configparams force-mem-access 0' command is executed.
01:20:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/minzed/Debug/minzed.elf
configparams force-mem-access 0
----------------End of Script----------------

01:20:24 INFO  : Memory regions updated for context APU
01:20:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:20:24 INFO  : 'con' command is executed.
01:20:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

01:20:24 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_minzed.elf_on_local.tcl'
01:24:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:24:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:24:34 INFO  : Disconnected from the channel tcfchan#2.
01:24:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
01:24:35 INFO  : 'fpga -state' command is executed.
01:24:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:24:36 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
01:24:36 INFO  : 'jtag frequency' command is executed.
01:24:36 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:24:36 INFO  : Context for 'APU' is selected.
01:24:37 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:24:37 INFO  : 'configparams force-mem-access 1' command is executed.
01:24:37 INFO  : Context for 'APU' is selected.
01:24:37 INFO  : 'stop' command is executed.
01:24:37 INFO  : 'ps7_init' command is executed.
01:24:37 INFO  : 'ps7_post_config' command is executed.
01:24:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:24:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:24:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:24:37 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/minzed/Debug/minzed.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:24:37 INFO  : 'configparams force-mem-access 0' command is executed.
01:24:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/minzed/Debug/minzed.elf
configparams force-mem-access 0
----------------End of Script----------------

01:24:37 INFO  : Memory regions updated for context APU
01:24:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:24:37 INFO  : 'con' command is executed.
01:24:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

01:24:37 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_minzed.elf_on_local.tcl'
01:24:52 INFO  : Disconnected from the channel tcfchan#3.
01:25:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:25:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
01:25:04 INFO  : FPGA configured successfully with bitstream "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:25:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
01:25:10 INFO  : 'fpga -state' command is executed.
01:25:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:25:11 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
01:25:11 INFO  : 'jtag frequency' command is executed.
01:25:11 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:25:11 INFO  : Context for 'APU' is selected.
01:25:11 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:25:11 INFO  : 'configparams force-mem-access 1' command is executed.
01:25:11 INFO  : Context for 'APU' is selected.
01:25:11 INFO  : 'stop' command is executed.
01:25:11 INFO  : 'ps7_init' command is executed.
01:25:11 INFO  : 'ps7_post_config' command is executed.
01:25:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:25:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:25:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:25:11 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/minzed/Debug/minzed.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:25:11 INFO  : 'configparams force-mem-access 0' command is executed.
01:25:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/minzed/Debug/minzed.elf
configparams force-mem-access 0
----------------End of Script----------------

01:25:11 INFO  : Memory regions updated for context APU
01:25:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:25:11 INFO  : 'con' command is executed.
01:25:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

01:25:11 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_minzed.elf_on_local.tcl'
01:25:22 INFO  : Disconnected from the channel tcfchan#4.
01:25:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
01:25:37 INFO  : 'fpga -state' command is executed.
01:25:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:25:37 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
01:25:37 INFO  : 'jtag frequency' command is executed.
01:25:37 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:25:37 INFO  : Context for 'APU' is selected.
01:25:38 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:25:38 INFO  : 'configparams force-mem-access 1' command is executed.
01:25:38 INFO  : Context for 'APU' is selected.
01:25:38 INFO  : 'stop' command is executed.
01:25:38 INFO  : 'ps7_init' command is executed.
01:25:38 INFO  : 'ps7_post_config' command is executed.
01:25:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:25:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:25:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:25:38 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/minzed/Debug/minzed.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:25:38 INFO  : 'configparams force-mem-access 0' command is executed.
01:25:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/minzed/Debug/minzed.elf
configparams force-mem-access 0
----------------End of Script----------------

01:25:38 INFO  : Memory regions updated for context APU
01:25:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:25:39 INFO  : 'con' command is executed.
01:25:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

01:25:39 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_minzed.elf_on_local.tcl'
01:25:57 INFO  : Disconnected from the channel tcfchan#5.
01:29:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:29:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
01:29:04 INFO  : FPGA configured successfully with bitstream "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:29:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
01:29:50 INFO  : 'fpga -state' command is executed.
01:29:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:29:50 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
01:29:50 INFO  : 'jtag frequency' command is executed.
01:29:50 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:29:50 INFO  : Context for 'APU' is selected.
01:29:50 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:29:50 INFO  : 'configparams force-mem-access 1' command is executed.
01:29:50 INFO  : Context for 'APU' is selected.
01:29:50 INFO  : 'stop' command is executed.
01:29:50 INFO  : 'ps7_init' command is executed.
01:29:50 INFO  : 'ps7_post_config' command is executed.
01:29:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:29:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:29:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:29:51 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/minzed/Debug/minzed.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:29:51 INFO  : 'configparams force-mem-access 0' command is executed.
01:29:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/minzed/Debug/minzed.elf
configparams force-mem-access 0
----------------End of Script----------------

01:29:51 INFO  : Memory regions updated for context APU
01:29:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:29:51 INFO  : 'con' command is executed.
01:29:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

01:29:51 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_minzed.elf_on_local.tcl'
01:31:07 INFO  : Disconnected from the channel tcfchan#6.
01:31:27 ERROR : Failed to closehw "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: Cannot close hw design 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
Design is not opened in the current session.

01:34:51 INFO  : Project 'design_1_wrapper_hw_platform_minized' created. You can now create BSPs and application projects targeting this hardware platform.
01:38:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
01:38:23 INFO  : 'fpga -state' command is executed.
01:38:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:38:23 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
01:38:23 INFO  : 'jtag frequency' command is executed.
01:38:23 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/ps7_init.tcl' is done.
01:38:24 INFO  : Context for 'APU' is selected.
01:38:24 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/system.hdf'.
01:38:24 INFO  : 'configparams force-mem-access 1' command is executed.
01:38:24 INFO  : Context for 'APU' is selected.
01:38:24 INFO  : 'stop' command is executed.
01:38:25 INFO  : 'ps7_init' command is executed.
01:38:25 INFO  : 'ps7_post_config' command is executed.
01:38:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:38:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:38:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:38:26 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/sumou/Debug/sumou.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:38:26 INFO  : 'configparams force-mem-access 0' command is executed.
01:38:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/sumou/Debug/sumou.elf
configparams force-mem-access 0
----------------End of Script----------------

01:38:26 INFO  : Memory regions updated for context APU
01:38:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:38:26 INFO  : 'con' command is executed.
01:38:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

01:38:26 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sumou.elf_on_local.tcl'
02:31:39 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1560014978145,  Project:1559756840929
02:31:39 INFO  : Project design_1_wrapper_hw_platform_minized's source hardware specification located at C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
02:32:43 INFO  : Copied contents of C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\design_1_wrapper.hdf into \design_1_wrapper_hw_platform_minized\system.hdf.
02:32:46 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
02:32:47 INFO  : 
02:32:48 INFO  : Updating hardware inferred compiler options for sumou.
02:32:48 INFO  : Clearing existing target manager status.
02:32:48 INFO  : Closing and re-opening the MSS file of ther project sumou_bsp
02:32:49 INFO  : Closing and re-opening the MSS file of ther project sumou_bsp
02:32:49 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
02:32:49 WARN  : Linker script will not be updated automatically. Users need to update it manually.
02:33:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:33:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
02:34:00 INFO  : FPGA configured successfully with bitstream "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/design_1_wrapper.bit"
02:34:47 INFO  : Disconnected from the channel tcfchan#7.
02:34:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
02:34:48 INFO  : 'fpga -state' command is executed.
02:34:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:34:48 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
02:34:48 INFO  : 'jtag frequency' command is executed.
02:34:48 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/ps7_init.tcl' is done.
02:34:48 INFO  : Context for 'APU' is selected.
02:34:48 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/system.hdf'.
02:34:48 INFO  : 'configparams force-mem-access 1' command is executed.
02:34:49 INFO  : Context for 'APU' is selected.
02:34:49 INFO  : 'stop' command is executed.
02:34:49 INFO  : 'ps7_init' command is executed.
02:34:49 INFO  : 'ps7_post_config' command is executed.
02:34:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:34:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:34:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:34:49 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/sumou/Debug/sumou.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:34:49 INFO  : 'configparams force-mem-access 0' command is executed.
02:34:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/sumou/Debug/sumou.elf
configparams force-mem-access 0
----------------End of Script----------------

02:34:49 INFO  : Memory regions updated for context APU
02:34:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:34:49 INFO  : 'con' command is executed.
02:34:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

02:34:49 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sumou.elf_on_local.tcl'
02:35:27 INFO  : Disconnected from the channel tcfchan#8.
02:35:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
02:35:28 INFO  : 'fpga -state' command is executed.
02:35:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:35:28 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
02:35:28 INFO  : 'jtag frequency' command is executed.
02:35:28 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/ps7_init.tcl' is done.
02:35:28 INFO  : Context for 'APU' is selected.
02:35:29 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/system.hdf'.
02:35:29 INFO  : 'configparams force-mem-access 1' command is executed.
02:35:29 INFO  : Context for 'APU' is selected.
02:35:29 INFO  : 'stop' command is executed.
02:35:29 INFO  : 'ps7_init' command is executed.
02:35:29 INFO  : 'ps7_post_config' command is executed.
02:35:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:35:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:35:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:35:30 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/sumou/Debug/sumou.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:35:30 INFO  : 'configparams force-mem-access 0' command is executed.
02:35:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/sumou/Debug/sumou.elf
configparams force-mem-access 0
----------------End of Script----------------

02:35:30 INFO  : Memory regions updated for context APU
02:35:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:35:30 INFO  : 'con' command is executed.
02:35:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

02:35:30 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sumou.elf_on_local.tcl'
02:35:34 INFO  : Disconnected from the channel tcfchan#9.
02:35:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
02:35:52 INFO  : 'fpga -state' command is executed.
02:35:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:35:52 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
02:35:52 INFO  : 'jtag frequency' command is executed.
02:35:52 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/ps7_init.tcl' is done.
02:35:52 INFO  : Context for 'APU' is selected.
02:35:52 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/system.hdf'.
02:35:53 INFO  : 'configparams force-mem-access 1' command is executed.
02:35:53 INFO  : Context for 'APU' is selected.
02:35:53 INFO  : 'stop' command is executed.
02:35:53 INFO  : 'ps7_init' command is executed.
02:35:53 INFO  : 'ps7_post_config' command is executed.
02:35:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:35:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:35:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:35:54 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/sumou/Debug/sumou.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:35:54 INFO  : 'configparams force-mem-access 0' command is executed.
02:35:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/sumou/Debug/sumou.elf
configparams force-mem-access 0
----------------End of Script----------------

02:35:54 INFO  : Memory regions updated for context APU
02:35:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:35:54 INFO  : 'con' command is executed.
02:35:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

02:35:54 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sumou.elf_on_local.tcl'
02:35:56 INFO  : Disconnected from the channel tcfchan#10.
02:36:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
02:36:14 INFO  : 'fpga -state' command is executed.
02:36:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:36:14 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
02:36:14 INFO  : 'jtag frequency' command is executed.
02:36:15 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/ps7_init.tcl' is done.
02:36:15 INFO  : Context for 'APU' is selected.
02:36:15 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/system.hdf'.
02:36:15 INFO  : 'configparams force-mem-access 1' command is executed.
02:36:15 INFO  : Context for 'APU' is selected.
02:36:15 INFO  : 'stop' command is executed.
02:36:15 INFO  : 'ps7_init' command is executed.
02:36:15 INFO  : 'ps7_post_config' command is executed.
02:36:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:36:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:36:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:36:16 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/sumou/Debug/sumou.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:36:16 INFO  : 'configparams force-mem-access 0' command is executed.
02:36:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/sumou/Debug/sumou.elf
configparams force-mem-access 0
----------------End of Script----------------

02:36:16 INFO  : Memory regions updated for context APU
02:36:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:36:17 INFO  : 'con' command is executed.
02:36:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

02:36:17 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sumou.elf_on_local.tcl'
02:36:42 INFO  : Disconnected from the channel tcfchan#11.
02:36:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
02:36:43 INFO  : 'fpga -state' command is executed.
02:36:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:36:43 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
02:36:43 INFO  : 'jtag frequency' command is executed.
02:36:43 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/ps7_init.tcl' is done.
02:36:43 INFO  : Context for 'APU' is selected.
02:36:43 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/system.hdf'.
02:36:43 INFO  : 'configparams force-mem-access 1' command is executed.
02:36:43 INFO  : Context for 'APU' is selected.
02:36:43 INFO  : 'stop' command is executed.
02:36:43 INFO  : 'ps7_init' command is executed.
02:36:43 INFO  : 'ps7_post_config' command is executed.
02:36:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:36:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:36:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:36:44 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/sumou/Debug/sumou.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:36:44 INFO  : 'configparams force-mem-access 0' command is executed.
02:36:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/sumou/Debug/sumou.elf
configparams force-mem-access 0
----------------End of Script----------------

02:36:44 INFO  : Memory regions updated for context APU
02:36:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:36:44 INFO  : 'con' command is executed.
02:36:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

02:36:44 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sumou.elf_on_local.tcl'
02:36:54 INFO  : Disconnected from the channel tcfchan#12.
02:59:19 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1560016733850,  Project:1560014978145
02:59:19 INFO  : Project design_1_wrapper_hw_platform_minized's source hardware specification located at C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
03:00:08 INFO  : Copied contents of C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\design_1_wrapper.hdf into \design_1_wrapper_hw_platform_minized\system.hdf.
03:00:10 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
03:00:12 INFO  : 
03:00:12 INFO  : Updating hardware inferred compiler options for sumou.
03:00:12 INFO  : Clearing existing target manager status.
03:00:12 INFO  : Closing and re-opening the MSS file of ther project sumou_bsp
03:00:13 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
03:00:13 WARN  : Linker script will not be updated automatically. Users need to update it manually.
03:00:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:00:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
03:00:26 INFO  : FPGA configured successfully with bitstream "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/design_1_wrapper.bit"
03:00:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
03:00:42 INFO  : 'fpga -state' command is executed.
03:00:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:00:42 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
03:00:42 INFO  : 'jtag frequency' command is executed.
03:00:42 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/ps7_init.tcl' is done.
03:00:42 INFO  : Context for 'APU' is selected.
03:00:42 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/system.hdf'.
03:00:42 INFO  : 'configparams force-mem-access 1' command is executed.
03:00:42 INFO  : Context for 'APU' is selected.
03:00:42 INFO  : 'stop' command is executed.
03:00:42 INFO  : 'ps7_init' command is executed.
03:00:42 INFO  : 'ps7_post_config' command is executed.
03:00:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:00:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:00:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:00:43 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/sumou/Debug/sumou.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:00:43 INFO  : 'configparams force-mem-access 0' command is executed.
03:00:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/sumou/Debug/sumou.elf
configparams force-mem-access 0
----------------End of Script----------------

03:00:43 INFO  : Memory regions updated for context APU
03:00:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:00:43 INFO  : 'con' command is executed.
03:00:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

03:00:43 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sumou.elf_on_local.tcl'
03:02:58 INFO  : Disconnected from the channel tcfchan#13.
03:02:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
03:02:59 INFO  : 'fpga -state' command is executed.
03:02:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:03:00 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
03:03:00 INFO  : 'jtag frequency' command is executed.
03:03:00 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/ps7_init.tcl' is done.
03:03:00 INFO  : Context for 'APU' is selected.
03:03:00 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/system.hdf'.
03:03:00 INFO  : 'configparams force-mem-access 1' command is executed.
03:03:00 INFO  : Context for 'APU' is selected.
03:03:00 INFO  : 'stop' command is executed.
03:03:00 INFO  : 'ps7_init' command is executed.
03:03:00 INFO  : 'ps7_post_config' command is executed.
03:03:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:03:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:03:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:03:00 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/sumou/Debug/sumou.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:03:00 INFO  : 'configparams force-mem-access 0' command is executed.
03:03:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/sumou/Debug/sumou.elf
configparams force-mem-access 0
----------------End of Script----------------

03:03:00 INFO  : Memory regions updated for context APU
03:03:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:03:00 INFO  : 'con' command is executed.
03:03:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

03:03:00 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sumou.elf_on_local.tcl'
03:04:05 INFO  : Disconnected from the channel tcfchan#14.
03:04:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
03:04:28 INFO  : 'fpga -state' command is executed.
03:04:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:04:28 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
03:04:28 INFO  : 'jtag frequency' command is executed.
03:04:28 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/ps7_init.tcl' is done.
03:04:28 INFO  : Context for 'APU' is selected.
03:04:28 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/system.hdf'.
03:04:28 INFO  : 'configparams force-mem-access 1' command is executed.
03:04:29 INFO  : Context for 'APU' is selected.
03:04:29 INFO  : 'stop' command is executed.
03:04:29 INFO  : 'ps7_init' command is executed.
03:04:29 INFO  : 'ps7_post_config' command is executed.
03:04:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:04:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:04:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:04:30 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/sumou/Debug/sumou.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:04:30 INFO  : 'configparams force-mem-access 0' command is executed.
03:04:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/sumou/Debug/sumou.elf
configparams force-mem-access 0
----------------End of Script----------------

03:04:30 INFO  : Memory regions updated for context APU
03:04:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:04:30 INFO  : 'con' command is executed.
03:04:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

03:04:30 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sumou.elf_on_local.tcl'
03:04:44 INFO  : Disconnected from the channel tcfchan#15.
03:48:26 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1560019641043,  Project:1560016733850
03:48:26 INFO  : Project design_1_wrapper_hw_platform_minized's source hardware specification located at C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
03:48:29 INFO  : Copied contents of C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\design_1_wrapper.hdf into \design_1_wrapper_hw_platform_minized\system.hdf.
03:48:32 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
03:48:33 INFO  : 
03:48:34 INFO  : Updating hardware inferred compiler options for sumou.
03:48:34 INFO  : Clearing existing target manager status.
03:48:34 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
03:48:35 WARN  : Linker script will not be updated automatically. Users need to update it manually.
03:49:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:49:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
03:49:03 INFO  : FPGA configured successfully with bitstream "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/design_1_wrapper.bit"
03:49:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
03:49:22 INFO  : 'fpga -state' command is executed.
03:49:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:49:22 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
03:49:22 INFO  : 'jtag frequency' command is executed.
03:49:22 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/ps7_init.tcl' is done.
03:49:22 INFO  : Context for 'APU' is selected.
03:49:22 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/system.hdf'.
03:49:22 INFO  : 'configparams force-mem-access 1' command is executed.
03:49:22 INFO  : Context for 'APU' is selected.
03:49:22 INFO  : 'stop' command is executed.
03:49:22 INFO  : 'ps7_init' command is executed.
03:49:22 INFO  : 'ps7_post_config' command is executed.
03:49:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:49:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:49:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:49:22 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/sumou/Debug/sumou.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:49:22 INFO  : 'configparams force-mem-access 0' command is executed.
03:49:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/sumou/Debug/sumou.elf
configparams force-mem-access 0
----------------End of Script----------------

03:49:22 INFO  : Memory regions updated for context APU
03:49:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:49:22 INFO  : 'con' command is executed.
03:49:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

03:49:22 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sumou.elf_on_local.tcl'
03:53:11 INFO  : Disconnected from the channel tcfchan#16.
03:56:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
03:56:47 INFO  : 'fpga -state' command is executed.
03:56:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:56:47 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
03:56:47 INFO  : 'jtag frequency' command is executed.
03:56:47 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/ps7_init.tcl' is done.
03:56:48 INFO  : Context for 'APU' is selected.
03:56:48 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/system.hdf'.
03:56:48 INFO  : 'configparams force-mem-access 1' command is executed.
03:56:48 INFO  : Context for 'APU' is selected.
03:56:49 INFO  : 'stop' command is executed.
03:56:49 INFO  : 'ps7_init' command is executed.
03:56:49 INFO  : 'ps7_post_config' command is executed.
03:56:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:56:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:56:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:56:50 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/sumou/Debug/sumou.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:56:50 INFO  : 'configparams force-mem-access 0' command is executed.
03:56:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/sumou/Debug/sumou.elf
configparams force-mem-access 0
----------------End of Script----------------

03:56:50 INFO  : Memory regions updated for context APU
03:56:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:56:50 INFO  : 'con' command is executed.
03:56:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

03:56:50 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sumou.elf_on_local.tcl'
04:00:33 INFO  : Disconnected from the channel tcfchan#17.
04:01:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
04:01:54 INFO  : 'fpga -state' command is executed.
04:01:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:01:54 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
04:01:54 INFO  : 'jtag frequency' command is executed.
04:01:54 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/ps7_init.tcl' is done.
04:01:55 INFO  : Context for 'APU' is selected.
04:01:55 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/system.hdf'.
04:01:55 INFO  : 'configparams force-mem-access 1' command is executed.
04:01:56 INFO  : Context for 'APU' is selected.
04:01:56 INFO  : 'stop' command is executed.
04:01:56 INFO  : 'ps7_init' command is executed.
04:01:56 INFO  : 'ps7_post_config' command is executed.
04:01:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:01:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
04:01:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:01:57 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/sumou/Debug/sumou.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:01:57 INFO  : 'configparams force-mem-access 0' command is executed.
04:01:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/sumou/Debug/sumou.elf
configparams force-mem-access 0
----------------End of Script----------------

04:01:57 INFO  : Memory regions updated for context APU
04:01:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:01:57 INFO  : 'con' command is executed.
04:01:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

04:01:57 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sumou.elf_on_local.tcl'
04:02:48 INFO  : Disconnected from the channel tcfchan#18.
04:02:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
04:02:49 INFO  : 'fpga -state' command is executed.
04:02:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:02:49 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
04:02:49 INFO  : 'jtag frequency' command is executed.
04:02:49 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/ps7_init.tcl' is done.
04:02:49 INFO  : Context for 'APU' is selected.
04:02:49 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/system.hdf'.
04:02:49 INFO  : 'configparams force-mem-access 1' command is executed.
04:02:49 INFO  : Context for 'APU' is selected.
04:02:49 INFO  : 'stop' command is executed.
04:02:50 INFO  : 'ps7_init' command is executed.
04:02:50 INFO  : 'ps7_post_config' command is executed.
04:02:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:02:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
04:02:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:02:50 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/sumou/Debug/sumou.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:02:50 INFO  : 'configparams force-mem-access 0' command is executed.
04:02:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/sumou/Debug/sumou.elf
configparams force-mem-access 0
----------------End of Script----------------

04:02:50 INFO  : Memory regions updated for context APU
04:02:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:02:50 INFO  : 'con' command is executed.
04:02:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

04:02:50 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sumou.elf_on_local.tcl'
04:03:39 INFO  : Disconnected from the channel tcfchan#19.
04:03:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
04:03:40 INFO  : 'fpga -state' command is executed.
04:03:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:03:40 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
04:03:40 INFO  : 'jtag frequency' command is executed.
04:03:40 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/ps7_init.tcl' is done.
04:03:40 INFO  : Context for 'APU' is selected.
04:03:40 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/system.hdf'.
04:03:40 INFO  : 'configparams force-mem-access 1' command is executed.
04:03:40 INFO  : Context for 'APU' is selected.
04:03:40 INFO  : 'stop' command is executed.
04:03:40 INFO  : 'ps7_init' command is executed.
04:03:40 INFO  : 'ps7_post_config' command is executed.
04:03:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:03:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
04:03:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:03:41 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/sumou/Debug/sumou.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:03:41 INFO  : 'configparams force-mem-access 0' command is executed.
04:03:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/sumou/Debug/sumou.elf
configparams force-mem-access 0
----------------End of Script----------------

04:03:41 INFO  : Memory regions updated for context APU
04:03:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:03:41 INFO  : 'con' command is executed.
04:03:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

04:03:41 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sumou.elf_on_local.tcl'
04:23:15 INFO  : Disconnected from the channel tcfchan#20.
04:23:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
04:23:16 INFO  : 'fpga -state' command is executed.
04:23:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:23:16 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
04:23:16 INFO  : 'jtag frequency' command is executed.
04:23:16 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/ps7_init.tcl' is done.
04:23:16 INFO  : Context for 'APU' is selected.
04:23:16 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/system.hdf'.
04:23:16 INFO  : 'configparams force-mem-access 1' command is executed.
04:23:16 INFO  : Context for 'APU' is selected.
04:23:16 INFO  : 'stop' command is executed.
04:23:16 INFO  : 'ps7_init' command is executed.
04:23:16 INFO  : 'ps7_post_config' command is executed.
04:23:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:23:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
04:23:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:23:17 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/sumou/Debug/sumou.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:23:17 INFO  : 'configparams force-mem-access 0' command is executed.
04:23:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/sumou/Debug/sumou.elf
configparams force-mem-access 0
----------------End of Script----------------

04:23:17 INFO  : Memory regions updated for context APU
04:23:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:23:17 INFO  : 'con' command is executed.
04:23:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

04:23:17 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sumou.elf_on_local.tcl'
04:26:03 INFO  : Disconnected from the channel tcfchan#21.
04:26:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
04:26:04 INFO  : 'fpga -state' command is executed.
04:26:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:26:04 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
04:26:04 INFO  : 'jtag frequency' command is executed.
04:26:04 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/ps7_init.tcl' is done.
04:26:04 INFO  : Context for 'APU' is selected.
04:26:04 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/system.hdf'.
04:26:05 INFO  : 'configparams force-mem-access 1' command is executed.
04:26:05 INFO  : Context for 'APU' is selected.
04:26:05 INFO  : 'stop' command is executed.
04:26:05 INFO  : 'ps7_init' command is executed.
04:26:05 INFO  : 'ps7_post_config' command is executed.
04:26:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:26:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
04:26:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:26:05 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/sumou/Debug/sumou.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:26:05 INFO  : 'configparams force-mem-access 0' command is executed.
04:26:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/sumou/Debug/sumou.elf
configparams force-mem-access 0
----------------End of Script----------------

04:26:05 INFO  : Memory regions updated for context APU
04:26:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:26:05 INFO  : 'con' command is executed.
04:26:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

04:26:05 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sumou.elf_on_local.tcl'
04:42:22 INFO  : Disconnected from the channel tcfchan#22.
04:42:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
04:42:23 INFO  : 'fpga -state' command is executed.
04:42:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:42:23 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
04:42:23 INFO  : 'jtag frequency' command is executed.
04:42:23 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/ps7_init.tcl' is done.
04:42:23 INFO  : Context for 'APU' is selected.
04:42:23 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/system.hdf'.
04:42:23 INFO  : 'configparams force-mem-access 1' command is executed.
04:42:23 INFO  : Context for 'APU' is selected.
04:42:23 INFO  : 'stop' command is executed.
04:42:23 INFO  : 'ps7_init' command is executed.
04:42:23 INFO  : 'ps7_post_config' command is executed.
04:42:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:42:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
04:42:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:42:24 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/sumou/Debug/sumou.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:42:24 INFO  : 'configparams force-mem-access 0' command is executed.
04:42:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/sumou/Debug/sumou.elf
configparams force-mem-access 0
----------------End of Script----------------

04:42:24 INFO  : Memory regions updated for context APU
04:42:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:42:24 INFO  : 'con' command is executed.
04:42:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

04:42:24 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sumou.elf_on_local.tcl'
06:25:13 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1560028810682,  Project:1560019641043
06:25:13 INFO  : Project design_1_wrapper_hw_platform_minized's source hardware specification located at C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
06:25:15 INFO  : Copied contents of C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\design_1_wrapper.hdf into \design_1_wrapper_hw_platform_minized\system.hdf.
06:25:18 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
06:25:20 INFO  : 
06:25:20 INFO  : Updating hardware inferred compiler options for sumou.
06:25:20 INFO  : Clearing existing target manager status.
06:25:20 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
06:25:21 WARN  : Linker script will not be updated automatically. Users need to update it manually.
06:42:32 INFO  : Disconnected from the channel tcfchan#23.
06:42:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
06:42:33 INFO  : 'fpga -state' command is executed.
06:42:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:42:33 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
06:42:33 INFO  : 'jtag frequency' command is executed.
06:42:33 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/ps7_init.tcl' is done.
06:42:33 INFO  : Context for 'APU' is selected.
06:42:33 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/system.hdf'.
06:42:33 INFO  : 'configparams force-mem-access 1' command is executed.
06:42:33 INFO  : Context for 'APU' is selected.
06:42:33 INFO  : 'stop' command is executed.
06:42:33 INFO  : 'ps7_init' command is executed.
06:42:33 INFO  : 'ps7_post_config' command is executed.
06:42:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:42:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
06:42:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:42:34 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/sumou/Debug/sumou.elf' is downloaded to processor 'ps7_cortexa9_0'.
06:42:34 INFO  : 'configparams force-mem-access 0' command is executed.
06:42:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/sumou/Debug/sumou.elf
configparams force-mem-access 0
----------------End of Script----------------

06:42:34 INFO  : Memory regions updated for context APU
06:42:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:42:34 INFO  : 'con' command is executed.
06:42:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

06:42:34 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sumou.elf_on_local.tcl'
06:44:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:44:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
06:44:38 INFO  : FPGA configured successfully with bitstream "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/design_1_wrapper.bit"
06:44:43 INFO  : Disconnected from the channel tcfchan#24.
06:44:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
06:44:44 INFO  : 'fpga -state' command is executed.
06:44:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:44:45 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
06:44:45 INFO  : 'jtag frequency' command is executed.
06:44:45 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/ps7_init.tcl' is done.
06:44:45 INFO  : Context for 'APU' is selected.
06:44:45 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/system.hdf'.
06:44:45 INFO  : 'configparams force-mem-access 1' command is executed.
06:44:45 INFO  : Context for 'APU' is selected.
06:44:45 INFO  : 'stop' command is executed.
06:44:45 INFO  : 'ps7_init' command is executed.
06:44:45 INFO  : 'ps7_post_config' command is executed.
06:44:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:44:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
06:44:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:44:45 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/sumou/Debug/sumou.elf' is downloaded to processor 'ps7_cortexa9_0'.
06:44:45 INFO  : 'configparams force-mem-access 0' command is executed.
06:44:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/sumou/Debug/sumou.elf
configparams force-mem-access 0
----------------End of Script----------------

06:44:45 INFO  : Memory regions updated for context APU
06:44:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:44:45 INFO  : 'con' command is executed.
06:44:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

06:44:45 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sumou.elf_on_local.tcl'
06:45:19 INFO  : Disconnected from the channel tcfchan#25.
06:45:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
06:45:20 INFO  : 'fpga -state' command is executed.
06:45:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:45:20 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
06:45:20 INFO  : 'jtag frequency' command is executed.
06:45:20 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/ps7_init.tcl' is done.
06:45:20 INFO  : Context for 'APU' is selected.
06:45:20 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/system.hdf'.
06:45:20 INFO  : 'configparams force-mem-access 1' command is executed.
06:45:20 INFO  : Context for 'APU' is selected.
06:45:20 INFO  : 'stop' command is executed.
06:45:21 INFO  : 'ps7_init' command is executed.
06:45:21 INFO  : 'ps7_post_config' command is executed.
06:45:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:45:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
06:45:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:45:21 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/sumou/Debug/sumou.elf' is downloaded to processor 'ps7_cortexa9_0'.
06:45:21 INFO  : 'configparams force-mem-access 0' command is executed.
06:45:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/sumou/Debug/sumou.elf
configparams force-mem-access 0
----------------End of Script----------------

06:45:21 INFO  : Memory regions updated for context APU
06:45:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:45:21 INFO  : 'con' command is executed.
06:45:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

06:45:21 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sumou.elf_on_local.tcl'
06:45:31 INFO  : Disconnected from the channel tcfchan#26.
06:45:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
06:45:32 INFO  : 'fpga -state' command is executed.
06:45:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:45:33 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
06:45:33 INFO  : 'jtag frequency' command is executed.
06:45:33 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/ps7_init.tcl' is done.
06:45:33 INFO  : Context for 'APU' is selected.
06:45:33 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/system.hdf'.
06:45:33 INFO  : 'configparams force-mem-access 1' command is executed.
06:45:33 INFO  : Context for 'APU' is selected.
06:45:33 INFO  : 'stop' command is executed.
06:45:33 INFO  : 'ps7_init' command is executed.
06:45:33 INFO  : 'ps7_post_config' command is executed.
06:45:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:45:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
06:45:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:45:33 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/sumou/Debug/sumou.elf' is downloaded to processor 'ps7_cortexa9_0'.
06:45:33 INFO  : 'configparams force-mem-access 0' command is executed.
06:45:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/sumou/Debug/sumou.elf
configparams force-mem-access 0
----------------End of Script----------------

06:45:33 INFO  : Memory regions updated for context APU
06:45:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:45:33 INFO  : 'con' command is executed.
06:45:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

06:45:33 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sumou.elf_on_local.tcl'
06:46:42 INFO  : Disconnected from the channel tcfchan#27.
06:46:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
06:46:43 INFO  : 'fpga -state' command is executed.
06:46:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:46:43 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
06:46:43 INFO  : 'jtag frequency' command is executed.
06:46:43 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/ps7_init.tcl' is done.
06:46:43 INFO  : Context for 'APU' is selected.
06:46:43 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/system.hdf'.
06:46:43 INFO  : 'configparams force-mem-access 1' command is executed.
06:46:43 INFO  : Context for 'APU' is selected.
06:46:43 INFO  : 'stop' command is executed.
06:46:43 INFO  : 'ps7_init' command is executed.
06:46:43 INFO  : 'ps7_post_config' command is executed.
06:46:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:46:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
06:46:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:46:44 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/sumou/Debug/sumou.elf' is downloaded to processor 'ps7_cortexa9_0'.
06:46:44 INFO  : 'configparams force-mem-access 0' command is executed.
06:46:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/sumou/Debug/sumou.elf
configparams force-mem-access 0
----------------End of Script----------------

06:46:44 INFO  : Memory regions updated for context APU
06:46:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:46:44 INFO  : 'con' command is executed.
06:46:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

06:46:44 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sumou.elf_on_local.tcl'
06:48:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:48:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
06:48:55 INFO  : FPGA configured successfully with bitstream "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/design_1_wrapper.bit"
06:49:02 INFO  : Disconnected from the channel tcfchan#28.
06:49:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
06:49:03 INFO  : 'fpga -state' command is executed.
06:49:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:49:03 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
06:49:03 INFO  : 'jtag frequency' command is executed.
06:49:03 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/ps7_init.tcl' is done.
06:49:03 INFO  : Context for 'APU' is selected.
06:49:03 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/system.hdf'.
06:49:03 INFO  : 'configparams force-mem-access 1' command is executed.
06:49:03 INFO  : Context for 'APU' is selected.
06:49:03 INFO  : 'stop' command is executed.
06:49:03 INFO  : 'ps7_init' command is executed.
06:49:03 INFO  : 'ps7_post_config' command is executed.
06:49:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:49:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
06:49:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:49:03 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/sumou/Debug/sumou.elf' is downloaded to processor 'ps7_cortexa9_0'.
06:49:03 INFO  : 'configparams force-mem-access 0' command is executed.
06:49:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/sumou/Debug/sumou.elf
configparams force-mem-access 0
----------------End of Script----------------

06:49:03 INFO  : Memory regions updated for context APU
06:49:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:49:04 INFO  : 'con' command is executed.
06:49:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

06:49:04 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sumou.elf_on_local.tcl'
06:51:31 INFO  : Disconnected from the channel tcfchan#29.
06:51:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
06:51:32 INFO  : 'fpga -state' command is executed.
06:51:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:51:32 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
06:51:32 INFO  : 'jtag frequency' command is executed.
06:51:32 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/ps7_init.tcl' is done.
06:51:32 INFO  : Context for 'APU' is selected.
06:51:32 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/system.hdf'.
06:51:32 INFO  : 'configparams force-mem-access 1' command is executed.
06:51:32 INFO  : Context for 'APU' is selected.
06:51:32 INFO  : 'stop' command is executed.
06:51:33 INFO  : 'ps7_init' command is executed.
06:51:33 INFO  : 'ps7_post_config' command is executed.
06:51:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:51:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
06:51:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:51:33 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/sumou/Debug/sumou.elf' is downloaded to processor 'ps7_cortexa9_0'.
06:51:33 INFO  : 'configparams force-mem-access 0' command is executed.
06:51:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/sumou/Debug/sumou.elf
configparams force-mem-access 0
----------------End of Script----------------

06:51:33 INFO  : Memory regions updated for context APU
06:51:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:51:33 INFO  : 'con' command is executed.
06:51:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

06:51:33 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sumou.elf_on_local.tcl'
06:51:46 INFO  : Disconnected from the channel tcfchan#30.
06:51:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
06:51:47 INFO  : 'fpga -state' command is executed.
06:51:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:51:48 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
06:51:48 INFO  : 'jtag frequency' command is executed.
06:51:48 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/ps7_init.tcl' is done.
06:51:48 INFO  : Context for 'APU' is selected.
06:51:48 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/system.hdf'.
06:51:48 INFO  : 'configparams force-mem-access 1' command is executed.
06:51:48 INFO  : Context for 'APU' is selected.
06:51:48 INFO  : 'stop' command is executed.
06:51:48 INFO  : 'ps7_init' command is executed.
06:51:48 INFO  : 'ps7_post_config' command is executed.
06:51:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:51:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
06:51:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:51:48 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/sumou/Debug/sumou.elf' is downloaded to processor 'ps7_cortexa9_0'.
06:51:48 INFO  : 'configparams force-mem-access 0' command is executed.
06:51:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/sumou/Debug/sumou.elf
configparams force-mem-access 0
----------------End of Script----------------

06:51:48 INFO  : Memory regions updated for context APU
06:51:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:51:48 INFO  : 'con' command is executed.
06:51:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

06:51:48 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sumou.elf_on_local.tcl'
06:52:03 INFO  : Disconnected from the channel tcfchan#31.
06:52:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
06:52:04 INFO  : 'fpga -state' command is executed.
06:52:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:52:05 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
06:52:05 INFO  : 'jtag frequency' command is executed.
06:52:05 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/ps7_init.tcl' is done.
06:52:05 INFO  : Context for 'APU' is selected.
06:52:05 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/system.hdf'.
06:52:05 INFO  : 'configparams force-mem-access 1' command is executed.
06:52:05 INFO  : Context for 'APU' is selected.
06:52:05 INFO  : 'stop' command is executed.
06:52:05 INFO  : 'ps7_init' command is executed.
06:52:05 INFO  : 'ps7_post_config' command is executed.
06:52:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:52:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
06:52:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:52:05 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/sumou/Debug/sumou.elf' is downloaded to processor 'ps7_cortexa9_0'.
06:52:05 INFO  : 'configparams force-mem-access 0' command is executed.
06:52:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/sumou/Debug/sumou.elf
configparams force-mem-access 0
----------------End of Script----------------

06:52:05 INFO  : Memory regions updated for context APU
06:52:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:52:05 INFO  : 'con' command is executed.
06:52:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

06:52:05 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sumou.elf_on_local.tcl'
07:02:11 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1560031202373,  Project:1560028810682
07:02:11 INFO  : Project design_1_wrapper_hw_platform_minized's source hardware specification located at C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
07:02:14 INFO  : Copied contents of C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\design_1_wrapper.hdf into \design_1_wrapper_hw_platform_minized\system.hdf.
07:02:16 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
07:02:18 INFO  : 
07:02:19 INFO  : Updating hardware inferred compiler options for sumou.
07:02:19 INFO  : Clearing existing target manager status.
07:02:19 INFO  : Closing and re-opening the MSS file of ther project sumou_bsp
07:02:19 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
07:02:20 WARN  : Linker script will not be updated automatically. Users need to update it manually.
07:03:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:03:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
07:03:27 INFO  : FPGA configured successfully with bitstream "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/design_1_wrapper.bit"
07:03:54 INFO  : Disconnected from the channel tcfchan#32.
07:03:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
07:03:56 INFO  : 'fpga -state' command is executed.
07:03:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:03:56 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
07:03:56 INFO  : 'jtag frequency' command is executed.
07:03:56 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/ps7_init.tcl' is done.
07:03:56 INFO  : Context for 'APU' is selected.
07:03:56 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/system.hdf'.
07:03:56 INFO  : 'configparams force-mem-access 1' command is executed.
07:03:56 INFO  : Context for 'APU' is selected.
07:03:56 INFO  : 'stop' command is executed.
07:03:56 INFO  : 'ps7_init' command is executed.
07:03:56 INFO  : 'ps7_post_config' command is executed.
07:03:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:03:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
07:03:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:03:56 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/sumou/Debug/sumou.elf' is downloaded to processor 'ps7_cortexa9_0'.
07:03:56 INFO  : 'configparams force-mem-access 0' command is executed.
07:03:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/sumou/Debug/sumou.elf
configparams force-mem-access 0
----------------End of Script----------------

07:03:57 INFO  : Memory regions updated for context APU
07:03:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:03:57 INFO  : 'con' command is executed.
07:03:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

07:03:57 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sumou.elf_on_local.tcl'
07:04:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:04:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
07:05:00 INFO  : FPGA configured successfully with bitstream "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/design_1_wrapper.bit"
07:05:04 INFO  : Disconnected from the channel tcfchan#33.
07:05:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
07:05:05 INFO  : 'fpga -state' command is executed.
07:05:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:05:06 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
07:05:06 INFO  : 'jtag frequency' command is executed.
07:05:06 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/ps7_init.tcl' is done.
07:05:06 INFO  : Context for 'APU' is selected.
07:05:06 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/system.hdf'.
07:05:06 INFO  : 'configparams force-mem-access 1' command is executed.
07:05:06 INFO  : Context for 'APU' is selected.
07:05:06 INFO  : 'stop' command is executed.
07:05:06 INFO  : 'ps7_init' command is executed.
07:05:06 INFO  : 'ps7_post_config' command is executed.
07:05:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:05:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
07:05:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:05:06 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/sumou/Debug/sumou.elf' is downloaded to processor 'ps7_cortexa9_0'.
07:05:06 INFO  : 'configparams force-mem-access 0' command is executed.
07:05:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/sumou/Debug/sumou.elf
configparams force-mem-access 0
----------------End of Script----------------

07:05:06 INFO  : Memory regions updated for context APU
07:05:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:05:06 INFO  : 'con' command is executed.
07:05:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

07:05:06 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sumou.elf_on_local.tcl'
07:15:48 INFO  : Disconnected from the channel tcfchan#34.
15:07:34 INFO  : Registering command handlers for SDK TCF services
15:07:35 INFO  : Launching XSCT server: xsct.bat -interactive C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\temp_xsdb_launch_script.tcl
15:07:37 INFO  : XSCT server has started successfully.
15:07:37 INFO  : Successfully done setting XSCT server connection channel  
15:07:38 INFO  : Successfully done setting SDK workspace  
15:07:38 INFO  : Processing command line option -hwspec C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf.
15:29:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:29:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
15:29:12 INFO  : FPGA configured successfully with bitstream "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/design_1_wrapper.bit"
15:29:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
15:29:20 INFO  : 'fpga -state' command is executed.
15:29:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:29:20 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
15:29:20 INFO  : 'jtag frequency' command is executed.
15:29:20 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/ps7_init.tcl' is done.
15:29:20 INFO  : Context for 'APU' is selected.
15:29:20 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/system.hdf'.
15:29:20 INFO  : 'configparams force-mem-access 1' command is executed.
15:29:20 INFO  : Context for 'APU' is selected.
15:29:20 INFO  : 'stop' command is executed.
15:29:21 INFO  : 'ps7_init' command is executed.
15:29:21 INFO  : 'ps7_post_config' command is executed.
15:29:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:29:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:29:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:29:21 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/sumou/Debug/sumou.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:29:21 INFO  : 'configparams force-mem-access 0' command is executed.
15:29:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/sumou/Debug/sumou.elf
configparams force-mem-access 0
----------------End of Script----------------

15:29:21 INFO  : Memory regions updated for context APU
15:29:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:29:21 INFO  : 'con' command is executed.
15:29:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

15:29:21 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sumou.elf_on_local.tcl'
15:31:13 INFO  : Disconnected from the channel tcfchan#1.
15:31:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
15:31:14 INFO  : 'fpga -state' command is executed.
15:31:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:31:14 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
15:31:14 INFO  : 'jtag frequency' command is executed.
15:31:14 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/ps7_init.tcl' is done.
15:31:14 INFO  : Context for 'APU' is selected.
15:31:15 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/system.hdf'.
15:31:15 INFO  : 'configparams force-mem-access 1' command is executed.
15:31:16 INFO  : Context for 'APU' is selected.
15:31:16 INFO  : 'stop' command is executed.
15:31:16 INFO  : 'ps7_init' command is executed.
15:31:16 INFO  : 'ps7_post_config' command is executed.
15:31:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:31:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:31:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:31:16 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/sumou/Debug/sumou.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:31:16 INFO  : 'configparams force-mem-access 0' command is executed.
15:31:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/sumou/Debug/sumou.elf
configparams force-mem-access 0
----------------End of Script----------------

15:31:16 INFO  : Memory regions updated for context APU
15:31:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:31:16 INFO  : 'con' command is executed.
15:31:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

15:31:16 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sumou.elf_on_local.tcl'
15:31:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:31:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
15:31:33 INFO  : FPGA configured successfully with bitstream "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/design_1_wrapper.bit"
15:31:36 INFO  : Disconnected from the channel tcfchan#2.
15:31:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
15:31:37 INFO  : 'fpga -state' command is executed.
15:31:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:31:37 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
15:31:37 INFO  : 'jtag frequency' command is executed.
15:31:37 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/ps7_init.tcl' is done.
15:31:37 INFO  : Context for 'APU' is selected.
15:31:37 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/system.hdf'.
15:31:37 INFO  : 'configparams force-mem-access 1' command is executed.
15:31:37 INFO  : Context for 'APU' is selected.
15:31:37 INFO  : 'stop' command is executed.
15:31:38 INFO  : 'ps7_init' command is executed.
15:31:38 INFO  : 'ps7_post_config' command is executed.
15:31:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:31:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:31:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:31:38 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/sumou/Debug/sumou.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:31:38 INFO  : 'configparams force-mem-access 0' command is executed.
15:31:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/sumou/Debug/sumou.elf
configparams force-mem-access 0
----------------End of Script----------------

15:31:38 INFO  : Memory regions updated for context APU
15:31:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:31:38 INFO  : 'con' command is executed.
15:31:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

15:31:38 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sumou.elf_on_local.tcl'
15:33:49 INFO  : Disconnected from the channel tcfchan#3.
15:33:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
15:33:50 INFO  : 'fpga -state' command is executed.
15:33:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:33:50 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
15:33:50 INFO  : 'jtag frequency' command is executed.
15:33:51 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/ps7_init.tcl' is done.
15:33:51 INFO  : Context for 'APU' is selected.
15:33:51 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/system.hdf'.
15:33:51 INFO  : 'configparams force-mem-access 1' command is executed.
15:33:51 INFO  : Context for 'APU' is selected.
15:33:51 INFO  : 'stop' command is executed.
15:33:51 INFO  : 'ps7_init' command is executed.
15:33:51 INFO  : 'ps7_post_config' command is executed.
15:33:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:33:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:33:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:33:51 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/sumou/Debug/sumou.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:33:51 INFO  : 'configparams force-mem-access 0' command is executed.
15:33:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/sumou/Debug/sumou.elf
configparams force-mem-access 0
----------------End of Script----------------

15:33:51 INFO  : Memory regions updated for context APU
15:33:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:33:51 INFO  : 'con' command is executed.
15:33:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

15:33:51 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sumou.elf_on_local.tcl'
15:36:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:36:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
15:36:44 INFO  : FPGA configured successfully with bitstream "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/design_1_wrapper.bit"
15:36:49 INFO  : Disconnected from the channel tcfchan#4.
15:36:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
15:36:50 INFO  : 'fpga -state' command is executed.
15:36:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:36:50 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
15:36:50 INFO  : 'jtag frequency' command is executed.
15:36:50 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/ps7_init.tcl' is done.
15:36:50 INFO  : Context for 'APU' is selected.
15:36:50 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/system.hdf'.
15:36:50 INFO  : 'configparams force-mem-access 1' command is executed.
15:36:50 INFO  : Context for 'APU' is selected.
15:36:50 INFO  : 'stop' command is executed.
15:36:50 INFO  : 'ps7_init' command is executed.
15:36:50 INFO  : 'ps7_post_config' command is executed.
15:36:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:36:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:36:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:36:51 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/sumou/Debug/sumou.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:36:51 INFO  : 'configparams force-mem-access 0' command is executed.
15:36:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/sumou/Debug/sumou.elf
configparams force-mem-access 0
----------------End of Script----------------

15:36:51 INFO  : Memory regions updated for context APU
15:36:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:36:51 INFO  : 'con' command is executed.
15:36:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

15:36:51 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sumou.elf_on_local.tcl'
15:38:27 INFO  : Disconnected from the channel tcfchan#5.
15:38:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
15:38:28 INFO  : 'fpga -state' command is executed.
15:38:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:38:29 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
15:38:29 INFO  : 'jtag frequency' command is executed.
15:38:29 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/ps7_init.tcl' is done.
15:38:29 INFO  : Context for 'APU' is selected.
15:38:29 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/system.hdf'.
15:38:29 INFO  : 'configparams force-mem-access 1' command is executed.
15:38:29 INFO  : Context for 'APU' is selected.
15:38:29 INFO  : 'stop' command is executed.
15:38:29 INFO  : 'ps7_init' command is executed.
15:38:29 INFO  : 'ps7_post_config' command is executed.
15:38:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:38:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:38:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:38:29 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/sumou/Debug/sumou.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:38:29 INFO  : 'configparams force-mem-access 0' command is executed.
15:38:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/sumou/Debug/sumou.elf
configparams force-mem-access 0
----------------End of Script----------------

15:38:29 INFO  : Memory regions updated for context APU
15:38:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:38:29 INFO  : 'con' command is executed.
15:38:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

15:38:29 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sumou.elf_on_local.tcl'
15:41:09 INFO  : Disconnected from the channel tcfchan#6.
15:41:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
15:41:10 INFO  : 'fpga -state' command is executed.
15:41:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:41:10 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
15:41:10 INFO  : 'jtag frequency' command is executed.
15:41:10 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/ps7_init.tcl' is done.
15:41:10 INFO  : Context for 'APU' is selected.
15:41:10 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/system.hdf'.
15:41:10 INFO  : 'configparams force-mem-access 1' command is executed.
15:41:10 INFO  : Context for 'APU' is selected.
15:41:10 INFO  : 'stop' command is executed.
15:41:10 INFO  : 'ps7_init' command is executed.
15:41:10 INFO  : 'ps7_post_config' command is executed.
15:41:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:41:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:41:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:41:11 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/sumou/Debug/sumou.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:41:11 INFO  : 'configparams force-mem-access 0' command is executed.
15:41:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/sumou/Debug/sumou.elf
configparams force-mem-access 0
----------------End of Script----------------

15:41:11 INFO  : Memory regions updated for context APU
15:41:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:41:11 INFO  : 'con' command is executed.
15:41:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

15:41:11 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sumou.elf_on_local.tcl'
15:49:21 INFO  : Disconnected from the channel tcfchan#7.
15:49:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
15:49:22 INFO  : 'fpga -state' command is executed.
15:49:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:49:22 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
15:49:22 INFO  : 'jtag frequency' command is executed.
15:49:22 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/ps7_init.tcl' is done.
15:49:22 INFO  : Context for 'APU' is selected.
15:49:22 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/system.hdf'.
15:49:22 INFO  : 'configparams force-mem-access 1' command is executed.
15:49:22 INFO  : Context for 'APU' is selected.
15:49:22 INFO  : 'stop' command is executed.
15:49:22 INFO  : 'ps7_init' command is executed.
15:49:22 INFO  : 'ps7_post_config' command is executed.
15:49:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:49:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:49:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:49:23 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/sumou/Debug/sumou.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:49:23 INFO  : 'configparams force-mem-access 0' command is executed.
15:49:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/sumou/Debug/sumou.elf
configparams force-mem-access 0
----------------End of Script----------------

15:49:23 INFO  : Memory regions updated for context APU
15:49:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:49:23 INFO  : 'con' command is executed.
15:49:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

15:49:23 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sumou.elf_on_local.tcl'
15:50:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:50:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
15:50:40 INFO  : FPGA configured successfully with bitstream "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/design_1_wrapper.bit"
15:50:45 INFO  : Disconnected from the channel tcfchan#8.
15:50:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
15:50:46 INFO  : 'fpga -state' command is executed.
15:50:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:50:46 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
15:50:46 INFO  : 'jtag frequency' command is executed.
15:50:46 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/ps7_init.tcl' is done.
15:50:46 INFO  : Context for 'APU' is selected.
15:50:46 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/system.hdf'.
15:50:46 INFO  : 'configparams force-mem-access 1' command is executed.
15:50:46 INFO  : Context for 'APU' is selected.
15:50:46 INFO  : 'stop' command is executed.
15:50:47 INFO  : 'ps7_init' command is executed.
15:50:47 INFO  : 'ps7_post_config' command is executed.
15:50:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:50:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:50:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:50:47 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/sumou/Debug/sumou.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:50:47 INFO  : 'configparams force-mem-access 0' command is executed.
15:50:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/sumou/Debug/sumou.elf
configparams force-mem-access 0
----------------End of Script----------------

15:50:47 INFO  : Memory regions updated for context APU
15:50:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:50:47 INFO  : 'con' command is executed.
15:50:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

15:50:47 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sumou.elf_on_local.tcl'
15:53:25 INFO  : Disconnected from the channel tcfchan#9.
15:53:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
15:53:26 INFO  : 'fpga -state' command is executed.
15:53:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:53:26 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
15:53:26 INFO  : 'jtag frequency' command is executed.
15:53:26 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/ps7_init.tcl' is done.
15:53:26 INFO  : Context for 'APU' is selected.
15:53:26 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/system.hdf'.
15:53:26 INFO  : 'configparams force-mem-access 1' command is executed.
15:53:26 INFO  : Context for 'APU' is selected.
15:53:26 INFO  : 'stop' command is executed.
15:53:27 INFO  : 'ps7_init' command is executed.
15:53:27 INFO  : 'ps7_post_config' command is executed.
15:53:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:53:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:53:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:53:27 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/sumou/Debug/sumou.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:53:27 INFO  : 'configparams force-mem-access 0' command is executed.
15:53:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/sumou/Debug/sumou.elf
configparams force-mem-access 0
----------------End of Script----------------

15:53:27 INFO  : Memory regions updated for context APU
15:53:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:53:27 INFO  : 'con' command is executed.
15:53:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

15:53:27 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sumou.elf_on_local.tcl'
15:54:37 INFO  : Disconnected from the channel tcfchan#10.
15:55:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:55:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
15:55:14 INFO  : FPGA configured successfully with bitstream "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/design_1_wrapper.bit"
15:55:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
15:55:16 INFO  : 'fpga -state' command is executed.
15:55:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:55:16 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
15:55:16 INFO  : 'jtag frequency' command is executed.
15:55:16 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/ps7_init.tcl' is done.
15:55:16 INFO  : Context for 'APU' is selected.
15:55:16 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/system.hdf'.
15:55:16 INFO  : 'configparams force-mem-access 1' command is executed.
15:55:16 INFO  : Context for 'APU' is selected.
15:55:16 INFO  : 'stop' command is executed.
15:55:17 INFO  : 'ps7_init' command is executed.
15:55:17 INFO  : 'ps7_post_config' command is executed.
15:55:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:55:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:55:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:55:17 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/sumou/Debug/sumou.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:55:17 INFO  : 'configparams force-mem-access 0' command is executed.
15:55:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/sumou/Debug/sumou.elf
configparams force-mem-access 0
----------------End of Script----------------

15:55:17 INFO  : Memory regions updated for context APU
15:55:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:55:17 INFO  : 'con' command is executed.
15:55:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

15:55:17 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sumou.elf_on_local.tcl'
15:55:43 INFO  : Disconnected from the channel tcfchan#11.
15:55:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
15:55:46 INFO  : 'fpga -state' command is executed.
15:55:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:55:46 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
15:55:46 INFO  : 'jtag frequency' command is executed.
15:55:46 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/ps7_init.tcl' is done.
15:55:46 INFO  : Context for 'APU' is selected.
15:55:46 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/system.hdf'.
15:55:46 INFO  : 'configparams force-mem-access 1' command is executed.
15:55:46 INFO  : Context for 'APU' is selected.
15:55:46 INFO  : 'stop' command is executed.
15:55:47 INFO  : 'ps7_init' command is executed.
15:55:47 INFO  : 'ps7_post_config' command is executed.
15:55:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:55:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:55:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:55:47 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/sumou/Debug/sumou.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:55:47 INFO  : 'configparams force-mem-access 0' command is executed.
15:55:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/sumou/Debug/sumou.elf
configparams force-mem-access 0
----------------End of Script----------------

15:55:47 INFO  : Memory regions updated for context APU
15:55:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:55:47 INFO  : 'con' command is executed.
15:55:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

15:55:47 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sumou.elf_on_local.tcl'
15:55:58 INFO  : Disconnected from the channel tcfchan#12.
15:56:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:56:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
15:56:28 INFO  : FPGA configured successfully with bitstream "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/design_1_wrapper.bit"
15:56:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
15:56:32 INFO  : 'fpga -state' command is executed.
15:56:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:56:33 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
15:56:33 INFO  : 'jtag frequency' command is executed.
15:56:33 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/ps7_init.tcl' is done.
15:56:33 INFO  : Context for 'APU' is selected.
15:56:33 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/system.hdf'.
15:56:33 INFO  : 'configparams force-mem-access 1' command is executed.
15:56:33 INFO  : Context for 'APU' is selected.
15:56:33 INFO  : 'stop' command is executed.
15:56:33 INFO  : 'ps7_init' command is executed.
15:56:33 INFO  : 'ps7_post_config' command is executed.
15:56:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:56:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:56:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:56:33 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/sumou/Debug/sumou.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:56:33 INFO  : 'configparams force-mem-access 0' command is executed.
15:56:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/sumou/Debug/sumou.elf
configparams force-mem-access 0
----------------End of Script----------------

15:56:33 INFO  : Memory regions updated for context APU
15:56:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:56:34 INFO  : 'con' command is executed.
15:56:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

15:56:34 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sumou.elf_on_local.tcl'
16:07:48 INFO  : Disconnected from the channel tcfchan#13.
16:07:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
16:07:49 INFO  : 'fpga -state' command is executed.
16:07:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:07:50 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
16:07:50 INFO  : 'jtag frequency' command is executed.
16:07:50 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/ps7_init.tcl' is done.
16:07:50 INFO  : Context for 'APU' is selected.
16:07:50 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/system.hdf'.
16:07:50 INFO  : 'configparams force-mem-access 1' command is executed.
16:07:50 INFO  : Context for 'APU' is selected.
16:07:50 INFO  : 'stop' command is executed.
16:07:50 INFO  : 'ps7_init' command is executed.
16:07:50 INFO  : 'ps7_post_config' command is executed.
16:07:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:07:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:07:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:07:50 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/sumou/Debug/sumou.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:07:50 INFO  : 'configparams force-mem-access 0' command is executed.
16:07:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/sumou/Debug/sumou.elf
configparams force-mem-access 0
----------------End of Script----------------

16:07:50 INFO  : Memory regions updated for context APU
16:07:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:07:50 INFO  : 'con' command is executed.
16:07:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

16:07:50 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sumou.elf_on_local.tcl'
16:12:18 INFO  : Disconnected from the channel tcfchan#14.
16:12:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
16:12:20 INFO  : 'fpga -state' command is executed.
16:12:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:12:20 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
16:12:20 INFO  : 'jtag frequency' command is executed.
16:12:20 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/ps7_init.tcl' is done.
16:12:20 INFO  : Context for 'APU' is selected.
16:12:20 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/system.hdf'.
16:12:20 INFO  : 'configparams force-mem-access 1' command is executed.
16:12:20 INFO  : Context for 'APU' is selected.
16:12:20 INFO  : 'stop' command is executed.
16:12:20 INFO  : 'ps7_init' command is executed.
16:12:20 INFO  : 'ps7_post_config' command is executed.
16:12:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:12:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:12:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:12:20 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/sumou/Debug/sumou.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:12:20 INFO  : 'configparams force-mem-access 0' command is executed.
16:12:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/sumou/Debug/sumou.elf
configparams force-mem-access 0
----------------End of Script----------------

16:12:20 INFO  : Memory regions updated for context APU
16:12:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:12:20 INFO  : 'con' command is executed.
16:12:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

16:12:20 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sumou.elf_on_local.tcl'
16:12:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:12:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
16:12:33 INFO  : FPGA configured successfully with bitstream "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/design_1_wrapper.bit"
16:12:39 INFO  : Disconnected from the channel tcfchan#15.
16:12:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
16:12:40 INFO  : 'fpga -state' command is executed.
16:12:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:12:41 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
16:12:41 INFO  : 'jtag frequency' command is executed.
16:12:41 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/ps7_init.tcl' is done.
16:12:41 INFO  : Context for 'APU' is selected.
16:12:41 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/system.hdf'.
16:12:41 INFO  : 'configparams force-mem-access 1' command is executed.
16:12:41 INFO  : Context for 'APU' is selected.
16:12:41 INFO  : 'stop' command is executed.
16:12:41 INFO  : 'ps7_init' command is executed.
16:12:41 INFO  : 'ps7_post_config' command is executed.
16:12:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:12:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:12:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:12:41 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/sumou/Debug/sumou.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:12:41 INFO  : 'configparams force-mem-access 0' command is executed.
16:12:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/sumou/Debug/sumou.elf
configparams force-mem-access 0
----------------End of Script----------------

16:12:41 INFO  : Memory regions updated for context APU
16:12:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:12:41 INFO  : 'con' command is executed.
16:12:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

16:12:41 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sumou.elf_on_local.tcl'
16:15:05 INFO  : Disconnected from the channel tcfchan#16.
16:15:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
16:15:06 INFO  : 'fpga -state' command is executed.
16:15:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:15:06 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
16:15:06 INFO  : 'jtag frequency' command is executed.
16:15:06 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/ps7_init.tcl' is done.
16:15:06 INFO  : Context for 'APU' is selected.
16:15:06 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/system.hdf'.
16:15:06 INFO  : 'configparams force-mem-access 1' command is executed.
16:15:06 INFO  : Context for 'APU' is selected.
16:15:06 INFO  : 'stop' command is executed.
16:15:06 INFO  : 'ps7_init' command is executed.
16:15:06 INFO  : 'ps7_post_config' command is executed.
16:15:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:15:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:15:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:15:07 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/sumou/Debug/sumou.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:15:07 INFO  : 'configparams force-mem-access 0' command is executed.
16:15:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/sumou/Debug/sumou.elf
configparams force-mem-access 0
----------------End of Script----------------

16:15:07 INFO  : Memory regions updated for context APU
16:15:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:15:07 INFO  : 'con' command is executed.
16:15:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

16:15:07 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sumou.elf_on_local.tcl'
16:16:27 INFO  : Disconnected from the channel tcfchan#17.
16:16:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
16:16:28 INFO  : 'fpga -state' command is executed.
16:16:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:16:28 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
16:16:28 INFO  : 'jtag frequency' command is executed.
16:16:28 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/ps7_init.tcl' is done.
16:16:28 INFO  : Context for 'APU' is selected.
16:16:28 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/system.hdf'.
16:16:28 INFO  : 'configparams force-mem-access 1' command is executed.
16:16:28 INFO  : Context for 'APU' is selected.
16:16:28 INFO  : 'stop' command is executed.
16:16:29 INFO  : 'ps7_init' command is executed.
16:16:29 INFO  : 'ps7_post_config' command is executed.
16:16:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:16:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:16:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:16:29 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/sumou/Debug/sumou.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:16:29 INFO  : 'configparams force-mem-access 0' command is executed.
16:16:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/sumou/Debug/sumou.elf
configparams force-mem-access 0
----------------End of Script----------------

16:16:29 INFO  : Memory regions updated for context APU
16:16:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:16:29 INFO  : 'con' command is executed.
16:16:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

16:16:29 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sumou.elf_on_local.tcl'
16:16:58 INFO  : Disconnected from the channel tcfchan#18.
16:16:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
16:16:59 INFO  : 'fpga -state' command is executed.
16:16:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:16:59 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
16:16:59 INFO  : 'jtag frequency' command is executed.
16:16:59 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/ps7_init.tcl' is done.
16:16:59 INFO  : Context for 'APU' is selected.
16:16:59 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/system.hdf'.
16:16:59 INFO  : 'configparams force-mem-access 1' command is executed.
16:16:59 INFO  : Context for 'APU' is selected.
16:16:59 INFO  : 'stop' command is executed.
16:16:59 INFO  : 'ps7_init' command is executed.
16:16:59 INFO  : 'ps7_post_config' command is executed.
16:17:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:17:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:17:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:17:00 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/sumou/Debug/sumou.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:17:00 INFO  : 'configparams force-mem-access 0' command is executed.
16:17:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/sumou/Debug/sumou.elf
configparams force-mem-access 0
----------------End of Script----------------

16:17:00 INFO  : Memory regions updated for context APU
16:17:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:17:00 INFO  : 'con' command is executed.
16:17:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

16:17:00 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sumou.elf_on_local.tcl'
16:17:17 INFO  : Disconnected from the channel tcfchan#19.
16:17:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
16:17:18 INFO  : 'fpga -state' command is executed.
16:17:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:17:18 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
16:17:18 INFO  : 'jtag frequency' command is executed.
16:17:18 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/ps7_init.tcl' is done.
16:17:18 INFO  : Context for 'APU' is selected.
16:17:18 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/system.hdf'.
16:17:18 INFO  : 'configparams force-mem-access 1' command is executed.
16:17:18 INFO  : Context for 'APU' is selected.
16:17:18 INFO  : 'stop' command is executed.
16:17:18 INFO  : 'ps7_init' command is executed.
16:17:18 INFO  : 'ps7_post_config' command is executed.
16:17:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:17:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:17:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:17:19 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/sumou/Debug/sumou.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:17:19 INFO  : 'configparams force-mem-access 0' command is executed.
16:17:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/sumou/Debug/sumou.elf
configparams force-mem-access 0
----------------End of Script----------------

16:17:19 INFO  : Memory regions updated for context APU
16:17:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:17:19 INFO  : 'con' command is executed.
16:17:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

16:17:19 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sumou.elf_on_local.tcl'
16:17:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:17:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
16:17:46 INFO  : FPGA configured successfully with bitstream "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/design_1_wrapper.bit"
16:17:48 INFO  : Disconnected from the channel tcfchan#20.
16:17:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
16:17:49 INFO  : 'fpga -state' command is executed.
16:17:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:17:49 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
16:17:49 INFO  : 'jtag frequency' command is executed.
16:17:49 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/ps7_init.tcl' is done.
16:17:50 INFO  : Context for 'APU' is selected.
16:17:50 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/system.hdf'.
16:17:50 INFO  : 'configparams force-mem-access 1' command is executed.
16:17:50 INFO  : Context for 'APU' is selected.
16:17:50 INFO  : 'stop' command is executed.
16:17:50 INFO  : 'ps7_init' command is executed.
16:17:50 INFO  : 'ps7_post_config' command is executed.
16:17:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:17:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:17:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:17:50 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/sumou/Debug/sumou.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:17:50 INFO  : 'configparams force-mem-access 0' command is executed.
16:17:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/sumou/Debug/sumou.elf
configparams force-mem-access 0
----------------End of Script----------------

16:17:50 INFO  : Memory regions updated for context APU
16:17:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:17:50 INFO  : 'con' command is executed.
16:17:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

16:17:50 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sumou.elf_on_local.tcl'
16:18:10 INFO  : Disconnected from the channel tcfchan#21.
16:18:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
16:18:11 INFO  : 'fpga -state' command is executed.
16:18:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:18:11 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
16:18:11 INFO  : 'jtag frequency' command is executed.
16:18:11 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/ps7_init.tcl' is done.
16:18:11 INFO  : Context for 'APU' is selected.
16:18:11 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/system.hdf'.
16:18:11 INFO  : 'configparams force-mem-access 1' command is executed.
16:18:11 INFO  : Context for 'APU' is selected.
16:18:11 INFO  : 'stop' command is executed.
16:18:12 INFO  : 'ps7_init' command is executed.
16:18:12 INFO  : 'ps7_post_config' command is executed.
16:18:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:18:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:18:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:18:12 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/sumou/Debug/sumou.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:18:12 INFO  : 'configparams force-mem-access 0' command is executed.
16:18:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/sumou/Debug/sumou.elf
configparams force-mem-access 0
----------------End of Script----------------

16:18:12 INFO  : Memory regions updated for context APU
16:18:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:18:12 INFO  : 'con' command is executed.
16:18:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

16:18:12 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sumou.elf_on_local.tcl'
16:18:29 INFO  : Disconnected from the channel tcfchan#22.
16:18:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:18:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
16:18:33 INFO  : FPGA configured successfully with bitstream "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/design_1_wrapper.bit"
16:18:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
16:18:35 INFO  : 'fpga -state' command is executed.
16:18:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:18:36 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
16:18:36 INFO  : 'jtag frequency' command is executed.
16:18:36 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/ps7_init.tcl' is done.
16:18:36 INFO  : Context for 'APU' is selected.
16:18:36 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/system.hdf'.
16:18:36 INFO  : 'configparams force-mem-access 1' command is executed.
16:18:36 INFO  : Context for 'APU' is selected.
16:18:36 INFO  : 'stop' command is executed.
16:18:36 INFO  : 'ps7_init' command is executed.
16:18:36 INFO  : 'ps7_post_config' command is executed.
16:18:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:18:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:18:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:18:36 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/sumou/Debug/sumou.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:18:36 INFO  : 'configparams force-mem-access 0' command is executed.
16:18:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/sumou/Debug/sumou.elf
configparams force-mem-access 0
----------------End of Script----------------

16:18:36 INFO  : Memory regions updated for context APU
16:18:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:18:36 INFO  : 'con' command is executed.
16:18:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

16:18:36 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sumou.elf_on_local.tcl'
16:19:24 INFO  : Disconnected from the channel tcfchan#23.
16:19:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
16:19:25 INFO  : 'fpga -state' command is executed.
16:19:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:19:25 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
16:19:25 INFO  : 'jtag frequency' command is executed.
16:19:25 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/ps7_init.tcl' is done.
16:19:25 INFO  : Context for 'APU' is selected.
16:19:25 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/system.hdf'.
16:19:25 INFO  : 'configparams force-mem-access 1' command is executed.
16:19:25 INFO  : Context for 'APU' is selected.
16:19:25 INFO  : 'stop' command is executed.
16:19:26 INFO  : 'ps7_init' command is executed.
16:19:26 INFO  : 'ps7_post_config' command is executed.
16:19:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:19:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:19:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:19:26 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/sumou/Debug/sumou.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:19:26 INFO  : 'configparams force-mem-access 0' command is executed.
16:19:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/sumou/Debug/sumou.elf
configparams force-mem-access 0
----------------End of Script----------------

16:19:26 INFO  : Memory regions updated for context APU
16:19:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:19:26 INFO  : 'con' command is executed.
16:19:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

16:19:26 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sumou.elf_on_local.tcl'
16:21:10 INFO  : Disconnected from the channel tcfchan#24.
16:21:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
16:21:12 INFO  : 'fpga -state' command is executed.
16:21:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:21:12 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
16:21:12 INFO  : 'jtag frequency' command is executed.
16:21:12 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/ps7_init.tcl' is done.
16:21:12 INFO  : Context for 'APU' is selected.
16:21:12 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/system.hdf'.
16:21:12 INFO  : 'configparams force-mem-access 1' command is executed.
16:21:12 INFO  : Context for 'APU' is selected.
16:21:12 INFO  : 'stop' command is executed.
16:21:12 INFO  : 'ps7_init' command is executed.
16:21:12 INFO  : 'ps7_post_config' command is executed.
16:21:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:21:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:21:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:21:12 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/sumou/Debug/sumou.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:21:12 INFO  : 'configparams force-mem-access 0' command is executed.
16:21:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/sumou/Debug/sumou.elf
configparams force-mem-access 0
----------------End of Script----------------

16:21:12 INFO  : Memory regions updated for context APU
16:21:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:21:12 INFO  : 'con' command is executed.
16:21:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

16:21:12 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sumou.elf_on_local.tcl'
16:24:34 INFO  : Disconnected from the channel tcfchan#25.
16:24:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
16:24:35 INFO  : 'fpga -state' command is executed.
16:24:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:24:36 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
16:24:36 INFO  : 'jtag frequency' command is executed.
16:24:36 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/ps7_init.tcl' is done.
16:24:36 INFO  : Context for 'APU' is selected.
16:24:36 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/system.hdf'.
16:24:36 INFO  : 'configparams force-mem-access 1' command is executed.
16:24:36 INFO  : Context for 'APU' is selected.
16:24:36 INFO  : 'stop' command is executed.
16:24:36 INFO  : 'ps7_init' command is executed.
16:24:36 INFO  : 'ps7_post_config' command is executed.
16:24:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:24:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:24:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:24:36 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/sumou/Debug/sumou.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:24:36 INFO  : 'configparams force-mem-access 0' command is executed.
16:24:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/sumou/Debug/sumou.elf
configparams force-mem-access 0
----------------End of Script----------------

16:24:36 INFO  : Memory regions updated for context APU
16:24:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:24:36 INFO  : 'con' command is executed.
16:24:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

16:24:36 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sumou.elf_on_local.tcl'
16:24:56 INFO  : Disconnected from the channel tcfchan#26.
16:24:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
16:24:57 INFO  : 'fpga -state' command is executed.
16:24:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:24:57 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
16:24:57 INFO  : 'jtag frequency' command is executed.
16:24:57 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/ps7_init.tcl' is done.
16:24:57 INFO  : Context for 'APU' is selected.
16:24:57 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/system.hdf'.
16:24:57 INFO  : 'configparams force-mem-access 1' command is executed.
16:24:57 INFO  : Context for 'APU' is selected.
16:24:57 INFO  : 'stop' command is executed.
16:24:57 INFO  : 'ps7_init' command is executed.
16:24:58 INFO  : 'ps7_post_config' command is executed.
16:24:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:24:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:24:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:24:58 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/sumou/Debug/sumou.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:24:58 INFO  : 'configparams force-mem-access 0' command is executed.
16:24:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/sumou/Debug/sumou.elf
configparams force-mem-access 0
----------------End of Script----------------

16:24:58 INFO  : Memory regions updated for context APU
16:24:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:24:58 INFO  : 'con' command is executed.
16:24:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

16:24:58 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sumou.elf_on_local.tcl'
16:25:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:25:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
16:25:10 INFO  : FPGA configured successfully with bitstream "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/design_1_wrapper.bit"
16:25:14 INFO  : Disconnected from the channel tcfchan#27.
16:25:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
16:25:15 INFO  : 'fpga -state' command is executed.
16:25:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:25:15 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
16:25:15 INFO  : 'jtag frequency' command is executed.
16:25:15 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/ps7_init.tcl' is done.
16:25:15 INFO  : Context for 'APU' is selected.
16:25:15 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/system.hdf'.
16:25:15 INFO  : 'configparams force-mem-access 1' command is executed.
16:25:15 INFO  : Context for 'APU' is selected.
16:25:15 INFO  : 'stop' command is executed.
16:25:15 INFO  : 'ps7_init' command is executed.
16:25:15 INFO  : 'ps7_post_config' command is executed.
16:25:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:25:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:25:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:25:15 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/sumou/Debug/sumou.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:25:15 INFO  : 'configparams force-mem-access 0' command is executed.
16:25:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/sumou/Debug/sumou.elf
configparams force-mem-access 0
----------------End of Script----------------

16:25:16 INFO  : Memory regions updated for context APU
16:25:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:25:16 INFO  : 'con' command is executed.
16:25:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

16:25:16 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sumou.elf_on_local.tcl'
16:27:25 INFO  : Disconnected from the channel tcfchan#28.
16:27:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
16:27:26 INFO  : 'fpga -state' command is executed.
16:27:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:27:26 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
16:27:26 INFO  : 'jtag frequency' command is executed.
16:27:26 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/ps7_init.tcl' is done.
16:27:27 INFO  : Context for 'APU' is selected.
16:27:27 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/system.hdf'.
16:27:27 INFO  : 'configparams force-mem-access 1' command is executed.
16:27:27 INFO  : Context for 'APU' is selected.
16:27:27 INFO  : 'stop' command is executed.
16:27:27 INFO  : 'ps7_init' command is executed.
16:27:27 INFO  : 'ps7_post_config' command is executed.
16:27:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:27:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:27:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:27:27 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/sumou/Debug/sumou.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:27:27 INFO  : 'configparams force-mem-access 0' command is executed.
16:27:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/sumou/Debug/sumou.elf
configparams force-mem-access 0
----------------End of Script----------------

16:27:27 INFO  : Memory regions updated for context APU
16:27:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:27:27 INFO  : 'con' command is executed.
16:27:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

16:27:27 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sumou.elf_on_local.tcl'
16:29:01 INFO  : Disconnected from the channel tcfchan#29.
16:29:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
16:29:02 INFO  : 'fpga -state' command is executed.
16:29:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:29:02 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
16:29:02 INFO  : 'jtag frequency' command is executed.
16:29:02 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/ps7_init.tcl' is done.
16:29:02 INFO  : Context for 'APU' is selected.
16:29:02 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/system.hdf'.
16:29:02 INFO  : 'configparams force-mem-access 1' command is executed.
16:29:02 INFO  : Context for 'APU' is selected.
16:29:02 INFO  : 'stop' command is executed.
16:29:02 INFO  : 'ps7_init' command is executed.
16:29:02 INFO  : 'ps7_post_config' command is executed.
16:29:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:29:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:29:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:29:02 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/sumou/Debug/sumou.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:29:02 INFO  : 'configparams force-mem-access 0' command is executed.
16:29:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/sumou/Debug/sumou.elf
configparams force-mem-access 0
----------------End of Script----------------

16:29:02 INFO  : Memory regions updated for context APU
16:29:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:29:03 INFO  : 'con' command is executed.
16:29:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

16:29:03 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sumou.elf_on_local.tcl'
16:29:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:29:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
16:29:14 INFO  : FPGA configured successfully with bitstream "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/design_1_wrapper.bit"
16:29:17 INFO  : Disconnected from the channel tcfchan#30.
16:29:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
16:29:18 INFO  : 'fpga -state' command is executed.
16:29:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:29:19 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
16:29:19 INFO  : 'jtag frequency' command is executed.
16:29:19 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/ps7_init.tcl' is done.
16:29:19 INFO  : Context for 'APU' is selected.
16:29:19 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/system.hdf'.
16:29:19 INFO  : 'configparams force-mem-access 1' command is executed.
16:29:19 INFO  : Context for 'APU' is selected.
16:29:19 INFO  : 'stop' command is executed.
16:29:19 INFO  : 'ps7_init' command is executed.
16:29:19 INFO  : 'ps7_post_config' command is executed.
16:29:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:29:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:29:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:29:19 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/sumou/Debug/sumou.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:29:19 INFO  : 'configparams force-mem-access 0' command is executed.
16:29:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/sumou/Debug/sumou.elf
configparams force-mem-access 0
----------------End of Script----------------

16:29:19 INFO  : Memory regions updated for context APU
16:29:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:29:19 INFO  : 'con' command is executed.
16:29:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

16:29:19 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sumou.elf_on_local.tcl'
22:07:04 INFO  : Disconnected from the channel tcfchan#31.
22:07:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
22:07:05 INFO  : 'fpga -state' command is executed.
22:07:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:07:06 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
22:07:06 INFO  : 'jtag frequency' command is executed.
22:07:06 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/ps7_init.tcl' is done.
22:07:06 INFO  : Context for 'APU' is selected.
22:07:06 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/system.hdf'.
22:07:06 INFO  : 'configparams force-mem-access 1' command is executed.
22:07:06 INFO  : Context for 'APU' is selected.
22:07:06 INFO  : 'stop' command is executed.
22:07:06 INFO  : 'ps7_init' command is executed.
22:07:06 INFO  : 'ps7_post_config' command is executed.
22:07:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:07:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:07:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:07:06 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/sumou/Debug/sumou.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:07:06 INFO  : 'configparams force-mem-access 0' command is executed.
22:07:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_minized/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/sumou/Debug/sumou.elf
configparams force-mem-access 0
----------------End of Script----------------

22:07:06 INFO  : Memory regions updated for context APU
22:07:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:07:06 INFO  : 'con' command is executed.
22:07:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

22:07:06 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sumou.elf_on_local.tcl'
01:39:33 INFO  : Disconnected from the channel tcfchan#32.
00:42:24 INFO  : Registering command handlers for SDK TCF services
00:42:24 INFO  : Launching XSCT server: xsct.bat -interactive C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\temp_xsdb_launch_script.tcl
00:42:26 INFO  : XSCT server has started successfully.
00:42:27 INFO  : Successfully done setting XSCT server connection channel  
00:42:28 INFO  : Successfully done setting SDK workspace  
00:42:28 INFO  : Processing command line option -hwspec C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf.
00:42:28 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
00:44:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:48:27 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/fsbl_bsp/system.mss line 184 - No IP instance named ps7_sd_0 present in hardware design
ERROR: [Hsi 55-1594] Core DSP_register of version 1.0 not found in repositories

00:48:27 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/fsbl_bsp/system.mss line 196 - No IP instance named DSP_DSP_register_0 present in hardware design
ERROR: [Hsi 55-1403] C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/fsbl_bsp/system.mss line 202 - No IP instance named ps7_gpio_0 present in hardware design
ERROR: [Hsi 55-1403] C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/fsbl_bsp/system.mss line 208 - No IP instance named ps7_i2c_0 present in hardware design
ERROR: [Hsi 55-1403] C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/fsbl_bsp/system.mss line 214 - No IP instance named DSP_Synthesizer_axi_bram_ctrl_0 present in hardware design

00:48:27 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

00:48:27 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
00:48:27 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/fsbl_bsp/system.mss line 184 - No IP instance named ps7_sd_0 present in hardware design

00:48:27 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core DSP_register of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/fsbl_bsp/system.mss line 196 - No IP instance named DSP_DSP_register_0 present in hardware design

00:48:27 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/fsbl_bsp/system.mss line 202 - No IP instance named ps7_gpio_0 present in hardware design
ERROR: [Hsi 55-1403] C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/fsbl_bsp/system.mss line 208 - No IP instance named ps7_i2c_0 present in hardware design

00:48:27 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/fsbl_bsp/system.mss line 214 - No IP instance named DSP_Synthesizer_axi_bram_ctrl_0 present in hardware design

00:48:27 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

00:48:27 INFO  : Unable to read in MSS file C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\fsbl_bsp\system.mss : null
00:48:27 ERROR : Failed to closesw "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/fsbl_bsp/system.mss"
Reason: Cannot close sw design 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/fsbl_bsp/system.mss'.
Design is not opened in the current session.


00:48:54 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/fsbl_bsp/system.mss line 184 - No IP instance named ps7_sd_0 present in hardware design

00:48:54 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core DSP_register of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/fsbl_bsp/system.mss line 196 - No IP instance named DSP_DSP_register_0 present in hardware design
ERROR: [Hsi 55-1403] C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/fsbl_bsp/system.mss line 202 - No IP instance named ps7_gpio_0 present in hardware design
ERROR: [Hsi 55-1403] C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/fsbl_bsp/system.mss line 208 - No IP instance named ps7_i2c_0 present in hardware design
ERROR: [Hsi 55-1403] C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/fsbl_bsp/system.mss line 214 - No IP instance named DSP_Synthesizer_axi_bram_ctrl_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

00:48:54 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
00:48:54 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/fsbl_bsp/system.mss line 184 - No IP instance named ps7_sd_0 present in hardware design

00:48:54 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core DSP_register of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/fsbl_bsp/system.mss line 196 - No IP instance named DSP_DSP_register_0 present in hardware design
ERROR: [Hsi 55-1403] C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/fsbl_bsp/system.mss line 202 - No IP instance named ps7_gpio_0 present in hardware design

00:48:54 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/fsbl_bsp/system.mss line 208 - No IP instance named ps7_i2c_0 present in hardware design
ERROR: [Hsi 55-1403] C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/fsbl_bsp/system.mss line 214 - No IP instance named DSP_Synthesizer_axi_bram_ctrl_0 present in hardware design

00:48:54 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

00:48:54 INFO  : Unable to read in MSS file C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\fsbl_bsp\system.mss : null
00:48:54 ERROR : Failed to closesw "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/fsbl_bsp/system.mss"
Reason: Cannot close sw design 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/fsbl_bsp/system.mss'.
Design is not opened in the current session.


00:50:13 INFO  : Invoking Bootgen: bootgen -image sumou.bif -arch zynq -o C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\sumou\bootimage\BOOT.bin
00:50:13 INFO  : Creating new bif file C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\sumou\bootimage\sumou.bif
00:50:14 INFO  : Bootgen command execution is done.
00:50:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
