evSRL2_S.val
 * @brief .
 * @author zpfeng(file creator)
 * @date 2019/07/18
 * @copyright (c) Copyright 2013~2019 - PANGO MICROSYSTEMS, INC.
 * ALL RIGHTS RESERVED.
 *
 * THE SOURCE CODE CONTAINED HEREIN IS PROPRIETARY TO PANGO MICROSYSTEMS, INC.
 * IT SHALL NOT BE REPRODUCED OR DISCLOSED IN WHOLE OR IN PART OR USED BY PARTIES
 * WITHOUT WRITTEN AUTHORIZATION FROM THE OWNER.
 */


gate
device devSRL2_S : device CLMS
{

    parameter
    (
        config string CP_FF0_RS = "SET",
        config string CP_FFAPP0_RS = "SET",
        config bit CP_FF0_INIT = 1'b1,
        config bit CP_FFAPP0_INIT = 1'b1,
        config string CP_Q0MUX_SEL := "MX",
        config string CP_FFAPP0MUX_SEL := "SRQ",
        config string CP_CR0POSTMUX_SEL := "QPX",
        config string CP_RS_MODE = "SYNC",
        config string CP_LRS_POL = "FALSE",
        config string CP_LRS_EN = "FALSE",
        config string CP_LCE_POL = "FALSE",
        config string CP_LCE_EN = "FALSE",
        config string CP_CLK_POL = "FALSE",
        config string CP_RSMUX_SEL = "LOCAL",
        config string CP_CEMUX_SEL = "LOCAL",
        config string CP_GRS_EN = "TRUE",
        config string CP_LATCH_EN = "FALSE"
    );
    port
    (
        input M0,
        output Q0,
        output CR0,
        input RS,
        input CE,
        input CLK,
        input RSCI,
        output RSCO,
        input CECI,
        output CECO,
        input SRCI
    );
}; // end of device devSRL2_S


structure netlist of devSRL2_S
{

    wire  ntM0      ;
    wire  ntQ0      ;
    wire  ntQD0     ;
    wire  ntQD0_APP ;
    wire  ntQP0     ;
    wire  ntCR0   ;
    wire  ntRS      ;
    wire  ntCE      ;
    wire  ntCLK     ;
    wire  ntRSCI    ;
    wire  ntCECI    ;
    wire  ntSRCI    ;
    wire  ntCECO    ;
    wire  ntRSCO    ;
    wire ntCLKR;
    wire ntCE_P;
    wire ntRS_P;
    ntM0        <= M0      ;
    CR0         <= ntCR0 ;
    Q0          <= ntQ0    ;
    ntRS        <= RS      ;
    ntCE        <= CE      ;
    ntCLK       <= CLK     ;
    ntRSCI      <= RSCI    ;
    RSCO        <= ntRSCO  ;
    ntCECI      <= CECI    ;
    CECO        <= ntCECO  ;
    ntSRCI      <= SRCI    ;
      device CLK_POLMUX CLKPOLMUX
      parameter map
      (
           CP_CLK_POL   =>   CP_CLK_POL
      )
      port map
      (    Y            =>   ntCLKR,
           DIN1         =>   ntCLK,
           DIN0         =>   ntCLK
      );
      device LCE_POLMUX LCEPOLMUX
      parameter map
      (
          CP_LCE_EN    =>    CP_LCE_EN,
          CP_LCE_POL   =>    CP_LCE_POL
      )
      port map
      (
          Y           =>     ntCE_P,
          DIN2        =>     1'b1,
          DIN1        =>     ntCE,
          DIN0        =>     ntCE
      );
      device LRS_POLMUX LRSPOLMUX
      parameter map
      (
          CP_LRS_EN    =>    CP_LRS_EN,
          CP_LRS_POL   =>    CP_LRS_POL
      )
      port map
      (
          Y            =>    ntRS_P,
          DIN2         =>    1'b0,
          DIN1         =>    ntRS,
          DIN0         =>    ntRS
      );
      device  MUX2_P  CEMUX
      parameter map
      (
          SEL      =>     CP_CEMUX_SEL
      )
      port map
      (
          DOUT     =>     ntCECO,
          DI0      =>     ntCECI,
          DI1      =>     ntCE_P
      );
      device  MUX2_P  RSMUX
      parameter map
      (
          SEL      =>     CP_RSMUX_SEL
      )
      port map
      (
          DOUT     =>     ntRSCO,
          DI0      =>     ntRSCI,
          DI1      =>     ntRS_P
      );
    device FFAPPMUX FFAPP0MUX
    parameter map
    (
         CP_FFAPPMUX_SEL     =>    CP_FFAPP0MUX_SEL
    )
    port map
    (
         SRQ                 =>    ntQ0,
         Q                   =>    ntQD0_APP
    );
    device APPFF FFAPP0
    parameter map
    (
        CP_RS_MODE           =>    CP_RS_MODE,
        CP_GRS_EN            =>    CP_GRS_EN,
        CP_FFAPP_RS          =>    CP_FFAPP0_RS,
        CP_FFAPP_INIT        =>    CP_FFAPP0_INIT
    )
    port map
    (
        Q                    =>    ntQP0,
        D                    =>    ntQD0_APP,
        CE                   =>    ntCECO,
        CLK                  =>    ntCLKR,
        RS                   =>    ntRSCO

    );
   device CRPOSTMUX CR0POSTMUX
   parameter map
   (
           CP_CRPOSTMUX_SEL     =>    CP_CR0POSTMUX_SEL
   )
   port map
   (
           QPX                  =>    ntQP0,
           Q                    =>    ntCR0
   );
    device QMUX  Q0MUX
     parameter map
     (
         CP_QMUX_SEL  =>   CP_Q0MUX_SEL
     )
     port map
     (
         Q        =>     ntQD0,
         SRQ      =>     ntSRCI,
         MX       =>     ntM0
     );
    device MAINFF FF0
    parameter map
    (
        CP_RS_MODE           =>    CP_RS_MODE,
        CP_GRS_EN            =>    CP_GRS_EN,
        CP_FF_RS             =>    CP_FF0_RS,
        CP_FF_INIT           =>    CP_FF0_INIT,
        CP_LATCH_EN          =>    CP_LATCH_EN
    )
    port map
    (
        Q                    =>    ntQ0,
        D                    =>    ntQD0,
        CE                   =>    ntCECO,
        CLK                  =>    ntCLKR,
        RS                   =>    ntRSCO

    );
}; // end of structure netlist of devSRL2_S



