<stg><name>cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3</name>


<trans_list>

<trans id="1463" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1425" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1426" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1427" from="4" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1455" from="5" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1428" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1429" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1430" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1431" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1432" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1433" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1434" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1435" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1436" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1437" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1438" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1439" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1440" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1441" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1442" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1443" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1444" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1445" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1446" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1447" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1448" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1449" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1450" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1451" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1452" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1453" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1454" from="32" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1456" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1457" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1458" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1459" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1460" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %tc = alloca i32 1

]]></Node>
<StgValue><ssdm name="tc"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %tr = alloca i32 1

]]></Node>
<StgValue><ssdm name="tr"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:3 %w8_29_cast_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %w8_29_cast

]]></Node>
<StgValue><ssdm name="w8_29_cast_read"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:4 %bh_14_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %bh_14

]]></Node>
<StgValue><ssdm name="bh_14_read"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:5 %tmp = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %empty

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:6 %tmp_1 = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %empty_60

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:7 %w8_28_cast_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %w8_28_cast

]]></Node>
<StgValue><ssdm name="w8_28_cast_read"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:8 %bh_13_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %bh_13

]]></Node>
<StgValue><ssdm name="bh_13_read"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:9 %tmp_2 = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %empty_59

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:10 %tmp_3 = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %empty_58

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:11 %w8_27_cast_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %w8_27_cast

]]></Node>
<StgValue><ssdm name="w8_27_cast_read"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:12 %bh_12_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %bh_12

]]></Node>
<StgValue><ssdm name="bh_12_read"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:13 %tmp_4 = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %empty_57

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:14 %tmp_5 = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %empty_56

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:15 %w8_26_cast_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %w8_26_cast

]]></Node>
<StgValue><ssdm name="w8_26_cast_read"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:16 %bh_11_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %bh_11

]]></Node>
<StgValue><ssdm name="bh_11_read"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:17 %tmp_6 = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %empty_55

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:18 %tmp_7 = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %empty_54

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:19 %w8_25_cast_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %w8_25_cast

]]></Node>
<StgValue><ssdm name="w8_25_cast_read"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:20 %bh_10_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %bh_10

]]></Node>
<StgValue><ssdm name="bh_10_read"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:21 %tmp_8 = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %empty_53

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:22 %tmp_9 = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %empty_52

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:23 %w8_24_cast_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %w8_24_cast

]]></Node>
<StgValue><ssdm name="w8_24_cast_read"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:24 %bh_15_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %bh_15

]]></Node>
<StgValue><ssdm name="bh_15_read"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:25 %tmp_10 = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %empty_51

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:26 %tmp_11 = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %empty_50

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:27 %w8_23_cast_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %w8_23_cast

]]></Node>
<StgValue><ssdm name="w8_23_cast_read"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:28 %bh_9_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %bh_9

]]></Node>
<StgValue><ssdm name="bh_9_read"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:29 %tmp_12 = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %empty_49

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:30 %tmp_13 = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %empty_48

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:31 %tmp_14 = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %empty_47

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:32 %tmp_15 = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %empty_46

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:33 %bh_8_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %bh_8

]]></Node>
<StgValue><ssdm name="bh_8_read"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:34 %w8_22_cast_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %w8_22_cast

]]></Node>
<StgValue><ssdm name="w8_22_cast_read"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:35 %w8_21_cast_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %w8_21_cast

]]></Node>
<StgValue><ssdm name="w8_21_cast_read"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:36 %bh_7_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %bh_7

]]></Node>
<StgValue><ssdm name="bh_7_read"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:37 %tmp_16 = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %empty_45

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:38 %tmp_17 = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %empty_44

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:39 %w8_20_cast_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %w8_20_cast

]]></Node>
<StgValue><ssdm name="w8_20_cast_read"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:40 %bh_6_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %bh_6

]]></Node>
<StgValue><ssdm name="bh_6_read"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:41 %tmp_18 = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %empty_43

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:42 %tmp_19 = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %empty_42

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:43 %w8_19_cast_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %w8_19_cast

]]></Node>
<StgValue><ssdm name="w8_19_cast_read"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:44 %bh_5_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %bh_5

]]></Node>
<StgValue><ssdm name="bh_5_read"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:45 %tmp_20 = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %empty_41

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:46 %tmp_21 = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %empty_40

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:47 %w8_18_cast_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %w8_18_cast

]]></Node>
<StgValue><ssdm name="w8_18_cast_read"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:48 %bh_4_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %bh_4

]]></Node>
<StgValue><ssdm name="bh_4_read"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:49 %tmp_22 = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %empty_39

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:50 %tmp_23 = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %empty_38

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:51 %w8_17_cast_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %w8_17_cast

]]></Node>
<StgValue><ssdm name="w8_17_cast_read"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:52 %bh_3_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %bh_3

]]></Node>
<StgValue><ssdm name="bh_3_read"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:53 %tmp_24 = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %empty_37

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:54 %tmp_25 = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %empty_36

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:55 %w8_16_cast_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %w8_16_cast

]]></Node>
<StgValue><ssdm name="w8_16_cast_read"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:56 %bh_2_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %bh_2

]]></Node>
<StgValue><ssdm name="bh_2_read"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:57 %tmp_26 = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %empty_35

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:58 %tmp_27 = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %empty_34

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:59 %w8_15_cast_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %w8_15_cast

]]></Node>
<StgValue><ssdm name="w8_15_cast_read"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:60 %bh_1_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %bh_1

]]></Node>
<StgValue><ssdm name="bh_1_read"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:61 %tmp_28 = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %empty_33

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:62 %tmp_29 = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %empty_32

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:63 %tmp_30 = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %empty_31

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:64 %tmp_31 = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %empty_30

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:65 %bh_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %bh

]]></Node>
<StgValue><ssdm name="bh_read"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:66 %w8_cast_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %w8_cast

]]></Node>
<StgValue><ssdm name="w8_cast_read"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:67 %output_r_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_r

]]></Node>
<StgValue><ssdm name="output_r_read"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
newFuncRoot:68 %phi_mul7_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %phi_mul7

]]></Node>
<StgValue><ssdm name="phi_mul7_read"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:69 %sext_ln39_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sext_ln39

]]></Node>
<StgValue><ssdm name="sext_ln39_read"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:70 %sext_ln39_9_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sext_ln39_9

]]></Node>
<StgValue><ssdm name="sext_ln39_9_read"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:71 %sext_ln39_8_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sext_ln39_8

]]></Node>
<StgValue><ssdm name="sext_ln39_8_read"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:72 %sext_ln39_7_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sext_ln39_7

]]></Node>
<StgValue><ssdm name="sext_ln39_7_read"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:73 %sext_ln39_6_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sext_ln39_6

]]></Node>
<StgValue><ssdm name="sext_ln39_6_read"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:74 %sext_ln39_5_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sext_ln39_5

]]></Node>
<StgValue><ssdm name="sext_ln39_5_read"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:75 %sext_ln39_4_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sext_ln39_4

]]></Node>
<StgValue><ssdm name="sext_ln39_4_read"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:76 %sext_ln39_3_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sext_ln39_3

]]></Node>
<StgValue><ssdm name="sext_ln39_3_read"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:77 %sext_ln39_2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sext_ln39_2

]]></Node>
<StgValue><ssdm name="sext_ln39_2_read"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:78 %sext_ln39_16_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sext_ln39_16

]]></Node>
<StgValue><ssdm name="sext_ln39_16_read"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:79 %sext_ln39_15_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sext_ln39_15

]]></Node>
<StgValue><ssdm name="sext_ln39_15_read"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:80 %sext_ln39_14_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sext_ln39_14

]]></Node>
<StgValue><ssdm name="sext_ln39_14_read"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:81 %sext_ln39_13_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sext_ln39_13

]]></Node>
<StgValue><ssdm name="sext_ln39_13_read"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:82 %sext_ln39_12_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sext_ln39_12

]]></Node>
<StgValue><ssdm name="sext_ln39_12_read"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:83 %sext_ln39_11_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sext_ln39_11

]]></Node>
<StgValue><ssdm name="sext_ln39_11_read"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:84 %sext_ln39_10_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sext_ln39_10

]]></Node>
<StgValue><ssdm name="sext_ln39_10_read"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:85 %input_r_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_r

]]></Node>
<StgValue><ssdm name="input_r_read"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:86 %precision_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %precision

]]></Node>
<StgValue><ssdm name="precision_read"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="16" op_0_bw="8">
<![CDATA[
newFuncRoot:87 %w8_29_cast_cast = sext i8 %w8_29_cast_read

]]></Node>
<StgValue><ssdm name="w8_29_cast_cast"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="16" op_0_bw="8">
<![CDATA[
newFuncRoot:88 %w8_28_cast_cast = sext i8 %w8_28_cast_read

]]></Node>
<StgValue><ssdm name="w8_28_cast_cast"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="16" op_0_bw="8">
<![CDATA[
newFuncRoot:89 %w8_27_cast_cast = sext i8 %w8_27_cast_read

]]></Node>
<StgValue><ssdm name="w8_27_cast_cast"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="16" op_0_bw="8">
<![CDATA[
newFuncRoot:90 %w8_26_cast_cast = sext i8 %w8_26_cast_read

]]></Node>
<StgValue><ssdm name="w8_26_cast_cast"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="16" op_0_bw="8">
<![CDATA[
newFuncRoot:91 %w8_25_cast_cast = sext i8 %w8_25_cast_read

]]></Node>
<StgValue><ssdm name="w8_25_cast_cast"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="16" op_0_bw="8">
<![CDATA[
newFuncRoot:92 %w8_24_cast_cast = sext i8 %w8_24_cast_read

]]></Node>
<StgValue><ssdm name="w8_24_cast_cast"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="16" op_0_bw="8">
<![CDATA[
newFuncRoot:93 %w8_23_cast_cast = sext i8 %w8_23_cast_read

]]></Node>
<StgValue><ssdm name="w8_23_cast_cast"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="16" op_0_bw="8">
<![CDATA[
newFuncRoot:94 %w8_22_cast_cast = sext i8 %w8_22_cast_read

]]></Node>
<StgValue><ssdm name="w8_22_cast_cast"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="16" op_0_bw="8">
<![CDATA[
newFuncRoot:95 %w8_21_cast_cast = sext i8 %w8_21_cast_read

]]></Node>
<StgValue><ssdm name="w8_21_cast_cast"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="16" op_0_bw="8">
<![CDATA[
newFuncRoot:96 %w8_20_cast_cast = sext i8 %w8_20_cast_read

]]></Node>
<StgValue><ssdm name="w8_20_cast_cast"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="16" op_0_bw="8">
<![CDATA[
newFuncRoot:97 %w8_19_cast_cast = sext i8 %w8_19_cast_read

]]></Node>
<StgValue><ssdm name="w8_19_cast_cast"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="16" op_0_bw="8">
<![CDATA[
newFuncRoot:98 %w8_18_cast_cast = sext i8 %w8_18_cast_read

]]></Node>
<StgValue><ssdm name="w8_18_cast_cast"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="16" op_0_bw="8">
<![CDATA[
newFuncRoot:99 %w8_17_cast_cast = sext i8 %w8_17_cast_read

]]></Node>
<StgValue><ssdm name="w8_17_cast_cast"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="16" op_0_bw="8">
<![CDATA[
newFuncRoot:100 %w8_16_cast_cast = sext i8 %w8_16_cast_read

]]></Node>
<StgValue><ssdm name="w8_16_cast_cast"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="16" op_0_bw="8">
<![CDATA[
newFuncRoot:101 %w8_15_cast_cast = sext i8 %w8_15_cast_read

]]></Node>
<StgValue><ssdm name="w8_15_cast_cast"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="8">
<![CDATA[
newFuncRoot:102 %w8_cast_cast = sext i8 %w8_cast_read

]]></Node>
<StgValue><ssdm name="w8_cast_cast"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="36" op_0_bw="32">
<![CDATA[
newFuncRoot:103 %sext_ln39_cast = sext i32 %sext_ln39_read

]]></Node>
<StgValue><ssdm name="sext_ln39_cast"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="33" op_0_bw="32">
<![CDATA[
newFuncRoot:104 %sext_ln39_9_cast = sext i32 %sext_ln39_9_read

]]></Node>
<StgValue><ssdm name="sext_ln39_9_cast"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="33" op_0_bw="32">
<![CDATA[
newFuncRoot:105 %sext_ln39_8_cast = sext i32 %sext_ln39_8_read

]]></Node>
<StgValue><ssdm name="sext_ln39_8_cast"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="33" op_0_bw="32">
<![CDATA[
newFuncRoot:106 %sext_ln39_7_cast = sext i32 %sext_ln39_7_read

]]></Node>
<StgValue><ssdm name="sext_ln39_7_cast"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="33" op_0_bw="32">
<![CDATA[
newFuncRoot:107 %sext_ln39_6_cast = sext i32 %sext_ln39_6_read

]]></Node>
<StgValue><ssdm name="sext_ln39_6_cast"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="33" op_0_bw="32">
<![CDATA[
newFuncRoot:108 %sext_ln39_5_cast = sext i32 %sext_ln39_5_read

]]></Node>
<StgValue><ssdm name="sext_ln39_5_cast"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="33" op_0_bw="32">
<![CDATA[
newFuncRoot:109 %sext_ln39_4_cast = sext i32 %sext_ln39_4_read

]]></Node>
<StgValue><ssdm name="sext_ln39_4_cast"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="33" op_0_bw="32">
<![CDATA[
newFuncRoot:110 %sext_ln39_3_cast = sext i32 %sext_ln39_3_read

]]></Node>
<StgValue><ssdm name="sext_ln39_3_cast"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="33" op_0_bw="32">
<![CDATA[
newFuncRoot:111 %sext_ln39_2_cast = sext i32 %sext_ln39_2_read

]]></Node>
<StgValue><ssdm name="sext_ln39_2_cast"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="33" op_0_bw="32">
<![CDATA[
newFuncRoot:112 %sext_ln39_16_cast = sext i32 %sext_ln39_16_read

]]></Node>
<StgValue><ssdm name="sext_ln39_16_cast"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="33" op_0_bw="32">
<![CDATA[
newFuncRoot:113 %sext_ln39_15_cast = sext i32 %sext_ln39_15_read

]]></Node>
<StgValue><ssdm name="sext_ln39_15_cast"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="33" op_0_bw="32">
<![CDATA[
newFuncRoot:114 %sext_ln39_14_cast = sext i32 %sext_ln39_14_read

]]></Node>
<StgValue><ssdm name="sext_ln39_14_cast"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="33" op_0_bw="32">
<![CDATA[
newFuncRoot:115 %sext_ln39_13_cast = sext i32 %sext_ln39_13_read

]]></Node>
<StgValue><ssdm name="sext_ln39_13_cast"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="33" op_0_bw="32">
<![CDATA[
newFuncRoot:116 %sext_ln39_12_cast = sext i32 %sext_ln39_12_read

]]></Node>
<StgValue><ssdm name="sext_ln39_12_cast"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="33" op_0_bw="32">
<![CDATA[
newFuncRoot:117 %sext_ln39_11_cast = sext i32 %sext_ln39_11_read

]]></Node>
<StgValue><ssdm name="sext_ln39_11_cast"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="33" op_0_bw="32">
<![CDATA[
newFuncRoot:118 %sext_ln39_10_cast = sext i32 %sext_ln39_10_read

]]></Node>
<StgValue><ssdm name="sext_ln39_10_cast"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:119 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:120 %store_ln0 = store i7 0, i7 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:121 %store_ln40 = store i4 0, i4 %tr

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:122 %store_ln41 = store i4 0, i4 %tc

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:123 %br_ln0 = br void %VITIS_LOOP_46_4

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
VITIS_LOOP_46_4:0 %indvar_flatten_load = load i7 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
VITIS_LOOP_46_4:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_46_4:2 %icmp_ln40 = icmp_eq  i7 %indvar_flatten_load, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln40"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_46_4:3 %add_ln40 = add i7 %indvar_flatten_load, i7 1

]]></Node>
<StgValue><ssdm name="add_ln40"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_46_4:4 %br_ln40 = br i1 %icmp_ln40, void %for.inc81, void %for.inc84.exitStub

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc81:0 %tc_load = load i4 %tc

]]></Node>
<StgValue><ssdm name="tc_load"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc81:1 %tr_load = load i4 %tr

]]></Node>
<StgValue><ssdm name="tr_load"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc81:4 %icmp_ln41 = icmp_eq  i4 %tc_load, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln41"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc81:5 %select_ln40 = select i1 %icmp_ln41, i4 0, i4 %tc_load

]]></Node>
<StgValue><ssdm name="select_ln40"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc81:6 %add_ln40_1 = add i4 %tr_load, i4 1

]]></Node>
<StgValue><ssdm name="add_ln40_1"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc81:7 %select_ln40_1 = select i1 %icmp_ln41, i4 %add_ln40_1, i4 %tr_load

]]></Node>
<StgValue><ssdm name="select_ln40_1"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc81:8 %first_iter_0 = icmp_eq  i4 %select_ln40, i4 0

]]></Node>
<StgValue><ssdm name="first_iter_0"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc81:18 %br_ln41 = br i1 %first_iter_0, void %VITIS_LOOP_46_4.split, void %for.first.iter.VITIS_LOOP_46_4

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="0" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0">
<![CDATA[
VITIS_LOOP_46_4.split:212 %switch_ln17 = switch i32 %precision_read, void %for.inc.i, i32 0, void %sw.bb.i.i, i32 1, void %sw.bb3.i.i, i32 2, void %sw.bb7.i.i, i32 3, void %sw.bb13.i.i

]]></Node>
<StgValue><ssdm name="switch_ln17"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0">
<![CDATA[
for.inc.i:2 %switch_ln17 = switch i32 %precision_read, void %for.inc.1.i, i32 0, void %sw.bb.i.1.i, i32 1, void %sw.bb3.i.1.i, i32 2, void %sw.bb7.i.1.i, i32 3, void %sw.bb13.i.1.i

]]></Node>
<StgValue><ssdm name="switch_ln17"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="0" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0">
<![CDATA[
for.inc.1.i:2 %switch_ln17 = switch i32 %precision_read, void %for.inc.2.i, i32 0, void %sw.bb.i.2.i, i32 1, void %sw.bb3.i.2.i, i32 2, void %sw.bb7.i.2.i, i32 3, void %sw.bb13.i.2.i

]]></Node>
<StgValue><ssdm name="switch_ln17"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="0" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0">
<![CDATA[
for.inc.2.i:2 %switch_ln17 = switch i32 %precision_read, void %for.inc.3.i, i32 0, void %sw.bb.i.3.i, i32 1, void %sw.bb3.i.3.i, i32 2, void %sw.bb7.i.3.i, i32 3, void %sw.bb13.i.3.i

]]></Node>
<StgValue><ssdm name="switch_ln17"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="0" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0">
<![CDATA[
for.inc.3.i:2 %switch_ln17 = switch i32 %precision_read, void %for.inc.4.i, i32 0, void %sw.bb.i.4.i, i32 1, void %sw.bb3.i.4.i, i32 2, void %sw.bb7.i.4.i, i32 3, void %sw.bb13.i.4.i

]]></Node>
<StgValue><ssdm name="switch_ln17"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="0" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0">
<![CDATA[
for.inc.4.i:2 %switch_ln17 = switch i32 %precision_read, void %for.inc.5.i, i32 0, void %sw.bb.i.5.i, i32 1, void %sw.bb3.i.5.i, i32 2, void %sw.bb7.i.5.i, i32 3, void %sw.bb13.i.5.i

]]></Node>
<StgValue><ssdm name="switch_ln17"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="0" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0">
<![CDATA[
for.inc.5.i:2 %switch_ln17 = switch i32 %precision_read, void %for.inc.6.i, i32 0, void %sw.bb.i.6.i, i32 1, void %sw.bb3.i.6.i, i32 2, void %sw.bb7.i.6.i, i32 3, void %sw.bb13.i.6.i

]]></Node>
<StgValue><ssdm name="switch_ln17"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="0" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0">
<![CDATA[
for.inc.6.i:2 %switch_ln17 = switch i32 %precision_read, void %_Z14systolic_arrayP6ap_intILi8EES1_PS_ILi6EEPS_ILi4EEPS_ILi2EEPS_ILi32EEi.exit, i32 0, void %sw.bb.i.7.i, i32 1, void %sw.bb3.i.7.i, i32 2, void %sw.bb7.i.7.i, i32 3, void %sw.bb13.i.7.i

]]></Node>
<StgValue><ssdm name="switch_ln17"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="0" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0">
<![CDATA[
_Z14systolic_arrayP6ap_intILi8EES1_PS_ILi6EEPS_ILi4EEPS_ILi2EEPS_ILi32EEi.exit:2 %switch_ln17 = switch i32 %precision_read, void %for.inc.i179, i32 0, void %sw.bb.i.i133, i32 1, void %sw.bb3.i.i144, i32 2, void %sw.bb7.i.i155, i32 3, void %sw.bb13.i.i168

]]></Node>
<StgValue><ssdm name="switch_ln17"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="0" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0">
<![CDATA[
for.inc.i179:2 %switch_ln17 = switch i32 %precision_read, void %for.inc.1.i230, i32 0, void %sw.bb.i.1.i219, i32 1, void %sw.bb3.i.1.i214, i32 2, void %sw.bb7.i.1.i203, i32 3, void %sw.bb13.i.1.i192

]]></Node>
<StgValue><ssdm name="switch_ln17"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="0" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0">
<![CDATA[
for.inc.1.i230:2 %switch_ln17 = switch i32 %precision_read, void %for.inc.2.i281, i32 0, void %sw.bb.i.2.i270, i32 1, void %sw.bb3.i.2.i265, i32 2, void %sw.bb7.i.2.i254, i32 3, void %sw.bb13.i.2.i243

]]></Node>
<StgValue><ssdm name="switch_ln17"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="0" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0">
<![CDATA[
for.inc.2.i281:2 %switch_ln17 = switch i32 %precision_read, void %for.inc.3.i332, i32 0, void %sw.bb.i.3.i321, i32 1, void %sw.bb3.i.3.i316, i32 2, void %sw.bb7.i.3.i305, i32 3, void %sw.bb13.i.3.i294

]]></Node>
<StgValue><ssdm name="switch_ln17"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="0" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0">
<![CDATA[
for.inc.3.i332:2 %switch_ln17 = switch i32 %precision_read, void %for.inc.4.i383, i32 0, void %sw.bb.i.4.i372, i32 1, void %sw.bb3.i.4.i367, i32 2, void %sw.bb7.i.4.i356, i32 3, void %sw.bb13.i.4.i345

]]></Node>
<StgValue><ssdm name="switch_ln17"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="0" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0">
<![CDATA[
for.inc.4.i383:2 %switch_ln17 = switch i32 %precision_read, void %for.inc.5.i434, i32 0, void %sw.bb.i.5.i423, i32 1, void %sw.bb3.i.5.i418, i32 2, void %sw.bb7.i.5.i407, i32 3, void %sw.bb13.i.5.i396

]]></Node>
<StgValue><ssdm name="switch_ln17"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="0" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0">
<![CDATA[
for.inc.5.i434:2 %switch_ln17 = switch i32 %precision_read, void %for.inc.6.i485, i32 0, void %sw.bb.i.6.i474, i32 1, void %sw.bb3.i.6.i469, i32 2, void %sw.bb7.i.6.i458, i32 3, void %sw.bb13.i.6.i447

]]></Node>
<StgValue><ssdm name="switch_ln17"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="0" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0">
<![CDATA[
for.inc.6.i485:2 %switch_ln17 = switch i32 %precision_read, void %_Z14systolic_arrayP6ap_intILi8EES1_PS_ILi6EEPS_ILi4EEPS_ILi2EEPS_ILi32EEi.exit527, i32 0, void %sw.bb.i.7.i525, i32 1, void %sw.bb3.i.7.i520, i32 2, void %sw.bb7.i.7.i509, i32 3, void %sw.bb13.i.7.i498

]]></Node>
<StgValue><ssdm name="switch_ln17"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch._Z14systolic_arrayP6ap_intILi8EES1_PS_ILi6EEPS_ILi4EEPS_ILi2EEPS_ILi32EEi.exit527:0 %store_ln40 = store i7 %add_ln40, i7 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch._Z14systolic_arrayP6ap_intILi8EES1_PS_ILi6EEPS_ILi4EEPS_ILi2EEPS_ILi32EEi.exit527:1 %store_ln40 = store i4 %select_ln40_1, i4 %tr

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="196" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="36" op_0_bw="4">
<![CDATA[
for.inc81:9 %zext_ln40 = zext i4 %select_ln40_1

]]></Node>
<StgValue><ssdm name="zext_ln40"/></StgValue>
</operation>

<operation id="197" st_id="2" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
for.inc81:10 %empty_63 = mul i36 %zext_ln40, i36 %sext_ln39_cast

]]></Node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>

<operation id="198" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_Z14systolic_arrayP6ap_intILi8EES1_PS_ILi6EEPS_ILi4EEPS_ILi2EEPS_ILi32EEi.exit527:33 %add_ln41 = add i4 %select_ln40, i4 1

]]></Node>
<StgValue><ssdm name="add_ln41"/></StgValue>
</operation>

<operation id="199" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_Z14systolic_arrayP6ap_intILi8EES1_PS_ILi6EEPS_ILi4EEPS_ILi2EEPS_ILi32EEi.exit527:34 %icmp_ln41_1 = icmp_eq  i4 %add_ln41, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln41_1"/></StgValue>
</operation>

<operation id="200" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_Z14systolic_arrayP6ap_intILi8EES1_PS_ILi6EEPS_ILi4EEPS_ILi2EEPS_ILi32EEi.exit527:35 %br_ln41 = br i1 %icmp_ln41_1, void %new.latch._Z14systolic_arrayP6ap_intILi8EES1_PS_ILi6EEPS_ILi4EEPS_ILi2EEPS_ILi32EEi.exit527, void %last.iter._Z14systolic_arrayP6ap_intILi8EES1_PS_ILi6EEPS_ILi4EEPS_ILi2EEPS_ILi32EEi.exit527

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="201" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch._Z14systolic_arrayP6ap_intILi8EES1_PS_ILi6EEPS_ILi4EEPS_ILi2EEPS_ILi32EEi.exit527:2 %store_ln41 = store i4 %add_ln41, i4 %tc

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="202" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="0" op_0_bw="0">
<![CDATA[
new.latch._Z14systolic_arrayP6ap_intILi8EES1_PS_ILi6EEPS_ILi4EEPS_ILi2EEPS_ILi32EEi.exit527:3 %br_ln41 = br void %VITIS_LOOP_46_4

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="203" st_id="3" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
for.inc81:10 %empty_63 = mul i36 %zext_ln40, i36 %sext_ln39_cast

]]></Node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="204" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc81:2 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_40_2_VITIS_LOOP_41_3_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="205" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc81:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="206" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="62" op_0_bw="36">
<![CDATA[
for.inc81:11 %p_cast378 = sext i36 %empty_63

]]></Node>
<StgValue><ssdm name="p_cast378"/></StgValue>
</operation>

<operation id="207" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
for.inc81:12 %empty_64 = add i62 %p_cast378, i62 %phi_mul7_read

]]></Node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>

<operation id="208" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="64" op_0_bw="64" op_1_bw="62" op_2_bw="2">
<![CDATA[
for.inc81:13 %tmp_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %empty_64, i2 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="209" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc81:14 %empty_65 = add i64 %tmp_s, i64 %output_r_read

]]></Node>
<StgValue><ssdm name="empty_65"/></StgValue>
</operation>

<operation id="210" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:15 %trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_65, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="211" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="64" op_0_bw="62">
<![CDATA[
for.inc81:16 %sext_ln41 = sext i62 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln41"/></StgValue>
</operation>

<operation id="212" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc81:17 %gmem_addr = getelementptr i32 %gmem, i64 %sext_ln41

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="213" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="64" op_0_bw="36">
<![CDATA[
VITIS_LOOP_46_4.split:0 %p_cast396 = sext i36 %empty_63

]]></Node>
<StgValue><ssdm name="p_cast396"/></StgValue>
</operation>

<operation id="214" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="64" op_0_bw="4">
<![CDATA[
VITIS_LOOP_46_4.split:1 %zext_ln41 = zext i4 %select_ln40

]]></Node>
<StgValue><ssdm name="zext_ln41"/></StgValue>
</operation>

<operation id="215" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_4.split:4 %add_ln60 = add i64 %zext_ln41, i64 %input_r_read

]]></Node>
<StgValue><ssdm name="add_ln60"/></StgValue>
</operation>

<operation id="216" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_4.split:5 %add_ln60_1 = add i64 %add_ln60, i64 %p_cast396

]]></Node>
<StgValue><ssdm name="add_ln60_1"/></StgValue>
</operation>

<operation id="217" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_46_4.split:6 %trunc_ln60_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln60_1, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln60_1"/></StgValue>
</operation>

<operation id="218" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="64" op_0_bw="62">
<![CDATA[
VITIS_LOOP_46_4.split:7 %sext_ln60 = sext i62 %trunc_ln60_1

]]></Node>
<StgValue><ssdm name="sext_ln60"/></StgValue>
</operation>

<operation id="219" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_4.split:8 %gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln60

]]></Node>
<StgValue><ssdm name="gmem_addr_1"/></StgValue>
</operation>

<operation id="220" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="2" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_4.split:11 %trunc_ln60 = trunc i64 %add_ln60_1

]]></Node>
<StgValue><ssdm name="trunc_ln60"/></StgValue>
</operation>

<operation id="221" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_4.split:16 %add_ln60_2 = add i64 %p_cast396, i64 %input_r_read

]]></Node>
<StgValue><ssdm name="add_ln60_2"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="222" st_id="5" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
for.first.iter.VITIS_LOOP_46_4:0 %empty_62 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr, i64 8

]]></Node>
<StgValue><ssdm name="empty_62"/></StgValue>
</operation>

<operation id="223" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="0">
<![CDATA[
for.first.iter.VITIS_LOOP_46_4:1 %br_ln41 = br void %VITIS_LOOP_46_4.split

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="224" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="20" op_0_bw="19">
<![CDATA[
_Z14systolic_arrayP6ap_intILi8EES1_PS_ILi6EEPS_ILi4EEPS_ILi2EEPS_ILi32EEi.exit527:15 %sext_ln70_6 = sext i19 %add_ln70_6

]]></Node>
<StgValue><ssdm name="sext_ln70_6"/></StgValue>
</operation>

<operation id="225" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="20" op_0_bw="19">
<![CDATA[
_Z14systolic_arrayP6ap_intILi8EES1_PS_ILi6EEPS_ILi4EEPS_ILi2EEPS_ILi32EEi.exit527:29 %sext_ln70_13 = sext i19 %add_ln70_13

]]></Node>
<StgValue><ssdm name="sext_ln70_13"/></StgValue>
</operation>

<operation id="226" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
_Z14systolic_arrayP6ap_intILi8EES1_PS_ILi6EEPS_ILi4EEPS_ILi2EEPS_ILi32EEi.exit527:30 %sum = add i20 %sext_ln70_13, i20 %sext_ln70_6

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="227" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="33" op_0_bw="4">
<![CDATA[
VITIS_LOOP_46_4.split:2 %zext_ln41_1 = zext i4 %select_ln40

]]></Node>
<StgValue><ssdm name="zext_ln41_1"/></StgValue>
</operation>

<operation id="228" st_id="6" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_4.split:9 %gmem_load_64_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_64_req"/></StgValue>
</operation>

<operation id="229" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
VITIS_LOOP_46_4.split:17 %add_ln60_4 = add i33 %zext_ln41_1, i33 %sext_ln39_10_cast

]]></Node>
<StgValue><ssdm name="add_ln60_4"/></StgValue>
</operation>

<operation id="230" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="64" op_0_bw="33">
<![CDATA[
VITIS_LOOP_46_4.split:18 %sext_ln60_16 = sext i33 %add_ln60_4

]]></Node>
<StgValue><ssdm name="sext_ln60_16"/></StgValue>
</operation>

<operation id="231" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_4.split:19 %add_ln60_3 = add i64 %sext_ln60_16, i64 %add_ln60_2

]]></Node>
<StgValue><ssdm name="add_ln60_3"/></StgValue>
</operation>

<operation id="232" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_46_4.split:20 %trunc_ln60_5 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln60_3, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln60_5"/></StgValue>
</operation>

<operation id="233" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="62">
<![CDATA[
VITIS_LOOP_46_4.split:21 %sext_ln60_1 = sext i62 %trunc_ln60_5

]]></Node>
<StgValue><ssdm name="sext_ln60_1"/></StgValue>
</operation>

<operation id="234" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_4.split:22 %gmem_addr_2 = getelementptr i32 %gmem, i64 %sext_ln60_1

]]></Node>
<StgValue><ssdm name="gmem_addr_2"/></StgValue>
</operation>

<operation id="235" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="2" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_4.split:25 %trunc_ln60_17 = trunc i64 %add_ln60_3

]]></Node>
<StgValue><ssdm name="trunc_ln60_17"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="236" st_id="7" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_4.split:9 %gmem_load_64_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_64_req"/></StgValue>
</operation>

<operation id="237" st_id="7" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_46_4.split:23 %gmem_load_65_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_65_req"/></StgValue>
</operation>

<operation id="238" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
VITIS_LOOP_46_4.split:30 %add_ln60_6 = add i33 %zext_ln41_1, i33 %sext_ln39_11_cast

]]></Node>
<StgValue><ssdm name="add_ln60_6"/></StgValue>
</operation>

<operation id="239" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="64" op_0_bw="33">
<![CDATA[
VITIS_LOOP_46_4.split:31 %sext_ln60_17 = sext i33 %add_ln60_6

]]></Node>
<StgValue><ssdm name="sext_ln60_17"/></StgValue>
</operation>

<operation id="240" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_4.split:32 %add_ln60_5 = add i64 %sext_ln60_17, i64 %add_ln60_2

]]></Node>
<StgValue><ssdm name="add_ln60_5"/></StgValue>
</operation>

<operation id="241" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_46_4.split:33 %trunc_ln60_9 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln60_5, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln60_9"/></StgValue>
</operation>

<operation id="242" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="64" op_0_bw="62">
<![CDATA[
VITIS_LOOP_46_4.split:34 %sext_ln60_2 = sext i62 %trunc_ln60_9

]]></Node>
<StgValue><ssdm name="sext_ln60_2"/></StgValue>
</operation>

<operation id="243" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_4.split:35 %gmem_addr_3 = getelementptr i32 %gmem, i64 %sext_ln60_2

]]></Node>
<StgValue><ssdm name="gmem_addr_3"/></StgValue>
</operation>

<operation id="244" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="2" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_4.split:38 %trunc_ln60_19 = trunc i64 %add_ln60_5

]]></Node>
<StgValue><ssdm name="trunc_ln60_19"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="245" st_id="8" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_4.split:9 %gmem_load_64_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_64_req"/></StgValue>
</operation>

<operation id="246" st_id="8" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_46_4.split:23 %gmem_load_65_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_65_req"/></StgValue>
</operation>

<operation id="247" st_id="8" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_46_4.split:36 %gmem_load_66_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_66_req"/></StgValue>
</operation>

<operation id="248" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
VITIS_LOOP_46_4.split:43 %add_ln60_8 = add i33 %zext_ln41_1, i33 %sext_ln39_12_cast

]]></Node>
<StgValue><ssdm name="add_ln60_8"/></StgValue>
</operation>

<operation id="249" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="64" op_0_bw="33">
<![CDATA[
VITIS_LOOP_46_4.split:44 %sext_ln60_18 = sext i33 %add_ln60_8

]]></Node>
<StgValue><ssdm name="sext_ln60_18"/></StgValue>
</operation>

<operation id="250" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_4.split:45 %add_ln60_7 = add i64 %sext_ln60_18, i64 %add_ln60_2

]]></Node>
<StgValue><ssdm name="add_ln60_7"/></StgValue>
</operation>

<operation id="251" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_46_4.split:46 %trunc_ln60_s = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln60_7, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln60_s"/></StgValue>
</operation>

<operation id="252" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="64" op_0_bw="62">
<![CDATA[
VITIS_LOOP_46_4.split:47 %sext_ln60_3 = sext i62 %trunc_ln60_s

]]></Node>
<StgValue><ssdm name="sext_ln60_3"/></StgValue>
</operation>

<operation id="253" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_4.split:48 %gmem_addr_4 = getelementptr i32 %gmem, i64 %sext_ln60_3

]]></Node>
<StgValue><ssdm name="gmem_addr_4"/></StgValue>
</operation>

<operation id="254" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="2" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_4.split:51 %trunc_ln60_21 = trunc i64 %add_ln60_7

]]></Node>
<StgValue><ssdm name="trunc_ln60_21"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="255" st_id="9" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_4.split:9 %gmem_load_64_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_64_req"/></StgValue>
</operation>

<operation id="256" st_id="9" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_46_4.split:23 %gmem_load_65_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_65_req"/></StgValue>
</operation>

<operation id="257" st_id="9" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_46_4.split:36 %gmem_load_66_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_66_req"/></StgValue>
</operation>

<operation id="258" st_id="9" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_46_4.split:49 %gmem_load_67_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_67_req"/></StgValue>
</operation>

<operation id="259" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
VITIS_LOOP_46_4.split:56 %add_ln60_10 = add i33 %zext_ln41_1, i33 %sext_ln39_13_cast

]]></Node>
<StgValue><ssdm name="add_ln60_10"/></StgValue>
</operation>

<operation id="260" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="64" op_0_bw="33">
<![CDATA[
VITIS_LOOP_46_4.split:57 %sext_ln60_19 = sext i33 %add_ln60_10

]]></Node>
<StgValue><ssdm name="sext_ln60_19"/></StgValue>
</operation>

<operation id="261" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_4.split:58 %add_ln60_9 = add i64 %sext_ln60_19, i64 %add_ln60_2

]]></Node>
<StgValue><ssdm name="add_ln60_9"/></StgValue>
</operation>

<operation id="262" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_46_4.split:59 %trunc_ln60_2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln60_9, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln60_2"/></StgValue>
</operation>

<operation id="263" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="64" op_0_bw="62">
<![CDATA[
VITIS_LOOP_46_4.split:60 %sext_ln60_4 = sext i62 %trunc_ln60_2

]]></Node>
<StgValue><ssdm name="sext_ln60_4"/></StgValue>
</operation>

<operation id="264" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_4.split:61 %gmem_addr_5 = getelementptr i32 %gmem, i64 %sext_ln60_4

]]></Node>
<StgValue><ssdm name="gmem_addr_5"/></StgValue>
</operation>

<operation id="265" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="2" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_4.split:64 %trunc_ln60_23 = trunc i64 %add_ln60_9

]]></Node>
<StgValue><ssdm name="trunc_ln60_23"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="266" st_id="10" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_4.split:9 %gmem_load_64_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_64_req"/></StgValue>
</operation>

<operation id="267" st_id="10" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_46_4.split:23 %gmem_load_65_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_65_req"/></StgValue>
</operation>

<operation id="268" st_id="10" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_46_4.split:36 %gmem_load_66_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_66_req"/></StgValue>
</operation>

<operation id="269" st_id="10" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_46_4.split:49 %gmem_load_67_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_67_req"/></StgValue>
</operation>

<operation id="270" st_id="10" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_46_4.split:62 %gmem_load_68_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_68_req"/></StgValue>
</operation>

<operation id="271" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
VITIS_LOOP_46_4.split:69 %add_ln60_12 = add i33 %zext_ln41_1, i33 %sext_ln39_14_cast

]]></Node>
<StgValue><ssdm name="add_ln60_12"/></StgValue>
</operation>

<operation id="272" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="64" op_0_bw="33">
<![CDATA[
VITIS_LOOP_46_4.split:70 %sext_ln60_20 = sext i33 %add_ln60_12

]]></Node>
<StgValue><ssdm name="sext_ln60_20"/></StgValue>
</operation>

<operation id="273" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_4.split:71 %add_ln60_11 = add i64 %sext_ln60_20, i64 %add_ln60_2

]]></Node>
<StgValue><ssdm name="add_ln60_11"/></StgValue>
</operation>

<operation id="274" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_46_4.split:72 %trunc_ln60_3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln60_11, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln60_3"/></StgValue>
</operation>

<operation id="275" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="64" op_0_bw="62">
<![CDATA[
VITIS_LOOP_46_4.split:73 %sext_ln60_5 = sext i62 %trunc_ln60_3

]]></Node>
<StgValue><ssdm name="sext_ln60_5"/></StgValue>
</operation>

<operation id="276" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_4.split:74 %gmem_addr_6 = getelementptr i32 %gmem, i64 %sext_ln60_5

]]></Node>
<StgValue><ssdm name="gmem_addr_6"/></StgValue>
</operation>

<operation id="277" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="2" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_4.split:77 %trunc_ln60_25 = trunc i64 %add_ln60_11

]]></Node>
<StgValue><ssdm name="trunc_ln60_25"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="278" st_id="11" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_4.split:9 %gmem_load_64_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_64_req"/></StgValue>
</operation>

<operation id="279" st_id="11" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_46_4.split:23 %gmem_load_65_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_65_req"/></StgValue>
</operation>

<operation id="280" st_id="11" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_46_4.split:36 %gmem_load_66_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_66_req"/></StgValue>
</operation>

<operation id="281" st_id="11" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_46_4.split:49 %gmem_load_67_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_67_req"/></StgValue>
</operation>

<operation id="282" st_id="11" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_46_4.split:62 %gmem_load_68_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_68_req"/></StgValue>
</operation>

<operation id="283" st_id="11" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_46_4.split:75 %gmem_load_69_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_69_req"/></StgValue>
</operation>

<operation id="284" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
VITIS_LOOP_46_4.split:82 %add_ln60_14 = add i33 %zext_ln41_1, i33 %sext_ln39_15_cast

]]></Node>
<StgValue><ssdm name="add_ln60_14"/></StgValue>
</operation>

<operation id="285" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="64" op_0_bw="33">
<![CDATA[
VITIS_LOOP_46_4.split:83 %sext_ln60_21 = sext i33 %add_ln60_14

]]></Node>
<StgValue><ssdm name="sext_ln60_21"/></StgValue>
</operation>

<operation id="286" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_4.split:84 %add_ln60_13 = add i64 %sext_ln60_21, i64 %add_ln60_2

]]></Node>
<StgValue><ssdm name="add_ln60_13"/></StgValue>
</operation>

<operation id="287" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_46_4.split:85 %trunc_ln60_4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln60_13, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln60_4"/></StgValue>
</operation>

<operation id="288" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="64" op_0_bw="62">
<![CDATA[
VITIS_LOOP_46_4.split:86 %sext_ln60_6 = sext i62 %trunc_ln60_4

]]></Node>
<StgValue><ssdm name="sext_ln60_6"/></StgValue>
</operation>

<operation id="289" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_4.split:87 %gmem_addr_7 = getelementptr i32 %gmem, i64 %sext_ln60_6

]]></Node>
<StgValue><ssdm name="gmem_addr_7"/></StgValue>
</operation>

<operation id="290" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="2" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_4.split:90 %trunc_ln60_27 = trunc i64 %add_ln60_13

]]></Node>
<StgValue><ssdm name="trunc_ln60_27"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="291" st_id="12" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_4.split:9 %gmem_load_64_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_64_req"/></StgValue>
</operation>

<operation id="292" st_id="12" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_46_4.split:23 %gmem_load_65_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_65_req"/></StgValue>
</operation>

<operation id="293" st_id="12" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_46_4.split:36 %gmem_load_66_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_66_req"/></StgValue>
</operation>

<operation id="294" st_id="12" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_46_4.split:49 %gmem_load_67_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_67_req"/></StgValue>
</operation>

<operation id="295" st_id="12" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_46_4.split:62 %gmem_load_68_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_68_req"/></StgValue>
</operation>

<operation id="296" st_id="12" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_46_4.split:75 %gmem_load_69_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_69_req"/></StgValue>
</operation>

<operation id="297" st_id="12" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_46_4.split:88 %gmem_load_70_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_70_req"/></StgValue>
</operation>

<operation id="298" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
VITIS_LOOP_46_4.split:95 %add_ln60_16 = add i33 %zext_ln41_1, i33 %sext_ln39_16_cast

]]></Node>
<StgValue><ssdm name="add_ln60_16"/></StgValue>
</operation>

<operation id="299" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="64" op_0_bw="33">
<![CDATA[
VITIS_LOOP_46_4.split:96 %sext_ln60_22 = sext i33 %add_ln60_16

]]></Node>
<StgValue><ssdm name="sext_ln60_22"/></StgValue>
</operation>

<operation id="300" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_4.split:97 %add_ln60_15 = add i64 %sext_ln60_22, i64 %add_ln60_2

]]></Node>
<StgValue><ssdm name="add_ln60_15"/></StgValue>
</operation>

<operation id="301" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_46_4.split:98 %trunc_ln60_6 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln60_15, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln60_6"/></StgValue>
</operation>

<operation id="302" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="64" op_0_bw="62">
<![CDATA[
VITIS_LOOP_46_4.split:99 %sext_ln60_7 = sext i62 %trunc_ln60_6

]]></Node>
<StgValue><ssdm name="sext_ln60_7"/></StgValue>
</operation>

<operation id="303" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_4.split:100 %gmem_addr_8 = getelementptr i32 %gmem, i64 %sext_ln60_7

]]></Node>
<StgValue><ssdm name="gmem_addr_8"/></StgValue>
</operation>

<operation id="304" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="2" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_4.split:103 %trunc_ln60_29 = trunc i64 %add_ln60_15

]]></Node>
<StgValue><ssdm name="trunc_ln60_29"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="305" st_id="13" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_4.split:9 %gmem_load_64_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_64_req"/></StgValue>
</operation>

<operation id="306" st_id="13" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_46_4.split:23 %gmem_load_65_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_65_req"/></StgValue>
</operation>

<operation id="307" st_id="13" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_46_4.split:36 %gmem_load_66_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_66_req"/></StgValue>
</operation>

<operation id="308" st_id="13" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_46_4.split:49 %gmem_load_67_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_67_req"/></StgValue>
</operation>

<operation id="309" st_id="13" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_46_4.split:62 %gmem_load_68_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_68_req"/></StgValue>
</operation>

<operation id="310" st_id="13" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_46_4.split:75 %gmem_load_69_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_69_req"/></StgValue>
</operation>

<operation id="311" st_id="13" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_46_4.split:88 %gmem_load_70_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_70_req"/></StgValue>
</operation>

<operation id="312" st_id="13" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_46_4.split:101 %gmem_load_71_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_71_req"/></StgValue>
</operation>

<operation id="313" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
VITIS_LOOP_46_4.split:108 %add_ln60_18 = add i33 %zext_ln41_1, i33 %sext_ln39_2_cast

]]></Node>
<StgValue><ssdm name="add_ln60_18"/></StgValue>
</operation>

<operation id="314" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="64" op_0_bw="33">
<![CDATA[
VITIS_LOOP_46_4.split:109 %sext_ln60_23 = sext i33 %add_ln60_18

]]></Node>
<StgValue><ssdm name="sext_ln60_23"/></StgValue>
</operation>

<operation id="315" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_4.split:110 %add_ln60_17 = add i64 %sext_ln60_23, i64 %add_ln60_2

]]></Node>
<StgValue><ssdm name="add_ln60_17"/></StgValue>
</operation>

<operation id="316" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_46_4.split:111 %trunc_ln60_7 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln60_17, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln60_7"/></StgValue>
</operation>

<operation id="317" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="64" op_0_bw="62">
<![CDATA[
VITIS_LOOP_46_4.split:112 %sext_ln60_8 = sext i62 %trunc_ln60_7

]]></Node>
<StgValue><ssdm name="sext_ln60_8"/></StgValue>
</operation>

<operation id="318" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_4.split:113 %gmem_addr_9 = getelementptr i32 %gmem, i64 %sext_ln60_8

]]></Node>
<StgValue><ssdm name="gmem_addr_9"/></StgValue>
</operation>

<operation id="319" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="2" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_4.split:116 %trunc_ln60_31 = trunc i64 %add_ln60_17

]]></Node>
<StgValue><ssdm name="trunc_ln60_31"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="320" st_id="14" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_46_4.split:10 %gmem_addr_1_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_1

]]></Node>
<StgValue><ssdm name="gmem_addr_1_read"/></StgValue>
</operation>

<operation id="321" st_id="14" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_46_4.split:23 %gmem_load_65_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_65_req"/></StgValue>
</operation>

<operation id="322" st_id="14" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_46_4.split:36 %gmem_load_66_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_66_req"/></StgValue>
</operation>

<operation id="323" st_id="14" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_46_4.split:49 %gmem_load_67_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_67_req"/></StgValue>
</operation>

<operation id="324" st_id="14" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_46_4.split:62 %gmem_load_68_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_68_req"/></StgValue>
</operation>

<operation id="325" st_id="14" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_46_4.split:75 %gmem_load_69_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_69_req"/></StgValue>
</operation>

<operation id="326" st_id="14" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_46_4.split:88 %gmem_load_70_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_70_req"/></StgValue>
</operation>

<operation id="327" st_id="14" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_46_4.split:101 %gmem_load_71_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_71_req"/></StgValue>
</operation>

<operation id="328" st_id="14" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_46_4.split:114 %gmem_load_72_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_72_req"/></StgValue>
</operation>

<operation id="329" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
VITIS_LOOP_46_4.split:121 %add_ln60_20 = add i33 %zext_ln41_1, i33 %sext_ln39_3_cast

]]></Node>
<StgValue><ssdm name="add_ln60_20"/></StgValue>
</operation>

<operation id="330" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="64" op_0_bw="33">
<![CDATA[
VITIS_LOOP_46_4.split:122 %sext_ln60_24 = sext i33 %add_ln60_20

]]></Node>
<StgValue><ssdm name="sext_ln60_24"/></StgValue>
</operation>

<operation id="331" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_4.split:123 %add_ln60_19 = add i64 %sext_ln60_24, i64 %add_ln60_2

]]></Node>
<StgValue><ssdm name="add_ln60_19"/></StgValue>
</operation>

<operation id="332" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_46_4.split:124 %trunc_ln60_8 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln60_19, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln60_8"/></StgValue>
</operation>

<operation id="333" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="64" op_0_bw="62">
<![CDATA[
VITIS_LOOP_46_4.split:125 %sext_ln60_9 = sext i62 %trunc_ln60_8

]]></Node>
<StgValue><ssdm name="sext_ln60_9"/></StgValue>
</operation>

<operation id="334" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_4.split:126 %gmem_addr_10 = getelementptr i32 %gmem, i64 %sext_ln60_9

]]></Node>
<StgValue><ssdm name="gmem_addr_10"/></StgValue>
</operation>

<operation id="335" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="2" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_4.split:129 %trunc_ln60_33 = trunc i64 %add_ln60_19

]]></Node>
<StgValue><ssdm name="trunc_ln60_33"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="336" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
VITIS_LOOP_46_4.split:12 %shl_ln = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln60, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="337" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_46_4.split:13 %zext_ln60 = zext i5 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln60"/></StgValue>
</operation>

<operation id="338" st_id="15" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_46_4.split:14 %lshr_ln60 = lshr i32 %gmem_addr_1_read, i32 %zext_ln60

]]></Node>
<StgValue><ssdm name="lshr_ln60"/></StgValue>
</operation>

<operation id="339" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="8" op_0_bw="32">
<![CDATA[
VITIS_LOOP_46_4.split:15 %act_15 = trunc i32 %lshr_ln60

]]></Node>
<StgValue><ssdm name="act_15"/></StgValue>
</operation>

<operation id="340" st_id="15" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_46_4.split:24 %gmem_addr_2_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_2

]]></Node>
<StgValue><ssdm name="gmem_addr_2_read"/></StgValue>
</operation>

<operation id="341" st_id="15" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_46_4.split:36 %gmem_load_66_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_66_req"/></StgValue>
</operation>

<operation id="342" st_id="15" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_46_4.split:49 %gmem_load_67_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_67_req"/></StgValue>
</operation>

<operation id="343" st_id="15" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_46_4.split:62 %gmem_load_68_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_68_req"/></StgValue>
</operation>

<operation id="344" st_id="15" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_46_4.split:75 %gmem_load_69_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_69_req"/></StgValue>
</operation>

<operation id="345" st_id="15" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_46_4.split:88 %gmem_load_70_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_70_req"/></StgValue>
</operation>

<operation id="346" st_id="15" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_46_4.split:101 %gmem_load_71_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_71_req"/></StgValue>
</operation>

<operation id="347" st_id="15" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_46_4.split:114 %gmem_load_72_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_72_req"/></StgValue>
</operation>

<operation id="348" st_id="15" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_46_4.split:127 %gmem_load_73_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_73_req"/></StgValue>
</operation>

<operation id="349" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
VITIS_LOOP_46_4.split:134 %add_ln60_22 = add i33 %zext_ln41_1, i33 %sext_ln39_4_cast

]]></Node>
<StgValue><ssdm name="add_ln60_22"/></StgValue>
</operation>

<operation id="350" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="64" op_0_bw="33">
<![CDATA[
VITIS_LOOP_46_4.split:135 %sext_ln60_25 = sext i33 %add_ln60_22

]]></Node>
<StgValue><ssdm name="sext_ln60_25"/></StgValue>
</operation>

<operation id="351" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_4.split:136 %add_ln60_21 = add i64 %sext_ln60_25, i64 %add_ln60_2

]]></Node>
<StgValue><ssdm name="add_ln60_21"/></StgValue>
</operation>

<operation id="352" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_46_4.split:137 %trunc_ln60_10 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln60_21, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln60_10"/></StgValue>
</operation>

<operation id="353" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="64" op_0_bw="62">
<![CDATA[
VITIS_LOOP_46_4.split:138 %sext_ln60_10 = sext i62 %trunc_ln60_10

]]></Node>
<StgValue><ssdm name="sext_ln60_10"/></StgValue>
</operation>

<operation id="354" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_4.split:139 %gmem_addr_11 = getelementptr i32 %gmem, i64 %sext_ln60_10

]]></Node>
<StgValue><ssdm name="gmem_addr_11"/></StgValue>
</operation>

<operation id="355" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="2" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_4.split:142 %trunc_ln60_35 = trunc i64 %add_ln60_21

]]></Node>
<StgValue><ssdm name="trunc_ln60_35"/></StgValue>
</operation>

<operation id="356" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="2" op_0_bw="32">
<![CDATA[
sw.bb13.i.i:0 %a0_1 = trunc i32 %lshr_ln60

]]></Node>
<StgValue><ssdm name="a0_1"/></StgValue>
</operation>

<operation id="357" st_id="15" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
sw.bb13.i.i:1 %acc_1 = mul i2 %tmp_30, i2 %a0_1

]]></Node>
<StgValue><ssdm name="acc_1"/></StgValue>
</operation>

<operation id="358" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="4" op_0_bw="32">
<![CDATA[
sw.bb7.i.i:0 %a0 = trunc i32 %lshr_ln60

]]></Node>
<StgValue><ssdm name="a0"/></StgValue>
</operation>

<operation id="359" st_id="15" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
sw.bb7.i.i:1 %acc = mul i4 %tmp_31, i4 %a0

]]></Node>
<StgValue><ssdm name="acc"/></StgValue>
</operation>

<operation id="360" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb3.i.i:0 %ah = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %lshr_ln60, i32 2, i32 5

]]></Node>
<StgValue><ssdm name="ah"/></StgValue>
</operation>

<operation id="361" st_id="15" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
sw.bb3.i.i:1 %mul_ln18 = mul i4 %bh_read, i4 %ah

]]></Node>
<StgValue><ssdm name="mul_ln18"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="362" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
VITIS_LOOP_46_4.split:26 %shl_ln60_1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln60_17, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln60_1"/></StgValue>
</operation>

<operation id="363" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_46_4.split:27 %zext_ln60_1 = zext i5 %shl_ln60_1

]]></Node>
<StgValue><ssdm name="zext_ln60_1"/></StgValue>
</operation>

<operation id="364" st_id="16" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_46_4.split:28 %lshr_ln60_1 = lshr i32 %gmem_addr_2_read, i32 %zext_ln60_1

]]></Node>
<StgValue><ssdm name="lshr_ln60_1"/></StgValue>
</operation>

<operation id="365" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="8" op_0_bw="32">
<![CDATA[
VITIS_LOOP_46_4.split:29 %a_1 = trunc i32 %lshr_ln60_1

]]></Node>
<StgValue><ssdm name="a_1"/></StgValue>
</operation>

<operation id="366" st_id="16" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_46_4.split:37 %gmem_addr_3_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_3

]]></Node>
<StgValue><ssdm name="gmem_addr_3_read"/></StgValue>
</operation>

<operation id="367" st_id="16" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_46_4.split:49 %gmem_load_67_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_67_req"/></StgValue>
</operation>

<operation id="368" st_id="16" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_46_4.split:62 %gmem_load_68_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_68_req"/></StgValue>
</operation>

<operation id="369" st_id="16" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_46_4.split:75 %gmem_load_69_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_69_req"/></StgValue>
</operation>

<operation id="370" st_id="16" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_46_4.split:88 %gmem_load_70_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_70_req"/></StgValue>
</operation>

<operation id="371" st_id="16" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_46_4.split:101 %gmem_load_71_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_71_req"/></StgValue>
</operation>

<operation id="372" st_id="16" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_46_4.split:114 %gmem_load_72_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_72_req"/></StgValue>
</operation>

<operation id="373" st_id="16" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_46_4.split:127 %gmem_load_73_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_73_req"/></StgValue>
</operation>

<operation id="374" st_id="16" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_46_4.split:140 %gmem_load_74_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_74_req"/></StgValue>
</operation>

<operation id="375" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
VITIS_LOOP_46_4.split:147 %add_ln60_24 = add i33 %zext_ln41_1, i33 %sext_ln39_5_cast

]]></Node>
<StgValue><ssdm name="add_ln60_24"/></StgValue>
</operation>

<operation id="376" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="64" op_0_bw="33">
<![CDATA[
VITIS_LOOP_46_4.split:148 %sext_ln60_26 = sext i33 %add_ln60_24

]]></Node>
<StgValue><ssdm name="sext_ln60_26"/></StgValue>
</operation>

<operation id="377" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_4.split:149 %add_ln60_23 = add i64 %sext_ln60_26, i64 %add_ln60_2

]]></Node>
<StgValue><ssdm name="add_ln60_23"/></StgValue>
</operation>

<operation id="378" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_46_4.split:150 %trunc_ln60_11 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln60_23, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln60_11"/></StgValue>
</operation>

<operation id="379" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="64" op_0_bw="62">
<![CDATA[
VITIS_LOOP_46_4.split:151 %sext_ln60_11 = sext i62 %trunc_ln60_11

]]></Node>
<StgValue><ssdm name="sext_ln60_11"/></StgValue>
</operation>

<operation id="380" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_4.split:152 %gmem_addr_12 = getelementptr i32 %gmem, i64 %sext_ln60_11

]]></Node>
<StgValue><ssdm name="gmem_addr_12"/></StgValue>
</operation>

<operation id="381" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="2" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_4.split:155 %trunc_ln60_37 = trunc i64 %add_ln60_23

]]></Node>
<StgValue><ssdm name="trunc_ln60_37"/></StgValue>
</operation>

<operation id="382" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
VITIS_LOOP_46_4.split:160 %add_ln60_26 = add i33 %zext_ln41_1, i33 %sext_ln39_6_cast

]]></Node>
<StgValue><ssdm name="add_ln60_26"/></StgValue>
</operation>

<operation id="383" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="64" op_0_bw="33">
<![CDATA[
VITIS_LOOP_46_4.split:161 %sext_ln60_27 = sext i33 %add_ln60_26

]]></Node>
<StgValue><ssdm name="sext_ln60_27"/></StgValue>
</operation>

<operation id="384" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_4.split:162 %add_ln60_25 = add i64 %sext_ln60_27, i64 %add_ln60_2

]]></Node>
<StgValue><ssdm name="add_ln60_25"/></StgValue>
</operation>

<operation id="385" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_46_4.split:163 %trunc_ln60_12 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln60_25, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln60_12"/></StgValue>
</operation>

<operation id="386" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="64" op_0_bw="62">
<![CDATA[
VITIS_LOOP_46_4.split:164 %sext_ln60_12 = sext i62 %trunc_ln60_12

]]></Node>
<StgValue><ssdm name="sext_ln60_12"/></StgValue>
</operation>

<operation id="387" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_4.split:165 %gmem_addr_13 = getelementptr i32 %gmem, i64 %sext_ln60_12

]]></Node>
<StgValue><ssdm name="gmem_addr_13"/></StgValue>
</operation>

<operation id="388" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="2" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_4.split:168 %trunc_ln60_39 = trunc i64 %add_ln60_25

]]></Node>
<StgValue><ssdm name="trunc_ln60_39"/></StgValue>
</operation>

<operation id="389" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
VITIS_LOOP_46_4.split:173 %add_ln60_28 = add i33 %zext_ln41_1, i33 %sext_ln39_7_cast

]]></Node>
<StgValue><ssdm name="add_ln60_28"/></StgValue>
</operation>

<operation id="390" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="64" op_0_bw="33">
<![CDATA[
VITIS_LOOP_46_4.split:174 %sext_ln60_28 = sext i33 %add_ln60_28

]]></Node>
<StgValue><ssdm name="sext_ln60_28"/></StgValue>
</operation>

<operation id="391" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_4.split:175 %add_ln60_27 = add i64 %sext_ln60_28, i64 %add_ln60_2

]]></Node>
<StgValue><ssdm name="add_ln60_27"/></StgValue>
</operation>

<operation id="392" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_46_4.split:176 %trunc_ln60_13 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln60_27, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln60_13"/></StgValue>
</operation>

<operation id="393" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="64" op_0_bw="62">
<![CDATA[
VITIS_LOOP_46_4.split:177 %sext_ln60_13 = sext i62 %trunc_ln60_13

]]></Node>
<StgValue><ssdm name="sext_ln60_13"/></StgValue>
</operation>

<operation id="394" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_4.split:178 %gmem_addr_14 = getelementptr i32 %gmem, i64 %sext_ln60_13

]]></Node>
<StgValue><ssdm name="gmem_addr_14"/></StgValue>
</operation>

<operation id="395" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="2" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_4.split:181 %trunc_ln60_41 = trunc i64 %add_ln60_27

]]></Node>
<StgValue><ssdm name="trunc_ln60_41"/></StgValue>
</operation>

<operation id="396" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
VITIS_LOOP_46_4.split:186 %add_ln60_30 = add i33 %zext_ln41_1, i33 %sext_ln39_8_cast

]]></Node>
<StgValue><ssdm name="add_ln60_30"/></StgValue>
</operation>

<operation id="397" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="64" op_0_bw="33">
<![CDATA[
VITIS_LOOP_46_4.split:187 %sext_ln60_29 = sext i33 %add_ln60_30

]]></Node>
<StgValue><ssdm name="sext_ln60_29"/></StgValue>
</operation>

<operation id="398" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_4.split:188 %add_ln60_29 = add i64 %sext_ln60_29, i64 %add_ln60_2

]]></Node>
<StgValue><ssdm name="add_ln60_29"/></StgValue>
</operation>

<operation id="399" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_46_4.split:189 %trunc_ln60_14 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln60_29, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln60_14"/></StgValue>
</operation>

<operation id="400" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="64" op_0_bw="62">
<![CDATA[
VITIS_LOOP_46_4.split:190 %sext_ln60_14 = sext i62 %trunc_ln60_14

]]></Node>
<StgValue><ssdm name="sext_ln60_14"/></StgValue>
</operation>

<operation id="401" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_4.split:191 %gmem_addr_15 = getelementptr i32 %gmem, i64 %sext_ln60_14

]]></Node>
<StgValue><ssdm name="gmem_addr_15"/></StgValue>
</operation>

<operation id="402" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="2" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_4.split:194 %trunc_ln60_43 = trunc i64 %add_ln60_29

]]></Node>
<StgValue><ssdm name="trunc_ln60_43"/></StgValue>
</operation>

<operation id="403" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
VITIS_LOOP_46_4.split:199 %add_ln60_32 = add i33 %zext_ln41_1, i33 %sext_ln39_9_cast

]]></Node>
<StgValue><ssdm name="add_ln60_32"/></StgValue>
</operation>

<operation id="404" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="33">
<![CDATA[
VITIS_LOOP_46_4.split:200 %sext_ln60_30 = sext i33 %add_ln60_32

]]></Node>
<StgValue><ssdm name="sext_ln60_30"/></StgValue>
</operation>

<operation id="405" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_4.split:201 %add_ln60_31 = add i64 %sext_ln60_30, i64 %add_ln60_2

]]></Node>
<StgValue><ssdm name="add_ln60_31"/></StgValue>
</operation>

<operation id="406" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_46_4.split:202 %trunc_ln60_15 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln60_31, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln60_15"/></StgValue>
</operation>

<operation id="407" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="64" op_0_bw="62">
<![CDATA[
VITIS_LOOP_46_4.split:203 %sext_ln60_15 = sext i62 %trunc_ln60_15

]]></Node>
<StgValue><ssdm name="sext_ln60_15"/></StgValue>
</operation>

<operation id="408" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_4.split:204 %gmem_addr_16 = getelementptr i32 %gmem, i64 %sext_ln60_15

]]></Node>
<StgValue><ssdm name="gmem_addr_16"/></StgValue>
</operation>

<operation id="409" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="2" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_4.split:207 %trunc_ln60_45 = trunc i64 %add_ln60_31

]]></Node>
<StgValue><ssdm name="trunc_ln60_45"/></StgValue>
</operation>

<operation id="410" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="0">
<![CDATA[
sw.bb13.i.i:3 %br_ln21 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="411" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="0" op_0_bw="0">
<![CDATA[
sw.bb7.i.i:3 %br_ln20 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="412" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="0" op_0_bw="0">
<![CDATA[
sw.bb3.i.i:4 %br_ln19 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="413" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="16" op_0_bw="8">
<![CDATA[
sw.bb.i.i:0 %sext_ln9 = sext i8 %act_15

]]></Node>
<StgValue><ssdm name="sext_ln9"/></StgValue>
</operation>

<operation id="414" st_id="16" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
sw.bb.i.i:1 %mul_ln9 = mul i16 %sext_ln9, i16 %w8_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln9"/></StgValue>
</operation>

<operation id="415" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="0" op_0_bw="0">
<![CDATA[
sw.bb.i.i:2 %br_ln18 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="416" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="2" op_0_bw="32">
<![CDATA[
sw.bb13.i.1.i:0 %a0_3 = trunc i32 %lshr_ln60_1

]]></Node>
<StgValue><ssdm name="a0_3"/></StgValue>
</operation>

<operation id="417" st_id="16" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
sw.bb13.i.1.i:1 %acc_3 = mul i2 %tmp_29, i2 %a0_3

]]></Node>
<StgValue><ssdm name="acc_3"/></StgValue>
</operation>

<operation id="418" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="4" op_0_bw="32">
<![CDATA[
sw.bb7.i.1.i:0 %a0_2 = trunc i32 %lshr_ln60_1

]]></Node>
<StgValue><ssdm name="a0_2"/></StgValue>
</operation>

<operation id="419" st_id="16" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
sw.bb7.i.1.i:1 %acc_2 = mul i4 %tmp_28, i4 %a0_2

]]></Node>
<StgValue><ssdm name="acc_2"/></StgValue>
</operation>

<operation id="420" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb3.i.1.i:0 %ah_1 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %lshr_ln60_1, i32 2, i32 5

]]></Node>
<StgValue><ssdm name="ah_1"/></StgValue>
</operation>

<operation id="421" st_id="16" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
sw.bb3.i.1.i:1 %mul_ln18_1 = mul i4 %bh_1_read, i4 %ah_1

]]></Node>
<StgValue><ssdm name="mul_ln18_1"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="422" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
VITIS_LOOP_46_4.split:39 %shl_ln60_2 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln60_19, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln60_2"/></StgValue>
</operation>

<operation id="423" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_46_4.split:40 %zext_ln60_2 = zext i5 %shl_ln60_2

]]></Node>
<StgValue><ssdm name="zext_ln60_2"/></StgValue>
</operation>

<operation id="424" st_id="17" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_46_4.split:41 %lshr_ln60_2 = lshr i32 %gmem_addr_3_read, i32 %zext_ln60_2

]]></Node>
<StgValue><ssdm name="lshr_ln60_2"/></StgValue>
</operation>

<operation id="425" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="8" op_0_bw="32">
<![CDATA[
VITIS_LOOP_46_4.split:42 %a_2 = trunc i32 %lshr_ln60_2

]]></Node>
<StgValue><ssdm name="a_2"/></StgValue>
</operation>

<operation id="426" st_id="17" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_46_4.split:50 %gmem_addr_4_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_4

]]></Node>
<StgValue><ssdm name="gmem_addr_4_read"/></StgValue>
</operation>

<operation id="427" st_id="17" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_46_4.split:62 %gmem_load_68_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_68_req"/></StgValue>
</operation>

<operation id="428" st_id="17" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_46_4.split:75 %gmem_load_69_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_69_req"/></StgValue>
</operation>

<operation id="429" st_id="17" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_46_4.split:88 %gmem_load_70_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_70_req"/></StgValue>
</operation>

<operation id="430" st_id="17" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_46_4.split:101 %gmem_load_71_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_71_req"/></StgValue>
</operation>

<operation id="431" st_id="17" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_46_4.split:114 %gmem_load_72_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_72_req"/></StgValue>
</operation>

<operation id="432" st_id="17" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_46_4.split:127 %gmem_load_73_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_73_req"/></StgValue>
</operation>

<operation id="433" st_id="17" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_46_4.split:140 %gmem_load_74_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_74_req"/></StgValue>
</operation>

<operation id="434" st_id="17" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_46_4.split:153 %gmem_load_75_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_75_req"/></StgValue>
</operation>

<operation id="435" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="16" op_0_bw="2">
<![CDATA[
sw.bb13.i.i:2 %zext_ln49 = zext i2 %acc_1

]]></Node>
<StgValue><ssdm name="zext_ln49"/></StgValue>
</operation>

<operation id="436" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="16" op_0_bw="4">
<![CDATA[
sw.bb7.i.i:2 %sext_ln29 = sext i4 %acc

]]></Node>
<StgValue><ssdm name="sext_ln29"/></StgValue>
</operation>

<operation id="437" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
sw.bb3.i.i:2 %shl_ln1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %mul_ln18, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="438" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="16" op_0_bw="6">
<![CDATA[
sw.bb3.i.i:3 %sext_ln19 = sext i6 %shl_ln1

]]></Node>
<StgValue><ssdm name="sext_ln19"/></StgValue>
</operation>

<operation id="439" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0">
<![CDATA[
for.inc.i:0 %partial = phi i16 %zext_ln49, void %sw.bb13.i.i, i16 %sext_ln29, void %sw.bb7.i.i, i16 %sext_ln19, void %sw.bb3.i.i, i16 %mul_ln9, void %sw.bb.i.i, i16 0, void %VITIS_LOOP_46_4.split

]]></Node>
<StgValue><ssdm name="partial"/></StgValue>
</operation>

<operation id="440" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="0" op_0_bw="0">
<![CDATA[
sw.bb13.i.1.i:3 %br_ln21 = br void %for.inc.1.i

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="441" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="0" op_0_bw="0">
<![CDATA[
sw.bb7.i.1.i:3 %br_ln20 = br void %for.inc.1.i

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="442" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="0" op_0_bw="0">
<![CDATA[
sw.bb3.i.1.i:4 %br_ln19 = br void %for.inc.1.i

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="443" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="16" op_0_bw="8">
<![CDATA[
sw.bb.i.1.i:0 %sext_ln9_1 = sext i8 %a_1

]]></Node>
<StgValue><ssdm name="sext_ln9_1"/></StgValue>
</operation>

<operation id="444" st_id="17" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
sw.bb.i.1.i:1 %mul_ln9_1 = mul i16 %sext_ln9_1, i16 %w8_15_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln9_1"/></StgValue>
</operation>

<operation id="445" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="0" op_0_bw="0">
<![CDATA[
sw.bb.i.1.i:2 %br_ln18 = br void %for.inc.1.i

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="446" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="2" op_0_bw="32">
<![CDATA[
sw.bb13.i.2.i:0 %a0_5 = trunc i32 %lshr_ln60_2

]]></Node>
<StgValue><ssdm name="a0_5"/></StgValue>
</operation>

<operation id="447" st_id="17" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
sw.bb13.i.2.i:1 %acc_5 = mul i2 %tmp_27, i2 %a0_5

]]></Node>
<StgValue><ssdm name="acc_5"/></StgValue>
</operation>

<operation id="448" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="4" op_0_bw="32">
<![CDATA[
sw.bb7.i.2.i:0 %a0_4 = trunc i32 %lshr_ln60_2

]]></Node>
<StgValue><ssdm name="a0_4"/></StgValue>
</operation>

<operation id="449" st_id="17" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
sw.bb7.i.2.i:1 %acc_4 = mul i4 %tmp_26, i4 %a0_4

]]></Node>
<StgValue><ssdm name="acc_4"/></StgValue>
</operation>

<operation id="450" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb3.i.2.i:0 %ah_2 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %lshr_ln60_2, i32 2, i32 5

]]></Node>
<StgValue><ssdm name="ah_2"/></StgValue>
</operation>

<operation id="451" st_id="17" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
sw.bb3.i.2.i:1 %mul_ln18_2 = mul i4 %bh_2_read, i4 %ah_2

]]></Node>
<StgValue><ssdm name="mul_ln18_2"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="452" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
VITIS_LOOP_46_4.split:52 %shl_ln60_3 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln60_21, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln60_3"/></StgValue>
</operation>

<operation id="453" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_46_4.split:53 %zext_ln60_3 = zext i5 %shl_ln60_3

]]></Node>
<StgValue><ssdm name="zext_ln60_3"/></StgValue>
</operation>

<operation id="454" st_id="18" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_46_4.split:54 %lshr_ln60_3 = lshr i32 %gmem_addr_4_read, i32 %zext_ln60_3

]]></Node>
<StgValue><ssdm name="lshr_ln60_3"/></StgValue>
</operation>

<operation id="455" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="8" op_0_bw="32">
<![CDATA[
VITIS_LOOP_46_4.split:55 %a_3 = trunc i32 %lshr_ln60_3

]]></Node>
<StgValue><ssdm name="a_3"/></StgValue>
</operation>

<operation id="456" st_id="18" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_46_4.split:63 %gmem_addr_5_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_5

]]></Node>
<StgValue><ssdm name="gmem_addr_5_read"/></StgValue>
</operation>

<operation id="457" st_id="18" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_46_4.split:75 %gmem_load_69_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_69_req"/></StgValue>
</operation>

<operation id="458" st_id="18" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_46_4.split:88 %gmem_load_70_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_70_req"/></StgValue>
</operation>

<operation id="459" st_id="18" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_46_4.split:101 %gmem_load_71_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_71_req"/></StgValue>
</operation>

<operation id="460" st_id="18" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_46_4.split:114 %gmem_load_72_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_72_req"/></StgValue>
</operation>

<operation id="461" st_id="18" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_46_4.split:127 %gmem_load_73_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_73_req"/></StgValue>
</operation>

<operation id="462" st_id="18" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_46_4.split:140 %gmem_load_74_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_74_req"/></StgValue>
</operation>

<operation id="463" st_id="18" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_46_4.split:153 %gmem_load_75_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_75_req"/></StgValue>
</operation>

<operation id="464" st_id="18" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_46_4.split:166 %gmem_load_76_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_76_req"/></StgValue>
</operation>

<operation id="465" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="17" op_0_bw="16">
<![CDATA[
for.inc.i:1 %sext_ln53 = sext i16 %partial

]]></Node>
<StgValue><ssdm name="sext_ln53"/></StgValue>
</operation>

<operation id="466" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="16" op_0_bw="2">
<![CDATA[
sw.bb13.i.1.i:2 %zext_ln49_1 = zext i2 %acc_3

]]></Node>
<StgValue><ssdm name="zext_ln49_1"/></StgValue>
</operation>

<operation id="467" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="16" op_0_bw="4">
<![CDATA[
sw.bb7.i.1.i:2 %sext_ln29_1 = sext i4 %acc_2

]]></Node>
<StgValue><ssdm name="sext_ln29_1"/></StgValue>
</operation>

<operation id="468" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
sw.bb3.i.1.i:2 %shl_ln18_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %mul_ln18_1, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln18_1"/></StgValue>
</operation>

<operation id="469" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="16" op_0_bw="6">
<![CDATA[
sw.bb3.i.1.i:3 %sext_ln19_1 = sext i6 %shl_ln18_1

]]></Node>
<StgValue><ssdm name="sext_ln19_1"/></StgValue>
</operation>

<operation id="470" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0">
<![CDATA[
for.inc.1.i:0 %partial_1 = phi i16 %zext_ln49_1, void %sw.bb13.i.1.i, i16 %sext_ln29_1, void %sw.bb7.i.1.i, i16 %sext_ln19_1, void %sw.bb3.i.1.i, i16 %mul_ln9_1, void %sw.bb.i.1.i, i16 0, void %for.inc.i

]]></Node>
<StgValue><ssdm name="partial_1"/></StgValue>
</operation>

<operation id="471" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="17" op_0_bw="16">
<![CDATA[
for.inc.1.i:1 %sext_ln53_1 = sext i16 %partial_1

]]></Node>
<StgValue><ssdm name="sext_ln53_1"/></StgValue>
</operation>

<operation id="472" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="0" op_0_bw="0">
<![CDATA[
sw.bb13.i.2.i:3 %br_ln21 = br void %for.inc.2.i

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="473" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="0" op_0_bw="0">
<![CDATA[
sw.bb7.i.2.i:3 %br_ln20 = br void %for.inc.2.i

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="474" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="0" op_0_bw="0">
<![CDATA[
sw.bb3.i.2.i:4 %br_ln19 = br void %for.inc.2.i

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="475" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="16" op_0_bw="8">
<![CDATA[
sw.bb.i.2.i:0 %sext_ln9_2 = sext i8 %a_2

]]></Node>
<StgValue><ssdm name="sext_ln9_2"/></StgValue>
</operation>

<operation id="476" st_id="18" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
sw.bb.i.2.i:1 %mul_ln9_2 = mul i16 %sext_ln9_2, i16 %w8_16_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln9_2"/></StgValue>
</operation>

<operation id="477" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="0" op_0_bw="0">
<![CDATA[
sw.bb.i.2.i:2 %br_ln18 = br void %for.inc.2.i

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="478" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="2" op_0_bw="32">
<![CDATA[
sw.bb13.i.3.i:0 %a0_7 = trunc i32 %lshr_ln60_3

]]></Node>
<StgValue><ssdm name="a0_7"/></StgValue>
</operation>

<operation id="479" st_id="18" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
sw.bb13.i.3.i:1 %acc_7 = mul i2 %tmp_25, i2 %a0_7

]]></Node>
<StgValue><ssdm name="acc_7"/></StgValue>
</operation>

<operation id="480" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="4" op_0_bw="32">
<![CDATA[
sw.bb7.i.3.i:0 %a0_6 = trunc i32 %lshr_ln60_3

]]></Node>
<StgValue><ssdm name="a0_6"/></StgValue>
</operation>

<operation id="481" st_id="18" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
sw.bb7.i.3.i:1 %acc_6 = mul i4 %tmp_24, i4 %a0_6

]]></Node>
<StgValue><ssdm name="acc_6"/></StgValue>
</operation>

<operation id="482" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb3.i.3.i:0 %ah_3 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %lshr_ln60_3, i32 2, i32 5

]]></Node>
<StgValue><ssdm name="ah_3"/></StgValue>
</operation>

<operation id="483" st_id="18" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
sw.bb3.i.3.i:1 %mul_ln18_3 = mul i4 %bh_3_read, i4 %ah_3

]]></Node>
<StgValue><ssdm name="mul_ln18_3"/></StgValue>
</operation>

<operation id="484" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_Z14systolic_arrayP6ap_intILi8EES1_PS_ILi6EEPS_ILi4EEPS_ILi2EEPS_ILi32EEi.exit527:2 %add_ln70 = add i17 %sext_ln53_1, i17 %sext_ln53

]]></Node>
<StgValue><ssdm name="add_ln70"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="485" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
VITIS_LOOP_46_4.split:65 %shl_ln60_4 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln60_23, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln60_4"/></StgValue>
</operation>

<operation id="486" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_46_4.split:66 %zext_ln60_4 = zext i5 %shl_ln60_4

]]></Node>
<StgValue><ssdm name="zext_ln60_4"/></StgValue>
</operation>

<operation id="487" st_id="19" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_46_4.split:67 %lshr_ln60_4 = lshr i32 %gmem_addr_5_read, i32 %zext_ln60_4

]]></Node>
<StgValue><ssdm name="lshr_ln60_4"/></StgValue>
</operation>

<operation id="488" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="8" op_0_bw="32">
<![CDATA[
VITIS_LOOP_46_4.split:68 %a_4 = trunc i32 %lshr_ln60_4

]]></Node>
<StgValue><ssdm name="a_4"/></StgValue>
</operation>

<operation id="489" st_id="19" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_46_4.split:76 %gmem_addr_6_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_6

]]></Node>
<StgValue><ssdm name="gmem_addr_6_read"/></StgValue>
</operation>

<operation id="490" st_id="19" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_46_4.split:88 %gmem_load_70_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_70_req"/></StgValue>
</operation>

<operation id="491" st_id="19" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_46_4.split:101 %gmem_load_71_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_71_req"/></StgValue>
</operation>

<operation id="492" st_id="19" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_46_4.split:114 %gmem_load_72_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_72_req"/></StgValue>
</operation>

<operation id="493" st_id="19" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_46_4.split:127 %gmem_load_73_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_73_req"/></StgValue>
</operation>

<operation id="494" st_id="19" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_46_4.split:140 %gmem_load_74_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_74_req"/></StgValue>
</operation>

<operation id="495" st_id="19" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_46_4.split:153 %gmem_load_75_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_75_req"/></StgValue>
</operation>

<operation id="496" st_id="19" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_46_4.split:166 %gmem_load_76_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_76_req"/></StgValue>
</operation>

<operation id="497" st_id="19" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_46_4.split:179 %gmem_load_77_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_77_req"/></StgValue>
</operation>

<operation id="498" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="16" op_0_bw="2">
<![CDATA[
sw.bb13.i.2.i:2 %zext_ln49_2 = zext i2 %acc_5

]]></Node>
<StgValue><ssdm name="zext_ln49_2"/></StgValue>
</operation>

<operation id="499" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="16" op_0_bw="4">
<![CDATA[
sw.bb7.i.2.i:2 %sext_ln29_2 = sext i4 %acc_4

]]></Node>
<StgValue><ssdm name="sext_ln29_2"/></StgValue>
</operation>

<operation id="500" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
sw.bb3.i.2.i:2 %shl_ln18_2 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %mul_ln18_2, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln18_2"/></StgValue>
</operation>

<operation id="501" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="16" op_0_bw="6">
<![CDATA[
sw.bb3.i.2.i:3 %sext_ln19_2 = sext i6 %shl_ln18_2

]]></Node>
<StgValue><ssdm name="sext_ln19_2"/></StgValue>
</operation>

<operation id="502" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0">
<![CDATA[
for.inc.2.i:0 %partial_2 = phi i16 %zext_ln49_2, void %sw.bb13.i.2.i, i16 %sext_ln29_2, void %sw.bb7.i.2.i, i16 %sext_ln19_2, void %sw.bb3.i.2.i, i16 %mul_ln9_2, void %sw.bb.i.2.i, i16 0, void %for.inc.1.i

]]></Node>
<StgValue><ssdm name="partial_2"/></StgValue>
</operation>

<operation id="503" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="0" op_0_bw="0">
<![CDATA[
sw.bb13.i.3.i:3 %br_ln21 = br void %for.inc.3.i

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="504" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="0" op_0_bw="0">
<![CDATA[
sw.bb7.i.3.i:3 %br_ln20 = br void %for.inc.3.i

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="505" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="0" op_0_bw="0">
<![CDATA[
sw.bb3.i.3.i:4 %br_ln19 = br void %for.inc.3.i

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="506" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="16" op_0_bw="8">
<![CDATA[
sw.bb.i.3.i:0 %sext_ln9_3 = sext i8 %a_3

]]></Node>
<StgValue><ssdm name="sext_ln9_3"/></StgValue>
</operation>

<operation id="507" st_id="19" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
sw.bb.i.3.i:1 %mul_ln9_3 = mul i16 %sext_ln9_3, i16 %w8_17_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln9_3"/></StgValue>
</operation>

<operation id="508" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="0" op_0_bw="0">
<![CDATA[
sw.bb.i.3.i:2 %br_ln18 = br void %for.inc.3.i

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="509" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="2" op_0_bw="32">
<![CDATA[
sw.bb13.i.4.i:0 %a0_9 = trunc i32 %lshr_ln60_4

]]></Node>
<StgValue><ssdm name="a0_9"/></StgValue>
</operation>

<operation id="510" st_id="19" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
sw.bb13.i.4.i:1 %acc_9 = mul i2 %tmp_23, i2 %a0_9

]]></Node>
<StgValue><ssdm name="acc_9"/></StgValue>
</operation>

<operation id="511" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="4" op_0_bw="32">
<![CDATA[
sw.bb7.i.4.i:0 %a0_8 = trunc i32 %lshr_ln60_4

]]></Node>
<StgValue><ssdm name="a0_8"/></StgValue>
</operation>

<operation id="512" st_id="19" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
sw.bb7.i.4.i:1 %acc_8 = mul i4 %tmp_22, i4 %a0_8

]]></Node>
<StgValue><ssdm name="acc_8"/></StgValue>
</operation>

<operation id="513" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb3.i.4.i:0 %ah_4 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %lshr_ln60_4, i32 2, i32 5

]]></Node>
<StgValue><ssdm name="ah_4"/></StgValue>
</operation>

<operation id="514" st_id="19" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
sw.bb3.i.4.i:1 %mul_ln18_4 = mul i4 %bh_4_read, i4 %ah_4

]]></Node>
<StgValue><ssdm name="mul_ln18_4"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="515" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
VITIS_LOOP_46_4.split:78 %shl_ln60_5 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln60_25, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln60_5"/></StgValue>
</operation>

<operation id="516" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_46_4.split:79 %zext_ln60_5 = zext i5 %shl_ln60_5

]]></Node>
<StgValue><ssdm name="zext_ln60_5"/></StgValue>
</operation>

<operation id="517" st_id="20" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_46_4.split:80 %lshr_ln60_5 = lshr i32 %gmem_addr_6_read, i32 %zext_ln60_5

]]></Node>
<StgValue><ssdm name="lshr_ln60_5"/></StgValue>
</operation>

<operation id="518" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="8" op_0_bw="32">
<![CDATA[
VITIS_LOOP_46_4.split:81 %a_5 = trunc i32 %lshr_ln60_5

]]></Node>
<StgValue><ssdm name="a_5"/></StgValue>
</operation>

<operation id="519" st_id="20" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_46_4.split:89 %gmem_addr_7_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_7

]]></Node>
<StgValue><ssdm name="gmem_addr_7_read"/></StgValue>
</operation>

<operation id="520" st_id="20" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_46_4.split:101 %gmem_load_71_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_71_req"/></StgValue>
</operation>

<operation id="521" st_id="20" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_46_4.split:114 %gmem_load_72_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_72_req"/></StgValue>
</operation>

<operation id="522" st_id="20" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_46_4.split:127 %gmem_load_73_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_73_req"/></StgValue>
</operation>

<operation id="523" st_id="20" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_46_4.split:140 %gmem_load_74_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_74_req"/></StgValue>
</operation>

<operation id="524" st_id="20" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_46_4.split:153 %gmem_load_75_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_75_req"/></StgValue>
</operation>

<operation id="525" st_id="20" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_46_4.split:166 %gmem_load_76_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_76_req"/></StgValue>
</operation>

<operation id="526" st_id="20" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_46_4.split:179 %gmem_load_77_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_77_req"/></StgValue>
</operation>

<operation id="527" st_id="20" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_46_4.split:192 %gmem_load_78_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_78_req"/></StgValue>
</operation>

<operation id="528" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="17" op_0_bw="16">
<![CDATA[
for.inc.2.i:1 %sext_ln53_2 = sext i16 %partial_2

]]></Node>
<StgValue><ssdm name="sext_ln53_2"/></StgValue>
</operation>

<operation id="529" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="16" op_0_bw="2">
<![CDATA[
sw.bb13.i.3.i:2 %zext_ln49_3 = zext i2 %acc_7

]]></Node>
<StgValue><ssdm name="zext_ln49_3"/></StgValue>
</operation>

<operation id="530" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="16" op_0_bw="4">
<![CDATA[
sw.bb7.i.3.i:2 %sext_ln29_3 = sext i4 %acc_6

]]></Node>
<StgValue><ssdm name="sext_ln29_3"/></StgValue>
</operation>

<operation id="531" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
sw.bb3.i.3.i:2 %shl_ln18_3 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %mul_ln18_3, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln18_3"/></StgValue>
</operation>

<operation id="532" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="16" op_0_bw="6">
<![CDATA[
sw.bb3.i.3.i:3 %sext_ln19_3 = sext i6 %shl_ln18_3

]]></Node>
<StgValue><ssdm name="sext_ln19_3"/></StgValue>
</operation>

<operation id="533" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0">
<![CDATA[
for.inc.3.i:0 %partial_3 = phi i16 %zext_ln49_3, void %sw.bb13.i.3.i, i16 %sext_ln29_3, void %sw.bb7.i.3.i, i16 %sext_ln19_3, void %sw.bb3.i.3.i, i16 %mul_ln9_3, void %sw.bb.i.3.i, i16 0, void %for.inc.2.i

]]></Node>
<StgValue><ssdm name="partial_3"/></StgValue>
</operation>

<operation id="534" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="17" op_0_bw="16">
<![CDATA[
for.inc.3.i:1 %sext_ln53_3 = sext i16 %partial_3

]]></Node>
<StgValue><ssdm name="sext_ln53_3"/></StgValue>
</operation>

<operation id="535" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="0" op_0_bw="0">
<![CDATA[
sw.bb13.i.4.i:3 %br_ln21 = br void %for.inc.4.i

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="536" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="0" op_0_bw="0">
<![CDATA[
sw.bb7.i.4.i:3 %br_ln20 = br void %for.inc.4.i

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="537" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="0" op_0_bw="0">
<![CDATA[
sw.bb3.i.4.i:4 %br_ln19 = br void %for.inc.4.i

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="538" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="16" op_0_bw="8">
<![CDATA[
sw.bb.i.4.i:0 %sext_ln9_4 = sext i8 %a_4

]]></Node>
<StgValue><ssdm name="sext_ln9_4"/></StgValue>
</operation>

<operation id="539" st_id="20" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
sw.bb.i.4.i:1 %mul_ln9_4 = mul i16 %sext_ln9_4, i16 %w8_18_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln9_4"/></StgValue>
</operation>

<operation id="540" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="0" op_0_bw="0">
<![CDATA[
sw.bb.i.4.i:2 %br_ln18 = br void %for.inc.4.i

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="541" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="2" op_0_bw="32">
<![CDATA[
sw.bb13.i.5.i:0 %a0_11 = trunc i32 %lshr_ln60_5

]]></Node>
<StgValue><ssdm name="a0_11"/></StgValue>
</operation>

<operation id="542" st_id="20" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
sw.bb13.i.5.i:1 %acc_11 = mul i2 %tmp_21, i2 %a0_11

]]></Node>
<StgValue><ssdm name="acc_11"/></StgValue>
</operation>

<operation id="543" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="4" op_0_bw="32">
<![CDATA[
sw.bb7.i.5.i:0 %a0_10 = trunc i32 %lshr_ln60_5

]]></Node>
<StgValue><ssdm name="a0_10"/></StgValue>
</operation>

<operation id="544" st_id="20" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
sw.bb7.i.5.i:1 %acc_10 = mul i4 %tmp_20, i4 %a0_10

]]></Node>
<StgValue><ssdm name="acc_10"/></StgValue>
</operation>

<operation id="545" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb3.i.5.i:0 %ah_5 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %lshr_ln60_5, i32 2, i32 5

]]></Node>
<StgValue><ssdm name="ah_5"/></StgValue>
</operation>

<operation id="546" st_id="20" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
sw.bb3.i.5.i:1 %mul_ln18_5 = mul i4 %bh_5_read, i4 %ah_5

]]></Node>
<StgValue><ssdm name="mul_ln18_5"/></StgValue>
</operation>

<operation id="547" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="18" op_0_bw="17">
<![CDATA[
_Z14systolic_arrayP6ap_intILi8EES1_PS_ILi6EEPS_ILi4EEPS_ILi2EEPS_ILi32EEi.exit527:3 %sext_ln70 = sext i17 %add_ln70

]]></Node>
<StgValue><ssdm name="sext_ln70"/></StgValue>
</operation>

<operation id="548" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_Z14systolic_arrayP6ap_intILi8EES1_PS_ILi6EEPS_ILi4EEPS_ILi2EEPS_ILi32EEi.exit527:4 %add_ln70_1 = add i17 %sext_ln53_2, i17 %sext_ln53_3

]]></Node>
<StgValue><ssdm name="add_ln70_1"/></StgValue>
</operation>

<operation id="549" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="18" op_0_bw="17">
<![CDATA[
_Z14systolic_arrayP6ap_intILi8EES1_PS_ILi6EEPS_ILi4EEPS_ILi2EEPS_ILi32EEi.exit527:5 %sext_ln70_1 = sext i17 %add_ln70_1

]]></Node>
<StgValue><ssdm name="sext_ln70_1"/></StgValue>
</operation>

<operation id="550" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_Z14systolic_arrayP6ap_intILi8EES1_PS_ILi6EEPS_ILi4EEPS_ILi2EEPS_ILi32EEi.exit527:6 %add_ln70_2 = add i18 %sext_ln70_1, i18 %sext_ln70

]]></Node>
<StgValue><ssdm name="add_ln70_2"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="551" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
VITIS_LOOP_46_4.split:91 %shl_ln60_6 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln60_27, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln60_6"/></StgValue>
</operation>

<operation id="552" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_46_4.split:92 %zext_ln60_6 = zext i5 %shl_ln60_6

]]></Node>
<StgValue><ssdm name="zext_ln60_6"/></StgValue>
</operation>

<operation id="553" st_id="21" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_46_4.split:93 %lshr_ln60_6 = lshr i32 %gmem_addr_7_read, i32 %zext_ln60_6

]]></Node>
<StgValue><ssdm name="lshr_ln60_6"/></StgValue>
</operation>

<operation id="554" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="8" op_0_bw="32">
<![CDATA[
VITIS_LOOP_46_4.split:94 %a_6 = trunc i32 %lshr_ln60_6

]]></Node>
<StgValue><ssdm name="a_6"/></StgValue>
</operation>

<operation id="555" st_id="21" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_46_4.split:102 %gmem_addr_8_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_8

]]></Node>
<StgValue><ssdm name="gmem_addr_8_read"/></StgValue>
</operation>

<operation id="556" st_id="21" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_46_4.split:114 %gmem_load_72_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_72_req"/></StgValue>
</operation>

<operation id="557" st_id="21" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_46_4.split:127 %gmem_load_73_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_73_req"/></StgValue>
</operation>

<operation id="558" st_id="21" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_46_4.split:140 %gmem_load_74_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_74_req"/></StgValue>
</operation>

<operation id="559" st_id="21" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_46_4.split:153 %gmem_load_75_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_75_req"/></StgValue>
</operation>

<operation id="560" st_id="21" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_46_4.split:166 %gmem_load_76_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_76_req"/></StgValue>
</operation>

<operation id="561" st_id="21" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_46_4.split:179 %gmem_load_77_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_77_req"/></StgValue>
</operation>

<operation id="562" st_id="21" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_46_4.split:192 %gmem_load_78_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_78_req"/></StgValue>
</operation>

<operation id="563" st_id="21" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_46_4.split:205 %gmem_load_79_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_79_req"/></StgValue>
</operation>

<operation id="564" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="16" op_0_bw="2">
<![CDATA[
sw.bb13.i.4.i:2 %zext_ln49_4 = zext i2 %acc_9

]]></Node>
<StgValue><ssdm name="zext_ln49_4"/></StgValue>
</operation>

<operation id="565" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="16" op_0_bw="4">
<![CDATA[
sw.bb7.i.4.i:2 %sext_ln29_4 = sext i4 %acc_8

]]></Node>
<StgValue><ssdm name="sext_ln29_4"/></StgValue>
</operation>

<operation id="566" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
sw.bb3.i.4.i:2 %shl_ln18_4 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %mul_ln18_4, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln18_4"/></StgValue>
</operation>

<operation id="567" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="16" op_0_bw="6">
<![CDATA[
sw.bb3.i.4.i:3 %sext_ln19_4 = sext i6 %shl_ln18_4

]]></Node>
<StgValue><ssdm name="sext_ln19_4"/></StgValue>
</operation>

<operation id="568" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0">
<![CDATA[
for.inc.4.i:0 %partial_4 = phi i16 %zext_ln49_4, void %sw.bb13.i.4.i, i16 %sext_ln29_4, void %sw.bb7.i.4.i, i16 %sext_ln19_4, void %sw.bb3.i.4.i, i16 %mul_ln9_4, void %sw.bb.i.4.i, i16 0, void %for.inc.3.i

]]></Node>
<StgValue><ssdm name="partial_4"/></StgValue>
</operation>

<operation id="569" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="0" op_0_bw="0">
<![CDATA[
sw.bb13.i.5.i:3 %br_ln21 = br void %for.inc.5.i

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="570" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="0" op_0_bw="0">
<![CDATA[
sw.bb7.i.5.i:3 %br_ln20 = br void %for.inc.5.i

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="571" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="0" op_0_bw="0">
<![CDATA[
sw.bb3.i.5.i:4 %br_ln19 = br void %for.inc.5.i

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="572" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="16" op_0_bw="8">
<![CDATA[
sw.bb.i.5.i:0 %sext_ln9_5 = sext i8 %a_5

]]></Node>
<StgValue><ssdm name="sext_ln9_5"/></StgValue>
</operation>

<operation id="573" st_id="21" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
sw.bb.i.5.i:1 %mul_ln9_5 = mul i16 %sext_ln9_5, i16 %w8_19_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln9_5"/></StgValue>
</operation>

<operation id="574" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="0" op_0_bw="0">
<![CDATA[
sw.bb.i.5.i:2 %br_ln18 = br void %for.inc.5.i

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="575" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="2" op_0_bw="32">
<![CDATA[
sw.bb13.i.6.i:0 %a0_13 = trunc i32 %lshr_ln60_6

]]></Node>
<StgValue><ssdm name="a0_13"/></StgValue>
</operation>

<operation id="576" st_id="21" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
sw.bb13.i.6.i:1 %acc_13 = mul i2 %tmp_19, i2 %a0_13

]]></Node>
<StgValue><ssdm name="acc_13"/></StgValue>
</operation>

<operation id="577" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="4" op_0_bw="32">
<![CDATA[
sw.bb7.i.6.i:0 %a0_12 = trunc i32 %lshr_ln60_6

]]></Node>
<StgValue><ssdm name="a0_12"/></StgValue>
</operation>

<operation id="578" st_id="21" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
sw.bb7.i.6.i:1 %acc_12 = mul i4 %tmp_18, i4 %a0_12

]]></Node>
<StgValue><ssdm name="acc_12"/></StgValue>
</operation>

<operation id="579" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb3.i.6.i:0 %ah_6 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %lshr_ln60_6, i32 2, i32 5

]]></Node>
<StgValue><ssdm name="ah_6"/></StgValue>
</operation>

<operation id="580" st_id="21" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
sw.bb3.i.6.i:1 %mul_ln18_6 = mul i4 %bh_6_read, i4 %ah_6

]]></Node>
<StgValue><ssdm name="mul_ln18_6"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="581" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
VITIS_LOOP_46_4.split:104 %shl_ln60_7 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln60_29, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln60_7"/></StgValue>
</operation>

<operation id="582" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_46_4.split:105 %zext_ln60_7 = zext i5 %shl_ln60_7

]]></Node>
<StgValue><ssdm name="zext_ln60_7"/></StgValue>
</operation>

<operation id="583" st_id="22" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_46_4.split:106 %lshr_ln60_7 = lshr i32 %gmem_addr_8_read, i32 %zext_ln60_7

]]></Node>
<StgValue><ssdm name="lshr_ln60_7"/></StgValue>
</operation>

<operation id="584" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="8" op_0_bw="32">
<![CDATA[
VITIS_LOOP_46_4.split:107 %a_7 = trunc i32 %lshr_ln60_7

]]></Node>
<StgValue><ssdm name="a_7"/></StgValue>
</operation>

<operation id="585" st_id="22" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_46_4.split:115 %gmem_addr_9_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_9

]]></Node>
<StgValue><ssdm name="gmem_addr_9_read"/></StgValue>
</operation>

<operation id="586" st_id="22" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_46_4.split:127 %gmem_load_73_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_73_req"/></StgValue>
</operation>

<operation id="587" st_id="22" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_46_4.split:140 %gmem_load_74_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_74_req"/></StgValue>
</operation>

<operation id="588" st_id="22" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_46_4.split:153 %gmem_load_75_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_75_req"/></StgValue>
</operation>

<operation id="589" st_id="22" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_46_4.split:166 %gmem_load_76_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_76_req"/></StgValue>
</operation>

<operation id="590" st_id="22" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_46_4.split:179 %gmem_load_77_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_77_req"/></StgValue>
</operation>

<operation id="591" st_id="22" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_46_4.split:192 %gmem_load_78_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_78_req"/></StgValue>
</operation>

<operation id="592" st_id="22" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_46_4.split:205 %gmem_load_79_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_79_req"/></StgValue>
</operation>

<operation id="593" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="17" op_0_bw="16">
<![CDATA[
for.inc.4.i:1 %sext_ln53_4 = sext i16 %partial_4

]]></Node>
<StgValue><ssdm name="sext_ln53_4"/></StgValue>
</operation>

<operation id="594" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="16" op_0_bw="2">
<![CDATA[
sw.bb13.i.5.i:2 %zext_ln49_5 = zext i2 %acc_11

]]></Node>
<StgValue><ssdm name="zext_ln49_5"/></StgValue>
</operation>

<operation id="595" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="16" op_0_bw="4">
<![CDATA[
sw.bb7.i.5.i:2 %sext_ln29_5 = sext i4 %acc_10

]]></Node>
<StgValue><ssdm name="sext_ln29_5"/></StgValue>
</operation>

<operation id="596" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
sw.bb3.i.5.i:2 %shl_ln18_5 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %mul_ln18_5, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln18_5"/></StgValue>
</operation>

<operation id="597" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="16" op_0_bw="6">
<![CDATA[
sw.bb3.i.5.i:3 %sext_ln19_5 = sext i6 %shl_ln18_5

]]></Node>
<StgValue><ssdm name="sext_ln19_5"/></StgValue>
</operation>

<operation id="598" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0">
<![CDATA[
for.inc.5.i:0 %partial_5 = phi i16 %zext_ln49_5, void %sw.bb13.i.5.i, i16 %sext_ln29_5, void %sw.bb7.i.5.i, i16 %sext_ln19_5, void %sw.bb3.i.5.i, i16 %mul_ln9_5, void %sw.bb.i.5.i, i16 0, void %for.inc.4.i

]]></Node>
<StgValue><ssdm name="partial_5"/></StgValue>
</operation>

<operation id="599" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="17" op_0_bw="16">
<![CDATA[
for.inc.5.i:1 %sext_ln53_5 = sext i16 %partial_5

]]></Node>
<StgValue><ssdm name="sext_ln53_5"/></StgValue>
</operation>

<operation id="600" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="0" op_0_bw="0">
<![CDATA[
sw.bb13.i.6.i:3 %br_ln21 = br void %for.inc.6.i

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="601" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="0" op_0_bw="0">
<![CDATA[
sw.bb7.i.6.i:3 %br_ln20 = br void %for.inc.6.i

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="602" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="0" op_0_bw="0">
<![CDATA[
sw.bb3.i.6.i:4 %br_ln19 = br void %for.inc.6.i

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="603" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="16" op_0_bw="8">
<![CDATA[
sw.bb.i.6.i:0 %sext_ln9_6 = sext i8 %a_6

]]></Node>
<StgValue><ssdm name="sext_ln9_6"/></StgValue>
</operation>

<operation id="604" st_id="22" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
sw.bb.i.6.i:1 %mul_ln9_6 = mul i16 %sext_ln9_6, i16 %w8_20_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln9_6"/></StgValue>
</operation>

<operation id="605" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="0" op_0_bw="0">
<![CDATA[
sw.bb.i.6.i:2 %br_ln18 = br void %for.inc.6.i

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="606" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="2" op_0_bw="32">
<![CDATA[
sw.bb13.i.7.i:0 %a0_15 = trunc i32 %lshr_ln60_7

]]></Node>
<StgValue><ssdm name="a0_15"/></StgValue>
</operation>

<operation id="607" st_id="22" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
sw.bb13.i.7.i:1 %acc_15 = mul i2 %tmp_17, i2 %a0_15

]]></Node>
<StgValue><ssdm name="acc_15"/></StgValue>
</operation>

<operation id="608" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="4" op_0_bw="32">
<![CDATA[
sw.bb7.i.7.i:0 %a0_14 = trunc i32 %lshr_ln60_7

]]></Node>
<StgValue><ssdm name="a0_14"/></StgValue>
</operation>

<operation id="609" st_id="22" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
sw.bb7.i.7.i:1 %acc_14 = mul i4 %tmp_16, i4 %a0_14

]]></Node>
<StgValue><ssdm name="acc_14"/></StgValue>
</operation>

<operation id="610" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb3.i.7.i:0 %ah_7 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %lshr_ln60_7, i32 2, i32 5

]]></Node>
<StgValue><ssdm name="ah_7"/></StgValue>
</operation>

<operation id="611" st_id="22" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
sw.bb3.i.7.i:1 %mul_ln18_7 = mul i4 %bh_7_read, i4 %ah_7

]]></Node>
<StgValue><ssdm name="mul_ln18_7"/></StgValue>
</operation>

<operation id="612" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_Z14systolic_arrayP6ap_intILi8EES1_PS_ILi6EEPS_ILi4EEPS_ILi2EEPS_ILi32EEi.exit527:8 %add_ln70_3 = add i17 %sext_ln53_4, i17 %sext_ln53_5

]]></Node>
<StgValue><ssdm name="add_ln70_3"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="613" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
VITIS_LOOP_46_4.split:117 %shl_ln60_8 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln60_31, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln60_8"/></StgValue>
</operation>

<operation id="614" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_46_4.split:118 %zext_ln60_8 = zext i5 %shl_ln60_8

]]></Node>
<StgValue><ssdm name="zext_ln60_8"/></StgValue>
</operation>

<operation id="615" st_id="23" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_46_4.split:119 %lshr_ln60_8 = lshr i32 %gmem_addr_9_read, i32 %zext_ln60_8

]]></Node>
<StgValue><ssdm name="lshr_ln60_8"/></StgValue>
</operation>

<operation id="616" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="8" op_0_bw="32">
<![CDATA[
VITIS_LOOP_46_4.split:120 %act = trunc i32 %lshr_ln60_8

]]></Node>
<StgValue><ssdm name="act"/></StgValue>
</operation>

<operation id="617" st_id="23" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_46_4.split:128 %gmem_addr_10_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_10

]]></Node>
<StgValue><ssdm name="gmem_addr_10_read"/></StgValue>
</operation>

<operation id="618" st_id="23" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_46_4.split:140 %gmem_load_74_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_74_req"/></StgValue>
</operation>

<operation id="619" st_id="23" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_46_4.split:153 %gmem_load_75_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_75_req"/></StgValue>
</operation>

<operation id="620" st_id="23" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_46_4.split:166 %gmem_load_76_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_76_req"/></StgValue>
</operation>

<operation id="621" st_id="23" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_46_4.split:179 %gmem_load_77_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_77_req"/></StgValue>
</operation>

<operation id="622" st_id="23" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_46_4.split:192 %gmem_load_78_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_78_req"/></StgValue>
</operation>

<operation id="623" st_id="23" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_46_4.split:205 %gmem_load_79_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_79_req"/></StgValue>
</operation>

<operation id="624" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="16" op_0_bw="2">
<![CDATA[
sw.bb13.i.6.i:2 %zext_ln49_6 = zext i2 %acc_13

]]></Node>
<StgValue><ssdm name="zext_ln49_6"/></StgValue>
</operation>

<operation id="625" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="16" op_0_bw="4">
<![CDATA[
sw.bb7.i.6.i:2 %sext_ln29_6 = sext i4 %acc_12

]]></Node>
<StgValue><ssdm name="sext_ln29_6"/></StgValue>
</operation>

<operation id="626" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
sw.bb3.i.6.i:2 %shl_ln18_6 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %mul_ln18_6, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln18_6"/></StgValue>
</operation>

<operation id="627" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="16" op_0_bw="6">
<![CDATA[
sw.bb3.i.6.i:3 %sext_ln19_6 = sext i6 %shl_ln18_6

]]></Node>
<StgValue><ssdm name="sext_ln19_6"/></StgValue>
</operation>

<operation id="628" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0">
<![CDATA[
for.inc.6.i:0 %partial_6 = phi i16 %zext_ln49_6, void %sw.bb13.i.6.i, i16 %sext_ln29_6, void %sw.bb7.i.6.i, i16 %sext_ln19_6, void %sw.bb3.i.6.i, i16 %mul_ln9_6, void %sw.bb.i.6.i, i16 0, void %for.inc.5.i

]]></Node>
<StgValue><ssdm name="partial_6"/></StgValue>
</operation>

<operation id="629" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="0" op_0_bw="0">
<![CDATA[
sw.bb13.i.7.i:3 %br_ln21 = br void %_Z14systolic_arrayP6ap_intILi8EES1_PS_ILi6EEPS_ILi4EEPS_ILi2EEPS_ILi32EEi.exit

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="630" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="0" op_0_bw="0">
<![CDATA[
sw.bb7.i.7.i:3 %br_ln20 = br void %_Z14systolic_arrayP6ap_intILi8EES1_PS_ILi6EEPS_ILi4EEPS_ILi2EEPS_ILi32EEi.exit

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="631" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="0" op_0_bw="0">
<![CDATA[
sw.bb3.i.7.i:4 %br_ln19 = br void %_Z14systolic_arrayP6ap_intILi8EES1_PS_ILi6EEPS_ILi4EEPS_ILi2EEPS_ILi32EEi.exit

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="632" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="16" op_0_bw="8">
<![CDATA[
sw.bb.i.7.i:0 %sext_ln9_7 = sext i8 %a_7

]]></Node>
<StgValue><ssdm name="sext_ln9_7"/></StgValue>
</operation>

<operation id="633" st_id="23" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
sw.bb.i.7.i:1 %mul_ln9_7 = mul i16 %sext_ln9_7, i16 %w8_21_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln9_7"/></StgValue>
</operation>

<operation id="634" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="0" op_0_bw="0">
<![CDATA[
sw.bb.i.7.i:2 %br_ln18 = br void %_Z14systolic_arrayP6ap_intILi8EES1_PS_ILi6EEPS_ILi4EEPS_ILi2EEPS_ILi32EEi.exit

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="635" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="2" op_0_bw="32">
<![CDATA[
sw.bb13.i.i168:0 %a0_17 = trunc i32 %lshr_ln60_8

]]></Node>
<StgValue><ssdm name="a0_17"/></StgValue>
</operation>

<operation id="636" st_id="23" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
sw.bb13.i.i168:1 %acc_17 = mul i2 %tmp_14, i2 %a0_17

]]></Node>
<StgValue><ssdm name="acc_17"/></StgValue>
</operation>

<operation id="637" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="4" op_0_bw="32">
<![CDATA[
sw.bb7.i.i155:0 %a0_16 = trunc i32 %lshr_ln60_8

]]></Node>
<StgValue><ssdm name="a0_16"/></StgValue>
</operation>

<operation id="638" st_id="23" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
sw.bb7.i.i155:1 %acc_16 = mul i4 %tmp_15, i4 %a0_16

]]></Node>
<StgValue><ssdm name="acc_16"/></StgValue>
</operation>

<operation id="639" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb3.i.i144:0 %ah_8 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %lshr_ln60_8, i32 2, i32 5

]]></Node>
<StgValue><ssdm name="ah_8"/></StgValue>
</operation>

<operation id="640" st_id="23" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
sw.bb3.i.i144:1 %mul_ln18_8 = mul i4 %bh_8_read, i4 %ah_8

]]></Node>
<StgValue><ssdm name="mul_ln18_8"/></StgValue>
</operation>

<operation id="864" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="0">
<![CDATA[
for.inc84.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="641" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
VITIS_LOOP_46_4.split:130 %shl_ln60_9 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln60_33, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln60_9"/></StgValue>
</operation>

<operation id="642" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_46_4.split:131 %zext_ln60_9 = zext i5 %shl_ln60_9

]]></Node>
<StgValue><ssdm name="zext_ln60_9"/></StgValue>
</operation>

<operation id="643" st_id="24" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_46_4.split:132 %lshr_ln60_9 = lshr i32 %gmem_addr_10_read, i32 %zext_ln60_9

]]></Node>
<StgValue><ssdm name="lshr_ln60_9"/></StgValue>
</operation>

<operation id="644" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="8" op_0_bw="32">
<![CDATA[
VITIS_LOOP_46_4.split:133 %a_9 = trunc i32 %lshr_ln60_9

]]></Node>
<StgValue><ssdm name="a_9"/></StgValue>
</operation>

<operation id="645" st_id="24" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_46_4.split:141 %gmem_addr_11_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_11

]]></Node>
<StgValue><ssdm name="gmem_addr_11_read"/></StgValue>
</operation>

<operation id="646" st_id="24" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_46_4.split:153 %gmem_load_75_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_75_req"/></StgValue>
</operation>

<operation id="647" st_id="24" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_46_4.split:166 %gmem_load_76_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_76_req"/></StgValue>
</operation>

<operation id="648" st_id="24" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_46_4.split:179 %gmem_load_77_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_77_req"/></StgValue>
</operation>

<operation id="649" st_id="24" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_46_4.split:192 %gmem_load_78_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_78_req"/></StgValue>
</operation>

<operation id="650" st_id="24" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_46_4.split:205 %gmem_load_79_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_79_req"/></StgValue>
</operation>

<operation id="651" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="17" op_0_bw="16">
<![CDATA[
for.inc.6.i:1 %sext_ln53_6 = sext i16 %partial_6

]]></Node>
<StgValue><ssdm name="sext_ln53_6"/></StgValue>
</operation>

<operation id="652" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="16" op_0_bw="2">
<![CDATA[
sw.bb13.i.7.i:2 %zext_ln49_7 = zext i2 %acc_15

]]></Node>
<StgValue><ssdm name="zext_ln49_7"/></StgValue>
</operation>

<operation id="653" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="16" op_0_bw="4">
<![CDATA[
sw.bb7.i.7.i:2 %sext_ln29_7 = sext i4 %acc_14

]]></Node>
<StgValue><ssdm name="sext_ln29_7"/></StgValue>
</operation>

<operation id="654" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
sw.bb3.i.7.i:2 %shl_ln18_7 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %mul_ln18_7, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln18_7"/></StgValue>
</operation>

<operation id="655" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="16" op_0_bw="6">
<![CDATA[
sw.bb3.i.7.i:3 %sext_ln19_7 = sext i6 %shl_ln18_7

]]></Node>
<StgValue><ssdm name="sext_ln19_7"/></StgValue>
</operation>

<operation id="656" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0">
<![CDATA[
_Z14systolic_arrayP6ap_intILi8EES1_PS_ILi6EEPS_ILi4EEPS_ILi2EEPS_ILi32EEi.exit:0 %partial_7 = phi i16 %zext_ln49_7, void %sw.bb13.i.7.i, i16 %sext_ln29_7, void %sw.bb7.i.7.i, i16 %sext_ln19_7, void %sw.bb3.i.7.i, i16 %mul_ln9_7, void %sw.bb.i.7.i, i16 0, void %for.inc.6.i

]]></Node>
<StgValue><ssdm name="partial_7"/></StgValue>
</operation>

<operation id="657" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="17" op_0_bw="16">
<![CDATA[
_Z14systolic_arrayP6ap_intILi8EES1_PS_ILi6EEPS_ILi4EEPS_ILi2EEPS_ILi32EEi.exit:1 %sext_ln53_7 = sext i16 %partial_7

]]></Node>
<StgValue><ssdm name="sext_ln53_7"/></StgValue>
</operation>

<operation id="658" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="0" op_0_bw="0">
<![CDATA[
sw.bb13.i.i168:3 %br_ln21 = br void %for.inc.i179

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="659" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="0" op_0_bw="0">
<![CDATA[
sw.bb7.i.i155:3 %br_ln20 = br void %for.inc.i179

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="660" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="0" op_0_bw="0">
<![CDATA[
sw.bb3.i.i144:4 %br_ln19 = br void %for.inc.i179

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="661" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="16" op_0_bw="8">
<![CDATA[
sw.bb.i.i133:0 %sext_ln9_8 = sext i8 %act

]]></Node>
<StgValue><ssdm name="sext_ln9_8"/></StgValue>
</operation>

<operation id="662" st_id="24" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
sw.bb.i.i133:1 %mul_ln9_8 = mul i16 %sext_ln9_8, i16 %w8_22_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln9_8"/></StgValue>
</operation>

<operation id="663" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="0" op_0_bw="0">
<![CDATA[
sw.bb.i.i133:2 %br_ln18 = br void %for.inc.i179

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="664" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="2" op_0_bw="32">
<![CDATA[
sw.bb13.i.1.i192:0 %a0_19 = trunc i32 %lshr_ln60_9

]]></Node>
<StgValue><ssdm name="a0_19"/></StgValue>
</operation>

<operation id="665" st_id="24" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
sw.bb13.i.1.i192:1 %acc_19 = mul i2 %tmp_13, i2 %a0_19

]]></Node>
<StgValue><ssdm name="acc_19"/></StgValue>
</operation>

<operation id="666" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="4" op_0_bw="32">
<![CDATA[
sw.bb7.i.1.i203:0 %a0_18 = trunc i32 %lshr_ln60_9

]]></Node>
<StgValue><ssdm name="a0_18"/></StgValue>
</operation>

<operation id="667" st_id="24" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
sw.bb7.i.1.i203:1 %acc_18 = mul i4 %tmp_12, i4 %a0_18

]]></Node>
<StgValue><ssdm name="acc_18"/></StgValue>
</operation>

<operation id="668" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb3.i.1.i214:0 %ah_9 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %lshr_ln60_9, i32 2, i32 5

]]></Node>
<StgValue><ssdm name="ah_9"/></StgValue>
</operation>

<operation id="669" st_id="24" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
sw.bb3.i.1.i214:1 %mul_ln18_9 = mul i4 %bh_9_read, i4 %ah_9

]]></Node>
<StgValue><ssdm name="mul_ln18_9"/></StgValue>
</operation>

<operation id="670" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="19" op_0_bw="18">
<![CDATA[
_Z14systolic_arrayP6ap_intILi8EES1_PS_ILi6EEPS_ILi4EEPS_ILi2EEPS_ILi32EEi.exit527:7 %sext_ln70_2 = sext i18 %add_ln70_2

]]></Node>
<StgValue><ssdm name="sext_ln70_2"/></StgValue>
</operation>

<operation id="671" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="18" op_0_bw="17">
<![CDATA[
_Z14systolic_arrayP6ap_intILi8EES1_PS_ILi6EEPS_ILi4EEPS_ILi2EEPS_ILi32EEi.exit527:9 %sext_ln70_3 = sext i17 %add_ln70_3

]]></Node>
<StgValue><ssdm name="sext_ln70_3"/></StgValue>
</operation>

<operation id="672" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_Z14systolic_arrayP6ap_intILi8EES1_PS_ILi6EEPS_ILi4EEPS_ILi2EEPS_ILi32EEi.exit527:10 %add_ln70_4 = add i17 %sext_ln53_6, i17 %sext_ln53_7

]]></Node>
<StgValue><ssdm name="add_ln70_4"/></StgValue>
</operation>

<operation id="673" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="18" op_0_bw="17">
<![CDATA[
_Z14systolic_arrayP6ap_intILi8EES1_PS_ILi6EEPS_ILi4EEPS_ILi2EEPS_ILi32EEi.exit527:11 %sext_ln70_4 = sext i17 %add_ln70_4

]]></Node>
<StgValue><ssdm name="sext_ln70_4"/></StgValue>
</operation>

<operation id="674" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_Z14systolic_arrayP6ap_intILi8EES1_PS_ILi6EEPS_ILi4EEPS_ILi2EEPS_ILi32EEi.exit527:12 %add_ln70_5 = add i18 %sext_ln70_4, i18 %sext_ln70_3

]]></Node>
<StgValue><ssdm name="add_ln70_5"/></StgValue>
</operation>

<operation id="675" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="19" op_0_bw="18">
<![CDATA[
_Z14systolic_arrayP6ap_intILi8EES1_PS_ILi6EEPS_ILi4EEPS_ILi2EEPS_ILi32EEi.exit527:13 %sext_ln70_5 = sext i18 %add_ln70_5

]]></Node>
<StgValue><ssdm name="sext_ln70_5"/></StgValue>
</operation>

<operation id="676" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_Z14systolic_arrayP6ap_intILi8EES1_PS_ILi6EEPS_ILi4EEPS_ILi2EEPS_ILi32EEi.exit527:14 %add_ln70_6 = add i19 %sext_ln70_5, i19 %sext_ln70_2

]]></Node>
<StgValue><ssdm name="add_ln70_6"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="677" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
VITIS_LOOP_46_4.split:143 %shl_ln60_s = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln60_35, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln60_s"/></StgValue>
</operation>

<operation id="678" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_46_4.split:144 %zext_ln60_10 = zext i5 %shl_ln60_s

]]></Node>
<StgValue><ssdm name="zext_ln60_10"/></StgValue>
</operation>

<operation id="679" st_id="25" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_46_4.split:145 %lshr_ln60_10 = lshr i32 %gmem_addr_11_read, i32 %zext_ln60_10

]]></Node>
<StgValue><ssdm name="lshr_ln60_10"/></StgValue>
</operation>

<operation id="680" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="8" op_0_bw="32">
<![CDATA[
VITIS_LOOP_46_4.split:146 %a_10 = trunc i32 %lshr_ln60_10

]]></Node>
<StgValue><ssdm name="a_10"/></StgValue>
</operation>

<operation id="681" st_id="25" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_46_4.split:154 %gmem_addr_12_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_12

]]></Node>
<StgValue><ssdm name="gmem_addr_12_read"/></StgValue>
</operation>

<operation id="682" st_id="25" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_46_4.split:166 %gmem_load_76_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_76_req"/></StgValue>
</operation>

<operation id="683" st_id="25" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_46_4.split:179 %gmem_load_77_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_77_req"/></StgValue>
</operation>

<operation id="684" st_id="25" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_46_4.split:192 %gmem_load_78_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_78_req"/></StgValue>
</operation>

<operation id="685" st_id="25" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_46_4.split:205 %gmem_load_79_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_79_req"/></StgValue>
</operation>

<operation id="686" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="16" op_0_bw="2">
<![CDATA[
sw.bb13.i.i168:2 %zext_ln49_8 = zext i2 %acc_17

]]></Node>
<StgValue><ssdm name="zext_ln49_8"/></StgValue>
</operation>

<operation id="687" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="16" op_0_bw="4">
<![CDATA[
sw.bb7.i.i155:2 %sext_ln29_8 = sext i4 %acc_16

]]></Node>
<StgValue><ssdm name="sext_ln29_8"/></StgValue>
</operation>

<operation id="688" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
sw.bb3.i.i144:2 %shl_ln18_8 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %mul_ln18_8, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln18_8"/></StgValue>
</operation>

<operation id="689" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="16" op_0_bw="6">
<![CDATA[
sw.bb3.i.i144:3 %sext_ln19_8 = sext i6 %shl_ln18_8

]]></Node>
<StgValue><ssdm name="sext_ln19_8"/></StgValue>
</operation>

<operation id="690" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0">
<![CDATA[
for.inc.i179:0 %partial_8 = phi i16 %zext_ln49_8, void %sw.bb13.i.i168, i16 %sext_ln29_8, void %sw.bb7.i.i155, i16 %sext_ln19_8, void %sw.bb3.i.i144, i16 %mul_ln9_8, void %sw.bb.i.i133, i16 0, void %_Z14systolic_arrayP6ap_intILi8EES1_PS_ILi6EEPS_ILi4EEPS_ILi2EEPS_ILi32EEi.exit

]]></Node>
<StgValue><ssdm name="partial_8"/></StgValue>
</operation>

<operation id="691" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="0" op_0_bw="0">
<![CDATA[
sw.bb13.i.1.i192:3 %br_ln21 = br void %for.inc.1.i230

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="692" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="0" op_0_bw="0">
<![CDATA[
sw.bb7.i.1.i203:3 %br_ln20 = br void %for.inc.1.i230

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="693" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="0" op_0_bw="0">
<![CDATA[
sw.bb3.i.1.i214:4 %br_ln19 = br void %for.inc.1.i230

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="694" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="16" op_0_bw="8">
<![CDATA[
sw.bb.i.1.i219:0 %sext_ln9_9 = sext i8 %a_9

]]></Node>
<StgValue><ssdm name="sext_ln9_9"/></StgValue>
</operation>

<operation id="695" st_id="25" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
sw.bb.i.1.i219:1 %mul_ln9_9 = mul i16 %sext_ln9_9, i16 %w8_23_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln9_9"/></StgValue>
</operation>

<operation id="696" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="0" op_0_bw="0">
<![CDATA[
sw.bb.i.1.i219:2 %br_ln18 = br void %for.inc.1.i230

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="697" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="2" op_0_bw="32">
<![CDATA[
sw.bb13.i.2.i243:0 %a0_21 = trunc i32 %lshr_ln60_10

]]></Node>
<StgValue><ssdm name="a0_21"/></StgValue>
</operation>

<operation id="698" st_id="25" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
sw.bb13.i.2.i243:1 %acc_21 = mul i2 %tmp_11, i2 %a0_21

]]></Node>
<StgValue><ssdm name="acc_21"/></StgValue>
</operation>

<operation id="699" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="4" op_0_bw="32">
<![CDATA[
sw.bb7.i.2.i254:0 %a0_20 = trunc i32 %lshr_ln60_10

]]></Node>
<StgValue><ssdm name="a0_20"/></StgValue>
</operation>

<operation id="700" st_id="25" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
sw.bb7.i.2.i254:1 %acc_20 = mul i4 %tmp_10, i4 %a0_20

]]></Node>
<StgValue><ssdm name="acc_20"/></StgValue>
</operation>

<operation id="701" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb3.i.2.i265:0 %ah_10 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %lshr_ln60_10, i32 2, i32 5

]]></Node>
<StgValue><ssdm name="ah_10"/></StgValue>
</operation>

<operation id="702" st_id="25" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
sw.bb3.i.2.i265:1 %mul_ln18_10 = mul i4 %bh_15_read, i4 %ah_10

]]></Node>
<StgValue><ssdm name="mul_ln18_10"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="703" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
VITIS_LOOP_46_4.split:156 %shl_ln60_10 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln60_37, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln60_10"/></StgValue>
</operation>

<operation id="704" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_46_4.split:157 %zext_ln60_11 = zext i5 %shl_ln60_10

]]></Node>
<StgValue><ssdm name="zext_ln60_11"/></StgValue>
</operation>

<operation id="705" st_id="26" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_46_4.split:158 %lshr_ln60_11 = lshr i32 %gmem_addr_12_read, i32 %zext_ln60_11

]]></Node>
<StgValue><ssdm name="lshr_ln60_11"/></StgValue>
</operation>

<operation id="706" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="8" op_0_bw="32">
<![CDATA[
VITIS_LOOP_46_4.split:159 %a_11 = trunc i32 %lshr_ln60_11

]]></Node>
<StgValue><ssdm name="a_11"/></StgValue>
</operation>

<operation id="707" st_id="26" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_46_4.split:167 %gmem_addr_13_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_13

]]></Node>
<StgValue><ssdm name="gmem_addr_13_read"/></StgValue>
</operation>

<operation id="708" st_id="26" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_46_4.split:179 %gmem_load_77_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_77_req"/></StgValue>
</operation>

<operation id="709" st_id="26" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_46_4.split:192 %gmem_load_78_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_78_req"/></StgValue>
</operation>

<operation id="710" st_id="26" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_46_4.split:205 %gmem_load_79_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_79_req"/></StgValue>
</operation>

<operation id="711" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="17" op_0_bw="16">
<![CDATA[
for.inc.i179:1 %sext_ln53_8 = sext i16 %partial_8

]]></Node>
<StgValue><ssdm name="sext_ln53_8"/></StgValue>
</operation>

<operation id="712" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="16" op_0_bw="2">
<![CDATA[
sw.bb13.i.1.i192:2 %zext_ln49_9 = zext i2 %acc_19

]]></Node>
<StgValue><ssdm name="zext_ln49_9"/></StgValue>
</operation>

<operation id="713" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="16" op_0_bw="4">
<![CDATA[
sw.bb7.i.1.i203:2 %sext_ln29_9 = sext i4 %acc_18

]]></Node>
<StgValue><ssdm name="sext_ln29_9"/></StgValue>
</operation>

<operation id="714" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
sw.bb3.i.1.i214:2 %shl_ln18_9 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %mul_ln18_9, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln18_9"/></StgValue>
</operation>

<operation id="715" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="16" op_0_bw="6">
<![CDATA[
sw.bb3.i.1.i214:3 %sext_ln19_9 = sext i6 %shl_ln18_9

]]></Node>
<StgValue><ssdm name="sext_ln19_9"/></StgValue>
</operation>

<operation id="716" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0">
<![CDATA[
for.inc.1.i230:0 %partial_9 = phi i16 %zext_ln49_9, void %sw.bb13.i.1.i192, i16 %sext_ln29_9, void %sw.bb7.i.1.i203, i16 %sext_ln19_9, void %sw.bb3.i.1.i214, i16 %mul_ln9_9, void %sw.bb.i.1.i219, i16 0, void %for.inc.i179

]]></Node>
<StgValue><ssdm name="partial_9"/></StgValue>
</operation>

<operation id="717" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="17" op_0_bw="16">
<![CDATA[
for.inc.1.i230:1 %sext_ln53_9 = sext i16 %partial_9

]]></Node>
<StgValue><ssdm name="sext_ln53_9"/></StgValue>
</operation>

<operation id="718" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="0" op_0_bw="0">
<![CDATA[
sw.bb13.i.2.i243:3 %br_ln21 = br void %for.inc.2.i281

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="719" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="0" op_0_bw="0">
<![CDATA[
sw.bb7.i.2.i254:3 %br_ln20 = br void %for.inc.2.i281

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="720" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="0" op_0_bw="0">
<![CDATA[
sw.bb3.i.2.i265:4 %br_ln19 = br void %for.inc.2.i281

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="721" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="16" op_0_bw="8">
<![CDATA[
sw.bb.i.2.i270:0 %sext_ln9_10 = sext i8 %a_10

]]></Node>
<StgValue><ssdm name="sext_ln9_10"/></StgValue>
</operation>

<operation id="722" st_id="26" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
sw.bb.i.2.i270:1 %mul_ln9_10 = mul i16 %sext_ln9_10, i16 %w8_24_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln9_10"/></StgValue>
</operation>

<operation id="723" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="0" op_0_bw="0">
<![CDATA[
sw.bb.i.2.i270:2 %br_ln18 = br void %for.inc.2.i281

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="724" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="2" op_0_bw="32">
<![CDATA[
sw.bb13.i.3.i294:0 %a0_23 = trunc i32 %lshr_ln60_11

]]></Node>
<StgValue><ssdm name="a0_23"/></StgValue>
</operation>

<operation id="725" st_id="26" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
sw.bb13.i.3.i294:1 %acc_23 = mul i2 %tmp_9, i2 %a0_23

]]></Node>
<StgValue><ssdm name="acc_23"/></StgValue>
</operation>

<operation id="726" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="4" op_0_bw="32">
<![CDATA[
sw.bb7.i.3.i305:0 %a0_22 = trunc i32 %lshr_ln60_11

]]></Node>
<StgValue><ssdm name="a0_22"/></StgValue>
</operation>

<operation id="727" st_id="26" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
sw.bb7.i.3.i305:1 %acc_22 = mul i4 %tmp_8, i4 %a0_22

]]></Node>
<StgValue><ssdm name="acc_22"/></StgValue>
</operation>

<operation id="728" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb3.i.3.i316:0 %ah_11 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %lshr_ln60_11, i32 2, i32 5

]]></Node>
<StgValue><ssdm name="ah_11"/></StgValue>
</operation>

<operation id="729" st_id="26" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
sw.bb3.i.3.i316:1 %mul_ln18_11 = mul i4 %bh_10_read, i4 %ah_11

]]></Node>
<StgValue><ssdm name="mul_ln18_11"/></StgValue>
</operation>

<operation id="730" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_Z14systolic_arrayP6ap_intILi8EES1_PS_ILi6EEPS_ILi4EEPS_ILi2EEPS_ILi32EEi.exit527:16 %add_ln70_7 = add i17 %sext_ln53_8, i17 %sext_ln53_9

]]></Node>
<StgValue><ssdm name="add_ln70_7"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="731" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
VITIS_LOOP_46_4.split:169 %shl_ln60_11 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln60_39, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln60_11"/></StgValue>
</operation>

<operation id="732" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_46_4.split:170 %zext_ln60_12 = zext i5 %shl_ln60_11

]]></Node>
<StgValue><ssdm name="zext_ln60_12"/></StgValue>
</operation>

<operation id="733" st_id="27" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_46_4.split:171 %lshr_ln60_12 = lshr i32 %gmem_addr_13_read, i32 %zext_ln60_12

]]></Node>
<StgValue><ssdm name="lshr_ln60_12"/></StgValue>
</operation>

<operation id="734" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="8" op_0_bw="32">
<![CDATA[
VITIS_LOOP_46_4.split:172 %a_12 = trunc i32 %lshr_ln60_12

]]></Node>
<StgValue><ssdm name="a_12"/></StgValue>
</operation>

<operation id="735" st_id="27" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_46_4.split:180 %gmem_addr_14_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_14

]]></Node>
<StgValue><ssdm name="gmem_addr_14_read"/></StgValue>
</operation>

<operation id="736" st_id="27" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_46_4.split:192 %gmem_load_78_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_78_req"/></StgValue>
</operation>

<operation id="737" st_id="27" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_46_4.split:205 %gmem_load_79_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_79_req"/></StgValue>
</operation>

<operation id="738" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="16" op_0_bw="2">
<![CDATA[
sw.bb13.i.2.i243:2 %zext_ln49_10 = zext i2 %acc_21

]]></Node>
<StgValue><ssdm name="zext_ln49_10"/></StgValue>
</operation>

<operation id="739" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="16" op_0_bw="4">
<![CDATA[
sw.bb7.i.2.i254:2 %sext_ln29_10 = sext i4 %acc_20

]]></Node>
<StgValue><ssdm name="sext_ln29_10"/></StgValue>
</operation>

<operation id="740" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
sw.bb3.i.2.i265:2 %shl_ln18_s = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %mul_ln18_10, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln18_s"/></StgValue>
</operation>

<operation id="741" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="16" op_0_bw="6">
<![CDATA[
sw.bb3.i.2.i265:3 %sext_ln19_10 = sext i6 %shl_ln18_s

]]></Node>
<StgValue><ssdm name="sext_ln19_10"/></StgValue>
</operation>

<operation id="742" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0">
<![CDATA[
for.inc.2.i281:0 %partial_10 = phi i16 %zext_ln49_10, void %sw.bb13.i.2.i243, i16 %sext_ln29_10, void %sw.bb7.i.2.i254, i16 %sext_ln19_10, void %sw.bb3.i.2.i265, i16 %mul_ln9_10, void %sw.bb.i.2.i270, i16 0, void %for.inc.1.i230

]]></Node>
<StgValue><ssdm name="partial_10"/></StgValue>
</operation>

<operation id="743" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="0" op_0_bw="0">
<![CDATA[
sw.bb13.i.3.i294:3 %br_ln21 = br void %for.inc.3.i332

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="744" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="0" op_0_bw="0">
<![CDATA[
sw.bb7.i.3.i305:3 %br_ln20 = br void %for.inc.3.i332

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="745" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="0" op_0_bw="0">
<![CDATA[
sw.bb3.i.3.i316:4 %br_ln19 = br void %for.inc.3.i332

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="746" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="16" op_0_bw="8">
<![CDATA[
sw.bb.i.3.i321:0 %sext_ln9_11 = sext i8 %a_11

]]></Node>
<StgValue><ssdm name="sext_ln9_11"/></StgValue>
</operation>

<operation id="747" st_id="27" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
sw.bb.i.3.i321:1 %mul_ln9_11 = mul i16 %sext_ln9_11, i16 %w8_25_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln9_11"/></StgValue>
</operation>

<operation id="748" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="0" op_0_bw="0">
<![CDATA[
sw.bb.i.3.i321:2 %br_ln18 = br void %for.inc.3.i332

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="749" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="2" op_0_bw="32">
<![CDATA[
sw.bb13.i.4.i345:0 %a0_25 = trunc i32 %lshr_ln60_12

]]></Node>
<StgValue><ssdm name="a0_25"/></StgValue>
</operation>

<operation id="750" st_id="27" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
sw.bb13.i.4.i345:1 %acc_25 = mul i2 %tmp_7, i2 %a0_25

]]></Node>
<StgValue><ssdm name="acc_25"/></StgValue>
</operation>

<operation id="751" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="4" op_0_bw="32">
<![CDATA[
sw.bb7.i.4.i356:0 %a0_24 = trunc i32 %lshr_ln60_12

]]></Node>
<StgValue><ssdm name="a0_24"/></StgValue>
</operation>

<operation id="752" st_id="27" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
sw.bb7.i.4.i356:1 %acc_24 = mul i4 %tmp_6, i4 %a0_24

]]></Node>
<StgValue><ssdm name="acc_24"/></StgValue>
</operation>

<operation id="753" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb3.i.4.i367:0 %ah_12 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %lshr_ln60_12, i32 2, i32 5

]]></Node>
<StgValue><ssdm name="ah_12"/></StgValue>
</operation>

<operation id="754" st_id="27" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
sw.bb3.i.4.i367:1 %mul_ln18_12 = mul i4 %bh_11_read, i4 %ah_12

]]></Node>
<StgValue><ssdm name="mul_ln18_12"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="755" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
VITIS_LOOP_46_4.split:182 %shl_ln60_12 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln60_41, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln60_12"/></StgValue>
</operation>

<operation id="756" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_46_4.split:183 %zext_ln60_13 = zext i5 %shl_ln60_12

]]></Node>
<StgValue><ssdm name="zext_ln60_13"/></StgValue>
</operation>

<operation id="757" st_id="28" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_46_4.split:184 %lshr_ln60_13 = lshr i32 %gmem_addr_14_read, i32 %zext_ln60_13

]]></Node>
<StgValue><ssdm name="lshr_ln60_13"/></StgValue>
</operation>

<operation id="758" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="8" op_0_bw="32">
<![CDATA[
VITIS_LOOP_46_4.split:185 %a_13 = trunc i32 %lshr_ln60_13

]]></Node>
<StgValue><ssdm name="a_13"/></StgValue>
</operation>

<operation id="759" st_id="28" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_46_4.split:193 %gmem_addr_15_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_15

]]></Node>
<StgValue><ssdm name="gmem_addr_15_read"/></StgValue>
</operation>

<operation id="760" st_id="28" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_46_4.split:205 %gmem_load_79_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_79_req"/></StgValue>
</operation>

<operation id="761" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="17" op_0_bw="16">
<![CDATA[
for.inc.2.i281:1 %sext_ln53_10 = sext i16 %partial_10

]]></Node>
<StgValue><ssdm name="sext_ln53_10"/></StgValue>
</operation>

<operation id="762" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="16" op_0_bw="2">
<![CDATA[
sw.bb13.i.3.i294:2 %zext_ln49_11 = zext i2 %acc_23

]]></Node>
<StgValue><ssdm name="zext_ln49_11"/></StgValue>
</operation>

<operation id="763" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="16" op_0_bw="4">
<![CDATA[
sw.bb7.i.3.i305:2 %sext_ln29_11 = sext i4 %acc_22

]]></Node>
<StgValue><ssdm name="sext_ln29_11"/></StgValue>
</operation>

<operation id="764" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
sw.bb3.i.3.i316:2 %shl_ln18_10 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %mul_ln18_11, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln18_10"/></StgValue>
</operation>

<operation id="765" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="16" op_0_bw="6">
<![CDATA[
sw.bb3.i.3.i316:3 %sext_ln19_11 = sext i6 %shl_ln18_10

]]></Node>
<StgValue><ssdm name="sext_ln19_11"/></StgValue>
</operation>

<operation id="766" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0">
<![CDATA[
for.inc.3.i332:0 %partial_11 = phi i16 %zext_ln49_11, void %sw.bb13.i.3.i294, i16 %sext_ln29_11, void %sw.bb7.i.3.i305, i16 %sext_ln19_11, void %sw.bb3.i.3.i316, i16 %mul_ln9_11, void %sw.bb.i.3.i321, i16 0, void %for.inc.2.i281

]]></Node>
<StgValue><ssdm name="partial_11"/></StgValue>
</operation>

<operation id="767" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="17" op_0_bw="16">
<![CDATA[
for.inc.3.i332:1 %sext_ln53_11 = sext i16 %partial_11

]]></Node>
<StgValue><ssdm name="sext_ln53_11"/></StgValue>
</operation>

<operation id="768" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="0" op_0_bw="0">
<![CDATA[
sw.bb13.i.4.i345:3 %br_ln21 = br void %for.inc.4.i383

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="769" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="0" op_0_bw="0">
<![CDATA[
sw.bb7.i.4.i356:3 %br_ln20 = br void %for.inc.4.i383

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="770" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="0" op_0_bw="0">
<![CDATA[
sw.bb3.i.4.i367:4 %br_ln19 = br void %for.inc.4.i383

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="771" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="16" op_0_bw="8">
<![CDATA[
sw.bb.i.4.i372:0 %sext_ln9_12 = sext i8 %a_12

]]></Node>
<StgValue><ssdm name="sext_ln9_12"/></StgValue>
</operation>

<operation id="772" st_id="28" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
sw.bb.i.4.i372:1 %mul_ln9_12 = mul i16 %sext_ln9_12, i16 %w8_26_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln9_12"/></StgValue>
</operation>

<operation id="773" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="0" op_0_bw="0">
<![CDATA[
sw.bb.i.4.i372:2 %br_ln18 = br void %for.inc.4.i383

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="774" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="2" op_0_bw="32">
<![CDATA[
sw.bb13.i.5.i396:0 %a0_27 = trunc i32 %lshr_ln60_13

]]></Node>
<StgValue><ssdm name="a0_27"/></StgValue>
</operation>

<operation id="775" st_id="28" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
sw.bb13.i.5.i396:1 %acc_27 = mul i2 %tmp_5, i2 %a0_27

]]></Node>
<StgValue><ssdm name="acc_27"/></StgValue>
</operation>

<operation id="776" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="4" op_0_bw="32">
<![CDATA[
sw.bb7.i.5.i407:0 %a0_26 = trunc i32 %lshr_ln60_13

]]></Node>
<StgValue><ssdm name="a0_26"/></StgValue>
</operation>

<operation id="777" st_id="28" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
sw.bb7.i.5.i407:1 %acc_26 = mul i4 %tmp_4, i4 %a0_26

]]></Node>
<StgValue><ssdm name="acc_26"/></StgValue>
</operation>

<operation id="778" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb3.i.5.i418:0 %ah_13 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %lshr_ln60_13, i32 2, i32 5

]]></Node>
<StgValue><ssdm name="ah_13"/></StgValue>
</operation>

<operation id="779" st_id="28" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
sw.bb3.i.5.i418:1 %mul_ln18_13 = mul i4 %bh_12_read, i4 %ah_13

]]></Node>
<StgValue><ssdm name="mul_ln18_13"/></StgValue>
</operation>

<operation id="780" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="18" op_0_bw="17">
<![CDATA[
_Z14systolic_arrayP6ap_intILi8EES1_PS_ILi6EEPS_ILi4EEPS_ILi2EEPS_ILi32EEi.exit527:17 %sext_ln70_7 = sext i17 %add_ln70_7

]]></Node>
<StgValue><ssdm name="sext_ln70_7"/></StgValue>
</operation>

<operation id="781" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_Z14systolic_arrayP6ap_intILi8EES1_PS_ILi6EEPS_ILi4EEPS_ILi2EEPS_ILi32EEi.exit527:18 %add_ln70_8 = add i17 %sext_ln53_10, i17 %sext_ln53_11

]]></Node>
<StgValue><ssdm name="add_ln70_8"/></StgValue>
</operation>

<operation id="782" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="18" op_0_bw="17">
<![CDATA[
_Z14systolic_arrayP6ap_intILi8EES1_PS_ILi6EEPS_ILi4EEPS_ILi2EEPS_ILi32EEi.exit527:19 %sext_ln70_8 = sext i17 %add_ln70_8

]]></Node>
<StgValue><ssdm name="sext_ln70_8"/></StgValue>
</operation>

<operation id="783" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_Z14systolic_arrayP6ap_intILi8EES1_PS_ILi6EEPS_ILi4EEPS_ILi2EEPS_ILi32EEi.exit527:20 %add_ln70_9 = add i18 %sext_ln70_8, i18 %sext_ln70_7

]]></Node>
<StgValue><ssdm name="add_ln70_9"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="784" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
VITIS_LOOP_46_4.split:195 %shl_ln60_13 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln60_43, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln60_13"/></StgValue>
</operation>

<operation id="785" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_46_4.split:196 %zext_ln60_14 = zext i5 %shl_ln60_13

]]></Node>
<StgValue><ssdm name="zext_ln60_14"/></StgValue>
</operation>

<operation id="786" st_id="29" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_46_4.split:197 %lshr_ln60_14 = lshr i32 %gmem_addr_15_read, i32 %zext_ln60_14

]]></Node>
<StgValue><ssdm name="lshr_ln60_14"/></StgValue>
</operation>

<operation id="787" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="8" op_0_bw="32">
<![CDATA[
VITIS_LOOP_46_4.split:198 %a_14 = trunc i32 %lshr_ln60_14

]]></Node>
<StgValue><ssdm name="a_14"/></StgValue>
</operation>

<operation id="788" st_id="29" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_46_4.split:206 %gmem_addr_16_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_16

]]></Node>
<StgValue><ssdm name="gmem_addr_16_read"/></StgValue>
</operation>

<operation id="789" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="16" op_0_bw="2">
<![CDATA[
sw.bb13.i.4.i345:2 %zext_ln49_12 = zext i2 %acc_25

]]></Node>
<StgValue><ssdm name="zext_ln49_12"/></StgValue>
</operation>

<operation id="790" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="16" op_0_bw="4">
<![CDATA[
sw.bb7.i.4.i356:2 %sext_ln29_12 = sext i4 %acc_24

]]></Node>
<StgValue><ssdm name="sext_ln29_12"/></StgValue>
</operation>

<operation id="791" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
sw.bb3.i.4.i367:2 %shl_ln18_11 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %mul_ln18_12, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln18_11"/></StgValue>
</operation>

<operation id="792" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="16" op_0_bw="6">
<![CDATA[
sw.bb3.i.4.i367:3 %sext_ln19_12 = sext i6 %shl_ln18_11

]]></Node>
<StgValue><ssdm name="sext_ln19_12"/></StgValue>
</operation>

<operation id="793" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0">
<![CDATA[
for.inc.4.i383:0 %partial_12 = phi i16 %zext_ln49_12, void %sw.bb13.i.4.i345, i16 %sext_ln29_12, void %sw.bb7.i.4.i356, i16 %sext_ln19_12, void %sw.bb3.i.4.i367, i16 %mul_ln9_12, void %sw.bb.i.4.i372, i16 0, void %for.inc.3.i332

]]></Node>
<StgValue><ssdm name="partial_12"/></StgValue>
</operation>

<operation id="794" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="0" op_0_bw="0">
<![CDATA[
sw.bb13.i.5.i396:3 %br_ln21 = br void %for.inc.5.i434

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="795" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="0" op_0_bw="0">
<![CDATA[
sw.bb7.i.5.i407:3 %br_ln20 = br void %for.inc.5.i434

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="796" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="0" op_0_bw="0">
<![CDATA[
sw.bb3.i.5.i418:4 %br_ln19 = br void %for.inc.5.i434

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="797" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="16" op_0_bw="8">
<![CDATA[
sw.bb.i.5.i423:0 %sext_ln9_13 = sext i8 %a_13

]]></Node>
<StgValue><ssdm name="sext_ln9_13"/></StgValue>
</operation>

<operation id="798" st_id="29" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
sw.bb.i.5.i423:1 %mul_ln9_13 = mul i16 %sext_ln9_13, i16 %w8_27_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln9_13"/></StgValue>
</operation>

<operation id="799" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="0" op_0_bw="0">
<![CDATA[
sw.bb.i.5.i423:2 %br_ln18 = br void %for.inc.5.i434

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="800" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="2" op_0_bw="32">
<![CDATA[
sw.bb13.i.6.i447:0 %a0_29 = trunc i32 %lshr_ln60_14

]]></Node>
<StgValue><ssdm name="a0_29"/></StgValue>
</operation>

<operation id="801" st_id="29" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
sw.bb13.i.6.i447:1 %acc_29 = mul i2 %tmp_3, i2 %a0_29

]]></Node>
<StgValue><ssdm name="acc_29"/></StgValue>
</operation>

<operation id="802" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="4" op_0_bw="32">
<![CDATA[
sw.bb7.i.6.i458:0 %a0_28 = trunc i32 %lshr_ln60_14

]]></Node>
<StgValue><ssdm name="a0_28"/></StgValue>
</operation>

<operation id="803" st_id="29" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
sw.bb7.i.6.i458:1 %acc_28 = mul i4 %tmp_2, i4 %a0_28

]]></Node>
<StgValue><ssdm name="acc_28"/></StgValue>
</operation>

<operation id="804" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb3.i.6.i469:0 %ah_14 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %lshr_ln60_14, i32 2, i32 5

]]></Node>
<StgValue><ssdm name="ah_14"/></StgValue>
</operation>

<operation id="805" st_id="29" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
sw.bb3.i.6.i469:1 %mul_ln18_14 = mul i4 %bh_13_read, i4 %ah_14

]]></Node>
<StgValue><ssdm name="mul_ln18_14"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="806" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_46_4.split:3 %specpipeline_ln42 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln42"/></StgValue>
</operation>

<operation id="807" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
VITIS_LOOP_46_4.split:208 %shl_ln60_14 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln60_45, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln60_14"/></StgValue>
</operation>

<operation id="808" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_46_4.split:209 %zext_ln60_15 = zext i5 %shl_ln60_14

]]></Node>
<StgValue><ssdm name="zext_ln60_15"/></StgValue>
</operation>

<operation id="809" st_id="30" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_46_4.split:210 %lshr_ln60_15 = lshr i32 %gmem_addr_16_read, i32 %zext_ln60_15

]]></Node>
<StgValue><ssdm name="lshr_ln60_15"/></StgValue>
</operation>

<operation id="810" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="8" op_0_bw="32">
<![CDATA[
VITIS_LOOP_46_4.split:211 %a_15 = trunc i32 %lshr_ln60_15

]]></Node>
<StgValue><ssdm name="a_15"/></StgValue>
</operation>

<operation id="811" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="17" op_0_bw="16">
<![CDATA[
for.inc.4.i383:1 %sext_ln53_12 = sext i16 %partial_12

]]></Node>
<StgValue><ssdm name="sext_ln53_12"/></StgValue>
</operation>

<operation id="812" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="16" op_0_bw="2">
<![CDATA[
sw.bb13.i.5.i396:2 %zext_ln49_13 = zext i2 %acc_27

]]></Node>
<StgValue><ssdm name="zext_ln49_13"/></StgValue>
</operation>

<operation id="813" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="16" op_0_bw="4">
<![CDATA[
sw.bb7.i.5.i407:2 %sext_ln29_13 = sext i4 %acc_26

]]></Node>
<StgValue><ssdm name="sext_ln29_13"/></StgValue>
</operation>

<operation id="814" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
sw.bb3.i.5.i418:2 %shl_ln18_12 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %mul_ln18_13, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln18_12"/></StgValue>
</operation>

<operation id="815" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="16" op_0_bw="6">
<![CDATA[
sw.bb3.i.5.i418:3 %sext_ln19_13 = sext i6 %shl_ln18_12

]]></Node>
<StgValue><ssdm name="sext_ln19_13"/></StgValue>
</operation>

<operation id="816" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0">
<![CDATA[
for.inc.5.i434:0 %partial_13 = phi i16 %zext_ln49_13, void %sw.bb13.i.5.i396, i16 %sext_ln29_13, void %sw.bb7.i.5.i407, i16 %sext_ln19_13, void %sw.bb3.i.5.i418, i16 %mul_ln9_13, void %sw.bb.i.5.i423, i16 0, void %for.inc.4.i383

]]></Node>
<StgValue><ssdm name="partial_13"/></StgValue>
</operation>

<operation id="817" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="17" op_0_bw="16">
<![CDATA[
for.inc.5.i434:1 %sext_ln53_13 = sext i16 %partial_13

]]></Node>
<StgValue><ssdm name="sext_ln53_13"/></StgValue>
</operation>

<operation id="818" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="0" op_0_bw="0">
<![CDATA[
sw.bb13.i.6.i447:3 %br_ln21 = br void %for.inc.6.i485

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="819" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="0" op_0_bw="0">
<![CDATA[
sw.bb7.i.6.i458:3 %br_ln20 = br void %for.inc.6.i485

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="820" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="0" op_0_bw="0">
<![CDATA[
sw.bb3.i.6.i469:4 %br_ln19 = br void %for.inc.6.i485

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="821" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="16" op_0_bw="8">
<![CDATA[
sw.bb.i.6.i474:0 %sext_ln9_14 = sext i8 %a_14

]]></Node>
<StgValue><ssdm name="sext_ln9_14"/></StgValue>
</operation>

<operation id="822" st_id="30" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
sw.bb.i.6.i474:1 %mul_ln9_14 = mul i16 %sext_ln9_14, i16 %w8_28_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln9_14"/></StgValue>
</operation>

<operation id="823" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="0" op_0_bw="0">
<![CDATA[
sw.bb.i.6.i474:2 %br_ln18 = br void %for.inc.6.i485

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="824" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="2" op_0_bw="32">
<![CDATA[
sw.bb13.i.7.i498:0 %a0_31 = trunc i32 %lshr_ln60_15

]]></Node>
<StgValue><ssdm name="a0_31"/></StgValue>
</operation>

<operation id="825" st_id="30" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
sw.bb13.i.7.i498:1 %acc_31 = mul i2 %tmp_1, i2 %a0_31

]]></Node>
<StgValue><ssdm name="acc_31"/></StgValue>
</operation>

<operation id="826" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="4" op_0_bw="32">
<![CDATA[
sw.bb7.i.7.i509:0 %a0_30 = trunc i32 %lshr_ln60_15

]]></Node>
<StgValue><ssdm name="a0_30"/></StgValue>
</operation>

<operation id="827" st_id="30" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
sw.bb7.i.7.i509:1 %acc_30 = mul i4 %tmp, i4 %a0_30

]]></Node>
<StgValue><ssdm name="acc_30"/></StgValue>
</operation>

<operation id="828" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb3.i.7.i520:0 %ah_15 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %lshr_ln60_15, i32 2, i32 5

]]></Node>
<StgValue><ssdm name="ah_15"/></StgValue>
</operation>

<operation id="829" st_id="30" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
sw.bb3.i.7.i520:1 %mul_ln18_15 = mul i4 %bh_14_read, i4 %ah_15

]]></Node>
<StgValue><ssdm name="mul_ln18_15"/></StgValue>
</operation>

<operation id="830" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_Z14systolic_arrayP6ap_intILi8EES1_PS_ILi6EEPS_ILi4EEPS_ILi2EEPS_ILi32EEi.exit527:22 %add_ln70_10 = add i17 %sext_ln53_12, i17 %sext_ln53_13

]]></Node>
<StgValue><ssdm name="add_ln70_10"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="831" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="16" op_0_bw="2">
<![CDATA[
sw.bb13.i.6.i447:2 %zext_ln49_14 = zext i2 %acc_29

]]></Node>
<StgValue><ssdm name="zext_ln49_14"/></StgValue>
</operation>

<operation id="832" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="16" op_0_bw="4">
<![CDATA[
sw.bb7.i.6.i458:2 %sext_ln29_14 = sext i4 %acc_28

]]></Node>
<StgValue><ssdm name="sext_ln29_14"/></StgValue>
</operation>

<operation id="833" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
sw.bb3.i.6.i469:2 %shl_ln18_13 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %mul_ln18_14, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln18_13"/></StgValue>
</operation>

<operation id="834" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="16" op_0_bw="6">
<![CDATA[
sw.bb3.i.6.i469:3 %sext_ln19_14 = sext i6 %shl_ln18_13

]]></Node>
<StgValue><ssdm name="sext_ln19_14"/></StgValue>
</operation>

<operation id="835" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0">
<![CDATA[
for.inc.6.i485:0 %partial_14 = phi i16 %zext_ln49_14, void %sw.bb13.i.6.i447, i16 %sext_ln29_14, void %sw.bb7.i.6.i458, i16 %sext_ln19_14, void %sw.bb3.i.6.i469, i16 %mul_ln9_14, void %sw.bb.i.6.i474, i16 0, void %for.inc.5.i434

]]></Node>
<StgValue><ssdm name="partial_14"/></StgValue>
</operation>

<operation id="836" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="0" op_0_bw="0">
<![CDATA[
sw.bb13.i.7.i498:3 %br_ln21 = br void %_Z14systolic_arrayP6ap_intILi8EES1_PS_ILi6EEPS_ILi4EEPS_ILi2EEPS_ILi32EEi.exit527

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="837" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="0" op_0_bw="0">
<![CDATA[
sw.bb7.i.7.i509:3 %br_ln20 = br void %_Z14systolic_arrayP6ap_intILi8EES1_PS_ILi6EEPS_ILi4EEPS_ILi2EEPS_ILi32EEi.exit527

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="838" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="0" op_0_bw="0">
<![CDATA[
sw.bb3.i.7.i520:4 %br_ln19 = br void %_Z14systolic_arrayP6ap_intILi8EES1_PS_ILi6EEPS_ILi4EEPS_ILi2EEPS_ILi32EEi.exit527

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="839" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="16" op_0_bw="8">
<![CDATA[
sw.bb.i.7.i525:0 %sext_ln9_15 = sext i8 %a_15

]]></Node>
<StgValue><ssdm name="sext_ln9_15"/></StgValue>
</operation>

<operation id="840" st_id="31" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
sw.bb.i.7.i525:1 %mul_ln9_15 = mul i16 %sext_ln9_15, i16 %w8_29_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln9_15"/></StgValue>
</operation>

<operation id="841" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="0" op_0_bw="0">
<![CDATA[
sw.bb.i.7.i525:2 %br_ln18 = br void %_Z14systolic_arrayP6ap_intILi8EES1_PS_ILi6EEPS_ILi4EEPS_ILi2EEPS_ILi32EEi.exit527

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="842" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="17" op_0_bw="16">
<![CDATA[
for.inc.6.i485:1 %sext_ln53_14 = sext i16 %partial_14

]]></Node>
<StgValue><ssdm name="sext_ln53_14"/></StgValue>
</operation>

<operation id="843" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="16" op_0_bw="2">
<![CDATA[
sw.bb13.i.7.i498:2 %zext_ln49_15 = zext i2 %acc_31

]]></Node>
<StgValue><ssdm name="zext_ln49_15"/></StgValue>
</operation>

<operation id="844" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="16" op_0_bw="4">
<![CDATA[
sw.bb7.i.7.i509:2 %sext_ln29_15 = sext i4 %acc_30

]]></Node>
<StgValue><ssdm name="sext_ln29_15"/></StgValue>
</operation>

<operation id="845" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
sw.bb3.i.7.i520:2 %shl_ln18_14 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %mul_ln18_15, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln18_14"/></StgValue>
</operation>

<operation id="846" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="precision_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="16" op_0_bw="6">
<![CDATA[
sw.bb3.i.7.i520:3 %sext_ln19_15 = sext i6 %shl_ln18_14

]]></Node>
<StgValue><ssdm name="sext_ln19_15"/></StgValue>
</operation>

<operation id="847" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0">
<![CDATA[
_Z14systolic_arrayP6ap_intILi8EES1_PS_ILi6EEPS_ILi4EEPS_ILi2EEPS_ILi32EEi.exit527:0 %partial_15 = phi i16 %zext_ln49_15, void %sw.bb13.i.7.i498, i16 %sext_ln29_15, void %sw.bb7.i.7.i509, i16 %sext_ln19_15, void %sw.bb3.i.7.i520, i16 %mul_ln9_15, void %sw.bb.i.7.i525, i16 0, void %for.inc.6.i485

]]></Node>
<StgValue><ssdm name="partial_15"/></StgValue>
</operation>

<operation id="848" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="17" op_0_bw="16">
<![CDATA[
_Z14systolic_arrayP6ap_intILi8EES1_PS_ILi6EEPS_ILi4EEPS_ILi2EEPS_ILi32EEi.exit527:1 %sext_ln53_15 = sext i16 %partial_15

]]></Node>
<StgValue><ssdm name="sext_ln53_15"/></StgValue>
</operation>

<operation id="849" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="19" op_0_bw="18">
<![CDATA[
_Z14systolic_arrayP6ap_intILi8EES1_PS_ILi6EEPS_ILi4EEPS_ILi2EEPS_ILi32EEi.exit527:21 %sext_ln70_9 = sext i18 %add_ln70_9

]]></Node>
<StgValue><ssdm name="sext_ln70_9"/></StgValue>
</operation>

<operation id="850" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="18" op_0_bw="17">
<![CDATA[
_Z14systolic_arrayP6ap_intILi8EES1_PS_ILi6EEPS_ILi4EEPS_ILi2EEPS_ILi32EEi.exit527:23 %sext_ln70_10 = sext i17 %add_ln70_10

]]></Node>
<StgValue><ssdm name="sext_ln70_10"/></StgValue>
</operation>

<operation id="851" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_Z14systolic_arrayP6ap_intILi8EES1_PS_ILi6EEPS_ILi4EEPS_ILi2EEPS_ILi32EEi.exit527:24 %add_ln70_11 = add i17 %sext_ln53_14, i17 %sext_ln53_15

]]></Node>
<StgValue><ssdm name="add_ln70_11"/></StgValue>
</operation>

<operation id="852" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="18" op_0_bw="17">
<![CDATA[
_Z14systolic_arrayP6ap_intILi8EES1_PS_ILi6EEPS_ILi4EEPS_ILi2EEPS_ILi32EEi.exit527:25 %sext_ln70_11 = sext i17 %add_ln70_11

]]></Node>
<StgValue><ssdm name="sext_ln70_11"/></StgValue>
</operation>

<operation id="853" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_Z14systolic_arrayP6ap_intILi8EES1_PS_ILi6EEPS_ILi4EEPS_ILi2EEPS_ILi32EEi.exit527:26 %add_ln70_12 = add i18 %sext_ln70_11, i18 %sext_ln70_10

]]></Node>
<StgValue><ssdm name="add_ln70_12"/></StgValue>
</operation>

<operation id="854" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="19" op_0_bw="18">
<![CDATA[
_Z14systolic_arrayP6ap_intILi8EES1_PS_ILi6EEPS_ILi4EEPS_ILi2EEPS_ILi32EEi.exit527:27 %sext_ln70_12 = sext i18 %add_ln70_12

]]></Node>
<StgValue><ssdm name="sext_ln70_12"/></StgValue>
</operation>

<operation id="855" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_Z14systolic_arrayP6ap_intILi8EES1_PS_ILi6EEPS_ILi4EEPS_ILi2EEPS_ILi32EEi.exit527:28 %add_ln70_13 = add i19 %sext_ln70_12, i19 %sext_ln70_9

]]></Node>
<StgValue><ssdm name="add_ln70_13"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="856" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="32" op_0_bw="20">
<![CDATA[
_Z14systolic_arrayP6ap_intILi8EES1_PS_ILi6EEPS_ILi4EEPS_ILi2EEPS_ILi32EEi.exit527:31 %sext_ln44 = sext i20 %sum

]]></Node>
<StgValue><ssdm name="sext_ln44"/></StgValue>
</operation>

<operation id="857" st_id="33" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
_Z14systolic_arrayP6ap_intILi8EES1_PS_ILi6EEPS_ILi4EEPS_ILi2EEPS_ILi32EEi.exit527:32 %write_ln73 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr, i32 %sext_ln44, i4 15

]]></Node>
<StgValue><ssdm name="write_ln73"/></StgValue>
</operation>
</state>

<state id="34" st_id="35">

<operation id="858" st_id="34" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
last.iter._Z14systolic_arrayP6ap_intILi8EES1_PS_ILi6EEPS_ILi4EEPS_ILi2EEPS_ILi32EEi.exit527:0 %empty_61 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>
</state>

<state id="35" st_id="36">

<operation id="859" st_id="35" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
last.iter._Z14systolic_arrayP6ap_intILi8EES1_PS_ILi6EEPS_ILi4EEPS_ILi2EEPS_ILi32EEi.exit527:0 %empty_61 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>
</state>

<state id="36" st_id="37">

<operation id="860" st_id="36" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
last.iter._Z14systolic_arrayP6ap_intILi8EES1_PS_ILi6EEPS_ILi4EEPS_ILi2EEPS_ILi32EEi.exit527:0 %empty_61 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>
</state>

<state id="37" st_id="38">

<operation id="861" st_id="37" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
last.iter._Z14systolic_arrayP6ap_intILi8EES1_PS_ILi6EEPS_ILi4EEPS_ILi2EEPS_ILi32EEi.exit527:0 %empty_61 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>
</state>

<state id="38" st_id="39">

<operation id="862" st_id="38" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
last.iter._Z14systolic_arrayP6ap_intILi8EES1_PS_ILi6EEPS_ILi4EEPS_ILi2EEPS_ILi32EEi.exit527:0 %empty_61 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>

<operation id="863" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="0" op_0_bw="0">
<![CDATA[
last.iter._Z14systolic_arrayP6ap_intILi8EES1_PS_ILi6EEPS_ILi4EEPS_ILi2EEPS_ILi32EEi.exit527:1 %br_ln41 = br void %new.latch._Z14systolic_arrayP6ap_intILi8EES1_PS_ILi6EEPS_ILi4EEPS_ILi2EEPS_ILi32EEi.exit527

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
