<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>Sdiff src/hotspot/cpu/ppc/c1_LIRAssembler_ppc.cpp</title>
    <link rel="stylesheet" href="../../../../style.css" />
  </head>
<body>
<center><a href="assembler_ppc.cpp.sdiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="c1_LIRGenerator_ppc.cpp.sdiff.html" target="_top">next &gt;</a></center>    <h2>src/hotspot/cpu/ppc/c1_LIRAssembler_ppc.cpp</h2>
     <a class="print" href="javascript:print()">Print this page</a>
<table>
<tr valign="top">
<td>
<hr />
<pre>
  23  *
  24  */
  25 
  26 #include &quot;precompiled.hpp&quot;
  27 #include &quot;asm/macroAssembler.inline.hpp&quot;
  28 #include &quot;c1/c1_Compilation.hpp&quot;
  29 #include &quot;c1/c1_LIRAssembler.hpp&quot;
  30 #include &quot;c1/c1_MacroAssembler.hpp&quot;
  31 #include &quot;c1/c1_Runtime1.hpp&quot;
  32 #include &quot;c1/c1_ValueStack.hpp&quot;
  33 #include &quot;ci/ciArrayKlass.hpp&quot;
  34 #include &quot;ci/ciInstance.hpp&quot;
  35 #include &quot;gc/shared/collectedHeap.hpp&quot;
  36 #include &quot;memory/universe.hpp&quot;
  37 #include &quot;nativeInst_ppc.hpp&quot;
  38 #include &quot;oops/compressedOops.hpp&quot;
  39 #include &quot;oops/objArrayKlass.hpp&quot;
  40 #include &quot;runtime/frame.inline.hpp&quot;
  41 #include &quot;runtime/safepointMechanism.inline.hpp&quot;
  42 #include &quot;runtime/sharedRuntime.hpp&quot;

  43 
  44 #define __ _masm-&gt;
  45 
  46 
  47 const ConditionRegister LIR_Assembler::BOOL_RESULT = CCR5;
  48 
  49 
  50 bool LIR_Assembler::is_small_constant(LIR_Opr opr) {
  51   Unimplemented(); return false; // Currently not used on this platform.
  52 }
  53 
  54 
  55 LIR_Opr LIR_Assembler::receiverOpr() {
  56   return FrameMap::R3_oop_opr;
  57 }
  58 
  59 
  60 LIR_Opr LIR_Assembler::osrBufferPointer() {
  61   return FrameMap::R3_opr;
  62 }
</pre>
<hr />
<pre>
1745 
1746 
1747 void LIR_Assembler::logic_op(LIR_Code code, LIR_Opr left, LIR_Opr right, LIR_Opr dest) {
1748   if (right-&gt;is_constant()) { // see do_LogicOp
1749     long uimm;
1750     Register d, l;
1751     if (dest-&gt;is_single_cpu()) {
1752       uimm = right-&gt;as_constant_ptr()-&gt;as_jint();
1753       d = dest-&gt;as_register();
1754       l = left-&gt;as_register();
1755     } else {
1756       uimm = right-&gt;as_constant_ptr()-&gt;as_jlong();
1757       d = dest-&gt;as_register_lo();
1758       l = left-&gt;as_register_lo();
1759     }
1760     long uimms  = (unsigned long)uimm &gt;&gt; 16,
1761          uimmss = (unsigned long)uimm &gt;&gt; 32;
1762 
1763     switch (code) {
1764       case lir_logic_and:
<span class="line-modified">1765         if (uimmss != 0 || (uimms != 0 &amp;&amp; (uimm &amp; 0xFFFF) != 0) || is_power_of_2_long(uimm)) {</span>
1766           __ andi(d, l, uimm); // special cases
1767         } else if (uimms != 0) { __ andis_(d, l, uimms); }
1768         else { __ andi_(d, l, uimm); }
1769         break;
1770 
1771       case lir_logic_or:
1772         if (uimms != 0) { assert((uimm &amp; 0xFFFF) == 0, &quot;sanity&quot;); __ oris(d, l, uimms); }
1773         else { __ ori(d, l, uimm); }
1774         break;
1775 
1776       case lir_logic_xor:
1777         if (uimm == -1) { __ nand(d, l, l); } // special case
1778         else if (uimms != 0) { assert((uimm &amp; 0xFFFF) == 0, &quot;sanity&quot;); __ xoris(d, l, uimms); }
1779         else { __ xori(d, l, uimm); }
1780         break;
1781 
1782       default: ShouldNotReachHere();
1783     }
1784   } else {
1785     assert(right-&gt;is_register(), &quot;right should be in register&quot;);
</pre>
</td>
<td>
<hr />
<pre>
  23  *
  24  */
  25 
  26 #include &quot;precompiled.hpp&quot;
  27 #include &quot;asm/macroAssembler.inline.hpp&quot;
  28 #include &quot;c1/c1_Compilation.hpp&quot;
  29 #include &quot;c1/c1_LIRAssembler.hpp&quot;
  30 #include &quot;c1/c1_MacroAssembler.hpp&quot;
  31 #include &quot;c1/c1_Runtime1.hpp&quot;
  32 #include &quot;c1/c1_ValueStack.hpp&quot;
  33 #include &quot;ci/ciArrayKlass.hpp&quot;
  34 #include &quot;ci/ciInstance.hpp&quot;
  35 #include &quot;gc/shared/collectedHeap.hpp&quot;
  36 #include &quot;memory/universe.hpp&quot;
  37 #include &quot;nativeInst_ppc.hpp&quot;
  38 #include &quot;oops/compressedOops.hpp&quot;
  39 #include &quot;oops/objArrayKlass.hpp&quot;
  40 #include &quot;runtime/frame.inline.hpp&quot;
  41 #include &quot;runtime/safepointMechanism.inline.hpp&quot;
  42 #include &quot;runtime/sharedRuntime.hpp&quot;
<span class="line-added">  43 #include &quot;utilities/powerOfTwo.hpp&quot;</span>
  44 
  45 #define __ _masm-&gt;
  46 
  47 
  48 const ConditionRegister LIR_Assembler::BOOL_RESULT = CCR5;
  49 
  50 
  51 bool LIR_Assembler::is_small_constant(LIR_Opr opr) {
  52   Unimplemented(); return false; // Currently not used on this platform.
  53 }
  54 
  55 
  56 LIR_Opr LIR_Assembler::receiverOpr() {
  57   return FrameMap::R3_oop_opr;
  58 }
  59 
  60 
  61 LIR_Opr LIR_Assembler::osrBufferPointer() {
  62   return FrameMap::R3_opr;
  63 }
</pre>
<hr />
<pre>
1746 
1747 
1748 void LIR_Assembler::logic_op(LIR_Code code, LIR_Opr left, LIR_Opr right, LIR_Opr dest) {
1749   if (right-&gt;is_constant()) { // see do_LogicOp
1750     long uimm;
1751     Register d, l;
1752     if (dest-&gt;is_single_cpu()) {
1753       uimm = right-&gt;as_constant_ptr()-&gt;as_jint();
1754       d = dest-&gt;as_register();
1755       l = left-&gt;as_register();
1756     } else {
1757       uimm = right-&gt;as_constant_ptr()-&gt;as_jlong();
1758       d = dest-&gt;as_register_lo();
1759       l = left-&gt;as_register_lo();
1760     }
1761     long uimms  = (unsigned long)uimm &gt;&gt; 16,
1762          uimmss = (unsigned long)uimm &gt;&gt; 32;
1763 
1764     switch (code) {
1765       case lir_logic_and:
<span class="line-modified">1766         if (uimmss != 0 || (uimms != 0 &amp;&amp; (uimm &amp; 0xFFFF) != 0) || is_power_of_2(uimm)) {</span>
1767           __ andi(d, l, uimm); // special cases
1768         } else if (uimms != 0) { __ andis_(d, l, uimms); }
1769         else { __ andi_(d, l, uimm); }
1770         break;
1771 
1772       case lir_logic_or:
1773         if (uimms != 0) { assert((uimm &amp; 0xFFFF) == 0, &quot;sanity&quot;); __ oris(d, l, uimms); }
1774         else { __ ori(d, l, uimm); }
1775         break;
1776 
1777       case lir_logic_xor:
1778         if (uimm == -1) { __ nand(d, l, l); } // special case
1779         else if (uimms != 0) { assert((uimm &amp; 0xFFFF) == 0, &quot;sanity&quot;); __ xoris(d, l, uimms); }
1780         else { __ xori(d, l, uimm); }
1781         break;
1782 
1783       default: ShouldNotReachHere();
1784     }
1785   } else {
1786     assert(right-&gt;is_register(), &quot;right should be in register&quot;);
</pre>
</td>
</tr>
</table>
<center><a href="assembler_ppc.cpp.sdiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="c1_LIRGenerator_ppc.cpp.sdiff.html" target="_top">next &gt;</a></center>  </body>
</html>