m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/ResearchProgram/modeltech64_10.4/examples
va_graycounter
Z0 !s110 1608632756
!i10b 1
!s100 FI?[k<oCFi9HWYigXHGcf0
IH7ncUPM^IEGNEDe3RWZFN1
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dD:/project/fpga_training/Sim/Fpga_sim/ram_test
Z3 w1382637282
Z4 8D:/project/fpga_training/Library/altera_sim/altera_mf.v
Z5 FD:/project/fpga_training/Library/altera_sim/altera_mf.v
L0 49136
Z6 OL;L;10.4;61
r1
!s85 0
31
Z7 !s108 1608632755.798000
Z8 !s107 D:/project/fpga_training/Library/altera_sim/altera_mf.v|
Z9 !s90 -##implicit##push_minusfile_path##|D:/project/fpga_training/Sim/Fpga_sim/pll_test/vlog.opt|+define+FPGA|+define+FPGA_PLL|+define+FPGA_RAM|-##implicit##pop_minusfile_path##|-reportprogress|300|-work|work|-vopt|-stats=none|D:/project/fpga_training/Library/altera_sim/altera_mf.v|
!i113 0
Z10 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z11 !s92 +define+FPGA +define+FPGA_PLL +define+FPGA_RAM -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
valt3pram
R0
!i10b 1
!s100 UoB51QU2NzKlzLzJ=bSEL0
IDE2NAoINU3OcJ8h7fn_ca1
R1
R2
R3
R4
R5
L0 47345
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
valt_aeq_s4
R0
!i10b 1
!s100 De3U5iKLd2^m>6AP07Bnz1
I8<lLbA80CfaHA6If1_hGj3
R1
R2
R3
R4
R5
L0 50087
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
valt_cal
R0
!i10b 1
!s100 HKVFfVRahGV>P9g8ALcDQ2
IGlHOGS@GGVWcW3InEbQMF1
R1
R2
R3
R4
R5
L0 49556
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
valt_cal_av
R0
!i10b 1
!s100 `49e6]>kWCG=V5NEld^2>3
I]@_A`WkiEkM93f[;XAXnf2
R1
R2
R3
R4
R5
L0 49980
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
valt_cal_c3gxb
R0
!i10b 1
!s100 gIZgll5KAdQ]QekV=Q^@Z1
IhA1^g[=2BYa1m3RPXhl3j3
R1
R2
R3
R4
R5
L0 49783
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
valt_cal_mm
R0
!i10b 1
!s100 0IDN8ZmocfW6<eWHU681J0
I6_GFkbh;l:R;af<S:_mm61
R1
R2
R3
R4
R5
L0 49658
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
valt_cal_sv
R0
!i10b 1
!s100 L:j`7SA@o>An>6Uom24o80
IL[a[hm=oCd3G>mc3I2VQ73
R1
R2
R3
R4
R5
L0 49883
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
valt_dfe
R0
!i10b 1
!s100 OG9AL4imc8NAI2_0e7NhH2
ICNi0hlJBXM=Ci86SYEY0j2
R1
R2
R3
R4
R5
L0 50464
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
valt_eyemon
R0
!i10b 1
!s100 mZJ5_3f<<Mek08mm9@cM_0
IB_lA`ZgOgYNAMGS4<41PU3
R1
R2
R3
R4
R5
L0 50184
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
valtaccumulate
R0
!i10b 1
!s100 U?_9`Xn3WD5_NI?X20iQD0
I0h6GD3UU@hMO7COPQAUo:0
R1
R2
R3
R4
R5
L0 31636
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
valtclklock
R0
!i10b 1
!s100 n:0R:Z@oZQLiaYJ5lW7PR1
IPMXfhKYZK8A?7he?8D[Ko2
R1
R2
R3
R4
R5
L0 42308
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
valtddio_bidir
R0
!i10b 1
!s100 K8=bnL@8IU0cmK1DRWDAA0
IDA^7@njK?KI2be2fWDO^K3
R1
R2
R3
R4
R5
L0 43748
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
valtddio_in
R0
!i10b 1
!s100 HZKX`M0:J`jaci<O?iAJZ0
IC4ka1EDT8SYlZCX6:GZnT2
R1
R2
R3
R4
R5
L0 43234
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
valtddio_out
R0
!i10b 1
!s100 >7F5=QIOT^g>KYk3jfIYd3
IEPFC19;G3EP8SJdV`W2;E1
R1
R2
R3
R4
R5
L0 43497
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
valtdpram
R0
!i10b 1
!s100 RFUWO1:6UIR1Zd=I^FA?]0
Ig=X:@CD_kN>:0fcm9z6^k2
R1
R2
R3
R4
R5
L0 43887
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
vALTERA_DEVICE_FAMILIES
R1
r1
!s85 0
31
!i10b 1
!s100 FhER4>?CTY2IImAQ`W5mU3
I3NPaCZgEVS@8QLILDWf<L2
R2
R3
R4
R5
L0 1344
R6
R7
R8
R9
!i113 0
R10
R11
n@a@l@t@e@r@a_@d@e@v@i@c@e_@f@a@m@i@l@i@e@s
vALTERA_MF_HINT_EVALUATION
Z12 !s110 1608632755
!i10b 1
!s100 a=Fe>V8[JB19QF`<JB2a80
IIzM>W6T5XkkiJk2z8iQ<Q0
R1
R2
R3
R4
R5
L0 1222
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
n@a@l@t@e@r@a_@m@f_@h@i@n@t_@e@v@a@l@u@a@t@i@o@n
vALTERA_MF_MEMORY_INITIALIZATION
R1
r1
!s85 0
31
!i10b 1
!s100 1;fUiNdohROUTkB`ZS<H92
InYRcanmdAA51;5k]8=EJ:0
R2
R3
R4
R5
L0 71
R6
R7
R8
R9
!i113 0
R10
R11
n@a@l@t@e@r@a_@m@f_@m@e@m@o@r@y_@i@n@i@t@i@a@l@i@z@a@t@i@o@n
valtera_std_synchronizer
R0
!i10b 1
!s100 7[?HRJo41a]bV3me;fe:V3
IUconD_?@9nZkeQVQ?mUF01
R1
R2
R3
R4
R5
L0 49362
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
valtera_std_synchronizer_bundle
R0
!i10b 1
!s100 USLWRb^mBmc@IZ^JSdozY1
IhWnHLMlBe1mS8JG<h^K;k2
R1
R2
R3
R4
R5
L0 49521
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
valtfp_mult
R0
!i10b 1
!s100 KaM6nc]cEi?0YDMehQ?6@3
IXPgJ1PKEWH6>Mdgf3MF<00
R1
R2
R3
R4
R5
L0 41421
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
valtlvds_rx
R12
!i10b 1
!s100 6_C4Jg7In?klcRB[IHC2F1
IHRi43LXHTDf3V=Uj=5Z202
R1
R2
R3
R4
R5
L0 23702
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
valtlvds_tx
R12
!i10b 1
!s100 ;1`3_f``Ne?n3JBo5zU;A0
IK1ifn933G5_8h`@CJLakX0
R1
R2
R3
R4
R5
L0 27282
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
valtmult_accum
R0
!i10b 1
!s100 SCeEEa1d]?:=lfjQUW6n:3
IoJLY7cL[3Io=l2DOBSO013
R1
R2
R3
R4
R5
L0 31878
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
valtmult_add
R0
!i10b 1
!s100 1ZjS@7hDCKmnGKTS^>UR[3
IRRWJ;_n50f]Ra;UCigMMf1
R1
R2
R3
R4
R5
L0 34083
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
valtparallel_flash_loader
R0
!i10b 1
!s100 80T6cZS[M4RiV9ZWCR;::0
IAVkGAfz7E;:f=dBKD5nnF1
R1
R2
R3
R4
R5
L0 52343
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
valtpll
R1
r1
!s85 0
31
!i10b 1
!s100 SO?n[RkfnA]8Q5:=bzFLh1
IdB:0=gTAe=MYZhXd1iRgG2
R2
R3
R4
R5
L0 21688
R6
R7
R8
R9
!i113 0
R10
R11
valtserial_flash_loader
R0
!i10b 1
!s100 VYEIbkH31:gie6T>0@V9<1
IfVNT_>e9;n_`nzT9`F@<M1
R1
R2
R3
R4
R5
L0 52463
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
valtshift_taps
R0
!i10b 1
!s100 NAMlf6oN9M3Z3_Be_ZF?O0
Ia_9?1=6c1VWYYTdJJ?Uc72
R1
R2
R3
R4
R5
L0 49003
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
valtsource_probe
R0
!i10b 1
!s100 0H^flEVSMh@bBU^0XYX_e1
IEM@>WR33jCNPgo;9aK3B^0
R1
R2
R3
R4
R5
L0 52573
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
valtsqrt
R0
!i10b 1
!s100 mlG82cW8=Hd1fgBLTNPgV1
INzBNSKMkCgzbcziM>LcgN1
R1
R2
R3
R4
R5
L0 42106
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
valtsquare
R0
!i10b 1
!s100 9Eei[ULl^mkbXom>N^bYW1
I^XN;^ez1F<UQ5n;Ba:?k`1
R1
R2
R3
R4
R5
L0 49227
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
valtstratixii_oct
R0
!i10b 1
!s100 KGUlNBc=Gi;Viok]Q?LlS2
Ih1:YP8a1JVbYNN^f`>:Jd2
R1
R2
R3
R4
R5
L0 52327
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
valtsyncram
R1
r1
!s85 0
31
!i10b 1
!s100 dGzR1z]M`CFh6=UM4hFOF2
I[VOX]WmMH<j;@0_Q2mKSo1
R2
R3
R4
R5
L0 44418
R6
R7
R8
R9
!i113 0
R10
R11
varm_m_cntr
R12
!i10b 1
!s100 UefMf4^kW017KKcRl5mSj2
IgAF04FE?ieLnC5VaYSNog2
R1
R2
R3
R4
R5
L0 6417
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
varm_n_cntr
R12
!i10b 1
!s100 2BOE3zVZ6LT4M>O2K]EBL0
IYLZgEJHP3Cd1NdZiJj6zh1
R1
R2
R3
R4
R5
L0 6497
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
varm_scale_cntr
R12
!i10b 1
!s100 IU4XOW;kV@NGTcJKA1<0D2
I5:VUWjbMJegUNkF_C?Tc@2
R1
R2
R3
R4
R5
L0 6579
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
vcda_m_cntr
R1
r1
!s85 0
31
!i10b 1
!s100 1Y:6BSj4V;T5gH3BD;Ncd0
IAao7N0kI6>I847Ed;;c[D0
R2
R3
R4
R5
L0 14356
R6
R7
R8
R9
!i113 0
R10
R11
vcda_n_cntr
R1
r1
!s85 0
31
!i10b 1
!s100 NiIFaLZmGX?087gNiD6@l0
I<TnEC@eQA`WoA^>f]nZY`3
R2
R3
R4
R5
L0 14437
R6
R7
R8
R9
!i113 0
R10
R11
vcda_scale_cntr
R1
r1
!s85 0
31
!i10b 1
!s100 _>CjT]@W=A>jaVMcX]Z_J1
I[oL0AK@_Nmz?4nHMGe:WN0
R2
R3
R4
R5
L0 14508
R6
R7
R8
R9
!i113 0
R10
R11
vclk_even_division
R0
!i10b 1
!s100 <3U@Y;KP`[2ezSYdY7DCL2
I>OAnNkBG@D9nF?zTSQllV0
R1
R2
Z13 w1607851181
Z14 8D:/project/fpga_training/Library/rtl_logic/clock_gen.v
Z15 FD:/project/fpga_training/Library/rtl_logic/clock_gen.v
L0 16
R6
r1
!s85 0
31
Z16 !s108 1608632756.188000
Z17 !s107 D:/project/fpga_training/Library/rtl_logic/clock_gen.v|
Z18 !s90 -##implicit##push_minusfile_path##|D:/project/fpga_training/Sim/Fpga_sim/pll_test/vlog.opt|+define+FPGA|+define+FPGA_PLL|+define+FPGA_RAM|-##implicit##pop_minusfile_path##|-reportprogress|300|-work|work|-vopt|-stats=none|D:/project/fpga_training/Library/rtl_logic/clock_gen.v|
!i113 0
R10
R11
vclk_odd_division
R0
!i10b 1
!s100 LZER0lK[i1F9K];h@>zio2
IOH6;bSaE?z7F:AnQ:23ba2
R1
R2
R13
R14
R15
L0 70
R6
r1
!s85 0
31
R16
R17
R18
!i113 0
R10
R11
vclk_shift
R0
!i10b 1
!s100 RWmVd2mdk71ebnZnPk6Fn2
IU4aF]NfVj023@Lfm2h;BU0
R1
R2
R13
R14
R15
L0 2
R6
r1
!s85 0
31
R16
R17
R18
!i113 0
R10
R11
vclock_tree
R1
r1
!s85 0
31
!i10b 1
!s100 Edl^CeL4dzUk:68b`e=Pb1
Ii>KhKGUV6YGX7mO6Na75;3
R2
w1607849573
8D:/project/fpga_training/User/Verilog/clock_tree.v
FD:/project/fpga_training/User/Verilog/clock_tree.v
L0 1
R6
!s108 1608632756.261000
!s107 D:/project/fpga_training/User/Verilog/clock_tree.v|
!s90 -##implicit##push_minusfile_path##|D:/project/fpga_training/Sim/Fpga_sim/pll_test/vlog.opt|+define+FPGA|+define+FPGA_PLL|+define+FPGA_RAM|-##implicit##pop_minusfile_path##|-reportprogress|300|-work|work|-vopt|+define+FPGA=1|+define+FPGA_PLL=1|+define+FPGA_RAM=1|-stats=none|D:/project/fpga_training/User/Verilog/clock_tree.v|
!i113 0
R10
!s92 +define+FPGA +define+FPGA_PLL +define+FPGA_RAM -work work +define+FPGA=1 +define+FPGA_PLL=1 +define+FPGA_RAM=1 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
vcycloneiiigl_post_divider
R12
!i10b 1
!s100 X2P2VHzbWK64;`H:klo2I1
IM2zk]dOCJRWl0P[^ML[bB0
R1
R2
R3
R4
R5
L0 18226
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
vdcfifo
R0
!i10b 1
!s100 dbIOE;QgZ7R^lYSn`5_6_1
I?<Rj[o<OV5mjhNBLa_dmi1
R1
R2
R3
R4
R5
L0 31500
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
vdcfifo_async
R12
!i10b 1
!s100 jX;1VVIkhWiH`4C^gg6me3
I`U;^Q1J<P3^POoQZVE=PQ0
R1
R2
R3
R4
R5
L0 29775
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
vdcfifo_dffpipe
R12
!i10b 1
!s100 ]6e<BMdmCif^6`3Qa1Tdl0
I[LoizTk4;abzWPiNa1[>:2
R1
R2
R3
R4
R5
L0 29545
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
vdcfifo_fefifo
R12
!i10b 1
!s100 5TzkJd2emHhjiJ@5?TkNP0
I6I<T;9QC7k@oA@5:YdQDT3
R1
R2
R3
R4
R5
L0 29623
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
vdcfifo_low_latency
R0
!i10b 1
!s100 l@SPj^6hCeA>NS8NWQQ572
IEjezncN[][GC:N8]:WU343
R1
R2
R3
R4
R5
L0 30570
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
vdcfifo_mixed_widths
R0
!i10b 1
!s100 VPgQkTE860DUFbmGBnbc62
ICGEb];bHcJ0=d?36jaNY>2
R1
R2
R3
R4
R5
L0 31188
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
vdcfifo_sync
R12
!i10b 1
!s100 RG:oS1F40NFFOXgL59mz12
I`F`;n<VhFO<d2lfMh57gJ0
R1
R2
R3
R4
R5
L0 30261
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
vdffp
R12
!i10b 1
!s100 `N:3@21P33N<eWgO_]_0d0
IV:8>>9^3V78zmWbHVYcR32
R1
R2
R3
R4
R5
L0 2195
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
vdummy_hub
R0
!i10b 1
!s100 _NoKgzE5?0PKX53>ZXDn`3
IEEE[aR@6?Je8ghBm5O@3h3
R1
R2
R3
R4
R5
L0 51835
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
vedge_detect
R0
!i10b 1
!s100 QG>=FhE2WW=]i_KE`I3963
I;AU_Ge5?6a0L2cj<`8V^g2
R1
R2
Z19 w1608632722
Z20 8D:/project/fpga_training/Library/rtl_logic/edge_detect.v
Z21 FD:/project/fpga_training/Library/rtl_logic/edge_detect.v
L0 47
R6
r1
!s85 0
31
Z22 !s108 1608632756.587000
Z23 !s107 D:/project/fpga_training/Library/rtl_logic/edge_detect.v|
Z24 !s90 -##implicit##push_minusfile_path##|D:/project/fpga_training/Sim/Fpga_sim/pll_test/vlog.opt|+define+FPGA|+define+FPGA_PLL|+define+FPGA_RAM|-##implicit##pop_minusfile_path##|-reportprogress|300|-work|work|-vopt|+define+FPGA|+define+FPGA_PLL|+define+FPGA_RAM|-stats=none|D:/project/fpga_training/Library/rtl_logic/edge_detect.v|
!i113 0
R10
Z25 !s92 +define+FPGA +define+FPGA_PLL +define+FPGA_RAM -work work +define+FPGA +define+FPGA_PLL +define+FPGA_RAM -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
vflexible_lvds_rx
R12
!i10b 1
!s100 02:Gcb6^@@dZV1TIo<nfW0
I7f8aLaLQ7AK>1iM1Ng3X;1
R1
R2
R3
R4
R5
L0 25749
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
vflexible_lvds_tx
R12
!i10b 1
!s100 <>;Yld:UUG3iYOl5o=<W<1
IJS01XCz>f^CNO8ae=U1?]0
R1
R2
R3
R4
R5
L0 28985
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
vjtag_tap_controller
R0
!i10b 1
!s100 ?]ofIQc5>JzH2bO?VH=J;3
IDzgebm2UHJ0VE2icFz78O3
R1
R2
R3
R4
R5
L0 51378
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
vkey
R1
r1
!s85 0
31
!i10b 1
!s100 feDKN_c=^B:U@0EbGjgES0
IoMMY5V1N0]eEHGAfJXD<82
R2
w1608632751
8D:/project/fpga_training/User/Verilog/key/key.v
FD:/project/fpga_training/User/Verilog/key/key.v
L0 1
R6
!s108 1608632755.636000
!s107 D:/project/fpga_training/User/Verilog/key/key.v|
!s90 -##implicit##push_minusfile_path##|D:/project/fpga_training/Sim/Fpga_sim/pll_test/vlog.opt|+define+FPGA|+define+FPGA_PLL|+define+FPGA_RAM|-##implicit##pop_minusfile_path##|-reportprogress|300|-work|work|-vopt|-stats=none|D:/project/fpga_training/User/Verilog/key/key.v|
!i113 0
R10
R11
vkey_top
R1
r1
!s85 0
31
!i10b 1
!s100 mdheG?T8^A8O]iO9T>^Vf2
IKo8jf<M90gEj8?Z2_JYZh0
R2
w1557665953
8D:/project/fpga_training/User/Verilog/key/key_top.v
FD:/project/fpga_training/User/Verilog/key/key_top.v
L0 1
R6
!s108 1608632755.691000
!s107 D:/project/fpga_training/User/Verilog/key/key_top.v|
!s90 -##implicit##push_minusfile_path##|D:/project/fpga_training/Sim/Fpga_sim/pll_test/vlog.opt|+define+FPGA|+define+FPGA_PLL|+define+FPGA_RAM|-##implicit##pop_minusfile_path##|-reportprogress|300|-work|work|-vopt|-stats=none|D:/project/fpga_training/User/Verilog/key/key_top.v|
!i113 0
R10
R11
vlcell
R12
!i10b 1
!s100 bennFdYA;E0lM[zHEL7e`1
I2BBBV0d:=feU_bY;gW=3^3
R1
R2
R3
R4
R5
L0 34
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
vled_top
R1
r1
!s85 0
31
!i10b 1
!s100 <fI7zQ<fEVbX<197BiO<62
Iof2@X1ef_HAS9[1Va<k_m2
R2
w1608459544
8D:/project/fpga_training/User/Verilog/led_top.v
FD:/project/fpga_training/User/Verilog/led_top.v
L0 1
R6
!s108 1608632755.359000
!s107 D:/project/fpga_training/User/Verilog/led_top.v|
!s90 -##implicit##push_minusfile_path##|D:/project/fpga_training/Sim/Fpga_sim/pll_test/vlog.opt|+define+FPGA|+define+FPGA_PLL|+define+FPGA_RAM|-##implicit##pop_minusfile_path##|-reportprogress|300|-work|work|-vopt|-stats=none|D:/project/fpga_training/User/Verilog/led_top.v|
!i113 0
R10
R11
vMF_cycloneiii_pll
R1
r1
!s85 0
31
!i10b 1
!s100 E03OanA8X5YW7I;nWUZo02
IhCQl8UXfOWK4E5zSM6VUM2
R2
R3
R4
R5
L0 14635
R6
R7
R8
R9
!i113 0
R10
R11
n@m@f_cycloneiii_pll
vMF_cycloneiiigl_m_cntr
R12
!i10b 1
!s100 ib1W:VAL;>IG0;Ohl^=aH0
I7EZLC^F`9We?UV2Vj1V=`2
R1
R2
R3
R4
R5
L0 17964
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
n@m@f_cycloneiiigl_m_cntr
vMF_cycloneiiigl_n_cntr
R12
!i10b 1
!s100 5`hZV90j2;U>mAjLY76;60
I_3X6feCczZhaUhOkdlP8n3
R1
R2
R3
R4
R5
L0 18045
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
n@m@f_cycloneiiigl_n_cntr
vMF_cycloneiiigl_pll
R12
!i10b 1
!s100 aiXbUX9B9_UHP1OXk`RCn3
Ild2l2SFE`REJHZ^k060PO3
R1
R2
R3
R4
R5
L0 18315
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
n@m@f_cycloneiiigl_pll
vMF_cycloneiiigl_scale_cntr
R12
!i10b 1
!s100 iY9kPDe;GnH^9Jl6HdB?i2
IkZicWb`MFMafb3G;JF=Z72
R1
R2
R3
R4
R5
L0 18116
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
n@m@f_cycloneiiigl_scale_cntr
vMF_pll_reg
R12
!i10b 1
!s100 ^4iLbBGC<PMVITDcHe]@T1
I=iBVi6LdZSCnoBN[:1Bil1
R1
R2
R3
R4
R5
L0 2552
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
n@m@f_pll_reg
vMF_stratix_pll
R12
!i10b 1
!s100 jIS[[?fJzEh;VGLPeoi=40
IVH8<2j:SFS5mR^JF4[i_]1
R1
R2
R3
R4
R5
L0 2611
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
n@m@f_stratix_pll
vMF_stratixii_pll
R12
!i10b 1
!s100 =0gX3F_dei2=AS]UR>1Mz3
Iz<a]Vd2Y`A75kz9c>z0ML2
R1
R2
R3
R4
R5
L0 6702
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
n@m@f_stratixii_pll
vMF_stratixiii_pll
R12
!i10b 1
!s100 zhgH3E25TG01k5J>j0=VE2
IXl<_W]PAJL@O[8BfSzAAA3
R1
R2
R3
R4
R5
L0 10533
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
n@m@f_stratixiii_pll
vnegedge_detect
R1
r1
!s85 0
31
!i10b 1
!s100 o3X?T6@GmN@jZ[4HXKd3e2
ILkDhPe]bBmhLldW1Pg>_53
R2
R19
R20
R21
L0 24
R6
R22
R23
R24
!i113 0
R10
R25
vparallel_add
R0
!i10b 1
!s100 R:JI^@8R@ojNYJ7TkQn[A2
IH1efZfYfJ9`;n56`^L]<g0
R1
R2
R3
R4
R5
L0 48028
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
vpll0
R1
r1
!s85 0
31
!i10b 1
!s100 28A1RTUa72a`Jh;dOSf_G0
I0RizPnJm388gzXkQSVk]L0
R2
w1557664732
8D:/project/fpga_training/Project/Fpga_syn/Verilog/ipcores/pll0/pll0.v
FD:/project/fpga_training/Project/Fpga_syn/Verilog/ipcores/pll0/pll0.v
Z26 L0 39
R6
!s108 1608632756.314000
!s107 D:/project/fpga_training/Project/Fpga_syn/Verilog/ipcores/pll0/pll0.v|
!s90 -##implicit##push_minusfile_path##|D:/project/fpga_training/Sim/Fpga_sim/pll_test/vlog.opt|+define+FPGA|+define+FPGA_PLL|+define+FPGA_RAM|-##implicit##pop_minusfile_path##|-reportprogress|300|-work|work|-vopt|-stats=none|D:/project/fpga_training/Project/Fpga_syn/Verilog/ipcores/pll0/pll0.v|
!i113 0
R10
R11
vpll1
R1
r1
!s85 0
31
!i10b 1
!s100 NnaaE9nGoH7>1[5MDO5:73
Izn<67IaW^FAOZ4Y:mVEWJ1
R2
w1557667644
8D:/project/fpga_training/Project/Fpga_syn/Verilog/ipcores/pll1/pll1.v
FD:/project/fpga_training/Project/Fpga_syn/Verilog/ipcores/pll1/pll1.v
R26
R6
!s108 1608632756.367000
!s107 D:/project/fpga_training/Project/Fpga_syn/Verilog/ipcores/pll1/pll1.v|
!s90 -##implicit##push_minusfile_path##|D:/project/fpga_training/Sim/Fpga_sim/pll_test/vlog.opt|+define+FPGA|+define+FPGA_PLL|+define+FPGA_RAM|-##implicit##pop_minusfile_path##|-reportprogress|300|-work|work|-vopt|-stats=none|D:/project/fpga_training/Project/Fpga_syn/Verilog/ipcores/pll1/pll1.v|
!i113 0
R10
R11
vpll_iobuf
R1
r1
!s85 0
31
!i10b 1
!s100 dk0jNB7_dBSdh`GW9TaD02
IVIDA08anC4j>0T9m=F>3d0
R2
R3
R4
R5
L0 2228
R6
R7
R8
R9
!i113 0
R10
R11
vposedge_detect
R0
!i10b 1
!s100 <SPLE;ABEde6cY1R60zUA0
IDLEUeTW];_MgI]HLF9ZJX2
R1
R2
R19
R20
R21
L0 1
R6
r1
!s85 0
31
R22
R23
R24
!i113 0
R10
R25
vram0_2port
R1
r1
!s85 0
31
!i10b 1
!s100 1V=XWYRIKE=U:CYL_OI8V1
I3N:^_83YCO^fP:Q5nc;DG3
R2
w1557664371
8D:/project/fpga_training/Project/Fpga_syn/Verilog/ipcores/ram0_2port/ram0_2port.v
FD:/project/fpga_training/Project/Fpga_syn/Verilog/ipcores/ram0_2port/ram0_2port.v
R26
R6
!s108 1608632755.743000
!s107 D:/project/fpga_training/Project/Fpga_syn/Verilog/ipcores/ram0_2port/ram0_2port.v|
!s90 -##implicit##push_minusfile_path##|D:/project/fpga_training/Sim/Fpga_sim/pll_test/vlog.opt|+define+FPGA|+define+FPGA_PLL|+define+FPGA_RAM|-##implicit##pop_minusfile_path##|-reportprogress|300|-work|work|-vopt|+define+FPGA|+define+FPGA_PLL|+define+FPGA_RAM|-stats=none|D:/project/fpga_training/Project/Fpga_syn/Verilog/ipcores/ram0_2port/ram0_2port.v|
!i113 0
R10
R25
vram_data_check
R1
r1
!s85 0
31
!i10b 1
!s100 Hknf3Ld?TAVO6koiz>cc>0
IN042bm1zLC=jz<>cDa=4`2
R2
w1608631740
8D:/project/fpga_training/User/Verilog/ram_controller/ram_data_check.v
FD:/project/fpga_training/User/Verilog/ram_controller/ram_data_check.v
Z27 L0 12
R6
!s108 1608632756.476000
!s107 D:/project/fpga_training/User/Verilog/ram_controller/ram_data_check.v|
!s90 -##implicit##push_minusfile_path##|D:/project/fpga_training/Sim/Fpga_sim/pll_test/vlog.opt|+define+FPGA|+define+FPGA_PLL|+define+FPGA_RAM|-##implicit##pop_minusfile_path##|-reportprogress|300|-work|work|-vopt|+define+FPGA|+define+FPGA_PLL|+define+FPGA_RAM|-stats=none|D:/project/fpga_training/User/Verilog/ram_controller/ram_data_check.v|
!i113 0
R10
R25
vram_rd
R1
r1
!s85 0
31
!i10b 1
!s100 PoDNX>ZlDD902ajnDG_Z?2
I_iC8<SnT853JIBBHcERz=2
R2
w1607867904
8D:/project/fpga_training/User/Verilog/ram_controller/ram_rd.v
FD:/project/fpga_training/User/Verilog/ram_controller/ram_rd.v
R27
R6
!s108 1608632755.480000
!s107 D:/project/fpga_training/User/Verilog/ram_controller/ram_rd.v|
!s90 -##implicit##push_minusfile_path##|D:/project/fpga_training/Sim/Fpga_sim/pll_test/vlog.opt|+define+FPGA|+define+FPGA_PLL|+define+FPGA_RAM|-##implicit##pop_minusfile_path##|-reportprogress|300|-work|work|-vopt|-stats=none|D:/project/fpga_training/User/Verilog/ram_controller/ram_rd.v|
!i113 0
R10
R11
vram_tb
R1
r1
!s85 0
31
!i10b 1
!s100 Od]ITm8zN7;z_]cl?b<l:3
IPA:nCHZikU0]cFQzbGeKA1
R2
w1607868309
8D:/project/fpga_training/Sim/Fpga_sim/TB/ram_tb.v
FD:/project/fpga_training/Sim/Fpga_sim/TB/ram_tb.v
L0 3
R6
!s108 1608632756.422000
!s107 D:/project/fpga_training/Sim/Fpga_sim/TB/ram_tb.v|
!s90 -##implicit##push_minusfile_path##|D:/project/fpga_training/Sim/Fpga_sim/pll_test/vlog.opt|+define+FPGA|+define+FPGA_PLL|+define+FPGA_RAM|-##implicit##pop_minusfile_path##|-reportprogress|300|-work|work|-vopt|+define+FPGA|+define+FPGA_PLL|+define+FPGA_RAM|-stats=none|D:/project/fpga_training/Sim/Fpga_sim/TB/ram_tb.v|
!i113 0
R10
R25
vram_top
R1
r1
!s85 0
31
!i10b 1
!s100 lXbhP4WGcWNmE95F=fS2d0
IGJ_VQQFR?Z<URkbW3BHL41
R2
w1608612121
8D:/project/fpga_training/User/Verilog/ram_controller/ram_top.v
FD:/project/fpga_training/User/Verilog/ram_controller/ram_top.v
L0 1
R6
!s108 1608632755.532000
!s107 D:/project/fpga_training/User/Verilog/ram_controller/ram_top.v|
!s90 -##implicit##push_minusfile_path##|D:/project/fpga_training/Sim/Fpga_sim/pll_test/vlog.opt|+define+FPGA|+define+FPGA_PLL|+define+FPGA_RAM|-##implicit##pop_minusfile_path##|-reportprogress|300|-work|work|-vopt|-stats=none|D:/project/fpga_training/User/Verilog/ram_controller/ram_top.v|
!i113 0
R10
R11
vram_wr
R1
r1
!s85 0
31
!i10b 1
!s100 1i?JgiD4MVX_M^KzDmSEn3
I4C5mAzMR9=EPaAl;jG=kz2
R2
w1607867933
8D:/project/fpga_training/User/Verilog/ram_controller/ram_wr.v
FD:/project/fpga_training/User/Verilog/ram_controller/ram_wr.v
R27
R6
!s108 1608632755.583000
!s107 D:/project/fpga_training/User/Verilog/ram_controller/ram_wr.v|
!s90 -##implicit##push_minusfile_path##|D:/project/fpga_training/Sim/Fpga_sim/pll_test/vlog.opt|+define+FPGA|+define+FPGA_PLL|+define+FPGA_RAM|-##implicit##pop_minusfile_path##|-reportprogress|300|-work|work|-vopt|-stats=none|D:/project/fpga_training/User/Verilog/ram_controller/ram_wr.v|
!i113 0
R10
R11
vscfifo
R0
!i10b 1
!s100 9nAQ?3;9zNSDfNGa:GzXI1
IbeghC`T]Z?kFAQoakhOHL0
R1
R2
R3
R4
R5
L0 48197
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
vsignal_gen
R0
!i10b 1
!s100 6Ub;>1_5c8aa;Za=JL09e2
IiAYHe?5[UcI?Ho7RbCQi70
R1
R2
R3
R4
R5
L0 50811
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
vsld_signaltap
R0
!i10b 1
!s100 `^3=Si6]2^Wa9i=NG;7A92
I3[7i:VM_k=dW]ZY<3AX?O0
R1
R2
R3
R4
R5
L0 52219
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
vsld_virtual_jtag
R0
!i10b 1
!s100 [1XZlI1HHIkc:b4UAS2Bc1
IbHRF=iJz[K3Ek:^=99oB<1
R1
R2
R3
R4
R5
L0 52092
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
vsld_virtual_jtag_basic
R0
!i10b 1
!s100 YTPka:zjzVSUB[A:Lm9c51
IcLO:C^ULGAe[WaLocLM[i3
R1
R2
R3
R4
R5
L0 52495
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
vstratix_lvds_rx
R12
!i10b 1
!s100 obz3JRAQ4omo1];QCkIEB2
IhK1CDBmGKFX<@]oHd_:Xc0
R1
R2
R3
R4
R5
L0 24912
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
vstratix_tx_outclk
R12
!i10b 1
!s100 _UbP_NNjcj1e]_o;QFYB13
Ii5kWJ3R_]jCc[KlLATA`i1
R1
R2
R3
R4
R5
L0 28776
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
vstratixgx_dpa_lvds_rx
R12
!i10b 1
!s100 P[:73>kEF[ozl>YHlW=^L2
I_PbGd>[@J>5fMm<474IKb0
R1
R2
R3
R4
R5
L0 25020
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
vstratixii_lvds_rx
R12
!i10b 1
!s100 6>addN;Ez_lka]:JHg7?K2
IGUj5AbLNX`E2bN0=cASe`1
R1
R2
R3
R4
R5
L0 25423
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
vstratixii_tx_outclk
R12
!i10b 1
!s100 Y8hf6VNAU>J_?4L=a^=<M3
I3mQON9F7eHZMY`aFnXd]]2
R1
R2
R3
R4
R5
L0 28884
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
vstratixiii_lvds_rx
R12
!i10b 1
!s100 1OHER8A6UGf^0PJj^2zgc3
IUUYco>5EMU9dX`ElYZQo81
R1
R2
R3
R4
R5
L0 26222
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
vstratixiii_lvds_rx_channel
R12
!i10b 1
!s100 ho8;NC0RTagzKBj<<FO;m0
IO6ejL[JVXo]]R[iC32Mif0
R1
R2
R3
R4
R5
L0 26404
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
vstratixiii_lvds_rx_dpa
R12
!i10b 1
!s100 gRfz=KS_o>1GS:DRM0UF]1
IUD1@;eN`SKLaQ]@2HnWSf3
R1
R2
R3
R4
R5
L0 27013
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
vstratixv_local_clk_divider
R12
!i10b 1
!s100 L0`K5<5Xfg84YiQMQ0WKk2
Ifa2bFzkE4]_lGBngdh[j63
R1
R2
R3
R4
R5
L0 28682
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
vstx_m_cntr
R12
!i10b 1
!s100 ]mNcUEi9b=oUDaFoRJMm02
I<CX<MHHgX:[YObW@<hAUI1
R1
R2
R3
R4
R5
L0 2254
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
vstx_n_cntr
R12
!i10b 1
!s100 @Ah4lKEZ1Rd1UC4=5B;h`2
I8aDDB[XnnSX_BUG]dGj2e1
R1
R2
R3
R4
R5
L0 2332
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
vstx_scale_cntr
R12
!i10b 1
!s100 ;e]RgmVkGETcOb:XlC3O:1
IY7beEi1CCZc@R:GKSS];a1
R1
R2
R3
R4
R5
L0 2417
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
vsync_ff
R1
r1
!s85 0
31
!i10b 1
!s100 WI]@X;f4FhF8m^2j?5B[?0
IibB>nI5j;=ffBlS5Z0:iT1
R2
Z28 w1608627662
Z29 8D:/project/fpga_training/Library/rtl_logic/sync_ff.v
Z30 FD:/project/fpga_training/Library/rtl_logic/sync_ff.v
L0 1
R6
Z31 !s108 1608632756.531000
Z32 !s107 D:/project/fpga_training/Library/rtl_logic/sync_ff.v|
Z33 !s90 -##implicit##push_minusfile_path##|D:/project/fpga_training/Sim/Fpga_sim/pll_test/vlog.opt|+define+FPGA|+define+FPGA_PLL|+define+FPGA_RAM|-##implicit##pop_minusfile_path##|-reportprogress|300|-work|work|-vopt|+define+FPGA|+define+FPGA_PLL|+define+FPGA_RAM|-stats=none|D:/project/fpga_training/Library/rtl_logic/sync_ff.v|
!i113 0
R10
R25
vsync_ff_2d
R0
!i10b 1
!s100 aMC@_^L=L9hK<<IOj]R^k3
I>zJVJ[YEj6@e4;CDe3kNH2
R1
R2
R28
R29
R30
L0 23
R6
r1
!s85 0
31
R31
R32
R33
!i113 0
R10
R25
vsync_ff_3d
R0
!i10b 1
!s100 Zd`_[S92QL5=G9KQ[SY4L1
IYWKF]VELDiZM;l:Clea7=0
R1
R2
R28
R29
R30
L0 55
R6
r1
!s85 0
31
R31
R32
R33
!i113 0
R10
R25
vtop
R1
r1
!s85 0
31
!i10b 1
!s100 7_2_1zSU_T5Mean2:B;o43
IQdIA^zJ1MMY546PB^RBEc2
R2
w1608627726
8D:/project/fpga_training/User/Verilog/top.v
FD:/project/fpga_training/User/Verilog/top.v
L0 14
R6
!s108 1608632755.414000
!s107 D:/project/fpga_training/User/Verilog/top.v|
!s90 -##implicit##push_minusfile_path##|D:/project/fpga_training/Sim/Fpga_sim/pll_test/vlog.opt|+define+FPGA|+define+FPGA_PLL|+define+FPGA_RAM|-##implicit##pop_minusfile_path##|-reportprogress|300|-work|work|-vopt|-stats=none|D:/project/fpga_training/User/Verilog/top.v|
!i113 0
R10
R11
vttn_m_cntr
R12
!i10b 1
!s100 2OmWMI8G<WFToI_I9jC3M2
IzU`a8RgEC;7F[RYH5CeCb0
R1
R2
R3
R4
R5
L0 10254
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
vttn_n_cntr
R12
!i10b 1
!s100 SB5IH?MR<[ZQR?0=^J1AN2
I`gkV^g?;Q9UJE>>Vb8lXk2
R1
R2
R3
R4
R5
L0 10335
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
vttn_scale_cntr
R12
!i10b 1
!s100 nSWM0Nk=zn@b51SRfW@z31
Id97SHUajbKEgzC4K`?HT@1
R1
R2
R3
R4
R5
L0 10406
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
