module somador (
    soma, a, b
);
    
    input wire [31:0] a, b;
    output reg [31:0] soma;

always@(*) begin
	out = a + b;
end
endmodule