// Seed: 3676968755
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_1 = 1;
  assign module_1.type_35 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  reg
      id_4,
      id_5,
      id_6,
      id_7,
      id_8,
      id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26,
      id_27,
      id_28,
      id_29;
  reg  id_30 = 1;
  wire id_31;
  always_comb @(negedge id_4) begin : LABEL_0
    {1, id_18} <= id_15;
    id_30 <= id_9;
  end
  assign id_7 = 1;
  assign id_3 = 1;
  wire id_32;
  assign id_8 = 1'b0;
  always_comb @(*) id_23 <= id_12;
  module_0 modCall_1 (
      id_2,
      id_32,
      id_2,
      id_3,
      id_2
  );
  reg id_33 = id_15;
endmodule
