fletchgen -r input/primread.rb -i input/primwrite.as -s output/memory.srec -l vhdl --sim
