Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.2 (win64) Build 932637 Wed Jun 11 13:33:10 MDT 2014
| Date         : Tue Jul 28 16:45:59 2020
| Host         : FZS running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file crc3_control_sets_placed.rpt
| Design       : crc3
| Device       : xc7a35t
-----------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    26 |
| Minimum Number of register sites lost to control set restrictions |   169 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              21 |           17 |
| No           | Yes                   | No                     |               8 |            8 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              26 |            7 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------+------------------+--------------------------+------------------+----------------+
|        Clock Signal       |   Enable Signal  |     Set/Reset Signal     | Slice Load Count | Bel Load Count |
+---------------------------+------------------+--------------------------+------------------+----------------+
|  n_0_temp_reg[23]_LDC_i_1 |                  | n_0_temp_reg[23]_LDC_i_2 |                1 |              1 |
|  n_0_temp_reg[22]_LDC_i_1 |                  | n_0_temp_reg[22]_LDC_i_2 |                1 |              1 |
|  n_0_temp_reg[21]_LDC_i_1 |                  | n_0_temp_reg[21]_LDC_i_2 |                1 |              1 |
|  n_0_temp_reg[20]_LDC_i_1 |                  | n_0_temp_reg[20]_LDC_i_2 |                1 |              1 |
|  n_0_temp_reg[19]_LDC_i_1 |                  | n_0_temp_reg[19]_LDC_i_2 |                1 |              1 |
|  n_0_temp_reg[18]_LDC_i_1 |                  | n_0_temp_reg[18]_LDC_i_2 |                1 |              1 |
|  n_0_temp_reg[17]_LDC_i_1 |                  | n_0_temp_reg[17]_LDC_i_2 |                1 |              1 |
|  n_0_temp_reg[16]_LDC_i_1 |                  | n_0_temp_reg[16]_LDC_i_2 |                1 |              1 |
|  clk_IBUF_BUFG            |                  | n_0_temp_reg[23]_LDC_i_1 |                1 |              1 |
|  clk_IBUF_BUFG            |                  | n_0_temp_reg[22]_LDC_i_2 |                1 |              1 |
|  clk_IBUF_BUFG            |                  | n_0_temp_reg[22]_LDC_i_1 |                1 |              1 |
|  clk_IBUF_BUFG            |                  | n_0_temp_reg[21]_LDC_i_2 |                1 |              1 |
|  clk_IBUF_BUFG            |                  | n_0_temp_reg[21]_LDC_i_1 |                1 |              1 |
|  clk_IBUF_BUFG            |                  | n_0_temp_reg[20]_LDC_i_2 |                1 |              1 |
|  clk_IBUF_BUFG            |                  | n_0_temp_reg[20]_LDC_i_1 |                1 |              1 |
|  clk_IBUF_BUFG            |                  | n_0_temp_reg[19]_LDC_i_2 |                1 |              1 |
|  clk_IBUF_BUFG            |                  | n_0_temp_reg[19]_LDC_i_1 |                1 |              1 |
|  clk_IBUF_BUFG            |                  | n_0_temp_reg[18]_LDC_i_2 |                1 |              1 |
|  clk_IBUF_BUFG            |                  | n_0_temp_reg[18]_LDC_i_1 |                1 |              1 |
|  clk_IBUF_BUFG            |                  | n_0_temp_reg[17]_LDC_i_2 |                1 |              1 |
|  clk_IBUF_BUFG            |                  | n_0_temp_reg[17]_LDC_i_1 |                1 |              1 |
|  clk_IBUF_BUFG            |                  | n_0_temp_reg[16]_LDC_i_2 |                1 |              1 |
|  clk_IBUF_BUFG            | n_0_temp[15]_i_1 | n_0_temp_reg[16]_LDC_i_1 |                1 |              1 |
|  clk_IBUF_BUFG            |                  | n_0_temp[15]_i_3         |                3 |              7 |
|  clk_IBUF_BUFG            | n_0_temp[15]_i_1 | n_0_temp[15]_i_3         |                3 |              9 |
|  clk_IBUF_BUFG            | n_0_crc[15]_i_1  | n_0_temp[15]_i_3         |                3 |             16 |
+---------------------------+------------------+--------------------------+------------------+----------------+


