0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/Kartik/Desktop/Digital Design labs/Lab 2/BCD_AdderUnit/BCD_AdderUnit.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/Users/Kartik/Desktop/Digital Design labs/Lab 2/BCD_AdderUnit/BCD_AdderUnit.srcs/sources_1/new/bcd_adder.v,1643855846,verilog,,C:/Users/Kartik/Desktop/Digital Design labs/Lab 2/BCD_AdderUnit/BCD_AdderUnit.srcs/sources_1/new/tb_bcdadder.v,,bcd_adder,,,,,,,,
C:/Users/Kartik/Desktop/Digital Design labs/Lab 2/BCD_AdderUnit/BCD_AdderUnit.srcs/sources_1/new/tb_bcdadder.v,1643855846,verilog,,,,tb_bcdadder,,,,,,,,
