SBY  6:33:38 [/TVLSI_WORK/Ginisha/testing_file/check/tb_fibonacci_gen/check] Removing directory '/TVLSI_WORK/Ginisha/testing_file/check/tb_fibonacci_gen/check'.
SBY  6:33:38 [/TVLSI_WORK/Ginisha/testing_file/check/tb_fibonacci_gen/check] Copy '/TVLSI_WORK/Ginisha/testing_file/Modules_Design/few_shot_int8_gemma2_9b/fibonacci_number_generator.v' to '/TVLSI_WORK/Ginisha/testing_file/check/tb_fibonacci_gen/check/src/fibonacci_number_generator.v'.
SBY  6:33:38 [/TVLSI_WORK/Ginisha/testing_file/check/tb_fibonacci_gen/check] Copy '/TVLSI_WORK/Ginisha/testing_file/Modules_FV/few_shot_int8_gemma2_9b/fibonacci_number_generator_converted.v' to '/TVLSI_WORK/Ginisha/testing_file/check/tb_fibonacci_gen/check/src/fibonacci_number_generator_converted.v'.
SBY  6:33:38 [/TVLSI_WORK/Ginisha/testing_file/check/tb_fibonacci_gen/check] engine_0: smtbmc
SBY  6:33:38 [/TVLSI_WORK/Ginisha/testing_file/check/tb_fibonacci_gen/check] base: starting process "cd /TVLSI_WORK/Ginisha/testing_file/check/tb_fibonacci_gen/check/src; yosys -ql ../model/design.log ../model/design.ys"
SBY  6:33:38 [/TVLSI_WORK/Ginisha/testing_file/check/tb_fibonacci_gen/check] base: /TVLSI_WORK/Ginisha/testing_file/Modules_FV/few_shot_int8_gemma2_9b/fibonacci_number_generator_converted.v:32: ERROR: syntax error, unexpected '(', expecting TOK_PROPERTY
SBY  6:33:38 [/TVLSI_WORK/Ginisha/testing_file/check/tb_fibonacci_gen/check] base: finished (returncode=1)
SBY  6:33:38 [/TVLSI_WORK/Ginisha/testing_file/check/tb_fibonacci_gen/check] base: task failed. ERROR.
SBY  6:33:38 [/TVLSI_WORK/Ginisha/testing_file/check/tb_fibonacci_gen/check] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:00 (0)
SBY  6:33:38 [/TVLSI_WORK/Ginisha/testing_file/check/tb_fibonacci_gen/check] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:00 (0)
SBY  6:33:38 [/TVLSI_WORK/Ginisha/testing_file/check/tb_fibonacci_gen/check] summary: engine_0 (smtbmc) did not return a status
SBY  6:33:38 [/TVLSI_WORK/Ginisha/testing_file/check/tb_fibonacci_gen/check] summary: engine_0 did not produce any traces
SBY  6:33:38 [/TVLSI_WORK/Ginisha/testing_file/check/tb_fibonacci_gen/check] DONE (ERROR, rc=16)
