-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
-- Date        : Tue Feb 20 16:39:18 2024
-- Host        : LAPTOP-JUA6D9DK running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ pic_snake_sim_netlist.vhdl
-- Design      : pic_snake
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a35tcpg236-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec is
  port (
    ena_array : out STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ena : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec is
begin
\ENOUT_inferred__3/i_\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => addra(0),
      I1 => addra(2),
      I2 => addra(1),
      I3 => ena,
      I4 => addra(3),
      I5 => addra(4),
      O => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux is
  port (
    \^douta\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 4 downto 0 );
    clka : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DOUTA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux is
  signal \douta[0]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[0]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal sel_pipe : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal sel_pipe_d1 : STD_LOGIC_VECTOR ( 4 downto 0 );
begin
\douta[0]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[0]_INST_0_i_1_n_0\,
      I1 => \douta[0]_INST_0_i_2_n_0\,
      O => \^douta\(0),
      S => sel_pipe_d1(4)
    );
\douta[0]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOUTA(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\(0),
      I2 => sel_pipe_d1(3),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_0\(0),
      I4 => sel_pipe_d1(2),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_1\(0),
      O => \douta[0]_INST_0_i_1_n_0\
    );
\douta[0]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004550400"
    )
        port map (
      I0 => sel_pipe_d1(2),
      I1 => DOADO(0),
      I2 => sel_pipe_d1(0),
      I3 => sel_pipe_d1(1),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0),
      I5 => sel_pipe_d1(3),
      O => \douta[0]_INST_0_i_2_n_0\
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => sel_pipe(0),
      Q => sel_pipe_d1(0),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => sel_pipe(1),
      Q => sel_pipe_d1(1),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => sel_pipe(2),
      Q => sel_pipe_d1(2),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => sel_pipe(3),
      Q => sel_pipe_d1(3),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => sel_pipe(4),
      Q => sel_pipe_d1(4),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => addra(0),
      Q => sel_pipe(0),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => addra(1),
      Q => sel_pipe(1),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => addra(2),
      Q => sel_pipe(2),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => addra(3),
      Q => sel_pipe(3),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => addra(4),
      Q => sel_pipe(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init is
  port (
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ENA : in STD_LOGIC;
    \^ena\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init is
  signal CASCADEINA : STD_LOGIC;
  signal CASCADEINB : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE80AFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFE8077FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF803BFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFF801BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000DFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFF0407FFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFEF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FBFFFFFFFF0FFDEFFF4703FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFDFFFFC783FFFFFFFFFF",
      INIT_16 => X"FFFFF7FFFFFFFFFFFFFF8007DDFFFFFFFFFEFFFFDFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFF207DABFFF47C3FFFFFFFFFFF7FFFC7FFFFFF9FFFFFFEFFDFFFFFFFF",
      INIT_18 => X"FFFFDFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"000FC00FFFFFF801FFFFE001FFFF0000000003FFFFFFFFFFF1F80007E0000000",
      INIT_1A => X"FED7DFF7FFFFFFBEFFFFFFFDFFFFFFFF00FFFF7FE007B2000043C1FFFFFC0000",
      INIT_1B => X"000003FFFFFFFFFF00000007C00000007FFF0FFF83FFFFFFFFFFFFFFFFFCCFFF",
      INIT_1C => X"01FF0000000590000047C5FFFFF800000007C007FFFFF800FFFFC001FFFF0000",
      INIT_1D => X"7FF80FFF804FE000000003FFFFFC00000007E007FFFFF801FFFFE001FFFF0000",
      INIT_1E => X"0007C007FFFFF800FFFFE001FFFF8000000003FFFFFFFFFC00000007C0000000",
      INIT_1F => X"0007C007FFFFF800FFFFE001FFFF800001F800000005E1000047C5FFFFFC0000",
      INIT_20 => X"000007FFFFFFFFFC00000007E00000007EC00FFF800FE000000003FFFFFC0000",
      INIT_21 => X"01F8000000056000000185FFFFFC00000006C003FFFFF000FFFFE001FFFF0000",
      INIT_22 => X"7C000FFF8003E000000001FFFFFC00000007C007FFFFF800FFFFE001FFFF0000",
      INIT_23 => X"0006C003FFFFF000FFFFC000FFFF8000000007FFFFFFFFFC00000007C0000000",
      INIT_24 => X"0003C003FFFFF000FFFFC0017FFF800000F000000007C0800063C1FFFFFC0000",
      INIT_25 => X"000007FFFFFFFFFC00000007C00000007E000FFF8003C000000003FFFFFC0000",
      INIT_26 => X"00F000000002C0000023C1FFFFF400000006C003FFFFF000FFFFC000FFFF8000",
      INIT_27 => X"7E000FFF8003C000000003FFFFFC00000007C003FFFFF0007FFFC000FFFF0000",
      INIT_28 => X"0006C001FFFFE000FFFFC000FFFE0000000007FFFFFFFFFC00000007C0000000",
      INIT_29 => X"0003C003FFFFF0007FFFC000FFFF000000F0000000028040002385FFFFF40000",
      INIT_2A => X"000007FFFFFFFFFC00000007800000007E0007FF8007E000000003FFFFFC0000",
      INIT_2B => X"00F0000000078060002389FFFFFC00000006C001FFFFE000FFFFC000FFFE0000",
      INIT_2C => X"7E0007FF0007C000000003FFFFFC00000003C001FFFFE000FFFF8000FFFE0000",
      INIT_2D => X"0006C001FFFFE000FFFF8000FFFF0000000007FFFFFFFFFC0000000780000000",
      INIT_2E => X"0007C001FFFFC000FFFF8000FFFE000000F0000000070020002189FFFFF80000",
      INIT_2F => X"000007FFFFFFFFFC00000007C00000007E0007FF0007E000000003FFFFFC0000",
      INIT_30 => X"00F0000000070420000189FFFFF400000006C001FFFFC000FFFF80007FFF0000",
      INIT_31 => X"7E0007FF000FE000000001FFFFFC0000000FC001FFFFE000FFFFC000FFFF0000",
      INIT_32 => X"0006C000FFFFC000FFFF80007FFF0000000007FFFFFFFFFC00000007C0000000",
      INIT_33 => X"000FC001FFFFC0007FFF8000FFFF000000F0000000020E10000189FFFFFC0000",
      INIT_34 => X"000007FFFFFFFFFC00000007E00000007E0007FF000FE000000003FFFFFC0000",
      INIT_35 => X"00F0000000021C10001109FFFFF8007FF006C000FFFF8000FFFF80007FFF0000",
      INIT_36 => X"7F0007FF000FE000000001FFFFFC0000000FC000FFFFC0007FFF80007FFF0000",
      INIT_37 => X"3E06C000FFFF8000FFFF80007FFF0000000007FFFFFFFFFC00000007C0000000",
      INIT_38 => X"0007C0007FFFC000FFFF80007FFF000001F0000000001E08001001FFFFE87FF0",
      INIT_39 => X"000007FFFFFFFFFC00000007C00000007E0003FF000FE000000001FFFFFC0000",
      INIT_3A => X"00F0000000043F08001101FFFFD9FE000B87C0007FFF8000FFFF00007FFF0000",
      INIT_3B => X"7F0003FE000FC000000001FFFFFC00000007C000FFFF80007FFE80007FFF0000",
      INIT_3C => X"0065C0007FFF8000FFFF00007FFF0000000007FFFFFFFFFC00000007C0000000",
      INIT_3D => X"0007C0007FFF80007FFE00007FFF000000F0000000043F84001001FFFFFF8000",
      INIT_3E => X"000007FFFFFFFFFC00410007C00000007F0003FE000FC000000001FFFFFC0000",
      INIT_3F => X"00F0000000083F84001003FFFBF80000001C40007FFF8000FFFF00007FFF0000",
      INIT_40 => X"7F0003FE0017C000000003FFFFFC00000007C0007FFF80007FFF00003FFF0000",
      INIT_41 => X"000E80003FFF0000FFFE00003FFF0000000007FFFFFFFFFC00FFC007C0000000",
      INIT_42 => X"0007C0007FFF0000FFFF00007FFF000000F001E8C0087FC2001813FFFD600000",
      INIT_43 => X"7EC007FFFFFFFFFC00F7A007FFFFFC007F0003FE0017C000000003FFFFFC0000",
      INIT_44 => X"00F001FFC0087F824ED813FFFEC00000000700003FFF0000FFFF00003FFF8000",
      INIT_45 => X"7F8003FE001FC000000003FFFFFC00000007C0003FFF0000FFFF00003FFE0000",
      INIT_46 => X"0000C0003FFF0000FFFE00003FFFBFFCFFC007FFFFFFFFFC00FFE007F2F7F400",
      INIT_47 => X"0007C0003FFE0000FFFF00003FFF800001F003FF80087FE1FFE813FFEF000000",
      INIT_48 => X"FFC007FFFFFFFFFC00FFE007FFFFFC007F8003FE001FE001FFC003FFFFFFFFFF",
      INIT_49 => X"00F003FFC0087FE1FEE813FFCF000000000060003FFE0000FFFE00003FFFFFFF",
      INIT_4A => X"7F8001FE003FE003FFE003FFFFFFF8438007C0003FFF0000FFFE00003FFF7FFF",
      INIT_4B => X"000030001FFE0000FFFE00001FFFFFFFFFC007FFFFFFFFFC01FFE007FFFFFC00",
      INIT_4C => X"8007C0003FFE0000FFFE00003FFFFFFF00F003FFE00C3FE0FFE013FFEC000000",
      INIT_4D => X"FFC007FFFFFFFFFC01FFE007FFFFFC007F8001FE003FC003FFF001FFFFFFFFFF",
      INIT_4E => X"00F003DFE0041FF0BFE411FFF800017FE0001C001FFE0000FFFE00000FFFFFFF",
      INIT_4F => X"7F8001FC003FC003FFF003FFFFFFFFFF8007C0001FFE00007FFE00000FFFFFFF",
      INIT_50 => X"CE0006001FFC0000FFFE00001FFFFFFFFFC007FFFFFFFFFC01FFE007FFFFFC00",
      INIT_51 => X"8007C0001FFE00007FFE00001FFFFFEF00F003FFE0000FF0DFF423FFF0006F03",
      INIT_52 => X"FFC007FFFFFFFFFC01FFE007FFFFFC007FC001FC003FC003FFF003FFFFFFFFFF",
      INIT_53 => X"00F003FFE0020FF87FE061FFE003F000010002000FFC0000FFFE00001FFFFFFF",
      INIT_54 => X"7FC001FC003FC003FFF001FFFFFFFFFF8007C0001FFC00007FFE00001FFFFFFF",
      INIT_55 => X"008001000FF80000FFFC00001FFFFFFFFFC007FFFFFFFFFC01FFE007FFFFFC00",
      INIT_56 => X"8007C0000FFC00007FFC00001FFFFFFF00F003FFC00307985FE3E1FFC01C0000",
      INIT_57 => X"FFC007FFFFFFFFFC01FFE007FFFFFC007FC001FC003FC007FFE003FFFFFFFFFF",
      INIT_58 => X"00F003FFC003039C2FE1C3FF80280000018000C00FFC0000FFFC00001FFFFFFF",
      INIT_59 => X"7FC000FC003FC007FFE003FFFFFFFFFF8007C0000FF400007FFC00001FFFFFFF",
      INIT_5A => X"010C004007F80000FFFC00001FFFFFFFFFC007FFFFFFFFFC01FFE007FFFFFC00",
      INIT_5B => X"8007C0000FF800007FFC00001FFFFFFF00F003FFC00781FC3FE003FF00300000",
      INIT_5C => X"0BC007FFFFFFFFFC01FFE007FFFFFC007FE000F8007FC007FFE003FFFFFFFFFF",
      INIT_5D => X"00F001FFC00601FE17F003FE00100000001C003007F00000FFFC00000FFE0000",
      INIT_5E => X"7FE000F8007FC007FFE003FFFFFFFFFF8007C00007F800007FFC00001FFFFFFF",
      INIT_5F => X"023F001807F80000FFF800000FFE000007C007FFFFFFFFFC01FFE007FFFFFC00",
      INIT_60 => X"8007C00007F800007FFC00000FFF000000F001FFC003C1FE1FF003FC00080000",
      INIT_61 => X"07C007FFFFFFFFFC01FFE007FB02F8007FC000F8007FC007FFE001FFFFFFFFFF",
      INIT_62 => X"00F000EF0007E0FF0FF003D806040000007FC00803F00000FFF800400FFE0000",
      INIT_63 => X"7FC000F8007FC007FFE003FFFFFFFFFF8007C00007F800007FF800000FFE0000",
      INIT_64 => X"047FC00403F00000FFF8004007FE000007C007FFFFFFFFFC00FFC007F8000000",
      INIT_65 => X"0007C00003F000007FF800000FFE000000F000000007F03E0BF003B00F840000",
      INIT_66 => X"07C007FFFFFFFFFC00FFC007F00000007FE000F8007FC007FFE003FFFFFFE421",
      INIT_67 => X"00F000000007D07F07E001A01FC2000008FDE00403F00000FFF0004007FE0000",
      INIT_68 => X"7FE0007800FFC003FFE003FFFFFF00000007C00003F000007FF8004007FE0000",
      INIT_69 => X"08E4F80203E00000FFF000E00FFE000003C007FFFFFFFFFC00FF0007F0000000",
      INIT_6A => X"0007C00003F000007FF8004007FE000000F000000007C83F86E001203FE10000",
      INIT_6B => X"03C007FFFFFFFFFC00000007F00000007FF00078007FC003FFE003FFFFFF0000",
      INIT_6C => X"00F800000007CC1F01F001407FE1000019E47C0101E00000FFF800A007FE0000",
      INIT_6D => X"7FF0007800FFC003FFE003FFFFFF00000007C00003F000007FF000C00FFE0000",
      INIT_6E => X"11EE7E0101E00000FFF000A007FE000003C007FFFFFFFFFC00000007F0000000",
      INIT_6F => X"0007C00001E000007FF800A007FE000000F800000007E20F82F00080F3788000",
      INIT_70 => X"03C007FFFFFFFFFC00000007F00000007FF0007000FFC003FFE003FFFFFD0000",
      INIT_71 => X"00F800000007E207E1F00180E238000013DA3F00C1E00000FFE0008007FE0000",
      INIT_72 => X"7FF0007000FFC003FFE003FFFFFF00000007C00001E000007FF000C007FE0000",
      INIT_73 => X"0381370041400000FFE001C007FE000007C007FFFFFFFFFC00000007F0000000",
      INIT_74 => X"0007C00001E000007FE000C003FE000000F800000007E307C1700301E03C0000",
      INIT_75 => X"07C007FFFFFFFFFC00000007F00000007FF0007001FFC003FFE003FFFFFE0000",
      INIT_76 => X"00FE00000007C183E0B00001C01E380023C1038020C00000FFF001C007FE0000",
      INIT_77 => X"7FF0001001FFE003FFE003FFFFFF00000007C00000400000FFF001E007FE0000",
      INIT_78 => X"4785D1C010C00000FFE000E003FE000007C007FFFFFFFFFC00000007F0000000",
      INIT_79 => X"000FC00000C00000FFF000E007FE000000FC00000007C083F0B00203800E1800",
      INIT_7A => X"07C007FFFFFFFFFC00000007F00000007FF8001001FFE007FFE003FFFFFF0000",
      INIT_7B => X"00F800000007C041F0700007800F1800479880E018000000FFE001F003FE0000",
      INIT_7C => X"7FF8003001FFC007FFE003FFFFFF0000000FC000008000007FE000F003FE0000",
      INIT_7D => X"4E1800F018000000FFE001F003FE000005C007FFFFFFFFFC00000007F0000000",
      INIT_7E => X"0007C00000000000FFE001F003FE000000F800000007C020F870040F00070000",
      INIT_7F => X"05C007FFFFFFFFFC00000007F00000003FF8003001FFC003FFE003FFFFFE0000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => CASCADEINA,
      CASCADEOUTB => CASCADEINB,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => \^ena\,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"00F800000007E0207850000F000788008F1800F008000000FFE001F003FE0000",
      INIT_01 => X"3FF8002001FFC003FFE001FFFFFD00000007C00000000000FFE001F003FE0000",
      INIT_02 => X"8F18007804000000FFE001F003FE000005C007FFFFFFFFFC00000007F0000000",
      INIT_03 => X"0007C00000000000FFE001F002FE000000F800000007E0107820080E0007C000",
      INIT_04 => X"07C007FFFFFFFFFC00000007F00000003FF8000003FFC003FFE001FFFFFF0000",
      INIT_05 => X"00F800000007E0107C6018160003C4008C18003804001000FFC000F003FE0000",
      INIT_06 => X"3FFC000003FFC003FFE001FFFFFD00000007C00000000000FFC001F002FE0000",
      INIT_07 => X"181C002E02001000FFC003F003F6001FEFC007FFFFFFFFFC00000006F0000000",
      INIT_08 => X"0007C00000000000FFC0015003FE000000F0000000076008186010085801E200",
      INIT_09 => X"FFC007FFFFFFFFFC00000007F00000007FF8000003FFC007FFE001FFFFFE0000",
      INIT_0A => X"00F000000007E00C1C4020381901E2001C1C000E01001000FFC001B001FE003F",
      INIT_0B => X"7FFC000003FFE007FFE003DFFFFF00000007800200001000FF0001D001FE0007",
      INIT_0C => X"3C08000701800000FFC0000001CE003CFFC005FFFFFFFFF400000005F8074400",
      INIT_0D => X"0007C002000000007FC001F001FE003C00F001FFC007C006004020703800F101",
      INIT_0E => X"604004203130C8C42002200401FFF0007FFC000003FFC003FFF001FFFFFE0000",
      INIT_0F => X"00F001FEE007C402004020723000F1013800060380800000FF80000001020030",
      INIT_10 => X"7FF4000003FFE003FFF003FFFFFF00000007C00400000800FF80020001FE002F",
      INIT_11 => X"3808060780C420000040000000E4000FFF8003FBFFF3FFFC20022003FFFEE400",
      INIT_12 => X"0004C004000008000000000000FE003F00F0017FC007EE030014406028383880",
      INIT_13 => X"0000000000000000000000000000000047C00000008020003FC0010E5FE9FFFF",
      INIT_14 => X"00F001FFC0041DDB008740E010303882381C1C07C07B87FE001FEC07CF000000",
      INIT_15 => X"3FFC000005FFE0037FE001FFFFFFFFFF000380040000280071C0000000FE003F",
      INIT_16 => X"781C0007C01878007F80300003C3FF8000FFF000000000003FF887F0000007FF",
      INIT_17 => X"00000000000000000000000001FE003F00F003FFC000781F807880C180301C02",
      INIT_18 => X"BFFFFFFEFEEFF99FFFF8FFFF079C0FFF00000000000000000000000000000000",
      INIT_19 => X"00F003FFC080F83FC0F900C200300C40781C0384E038F804FFE03FF5EAFBFFCE",
      INIT_1A => X"0101BFFFF8001FFE001FF000000800441F9C3FFFFFFFFFFF40FFFE0000FE003F",
      INIT_1B => X"781207C260280000600000000B7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFFC7FFFFFFFFFFFE1FFFF0000FE003F00F003FFC3D146818186018000101E00",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFDE7BFFF78FFFED8F1BF97FF",
      INIT_1E => X"00F003FFC2F8FFF9F1C703800180062478102FC0301FFFFFFFFDB3FF1C3FFFFF",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000FE003F",
      INIT_20 => X"F0103FE0381FFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFE000FE003F00F003FFC20FFFF9F6C7030203D00604",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"00F003FFC001FFEFA6FC030203FC0300F0197E78380FFFFFFFFFFFFFFE3FFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000FE003F",
      INIT_25 => X"F001FC381C0FFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFF0007E003F00F003FFE40073AFFFFC070207FF0318",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"00F003FFE4003B9FCF7E07C007FF0389D019F0300C0FFFFFFFFFFFFFFFDFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8007E003F",
      INIT_2A => X"E01BC0300C03BFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFF8007E001F00F001FFC40006CFFFFE07C80E0F8381",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"00F001FFC400014FFCF80F801C03C181E00F00301E07DFFFFFFFFFFFFFCFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8007E0000",
      INIT_2F => X"C05E00301E07DF7FFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFC007E000000F000000870007FFCFA0DC01800C0C1",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"00F00000087C0039FFFC0D80B000E0C3803E00700F01FFFFFFFFFFFFFFCFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC007E0000",
      INIT_34 => X"803C03F00703FFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFC003E000000F0000008FD000773FC1C00F0007061",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"00F0000008FFC001F7FC1C00F0003C63807807F00383FFFFFFFFFFFFFF17FFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC003E0000",
      INIT_39 => X"80701FE00182FFFFFFFFFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFC003E000000F0000010FFE000FFF41C00E0F01C33",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"00F0000010FBFC003FF01C08E1F81C3380F03F800181FFFFFFFFFFFFFF97FFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC001E0000",
      INIT_3E => X"C0C070800F80FFFFFFFFFFFFFF97FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFF001E000000F0000011FFF30077B01808C1FC1C3F",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"00F0000011FFFFC037383C18C2CE1C3FC0C0F0000FC1FFFFFFFFFFFFFFB7FFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE003E0000",
      INIT_43 => X"80C1103401C1FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFE003E000000F0000011FFFFE037781A00C3070C3F",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"00F0000000FFFFEC37F818E007030C0F8081DC3C00C1FFFFFFFFFFFFFFF7FFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF001C0000",
      INIT_48 => X"2001FE6E00C07FFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFE001E000000F0000020DFFFFC15F838D0C6030C03",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"00F00000205FFFFC37F831F186038C0020005FC000C07FFFFFFFFFFFFFF7FFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000E0000",
      INIT_4D => X"238007C019C0FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFE001E000001F000004001FFF817F83BF9C6019C00",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"00F800000000EBF877F83BF8EE01F800078003C819C0FFFFFFFFFFFFFFF7FFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE800E0000",
      INIT_52 => X"1B8001C01FC0FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFBFFFFFFFFFFFFFFFFFFFE800E000001F0000040002FF87FF83BF8FC01F000",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"00FFCA00200000F83FF83B407801F0000C8000687FA0FFFFFFFFFFFFFFF7FFFF",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF17FFFFFFFFFFFFFFFFFFE800E0000",
      INIT_57 => X"0CF800627FE0FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFEEFFFFFFFFFFFFFFFFFFFE400E000023FFFA602C0000007FF83F001000E000",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFFFFFFFFA00000FFF83F009800E00008FFC0607F60FFFFFFFFFFFFFFF7FFFF",
      INIT_5B => X"FFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFDE7FFFFFFFFFFFFFFFFFFE0B5E4000",
      INIT_5C => X"083FF069F000FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FE9F3FFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFEF3C0000FFF83F07FC00E000",
      INIT_5E => X"FFFFFFFFFFF3EFFFFFFFFEFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFF467400077F83E07F10041000003F861F000FFFFFFFFFFFFFFF7FFFF",
      INIT_60 => X"FFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFD3F3FFFFFFFFFFFFFFFFFFE7FFFFFFF",
      INIT_61 => X"0003FDE3C000FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFE6DCFFFFFFFC0001FFFFFF",
      INIT_62 => X"FFFF9FFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFF2AE00077F83E0FFFC08100",
      INIT_63 => X"FFFFFFFFFFF04FDFFFFFFC7F99FFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFF5E7E017FF83E1FFF61800000013FF78000FFFFFFFFFFFFFFF7FFFF",
      INIT_65 => X"FFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFCFFC7FFFFFFFFFFFFFFFFFEFFFFFFFF",
      INIT_66 => X"001F01FF0000FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7DAFFFFFFFC7FF9FFFFFF",
      INIT_67 => X"F9FBF7FFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFF3FFBC17FF83E1FFFE1C000",
      INIT_68 => X"FFFFFFFFFFF7F83FFFFFFCFFF9FFFFFFFFFFFFFFCF3FFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFF3DFFDB7FF83E3FFFE0C000001F83FE0000FFFFFFFFFFFFFFF7FFFF",
      INIT_6A => X"FFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFF3FBFBFFFFFFFFFFFFFFFFFEFFFFFFFF",
      INIT_6B => X"00FFFF3C0000FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FF3FFFFFFCFFF9FFFFFF",
      INIT_6C => X"E3FFF97FFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFF3FFECAFFF83E3F99E1C000",
      INIT_6D => X"FFFFFFFFFFF7FFBFFFFFFCFFF9FFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFF1FFFFFFFF83A79FDE9C00001FFFE380000FFFFFFFFFFFFFFF7FFFF",
      INIT_6F => X"FFFFFFFCFF9FFFFFFFFFFFFFFFFFFFFFC7FFFCBFFFFFFFFFFFFFFFFEFFFFFFFF",
      INIT_70 => X"01FFFE300000FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFCFFF9FFFFFF",
      INIT_71 => X"DFFFFF7FFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFF1FFC3FFFF8387FFFEBC000",
      INIT_72 => X"FFFFFFFFFFF7FFBFFFFFFCFFF9FFFFFFFFFFFF93FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFF1FFFFBFFF8387BFFE1C00021FFFE7000007FFFFFFFFFFFFFF7FFFF",
      INIT_74 => X"FFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFF9FFFFF3FFFFFFFFFFFFFFFFEFFFFFFFF",
      INIT_75 => X"01FFDF600181FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFBFFFFFFCFFF9FFFFFF",
      INIT_76 => X"9FFFFFBFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFF1FFFFFFFF83877FF70C004",
      INIT_77 => X"FFFFFFFFFFFFFF9FFFFFFCFFF9FFFFFFFFFFFF4FFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"FFFFFFFFFF1FFFFFFFF0387FFF71C00E21BFEF400381FFFFFFFFFFFFFFF7FFFF",
      INIT_79 => X"FFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFBFFFFFFFFFFFFFFFEFFFFFFFF",
      INIT_7A => X"21FFE7401F81FFFFFFFFFFFFFFF7FFFFFFFFFFDFFEFFFFED103FFCFFF9FFFFFF",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFF3FFFFFFFF0387FFF70C004",
      INIT_7C => X"FFFFFFBFFFFFFFFFFFFFFCFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFF3FFFFFFFF81C7FFFF1C00003BFFE8007C1FFFFFFFFFFFFFFF7FFFF",
      INIT_7E => X"FFFFFFFFFFE7FCFFFFFFFBFFFFFFFFFFBFFFFFF3FFFFFFFFFFFFFFFEFFFFFFFF",
      INIT_7F => X"07BFFF802FC1FFFFFFFFFFFFFFF7FFFFFFFFFFC06EFFFFE0F0BFFCFFF9FFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => CASCADEINA,
      CASCADEINB => CASCADEINB,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => DOUTA(0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => \^ena\,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ENA : in STD_LOGIC;
    \^ena\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal CASCADEINA : STD_LOGIC;
  signal CASCADEINB : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"7FFFFFF2FFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFF1FFFFFFFF0187FFFF0E000",
      INIT_01 => X"FFFFFFE066DFFFE0E23FFCFFF9FFFFFFFFFFFF8FFFEFFFFFFFFFFDFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFF5FFFFFFFFC1C7FFFF0E00003BFFF00FF80FFFFFFFFFFFFFFF7FFFF",
      INIT_03 => X"FFFFFFEFFFE7FFFFFFFFFFFFFFFFFFFE7FFFFFF97FFFFFFFFFFFFFFEFFFFFFFF",
      INIT_04 => X"03BFFE00FFC07FFFFFFFFFFFFFF7FFFFFFFFFFEFFFFFFFEFF7BFFCFFF9FFFFFF",
      INIT_05 => X"FFFFFFFCFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFF5FFFFFFFFC143FFFE06000",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFBFFCFFF9FFFFFFFFFFFFEFFFE7FC00000003FFFFFFFFFC",
      INIT_07 => X"FFFFFFFFFF5FFFFFFFFC143FFDE0000003BFFE01C0C07FFFFFFFFFFFFFF7FFFF",
      INIT_08 => X"48B100BFFFE7FC033FF3C7FFFFFFFFFBFFFFFFFE7FFFFFFFFFFFFFFEFFFFFFFF",
      INIT_09 => X"03DFFC0120C0FFFFFFFFFFFFFFF7FFFFFFFFFFDFFFFFFFFFFFBFFCFFF9FFFFFC",
      INIT_0A => X"FFFFFFCFBFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFF5FFFFFFFF80E3FFFE02000",
      INIT_0B => X"FFFFFFDFFFFFFFDFFFBFFCFFF9FFFFFCFFFFFFFFFFE7FFEFFFFFFBFFFFFFFFE7",
      INIT_0C => X"FFFFFFFFFF5FFFFFFFFC0E3FFFE0001103DFFC02A1C0FFFFFFFFFFFFFFF7FFFF",
      INIT_0D => X"8000003FFFF5FFFFFFFFFBFFFFFFFFCFFFFFFFFF9FFFFFFFFFFFFFFEFFFFFFFF",
      INIT_0E => X"21CFFC0441C0FFFFFFFFFFFFFFF7FFFFFFFFFFDFFFFFFFFFFFBFFCFFF9FFFFFF",
      INIT_0F => X"FFFFFFFF8FFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFF5FFFFFFFFA0E1FFFC0007F",
      INIT_10 => X"FFFFFFDFFFFFFFFFFFBFFDFFF9FFFFFD0000043FFFFFFDFFFFFFFBFFFFFFFECF",
      INIT_11 => X"FFFFFFFFFF5FFFFFFFFE0E1FFFC0007F01FFF00C4180FFFFFFFFFFFFFFF7FFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFCFFFFFFFFFFFFFFEFFFFFFFF",
      INIT_13 => X"61FF78086060FFFFFFFFFFFFFFF7FFFFFFFFFFDFFFFFFFFFFFBFFDFFF9FFFFFD",
      INIT_14 => X"FFFFFFFFE7FFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFF1FFFFFFFFE061FFF8001FF",
      INIT_15 => X"FFFFFFDFFFFFFFFFFFBFFEFFF9FFFFFDFFFFFFFFFFFEFFFFFFFFFFFFFFFFFF3F",
      INIT_16 => X"FFFFFFFFFF5FFFFFFFFC0600040081F0E0FFF000E4603FFFFFFFFFFFFFF7FFFF",
      INIT_17 => X"FFFFFFFFFFFDFDFFFFFFFFFFFFFFFAFFFFFFFFFFF3FFFFFFFFFFFFFEFFFFFFFF",
      INIT_18 => X"E07F9010E4607FFFFFFFFFFFFFF7FFFFFFFFFFCFFFFFFFFFFFBFFEFFF9FFFFFD",
      INIT_19 => X"FFF9FFFFFF7FFFFFFFFFFFFEFFFFFFFFFFFFFFFFFF5FFFFFFFFE0600010003C0",
      INIT_1A => X"FFFFFFDFFFFFFFFFFFBFFDFFF9FFFFFDFFFFFFFFFFFDFDFFFFFFFFFFFFFFFDFF",
      INIT_1B => X"FFFFFFFFFF5FFFFFFFFF0300040003C0607FD030ECE07FFFFFFFFFFFFFF7FFFF",
      INIT_1C => X"FFFFFFFFFFFE7DFFFFFFFFFFFFFFF3FFFFF87FFFFEFFFFFFFFFFFFFEFFFFFFFF",
      INIT_1D => X"E011A02DEE007FFFFFFFFFFFFFF7FFFFFFFFFFDFFFFFFFFFFFBFFEFFF9FFFFFD",
      INIT_1E => X"FFF33FFFFE5FFFFFFFFFFFFEFFFFFFFFFFFFFFFFFF5FFFFFFFFF030784020380",
      INIT_1F => X"FFFFFFDFFFFFFFFFFFBFFFFFF9FFFFFDFFFFFFFFFFFEFDFFFFFFFFFFFFFFC3FF",
      INIT_20 => X"FFFFFFFFFF5FFFFFFFFE81E7870F0380E000604FAE206FFFFFFFFFFFFFF7FFFF",
      INIT_21 => X"FFFFFFFFFFFEFDFFFFFFFFFFFFFFE7FFFFE33FFFFE3FFFFFFFFFFFFEFFFFFFFF",
      INIT_22 => X"F000404F2E0077FFFFFFFFFFFFF7FFFFFFFFFFDFFFFFFFFFFFBFFCFFFFFFFFFD",
      INIT_23 => X"FFEF9FFFFFBFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFF5FFFFFFFFF80FF050F0300",
      INIT_24 => X"FFFFFFDFFFFFFFFFFFB002FFFF007FFDFFFFFFFFFFFFBDFFFFFFFFFFFFFFEFFF",
      INIT_25 => X"FFFFFFFFFF5FFFFFFFF781FD000007007000C05F24505BFFFFFFFFFFFFF7FFFF",
      INIT_26 => X"FFFFFFFFFFFF7DFFFFFFFFFFFFFFBFFFFF9F4FFFFF9FFFFFFFFFFFFEFFFFFFFF",
      INIT_27 => X"7019C0BF04401FFFFFFFFFFFFFF7FFFFFFFFFFDFFFFFFFFFFFBFFFFFFFFFFFFD",
      INIT_28 => X"FF1FF7FFFFEFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFF1FFFFFFFFF006B00000600",
      INIT_29 => X"FFFFFFDFFFFFFFFFFFA0C3FFFF547FFDFFFFFFFFFFFF7DFFFFFFFFFFFFF93FFF",
      INIT_2A => X"FFFFFFFFFF5FFFFFFFFF40EB00000600701B80BF06D01FFFFFFFFFFFFFF7FFFF",
      INIT_2B => X"FFFFFFFFFFFFDFFFFFFFFFFFFFFA7FFFFF7FF7FFFFF7FFFFFFFFFFFEFFFFFFFF",
      INIT_2C => X"7003817FFBD03FFFFFFFFFFFFFF7FFFFFFFFFFDFFFFFFFFFFFA401FFFC007FFD",
      INIT_2D => X"FF7FFFFFFFF3FFFFFFFFFFFEFFFFFFFFFFFFFFFFFF5FFFFFFFFFC0E000000600",
      INIT_2E => X"FFFFFFDFFFFFFFFFFFABFFFFFFFFFFFDFFFFFFFFFFFFBDFFFFFFFFFFFFFCFFFF",
      INIT_2F => X"FFFFFFFFFF5FFFFFFFFF808000000600700301F5E3D03FFFFFFFFFFFFFF7FFFF",
      INIT_30 => X"FFFFFFFFFFFFADFFFFFFFFFFFFE9FFFFFCBD74FFFFF17FFFFFFFFFFEFFFFFFFF",
      INIT_31 => X"700301E4EA583FFFFFFFFFFFFFF7FFFFFFFFFFDFFFFFFFFFFFAFFFFFFFFFFFFD",
      INIT_32 => X"F1FFBAFFFFFCFFFFFFFFFFFEFFFFFFFFFFFFFFFFFF5FFFFFFFFFE06000000600",
      INIT_33 => X"FFFFFFDFFFFFFFFFFFAFFFFFFFFF7FFDFFFFFFFFFFFFEDFFFFFFFFFFFFF7FFFF",
      INIT_34 => X"FFFFFFFFFF5FFFFFFFFFE03800000600700300F7E6003FFFFFFFFFFFFFF7FFFF",
      INIT_35 => X"FFFFFFFFFFFFDDFFFF7FFFFFFFA7FFFFFBFA5D7FFFFE5FFFFFFFFFFEFFFFFFFF",
      INIT_36 => X"700702F7E3203FFFFFFFFFFFFFF7FFFFFFFFFFDFFE000007FFAFFFFFFFFF7FFD",
      INIT_37 => X"EFF92FBFFFFE3FFFFFFFFFFEFFFFFFFFFFFFFFFFFF5FFFFFFFFFE01800000600",
      INIT_38 => X"FFFFFFDFFE7FFC1FFFAFFFFFFFFFFFFDFFFFFFFFFFFFFDFFE07FFFFFFF4FFFFF",
      INIT_39 => X"FFFFFFFFFF5FFFFFFFFFF03800000600700603FFC2081FFFFFFFFFFFFFF7FFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFC47FFFFFFEFFFFFFCFEFDFCFFFFFFFFFFFFFFFFEFFFFFFFF",
      INIT_3B => X"700603FFC2103FFFFFFFFFFFFFF7FFFFFFFFFFDFFFFFFFFFFFAFFFFFFFFFFFFD",
      INIT_3C => X"97EFEFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFF3FFFFFFFFFE01C00000400",
      INIT_3D => X"FFFFFFDFFB3FFFDFFFAFFFFFFFFF7FFCFFFFFFFFFFFFEFFFFFFFFBFFFDFFFFFF",
      INIT_3E => X"FFFFFFFFFF3FFFFFFFFFF81C00000400600602FFC1B03FFFFFFFFFFFFFF7FFFF",
      INIT_3F => X"FFFFFFFFFFFFEFFFFFFFFBFFFA7FFFFF2FF7E6E7FFFFE5FFFFFFFFFEFFFFFFFF",
      INIT_40 => X"60040CFFE0280FFFFFFFFFFFFFF7FFFFFFFFFFDFF8FFFFF7FFAFFFFFFFFF7FFC",
      INIT_41 => X"5FFFFB71FFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFF3FFFFFFFFFF81C00000000",
      INIT_42 => X"FFFFFFDFFAFFFFF7FFAFFFFFFFFF7FFDFFFFFFFF7FFFEFFFCEFFFBFFFFFFFFFC",
      INIT_43 => X"FFFFFFFFFF3FFFFFFFFFF00E00810000600404FFA1180FFFFFFFFFFFFFF7FFFF",
      INIT_44 => X"1FFFFFDF1FFFEFFFEEBFFBFFEFFFFFFCBFCFF9F9FFFFFBFFFFFFFFFEFFFFFFFF",
      INIT_45 => X"600C0CFF81801FFFFFFFFFFFFFF7FFFFFFFFFFFFF8FFFFF7FFAFFFFFFFFF7FFF",
      INIT_46 => X"7FEFFE3CFFFFFD7FFFFFFFFEFFFFFFFFFFFFFFFFFF3FFFFFFFFFBC0781810100",
      INIT_47 => X"FFFFFFFFFAFFFFF7FFAFFFFFFFFF7FFFFFFFFFFFFFFFFFFFAEBFFBFFD3FFFFF9",
      INIT_48 => X"FFFFFFFFFF3FFFFFFFFFF807C1010100E01C04FFE18C1FFFFFFFFFFFFFF7FFFF",
      INIT_49 => X"FFFFFFFFFBFFFFFFAFBFFBFFA7FFFFF3FFEFFFBA3FFFFEBFFFFFFFFEFFFFFFFF",
      INIT_4A => X"C01804FFE08C1FFFFFFFFFFFFFF7FFFFFFFFFFFFF8FFFFF5FFAFFFFFFFFF7FFF",
      INIT_4B => X"FFDFFEFD3FFFFF5FFFFFFFFEFFFFFFFFFFFFFFFFFF3FFFFFFFFFFE03C0000300",
      INIT_4C => X"FFFFFFFFF8FFFFF5FFAFFFFFFFFF7FFFFFFFFFFFEBFFFFFFAFBFFBFF4FFFFFE7",
      INIT_4D => X"FFFFFFFFFF3FFFFFFFFFFE03C0000300C41807FFC0881FFFFFFFFFFFFFF7FFFF",
      INIT_4E => X"FFFFFFFFFBFFFFFFEFBFFFFF8FFFFFCFFFDFFEFEBFFFFF3FFFFFFFFEFFFFFFFF",
      INIT_4F => X"C01803FF50841FFFFFFFFFFFFFF7FFFFFFFFFFFFF8FFFFF1FFAFFFFFFFFF7FFF",
      INIT_50 => X"FFFFFD7F8FFFFF3FFFFFFFFEFFFFFFFFFFFFFFFFFF3FFFFFFFFFFF01C0400201",
      INIT_51 => X"FFFFFFDFFAFFFFF5FFAFFFFFFFFF7FFFFFFFFFFFF9FFFFFFEFBFFFFD7FFFFF8F",
      INIT_52 => X"FFFFFFFFFF3FFFFFFFFFFB80E000028380180FFF40C407FFFFFFFFFFFFF7FFFF",
      INIT_53 => X"FFFFFFFFF9FFFFFFAFFFFFFE7FFFFFFFFFBEFDFFFFFFFFCFFFFFFFFEFFFFFFFF",
      INIT_54 => X"00101FFFF0C407FFFFFFFFFFFFF7FFFFFFFFFFDFFAFFFFF1FFAFFFFFFFFF7FFF",
      INIT_55 => X"FFBFFFFFFFFFFFE7FFFFFFFEFFFFFFFFFFFFFFFFFF3FFFFFFFFFFF80F0000083",
      INIT_56 => X"FFFFFFDFFAFFFFF1FFAFFCFFFBFF7FFFFFFFFFFFFDFFFFFFAFFFFFFE7FFFFFDF",
      INIT_57 => X"FFFFFFFFFF3FFFFFFFFFFF80700000C7001035EE400C0FFFFFFFFFFFFFF7FFFF",
      INIT_58 => X"FFFFFFFFFCFFFFFFAFFFFFFF7FFFFFC9FEBFFFFFDFFFFFF1FFFFFFFEFFFFFFFF",
      INIT_59 => X"001035EFA09C0FFFFFFFFFFFFFF7FFFFFFFFFFDFFEFFFFF1FFAFFC7FFBFF7FFF",
      INIT_5A => X"FF3FF3FFFFFFFFFBFFFFFFFEFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFC0300000BE",
      INIT_5B => X"FFFFFFDFFEFFFFF5FFAFFFFFFFFF7FFFFFFFFFFFFCFFFFFFAFFFFFFF7FFFFFFF",
      INIT_5C => X"FFFFFFFFFF3FFFFFFFFFFFE03C00003E001035F7B8440FFFFFFFFFFFFFF7FFFF",
      INIT_5D => X"FFFFFFFFFEFFFFFFAFFFFFFF7FFFFFE0003FF5803FFFFFF3FFFFFFFEFFFFFFFF",
      INIT_5E => X"00E037C488560FFFFFFFFFFFFFF7FFFFFFFFFFDFFEFFFFF7FFAFFEBFFFFF7FFF",
      INIT_5F => X"007FFC001FFFFFF7FFFFFFFEFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFC01C000038",
      INIT_60 => X"FFFFFFDFFEFFFFFBFFAFFEBFF9FF7FFFFFFFFFFFFE7FFFFFAFFFFFFE3FFFFFC0",
      INIT_61 => X"FFFFFFFFFF3FFFFFFFFFFFD01D00002000E0778580500FFFFFFFFFFFFFF7FFFF",
      INIT_62 => X"FFFFFFFFFE7FFFFFAFFFFFFFBFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFEFFFFFFFF",
      INIT_63 => X"01E07F1580500FFFFFFFFFFFFFF7FFFFFFFFFFDFFEFFFD1BF82FFFBFF9FFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFD80E000000",
      INIT_65 => X"FFFFFFDFFEFFFD0FF82FFFBFF9FFFFFFFFFFFFFFFF7FFFFFAFFFFFFFBFFFFFFF",
      INIT_66 => X"FFFFFFFFFF3FFFFFFFFFFFF80602000003E03FD260540FFFFFFFFFFFFFF7FFFF",
      INIT_67 => X"FFFFFFFFFF7FF7FFAEFFFFFF9FFFFFFFFFFFFFFFFFFFFFEFFFFFFFFEFFFFFFFF",
      INIT_68 => X"03C0BF90B01407FFFFFFFFFFFFF7FFFFFFFFFFFFFEFFFFCFFE2FFFBFF9FFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFCFFFFFFFFEFFFFFFFFF7FFFFFFFE3FFFFFFFFFFFF407000080",
      INIT_6A => X"FFFFFFFFFEFFFDDFFFCFFFBFF9FF7FFFFFFFFFFFFEFFC3FFAEFFFFFF8FFFFFFF",
      INIT_6B => X"FDFFFFFFFF3FFFFFFFFFFFFC0380600003C0AF90342403FFFFFFFFFFFFF7FFFF",
      INIT_6C => X"FFFFFFFFFFBFCDFFAFFFFFFFCFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFEFFFFFFFF",
      INIT_6D => X"03C0AF90242C03FFFFFFFFFFFFF7FFFFFFFFFFC025FFFDFFFFE7FFBFF9FF7FFF",
      INIT_6E => X"FFFFFFFFFFFFFFDFFFFFFFFEFFFFFFFF01FFFFFFF93FFFFFFFFFFFFE03FC4000",
      INIT_6F => X"FFFFFFC003FFFFFFEFE7EFBFF1FF7FFFFFFFFFFFFFFFB5FFAFFFFFFFCFFFFFFF",
      INIT_70 => X"01FFFF00003FFFFFFFFFFFFD01FEF00001C02F902C2407FFFFFFFFFFFFF7FFFF",
      INIT_71 => X"F0000000017FE5FFAFFFFFFF8FFFFFFFFFFFFFFFFFFFFFDFFFFFFFFEFFFF8000",
      INIT_72 => X"03016F982C2407FFFFFFFFFFFFF7FFFFFFFFFFFFFEFFFFFFEFFFFFBFF1FF7FFF",
      INIT_73 => X"FFFFFFFFFFFFFF8FFFFFFFFEFFFF800001F50000001FFFFFFFFFFFFD007F0000",
      INIT_74 => X"FFFFFFC101FFFFFFEFE7FFBFF1FF7FFFF7FFE77FDEDFDDFFAFFFFFFFEFFFFFFF",
      INIT_75 => X"01F00000009FFFFFFFFFFFFE803DE0C003011F00181C07FFFFFFFFFFFFF7FFFF",
      INIT_76 => X"FFFFFFFFFFFFFDFFAFFFFFFFEFCBFFFFFFFFFFFFFFFFFFBFFFFFFFFE7FFF0000",
      INIT_77 => X"0F801F00201C06FFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFDFFEFE7FBBFF1FF7FFF",
      INIT_78 => X"FFFFFFFFFFFF3FBFFFFFFFFE7FFF000000F80000001FFFFFFFFFFFFF8007F340",
      INIT_79 => X"FFFFFFFFFFFFFDFFEFE7FBBFF5FF7FFFE000000000DF9DFFAFFFFFFFCF8BFFFF",
      INIT_7A => X"00F80000003FFFFFFFFFFFFFC003FFFC1F801F04181405FFFFFFFFFFFFF7FFFF",
      INIT_7B => X"F7FFFFFFFFFFBDFFAFFFFFFFFF99FFFFFFFFFFFFFFFF9F5FFFFFFFFEFFFF0000",
      INIT_7C => X"FF809FD4161507FFFFFFFFFFFFF7FFFFFFFFFFFFDFFFFDFFEFE7FFBFF17FFFFF",
      INIT_7D => X"FFFFFFFFFFFF5F7FFFFFFFFEFFFF000000F00000009FFFFFFFFFFFFFC0007FFF",
      INIT_7E => X"FFFFFFFFF7FFFCFFEFE7FFBFF17FFFFFFBFFFFFFFFFFBDFFAFFFFFFFF7A3FFFF",
      INIT_7F => X"00F0000000BFFFFFFFFFFFFFE0001FFFFF813FF2041205FFFFFFFFFFFFF7FFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => CASCADEINA,
      CASCADEOUTB => CASCADEINB,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => \^ena\,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"EBFFFFFFFFFFBDFFAFFFFFFFF67BFFFFFFFFFFFFFFFDE67FFFFFFFFEFFFE0000",
      INIT_01 => X"FC013F82080801FFFFFFFFFFFFF7FFFFFFFFFFFFCBFFFDFFFFE7FFBFF17FFFFF",
      INIT_02 => X"FFFFFFFFFFFDF27FFFFFFFFEFFFF000000D0000000BFFFFFFFFFFFFFE0E003FF",
      INIT_03 => X"FFFFFFFF87FFFDFFFFE7FFBFF1FFFFFFEBFFFFFFFFFFFDFFAFFFFFFFE07BFFFF",
      INIT_04 => X"00F00000003FFFFFFFFFFFFFE0F0000000011BC2090803FFFFFFFFFFFFF7FFFF",
      INIT_05 => X"EFFFFFFFFFFFFDFFAFFFFFFFF8FBFFFFFFFFFFFFFFFDF0FFFFFFFFFEFFFF0000",
      INIT_06 => X"0001ABF8050303FFFFFFFFFFFFF7FFFFFFFFFFFFDFFFFDFFFFE7FFBFF1FFFFFF",
      INIT_07 => X"FFFFFFFFFFFDFEFFFFFFFFFEFFFF000000F0000000BFFFFFFFFFFFFFE07C0000",
      INIT_08 => X"FFFFFFFF9F7FFDFFFFE7FFBFF1FFFFFFEFFFFFFFFFFFFDFFAFFFFFFFFBF3FFFF",
      INIT_09 => X"00B00000003FFFFFFFFFFFFFC07F80000003AA82040203FFFFFFFFFFFFF7FFFF",
      INIT_0A => X"EFFFFFFFFFFFBDFFAFFFFFFFFBF1FFFFFFFFFFFFFFFDFC7FFFFFFFFEFFFF0000",
      INIT_0B => X"02014301040203FFFFFFFFFFFFF7FFFFFFFFFFFFBCBFFDFFFFE7FFBFF1FF7FFF",
      INIT_0C => X"FFFFFFFFFFFFFBFFFFFFFFFE7FFE000000F00000003FFFFFFFFFFFFFE07FF800",
      INIT_0D => X"FFFFFFFFBEDFFDFFFFE7FFBFF3FF7FFFFFFFFFFFFFFFBFFFAEFFFFFFFFF9FFFF",
      INIT_0E => X"00F00000003FFFFFFFFFFFFFC07FF8000700E201000603FFFFFFFFFFFFF7FFFF",
      INIT_0F => X"FFFFFFFFFFFFBFFFAFFFFFFFFFF1FFFFFC0000000001FFFFFFFFFFFE7FFE0000",
      INIT_10 => X"FF05C000000483FFFFFFFFFFFFF7FFFFFFFFFFFF3F7FFDFFFFE7FFBFF1FF7FFF",
      INIT_11 => X"FE0000000001FFFFFFFFFFFE7FFE000000F00000003FFFFFFFFFFFFFC07FFFFF",
      INIT_12 => X"FFFFFFFE3F9FFDFFFFE7FFBFF1FF7FFFFFFFFFFFFFFFBFFFAFFFFFFFFFF8FFFF",
      INIT_13 => X"00F00000003FFFFFFFFFFFFFC07FFFFFFF05C000408783FFFFFFFFFFFFF7FFFF",
      INIT_14 => X"FFFFFFFFFFFFBFFFAFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFE5FFF0000",
      INIT_15 => X"FC01C100408203FFFFFFFFFFFFF7FFFFFFFFFFFF3F9FFDFFEFE7FFBFF1FF7FFF",
      INIT_16 => X"FBFFFFFFFFFFFFFFFFFFFFFE7FFF000000F00000003FFFFFFFFFFFFFE01FFFFF",
      INIT_17 => X"FFFFFFFFFFE7FDFFEFE7FFBFF1FFFFFFFFFFFFFFFFFFBFFFAFFFFFFFFFFE7FFF",
      INIT_18 => X"00F001FFC03FFFFFFFFFFFFFF00BFFFFF802C080400283FFFFFFFFFFFFF7FFFF",
      INIT_19 => X"FFFFFFFFFFFF3FFFAFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFE3BFF0000",
      INIT_1A => X"0003E141844283FFFFFFFFFFFFF7FFFFFFFFFFFD7FE3FDFFEFE7FFBFF1FFFFFF",
      INIT_1B => X"E3FFFFFFFFFFFFFFFFFFFFFE3BFF000000F001FFC03FFFFFFFFFFFFFF000FFF9",
      INIT_1C => X"FFFFFFFEFFF9FDFFEFE7FFBFF0FFFFFFFFFFFFFFFFFF7FFFAFFFFFFFFFFF3FFF",
      INIT_1D => X"00F001FFC03FFFFFFFFFFFFFF00000000002E7F1884001FFFFFFFFFFFFF7FFFF",
      INIT_1E => X"FFFFFFFFFFFF7FFFAFFFFFFFFFFE9FFFF2FFFFFFFFFFFFFFFFFFFFFE3BFF0000",
      INIT_1F => X"0002EFB2B04081FFFFFFFFFFFFF7FFFFFFFFFFFEFFFDFDFFFFE7FFBFF1FFFFFF",
      INIT_20 => X"F9FFFFFFFFFFFFFFFFFFFFFE3FFF9FFF01F003FE603FFFFFFFFFFFFFB0000000",
      INIT_21 => X"FFFFFFF9FFFC7DFFFFE3FFBFF0FFFFFFFFFFFFFFFFFF3FFFAFFFFFFFFFFF7FFF",
      INIT_22 => X"01F003FE403FFFFFFFFFFFFFF07000000002FFF7904001FFFFFFFFFFFFF7FFFF",
      INIT_23 => X"FFFFFFFFFFFFBFFFAFFFFFFFFFFFCFFFFCFFFFFFFFFFFFFFFFFFFFFE3BFFFFFF",
      INIT_24 => X"0606FFC798A080FFFFFFFFFFFFF7FFFFFFFFFFFDFFFE2DFFFFE3FFBFF1FFFFFF",
      INIT_25 => X"FCFFFFFFFFFFFFFFFFFFFFFE3FFFFFFF00F003FF40BFFFFFFFFFFFFFF07C0000",
      INIT_26 => X"FFFFFFFDFFFF1FFFFFE3FFBFF1FFFFFFFFFFFFFFFFFFBFFFAFFFFFFFFFFFFFFF",
      INIT_27 => X"00F003FFC0BFFFFFFFFFFFFFF07E00003E0CEF07784D81FFFFFFFFFFFFF7FFFF",
      INIT_28 => X"FBFFFFFFFFFF3FFFAFFFFFFFFFFFDFFFFE0FFFFFFFFFFFFFFFFFFFFE3FFFFFFF",
      INIT_29 => X"FE08FF063C6981FFFFFFFFFFFFF7FFFFFFFFFFF7FFFF9FFFFFE3FBBFF0FFFFFF",
      INIT_2A => X"FF3FFFFFFFFFFFFFFFFFFFFE1FFFFFFF00F003FF603FFFFFFFFFFFFFF07FFFBC",
      INIT_2B => X"FFFFFFFDFFFF8FFFEFE3FFBFF9FFFFFFEBFFFFC3FFDE3FFFAFFFFFFFFFFFFFFF",
      INIT_2C => X"00F003FFC03FFFFFFFFFFFFFF07FFFFFFE04E7873C7F81FFFFFFFFFFFFF7FFFF",
      INIT_2D => X"EBFFFFC1FE00BFFFAFFFFFFFFF887FFFFF9FFFFFFFFFDFFFFFFFFFFE1FFFFFFF",
      INIT_2E => X"FE00E7BF1C7FC1FFFFFFFFFFFFF7FFFFFFFFFFF9FFFFDFFFEFE7FEBFF9FFFFFF",
      INIT_2F => X"FFC0000000001FFFFFFFFFFE1FFFFFFF00F001FFC03FFFFFFFFFFFFFF07FFFFF",
      INIT_30 => X"FFFFFFFCFFFFFFFFEFE7FFBFFFFF7FFFFBFFFFF7FF073FFFAFFFFFFFFFC00FFF",
      INIT_31 => X"00F001FFE03FFFFFFFFFFFFFF07FFFFFFE00E77E1F1F81FFFFFFFFFFFFF7FFFF",
      INIT_32 => X"F9FFFFFFFFFFFFFFAFFFFFFFFFE00FFFFFE1FFFFFFFC1FFFFFFFFFFE0FFFFFFF",
      INIT_33 => X"FE0EE7DF3FAF81FFFFFFFFFFFFF7FFFFFFFFFFFE7FFFFFFFEFE7FD7FFFFF7FFF",
      INIT_34 => X"FFFFFFFFFFFFDFFFFFFFFFFE0FFFFFBB00F001FFC03FFFFFFFFFFFFFF07FFFFF",
      INIT_35 => X"FFFFFFFF3FFFFFFFEFE7FC7FF9FF7FFFF9FFFFF5FFFFFFFFAFFFFFFFFF8FFFFF",
      INIT_36 => X"00F000FE803FFFFFFFFFFFFFF07FFFFFFE0FE7F0FFBF81FFFFFFFFFFFFF7FFFF",
      INIT_37 => X"FDFFFFFFFFFFFFFFAFFFFFFFFF9FFFFFFFFFFFFFFFFFDFFFFFFFFFFE0FFF0000",
      INIT_38 => X"FE08E7F0CFFF01FFFFFFFFFFFFF7FFFFFFFFFFFFBFFFFFFFEFE7FFFFFBFF7FFF",
      INIT_39 => X"FFFFFFFFFFFFDFFFFFFFFFFE0FFE000000F00000003FFFFFFFFFFFFFE07FFFFF",
      INIT_3A => X"FFFFFFFFBFFFFFFFEFE7FFFFFFFF7FFFFCFFFFAFFFFFFFFFAFFFFFFFFFBFFFFF",
      INIT_3B => X"00F00000003FFFFFFFFFFFFF303FFFFFFE0DE3F1EFFF00FFFFFFFFFFFFF7FFFF",
      INIT_3C => X"FEFFFF9FFFFFFFFFAFFFFFFFFFBFFFFFFFFFFFFFFFFFDFFFFFFFFFFE0FFE0000",
      INIT_3D => X"FE03E3FBEFFE00FFFFFFFFFFFFF7FFFFFFFFFFFFEFFFFFFFFFE7FFFFFFFF7FFF",
      INIT_3E => X"FFFFFFFFFFFFDFFFFFFFFFFE0FFE000000F80000003FFFFFFFFFFFFFE03FFFFF",
      INIT_3F => X"FFFFFFFFF7FFFFFFFFE7FFFFFFFF7FFFFE7FFFCFFFFFFFFFAFFFFFFFFFBFFFFF",
      INIT_40 => X"00F80000003FFFFFFFFFFFFFE83FFFFFFE0201F7F1FC80FFFFFFFFFFFFF7FFFF",
      INIT_41 => X"FF7FFFEBFFFFFFFFAFFFFFFFFFBFFFFFFFFFFFFFFFFFDFFFFFFFFFFE0FFE0000",
      INIT_42 => X"FE0201FFF1FC80FFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFDFFFFFFFFFFE07FE000000F80000003FFFFFFFFFFFFFA83FFFFF",
      INIT_44 => X"FFFFFFFFFCFFFFFFFFE7FFFFFFFFFFFFFF7FFFFFFFFFFFFFAFFFFFFFFF9FFFFF",
      INIT_45 => X"00F80000003FFFFFFFFFFFFFA03FFFFFCE02BFFFE3FC807FFFFFFFFFFFF7FFFF",
      INIT_46 => X"FFBFFFF7FFFFFFFFAFFFFFFFFF9FFFFFFFFFFFFFFFFFDFFFFFFFFFFE07FE0000",
      INIT_47 => X"00047FC120F2C07FFFFFFFFFFFF7FFFFFFFFFFFFFC7FFFFFEFE7FFFFFFFF7FFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFE07FE000000F80000003FFFFFFFFFFFFFE83FFFFE",
      INIT_49 => X"FFFFFFFFFE7FFFFFEFE7FFFFFFFF7FFFFF9FFFF5FFFFFFFFAFFFFFFFFF9FFFFF",
      INIT_4A => X"00F80000003FFFFFFFFFFFFFF83BFF80000404000008207FFFFFFFFFFFF7FFFF",
      INIT_4B => X"FFCFFFFFFFFFFFFFAFFFFFFFFFDFFFFFFFFFFFFFFFFFDFFFFFFFFFFE07FE0000",
      INIT_4C => X"000670FEFAC040FFFFFFFFFFFFF7FFFFFFFFFFFFFF7FFFFFEFE7FFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFDFFFFFFFFFFE03FE000000FC0000003FFFFFFFFFFFFFF83FF800",
      INIT_4E => X"FFFFFFFFFF9FFFFFEFE7FFFFFFFFFFFFFFCFFFFFFFFFFFFFAFFFFFFFFFDFFFFF",
      INIT_4F => X"00F80000003FFFFFFFFFFFFFF83FF0000006703F8BFFC0FFFFFFFFFFFFF7FFFF",
      INIT_50 => X"FFAFFFFD7FFFFFFFAFFFFFFFFFDFFFFFFFFFFFFFFFFFDFFFFFFFFFFE03FE0000",
      INIT_51 => X"020000000000003FFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFEFE7FFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFDFFFFFFFFFFE03FE000000F80000003FFFFFFFFFFFFFF83F0000",
      INIT_53 => X"FFFFFFFFFFBFFFFFEFE7FFFFFFFFFFFFFFC7FFFCFFFFFFFFAFFFFFFFFFDFFFFF",
      INIT_54 => X"00F80000003FFFFFFFFFFFFFF83E0001FE0000000000007FFFFFFFFFFFF7FFFF",
      INIT_55 => X"FFF7FFFCBFFFFFFFAFFFFFFFFFDFFFFFFFFFFFFFFFFFDFFFFFFFFFFE03FE0000",
      INIT_56 => X"FE0000000000007FFFFFFFFFFFF7FFFFFFFFFFFFFFD1FFFFEFE7FFFFFFFF7FFF",
      INIT_57 => X"FFFFFFFFFFFFDFFFFFFFFFFE03FE000000F80000003FFFFFFFFFFFFFF8380007",
      INIT_58 => X"FFFFFFFFFFF9FFFFEFE3FFFFFFFF7FFFFFEBFFFF3FFFFFFFAFFFFFFFFFDFFFFF",
      INIT_59 => X"00F00000003FFFFFFFFFFFFFF83003FFFE0000000000007FFFFFFFFFFFF7FFFF",
      INIT_5A => X"FFFBFFFF7FFFFFFFAFFFFFFFFFDFFFFFFFFFFFFFFFFFDFFFFFFFFFFE01FE0000",
      INIT_5B => X"FF0000000000007FFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFEFE5FFFFFFFF7FFF",
      INIT_5C => X"FFFFFFFF7FFFDFFFFFFFFFFE01FE000000F00000003FFFFFFFFFFFFFF8001FFF",
      INIT_5D => X"FFFFFFFFFFFA7FFFEFEFFFFFFFFF7FFFFFFDFFFFBFFFFFFFEFFFFFFFFFDFFFFF",
      INIT_5E => X"00F00000003FFFFFFFFFFFFFF0007FFFFF0000000000007FFFFFFFFFFFF7FFFF",
      INIT_5F => X"FFFCFFFFBFFFFFFFEFFFFFFFFFDFFFFF7FC1EB8C1FFFDFFFFFFFFFFE03FE0000",
      INIT_60 => X"FF0000000000003FFFFFFFFFFFF7FFFFFFFFFFFFFFFD3FFFFFFFFFFFFFFF7FFF",
      INIT_61 => X"000180001FFFDFFFFFFFFFFE03FE001F00F00000003FFFFFFFFFFFFFF001FFFF",
      INIT_62 => X"FFFFFFFFFFFE9FFFFFE7FFFFFFFE7FFFFFFA7FFF9FFFFFFFAFFFFFFFFFDFFFC0",
      INIT_63 => X"00F001FFC03FFFFFFFFFFFFFF005FFFFFF0000000000003FFFFFFFFFFFF7FFFF",
      INIT_64 => X"FFFE7FFFDFFFFFFFAFFFFFFFFF9FFFF83FFFFF1FFFFFDFFFFFFFFFFE01FE003F",
      INIT_65 => X"FF8000000000003FFFFFFFFFFFF7FFFFFFFFFFFFFFFF47FFFFE401FFFC007FFF",
      INIT_66 => X"FFE7EFFF9FFFDFFFFFFFFFFE01FE003F00F001FFC03FFFFFFFFFFFFFFC07FFFF",
      INIT_67 => X"FFFFFFFFFFFFA7FFFFE3DAFFF97E7FFFFFFF7FFFCFFFFFFFAEFFFFFFFF9FFFFF",
      INIT_68 => X"00F003FFC03FFFFFFFFFFFFFFC07FFFFFF8101000000007FFFFFFFFFFFF7FFFF",
      INIT_69 => X"FFFF7FFFFFFFFFFFAEFFFFFFFFDFFF5313FF7041DFFFDFFFFFFFFFFE00FE003F",
      INIT_6A => X"FFC7837FFFFE80FFFFFFFFFFFFF7FFFFFFFFFFFFFFFFD7FFFFFFFFFFFBFFFFFF",
      INIT_6B => X"FFF7FFFFF7FFDFFFFFFFFFFE00FE003C00F003FFC03FFFFFFFFFFFFFFC0FFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFEFFFFDFFFBFFFFFFFFFFBFFFF7FFFFFFAFFFFFFFFFDFFF1F",
      INIT_6D => X"00F003FFC03FFFFFFFFFFFFFFC0FFFFFFFC883FF0FFF80FFFFFFFFFFFFF7FFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFAFFFFFFFFFDFFF5FFFEBBFFFFFFFDFFFFFFFFFFE01FE003C",
      INIT_6F => X"FF8883FFFFFF80FFFFFFFF3FEFF7FFFFFFFFFFFFFFFFF5FFEFFFFD7FFBFFFFFF",
      INIT_70 => X"FFD3AFFFFFFFDFFFFFFFFFFE00FE003C00F003FFC03FFFFFFFFFFFFFFC0FFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFEFFFFF7FFBFFFFFFFFFFDFFFFBFFFFFFAFFFFFFFFFDFFFDF",
      INIT_72 => X"00F003FFC03FFFFFFFFFFFFFFC0FFFFFFF8783FFFFDF80FFFFFFFF3FE7C7FFFF",
      INIT_73 => X"FFFFCFFFFBFFFFFFEFFFFFFFFFDFFF5FFFAFDFFFFFFFDFFFFFFFFFFE00FE003C",
      INIT_74 => X"FFCF83FFFFFF80FFFFFFFFFFF007FFFFFFFFFFFFFFFFFFFFEFFFFF7FFBFFFFFF",
      INIT_75 => X"FF4FFFFFFFFFDFFFFFFFFFFE00BE003F00F003FFC03FFFFFFFFFFFFFFC0FFFFF",
      INIT_76 => X"FFFFFFFFFFFFFDFFEFFFFF7FFBFFFFFBFFFFEFFFFDFFFFFFEFFFFFFFFFDFFF5F",
      INIT_77 => X"01F003FFC03FFFFFFFFFFFFFF80FFFFFFFCF83FFFFFE00FFFFFFFFF737FF7FFF",
      INIT_78 => X"FFFFE7FFFD7FFFFFEEFFFFFFFF9FFFDFFE8FEFFFFFFFDFFFFFFFFFFE00FE003F",
      INIT_79 => X"FF8781FFFFFF00FFFFFFC7FDF7FF7FFFFFFFFFFFFFFFFDFFFFFFFF7FFFFFFFFB",
      INIT_7A => X"FD3FEBFFFFFFDFFFFFFFFFFE00FE002F01F001FFC03FFFFFFFFFFFFFFC0FFFFF",
      INIT_7B => X"FFFFFFFFFFFFFDFFFFEFFF7FFBFFFFFC002FF7FFFEFFFFFFEFFFFFFFFF9FFFDF",
      INIT_7C => X"00F001FFC03FFFFFFFFFFFFFFE0FFFFC05C781FFFFFE007FFFFFEFFE1CE47FFF",
      INIT_7D => X"FFF7F3FFFEBFFFFFEFFFFFFFFF9FFFDFFA7FEFFFFFFFDFFFFFFFFFFE007E003F",
      INIT_7E => X"00C781FFFFFF017FFFFFFFFD40001FFFFFFFFFE101FFFDFFFFFE7F7FFBFFFFFC",
      INIT_7F => X"F4FFE7FFFFFFDFFFFFFFFFFE007E003C00F0017FC03FFFFFFFFFFFFFFE0FFFF0",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => CASCADEINA,
      CASCADEINB => CASCADEINB,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => DOUTA(0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => \^ena\,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  port (
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ENA : in STD_LOGIC;
    \^ena\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  signal CASCADEINA : STD_LOGIC;
  signal CASCADEINB : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFF7FFFFFFF8FDF7FFBFFFFFF000FFBFFFF7FFFFFAFBFFFFFFFDFFFDF",
      INIT_01 => X"00F001FFC03FFFFFFFFFFFFFFE0FFF80004783FFFFFF017FFFFFFFFB0FFF87FF",
      INIT_02 => X"C74FF9FFFF5FFFFFAFBFFFFFFFDFFFDFEBFFF5FFFFFFDFFFFFFFFFFE007E0000",
      INIT_03 => X"000781FFFFFC017FFFFFFFFA0FFFA7FFFFFFFFE018FFFDFFFF803F7FFBFFFFFD",
      INIT_04 => X"F7FFF3FFFFFFDFFFFFFFFFFE007E000000F001F9803FFFFFFFFFFFFFFE0FFE00",
      INIT_05 => X"FFFFFFC000FFFDFFFFC0177FFBFFFFFDFFDFFDFFFFBFFFFFAFBFFFFFFFDFFFDF",
      INIT_06 => X"00F00000003FFFFFFFFFFFFFFE0FF800000781FFFFFE017FFFFFFF30FFFB70FF",
      INIT_07 => X"FFFFF9FFFF9FFFFFAEBFFFFFFFDFFFDFF7FFFAFFFFFFDFFFFFFFFFFE007E0000",
      INIT_08 => X"000781FFFFFE01FFFFFFFC21CFFFF07FFFFFFFC7BEFFFDFFFFDFFF7FFBFFFFFD",
      INIT_09 => X"F7FFFDFFFFFFFFFFFFFFFFFE003E000000F00000003FFFFFFFFFFFFFFE0FF800",
      INIT_0A => X"FFFFFFC7FFFFFDFFFFDFFF7FFBFFFFFDFFFFFEFFFFDFFFFFAEFFFFFFFFDFFFDF",
      INIT_0B => X"00F00000003FFFFFFFFFFFFFFE07E02FFE0781FFFFFE01FFFFFFF8A14FFFFC7F",
      INIT_0C => X"FFFFFCFFFFE7FFFFFFFFFFFFFFDFFFDFFBFFFDFFFFFFFFFFFFFFFFFE003E0000",
      INIT_0D => X"FF8781FFFFFA00FFFFFFE883FFFFFF1FFFFFFFCFFFFFFDFFFFDFFF7FFBFFFFFD",
      INIT_0E => X"FFFFFF7FFFFFFFFFFFFFFFFE003E000000F00000003FFFFFFFFFFFFFFC07C07F",
      INIT_0F => X"FFFFFFCFFFFFFDFFFFFFFFFFFBFFFFFDFFFFFFFFFFEFFFFFFFFFFFFFFFDFFFDF",
      INIT_10 => X"00F00000003FFFFFFFFFFFFFE50780FFFFC783FFFFFA01FFFFFFFD3FFFFFFF87",
      INIT_11 => X"FFFFFEBFFFE7FFFFFFFFFFFFFF9FFFDFF5FFFEFFFFFFDFFFFFFFFFFE003E0000",
      INIT_12 => X"DFE783FFFFFC01FFFFFFFD3FFFFF7FE7FFFFFFCFFFFFFDFFFFFFEFFFFBFFFFFD",
      INIT_13 => X"BD7FFEBFFFFFFFFFFFFFFFFE003E000000F00000003FFFFFFFFFFFFFEF0703FF",
      INIT_14 => X"FFFFFFCFFFFFFDFFFFDFEFFFFBFFFFFDF7FFFF9FFFF7FDFFE1FFFFFFFF9FFFDF",
      INIT_15 => X"00F00000003FFFFFFFFFFFFFFF0607FFFFC783FFFFFC01FFFFFFF23FFFFFFFF3",
      INIT_16 => X"F7FFFFCFFFFFFDFFF1FFFFFFFF9FFF5FDAFFFF7FFFFFFFFFFFFFFFFE003E0000",
      INIT_17 => X"FFC783FFFFF803FFFFFFC1FFFFFFFFF1FFFFFFC7FFFFFDFFFFDFED7FFBFFFFFD",
      INIT_18 => X"1E7FFF7FFFFFDFFFFFFFFFFE003E000001F00000003FFFFFFFFFFFFFFF061FFF",
      INIT_19 => X"FFFFFFC7FFFFFDFFFFDFEBFFFFFFFFFDFFFFFFCFFFFBFFFFF3FFFFFFFF8FFFDD",
      INIT_1A => X"01F00000003FFFFFFFFFFFFFFF041FFFFFC783FFFFF803FFFFFFC1FFFFFE7FF9",
      INIT_1B => X"FFFFFFEFFFFBFFFFFFFFFFFFFFCFF7D71E7FFFEFF7FFDFFFFFFFFFFE001E0000",
      INIT_1C => X"FFC783FFFFF003FFFFFFE9FFFFFFFFFDFFFFFFCFFFFFFDFFFFDFFFFFFBFFFFFD",
      INIT_1D => X"CF7FFFFFFFFFDFFFFFFFFFFE001E000001F00000003FFFFFFFFFFFFFFE007FFF",
      INIT_1E => X"7FFFFFCFFFFFFDFFFFDFF7FFFBFFFFFDFFFFFFEFFFFDFFFFFFFFFFFFFFC001FE",
      INIT_1F => X"00F0000000BFFFFFFFFFFFFFFF007FFFFFE783FFFFF803FFFFFFE3FFFFFFFFFC",
      INIT_20 => X"FFFFFFD7FFFCFDFFFFFFFFFFFFCB3FE1CF7FFFCEFD301FFFFFFFFFFE000E0000",
      INIT_21 => X"FFC783FFFFF803FFFFFFE47FFFFFCFF63FFFFFCFFFFFFDFFFF9FF1FFFBFFFFFF",
      INIT_22 => X"EEBFFFC3DE005FFFFFFFFFFE000E000000F0000000BFFFFFFFFFFFFFFF00FFFF",
      INIT_23 => X"3FFFFFCFFFFFFDFFEFBFFBFFFAFFFFFFFFFFFFF7FFFEFDFFFFFFFFFFFFBFFFE7",
      INIT_24 => X"00F80000003FFFFFFFFFFFFFFE80FFFFFFC383FFFFF803FFFFCE27FFFFFFFF7E",
      INIT_25 => X"FFFFFFFBFFFF7DFFFFFFFFFFFFC08EFFEFBFFFF87FFFEFFFFFFFFFFE001E0000",
      INIT_26 => X"FFE383FFFFF003FFFF4E4FFFFFFFFFFE3FFFFFCFFFFFFDFFEFBFFFFFFFF6FFFF",
      INIT_27 => X"EB7FFFFC18FFFFFFFFFFFFFE800E000001F80000003FFFFFFFFFFFFFFF81FFFF",
      INIT_28 => X"BFFFFFCFFFFFFDFFEFBFFFFFFEFF7FFFFFFFFFFFFFFF1DFFFFFFFFFFFFFFEFFF",
      INIT_29 => X"00F40000003FFFFFFFFFFFFFFF81FFFFFFE3C1FFFFE003FFFF7F1FFFFFFFFB7F",
      INIT_2A => X"FFFFFFFFFFFF3DFFFFFFFFFFFFFF3BFFF7DFFFFF1E7FFFFFFFFFFFFE800E0000",
      INIT_2B => X"FFE3C1FFFFF003FFFF7F1FFFFFFFFEFF9FFFFFDFFEFFFDFFEFBFFFFFFF05FFFF",
      INIT_2C => X"F7CFFFFFF1DFFFFFFFFFFFFE800E000001FF8000007FFFFFFFFFFFFFFF81FFFF",
      INIT_2D => X"8FFFFFDFFEFFFDFFEFBFFFFFFFC08FFFFFFC0017FFFFACFFFFFFFFFFFFFFC3FF",
      INIT_2E => X"FDFFFFFE00BFFFFFFFFFFFFFFF81FFFFFFC3C1FFFFF003FFFFFF1FFFFFFFECBF",
      INIT_2F => X"FFFFFFFFFFFF9CFFFFFFFFFFFFFF07FFF7EFFFFFF83FFFFFFFFFFFFEC01F0000",
      INIT_30 => X"FFC3C1FFFFF001FFFF6E37FFFFFFD9FF4FFFFFDFFEFFFDFFEFFFFFFFFFFFDFFF",
      INIT_31 => X"FBE7FFFFFC2FFFFFFFFFFFFE6F0F3EFFFFFFFFFFFF3FFFFFFFFFFFFFFF01FFFF",
      INIT_32 => X"4FFFFFDFFEFFFDFFEFFFFFFFFFFFCFFFFFFFFFFFFFFFDDFFFFFFFFFFFFFE1FFF",
      INIT_33 => X"FFFFFFFFFF3FFFFFFFFFFFFFFF41FFFFFFC381FFFF7001FFFE6E77FFFFFEF5FF",
      INIT_34 => X"FFFEFFFFFFFFDFFFFFFFFFFFFFD83FFFFBF7FFFFFFC37FFFFFFFFFFEFFFFFFFF",
      INIT_35 => X"FFE781FFFFD007FFFE7AFFFFFFFFEFFFE7FFFFDFFFFFFFFFEEFFFFFFFFFFFFFF",
      INIT_36 => X"FBF7FFFFFFE16FFFFFFFFFFEFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFF41FFFF",
      INIT_37 => X"E7FFFFDFFF9FFFFFEFFFFFFFFFFFDFFFFFFEFFFFFFFFF7FFFFFFFFFFFF607FFF",
      INIT_38 => X"FFFFFFFFFF7FFFFFFFFFFFFFFFC1FFFFFFE5C0FFFFE007FFFF78FFFFFFFEFFFF",
      INIT_39 => X"FFFFFFFFFFFFDFFFFFFFFBFFFFC7FFFFFBEBFFFFFFFC3BFFFFFFFFFEFFFFFFFF",
      INIT_3A => X"FB67C1FFFFE007FFFF78FFFFFFFDBF7FF7FFFFDFFFBFFFFFEFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFBFFFFFFFF0EFFFFFFFFFEFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFC0FFFF",
      INIT_3C => X"F3FFFFDFFFFFFFFFEEFFFFFFFFFFDFFFFFFFFFFFFFFFDDFFFFFFFBFFFFCFFFFF",
      INIT_3D => X"FFFFFFFFFF7FFFFFFFFFFFFFFF80FFFFC005C1FFFFE007FFFFF0FFFFFFEFFFBF",
      INIT_3E => X"FFFFFFFFFFFFDDFFFFFFFBFFF43FFFFFFFFBFFFFFFFFC5FFFFFFFFFEFFFFFFFF",
      INIT_3F => X"0007C1FFFFA007FFFFF1FFFFFFF7FFBFD3FFFFCFFFFFFFFFFEFFFFFFFFFFDFFF",
      INIT_40 => X"FFFDFFFFFFFFF03FFFFFFFFEFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFC1FFFF",
      INIT_41 => X"DBFFFFCFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFDDFFFFFFFBFFF0FFFFFF",
      INIT_42 => X"FFFFFFFFFF7FFFFFFFFFFFFFFF80FDF80007C1FFFFC007FFFFF1FFFFFFBDFFBF",
      INIT_43 => X"FFFFFFFFFFFFDC3FFFFFFFFFFBFFFFFFFFFDFFFFFFFFFD7FFFFFFFFEFFFFFFFF",
      INIT_44 => X"0007C1EFFF4007FFFFF9FFFFFFFBFFBFF9FFFFDFFFFFFFFFFE7FFFFFFFFFFFFF",
      INIT_45 => X"FF7FFFFFFFFFFCFFFFFFFFFEFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFC0FFE0",
      INIT_46 => X"F9FFFFDFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFD07FFFFFBFFFDFFFFFF",
      INIT_47 => X"FFFFFFFFFF7FFFFFFFFFFFFFFFE0FFC00881C0CFFF4007FFFFEBFFFFFFBFFFBF",
      INIT_48 => X"FFFFFFFFFFFFAC1FFFFFFBFFFDFFFFFFFEFE7FFFFFFFFCFFFFFFFFFEFFFFFFFF",
      INIT_49 => X"3FC1C0EFFFC005FFFFC2FFFFFF6FFFBFFDFFFFDFFFFFFFFFFEFFFFFFFFFFBFFF",
      INIT_4A => X"FCFC1FFFFFFFFD7FFFFFFFFEFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFE07F00",
      INIT_4B => X"F5FFFFCFFFFFFFFFEFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFDFFFDFFFFFF",
      INIT_4C => X"FFFFFFFFFF7FFFFFFFFFFFFFFFE07C01FFE4C0CFFFC005FFFFD3FFFFFADFFFBF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFCFF07FFFFFFFDFFFFFFFFFEFFFFFFFF",
      INIT_4E => X"FFE7C07FFF8107FFFFF7FFFFFFBFFFBFF8FFFFCFFFFFFFFFEFFFE7FFFFFFBFFF",
      INIT_4F => X"F9FFE77FFFFFFDFFFFFFFFFEFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE07C03",
      INIT_50 => X"FEFFFFCFFFFFFFFFEF7FE03FFFFFFFFDFFFFFFFFFFFF1FFFFFFFFFFFFEFFFFFF",
      INIT_51 => X"FFFFFFFFFF1FFFFFFFFFFFFFFFD0780FFFE660FFFF0103FFFFE7FFFFFF7FFF7F",
      INIT_52 => X"FFFFFFFFFFFF1FFFFFFFFFFFFEFFFFFFC7FFF87FFFFFFCFFFFFFFFFEFFFFFFFF",
      INIT_53 => X"FFE4E0FFFF0107FFFFE7FFFFE6FFFFBFFE7FFFCFFFFFFFFFEF7FF01FFFFFBFFD",
      INIT_54 => X"1DFFFC3FFFFFFBFFFFFFFFFEFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFD0603F",
      INIT_55 => X"FE7FFFCFFFFFFFFFEF7FFFDC03FFBFFDFFFFFFFFFFFF7FFFFFFFFFFFFEFFFFFF",
      INIT_56 => X"FFFFFFFFFF3FFFFFFFFFFFFFFFD0607FFFE3E0FFFF8107FFFFE7FFFFADFFFFBF",
      INIT_57 => X"FFFFFFFFFFFF7FFFFFFFFFFFFEFFFFFC37FFFB3FFFFFFBFFFFFFFFFEFFFFFFFF",
      INIT_58 => X"FFE3C07FDF8307FFFE6FFFFFDBFFFFBFFE7FFFCFFFFFFFFFFF7FBE62003FBFFD",
      INIT_59 => X"FFFFFBC3FFFFF3FFFFFFFFFEFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFF001FF",
      INIT_5A => X"FF7FFFC7FFFFFFFFFFFFBF47F83FBFFDFFFFFFFFFFFF7FFFFFFFFFFFFCFFFFF0",
      INIT_5B => X"FFFFFFFFFF3FFFFFFFFFFFFFFFF003FFFFE3E0FF7F8307FFFE6FFFFF7BFFFFBF",
      INIT_5C => X"FFFFFFFFFFFFBFFFFFFFFFFFFF7FFFC1FFFFFFE0FFFFF3FFFFFFFFFEFFFFFFFF",
      INIT_5D => X"FFE3E0FFFF8307FFFE2FFFFDEFFFFFBFFF7FFFC7FFFFFFFFEFFFFFFDFFC01FFD",
      INIT_5E => X"FFFFFFFC7FFFF7FFFFFFFFFEFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFE807FF",
      INIT_5F => X"FF7FFFC7FFFFFFFFEF3FFFFFF3F81FFDFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFC6",
      INIT_60 => X"FFFFFFFFFF7FFFFFFFFFFFFFFFE007FFFFE3E0FFFF8307FFF71FFFFAFFFFFFBF",
      INIT_61 => X"FFFFFFFFFFFEFFFFFFFFFFFFFF7FFE1FFFFFFFFF9FFFF7FFFFFFFFFEFFFFFFFF",
      INIT_62 => X"FFE360FFFE0203FFFF1FFFDBDFFFFFBFFE7FFFEFFFFFFFFFFF41FFFFFFDFDFFD",
      INIT_63 => X"FFFFFFFDC7FFF3FFFFFFFFFEFFFFFFFFFFFFFFFFFF5FFFFFFFFFFFFFFFB81FFF",
      INIT_64 => X"FF7FFFC6184899118FF01FFFFFECFFFDFFFFFFFFFFFFFFFFFFFFFFFFFF7FFE3F",
      INIT_65 => X"FFFFFFFFFF5FFFFFFFFFFFFFFFA81FFFFFE320FFFF030BFFFF1FFFFFFFFFFFBF",
      INIT_66 => X"800000000406FFFFFFFFFFFFFEBFFCDFFFFFFFFF7FFFEFFFFFFFFFFEFFFFFFFF",
      INIT_67 => X"FFE3203FFF0703FFFF5FFFF7FFFFFFBFFF3FFFDFFFFFFFFFFFB91FFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFDFFFEFFFFFFFFFFEFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFF01FFF",
      INIT_69 => X"FFBFFFF6000000000FF7FFFFFFFFFFFFFFFFFFFFFFCE7FFFFFFFFFFFFFBFDF7F",
      INIT_6A => X"FFFFFFFFFF3FFFFFFFFFFFFFFFB81FFFFFE3203FFF050BFFFF3FFFECFFFFFFBF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFBF87FFFFFFFFFFFE0FEFFFFFFFFFFEFFFFFFFF",
      INIT_6C => X"FFE3307FFD0703FFFF1FFF7BFFFFFFBFFFBFFFFFFFFFFFFFFFFFBFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFDA7DFFFFFFFFFFEFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFB81FFF",
      INIT_6E => X"FFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFFF",
      INIT_6F => X"FFFFFFFFFF3FFFFFFFFFFFFFFFB81FFFFFE3207FFF0703FFFF9FFFBBFFFFFFBF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFF7FDFFFFFFFFFFEFFFFFFFF",
      INIT_71 => X"FFE3203FFF0603FFF7AFE2EFFFFFFFBFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFC3FFFFFFFFFFEFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFDC1FFF",
      INIT_73 => X"FF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF11FFFF",
      INIT_74 => X"FFFFFFFFFF3FFFFFFFFFFFFFFFDC1FFFFFE3307FFE0603FFFFBFE7CFFFFFFFBF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFA7FFFFFFFFFFFFFFF60FFFFFFFFFFEFFFFFFFF",
      INIT_76 => X"F003307FFC0603FFFF3FF99FFFFFFFBFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"FFFFFFFFFFFD9FFFFFFFFFFEFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFC0FFF",
      INIT_78 => X"FF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCEFFFF",
      INIT_79 => X"FFFFFFFFFF3FFFFFFFFFFFFFFFFE0FFFE003707FFE0803FFFE3FFF7FFFFFFFBF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFD7FFFFFFFFFFFFFFFF7FFFFFFFFFFEFFFFFFFF",
      INIT_7B => X"0003703FFE0E03FFFE3FFEFFFFFFFFBFFF5FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFE0FFE",
      INIT_7D => X"FF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFF",
      INIT_7E => X"FFFFFFFFFF1FFFFFFFFFFFFFFFFE07FC0003303FF60A03FFFE3FBEFFFFFFFFBF",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => CASCADEINA,
      CASCADEOUTB => CASCADEINB,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => \^ena\,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0003303FFE0E03FFFE3FBFFFFFFFFFBFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFE07E8",
      INIT_02 => X"FF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFF1FFFFFFFFFFFFFFFF607E00FE3301DF60E03FFFE3F3FFFFFFFFFBF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFF",
      INIT_05 => X"3FF2183FFE0E03FFFE3FEFFFFFFFFFBFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFF03C0",
      INIT_07 => X"FF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFF1FFFFFFFFFFFFFFFFF0380FFE21037FC0A07FFFF3CCFFFFFFFFFBF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFF",
      INIT_0A => X"FFE2B83FFC0E03FFFF3DFFFFFFFFFFBFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFF0707",
      INIT_0C => X"FF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFF1FFFFFFFFFFFFFFFFE020FFFE2F83FF80A03FFFD3CCFFFFFFFFFBF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFF",
      INIT_0F => X"FFF2583FFC0A03FFFF3FEFFFFFFFFFBFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFE020F",
      INIT_11 => X"FF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFF3FFFFFFFFFFFFFFFFF803FFFF0581FDC0E03FFFDAFBFFFFFFFFFBF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFF",
      INIT_14 => X"FFF2D82FB81E03FFFFAFDFFFFFFFFFBFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFF807F",
      INIT_16 => X"FF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFF3FFFFFFFFFFFFFFFFD807FFFF1D80FFC1E03FFFFAFFDFFFFFFFFBF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFF",
      INIT_19 => X"FFF19C1FDC1E03FFFFAFEEBFFFFFFFBFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFF40FF",
      INIT_1B => X"FFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFF3FFFFFFFFFFFFFFFFF40FFFFF19C1F9C1E03FFFEAFEB3FFFFFFFBF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFF",
      INIT_1E => X"FFF19C1F9C1E03FFFE1FFDFFFFFFFFBFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFD40FF",
      INIT_20 => X"FFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFF3FFFFFFFFFFFFFFFFDC0FFFFF19C1FDC1E03FFFE1FFEDFFFFFFFBF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFF",
      INIT_23 => X"FFF19C1FF81E03FFFF1FFF7FFFFFFFBFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFC80FF",
      INIT_25 => X"FF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFF3FFFFFFFFFFFFFFFFEE07FFFF18C1FF81E03FFFF9FFFB3FFFFFFBF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFF",
      INIT_28 => X"FFF98C0FF01E03FFFF9FFFFBFFFFFFBFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFE07F",
      INIT_2A => X"FFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFF3FFFFFFFFFFFFFFFFF607FFFF98E0FD03E03FFFFDFFFFCFFFFFFBF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFF",
      INIT_2D => X"FFF88E0E583E03FFFFDFFFF6FFFFFFBFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFF607F",
      INIT_2F => X"FF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFF7FFFFFFFFFFFFFFFFF303FFFF9060E781E03FFFF5FFFEBFFFFFFBF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFF",
      INIT_32 => X"FFF8060F783E03FFFF1FFFF5FFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFF303F",
      INIT_34 => X"FF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFF7FFFFFFFFFFFFFFFFF303FFFF8860E783E03FFFF9FFFFEFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFF",
      INIT_37 => X"FFC0E60AF83E03FFFF9BFFFDEFFFFF7FFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFF203F",
      INIT_39 => X"F67FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFF3FFFFFFFFFFFFFFFFFF81FFF80C606F8360FFFFF0FFFFF7BFFFF7F",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFF",
      INIT_3C => X"FF00F603F8360FFFFF0FFFFFDBFFFF7FF67FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFF81F",
      INIT_3E => X"FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFE3FFFFFFFFFFFFFFFFFF81FFC00E707F01E0FFFFF8BFFFFEDFFFFBF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFF",
      INIT_41 => X"F800E306683E0FFFFFC3FFFFD6FFFFBFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEBFFFFFFFFFFFFFFFFFF81F",
      INIT_43 => X"FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"00F9BFFFF0BFFFFFFFFFFFFFFFFFFC0FF018E307683E0FFFFFC3FFFFFB7FFFBF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFF",
      INIT_46 => X"E07CE307E83E0FFFFFD7FFFFFFBFFFBFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFEFFFF000001FFFF80003FFFFFFFFFFFFFFFFFF80F",
      INIT_48 => X"FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"00F80000003FFFFFFFFFFFFFFFFFF80FC0FCC307F03E0FFFFFE7FFFFFFFFFFBF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFF8000",
      INIT_4B => X"81FC4701F03E0FFFFFE7FFFFFB6FFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFE7FFF000001F80000003FFFFFFFFFFFFFFFFFEE07",
      INIT_4D => X"F9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"00F00000003FFFFFFFFFFFFFFFFFFE0703FC4703F03E0FFFFFEBFFFFFFB7FFBF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFF0000",
      INIT_50 => X"0FFE5F03F03E0FFFFFF1FFFFFB7BFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFF000000F00000003FFFFFFFFFFFFFFFFFFC06",
      INIT_52 => X"DBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"00F00000003FFFFFFFFFFFFFFFFFFE001FFE7F83F03E0FFFFFF98FFFFFBDFFBF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000",
      INIT_55 => X"3FFC7F83F07E0FFFFFF9CFFFFFFFFFBFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFEFFFF000000F0000000BFFFFFFFFFFFFFFFFFFF00",
      INIT_57 => X"F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"01F0000000BFFFFFFFFFFFFFFFFFFE003FFE7F83F0370FFFFFF5C7FFFFE7FFBF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFF0000",
      INIT_5A => X"7FFE3182F0670FFFFF70C7FFFFF7FFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFEFFFF000001F00000003FFFFFFFFFFFFFFFFFFF00",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"01F00000003FFFFFFFFFFFFFFFFFFA80FFFE7180F0770FFFF7F0C7FFFFFAFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFF0000",
      INIT_5F => X"FFFE30C1F0630FFFF7F077FFFFFFEFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFE7FFF800001F00000003FFFFFFFFFFFFFFFFFFB80",
      INIT_61 => X"DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"01F00000003FFFFFFFFFFFFFFFFFFB80FFFE3081F0660FFFF7F037FFFFFE377F",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFF0000",
      INIT_64 => X"FFFE20C1F0660FFFF7F53FFFFFFFF97FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFE7FFF800001F00000003FFFFFFFFFFFFFFFFFFFC0",
      INIT_66 => X"DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"01F00000003FFFFFFFFFFFFFFFFFFFC0FFFF30C1F0660FFFF7FD1FFFFFFFFDFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFE0000",
      INIT_69 => X"FFFF38C0F0660FFFF7FEFFFFFFFFFFB33FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFE7FFE000001F00000003FFFFFFFFFFFFFFFFFFEC0",
      INIT_6B => X"3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"01F000E7C03FFFFFFFFFFFFFFFFFFE807FFF38C0E0760FFFFFFE1FFFFFFFFF37",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFF0000",
      INIT_6E => X"7FFE38C0D0720FFFFFFF4FFFFFFFFBFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFE3FFF000001F001FFC0BFFFFFFFFFFFFFFFFFFEA0",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"00F001FFC03FFFFFFFFFFFFFFFFFFE607FF81840C0F20FFFFFFF25FFFFFFFE9F",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFF0000",
      INIT_73 => X"3FE01860E0F60FFFFFFFC4FFFFFFFF5EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFF3FFFBFFC00F001FFC03FFFFFFFFFFFFFFFFFFFE0",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"00F001FFC03FFFFFFFFFFFFFFFFFFFD03FC01860E0F60FFFFFFFC7FFFFFFFFBE",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFF",
      INIT_78 => X"3FC01C2020F60FFFFFFFD9CFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFF1FFFDFFF00F001FFC0BFFFFFFFFFFFFFFFFFFFF0",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"00F001FFC0BFFFFFFFFFFFFFFFFFFFE81F029D6060E60FFFFFFFF107FFFFFFF3",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFF",
      INIT_7D => X"1E028C6060E20FFFFFFFF1FFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFF1FFFE3FF00F001FFC03FFFFFFFFFFFFFFFFFFFF8",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => CASCADEINA,
      CASCADEINB => CASCADEINB,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => DOUTA(0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => \^ena\,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  port (
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ENA : in STD_LOGIC;
    \^ena\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  signal CASCADEINA : STD_LOGIC;
  signal CASCADEINB : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"00F001FFC03FFFFFFFFFFFFFFFFFFFF81C078C3060E20FFFFFFFF07FFFFFFFCF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFF",
      INIT_02 => X"1C1F9C1060E607FFFFFFF43BFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFF00F001FFC03FFFFFFFFFFFFFFFFFF7F4",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"00F001FFC03FFFFFFFFFFFFFFFFFFFF4083F883000E40FFFFFFFF93FFFFFFF9F",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFF",
      INIT_07 => X"007F883001E60FFFFFFFFD87BFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFF1FFFDFFF00F00179C03FFFFFFFFFFFFFFFFFFFFC",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"00F001FFC03FFFFFFFFFFFFFFFFFFFEA00FF8A1001CE0FFFFFFFBF830FCFFC7F",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07FF6000",
      INIT_0C => X"01FFC210018C07FFFFFFBF834FFF8EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFF0FFE000000F000E1803FFFFFFFFFFFFFFFFFFFCE",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"00F00000003FFFFFFFFFFFFFFFFFFFFE01FFCA18018C17FFFFFFFEA0FFFFEBFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFE0000",
      INIT_11 => X"03FFC618018C1FFFFFFFFF9A0FFE2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFF0FFE000000F00000003FFFFFFFFFFFFFFFFFFFFC",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"00F00000003FFFFFFFFFFFFFFFFFFFFD03FFC718018C1FFFFFFFFF8A2FFE5FFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFE0000",
      INIT_16 => X"03FFC618018C1FFFFFFFFFF100063FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFF0FFE000000F00000003FFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"00F00000003FFFFFFFFFFFFFFFFFFFFF83FFE318030C0BFFFFFFFFE60E0FFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07FE0000",
      INIT_1B => X"81FFE71C038C1FFFFFFFFFFF3BFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFF07FE000000F80000003FFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"00F80000003FFFFFFFFFFFFFFFFFFFFF01FFC31C030C1FFFFFFFFFFFCBFFFFFF",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07FE0000",
      INIT_20 => X"40FF831C03182FFFFFFFFFFFFC0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFF7FFFFFFFFFFFFFFFFFF07FE000000FC0000003FFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFEFFFFFFFF7FFFFFFBFEFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"00FC0000003FFFFFFFFFFFFFFFFFFFFF40FF030C07181FFFFFFFFFFFFFCFFFFF",
      INIT_24 => X"FFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03FE0000",
      INIT_25 => X"C07E030C03183FFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFF03FE000000F00000003FFFFFFFFFFFFFFFFFEFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFF",
      INIT_28 => X"00F00000003FFFFFFFDFFFFFFFFFFFFF207C038C07383FFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03FE0000",
      INIT_2A => X"E078038E06303FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFE03FE000000F00000003FFFFFFF0FFFFFFEFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"00F80000003FFFFFFF0FFFFFFEFFFFFFE078338606701FFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFDFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFE03FE0000",
      INIT_2F => X"F030738606603FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFE03FE000000F80000003FFFFFFFBFFDF7FFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"00F00000003FFFFFFEFD7FFCDFC3FFFFE030F18605605BFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE03FE0000",
      INIT_34 => X"7801F18601607FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFE01FE000000F00000003FFFFFFFF75807EFCFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"00F00000003FFFFFFFDE00005FFFFFFF7803F1C603E03FFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE01FE001F",
      INIT_39 => X"3803F18603C0B7FFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFEFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFE01FE002F00F001FFC03FFFFFF2A0000003E7FFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"01F001FF403FFFFFFF8000000073FFFF1C07F18703C0FFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE01FE003F",
      INIT_3E => X"9C07F1870280FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFE01FE003F00F001FFC03FFFFFFD00000000077EFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"00F001FFC03FFFFFEA0000000001EFFFFC07F1C3028167FFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE01FE003F",
      INIT_43 => X"FE07F1C30081DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFE00FE003F00F003FFC03FFFFFBC00000000007FFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"00F001FFC03FFFFF7000000000000DFFFE03E1C38380DFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFF00FE003F",
      INIT_48 => X"FE03E1818102DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFEFFBFFFFFFFFFFFFFFFFE00FE003F01F003FFC03FFFFFF8000000000000F7",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"01F003FFC03FFFFED00023F0000000000003C18180039FFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00FE003F",
      INIT_4D => X"000181818003DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFE00FE002F01F001FFC03FFFFEE000FFFF80000000",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"01F001FFC0BFFFFFA00BEFFFF000000000018181C007FFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00FE002F",
      INIT_52 => X"000101800007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFE007E001F01F001FFC03FFFFFC03D07FFFF800000",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"00F0017FC03FFFFF003F0006FFE00000000009804003FFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE007E0000",
      INIT_57 => X"000019C0C00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFBFFFFFFFFFFFFFFFFFFFE007E000000F001FEC03FFFFF807E00083FF80000",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"00F00000003FFFFE00F800100BFC0000000039C0C00FFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE007E0000",
      INIT_5C => X"000079806007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFE007E000001F00000003FFFFF00F0007800FF8000",
      INIT_5E => X"FFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"01F00000003FFFFD01E00000003FE00000E079806017FFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE007E0000",
      INIT_61 => X"2FE07180E01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFE003E000001F00000003FFFFE03C000000007FFE0",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"01F00000003FFFEE038000000143FFFFFFF03180E03FFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFE003E0000",
      INIT_66 => X"FFF03180603BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFE003E000001F00000003FFFFC078000200000FFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFEFFEFBFFFFFFFFFFFFFFFFF",
      INIT_69 => X"01F00000003FFFFC04800027E4006FFFFFF011806033FFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE003E0000",
      INIT_6B => X"E03810A03037FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFF7FFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFE003E000000F00000003FFFF80C000027FF00026F",
      INIT_6D => X"FFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"00F00000003FFFF81C00C0F7CE000067C03811A03037FFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE001E0000",
      INIT_70 => X"001811A03037FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFE001E000001F00000003FFFD81800CBFFFFF90065",
      INIT_72 => X"FFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"01F00000003FFF9030005FF007FF8064001011A0703FFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE001E0000",
      INIT_75 => X"000403A0701FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFE001E000001F00000003FFFF030007E00003FE028",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"00F00000003FFFE020007C00001FF820002401A0380FFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF001E0000",
      INIT_7A => X"000C0100381FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"FFFFFBDFFFFFFFFFFFFFFFFE800E000000F00000003FFFE06800F8000001FFF4",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"00F8000000BFFFE04C00F000000077F8800C0380381FFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"FFFDFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFE800E0000",
      INIT_7F => X"FF4E0300181FFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => CASCADEINA,
      CASCADEOUTB => CASCADEINB,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => \^ena\,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFE800E000001FE0000003FFFE04201C00000002FFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"F3FFFF1C003FFF80C0078000000003FFFFFE03001C1FFFFFFFFFFFFFFFEFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE800E0000",
      INIT_04 => X"FFFE03001C0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFEBEAEFFFFF3FFFFFF0DBFFCC0E00700000000001F",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFE7FFCC0E006000000000005FFFE03000C07FFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFF",
      INIT_09 => X"2BFC02000C0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFF3FFCC0C00C001FF0000000",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFF3FFDC1C004007E0F800000000002000C0FFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEBFFFFFFF",
      INIT_0E => X"00000300060FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFF3FFD818004018301E00000",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFF7FFF010018077FFFB0000000000300020FFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFF",
      INIT_13 => X"000003004607FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFF7FFF83001807FFFFF70000",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFF7FFF8100180BFFFFFEC00000000300460FFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFF",
      INIT_18 => X"000003004607FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFF7FFF83003017FFFFFB7000",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFFF7FFF8300383F3FFFAFEF80000003004607FFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFF",
      INIT_1D => X"000007000303FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFF3FFE8300301F3FFFF7E770",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFF3FFE8300303FFFFFFFFFB7800006000207FFFFFFFFFFFFFFEFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFF",
      INIT_22 => X"DFFE02002307FFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFF3FFF8200307FFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFF3FFF0210307FFFFFFFFFFFE1F606002307FFFFFFFFFFFFFFEFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFF",
      INIT_27 => X"6FFC06104307FFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFF3FFF0600307FFFFFFFFFEE",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFF7FFF0600307FFFFFFFFDFFFFFC06104307FFFFFFFFFFFFFFEFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFF",
      INIT_2C => X"FFFE06104307FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFF7FFF0600303DEFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFF3FEF0200303FFFFFFFFFFFFFFE06106303FFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFF",
      INIT_31 => X"FFFE06004301FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFF3FF70305303FFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFFF3FF78307B83FDFFFFFFFFFFFFA0C004101FFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFF",
      INIT_36 => X"FFFC08000181FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFF3FFF0307B81DFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFF3FFF0706380DFFFFFFFFFFFFFC08000183FFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFF",
      INIT_3B => X"FFFC04000103FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFF3DFF03061806E7FF7FFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFF3FFF87061C037FFFFFFFFFFFF418000183FFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFF",
      INIT_40 => X"FFB818010183FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFF3FFF83030C00FFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFF3FFF83000F004FFFFFFFFFFF3818000183FFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFF",
      INIT_45 => X"FF7838000183FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFF3FFE830007801FFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFF1FFE830107C00EFFFFFFFFFFD038000183FFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFF",
      INIT_4A => X"FFE030000183FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFF5FFF838007C0035FFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFF5FFF018003E000D7FFFFFFE3C030000183FFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFF",
      INIT_4F => X"F3C070000183FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFF7FFF818001F8003BFBFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFF3FFF41E000F800077FFFFFFC0070000183FFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFF",
      INIT_54 => X"FF00E0000183FFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFF1FFFC0F8003E0003DFDFFF",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFF3FFFC0E8003F000037FFFF7A00E0000183FFFFFFFFFFFFFFEFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFF",
      INIT_59 => X"EC01C0000183FFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFF1FFFC0F00003C0000F1D9F",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFF1DFFE0700001E00001B7FFE80380000183FFFFFFFFFFFFFFEFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFF",
      INIT_5E => X"B00380000183FFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFF39FF60700201E000007FFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFADFFE0780301FC00000BEFE00780000103FFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFF",
      INIT_63 => X"000F00062181FFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFE81FFD0280001FF0000002F",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFE81FFF0280001FFC0000000000F00044306FFFFFFFFFFFFFF9FFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"001F00042107FFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC1FFE8100000B7F0000000",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFEC3F3F80C8000F7F8000000003C00042907FFFFFFFFFFEF7F7FFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"0070000420079F10FBFFFF00077FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFE0300180E80403EFF800000",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFE2001C0780C01C3FC0000000F00000060600000000000000FFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFF",
      INIT_72 => X"07B000000603FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFF8FFFC0380C018C67C0000",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFE8FFE601C1C018007F40005F800000040BFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFF",
      INIT_77 => X"FE8000000C0865FFF2FFC301E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFCC06020147C018007FFFFF",
      INIT_79 => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"FFFFFFFFFFFE380300FC00F8981FFFFFF80000000C08039084C30000025E0000",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFF",
      INIT_7C => X"E00000000C07FFFFFFFFFFFFFE00000000000000000000000000000000000000",
      INIT_7D => X"000000000000000000001037FFFFFFFFFFFFFFFFF3F3FFFF007E80FCF805FFFF",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"FFFFFFFFFBFBFFFF803F88F5F800FFFF800000002817FFFFFFFFFFFFFE000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => CASCADEINA,
      CASCADEINB => CASCADEINB,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => DOUTA(0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => \^ena\,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  port (
    \douta[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized3\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000004021FFFFFFFFF",
      INIT_01 => X"200000007017FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"00000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFEC01E0F8FF8000540",
      INIT_03 => X"F9FBFFFFFFFFFCFFCFDFFFFFFFFFFFFF00000000000000000000000000000000",
      INIT_04 => X"FFFFFFFFFFFFFFF9E00E0E87FB000000E1C40001F03FFFFFFFFFFFFFFFFFF3FF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"00400001E03FFFFFFFFFFFFFFFFFF3FFF9F9FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFF9FFFFFFDFFFDFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFF1E0023F83FB000000",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFEFFFC3F677FFFFF3FFFF3",
      INIT_09 => X"FFFFFFFFFFFFFFFFB00378C3D880000000000001E00FFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFDFFFF7F67FFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFBFFFFFFFFFFF",
      INIT_0B => X"40800603E07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800F88321000000",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFC002FC04900000000000F07807FFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"1880060780FF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE003FF008000000",
      INIT_12 => X"FFBFFFFF4FFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFEF7000FF018C000011038000E00F8FFFFFFFFFFFE1FFFFFFD",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFF",
      INIT_15 => X"1041000C0130FFFFFFFFFFFE3FFFFFF9FE9FFFFF1FFFFFFFFFFFE417FFFFFFFF",
      INIT_16 => X"FFFFFFFE3FFFFFFAFFFC7FFBFF3FFFFFFFFFFFFFFFE7EFFF978001F810A22043",
      INIT_17 => X"8C03F7FF1FFFFFFFFFF84007FB9F2E6FFFFFDFFFBBFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FEFFFFFFCD07FFF3F1C0006E081020801021002801F8FBFEFFFFFFFE7FFFF663",
      INIT_19 => X"FFFF4FFF8FF87FFFFFFFFFFFFFFFEEFFFFFFFFFE1FF9FFFCFBF87FE3FF3FFFFF",
      INIT_1A => X"1020027002F8F801FFFFE0007FFF80100100073F1EEEFFFFF4000007E0000000",
      INIT_1B => X"3FEFCFA63FF9FBFCF7FCF631FE3F7FFF00FF7FC00007C0000030003FF8100040",
      INIT_1C => X"0010063F1F00FFFD000FFD1FF80000007FF90FFF83387EFF146EBBFFFFFDF10E",
      INIT_1D => X"00FBF0000007C00000100007F8060020102001A006F8F800FFFFC0007FBF0010",
      INIT_1E => X"7FF80FFF801E4000000003BFFFF80800000FC0063FF1F80447FCE015FF3FD000",
      INIT_1F => X"00203FC006F8F800FFFFE000000700000090043F9F00FFFC0000010008000000",
      INIT_20 => X"000FC0040FF9F80467FCE015FFBFC00001F000000007E000000C0001F887D800",
      INIT_21 => X"0000033F9F00FFFC00000100080800007E800FFF97FCE00001FFFC7FFFF80800",
      INIT_22 => X"00F800000007E000000600000000080000207F800E000400FFFFE00000030009",
      INIT_23 => X"FC0007FF1000E0000000003FFFFC0800000FC0049FF9F00463FCC015FFBF9000",
      INIT_24 => X"0421FF000E000400FFFFE000000700090008060F9F7F7FFC0000010008080000",
      INIT_25 => X"000FC0001F69C00561FCC015FF9F900000F800000007C0000003000000000800",
      INIT_26 => X"10C8079F9F7FFFFC0003F903C80800000E0007FF100060000000003FE3EC0800",
      INIT_27 => X"00F000000007E0000000C000000008001427FE000E000400FFFFDFFFFFFE0001",
      INIT_28 => X"0E000FFF9FFC60001000007FE3F008000007C009C700000563FC4014F0038000",
      INIT_29 => X"0867F8004E3C7400FFFFC000FFFE8FF80000071F9F7FFFFC00040107C8080000",
      INIT_2A => X"000FC011CF00000573FC4014F007000000F000000007E0000000600000000800",
      INIT_2B => X"800407C79F7FFFFC00040107C80FFE3F0E000FFF80066000103FFE7FE3F00818",
      INIT_2C => X"00F000000007E00000003800001FFE0217E3A0008E3C6000FFFFC000FFFF0000",
      INIT_2D => X"0E0007FF0006E000040003FFF1E031C8000FC003E329800173FC4014F3E72000",
      INIT_2E => X"17C000014E3C6000FFFF8000FF3E0000A00407CF9F7FFFFC00040107C8000000",
      INIT_2F => X"000FC045E7F9E00163FC4814F3E7A00000F000000007E00000000E000007FFFD",
      INIT_30 => X"AFE003C39F7FFFFC00040107C8000000DE0007FF9FF81F10022001FFF3C40008",
      INIT_31 => X"00F000000007E0000000078000017FC0000000064F3E4000FFFF8000007F0000",
      INIT_32 => X"3E0007FF80000010011003FFF3E400080007C081E1F9E00171C00414F3E76000",
      INIT_33 => X"000000064F3E4000FFFF8000007F03FC401207E79F7FFFFC00040107C8000000",
      INIT_34 => X"0007C008F3F9C008F8C00073B3E7000000F000000007E000000000E000002FC0",
      INIT_35 => X"400007E39E7FFFFC00040107C80000007E0007FF80000000000003FFE3E431C8",
      INIT_36 => X"00F000000007E000000000B80000018000000000CF3C0000FFFF8000007F1202",
      INIT_37 => X"3F0005FF9FFFFF80000001FFF38C08000007C000F1F9C008F9C0044033E60000",
      INIT_38 => X"000000004F3E0000FFFF8040FE7F0200400907E39F7FFFFC00040107C8000000",
      INIT_39 => X"0007C100F879E002F9C0004033E7000000F000000007E000000001D600000000",
      INIT_3A => X"000007F39F01FFFC00040107C80000003F0001FF800FE080004001FFFBCC0800",
      INIT_3B => X"00F000000007E0000000034000000000000000E04F3E0000FFFF00007E7F0200",
      INIT_3C => X"3E0003FE868FE680002001FFF9C408000007C020F880001278F40C4030070000",
      INIT_3D => X"000003A7CF3F0000FFFF00007E7E0201200007E79E01FFFC0003F907C8000000",
      INIT_3E => X"000FC04078000012787C0074F007FC0000F000000007E0000000038000000000",
      INIT_3F => X"2BF107FB1E01FFFC00400107C80000003F0003FE80000080001001FFF89C0800",
      INIT_40 => X"01F000000007E000000001C000000000000006200F1F1000FFFF00403E7F0209",
      INIT_41 => X"3F8003FE80000080000001FFF99C0800000FC07EFF8000207CFC001473E78000",
      INIT_42 => X"000038200F071000FFFF007FFE7F0202080507FF1FD9FFFC00E00101CEDF0000",
      INIT_43 => X"000FC002039FC020F8FC401473E7800001F00170C007E000000003C000000000",
      INIT_44 => X"980607FF9FFDFFFC00E001000FFFF8003F8003FEE0000080000001FFF18C0800",
      INIT_45 => X"01F003FFE007E003FFE003C7F7F800000001F0200F078800FFFE0000007F0211",
      INIT_46 => X"3F8003FE071FE680000001FFFD1F2820000FC002039F40447C3C401473E78000",
      INIT_47 => X"0043002FC7870400FFFF0000007F91F3B80408DD1BFDFFFC00E3F9000FFFF800",
      INIT_48 => X"800FC002019E4080DE7C401433E79C0000F003FFC007C003FFE003C78F260000",
      INIT_49 => X"7F98000003F9FFFC00E7E1000FFFF4007F8001FE0219E0037E4003FFFC3FF9FB",
      INIT_4A => X"00F003FFC007C003FFF003C78F953FFA1FA580003FCE4200FFFE0000007FF1D1",
      INIT_4B => X"7F8001FE0018C203FFE001FFFC3C0007800FC0001D9F41098C1C001433E783FF",
      INIT_4C => X"0C07C0001FFE2400FFFE00003FFFF3C3FF80000003F9FFFC01E7E107CFFDDC00",
      INIT_4D => X"800FC0001F9F80091E3C0014B3E79FFF00F003FFC007C003FFF003C78F9F083F",
      INIT_4E => X"FF80000003FDFFFC01E7E107CFFE00007F8001FC1130C103FFF003FFF81C0007",
      INIT_4F => X"00F003FFC007C003FFF003C7CF1F31FF0027C003FFFF8800FFFA00003FFFF3E7",
      INIT_50 => X"7F8001FC21240883FEE003FFFE7C0007800FC0101F8000808F342014B00797FF",
      INIT_51 => X"0027C00400004000FFFE00001FFFF3E7FF8007F79FF9FFFC01E7E107CFFE0000",
      INIT_52 => X"800FC0041F80001086E4201430079FFF00F003FFC007C003FFF003C78E1F3E1F",
      INIT_53 => X"FF8007F79FF9FFFC01E7E107CFFE00001FC001FC442664438000000FFE7FF3FB",
      INIT_54 => X"01F001FFC007C003FFE003C7CF3F3FDC0023C00400004000FFFC1FFFFFF7F3C7",
      INIT_55 => X"3F8001FC280F22278000000FFE7FF3FF8007C0151F8000604F44001413E79FFF",
      INIT_56 => X"1FC3F80400004000FFFC00000007F1C7FF8007F71EF9FFFC01E7E107CFFE0000",
      INIT_57 => X"800FC000099C4000CFE4001413E79FFF01F001FFC007C003FFE003C7C7FF3F8F",
      INIT_58 => X"F79F07E79E01FFFC01E7E107CFFFFE051FC0007C201E01238000000FFC7FF3FF",
      INIT_59 => X"01F001FFC007C003FFE003C7E7BB3F800000000450004000FFFC00000007F1FF",
      INIT_5A => X"1FC0007C101F80438000000FF83FF3FB8007C00108984000CFC0901513E79FFF",
      INIT_5B => X"0000000487FA4000FFFC00000007F1FFC00107C31E01FFFC01E7E107CFFFFC00",
      INIT_5C => X"8007C000099C400087CCD01553E79FFF01F003FFC007C003FFE003C600073F80",
      INIT_5D => X"200107E79E01FFFC01E00107CFFFFC00FFC000FC023FC0879FF8FE47FC3FF3CF",
      INIT_5E => X"01F00379E007C003FFE003C600073F800000000487FA4000FFF806481FE702C0",
      INIT_5F => X"7FE000F80C7FE003FFE003FFFC3FF3DF8007C01009984000C7CCC01553E79FFF",
      INIT_60 => X"1FE3900483FA4000FFF8040007E702A0000107E79F01FFFC00E00107CFFFF800",
      INIT_61 => X"8007C0000B9F8000E3C0C01551E7809001F001FFC007C003FFE003C600073F8F",
      INIT_62 => X"1F9F07EF9F7EFFFC00E00107CCB0F8007FE000F8307FE103FFE003FFF88FF39F",
      INIT_63 => X"00F000000007C003FFE003C738C72F800003C00484724000FFF804400FE60288",
      INIT_64 => X"7FC000F9800000C3FFE003FFF99F030F8007C0120980000067E8881550000000",
      INIT_65 => X"0013C00480724000FFF804718DE60082038007CF9E3FFFFC00E00107C8000000",
      INIT_66 => X"0007C01087800006C7E880555000000000F800000007C003FFE003C7F8FF2000",
      INIT_67 => X"8380078F9F3FFFFC00E74107C80000007FE0007100000027FFE003FFF9060395",
      INIT_68 => X"00F800000007C003FFE003C7F8FF20008011C00482724000FFF81CE003E60080",
      INIT_69 => X"7FE0007101FFF813FFE003FFF8CE00500007C00803A8C009F7F8A45482C00000",
      INIT_6A => X"8013C00482624000FFF800E003DA0040078007C79F7FFFFC0000010008000000",
      INIT_6B => X"0007C00093F50008F1F0A45402EE000000F000000007C003FFF003C7F8FF2000",
      INIT_6C => X"0780079F9E7FFFFC00040000080002007FF000781AFFC10FFFE003FFE1C36040",
      INIT_6D => X"00F000000007C003FFF003C4F8FF20008013C00482624000FFF000A003FE0010",
      INIT_6E => X"7FF000782AFFE883FFE003FFF3C600000007C00003E50009F3F880F4023E0000",
      INIT_6F => X"8011C00482624000FFF00083F3FE08044F80079F9F3FFFFC0004000008000000",
      INIT_70 => X"0007C01001E50001F3F094B4037D000000F800000007C003FFF003C600032000",
      INIT_71 => X"4F80071F9F7FFFFC00040403C80000007FF0007089FFF857FFE003FFF3E20200",
      INIT_72 => X"00F000000007C003FFE003C6000320000001C00480224000FFF0008403FE0800",
      INIT_73 => X"3FF0007008000027FFE001FFE3C200800007C00881C500127BF090D4031E0000",
      INIT_74 => X"0001C00484024000FFE009E403FE0800CF80071F9F3FFFFC00040487C8000000",
      INIT_75 => X"0007C00091C50012F8E090D4033E800000DC00000007C003FFE003C600032000",
      INIT_76 => X"0B80043D1F3FFFFC00040487C80000007FF0007008000003FFE001FFC3F10088",
      INIT_77 => X"01FC00000007C003FFE003C6000320000009C0048C224000FFF019E403FE0800",
      INIT_78 => X"7FF800300BFFE803FFE001FFE3F102080007C0040118E802F1E088F4138E0000",
      INIT_79 => X"8009C00781224000FFE0096401FE08000180021B1F3FFFFC00040007C8000200",
      INIT_7A => X"000FC00309800800F9F081F4031E000000FC00000007C003FFE003C5F8FB2000",
      INIT_7B => X"008008711F3FFFFC00040007C80000007FE800300BFFE803FFE003FFE7FB0168",
      INIT_7C => X"00F800000007C003FFE003C7F8FF2000800840004212C000FFE0416408FE0800",
      INIT_7D => X"7FF800200BFFC807FFE003FFFFFE0268000FC000058008247C6081F403C70000",
      INIT_7E => X"8004C00082100000FFE045E409FE0800001008781F3FFFFC00040047C8140200",
      INIT_7F => X"000FC0000018E82074E081F403CF000000F800000007C003FFE003C7F8FF2000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => addra(14 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => \douta[0]\(0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => addra(18),
      I1 => addra(17),
      I2 => ena,
      I3 => addra(16),
      I4 => addra(15),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized4\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized4\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized4\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"041010700F3FFFFC00040207C82000003FF8002009FFF807FFE003FFFFFF1260",
      INIT_01 => X"00F000000007C003FFE003C7F8FF20008004400004840000FFE005E400FE0800",
      INIT_02 => X"7DF8000008000007FFE003FFFFFF10A0000FC00000050000006081F403E61000",
      INIT_03 => X"8004400008000000FFC003C4007E0900021000FC1F2DFFFC00040027C8200000",
      INIT_04 => X"0007C00000050000006081F413E2800000F000000007C003FFF003C7F8FF2000",
      INIT_05 => X"030009FE1F03FFFC00000007F820000003F8000008000007FFE003FFFFFF0004",
      INIT_06 => X"00F000000007C003FFF003C778FF20008006200010019000FFC0200404160800",
      INIT_07 => X"03FC00000BFFE803FFF081FF7FFF11040007C00000050043004083D403F10800",
      INIT_08 => X"8004001020205000FFC000040206080ADF0800FF0603FFFC0001C117F0200000",
      INIT_09 => X"0007C01000051048704082D293F2480000F000000007C003FFF003C0F8FF2000",
      INIT_0A => X"FF8805FE8787FFFC0000400FF03FFFFF03F8000009FFE003FFF07BFF03DFC010",
      INIT_0B => X"00F000000007C003FFF003C078FF20000006002040100000FFC010040002080F",
      INIT_0C => X"03F8000009FFE803FFF001FF800002100007C0080C051048F64002F080FE101A",
      INIT_0D => X"0006102000080800FFC00FF8000E001FFFD003FF1F47FFFC0010008FF5FF9800",
      INIT_0E => X"0007C00604051020FE8401F08076003F00F000FFC007C003FFE003C0F8FF3FFF",
      INIT_0F => X"FFD007FFDFE7FFFD0010400FFFFFF800FDFC000008000003FFF401FF80000412",
      INIT_10 => X"00F001FFC007C003FFE003E0F8FF3FFF0006200000040000FFC000000146041F",
      INIT_11 => X"7FFC000008000003FFF413FFC0000E730007C00700051010FFC0001000FE203E",
      INIT_12 => X"0007801300031000FF80000001FE021FFFE007FFFFF3FFFFC0084057FFFFF800",
      INIT_13 => X"0007C04740013000FFC4000801FE003F00F001FFC007C003FFE003F0FFFF3EFC",
      INIT_14 => X"FFC007FFDFFFFFFFC0036007FFFFF8003FFE000008FF7807FFF213FFC0003FF7",
      INIT_15 => X"00F003FFC007C003FFE003F5FFFFFFFF7007C00700009000FF80000001FE00FF",
      INIT_16 => X"7FFC000009FFE003FFE113FFDDFFFFFE8007C01B18013000FF80000303FE003F",
      INIT_17 => X"8007C00300007000FF00000000FE001FFFC007FFFFFFFFFFC007E007FFFFF800",
      INIT_18 => X"8007C00300003000FF86800000FE003F00F003FFC007C007FFE003FFFFFFFFFF",
      INIT_19 => X"FFC007FFFFFFFFFFC003E007FFFFF8007FFE000009FFE903FFE003FFFFFFFFF7",
      INIT_1A => X"00F003FFC007C003FFF003FFFFFFFFFF8007C00380007000FF00000000FE001F",
      INIT_1B => X"7FFE000005FFE603FFF003FFFFFFFFFF8007C003800070007F80000000FE003F",
      INIT_1C => X"8007C00380007000FF80000000FE001FFFC007FFFFFFFFFFC007E007FFFFF800",
      INIT_1D => X"8007C002800070007F80000000FE003F00F003FFE007C007FFF003FFFFFFFFFF",
      INIT_1E => X"FFC007FFFFFFFFFFC007E007FFFFF8007FFE000007FFE007FFF003FFFFFFFFFF",
      INIT_1F => X"00F003FFE007C003FFF003FFFFFFFFFF8007C0038000F000FF00000000FE003F",
      INIT_20 => X"7FFE00000FFFE007FFF003FFFFFFFFFF8007C00380007000FF80000000FE003F",
      INIT_21 => X"8007C00380007000FF00000000FE003FFFC007FFFFFFFFFF8007E007FFFFF800",
      INIT_22 => X"8007C00380007000FF00000000FE003F00F003FFE007C001FFF003FFFFFFFFFF",
      INIT_23 => X"FFC007FFFFFFFFFF000FE007FFFFF8007FFF00000FFFE007FFE003FFFFFFFFFF",
      INIT_24 => X"00F003FFE007C003FFF003FFFFFFFFFF8007C003C000F000FE000000007E003F",
      INIT_25 => X"7FFF00000FFFE007FFF003FFFFFFFFFF0007C0078000F000FF00000000FE003F",
      INIT_26 => X"8007C007C000F000FE000000007E0022FFC007FFFFFFFFFF000FE007FFFFF800",
      INIT_27 => X"0007C007C000F0007F00000000FE003F00F003FFE007C002BFE003FFFFFFFFFF",
      INIT_28 => X"9C4007FFFFFFFFFF000FE007FFFFF8003FFF00000FFFE003FFF003FFFFFFFFFF",
      INIT_29 => X"00F003FFE007C0030FE003FFFFFFFFFF8007C007C000F000FF000000007E0026",
      INIT_2A => X"3FFF00000FFFE002FF7003FFFFFFFFFF0007C007C000F0007F000000007E0031",
      INIT_2B => X"5555111155551111555511115555111177773333777733337777333377773333",
      INIT_2C => X"0007C007C000F0007F000000007E003173516247777733337777333377773333",
      INIT_2D => X"444400004444000044440077735162403FFF00000FFFE0027ED003FFFFFFFFFF",
      INIT_2E => X"4444000044440000444400004444000066662222666622226666222266662222",
      INIT_2F => X"5555111155551111555511115555111166662222666622226666222266662222",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(13 downto 0) => addra(13 downto 0),
      ADDRBWRADDR(13 downto 0) => B"00000000000000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 1) => B"000000000000000",
      DIADI(0) => dina(0),
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 1),
      DOADO(0) => DOADO(0),
      DOBDO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width is
  port (
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ENA : in STD_LOGIC;
    \^ena\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init
     port map (
      DOUTA(0) => DOUTA(0),
      ENA => ENA,
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka,
      dina(0) => dina(0),
      \^ena\ => \^ena\,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ is
  port (
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ENA : in STD_LOGIC;
    \^ena\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      DOUTA(0) => DOUTA(0),
      ENA => ENA,
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka,
      dina(0) => dina(0),
      \^ena\ => \^ena\,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\ is
  port (
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ENA : in STD_LOGIC;
    \^ena\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\
     port map (
      DOUTA(0) => DOUTA(0),
      ENA => ENA,
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka,
      dina(0) => dina(0),
      \^ena\ => \^ena\,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\ is
  port (
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ENA : in STD_LOGIC;
    \^ena\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\
     port map (
      DOUTA(0) => DOUTA(0),
      ENA => ENA,
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka,
      dina(0) => dina(0),
      \^ena\ => \^ena\,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\ is
  port (
    \douta[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized3\
     port map (
      addra(18 downto 0) => addra(18 downto 0),
      clka => clka,
      dina(0) => dina(0),
      \douta[0]\(0) => \douta[0]\(0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized4\
     port map (
      DOADO(0) => DOADO(0),
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      dina(0) => dina(0),
      ena => ena,
      ena_array(0) => ena_array(0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr is
  signal ena_array : STD_LOGIC_VECTOR ( 18 to 18 );
  signal ram_douta : STD_LOGIC;
  signal \ram_ena_inferred__0/i__n_0\ : STD_LOGIC;
  signal \ram_ena_inferred__1/i__n_0\ : STD_LOGIC;
  signal \ram_ena_inferred__2/i__n_0\ : STD_LOGIC;
  signal ram_ena_n_0 : STD_LOGIC;
  signal \ramloop[1].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_0\ : STD_LOGIC;
begin
\bindec_a.bindec_inst_a\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec
     port map (
      addra(4 downto 0) => addra(18 downto 14),
      ena => ena,
      ena_array(0) => ena_array(18)
    );
\has_mux_a.A\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\(0) => \ramloop[2].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_0\(0) => \ramloop[1].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_1\(0) => ram_douta,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[4].ram.r_n_0\,
      DOADO(0) => \ramloop[5].ram.r_n_0\,
      DOUTA(0) => \ramloop[3].ram.r_n_0\,
      addra(4 downto 0) => addra(18 downto 14),
      clka => clka,
      \^douta\(0) => douta(0),
      ena => ena
    );
ram_ena: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => addra(16),
      I1 => addra(18),
      I2 => addra(17),
      I3 => ena,
      O => ram_ena_n_0
    );
\ram_ena_inferred__0/i_\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => addra(17),
      I1 => addra(18),
      I2 => ena,
      I3 => addra(16),
      O => \ram_ena_inferred__0/i__n_0\
    );
\ram_ena_inferred__1/i_\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => addra(16),
      I1 => addra(18),
      I2 => ena,
      I3 => addra(17),
      O => \ram_ena_inferred__1/i__n_0\
    );
\ram_ena_inferred__2/i_\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => ena,
      I1 => addra(18),
      I2 => addra(17),
      I3 => addra(16),
      O => \ram_ena_inferred__2/i__n_0\
    );
\ramloop[0].ram.r\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width
     port map (
      DOUTA(0) => ram_douta,
      ENA => ram_ena_n_0,
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka,
      dina(0) => dina(0),
      \^ena\ => ena,
      wea(0) => wea(0)
    );
\ramloop[1].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\
     port map (
      DOUTA(0) => \ramloop[1].ram.r_n_0\,
      ENA => \ram_ena_inferred__0/i__n_0\,
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka,
      dina(0) => dina(0),
      \^ena\ => ena,
      wea(0) => wea(0)
    );
\ramloop[2].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\
     port map (
      DOUTA(0) => \ramloop[2].ram.r_n_0\,
      ENA => \ram_ena_inferred__1/i__n_0\,
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka,
      dina(0) => dina(0),
      \^ena\ => ena,
      wea(0) => wea(0)
    );
\ramloop[3].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\
     port map (
      DOUTA(0) => \ramloop[3].ram.r_n_0\,
      ENA => \ram_ena_inferred__2/i__n_0\,
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka,
      dina(0) => dina(0),
      \^ena\ => ena,
      wea(0) => wea(0)
    );
\ramloop[4].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\
     port map (
      addra(18 downto 0) => addra(18 downto 0),
      clka => clka,
      dina(0) => dina(0),
      \douta[0]\(0) => \ramloop[4].ram.r_n_0\,
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[5].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\
     port map (
      DOADO(0) => \ramloop[5].ram.r_n_0\,
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      dina(0) => dina(0),
      ena => ena,
      ena_array(0) => ena_array(18),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top is
begin
\valid.cstr\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr
     port map (
      addra(18 downto 0) => addra(18 downto 0),
      clka => clka,
      dina(0) => dina(0),
      douta(0) => douta(0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1_synth;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top
     port map (
      addra(18 downto 0) => addra(18 downto 0),
      clka => clka,
      dina(0) => dina(0),
      douta(0) => douta(0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 0 to 0 );
    doutb : out STD_LOGIC_VECTOR ( 0 to 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 18 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 18 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 19;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 19;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is "9";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is "Estimated Power for IP     :     2.284876 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is "pic_snake.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is "pic_snake.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 307201;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 307201;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 307201;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 307201;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is "artix7";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(18) <= \<const0>\;
  rdaddrecc(17) <= \<const0>\;
  rdaddrecc(16) <= \<const0>\;
  rdaddrecc(15) <= \<const0>\;
  rdaddrecc(14) <= \<const0>\;
  rdaddrecc(13) <= \<const0>\;
  rdaddrecc(12) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(18) <= \<const0>\;
  s_axi_rdaddrecc(17) <= \<const0>\;
  s_axi_rdaddrecc(16) <= \<const0>\;
  s_axi_rdaddrecc(15) <= \<const0>\;
  s_axi_rdaddrecc(14) <= \<const0>\;
  s_axi_rdaddrecc(13) <= \<const0>\;
  s_axi_rdaddrecc(12) <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1_synth
     port map (
      addra(18 downto 0) => addra(18 downto 0),
      clka => clka,
      dina(0) => dina(0),
      douta(0) => douta(0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    douta : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "pic_snake,blk_mem_gen_v8_4_1,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "blk_mem_gen_v8_4_1,Vivado 2018.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 19;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 19;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "9";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     2.284876 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "pic_snake.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "pic_snake.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 0;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 307201;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 307201;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 1;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 1;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 307201;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 307201;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 1;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 1;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "artix7";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER";
  attribute x_interface_info of ena : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA EN";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of dina : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DIN";
  attribute x_interface_info of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
  attribute x_interface_info of wea : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA WE";
begin
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1
     port map (
      addra(18 downto 0) => addra(18 downto 0),
      addrb(18 downto 0) => B"0000000000000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(0) => dina(0),
      dinb(0) => '0',
      douta(0) => douta(0),
      doutb(0) => NLW_U0_doutb_UNCONNECTED(0),
      eccpipece => '0',
      ena => ena,
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(18 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(18 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(18 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(18 downto 0),
      s_axi_rdata(0) => NLW_U0_s_axi_rdata_UNCONNECTED(0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => wea(0),
      web(0) => '0'
    );
end STRUCTURE;
