[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1   5486       tick       4616747       1835261       1783237       4616747 
      2   5486       tick       6916071       2854861       2835126       6916071 
      3   5486       tick       6886788       2844051       2827018       6886788 
      4   5486       tick       6893594       2846109       2829150       6893594 
      5   5486       tick       6884563       2843893       2824787       6884563 
      6   5486       tick       6879090       2841712       2819049       6879090 
      7   5486       tick       6871058       2835804       2814051       6871058 
      8   5486       tick       6864069       2837498       2813636       6864069 
      9   5486       tick       6886432       2845479       2826627       6886432 
     10   5486       tick       6874245       2840798       2822897       6874245 
     11   5486       tick       6886181       2844523       2826510       6886181 
     12   5486       tick       6889516       2845183       2828227       6889516 
     13   5486       tick       6900160       2847509       2830307       6900160 
     14   5486       tick       6877885       2841089       2824220       6877885 
     15   5486       tick       6875131       2841659       2819791       6875131 
     16   5486       tick       6887338       2845279       2828043       6887338 
     17   5486       tick       6833251       2826396       2795451       6833251 
     18   5486       tick       6836581       2828943       2796840       6836581 
     19   5486       exit       3395190       1403549       1379626       3395190 
