Altera Corp.2012. http://www.altera.com.
ASIPSolution Inc.2012. http://www.asip-solutions.com/en/products.html.
Kubilay Atasu , Laura Pozzi , Paolo Ienne, Automatic application-specific instruction-set extensions under microarchitectural constraints, Proceedings of the 40th annual Design Automation Conference, June 02-06, 2003, Anaheim, CA, USA[doi>10.1145/775832.775897]
Philip Brisk , Adam Kaplan , Majid Sarrafzadeh, Area-efficient instruction set synthesis for reconfigurable system-on-chip designs, Proceedings of the 41st annual Design Automation Conference, June 07-11, 2004, San Diego, CA, USA[doi>10.1145/996566.996679]
Nathan Clark , Jason Blome , Michael Chu , Scott Mahlke , Stuart Biles , Krisztian Flautner, An Architecture Framework for Transparent Instruction Set Customization in Embedded Processors, Proceedings of the 32nd annual international symposium on Computer Architecture, p.272-283, June 04-08, 2005[doi>10.1109/ISCA.2005.9]
Philippe Coussy , Daniel D. Gajski , Michael Meredith , Andres Takach, An Introduction to High-Level Synthesis, IEEE Design & Test, v.26 n.4, p.8-17, July 2009[doi>10.1109/MDT.2009.69]
CoWare Inc.2012. http://www.coware.com/.
Cid C. de Souza , Andre M. Lima , Guido Araujo , Nahri B. Moreano, The datapath merging problem in reconfigurable systems: Complexity, dual bounds and heuristic evaluation, Journal of Experimental Algorithmics (JEA), 10, 2005[doi>10.1145/1064546.1180613]
Y. Fei , S. Ravi , A. Raghunathan , N. K. Jha, A hybrid energy-estimation technique for extensible processors, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.23 n.5, p.652-664, November 2006[doi>10.1109/TCAD.2004.826546]
Ricardo E. Gonzalez, Xtensa: A Configurable and Extensible Processor, IEEE Micro, v.20 n.2, p.60-70, March 2000[doi>10.1109/40.848473]
David Goodwin , Darin Petkov, Automatic generation of application specific processors, Proceedings of the 2003 international conference on Compilers, architecture and synthesis for embedded systems, October 30-November 01, 2003, San Jose, California, USA[doi>10.1145/951710.951730]
Z. Huang , S. Malik, Managing dynamic reconfiguration overhead in systems-on-a-chip design using reconfigurable datapaths and optimized interconnection networks, Proceedings of the conference on Design, automation and test in Europe, p.735, March 2001, Munich, Germany
Intel.2012.45nm high-k metal gate silicon technology. http://www.intel.com/technology/architecture-silicon/-45nm-core2/index.html.
Nam Sung Kim , Todd Austin , David Blaauw , Trevor Mudge , Krisztián Flautner , Jie S. Hu , Mary Jane Irwin , Mahmut Kandemir , Vijaykrishnan Narayanan, Leakage Current: Moore's Law Meets Static Power, Computer, v.36 n.12, p.68-75, December 2003[doi>10.1109/MC.2003.1250885]
Nam Sung Kim , Todd Austin , David Blaauw , Trevor Mudge , Krisztián Flautner , Jie S. Hu , Mary Jane Irwin , Mahmut Kandemir , Vijaykrishnan Narayanan, Leakage Current: Moore's Law Meets Static Power, Computer, v.36 n.12, p.68-75, December 2003[doi>10.1109/MC.2003.1250885]
Jong-eun Lee , Kiyoung Choi , Nikil D. Dutt, Energy-efficient instruction set synthesis for application-specific processors, Proceedings of the 2003 international symposium on Low power electronics and design, August 25-27, 2003, Seoul, Korea[doi>10.1145/871506.871588]
Hai Lin , Yunsi Fei, Orchestrating Horizontal Parallelism and Vertical Instruction Packing of Programs to Improve System Overall Efficiency, IEEE Transactions on Computers, v.58 n.9, p.1211-1220, September 2009[doi>10.1109/TC.2009.41]
LPsolver. 2012. Linear programming solver. http://lpsolve.sourceforge.net/5.5/.
Machine SUIF. 2012. http://www.eecs.harvard.edu/hube/software/software.html.
MiBench. 2012. http://www.eecs.umich.edu/mibench/.
N. Moreano , E. Borin , Cid de Souza , G. Araujo, Efficient datapath merging for partially reconfigurable architectures, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.24 n.7, p.969-980, November 2006[doi>10.1109/TCAD.2005.850844]
Rajiv Ravindran , Michael Chu , Scott Mahlke, Compiler-managed partitioned data caches for low power, Proceedings of the 2007 ACM SIGPLAN/SIGBED conference on Languages, compilers, and tools for embedded systems, June 13-15, 2007, San Diego, California, USA[doi>10.1145/1254766.1254809]
Rajiv A. Ravindran , Scott Mahlke, Hardware/software techniques for memory power optimizations in embedded processors, University of Michigan, Ann Arbor, MI, 2007
SUIF Compiler System. 2012. http://suif.stanford.edu/suif/suif2/.
Fei Sun , S. Ravi , A. Raghunathan , N. K. Jha, Custom-instruction synthesis for extensible-processor platforms, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.23 n.2, p.216-228, November 2006[doi>10.1109/TCAD.2003.822133]
Synopsys Inc.2012. Synopsys design compiler. http://www.synopsys.com.
A. van der Werf , M. J. H. Peek , E. H. L. Aarts , J. L. van Meerbergen , P. E. R. Lippens , W. F. J. Verhaegh, Area optimization of multi-functional processing units, 1992 IEEE/ACM international conference proceedings on Computer-aided design, p.292-299, December 1992, Santa Clara, California, USA
Wang Yu , Lin Hai , Yang Huazhong , Luo Rong , Wang Hui, Simultaneous Fine-grain Sleep Transistor Placement and Sizing for Leakage Optimization, Proceedings of the 7th International Symposium on Quality Electronic Design, p.723-728, March 27-29, 2006[doi>10.1109/ISQED.2006.117]
Xilinx Inc.2012. http://www.xilinx.com.
Marcela Zuluaga , Nigel Topham, Resource Sharing in Custom Instruction Set Extensions, Proceedings of the 2008 Symposium on Application Specific Processors, p.7-13, June 08-09, 2008[doi>10.1109/SASP.2008.4570779]
