// Seed: 1160293963
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output wire id_13;
  inout wire id_12;
  input wire id_11;
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  parameter id_14 = 1;
  assign module_1._id_2 = 0;
  logic [1 : -1] id_15 = -1;
endmodule
module module_1 #(
    parameter id_2 = 32'd95
);
  tri1  id_1  ,  _id_2  ,  id_3  ,  id_4  ,  id_5  ,  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ;
  assign id_1 = 1;
  wire [id_2 : {  1  ,  -1 'd0 }] id_18;
  wire id_19;
  module_0 modCall_1 (
      id_4,
      id_17,
      id_18,
      id_19,
      id_19,
      id_14,
      id_4,
      id_11,
      id_12,
      id_18,
      id_5,
      id_16,
      id_16
  );
endmodule
