{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1426774036114 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1426774036114 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 19 15:07:16 2015 " "Processing started: Thu Mar 19 15:07:16 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1426774036114 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1426774036114 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off vga_color -c vga_color " "Command: quartus_eda --read_settings_files=off --write_settings_files=off vga_color -c vga_color" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1426774036114 ""}
{ "Critical Warning" "WIDU_REMOVED_QIC_ASSIGNMENTS_DUE_TO_NO_QIC_LICENSE" "" "Current license file does not support incremental compilation. The Quartus II software removes all the user-specified design partitions in the design automatically." {  } {  } 1 138067 "Current license file does not support incremental compilation. The Quartus II software removes all the user-specified design partitions in the design automatically." 0 0 "Quartus II" 0 -1 1426774036286 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vga_color_6_1200mv_85c_slow.vho C:/Users/Greg/Desktop/FPGA/vga_color/simulation/modelsim/ simulation " "Generated file vga_color_6_1200mv_85c_slow.vho in folder \"C:/Users/Greg/Desktop/FPGA/vga_color/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1426774036816 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vga_color_6_1200mv_0c_slow.vho C:/Users/Greg/Desktop/FPGA/vga_color/simulation/modelsim/ simulation " "Generated file vga_color_6_1200mv_0c_slow.vho in folder \"C:/Users/Greg/Desktop/FPGA/vga_color/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1426774036925 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vga_color_min_1200mv_0c_fast.vho C:/Users/Greg/Desktop/FPGA/vga_color/simulation/modelsim/ simulation " "Generated file vga_color_min_1200mv_0c_fast.vho in folder \"C:/Users/Greg/Desktop/FPGA/vga_color/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1426774037035 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vga_color.vho C:/Users/Greg/Desktop/FPGA/vga_color/simulation/modelsim/ simulation " "Generated file vga_color.vho in folder \"C:/Users/Greg/Desktop/FPGA/vga_color/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1426774037144 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vga_color_6_1200mv_85c_vhd_slow.sdo C:/Users/Greg/Desktop/FPGA/vga_color/simulation/modelsim/ simulation " "Generated file vga_color_6_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/Greg/Desktop/FPGA/vga_color/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1426774037362 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vga_color_6_1200mv_0c_vhd_slow.sdo C:/Users/Greg/Desktop/FPGA/vga_color/simulation/modelsim/ simulation " "Generated file vga_color_6_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/Greg/Desktop/FPGA/vga_color/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1426774037549 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vga_color_min_1200mv_0c_vhd_fast.sdo C:/Users/Greg/Desktop/FPGA/vga_color/simulation/modelsim/ simulation " "Generated file vga_color_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/Greg/Desktop/FPGA/vga_color/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1426774037737 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vga_color_vhd.sdo C:/Users/Greg/Desktop/FPGA/vga_color/simulation/modelsim/ simulation " "Generated file vga_color_vhd.sdo in folder \"C:/Users/Greg/Desktop/FPGA/vga_color/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1426774037924 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "549 " "Peak virtual memory: 549 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1426774038111 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 19 15:07:18 2015 " "Processing ended: Thu Mar 19 15:07:18 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1426774038111 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1426774038111 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1426774038111 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1426774038111 ""}
