$comment
	File created using the following command:
		vcd file codec.msim.vcd -direction
$end
$date
	Thu Mar 04 09:20:24 2021
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module codec_vlg_vec_tst $end
$var reg 1 ! A $end
$var reg 1 " B $end
$var reg 1 # C $end
$var reg 1 $ D $end
$var wire 1 % Y $end
$var wire 1 & Z $end
$var wire 1 ' sampler $end
$scope module i1 $end
$var wire 1 ( gnd $end
$var wire 1 ) vcc $end
$var wire 1 * unknown $end
$var tri1 1 + devclrn $end
$var tri1 1 , devpor $end
$var tri1 1 - devoe $end
$var wire 1 . Y~output_o $end
$var wire 1 / Z~output_o $end
$var wire 1 0 D~input_o $end
$var wire 1 1 A~input_o $end
$var wire 1 2 B~input_o $end
$var wire 1 3 C~input_o $end
$var wire 1 4 yz[1]~1_combout $end
$var wire 1 5 yz[1]~0_combout $end
$var wire 1 6 comb~1_combout $end
$var wire 1 7 comb~0_combout $end
$var wire 1 8 yz [1] $end
$var wire 1 9 yz [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
x%
x&
x'
0(
1)
x*
1+
1,
1-
x.
x/
00
01
02
03
04
05
06
07
x9
x8
$end
#20000
1!
11
0'
17
15
09
08
0/
0.
0&
0%
#120000
0!
01
1'
07
05
#140000
1"
12
0'
16
15
19
1/
1&
#300000
0"
02
1'
06
05
#340000
1#
13
0'
17
14
09
18
0/
1.
0&
1%
#500000
0#
03
1'
07
04
#560000
1$
10
0'
16
14
19
1/
1&
#680000
0$
00
1'
06
04
#740000
1!
1#
11
13
0'
#800000
0!
0#
01
03
1'
#860000
1"
1$
1#
12
10
13
0'
#980000
0"
0$
0#
02
00
03
1'
#1000000
