# MIPS_Pipelined_Processor
This project was written in Vivado using the Verilog HDL.
This processor can take simple MIPS instructions and execute them in a Pipeline rather than a single-cycle or multi-cycle processor. 
I created this project in my COMPE-475 Microarchitecture class.
