Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Jan 11 21:14:31 2021
| Host         : I7MINT running 64-bit Linux Mint 20.1
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (13)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16)
5. checking no_input_delay (5)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (13)
-------------------------
 There are 7 register/latch pins with no clock driven by root clock pin: ENET0_GMII_RX_CLK_0 (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ENET0_GMII_TX_CLK_0 (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16)
-------------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     17.227        0.000                      0                   27        0.252        0.000                      0                   27        7.000        0.000                       0                    33  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                              ------------         ----------      --------------
clk_fpga_0                         {0.000 10.000}       20.000          50.000          
design_1_i/clk_wiz_0/inst/clk_in1  {0.000 10.000}       20.000          50.000          
  clk_out1_design_1_clk_wiz_0_0    {0.000 50.000}       100.000         10.000          
  clkfbout_design_1_clk_wiz_0_0    {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                              17.227        0.000                      0                   27        0.252        0.000                      0                   27        9.500        0.000                       0                    28  
design_1_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    7.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0                                                                                                                                                     97.845        0.000                       0                     2  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                     18.751        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       17.227ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.227ns  (required time - arrival time)
  Source:                 design_1_i/led_flasher_0/inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/led_flasher_0/inst/cnt_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.514ns  (logic 2.034ns (80.891%)  route 0.480ns (19.109%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.764ns = ( 22.764 - 20.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29, routed)          1.743     3.051    design_1_i/led_flasher_0/inst/clk
    SLICE_X43Y31         FDRE                                         r  design_1_i/led_flasher_0/inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDRE (Prop_fdre_C_Q)         0.456     3.507 r  design_1_i/led_flasher_0/inst/cnt_reg[1]/Q
                         net (fo=1, routed)           0.480     3.987    design_1_i/led_flasher_0/inst/cnt_reg_n_0_[1]
    SLICE_X43Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.661 r  design_1_i/led_flasher_0/inst/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.661    design_1_i/led_flasher_0/inst/cnt_reg[0]_i_1_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.775 r  design_1_i/led_flasher_0/inst/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.775    design_1_i/led_flasher_0/inst/cnt_reg[4]_i_1_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.889 r  design_1_i/led_flasher_0/inst/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.889    design_1_i/led_flasher_0/inst/cnt_reg[8]_i_1_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.003 r  design_1_i/led_flasher_0/inst/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.003    design_1_i/led_flasher_0/inst/cnt_reg[12]_i_1_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.117 r  design_1_i/led_flasher_0/inst/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.117    design_1_i/led_flasher_0/inst/cnt_reg[16]_i_1_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.231 r  design_1_i/led_flasher_0/inst/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.231    design_1_i/led_flasher_0/inst/cnt_reg[20]_i_1_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.565 r  design_1_i/led_flasher_0/inst/cnt_reg[26]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.565    design_1_i/led_flasher_0/inst/cnt_reg[26]_i_1_n_6
    SLICE_X43Y37         FDRE                                         r  design_1_i/led_flasher_0/inst/cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29, routed)          1.572    22.764    design_1_i/led_flasher_0/inst/clk
    SLICE_X43Y37         FDRE                                         r  design_1_i/led_flasher_0/inst/cnt_reg[25]/C
                         clock pessimism              0.269    23.033    
                         clock uncertainty           -0.302    22.731    
    SLICE_X43Y37         FDRE (Setup_fdre_C_D)        0.062    22.793    design_1_i/led_flasher_0/inst/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         22.793    
                         arrival time                          -5.565    
  -------------------------------------------------------------------
                         slack                                 17.227    

Slack (MET) :             17.322ns  (required time - arrival time)
  Source:                 design_1_i/led_flasher_0/inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/led_flasher_0/inst/cnt_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.419ns  (logic 1.939ns (80.141%)  route 0.480ns (19.859%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.764ns = ( 22.764 - 20.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29, routed)          1.743     3.051    design_1_i/led_flasher_0/inst/clk
    SLICE_X43Y31         FDRE                                         r  design_1_i/led_flasher_0/inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDRE (Prop_fdre_C_Q)         0.456     3.507 r  design_1_i/led_flasher_0/inst/cnt_reg[1]/Q
                         net (fo=1, routed)           0.480     3.987    design_1_i/led_flasher_0/inst/cnt_reg_n_0_[1]
    SLICE_X43Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.661 r  design_1_i/led_flasher_0/inst/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.661    design_1_i/led_flasher_0/inst/cnt_reg[0]_i_1_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.775 r  design_1_i/led_flasher_0/inst/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.775    design_1_i/led_flasher_0/inst/cnt_reg[4]_i_1_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.889 r  design_1_i/led_flasher_0/inst/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.889    design_1_i/led_flasher_0/inst/cnt_reg[8]_i_1_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.003 r  design_1_i/led_flasher_0/inst/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.003    design_1_i/led_flasher_0/inst/cnt_reg[12]_i_1_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.117 r  design_1_i/led_flasher_0/inst/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.117    design_1_i/led_flasher_0/inst/cnt_reg[16]_i_1_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.231 r  design_1_i/led_flasher_0/inst/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.231    design_1_i/led_flasher_0/inst/cnt_reg[20]_i_1_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.470 r  design_1_i/led_flasher_0/inst/cnt_reg[26]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.470    design_1_i/led_flasher_0/inst/cnt_reg[26]_i_1_n_5
    SLICE_X43Y37         FDRE                                         r  design_1_i/led_flasher_0/inst/cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29, routed)          1.572    22.764    design_1_i/led_flasher_0/inst/clk
    SLICE_X43Y37         FDRE                                         r  design_1_i/led_flasher_0/inst/cnt_reg[26]/C
                         clock pessimism              0.269    23.033    
                         clock uncertainty           -0.302    22.731    
    SLICE_X43Y37         FDRE (Setup_fdre_C_D)        0.062    22.793    design_1_i/led_flasher_0/inst/cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         22.793    
                         arrival time                          -5.470    
  -------------------------------------------------------------------
                         slack                                 17.322    

Slack (MET) :             17.338ns  (required time - arrival time)
  Source:                 design_1_i/led_flasher_0/inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/led_flasher_0/inst/cnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.403ns  (logic 1.923ns (80.009%)  route 0.480ns (19.991%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.764ns = ( 22.764 - 20.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29, routed)          1.743     3.051    design_1_i/led_flasher_0/inst/clk
    SLICE_X43Y31         FDRE                                         r  design_1_i/led_flasher_0/inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDRE (Prop_fdre_C_Q)         0.456     3.507 r  design_1_i/led_flasher_0/inst/cnt_reg[1]/Q
                         net (fo=1, routed)           0.480     3.987    design_1_i/led_flasher_0/inst/cnt_reg_n_0_[1]
    SLICE_X43Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.661 r  design_1_i/led_flasher_0/inst/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.661    design_1_i/led_flasher_0/inst/cnt_reg[0]_i_1_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.775 r  design_1_i/led_flasher_0/inst/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.775    design_1_i/led_flasher_0/inst/cnt_reg[4]_i_1_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.889 r  design_1_i/led_flasher_0/inst/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.889    design_1_i/led_flasher_0/inst/cnt_reg[8]_i_1_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.003 r  design_1_i/led_flasher_0/inst/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.003    design_1_i/led_flasher_0/inst/cnt_reg[12]_i_1_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.117 r  design_1_i/led_flasher_0/inst/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.117    design_1_i/led_flasher_0/inst/cnt_reg[16]_i_1_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.231 r  design_1_i/led_flasher_0/inst/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.231    design_1_i/led_flasher_0/inst/cnt_reg[20]_i_1_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.454 r  design_1_i/led_flasher_0/inst/cnt_reg[26]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.454    design_1_i/led_flasher_0/inst/cnt_reg[26]_i_1_n_7
    SLICE_X43Y37         FDRE                                         r  design_1_i/led_flasher_0/inst/cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29, routed)          1.572    22.764    design_1_i/led_flasher_0/inst/clk
    SLICE_X43Y37         FDRE                                         r  design_1_i/led_flasher_0/inst/cnt_reg[24]/C
                         clock pessimism              0.269    23.033    
                         clock uncertainty           -0.302    22.731    
    SLICE_X43Y37         FDRE (Setup_fdre_C_D)        0.062    22.793    design_1_i/led_flasher_0/inst/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         22.793    
                         arrival time                          -5.454    
  -------------------------------------------------------------------
                         slack                                 17.338    

Slack (MET) :             17.340ns  (required time - arrival time)
  Source:                 design_1_i/led_flasher_0/inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/led_flasher_0/inst/cnt_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.400ns  (logic 1.920ns (79.984%)  route 0.480ns (20.016%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 22.764 - 20.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29, routed)          1.743     3.051    design_1_i/led_flasher_0/inst/clk
    SLICE_X43Y31         FDRE                                         r  design_1_i/led_flasher_0/inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDRE (Prop_fdre_C_Q)         0.456     3.507 r  design_1_i/led_flasher_0/inst/cnt_reg[1]/Q
                         net (fo=1, routed)           0.480     3.987    design_1_i/led_flasher_0/inst/cnt_reg_n_0_[1]
    SLICE_X43Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.661 r  design_1_i/led_flasher_0/inst/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.661    design_1_i/led_flasher_0/inst/cnt_reg[0]_i_1_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.775 r  design_1_i/led_flasher_0/inst/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.775    design_1_i/led_flasher_0/inst/cnt_reg[4]_i_1_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.889 r  design_1_i/led_flasher_0/inst/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.889    design_1_i/led_flasher_0/inst/cnt_reg[8]_i_1_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.003 r  design_1_i/led_flasher_0/inst/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.003    design_1_i/led_flasher_0/inst/cnt_reg[12]_i_1_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.117 r  design_1_i/led_flasher_0/inst/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.117    design_1_i/led_flasher_0/inst/cnt_reg[16]_i_1_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.451 r  design_1_i/led_flasher_0/inst/cnt_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.451    design_1_i/led_flasher_0/inst/cnt_reg[20]_i_1_n_6
    SLICE_X43Y36         FDRE                                         r  design_1_i/led_flasher_0/inst/cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29, routed)          1.571    22.764    design_1_i/led_flasher_0/inst/clk
    SLICE_X43Y36         FDRE                                         r  design_1_i/led_flasher_0/inst/cnt_reg[21]/C
                         clock pessimism              0.269    23.032    
                         clock uncertainty           -0.302    22.730    
    SLICE_X43Y36         FDRE (Setup_fdre_C_D)        0.062    22.792    design_1_i/led_flasher_0/inst/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         22.792    
                         arrival time                          -5.451    
  -------------------------------------------------------------------
                         slack                                 17.340    

Slack (MET) :             17.361ns  (required time - arrival time)
  Source:                 design_1_i/led_flasher_0/inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/led_flasher_0/inst/cnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.379ns  (logic 1.899ns (79.807%)  route 0.480ns (20.193%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 22.764 - 20.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29, routed)          1.743     3.051    design_1_i/led_flasher_0/inst/clk
    SLICE_X43Y31         FDRE                                         r  design_1_i/led_flasher_0/inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDRE (Prop_fdre_C_Q)         0.456     3.507 r  design_1_i/led_flasher_0/inst/cnt_reg[1]/Q
                         net (fo=1, routed)           0.480     3.987    design_1_i/led_flasher_0/inst/cnt_reg_n_0_[1]
    SLICE_X43Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.661 r  design_1_i/led_flasher_0/inst/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.661    design_1_i/led_flasher_0/inst/cnt_reg[0]_i_1_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.775 r  design_1_i/led_flasher_0/inst/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.775    design_1_i/led_flasher_0/inst/cnt_reg[4]_i_1_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.889 r  design_1_i/led_flasher_0/inst/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.889    design_1_i/led_flasher_0/inst/cnt_reg[8]_i_1_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.003 r  design_1_i/led_flasher_0/inst/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.003    design_1_i/led_flasher_0/inst/cnt_reg[12]_i_1_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.117 r  design_1_i/led_flasher_0/inst/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.117    design_1_i/led_flasher_0/inst/cnt_reg[16]_i_1_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.430 r  design_1_i/led_flasher_0/inst/cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.430    design_1_i/led_flasher_0/inst/cnt_reg[20]_i_1_n_4
    SLICE_X43Y36         FDRE                                         r  design_1_i/led_flasher_0/inst/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29, routed)          1.571    22.764    design_1_i/led_flasher_0/inst/clk
    SLICE_X43Y36         FDRE                                         r  design_1_i/led_flasher_0/inst/cnt_reg[23]/C
                         clock pessimism              0.269    23.032    
                         clock uncertainty           -0.302    22.730    
    SLICE_X43Y36         FDRE (Setup_fdre_C_D)        0.062    22.792    design_1_i/led_flasher_0/inst/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         22.792    
                         arrival time                          -5.430    
  -------------------------------------------------------------------
                         slack                                 17.361    

Slack (MET) :             17.435ns  (required time - arrival time)
  Source:                 design_1_i/led_flasher_0/inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/led_flasher_0/inst/cnt_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.305ns  (logic 1.825ns (79.159%)  route 0.480ns (20.841%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 22.764 - 20.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29, routed)          1.743     3.051    design_1_i/led_flasher_0/inst/clk
    SLICE_X43Y31         FDRE                                         r  design_1_i/led_flasher_0/inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDRE (Prop_fdre_C_Q)         0.456     3.507 r  design_1_i/led_flasher_0/inst/cnt_reg[1]/Q
                         net (fo=1, routed)           0.480     3.987    design_1_i/led_flasher_0/inst/cnt_reg_n_0_[1]
    SLICE_X43Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.661 r  design_1_i/led_flasher_0/inst/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.661    design_1_i/led_flasher_0/inst/cnt_reg[0]_i_1_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.775 r  design_1_i/led_flasher_0/inst/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.775    design_1_i/led_flasher_0/inst/cnt_reg[4]_i_1_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.889 r  design_1_i/led_flasher_0/inst/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.889    design_1_i/led_flasher_0/inst/cnt_reg[8]_i_1_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.003 r  design_1_i/led_flasher_0/inst/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.003    design_1_i/led_flasher_0/inst/cnt_reg[12]_i_1_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.117 r  design_1_i/led_flasher_0/inst/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.117    design_1_i/led_flasher_0/inst/cnt_reg[16]_i_1_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.356 r  design_1_i/led_flasher_0/inst/cnt_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.356    design_1_i/led_flasher_0/inst/cnt_reg[20]_i_1_n_5
    SLICE_X43Y36         FDRE                                         r  design_1_i/led_flasher_0/inst/cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29, routed)          1.571    22.764    design_1_i/led_flasher_0/inst/clk
    SLICE_X43Y36         FDRE                                         r  design_1_i/led_flasher_0/inst/cnt_reg[22]/C
                         clock pessimism              0.269    23.032    
                         clock uncertainty           -0.302    22.730    
    SLICE_X43Y36         FDRE (Setup_fdre_C_D)        0.062    22.792    design_1_i/led_flasher_0/inst/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         22.792    
                         arrival time                          -5.356    
  -------------------------------------------------------------------
                         slack                                 17.435    

Slack (MET) :             17.451ns  (required time - arrival time)
  Source:                 design_1_i/led_flasher_0/inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/led_flasher_0/inst/cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.289ns  (logic 1.809ns (79.013%)  route 0.480ns (20.987%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 22.764 - 20.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29, routed)          1.743     3.051    design_1_i/led_flasher_0/inst/clk
    SLICE_X43Y31         FDRE                                         r  design_1_i/led_flasher_0/inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDRE (Prop_fdre_C_Q)         0.456     3.507 r  design_1_i/led_flasher_0/inst/cnt_reg[1]/Q
                         net (fo=1, routed)           0.480     3.987    design_1_i/led_flasher_0/inst/cnt_reg_n_0_[1]
    SLICE_X43Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.661 r  design_1_i/led_flasher_0/inst/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.661    design_1_i/led_flasher_0/inst/cnt_reg[0]_i_1_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.775 r  design_1_i/led_flasher_0/inst/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.775    design_1_i/led_flasher_0/inst/cnt_reg[4]_i_1_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.889 r  design_1_i/led_flasher_0/inst/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.889    design_1_i/led_flasher_0/inst/cnt_reg[8]_i_1_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.003 r  design_1_i/led_flasher_0/inst/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.003    design_1_i/led_flasher_0/inst/cnt_reg[12]_i_1_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.117 r  design_1_i/led_flasher_0/inst/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.117    design_1_i/led_flasher_0/inst/cnt_reg[16]_i_1_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.340 r  design_1_i/led_flasher_0/inst/cnt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.340    design_1_i/led_flasher_0/inst/cnt_reg[20]_i_1_n_7
    SLICE_X43Y36         FDRE                                         r  design_1_i/led_flasher_0/inst/cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29, routed)          1.571    22.764    design_1_i/led_flasher_0/inst/clk
    SLICE_X43Y36         FDRE                                         r  design_1_i/led_flasher_0/inst/cnt_reg[20]/C
                         clock pessimism              0.269    23.032    
                         clock uncertainty           -0.302    22.730    
    SLICE_X43Y36         FDRE (Setup_fdre_C_D)        0.062    22.792    design_1_i/led_flasher_0/inst/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         22.792    
                         arrival time                          -5.340    
  -------------------------------------------------------------------
                         slack                                 17.451    

Slack (MET) :             17.454ns  (required time - arrival time)
  Source:                 design_1_i/led_flasher_0/inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/led_flasher_0/inst/cnt_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 1.806ns (78.986%)  route 0.480ns (21.014%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 22.764 - 20.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29, routed)          1.743     3.051    design_1_i/led_flasher_0/inst/clk
    SLICE_X43Y31         FDRE                                         r  design_1_i/led_flasher_0/inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDRE (Prop_fdre_C_Q)         0.456     3.507 r  design_1_i/led_flasher_0/inst/cnt_reg[1]/Q
                         net (fo=1, routed)           0.480     3.987    design_1_i/led_flasher_0/inst/cnt_reg_n_0_[1]
    SLICE_X43Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.661 r  design_1_i/led_flasher_0/inst/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.661    design_1_i/led_flasher_0/inst/cnt_reg[0]_i_1_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.775 r  design_1_i/led_flasher_0/inst/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.775    design_1_i/led_flasher_0/inst/cnt_reg[4]_i_1_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.889 r  design_1_i/led_flasher_0/inst/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.889    design_1_i/led_flasher_0/inst/cnt_reg[8]_i_1_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.003 r  design_1_i/led_flasher_0/inst/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.003    design_1_i/led_flasher_0/inst/cnt_reg[12]_i_1_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.337 r  design_1_i/led_flasher_0/inst/cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.337    design_1_i/led_flasher_0/inst/cnt_reg[16]_i_1_n_6
    SLICE_X43Y35         FDRE                                         r  design_1_i/led_flasher_0/inst/cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29, routed)          1.571    22.764    design_1_i/led_flasher_0/inst/clk
    SLICE_X43Y35         FDRE                                         r  design_1_i/led_flasher_0/inst/cnt_reg[17]/C
                         clock pessimism              0.269    23.032    
                         clock uncertainty           -0.302    22.730    
    SLICE_X43Y35         FDRE (Setup_fdre_C_D)        0.062    22.792    design_1_i/led_flasher_0/inst/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         22.792    
                         arrival time                          -5.337    
  -------------------------------------------------------------------
                         slack                                 17.454    

Slack (MET) :             17.475ns  (required time - arrival time)
  Source:                 design_1_i/led_flasher_0/inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/led_flasher_0/inst/cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 1.785ns (78.791%)  route 0.480ns (21.209%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 22.764 - 20.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29, routed)          1.743     3.051    design_1_i/led_flasher_0/inst/clk
    SLICE_X43Y31         FDRE                                         r  design_1_i/led_flasher_0/inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDRE (Prop_fdre_C_Q)         0.456     3.507 r  design_1_i/led_flasher_0/inst/cnt_reg[1]/Q
                         net (fo=1, routed)           0.480     3.987    design_1_i/led_flasher_0/inst/cnt_reg_n_0_[1]
    SLICE_X43Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.661 r  design_1_i/led_flasher_0/inst/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.661    design_1_i/led_flasher_0/inst/cnt_reg[0]_i_1_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.775 r  design_1_i/led_flasher_0/inst/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.775    design_1_i/led_flasher_0/inst/cnt_reg[4]_i_1_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.889 r  design_1_i/led_flasher_0/inst/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.889    design_1_i/led_flasher_0/inst/cnt_reg[8]_i_1_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.003 r  design_1_i/led_flasher_0/inst/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.003    design_1_i/led_flasher_0/inst/cnt_reg[12]_i_1_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.316 r  design_1_i/led_flasher_0/inst/cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.316    design_1_i/led_flasher_0/inst/cnt_reg[16]_i_1_n_4
    SLICE_X43Y35         FDRE                                         r  design_1_i/led_flasher_0/inst/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29, routed)          1.571    22.764    design_1_i/led_flasher_0/inst/clk
    SLICE_X43Y35         FDRE                                         r  design_1_i/led_flasher_0/inst/cnt_reg[19]/C
                         clock pessimism              0.269    23.032    
                         clock uncertainty           -0.302    22.730    
    SLICE_X43Y35         FDRE (Setup_fdre_C_D)        0.062    22.792    design_1_i/led_flasher_0/inst/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         22.792    
                         arrival time                          -5.316    
  -------------------------------------------------------------------
                         slack                                 17.475    

Slack (MET) :             17.549ns  (required time - arrival time)
  Source:                 design_1_i/led_flasher_0/inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/led_flasher_0/inst/cnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.191ns  (logic 1.711ns (78.075%)  route 0.480ns (21.925%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 22.764 - 20.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29, routed)          1.743     3.051    design_1_i/led_flasher_0/inst/clk
    SLICE_X43Y31         FDRE                                         r  design_1_i/led_flasher_0/inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDRE (Prop_fdre_C_Q)         0.456     3.507 r  design_1_i/led_flasher_0/inst/cnt_reg[1]/Q
                         net (fo=1, routed)           0.480     3.987    design_1_i/led_flasher_0/inst/cnt_reg_n_0_[1]
    SLICE_X43Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.661 r  design_1_i/led_flasher_0/inst/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.661    design_1_i/led_flasher_0/inst/cnt_reg[0]_i_1_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.775 r  design_1_i/led_flasher_0/inst/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.775    design_1_i/led_flasher_0/inst/cnt_reg[4]_i_1_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.889 r  design_1_i/led_flasher_0/inst/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.889    design_1_i/led_flasher_0/inst/cnt_reg[8]_i_1_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.003 r  design_1_i/led_flasher_0/inst/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.003    design_1_i/led_flasher_0/inst/cnt_reg[12]_i_1_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.242 r  design_1_i/led_flasher_0/inst/cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.242    design_1_i/led_flasher_0/inst/cnt_reg[16]_i_1_n_5
    SLICE_X43Y35         FDRE                                         r  design_1_i/led_flasher_0/inst/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29, routed)          1.571    22.764    design_1_i/led_flasher_0/inst/clk
    SLICE_X43Y35         FDRE                                         r  design_1_i/led_flasher_0/inst/cnt_reg[18]/C
                         clock pessimism              0.269    23.032    
                         clock uncertainty           -0.302    22.730    
    SLICE_X43Y35         FDRE (Setup_fdre_C_D)        0.062    22.792    design_1_i/led_flasher_0/inst/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         22.792    
                         arrival time                          -5.242    
  -------------------------------------------------------------------
                         slack                                 17.549    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_i/led_flasher_0/inst/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/led_flasher_0/inst/cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29, routed)          0.588     0.929    design_1_i/led_flasher_0/inst/clk
    SLICE_X43Y34         FDRE                                         r  design_1_i/led_flasher_0/inst/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDRE (Prop_fdre_C_Q)         0.141     1.070 r  design_1_i/led_flasher_0/inst/cnt_reg[15]/Q
                         net (fo=1, routed)           0.108     1.178    design_1_i/led_flasher_0/inst/cnt_reg_n_0_[15]
    SLICE_X43Y34         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.286 r  design_1_i/led_flasher_0/inst/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.286    design_1_i/led_flasher_0/inst/cnt_reg[12]_i_1_n_4
    SLICE_X43Y34         FDRE                                         r  design_1_i/led_flasher_0/inst/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29, routed)          0.855     1.225    design_1_i/led_flasher_0/inst/clk
    SLICE_X43Y34         FDRE                                         r  design_1_i/led_flasher_0/inst/cnt_reg[15]/C
                         clock pessimism             -0.296     0.929    
    SLICE_X43Y34         FDRE (Hold_fdre_C_D)         0.105     1.034    design_1_i/led_flasher_0/inst/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.034    
                         arrival time                           1.286    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_i/led_flasher_0/inst/cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/led_flasher_0/inst/cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29, routed)          0.588     0.929    design_1_i/led_flasher_0/inst/clk
    SLICE_X43Y35         FDRE                                         r  design_1_i/led_flasher_0/inst/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y35         FDRE (Prop_fdre_C_Q)         0.141     1.070 r  design_1_i/led_flasher_0/inst/cnt_reg[19]/Q
                         net (fo=1, routed)           0.108     1.178    design_1_i/led_flasher_0/inst/cnt_reg_n_0_[19]
    SLICE_X43Y35         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.286 r  design_1_i/led_flasher_0/inst/cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.286    design_1_i/led_flasher_0/inst/cnt_reg[16]_i_1_n_4
    SLICE_X43Y35         FDRE                                         r  design_1_i/led_flasher_0/inst/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29, routed)          0.856     1.226    design_1_i/led_flasher_0/inst/clk
    SLICE_X43Y35         FDRE                                         r  design_1_i/led_flasher_0/inst/cnt_reg[19]/C
                         clock pessimism             -0.297     0.929    
    SLICE_X43Y35         FDRE (Hold_fdre_C_D)         0.105     1.034    design_1_i/led_flasher_0/inst/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.034    
                         arrival time                           1.286    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_i/led_flasher_0/inst/cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/led_flasher_0/inst/cnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29, routed)          0.588     0.929    design_1_i/led_flasher_0/inst/clk
    SLICE_X43Y36         FDRE                                         r  design_1_i/led_flasher_0/inst/cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDRE (Prop_fdre_C_Q)         0.141     1.070 r  design_1_i/led_flasher_0/inst/cnt_reg[23]/Q
                         net (fo=1, routed)           0.108     1.178    design_1_i/led_flasher_0/inst/cnt_reg_n_0_[23]
    SLICE_X43Y36         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.286 r  design_1_i/led_flasher_0/inst/cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.286    design_1_i/led_flasher_0/inst/cnt_reg[20]_i_1_n_4
    SLICE_X43Y36         FDRE                                         r  design_1_i/led_flasher_0/inst/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29, routed)          0.856     1.226    design_1_i/led_flasher_0/inst/clk
    SLICE_X43Y36         FDRE                                         r  design_1_i/led_flasher_0/inst/cnt_reg[23]/C
                         clock pessimism             -0.297     0.929    
    SLICE_X43Y36         FDRE (Hold_fdre_C_D)         0.105     1.034    design_1_i/led_flasher_0/inst/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.034    
                         arrival time                           1.286    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_i/led_flasher_0/inst/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/led_flasher_0/inst/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29, routed)          0.585     0.925    design_1_i/led_flasher_0/inst/clk
    SLICE_X43Y31         FDRE                                         r  design_1_i/led_flasher_0/inst/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDRE (Prop_fdre_C_Q)         0.141     1.066 r  design_1_i/led_flasher_0/inst/cnt_reg[3]/Q
                         net (fo=1, routed)           0.108     1.175    design_1_i/led_flasher_0/inst/cnt_reg_n_0_[3]
    SLICE_X43Y31         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.283 r  design_1_i/led_flasher_0/inst/cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.283    design_1_i/led_flasher_0/inst/cnt_reg[0]_i_1_n_4
    SLICE_X43Y31         FDRE                                         r  design_1_i/led_flasher_0/inst/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29, routed)          0.852     1.222    design_1_i/led_flasher_0/inst/clk
    SLICE_X43Y31         FDRE                                         r  design_1_i/led_flasher_0/inst/cnt_reg[3]/C
                         clock pessimism             -0.296     0.926    
    SLICE_X43Y31         FDRE (Hold_fdre_C_D)         0.105     1.031    design_1_i/led_flasher_0/inst/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.031    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_i/led_flasher_0/inst/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/led_flasher_0/inst/cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29, routed)          0.587     0.928    design_1_i/led_flasher_0/inst/clk
    SLICE_X43Y33         FDRE                                         r  design_1_i/led_flasher_0/inst/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDRE (Prop_fdre_C_Q)         0.141     1.069 r  design_1_i/led_flasher_0/inst/cnt_reg[11]/Q
                         net (fo=1, routed)           0.108     1.177    design_1_i/led_flasher_0/inst/cnt_reg_n_0_[11]
    SLICE_X43Y33         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.285 r  design_1_i/led_flasher_0/inst/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.285    design_1_i/led_flasher_0/inst/cnt_reg[8]_i_1_n_4
    SLICE_X43Y33         FDRE                                         r  design_1_i/led_flasher_0/inst/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29, routed)          0.854     1.224    design_1_i/led_flasher_0/inst/clk
    SLICE_X43Y33         FDRE                                         r  design_1_i/led_flasher_0/inst/cnt_reg[11]/C
                         clock pessimism             -0.296     0.928    
    SLICE_X43Y33         FDRE (Hold_fdre_C_D)         0.105     1.033    design_1_i/led_flasher_0/inst/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.033    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_i/led_flasher_0/inst/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/led_flasher_0/inst/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29, routed)          0.586     0.927    design_1_i/led_flasher_0/inst/clk
    SLICE_X43Y32         FDRE                                         r  design_1_i/led_flasher_0/inst/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y32         FDRE (Prop_fdre_C_Q)         0.141     1.067 r  design_1_i/led_flasher_0/inst/cnt_reg[7]/Q
                         net (fo=1, routed)           0.108     1.176    design_1_i/led_flasher_0/inst/cnt_reg_n_0_[7]
    SLICE_X43Y32         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.284 r  design_1_i/led_flasher_0/inst/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.284    design_1_i/led_flasher_0/inst/cnt_reg[4]_i_1_n_4
    SLICE_X43Y32         FDRE                                         r  design_1_i/led_flasher_0/inst/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29, routed)          0.853     1.223    design_1_i/led_flasher_0/inst/clk
    SLICE_X43Y32         FDRE                                         r  design_1_i/led_flasher_0/inst/cnt_reg[7]/C
                         clock pessimism             -0.296     0.927    
    SLICE_X43Y32         FDRE (Hold_fdre_C_D)         0.105     1.031    design_1_i/led_flasher_0/inst/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.031    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 design_1_i/led_flasher_0/inst/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/led_flasher_0/inst/cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29, routed)          0.588     0.929    design_1_i/led_flasher_0/inst/clk
    SLICE_X43Y34         FDRE                                         r  design_1_i/led_flasher_0/inst/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDRE (Prop_fdre_C_Q)         0.141     1.070 r  design_1_i/led_flasher_0/inst/cnt_reg[12]/Q
                         net (fo=1, routed)           0.105     1.175    design_1_i/led_flasher_0/inst/cnt_reg_n_0_[12]
    SLICE_X43Y34         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.290 r  design_1_i/led_flasher_0/inst/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.290    design_1_i/led_flasher_0/inst/cnt_reg[12]_i_1_n_7
    SLICE_X43Y34         FDRE                                         r  design_1_i/led_flasher_0/inst/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29, routed)          0.855     1.225    design_1_i/led_flasher_0/inst/clk
    SLICE_X43Y34         FDRE                                         r  design_1_i/led_flasher_0/inst/cnt_reg[12]/C
                         clock pessimism             -0.296     0.929    
    SLICE_X43Y34         FDRE (Hold_fdre_C_D)         0.105     1.034    design_1_i/led_flasher_0/inst/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.034    
                         arrival time                           1.290    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 design_1_i/led_flasher_0/inst/cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/led_flasher_0/inst/cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29, routed)          0.588     0.929    design_1_i/led_flasher_0/inst/clk
    SLICE_X43Y35         FDRE                                         r  design_1_i/led_flasher_0/inst/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y35         FDRE (Prop_fdre_C_Q)         0.141     1.070 r  design_1_i/led_flasher_0/inst/cnt_reg[16]/Q
                         net (fo=1, routed)           0.105     1.175    design_1_i/led_flasher_0/inst/cnt_reg_n_0_[16]
    SLICE_X43Y35         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.290 r  design_1_i/led_flasher_0/inst/cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.290    design_1_i/led_flasher_0/inst/cnt_reg[16]_i_1_n_7
    SLICE_X43Y35         FDRE                                         r  design_1_i/led_flasher_0/inst/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29, routed)          0.856     1.226    design_1_i/led_flasher_0/inst/clk
    SLICE_X43Y35         FDRE                                         r  design_1_i/led_flasher_0/inst/cnt_reg[16]/C
                         clock pessimism             -0.297     0.929    
    SLICE_X43Y35         FDRE (Hold_fdre_C_D)         0.105     1.034    design_1_i/led_flasher_0/inst/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.034    
                         arrival time                           1.290    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 design_1_i/led_flasher_0/inst/cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/led_flasher_0/inst/cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29, routed)          0.588     0.929    design_1_i/led_flasher_0/inst/clk
    SLICE_X43Y36         FDRE                                         r  design_1_i/led_flasher_0/inst/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDRE (Prop_fdre_C_Q)         0.141     1.070 r  design_1_i/led_flasher_0/inst/cnt_reg[20]/Q
                         net (fo=1, routed)           0.105     1.175    design_1_i/led_flasher_0/inst/cnt_reg_n_0_[20]
    SLICE_X43Y36         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.290 r  design_1_i/led_flasher_0/inst/cnt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.290    design_1_i/led_flasher_0/inst/cnt_reg[20]_i_1_n_7
    SLICE_X43Y36         FDRE                                         r  design_1_i/led_flasher_0/inst/cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29, routed)          0.856     1.226    design_1_i/led_flasher_0/inst/clk
    SLICE_X43Y36         FDRE                                         r  design_1_i/led_flasher_0/inst/cnt_reg[20]/C
                         clock pessimism             -0.297     0.929    
    SLICE_X43Y36         FDRE (Hold_fdre_C_D)         0.105     1.034    design_1_i/led_flasher_0/inst/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.034    
                         arrival time                           1.290    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 design_1_i/led_flasher_0/inst/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/led_flasher_0/inst/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29, routed)          0.587     0.928    design_1_i/led_flasher_0/inst/clk
    SLICE_X43Y33         FDRE                                         r  design_1_i/led_flasher_0/inst/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDRE (Prop_fdre_C_Q)         0.141     1.069 r  design_1_i/led_flasher_0/inst/cnt_reg[8]/Q
                         net (fo=1, routed)           0.105     1.174    design_1_i/led_flasher_0/inst/cnt_reg_n_0_[8]
    SLICE_X43Y33         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.289 r  design_1_i/led_flasher_0/inst/cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.289    design_1_i/led_flasher_0/inst/cnt_reg[8]_i_1_n_7
    SLICE_X43Y33         FDRE                                         r  design_1_i/led_flasher_0/inst/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29, routed)          0.854     1.224    design_1_i/led_flasher_0/inst/clk
    SLICE_X43Y33         FDRE                                         r  design_1_i/led_flasher_0/inst/cnt_reg[8]/C
                         clock pessimism             -0.296     0.928    
    SLICE_X43Y33         FDRE (Hold_fdre_C_D)         0.105     1.033    design_1_i/led_flasher_0/inst/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.033    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X43Y31   design_1_i/led_flasher_0/inst/cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X43Y34   design_1_i/led_flasher_0/inst/cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X43Y34   design_1_i/led_flasher_0/inst/cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X43Y34   design_1_i/led_flasher_0/inst/cnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X43Y35   design_1_i/led_flasher_0/inst/cnt_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X43Y35   design_1_i/led_flasher_0/inst/cnt_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X43Y35   design_1_i/led_flasher_0/inst/cnt_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X43Y35   design_1_i/led_flasher_0/inst/cnt_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X43Y31   design_1_i/led_flasher_0/inst/cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y31   design_1_i/led_flasher_0/inst/cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y31   design_1_i/led_flasher_0/inst/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y31   design_1_i/led_flasher_0/inst/cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y31   design_1_i/led_flasher_0/inst/cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y32   design_1_i/led_flasher_0/inst/cnt_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y32   design_1_i/led_flasher_0/inst/cnt_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y32   design_1_i/led_flasher_0/inst/cnt_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y31   design_1_i/led_flasher_0/inst/cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y31   design_1_i/led_flasher_0/inst/cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y31   design_1_i/led_flasher_0/inst/cnt_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y31   design_1_i/led_flasher_0/inst/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y34   design_1_i/led_flasher_0/inst/cnt_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y34   design_1_i/led_flasher_0/inst/cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y34   design_1_i/led_flasher_0/inst/cnt_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y34   design_1_i/led_flasher_0/inst/cnt_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y34   design_1_i/led_flasher_0/inst/cnt_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y34   design_1_i/led_flasher_0/inst/cnt_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y35   design_1_i/led_flasher_0/inst/cnt_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y35   design_1_i/led_flasher_0/inst/cnt_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y35   design_1_i/led_flasher_0/inst/cnt_reg[17]/C



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz_0/inst/clk_in1
  To Clock:  design_1_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       97.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y1    design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



