{
  "module_name": "hal_desc.h",
  "hash_id": "fd8064786fc5de5ada5b7b1b7e5bdede193a58013c8ad5f5f0c8d79ebf1eb2e4",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/wireless/ath/ath11k/hal_desc.h",
  "human_readable_source": " \n \n#include \"core.h\"\n\n#ifndef ATH11K_HAL_DESC_H\n#define ATH11K_HAL_DESC_H\n\n#define BUFFER_ADDR_INFO0_ADDR         GENMASK(31, 0)\n\n#define BUFFER_ADDR_INFO1_ADDR         GENMASK(7, 0)\n#define BUFFER_ADDR_INFO1_RET_BUF_MGR  GENMASK(10, 8)\n#define BUFFER_ADDR_INFO1_SW_COOKIE    GENMASK(31, 11)\n\nstruct ath11k_buffer_addr {\n\tu32 info0;\n\tu32 info1;\n} __packed;\n\n \n\nenum hal_tlv_tag {\n\tHAL_MACTX_CBF_START                    =   0  ,\n\tHAL_PHYRX_DATA                         =   1  ,\n\tHAL_PHYRX_CBF_DATA_RESP                =   2  ,\n\tHAL_PHYRX_ABORT_REQUEST                =   3  ,\n\tHAL_PHYRX_USER_ABORT_NOTIFICATION      =   4  ,\n\tHAL_MACTX_DATA_RESP                    =   5  ,\n\tHAL_MACTX_CBF_DATA                     =   6  ,\n\tHAL_MACTX_CBF_DONE                     =   7  ,\n\tHAL_MACRX_CBF_READ_REQUEST             =   8  ,\n\tHAL_MACRX_CBF_DATA_REQUEST             =   9  ,\n\tHAL_MACRX_EXPECT_NDP_RECEPTION         =  10  ,\n\tHAL_MACRX_FREEZE_CAPTURE_CHANNEL       =  11  ,\n\tHAL_MACRX_NDP_TIMEOUT                  =  12  ,\n\tHAL_MACRX_ABORT_ACK                    =  13  ,\n\tHAL_MACRX_REQ_IMPLICIT_FB              =  14  ,\n\tHAL_MACRX_CHAIN_MASK                   =  15  ,\n\tHAL_MACRX_NAP_USER                     =  16  ,\n\tHAL_MACRX_ABORT_REQUEST                =  17  ,\n\tHAL_PHYTX_OTHER_TRANSMIT_INFO16        =  18  ,\n\tHAL_PHYTX_ABORT_ACK                    =  19  ,\n\tHAL_PHYTX_ABORT_REQUEST                =  20  ,\n\tHAL_PHYTX_PKT_END                      =  21  ,\n\tHAL_PHYTX_PPDU_HEADER_INFO_REQUEST     =  22  ,\n\tHAL_PHYTX_REQUEST_CTRL_INFO            =  23  ,\n\tHAL_PHYTX_DATA_REQUEST                 =  24  ,\n\tHAL_PHYTX_BF_CV_LOADING_DONE           =  25  ,\n\tHAL_PHYTX_NAP_ACK                      =  26  ,\n\tHAL_PHYTX_NAP_DONE                     =  27  ,\n\tHAL_PHYTX_OFF_ACK                      =  28  ,\n\tHAL_PHYTX_ON_ACK                       =  29  ,\n\tHAL_PHYTX_SYNTH_OFF_ACK                =  30  ,\n\tHAL_PHYTX_DEBUG16                      =  31  ,\n\tHAL_MACTX_ABORT_REQUEST                =  32  ,\n\tHAL_MACTX_ABORT_ACK                    =  33  ,\n\tHAL_MACTX_PKT_END                      =  34  ,\n\tHAL_MACTX_PRE_PHY_DESC                 =  35  ,\n\tHAL_MACTX_BF_PARAMS_COMMON             =  36  ,\n\tHAL_MACTX_BF_PARAMS_PER_USER           =  37  ,\n\tHAL_MACTX_PREFETCH_CV                  =  38  ,\n\tHAL_MACTX_USER_DESC_COMMON             =  39  ,\n\tHAL_MACTX_USER_DESC_PER_USER           =  40  ,\n\tHAL_EXAMPLE_USER_TLV_16                =  41  ,\n\tHAL_EXAMPLE_TLV_16                     =  42  ,\n\tHAL_MACTX_PHY_OFF                      =  43  ,\n\tHAL_MACTX_PHY_ON                       =  44  ,\n\tHAL_MACTX_SYNTH_OFF                    =  45  ,\n\tHAL_MACTX_EXPECT_CBF_COMMON            =  46  ,\n\tHAL_MACTX_EXPECT_CBF_PER_USER          =  47  ,\n\tHAL_MACTX_PHY_DESC                     =  48  ,\n\tHAL_MACTX_L_SIG_A                      =  49  ,\n\tHAL_MACTX_L_SIG_B                      =  50  ,\n\tHAL_MACTX_HT_SIG                       =  51  ,\n\tHAL_MACTX_VHT_SIG_A                    =  52  ,\n\tHAL_MACTX_VHT_SIG_B_SU20               =  53  ,\n\tHAL_MACTX_VHT_SIG_B_SU40               =  54  ,\n\tHAL_MACTX_VHT_SIG_B_SU80               =  55  ,\n\tHAL_MACTX_VHT_SIG_B_SU160              =  56  ,\n\tHAL_MACTX_VHT_SIG_B_MU20               =  57  ,\n\tHAL_MACTX_VHT_SIG_B_MU40               =  58  ,\n\tHAL_MACTX_VHT_SIG_B_MU80               =  59  ,\n\tHAL_MACTX_VHT_SIG_B_MU160              =  60  ,\n\tHAL_MACTX_SERVICE                      =  61  ,\n\tHAL_MACTX_HE_SIG_A_SU                  =  62  ,\n\tHAL_MACTX_HE_SIG_A_MU_DL               =  63  ,\n\tHAL_MACTX_HE_SIG_A_MU_UL               =  64  ,\n\tHAL_MACTX_HE_SIG_B1_MU                 =  65  ,\n\tHAL_MACTX_HE_SIG_B2_MU                 =  66  ,\n\tHAL_MACTX_HE_SIG_B2_OFDMA              =  67  ,\n\tHAL_MACTX_DELETE_CV                    =  68  ,\n\tHAL_MACTX_MU_UPLINK_COMMON             =  69  ,\n\tHAL_MACTX_MU_UPLINK_USER_SETUP         =  70  ,\n\tHAL_MACTX_OTHER_TRANSMIT_INFO          =  71  ,\n\tHAL_MACTX_PHY_NAP                      =  72  ,\n\tHAL_MACTX_DEBUG                        =  73  ,\n\tHAL_PHYRX_ABORT_ACK                    =  74  ,\n\tHAL_PHYRX_GENERATED_CBF_DETAILS        =  75  ,\n\tHAL_PHYRX_RSSI_LEGACY                  =  76  ,\n\tHAL_PHYRX_RSSI_HT                      =  77  ,\n\tHAL_PHYRX_USER_INFO                    =  78  ,\n\tHAL_PHYRX_PKT_END                      =  79  ,\n\tHAL_PHYRX_DEBUG                        =  80  ,\n\tHAL_PHYRX_CBF_TRANSFER_DONE            =  81  ,\n\tHAL_PHYRX_CBF_TRANSFER_ABORT           =  82  ,\n\tHAL_PHYRX_L_SIG_A                      =  83  ,\n\tHAL_PHYRX_L_SIG_B                      =  84  ,\n\tHAL_PHYRX_HT_SIG                       =  85  ,\n\tHAL_PHYRX_VHT_SIG_A                    =  86  ,\n\tHAL_PHYRX_VHT_SIG_B_SU20               =  87  ,\n\tHAL_PHYRX_VHT_SIG_B_SU40               =  88  ,\n\tHAL_PHYRX_VHT_SIG_B_SU80               =  89  ,\n\tHAL_PHYRX_VHT_SIG_B_SU160              =  90  ,\n\tHAL_PHYRX_VHT_SIG_B_MU20               =  91  ,\n\tHAL_PHYRX_VHT_SIG_B_MU40               =  92  ,\n\tHAL_PHYRX_VHT_SIG_B_MU80               =  93  ,\n\tHAL_PHYRX_VHT_SIG_B_MU160              =  94  ,\n\tHAL_PHYRX_HE_SIG_A_SU                  =  95  ,\n\tHAL_PHYRX_HE_SIG_A_MU_DL               =  96  ,\n\tHAL_PHYRX_HE_SIG_A_MU_UL               =  97  ,\n\tHAL_PHYRX_HE_SIG_B1_MU                 =  98  ,\n\tHAL_PHYRX_HE_SIG_B2_MU                 =  99  ,\n\tHAL_PHYRX_HE_SIG_B2_OFDMA              = 100  ,\n\tHAL_PHYRX_OTHER_RECEIVE_INFO           = 101  ,\n\tHAL_PHYRX_COMMON_USER_INFO             = 102  ,\n\tHAL_PHYRX_DATA_DONE                    = 103  ,\n\tHAL_RECEIVE_RSSI_INFO                  = 104  ,\n\tHAL_RECEIVE_USER_INFO                  = 105  ,\n\tHAL_MIMO_CONTROL_INFO                  = 106  ,\n\tHAL_RX_LOCATION_INFO                   = 107  ,\n\tHAL_COEX_TX_REQ                        = 108  ,\n\tHAL_DUMMY                              = 109  ,\n\tHAL_RX_TIMING_OFFSET_INFO              = 110  ,\n\tHAL_EXAMPLE_TLV_32_NAME                = 111  ,\n\tHAL_MPDU_LIMIT                         = 112  ,\n\tHAL_NA_LENGTH_END                      = 113  ,\n\tHAL_OLE_BUF_STATUS                     = 114  ,\n\tHAL_PCU_PPDU_SETUP_DONE                = 115  ,\n\tHAL_PCU_PPDU_SETUP_END                 = 116  ,\n\tHAL_PCU_PPDU_SETUP_INIT                = 117  ,\n\tHAL_PCU_PPDU_SETUP_START               = 118  ,\n\tHAL_PDG_FES_SETUP                      = 119  ,\n\tHAL_PDG_RESPONSE                       = 120  ,\n\tHAL_PDG_TX_REQ                         = 121  ,\n\tHAL_SCH_WAIT_INSTR                     = 122  ,\n\tHAL_SCHEDULER_TLV                      = 123  ,\n\tHAL_TQM_FLOW_EMPTY_STATUS              = 124  ,\n\tHAL_TQM_FLOW_NOT_EMPTY_STATUS          = 125  ,\n\tHAL_TQM_GEN_MPDU_LENGTH_LIST           = 126  ,\n\tHAL_TQM_GEN_MPDU_LENGTH_LIST_STATUS    = 127  ,\n\tHAL_TQM_GEN_MPDUS                      = 128  ,\n\tHAL_TQM_GEN_MPDUS_STATUS               = 129  ,\n\tHAL_TQM_REMOVE_MPDU                    = 130  ,\n\tHAL_TQM_REMOVE_MPDU_STATUS             = 131  ,\n\tHAL_TQM_REMOVE_MSDU                    = 132  ,\n\tHAL_TQM_REMOVE_MSDU_STATUS             = 133  ,\n\tHAL_TQM_UPDATE_TX_MPDU_COUNT           = 134  ,\n\tHAL_TQM_WRITE_CMD                      = 135  ,\n\tHAL_OFDMA_TRIGGER_DETAILS              = 136  ,\n\tHAL_TX_DATA                            = 137  ,\n\tHAL_TX_FES_SETUP                       = 138  ,\n\tHAL_RX_PACKET                          = 139  ,\n\tHAL_EXPECTED_RESPONSE                  = 140  ,\n\tHAL_TX_MPDU_END                        = 141  ,\n\tHAL_TX_MPDU_START                      = 142  ,\n\tHAL_TX_MSDU_END                        = 143  ,\n\tHAL_TX_MSDU_START                      = 144  ,\n\tHAL_TX_SW_MODE_SETUP                   = 145  ,\n\tHAL_TXPCU_BUFFER_STATUS                = 146  ,\n\tHAL_TXPCU_USER_BUFFER_STATUS           = 147  ,\n\tHAL_DATA_TO_TIME_CONFIG                = 148  ,\n\tHAL_EXAMPLE_USER_TLV_32                = 149  ,\n\tHAL_MPDU_INFO                          = 150  ,\n\tHAL_PDG_USER_SETUP                     = 151  ,\n\tHAL_TX_11AH_SETUP                      = 152  ,\n\tHAL_REO_UPDATE_RX_REO_QUEUE_STATUS     = 153  ,\n\tHAL_TX_PEER_ENTRY                      = 154  ,\n\tHAL_TX_RAW_OR_NATIVE_FRAME_SETUP       = 155  ,\n\tHAL_EXAMPLE_STRUCT_NAME                = 156  ,\n\tHAL_PCU_PPDU_SETUP_END_INFO            = 157  ,\n\tHAL_PPDU_RATE_SETTING                  = 158  ,\n\tHAL_PROT_RATE_SETTING                  = 159  ,\n\tHAL_RX_MPDU_DETAILS                    = 160  ,\n\tHAL_EXAMPLE_USER_TLV_42                = 161  ,\n\tHAL_RX_MSDU_LINK                       = 162  ,\n\tHAL_RX_REO_QUEUE                       = 163  ,\n\tHAL_ADDR_SEARCH_ENTRY                  = 164  ,\n\tHAL_SCHEDULER_CMD                      = 165  ,\n\tHAL_TX_FLUSH                           = 166  ,\n\tHAL_TQM_ENTRANCE_RING                  = 167  ,\n\tHAL_TX_DATA_WORD                       = 168  ,\n\tHAL_TX_MPDU_DETAILS                    = 169  ,\n\tHAL_TX_MPDU_LINK                       = 170  ,\n\tHAL_TX_MPDU_LINK_PTR                   = 171  ,\n\tHAL_TX_MPDU_QUEUE_HEAD                 = 172  ,\n\tHAL_TX_MPDU_QUEUE_EXT                  = 173  ,\n\tHAL_TX_MPDU_QUEUE_EXT_PTR              = 174  ,\n\tHAL_TX_MSDU_DETAILS                    = 175  ,\n\tHAL_TX_MSDU_EXTENSION                  = 176  ,\n\tHAL_TX_MSDU_FLOW                       = 177  ,\n\tHAL_TX_MSDU_LINK                       = 178  ,\n\tHAL_TX_MSDU_LINK_ENTRY_PTR             = 179  ,\n\tHAL_RESPONSE_RATE_SETTING              = 180  ,\n\tHAL_TXPCU_BUFFER_BASICS                = 181  ,\n\tHAL_UNIFORM_DESCRIPTOR_HEADER          = 182  ,\n\tHAL_UNIFORM_TQM_CMD_HEADER             = 183  ,\n\tHAL_UNIFORM_TQM_STATUS_HEADER          = 184  ,\n\tHAL_USER_RATE_SETTING                  = 185  ,\n\tHAL_WBM_BUFFER_RING                    = 186  ,\n\tHAL_WBM_LINK_DESCRIPTOR_RING           = 187  ,\n\tHAL_WBM_RELEASE_RING                   = 188  ,\n\tHAL_TX_FLUSH_REQ                       = 189  ,\n\tHAL_RX_MSDU_DETAILS                    = 190  ,\n\tHAL_TQM_WRITE_CMD_STATUS               = 191  ,\n\tHAL_TQM_GET_MPDU_QUEUE_STATS           = 192  ,\n\tHAL_TQM_GET_MSDU_FLOW_STATS            = 193  ,\n\tHAL_EXAMPLE_USER_CTLV_32               = 194  ,\n\tHAL_TX_FES_STATUS_START                = 195  ,\n\tHAL_TX_FES_STATUS_USER_PPDU            = 196  ,\n\tHAL_TX_FES_STATUS_USER_RESPONSE        = 197  ,\n\tHAL_TX_FES_STATUS_END                  = 198  ,\n\tHAL_RX_TRIG_INFO                       = 199  ,\n\tHAL_RXPCU_TX_SETUP_CLEAR               = 200  ,\n\tHAL_RX_FRAME_BITMAP_REQ                = 201  ,\n\tHAL_RX_FRAME_BITMAP_ACK                = 202  ,\n\tHAL_COEX_RX_STATUS                     = 203  ,\n\tHAL_RX_START_PARAM                     = 204  ,\n\tHAL_RX_PPDU_START                      = 205  ,\n\tHAL_RX_PPDU_END                        = 206  ,\n\tHAL_RX_MPDU_START                      = 207  ,\n\tHAL_RX_MPDU_END                        = 208  ,\n\tHAL_RX_MSDU_START                      = 209  ,\n\tHAL_RX_MSDU_END                        = 210  ,\n\tHAL_RX_ATTENTION                       = 211  ,\n\tHAL_RECEIVED_RESPONSE_INFO             = 212  ,\n\tHAL_RX_PHY_SLEEP                       = 213  ,\n\tHAL_RX_HEADER                          = 214  ,\n\tHAL_RX_PEER_ENTRY                      = 215  ,\n\tHAL_RX_FLUSH                           = 216  ,\n\tHAL_RX_RESPONSE_REQUIRED_INFO          = 217  ,\n\tHAL_RX_FRAMELESS_BAR_DETAILS           = 218  ,\n\tHAL_TQM_GET_MPDU_QUEUE_STATS_STATUS    = 219  ,\n\tHAL_TQM_GET_MSDU_FLOW_STATS_STATUS     = 220  ,\n\tHAL_TX_CBF_INFO                        = 221  ,\n\tHAL_PCU_PPDU_SETUP_USER                = 222  ,\n\tHAL_RX_MPDU_PCU_START                  = 223  ,\n\tHAL_RX_PM_INFO                         = 224  ,\n\tHAL_RX_USER_PPDU_END                   = 225  ,\n\tHAL_RX_PRE_PPDU_START                  = 226  ,\n\tHAL_RX_PREAMBLE                        = 227  ,\n\tHAL_TX_FES_SETUP_COMPLETE              = 228  ,\n\tHAL_TX_LAST_MPDU_FETCHED               = 229  ,\n\tHAL_TXDMA_STOP_REQUEST                 = 230  ,\n\tHAL_RXPCU_SETUP                        = 231  ,\n\tHAL_RXPCU_USER_SETUP                   = 232  ,\n\tHAL_TX_FES_STATUS_ACK_OR_BA            = 233  ,\n\tHAL_TQM_ACKED_MPDU                     = 234  ,\n\tHAL_COEX_TX_RESP                       = 235  ,\n\tHAL_COEX_TX_STATUS                     = 236  ,\n\tHAL_MACTX_COEX_PHY_CTRL                = 237  ,\n\tHAL_COEX_STATUS_BROADCAST              = 238  ,\n\tHAL_RESPONSE_START_STATUS              = 239  ,\n\tHAL_RESPONSE_END_STATUS                = 240  ,\n\tHAL_CRYPTO_STATUS                      = 241  ,\n\tHAL_RECEIVED_TRIGGER_INFO              = 242  ,\n\tHAL_REO_ENTRANCE_RING                  = 243  ,\n\tHAL_RX_MPDU_LINK                       = 244  ,\n\tHAL_COEX_TX_STOP_CTRL                  = 245  ,\n\tHAL_RX_PPDU_ACK_REPORT                 = 246  ,\n\tHAL_RX_PPDU_NO_ACK_REPORT              = 247  ,\n\tHAL_SCH_COEX_STATUS                    = 248  ,\n\tHAL_SCHEDULER_COMMAND_STATUS           = 249  ,\n\tHAL_SCHEDULER_RX_PPDU_NO_RESPONSE_STATUS = 250  ,\n\tHAL_TX_FES_STATUS_PROT                 = 251  ,\n\tHAL_TX_FES_STATUS_START_PPDU           = 252  ,\n\tHAL_TX_FES_STATUS_START_PROT           = 253  ,\n\tHAL_TXPCU_PHYTX_DEBUG32                = 254  ,\n\tHAL_TXPCU_PHYTX_OTHER_TRANSMIT_INFO32  = 255  ,\n\tHAL_TX_MPDU_COUNT_TRANSFER_END         = 256  ,\n\tHAL_WHO_ANCHOR_OFFSET                  = 257  ,\n\tHAL_WHO_ANCHOR_VALUE                   = 258  ,\n\tHAL_WHO_CCE_INFO                       = 259  ,\n\tHAL_WHO_COMMIT                         = 260  ,\n\tHAL_WHO_COMMIT_DONE                    = 261  ,\n\tHAL_WHO_FLUSH                          = 262  ,\n\tHAL_WHO_L2_LLC                         = 263  ,\n\tHAL_WHO_L2_PAYLOAD                     = 264  ,\n\tHAL_WHO_L3_CHECKSUM                    = 265  ,\n\tHAL_WHO_L3_INFO                        = 266  ,\n\tHAL_WHO_L4_CHECKSUM                    = 267  ,\n\tHAL_WHO_L4_INFO                        = 268  ,\n\tHAL_WHO_MSDU                           = 269  ,\n\tHAL_WHO_MSDU_MISC                      = 270  ,\n\tHAL_WHO_PACKET_DATA                    = 271  ,\n\tHAL_WHO_PACKET_HDR                     = 272  ,\n\tHAL_WHO_PPDU_END                       = 273  ,\n\tHAL_WHO_PPDU_START                     = 274  ,\n\tHAL_WHO_TSO                            = 275  ,\n\tHAL_WHO_WMAC_HEADER_PV0                = 276  ,\n\tHAL_WHO_WMAC_HEADER_PV1                = 277  ,\n\tHAL_WHO_WMAC_IV                        = 278  ,\n\tHAL_MPDU_INFO_END                      = 279  ,\n\tHAL_MPDU_INFO_BITMAP                   = 280  ,\n\tHAL_TX_QUEUE_EXTENSION                 = 281  ,\n\tHAL_RX_PEER_ENTRY_DETAILS              = 282  ,\n\tHAL_RX_REO_QUEUE_REFERENCE             = 283  ,\n\tHAL_RX_REO_QUEUE_EXT                   = 284  ,\n\tHAL_SCHEDULER_SELFGEN_RESPONSE_STATUS  = 285  ,\n\tHAL_TQM_UPDATE_TX_MPDU_COUNT_STATUS    = 286  ,\n\tHAL_TQM_ACKED_MPDU_STATUS              = 287  ,\n\tHAL_TQM_ADD_MSDU_STATUS                = 288  ,\n\tHAL_RX_MPDU_LINK_PTR                   = 289  ,\n\tHAL_REO_DESTINATION_RING               = 290  ,\n\tHAL_TQM_LIST_GEN_DONE                  = 291  ,\n\tHAL_WHO_TERMINATE                      = 292  ,\n\tHAL_TX_LAST_MPDU_END                   = 293  ,\n\tHAL_TX_CV_DATA                         = 294  ,\n\tHAL_TCL_ENTRANCE_FROM_PPE_RING         = 295  ,\n\tHAL_PPDU_TX_END                        = 296  ,\n\tHAL_PROT_TX_END                        = 297  ,\n\tHAL_PDG_RESPONSE_RATE_SETTING          = 298  ,\n\tHAL_MPDU_INFO_GLOBAL_END               = 299  ,\n\tHAL_TQM_SCH_INSTR_GLOBAL_END           = 300  ,\n\tHAL_RX_PPDU_END_USER_STATS             = 301  ,\n\tHAL_RX_PPDU_END_USER_STATS_EXT         = 302  ,\n\tHAL_NO_ACK_REPORT                      = 303  ,\n\tHAL_ACK_REPORT                         = 304  ,\n\tHAL_UNIFORM_REO_CMD_HEADER             = 305  ,\n\tHAL_REO_GET_QUEUE_STATS                = 306  ,\n\tHAL_REO_FLUSH_QUEUE                    = 307  ,\n\tHAL_REO_FLUSH_CACHE                    = 308  ,\n\tHAL_REO_UNBLOCK_CACHE                  = 309  ,\n\tHAL_UNIFORM_REO_STATUS_HEADER          = 310  ,\n\tHAL_REO_GET_QUEUE_STATS_STATUS         = 311  ,\n\tHAL_REO_FLUSH_QUEUE_STATUS             = 312  ,\n\tHAL_REO_FLUSH_CACHE_STATUS             = 313  ,\n\tHAL_REO_UNBLOCK_CACHE_STATUS           = 314  ,\n\tHAL_TQM_FLUSH_CACHE                    = 315  ,\n\tHAL_TQM_UNBLOCK_CACHE                  = 316  ,\n\tHAL_TQM_FLUSH_CACHE_STATUS             = 317  ,\n\tHAL_TQM_UNBLOCK_CACHE_STATUS           = 318  ,\n\tHAL_RX_PPDU_END_STATUS_DONE            = 319  ,\n\tHAL_RX_STATUS_BUFFER_DONE              = 320  ,\n\tHAL_BUFFER_ADDR_INFO                   = 321  ,\n\tHAL_RX_MSDU_DESC_INFO                  = 322  ,\n\tHAL_RX_MPDU_DESC_INFO                  = 323  ,\n\tHAL_TCL_DATA_CMD                       = 324  ,\n\tHAL_TCL_GSE_CMD                        = 325  ,\n\tHAL_TCL_EXIT_BASE                      = 326  ,\n\tHAL_TCL_COMPACT_EXIT_RING              = 327  ,\n\tHAL_TCL_REGULAR_EXIT_RING              = 328  ,\n\tHAL_TCL_EXTENDED_EXIT_RING             = 329  ,\n\tHAL_UPLINK_COMMON_INFO                 = 330  ,\n\tHAL_UPLINK_USER_SETUP_INFO             = 331  ,\n\tHAL_TX_DATA_SYNC                       = 332  ,\n\tHAL_PHYRX_CBF_READ_REQUEST_ACK         = 333  ,\n\tHAL_TCL_STATUS_RING                    = 334  ,\n\tHAL_TQM_GET_MPDU_HEAD_INFO             = 335  ,\n\tHAL_TQM_SYNC_CMD                       = 336  ,\n\tHAL_TQM_GET_MPDU_HEAD_INFO_STATUS      = 337  ,\n\tHAL_TQM_SYNC_CMD_STATUS                = 338  ,\n\tHAL_TQM_THRESHOLD_DROP_NOTIFICATION_STATUS = 339  ,\n\tHAL_TQM_DESCRIPTOR_THRESHOLD_REACHED_STATUS = 340  ,\n\tHAL_REO_FLUSH_TIMEOUT_LIST             = 341  ,\n\tHAL_REO_FLUSH_TIMEOUT_LIST_STATUS      = 342  ,\n\tHAL_REO_TO_PPE_RING                    = 343  ,\n\tHAL_RX_MPDU_INFO                       = 344  ,\n\tHAL_REO_DESCRIPTOR_THRESHOLD_REACHED_STATUS = 345  ,\n\tHAL_SCHEDULER_RX_SIFS_RESPONSE_TRIGGER_STATUS = 346  ,\n\tHAL_EXAMPLE_USER_TLV_32_NAME           = 347  ,\n\tHAL_RX_PPDU_START_USER_INFO            = 348  ,\n\tHAL_RX_RXPCU_CLASSIFICATION_OVERVIEW   = 349  ,\n\tHAL_RX_RING_MASK                       = 350  ,\n\tHAL_WHO_CLASSIFY_INFO                  = 351  ,\n\tHAL_TXPT_CLASSIFY_INFO                 = 352  ,\n\tHAL_RXPT_CLASSIFY_INFO                 = 353  ,\n\tHAL_TX_FLOW_SEARCH_ENTRY               = 354  ,\n\tHAL_RX_FLOW_SEARCH_ENTRY               = 355  ,\n\tHAL_RECEIVED_TRIGGER_INFO_DETAILS      = 356  ,\n\tHAL_COEX_MAC_NAP                       = 357  ,\n\tHAL_MACRX_ABORT_REQUEST_INFO           = 358  ,\n\tHAL_MACTX_ABORT_REQUEST_INFO           = 359  ,\n\tHAL_PHYRX_ABORT_REQUEST_INFO           = 360  ,\n\tHAL_PHYTX_ABORT_REQUEST_INFO           = 361  ,\n\tHAL_RXPCU_PPDU_END_INFO                = 362  ,\n\tHAL_WHO_MESH_CONTROL                   = 363  ,\n\tHAL_L_SIG_A_INFO                       = 364  ,\n\tHAL_L_SIG_B_INFO                       = 365  ,\n\tHAL_HT_SIG_INFO                        = 366  ,\n\tHAL_VHT_SIG_A_INFO                     = 367  ,\n\tHAL_VHT_SIG_B_SU20_INFO                = 368  ,\n\tHAL_VHT_SIG_B_SU40_INFO                = 369  ,\n\tHAL_VHT_SIG_B_SU80_INFO                = 370  ,\n\tHAL_VHT_SIG_B_SU160_INFO               = 371  ,\n\tHAL_VHT_SIG_B_MU20_INFO                = 372  ,\n\tHAL_VHT_SIG_B_MU40_INFO                = 373  ,\n\tHAL_VHT_SIG_B_MU80_INFO                = 374  ,\n\tHAL_VHT_SIG_B_MU160_INFO               = 375  ,\n\tHAL_SERVICE_INFO                       = 376  ,\n\tHAL_HE_SIG_A_SU_INFO                   = 377  ,\n\tHAL_HE_SIG_A_MU_DL_INFO                = 378  ,\n\tHAL_HE_SIG_A_MU_UL_INFO                = 379  ,\n\tHAL_HE_SIG_B1_MU_INFO                  = 380  ,\n\tHAL_HE_SIG_B2_MU_INFO                  = 381  ,\n\tHAL_HE_SIG_B2_OFDMA_INFO               = 382  ,\n\tHAL_PDG_SW_MODE_BW_START               = 383  ,\n\tHAL_PDG_SW_MODE_BW_END                 = 384  ,\n\tHAL_PDG_WAIT_FOR_MAC_REQUEST           = 385  ,\n\tHAL_PDG_WAIT_FOR_PHY_REQUEST           = 386  ,\n\tHAL_SCHEDULER_END                      = 387  ,\n\tHAL_PEER_TABLE_ENTRY                   = 388  ,\n\tHAL_SW_PEER_INFO                       = 389  ,\n\tHAL_RXOLE_CCE_CLASSIFY_INFO            = 390  ,\n\tHAL_TCL_CCE_CLASSIFY_INFO              = 391  ,\n\tHAL_RXOLE_CCE_INFO                     = 392  ,\n\tHAL_TCL_CCE_INFO                       = 393  ,\n\tHAL_TCL_CCE_SUPERRULE                  = 394  ,\n\tHAL_CCE_RULE                           = 395  ,\n\tHAL_RX_PPDU_START_DROPPED              = 396  ,\n\tHAL_RX_PPDU_END_DROPPED                = 397  ,\n\tHAL_RX_PPDU_END_STATUS_DONE_DROPPED    = 398  ,\n\tHAL_RX_MPDU_START_DROPPED              = 399  ,\n\tHAL_RX_MSDU_START_DROPPED              = 400  ,\n\tHAL_RX_MSDU_END_DROPPED                = 401  ,\n\tHAL_RX_MPDU_END_DROPPED                = 402  ,\n\tHAL_RX_ATTENTION_DROPPED               = 403  ,\n\tHAL_TXPCU_USER_SETUP                   = 404  ,\n\tHAL_RXPCU_USER_SETUP_EXT               = 405  ,\n\tHAL_CE_SRC_DESC                        = 406  ,\n\tHAL_CE_STAT_DESC                       = 407  ,\n\tHAL_RXOLE_CCE_SUPERRULE                = 408  ,\n\tHAL_TX_RATE_STATS_INFO                 = 409  ,\n\tHAL_CMD_PART_0_END                     = 410  ,\n\tHAL_MACTX_SYNTH_ON                     = 411  ,\n\tHAL_SCH_CRITICAL_TLV_REFERENCE         = 412  ,\n\tHAL_TQM_MPDU_GLOBAL_START              = 413  ,\n\tHAL_EXAMPLE_TLV_32                     = 414  ,\n\tHAL_TQM_UPDATE_TX_MSDU_FLOW            = 415  ,\n\tHAL_TQM_UPDATE_TX_MPDU_QUEUE_HEAD      = 416  ,\n\tHAL_TQM_UPDATE_TX_MSDU_FLOW_STATUS     = 417  ,\n\tHAL_TQM_UPDATE_TX_MPDU_QUEUE_HEAD_STATUS = 418  ,\n\tHAL_REO_UPDATE_RX_REO_QUEUE            = 419  ,\n\tHAL_CE_DST_DESC\t\t\t       = 420  ,\n\tHAL_TLV_BASE                           = 511  ,\n};\n\n#define HAL_TLV_HDR_TAG\t\tGENMASK(9, 1)\n#define HAL_TLV_HDR_LEN\t\tGENMASK(25, 10)\n#define HAL_TLV_USR_ID\t\tGENMASK(31, 26)\n\n#define HAL_TLV_ALIGN\t4\n\nstruct hal_tlv_hdr {\n\tu32 tl;\n\tu8 value[];\n} __packed;\n\n#define RX_MPDU_DESC_INFO0_MSDU_COUNT\t\tGENMASK(7, 0)\n#define RX_MPDU_DESC_INFO0_SEQ_NUM\t\tGENMASK(19, 8)\n#define RX_MPDU_DESC_INFO0_FRAG_FLAG\t\tBIT(20)\n#define RX_MPDU_DESC_INFO0_MPDU_RETRY\t\tBIT(21)\n#define RX_MPDU_DESC_INFO0_AMPDU_FLAG\t\tBIT(22)\n#define RX_MPDU_DESC_INFO0_BAR_FRAME\t\tBIT(23)\n#define RX_MPDU_DESC_INFO0_VALID_PN\t\tBIT(24)\n#define RX_MPDU_DESC_INFO0_VALID_SA\t\tBIT(25)\n#define RX_MPDU_DESC_INFO0_SA_IDX_TIMEOUT\tBIT(26)\n#define RX_MPDU_DESC_INFO0_VALID_DA\t\tBIT(27)\n#define RX_MPDU_DESC_INFO0_DA_MCBC\t\tBIT(28)\n#define RX_MPDU_DESC_INFO0_DA_IDX_TIMEOUT\tBIT(29)\n#define RX_MPDU_DESC_INFO0_RAW_MPDU\t\tBIT(30)\n\n#define RX_MPDU_DESC_META_DATA_PEER_ID\t\tGENMASK(15, 0)\n\nstruct rx_mpdu_desc {\n\tu32 info0;  \n\tu32 meta_data;\n} __packed;\n\n \n\nenum hal_rx_msdu_desc_reo_dest_ind {\n\tHAL_RX_MSDU_DESC_REO_DEST_IND_TCL,\n\tHAL_RX_MSDU_DESC_REO_DEST_IND_SW1,\n\tHAL_RX_MSDU_DESC_REO_DEST_IND_SW2,\n\tHAL_RX_MSDU_DESC_REO_DEST_IND_SW3,\n\tHAL_RX_MSDU_DESC_REO_DEST_IND_SW4,\n\tHAL_RX_MSDU_DESC_REO_DEST_IND_RELEASE,\n\tHAL_RX_MSDU_DESC_REO_DEST_IND_FW,\n};\n\n#define RX_MSDU_DESC_INFO0_FIRST_MSDU_IN_MPDU\tBIT(0)\n#define RX_MSDU_DESC_INFO0_LAST_MSDU_IN_MPDU\tBIT(1)\n#define RX_MSDU_DESC_INFO0_MSDU_CONTINUATION\tBIT(2)\n#define RX_MSDU_DESC_INFO0_MSDU_LENGTH\t\tGENMASK(16, 3)\n#define RX_MSDU_DESC_INFO0_REO_DEST_IND\t\tGENMASK(21, 17)\n#define RX_MSDU_DESC_INFO0_MSDU_DROP\t\tBIT(22)\n#define RX_MSDU_DESC_INFO0_VALID_SA\t\tBIT(23)\n#define RX_MSDU_DESC_INFO0_SA_IDX_TIMEOUT\tBIT(24)\n#define RX_MSDU_DESC_INFO0_VALID_DA\t\tBIT(25)\n#define RX_MSDU_DESC_INFO0_DA_MCBC\t\tBIT(26)\n#define RX_MSDU_DESC_INFO0_DA_IDX_TIMEOUT\tBIT(27)\n\n#define HAL_RX_MSDU_PKT_LENGTH_GET(val)\t\t\\\n\t(FIELD_GET(RX_MSDU_DESC_INFO0_MSDU_LENGTH, (val)))\n\nstruct rx_msdu_desc {\n\tu32 info0;\n\tu32 rsvd0;\n} __packed;\n\n \n\nenum hal_reo_dest_ring_buffer_type {\n\tHAL_REO_DEST_RING_BUFFER_TYPE_MSDU,\n\tHAL_REO_DEST_RING_BUFFER_TYPE_LINK_DESC,\n};\n\nenum hal_reo_dest_ring_push_reason {\n\tHAL_REO_DEST_RING_PUSH_REASON_ERR_DETECTED,\n\tHAL_REO_DEST_RING_PUSH_REASON_ROUTING_INSTRUCTION,\n};\n\nenum hal_reo_dest_ring_error_code {\n\tHAL_REO_DEST_RING_ERROR_CODE_DESC_ADDR_ZERO,\n\tHAL_REO_DEST_RING_ERROR_CODE_DESC_INVALID,\n\tHAL_REO_DEST_RING_ERROR_CODE_AMPDU_IN_NON_BA,\n\tHAL_REO_DEST_RING_ERROR_CODE_NON_BA_DUPLICATE,\n\tHAL_REO_DEST_RING_ERROR_CODE_BA_DUPLICATE,\n\tHAL_REO_DEST_RING_ERROR_CODE_FRAME_2K_JUMP,\n\tHAL_REO_DEST_RING_ERROR_CODE_BAR_2K_JUMP,\n\tHAL_REO_DEST_RING_ERROR_CODE_FRAME_OOR,\n\tHAL_REO_DEST_RING_ERROR_CODE_BAR_OOR,\n\tHAL_REO_DEST_RING_ERROR_CODE_NO_BA_SESSION,\n\tHAL_REO_DEST_RING_ERROR_CODE_FRAME_SN_EQUALS_SSN,\n\tHAL_REO_DEST_RING_ERROR_CODE_PN_CHECK_FAILED,\n\tHAL_REO_DEST_RING_ERROR_CODE_2K_ERR_FLAG_SET,\n\tHAL_REO_DEST_RING_ERROR_CODE_PN_ERR_FLAG_SET,\n\tHAL_REO_DEST_RING_ERROR_CODE_DESC_BLOCKED,\n\tHAL_REO_DEST_RING_ERROR_CODE_MAX,\n};\n\n#define HAL_REO_DEST_RING_INFO0_QUEUE_ADDR_HI\t\tGENMASK(7, 0)\n#define HAL_REO_DEST_RING_INFO0_BUFFER_TYPE\t\tBIT(8)\n#define HAL_REO_DEST_RING_INFO0_PUSH_REASON\t\tGENMASK(10, 9)\n#define HAL_REO_DEST_RING_INFO0_ERROR_CODE\t\tGENMASK(15, 11)\n#define HAL_REO_DEST_RING_INFO0_RX_QUEUE_NUM\t\tGENMASK(31, 16)\n\n#define HAL_REO_DEST_RING_INFO1_REORDER_INFO_VALID\tBIT(0)\n#define HAL_REO_DEST_RING_INFO1_REORDER_OPCODE\t\tGENMASK(4, 1)\n#define HAL_REO_DEST_RING_INFO1_REORDER_SLOT_IDX\tGENMASK(12, 5)\n\n#define HAL_REO_DEST_RING_INFO2_RING_ID\t\t\tGENMASK(27, 20)\n#define HAL_REO_DEST_RING_INFO2_LOOPING_COUNT\t\tGENMASK(31, 28)\n\nstruct hal_reo_dest_ring {\n\tstruct ath11k_buffer_addr buf_addr_info;\n\tstruct rx_mpdu_desc rx_mpdu_info;\n\tstruct rx_msdu_desc rx_msdu_info;\n\tu32 queue_addr_lo;\n\tu32 info0;  \n\tu32 info1;  \n\tu32 rsvd0;\n\tu32 rsvd1;\n\tu32 rsvd2;\n\tu32 rsvd3;\n\tu32 rsvd4;\n\tu32 rsvd5;\n\tu32 info2;  \n} __packed;\n\n \n\nenum hal_reo_entr_rxdma_ecode {\n\tHAL_REO_ENTR_RING_RXDMA_ECODE_OVERFLOW_ERR,\n\tHAL_REO_ENTR_RING_RXDMA_ECODE_MPDU_LEN_ERR,\n\tHAL_REO_ENTR_RING_RXDMA_ECODE_FCS_ERR,\n\tHAL_REO_ENTR_RING_RXDMA_ECODE_DECRYPT_ERR,\n\tHAL_REO_ENTR_RING_RXDMA_ECODE_TKIP_MIC_ERR,\n\tHAL_REO_ENTR_RING_RXDMA_ECODE_UNECRYPTED_ERR,\n\tHAL_REO_ENTR_RING_RXDMA_ECODE_MSDU_LEN_ERR,\n\tHAL_REO_ENTR_RING_RXDMA_ECODE_MSDU_LIMIT_ERR,\n\tHAL_REO_ENTR_RING_RXDMA_ECODE_WIFI_PARSE_ERR,\n\tHAL_REO_ENTR_RING_RXDMA_ECODE_AMSDU_PARSE_ERR,\n\tHAL_REO_ENTR_RING_RXDMA_ECODE_SA_TIMEOUT_ERR,\n\tHAL_REO_ENTR_RING_RXDMA_ECODE_DA_TIMEOUT_ERR,\n\tHAL_REO_ENTR_RING_RXDMA_ECODE_FLOW_TIMEOUT_ERR,\n\tHAL_REO_ENTR_RING_RXDMA_ECODE_FLUSH_REQUEST_ERR,\n\tHAL_REO_ENTR_RING_RXDMA_ECODE_MAX,\n};\n\n#define HAL_REO_ENTR_RING_INFO0_QUEUE_ADDR_HI\t\tGENMASK(7, 0)\n#define HAL_REO_ENTR_RING_INFO0_MPDU_BYTE_COUNT\t\tGENMASK(21, 8)\n#define HAL_REO_ENTR_RING_INFO0_DEST_IND\t\tGENMASK(26, 22)\n#define HAL_REO_ENTR_RING_INFO0_FRAMELESS_BAR\t\tBIT(27)\n\n#define HAL_REO_ENTR_RING_INFO1_RXDMA_PUSH_REASON\tGENMASK(1, 0)\n#define HAL_REO_ENTR_RING_INFO1_RXDMA_ERROR_CODE\tGENMASK(6, 2)\n\nstruct hal_reo_entrance_ring {\n\tstruct ath11k_buffer_addr buf_addr_info;\n\tstruct rx_mpdu_desc rx_mpdu_info;\n\tu32 queue_addr_lo;\n\tu32 info0;  \n\tu32 info1;  \n\tu32 info2;  \n\n} __packed;\n\n \n\n#define HAL_SW_MON_RING_INFO0_RXDMA_PUSH_REASON\tGENMASK(1, 0)\n#define HAL_SW_MON_RING_INFO0_RXDMA_ERROR_CODE\tGENMASK(6, 2)\n#define HAL_SW_MON_RING_INFO0_MPDU_FRAG_NUMBER\tGENMASK(10, 7)\n#define HAL_SW_MON_RING_INFO0_FRAMELESS_BAR\tBIT(11)\n#define HAL_SW_MON_RING_INFO0_STATUS_BUF_CNT\tGENMASK(15, 12)\n#define HAL_SW_MON_RING_INFO0_END_OF_PPDU\tBIT(16)\n\n#define HAL_SW_MON_RING_INFO1_PHY_PPDU_ID\tGENMASK(15, 0)\n#define HAL_SW_MON_RING_INFO1_RING_ID\t\tGENMASK(27, 20)\n#define HAL_SW_MON_RING_INFO1_LOOPING_COUNT\tGENMASK(31, 28)\n\nstruct hal_sw_monitor_ring {\n\tstruct ath11k_buffer_addr buf_addr_info;\n\tstruct rx_mpdu_desc rx_mpdu_info;\n\tstruct ath11k_buffer_addr status_buf_addr_info;\n\tu32 info0;\n\tu32 info1;\n} __packed;\n\n#define HAL_REO_CMD_HDR_INFO0_CMD_NUMBER\tGENMASK(15, 0)\n#define HAL_REO_CMD_HDR_INFO0_STATUS_REQUIRED\tBIT(16)\n\nstruct hal_reo_cmd_hdr {\n\tu32 info0;\n} __packed;\n\n#define HAL_REO_GET_QUEUE_STATS_INFO0_QUEUE_ADDR_HI\tGENMASK(7, 0)\n#define HAL_REO_GET_QUEUE_STATS_INFO0_CLEAR_STATS\tBIT(8)\n\nstruct hal_reo_get_queue_stats {\n\tstruct hal_reo_cmd_hdr cmd;\n\tu32 queue_addr_lo;\n\tu32 info0;\n\tu32 rsvd0[6];\n} __packed;\n\n \n\n#define HAL_REO_FLUSH_QUEUE_INFO0_DESC_ADDR_HI\t\tGENMASK(7, 0)\n#define HAL_REO_FLUSH_QUEUE_INFO0_BLOCK_DESC_ADDR\tBIT(8)\n#define HAL_REO_FLUSH_QUEUE_INFO0_BLOCK_RESRC_IDX\tGENMASK(10, 9)\n\nstruct hal_reo_flush_queue {\n\tstruct hal_reo_cmd_hdr cmd;\n\tu32 desc_addr_lo;\n\tu32 info0;\n\tu32 rsvd0[6];\n} __packed;\n\n#define HAL_REO_FLUSH_CACHE_INFO0_CACHE_ADDR_HI\t\tGENMASK(7, 0)\n#define HAL_REO_FLUSH_CACHE_INFO0_FWD_ALL_MPDUS\t\tBIT(8)\n#define HAL_REO_FLUSH_CACHE_INFO0_RELEASE_BLOCK_IDX\tBIT(9)\n#define HAL_REO_FLUSH_CACHE_INFO0_BLOCK_RESRC_IDX\tGENMASK(11, 10)\n#define HAL_REO_FLUSH_CACHE_INFO0_FLUSH_WO_INVALIDATE\tBIT(12)\n#define HAL_REO_FLUSH_CACHE_INFO0_BLOCK_CACHE_USAGE\tBIT(13)\n#define HAL_REO_FLUSH_CACHE_INFO0_FLUSH_ALL\t\tBIT(14)\n\nstruct hal_reo_flush_cache {\n\tstruct hal_reo_cmd_hdr cmd;\n\tu32 cache_addr_lo;\n\tu32 info0;\n\tu32 rsvd0[6];\n} __packed;\n\n#define HAL_TCL_DATA_CMD_INFO0_DESC_TYPE\tBIT(0)\n#define HAL_TCL_DATA_CMD_INFO0_EPD\t\tBIT(1)\n#define HAL_TCL_DATA_CMD_INFO0_ENCAP_TYPE\tGENMASK(3, 2)\n#define HAL_TCL_DATA_CMD_INFO0_ENCRYPT_TYPE\tGENMASK(7, 4)\n#define HAL_TCL_DATA_CMD_INFO0_SRC_BUF_SWAP\tBIT(8)\n#define HAL_TCL_DATA_CMD_INFO0_LNK_META_SWAP\tBIT(9)\n#define HAL_TCL_DATA_CMD_INFO0_SEARCH_TYPE\tGENMASK(13, 12)\n#define HAL_TCL_DATA_CMD_INFO0_ADDR_EN\t\tGENMASK(15, 14)\n#define HAL_TCL_DATA_CMD_INFO0_CMD_NUM\t\tGENMASK(31, 16)\n\n#define HAL_TCL_DATA_CMD_INFO1_DATA_LEN\t\tGENMASK(15, 0)\n#define HAL_TCL_DATA_CMD_INFO1_IP4_CKSUM_EN\tBIT(16)\n#define HAL_TCL_DATA_CMD_INFO1_UDP4_CKSUM_EN\tBIT(17)\n#define HAL_TCL_DATA_CMD_INFO1_UDP6_CKSUM_EN\tBIT(18)\n#define HAL_TCL_DATA_CMD_INFO1_TCP4_CKSUM_EN\tBIT(19)\n#define HAL_TCL_DATA_CMD_INFO1_TCP6_CKSUM_EN\tBIT(20)\n#define HAL_TCL_DATA_CMD_INFO1_TO_FW\t\tBIT(21)\n#define HAL_TCL_DATA_CMD_INFO1_PKT_OFFSET\tGENMASK(31, 23)\n\n#define HAL_TCL_DATA_CMD_INFO2_BUF_TIMESTAMP\t\tGENMASK(18, 0)\n#define HAL_TCL_DATA_CMD_INFO2_BUF_T_VALID\t\tBIT(19)\n#define HAL_IPQ8074_TCL_DATA_CMD_INFO2_MESH_ENABLE\tBIT(20)\n#define HAL_TCL_DATA_CMD_INFO2_TID_OVERWRITE\t\tBIT(21)\n#define HAL_TCL_DATA_CMD_INFO2_TID\t\t\tGENMASK(25, 22)\n#define HAL_TCL_DATA_CMD_INFO2_LMAC_ID\t\t\tGENMASK(27, 26)\n\n#define HAL_TCL_DATA_CMD_INFO3_DSCP_TID_TABLE_IDX\tGENMASK(5, 0)\n#define HAL_TCL_DATA_CMD_INFO3_SEARCH_INDEX\t\tGENMASK(25, 6)\n#define HAL_TCL_DATA_CMD_INFO3_CACHE_SET_NUM\t\tGENMASK(29, 26)\n#define HAL_QCN9074_TCL_DATA_CMD_INFO3_MESH_ENABLE\tGENMASK(31, 30)\n\n#define HAL_TCL_DATA_CMD_INFO4_RING_ID\t\t\tGENMASK(27, 20)\n#define HAL_TCL_DATA_CMD_INFO4_LOOPING_COUNT\t\tGENMASK(31, 28)\n\nenum hal_encrypt_type {\n\tHAL_ENCRYPT_TYPE_WEP_40,\n\tHAL_ENCRYPT_TYPE_WEP_104,\n\tHAL_ENCRYPT_TYPE_TKIP_NO_MIC,\n\tHAL_ENCRYPT_TYPE_WEP_128,\n\tHAL_ENCRYPT_TYPE_TKIP_MIC,\n\tHAL_ENCRYPT_TYPE_WAPI,\n\tHAL_ENCRYPT_TYPE_CCMP_128,\n\tHAL_ENCRYPT_TYPE_OPEN,\n\tHAL_ENCRYPT_TYPE_CCMP_256,\n\tHAL_ENCRYPT_TYPE_GCMP_128,\n\tHAL_ENCRYPT_TYPE_AES_GCMP_256,\n\tHAL_ENCRYPT_TYPE_WAPI_GCM_SM4,\n};\n\nenum hal_tcl_encap_type {\n\tHAL_TCL_ENCAP_TYPE_RAW,\n\tHAL_TCL_ENCAP_TYPE_NATIVE_WIFI,\n\tHAL_TCL_ENCAP_TYPE_ETHERNET,\n\tHAL_TCL_ENCAP_TYPE_802_3 = 3,\n};\n\nenum hal_tcl_desc_type {\n\tHAL_TCL_DESC_TYPE_BUFFER,\n\tHAL_TCL_DESC_TYPE_EXT_DESC,\n};\n\nenum hal_wbm_htt_tx_comp_status {\n\tHAL_WBM_REL_HTT_TX_COMP_STATUS_OK,\n\tHAL_WBM_REL_HTT_TX_COMP_STATUS_DROP,\n\tHAL_WBM_REL_HTT_TX_COMP_STATUS_TTL,\n\tHAL_WBM_REL_HTT_TX_COMP_STATUS_REINJ,\n\tHAL_WBM_REL_HTT_TX_COMP_STATUS_INSPECT,\n\tHAL_WBM_REL_HTT_TX_COMP_STATUS_MEC_NOTIFY,\n};\n\nstruct hal_tcl_data_cmd {\n\tstruct ath11k_buffer_addr buf_addr_info;\n\tu32 info0;\n\tu32 info1;\n\tu32 info2;\n\tu32 info3;\n\tu32 info4;\n} __packed;\n\n \n\n#define HAL_TCL_DESC_LEN sizeof(struct hal_tcl_data_cmd)\n\nenum hal_tcl_gse_ctrl {\n\tHAL_TCL_GSE_CTRL_RD_STAT,\n\tHAL_TCL_GSE_CTRL_SRCH_DIS,\n\tHAL_TCL_GSE_CTRL_WR_BK_SINGLE,\n\tHAL_TCL_GSE_CTRL_WR_BK_ALL,\n\tHAL_TCL_GSE_CTRL_INVAL_SINGLE,\n\tHAL_TCL_GSE_CTRL_INVAL_ALL,\n\tHAL_TCL_GSE_CTRL_WR_BK_INVAL_SINGLE,\n\tHAL_TCL_GSE_CTRL_WR_BK_INVAL_ALL,\n\tHAL_TCL_GSE_CTRL_CLR_STAT_SINGLE,\n};\n\n \n\n#define HAL_TCL_GSE_CMD_INFO0_CTRL_BUF_ADDR_HI\t\tGENMASK(7, 0)\n#define HAL_TCL_GSE_CMD_INFO0_GSE_CTRL\t\t\tGENMASK(11, 8)\n#define HAL_TCL_GSE_CMD_INFO0_GSE_SEL\t\t\tBIT(12)\n#define HAL_TCL_GSE_CMD_INFO0_STATUS_DEST_RING_ID\tBIT(13)\n#define HAL_TCL_GSE_CMD_INFO0_SWAP\t\t\tBIT(14)\n\n#define HAL_TCL_GSE_CMD_INFO1_RING_ID\t\t\tGENMASK(27, 20)\n#define HAL_TCL_GSE_CMD_INFO1_LOOPING_COUNT\t\tGENMASK(31, 28)\n\nstruct hal_tcl_gse_cmd {\n\tu32 ctrl_buf_addr_lo;\n\tu32 info0;\n\tu32 meta_data[2];\n\tu32 rsvd0[2];\n\tu32 info1;\n} __packed;\n\n \n\nenum hal_tcl_cache_op_res {\n\tHAL_TCL_CACHE_OP_RES_DONE,\n\tHAL_TCL_CACHE_OP_RES_NOT_FOUND,\n\tHAL_TCL_CACHE_OP_RES_TIMEOUT,\n};\n\n#define HAL_TCL_STATUS_RING_INFO0_GSE_CTRL\t\tGENMASK(3, 0)\n#define HAL_TCL_STATUS_RING_INFO0_GSE_SEL\t\tBIT(4)\n#define HAL_TCL_STATUS_RING_INFO0_CACHE_OP_RES\t\tGENMASK(6, 5)\n#define HAL_TCL_STATUS_RING_INFO0_MSDU_CNT\t\tGENMASK(31, 8)\n\n#define HAL_TCL_STATUS_RING_INFO1_HASH_IDX\t\tGENMASK(19, 0)\n\n#define HAL_TCL_STATUS_RING_INFO2_RING_ID\t\tGENMASK(27, 20)\n#define HAL_TCL_STATUS_RING_INFO2_LOOPING_COUNT\t\tGENMASK(31, 28)\n\nstruct hal_tcl_status_ring {\n\tu32 info0;\n\tu32 msdu_byte_count;\n\tu32 msdu_timestamp;\n\tu32 meta_data[2];\n\tu32 info1;\n\tu32 rsvd0;\n\tu32 info2;\n} __packed;\n\n \n\n#define HAL_CE_SRC_DESC_ADDR_INFO_ADDR_HI\tGENMASK(7, 0)\n#define HAL_CE_SRC_DESC_ADDR_INFO_HASH_EN\tBIT(8)\n#define HAL_CE_SRC_DESC_ADDR_INFO_BYTE_SWAP\tBIT(9)\n#define HAL_CE_SRC_DESC_ADDR_INFO_DEST_SWAP\tBIT(10)\n#define HAL_CE_SRC_DESC_ADDR_INFO_GATHER\tBIT(11)\n#define HAL_CE_SRC_DESC_ADDR_INFO_LEN\t\tGENMASK(31, 16)\n\n#define HAL_CE_SRC_DESC_META_INFO_DATA\t\tGENMASK(15, 0)\n\n#define HAL_CE_SRC_DESC_FLAGS_RING_ID\t\tGENMASK(27, 20)\n#define HAL_CE_SRC_DESC_FLAGS_LOOP_CNT\t\tHAL_SRNG_DESC_LOOP_CNT\n\nstruct hal_ce_srng_src_desc {\n\tu32 buffer_addr_low;\n\tu32 buffer_addr_info;  \n\tu32 meta_info;  \n\tu32 flags;  \n} __packed;\n\n \n\n#define HAL_CE_DEST_DESC_ADDR_INFO_ADDR_HI\t\tGENMASK(7, 0)\n#define HAL_CE_DEST_DESC_ADDR_INFO_RING_ID\t\tGENMASK(27, 20)\n#define HAL_CE_DEST_DESC_ADDR_INFO_LOOP_CNT\t\tHAL_SRNG_DESC_LOOP_CNT\n\nstruct hal_ce_srng_dest_desc {\n\tu32 buffer_addr_low;\n\tu32 buffer_addr_info;  \n} __packed;\n\n \n\n#define HAL_CE_DST_STATUS_DESC_FLAGS_HASH_EN\t\tBIT(8)\n#define HAL_CE_DST_STATUS_DESC_FLAGS_BYTE_SWAP\t\tBIT(9)\n#define HAL_CE_DST_STATUS_DESC_FLAGS_DEST_SWAP\t\tBIT(10)\n#define HAL_CE_DST_STATUS_DESC_FLAGS_GATHER\t\tBIT(11)\n#define HAL_CE_DST_STATUS_DESC_FLAGS_LEN\t\tGENMASK(31, 16)\n\n#define HAL_CE_DST_STATUS_DESC_META_INFO_DATA\t\tGENMASK(15, 0)\n#define HAL_CE_DST_STATUS_DESC_META_INFO_RING_ID\tGENMASK(27, 20)\n#define HAL_CE_DST_STATUS_DESC_META_INFO_LOOP_CNT\tHAL_SRNG_DESC_LOOP_CNT\n\nstruct hal_ce_srng_dst_status_desc {\n\tu32 flags;  \n\tu32 toeplitz_hash0;\n\tu32 toeplitz_hash1;\n\tu32 meta_info;  \n} __packed;\n\n \n\n#define HAL_TX_RATE_STATS_INFO0_VALID\t\tBIT(0)\n#define HAL_TX_RATE_STATS_INFO0_BW\t\tGENMASK(2, 1)\n#define HAL_TX_RATE_STATS_INFO0_PKT_TYPE\tGENMASK(6, 3)\n#define HAL_TX_RATE_STATS_INFO0_STBC\t\tBIT(7)\n#define HAL_TX_RATE_STATS_INFO0_LDPC\t\tBIT(8)\n#define HAL_TX_RATE_STATS_INFO0_SGI\t\tGENMASK(10, 9)\n#define HAL_TX_RATE_STATS_INFO0_MCS\t\tGENMASK(14, 11)\n#define HAL_TX_RATE_STATS_INFO0_OFDMA_TX\tBIT(15)\n#define HAL_TX_RATE_STATS_INFO0_TONES_IN_RU\tGENMASK(27, 16)\n\nenum hal_tx_rate_stats_bw {\n\tHAL_TX_RATE_STATS_BW_20,\n\tHAL_TX_RATE_STATS_BW_40,\n\tHAL_TX_RATE_STATS_BW_80,\n\tHAL_TX_RATE_STATS_BW_160,\n};\n\nenum hal_tx_rate_stats_pkt_type {\n\tHAL_TX_RATE_STATS_PKT_TYPE_11A,\n\tHAL_TX_RATE_STATS_PKT_TYPE_11B,\n\tHAL_TX_RATE_STATS_PKT_TYPE_11N,\n\tHAL_TX_RATE_STATS_PKT_TYPE_11AC,\n\tHAL_TX_RATE_STATS_PKT_TYPE_11AX,\n};\n\nenum hal_tx_rate_stats_sgi {\n\tHAL_TX_RATE_STATS_SGI_08US,\n\tHAL_TX_RATE_STATS_SGI_04US,\n\tHAL_TX_RATE_STATS_SGI_16US,\n\tHAL_TX_RATE_STATS_SGI_32US,\n};\n\nstruct hal_tx_rate_stats {\n\tu32 info0;\n\tu32 tsf;\n} __packed;\n\nstruct hal_wbm_link_desc {\n\tstruct ath11k_buffer_addr buf_addr_info;\n} __packed;\n\n \n\nenum hal_wbm_rel_src_module {\n\tHAL_WBM_REL_SRC_MODULE_TQM,\n\tHAL_WBM_REL_SRC_MODULE_RXDMA,\n\tHAL_WBM_REL_SRC_MODULE_REO,\n\tHAL_WBM_REL_SRC_MODULE_FW,\n\tHAL_WBM_REL_SRC_MODULE_SW,\n};\n\nenum hal_wbm_rel_desc_type {\n\tHAL_WBM_REL_DESC_TYPE_REL_MSDU,\n\tHAL_WBM_REL_DESC_TYPE_MSDU_LINK,\n\tHAL_WBM_REL_DESC_TYPE_MPDU_LINK,\n\tHAL_WBM_REL_DESC_TYPE_MSDU_EXT,\n\tHAL_WBM_REL_DESC_TYPE_QUEUE_EXT,\n};\n\n \n\nenum hal_wbm_rel_bm_act {\n\tHAL_WBM_REL_BM_ACT_PUT_IN_IDLE,\n\tHAL_WBM_REL_BM_ACT_REL_MSDU,\n};\n\n \n\n#define HAL_WBM_RELEASE_INFO0_REL_SRC_MODULE\t\tGENMASK(2, 0)\n#define HAL_WBM_RELEASE_INFO0_BM_ACTION\t\t\tGENMASK(5, 3)\n#define HAL_WBM_RELEASE_INFO0_DESC_TYPE\t\t\tGENMASK(8, 6)\n#define HAL_WBM_RELEASE_INFO0_FIRST_MSDU_IDX\t\tGENMASK(12, 9)\n#define HAL_WBM_RELEASE_INFO0_TQM_RELEASE_REASON\tGENMASK(16, 13)\n#define HAL_WBM_RELEASE_INFO0_RXDMA_PUSH_REASON\t\tGENMASK(18, 17)\n#define HAL_WBM_RELEASE_INFO0_RXDMA_ERROR_CODE\t\tGENMASK(23, 19)\n#define HAL_WBM_RELEASE_INFO0_REO_PUSH_REASON\t\tGENMASK(25, 24)\n#define HAL_WBM_RELEASE_INFO0_REO_ERROR_CODE\t\tGENMASK(30, 26)\n#define HAL_WBM_RELEASE_INFO0_WBM_INTERNAL_ERROR\tBIT(31)\n\n#define HAL_WBM_RELEASE_INFO1_TQM_STATUS_NUMBER\t\tGENMASK(23, 0)\n#define HAL_WBM_RELEASE_INFO1_TRANSMIT_COUNT\t\tGENMASK(30, 24)\n\n#define HAL_WBM_RELEASE_INFO2_ACK_FRAME_RSSI\t\tGENMASK(7, 0)\n#define HAL_WBM_RELEASE_INFO2_SW_REL_DETAILS_VALID\tBIT(8)\n#define HAL_WBM_RELEASE_INFO2_FIRST_MSDU\t\tBIT(9)\n#define HAL_WBM_RELEASE_INFO2_LAST_MSDU\t\t\tBIT(10)\n#define HAL_WBM_RELEASE_INFO2_MSDU_IN_AMSDU\t\tBIT(11)\n#define HAL_WBM_RELEASE_INFO2_FW_TX_NOTIF_FRAME\t\tBIT(12)\n#define HAL_WBM_RELEASE_INFO2_BUFFER_TIMESTAMP\t\tGENMASK(31, 13)\n\n#define HAL_WBM_RELEASE_INFO3_PEER_ID\t\t\tGENMASK(15, 0)\n#define HAL_WBM_RELEASE_INFO3_TID\t\t\tGENMASK(19, 16)\n#define HAL_WBM_RELEASE_INFO3_RING_ID\t\t\tGENMASK(27, 20)\n#define HAL_WBM_RELEASE_INFO3_LOOPING_COUNT\t\tGENMASK(31, 28)\n\n#define HAL_WBM_REL_HTT_TX_COMP_INFO0_STATUS\t\tGENMASK(12, 9)\n#define HAL_WBM_REL_HTT_TX_COMP_INFO0_REINJ_REASON\tGENMASK(16, 13)\n#define HAL_WBM_REL_HTT_TX_COMP_INFO0_EXP_FRAME\t\tBIT(17)\n\nstruct hal_wbm_release_ring {\n\tstruct ath11k_buffer_addr buf_addr_info;\n\tu32 info0;\n\tu32 info1;\n\tu32 info2;\n\tstruct hal_tx_rate_stats rate_stats;\n\tu32 info3;\n} __packed;\n\n \n\n \nenum hal_wbm_tqm_rel_reason {\n\tHAL_WBM_TQM_REL_REASON_FRAME_ACKED,\n\tHAL_WBM_TQM_REL_REASON_CMD_REMOVE_MPDU,\n\tHAL_WBM_TQM_REL_REASON_CMD_REMOVE_TX,\n\tHAL_WBM_TQM_REL_REASON_CMD_REMOVE_NOTX,\n\tHAL_WBM_TQM_REL_REASON_CMD_REMOVE_AGED_FRAMES,\n\tHAL_WBM_TQM_REL_REASON_CMD_REMOVE_RESEAON1,\n\tHAL_WBM_TQM_REL_REASON_CMD_REMOVE_RESEAON2,\n\tHAL_WBM_TQM_REL_REASON_CMD_REMOVE_RESEAON3,\n};\n\nstruct hal_wbm_buffer_ring {\n\tstruct ath11k_buffer_addr buf_addr_info;\n};\n\nenum hal_desc_owner {\n\tHAL_DESC_OWNER_WBM,\n\tHAL_DESC_OWNER_SW,\n\tHAL_DESC_OWNER_TQM,\n\tHAL_DESC_OWNER_RXDMA,\n\tHAL_DESC_OWNER_REO,\n\tHAL_DESC_OWNER_SWITCH,\n};\n\nenum hal_desc_buf_type {\n\tHAL_DESC_BUF_TYPE_TX_MSDU_LINK,\n\tHAL_DESC_BUF_TYPE_TX_MPDU_LINK,\n\tHAL_DESC_BUF_TYPE_TX_MPDU_QUEUE_HEAD,\n\tHAL_DESC_BUF_TYPE_TX_MPDU_QUEUE_EXT,\n\tHAL_DESC_BUF_TYPE_TX_FLOW,\n\tHAL_DESC_BUF_TYPE_TX_BUFFER,\n\tHAL_DESC_BUF_TYPE_RX_MSDU_LINK,\n\tHAL_DESC_BUF_TYPE_RX_MPDU_LINK,\n\tHAL_DESC_BUF_TYPE_RX_REO_QUEUE,\n\tHAL_DESC_BUF_TYPE_RX_REO_QUEUE_EXT,\n\tHAL_DESC_BUF_TYPE_RX_BUFFER,\n\tHAL_DESC_BUF_TYPE_IDLE_LINK,\n};\n\n#define HAL_DESC_REO_OWNED\t\t4\n#define HAL_DESC_REO_QUEUE_DESC\t\t8\n#define HAL_DESC_REO_QUEUE_EXT_DESC\t9\n#define HAL_DESC_REO_NON_QOS_TID\t16\n\n#define HAL_DESC_HDR_INFO0_OWNER\tGENMASK(3, 0)\n#define HAL_DESC_HDR_INFO0_BUF_TYPE\tGENMASK(7, 4)\n#define HAL_DESC_HDR_INFO0_DBG_RESERVED\tGENMASK(31, 8)\n\nstruct hal_desc_header {\n\tu32 info0;\n} __packed;\n\nstruct hal_rx_mpdu_link_ptr {\n\tstruct ath11k_buffer_addr addr_info;\n} __packed;\n\nstruct hal_rx_msdu_details {\n\tstruct ath11k_buffer_addr buf_addr_info;\n\tstruct rx_msdu_desc rx_msdu_info;\n} __packed;\n\n#define HAL_RX_MSDU_LNK_INFO0_RX_QUEUE_NUMBER\t\tGENMASK(15, 0)\n#define HAL_RX_MSDU_LNK_INFO0_FIRST_MSDU_LNK\t\tBIT(16)\n\nstruct hal_rx_msdu_link {\n\tstruct hal_desc_header desc_hdr;\n\tstruct ath11k_buffer_addr buf_addr_info;\n\tu32 info0;\n\tu32 pn[4];\n\tstruct hal_rx_msdu_details msdu_link[6];\n} __packed;\n\nstruct hal_rx_reo_queue_ext {\n\tstruct hal_desc_header desc_hdr;\n\tu32 rsvd;\n\tstruct hal_rx_mpdu_link_ptr mpdu_link[15];\n} __packed;\n\n \n\nenum hal_rx_reo_queue_pn_size {\n\tHAL_RX_REO_QUEUE_PN_SIZE_24,\n\tHAL_RX_REO_QUEUE_PN_SIZE_48,\n\tHAL_RX_REO_QUEUE_PN_SIZE_128,\n};\n\n#define HAL_RX_REO_QUEUE_RX_QUEUE_NUMBER\t\tGENMASK(15, 0)\n\n#define HAL_RX_REO_QUEUE_INFO0_VLD\t\t\tBIT(0)\n#define HAL_RX_REO_QUEUE_INFO0_ASSOC_LNK_DESC_COUNTER\tGENMASK(2, 1)\n#define HAL_RX_REO_QUEUE_INFO0_DIS_DUP_DETECTION\tBIT(3)\n#define HAL_RX_REO_QUEUE_INFO0_SOFT_REORDER_EN\t\tBIT(4)\n#define HAL_RX_REO_QUEUE_INFO0_AC\t\t\tGENMASK(6, 5)\n#define HAL_RX_REO_QUEUE_INFO0_BAR\t\t\tBIT(7)\n#define HAL_RX_REO_QUEUE_INFO0_RETRY\t\t\tBIT(8)\n#define HAL_RX_REO_QUEUE_INFO0_CHECK_2K_MODE\t\tBIT(9)\n#define HAL_RX_REO_QUEUE_INFO0_OOR_MODE\t\t\tBIT(10)\n#define HAL_RX_REO_QUEUE_INFO0_BA_WINDOW_SIZE\t\tGENMASK(18, 11)\n#define HAL_RX_REO_QUEUE_INFO0_PN_CHECK\t\t\tBIT(19)\n#define HAL_RX_REO_QUEUE_INFO0_EVEN_PN\t\t\tBIT(20)\n#define HAL_RX_REO_QUEUE_INFO0_UNEVEN_PN\t\tBIT(21)\n#define HAL_RX_REO_QUEUE_INFO0_PN_HANDLE_ENABLE\t\tBIT(22)\n#define HAL_RX_REO_QUEUE_INFO0_PN_SIZE\t\t\tGENMASK(24, 23)\n#define HAL_RX_REO_QUEUE_INFO0_IGNORE_AMPDU_FLG\t\tBIT(25)\n\n#define HAL_RX_REO_QUEUE_INFO1_SVLD\t\t\tBIT(0)\n#define HAL_RX_REO_QUEUE_INFO1_SSN\t\t\tGENMASK(12, 1)\n#define HAL_RX_REO_QUEUE_INFO1_CURRENT_IDX\t\tGENMASK(20, 13)\n#define HAL_RX_REO_QUEUE_INFO1_SEQ_2K_ERR\t\tBIT(21)\n#define HAL_RX_REO_QUEUE_INFO1_PN_ERR\t\t\tBIT(22)\n#define HAL_RX_REO_QUEUE_INFO1_PN_VALID\t\t\tBIT(31)\n\n#define HAL_RX_REO_QUEUE_INFO2_MPDU_COUNT\t\tGENMASK(6, 0)\n#define HAL_RX_REO_QUEUE_INFO2_MSDU_COUNT\t\t(31, 7)\n\n#define HAL_RX_REO_QUEUE_INFO3_TIMEOUT_COUNT\t\tGENMASK(9, 4)\n#define HAL_RX_REO_QUEUE_INFO3_FWD_DUE_TO_BAR_CNT\tGENMASK(15, 10)\n#define HAL_RX_REO_QUEUE_INFO3_DUPLICATE_COUNT\t\tGENMASK(31, 16)\n\n#define HAL_RX_REO_QUEUE_INFO4_FRAME_IN_ORD_COUNT\tGENMASK(23, 0)\n#define HAL_RX_REO_QUEUE_INFO4_BAR_RECVD_COUNT\t\tGENMASK(31, 24)\n\n#define HAL_RX_REO_QUEUE_INFO5_LATE_RX_MPDU_COUNT\tGENMASK(11, 0)\n#define HAL_RX_REO_QUEUE_INFO5_WINDOW_JUMP_2K\t\tGENMASK(15, 12)\n#define HAL_RX_REO_QUEUE_INFO5_HOLE_COUNT\t\tGENMASK(31, 16)\n\nstruct hal_rx_reo_queue {\n\tstruct hal_desc_header desc_hdr;\n\tu32 rx_queue_num;\n\tu32 info0;\n\tu32 info1;\n\tu32 pn[4];\n\tu32 last_rx_enqueue_timestamp;\n\tu32 last_rx_dequeue_timestamp;\n\tu32 next_aging_queue[2];\n\tu32 prev_aging_queue[2];\n\tu32 rx_bitmap[8];\n\tu32 info2;\n\tu32 info3;\n\tu32 info4;\n\tu32 processed_mpdus;\n\tu32 processed_msdus;\n\tu32 processed_total_bytes;\n\tu32 info5;\n\tu32 rsvd[3];\n\tstruct hal_rx_reo_queue_ext ext_desc[];\n} __packed;\n\n \n\n#define HAL_REO_UPD_RX_QUEUE_INFO0_QUEUE_ADDR_HI\t\tGENMASK(7, 0)\n#define HAL_REO_UPD_RX_QUEUE_INFO0_UPD_RX_QUEUE_NUM\t\tBIT(8)\n#define HAL_REO_UPD_RX_QUEUE_INFO0_UPD_VLD\t\t\tBIT(9)\n#define HAL_REO_UPD_RX_QUEUE_INFO0_UPD_ASSOC_LNK_DESC_CNT\tBIT(10)\n#define HAL_REO_UPD_RX_QUEUE_INFO0_UPD_DIS_DUP_DETECTION\tBIT(11)\n#define HAL_REO_UPD_RX_QUEUE_INFO0_UPD_SOFT_REORDER_EN\t\tBIT(12)\n#define HAL_REO_UPD_RX_QUEUE_INFO0_UPD_AC\t\t\tBIT(13)\n#define HAL_REO_UPD_RX_QUEUE_INFO0_UPD_BAR\t\t\tBIT(14)\n#define HAL_REO_UPD_RX_QUEUE_INFO0_UPD_RETRY\t\t\tBIT(15)\n#define HAL_REO_UPD_RX_QUEUE_INFO0_UPD_CHECK_2K_MODE\t\tBIT(16)\n#define HAL_REO_UPD_RX_QUEUE_INFO0_UPD_OOR_MODE\t\t\tBIT(17)\n#define HAL_REO_UPD_RX_QUEUE_INFO0_UPD_BA_WINDOW_SIZE\t\tBIT(18)\n#define HAL_REO_UPD_RX_QUEUE_INFO0_UPD_PN_CHECK\t\t\tBIT(19)\n#define HAL_REO_UPD_RX_QUEUE_INFO0_UPD_EVEN_PN\t\t\tBIT(20)\n#define HAL_REO_UPD_RX_QUEUE_INFO0_UPD_UNEVEN_PN\t\tBIT(21)\n#define HAL_REO_UPD_RX_QUEUE_INFO0_UPD_PN_HANDLE_ENABLE\t\tBIT(22)\n#define HAL_REO_UPD_RX_QUEUE_INFO0_UPD_PN_SIZE\t\t\tBIT(23)\n#define HAL_REO_UPD_RX_QUEUE_INFO0_UPD_IGNORE_AMPDU_FLG\t\tBIT(24)\n#define HAL_REO_UPD_RX_QUEUE_INFO0_UPD_SVLD\t\t\tBIT(25)\n#define HAL_REO_UPD_RX_QUEUE_INFO0_UPD_SSN\t\t\tBIT(26)\n#define HAL_REO_UPD_RX_QUEUE_INFO0_UPD_SEQ_2K_ERR\t\tBIT(27)\n#define HAL_REO_UPD_RX_QUEUE_INFO0_UPD_PN_ERR\t\t\tBIT(28)\n#define HAL_REO_UPD_RX_QUEUE_INFO0_UPD_PN_VALID\t\t\tBIT(29)\n#define HAL_REO_UPD_RX_QUEUE_INFO0_UPD_PN\t\t\tBIT(30)\n\n#define HAL_REO_UPD_RX_QUEUE_INFO1_RX_QUEUE_NUMBER\t\tGENMASK(15, 0)\n#define HAL_REO_UPD_RX_QUEUE_INFO1_VLD\t\t\t\tBIT(16)\n#define HAL_REO_UPD_RX_QUEUE_INFO1_ASSOC_LNK_DESC_COUNTER\tGENMASK(18, 17)\n#define HAL_REO_UPD_RX_QUEUE_INFO1_DIS_DUP_DETECTION\t\tBIT(19)\n#define HAL_REO_UPD_RX_QUEUE_INFO1_SOFT_REORDER_EN\t\tBIT(20)\n#define HAL_REO_UPD_RX_QUEUE_INFO1_AC\t\t\t\tGENMASK(22, 21)\n#define HAL_REO_UPD_RX_QUEUE_INFO1_BAR\t\t\t\tBIT(23)\n#define HAL_REO_UPD_RX_QUEUE_INFO1_RETRY\t\t\tBIT(24)\n#define HAL_REO_UPD_RX_QUEUE_INFO1_CHECK_2K_MODE\t\tBIT(25)\n#define HAL_REO_UPD_RX_QUEUE_INFO1_OOR_MODE\t\t\tBIT(26)\n#define HAL_REO_UPD_RX_QUEUE_INFO1_PN_CHECK\t\t\tBIT(27)\n#define HAL_REO_UPD_RX_QUEUE_INFO1_EVEN_PN\t\t\tBIT(28)\n#define HAL_REO_UPD_RX_QUEUE_INFO1_UNEVEN_PN\t\t\tBIT(29)\n#define HAL_REO_UPD_RX_QUEUE_INFO1_PN_HANDLE_ENABLE\t\tBIT(30)\n#define HAL_REO_UPD_RX_QUEUE_INFO1_IGNORE_AMPDU_FLG\t\tBIT(31)\n\n#define HAL_REO_UPD_RX_QUEUE_INFO2_BA_WINDOW_SIZE\t\tGENMASK(7, 0)\n#define HAL_REO_UPD_RX_QUEUE_INFO2_PN_SIZE\t\t\tGENMASK(9, 8)\n#define HAL_REO_UPD_RX_QUEUE_INFO2_SVLD\t\t\t\tBIT(10)\n#define HAL_REO_UPD_RX_QUEUE_INFO2_SSN\t\t\t\tGENMASK(22, 11)\n#define HAL_REO_UPD_RX_QUEUE_INFO2_SEQ_2K_ERR\t\t\tBIT(23)\n#define HAL_REO_UPD_RX_QUEUE_INFO2_PN_ERR\t\t\tBIT(24)\n#define HAL_REO_UPD_RX_QUEUE_INFO2_PN_VALID\t\t\tBIT(25)\n\nstruct hal_reo_update_rx_queue {\n\tstruct hal_reo_cmd_hdr cmd;\n\tu32 queue_addr_lo;\n\tu32 info0;\n\tu32 info1;\n\tu32 info2;\n\tu32 pn[4];\n} __packed;\n\n#define HAL_REO_UNBLOCK_CACHE_INFO0_UNBLK_CACHE\t\tBIT(0)\n#define HAL_REO_UNBLOCK_CACHE_INFO0_RESOURCE_IDX\tGENMASK(2, 1)\n\nstruct hal_reo_unblock_cache {\n\tstruct hal_reo_cmd_hdr cmd;\n\tu32 info0;\n\tu32 rsvd[7];\n} __packed;\n\nenum hal_reo_exec_status {\n\tHAL_REO_EXEC_STATUS_SUCCESS,\n\tHAL_REO_EXEC_STATUS_BLOCKED,\n\tHAL_REO_EXEC_STATUS_FAILED,\n\tHAL_REO_EXEC_STATUS_RESOURCE_BLOCKED,\n};\n\n#define HAL_REO_STATUS_HDR_INFO0_STATUS_NUM\tGENMASK(15, 0)\n#define HAL_REO_STATUS_HDR_INFO0_EXEC_TIME\tGENMASK(25, 16)\n#define HAL_REO_STATUS_HDR_INFO0_EXEC_STATUS\tGENMASK(27, 26)\n\nstruct hal_reo_status_hdr {\n\tu32 info0;\n\tu32 timestamp;\n} __packed;\n\n \n#define HAL_REO_GET_QUEUE_STATS_STATUS_INFO0_SSN\t\tGENMASK(11, 0)\n#define HAL_REO_GET_QUEUE_STATS_STATUS_INFO0_CUR_IDX\t\tGENMASK(19, 12)\n\n#define HAL_REO_GET_QUEUE_STATS_STATUS_INFO1_MPDU_COUNT\t\tGENMASK(6, 0)\n#define HAL_REO_GET_QUEUE_STATS_STATUS_INFO1_MSDU_COUNT\t\tGENMASK(31, 7)\n\n#define HAL_REO_GET_QUEUE_STATS_STATUS_INFO2_TIMEOUT_COUNT\tGENMASK(9, 4)\n#define HAL_REO_GET_QUEUE_STATS_STATUS_INFO2_FDTB_COUNT\t\tGENMASK(15, 10)\n#define HAL_REO_GET_QUEUE_STATS_STATUS_INFO2_DUPLICATE_COUNT\tGENMASK(31, 16)\n\n#define HAL_REO_GET_QUEUE_STATS_STATUS_INFO3_FIO_COUNT\t\tGENMASK(23, 0)\n#define HAL_REO_GET_QUEUE_STATS_STATUS_INFO3_BAR_RCVD_CNT\tGENMASK(31, 24)\n\n#define HAL_REO_GET_QUEUE_STATS_STATUS_INFO4_LATE_RX_MPDU\tGENMASK(11, 0)\n#define HAL_REO_GET_QUEUE_STATS_STATUS_INFO4_WINDOW_JMP2K\tGENMASK(15, 12)\n#define HAL_REO_GET_QUEUE_STATS_STATUS_INFO4_HOLE_COUNT\t\tGENMASK(31, 16)\n\n#define HAL_REO_GET_QUEUE_STATS_STATUS_INFO5_LOOPING_CNT\tGENMASK(31, 28)\n\nstruct hal_reo_get_queue_stats_status {\n\tstruct hal_reo_status_hdr hdr;\n\tu32 info0;\n\tu32 pn[4];\n\tu32 last_rx_enqueue_timestamp;\n\tu32 last_rx_dequeue_timestamp;\n\tu32 rx_bitmap[8];\n\tu32 info1;\n\tu32 info2;\n\tu32 info3;\n\tu32 num_mpdu_frames;\n\tu32 num_msdu_frames;\n\tu32 total_bytes;\n\tu32 info4;\n\tu32 info5;\n} __packed;\n\n \n\n#define HAL_REO_STATUS_LOOP_CNT\t\t\tGENMASK(31, 28)\n\n#define HAL_REO_FLUSH_QUEUE_INFO0_ERR_DETECTED\tBIT(0)\n#define HAL_REO_FLUSH_QUEUE_INFO0_RSVD\t\tGENMASK(31, 1)\n#define HAL_REO_FLUSH_QUEUE_INFO1_RSVD\t\tGENMASK(27, 0)\n\nstruct hal_reo_flush_queue_status {\n\tstruct hal_reo_status_hdr hdr;\n\tu32 info0;\n\tu32 rsvd0[21];\n\tu32 info1;\n} __packed;\n\n \n\n#define HAL_REO_FLUSH_CACHE_STATUS_INFO0_IS_ERR\t\t\tBIT(0)\n#define HAL_REO_FLUSH_CACHE_STATUS_INFO0_BLOCK_ERR_CODE\t\tGENMASK(2, 1)\n#define HAL_REO_FLUSH_CACHE_STATUS_INFO0_FLUSH_STATUS_HIT\tBIT(8)\n#define HAL_REO_FLUSH_CACHE_STATUS_INFO0_FLUSH_DESC_TYPE\tGENMASK(11, 9)\n#define HAL_REO_FLUSH_CACHE_STATUS_INFO0_FLUSH_CLIENT_ID\tGENMASK(15, 12)\n#define HAL_REO_FLUSH_CACHE_STATUS_INFO0_FLUSH_ERR\t\tGENMASK(17, 16)\n#define HAL_REO_FLUSH_CACHE_STATUS_INFO0_FLUSH_COUNT\t\tGENMASK(25, 18)\n\nstruct hal_reo_flush_cache_status {\n\tstruct hal_reo_status_hdr hdr;\n\tu32 info0;\n\tu32 rsvd0[21];\n\tu32 info1;\n} __packed;\n\n \n\n#define HAL_REO_UNBLOCK_CACHE_STATUS_INFO0_IS_ERR\tBIT(0)\n#define HAL_REO_UNBLOCK_CACHE_STATUS_INFO0_TYPE\t\tBIT(1)\n\nstruct hal_reo_unblock_cache_status {\n\tstruct hal_reo_status_hdr hdr;\n\tu32 info0;\n\tu32 rsvd0[21];\n\tu32 info1;\n} __packed;\n\n \n\n#define HAL_REO_FLUSH_TIMEOUT_STATUS_INFO0_IS_ERR\t\tBIT(0)\n#define HAL_REO_FLUSH_TIMEOUT_STATUS_INFO0_LIST_EMPTY\t\tBIT(1)\n\n#define HAL_REO_FLUSH_TIMEOUT_STATUS_INFO1_REL_DESC_COUNT\tGENMASK(15, 0)\n#define HAL_REO_FLUSH_TIMEOUT_STATUS_INFO1_FWD_BUF_COUNT\tGENMASK(31, 16)\n\nstruct hal_reo_flush_timeout_list_status {\n\tstruct hal_reo_status_hdr hdr;\n\tu32 info0;\n\tu32 info1;\n\tu32 rsvd0[20];\n\tu32 info2;\n} __packed;\n\n \n\n#define HAL_REO_DESC_THRESH_STATUS_INFO0_THRESH_INDEX\t\tGENMASK(1, 0)\n#define HAL_REO_DESC_THRESH_STATUS_INFO1_LINK_DESC_COUNTER0\tGENMASK(23, 0)\n#define HAL_REO_DESC_THRESH_STATUS_INFO2_LINK_DESC_COUNTER1\tGENMASK(23, 0)\n#define HAL_REO_DESC_THRESH_STATUS_INFO3_LINK_DESC_COUNTER2\tGENMASK(23, 0)\n#define HAL_REO_DESC_THRESH_STATUS_INFO4_LINK_DESC_COUNTER_SUM\tGENMASK(25, 0)\n\nstruct hal_reo_desc_thresh_reached_status {\n\tstruct hal_reo_status_hdr hdr;\n\tu32 info0;\n\tu32 info1;\n\tu32 info2;\n\tu32 info3;\n\tu32 info4;\n\tu32 rsvd0[17];\n\tu32 info5;\n} __packed;\n\n \n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}