$date
	Wed May 30 22:00:18 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var reg 1 ! clk $end
$var reg 1 " rst $end
$scope module mod1 $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 8 # trg_wd [7:0] $end
$var wire 1 $ re2 $end
$var wire 1 % re1 $end
$var wire 8 & pop2 [7:0] $end
$var wire 8 ' pop1 [7:0] $end
$var wire 16 ( op [15:0] $end
$var wire 32 ) instr [31:0] $end
$var wire 1 * fu2 $end
$var wire 1 + fu1 $end
$var wire 1 , ft2 $end
$var wire 1 - ft1 $end
$var wire 1 . fo2 $end
$var wire 1 / fo1 $end
$var wire 1 0 ff2 $end
$var wire 1 1 ff1 $end
$var wire 1 2 fe2 $end
$var wire 1 3 fe1 $end
$var reg 1 4 enable $end
$var reg 1 5 we1 $end
$var reg 1 6 we2 $end
$scope module fifo1 $end
$var wire 1 ! clk $end
$var wire 1 7 rst_n $end
$var wire 1 8 wr $end
$var wire 5 9 wptr [4:0] $end
$var wire 5 : rptr [4:0] $end
$var wire 1 % rd $end
$var wire 1 ; fifo_we $end
$var wire 1 + fifo_underflow $end
$var wire 1 - fifo_threshold $end
$var wire 1 < fifo_rd $end
$var wire 1 / fifo_overflow $end
$var wire 1 1 fifo_full $end
$var wire 1 3 fifo_empty $end
$var wire 8 = data_out [7:0] $end
$var wire 8 > data_in [7:0] $end
$scope module top1 $end
$var wire 1 ! clk $end
$var wire 1 ; fifo_we $end
$var wire 1 7 rst_n $end
$var wire 1 8 wr $end
$var wire 1 1 fifo_full $end
$var reg 5 ? wptr [4:0] $end
$upscope $end
$scope module top2 $end
$var wire 1 ! clk $end
$var wire 1 < fifo_rd $end
$var wire 1 7 rst_n $end
$var wire 1 % rd $end
$var wire 1 3 fifo_empty $end
$var reg 5 @ rptr [4:0] $end
$upscope $end
$scope module top3 $end
$var wire 1 ! clk $end
$var wire 8 A data_out [7:0] $end
$var wire 1 ; fifo_we $end
$var wire 5 B rptr [4:0] $end
$var wire 5 C wptr [4:0] $end
$var wire 8 D data_in [7:0] $end
$upscope $end
$scope module top4 $end
$var wire 1 ! clk $end
$var wire 1 E fbit_comp $end
$var wire 1 < fifo_rd $end
$var wire 1 ; fifo_we $end
$var wire 1 F overflow_set $end
$var wire 5 G rptr [4:0] $end
$var wire 1 7 rst_n $end
$var wire 1 H underflow_set $end
$var wire 5 I wptr [4:0] $end
$var wire 1 8 wr $end
$var wire 1 % rd $end
$var wire 5 J pointer_result [4:0] $end
$var wire 1 K pointer_equal $end
$var reg 1 3 fifo_empty $end
$var reg 1 1 fifo_full $end
$var reg 1 / fifo_overflow $end
$var reg 1 - fifo_threshold $end
$var reg 1 + fifo_underflow $end
$upscope $end
$upscope $end
$scope module fifo2 $end
$var wire 1 ! clk $end
$var wire 1 L rst_n $end
$var wire 1 M wr $end
$var wire 5 N wptr [4:0] $end
$var wire 5 O rptr [4:0] $end
$var wire 1 $ rd $end
$var wire 1 P fifo_we $end
$var wire 1 * fifo_underflow $end
$var wire 1 , fifo_threshold $end
$var wire 1 Q fifo_rd $end
$var wire 1 . fifo_overflow $end
$var wire 1 0 fifo_full $end
$var wire 1 2 fifo_empty $end
$var wire 8 R data_out [7:0] $end
$var wire 8 S data_in [7:0] $end
$scope module top1 $end
$var wire 1 ! clk $end
$var wire 1 P fifo_we $end
$var wire 1 L rst_n $end
$var wire 1 M wr $end
$var wire 1 0 fifo_full $end
$var reg 5 T wptr [4:0] $end
$upscope $end
$scope module top2 $end
$var wire 1 ! clk $end
$var wire 1 Q fifo_rd $end
$var wire 1 L rst_n $end
$var wire 1 $ rd $end
$var wire 1 2 fifo_empty $end
$var reg 5 U rptr [4:0] $end
$upscope $end
$scope module top3 $end
$var wire 1 ! clk $end
$var wire 8 V data_out [7:0] $end
$var wire 1 P fifo_we $end
$var wire 5 W rptr [4:0] $end
$var wire 5 X wptr [4:0] $end
$var wire 8 Y data_in [7:0] $end
$upscope $end
$scope module top4 $end
$var wire 1 ! clk $end
$var wire 1 Z fbit_comp $end
$var wire 1 Q fifo_rd $end
$var wire 1 P fifo_we $end
$var wire 1 [ overflow_set $end
$var wire 5 \ rptr [4:0] $end
$var wire 1 L rst_n $end
$var wire 1 ] underflow_set $end
$var wire 5 ^ wptr [4:0] $end
$var wire 1 M wr $end
$var wire 1 $ rd $end
$var wire 5 _ pointer_result [4:0] $end
$var wire 1 ` pointer_equal $end
$var reg 1 2 fifo_empty $end
$var reg 1 0 fifo_full $end
$var reg 1 . fifo_overflow $end
$var reg 1 , fifo_threshold $end
$var reg 1 * fifo_underflow $end
$upscope $end
$upscope $end
$scope module instr_dec $end
$var wire 1 4 enable $end
$var wire 4 a opcode [3:0] $end
$var reg 16 b op_word [15:0] $end
$upscope $end
$scope module instr_fetch $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 32 c pc [31:0] $end
$var wire 32 d instr [31:0] $end
$var reg 1 e pc_control $end
$var reg 32 f reg_addr [31:0] $end
$scope module instr_mem $end
$var wire 7 g addr [6:0] $end
$var wire 1 ! clk $end
$var reg 32 h instr [31:0] $end
$var reg 7 i memAddr [6:0] $end
$upscope $end
$scope module prog_counter $end
$var wire 1 ! clk $end
$var wire 1 e pc_control $end
$var wire 32 j reg_addr [31:0] $end
$var wire 1 " rst $end
$var wire 32 k npc [31:0] $end
$var reg 32 l pc [31:0] $end
$upscope $end
$upscope $end
$scope module man $end
$var wire 1 ! clk $end
$var wire 8 m instr [7:0] $end
$var wire 10 n op [9:0] $end
$var reg 8 o trg [7:0] $end
$upscope $end
$scope module tcu1 $end
$var wire 1 ! clk $end
$var wire 1 3 fifo_empty $end
$var wire 8 p pop [7:0] $end
$var wire 1 " rst $end
$var reg 7 q amp [6:0] $end
$var reg 2 r cur_state [1:0] $end
$var reg 7 s next_amp [6:0] $end
$var reg 2 t next_state [1:0] $end
$var reg 7 u next_timer [6:0] $end
$var reg 1 % re $end
$var reg 7 v timer [6:0] $end
$upscope $end
$scope module tcu2 $end
$var wire 1 ! clk $end
$var wire 1 2 fifo_empty $end
$var wire 8 w pop [7:0] $end
$var wire 1 " rst $end
$var reg 7 x amp [6:0] $end
$var reg 2 y cur_state [1:0] $end
$var reg 7 z next_amp [6:0] $end
$var reg 2 { next_state [1:0] $end
$var reg 7 | next_timer [6:0] $end
$var reg 1 $ re $end
$var reg 7 } timer [6:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 }
b0 |
bx {
b0 z
b0 y
b0 x
bx w
b0 v
b0 u
bx t
b0 s
b0 r
b0 q
bx p
b0 o
b0 n
bx m
b0 l
b1 k
b0 j
bx i
bx h
b0 g
b0 f
0e
bx d
b0 c
b0 b
bx a
x`
bx _
bx ^
0]
bx \
x[
xZ
b0 Y
bx X
bx W
bx V
bx U
bx T
b0 S
bx R
0Q
xP
bx O
bx N
xM
1L
xK
bx J
bx I
0H
bx G
xF
xE
b0 D
bx C
bx B
bx A
bx @
bx ?
b0 >
bx =
0<
x;
bx :
bx 9
x8
17
06
05
14
x3
x2
x1
x0
x/
x.
x-
x,
x+
x*
bx )
b0 (
bx '
bx &
0%
0$
b0 #
0"
0!
$end
#1
1;
13
0F
12
1K
01
1`
00
0E
0Z
0-
0,
b0 J
b0 9
b0 ?
b0 C
b0 I
b0 :
b0 @
b0 B
b0 G
0/
0+
b0 _
b0 N
b0 T
b0 X
b0 ^
b0 O
b0 U
b0 W
b0 \
0.
0*
b1 n
0P
0[
b1 (
b1 b
0M
18
b111 m
b1 a
b10000000000000000000000000111 )
b10000000000000000000000000111 d
b10000000000000000000000000111 h
b0 i
b0xxxxxxx #
b0xxxxxxx >
b0xxxxxxx D
b0xxxxxxx S
b0xxxxxxx Y
b0xxxxxxx o
1!
07
0L
1"
#2
0!
17
1L
0"
#3
1<
03
0K
1]
0H
b1 g
b1 J
b1 9
b1 ?
b1 C
b1 I
1$
b0 {
bx y
1%
b0 t
bx r
b10000111 '
b10000111 =
b10000111 A
b10000111 p
b10 k
b1 c
b1 l
b10000111 #
b10000111 >
b10000111 D
b10000111 S
b10000111 Y
b10000111 o
1!
#4
0!
#5
b10 g
b10 9
b10 ?
b10 C
b10 I
b1 J
b1 :
b1 @
b1 B
b1 G
b0 r
b0 y
1*
b11 k
b10 c
b10 l
b0 n
b0 (
b0 b
b10 m
b0 a
b10 )
b10 d
b10 h
b1 i
1!
#6
0!
#7
b10 '
b10 =
b10 A
b10 p
0<
b11 g
b10 :
b10 @
b10 B
b10 G
b1 J
b11 9
b11 ?
b11 C
b11 I
b111 s
0%
b1 t
b100 k
b11 c
b11 l
b1 n
b1 (
b1 b
b101 m
b1 a
b10 #
b10 >
b10 D
b10 S
b10 Y
b10 o
b10000000000000000000000000101 )
b10000000000000000000000000101 d
b10000000000000000000000000101 h
b10 i
1!
#8
0!
#9
b100 g
b10 J
b100 9
b100 ?
b100 C
b100 I
b1 r
b10 t
b1 u
b111 q
b101 k
b100 c
b100 l
b11 n
b11 (
b11 b
b11100 m
b11 a
b110000000000000000000000011100 )
b110000000000000000000000011100 d
b110000000000000000000000011100 h
b11 i
b10000101 #
b10000101 >
b10000101 D
b10000101 S
b10000101 Y
b10000101 o
1!
#10
0!
#11
1<
b101 g
b11 J
b101 9
b101 ?
b101 C
b101 I
b1 v
1%
b10 r
b110 k
b101 c
b101 l
b100 n
b100 (
b100 b
b11011 m
b100 a
b10011100 #
b10011100 >
b10011100 D
b10011100 S
b10011100 Y
b10011100 o
b1000000000000000000000000011011 )
b1000000000000000000000000011011 d
b1000000000000000000000000011011 h
b100 i
1!
#12
0!
#13
b110 g
b110 9
b110 ?
b110 C
b110 I
b11 J
b11 :
b11 @
b11 B
b11 G
b0 t
b0 u
b111 k
b110 c
b110 l
b101 n
1P
0;
b101 (
b101 b
1M
08
b11010 m
b101 a
b1011000000000000000000000011010 )
b1011000000000000000000000011010 d
b1011000000000000000000000011010 h
b101 i
b11011 #
b11011 >
b11011 D
b11011 S
b11011 Y
b11011 o
1!
#14
0!
#15
1Q
0]
02
0`
b10011100 '
b10011100 =
b10011100 A
b10011100 p
b111 g
b10 J
b100 :
b100 @
b100 B
b100 G
b0 v
b0 r
b10011010 &
b10011010 R
b10011010 V
b10011010 w
0*
b1 _
b1 N
b1 T
b1 X
b1 ^
b1000 k
b111 c
b111 l
b110 n
b110 (
b110 b
b11001 m
b110 a
b10011010 #
b10011010 >
b10011010 D
b10011010 S
b10011010 Y
b10011010 o
b1101000000000000000000000011001 )
b1101000000000000000000000011001 d
b1101000000000000000000000011001 h
b110 i
1!
#16
0!
#17
0<
0Q
b1000 g
b1 J
b101 :
b101 @
b101 B
b101 G
0%
b1 t
b11100 s
0$
b1 {
b11010 z
b10 N
b10 T
b10 X
b10 ^
b1 _
b1 O
b1 U
b1 W
b1 \
b1001 k
b1000 c
b1000 l
b111 n
b111 (
b111 b
b11000 m
b111 a
b1111000000000000000000000011000 )
b1111000000000000000000000011000 d
b1111000000000000000000000011000 h
b111 i
b11001 #
b11001 >
b11001 D
b11001 S
b11001 Y
b11001 o
1!
#18
0!
#19
b1001 g
b11010 x
b1 y
b11100 q
b1 r
b10 _
b11 N
b11 T
b11 X
b11 ^
b1010 k
b1001 c
b1001 l
b1000 n
b1000 (
b1000 b
b10111 m
b1000 a
b10011000 #
b10011000 >
b10011000 D
b10011000 S
b10011000 Y
b10011000 o
b10001000000000000000000000010111 )
b10001000000000000000000000010111 d
b10001000000000000000000000010111 h
b1000 i
1!
#20
0!
#21
1<
1Q
b1010 g
1%
b0 t
1$
b0 {
b11 _
b100 N
b100 T
b100 X
b100 ^
b1011 k
b1010 c
b1010 l
b1001 n
b1001 (
b1001 b
b10110 m
b1001 a
b10011000000000000000000000010110 )
b10011000000000000000000000010110 d
b10011000000000000000000000010110 h
b1001 i
b10111 #
b10111 >
b10111 D
b10111 S
b10111 Y
b10111 o
1!
#22
0!
#23
0<
1H
13
1K
bx '
bx =
bx A
bx p
b10011000 &
b10011000 R
b10011000 V
b10011000 w
b1011 g
b0 J
b110 :
b110 @
b110 B
b110 G
b0 y
b0 r
b10 O
b10 U
b10 W
b10 \
b11 _
b101 N
b101 T
b101 X
b101 ^
b1100 k
b1011 c
b1011 l
b0 n
xP
x;
b0 (
b0 b
xM
x8
bx m
bx a
b10010110 #
b10010110 >
b10010110 D
b10010110 S
b10010110 Y
b10010110 o
bx )
bx d
bx h
b1010 i
1!
#24
0!
#25
0Q
b1100 g
0$
b1 {
b11000 z
b10 _
b11 O
b11 U
b11 W
b11 \
b1101 k
b1100 c
b1100 l
b1011 i
b0xxxxxxx #
b0xxxxxxx >
b0xxxxxxx D
b0xxxxxxx S
b0xxxxxxx Y
b0xxxxxxx o
1!
#26
0!
#27
b1101 g
b11000 x
b1 y
b1110 k
b1101 c
b1101 l
b1100 i
1!
#28
0!
#29
1Q
b1110 g
1$
b0 {
b1111 k
b1110 c
b1110 l
b1101 i
1!
#30
0!
#31
b10010110 &
b10010110 R
b10010110 V
b10010110 w
b1111 g
b0 y
b1 _
b100 O
b100 U
b100 W
b100 \
b10000 k
b1111 c
b1111 l
b1110 i
1!
#32
0!
#33
12
1`
0Q
bx &
bx R
bx V
bx w
b10000 g
0$
b1 {
b10110 z
b0 _
b101 O
b101 U
b101 W
b101 \
b10001 k
b10000 c
b10000 l
b1111 i
1!
#34
0!
#35
1]
b10001 g
b10110 x
1$
b0 {
b1 y
b10010 k
b10001 c
b10001 l
b10000 i
1!
#36
0!
#37
b10010 g
b0 y
b10011 k
b10010 c
b10010 l
b10001 i
1!
#38
0!
#39
b10011 g
b10100 k
b10011 c
b10011 l
b10010 i
1!
#40
0!
#41
b10100 g
b10101 k
b10100 c
b10100 l
b10011 i
1!
#42
0!
#43
b10101 g
b10110 k
b10101 c
b10101 l
b10100 i
1!
#44
0!
#45
b10110 g
b10111 k
b10110 c
b10110 l
b10101 i
1!
#46
0!
#47
b10111 g
b11000 k
b10111 c
b10111 l
b10110 i
1!
#48
0!
#49
b11000 g
b11001 k
b11000 c
b11000 l
b10111 i
1!
#50
0!
#51
b11001 g
b11010 k
b11001 c
b11001 l
b11000 i
1!
#52
0!
#53
b11010 g
b11011 k
b11010 c
b11010 l
b11001 i
1!
#54
0!
#55
b11011 g
b11100 k
b11011 c
b11011 l
b11010 i
1!
#56
0!
#57
b11100 g
b11101 k
b11100 c
b11100 l
b11011 i
1!
#58
0!
#59
b11101 g
b11110 k
b11101 c
b11101 l
b11100 i
1!
#60
0!
#61
b11110 g
b11111 k
b11110 c
b11110 l
b11101 i
1!
#62
0!
#63
b11111 g
b100000 k
b11111 c
b11111 l
b11110 i
1!
#64
0!
#65
b100000 g
b100001 k
b100000 c
b100000 l
b11111 i
1!
#66
0!
#67
b100001 g
b100010 k
b100001 c
b100001 l
b100000 i
1!
#68
0!
#69
b100010 g
b100011 k
b100010 c
b100010 l
b100001 i
1!
#70
0!
#71
b100011 g
b100100 k
b100011 c
b100011 l
b100010 i
1!
#72
0!
#73
b100100 g
b100101 k
b100100 c
b100100 l
b100011 i
1!
#74
0!
#75
b100101 g
b100110 k
b100101 c
b100101 l
b100100 i
1!
#76
0!
#77
b100110 g
b100111 k
b100110 c
b100110 l
b100101 i
1!
#78
0!
#79
b100111 g
b101000 k
b100111 c
b100111 l
b100110 i
1!
#80
0!
#81
b101000 g
b101001 k
b101000 c
b101000 l
b100111 i
1!
#82
0!
#83
b101001 g
b101010 k
b101001 c
b101001 l
b101000 i
1!
#84
0!
#85
b101010 g
b101011 k
b101010 c
b101010 l
b101001 i
1!
#86
0!
#87
b101011 g
b101100 k
b101011 c
b101011 l
b101010 i
1!
#88
0!
#89
b101100 g
b101101 k
b101100 c
b101100 l
b101011 i
1!
#90
0!
#91
b101101 g
b101110 k
b101101 c
b101101 l
b101100 i
1!
#92
0!
#93
b101110 g
b101111 k
b101110 c
b101110 l
b101101 i
1!
#94
0!
#95
b101111 g
b110000 k
b101111 c
b101111 l
b101110 i
1!
#96
0!
#97
b110000 g
b110001 k
b110000 c
b110000 l
b101111 i
1!
#98
0!
#99
b110001 g
b110010 k
b110001 c
b110001 l
b110000 i
1!
#100
0!
#101
b110010 g
b110011 k
b110010 c
b110010 l
b110001 i
1!
#102
0!
