
stm32f4xx_drives.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001a8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000008b0  080001a8  080001a8  000101a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000a58  08000a60  00010a60  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000a58  08000a58  00010a60  2**0
                  CONTENTS
  4 .ARM          00000000  08000a58  08000a58  00010a60  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000a58  08000a60  00010a60  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000a58  08000a58  00010a58  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000a5c  08000a5c  00010a5c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  00010a60  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00010a60  2**0
                  CONTENTS
 10 .bss          0000001c  20000000  20000000  00020000  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000001c  2000001c  00020000  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00010a60  2**0
                  CONTENTS, READONLY
 13 .debug_info   00000ae0  00000000  00000000  00010a90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000002af  00000000  00000000  00011570  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000000c8  00000000  00000000  00011820  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000000a0  00000000  00000000  000118e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00001e46  00000000  00000000  00011988  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00000fd2  00000000  00000000  000137ce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0000856d  00000000  00000000  000147a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0001cd0d  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00000288  00000000  00000000  0001cd60  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a8 <__do_global_dtors_aux>:
 80001a8:	b510      	push	{r4, lr}
 80001aa:	4c05      	ldr	r4, [pc, #20]	; (80001c0 <__do_global_dtors_aux+0x18>)
 80001ac:	7823      	ldrb	r3, [r4, #0]
 80001ae:	b933      	cbnz	r3, 80001be <__do_global_dtors_aux+0x16>
 80001b0:	4b04      	ldr	r3, [pc, #16]	; (80001c4 <__do_global_dtors_aux+0x1c>)
 80001b2:	b113      	cbz	r3, 80001ba <__do_global_dtors_aux+0x12>
 80001b4:	4804      	ldr	r0, [pc, #16]	; (80001c8 <__do_global_dtors_aux+0x20>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	2301      	movs	r3, #1
 80001bc:	7023      	strb	r3, [r4, #0]
 80001be:	bd10      	pop	{r4, pc}
 80001c0:	20000000 	.word	0x20000000
 80001c4:	00000000 	.word	0x00000000
 80001c8:	08000a40 	.word	0x08000a40

080001cc <frame_dummy>:
 80001cc:	b508      	push	{r3, lr}
 80001ce:	4b03      	ldr	r3, [pc, #12]	; (80001dc <frame_dummy+0x10>)
 80001d0:	b11b      	cbz	r3, 80001da <frame_dummy+0xe>
 80001d2:	4903      	ldr	r1, [pc, #12]	; (80001e0 <frame_dummy+0x14>)
 80001d4:	4803      	ldr	r0, [pc, #12]	; (80001e4 <frame_dummy+0x18>)
 80001d6:	f3af 8000 	nop.w
 80001da:	bd08      	pop	{r3, pc}
 80001dc:	00000000 	.word	0x00000000
 80001e0:	20000004 	.word	0x20000004
 80001e4:	08000a40 	.word	0x08000a40

080001e8 <delay>:
#define HIGH 1
#define LOW 0
#define BTN_PRESSED LOW

void delay(void)
{
 80001e8:	b480      	push	{r7}
 80001ea:	b083      	sub	sp, #12
 80001ec:	af00      	add	r7, sp, #0
	for(uint32_t i =0;i<500000/2;i++);
 80001ee:	2300      	movs	r3, #0
 80001f0:	607b      	str	r3, [r7, #4]
 80001f2:	e002      	b.n	80001fa <delay+0x12>
 80001f4:	687b      	ldr	r3, [r7, #4]
 80001f6:	3301      	adds	r3, #1
 80001f8:	607b      	str	r3, [r7, #4]
 80001fa:	687b      	ldr	r3, [r7, #4]
 80001fc:	4a04      	ldr	r2, [pc, #16]	; (8000210 <delay+0x28>)
 80001fe:	4293      	cmp	r3, r2
 8000200:	d9f8      	bls.n	80001f4 <delay+0xc>
}
 8000202:	bf00      	nop
 8000204:	bf00      	nop
 8000206:	370c      	adds	r7, #12
 8000208:	46bd      	mov	sp, r7
 800020a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800020e:	4770      	bx	lr
 8000210:	0003d08f 	.word	0x0003d08f

08000214 <main>:
int main(void)
{
 8000214:	b580      	push	{r7, lr}
 8000216:	b086      	sub	sp, #24
 8000218:	af00      	add	r7, sp, #0
    /* Loop forever */
	GPIO_Handle_t GpioLed,GPIOBtn;

	memset(&GpioLed,0,sizeof(GpioLed));
 800021a:	f107 030c 	add.w	r3, r7, #12
 800021e:	220c      	movs	r2, #12
 8000220:	2100      	movs	r1, #0
 8000222:	4618      	mov	r0, r3
 8000224:	f000 fc04 	bl	8000a30 <memset>
	memset(&GPIOBtn,0,sizeof(GpioLed));
 8000228:	463b      	mov	r3, r7
 800022a:	220c      	movs	r2, #12
 800022c:	2100      	movs	r1, #0
 800022e:	4618      	mov	r0, r3
 8000230:	f000 fbfe 	bl	8000a30 <memset>

	// this si the led gpio configuration
	GpioLed.pGPIOx = GPIOD;
 8000234:	4b18      	ldr	r3, [pc, #96]	; (8000298 <main+0x84>)
 8000236:	60fb      	str	r3, [r7, #12]
	GpioLed.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_12;
 8000238:	230c      	movs	r3, #12
 800023a:	743b      	strb	r3, [r7, #16]
	GpioLed.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_OUT;
 800023c:	2301      	movs	r3, #1
 800023e:	747b      	strb	r3, [r7, #17]
	GpioLed.GPIO_PinConfig.GPIO_PinSpeed= GPIO_SPEED_LOW;
 8000240:	2300      	movs	r3, #0
 8000242:	74bb      	strb	r3, [r7, #18]
	GpioLed.GPIO_PinConfig.GPIO_PinOPType = GPIO_OP_TYPE_PP;
 8000244:	2300      	movs	r3, #0
 8000246:	753b      	strb	r3, [r7, #20]
	GpioLed.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_NO_PUPD;
 8000248:	2300      	movs	r3, #0
 800024a:	74fb      	strb	r3, [r7, #19]

	GPIO_PeriClockControl(GPIOD, ENABLE);
 800024c:	2101      	movs	r1, #1
 800024e:	4812      	ldr	r0, [pc, #72]	; (8000298 <main+0x84>)
 8000250:	f000 f85e 	bl	8000310 <GPIO_PeriClockControl>

	GPIO_Init(&GpioLed);
 8000254:	f107 030c 	add.w	r3, r7, #12
 8000258:	4618      	mov	r0, r3
 800025a:	f000 f941 	bl	80004e0 <GPIO_Init>

	GPIOBtn.pGPIOx = GPIOD;
 800025e:	4b0e      	ldr	r3, [pc, #56]	; (8000298 <main+0x84>)
 8000260:	603b      	str	r3, [r7, #0]
	GPIOBtn.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_5;
 8000262:	2305      	movs	r3, #5
 8000264:	713b      	strb	r3, [r7, #4]
	GPIOBtn.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_IT_FT;
 8000266:	2304      	movs	r3, #4
 8000268:	717b      	strb	r3, [r7, #5]
	GPIOBtn.GPIO_PinConfig.GPIO_PinSpeed= GPIO_SPEED_FAST;
 800026a:	2302      	movs	r3, #2
 800026c:	71bb      	strb	r3, [r7, #6]
	GPIOBtn.GPIO_PinConfig.GPIO_PinOPType = GPIO_OP_TYPE_PP;
 800026e:	2300      	movs	r3, #0
 8000270:	723b      	strb	r3, [r7, #8]
	GPIOBtn.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_PIN_PU;
 8000272:	2301      	movs	r3, #1
 8000274:	71fb      	strb	r3, [r7, #7]

	GPIO_PeriClockControl(GPIOD, ENABLE);
 8000276:	2101      	movs	r1, #1
 8000278:	4807      	ldr	r0, [pc, #28]	; (8000298 <main+0x84>)
 800027a:	f000 f849 	bl	8000310 <GPIO_PeriClockControl>

	GPIO_Init(&GPIOBtn);
 800027e:	463b      	mov	r3, r7
 8000280:	4618      	mov	r0, r3
 8000282:	f000 f92d 	bl	80004e0 <GPIO_Init>

	// IRQ Configuration
	GPIO_IRQPriorityConfig(IRQ_NO_EXTI9_5, NVIC_IRQ_PRI15);
 8000286:	210f      	movs	r1, #15
 8000288:	2017      	movs	r0, #23
 800028a:	f000 fb63 	bl	8000954 <GPIO_IRQPriorityConfig>
	GPIO_IRQConfig(IRQ_NO_EXTI9_5, ENABLE);
 800028e:	2101      	movs	r1, #1
 8000290:	2017      	movs	r0, #23
 8000292:	f000 fad9 	bl	8000848 <GPIO_IRQConfig>

	// implement the ISR from the sartup file

	while(1);
 8000296:	e7fe      	b.n	8000296 <main+0x82>
 8000298:	40020c00 	.word	0x40020c00

0800029c <EXTI9_5_IRQHandler>:
	return 0;
}

void EXTI9_5_IRQHandler(void)
{
 800029c:	b580      	push	{r7, lr}
 800029e:	af00      	add	r7, sp, #0
	delay();
 80002a0:	f7ff ffa2 	bl	80001e8 <delay>
	GPIO_IRQHandling(GPIO_PIN_NO_5);
 80002a4:	2005      	movs	r0, #5
 80002a6:	f000 fb7f 	bl	80009a8 <GPIO_IRQHandling>
	GPIO_ToggleOutputPin(GPIOD, GPIO_PIN_NO_12);
 80002aa:	210c      	movs	r1, #12
 80002ac:	4802      	ldr	r0, [pc, #8]	; (80002b8 <EXTI9_5_IRQHandler+0x1c>)
 80002ae:	f000 fab5 	bl	800081c <GPIO_ToggleOutputPin>
}
 80002b2:	bf00      	nop
 80002b4:	bd80      	pop	{r7, pc}
 80002b6:	bf00      	nop
 80002b8:	40020c00 	.word	0x40020c00

080002bc <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80002bc:	480d      	ldr	r0, [pc, #52]	; (80002f4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80002be:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80002c0:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80002c4:	480c      	ldr	r0, [pc, #48]	; (80002f8 <LoopForever+0x6>)
  ldr r1, =_edata
 80002c6:	490d      	ldr	r1, [pc, #52]	; (80002fc <LoopForever+0xa>)
  ldr r2, =_sidata
 80002c8:	4a0d      	ldr	r2, [pc, #52]	; (8000300 <LoopForever+0xe>)
  movs r3, #0
 80002ca:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80002cc:	e002      	b.n	80002d4 <LoopCopyDataInit>

080002ce <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80002ce:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80002d0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80002d2:	3304      	adds	r3, #4

080002d4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80002d4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80002d6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80002d8:	d3f9      	bcc.n	80002ce <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80002da:	4a0a      	ldr	r2, [pc, #40]	; (8000304 <LoopForever+0x12>)
  ldr r4, =_ebss
 80002dc:	4c0a      	ldr	r4, [pc, #40]	; (8000308 <LoopForever+0x16>)
  movs r3, #0
 80002de:	2300      	movs	r3, #0
  b LoopFillZerobss
 80002e0:	e001      	b.n	80002e6 <LoopFillZerobss>

080002e2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80002e2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80002e4:	3204      	adds	r2, #4

080002e6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80002e6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80002e8:	d3fb      	bcc.n	80002e2 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80002ea:	f000 fb7d 	bl	80009e8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80002ee:	f7ff ff91 	bl	8000214 <main>

080002f2 <LoopForever>:

LoopForever:
    b LoopForever
 80002f2:	e7fe      	b.n	80002f2 <LoopForever>
  ldr   r0, =_estack
 80002f4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80002f8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80002fc:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 8000300:	08000a60 	.word	0x08000a60
  ldr r2, =_sbss
 8000304:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 8000308:	2000001c 	.word	0x2000001c

0800030c <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800030c:	e7fe      	b.n	800030c <ADC_IRQHandler>
	...

08000310 <GPIO_PeriClockControl>:
 * @Note			-  None
 *
 *
 *************************************** */

void GPIO_PeriClockControl(GPIO_RegDef_t *pGPIOx, uint8_t EnorDi) {
 8000310:	b480      	push	{r7}
 8000312:	b083      	sub	sp, #12
 8000314:	af00      	add	r7, sp, #0
 8000316:	6078      	str	r0, [r7, #4]
 8000318:	460b      	mov	r3, r1
 800031a:	70fb      	strb	r3, [r7, #3]
	if (EnorDi == ENABLE) {
 800031c:	78fb      	ldrb	r3, [r7, #3]
 800031e:	2b01      	cmp	r3, #1
 8000320:	d162      	bne.n	80003e8 <GPIO_PeriClockControl+0xd8>
		if (pGPIOx == GPIOA) {
 8000322:	687b      	ldr	r3, [r7, #4]
 8000324:	4a64      	ldr	r2, [pc, #400]	; (80004b8 <GPIO_PeriClockControl+0x1a8>)
 8000326:	4293      	cmp	r3, r2
 8000328:	d106      	bne.n	8000338 <GPIO_PeriClockControl+0x28>
			GPIOA_PCLK_EN();
 800032a:	4b64      	ldr	r3, [pc, #400]	; (80004bc <GPIO_PeriClockControl+0x1ac>)
 800032c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800032e:	4a63      	ldr	r2, [pc, #396]	; (80004bc <GPIO_PeriClockControl+0x1ac>)
 8000330:	f043 0301 	orr.w	r3, r3, #1
 8000334:	6313      	str	r3, [r2, #48]	; 0x30
			GPIOH_PCLK_DI();
		} else if (pGPIOx == GPIOI) {
			GPIOI_PCLK_DI();
		}
	}
}
 8000336:	e0b9      	b.n	80004ac <GPIO_PeriClockControl+0x19c>
		} else if (pGPIOx == GPIOB) {
 8000338:	687b      	ldr	r3, [r7, #4]
 800033a:	4a61      	ldr	r2, [pc, #388]	; (80004c0 <GPIO_PeriClockControl+0x1b0>)
 800033c:	4293      	cmp	r3, r2
 800033e:	d106      	bne.n	800034e <GPIO_PeriClockControl+0x3e>
			GPIOB_PCLK_EN();
 8000340:	4b5e      	ldr	r3, [pc, #376]	; (80004bc <GPIO_PeriClockControl+0x1ac>)
 8000342:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000344:	4a5d      	ldr	r2, [pc, #372]	; (80004bc <GPIO_PeriClockControl+0x1ac>)
 8000346:	f043 0302 	orr.w	r3, r3, #2
 800034a:	6313      	str	r3, [r2, #48]	; 0x30
}
 800034c:	e0ae      	b.n	80004ac <GPIO_PeriClockControl+0x19c>
		} else if (pGPIOx == GPIOC) {
 800034e:	687b      	ldr	r3, [r7, #4]
 8000350:	4a5c      	ldr	r2, [pc, #368]	; (80004c4 <GPIO_PeriClockControl+0x1b4>)
 8000352:	4293      	cmp	r3, r2
 8000354:	d106      	bne.n	8000364 <GPIO_PeriClockControl+0x54>
			GPIOC_PCLK_EN();
 8000356:	4b59      	ldr	r3, [pc, #356]	; (80004bc <GPIO_PeriClockControl+0x1ac>)
 8000358:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800035a:	4a58      	ldr	r2, [pc, #352]	; (80004bc <GPIO_PeriClockControl+0x1ac>)
 800035c:	f043 0304 	orr.w	r3, r3, #4
 8000360:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000362:	e0a3      	b.n	80004ac <GPIO_PeriClockControl+0x19c>
		} else if (pGPIOx == GPIOD) {
 8000364:	687b      	ldr	r3, [r7, #4]
 8000366:	4a58      	ldr	r2, [pc, #352]	; (80004c8 <GPIO_PeriClockControl+0x1b8>)
 8000368:	4293      	cmp	r3, r2
 800036a:	d106      	bne.n	800037a <GPIO_PeriClockControl+0x6a>
			GPIOD_PCLK_EN();
 800036c:	4b53      	ldr	r3, [pc, #332]	; (80004bc <GPIO_PeriClockControl+0x1ac>)
 800036e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000370:	4a52      	ldr	r2, [pc, #328]	; (80004bc <GPIO_PeriClockControl+0x1ac>)
 8000372:	f043 0308 	orr.w	r3, r3, #8
 8000376:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000378:	e098      	b.n	80004ac <GPIO_PeriClockControl+0x19c>
		} else if (pGPIOx == GPIOE) {
 800037a:	687b      	ldr	r3, [r7, #4]
 800037c:	4a53      	ldr	r2, [pc, #332]	; (80004cc <GPIO_PeriClockControl+0x1bc>)
 800037e:	4293      	cmp	r3, r2
 8000380:	d106      	bne.n	8000390 <GPIO_PeriClockControl+0x80>
			GPIOE_PCLK_EN();
 8000382:	4b4e      	ldr	r3, [pc, #312]	; (80004bc <GPIO_PeriClockControl+0x1ac>)
 8000384:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000386:	4a4d      	ldr	r2, [pc, #308]	; (80004bc <GPIO_PeriClockControl+0x1ac>)
 8000388:	f043 0310 	orr.w	r3, r3, #16
 800038c:	6313      	str	r3, [r2, #48]	; 0x30
}
 800038e:	e08d      	b.n	80004ac <GPIO_PeriClockControl+0x19c>
		} else if (pGPIOx == GPIOF) {
 8000390:	687b      	ldr	r3, [r7, #4]
 8000392:	4a4f      	ldr	r2, [pc, #316]	; (80004d0 <GPIO_PeriClockControl+0x1c0>)
 8000394:	4293      	cmp	r3, r2
 8000396:	d106      	bne.n	80003a6 <GPIO_PeriClockControl+0x96>
			GPIOF_PCLK_EN();
 8000398:	4b48      	ldr	r3, [pc, #288]	; (80004bc <GPIO_PeriClockControl+0x1ac>)
 800039a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800039c:	4a47      	ldr	r2, [pc, #284]	; (80004bc <GPIO_PeriClockControl+0x1ac>)
 800039e:	f043 0320 	orr.w	r3, r3, #32
 80003a2:	6313      	str	r3, [r2, #48]	; 0x30
}
 80003a4:	e082      	b.n	80004ac <GPIO_PeriClockControl+0x19c>
		} else if (pGPIOx == GPIOG) {
 80003a6:	687b      	ldr	r3, [r7, #4]
 80003a8:	4a4a      	ldr	r2, [pc, #296]	; (80004d4 <GPIO_PeriClockControl+0x1c4>)
 80003aa:	4293      	cmp	r3, r2
 80003ac:	d106      	bne.n	80003bc <GPIO_PeriClockControl+0xac>
			GPIOG_PCLK_EN();
 80003ae:	4b43      	ldr	r3, [pc, #268]	; (80004bc <GPIO_PeriClockControl+0x1ac>)
 80003b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80003b2:	4a42      	ldr	r2, [pc, #264]	; (80004bc <GPIO_PeriClockControl+0x1ac>)
 80003b4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80003b8:	6313      	str	r3, [r2, #48]	; 0x30
}
 80003ba:	e077      	b.n	80004ac <GPIO_PeriClockControl+0x19c>
		} else if (pGPIOx == GPIOH) {
 80003bc:	687b      	ldr	r3, [r7, #4]
 80003be:	4a46      	ldr	r2, [pc, #280]	; (80004d8 <GPIO_PeriClockControl+0x1c8>)
 80003c0:	4293      	cmp	r3, r2
 80003c2:	d106      	bne.n	80003d2 <GPIO_PeriClockControl+0xc2>
			GPIOH_PCLK_EN();
 80003c4:	4b3d      	ldr	r3, [pc, #244]	; (80004bc <GPIO_PeriClockControl+0x1ac>)
 80003c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80003c8:	4a3c      	ldr	r2, [pc, #240]	; (80004bc <GPIO_PeriClockControl+0x1ac>)
 80003ca:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80003ce:	6313      	str	r3, [r2, #48]	; 0x30
}
 80003d0:	e06c      	b.n	80004ac <GPIO_PeriClockControl+0x19c>
		} else if (pGPIOx == GPIOI) {
 80003d2:	687b      	ldr	r3, [r7, #4]
 80003d4:	4a41      	ldr	r2, [pc, #260]	; (80004dc <GPIO_PeriClockControl+0x1cc>)
 80003d6:	4293      	cmp	r3, r2
 80003d8:	d168      	bne.n	80004ac <GPIO_PeriClockControl+0x19c>
			GPIOI_PCLK_EN();
 80003da:	4b38      	ldr	r3, [pc, #224]	; (80004bc <GPIO_PeriClockControl+0x1ac>)
 80003dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80003de:	4a37      	ldr	r2, [pc, #220]	; (80004bc <GPIO_PeriClockControl+0x1ac>)
 80003e0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80003e4:	6313      	str	r3, [r2, #48]	; 0x30
}
 80003e6:	e061      	b.n	80004ac <GPIO_PeriClockControl+0x19c>
		if (pGPIOx == GPIOA) {
 80003e8:	687b      	ldr	r3, [r7, #4]
 80003ea:	4a33      	ldr	r2, [pc, #204]	; (80004b8 <GPIO_PeriClockControl+0x1a8>)
 80003ec:	4293      	cmp	r3, r2
 80003ee:	d106      	bne.n	80003fe <GPIO_PeriClockControl+0xee>
			GPIOA_PCLK_DI();
 80003f0:	4b32      	ldr	r3, [pc, #200]	; (80004bc <GPIO_PeriClockControl+0x1ac>)
 80003f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80003f4:	4a31      	ldr	r2, [pc, #196]	; (80004bc <GPIO_PeriClockControl+0x1ac>)
 80003f6:	f023 0301 	bic.w	r3, r3, #1
 80003fa:	6313      	str	r3, [r2, #48]	; 0x30
}
 80003fc:	e056      	b.n	80004ac <GPIO_PeriClockControl+0x19c>
		} else if (pGPIOx == GPIOB) {
 80003fe:	687b      	ldr	r3, [r7, #4]
 8000400:	4a2f      	ldr	r2, [pc, #188]	; (80004c0 <GPIO_PeriClockControl+0x1b0>)
 8000402:	4293      	cmp	r3, r2
 8000404:	d106      	bne.n	8000414 <GPIO_PeriClockControl+0x104>
			GPIOB_PCLK_DI();
 8000406:	4b2d      	ldr	r3, [pc, #180]	; (80004bc <GPIO_PeriClockControl+0x1ac>)
 8000408:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800040a:	4a2c      	ldr	r2, [pc, #176]	; (80004bc <GPIO_PeriClockControl+0x1ac>)
 800040c:	f023 0302 	bic.w	r3, r3, #2
 8000410:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000412:	e04b      	b.n	80004ac <GPIO_PeriClockControl+0x19c>
		} else if (pGPIOx == GPIOC) {
 8000414:	687b      	ldr	r3, [r7, #4]
 8000416:	4a2b      	ldr	r2, [pc, #172]	; (80004c4 <GPIO_PeriClockControl+0x1b4>)
 8000418:	4293      	cmp	r3, r2
 800041a:	d106      	bne.n	800042a <GPIO_PeriClockControl+0x11a>
			GPIOC_PCLK_DI();
 800041c:	4b27      	ldr	r3, [pc, #156]	; (80004bc <GPIO_PeriClockControl+0x1ac>)
 800041e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000420:	4a26      	ldr	r2, [pc, #152]	; (80004bc <GPIO_PeriClockControl+0x1ac>)
 8000422:	f023 0304 	bic.w	r3, r3, #4
 8000426:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000428:	e040      	b.n	80004ac <GPIO_PeriClockControl+0x19c>
		} else if (pGPIOx == GPIOD) {
 800042a:	687b      	ldr	r3, [r7, #4]
 800042c:	4a26      	ldr	r2, [pc, #152]	; (80004c8 <GPIO_PeriClockControl+0x1b8>)
 800042e:	4293      	cmp	r3, r2
 8000430:	d106      	bne.n	8000440 <GPIO_PeriClockControl+0x130>
			GPIOD_PCLK_DI();
 8000432:	4b22      	ldr	r3, [pc, #136]	; (80004bc <GPIO_PeriClockControl+0x1ac>)
 8000434:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000436:	4a21      	ldr	r2, [pc, #132]	; (80004bc <GPIO_PeriClockControl+0x1ac>)
 8000438:	f023 0308 	bic.w	r3, r3, #8
 800043c:	6313      	str	r3, [r2, #48]	; 0x30
}
 800043e:	e035      	b.n	80004ac <GPIO_PeriClockControl+0x19c>
		} else if (pGPIOx == GPIOE) {
 8000440:	687b      	ldr	r3, [r7, #4]
 8000442:	4a22      	ldr	r2, [pc, #136]	; (80004cc <GPIO_PeriClockControl+0x1bc>)
 8000444:	4293      	cmp	r3, r2
 8000446:	d106      	bne.n	8000456 <GPIO_PeriClockControl+0x146>
			GPIOE_PCLK_DI();
 8000448:	4b1c      	ldr	r3, [pc, #112]	; (80004bc <GPIO_PeriClockControl+0x1ac>)
 800044a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800044c:	4a1b      	ldr	r2, [pc, #108]	; (80004bc <GPIO_PeriClockControl+0x1ac>)
 800044e:	f023 0310 	bic.w	r3, r3, #16
 8000452:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000454:	e02a      	b.n	80004ac <GPIO_PeriClockControl+0x19c>
		} else if (pGPIOx == GPIOF) {
 8000456:	687b      	ldr	r3, [r7, #4]
 8000458:	4a1d      	ldr	r2, [pc, #116]	; (80004d0 <GPIO_PeriClockControl+0x1c0>)
 800045a:	4293      	cmp	r3, r2
 800045c:	d106      	bne.n	800046c <GPIO_PeriClockControl+0x15c>
			GPIOF_PCLK_DI();
 800045e:	4b17      	ldr	r3, [pc, #92]	; (80004bc <GPIO_PeriClockControl+0x1ac>)
 8000460:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000462:	4a16      	ldr	r2, [pc, #88]	; (80004bc <GPIO_PeriClockControl+0x1ac>)
 8000464:	f023 0320 	bic.w	r3, r3, #32
 8000468:	6313      	str	r3, [r2, #48]	; 0x30
}
 800046a:	e01f      	b.n	80004ac <GPIO_PeriClockControl+0x19c>
		} else if (pGPIOx == GPIOG) {
 800046c:	687b      	ldr	r3, [r7, #4]
 800046e:	4a19      	ldr	r2, [pc, #100]	; (80004d4 <GPIO_PeriClockControl+0x1c4>)
 8000470:	4293      	cmp	r3, r2
 8000472:	d106      	bne.n	8000482 <GPIO_PeriClockControl+0x172>
			GPIOG_PCLK_DI();
 8000474:	4b11      	ldr	r3, [pc, #68]	; (80004bc <GPIO_PeriClockControl+0x1ac>)
 8000476:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000478:	4a10      	ldr	r2, [pc, #64]	; (80004bc <GPIO_PeriClockControl+0x1ac>)
 800047a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800047e:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000480:	e014      	b.n	80004ac <GPIO_PeriClockControl+0x19c>
		} else if (pGPIOx == GPIOH) {
 8000482:	687b      	ldr	r3, [r7, #4]
 8000484:	4a14      	ldr	r2, [pc, #80]	; (80004d8 <GPIO_PeriClockControl+0x1c8>)
 8000486:	4293      	cmp	r3, r2
 8000488:	d106      	bne.n	8000498 <GPIO_PeriClockControl+0x188>
			GPIOH_PCLK_DI();
 800048a:	4b0c      	ldr	r3, [pc, #48]	; (80004bc <GPIO_PeriClockControl+0x1ac>)
 800048c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800048e:	4a0b      	ldr	r2, [pc, #44]	; (80004bc <GPIO_PeriClockControl+0x1ac>)
 8000490:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8000494:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000496:	e009      	b.n	80004ac <GPIO_PeriClockControl+0x19c>
		} else if (pGPIOx == GPIOI) {
 8000498:	687b      	ldr	r3, [r7, #4]
 800049a:	4a10      	ldr	r2, [pc, #64]	; (80004dc <GPIO_PeriClockControl+0x1cc>)
 800049c:	4293      	cmp	r3, r2
 800049e:	d105      	bne.n	80004ac <GPIO_PeriClockControl+0x19c>
			GPIOI_PCLK_DI();
 80004a0:	4b06      	ldr	r3, [pc, #24]	; (80004bc <GPIO_PeriClockControl+0x1ac>)
 80004a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80004a4:	4a05      	ldr	r2, [pc, #20]	; (80004bc <GPIO_PeriClockControl+0x1ac>)
 80004a6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80004aa:	6313      	str	r3, [r2, #48]	; 0x30
}
 80004ac:	bf00      	nop
 80004ae:	370c      	adds	r7, #12
 80004b0:	46bd      	mov	sp, r7
 80004b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004b6:	4770      	bx	lr
 80004b8:	40020000 	.word	0x40020000
 80004bc:	40023800 	.word	0x40023800
 80004c0:	40020400 	.word	0x40020400
 80004c4:	40020800 	.word	0x40020800
 80004c8:	40020c00 	.word	0x40020c00
 80004cc:	40021000 	.word	0x40021000
 80004d0:	40021400 	.word	0x40021400
 80004d4:	40021800 	.word	0x40021800
 80004d8:	40021c00 	.word	0x40021c00
 80004dc:	40022000 	.word	0x40022000

080004e0 <GPIO_Init>:

/*
 * 	Init and Deint of the peripheral
 */
void GPIO_Init(GPIO_Handle_t *pGPIOHandle) {
 80004e0:	b480      	push	{r7}
 80004e2:	b087      	sub	sp, #28
 80004e4:	af00      	add	r7, sp, #0
 80004e6:	6078      	str	r0, [r7, #4]
	uint32_t temp = 0;
 80004e8:	2300      	movs	r3, #0
 80004ea:	617b      	str	r3, [r7, #20]
	// Configure the mode of the GPIO pin
	if (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode <= GPIO_MODE_ANALOG)
 80004ec:	687b      	ldr	r3, [r7, #4]
 80004ee:	795b      	ldrb	r3, [r3, #5]
 80004f0:	2b03      	cmp	r3, #3
 80004f2:	d81f      	bhi.n	8000534 <GPIO_Init+0x54>
	{
		//the non interrupt mode
		temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode
 80004f4:	687b      	ldr	r3, [r7, #4]
 80004f6:	795b      	ldrb	r3, [r3, #5]
 80004f8:	461a      	mov	r2, r3
				<< (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 80004fa:	687b      	ldr	r3, [r7, #4]
 80004fc:	791b      	ldrb	r3, [r3, #4]
 80004fe:	005b      	lsls	r3, r3, #1
 8000500:	fa02 f303 	lsl.w	r3, r2, r3
		temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode
 8000504:	617b      	str	r3, [r7, #20]
		pGPIOHandle->pGPIOx->MODER &= ~(0x03
 8000506:	687b      	ldr	r3, [r7, #4]
 8000508:	681b      	ldr	r3, [r3, #0]
 800050a:	681a      	ldr	r2, [r3, #0]
				<< pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber); // cleraing off the pin number before using it
 800050c:	687b      	ldr	r3, [r7, #4]
 800050e:	791b      	ldrb	r3, [r3, #4]
 8000510:	4619      	mov	r1, r3
 8000512:	2303      	movs	r3, #3
 8000514:	408b      	lsls	r3, r1
		pGPIOHandle->pGPIOx->MODER &= ~(0x03
 8000516:	43db      	mvns	r3, r3
 8000518:	4619      	mov	r1, r3
 800051a:	687b      	ldr	r3, [r7, #4]
 800051c:	681b      	ldr	r3, [r3, #0]
 800051e:	400a      	ands	r2, r1
 8000520:	601a      	str	r2, [r3, #0]
		pGPIOHandle->pGPIOx->MODER |= temp;			//setting
 8000522:	687b      	ldr	r3, [r7, #4]
 8000524:	681b      	ldr	r3, [r3, #0]
 8000526:	6819      	ldr	r1, [r3, #0]
 8000528:	687b      	ldr	r3, [r7, #4]
 800052a:	681b      	ldr	r3, [r3, #0]
 800052c:	697a      	ldr	r2, [r7, #20]
 800052e:	430a      	orrs	r2, r1
 8000530:	601a      	str	r2, [r3, #0]
 8000532:	e0ca      	b.n	80006ca <GPIO_Init+0x1ea>

	}
	else
	{
		// this is the interrupt mode
		if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_FT)
 8000534:	687b      	ldr	r3, [r7, #4]
 8000536:	795b      	ldrb	r3, [r3, #5]
 8000538:	2b04      	cmp	r3, #4
 800053a:	d117      	bne.n	800056c <GPIO_Init+0x8c>
		{
			//1. Configure the FTSR
			EXTI->FTSR |= (1<<pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800053c:	4b4a      	ldr	r3, [pc, #296]	; (8000668 <GPIO_Init+0x188>)
 800053e:	68db      	ldr	r3, [r3, #12]
 8000540:	687a      	ldr	r2, [r7, #4]
 8000542:	7912      	ldrb	r2, [r2, #4]
 8000544:	4611      	mov	r1, r2
 8000546:	2201      	movs	r2, #1
 8000548:	408a      	lsls	r2, r1
 800054a:	4611      	mov	r1, r2
 800054c:	4a46      	ldr	r2, [pc, #280]	; (8000668 <GPIO_Init+0x188>)
 800054e:	430b      	orrs	r3, r1
 8000550:	60d3      	str	r3, [r2, #12]
			// clear the corresponding RTSR bit
			EXTI->RTSR &= ~(1<<pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000552:	4b45      	ldr	r3, [pc, #276]	; (8000668 <GPIO_Init+0x188>)
 8000554:	689b      	ldr	r3, [r3, #8]
 8000556:	687a      	ldr	r2, [r7, #4]
 8000558:	7912      	ldrb	r2, [r2, #4]
 800055a:	4611      	mov	r1, r2
 800055c:	2201      	movs	r2, #1
 800055e:	408a      	lsls	r2, r1
 8000560:	43d2      	mvns	r2, r2
 8000562:	4611      	mov	r1, r2
 8000564:	4a40      	ldr	r2, [pc, #256]	; (8000668 <GPIO_Init+0x188>)
 8000566:	400b      	ands	r3, r1
 8000568:	6093      	str	r3, [r2, #8]
 800056a:	e035      	b.n	80005d8 <GPIO_Init+0xf8>
		}

		else if (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode==GPIO_MODE_IT_RT)
 800056c:	687b      	ldr	r3, [r7, #4]
 800056e:	795b      	ldrb	r3, [r3, #5]
 8000570:	2b05      	cmp	r3, #5
 8000572:	d117      	bne.n	80005a4 <GPIO_Init+0xc4>
		{
			//1. Configure the RTSR
			EXTI->RTSR |= (1<<pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000574:	4b3c      	ldr	r3, [pc, #240]	; (8000668 <GPIO_Init+0x188>)
 8000576:	689b      	ldr	r3, [r3, #8]
 8000578:	687a      	ldr	r2, [r7, #4]
 800057a:	7912      	ldrb	r2, [r2, #4]
 800057c:	4611      	mov	r1, r2
 800057e:	2201      	movs	r2, #1
 8000580:	408a      	lsls	r2, r1
 8000582:	4611      	mov	r1, r2
 8000584:	4a38      	ldr	r2, [pc, #224]	; (8000668 <GPIO_Init+0x188>)
 8000586:	430b      	orrs	r3, r1
 8000588:	6093      	str	r3, [r2, #8]
			// clear the corresponding FTSR bit
			EXTI->FTSR &= ~(1<<pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800058a:	4b37      	ldr	r3, [pc, #220]	; (8000668 <GPIO_Init+0x188>)
 800058c:	68db      	ldr	r3, [r3, #12]
 800058e:	687a      	ldr	r2, [r7, #4]
 8000590:	7912      	ldrb	r2, [r2, #4]
 8000592:	4611      	mov	r1, r2
 8000594:	2201      	movs	r2, #1
 8000596:	408a      	lsls	r2, r1
 8000598:	43d2      	mvns	r2, r2
 800059a:	4611      	mov	r1, r2
 800059c:	4a32      	ldr	r2, [pc, #200]	; (8000668 <GPIO_Init+0x188>)
 800059e:	400b      	ands	r3, r1
 80005a0:	60d3      	str	r3, [r2, #12]
 80005a2:	e019      	b.n	80005d8 <GPIO_Init+0xf8>
		}

		else if (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode==GPIO_MODE_IT_RFT)
 80005a4:	687b      	ldr	r3, [r7, #4]
 80005a6:	795b      	ldrb	r3, [r3, #5]
 80005a8:	2b06      	cmp	r3, #6
 80005aa:	d115      	bne.n	80005d8 <GPIO_Init+0xf8>
		{
			//1. Configure bothh RTSR and FTSR
			EXTI->FTSR |= (1<<pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80005ac:	4b2e      	ldr	r3, [pc, #184]	; (8000668 <GPIO_Init+0x188>)
 80005ae:	68db      	ldr	r3, [r3, #12]
 80005b0:	687a      	ldr	r2, [r7, #4]
 80005b2:	7912      	ldrb	r2, [r2, #4]
 80005b4:	4611      	mov	r1, r2
 80005b6:	2201      	movs	r2, #1
 80005b8:	408a      	lsls	r2, r1
 80005ba:	4611      	mov	r1, r2
 80005bc:	4a2a      	ldr	r2, [pc, #168]	; (8000668 <GPIO_Init+0x188>)
 80005be:	430b      	orrs	r3, r1
 80005c0:	60d3      	str	r3, [r2, #12]
			// clear the corresponding RTSR bit
			EXTI->RTSR |= (1<<pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80005c2:	4b29      	ldr	r3, [pc, #164]	; (8000668 <GPIO_Init+0x188>)
 80005c4:	689b      	ldr	r3, [r3, #8]
 80005c6:	687a      	ldr	r2, [r7, #4]
 80005c8:	7912      	ldrb	r2, [r2, #4]
 80005ca:	4611      	mov	r1, r2
 80005cc:	2201      	movs	r2, #1
 80005ce:	408a      	lsls	r2, r1
 80005d0:	4611      	mov	r1, r2
 80005d2:	4a25      	ldr	r2, [pc, #148]	; (8000668 <GPIO_Init+0x188>)
 80005d4:	430b      	orrs	r3, r1
 80005d6:	6093      	str	r3, [r2, #8]

		}
		//2. COnfigure the GPIO port selection in SYSCFG_EXTICR
		uint8_t temp1 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber/4;
 80005d8:	687b      	ldr	r3, [r7, #4]
 80005da:	791b      	ldrb	r3, [r3, #4]
 80005dc:	089b      	lsrs	r3, r3, #2
 80005de:	74fb      	strb	r3, [r7, #19]
		uint8_t temp2 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber%4;
 80005e0:	687b      	ldr	r3, [r7, #4]
 80005e2:	791b      	ldrb	r3, [r3, #4]
 80005e4:	f003 0303 	and.w	r3, r3, #3
 80005e8:	74bb      	strb	r3, [r7, #18]
		uint8_t portcode = GPIOA_BASEADDR_TO_CODE(pGPIOHandle->pGPIOx);
 80005ea:	687b      	ldr	r3, [r7, #4]
 80005ec:	681b      	ldr	r3, [r3, #0]
 80005ee:	4a1f      	ldr	r2, [pc, #124]	; (800066c <GPIO_Init+0x18c>)
 80005f0:	4293      	cmp	r3, r2
 80005f2:	d04d      	beq.n	8000690 <GPIO_Init+0x1b0>
 80005f4:	687b      	ldr	r3, [r7, #4]
 80005f6:	681b      	ldr	r3, [r3, #0]
 80005f8:	4a1d      	ldr	r2, [pc, #116]	; (8000670 <GPIO_Init+0x190>)
 80005fa:	4293      	cmp	r3, r2
 80005fc:	d032      	beq.n	8000664 <GPIO_Init+0x184>
 80005fe:	687b      	ldr	r3, [r7, #4]
 8000600:	681b      	ldr	r3, [r3, #0]
 8000602:	4a1c      	ldr	r2, [pc, #112]	; (8000674 <GPIO_Init+0x194>)
 8000604:	4293      	cmp	r3, r2
 8000606:	d02b      	beq.n	8000660 <GPIO_Init+0x180>
 8000608:	687b      	ldr	r3, [r7, #4]
 800060a:	681b      	ldr	r3, [r3, #0]
 800060c:	4a1a      	ldr	r2, [pc, #104]	; (8000678 <GPIO_Init+0x198>)
 800060e:	4293      	cmp	r3, r2
 8000610:	d024      	beq.n	800065c <GPIO_Init+0x17c>
 8000612:	687b      	ldr	r3, [r7, #4]
 8000614:	681b      	ldr	r3, [r3, #0]
 8000616:	4a19      	ldr	r2, [pc, #100]	; (800067c <GPIO_Init+0x19c>)
 8000618:	4293      	cmp	r3, r2
 800061a:	d01d      	beq.n	8000658 <GPIO_Init+0x178>
 800061c:	687b      	ldr	r3, [r7, #4]
 800061e:	681b      	ldr	r3, [r3, #0]
 8000620:	4a17      	ldr	r2, [pc, #92]	; (8000680 <GPIO_Init+0x1a0>)
 8000622:	4293      	cmp	r3, r2
 8000624:	d016      	beq.n	8000654 <GPIO_Init+0x174>
 8000626:	687b      	ldr	r3, [r7, #4]
 8000628:	681b      	ldr	r3, [r3, #0]
 800062a:	4a16      	ldr	r2, [pc, #88]	; (8000684 <GPIO_Init+0x1a4>)
 800062c:	4293      	cmp	r3, r2
 800062e:	d00f      	beq.n	8000650 <GPIO_Init+0x170>
 8000630:	687b      	ldr	r3, [r7, #4]
 8000632:	681b      	ldr	r3, [r3, #0]
 8000634:	4a14      	ldr	r2, [pc, #80]	; (8000688 <GPIO_Init+0x1a8>)
 8000636:	4293      	cmp	r3, r2
 8000638:	d008      	beq.n	800064c <GPIO_Init+0x16c>
 800063a:	687b      	ldr	r3, [r7, #4]
 800063c:	681b      	ldr	r3, [r3, #0]
 800063e:	4a13      	ldr	r2, [pc, #76]	; (800068c <GPIO_Init+0x1ac>)
 8000640:	4293      	cmp	r3, r2
 8000642:	d101      	bne.n	8000648 <GPIO_Init+0x168>
 8000644:	2308      	movs	r3, #8
 8000646:	e024      	b.n	8000692 <GPIO_Init+0x1b2>
 8000648:	2300      	movs	r3, #0
 800064a:	e022      	b.n	8000692 <GPIO_Init+0x1b2>
 800064c:	2307      	movs	r3, #7
 800064e:	e020      	b.n	8000692 <GPIO_Init+0x1b2>
 8000650:	2306      	movs	r3, #6
 8000652:	e01e      	b.n	8000692 <GPIO_Init+0x1b2>
 8000654:	2305      	movs	r3, #5
 8000656:	e01c      	b.n	8000692 <GPIO_Init+0x1b2>
 8000658:	2304      	movs	r3, #4
 800065a:	e01a      	b.n	8000692 <GPIO_Init+0x1b2>
 800065c:	2303      	movs	r3, #3
 800065e:	e018      	b.n	8000692 <GPIO_Init+0x1b2>
 8000660:	2302      	movs	r3, #2
 8000662:	e016      	b.n	8000692 <GPIO_Init+0x1b2>
 8000664:	2301      	movs	r3, #1
 8000666:	e014      	b.n	8000692 <GPIO_Init+0x1b2>
 8000668:	40013c00 	.word	0x40013c00
 800066c:	40020000 	.word	0x40020000
 8000670:	40020400 	.word	0x40020400
 8000674:	40020800 	.word	0x40020800
 8000678:	40020c00 	.word	0x40020c00
 800067c:	40021000 	.word	0x40021000
 8000680:	40021400 	.word	0x40021400
 8000684:	40021800 	.word	0x40021800
 8000688:	40021c00 	.word	0x40021c00
 800068c:	40022000 	.word	0x40022000
 8000690:	2300      	movs	r3, #0
 8000692:	747b      	strb	r3, [r7, #17]
		SYSCFG_PCLK_EN();
 8000694:	4b5e      	ldr	r3, [pc, #376]	; (8000810 <GPIO_Init+0x330>)
 8000696:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000698:	4a5d      	ldr	r2, [pc, #372]	; (8000810 <GPIO_Init+0x330>)
 800069a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800069e:	6453      	str	r3, [r2, #68]	; 0x44
		SYSCFG->EXTICR[temp1]=portcode << (temp2*4);
 80006a0:	7c7a      	ldrb	r2, [r7, #17]
 80006a2:	7cbb      	ldrb	r3, [r7, #18]
 80006a4:	009b      	lsls	r3, r3, #2
 80006a6:	fa02 f103 	lsl.w	r1, r2, r3
 80006aa:	4a5a      	ldr	r2, [pc, #360]	; (8000814 <GPIO_Init+0x334>)
 80006ac:	7cfb      	ldrb	r3, [r7, #19]
 80006ae:	3302      	adds	r3, #2
 80006b0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

		//3. ENable the Exti intrrupt delivery using IMR
		EXTI->IMR |= (1<<pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80006b4:	4b58      	ldr	r3, [pc, #352]	; (8000818 <GPIO_Init+0x338>)
 80006b6:	681b      	ldr	r3, [r3, #0]
 80006b8:	687a      	ldr	r2, [r7, #4]
 80006ba:	7912      	ldrb	r2, [r2, #4]
 80006bc:	4611      	mov	r1, r2
 80006be:	2201      	movs	r2, #1
 80006c0:	408a      	lsls	r2, r1
 80006c2:	4611      	mov	r1, r2
 80006c4:	4a54      	ldr	r2, [pc, #336]	; (8000818 <GPIO_Init+0x338>)
 80006c6:	430b      	orrs	r3, r1
 80006c8:	6013      	str	r3, [r2, #0]

	}

	temp = 0;
 80006ca:	2300      	movs	r3, #0
 80006cc:	617b      	str	r3, [r7, #20]

	// Configure the speed
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinSpeed
 80006ce:	687b      	ldr	r3, [r7, #4]
 80006d0:	799b      	ldrb	r3, [r3, #6]
 80006d2:	461a      	mov	r2, r3
			<< (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 80006d4:	687b      	ldr	r3, [r7, #4]
 80006d6:	791b      	ldrb	r3, [r3, #4]
 80006d8:	005b      	lsls	r3, r3, #1
 80006da:	fa02 f303 	lsl.w	r3, r2, r3
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinSpeed
 80006de:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->OSPEEDR &= ~(0x03
 80006e0:	687b      	ldr	r3, [r7, #4]
 80006e2:	681b      	ldr	r3, [r3, #0]
 80006e4:	689a      	ldr	r2, [r3, #8]
			<< pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80006e6:	687b      	ldr	r3, [r7, #4]
 80006e8:	791b      	ldrb	r3, [r3, #4]
 80006ea:	4619      	mov	r1, r3
 80006ec:	2303      	movs	r3, #3
 80006ee:	408b      	lsls	r3, r1
	pGPIOHandle->pGPIOx->OSPEEDR &= ~(0x03
 80006f0:	43db      	mvns	r3, r3
 80006f2:	4619      	mov	r1, r3
 80006f4:	687b      	ldr	r3, [r7, #4]
 80006f6:	681b      	ldr	r3, [r3, #0]
 80006f8:	400a      	ands	r2, r1
 80006fa:	609a      	str	r2, [r3, #8]
	pGPIOHandle->pGPIOx->OSPEEDR |= temp;
 80006fc:	687b      	ldr	r3, [r7, #4]
 80006fe:	681b      	ldr	r3, [r3, #0]
 8000700:	6899      	ldr	r1, [r3, #8]
 8000702:	687b      	ldr	r3, [r7, #4]
 8000704:	681b      	ldr	r3, [r3, #0]
 8000706:	697a      	ldr	r2, [r7, #20]
 8000708:	430a      	orrs	r2, r1
 800070a:	609a      	str	r2, [r3, #8]

	temp = 0;
 800070c:	2300      	movs	r3, #0
 800070e:	617b      	str	r3, [r7, #20]

	// Configure the pupd settings
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinPuPdControl
 8000710:	687b      	ldr	r3, [r7, #4]
 8000712:	79db      	ldrb	r3, [r3, #7]
 8000714:	461a      	mov	r2, r3
			<< (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 8000716:	687b      	ldr	r3, [r7, #4]
 8000718:	791b      	ldrb	r3, [r3, #4]
 800071a:	005b      	lsls	r3, r3, #1
 800071c:	fa02 f303 	lsl.w	r3, r2, r3
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinPuPdControl
 8000720:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->PUPDR &= ~(0x03
 8000722:	687b      	ldr	r3, [r7, #4]
 8000724:	681b      	ldr	r3, [r3, #0]
 8000726:	68da      	ldr	r2, [r3, #12]
			<< pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000728:	687b      	ldr	r3, [r7, #4]
 800072a:	791b      	ldrb	r3, [r3, #4]
 800072c:	4619      	mov	r1, r3
 800072e:	2303      	movs	r3, #3
 8000730:	408b      	lsls	r3, r1
	pGPIOHandle->pGPIOx->PUPDR &= ~(0x03
 8000732:	43db      	mvns	r3, r3
 8000734:	4619      	mov	r1, r3
 8000736:	687b      	ldr	r3, [r7, #4]
 8000738:	681b      	ldr	r3, [r3, #0]
 800073a:	400a      	ands	r2, r1
 800073c:	60da      	str	r2, [r3, #12]
	pGPIOHandle->pGPIOx->PUPDR |= temp;
 800073e:	687b      	ldr	r3, [r7, #4]
 8000740:	681b      	ldr	r3, [r3, #0]
 8000742:	68d9      	ldr	r1, [r3, #12]
 8000744:	687b      	ldr	r3, [r7, #4]
 8000746:	681b      	ldr	r3, [r3, #0]
 8000748:	697a      	ldr	r2, [r7, #20]
 800074a:	430a      	orrs	r2, r1
 800074c:	60da      	str	r2, [r3, #12]

	temp = 0;
 800074e:	2300      	movs	r3, #0
 8000750:	617b      	str	r3, [r7, #20]

	//configure the output type
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinOPType
 8000752:	687b      	ldr	r3, [r7, #4]
 8000754:	7a1b      	ldrb	r3, [r3, #8]
 8000756:	461a      	mov	r2, r3
			<< (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 8000758:	687b      	ldr	r3, [r7, #4]
 800075a:	791b      	ldrb	r3, [r3, #4]
 800075c:	005b      	lsls	r3, r3, #1
 800075e:	fa02 f303 	lsl.w	r3, r2, r3
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinOPType
 8000762:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->OTYPER &= ~(0x1
 8000764:	687b      	ldr	r3, [r7, #4]
 8000766:	681b      	ldr	r3, [r3, #0]
 8000768:	685a      	ldr	r2, [r3, #4]
			<< pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800076a:	687b      	ldr	r3, [r7, #4]
 800076c:	791b      	ldrb	r3, [r3, #4]
 800076e:	4619      	mov	r1, r3
 8000770:	2301      	movs	r3, #1
 8000772:	408b      	lsls	r3, r1
	pGPIOHandle->pGPIOx->OTYPER &= ~(0x1
 8000774:	43db      	mvns	r3, r3
 8000776:	4619      	mov	r1, r3
 8000778:	687b      	ldr	r3, [r7, #4]
 800077a:	681b      	ldr	r3, [r3, #0]
 800077c:	400a      	ands	r2, r1
 800077e:	605a      	str	r2, [r3, #4]
	pGPIOHandle->pGPIOx->OTYPER |= temp;
 8000780:	687b      	ldr	r3, [r7, #4]
 8000782:	681b      	ldr	r3, [r3, #0]
 8000784:	6859      	ldr	r1, [r3, #4]
 8000786:	687b      	ldr	r3, [r7, #4]
 8000788:	681b      	ldr	r3, [r3, #0]
 800078a:	697a      	ldr	r2, [r7, #20]
 800078c:	430a      	orrs	r2, r1
 800078e:	605a      	str	r2, [r3, #4]

	temp = 0;
 8000790:	2300      	movs	r3, #0
 8000792:	617b      	str	r3, [r7, #20]

	// configure the alternate functionality
	if (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_ALTFN) {
 8000794:	687b      	ldr	r3, [r7, #4]
 8000796:	795b      	ldrb	r3, [r3, #5]
 8000798:	2b02      	cmp	r3, #2
 800079a:	d132      	bne.n	8000802 <GPIO_Init+0x322>
		uint32_t temp1, temp2;

		temp1 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber / 8;
 800079c:	687b      	ldr	r3, [r7, #4]
 800079e:	791b      	ldrb	r3, [r3, #4]
 80007a0:	08db      	lsrs	r3, r3, #3
 80007a2:	b2db      	uxtb	r3, r3
 80007a4:	60fb      	str	r3, [r7, #12]
		temp2 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber % 8;
 80007a6:	687b      	ldr	r3, [r7, #4]
 80007a8:	791b      	ldrb	r3, [r3, #4]
 80007aa:	f003 0307 	and.w	r3, r3, #7
 80007ae:	60bb      	str	r3, [r7, #8]
		pGPIOHandle->pGPIOx->AFR[temp1] &= ~(0xF << (4 * temp2));
 80007b0:	687b      	ldr	r3, [r7, #4]
 80007b2:	681b      	ldr	r3, [r3, #0]
 80007b4:	68fa      	ldr	r2, [r7, #12]
 80007b6:	3208      	adds	r2, #8
 80007b8:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80007bc:	68bb      	ldr	r3, [r7, #8]
 80007be:	009b      	lsls	r3, r3, #2
 80007c0:	210f      	movs	r1, #15
 80007c2:	fa01 f303 	lsl.w	r3, r1, r3
 80007c6:	43db      	mvns	r3, r3
 80007c8:	4619      	mov	r1, r3
 80007ca:	687b      	ldr	r3, [r7, #4]
 80007cc:	681b      	ldr	r3, [r3, #0]
 80007ce:	4011      	ands	r1, r2
 80007d0:	68fa      	ldr	r2, [r7, #12]
 80007d2:	3208      	adds	r2, #8
 80007d4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		pGPIOHandle->pGPIOx->AFR[temp1] |=
 80007d8:	687b      	ldr	r3, [r7, #4]
 80007da:	681b      	ldr	r3, [r3, #0]
 80007dc:	68fa      	ldr	r2, [r7, #12]
 80007de:	3208      	adds	r2, #8
 80007e0:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
				(pGPIOHandle->GPIO_PinConfig.GPIO_PinAltFunMode << (4 * temp2));
 80007e4:	687b      	ldr	r3, [r7, #4]
 80007e6:	7a5b      	ldrb	r3, [r3, #9]
 80007e8:	4619      	mov	r1, r3
 80007ea:	68bb      	ldr	r3, [r7, #8]
 80007ec:	009b      	lsls	r3, r3, #2
 80007ee:	fa01 f303 	lsl.w	r3, r1, r3
 80007f2:	4619      	mov	r1, r3
		pGPIOHandle->pGPIOx->AFR[temp1] |=
 80007f4:	687b      	ldr	r3, [r7, #4]
 80007f6:	681b      	ldr	r3, [r3, #0]
 80007f8:	4311      	orrs	r1, r2
 80007fa:	68fa      	ldr	r2, [r7, #12]
 80007fc:	3208      	adds	r2, #8
 80007fe:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}
}
 8000802:	bf00      	nop
 8000804:	371c      	adds	r7, #28
 8000806:	46bd      	mov	sp, r7
 8000808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800080c:	4770      	bx	lr
 800080e:	bf00      	nop
 8000810:	40023800 	.word	0x40023800
 8000814:	40013800 	.word	0x40013800
 8000818:	40013c00 	.word	0x40013c00

0800081c <GPIO_ToggleOutputPin>:

void GPIO_WriteToOutputPort(GPIO_RegDef_t *pGPIOx, uint16_t Value) {
	pGPIOx->ODR = Value;
}

void GPIO_ToggleOutputPin(GPIO_RegDef_t *pGPIOx, uint8_t PinNumber) {
 800081c:	b480      	push	{r7}
 800081e:	b083      	sub	sp, #12
 8000820:	af00      	add	r7, sp, #0
 8000822:	6078      	str	r0, [r7, #4]
 8000824:	460b      	mov	r3, r1
 8000826:	70fb      	strb	r3, [r7, #3]
	pGPIOx->ODR = pGPIOx->ODR ^ (1 << PinNumber);
 8000828:	687b      	ldr	r3, [r7, #4]
 800082a:	695b      	ldr	r3, [r3, #20]
 800082c:	78fa      	ldrb	r2, [r7, #3]
 800082e:	2101      	movs	r1, #1
 8000830:	fa01 f202 	lsl.w	r2, r1, r2
 8000834:	405a      	eors	r2, r3
 8000836:	687b      	ldr	r3, [r7, #4]
 8000838:	615a      	str	r2, [r3, #20]
}
 800083a:	bf00      	nop
 800083c:	370c      	adds	r7, #12
 800083e:	46bd      	mov	sp, r7
 8000840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000844:	4770      	bx	lr
	...

08000848 <GPIO_IRQConfig>:

/*
 * IRQ Configuration and ISR Handling
 */
void GPIO_IRQConfig(uint8_t IRQNumber, uint8_t EnorDi)
{
 8000848:	b480      	push	{r7}
 800084a:	b083      	sub	sp, #12
 800084c:	af00      	add	r7, sp, #0
 800084e:	4603      	mov	r3, r0
 8000850:	460a      	mov	r2, r1
 8000852:	71fb      	strb	r3, [r7, #7]
 8000854:	4613      	mov	r3, r2
 8000856:	71bb      	strb	r3, [r7, #6]
	if(EnorDi == ENABLE)
 8000858:	79bb      	ldrb	r3, [r7, #6]
 800085a:	2b01      	cmp	r3, #1
 800085c:	d133      	bne.n	80008c6 <GPIO_IRQConfig+0x7e>
	{
		if(IRQNumber <=31)
 800085e:	79fb      	ldrb	r3, [r7, #7]
 8000860:	2b1f      	cmp	r3, #31
 8000862:	d80a      	bhi.n	800087a <GPIO_IRQConfig+0x32>
		{
			// program ISER0 Register
			*NVIC_ISER0 |=(1<<IRQNumber);
 8000864:	4b35      	ldr	r3, [pc, #212]	; (800093c <GPIO_IRQConfig+0xf4>)
 8000866:	681b      	ldr	r3, [r3, #0]
 8000868:	79fa      	ldrb	r2, [r7, #7]
 800086a:	2101      	movs	r1, #1
 800086c:	fa01 f202 	lsl.w	r2, r1, r2
 8000870:	4611      	mov	r1, r2
 8000872:	4a32      	ldr	r2, [pc, #200]	; (800093c <GPIO_IRQConfig+0xf4>)
 8000874:	430b      	orrs	r3, r1
 8000876:	6013      	str	r3, [r2, #0]
		else if(IRQNumber>=64 && IRQNumber<96)
		{
			*NVIC_ICER3 |=(1<<(IRQNumber%64));
		}
	}
}
 8000878:	e059      	b.n	800092e <GPIO_IRQConfig+0xe6>
		else if (IRQNumber>31 && IRQNumber<64)
 800087a:	79fb      	ldrb	r3, [r7, #7]
 800087c:	2b1f      	cmp	r3, #31
 800087e:	d90f      	bls.n	80008a0 <GPIO_IRQConfig+0x58>
 8000880:	79fb      	ldrb	r3, [r7, #7]
 8000882:	2b3f      	cmp	r3, #63	; 0x3f
 8000884:	d80c      	bhi.n	80008a0 <GPIO_IRQConfig+0x58>
			*NVIC_ISER1 |= (1<<(IRQNumber%32));
 8000886:	4b2e      	ldr	r3, [pc, #184]	; (8000940 <GPIO_IRQConfig+0xf8>)
 8000888:	681b      	ldr	r3, [r3, #0]
 800088a:	79fa      	ldrb	r2, [r7, #7]
 800088c:	f002 021f 	and.w	r2, r2, #31
 8000890:	2101      	movs	r1, #1
 8000892:	fa01 f202 	lsl.w	r2, r1, r2
 8000896:	4611      	mov	r1, r2
 8000898:	4a29      	ldr	r2, [pc, #164]	; (8000940 <GPIO_IRQConfig+0xf8>)
 800089a:	430b      	orrs	r3, r1
 800089c:	6013      	str	r3, [r2, #0]
 800089e:	e046      	b.n	800092e <GPIO_IRQConfig+0xe6>
		else if(IRQNumber>=64 && IRQNumber<96)
 80008a0:	79fb      	ldrb	r3, [r7, #7]
 80008a2:	2b3f      	cmp	r3, #63	; 0x3f
 80008a4:	d943      	bls.n	800092e <GPIO_IRQConfig+0xe6>
 80008a6:	79fb      	ldrb	r3, [r7, #7]
 80008a8:	2b5f      	cmp	r3, #95	; 0x5f
 80008aa:	d840      	bhi.n	800092e <GPIO_IRQConfig+0xe6>
			*NVIC_ISER3 |=(1<<(IRQNumber%64));
 80008ac:	4b25      	ldr	r3, [pc, #148]	; (8000944 <GPIO_IRQConfig+0xfc>)
 80008ae:	681b      	ldr	r3, [r3, #0]
 80008b0:	79fa      	ldrb	r2, [r7, #7]
 80008b2:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 80008b6:	2101      	movs	r1, #1
 80008b8:	fa01 f202 	lsl.w	r2, r1, r2
 80008bc:	4611      	mov	r1, r2
 80008be:	4a21      	ldr	r2, [pc, #132]	; (8000944 <GPIO_IRQConfig+0xfc>)
 80008c0:	430b      	orrs	r3, r1
 80008c2:	6013      	str	r3, [r2, #0]
}
 80008c4:	e033      	b.n	800092e <GPIO_IRQConfig+0xe6>
		if(IRQNumber <=31)
 80008c6:	79fb      	ldrb	r3, [r7, #7]
 80008c8:	2b1f      	cmp	r3, #31
 80008ca:	d80a      	bhi.n	80008e2 <GPIO_IRQConfig+0x9a>
			*NVIC_ICER0 |=(1<<IRQNumber);
 80008cc:	4b1e      	ldr	r3, [pc, #120]	; (8000948 <GPIO_IRQConfig+0x100>)
 80008ce:	681b      	ldr	r3, [r3, #0]
 80008d0:	79fa      	ldrb	r2, [r7, #7]
 80008d2:	2101      	movs	r1, #1
 80008d4:	fa01 f202 	lsl.w	r2, r1, r2
 80008d8:	4611      	mov	r1, r2
 80008da:	4a1b      	ldr	r2, [pc, #108]	; (8000948 <GPIO_IRQConfig+0x100>)
 80008dc:	430b      	orrs	r3, r1
 80008de:	6013      	str	r3, [r2, #0]
}
 80008e0:	e025      	b.n	800092e <GPIO_IRQConfig+0xe6>
		else if (IRQNumber>31 && IRQNumber<64)
 80008e2:	79fb      	ldrb	r3, [r7, #7]
 80008e4:	2b1f      	cmp	r3, #31
 80008e6:	d90f      	bls.n	8000908 <GPIO_IRQConfig+0xc0>
 80008e8:	79fb      	ldrb	r3, [r7, #7]
 80008ea:	2b3f      	cmp	r3, #63	; 0x3f
 80008ec:	d80c      	bhi.n	8000908 <GPIO_IRQConfig+0xc0>
			*NVIC_ICER1 |=(1<<(IRQNumber%32));
 80008ee:	4b17      	ldr	r3, [pc, #92]	; (800094c <GPIO_IRQConfig+0x104>)
 80008f0:	681b      	ldr	r3, [r3, #0]
 80008f2:	79fa      	ldrb	r2, [r7, #7]
 80008f4:	f002 021f 	and.w	r2, r2, #31
 80008f8:	2101      	movs	r1, #1
 80008fa:	fa01 f202 	lsl.w	r2, r1, r2
 80008fe:	4611      	mov	r1, r2
 8000900:	4a12      	ldr	r2, [pc, #72]	; (800094c <GPIO_IRQConfig+0x104>)
 8000902:	430b      	orrs	r3, r1
 8000904:	6013      	str	r3, [r2, #0]
 8000906:	e012      	b.n	800092e <GPIO_IRQConfig+0xe6>
		else if(IRQNumber>=64 && IRQNumber<96)
 8000908:	79fb      	ldrb	r3, [r7, #7]
 800090a:	2b3f      	cmp	r3, #63	; 0x3f
 800090c:	d90f      	bls.n	800092e <GPIO_IRQConfig+0xe6>
 800090e:	79fb      	ldrb	r3, [r7, #7]
 8000910:	2b5f      	cmp	r3, #95	; 0x5f
 8000912:	d80c      	bhi.n	800092e <GPIO_IRQConfig+0xe6>
			*NVIC_ICER3 |=(1<<(IRQNumber%64));
 8000914:	4b0e      	ldr	r3, [pc, #56]	; (8000950 <GPIO_IRQConfig+0x108>)
 8000916:	681b      	ldr	r3, [r3, #0]
 8000918:	79fa      	ldrb	r2, [r7, #7]
 800091a:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 800091e:	2101      	movs	r1, #1
 8000920:	fa01 f202 	lsl.w	r2, r1, r2
 8000924:	4611      	mov	r1, r2
 8000926:	4a0a      	ldr	r2, [pc, #40]	; (8000950 <GPIO_IRQConfig+0x108>)
 8000928:	430b      	orrs	r3, r1
 800092a:	6013      	str	r3, [r2, #0]
}
 800092c:	e7ff      	b.n	800092e <GPIO_IRQConfig+0xe6>
 800092e:	bf00      	nop
 8000930:	370c      	adds	r7, #12
 8000932:	46bd      	mov	sp, r7
 8000934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000938:	4770      	bx	lr
 800093a:	bf00      	nop
 800093c:	e000e100 	.word	0xe000e100
 8000940:	e000e104 	.word	0xe000e104
 8000944:	e000e10c 	.word	0xe000e10c
 8000948:	e000e180 	.word	0xe000e180
 800094c:	e000e184 	.word	0xe000e184
 8000950:	e000e18c 	.word	0xe000e18c

08000954 <GPIO_IRQPriorityConfig>:

void GPIO_IRQPriorityConfig(uint8_t IRQNumber,uint32_t IRQPriority)
{
 8000954:	b480      	push	{r7}
 8000956:	b085      	sub	sp, #20
 8000958:	af00      	add	r7, sp, #0
 800095a:	4603      	mov	r3, r0
 800095c:	6039      	str	r1, [r7, #0]
 800095e:	71fb      	strb	r3, [r7, #7]
	//1. first lets find out the ipr register
	uint8_t iprx = IRQNumber/4;
 8000960:	79fb      	ldrb	r3, [r7, #7]
 8000962:	089b      	lsrs	r3, r3, #2
 8000964:	73fb      	strb	r3, [r7, #15]
	uint8_t iprx_section = IRQNumber%4;
 8000966:	79fb      	ldrb	r3, [r7, #7]
 8000968:	f003 0303 	and.w	r3, r3, #3
 800096c:	73bb      	strb	r3, [r7, #14]
	uint8_t shift_amount = (8*iprx_section)+(8-NO_PR_BITS_IMPLEMENTED);
 800096e:	7bbb      	ldrb	r3, [r7, #14]
 8000970:	00db      	lsls	r3, r3, #3
 8000972:	b2db      	uxtb	r3, r3
 8000974:	3304      	adds	r3, #4
 8000976:	737b      	strb	r3, [r7, #13]
	*(NVIC_PR_BASE_ADDR + (iprx)) |= (IRQPriority<< shift_amount);
 8000978:	7bfb      	ldrb	r3, [r7, #15]
 800097a:	009b      	lsls	r3, r3, #2
 800097c:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 8000980:	f503 4364 	add.w	r3, r3, #58368	; 0xe400
 8000984:	6819      	ldr	r1, [r3, #0]
 8000986:	7b7b      	ldrb	r3, [r7, #13]
 8000988:	683a      	ldr	r2, [r7, #0]
 800098a:	409a      	lsls	r2, r3
 800098c:	7bfb      	ldrb	r3, [r7, #15]
 800098e:	009b      	lsls	r3, r3, #2
 8000990:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 8000994:	f503 4364 	add.w	r3, r3, #58368	; 0xe400
 8000998:	430a      	orrs	r2, r1
 800099a:	601a      	str	r2, [r3, #0]
}
 800099c:	bf00      	nop
 800099e:	3714      	adds	r7, #20
 80009a0:	46bd      	mov	sp, r7
 80009a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009a6:	4770      	bx	lr

080009a8 <GPIO_IRQHandling>:



void GPIO_IRQHandling(uint8_t PinNumber)
{
 80009a8:	b480      	push	{r7}
 80009aa:	b083      	sub	sp, #12
 80009ac:	af00      	add	r7, sp, #0
 80009ae:	4603      	mov	r3, r0
 80009b0:	71fb      	strb	r3, [r7, #7]
	//clear the exti pr register corresponding to the pin number
	if(EXTI->PR & (1<< PinNumber))
 80009b2:	4b0c      	ldr	r3, [pc, #48]	; (80009e4 <GPIO_IRQHandling+0x3c>)
 80009b4:	695b      	ldr	r3, [r3, #20]
 80009b6:	79fa      	ldrb	r2, [r7, #7]
 80009b8:	2101      	movs	r1, #1
 80009ba:	fa01 f202 	lsl.w	r2, r1, r2
 80009be:	4013      	ands	r3, r2
 80009c0:	2b00      	cmp	r3, #0
 80009c2:	d009      	beq.n	80009d8 <GPIO_IRQHandling+0x30>
	{
		//clear
		EXTI->PR |= (1<<PinNumber);
 80009c4:	4b07      	ldr	r3, [pc, #28]	; (80009e4 <GPIO_IRQHandling+0x3c>)
 80009c6:	695b      	ldr	r3, [r3, #20]
 80009c8:	79fa      	ldrb	r2, [r7, #7]
 80009ca:	2101      	movs	r1, #1
 80009cc:	fa01 f202 	lsl.w	r2, r1, r2
 80009d0:	4611      	mov	r1, r2
 80009d2:	4a04      	ldr	r2, [pc, #16]	; (80009e4 <GPIO_IRQHandling+0x3c>)
 80009d4:	430b      	orrs	r3, r1
 80009d6:	6153      	str	r3, [r2, #20]
	}
}
 80009d8:	bf00      	nop
 80009da:	370c      	adds	r7, #12
 80009dc:	46bd      	mov	sp, r7
 80009de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009e2:	4770      	bx	lr
 80009e4:	40013c00 	.word	0x40013c00

080009e8 <__libc_init_array>:
 80009e8:	b570      	push	{r4, r5, r6, lr}
 80009ea:	4d0d      	ldr	r5, [pc, #52]	; (8000a20 <__libc_init_array+0x38>)
 80009ec:	4c0d      	ldr	r4, [pc, #52]	; (8000a24 <__libc_init_array+0x3c>)
 80009ee:	1b64      	subs	r4, r4, r5
 80009f0:	10a4      	asrs	r4, r4, #2
 80009f2:	2600      	movs	r6, #0
 80009f4:	42a6      	cmp	r6, r4
 80009f6:	d109      	bne.n	8000a0c <__libc_init_array+0x24>
 80009f8:	4d0b      	ldr	r5, [pc, #44]	; (8000a28 <__libc_init_array+0x40>)
 80009fa:	4c0c      	ldr	r4, [pc, #48]	; (8000a2c <__libc_init_array+0x44>)
 80009fc:	f000 f820 	bl	8000a40 <_init>
 8000a00:	1b64      	subs	r4, r4, r5
 8000a02:	10a4      	asrs	r4, r4, #2
 8000a04:	2600      	movs	r6, #0
 8000a06:	42a6      	cmp	r6, r4
 8000a08:	d105      	bne.n	8000a16 <__libc_init_array+0x2e>
 8000a0a:	bd70      	pop	{r4, r5, r6, pc}
 8000a0c:	f855 3b04 	ldr.w	r3, [r5], #4
 8000a10:	4798      	blx	r3
 8000a12:	3601      	adds	r6, #1
 8000a14:	e7ee      	b.n	80009f4 <__libc_init_array+0xc>
 8000a16:	f855 3b04 	ldr.w	r3, [r5], #4
 8000a1a:	4798      	blx	r3
 8000a1c:	3601      	adds	r6, #1
 8000a1e:	e7f2      	b.n	8000a06 <__libc_init_array+0x1e>
 8000a20:	08000a58 	.word	0x08000a58
 8000a24:	08000a58 	.word	0x08000a58
 8000a28:	08000a58 	.word	0x08000a58
 8000a2c:	08000a5c 	.word	0x08000a5c

08000a30 <memset>:
 8000a30:	4402      	add	r2, r0
 8000a32:	4603      	mov	r3, r0
 8000a34:	4293      	cmp	r3, r2
 8000a36:	d100      	bne.n	8000a3a <memset+0xa>
 8000a38:	4770      	bx	lr
 8000a3a:	f803 1b01 	strb.w	r1, [r3], #1
 8000a3e:	e7f9      	b.n	8000a34 <memset+0x4>

08000a40 <_init>:
 8000a40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000a42:	bf00      	nop
 8000a44:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000a46:	bc08      	pop	{r3}
 8000a48:	469e      	mov	lr, r3
 8000a4a:	4770      	bx	lr

08000a4c <_fini>:
 8000a4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000a4e:	bf00      	nop
 8000a50:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000a52:	bc08      	pop	{r3}
 8000a54:	469e      	mov	lr, r3
 8000a56:	4770      	bx	lr
