
---------- Begin Simulation Statistics ----------
final_tick                                14617238125                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    294                       # Simulator instruction rate (inst/s)
host_mem_usage                                8013612                       # Number of bytes of host memory used
host_op_rate                                      302                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 24332.12                       # Real time elapsed on the host
host_tick_rate                                 453334                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7164958                       # Number of instructions simulated
sim_ops                                       7343052                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011031                       # Number of seconds simulated
sim_ticks                                 11030570000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.545260                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  230217                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               238455                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                450                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4043                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            239334                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               3081                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            3839                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              758                       # Number of indirect misses.
system.cpu.branchPred.lookups                  270069                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   11039                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          578                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1591923                       # Number of instructions committed
system.cpu.committedOps                       1620793                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.208605                       # CPI: cycles per instruction
system.cpu.discardedOps                          9990                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             868023                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             84062                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           432249                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1653602                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.311662                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      346                       # number of quiesce instructions executed
system.cpu.numCycles                          5107852                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       346                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1091710     67.36%     67.36% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1416      0.09%     67.44% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::MemRead                  84056      5.19%     72.63% # Class of committed instruction
system.cpu.op_class_0::MemWrite                443611     27.37%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1620793                       # Class of committed instruction
system.cpu.quiesceCycles                     12541060                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         3454250                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          245                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         2604                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        395415                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  14617238125                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  14617238125                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  14617238125                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  14617238125                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              145024                       # Transaction distribution
system.membus.trans_dist::ReadResp             147613                       # Transaction distribution
system.membus.trans_dist::WriteReq              53833                       # Transaction distribution
system.membus.trans_dist::WriteResp             53833                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          360                       # Transaction distribution
system.membus.trans_dist::WriteClean               95                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2135                       # Transaction distribution
system.membus.trans_dist::ReadExReq               147                       # Transaction distribution
system.membus.trans_dist::ReadExResp              148                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           2217                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           372                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       195090                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        195090                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port         6422                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         6422                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           51                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1464                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       391770                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         6070                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       399355                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       390180                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       390180                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 795957                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       141888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       141888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         2928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        60992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         8057                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        73385                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     12485500                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     12485500                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                12700773                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            591857                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000438                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.020914                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  591598     99.96%     99.96% # Request fanout histogram
system.membus.snoop_fanout::1                     259      0.04%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              591857                       # Request fanout histogram
system.membus.reqLayer6.occupancy           913660575                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               8.3                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             7692875                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             6237187                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1478375                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  14617238125                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            7092425                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy          843073579                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              7.6                       # Layer utilization (%)
system.membus.respLayer3.occupancy           11270250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  14617238125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      5941307                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      1485327                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      7426633                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      1485327                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      5941307                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      7426633                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      7426633                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      7426633                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     14853267                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  14617238125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  14617238125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  14617238125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       112640                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       112640                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       304125                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       304125                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          100                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          196                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3080                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         2590                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         6070                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        36896                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        45088                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       753666                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       761858                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       833530                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          140                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          308                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3388                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4070                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         8057                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       590196                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       721268                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     12058628                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     12189700                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     13247221                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1415915250                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             12.8                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1166799153                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         10.6                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    642813000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          5.8                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  14617238125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  14617238125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  14617238125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       180224                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        53248                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      5941307                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4455980                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      5941307                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     16338594                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      5941307                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4455980                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     10397287                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      5941307                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     10397287                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     10397287                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     26735880                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  14617238125                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  14617238125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  14617238125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  14617238125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  14617238125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  14617238125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  14617238125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      4455980                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     10397287                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       14853267                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4455980                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1532106                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       5988086                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      4455980                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     14853267                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1532106                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      20841353                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  14617238125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       144658                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       144658                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        50432                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        50432                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        14352                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       372738                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       390180                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       459124                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     11927556                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     12485500                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       231717                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       231717    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       231717                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    471856250                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          4.3                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    773711000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          7.0                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  14617238125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     11981728                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       131072                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     12374944                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       327680                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       328052                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       655732                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      2995432                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      3007720                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        81920                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        10256                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        92176                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1086229270                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     23765227                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     11882614                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1121877111                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     29706534                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     29740258                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     59446792                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1115935804                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     53505485                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     11882614                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1181323903                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  14617238125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  14617238125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  14617238125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  14617238125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     17235972                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      2883584                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     20250628                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     10092544                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      9175044                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     19267588                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4308993                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        90112                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4403201                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2523136                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       286721                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2809857                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma      5941307                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1562564038                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    261417497                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      5941307                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1835864148                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    914961240                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    831783308                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1746744547                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma      5941307                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2477525277                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1093200805                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      5941307                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   3582608696                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  14617238125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  14617238125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  14617238125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  14617238125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  14617238125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  14617238125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  14617238125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  14617238125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  14617238125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  14617238125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  14617238125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  14617238125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  14617238125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  14617238125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  14617238125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  14617238125                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  14617238125                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  14617238125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  14617238125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       141888                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1408                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       143296                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       141888                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       141888                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         2217                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           22                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         2239                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     12863161                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       127645                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       12990806                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     12863161                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     12863161                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     12863161                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       127645                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      12990806                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  14617238125                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  14617238125                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  14617238125                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  14617238125                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  14617238125                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  14617238125                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  14617238125                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  14617238125                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  14617238125                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  14617238125                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  14617238125                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  14617238125                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  14617238125                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  14617238125                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       196980                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      9043972                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          31872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            9289724                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        29120                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       262144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      2883584                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3256768                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         3080                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       141313                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             498                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              145156                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          455                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         4096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        45056                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              50887                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     17857645                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    819900694                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1532106                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           2889425                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             842179869                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2639936                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     23765227                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    261417497                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      5941307                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      1485327                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            295249294                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2639936                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     41622872                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1081318191                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      5941307                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      1485327                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1532106                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          2889425                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1137429163                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       455.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      7176.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    186085.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       494.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003254840250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          101                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          101                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              262363                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              54283                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      145155                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      50887                       # Number of write requests accepted
system.mem_ctrls.readBursts                    145155                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    50887                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    287                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              9050                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              9056                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9076                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              9100                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              9098                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              9056                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              9071                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              9070                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              9047                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9053                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             9047                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8993                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             9035                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9057                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             9022                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             9037                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3174                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3185                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3180                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3166                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3178                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3191                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3193                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3184                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3187                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3184                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3192                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3183                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3171                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3167                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3175                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3178                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      20.13                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4683044205                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  724340000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              8485829205                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32326.28                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58576.28                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        80                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   135038                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   47192                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.21                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.74                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     2                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                145153                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                50887                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     622                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     246                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     599                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     687                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  127062                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    5166                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    4972                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    4972                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      39                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     154                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     67                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     57                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    164                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   8296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1012                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    162                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        13532                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    925.919007                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   833.012187                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   255.542385                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          433      3.20%      3.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          416      3.07%      6.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          268      1.98%      8.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          180      1.33%      9.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          218      1.61%     11.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          183      1.35%     12.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          249      1.84%     14.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          198      1.46%     15.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        11387     84.15%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        13532                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          101                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1434.336634                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1883.115494                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            57     56.44%     56.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.99%     57.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            4      3.96%     61.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.99%     62.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.99%     63.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            6      5.94%     69.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           16     15.84%     85.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            2      1.98%     87.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            8      7.92%     95.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            5      4.95%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           101                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          101                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     503.841584                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    181.798844                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    481.678227                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             34     33.66%     33.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             4      3.96%     37.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             6      5.94%     43.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            4      3.96%     47.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            1      0.99%     48.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            3      2.97%     51.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            2      1.98%     53.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.99%     54.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703            1      0.99%     55.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            1      0.99%     56.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           44     43.56%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           101                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9271552                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   18368                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3256832                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 9289660                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3256768                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       840.53                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       295.26                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    842.17                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    295.25                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.87                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.57                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.31                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11030423750                       # Total gap between requests
system.mem_ctrls.avgGap                      56265.62                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       196980                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      9025796                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        31616                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        30144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       262144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      2883584                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        15424                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 17857644.709203604609                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 818252909.867758393288                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1532105.775132200681                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2866216.342401163187                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2732769.022815683857                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 23765227.000961873680                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 261417497.010580599308                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 5941306.750240468420                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 1398295.826960891485                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         3080                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       141313                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          497                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          455                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         4096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        45056                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    174211285                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   8263074820                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     26335025                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     22208075                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  22099556125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  30588039500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 151043725500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   1977946750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma     55208875                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     56562.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58473.56                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     99377.45                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     44684.26                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  48570453.02                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   7467783.08                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   3352355.41                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1931588.62                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma    215659.67                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.09                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   7800082875                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    596820000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2637021250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  14617238125                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 692                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           346                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     22654061.416185                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    134491004.996628                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          346    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       169125                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545315000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             346                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      6778932875                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   7838305250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  14617238125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       794626                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           794626                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       794626                       # number of overall hits
system.cpu.icache.overall_hits::total          794626                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2217                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2217                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2217                       # number of overall misses
system.cpu.icache.overall_misses::total          2217                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     96490625                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     96490625                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     96490625                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     96490625                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       796843                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       796843                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       796843                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       796843                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002782                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002782                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002782                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002782                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43523.060442                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43523.060442                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43523.060442                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43523.060442                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         2217                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2217                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2217                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2217                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     93042625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     93042625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     93042625                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     93042625                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002782                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002782                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002782                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002782                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41967.805593                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41967.805593                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41967.805593                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41967.805593                       # average overall mshr miss latency
system.cpu.icache.replacements                   1988                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       794626                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          794626                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2217                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2217                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     96490625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     96490625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       796843                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       796843                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002782                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002782                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43523.060442                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43523.060442                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2217                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2217                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     93042625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     93042625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002782                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002782                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41967.805593                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41967.805593                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  14617238125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           427.900259                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              328901                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1988                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            165.443159                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   427.900259                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.835743                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.835743                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          438                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          413                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.855469                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1595903                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1595903                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  14617238125                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  14617238125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  14617238125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       132894                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           132894                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       132894                       # number of overall hits
system.cpu.dcache.overall_hits::total          132894                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          667                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            667                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          667                       # number of overall misses
system.cpu.dcache.overall_misses::total           667                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     51979500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     51979500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     51979500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     51979500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       133561                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       133561                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       133561                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       133561                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004994                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004994                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004994                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004994                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 77930.284858                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 77930.284858                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 77930.284858                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 77930.284858                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          360                       # number of writebacks
system.cpu.dcache.writebacks::total               360                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          148                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          148                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          148                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          148                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          519                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          519                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          519                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          519                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3767                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3767                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     39591125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     39591125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     39591125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     39591125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      7967750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      7967750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003886                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003886                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003886                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003886                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 76283.477842                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 76283.477842                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 76283.477842                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 76283.477842                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2115.144677                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2115.144677                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    507                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        83556                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           83556                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          392                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           392                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     30306250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     30306250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        83948                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        83948                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004670                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004670                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 77311.862245                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77311.862245                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           20                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          372                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          372                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          366                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          366                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     28243500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     28243500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      7967750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      7967750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004431                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004431                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75923.387097                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75923.387097                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21769.808743                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21769.808743                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        49338                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          49338                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          275                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          275                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     21673250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     21673250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        49613                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        49613                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005543                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005543                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 78811.818182                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 78811.818182                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          128                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          128                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          147                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          147                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         3401                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         3401                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     11347625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     11347625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002963                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002963                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 77194.727891                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 77194.727891                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       195090                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       195090                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   2040596625                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   2040596625                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10459.770491                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10459.770491                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        28866                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        28866                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       166224                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       166224                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   1963803075                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   1963803075                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 11814.196957                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 11814.196957                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  14617238125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           463.490349                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                8706                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               602                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             14.461794                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   463.490349                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.905255                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.905255                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          430                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          277                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          136                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.839844                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2095484                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2095484                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  14617238125                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  14617238125                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                14617406250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    294                       # Simulator instruction rate (inst/s)
host_mem_usage                                8013612                       # Number of bytes of host memory used
host_op_rate                                      302                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 24332.22                       # Real time elapsed on the host
host_tick_rate                                 453339                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7164967                       # Number of instructions simulated
sim_ops                                       7343067                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011031                       # Number of seconds simulated
sim_ticks                                 11030738125                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.544479                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  230219                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               238459                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                451                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4045                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            239334                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               3081                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            3839                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              758                       # Number of indirect misses.
system.cpu.branchPred.lookups                  270074                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   11040                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          578                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1591932                       # Number of instructions committed
system.cpu.committedOps                       1620808                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.208756                       # CPI: cycles per instruction
system.cpu.discardedOps                          9996                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             868038                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             84062                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           432250                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1653826                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.311647                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      346                       # number of quiesce instructions executed
system.cpu.numCycles                          5108121                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       346                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1091718     67.36%     67.36% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1416      0.09%     67.44% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::MemRead                  84062      5.19%     72.63% # Class of committed instruction
system.cpu.op_class_0::MemWrite                443611     27.37%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1620808                       # Class of committed instruction
system.cpu.quiesceCycles                     12541060                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         3454295                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          245                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         2607                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        395421                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  14617406250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  14617406250                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  14617406250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  14617406250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              145024                       # Transaction distribution
system.membus.trans_dist::ReadResp             147616                       # Transaction distribution
system.membus.trans_dist::WriteReq              53833                       # Transaction distribution
system.membus.trans_dist::WriteResp             53833                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          361                       # Transaction distribution
system.membus.trans_dist::WriteClean               95                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2137                       # Transaction distribution
system.membus.trans_dist::ReadExReq               147                       # Transaction distribution
system.membus.trans_dist::ReadExResp              148                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           2219                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           373                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       195090                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        195090                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port         6428                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         6428                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           51                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1464                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       391773                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         6070                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       399358                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       390180                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       390180                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 795966                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       142016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       142016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         2928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        61120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         8057                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        73513                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     12485500                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     12485500                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                12701029                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            591860                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000438                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.020914                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  591601     99.96%     99.96% # Request fanout histogram
system.membus.snoop_fanout::1                     259      0.04%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              591860                       # Request fanout histogram
system.membus.reqLayer6.occupancy           913667700                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               8.3                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             7692875                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             6243187                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1478375                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  14617406250                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            7098175                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy          843073579                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              7.6                       # Layer utilization (%)
system.membus.respLayer3.occupancy           11280250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  14617406250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      5941216                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      1485304                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      7426520                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      1485304                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      5941216                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      7426520                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      7426520                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      7426520                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     14853040                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  14617406250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  14617406250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  14617406250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       112640                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       112640                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       304125                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       304125                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          100                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          196                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3080                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         2590                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         6070                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        36896                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        45088                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       753666                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       761858                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       833530                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          140                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          308                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3388                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4070                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         8057                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       590196                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       721268                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     12058628                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     12189700                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     13247221                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1415915250                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             12.8                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1166799153                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         10.6                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    642813000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          5.8                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  14617406250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  14617406250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  14617406250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       180224                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        53248                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      5941216                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4455912                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      5941216                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     16338345                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      5941216                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4455912                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     10397128                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      5941216                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     10397128                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     10397128                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     26735473                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  14617406250                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  14617406250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  14617406250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  14617406250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  14617406250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  14617406250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  14617406250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      4455912                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     10397128                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       14853040                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4455912                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1532082                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       5987995                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      4455912                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     14853040                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1532082                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      20841035                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  14617406250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       144658                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       144658                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        50432                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        50432                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        14352                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       372738                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       390180                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       459124                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     11927556                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     12485500                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       231717                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       231717    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       231717                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    471856250                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          4.3                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    773711000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          7.0                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  14617406250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     11981728                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       131072                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     12374944                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       327680                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       328052                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       655732                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      2995432                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      3007720                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        81920                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        10256                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        92176                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1086212714                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     23764865                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     11882432                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1121860012                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     29706081                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     29739805                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     59445886                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1115918795                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     53504670                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     11882432                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1181305897                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  14617406250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  14617406250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  14617406250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  14617406250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     17235972                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      2883584                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     20250628                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     10092544                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      9175044                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     19267588                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4308993                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        90112                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4403201                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2523136                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       286721                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2809857                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma      5941216                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1562540222                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    261413513                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      5941216                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1835836167                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    914947294                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    831770630                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1746717924                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma      5941216                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2477487516                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1093184143                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      5941216                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   3582554091                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  14617406250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  14617406250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  14617406250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  14617406250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  14617406250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  14617406250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  14617406250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  14617406250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  14617406250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  14617406250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  14617406250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  14617406250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  14617406250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  14617406250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  14617406250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  14617406250                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  14617406250                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  14617406250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  14617406250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       142016                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1408                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       143424                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       142016                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       142016                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         2219                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           22                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         2241                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     12874569                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       127643                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       13002212                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     12874569                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     12874569                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     12874569                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       127643                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      13002212                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  14617406250                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  14617406250                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  14617406250                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  14617406250                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  14617406250                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  14617406250                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  14617406250                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  14617406250                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  14617406250                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  14617406250                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  14617406250                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  14617406250                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  14617406250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  14617406250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       196980                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      9043972                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          31936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            9289788                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        29184                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       262144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      2883584                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3256832                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         3080                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       141313                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             499                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              145157                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          456                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         4096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        45056                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              50888                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     17857373                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    819888198                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1532082                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           2895183                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             842172835                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2645698                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     23764865                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    261413513                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      5941216                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      1485304                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            295250595                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2645698                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     41622237                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1081301710                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      5941216                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      1485304                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1532082                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          2895183                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1137423431                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       456.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      7176.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    186085.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       495.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003254840250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          101                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          101                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              262366                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              54283                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      145156                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      50888                       # Number of write requests accepted
system.mem_ctrls.readBursts                    145156                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    50888                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    287                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              9050                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              9056                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9076                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              9100                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              9098                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              9056                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              9071                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              9070                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              9047                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9053                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             9048                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8993                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             9035                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9057                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             9022                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             9037                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3174                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3185                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3180                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3166                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3178                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3191                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3193                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3184                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3187                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3184                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3192                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3183                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3171                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3167                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3175                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3178                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      20.13                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4683044205                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  724345000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              8485855455                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32326.06                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58576.06                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        80                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   135039                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   47192                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.21                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.74                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     2                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                145154                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                50888                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     623                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     246                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     599                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     687                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  127062                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    5166                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    4972                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    4972                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      39                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     154                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     67                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     57                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    164                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   8296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1012                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    162                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        13532                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    925.919007                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   833.012187                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   255.542385                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          433      3.20%      3.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          416      3.07%      6.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          268      1.98%      8.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          180      1.33%      9.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          218      1.61%     11.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          183      1.35%     12.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          249      1.84%     14.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          198      1.46%     15.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        11387     84.15%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        13532                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          101                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1434.336634                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1883.115494                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            57     56.44%     56.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.99%     57.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            4      3.96%     61.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.99%     62.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.99%     63.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            6      5.94%     69.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           16     15.84%     85.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            2      1.98%     87.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            8      7.92%     95.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            5      4.95%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           101                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          101                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     503.841584                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    181.798844                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    481.678227                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             34     33.66%     33.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             4      3.96%     37.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             6      5.94%     43.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            4      3.96%     47.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            1      0.99%     48.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            3      2.97%     51.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            2      1.98%     53.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.99%     54.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703            1      0.99%     55.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            1      0.99%     56.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           44     43.56%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           101                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9271616                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   18368                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3256832                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 9289724                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3256832                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       840.53                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       295.25                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    842.17                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    295.25                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.87                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.57                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.31                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11030683125                       # Total gap between requests
system.mem_ctrls.avgGap                      56266.36                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       196980                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      9025796                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        31680                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        30144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       262144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      2883584                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        15424                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 17857372.531903889030                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 818240438.465671539307                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1532082.423541353084                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2871974.625904737506                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2732727.371315416880                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 23764864.783244051039                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 261413512.615684539080                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 5941216.195811012760                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 1398274.514834427740                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         3080                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       141313                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          498                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          456                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         4096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        45056                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    174211285                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   8263074820                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     26335025                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     22234325                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  22099556125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  30588039500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 151043725500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   1977946750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma     55208875                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     56562.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58473.56                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     99377.45                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     44647.24                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  48463938.87                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   7467783.08                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   3352355.41                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1931588.62                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma    215659.67                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.09                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   7800082875                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    596820000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2637189375                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  14617406250                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 692                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           346                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     22654061.416185                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    134491004.996628                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          346    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       169125                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545315000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             346                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      6779101000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   7838305250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  14617406250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       794635                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           794635                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       794635                       # number of overall hits
system.cpu.icache.overall_hits::total          794635                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2219                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2219                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2219                       # number of overall misses
system.cpu.icache.overall_misses::total          2219                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     96578125                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     96578125                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     96578125                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     96578125                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       796854                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       796854                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       796854                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       796854                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002785                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002785                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002785                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002785                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43523.264984                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43523.264984                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43523.264984                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43523.264984                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         2219                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2219                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2219                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2219                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     93126625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     93126625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     93126625                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     93126625                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002785                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002785                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002785                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002785                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41967.834610                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41967.834610                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41967.834610                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41967.834610                       # average overall mshr miss latency
system.cpu.icache.replacements                   1990                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       794635                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          794635                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2219                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2219                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     96578125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     96578125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       796854                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       796854                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002785                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002785                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43523.264984                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43523.264984                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2219                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2219                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     93126625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     93126625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002785                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002785                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41967.834610                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41967.834610                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  14617406250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           427.900413                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2391974                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2428                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            985.162273                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   427.900413                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.835743                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.835743                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          438                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          411                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.855469                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1595927                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1595927                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  14617406250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  14617406250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  14617406250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       132899                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           132899                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       132899                       # number of overall hits
system.cpu.dcache.overall_hits::total          132899                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          668                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            668                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          668                       # number of overall misses
system.cpu.dcache.overall_misses::total           668                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     52040125                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     52040125                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     52040125                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     52040125                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       133567                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       133567                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       133567                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       133567                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005001                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005001                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005001                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005001                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 77904.378743                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 77904.378743                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 77904.378743                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 77904.378743                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          361                       # number of writebacks
system.cpu.dcache.writebacks::total               361                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          148                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          148                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          148                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          148                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          520                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          520                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          520                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          520                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3767                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3767                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     39650125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     39650125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     39650125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     39650125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      7967750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      7967750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003893                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003893                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003893                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003893                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 76250.240385                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 76250.240385                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 76250.240385                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 76250.240385                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2115.144677                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2115.144677                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    508                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        83561                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           83561                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          393                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           393                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     30366875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     30366875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        83954                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        83954                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004681                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004681                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 77269.402036                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77269.402036                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           20                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          373                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          373                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          366                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          366                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     28302500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     28302500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      7967750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      7967750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004443                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004443                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75878.016086                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75878.016086                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21769.808743                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21769.808743                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        49338                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          49338                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          275                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          275                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     21673250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     21673250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        49613                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        49613                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005543                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005543                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 78811.818182                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 78811.818182                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          128                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          128                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          147                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          147                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         3401                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         3401                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     11347625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     11347625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002963                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002963                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 77194.727891                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 77194.727891                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       195090                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       195090                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   2040596625                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   2040596625                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10459.770491                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10459.770491                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        28866                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        28866                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       166224                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       166224                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   1963803075                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   1963803075                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 11814.196957                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 11814.196957                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  14617406250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           463.489839                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              136976                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1033                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            132.600194                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   463.489839                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.905254                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.905254                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          430                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          276                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          136                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.839844                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2095509                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2095509                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  14617406250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  14617406250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
