#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun May  3 15:16:45 2020
# Process ID: 6232
# Current directory: C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7260 C:\Users\Yankey\Desktop\Projects\MasterScalar\2ISSP_v2\TwoIssueSuperscalar_v2.xpr
# Log file: C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/vivado.log
# Journal file: C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.xpr
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Datapath [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
close_design
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top generic_Control [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top ControlUnit [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
close_design
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Datapath [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
refresh_design
close_design
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Top_MemoryInterface [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
synth_design -rtl -name rtl_1
synth_design -rtl -name rtl_1
synth_design -rtl -name rtl_1
close_design
synth_design -rtl -name rtl_1
launch_simulation
source Adder8.tcl
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Top_MemoryInterface [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
launch_simulation
source Top_MemoryInterface.tcl
current_wave_config {Untitled 2}
add_wave {{/Top_MemoryInterface/DataMemory_Port_Map/MEM}} 
add_force {/Top_MemoryInterface/clk} -radix hex {0 0ns} {1 10000ps} -repeat_every 20000ps
add_force {/Top_MemoryInterface/reset} -radix hex {1 0ns} -cancel_after 22ns
run all
close_sim
close_design
launch_simulation
source Top_MemoryInterface.tcl
add_force {/Top_MemoryInterface/clk} -radix hex {0 0ns} {1 10000ps} -repeat_every 20000ps
add_force {/Top_MemoryInterface/reset} -radix hex {1 0ns} -cancel_after 22ns
run all
relaunch_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Two_Issue_Scheduler [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Top_MemoryInterface [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
close_sim
launch_simulation
source Top_MemoryInterface.tcl
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Two_Issue_Scheduler [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
close_sim
synth_design -rtl -name rtl_1
refresh_design
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Top_MemoryInterface [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
refresh_design
update_compile_order -fileset sources_1
refresh_design
close_design
launch_simulation
source Top_MemoryInterface.tcl
add_force {/Top_MemoryInterface/clk} -radix hex {0 0ns} {1 10000ps} -repeat_every 20000ps
add_force {/Top_MemoryInterface/reset} -radix hex {1 0ns} -cancel_after 22ns
run all
relaunch_sim
current_wave_config {Untitled 5}
add_wave {{/Top_MemoryInterface/DataMemory_Port_Map/MEM}} 
current_wave_config {Untitled 5}
add_wave {{/Top_MemoryInterface/Instruction_Memory_Port_Map}} 
add_force {/Top_MemoryInterface/clk} -radix hex {0 0ns} {1 10000ps} -repeat_every 20000ps
add_force {/Top_MemoryInterface/reset} -radix hex {1 0ns} -cancel_after 22ns
run all
relaunch_sim
relaunch_sim
add_force {/Top_MemoryInterface/clk} -radix hex {0 0ns} {1 10000ps} -repeat_every 20000ps
add_force {/Top_MemoryInterface/reset} -radix hex {1 0ns} -cancel_after 22ns
run all
relaunch_sim
relaunch_sim
relaunch_sim
add_force {/Top_MemoryInterface/clk} -radix hex {0 0ns} {1 10000ps} -repeat_every 20000ps
add_force {/Top_MemoryInterface/reset} -radix hex {1 0ns} -cancel_after 22ns
run all
relaunch_sim
add_force {/Top_MemoryInterface/clk} -radix hex {0 0ns} {1 10000ps} -repeat_every 20000ps
add_force {/Top_MemoryInterface/reset} -radix hex {1 0ns} -cancel_after 22ns
run all
