[{"id":0,"href":"/docs/digital_logic/agenda2/","title":"Agenda2","section":"Digital Logic","content":"\u003c?xml version=\"1.0\" encoding=\"UTF-8\"?\u003e \u003c!DOCTYPE html PUBLIC \"-//W3C//DTD XHTML 1.1 plus MathML 2.0//EN\" \"http://www.w3.org/Math/DTD/mathml2/xhtml-math11-f.dtd\"\u003e- no title specifiedÂ Combinatorial Logic\nSequential Logic\n00_combinatorial_logic\n10_sequential_logic\n01_boolean_algebra\n11_clocks,flipflops_and_registers\n02_XOR\n12_automata\n03_binary_system\n13_cpu_control 04_Signs\n14_programmable Logic\n05_ALU\n15_test_logic\n06_Memory\n16_ HDLs (VHDL+Verilog)\n17_Register-Transfer-Level\nComputer Architecture / Processor design\n20_RISC_V 21_ISA, Assembler + Linker\n22_RISC_V_implementation\nExcursions\nX0_Multiplication\nX1_Division X2_Trigonometric functions (CORDIC)\nX3_Sigmoid functions\nOther topics\nO00_Consciousness "},{"id":1,"href":"/docs/digital_logic/agenda3/","title":"Agenda3","section":"Digital Logic","content":"\u003c?xml version=\"1.0\" encoding=\"UTF-8\"?\u003e \u003c!DOCTYPE html PUBLIC \"-//W3C//DTD XHTML 1.1 plus MathML 2.0//EN\" \"http://www.w3.org/Math/DTD/mathml2/xhtml-math11-f.dtd\"\u003e - no title specified Combinatorial Logic\nSequential Logic\n00_combinatorial_logic\n10_sequential_logic\n01_boolean_algebra\n11_clocks,flipflops_and_registers\n02_XOR 12_automata\n03_binary_system 13_cpu_control 04_Signs\n14_programmable Logic\n05_ALU 15_test_logic\n06_Memory 16_ HDLs (VHDL+Verilog)\n17_Register-Transfer-Level\nComputer Architecture / Processor design\n20_RISC_V 21_ISA, Assembler + Linker\n22_RISC_V_implementation\nExcursions\nX0_Multiplication\nX1_Division X2_Trigonometric functions (CORDIC)\nX3_Sigmoid functions\nOther topics\nO00_Consciousness "}]