### Low Latency Serial FPGA Link Block Design ###

Custom transceiver core IP in srcs/sources_1/new/emmetcore.v
