<profile>
    <ReportVersion>
        <Version>2022.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplus</ProductFamily>
        <Part>xcu250-figd2104-2L-e</Part>
        <TopModelName>kernel_stage0</TopModelName>
        <TargetClockPeriod>15.00</TargetClockPeriod>
        <ClockUncertainty>4.05</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>10.950</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <Interval-min>undef</Interval-min>
            <Interval-max>undef</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <VITIS_LOOP_16_2>
                <TripCount>24</TripCount>
                <Latency>301320</Latency>
                <AbsoluteTimeLatency>4519800</AbsoluteTimeLatency>
                <IterationLatency>12555</IterationLatency>
                <InstanceList/>
            </VITIS_LOOP_16_2>
        </SummaryOfLoopLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>0</BRAM_18K>
            <DSP>62</DSP>
            <FF>25055</FF>
            <LUT>33025</LUT>
            <URAM>24</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>5376</BRAM_18K>
            <DSP>12288</DSP>
            <FF>3456000</FF>
            <LUT>1728000</LUT>
            <URAM>1280</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>9</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>9</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>kernel_stage0</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>kernel_stage0</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>kernel_stage0</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>kernel_stage0</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>kernel_stage0</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>kernel_stage0</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWADDR</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWLEN</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWSIZE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWBURST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWLOCK</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWCACHE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWPROT</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWQOS</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWREGION</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WDATA</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WSTRB</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WLAST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARADDR</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARLEN</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARSIZE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARBURST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARLOCK</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARCACHE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARPROT</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARQOS</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARREGION</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RDATA</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RLAST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RRESP</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BRESP</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WSTRB</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWADDR</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWLEN</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWSIZE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWBURST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWLOCK</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWCACHE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWPROT</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWQOS</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWREGION</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WDATA</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WSTRB</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WLAST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARADDR</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARLEN</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARSIZE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARBURST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARLOCK</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARCACHE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARPROT</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARQOS</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARREGION</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RDATA</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RLAST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RRESP</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BRESP</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWADDR</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWLEN</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWSIZE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWBURST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWLOCK</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWCACHE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWPROT</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWQOS</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWREGION</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WDATA</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WSTRB</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WLAST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARADDR</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARLEN</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARSIZE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARBURST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARLOCK</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARCACHE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARPROT</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARQOS</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARREGION</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RDATA</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RLAST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RRESP</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BRESP</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWVALID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWREADY</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWADDR</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWLEN</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWSIZE</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWBURST</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWLOCK</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWCACHE</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWPROT</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWQOS</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWREGION</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWUSER</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_WVALID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_WREADY</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_WDATA</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_WSTRB</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_WLAST</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_WID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_WUSER</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARVALID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARREADY</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARADDR</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARLEN</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARSIZE</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARBURST</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARLOCK</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARCACHE</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARPROT</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARQOS</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARREGION</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARUSER</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_RVALID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_RREADY</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_RDATA</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_RLAST</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_RID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_RUSER</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_RRESP</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_BVALID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_BREADY</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_BRESP</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_BID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_BUSER</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="4">
            <ModuleName>kernel_stage0</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408</InstName>
                    <ModuleName>kernel_stage0_Pipeline_VITIS_LOOP_79_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>408</ID>
                    <BindInstances>add_ln79_fu_106_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_DW_conv_1_2_1_fu_417</InstName>
                    <ModuleName>DW_conv_1_2_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>417</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_DW_conv_1_2_1_Pipeline_In_Channel_fu_258</InstName>
                            <ModuleName>DW_conv_1_2_1_Pipeline_In_Channel</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>258</ID>
                            <BindInstances>add_ln66_fu_246_p2 mac_muladd_20s_16ns_17s_20_4_1_U7 mac_muladd_20s_16ns_17s_20_4_1_U7 add_ln65_fu_292_p2 add_ln67_fu_382_p2 grp_fu_328_p0</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>empty_fu_359_p2 tmp2_fu_389_p2 tmp_fu_399_p2 empty_149_fu_409_p2 empty_150_fu_427_p2 empty_151_fu_453_p2 add_ln38_fu_465_p2 add_ln38_1_fu_491_p2 p_mid165_fu_521_p2 p_mid191_fu_575_p2 p_mid1111_fu_609_p2 add_ln41_fu_661_p2 tmp2_mid1_fu_713_p2 p_mid125_fu_731_p2 p_mid145_fu_773_p2 add_ln45_fu_813_p2 p_mid1_fu_847_p2 p_mid14_fu_873_p2 p_mid16_fu_911_p2 add_ln53_1_fu_937_p2 add_ln53_fu_947_p2 add_ln63_fu_977_p2 add_ln56_fu_988_p2 add_ln56_1_fu_994_p2 add_ln72_fu_1006_p2 in_ch_fu_1022_p2 add_ln71_fu_1146_p2 add_ln72_1_fu_1180_p2 add_ln73_fu_1199_p2 add_ln48_fu_1072_p2 add_ln45_1_fu_1077_p2 add_ln41_1_fu_1090_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_BatchNorm_3_4_5_6_1_fu_427</InstName>
                    <ModuleName>BatchNorm_3_4_5_6_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>427</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_BatchNorm_3_4_5_6_1_Pipeline_VITIS_LOOP_16_4_fu_202</InstName>
                            <ModuleName>BatchNorm_3_4_5_6_1_Pipeline_VITIS_LOOP_16_4</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>202</ID>
                            <BindInstances>add_ln16_fu_160_p2 add_ln17_1_fu_170_p2 fsub_32ns_32ns_32_2_full_dsp_1_U23 ddiv_64ns_64ns_64_9_no_dsp_1_U28 dmul_64ns_64ns_64_2_max_dsp_1_U27</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>empty_fu_330_p2 empty_157_fu_348_p2 empty_158_fu_353_p2 empty_159_fu_358_p2 dadd_64ns_64ns_64_2_full_dsp_1_U42 add_ln13_fu_414_p2 add_ln14_fu_494_p2 p_mid1_fu_538_p2 p_mid121_fu_564_p2 p_mid123_fu_569_p2 p_mid125_fu_574_p2 p_mid127_fu_579_p2 dadd_64ns_64ns_64_2_full_dsp_1_U42 empty_162_fu_708_p2 dsqrt_64ns_64ns_64_8_no_dsp_1_U43 add_ln15_fu_745_p2 add_ln14_1_fu_751_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_stage0_Pipeline_VITIS_LOOP_8_1_fu_442</InstName>
                    <ModuleName>kernel_stage0_Pipeline_VITIS_LOOP_8_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>442</ID>
                    <BindInstances>add_ln8_fu_79_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_DW_conv_1_1_fu_448</InstName>
                    <ModuleName>DW_conv_1_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>448</ID>
                    <BindInstances>empty_fu_1100_p2 add_ln58_fu_1110_p2 tmp_fu_1120_p2 empty_154_fu_1130_p2 sub_ln64_fu_1154_p2 empty_155_fu_1180_p2 add_ln38_fu_1192_p2 add_ln38_2_fu_1221_p2 p_mid1116_fu_1267_p2 p_mid1246_fu_1289_p2 p_mid1272_fu_1337_p2 add_ln41_fu_1375_p2 add_ln58_2_fu_1411_p2 add_ln41_2_fu_1430_p2 add_ln41_3_fu_1858_p2 add_ln41_4_fu_1869_p2 add_ln41_5_fu_1922_p2 add_ln41_6_fu_1977_p2 add_ln41_7_fu_2034_p2 add_ln41_8_fu_2044_p2 add_ln41_9_fu_2096_p2 add_ln41_10_fu_2106_p2 add_ln41_11_fu_2161_p2 add_ln41_12_fu_2172_p2 add_ln41_13_fu_2229_p2 add_ln41_14_fu_2281_p2 add_ln41_15_fu_2337_p2 add_ln41_16_fu_2347_p2 add_ln41_17_fu_2403_p2 add_ln41_18_fu_2413_p2 add_ln41_19_fu_2469_p2 add_ln41_20_fu_2483_p2 add_ln41_21_fu_2542_p2 add_ln41_22_fu_2595_p2 add_ln41_23_fu_2661_p2 add_ln41_24_fu_2671_p2 p_mid171_fu_1441_p2 p_mid197_fu_1497_p2 add_ln45_fu_1535_p2 p_mid1_fu_1569_p2 sub_ln64_1_fu_1609_p2 p_mid16_fu_1643_p2 add_ln52_fu_1669_p2 add_ln52_1_fu_1679_p2 add_ln65_9_fu_1737_p2 add_ln65_10_fu_1755_p2 add_ln65_11_fu_2605_p2 add_ln65_12_fu_1880_p2 add_ln65_13_fu_1897_p2 add_ln65_2_fu_2857_p2 add_ln65_14_fu_1932_p2 add_ln65_15_fu_1949_p2 add_ln65_3_fu_3123_p2 add_ln65_16_fu_1991_p2 add_ln65_18_fu_2009_p2 add_ln65_4_fu_3137_p2 add_ln65_24_fu_2054_p2 add_ln65_25_fu_2071_p2 add_ln65_5_fu_3151_p2 add_ln65_26_fu_2116_p2 add_ln65_27_fu_2133_p2 add_ln65_6_fu_3165_p2 add_ln65_28_fu_2186_p2 add_ln65_29_fu_2204_p2 add_ln65_7_fu_3179_p2 add_ln65_30_fu_2239_p2 add_ln65_31_fu_2256_p2 add_ln65_32_fu_3193_p2 add_ln65_33_fu_2295_p2 add_ln65_34_fu_2312_p2 add_ln65_35_fu_3207_p2 add_ln65_36_fu_2361_p2 add_ln65_37_fu_2378_p2 add_ln65_38_fu_3221_p2 add_ln65_39_fu_2427_p2 add_ln65_40_fu_2444_p2 add_ln65_41_fu_3235_p2 add_ln65_42_fu_2497_p2 add_ln65_43_fu_2514_p2 add_ln65_44_fu_3249_p2 add_ln65_45_fu_2553_p2 add_ln65_46_fu_2570_p2 add_ln65_47_fu_3263_p2 add_ln65_48_fu_2615_p2 add_ln65_49_fu_2636_p2 add_ln65_50_fu_3277_p2 add_ln65_51_fu_2688_p2 add_ln65_52_fu_2706_p2 add_ln65_53_fu_3291_p2 add_ln65_54_fu_2731_p2 add_ln65_55_fu_2748_p2 add_ln65_73_fu_3305_p2 add_ln65_56_fu_2773_p2 add_ln65_57_fu_2790_p2 add_ln65_17_fu_3322_p2 add_ln65_58_fu_2815_p2 add_ln65_59_fu_2832_p2 add_ln65_60_fu_3337_p2 add_ln65_61_fu_2867_p2 add_ln65_62_fu_2884_p2 add_ln65_19_fu_3351_p2 add_ln65_63_fu_2913_p2 add_ln65_64_fu_2930_p2 add_ln65_20_fu_3365_p2 add_ln65_65_fu_2955_p2 add_ln65_66_fu_2972_p2 add_ln65_21_fu_3379_p2 add_ln65_67_fu_2997_p2 add_ln65_68_fu_3014_p2 add_ln65_22_fu_3393_p2 add_ln65_69_fu_3039_p2 add_ln65_70_fu_3056_p2 add_ln65_23_fu_3407_p2 add_ln65_71_fu_3081_p2 add_ln65_72_fu_3098_p2 add_ln48_fu_1786_p2 add_ln45_2_fu_1792_p2 add_ln41_25_fu_1806_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457</InstName>
                    <ModuleName>kernel_stage0_Pipeline_VITIS_LOOP_8_11</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>457</ID>
                    <BindInstances>add_ln8_fu_106_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_stage0_Pipeline_VITIS_LOOP_8_12_fu_463</InstName>
                    <ModuleName>kernel_stage0_Pipeline_VITIS_LOOP_8_12</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>463</ID>
                    <BindInstances>add_ln10_fu_76_p2 add_ln8_fu_87_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_stage0_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_469</InstName>
                    <ModuleName>kernel_stage0_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_19_4</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>469</ID>
                    <BindInstances>empty_fu_181_p2 add_ln18_fu_193_p2 add_ln18_1_fu_216_p2 p_mid1_fu_246_p2 add_ln20_fu_294_p2 add_ln19_fu_305_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Pointwise_conv_7_8_1_fu_479</InstName>
                    <ModuleName>Pointwise_conv_7_8_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>479</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_Pointwise_conv_7_8_1_Pipeline_Output_Channel_fu_120</InstName>
                            <ModuleName>Pointwise_conv_7_8_1_Pipeline_Output_Channel</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>120</ID>
                            <BindInstances>add_ln25_fu_1006_p2 empty_148_fu_1044_p2 sum3_fu_1054_p2 add_ln30_fu_1072_p2 fmul_32ns_32ns_32_2_max_dsp_1_U71 fadd_32ns_32ns_32_2_full_dsp_1_U70 add_ln30_2_fu_1312_p2 fmul_32ns_32ns_32_2_max_dsp_1_U71 fadd_32ns_32ns_32_2_full_dsp_1_U70 add_ln30_3_fu_1341_p2 fmul_32ns_32ns_32_2_max_dsp_1_U71 fadd_32ns_32ns_32_2_full_dsp_1_U70 add_ln30_4_fu_1363_p2 fmul_32ns_32ns_32_2_max_dsp_1_U71 fadd_32ns_32ns_32_2_full_dsp_1_U70 add_ln30_5_fu_1385_p2 fmul_32ns_32ns_32_2_max_dsp_1_U71 fadd_32ns_32ns_32_2_full_dsp_1_U70 add_ln30_6_fu_1414_p2 fmul_32ns_32ns_32_2_max_dsp_1_U71 fadd_32ns_32ns_32_2_full_dsp_1_U70 add_ln30_7_fu_1443_p2 fmul_32ns_32ns_32_2_max_dsp_1_U71 fadd_32ns_32ns_32_2_full_dsp_1_U70 add_ln30_8_fu_1472_p2 fmul_32ns_32ns_32_2_max_dsp_1_U71 fadd_32ns_32ns_32_2_full_dsp_1_U70 add_ln30_9_fu_1501_p2 fmul_32ns_32ns_32_2_max_dsp_1_U71 fadd_32ns_32ns_32_2_full_dsp_1_U70 add_ln30_10_fu_1541_p2 fmul_32ns_32ns_32_2_max_dsp_1_U71 fadd_32ns_32ns_32_2_full_dsp_1_U70 add_ln30_11_fu_1577_p2 fmul_32ns_32ns_32_2_max_dsp_1_U71 fadd_32ns_32ns_32_2_full_dsp_1_U70 add_ln30_12_fu_1610_p2 fmul_32ns_32ns_32_2_max_dsp_1_U71 fadd_32ns_32ns_32_2_full_dsp_1_U70 add_ln30_13_fu_1643_p2 fmul_32ns_32ns_32_2_max_dsp_1_U71 fadd_32ns_32ns_32_2_full_dsp_1_U70 add_ln30_14_fu_1676_p2 fmul_32ns_32ns_32_2_max_dsp_1_U71 fadd_32ns_32ns_32_2_full_dsp_1_U70 add_ln30_15_fu_1702_p2 fmul_32ns_32ns_32_2_max_dsp_1_U71 fadd_32ns_32ns_32_2_full_dsp_1_U70 add_ln30_16_fu_1721_p2 fmul_32ns_32ns_32_2_max_dsp_1_U71 fadd_32ns_32ns_32_2_full_dsp_1_U70 add_ln30_17_fu_1740_p2 fmul_32ns_32ns_32_2_max_dsp_1_U71 fadd_32ns_32ns_32_2_full_dsp_1_U70 add_ln30_18_fu_1759_p2 fmul_32ns_32ns_32_2_max_dsp_1_U71 fadd_32ns_32ns_32_2_full_dsp_1_U70 add_ln30_19_fu_1778_p2 fmul_32ns_32ns_32_2_max_dsp_1_U71 fadd_32ns_32ns_32_2_full_dsp_1_U70 add_ln30_20_fu_1797_p2 fmul_32ns_32ns_32_2_max_dsp_1_U71 fadd_32ns_32ns_32_2_full_dsp_1_U70 add_ln30_21_fu_1816_p2 fmul_32ns_32ns_32_2_max_dsp_1_U71 fadd_32ns_32ns_32_2_full_dsp_1_U70 add_ln30_22_fu_1835_p2 fmul_32ns_32ns_32_2_max_dsp_1_U71 fadd_32ns_32ns_32_2_full_dsp_1_U70 add_ln30_23_fu_1854_p2 fmul_32ns_32ns_32_2_max_dsp_1_U71 fadd_32ns_32ns_32_2_full_dsp_1_U70 add_ln30_24_fu_1869_p2 fmul_32ns_32ns_32_2_max_dsp_1_U71 fadd_32ns_32ns_32_2_full_dsp_1_U70 add_ln33_fu_1270_p2 fadd_32ns_32ns_32_2_full_dsp_1_U70</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln30_2_fu_179_p2 add_ln30_3_fu_186_p2 add_ln30_4_fu_193_p2 add_ln30_5_fu_200_p2 add_ln30_6_fu_207_p2 add_ln30_7_fu_214_p2 add_ln30_8_fu_221_p2 add_ln30_9_fu_228_p2 add_ln30_10_fu_235_p2 add_ln30_11_fu_242_p2 add_ln30_12_fu_249_p2 add_ln30_13_fu_256_p2 add_ln30_14_fu_263_p2 add_ln30_15_fu_270_p2 add_ln30_16_fu_277_p2 add_ln30_17_fu_284_p2 add_ln30_18_fu_291_p2 add_ln30_19_fu_298_p2 add_ln30_20_fu_305_p2 add_ln30_21_fu_312_p2 add_ln30_22_fu_319_p2 add_ln30_23_fu_326_p2 add_ln30_24_fu_333_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495</InstName>
                    <ModuleName>kernel_stage0_Pipeline_VITIS_LOOP_8_13</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>495</ID>
                    <BindInstances>add_ln8_fu_106_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_stage0_Pipeline_VITIS_LOOP_8_14_fu_501</InstName>
                    <ModuleName>kernel_stage0_Pipeline_VITIS_LOOP_8_14</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>501</ID>
                    <BindInstances>add_ln10_fu_76_p2 add_ln8_fu_87_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_stage0_Pipeline_VITIS_LOOP_38_2_fu_507</InstName>
                    <ModuleName>kernel_stage0_Pipeline_VITIS_LOOP_38_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>507</ID>
                    <BindInstances>add_ln38_fu_123_p2 dexp_64ns_64ns_64_6_full_dsp_1_U117 dadd_64ns_64ns_64_2_full_dsp_1_U115 ddiv_64ns_64ns_64_9_no_dsp_1_U116</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_stage0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4_fu_513</InstName>
                    <ModuleName>kernel_stage0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>513</ID>
                    <BindInstances>empty_fu_309_p2 add_ln58_fu_191_p2 add_ln58_1_fu_209_p2 mul_mul_5ns_14ns_19_4_1_U121 add_ln60_fu_349_p2 p_mid17_fu_392_p2 add_ln62_fu_439_p2 add_ln61_fu_464_p2 add_ln60_1_fu_227_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_stage0_Pipeline_VITIS_LOOP_8_15_fu_521</InstName>
                    <ModuleName>kernel_stage0_Pipeline_VITIS_LOOP_8_15</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>521</ID>
                    <BindInstances>add_ln10_fu_76_p2 add_ln8_fu_87_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_stage0_Pipeline_Output_Channel_fu_527</InstName>
                    <ModuleName>kernel_stage0_Pipeline_Output_Channel</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>527</ID>
                    <BindInstances>empty_fu_515_p2 add_ln30_fu_525_p2 add_ln19_fu_537_p2 add_ln19_1_fu_569_p2 p_mid184_fu_599_p2 add_ln22_fu_647_p2 add_ln30_1_fu_677_p2 add_ln22_1_fu_696_p2 add_ln22_2_fu_776_p2 add_ln22_3_fu_787_p2 add_ln22_4_fu_798_p2 add_ln22_5_fu_811_p2 add_ln22_6_fu_822_p2 add_ln22_7_fu_832_p2 add_ln22_8_fu_855_p2 add_ln22_9_fu_865_p2 add_ln22_10_fu_878_p2 add_ln22_11_fu_889_p2 add_ln22_12_fu_900_p2 add_ln22_13_fu_910_p2 add_ln22_14_fu_920_p2 add_ln22_15_fu_930_p2 add_ln22_16_fu_940_p2 add_ln22_17_fu_950_p2 add_ln22_18_fu_964_p2 add_ln22_19_fu_978_p2 add_ln22_20_fu_1000_p2 add_ln22_21_fu_1011_p2 add_ln22_22_fu_1027_p2 add_ln22_23_fu_1037_p2 mac_muladd_5ns_14ns_19ns_20_4_1_U128 mac_muladd_5ns_14ns_19ns_20_4_1_U128 p_sum116_fu_845_p2 add_ln25_fu_722_p2 add_ln22_24_fu_728_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538</InstName>
                    <ModuleName>kernel_stage0_Pipeline_VITIS_LOOP_156_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>538</ID>
                    <BindInstances>add_ln156_1_fu_113_p2 add_ln156_fu_123_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>add_ln16_1_fu_589_p2 fmul_32ns_32ns_32_2_max_dsp_1_U138 fmul_32ns_32ns_32_2_max_dsp_1_U138 img_1_U compute_tmp_1_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>kernel_stage0_Pipeline_VITIS_LOOP_79_1</Name>
            <Loops>
                <VITIS_LOOP_79_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>15.00</TargetClockPeriod>
                    <ClockUncertainty>4.05</ClockUncertainty>
                    <EstimatedClockPeriod>10.950</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>150531</Best-caseLatency>
                    <Average-caseLatency>150531</Average-caseLatency>
                    <Worst-caseLatency>150531</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.258 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.258 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.258 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>150531</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_79_1>
                        <Name>VITIS_LOOP_79_1</Name>
                        <TripCount>150528</TripCount>
                        <Latency>150529</Latency>
                        <AbsoluteTimeLatency>2.258 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_79_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>92</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>89</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_79_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln79_fu_106_p2" SOURCE="kernel_stage0.cpp:79" URAM="0" VARIABLE="add_ln79"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>DW_conv_1_2_1_Pipeline_In_Channel</Name>
            <Loops>
                <In_Channel/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>15.00</TargetClockPeriod>
                    <ClockUncertainty>4.05</ClockUncertainty>
                    <EstimatedClockPeriod>10.950</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <In_Channel>
                        <Name>In_Channel</Name>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>36</PipelineII>
                        <PipelineDepth>36</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </In_Channel>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2960</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2562</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="In_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_fu_246_p2" SOURCE="DW_conv.cpp:66" URAM="0" VARIABLE="add_ln66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="In_Channel" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_20s_16ns_17s_20_4_1_U7" SOURCE="DW_conv.cpp:63" URAM="0" VARIABLE="mul_ln63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="In_Channel" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_20s_16ns_17s_20_4_1_U7" SOURCE="DW_conv.cpp:63" URAM="0" VARIABLE="add_ln63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="In_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_fu_292_p2" SOURCE="DW_conv.cpp:65" URAM="0" VARIABLE="add_ln65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="In_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_fu_382_p2" SOURCE="DW_conv.cpp:67" URAM="0" VARIABLE="add_ln67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="In_Channel" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_328_p0" SOURCE="DW_conv.cpp:67" URAM="0" VARIABLE="add_ln67_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>DW_conv_1_2_1</Name>
            <Loops>
                <Out_Row_Kernel_Row_Kernel_Col>
                    <Output_Channel/>
                </Out_Row_Kernel_Row_Kernel_Col>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>15.00</TargetClockPeriod>
                    <ClockUncertainty>4.05</ClockUncertainty>
                    <EstimatedClockPeriod>10.950</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Out_Row_Kernel_Row_Kernel_Col>
                        <Name>Out_Row_Kernel_Row_Kernel_Col</Name>
                        <TripCount>112896</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <Output_Channel>
                            <Name>Output_Channel</Name>
                            <TripCount>24</TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>undef</IterationLatency>
                            <PipelineDepth>undef</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_DW_conv_1_2_1_Pipeline_In_Channel_fu_258</Instance>
                            </InstanceList>
                        </Output_Channel>
                    </Out_Row_Kernel_Row_Kernel_Col>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>3426</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>4122</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="sub" PRAGMA="" RTLNAME="empty_fu_359_p2" SOURCE="DW_conv.cpp:38" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="tmp2_fu_389_p2" SOURCE="DW_conv.cpp:38" URAM="0" VARIABLE="tmp2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="tmp_fu_399_p2" SOURCE="" URAM="0" VARIABLE="tmp"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="empty_149_fu_409_p2" SOURCE="DW_conv.cpp:41" URAM="0" VARIABLE="empty_149"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="sub" PRAGMA="" RTLNAME="empty_150_fu_427_p2" SOURCE="DW_conv.cpp:45" URAM="0" VARIABLE="empty_150"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="sub" PRAGMA="" RTLNAME="empty_151_fu_453_p2" SOURCE="DW_conv.cpp:41" URAM="0" VARIABLE="empty_151"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_fu_465_p2" SOURCE="DW_conv.cpp:38" URAM="0" VARIABLE="add_ln38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_1_fu_491_p2" SOURCE="DW_conv.cpp:38" URAM="0" VARIABLE="add_ln38_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid165_fu_521_p2" SOURCE="DW_conv.cpp:38" URAM="0" VARIABLE="p_mid165"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="p_mid191_fu_575_p2" SOURCE="DW_conv.cpp:41" URAM="0" VARIABLE="p_mid191"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid1111_fu_609_p2" SOURCE="DW_conv.cpp:41" URAM="0" VARIABLE="p_mid1111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_661_p2" SOURCE="DW_conv.cpp:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="tmp2_mid1_fu_713_p2" SOURCE="DW_conv.cpp:38" URAM="0" VARIABLE="tmp2_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="p_mid125_fu_731_p2" SOURCE="DW_conv.cpp:41" URAM="0" VARIABLE="p_mid125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid145_fu_773_p2" SOURCE="DW_conv.cpp:41" URAM="0" VARIABLE="p_mid145"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_fu_813_p2" SOURCE="DW_conv.cpp:45" URAM="0" VARIABLE="add_ln45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="p_mid1_fu_847_p2" SOURCE="DW_conv.cpp:41" URAM="0" VARIABLE="p_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid14_fu_873_p2" SOURCE="DW_conv.cpp:45" URAM="0" VARIABLE="p_mid14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid16_fu_911_p2" SOURCE="DW_conv.cpp:41" URAM="0" VARIABLE="p_mid16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_1_fu_937_p2" SOURCE="DW_conv.cpp:53" URAM="0" VARIABLE="add_ln53_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_947_p2" SOURCE="DW_conv.cpp:53" URAM="0" VARIABLE="add_ln53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_fu_977_p2" SOURCE="DW_conv.cpp:63" URAM="0" VARIABLE="add_ln63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_fu_988_p2" SOURCE="DW_conv.cpp:56" URAM="0" VARIABLE="add_ln56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_1_fu_994_p2" SOURCE="DW_conv.cpp:56" URAM="0" VARIABLE="add_ln56_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_fu_1006_p2" SOURCE="DW_conv.cpp:72" URAM="0" VARIABLE="add_ln72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Output_Channel" OPTYPE="sub" PRAGMA="" RTLNAME="in_ch_fu_1022_p2" SOURCE="DW_conv.cpp:61" URAM="0" VARIABLE="in_ch"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_fu_1146_p2" SOURCE="DW_conv.cpp:71" URAM="0" VARIABLE="add_ln71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_1_fu_1180_p2" SOURCE="DW_conv.cpp:72" URAM="0" VARIABLE="add_ln72_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_fu_1199_p2" SOURCE="DW_conv.cpp:73" URAM="0" VARIABLE="add_ln73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_fu_1072_p2" SOURCE="DW_conv.cpp:48" URAM="0" VARIABLE="add_ln48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_1_fu_1077_p2" SOURCE="DW_conv.cpp:45" URAM="0" VARIABLE="add_ln45_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_1_fu_1090_p2" SOURCE="DW_conv.cpp:41" URAM="0" VARIABLE="add_ln41_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>BatchNorm_3_4_5_6_1_Pipeline_VITIS_LOOP_16_4</Name>
            <Loops>
                <VITIS_LOOP_16_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>15.00</TargetClockPeriod>
                    <ClockUncertainty>4.05</ClockUncertainty>
                    <EstimatedClockPeriod>9.827</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1906</Best-caseLatency>
                    <Average-caseLatency>1906</Average-caseLatency>
                    <Worst-caseLatency>1906</Worst-caseLatency>
                    <Best-caseRealTimeLatency>28.590 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>28.590 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>28.590 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1906</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_16_4>
                        <Name>VITIS_LOOP_16_4</Name>
                        <TripCount>112</TripCount>
                        <Latency>1904</Latency>
                        <AbsoluteTimeLatency>28.560 us</AbsoluteTimeLatency>
                        <PipelineII>17</PipelineII>
                        <PipelineDepth>18</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_16_4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>10</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>866</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>595</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_fu_160_p2" SOURCE="BatchNorm.cpp:16" URAM="0" VARIABLE="add_ln16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln17_1_fu_170_p2" SOURCE="BatchNorm.cpp:17" URAM="0" VARIABLE="add_ln17_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_16_4" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_2_full_dsp_1_U23" SOURCE="BatchNorm.cpp:17" URAM="0" VARIABLE="sub"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ddiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="VITIS_LOOP_16_4" OPTYPE="ddiv" PRAGMA="" RTLNAME="ddiv_64ns_64ns_64_9_no_dsp_1_U28" SOURCE="BatchNorm.cpp:17" URAM="0" VARIABLE="div"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_16_4" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_2_max_dsp_1_U27" SOURCE="BatchNorm.cpp:17" URAM="0" VARIABLE="mul"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>BatchNorm_3_4_5_6_1</Name>
            <Loops>
                <VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>15.00</TargetClockPeriod>
                    <ClockUncertainty>4.05</ClockUncertainty>
                    <EstimatedClockPeriod>10.950</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5182465</Best-caseLatency>
                    <Average-caseLatency>5182465</Average-caseLatency>
                    <Worst-caseLatency>5182465</Worst-caseLatency>
                    <Best-caseRealTimeLatency>77.737 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>77.737 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>77.737 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5182465</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3>
                        <Name>VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3</Name>
                        <TripCount>2688</TripCount>
                        <Latency>5182464</Latency>
                        <AbsoluteTimeLatency>77.737 ms</AbsoluteTimeLatency>
                        <IterationLatency>1928</IterationLatency>
                        <PipelineDepth>1928</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_BatchNorm_3_4_5_6_1_Pipeline_VITIS_LOOP_16_4_fu_202</Instance>
                        </InstanceList>
                    </VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>13</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2228</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2867</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_fu_330_p2" SOURCE="" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_157_fu_348_p2" SOURCE="" URAM="0" VARIABLE="empty_157"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_158_fu_353_p2" SOURCE="" URAM="0" VARIABLE="empty_158"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_159_fu_358_p2" SOURCE="" URAM="0" VARIABLE="empty_159"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3" OPTYPE="add" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_2_full_dsp_1_U42" SOURCE="" URAM="0" VARIABLE="empty_160"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln13_fu_414_p2" SOURCE="BatchNorm.cpp:13" URAM="0" VARIABLE="add_ln13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_fu_494_p2" SOURCE="BatchNorm.cpp:14" URAM="0" VARIABLE="add_ln14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid1_fu_538_p2" SOURCE="BatchNorm.cpp:14" URAM="0" VARIABLE="p_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3" OPTYPE="add" PRAGMA="" RTLNAME="p_mid121_fu_564_p2" SOURCE="BatchNorm.cpp:14" URAM="0" VARIABLE="p_mid121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3" OPTYPE="add" PRAGMA="" RTLNAME="p_mid123_fu_569_p2" SOURCE="BatchNorm.cpp:14" URAM="0" VARIABLE="p_mid123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3" OPTYPE="add" PRAGMA="" RTLNAME="p_mid125_fu_574_p2" SOURCE="BatchNorm.cpp:14" URAM="0" VARIABLE="p_mid125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3" OPTYPE="add" PRAGMA="" RTLNAME="p_mid127_fu_579_p2" SOURCE="BatchNorm.cpp:14" URAM="0" VARIABLE="p_mid127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_2_full_dsp_1_U42" SOURCE="BatchNorm.cpp:14" URAM="0" VARIABLE="add_mid2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_162_fu_708_p2" SOURCE="BatchNorm.cpp:15" URAM="0" VARIABLE="empty_162"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3" OPTYPE="dsqrt" PRAGMA="" RTLNAME="dsqrt_64ns_64ns_64_8_no_dsp_1_U43" SOURCE="BatchNorm.cpp:17" URAM="0" VARIABLE="tmp"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_fu_745_p2" SOURCE="BatchNorm.cpp:15" URAM="0" VARIABLE="add_ln15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_1_fu_751_p2" SOURCE="BatchNorm.cpp:14" URAM="0" VARIABLE="add_ln14_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_stage0_Pipeline_VITIS_LOOP_8_1</Name>
            <Loops>
                <VITIS_LOOP_8_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>15.00</TargetClockPeriod>
                    <ClockUncertainty>4.05</ClockUncertainty>
                    <EstimatedClockPeriod>2.037</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>301058</Best-caseLatency>
                    <Average-caseLatency>301058</Average-caseLatency>
                    <Worst-caseLatency>301058</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.516 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.516 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.516 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>301058</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_8_1>
                        <Name>VITIS_LOOP_8_1</Name>
                        <TripCount>301056</TripCount>
                        <Latency>301056</Latency>
                        <AbsoluteTimeLatency>4.516 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_8_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>22</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>54</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_8_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln8_fu_79_p2" SOURCE="reset_arr.cpp:8" URAM="0" VARIABLE="add_ln8"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>DW_conv_1_1</Name>
            <Loops>
                <Out_Row_Kernel_Row_Kernel_Col/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>15.00</TargetClockPeriod>
                    <ClockUncertainty>4.05</ClockUncertainty>
                    <EstimatedClockPeriod>10.950</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>13547529</Best-caseLatency>
                    <Average-caseLatency>13547529</Average-caseLatency>
                    <Worst-caseLatency>13547529</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.203 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.203 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.203 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>13547529</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Out_Row_Kernel_Row_Kernel_Col>
                        <Name>Out_Row_Kernel_Row_Kernel_Col</Name>
                        <TripCount>112896</TripCount>
                        <Latency>13547527</Latency>
                        <AbsoluteTimeLatency>0.203 sec</AbsoluteTimeLatency>
                        <PipelineII>120</PipelineII>
                        <PipelineDepth>128</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Out_Row_Kernel_Row_Kernel_Col>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3821</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>5620</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="sub" PRAGMA="" RTLNAME="empty_fu_1100_p2" SOURCE="DW_conv.cpp:38" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_fu_1110_p2" SOURCE="DW_conv.cpp:58" URAM="0" VARIABLE="add_ln58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="tmp_fu_1120_p2" SOURCE="" URAM="0" VARIABLE="tmp"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="empty_154_fu_1130_p2" SOURCE="DW_conv.cpp:38" URAM="0" VARIABLE="empty_154"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln64_fu_1154_p2" SOURCE="DW_conv.cpp:64" URAM="0" VARIABLE="sub_ln64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="sub" PRAGMA="" RTLNAME="empty_155_fu_1180_p2" SOURCE="DW_conv.cpp:38" URAM="0" VARIABLE="empty_155"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_fu_1192_p2" SOURCE="DW_conv.cpp:38" URAM="0" VARIABLE="add_ln38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_2_fu_1221_p2" SOURCE="DW_conv.cpp:38" URAM="0" VARIABLE="add_ln38_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid1116_fu_1267_p2" SOURCE="DW_conv.cpp:38" URAM="0" VARIABLE="p_mid1116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="p_mid1246_fu_1289_p2" SOURCE="DW_conv.cpp:38" URAM="0" VARIABLE="p_mid1246"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid1272_fu_1337_p2" SOURCE="DW_conv.cpp:38" URAM="0" VARIABLE="p_mid1272"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_1375_p2" SOURCE="DW_conv.cpp:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_2_fu_1411_p2" SOURCE="DW_conv.cpp:58" URAM="0" VARIABLE="add_ln58_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_2_fu_1430_p2" SOURCE="DW_conv.cpp:41" URAM="0" VARIABLE="add_ln41_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_3_fu_1858_p2" SOURCE="DW_conv.cpp:41" URAM="0" VARIABLE="add_ln41_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_4_fu_1869_p2" SOURCE="DW_conv.cpp:41" URAM="0" VARIABLE="add_ln41_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_5_fu_1922_p2" SOURCE="DW_conv.cpp:41" URAM="0" VARIABLE="add_ln41_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_6_fu_1977_p2" SOURCE="DW_conv.cpp:41" URAM="0" VARIABLE="add_ln41_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_7_fu_2034_p2" SOURCE="DW_conv.cpp:41" URAM="0" VARIABLE="add_ln41_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_8_fu_2044_p2" SOURCE="DW_conv.cpp:41" URAM="0" VARIABLE="add_ln41_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_9_fu_2096_p2" SOURCE="DW_conv.cpp:41" URAM="0" VARIABLE="add_ln41_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_10_fu_2106_p2" SOURCE="DW_conv.cpp:41" URAM="0" VARIABLE="add_ln41_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_11_fu_2161_p2" SOURCE="DW_conv.cpp:41" URAM="0" VARIABLE="add_ln41_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_12_fu_2172_p2" SOURCE="DW_conv.cpp:41" URAM="0" VARIABLE="add_ln41_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_13_fu_2229_p2" SOURCE="DW_conv.cpp:41" URAM="0" VARIABLE="add_ln41_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_14_fu_2281_p2" SOURCE="DW_conv.cpp:41" URAM="0" VARIABLE="add_ln41_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_15_fu_2337_p2" SOURCE="DW_conv.cpp:41" URAM="0" VARIABLE="add_ln41_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_16_fu_2347_p2" SOURCE="DW_conv.cpp:41" URAM="0" VARIABLE="add_ln41_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_17_fu_2403_p2" SOURCE="DW_conv.cpp:41" URAM="0" VARIABLE="add_ln41_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_18_fu_2413_p2" SOURCE="DW_conv.cpp:41" URAM="0" VARIABLE="add_ln41_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_19_fu_2469_p2" SOURCE="DW_conv.cpp:41" URAM="0" VARIABLE="add_ln41_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_20_fu_2483_p2" SOURCE="DW_conv.cpp:41" URAM="0" VARIABLE="add_ln41_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_21_fu_2542_p2" SOURCE="DW_conv.cpp:41" URAM="0" VARIABLE="add_ln41_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_22_fu_2595_p2" SOURCE="DW_conv.cpp:41" URAM="0" VARIABLE="add_ln41_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_23_fu_2661_p2" SOURCE="DW_conv.cpp:41" URAM="0" VARIABLE="add_ln41_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_24_fu_2671_p2" SOURCE="DW_conv.cpp:41" URAM="0" VARIABLE="add_ln41_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="p_mid171_fu_1441_p2" SOURCE="DW_conv.cpp:38" URAM="0" VARIABLE="p_mid171"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid197_fu_1497_p2" SOURCE="DW_conv.cpp:38" URAM="0" VARIABLE="p_mid197"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_fu_1535_p2" SOURCE="DW_conv.cpp:45" URAM="0" VARIABLE="add_ln45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="p_mid1_fu_1569_p2" SOURCE="DW_conv.cpp:41" URAM="0" VARIABLE="p_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln64_1_fu_1609_p2" SOURCE="DW_conv.cpp:64" URAM="0" VARIABLE="sub_ln64_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid16_fu_1643_p2" SOURCE="DW_conv.cpp:41" URAM="0" VARIABLE="p_mid16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln52_fu_1669_p2" SOURCE="DW_conv.cpp:52" URAM="0" VARIABLE="add_ln52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln52_1_fu_1679_p2" SOURCE="DW_conv.cpp:52" URAM="0" VARIABLE="add_ln52_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_9_fu_1737_p2" SOURCE="DW_conv.cpp:65" URAM="0" VARIABLE="add_ln65_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_10_fu_1755_p2" SOURCE="DW_conv.cpp:65" URAM="0" VARIABLE="add_ln65_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_11_fu_2605_p2" SOURCE="DW_conv.cpp:65" URAM="0" VARIABLE="add_ln65_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_12_fu_1880_p2" SOURCE="DW_conv.cpp:65" URAM="0" VARIABLE="add_ln65_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_13_fu_1897_p2" SOURCE="DW_conv.cpp:65" URAM="0" VARIABLE="add_ln65_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_2_fu_2857_p2" SOURCE="DW_conv.cpp:65" URAM="0" VARIABLE="add_ln65_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_14_fu_1932_p2" SOURCE="DW_conv.cpp:65" URAM="0" VARIABLE="add_ln65_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_15_fu_1949_p2" SOURCE="DW_conv.cpp:65" URAM="0" VARIABLE="add_ln65_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_3_fu_3123_p2" SOURCE="DW_conv.cpp:65" URAM="0" VARIABLE="add_ln65_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_16_fu_1991_p2" SOURCE="DW_conv.cpp:65" URAM="0" VARIABLE="add_ln65_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_18_fu_2009_p2" SOURCE="DW_conv.cpp:65" URAM="0" VARIABLE="add_ln65_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_4_fu_3137_p2" SOURCE="DW_conv.cpp:65" URAM="0" VARIABLE="add_ln65_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_24_fu_2054_p2" SOURCE="DW_conv.cpp:65" URAM="0" VARIABLE="add_ln65_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_25_fu_2071_p2" SOURCE="DW_conv.cpp:65" URAM="0" VARIABLE="add_ln65_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_5_fu_3151_p2" SOURCE="DW_conv.cpp:65" URAM="0" VARIABLE="add_ln65_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_26_fu_2116_p2" SOURCE="DW_conv.cpp:65" URAM="0" VARIABLE="add_ln65_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_27_fu_2133_p2" SOURCE="DW_conv.cpp:65" URAM="0" VARIABLE="add_ln65_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_6_fu_3165_p2" SOURCE="DW_conv.cpp:65" URAM="0" VARIABLE="add_ln65_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_28_fu_2186_p2" SOURCE="DW_conv.cpp:65" URAM="0" VARIABLE="add_ln65_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_29_fu_2204_p2" SOURCE="DW_conv.cpp:65" URAM="0" VARIABLE="add_ln65_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_7_fu_3179_p2" SOURCE="DW_conv.cpp:65" URAM="0" VARIABLE="add_ln65_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_30_fu_2239_p2" SOURCE="DW_conv.cpp:65" URAM="0" VARIABLE="add_ln65_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_31_fu_2256_p2" SOURCE="DW_conv.cpp:65" URAM="0" VARIABLE="add_ln65_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_32_fu_3193_p2" SOURCE="DW_conv.cpp:65" URAM="0" VARIABLE="add_ln65_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_33_fu_2295_p2" SOURCE="DW_conv.cpp:65" URAM="0" VARIABLE="add_ln65_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_34_fu_2312_p2" SOURCE="DW_conv.cpp:65" URAM="0" VARIABLE="add_ln65_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_35_fu_3207_p2" SOURCE="DW_conv.cpp:65" URAM="0" VARIABLE="add_ln65_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_36_fu_2361_p2" SOURCE="DW_conv.cpp:65" URAM="0" VARIABLE="add_ln65_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_37_fu_2378_p2" SOURCE="DW_conv.cpp:65" URAM="0" VARIABLE="add_ln65_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_38_fu_3221_p2" SOURCE="DW_conv.cpp:65" URAM="0" VARIABLE="add_ln65_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_39_fu_2427_p2" SOURCE="DW_conv.cpp:65" URAM="0" VARIABLE="add_ln65_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_40_fu_2444_p2" SOURCE="DW_conv.cpp:65" URAM="0" VARIABLE="add_ln65_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_41_fu_3235_p2" SOURCE="DW_conv.cpp:65" URAM="0" VARIABLE="add_ln65_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_42_fu_2497_p2" SOURCE="DW_conv.cpp:65" URAM="0" VARIABLE="add_ln65_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_43_fu_2514_p2" SOURCE="DW_conv.cpp:65" URAM="0" VARIABLE="add_ln65_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_44_fu_3249_p2" SOURCE="DW_conv.cpp:65" URAM="0" VARIABLE="add_ln65_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_45_fu_2553_p2" SOURCE="DW_conv.cpp:65" URAM="0" VARIABLE="add_ln65_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_46_fu_2570_p2" SOURCE="DW_conv.cpp:65" URAM="0" VARIABLE="add_ln65_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_47_fu_3263_p2" SOURCE="DW_conv.cpp:65" URAM="0" VARIABLE="add_ln65_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_48_fu_2615_p2" SOURCE="DW_conv.cpp:65" URAM="0" VARIABLE="add_ln65_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_49_fu_2636_p2" SOURCE="DW_conv.cpp:65" URAM="0" VARIABLE="add_ln65_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_50_fu_3277_p2" SOURCE="DW_conv.cpp:65" URAM="0" VARIABLE="add_ln65_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_51_fu_2688_p2" SOURCE="DW_conv.cpp:65" URAM="0" VARIABLE="add_ln65_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_52_fu_2706_p2" SOURCE="DW_conv.cpp:65" URAM="0" VARIABLE="add_ln65_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_53_fu_3291_p2" SOURCE="DW_conv.cpp:65" URAM="0" VARIABLE="add_ln65_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_54_fu_2731_p2" SOURCE="DW_conv.cpp:65" URAM="0" VARIABLE="add_ln65_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_55_fu_2748_p2" SOURCE="DW_conv.cpp:65" URAM="0" VARIABLE="add_ln65_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_73_fu_3305_p2" SOURCE="DW_conv.cpp:65" URAM="0" VARIABLE="add_ln65_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_56_fu_2773_p2" SOURCE="DW_conv.cpp:65" URAM="0" VARIABLE="add_ln65_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_57_fu_2790_p2" SOURCE="DW_conv.cpp:65" URAM="0" VARIABLE="add_ln65_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_17_fu_3322_p2" SOURCE="DW_conv.cpp:65" URAM="0" VARIABLE="add_ln65_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_58_fu_2815_p2" SOURCE="DW_conv.cpp:65" URAM="0" VARIABLE="add_ln65_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_59_fu_2832_p2" SOURCE="DW_conv.cpp:65" URAM="0" VARIABLE="add_ln65_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_60_fu_3337_p2" SOURCE="DW_conv.cpp:65" URAM="0" VARIABLE="add_ln65_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_61_fu_2867_p2" SOURCE="DW_conv.cpp:65" URAM="0" VARIABLE="add_ln65_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_62_fu_2884_p2" SOURCE="DW_conv.cpp:65" URAM="0" VARIABLE="add_ln65_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_19_fu_3351_p2" SOURCE="DW_conv.cpp:65" URAM="0" VARIABLE="add_ln65_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_63_fu_2913_p2" SOURCE="DW_conv.cpp:65" URAM="0" VARIABLE="add_ln65_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_64_fu_2930_p2" SOURCE="DW_conv.cpp:65" URAM="0" VARIABLE="add_ln65_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_20_fu_3365_p2" SOURCE="DW_conv.cpp:65" URAM="0" VARIABLE="add_ln65_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_65_fu_2955_p2" SOURCE="DW_conv.cpp:65" URAM="0" VARIABLE="add_ln65_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_66_fu_2972_p2" SOURCE="DW_conv.cpp:65" URAM="0" VARIABLE="add_ln65_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_21_fu_3379_p2" SOURCE="DW_conv.cpp:65" URAM="0" VARIABLE="add_ln65_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_67_fu_2997_p2" SOURCE="DW_conv.cpp:65" URAM="0" VARIABLE="add_ln65_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_68_fu_3014_p2" SOURCE="DW_conv.cpp:65" URAM="0" VARIABLE="add_ln65_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_22_fu_3393_p2" SOURCE="DW_conv.cpp:65" URAM="0" VARIABLE="add_ln65_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_69_fu_3039_p2" SOURCE="DW_conv.cpp:65" URAM="0" VARIABLE="add_ln65_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_70_fu_3056_p2" SOURCE="DW_conv.cpp:65" URAM="0" VARIABLE="add_ln65_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_23_fu_3407_p2" SOURCE="DW_conv.cpp:65" URAM="0" VARIABLE="add_ln65_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_71_fu_3081_p2" SOURCE="DW_conv.cpp:65" URAM="0" VARIABLE="add_ln65_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_72_fu_3098_p2" SOURCE="DW_conv.cpp:65" URAM="0" VARIABLE="add_ln65_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_fu_1786_p2" SOURCE="DW_conv.cpp:48" URAM="0" VARIABLE="add_ln48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_2_fu_1792_p2" SOURCE="DW_conv.cpp:45" URAM="0" VARIABLE="add_ln45_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_25_fu_1806_p2" SOURCE="DW_conv.cpp:41" URAM="0" VARIABLE="add_ln41_25"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_stage0_Pipeline_VITIS_LOOP_8_11</Name>
            <Loops>
                <VITIS_LOOP_8_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>15.00</TargetClockPeriod>
                    <ClockUncertainty>4.05</ClockUncertainty>
                    <EstimatedClockPeriod>9.312</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>301070</Best-caseLatency>
                    <Average-caseLatency>301070</Average-caseLatency>
                    <Worst-caseLatency>301070</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.516 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.516 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.516 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>301070</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_8_1>
                        <Name>VITIS_LOOP_8_1</Name>
                        <TripCount>301056</TripCount>
                        <Latency>301068</Latency>
                        <AbsoluteTimeLatency>4.516 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>14</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_8_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>323</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>162</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_8_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln8_fu_106_p2" SOURCE="SiLU.cpp:8" URAM="0" VARIABLE="add_ln8"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_stage0_Pipeline_VITIS_LOOP_8_12</Name>
            <Loops>
                <VITIS_LOOP_8_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>15.00</TargetClockPeriod>
                    <ClockUncertainty>4.05</ClockUncertainty>
                    <EstimatedClockPeriod>2.846</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>301058</Best-caseLatency>
                    <Average-caseLatency>301058</Average-caseLatency>
                    <Worst-caseLatency>301058</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.516 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.516 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.516 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>301058</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_8_1>
                        <Name>VITIS_LOOP_8_1</Name>
                        <TripCount>301056</TripCount>
                        <Latency>301056</Latency>
                        <AbsoluteTimeLatency>4.516 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_8_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>22</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>81</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_8_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln10_fu_76_p2" SOURCE="reset_arr.cpp:10" URAM="0" VARIABLE="add_ln10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_8_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln8_fu_87_p2" SOURCE="reset_arr.cpp:8" URAM="0" VARIABLE="add_ln8"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_stage0_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_19_4</Name>
            <Loops>
                <VITIS_LOOP_18_3_VITIS_LOOP_19_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>15.00</TargetClockPeriod>
                    <ClockUncertainty>4.05</ClockUncertainty>
                    <EstimatedClockPeriod>9.416</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>12547</Best-caseLatency>
                    <Average-caseLatency>12547</Average-caseLatency>
                    <Worst-caseLatency>12547</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.188 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.188 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.188 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>12547</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_18_3_VITIS_LOOP_19_4>
                        <Name>VITIS_LOOP_18_3_VITIS_LOOP_19_4</Name>
                        <TripCount>12544</TripCount>
                        <Latency>12545</Latency>
                        <AbsoluteTimeLatency>0.188 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_18_3_VITIS_LOOP_19_4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>130</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>263</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_3_VITIS_LOOP_19_4" OPTYPE="sub" PRAGMA="" RTLNAME="empty_fu_181_p2" SOURCE="kernel_stage0.cpp:18" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_3_VITIS_LOOP_19_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_fu_193_p2" SOURCE="kernel_stage0.cpp:18" URAM="0" VARIABLE="add_ln18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_3_VITIS_LOOP_19_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_1_fu_216_p2" SOURCE="kernel_stage0.cpp:18" URAM="0" VARIABLE="add_ln18_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_3_VITIS_LOOP_19_4" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid1_fu_246_p2" SOURCE="kernel_stage0.cpp:18" URAM="0" VARIABLE="p_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_3_VITIS_LOOP_19_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_294_p2" SOURCE="kernel_stage0.cpp:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_3_VITIS_LOOP_19_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_fu_305_p2" SOURCE="kernel_stage0.cpp:19" URAM="0" VARIABLE="add_ln19"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Pointwise_conv_7_8_1_Pipeline_Output_Channel</Name>
            <Loops>
                <Output_Channel/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>15.00</TargetClockPeriod>
                    <ClockUncertainty>4.05</ClockUncertainty>
                    <EstimatedClockPeriod>10.950</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1262</Best-caseLatency>
                    <Average-caseLatency>1262</Average-caseLatency>
                    <Worst-caseLatency>1262</Worst-caseLatency>
                    <Best-caseRealTimeLatency>18.930 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>18.930 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>18.930 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1262</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Output_Channel>
                        <Name>Output_Channel</Name>
                        <TripCount>24</TripCount>
                        <Latency>1260</Latency>
                        <AbsoluteTimeLatency>18.900 us</AbsoluteTimeLatency>
                        <PipelineII>52</PipelineII>
                        <PipelineDepth>65</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Output_Channel>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>5</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>5191</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>4641</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln25_fu_1006_p2" SOURCE="Pointwise_conv.cpp:25" URAM="0" VARIABLE="add_ln25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Output_Channel" OPTYPE="sub" PRAGMA="" RTLNAME="empty_148_fu_1044_p2" SOURCE="Pointwise_conv.cpp:25" URAM="0" VARIABLE="empty_148"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="sum3_fu_1054_p2" SOURCE="Pointwise_conv.cpp:25" URAM="0" VARIABLE="sum3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_fu_1072_p2" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="add_ln30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Output_Channel" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U71" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="mul"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="Output_Channel" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U70" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="add1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_2_fu_1312_p2" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="add_ln30_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Output_Channel" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U71" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="mul_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="Output_Channel" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U70" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="add1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_3_fu_1341_p2" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="add_ln30_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Output_Channel" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U71" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="mul_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="Output_Channel" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U70" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="add1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_4_fu_1363_p2" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="add_ln30_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Output_Channel" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U71" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="mul_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="Output_Channel" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U70" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="add1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_5_fu_1385_p2" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="add_ln30_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Output_Channel" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U71" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="mul_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="Output_Channel" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U70" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="add1_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_6_fu_1414_p2" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="add_ln30_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Output_Channel" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U71" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="mul_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="Output_Channel" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U70" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="add1_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_7_fu_1443_p2" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="add_ln30_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Output_Channel" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U71" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="mul_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="Output_Channel" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U70" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="add1_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_8_fu_1472_p2" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="add_ln30_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Output_Channel" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U71" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="mul_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="Output_Channel" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U70" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="add1_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_9_fu_1501_p2" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="add_ln30_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Output_Channel" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U71" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="mul_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="Output_Channel" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U70" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="add1_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_10_fu_1541_p2" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="add_ln30_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Output_Channel" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U71" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="mul_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="Output_Channel" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U70" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="add1_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_11_fu_1577_p2" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="add_ln30_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Output_Channel" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U71" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="mul_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="Output_Channel" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U70" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="add1_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_12_fu_1610_p2" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="add_ln30_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Output_Channel" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U71" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="mul_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="Output_Channel" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U70" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="add1_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_13_fu_1643_p2" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="add_ln30_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Output_Channel" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U71" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="mul_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="Output_Channel" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U70" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="add1_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_14_fu_1676_p2" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="add_ln30_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Output_Channel" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U71" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="mul_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="Output_Channel" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U70" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="add1_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_15_fu_1702_p2" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="add_ln30_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Output_Channel" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U71" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="mul_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="Output_Channel" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U70" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="add1_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_16_fu_1721_p2" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="add_ln30_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Output_Channel" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U71" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="mul_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="Output_Channel" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U70" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="add1_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_17_fu_1740_p2" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="add_ln30_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Output_Channel" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U71" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="mul_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="Output_Channel" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U70" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="add1_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_18_fu_1759_p2" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="add_ln30_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Output_Channel" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U71" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="mul_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="Output_Channel" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U70" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="add1_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_19_fu_1778_p2" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="add_ln30_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Output_Channel" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U71" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="mul_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="Output_Channel" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U70" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="add1_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_20_fu_1797_p2" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="add_ln30_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Output_Channel" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U71" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="mul_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="Output_Channel" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U70" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="add1_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_21_fu_1816_p2" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="add_ln30_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Output_Channel" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U71" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="mul_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="Output_Channel" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U70" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="add1_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_22_fu_1835_p2" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="add_ln30_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Output_Channel" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U71" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="mul_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="Output_Channel" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U70" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="add1_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_23_fu_1854_p2" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="add_ln30_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Output_Channel" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U71" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="mul_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="Output_Channel" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U70" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="add1_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_24_fu_1869_p2" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="add_ln30_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Output_Channel" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U71" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="mul_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="Output_Channel" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U70" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="add1_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_1270_p2" SOURCE="Pointwise_conv.cpp:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="Output_Channel" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U70" SOURCE="Pointwise_conv.cpp:33" URAM="0" VARIABLE="add"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Pointwise_conv_7_8_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>15.00</TargetClockPeriod>
                    <ClockUncertainty>4.05</ClockUncertainty>
                    <EstimatedClockPeriod>10.950</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1263</Best-caseLatency>
                    <Average-caseLatency>1263</Average-caseLatency>
                    <Worst-caseLatency>1263</Worst-caseLatency>
                    <Best-caseRealTimeLatency>18.945 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>18.945 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>18.945 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1263</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>5</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>5755</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>5271</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_2_fu_179_p2" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="add_ln30_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_3_fu_186_p2" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="add_ln30_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_4_fu_193_p2" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="add_ln30_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_5_fu_200_p2" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="add_ln30_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_6_fu_207_p2" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="add_ln30_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_7_fu_214_p2" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="add_ln30_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_8_fu_221_p2" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="add_ln30_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_9_fu_228_p2" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="add_ln30_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_10_fu_235_p2" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="add_ln30_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_11_fu_242_p2" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="add_ln30_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_12_fu_249_p2" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="add_ln30_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_13_fu_256_p2" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="add_ln30_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_14_fu_263_p2" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="add_ln30_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_15_fu_270_p2" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="add_ln30_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_16_fu_277_p2" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="add_ln30_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_17_fu_284_p2" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="add_ln30_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_18_fu_291_p2" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="add_ln30_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_19_fu_298_p2" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="add_ln30_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_20_fu_305_p2" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="add_ln30_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_21_fu_312_p2" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="add_ln30_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_22_fu_319_p2" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="add_ln30_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_23_fu_326_p2" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="add_ln30_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_24_fu_333_p2" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="add_ln30_24"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_stage0_Pipeline_VITIS_LOOP_8_13</Name>
            <Loops>
                <VITIS_LOOP_8_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>15.00</TargetClockPeriod>
                    <ClockUncertainty>4.05</ClockUncertainty>
                    <EstimatedClockPeriod>9.312</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>38</Best-caseLatency>
                    <Average-caseLatency>38</Average-caseLatency>
                    <Worst-caseLatency>38</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.570 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.570 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.570 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>38</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_8_1>
                        <Name>VITIS_LOOP_8_1</Name>
                        <TripCount>24</TripCount>
                        <Latency>36</Latency>
                        <AbsoluteTimeLatency>0.540 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>14</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_8_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>295</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>148</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_8_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln8_fu_106_p2" SOURCE="SiLU.cpp:8" URAM="0" VARIABLE="add_ln8"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_stage0_Pipeline_VITIS_LOOP_8_14</Name>
            <Loops>
                <VITIS_LOOP_8_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>15.00</TargetClockPeriod>
                    <ClockUncertainty>4.05</ClockUncertainty>
                    <EstimatedClockPeriod>2.846</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>301058</Best-caseLatency>
                    <Average-caseLatency>301058</Average-caseLatency>
                    <Worst-caseLatency>301058</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.516 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.516 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.516 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>301058</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_8_1>
                        <Name>VITIS_LOOP_8_1</Name>
                        <TripCount>301056</TripCount>
                        <Latency>301056</Latency>
                        <AbsoluteTimeLatency>4.516 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_8_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>22</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>81</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_8_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln10_fu_76_p2" SOURCE="reset_arr.cpp:10" URAM="0" VARIABLE="add_ln10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_8_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln8_fu_87_p2" SOURCE="reset_arr.cpp:8" URAM="0" VARIABLE="add_ln8"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_stage0_Pipeline_VITIS_LOOP_38_2</Name>
            <Loops>
                <VITIS_LOOP_38_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>15.00</TargetClockPeriod>
                    <ClockUncertainty>4.05</ClockUncertainty>
                    <EstimatedClockPeriod>9.827</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>458</Best-caseLatency>
                    <Average-caseLatency>458</Average-caseLatency>
                    <Worst-caseLatency>458</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.870 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.870 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.870 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>458</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_38_2>
                        <Name>VITIS_LOOP_38_2</Name>
                        <TripCount>24</TripCount>
                        <Latency>456</Latency>
                        <AbsoluteTimeLatency>6.840 us</AbsoluteTimeLatency>
                        <PipelineII>19</PipelineII>
                        <PipelineDepth>20</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_38_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>29</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1236</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2758</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_38_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_fu_123_p2" SOURCE="kernel_stage0.cpp:38" URAM="0" VARIABLE="add_ln38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dexp" DSP="26" ID="" IMPL="fulldsp" LATENCY="5" LOOP="VITIS_LOOP_38_2" OPTYPE="dexp" PRAGMA="" RTLNAME="dexp_64ns_64ns_64_6_full_dsp_1_U117" SOURCE="kernel_stage0.cpp:43" URAM="0" VARIABLE="tmp_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_38_2" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_2_full_dsp_1_U115" SOURCE="kernel_stage0.cpp:43" URAM="0" VARIABLE="add33_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ddiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="VITIS_LOOP_38_2" OPTYPE="ddiv" PRAGMA="" RTLNAME="ddiv_64ns_64ns_64_9_no_dsp_1_U116" SOURCE="kernel_stage0.cpp:43" URAM="0" VARIABLE="div_i3"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_stage0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4</Name>
            <Loops>
                <VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>15.00</TargetClockPeriod>
                    <ClockUncertainty>4.05</ClockUncertainty>
                    <EstimatedClockPeriod>7.165</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>602117</Best-caseLatency>
                    <Average-caseLatency>602117</Average-caseLatency>
                    <Worst-caseLatency>602117</Worst-caseLatency>
                    <Best-caseRealTimeLatency>9.032 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>9.032 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>9.032 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>602117</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4>
                        <Name>VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4</Name>
                        <TripCount>301056</TripCount>
                        <Latency>602115</Latency>
                        <AbsoluteTimeLatency>9.032 ms</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>6</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>224</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>483</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4" OPTYPE="sub" PRAGMA="" RTLNAME="empty_fu_309_p2" SOURCE="" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_fu_191_p2" SOURCE="kernel_stage0.cpp:58" URAM="0" VARIABLE="add_ln58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_1_fu_209_p2" SOURCE="kernel_stage0.cpp:58" URAM="0" VARIABLE="add_ln58_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_5ns_14ns_19_4_1_U121" SOURCE="kernel_stage0.cpp:58" URAM="0" VARIABLE="mul_ln58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_fu_349_p2" SOURCE="kernel_stage0.cpp:60" URAM="0" VARIABLE="add_ln60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid17_fu_392_p2" SOURCE="kernel_stage0.cpp:60" URAM="0" VARIABLE="p_mid17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_fu_439_p2" SOURCE="kernel_stage0.cpp:62" URAM="0" VARIABLE="add_ln62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_fu_464_p2" SOURCE="kernel_stage0.cpp:61" URAM="0" VARIABLE="add_ln61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_1_fu_227_p2" SOURCE="kernel_stage0.cpp:60" URAM="0" VARIABLE="add_ln60_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_stage0_Pipeline_VITIS_LOOP_8_15</Name>
            <Loops>
                <VITIS_LOOP_8_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>15.00</TargetClockPeriod>
                    <ClockUncertainty>4.05</ClockUncertainty>
                    <EstimatedClockPeriod>2.846</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>301058</Best-caseLatency>
                    <Average-caseLatency>301058</Average-caseLatency>
                    <Worst-caseLatency>301058</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.516 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.516 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.516 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>301058</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_8_1>
                        <Name>VITIS_LOOP_8_1</Name>
                        <TripCount>301056</TripCount>
                        <Latency>301056</Latency>
                        <AbsoluteTimeLatency>4.516 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_8_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>22</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>81</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_8_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln10_fu_76_p2" SOURCE="reset_arr.cpp:10" URAM="0" VARIABLE="add_ln10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_8_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln8_fu_87_p2" SOURCE="reset_arr.cpp:8" URAM="0" VARIABLE="add_ln8"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_stage0_Pipeline_Output_Channel</Name>
            <Loops>
                <Out_Row_Out_Column_Output_Channel/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>15.00</TargetClockPeriod>
                    <ClockUncertainty>4.05</ClockUncertainty>
                    <EstimatedClockPeriod>10.950</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>7225381</Best-caseLatency>
                    <Average-caseLatency>7225381</Average-caseLatency>
                    <Worst-caseLatency>7225381</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.108 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.108 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.108 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>7225381</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Out_Row_Out_Column_Output_Channel>
                        <Name>Out_Row_Out_Column_Output_Channel</Name>
                        <TripCount>301056</TripCount>
                        <Latency>7225379</Latency>
                        <AbsoluteTimeLatency>0.108 sec</AbsoluteTimeLatency>
                        <PipelineII>24</PipelineII>
                        <PipelineDepth>60</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Out_Row_Out_Column_Output_Channel>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1915</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1719</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="sub" PRAGMA="" RTLNAME="empty_fu_515_p2" SOURCE="Pointwise_conv.cpp:19" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_fu_525_p2" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="add_ln30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_fu_537_p2" SOURCE="Pointwise_conv.cpp:19" URAM="0" VARIABLE="add_ln19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_1_fu_569_p2" SOURCE="Pointwise_conv.cpp:19" URAM="0" VARIABLE="add_ln19_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid184_fu_599_p2" SOURCE="Pointwise_conv.cpp:19" URAM="0" VARIABLE="p_mid184"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_647_p2" SOURCE="Pointwise_conv.cpp:22" URAM="0" VARIABLE="add_ln22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_1_fu_677_p2" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="add_ln30_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_1_fu_696_p2" SOURCE="Pointwise_conv.cpp:22" URAM="0" VARIABLE="add_ln22_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_2_fu_776_p2" SOURCE="Pointwise_conv.cpp:22" URAM="0" VARIABLE="add_ln22_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_3_fu_787_p2" SOURCE="Pointwise_conv.cpp:22" URAM="0" VARIABLE="add_ln22_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_4_fu_798_p2" SOURCE="Pointwise_conv.cpp:22" URAM="0" VARIABLE="add_ln22_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_5_fu_811_p2" SOURCE="Pointwise_conv.cpp:22" URAM="0" VARIABLE="add_ln22_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_6_fu_822_p2" SOURCE="Pointwise_conv.cpp:22" URAM="0" VARIABLE="add_ln22_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_7_fu_832_p2" SOURCE="Pointwise_conv.cpp:22" URAM="0" VARIABLE="add_ln22_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_8_fu_855_p2" SOURCE="Pointwise_conv.cpp:22" URAM="0" VARIABLE="add_ln22_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_9_fu_865_p2" SOURCE="Pointwise_conv.cpp:22" URAM="0" VARIABLE="add_ln22_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_10_fu_878_p2" SOURCE="Pointwise_conv.cpp:22" URAM="0" VARIABLE="add_ln22_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_11_fu_889_p2" SOURCE="Pointwise_conv.cpp:22" URAM="0" VARIABLE="add_ln22_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_12_fu_900_p2" SOURCE="Pointwise_conv.cpp:22" URAM="0" VARIABLE="add_ln22_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_13_fu_910_p2" SOURCE="Pointwise_conv.cpp:22" URAM="0" VARIABLE="add_ln22_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_14_fu_920_p2" SOURCE="Pointwise_conv.cpp:22" URAM="0" VARIABLE="add_ln22_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_15_fu_930_p2" SOURCE="Pointwise_conv.cpp:22" URAM="0" VARIABLE="add_ln22_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_16_fu_940_p2" SOURCE="Pointwise_conv.cpp:22" URAM="0" VARIABLE="add_ln22_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_17_fu_950_p2" SOURCE="Pointwise_conv.cpp:22" URAM="0" VARIABLE="add_ln22_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_18_fu_964_p2" SOURCE="Pointwise_conv.cpp:22" URAM="0" VARIABLE="add_ln22_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_19_fu_978_p2" SOURCE="Pointwise_conv.cpp:22" URAM="0" VARIABLE="add_ln22_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_20_fu_1000_p2" SOURCE="Pointwise_conv.cpp:22" URAM="0" VARIABLE="add_ln22_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_21_fu_1011_p2" SOURCE="Pointwise_conv.cpp:22" URAM="0" VARIABLE="add_ln22_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_22_fu_1027_p2" SOURCE="Pointwise_conv.cpp:22" URAM="0" VARIABLE="add_ln22_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_23_fu_1037_p2" SOURCE="Pointwise_conv.cpp:22" URAM="0" VARIABLE="add_ln22_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_5ns_14ns_19ns_20_4_1_U128" SOURCE="Pointwise_conv.cpp:22" URAM="0" VARIABLE="empty_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_5ns_14ns_19ns_20_4_1_U128" SOURCE="Pointwise_conv.cpp:22" URAM="0" VARIABLE="tmp4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="p_sum116_fu_845_p2" SOURCE="Pointwise_conv.cpp:22" URAM="0" VARIABLE="p_sum116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln25_fu_722_p2" SOURCE="Pointwise_conv.cpp:25" URAM="0" VARIABLE="add_ln25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_24_fu_728_p2" SOURCE="Pointwise_conv.cpp:22" URAM="0" VARIABLE="add_ln22_24"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_stage0_Pipeline_VITIS_LOOP_156_2</Name>
            <Loops>
                <VITIS_LOOP_156_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>15.00</TargetClockPeriod>
                    <ClockUncertainty>4.05</ClockUncertainty>
                    <EstimatedClockPeriod>10.950</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>301059</Best-caseLatency>
                    <Average-caseLatency>301059</Average-caseLatency>
                    <Worst-caseLatency>301059</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.516 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.516 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.516 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>301059</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_156_2>
                        <Name>VITIS_LOOP_156_2</Name>
                        <TripCount>301056</TripCount>
                        <Latency>301057</Latency>
                        <AbsoluteTimeLatency>4.516 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_156_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>57</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>116</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_156_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln156_1_fu_113_p2" SOURCE="kernel_stage0.cpp:156" URAM="0" VARIABLE="add_ln156_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_156_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln156_fu_123_p2" SOURCE="kernel_stage0.cpp:156" URAM="0" VARIABLE="add_ln156"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_stage0</Name>
            <Loops>
                <VITIS_LOOP_16_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>15.00</TargetClockPeriod>
                    <ClockUncertainty>4.05</ClockUncertainty>
                    <EstimatedClockPeriod>10.950</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_16_2>
                        <Name>VITIS_LOOP_16_2</Name>
                        <TripCount>24</TripCount>
                        <Latency>301320</Latency>
                        <AbsoluteTimeLatency>4.520 ms</AbsoluteTimeLatency>
                        <IterationLatency>12555</IterationLatency>
                        <PipelineDepth>12555</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_kernel_stage0_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_469</Instance>
                        </InstanceList>
                    </VITIS_LOOP_16_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>62</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>25055</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>33025</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>24</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>1</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_1_fu_589_p2" SOURCE="kernel_stage0.cpp:16" URAM="0" VARIABLE="add_ln16_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_2" OPTYPE="add" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U138" SOURCE="kernel_stage0.cpp:16" URAM="0" VARIABLE="add_ln16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="4" LOOP="VITIS_LOOP_16_2" OPTYPE="fdiv" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U138" SOURCE="kernel_stage0.cpp:24" URAM="0" VARIABLE="div_i2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="uram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="pragma" RTLNAME="img_1_U" SOURCE="kernel_stage0.cpp:110" URAM="12" VARIABLE="img_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="uram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="pragma" RTLNAME="compute_tmp_1_U" SOURCE="kernel_stage0.cpp:111" URAM="12" VARIABLE="compute_tmp_1"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_op>
            <ENTRY impl="all mul" latency="-1 mul" op="mul" precision="mul standard"/>
            <ENTRY impl="all add" latency="-1 add" op="add" precision="add standard"/>
            <ENTRY impl="all sub" latency="-1 sub" op="sub" precision="sub standard"/>
            <ENTRY impl="all fadd" latency="-1 fadd" op="fadd" precision="fadd standard"/>
            <ENTRY impl="all fsub" latency="-1 fsub" op="fsub" precision="fsub standard"/>
            <ENTRY impl="all fdiv" latency="-1 fdiv" op="fdiv" precision="fdiv standard"/>
            <ENTRY impl="all fexp" latency="-1 fexp" op="fexp" precision="fexp standard"/>
            <ENTRY impl="all flog" latency="-1 flog" op="flog" precision="flog standard"/>
            <ENTRY impl="all fmul" latency="-1 fmul" op="fmul" precision="fmul standard"/>
            <ENTRY impl="all frsqrt" latency="-1 frsqrt" op="frsqrt" precision="frsqrt standard"/>
            <ENTRY impl="all frecip" latency="-1 frecip" op="frecip" precision="frecip standard"/>
            <ENTRY impl="all fsqrt" latency="-1 fsqrt" op="fsqrt" precision="fsqrt standard"/>
            <ENTRY impl="all dadd" latency="-1 dadd" op="dadd" precision="dadd standard"/>
            <ENTRY impl="all dsub" latency="-1 dsub" op="dsub" precision="dsub standard"/>
            <ENTRY impl="all ddiv" latency="-1 ddiv" op="ddiv" precision="ddiv standard"/>
            <ENTRY impl="all dexp" latency="-1 dexp" op="dexp" precision="dexp standard"/>
            <ENTRY impl="all dlog" latency="-1 dlog" op="dlog" precision="dlog standard"/>
            <ENTRY impl="all dmul" latency="-1 dmul" op="dmul" precision="dmul standard"/>
            <ENTRY impl="all drsqrt" latency="-1 drsqrt" op="drsqrt" precision="drsqrt standard"/>
            <ENTRY impl="all drecip" latency="-1 drecip" op="drecip" precision="drecip standard"/>
            <ENTRY impl="all dsqrt" latency="-1 dsqrt" op="dsqrt" precision="dsqrt standard"/>
            <ENTRY impl="all hadd" latency="-1 hadd" op="hadd" precision="hadd standard"/>
            <ENTRY impl="all hsub" latency="-1 hsub" op="hsub" precision="hsub standard"/>
            <ENTRY impl="all hdiv" latency="-1 hdiv" op="hdiv" precision="hdiv standard"/>
            <ENTRY impl="all hmul" latency="-1 hmul" op="hmul" precision="hmul standard"/>
            <ENTRY impl="all hsqrt" latency="-1 hsqrt" op="hsqrt" precision="hsqrt standard"/>
            <ENTRY impl="all facc" latency="-1 facc" op="facc" precision="facc standard"/>
            <ENTRY impl="all fmacc" latency="-1 fmacc" op="fmacc" precision="fmacc standard"/>
            <ENTRY impl="all fmadd" latency="-1 fmadd" op="fmadd" precision="fmadd standard"/>
        </config_op>
        <config_storage>
            <ENTRY auto_srl_max_bits="1024 fifo" auto_srl_max_depth="2 fifo" impl="autosrl fifo" type="fifo"/>
        </config_storage>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="X_data" index="0" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem0" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="X_data_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="X_data_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="msp_conv_weight" index="1" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="msp_conv_weight_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="msp_conv_weight_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="msp_conv_bias" index="2" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="msp_conv_bias_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="msp_conv_bias_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="msp_norm_weight" index="3" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="msp_norm_weight_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="msp_norm_weight_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="msp_norm_bias" index="4" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="msp_norm_bias_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="msp_norm_bias_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="msp_norm_running_mean" index="5" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="msp_norm_running_mean_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="msp_norm_running_mean_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="msp_norm_running_var" index="6" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="msp_norm_running_var_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="msp_norm_running_var_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="dw_conv_weight" index="7" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="dw_conv_weight_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="dw_conv_weight_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="norm_1_weight" index="8" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="norm_1_weight_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="norm_1_weight_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="norm_1_bias" index="9" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="norm_1_bias_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="norm_1_bias_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="norm_1_running_mean" index="10" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="norm_1_running_mean_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="norm_1_running_mean_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="norm_1_running_var" index="11" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="norm_1_running_var_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="norm_1_running_var_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="se_conv_reduce_weight" index="12" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="se_conv_reduce_weight_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="se_conv_reduce_weight_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="se_conv_reduce_bias" index="13" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="se_conv_reduce_bias_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="se_conv_reduce_bias_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="se_conv_expand_weight" index="14" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="se_conv_expand_weight_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="se_conv_expand_weight_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="se_conv_expand_bias" index="15" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="se_conv_expand_bias_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="se_conv_expand_bias_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="proj_conv_weight" index="16" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="proj_conv_weight_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="proj_conv_weight_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Y_msp_conv" index="17" direction="unused" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem1" name="" usage="data" direction="unused"/>
                <hwRef type="register" interface="s_axi_control" name="Y_msp_conv_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Y_msp_conv_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Y_msp_norm" index="18" direction="unused" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem2" name="" usage="data" direction="unused"/>
                <hwRef type="register" interface="s_axi_control" name="Y_msp_norm_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Y_msp_norm_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Y_dw_conv" index="19" direction="unused" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem3" name="" usage="data" direction="unused"/>
                <hwRef type="register" interface="s_axi_control" name="Y_dw_conv_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Y_dw_conv_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Y_dw_norm" index="20" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem0" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="Y_dw_norm_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Y_dw_norm_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Y_dw_act" index="21" direction="unused" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem1" name="" usage="data" direction="unused"/>
                <hwRef type="register" interface="s_axi_control" name="Y_dw_act_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Y_dw_act_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Y_se_mean" index="22" direction="unused" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem2" name="" usage="data" direction="unused"/>
                <hwRef type="register" interface="s_axi_control" name="Y_se_mean_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Y_se_mean_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Y_se_reduce" index="23" direction="unused" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem3" name="" usage="data" direction="unused"/>
                <hwRef type="register" interface="s_axi_control" name="Y_se_reduce_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Y_se_reduce_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Y_se_act" index="24" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem0" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="Y_se_act_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Y_se_act_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Y_se_expand" index="25" direction="unused" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem1" name="" usage="data" direction="unused"/>
                <hwRef type="register" interface="s_axi_control" name="Y_se_expand_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Y_se_expand_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Y_se_sigmoid" index="26" direction="unused" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem2" name="" usage="data" direction="unused"/>
                <hwRef type="register" interface="s_axi_control" name="Y_se_sigmoid_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Y_se_sigmoid_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Y_se" index="27" direction="unused" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem3" name="" usage="data" direction="unused"/>
                <hwRef type="register" interface="s_axi_control" name="Y_se_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Y_se_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Y_proj" index="28" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem0" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="Y_proj_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Y_proj_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="9" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x10" name="X_data_1" access="W" description="Data signal of X_data" range="32">
                    <fields>
                        <field offset="0" width="32" name="X_data" access="W" description="Bit 31 to 0 of X_data"/>
                    </fields>
                </register>
                <register offset="0x14" name="X_data_2" access="W" description="Data signal of X_data" range="32">
                    <fields>
                        <field offset="0" width="32" name="X_data" access="W" description="Bit 63 to 32 of X_data"/>
                    </fields>
                </register>
                <register offset="0x1c" name="msp_conv_weight_1" access="W" description="Data signal of msp_conv_weight" range="32">
                    <fields>
                        <field offset="0" width="32" name="msp_conv_weight" access="W" description="Bit 31 to 0 of msp_conv_weight"/>
                    </fields>
                </register>
                <register offset="0x20" name="msp_conv_weight_2" access="W" description="Data signal of msp_conv_weight" range="32">
                    <fields>
                        <field offset="0" width="32" name="msp_conv_weight" access="W" description="Bit 63 to 32 of msp_conv_weight"/>
                    </fields>
                </register>
                <register offset="0x28" name="msp_conv_bias_1" access="W" description="Data signal of msp_conv_bias" range="32">
                    <fields>
                        <field offset="0" width="32" name="msp_conv_bias" access="W" description="Bit 31 to 0 of msp_conv_bias"/>
                    </fields>
                </register>
                <register offset="0x2c" name="msp_conv_bias_2" access="W" description="Data signal of msp_conv_bias" range="32">
                    <fields>
                        <field offset="0" width="32" name="msp_conv_bias" access="W" description="Bit 63 to 32 of msp_conv_bias"/>
                    </fields>
                </register>
                <register offset="0x34" name="msp_norm_weight_1" access="W" description="Data signal of msp_norm_weight" range="32">
                    <fields>
                        <field offset="0" width="32" name="msp_norm_weight" access="W" description="Bit 31 to 0 of msp_norm_weight"/>
                    </fields>
                </register>
                <register offset="0x38" name="msp_norm_weight_2" access="W" description="Data signal of msp_norm_weight" range="32">
                    <fields>
                        <field offset="0" width="32" name="msp_norm_weight" access="W" description="Bit 63 to 32 of msp_norm_weight"/>
                    </fields>
                </register>
                <register offset="0x40" name="msp_norm_bias_1" access="W" description="Data signal of msp_norm_bias" range="32">
                    <fields>
                        <field offset="0" width="32" name="msp_norm_bias" access="W" description="Bit 31 to 0 of msp_norm_bias"/>
                    </fields>
                </register>
                <register offset="0x44" name="msp_norm_bias_2" access="W" description="Data signal of msp_norm_bias" range="32">
                    <fields>
                        <field offset="0" width="32" name="msp_norm_bias" access="W" description="Bit 63 to 32 of msp_norm_bias"/>
                    </fields>
                </register>
                <register offset="0x4c" name="msp_norm_running_mean_1" access="W" description="Data signal of msp_norm_running_mean" range="32">
                    <fields>
                        <field offset="0" width="32" name="msp_norm_running_mean" access="W" description="Bit 31 to 0 of msp_norm_running_mean"/>
                    </fields>
                </register>
                <register offset="0x50" name="msp_norm_running_mean_2" access="W" description="Data signal of msp_norm_running_mean" range="32">
                    <fields>
                        <field offset="0" width="32" name="msp_norm_running_mean" access="W" description="Bit 63 to 32 of msp_norm_running_mean"/>
                    </fields>
                </register>
                <register offset="0x58" name="msp_norm_running_var_1" access="W" description="Data signal of msp_norm_running_var" range="32">
                    <fields>
                        <field offset="0" width="32" name="msp_norm_running_var" access="W" description="Bit 31 to 0 of msp_norm_running_var"/>
                    </fields>
                </register>
                <register offset="0x5c" name="msp_norm_running_var_2" access="W" description="Data signal of msp_norm_running_var" range="32">
                    <fields>
                        <field offset="0" width="32" name="msp_norm_running_var" access="W" description="Bit 63 to 32 of msp_norm_running_var"/>
                    </fields>
                </register>
                <register offset="0x64" name="dw_conv_weight_1" access="W" description="Data signal of dw_conv_weight" range="32">
                    <fields>
                        <field offset="0" width="32" name="dw_conv_weight" access="W" description="Bit 31 to 0 of dw_conv_weight"/>
                    </fields>
                </register>
                <register offset="0x68" name="dw_conv_weight_2" access="W" description="Data signal of dw_conv_weight" range="32">
                    <fields>
                        <field offset="0" width="32" name="dw_conv_weight" access="W" description="Bit 63 to 32 of dw_conv_weight"/>
                    </fields>
                </register>
                <register offset="0x70" name="norm_1_weight_1" access="W" description="Data signal of norm_1_weight" range="32">
                    <fields>
                        <field offset="0" width="32" name="norm_1_weight" access="W" description="Bit 31 to 0 of norm_1_weight"/>
                    </fields>
                </register>
                <register offset="0x74" name="norm_1_weight_2" access="W" description="Data signal of norm_1_weight" range="32">
                    <fields>
                        <field offset="0" width="32" name="norm_1_weight" access="W" description="Bit 63 to 32 of norm_1_weight"/>
                    </fields>
                </register>
                <register offset="0x7c" name="norm_1_bias_1" access="W" description="Data signal of norm_1_bias" range="32">
                    <fields>
                        <field offset="0" width="32" name="norm_1_bias" access="W" description="Bit 31 to 0 of norm_1_bias"/>
                    </fields>
                </register>
                <register offset="0x80" name="norm_1_bias_2" access="W" description="Data signal of norm_1_bias" range="32">
                    <fields>
                        <field offset="0" width="32" name="norm_1_bias" access="W" description="Bit 63 to 32 of norm_1_bias"/>
                    </fields>
                </register>
                <register offset="0x88" name="norm_1_running_mean_1" access="W" description="Data signal of norm_1_running_mean" range="32">
                    <fields>
                        <field offset="0" width="32" name="norm_1_running_mean" access="W" description="Bit 31 to 0 of norm_1_running_mean"/>
                    </fields>
                </register>
                <register offset="0x8c" name="norm_1_running_mean_2" access="W" description="Data signal of norm_1_running_mean" range="32">
                    <fields>
                        <field offset="0" width="32" name="norm_1_running_mean" access="W" description="Bit 63 to 32 of norm_1_running_mean"/>
                    </fields>
                </register>
                <register offset="0x94" name="norm_1_running_var_1" access="W" description="Data signal of norm_1_running_var" range="32">
                    <fields>
                        <field offset="0" width="32" name="norm_1_running_var" access="W" description="Bit 31 to 0 of norm_1_running_var"/>
                    </fields>
                </register>
                <register offset="0x98" name="norm_1_running_var_2" access="W" description="Data signal of norm_1_running_var" range="32">
                    <fields>
                        <field offset="0" width="32" name="norm_1_running_var" access="W" description="Bit 63 to 32 of norm_1_running_var"/>
                    </fields>
                </register>
                <register offset="0xa0" name="se_conv_reduce_weight_1" access="W" description="Data signal of se_conv_reduce_weight" range="32">
                    <fields>
                        <field offset="0" width="32" name="se_conv_reduce_weight" access="W" description="Bit 31 to 0 of se_conv_reduce_weight"/>
                    </fields>
                </register>
                <register offset="0xa4" name="se_conv_reduce_weight_2" access="W" description="Data signal of se_conv_reduce_weight" range="32">
                    <fields>
                        <field offset="0" width="32" name="se_conv_reduce_weight" access="W" description="Bit 63 to 32 of se_conv_reduce_weight"/>
                    </fields>
                </register>
                <register offset="0xac" name="se_conv_reduce_bias_1" access="W" description="Data signal of se_conv_reduce_bias" range="32">
                    <fields>
                        <field offset="0" width="32" name="se_conv_reduce_bias" access="W" description="Bit 31 to 0 of se_conv_reduce_bias"/>
                    </fields>
                </register>
                <register offset="0xb0" name="se_conv_reduce_bias_2" access="W" description="Data signal of se_conv_reduce_bias" range="32">
                    <fields>
                        <field offset="0" width="32" name="se_conv_reduce_bias" access="W" description="Bit 63 to 32 of se_conv_reduce_bias"/>
                    </fields>
                </register>
                <register offset="0xb8" name="se_conv_expand_weight_1" access="W" description="Data signal of se_conv_expand_weight" range="32">
                    <fields>
                        <field offset="0" width="32" name="se_conv_expand_weight" access="W" description="Bit 31 to 0 of se_conv_expand_weight"/>
                    </fields>
                </register>
                <register offset="0xbc" name="se_conv_expand_weight_2" access="W" description="Data signal of se_conv_expand_weight" range="32">
                    <fields>
                        <field offset="0" width="32" name="se_conv_expand_weight" access="W" description="Bit 63 to 32 of se_conv_expand_weight"/>
                    </fields>
                </register>
                <register offset="0xc4" name="se_conv_expand_bias_1" access="W" description="Data signal of se_conv_expand_bias" range="32">
                    <fields>
                        <field offset="0" width="32" name="se_conv_expand_bias" access="W" description="Bit 31 to 0 of se_conv_expand_bias"/>
                    </fields>
                </register>
                <register offset="0xc8" name="se_conv_expand_bias_2" access="W" description="Data signal of se_conv_expand_bias" range="32">
                    <fields>
                        <field offset="0" width="32" name="se_conv_expand_bias" access="W" description="Bit 63 to 32 of se_conv_expand_bias"/>
                    </fields>
                </register>
                <register offset="0xd0" name="proj_conv_weight_1" access="W" description="Data signal of proj_conv_weight" range="32">
                    <fields>
                        <field offset="0" width="32" name="proj_conv_weight" access="W" description="Bit 31 to 0 of proj_conv_weight"/>
                    </fields>
                </register>
                <register offset="0xd4" name="proj_conv_weight_2" access="W" description="Data signal of proj_conv_weight" range="32">
                    <fields>
                        <field offset="0" width="32" name="proj_conv_weight" access="W" description="Bit 63 to 32 of proj_conv_weight"/>
                    </fields>
                </register>
                <register offset="0xdc" name="Y_msp_conv_1" access="W" description="Data signal of Y_msp_conv" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_msp_conv" access="W" description="Bit 31 to 0 of Y_msp_conv"/>
                    </fields>
                </register>
                <register offset="0xe0" name="Y_msp_conv_2" access="W" description="Data signal of Y_msp_conv" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_msp_conv" access="W" description="Bit 63 to 32 of Y_msp_conv"/>
                    </fields>
                </register>
                <register offset="0xe8" name="Y_msp_norm_1" access="W" description="Data signal of Y_msp_norm" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_msp_norm" access="W" description="Bit 31 to 0 of Y_msp_norm"/>
                    </fields>
                </register>
                <register offset="0xec" name="Y_msp_norm_2" access="W" description="Data signal of Y_msp_norm" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_msp_norm" access="W" description="Bit 63 to 32 of Y_msp_norm"/>
                    </fields>
                </register>
                <register offset="0xf4" name="Y_dw_conv_1" access="W" description="Data signal of Y_dw_conv" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_dw_conv" access="W" description="Bit 31 to 0 of Y_dw_conv"/>
                    </fields>
                </register>
                <register offset="0xf8" name="Y_dw_conv_2" access="W" description="Data signal of Y_dw_conv" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_dw_conv" access="W" description="Bit 63 to 32 of Y_dw_conv"/>
                    </fields>
                </register>
                <register offset="0x100" name="Y_dw_norm_1" access="W" description="Data signal of Y_dw_norm" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_dw_norm" access="W" description="Bit 31 to 0 of Y_dw_norm"/>
                    </fields>
                </register>
                <register offset="0x104" name="Y_dw_norm_2" access="W" description="Data signal of Y_dw_norm" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_dw_norm" access="W" description="Bit 63 to 32 of Y_dw_norm"/>
                    </fields>
                </register>
                <register offset="0x10c" name="Y_dw_act_1" access="W" description="Data signal of Y_dw_act" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_dw_act" access="W" description="Bit 31 to 0 of Y_dw_act"/>
                    </fields>
                </register>
                <register offset="0x110" name="Y_dw_act_2" access="W" description="Data signal of Y_dw_act" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_dw_act" access="W" description="Bit 63 to 32 of Y_dw_act"/>
                    </fields>
                </register>
                <register offset="0x118" name="Y_se_mean_1" access="W" description="Data signal of Y_se_mean" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_se_mean" access="W" description="Bit 31 to 0 of Y_se_mean"/>
                    </fields>
                </register>
                <register offset="0x11c" name="Y_se_mean_2" access="W" description="Data signal of Y_se_mean" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_se_mean" access="W" description="Bit 63 to 32 of Y_se_mean"/>
                    </fields>
                </register>
                <register offset="0x124" name="Y_se_reduce_1" access="W" description="Data signal of Y_se_reduce" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_se_reduce" access="W" description="Bit 31 to 0 of Y_se_reduce"/>
                    </fields>
                </register>
                <register offset="0x128" name="Y_se_reduce_2" access="W" description="Data signal of Y_se_reduce" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_se_reduce" access="W" description="Bit 63 to 32 of Y_se_reduce"/>
                    </fields>
                </register>
                <register offset="0x130" name="Y_se_act_1" access="W" description="Data signal of Y_se_act" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_se_act" access="W" description="Bit 31 to 0 of Y_se_act"/>
                    </fields>
                </register>
                <register offset="0x134" name="Y_se_act_2" access="W" description="Data signal of Y_se_act" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_se_act" access="W" description="Bit 63 to 32 of Y_se_act"/>
                    </fields>
                </register>
                <register offset="0x13c" name="Y_se_expand_1" access="W" description="Data signal of Y_se_expand" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_se_expand" access="W" description="Bit 31 to 0 of Y_se_expand"/>
                    </fields>
                </register>
                <register offset="0x140" name="Y_se_expand_2" access="W" description="Data signal of Y_se_expand" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_se_expand" access="W" description="Bit 63 to 32 of Y_se_expand"/>
                    </fields>
                </register>
                <register offset="0x148" name="Y_se_sigmoid_1" access="W" description="Data signal of Y_se_sigmoid" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_se_sigmoid" access="W" description="Bit 31 to 0 of Y_se_sigmoid"/>
                    </fields>
                </register>
                <register offset="0x14c" name="Y_se_sigmoid_2" access="W" description="Data signal of Y_se_sigmoid" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_se_sigmoid" access="W" description="Bit 63 to 32 of Y_se_sigmoid"/>
                    </fields>
                </register>
                <register offset="0x154" name="Y_se_1" access="W" description="Data signal of Y_se" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_se" access="W" description="Bit 31 to 0 of Y_se"/>
                    </fields>
                </register>
                <register offset="0x158" name="Y_se_2" access="W" description="Data signal of Y_se" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_se" access="W" description="Bit 63 to 32 of Y_se"/>
                    </fields>
                </register>
                <register offset="0x160" name="Y_proj_1" access="W" description="Data signal of Y_proj" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_proj" access="W" description="Bit 31 to 0 of Y_proj"/>
                    </fields>
                </register>
                <register offset="0x164" name="Y_proj_2" access="W" description="Data signal of Y_proj" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_proj" access="W" description="Bit 63 to 32 of Y_proj"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="X_data"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="msp_conv_weight"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="msp_conv_bias"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="52" argName="msp_norm_weight"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="64" argName="msp_norm_bias"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="76" argName="msp_norm_running_mean"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="88" argName="msp_norm_running_var"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="100" argName="dw_conv_weight"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="112" argName="norm_1_weight"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="124" argName="norm_1_bias"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="136" argName="norm_1_running_mean"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="148" argName="norm_1_running_var"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="160" argName="se_conv_reduce_weight"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="172" argName="se_conv_reduce_bias"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="184" argName="se_conv_expand_weight"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="196" argName="se_conv_expand_bias"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="208" argName="proj_conv_weight"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="220" argName="Y_msp_conv"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="232" argName="Y_msp_norm"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="244" argName="Y_dw_conv"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="256" argName="Y_dw_norm"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="268" argName="Y_dw_act"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="280" argName="Y_se_mean"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="292" argName="Y_se_reduce"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="304" argName="Y_se_act"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="316" argName="Y_se_expand"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="328" argName="Y_se_sigmoid"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="340" argName="Y_se"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="352" argName="Y_proj"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_gmem0:m_axi_gmem:m_axi_gmem1:m_axi_gmem2:m_axi_gmem3</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_gmem0" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem0_" paramPrefix="C_M_AXI_GMEM0_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem0_ARADDR</port>
                <port>m_axi_gmem0_ARBURST</port>
                <port>m_axi_gmem0_ARCACHE</port>
                <port>m_axi_gmem0_ARID</port>
                <port>m_axi_gmem0_ARLEN</port>
                <port>m_axi_gmem0_ARLOCK</port>
                <port>m_axi_gmem0_ARPROT</port>
                <port>m_axi_gmem0_ARQOS</port>
                <port>m_axi_gmem0_ARREADY</port>
                <port>m_axi_gmem0_ARREGION</port>
                <port>m_axi_gmem0_ARSIZE</port>
                <port>m_axi_gmem0_ARUSER</port>
                <port>m_axi_gmem0_ARVALID</port>
                <port>m_axi_gmem0_AWADDR</port>
                <port>m_axi_gmem0_AWBURST</port>
                <port>m_axi_gmem0_AWCACHE</port>
                <port>m_axi_gmem0_AWID</port>
                <port>m_axi_gmem0_AWLEN</port>
                <port>m_axi_gmem0_AWLOCK</port>
                <port>m_axi_gmem0_AWPROT</port>
                <port>m_axi_gmem0_AWQOS</port>
                <port>m_axi_gmem0_AWREADY</port>
                <port>m_axi_gmem0_AWREGION</port>
                <port>m_axi_gmem0_AWSIZE</port>
                <port>m_axi_gmem0_AWUSER</port>
                <port>m_axi_gmem0_AWVALID</port>
                <port>m_axi_gmem0_BID</port>
                <port>m_axi_gmem0_BREADY</port>
                <port>m_axi_gmem0_BRESP</port>
                <port>m_axi_gmem0_BUSER</port>
                <port>m_axi_gmem0_BVALID</port>
                <port>m_axi_gmem0_RDATA</port>
                <port>m_axi_gmem0_RID</port>
                <port>m_axi_gmem0_RLAST</port>
                <port>m_axi_gmem0_RREADY</port>
                <port>m_axi_gmem0_RRESP</port>
                <port>m_axi_gmem0_RUSER</port>
                <port>m_axi_gmem0_RVALID</port>
                <port>m_axi_gmem0_WDATA</port>
                <port>m_axi_gmem0_WID</port>
                <port>m_axi_gmem0_WLAST</port>
                <port>m_axi_gmem0_WREADY</port>
                <port>m_axi_gmem0_WSTRB</port>
                <port>m_axi_gmem0_WUSER</port>
                <port>m_axi_gmem0_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="X_data"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="X_data"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Y_dw_norm"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Y_dw_norm"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Y_se_act"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Y_se_act"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Y_proj"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Y_proj"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem_" paramPrefix="C_M_AXI_GMEM_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem_ARADDR</port>
                <port>m_axi_gmem_ARBURST</port>
                <port>m_axi_gmem_ARCACHE</port>
                <port>m_axi_gmem_ARID</port>
                <port>m_axi_gmem_ARLEN</port>
                <port>m_axi_gmem_ARLOCK</port>
                <port>m_axi_gmem_ARPROT</port>
                <port>m_axi_gmem_ARQOS</port>
                <port>m_axi_gmem_ARREADY</port>
                <port>m_axi_gmem_ARREGION</port>
                <port>m_axi_gmem_ARSIZE</port>
                <port>m_axi_gmem_ARUSER</port>
                <port>m_axi_gmem_ARVALID</port>
                <port>m_axi_gmem_AWADDR</port>
                <port>m_axi_gmem_AWBURST</port>
                <port>m_axi_gmem_AWCACHE</port>
                <port>m_axi_gmem_AWID</port>
                <port>m_axi_gmem_AWLEN</port>
                <port>m_axi_gmem_AWLOCK</port>
                <port>m_axi_gmem_AWPROT</port>
                <port>m_axi_gmem_AWQOS</port>
                <port>m_axi_gmem_AWREADY</port>
                <port>m_axi_gmem_AWREGION</port>
                <port>m_axi_gmem_AWSIZE</port>
                <port>m_axi_gmem_AWUSER</port>
                <port>m_axi_gmem_AWVALID</port>
                <port>m_axi_gmem_BID</port>
                <port>m_axi_gmem_BREADY</port>
                <port>m_axi_gmem_BRESP</port>
                <port>m_axi_gmem_BUSER</port>
                <port>m_axi_gmem_BVALID</port>
                <port>m_axi_gmem_RDATA</port>
                <port>m_axi_gmem_RID</port>
                <port>m_axi_gmem_RLAST</port>
                <port>m_axi_gmem_RREADY</port>
                <port>m_axi_gmem_RRESP</port>
                <port>m_axi_gmem_RUSER</port>
                <port>m_axi_gmem_RVALID</port>
                <port>m_axi_gmem_WDATA</port>
                <port>m_axi_gmem_WID</port>
                <port>m_axi_gmem_WLAST</port>
                <port>m_axi_gmem_WREADY</port>
                <port>m_axi_gmem_WSTRB</port>
                <port>m_axi_gmem_WUSER</port>
                <port>m_axi_gmem_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="msp_conv_weight"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="msp_conv_weight"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="msp_conv_bias"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="msp_conv_bias"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="msp_norm_weight"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="msp_norm_weight"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="msp_norm_bias"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="msp_norm_bias"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="msp_norm_running_mean"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="msp_norm_running_mean"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="msp_norm_running_var"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="msp_norm_running_var"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="dw_conv_weight"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="dw_conv_weight"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="norm_1_weight"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="norm_1_weight"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="norm_1_bias"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="norm_1_bias"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="norm_1_running_mean"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="norm_1_running_mean"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="norm_1_running_var"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="norm_1_running_var"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="se_conv_reduce_weight"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="se_conv_reduce_weight"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="se_conv_reduce_bias"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="se_conv_reduce_bias"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="se_conv_expand_weight"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="se_conv_expand_weight"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="se_conv_expand_bias"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="se_conv_expand_bias"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="proj_conv_weight"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="proj_conv_weight"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem1" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem1_" paramPrefix="C_M_AXI_GMEM1_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem1_ARADDR</port>
                <port>m_axi_gmem1_ARBURST</port>
                <port>m_axi_gmem1_ARCACHE</port>
                <port>m_axi_gmem1_ARID</port>
                <port>m_axi_gmem1_ARLEN</port>
                <port>m_axi_gmem1_ARLOCK</port>
                <port>m_axi_gmem1_ARPROT</port>
                <port>m_axi_gmem1_ARQOS</port>
                <port>m_axi_gmem1_ARREADY</port>
                <port>m_axi_gmem1_ARREGION</port>
                <port>m_axi_gmem1_ARSIZE</port>
                <port>m_axi_gmem1_ARUSER</port>
                <port>m_axi_gmem1_ARVALID</port>
                <port>m_axi_gmem1_AWADDR</port>
                <port>m_axi_gmem1_AWBURST</port>
                <port>m_axi_gmem1_AWCACHE</port>
                <port>m_axi_gmem1_AWID</port>
                <port>m_axi_gmem1_AWLEN</port>
                <port>m_axi_gmem1_AWLOCK</port>
                <port>m_axi_gmem1_AWPROT</port>
                <port>m_axi_gmem1_AWQOS</port>
                <port>m_axi_gmem1_AWREADY</port>
                <port>m_axi_gmem1_AWREGION</port>
                <port>m_axi_gmem1_AWSIZE</port>
                <port>m_axi_gmem1_AWUSER</port>
                <port>m_axi_gmem1_AWVALID</port>
                <port>m_axi_gmem1_BID</port>
                <port>m_axi_gmem1_BREADY</port>
                <port>m_axi_gmem1_BRESP</port>
                <port>m_axi_gmem1_BUSER</port>
                <port>m_axi_gmem1_BVALID</port>
                <port>m_axi_gmem1_RDATA</port>
                <port>m_axi_gmem1_RID</port>
                <port>m_axi_gmem1_RLAST</port>
                <port>m_axi_gmem1_RREADY</port>
                <port>m_axi_gmem1_RRESP</port>
                <port>m_axi_gmem1_RUSER</port>
                <port>m_axi_gmem1_RVALID</port>
                <port>m_axi_gmem1_WDATA</port>
                <port>m_axi_gmem1_WID</port>
                <port>m_axi_gmem1_WLAST</port>
                <port>m_axi_gmem1_WREADY</port>
                <port>m_axi_gmem1_WSTRB</port>
                <port>m_axi_gmem1_WUSER</port>
                <port>m_axi_gmem1_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Y_msp_conv"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Y_msp_conv"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Y_dw_act"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Y_dw_act"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Y_se_expand"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Y_se_expand"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem2" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem2_" paramPrefix="C_M_AXI_GMEM2_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem2_ARADDR</port>
                <port>m_axi_gmem2_ARBURST</port>
                <port>m_axi_gmem2_ARCACHE</port>
                <port>m_axi_gmem2_ARID</port>
                <port>m_axi_gmem2_ARLEN</port>
                <port>m_axi_gmem2_ARLOCK</port>
                <port>m_axi_gmem2_ARPROT</port>
                <port>m_axi_gmem2_ARQOS</port>
                <port>m_axi_gmem2_ARREADY</port>
                <port>m_axi_gmem2_ARREGION</port>
                <port>m_axi_gmem2_ARSIZE</port>
                <port>m_axi_gmem2_ARUSER</port>
                <port>m_axi_gmem2_ARVALID</port>
                <port>m_axi_gmem2_AWADDR</port>
                <port>m_axi_gmem2_AWBURST</port>
                <port>m_axi_gmem2_AWCACHE</port>
                <port>m_axi_gmem2_AWID</port>
                <port>m_axi_gmem2_AWLEN</port>
                <port>m_axi_gmem2_AWLOCK</port>
                <port>m_axi_gmem2_AWPROT</port>
                <port>m_axi_gmem2_AWQOS</port>
                <port>m_axi_gmem2_AWREADY</port>
                <port>m_axi_gmem2_AWREGION</port>
                <port>m_axi_gmem2_AWSIZE</port>
                <port>m_axi_gmem2_AWUSER</port>
                <port>m_axi_gmem2_AWVALID</port>
                <port>m_axi_gmem2_BID</port>
                <port>m_axi_gmem2_BREADY</port>
                <port>m_axi_gmem2_BRESP</port>
                <port>m_axi_gmem2_BUSER</port>
                <port>m_axi_gmem2_BVALID</port>
                <port>m_axi_gmem2_RDATA</port>
                <port>m_axi_gmem2_RID</port>
                <port>m_axi_gmem2_RLAST</port>
                <port>m_axi_gmem2_RREADY</port>
                <port>m_axi_gmem2_RRESP</port>
                <port>m_axi_gmem2_RUSER</port>
                <port>m_axi_gmem2_RVALID</port>
                <port>m_axi_gmem2_WDATA</port>
                <port>m_axi_gmem2_WID</port>
                <port>m_axi_gmem2_WLAST</port>
                <port>m_axi_gmem2_WREADY</port>
                <port>m_axi_gmem2_WSTRB</port>
                <port>m_axi_gmem2_WUSER</port>
                <port>m_axi_gmem2_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Y_msp_norm"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Y_msp_norm"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Y_se_mean"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Y_se_mean"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Y_se_sigmoid"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Y_se_sigmoid"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem3" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem3_" paramPrefix="C_M_AXI_GMEM3_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem3_ARADDR</port>
                <port>m_axi_gmem3_ARBURST</port>
                <port>m_axi_gmem3_ARCACHE</port>
                <port>m_axi_gmem3_ARID</port>
                <port>m_axi_gmem3_ARLEN</port>
                <port>m_axi_gmem3_ARLOCK</port>
                <port>m_axi_gmem3_ARPROT</port>
                <port>m_axi_gmem3_ARQOS</port>
                <port>m_axi_gmem3_ARREADY</port>
                <port>m_axi_gmem3_ARREGION</port>
                <port>m_axi_gmem3_ARSIZE</port>
                <port>m_axi_gmem3_ARUSER</port>
                <port>m_axi_gmem3_ARVALID</port>
                <port>m_axi_gmem3_AWADDR</port>
                <port>m_axi_gmem3_AWBURST</port>
                <port>m_axi_gmem3_AWCACHE</port>
                <port>m_axi_gmem3_AWID</port>
                <port>m_axi_gmem3_AWLEN</port>
                <port>m_axi_gmem3_AWLOCK</port>
                <port>m_axi_gmem3_AWPROT</port>
                <port>m_axi_gmem3_AWQOS</port>
                <port>m_axi_gmem3_AWREADY</port>
                <port>m_axi_gmem3_AWREGION</port>
                <port>m_axi_gmem3_AWSIZE</port>
                <port>m_axi_gmem3_AWUSER</port>
                <port>m_axi_gmem3_AWVALID</port>
                <port>m_axi_gmem3_BID</port>
                <port>m_axi_gmem3_BREADY</port>
                <port>m_axi_gmem3_BRESP</port>
                <port>m_axi_gmem3_BUSER</port>
                <port>m_axi_gmem3_BVALID</port>
                <port>m_axi_gmem3_RDATA</port>
                <port>m_axi_gmem3_RID</port>
                <port>m_axi_gmem3_RLAST</port>
                <port>m_axi_gmem3_RREADY</port>
                <port>m_axi_gmem3_RRESP</port>
                <port>m_axi_gmem3_RUSER</port>
                <port>m_axi_gmem3_RVALID</port>
                <port>m_axi_gmem3_WDATA</port>
                <port>m_axi_gmem3_WID</port>
                <port>m_axi_gmem3_WLAST</port>
                <port>m_axi_gmem3_WREADY</port>
                <port>m_axi_gmem3_WSTRB</port>
                <port>m_axi_gmem3_WUSER</port>
                <port>m_axi_gmem3_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Y_dw_conv"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Y_dw_conv"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Y_se_reduce"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Y_se_reduce"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Y_se"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Y_se"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table isCollapsed="0">
                    <keys size="11">Interface, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding</keys>
                    <column name="m_axi_gmem">32 -&gt; 32, 64, 0, slave, 0, 0, 16, 16, 16, 16, , , , </column>
                    <column name="m_axi_gmem0">32 -&gt; 32, 64, 0, slave, 0, 0, 16, 16, 16, 16, , , , </column>
                    <column name="m_axi_gmem1">32 -&gt; 32, 64, 0, slave, 0, 0, 16, 16, 16, 16, , , , </column>
                    <column name="m_axi_gmem2">32 -&gt; 32, 64, 0, slave, 0, 0, 16, 16, 16, 16, , , , </column>
                    <column name="m_axi_gmem3">32 -&gt; 32, 64, 0, slave, 0, 0, 16, 16, 16, 16, , , , </column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table isCollapsed="0">
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 9, 16, 0, , , , , </column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table isCollapsed="0">
                    <keys size="6">Interface, Register, Offset, Width, Access, Description</keys>
                    <column name="s_axi_control">X_data_1, 0x10, 32, W, Data signal of X_data, </column>
                    <column name="s_axi_control">X_data_2, 0x14, 32, W, Data signal of X_data, </column>
                    <column name="s_axi_control">msp_conv_weight_1, 0x1c, 32, W, Data signal of msp_conv_weight, </column>
                    <column name="s_axi_control">msp_conv_weight_2, 0x20, 32, W, Data signal of msp_conv_weight, </column>
                    <column name="s_axi_control">msp_conv_bias_1, 0x28, 32, W, Data signal of msp_conv_bias, </column>
                    <column name="s_axi_control">msp_conv_bias_2, 0x2c, 32, W, Data signal of msp_conv_bias, </column>
                    <column name="s_axi_control">msp_norm_weight_1, 0x34, 32, W, Data signal of msp_norm_weight, </column>
                    <column name="s_axi_control">msp_norm_weight_2, 0x38, 32, W, Data signal of msp_norm_weight, </column>
                    <column name="s_axi_control">msp_norm_bias_1, 0x40, 32, W, Data signal of msp_norm_bias, </column>
                    <column name="s_axi_control">msp_norm_bias_2, 0x44, 32, W, Data signal of msp_norm_bias, </column>
                    <column name="s_axi_control">msp_norm_running_mean_1, 0x4c, 32, W, Data signal of msp_norm_running_mean, </column>
                    <column name="s_axi_control">msp_norm_running_mean_2, 0x50, 32, W, Data signal of msp_norm_running_mean, </column>
                    <column name="s_axi_control">msp_norm_running_var_1, 0x58, 32, W, Data signal of msp_norm_running_var, </column>
                    <column name="s_axi_control">msp_norm_running_var_2, 0x5c, 32, W, Data signal of msp_norm_running_var, </column>
                    <column name="s_axi_control">dw_conv_weight_1, 0x64, 32, W, Data signal of dw_conv_weight, </column>
                    <column name="s_axi_control">dw_conv_weight_2, 0x68, 32, W, Data signal of dw_conv_weight, </column>
                    <column name="s_axi_control">norm_1_weight_1, 0x70, 32, W, Data signal of norm_1_weight, </column>
                    <column name="s_axi_control">norm_1_weight_2, 0x74, 32, W, Data signal of norm_1_weight, </column>
                    <column name="s_axi_control">norm_1_bias_1, 0x7c, 32, W, Data signal of norm_1_bias, </column>
                    <column name="s_axi_control">norm_1_bias_2, 0x80, 32, W, Data signal of norm_1_bias, </column>
                    <column name="s_axi_control">norm_1_running_mean_1, 0x88, 32, W, Data signal of norm_1_running_mean, </column>
                    <column name="s_axi_control">norm_1_running_mean_2, 0x8c, 32, W, Data signal of norm_1_running_mean, </column>
                    <column name="s_axi_control">norm_1_running_var_1, 0x94, 32, W, Data signal of norm_1_running_var, </column>
                    <column name="s_axi_control">norm_1_running_var_2, 0x98, 32, W, Data signal of norm_1_running_var, </column>
                    <column name="s_axi_control">se_conv_reduce_weight_1, 0xa0, 32, W, Data signal of se_conv_reduce_weight, </column>
                    <column name="s_axi_control">se_conv_reduce_weight_2, 0xa4, 32, W, Data signal of se_conv_reduce_weight, </column>
                    <column name="s_axi_control">se_conv_reduce_bias_1, 0xac, 32, W, Data signal of se_conv_reduce_bias, </column>
                    <column name="s_axi_control">se_conv_reduce_bias_2, 0xb0, 32, W, Data signal of se_conv_reduce_bias, </column>
                    <column name="s_axi_control">se_conv_expand_weight_1, 0xb8, 32, W, Data signal of se_conv_expand_weight, </column>
                    <column name="s_axi_control">se_conv_expand_weight_2, 0xbc, 32, W, Data signal of se_conv_expand_weight, </column>
                    <column name="s_axi_control">se_conv_expand_bias_1, 0xc4, 32, W, Data signal of se_conv_expand_bias, </column>
                    <column name="s_axi_control">se_conv_expand_bias_2, 0xc8, 32, W, Data signal of se_conv_expand_bias, </column>
                    <column name="s_axi_control">proj_conv_weight_1, 0xd0, 32, W, Data signal of proj_conv_weight, </column>
                    <column name="s_axi_control">proj_conv_weight_2, 0xd4, 32, W, Data signal of proj_conv_weight, </column>
                    <column name="s_axi_control">Y_msp_conv_1, 0xdc, 32, W, Data signal of Y_msp_conv, </column>
                    <column name="s_axi_control">Y_msp_conv_2, 0xe0, 32, W, Data signal of Y_msp_conv, </column>
                    <column name="s_axi_control">Y_msp_norm_1, 0xe8, 32, W, Data signal of Y_msp_norm, </column>
                    <column name="s_axi_control">Y_msp_norm_2, 0xec, 32, W, Data signal of Y_msp_norm, </column>
                    <column name="s_axi_control">Y_dw_conv_1, 0xf4, 32, W, Data signal of Y_dw_conv, </column>
                    <column name="s_axi_control">Y_dw_conv_2, 0xf8, 32, W, Data signal of Y_dw_conv, </column>
                    <column name="s_axi_control">Y_dw_norm_1, 0x100, 32, W, Data signal of Y_dw_norm, </column>
                    <column name="s_axi_control">Y_dw_norm_2, 0x104, 32, W, Data signal of Y_dw_norm, </column>
                    <column name="s_axi_control">Y_dw_act_1, 0x10c, 32, W, Data signal of Y_dw_act, </column>
                    <column name="s_axi_control">Y_dw_act_2, 0x110, 32, W, Data signal of Y_dw_act, </column>
                    <column name="s_axi_control">Y_se_mean_1, 0x118, 32, W, Data signal of Y_se_mean, </column>
                    <column name="s_axi_control">Y_se_mean_2, 0x11c, 32, W, Data signal of Y_se_mean, </column>
                    <column name="s_axi_control">Y_se_reduce_1, 0x124, 32, W, Data signal of Y_se_reduce, </column>
                    <column name="s_axi_control">Y_se_reduce_2, 0x128, 32, W, Data signal of Y_se_reduce, </column>
                    <column name="s_axi_control">Y_se_act_1, 0x130, 32, W, Data signal of Y_se_act, </column>
                    <column name="s_axi_control">Y_se_act_2, 0x134, 32, W, Data signal of Y_se_act, </column>
                    <column name="s_axi_control">Y_se_expand_1, 0x13c, 32, W, Data signal of Y_se_expand, </column>
                    <column name="s_axi_control">Y_se_expand_2, 0x140, 32, W, Data signal of Y_se_expand, </column>
                    <column name="s_axi_control">Y_se_sigmoid_1, 0x148, 32, W, Data signal of Y_se_sigmoid, </column>
                    <column name="s_axi_control">Y_se_sigmoid_2, 0x14c, 32, W, Data signal of Y_se_sigmoid, </column>
                    <column name="s_axi_control">Y_se_1, 0x154, 32, W, Data signal of Y_se, </column>
                    <column name="s_axi_control">Y_se_2, 0x158, 32, W, Data signal of Y_se, </column>
                    <column name="s_axi_control">Y_proj_1, 0x160, 32, W, Data signal of Y_proj, </column>
                    <column name="s_axi_control">Y_proj_2, 0x164, 32, W, Data signal of Y_proj, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst_n">reset, ap_rst_n, </column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="X_data">inout, float*</column>
                    <column name="msp_conv_weight">in, float*</column>
                    <column name="msp_conv_bias">in, float*</column>
                    <column name="msp_norm_weight">in, float*</column>
                    <column name="msp_norm_bias">in, float*</column>
                    <column name="msp_norm_running_mean">in, float*</column>
                    <column name="msp_norm_running_var">in, float*</column>
                    <column name="dw_conv_weight">in, float*</column>
                    <column name="norm_1_weight">in, float*</column>
                    <column name="norm_1_bias">in, float*</column>
                    <column name="norm_1_running_mean">in, float*</column>
                    <column name="norm_1_running_var">in, float*</column>
                    <column name="se_conv_reduce_weight">in, float*</column>
                    <column name="se_conv_reduce_bias">in, float*</column>
                    <column name="se_conv_expand_weight">in, float*</column>
                    <column name="se_conv_expand_bias">in, float*</column>
                    <column name="proj_conv_weight">in, float*</column>
                    <column name="Y_msp_conv">unused, float*</column>
                    <column name="Y_msp_norm">unused, float*</column>
                    <column name="Y_dw_conv">unused, float*</column>
                    <column name="Y_dw_norm">inout, float*</column>
                    <column name="Y_dw_act">unused, float*</column>
                    <column name="Y_se_mean">unused, float*</column>
                    <column name="Y_se_reduce">unused, float*</column>
                    <column name="Y_se_act">inout, float*</column>
                    <column name="Y_se_expand">unused, float*</column>
                    <column name="Y_se_sigmoid">unused, float*</column>
                    <column name="Y_se">unused, float*</column>
                    <column name="Y_proj">inout, float*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="X_data">m_axi_gmem0, interface, , </column>
                    <column name="X_data">s_axi_control, register, offset, name=X_data_1 offset=0x10 range=32</column>
                    <column name="X_data">s_axi_control, register, offset, name=X_data_2 offset=0x14 range=32</column>
                    <column name="msp_conv_weight">m_axi_gmem, interface, , </column>
                    <column name="msp_conv_weight">s_axi_control, register, offset, name=msp_conv_weight_1 offset=0x1c range=32</column>
                    <column name="msp_conv_weight">s_axi_control, register, offset, name=msp_conv_weight_2 offset=0x20 range=32</column>
                    <column name="msp_conv_bias">m_axi_gmem, interface, , </column>
                    <column name="msp_conv_bias">s_axi_control, register, offset, name=msp_conv_bias_1 offset=0x28 range=32</column>
                    <column name="msp_conv_bias">s_axi_control, register, offset, name=msp_conv_bias_2 offset=0x2c range=32</column>
                    <column name="msp_norm_weight">m_axi_gmem, interface, , </column>
                    <column name="msp_norm_weight">s_axi_control, register, offset, name=msp_norm_weight_1 offset=0x34 range=32</column>
                    <column name="msp_norm_weight">s_axi_control, register, offset, name=msp_norm_weight_2 offset=0x38 range=32</column>
                    <column name="msp_norm_bias">m_axi_gmem, interface, , </column>
                    <column name="msp_norm_bias">s_axi_control, register, offset, name=msp_norm_bias_1 offset=0x40 range=32</column>
                    <column name="msp_norm_bias">s_axi_control, register, offset, name=msp_norm_bias_2 offset=0x44 range=32</column>
                    <column name="msp_norm_running_mean">m_axi_gmem, interface, , </column>
                    <column name="msp_norm_running_mean">s_axi_control, register, offset, name=msp_norm_running_mean_1 offset=0x4c range=32</column>
                    <column name="msp_norm_running_mean">s_axi_control, register, offset, name=msp_norm_running_mean_2 offset=0x50 range=32</column>
                    <column name="msp_norm_running_var">m_axi_gmem, interface, , </column>
                    <column name="msp_norm_running_var">s_axi_control, register, offset, name=msp_norm_running_var_1 offset=0x58 range=32</column>
                    <column name="msp_norm_running_var">s_axi_control, register, offset, name=msp_norm_running_var_2 offset=0x5c range=32</column>
                    <column name="dw_conv_weight">m_axi_gmem, interface, , </column>
                    <column name="dw_conv_weight">s_axi_control, register, offset, name=dw_conv_weight_1 offset=0x64 range=32</column>
                    <column name="dw_conv_weight">s_axi_control, register, offset, name=dw_conv_weight_2 offset=0x68 range=32</column>
                    <column name="norm_1_weight">m_axi_gmem, interface, , </column>
                    <column name="norm_1_weight">s_axi_control, register, offset, name=norm_1_weight_1 offset=0x70 range=32</column>
                    <column name="norm_1_weight">s_axi_control, register, offset, name=norm_1_weight_2 offset=0x74 range=32</column>
                    <column name="norm_1_bias">m_axi_gmem, interface, , </column>
                    <column name="norm_1_bias">s_axi_control, register, offset, name=norm_1_bias_1 offset=0x7c range=32</column>
                    <column name="norm_1_bias">s_axi_control, register, offset, name=norm_1_bias_2 offset=0x80 range=32</column>
                    <column name="norm_1_running_mean">m_axi_gmem, interface, , </column>
                    <column name="norm_1_running_mean">s_axi_control, register, offset, name=norm_1_running_mean_1 offset=0x88 range=32</column>
                    <column name="norm_1_running_mean">s_axi_control, register, offset, name=norm_1_running_mean_2 offset=0x8c range=32</column>
                    <column name="norm_1_running_var">m_axi_gmem, interface, , </column>
                    <column name="norm_1_running_var">s_axi_control, register, offset, name=norm_1_running_var_1 offset=0x94 range=32</column>
                    <column name="norm_1_running_var">s_axi_control, register, offset, name=norm_1_running_var_2 offset=0x98 range=32</column>
                    <column name="se_conv_reduce_weight">m_axi_gmem, interface, , </column>
                    <column name="se_conv_reduce_weight">s_axi_control, register, offset, name=se_conv_reduce_weight_1 offset=0xa0 range=32</column>
                    <column name="se_conv_reduce_weight">s_axi_control, register, offset, name=se_conv_reduce_weight_2 offset=0xa4 range=32</column>
                    <column name="se_conv_reduce_bias">m_axi_gmem, interface, , </column>
                    <column name="se_conv_reduce_bias">s_axi_control, register, offset, name=se_conv_reduce_bias_1 offset=0xac range=32</column>
                    <column name="se_conv_reduce_bias">s_axi_control, register, offset, name=se_conv_reduce_bias_2 offset=0xb0 range=32</column>
                    <column name="se_conv_expand_weight">m_axi_gmem, interface, , </column>
                    <column name="se_conv_expand_weight">s_axi_control, register, offset, name=se_conv_expand_weight_1 offset=0xb8 range=32</column>
                    <column name="se_conv_expand_weight">s_axi_control, register, offset, name=se_conv_expand_weight_2 offset=0xbc range=32</column>
                    <column name="se_conv_expand_bias">m_axi_gmem, interface, , </column>
                    <column name="se_conv_expand_bias">s_axi_control, register, offset, name=se_conv_expand_bias_1 offset=0xc4 range=32</column>
                    <column name="se_conv_expand_bias">s_axi_control, register, offset, name=se_conv_expand_bias_2 offset=0xc8 range=32</column>
                    <column name="proj_conv_weight">m_axi_gmem, interface, , </column>
                    <column name="proj_conv_weight">s_axi_control, register, offset, name=proj_conv_weight_1 offset=0xd0 range=32</column>
                    <column name="proj_conv_weight">s_axi_control, register, offset, name=proj_conv_weight_2 offset=0xd4 range=32</column>
                    <column name="Y_msp_conv">m_axi_gmem1, interface, , </column>
                    <column name="Y_msp_conv">s_axi_control, register, offset, name=Y_msp_conv_1 offset=0xdc range=32</column>
                    <column name="Y_msp_conv">s_axi_control, register, offset, name=Y_msp_conv_2 offset=0xe0 range=32</column>
                    <column name="Y_msp_norm">m_axi_gmem2, interface, , </column>
                    <column name="Y_msp_norm">s_axi_control, register, offset, name=Y_msp_norm_1 offset=0xe8 range=32</column>
                    <column name="Y_msp_norm">s_axi_control, register, offset, name=Y_msp_norm_2 offset=0xec range=32</column>
                    <column name="Y_dw_conv">m_axi_gmem3, interface, , </column>
                    <column name="Y_dw_conv">s_axi_control, register, offset, name=Y_dw_conv_1 offset=0xf4 range=32</column>
                    <column name="Y_dw_conv">s_axi_control, register, offset, name=Y_dw_conv_2 offset=0xf8 range=32</column>
                    <column name="Y_dw_norm">m_axi_gmem0, interface, , </column>
                    <column name="Y_dw_norm">s_axi_control, register, offset, name=Y_dw_norm_1 offset=0x100 range=32</column>
                    <column name="Y_dw_norm">s_axi_control, register, offset, name=Y_dw_norm_2 offset=0x104 range=32</column>
                    <column name="Y_dw_act">m_axi_gmem1, interface, , </column>
                    <column name="Y_dw_act">s_axi_control, register, offset, name=Y_dw_act_1 offset=0x10c range=32</column>
                    <column name="Y_dw_act">s_axi_control, register, offset, name=Y_dw_act_2 offset=0x110 range=32</column>
                    <column name="Y_se_mean">m_axi_gmem2, interface, , </column>
                    <column name="Y_se_mean">s_axi_control, register, offset, name=Y_se_mean_1 offset=0x118 range=32</column>
                    <column name="Y_se_mean">s_axi_control, register, offset, name=Y_se_mean_2 offset=0x11c range=32</column>
                    <column name="Y_se_reduce">m_axi_gmem3, interface, , </column>
                    <column name="Y_se_reduce">s_axi_control, register, offset, name=Y_se_reduce_1 offset=0x124 range=32</column>
                    <column name="Y_se_reduce">s_axi_control, register, offset, name=Y_se_reduce_2 offset=0x128 range=32</column>
                    <column name="Y_se_act">m_axi_gmem0, interface, , </column>
                    <column name="Y_se_act">s_axi_control, register, offset, name=Y_se_act_1 offset=0x130 range=32</column>
                    <column name="Y_se_act">s_axi_control, register, offset, name=Y_se_act_2 offset=0x134 range=32</column>
                    <column name="Y_se_expand">m_axi_gmem1, interface, , </column>
                    <column name="Y_se_expand">s_axi_control, register, offset, name=Y_se_expand_1 offset=0x13c range=32</column>
                    <column name="Y_se_expand">s_axi_control, register, offset, name=Y_se_expand_2 offset=0x140 range=32</column>
                    <column name="Y_se_sigmoid">m_axi_gmem2, interface, , </column>
                    <column name="Y_se_sigmoid">s_axi_control, register, offset, name=Y_se_sigmoid_1 offset=0x148 range=32</column>
                    <column name="Y_se_sigmoid">s_axi_control, register, offset, name=Y_se_sigmoid_2 offset=0x14c range=32</column>
                    <column name="Y_se">m_axi_gmem3, interface, , </column>
                    <column name="Y_se">s_axi_control, register, offset, name=Y_se_1 offset=0x154 range=32</column>
                    <column name="Y_se">s_axi_control, register, offset, name=Y_se_2 offset=0x158 range=32</column>
                    <column name="Y_proj">m_axi_gmem0, interface, , </column>
                    <column name="Y_proj">s_axi_control, register, offset, name=Y_proj_1 offset=0x160 range=32</column>
                    <column name="Y_proj">s_axi_control, register, offset, name=Y_proj_2 offset=0x164 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="6">HW Interface, Loop, Direction, Length, Width, Location</keys>
                    <column name="m_axi_gmem0">VITIS_LOOP_79_1, read, 150528, 32, kernel_stage0.cpp:79:19</column>
                    <column name="m_axi_gmem">Output_Channel, read, 576, 32, Pointwise_conv.cpp:25:17</column>
                    <column name="m_axi_gmem0">VITIS_LOOP_156_2, write, 301056, 32, kernel_stage0.cpp:156:23</column>
                </table>
            </item>
            <item name="Inferred Bursts and Widening Missed">
                <table>
                    <keys size="6">HW Interface, Variable, Loop, Problem, Resolution, Location</keys>
                    <column name="m_axi_gmem">proj_conv_weight, Out_Column, Could not analyze pattern, 214-229, Pointwise_conv.cpp:22:13</column>
                    <column name="m_axi_gmem">kernel, Output_Channel, Stride is incompatible, 214-230, DW_conv.cpp:56:25</column>
                    <column name="m_axi_gmem">bias, Output_Channel, Access load is in the conditional branch, 214-232, DW_conv.cpp:56:25</column>
                    <column name="m_axi_gmemgmem">running_mean, VITIS_LOOP_15_3, Access load is in the conditional branch, 214-232, BatchNorm.cpp:15:30</column>
                    <column name="m_axi_gmemgmem">running_var, VITIS_LOOP_15_3, Access load is in the conditional branch, 214-232, BatchNorm.cpp:15:30</column>
                    <column name="m_axi_gmemgmem">gamma, VITIS_LOOP_15_3, Access load is in the conditional branch, 214-232, BatchNorm.cpp:15:30</column>
                    <column name="m_axi_gmemgmem">beta, VITIS_LOOP_15_3, Access load is in the conditional branch, 214-232, BatchNorm.cpp:15:30</column>
                    <column name="m_axi_gmem0">Y_proj, VITIS_LOOP_156_2, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, kernel_stage0.cpp:156:23</column>
                    <column name="m_axi_gmem">proj_conv_weight, In_Channel, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, Pointwise_conv.cpp:28:21</column>
                    <column name="m_axi_gmem0">X_data, VITIS_LOOP_79_1, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, kernel_stage0.cpp:79:19</column>
                    <column name="m_axi_gmemgmem">buffer_bias, Output_Channel, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, Pointwise_conv.cpp:25:17</column>
                    <column name="m_axi_gmemgmem">buffer_kernel, In_Channel, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, Pointwise_conv.cpp:28:21</column>
                    <column name="m_axi_gmem">, , Could not burst due to multiple potential reads to the same bundle in the same region., 214-224, Pointwise_conv.cpp:25:17</column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="interface" location="kernel_stage0.cpp:78" status="valid" parentFunction="kernel_stage0" variable="" isDirective="0" options="m_axi port = X_data bundle = gmem0 depth = 150528"/>
        <Pragma type="interface" location="kernel_stage0.cpp:80" status="valid" parentFunction="kernel_stage0" variable="" isDirective="0" options="m_axi port = msp_conv_weight depth = 648"/>
        <Pragma type="interface" location="kernel_stage0.cpp:81" status="valid" parentFunction="kernel_stage0" variable="" isDirective="0" options="m_axi port = msp_conv_bias depth = 24"/>
        <Pragma type="interface" location="kernel_stage0.cpp:82" status="valid" parentFunction="kernel_stage0" variable="" isDirective="0" options="m_axi port = msp_norm_weight depth = 24"/>
        <Pragma type="interface" location="kernel_stage0.cpp:83" status="valid" parentFunction="kernel_stage0" variable="" isDirective="0" options="m_axi port = msp_norm_bias depth = 24"/>
        <Pragma type="interface" location="kernel_stage0.cpp:84" status="valid" parentFunction="kernel_stage0" variable="" isDirective="0" options="m_axi port = msp_norm_running_mean depth = 24"/>
        <Pragma type="interface" location="kernel_stage0.cpp:85" status="valid" parentFunction="kernel_stage0" variable="" isDirective="0" options="m_axi port = msp_norm_running_var depth = 24"/>
        <Pragma type="interface" location="kernel_stage0.cpp:86" status="valid" parentFunction="kernel_stage0" variable="" isDirective="0" options="m_axi port = dw_conv_weight depth = 216"/>
        <Pragma type="interface" location="kernel_stage0.cpp:87" status="valid" parentFunction="kernel_stage0" variable="" isDirective="0" options="m_axi port = norm_1_weight depth = 24"/>
        <Pragma type="interface" location="kernel_stage0.cpp:88" status="valid" parentFunction="kernel_stage0" variable="" isDirective="0" options="m_axi port = norm_1_bias depth = 24"/>
        <Pragma type="interface" location="kernel_stage0.cpp:89" status="valid" parentFunction="kernel_stage0" variable="" isDirective="0" options="m_axi port = norm_1_running_mean depth = 24"/>
        <Pragma type="interface" location="kernel_stage0.cpp:90" status="valid" parentFunction="kernel_stage0" variable="" isDirective="0" options="m_axi port = norm_1_running_var depth = 24"/>
        <Pragma type="interface" location="kernel_stage0.cpp:91" status="valid" parentFunction="kernel_stage0" variable="" isDirective="0" options="m_axi port = se_conv_reduce_weight depth = 576"/>
        <Pragma type="interface" location="kernel_stage0.cpp:92" status="valid" parentFunction="kernel_stage0" variable="" isDirective="0" options="m_axi port = se_conv_reduce_bias depth = 24"/>
        <Pragma type="interface" location="kernel_stage0.cpp:93" status="valid" parentFunction="kernel_stage0" variable="" isDirective="0" options="m_axi port = se_conv_expand_weight depth = 576"/>
        <Pragma type="interface" location="kernel_stage0.cpp:94" status="valid" parentFunction="kernel_stage0" variable="" isDirective="0" options="m_axi port = se_conv_expand_bias depth = 24"/>
        <Pragma type="interface" location="kernel_stage0.cpp:95" status="valid" parentFunction="kernel_stage0" variable="" isDirective="0" options="m_axi port = proj_conv_weight depth = 576"/>
        <Pragma type="interface" location="kernel_stage0.cpp:97" status="valid" parentFunction="kernel_stage0" variable="" isDirective="0" options="m_axi port = Y_msp_conv depth = 301056 bundle = gmem1"/>
        <Pragma type="interface" location="kernel_stage0.cpp:98" status="valid" parentFunction="kernel_stage0" variable="" isDirective="0" options="m_axi port = Y_msp_norm depth = 301056 bundle = gmem2"/>
        <Pragma type="interface" location="kernel_stage0.cpp:99" status="valid" parentFunction="kernel_stage0" variable="" isDirective="0" options="m_axi port = Y_dw_conv depth = 301056 bundle = gmem3"/>
        <Pragma type="interface" location="kernel_stage0.cpp:100" status="valid" parentFunction="kernel_stage0" variable="" isDirective="0" options="m_axi port = Y_dw_norm depth = 301056 bundle = gmem0"/>
        <Pragma type="interface" location="kernel_stage0.cpp:101" status="valid" parentFunction="kernel_stage0" variable="" isDirective="0" options="m_axi port = Y_dw_act depth = 301056 bundle = gmem1"/>
        <Pragma type="interface" location="kernel_stage0.cpp:102" status="valid" parentFunction="kernel_stage0" variable="" isDirective="0" options="m_axi port = Y_se_mean depth = 24 bundle = gmem2"/>
        <Pragma type="interface" location="kernel_stage0.cpp:103" status="valid" parentFunction="kernel_stage0" variable="" isDirective="0" options="m_axi port = Y_se_reduce depth = 24 bundle = gmem3"/>
        <Pragma type="interface" location="kernel_stage0.cpp:104" status="valid" parentFunction="kernel_stage0" variable="" isDirective="0" options="m_axi port = Y_se_act depth = 24 bundle = gmem0"/>
        <Pragma type="interface" location="kernel_stage0.cpp:105" status="valid" parentFunction="kernel_stage0" variable="" isDirective="0" options="m_axi port = Y_se_expand depth = 24 bundle = gmem1"/>
        <Pragma type="interface" location="kernel_stage0.cpp:106" status="valid" parentFunction="kernel_stage0" variable="" isDirective="0" options="m_axi port = Y_se_sigmoid depth = 24 bundle = gmem2"/>
        <Pragma type="interface" location="kernel_stage0.cpp:107" status="valid" parentFunction="kernel_stage0" variable="" isDirective="0" options="m_axi port = Y_se depth = 301056 bundle = gmem3"/>
        <Pragma type="interface" location="kernel_stage0.cpp:108" status="valid" parentFunction="kernel_stage0" variable="" isDirective="0" options="m_axi port = Y_proj depth = 301056 bundle = gmem0"/>
        <Pragma type="bind_storage" location="kernel_stage0.cpp:110" status="valid" parentFunction="kernel_stage0" variable="img" isDirective="0" options="variable=img type=RAM_T2P impl=URAM"/>
        <Pragma type="bind_storage" location="kernel_stage0.cpp:111" status="valid" parentFunction="kernel_stage0" variable="compute_tmp" isDirective="0" options="variable=compute_tmp type=RAM_T2P impl=URAM"/>
        <Pragma type="bind_storage" location="kernel_stage0.cpp:112" status="valid" parentFunction="kernel_stage0" variable="params" isDirective="0" options="variable=params type=RAM_1WNR"/>
    </PragmaReport>
</profile>

