#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Jan 31 12:23:36 2020
# Process ID: 20451
# Current directory: /home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2019_2/ULTRA96V2.runs/ULTRA96V2_PWM_w_Int_1_0_synth_1
# Command line: vivado -log ULTRA96V2_PWM_w_Int_1_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ULTRA96V2_PWM_w_Int_1_0.tcl
# Log file: /home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2019_2/ULTRA96V2.runs/ULTRA96V2_PWM_w_Int_1_0_synth_1/ULTRA96V2_PWM_w_Int_1_0.vds
# Journal file: /home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2019_2/ULTRA96V2.runs/ULTRA96V2_PWM_w_Int_1_0_synth_1/vivado.jou
#-----------------------------------------------------------
source ULTRA96V2_PWM_w_Int_1_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/training/git/avnet/hdl/IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.2/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 1471.492 ; gain = 0.000 ; free physical = 5524 ; free virtual = 12999
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ULTRA96V2_PWM_w_Int_1_0, cache-ID = 911ea113fab2aa6d.
INFO: [Common 17-206] Exiting Vivado at Fri Jan 31 12:24:06 2020...
