41 2 0
38 1
22 7 32 47 12 0 \NUL
Lab 1
22 8 64 75 44 0 \NUL
Lee, Juan
22 8 96 63 76 0 \NUL
Jlee543
22 24 512 190 492 0 \NUL
Part A Output Description
8 64 176 113 127 1 0
8 64 216 113 167 1 0
8 64 256 113 207 1 0
11 184 480 211 382 0 1
7 352 488 401 439 0 1
22 282 352 372 332 0 \NUL
Part B Output
20 160 144 219 125 0
in_3
20 160 184 219 165 0
in_2
20 160 224 219 205 0
in_1
8 64 296 113 247 1 0
20 160 264 219 245 0
in_0
19 99 369 158 350 0
a_3
19 80 392 139 373 0
a_2
19 64 416 123 397 0
a_1
19 48 440 107 421 0
a_0
19 288 456 347 437 0
b_0
22 24 544 440 524 0 \NUL
Depending on the value of the inputs from a_3 to a_0 receivers,
22 24 576 440 556 0 \NUL
the 7 Segment Display Component shows a number from 0 to 9.
22 24 616 196 596 0 \NUL
Part B Output Description 
7 576 432 625 383 0 1
7 576 472 625 423 0 1
7 576 512 625 463 0 1
19 488 400 547 381 0
c_2
19 488 440 547 421 0
c_1
19 488 480 547 461 0
c_0
22 632 496 696 476 0 \NUL
SOP/POS
22 632 456 708 436 0 \NUL
NAND Only
22 632 416 700 396 0 \NUL
NOR Only
22 546 358 635 338 0 \NUL
Part C Output
22 26 720 197 700 0 \NUL
Part C Output Description 
22 24 752 580 732 0 \NUL
The LEDs for Part C turn ON when the inputs indicates "1" within the truth table given.
7 352 432 401 383 0 1
19 288 400 347 381 0
b_1
22 408 32 781 12 0 \NUL
You are only permitted to modify or add text to this page.
22 200 56 783 36 0 \NUL
Your circuit must use senders and/or receivers to interface with these inputs and outputs.
22 39 342 131 322 0 \NUL
Part A Output 
22 24 648 670 628 0 \NUL
The LED thats connected to the receiver b_0 turns ON when the switches indicate an even number. 
22 24 680 779 660 0 \NUL
 The LED thats connected to the receiver b_1 turns ON when the switches indicates value of 12, in base 10, or more.
22 24 784 613 764 0 \NUL
The different receivers indicate different ways the ciruits implements the given truth table. 
1 110 271 161 254
1 161 214 110 231
1 161 174 110 191
1 161 134 110 151
1 185 446 155 359
1 185 452 136 382
1 185 458 120 406
1 185 464 104 430
1 353 463 344 446
1 544 390 577 407
1 544 430 577 447
1 544 470 577 487
1 353 407 344 390
38 2
22 8 32 48 12 0 \NUL
Lab 1
22 8 64 75 44 0 \NUL
Lee, Juan
22 8 96 63 76 0 \NUL
Jlee543
19 448 136 507 117 0
a0
22 392 552 570 532 0 \NUL
Part D Output (Extra Credit)
7 504 464 553 415 0 1
19 480 376 539 357 0
c0
7 552 376 601 327 0 1
7 552 424 601 375 0 1
7 504 344 553 295 0 1
19 480 400 539 381 0
c1
19 480 256 539 237 0
b0
7 552 256 601 207 0 1
7 552 304 601 255 0 1
7 504 224 553 175 0 1
19 480 280 539 261 0
b1
19 400 168 459 149 0
a1
7 456 464 505 415 0 1
19 440 496 499 477 0
d0
19 400 472 459 453 0
d1
7 416 424 465 375 0 1
19 352 424 411 405 0
e1
19 352 392 411 373 0
e0
7 416 376 465 327 0 1
7 456 344 505 295 0 1
7 416 304 465 255 0 1
19 352 256 411 237 0
f1
19 352 216 411 197 0
f0
7 416 256 465 207 0 1
7 456 224 505 175 0 1
19 352 344 411 325 0
g1
19 352 312 411 293 0
g0
7 256 344 305 295 0 1
7 208 344 257 295 0 1
19 192 376 251 357 0
h0
19 152 352 211 333 0
h1
22 408 32 781 12 0 \NUL
You are only permitted to modify or add text to this page.
22 200 56 783 36 0 \NUL
Your circuit must use senders and/or receivers to interface with these inputs and outputs.
22 392 590 486 570 0 \NUL
Not Attempted
1 536 366 553 351
1 536 390 553 399
1 536 246 553 231
1 505 199 504 126
1 536 270 553 279
1 505 439 496 486
1 457 439 456 462
1 408 414 417 399
1 408 382 417 351
1 408 246 417 279
1 408 206 417 231
1 457 199 456 158
1 408 334 505 319
1 408 302 457 319
1 257 319 248 366
1 209 319 208 342
38 3
19 130 252 189 233 0
in_0
19 130 216 189 197 0
in_1
19 130 180 189 161 0
in_2
19 130 144 189 125 0
in_3
20 310 144 369 125 0
a_3
20 310 180 369 161 0
a_2
20 310 216 369 197 0
a_1
5 226 312 275 263 0
20 310 300 369 281 0
b_0
20 310 252 369 233 0
a_0
22 8 32 48 12 0 \NUL
Lab 1
22 8 64 75 44 0 \NUL
Lee, Juan
22 8 96 63 76 0 \NUL
Jlee543
22 408 144 450 124 0 \NUL
Part A
22 408 176 732 156 0 \NUL
The input switches from in_0 to in_3 is connected
22 408 208 674 188 0 \NUL
to senders from a_0 to a_3 respectively.
22 408 240 611 220 0 \NUL
in_3 is the most significant bit.
22 408 272 611 252 0 \NUL
in_0 is the least significant bit.
22 88 336 144 316 0 \NUL
Part B-1
22 88 368 504 348 0 \NUL
 When in_0 siwtch is off, the switches indicate an even number.
22 88 400 788 380 0 \NUL
By inverting the signal sent by in_0, b_0 LED lights up when in_0 is off to indicate that it's an even number.
1 311 206 186 206
1 311 170 186 170
1 311 134 186 134
1 227 287 186 242
1 311 290 272 287
1 311 242 186 242
38 4
19 146 81 205 62 0
in_3
19 146 111 205 92 0
in_2
19 146 141 205 122 0
in_1
19 146 171 205 152 0
in_0
20 638 273 697 254 0
b_1
3 260 111 309 62 0 0
3 260 171 309 122 0 0
3 260 243 309 194 0 0
3 356 261 405 212 0 0
3 260 345 309 296 0 0
3 362 363 411 314 0 0
3 362 435 411 386 0 0
4 464 207 513 158 0 0
4 470 399 519 350 0 0
3 356 141 405 92 0 0
19 146 213 205 194 0
in_3
19 146 243 205 224 0
in_2
19 146 273 205 254 0
in_1
19 146 315 205 296 0
in_3
19 146 345 205 326 0
in_2
19 146 375 205 356 0
in_0
19 146 417 205 398 0
in_3
19 146 447 205 428 0
in_2
4 542 291 591 242 0 0
22 8 32 48 12 0 \NUL
Lab 1
22 8 64 75 44 0 \NUL
Lee, Juan
22 8 96 63 76 0 \NUL
Jlee543
22 48 480 104 460 0 \NUL
Part B-2
22 48 512 701 492 0 \NUL
Considering that when siwtches are on it indicates 1 and vice versa, the combination of the switches
22 48 544 678 524 0 \NUL
creates a four digit binary number. The circuit above activates the sender when the switches are 
22 48 576 729 556 0 \NUL
greater than the number 12 (base 10). All the combinations of the number greater than 12 is implemented
22 48 480 104 460 0 \NUL
Part B-2
22 48 608 281 588 0 \NUL
through the use of sum of products.
1 261 72 202 71
1 261 100 202 101
1 261 132 202 131
1 261 160 202 161
1 357 130 306 146
1 357 102 306 86
1 261 204 202 203
1 261 232 202 233
1 357 222 306 218
1 465 168 402 116
1 465 196 402 236
1 357 250 202 263
1 261 306 202 305
1 261 334 202 335
1 363 324 306 320
1 363 352 202 365
1 363 396 202 407
1 363 424 202 437
1 471 388 408 410
1 471 360 408 338
1 639 263 588 266
1 543 252 510 182
1 543 280 516 374
38 5
3 312 104 361 55 0 0
3 384 128 433 79 0 0
19 156 74 215 55 0
in_2
19 156 110 215 91 0
in_1
19 156 146 215 127 0
in_0
19 156 188 215 169 0
in_2
19 156 224 215 205 0
in_1
19 156 260 215 241 0
in_0
19 156 302 215 283 0
in_2
19 156 338 215 319 0
in_1
19 156 374 215 355 0
in_0
19 156 416 215 397 0
in_2
19 156 452 215 433 0
in_1
19 156 488 215 469 0
in_0
5 234 86 283 37 0
5 234 128 283 79 0
5 234 200 283 151 0
5 234 272 283 223 0
5 234 386 283 337 0
3 312 218 361 169 0 0
3 384 242 433 193 0 0
3 312 332 361 283 0 0
3 390 356 439 307 0 0
3 312 446 361 397 0 0
3 384 470 433 421 0 0
4 498 182 547 133 0 0
4 504 404 553 355 0 0
4 606 302 655 253 0 0
20 690 290 749 271 0
c_0
22 8 32 48 12 0 \NUL
Lab 1
22 8 64 75 44 0 \NUL
Lee, Juan
22 8 96 63 76 0 \NUL
Jlee543
22 96 528 151 508 0 \NUL
Part C-0
22 96 560 712 540 0 \NUL
The given truth table is implemented through sum of products.When the in_ is 0, the signals is
22 96 592 269 572 0 \NUL
inverted with an invertors.
1 235 61 212 64
1 235 103 212 100
1 313 93 280 103
1 313 65 280 61
1 385 89 358 79
1 385 117 212 136
1 235 175 212 178
1 313 179 280 175
1 313 207 212 214
1 385 203 358 193
1 235 247 212 250
1 385 231 280 247
1 499 171 430 217
1 499 143 430 103
1 607 263 544 157
1 691 280 652 277
1 313 293 212 292
1 313 321 212 328
1 235 361 212 364
1 391 345 280 361
1 391 317 358 307
1 505 365 436 331
1 313 407 212 406
1 313 435 212 442
1 385 459 212 478
1 385 431 358 421
1 505 393 430 445
1 607 291 550 379
38 6
19 43 139 102 120 0
in_2
19 43 175 102 156 0
in_1
19 43 211 102 192 0
in_0
19 43 259 102 240 0
in_2
19 43 295 102 276 0
in_1
19 43 331 102 312 0
in_0
19 43 373 102 354 0
in_2
19 43 409 102 390 0
in_1
19 43 445 102 426 0
in_0
19 43 487 102 468 0
in_2
19 43 523 102 504 0
in_1
19 43 559 102 540 0
in_0
20 661 358 720 339 0
c_1
3 139 151 188 102 0 1
3 205 175 254 126 0 1
3 139 229 188 180 0 1
3 277 175 326 126 0 1
3 337 193 386 144 0 1
3 469 247 518 198 0 1
3 601 373 650 324 0 1
3 139 271 188 222 0 1
3 139 313 188 264 0 1
3 205 295 254 246 0 1
3 277 295 326 246 0 1
3 337 307 386 258 0 1
3 139 457 188 408 0 1
3 205 445 254 396 0 1
3 265 445 314 396 0 1
3 337 421 386 372 0 1
3 475 481 524 432 0 1
3 535 247 584 198 0 1
3 541 481 590 432 0 1
3 211 517 260 468 0 1
3 271 517 320 468 0 1
3 343 535 392 486 0 1
22 8 32 48 12 0 \NUL
Lab 1
22 8 64 75 44 0 \NUL
Lee, Juan
22 8 96 63 76 0 \NUL
Jlee543
22 40 600 95 580 0 \NUL
Part C-2
22 40 632 469 612 0 \NUL
The above ciruit inplements the truth table with only NAND gates. 
22 40 664 327 644 0 \NUL
To invert any signals a NAND gate is used. 
1 140 112 99 129
1 140 140 99 129
1 206 164 99 165
1 206 136 185 126
1 278 136 251 150
1 140 190 99 201
1 140 218 99 201
1 278 164 251 150
1 338 182 185 204
1 338 154 323 150
1 140 232 99 249
1 140 260 99 249
1 140 274 99 285
1 140 302 99 285
1 206 284 185 288
1 206 256 185 246
1 278 256 251 270
1 278 284 251 270
1 338 268 323 270
1 338 296 99 321
1 536 208 515 222
1 536 236 515 222
1 602 334 581 222
1 602 362 587 456
1 542 442 521 456
1 542 470 521 456
1 140 446 99 435
1 140 418 99 435
1 206 406 99 399
1 206 434 185 432
1 266 434 251 420
1 266 406 251 420
1 338 410 311 420
1 338 382 99 363
1 212 478 99 477
1 212 506 99 513
1 272 478 257 492
1 272 506 257 492
1 344 496 317 492
1 344 524 99 549
1 470 236 383 282
1 470 208 383 168
1 662 348 647 348
1 476 442 383 396
1 476 470 389 510
38 7
19 32 157 91 138 0
in_2
19 32 193 91 174 0
in_1
19 32 235 91 216 0
in_0
19 32 277 91 258 0
in_2
19 32 313 91 294 0
in_1
19 32 349 91 330 0
in_0
19 32 397 91 378 0
in_2
19 32 433 91 414 0
in_1
19 32 469 91 450 0
in_0
19 32 511 91 492 0
in_2
19 32 547 91 528 0
in_1
19 32 583 91 564 0
in_0
4 122 205 171 156 0 1
4 194 199 243 150 0 1
4 260 199 309 150 0 1
4 338 211 387 162 0 1
4 428 265 477 216 0 1
4 506 265 555 216 0 1
4 596 397 645 348 0 1
4 656 397 705 348 0 1
4 122 307 171 258 0 1
4 122 361 171 312 0 1
4 194 307 243 258 0 1
4 260 331 309 282 0 1
4 122 445 171 396 0 1
4 122 409 171 360 0 1
4 188 445 237 396 0 1
4 260 445 309 396 0 1
4 332 427 381 378 0 1
4 428 499 477 450 0 1
4 500 499 549 450 0 1
4 116 559 165 510 0 1
4 116 523 165 474 0 1
4 188 541 237 492 0 1
4 116 601 165 552 0 1
4 254 541 303 492 0 1
4 332 565 381 516 0 1
20 728 379 787 360 0
c_2
22 8 32 48 12 0 \NUL
Lab 1
22 8 64 75 44 0 \NUL
Lee, Juan
22 8 96 63 76 0 \NUL
Jlee543
22 24 624 79 604 0 \NUL
Part C-3
22 24 656 369 636 0 \NUL
The truth table is implemented with only NOR gates. 
22 24 688 279 668 0 \NUL
To invert a signal, a NOR gate is used.
1 123 194 88 183
1 123 166 88 183
1 195 188 168 180
1 195 160 88 147
1 261 188 240 174
1 261 160 240 174
1 339 172 306 174
1 339 200 88 225
1 429 226 384 186
1 507 226 474 240
1 507 254 474 240
1 597 358 552 240
1 657 358 642 372
1 657 386 642 372
1 123 268 88 267
1 123 296 88 303
1 123 322 88 339
1 123 350 88 339
1 195 268 168 282
1 195 296 168 282
1 261 320 168 336
1 261 292 240 282
1 429 254 306 306
1 123 406 88 423
1 123 434 88 423
1 123 370 88 387
1 123 398 88 387
1 189 434 88 459
1 189 406 168 420
1 261 406 234 420
1 261 434 234 420
1 333 388 168 384
1 333 416 306 420
1 117 484 88 501
1 117 512 88 501
1 117 520 88 537
1 117 548 88 537
1 117 562 88 573
1 117 590 88 573
1 189 530 162 534
1 189 502 162 498
1 255 502 234 516
1 255 530 234 516
1 333 526 300 516
1 333 554 162 576
1 429 460 378 402
1 429 488 378 540
1 501 460 474 474
1 501 488 474 474
1 597 386 546 474
1 729 369 702 372
38 8
20 88 56 147 37 0
a0
20 88 80 147 61 0
a1
20 88 104 147 85 0
b0
20 88 128 147 109 0
b1
20 88 152 147 133 0
c0
20 88 176 147 157 0
c1
20 88 200 147 181 0
d0
20 88 224 147 205 0
d1
20 88 248 147 229 0
e0
20 88 272 147 253 0
e1
20 88 296 147 277 0
f0
20 88 320 147 301 0
f1
20 88 344 147 325 0
g0
20 88 368 147 349 0
g1
20 88 392 147 373 0
h0
20 88 416 147 397 0
h1
39 16777215
47 0
40 1 8 8
50 800 800
51 1 30
30
System
20
700
0
0
1
2
2
34
