[%General]
%3Csource%3E=G:/yxz_project/bq79606/uart/axi_uartlite_v1_02_a/hdl/vhdl/axi_uartlite.vhd
%3Cfilename%3E=G:\\yxz_project\\bq79606\\uart\\axi_uartlite_v1_02_a\\hdl\\verilog/axi_uartlite.v
%3Cclass%3E=100
%3Cbasename%3E=axi_uartlite
%3Csubpkgs%3E=@Invalid()

[Data]
%3CgenericOrder%3E=c_family, c_s_axi_aclk_freq_hz, c_s_axi_addr_width, c_s_axi_data_width, c_baudrate, c_data_bits, c_use_parity, c_odd_parity, c_instance
%3CportOrder%3E=s_axi_aclk, s_axi_aresetn, interrupt, s_axi_awaddr, s_axi_awvalid, s_axi_awready, s_axi_wdata, s_axi_wstrb, s_axi_wvalid, s_axi_wready, s_axi_bresp, s_axi_bvalid, s_axi_bready, s_axi_araddr, s_axi_arvalid, s_axi_arready, s_axi_rdata, s_axi_rresp, s_axi_rvalid, s_axi_rready, rx, tx
axi_lite_ipif_i\category=105
axi_lite_ipif_i\port=0
axi_lite_ipif_i\alias=AXI_LITE_IPIF_I
axi_uartlite\category=100
axi_uartlite\port=0
axi_uartlite\alias=axi_uartlite
bus2ip_clk\category=117
bus2ip_clk\port=0
bus2ip_clk\alias=bus2ip_clk
bus2ip_clk\type\Subtype\mark1=ieee::std_logic
bus2ip_clk\type\Subtype\mark2=ieee::std_logic
bus2ip_cs\category=117
bus2ip_cs\port=0
bus2ip_cs\alias=bus2ip_cs
bus2ip_cs\type\Subtype\mark1=ieee::std_logic_vector
bus2ip_cs\type\Subtype\mark2=ieee::std_logic_vector
bus2ip_cs\type\Subtype\constraint\0\Range\dir=false
bus2ip_cs\type\Subtype\constraint\0\Range\left\Binop\op=423
bus2ip_cs\type\Subtype\constraint\0\Range\left\Binop\left\Unaryop\op=503
bus2ip_cs\type\Subtype\constraint\0\Range\left\Binop\left\Unaryop\right\Binop\op=403
bus2ip_cs\type\Subtype\constraint\0\Range\left\Binop\left\Unaryop\right\Binop\left\Unaryop\op=503
bus2ip_cs\type\Subtype\constraint\0\Range\left\Binop\left\Unaryop\right\Binop\left\Unaryop\right\Signal\entry=axi_uartlite::c_ard_addr_range_array
bus2ip_cs\type\Subtype\constraint\0\Range\left\Binop\left\Unaryop\right\Binop\right\Constant\value=2
bus2ip_cs\type\Subtype\constraint\0\Range\left\Binop\left\Unaryop\right\Binop\right\Constant\units=
bus2ip_cs\type\Subtype\constraint\0\Range\left\Binop\left\Unaryop\right\Binop\right\Constant\typeClass=304
bus2ip_cs\type\Subtype\constraint\0\Range\left\Binop\right\Constant\value=1
bus2ip_cs\type\Subtype\constraint\0\Range\left\Binop\right\Constant\units=
bus2ip_cs\type\Subtype\constraint\0\Range\left\Binop\right\Constant\typeClass=304
bus2ip_cs\type\Subtype\constraint\0\Range\right\Constant\value=0
bus2ip_cs\type\Subtype\constraint\0\Range\right\Constant\units=
bus2ip_cs\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
bus2ip_data\category=117
bus2ip_data\port=0
bus2ip_data\alias=bus2ip_data
bus2ip_data\type\Subtype\mark1=ieee::std_logic_vector
bus2ip_data\type\Subtype\mark2=ieee::std_logic_vector
bus2ip_data\type\Subtype\constraint\0\Range\dir=false
bus2ip_data\type\Subtype\constraint\0\Range\left\Binop\op=423
bus2ip_data\type\Subtype\constraint\0\Range\left\Binop\left\Signal\entry=axi_uartlite::c_s_axi_data_width
bus2ip_data\type\Subtype\constraint\0\Range\left\Binop\right\Constant\value=1
bus2ip_data\type\Subtype\constraint\0\Range\left\Binop\right\Constant\units=
bus2ip_data\type\Subtype\constraint\0\Range\left\Binop\right\Constant\typeClass=304
bus2ip_data\type\Subtype\constraint\0\Range\right\Constant\value=0
bus2ip_data\type\Subtype\constraint\0\Range\right\Constant\units=
bus2ip_data\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
bus2ip_rdce\category=117
bus2ip_rdce\port=0
bus2ip_rdce\alias=bus2ip_rdce
bus2ip_rdce\type\Subtype\mark1=ieee::std_logic_vector
bus2ip_rdce\type\Subtype\mark2=ieee::std_logic_vector
bus2ip_rdce\type\Subtype\constraint\0\Range\dir=false
bus2ip_rdce\type\Subtype\constraint\0\Range\left\Binop\op=423
bus2ip_rdce\type\Subtype\constraint\0\Range\left\Binop\right\Constant\value=1
bus2ip_rdce\type\Subtype\constraint\0\Range\left\Binop\right\Constant\units=
bus2ip_rdce\type\Subtype\constraint\0\Range\left\Binop\right\Constant\typeClass=304
bus2ip_rdce\type\Subtype\constraint\0\Range\right\Constant\value=0
bus2ip_rdce\type\Subtype\constraint\0\Range\right\Constant\units=
bus2ip_rdce\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
bus2ip_reset\category=117
bus2ip_reset\port=0
bus2ip_reset\alias=bus2ip_reset
bus2ip_reset\type\Subtype\mark1=ieee::std_logic
bus2ip_reset\type\Subtype\mark2=ieee::std_logic
bus2ip_resetn\category=117
bus2ip_resetn\port=0
bus2ip_resetn\alias=bus2ip_resetn
bus2ip_resetn\type\Subtype\mark1=ieee::std_logic
bus2ip_resetn\type\Subtype\mark2=ieee::std_logic
bus2ip_wrce\category=117
bus2ip_wrce\port=0
bus2ip_wrce\alias=bus2ip_wrce
bus2ip_wrce\type\Subtype\mark1=ieee::std_logic_vector
bus2ip_wrce\type\Subtype\mark2=ieee::std_logic_vector
bus2ip_wrce\type\Subtype\constraint\0\Range\dir=false
bus2ip_wrce\type\Subtype\constraint\0\Range\left\Binop\op=423
bus2ip_wrce\type\Subtype\constraint\0\Range\left\Binop\right\Constant\value=1
bus2ip_wrce\type\Subtype\constraint\0\Range\left\Binop\right\Constant\units=
bus2ip_wrce\type\Subtype\constraint\0\Range\left\Binop\right\Constant\typeClass=304
bus2ip_wrce\type\Subtype\constraint\0\Range\right\Constant\value=0
bus2ip_wrce\type\Subtype\constraint\0\Range\right\Constant\units=
bus2ip_wrce\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
c_ard_addr_range_array\category=106
c_ard_addr_range_array\port=0
c_ard_addr_range_array\alias=C_ARD_ADDR_RANGE_ARRAY
c_ard_addr_range_array\type\Subtype\mark2=
c_ard_num_ce_array\category=106
c_ard_num_ce_array\port=0
c_ard_num_ce_array\alias=C_ARD_NUM_CE_ARRAY
c_ard_num_ce_array\type\Subtype\mark2=
c_baudrate\category=111
c_baudrate\port=0
c_baudrate\alias=C_BAUDRATE
c_baudrate\type\Subtype\mark1=ieee::integer
c_baudrate\type\Subtype\mark2=ieee::integer
c_baudrate\init\Constant\value=9600
c_baudrate\init\Constant\units=
c_baudrate\init\Constant\typeClass=304
c_core_generation_info\category=106
c_core_generation_info\port=0
c_core_generation_info\alias=C_CORE_GENERATION_INFO
c_core_generation_info\type\Subtype\mark1=ieee::string
c_core_generation_info\type\Subtype\mark2=ieee::string
c_core_generation_info\init\Binop\op=402
c_core_generation_info\init\Binop\left\Binop\op=402
c_core_generation_info\init\Binop\left\Binop\left\Binop\op=402
c_core_generation_info\init\Binop\left\Binop\left\Binop\left\Binop\op=402
c_core_generation_info\init\Binop\left\Binop\left\Binop\left\Binop\left\Binop\op=402
c_core_generation_info\init\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\op=402
c_core_generation_info\init\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\op=402
c_core_generation_info\init\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\op=402
c_core_generation_info\init\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\op=402
c_core_generation_info\init\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\op=402
c_core_generation_info\init\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\op=402
c_core_generation_info\init\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\op=402
c_core_generation_info\init\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\op=402
c_core_generation_info\init\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\op=402
c_core_generation_info\init\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\op=402
c_core_generation_info\init\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\op=402
c_core_generation_info\init\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Signal\entry=axi_uartlite::c_instance
c_core_generation_info\init\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\right\Constant\value="\",axi_uartlite,{\""
c_core_generation_info\init\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\right\Constant\units=
c_core_generation_info\init\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\right\Constant\typeClass=0
c_core_generation_info\init\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\right\Constant\value="\"c_family=\""
c_core_generation_info\init\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\right\Constant\units=
c_core_generation_info\init\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\right\Constant\typeClass=0
c_core_generation_info\init\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\right\Signal\entry=axi_uartlite::c_family
c_core_generation_info\init\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\right\Constant\value="\",c_instance=\""
c_core_generation_info\init\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\right\Constant\units=
c_core_generation_info\init\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\right\Constant\typeClass=0
c_core_generation_info\init\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\right\Signal\entry=axi_uartlite::c_instance
c_core_generation_info\init\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\right\Constant\value="\",c_s_axi_aclk_freq_hz=\""
c_core_generation_info\init\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\right\Constant\units=
c_core_generation_info\init\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\right\Constant\typeClass=0
c_core_generation_info\init\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\right\Signal\entry=ieee::integer
c_core_generation_info\init\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\right\Constant\value="\",c_baudrate=\""
c_core_generation_info\init\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\right\Constant\units=
c_core_generation_info\init\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\right\Constant\typeClass=0
c_core_generation_info\init\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\right\Signal\entry=ieee::integer
c_core_generation_info\init\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\right\Constant\value="\",c_data_bits=\""
c_core_generation_info\init\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\right\Constant\units=
c_core_generation_info\init\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\right\Constant\typeClass=0
c_core_generation_info\init\Binop\left\Binop\left\Binop\left\Binop\left\Binop\left\Binop\right\Signal\entry=ieee::integer
c_core_generation_info\init\Binop\left\Binop\left\Binop\left\Binop\left\Binop\right\Constant\value="\",c_use_parity=\""
c_core_generation_info\init\Binop\left\Binop\left\Binop\left\Binop\left\Binop\right\Constant\units=
c_core_generation_info\init\Binop\left\Binop\left\Binop\left\Binop\left\Binop\right\Constant\typeClass=0
c_core_generation_info\init\Binop\left\Binop\left\Binop\left\Binop\right\Signal\entry=ieee::integer
c_core_generation_info\init\Binop\left\Binop\left\Binop\right\Constant\value="\",c_odd_parity=\""
c_core_generation_info\init\Binop\left\Binop\left\Binop\right\Constant\units=
c_core_generation_info\init\Binop\left\Binop\left\Binop\right\Constant\typeClass=0
c_core_generation_info\init\Binop\left\Binop\right\Signal\entry=ieee::integer
c_core_generation_info\init\Binop\right\Constant\value=\"}\"
c_core_generation_info\init\Binop\right\Constant\units=
c_core_generation_info\init\Binop\right\Constant\typeClass=0
c_data_bits\category=111
c_data_bits\port=0
c_data_bits\alias=C_DATA_BITS
c_data_bits\type\Subtype\constraint\0\Subtype\mark1=ieee::integer
c_data_bits\type\Subtype\constraint\0\Subtype\constraint\0\Range\dir=true
c_data_bits\type\Subtype\constraint\0\Subtype\constraint\0\Range\left\Constant\value=5
c_data_bits\type\Subtype\constraint\0\Subtype\constraint\0\Range\left\Constant\units=
c_data_bits\type\Subtype\constraint\0\Subtype\constraint\0\Range\left\Constant\typeClass=304
c_data_bits\type\Subtype\constraint\0\Subtype\constraint\0\Range\right\Constant\value=8
c_data_bits\type\Subtype\constraint\0\Subtype\constraint\0\Range\right\Constant\units=
c_data_bits\type\Subtype\constraint\0\Subtype\constraint\0\Range\right\Constant\typeClass=304
c_data_bits\init\Constant\value=8
c_data_bits\init\Constant\units=
c_data_bits\init\Constant\typeClass=304
c_dphase_timeout\category=106
c_dphase_timeout\port=0
c_dphase_timeout\alias=C_DPHASE_TIMEOUT
c_dphase_timeout\type\Subtype\mark1=ieee::integer
c_dphase_timeout\type\Subtype\mark2=ieee::integer
c_dphase_timeout\init\Constant\value=0
c_dphase_timeout\init\Constant\units=
c_dphase_timeout\init\Constant\typeClass=304
c_family\category=111
c_family\port=0
c_family\alias=C_FAMILY
c_family\type\Subtype\mark1=ieee::string
c_family\type\Subtype\mark2=ieee::string
c_family\init\Constant\value=\"virtex6\"
c_family\init\Constant\units=
c_family\init\Constant\typeClass=0
c_instance\category=111
c_instance\port=0
c_instance\alias=C_INSTANCE
c_instance\type\Subtype\mark1=ieee::string
c_instance\type\Subtype\mark2=ieee::string
c_instance\init\Constant\value=\"axi_uartlite_inst\"
c_instance\init\Constant\units=
c_instance\init\Constant\typeClass=0
c_odd_parity\category=111
c_odd_parity\port=0
c_odd_parity\alias=C_ODD_PARITY
c_odd_parity\type\Subtype\constraint\0\Subtype\mark1=ieee::integer
c_odd_parity\type\Subtype\constraint\0\Subtype\constraint\0\Range\dir=true
c_odd_parity\type\Subtype\constraint\0\Subtype\constraint\0\Range\left\Constant\value=0
c_odd_parity\type\Subtype\constraint\0\Subtype\constraint\0\Range\left\Constant\units=
c_odd_parity\type\Subtype\constraint\0\Subtype\constraint\0\Range\left\Constant\typeClass=304
c_odd_parity\type\Subtype\constraint\0\Subtype\constraint\0\Range\right\Constant\value=1
c_odd_parity\type\Subtype\constraint\0\Subtype\constraint\0\Range\right\Constant\units=
c_odd_parity\type\Subtype\constraint\0\Subtype\constraint\0\Range\right\Constant\typeClass=304
c_odd_parity\init\Constant\value=0
c_odd_parity\init\Constant\units=
c_odd_parity\init\Constant\typeClass=304
c_s_axi_aclk_freq_hz\category=111
c_s_axi_aclk_freq_hz\port=0
c_s_axi_aclk_freq_hz\alias=C_S_AXI_ACLK_FREQ_HZ
c_s_axi_aclk_freq_hz\type\Subtype\mark1=ieee::integer
c_s_axi_aclk_freq_hz\type\Subtype\mark2=ieee::integer
c_s_axi_aclk_freq_hz\init\Constant\value=100_000_000
c_s_axi_aclk_freq_hz\init\Constant\units=
c_s_axi_aclk_freq_hz\init\Constant\typeClass=304
c_s_axi_addr_width\category=111
c_s_axi_addr_width\port=0
c_s_axi_addr_width\alias=C_S_AXI_ADDR_WIDTH
c_s_axi_addr_width\type\Subtype\mark1=ieee::integer
c_s_axi_addr_width\type\Subtype\mark2=ieee::integer
c_s_axi_addr_width\init\Constant\value=4
c_s_axi_addr_width\init\Constant\units=
c_s_axi_addr_width\init\Constant\typeClass=304
c_s_axi_data_width\category=111
c_s_axi_data_width\port=0
c_s_axi_data_width\alias=C_S_AXI_DATA_WIDTH
c_s_axi_data_width\type\Subtype\constraint\0\Subtype\mark1=ieee::integer
c_s_axi_data_width\type\Subtype\constraint\0\Subtype\constraint\0\Range\dir=true
c_s_axi_data_width\type\Subtype\constraint\0\Subtype\constraint\0\Range\left\Constant\value=32
c_s_axi_data_width\type\Subtype\constraint\0\Subtype\constraint\0\Range\left\Constant\units=
c_s_axi_data_width\type\Subtype\constraint\0\Subtype\constraint\0\Range\left\Constant\typeClass=304
c_s_axi_data_width\type\Subtype\constraint\0\Subtype\constraint\0\Range\right\Constant\value=128
c_s_axi_data_width\type\Subtype\constraint\0\Subtype\constraint\0\Range\right\Constant\units=
c_s_axi_data_width\type\Subtype\constraint\0\Subtype\constraint\0\Range\right\Constant\typeClass=304
c_s_axi_data_width\init\Constant\value=32
c_s_axi_data_width\init\Constant\units=
c_s_axi_data_width\init\Constant\typeClass=304
c_s_axi_min_size\category=106
c_s_axi_min_size\port=0
c_s_axi_min_size\alias=C_S_AXI_MIN_SIZE
c_s_axi_min_size\type\Subtype\mark1=ieee::std_logic_vector
c_s_axi_min_size\type\Subtype\mark2=ieee::std_logic_vector
c_s_axi_min_size\type\Subtype\constraint\0\Range\dir=false
c_s_axi_min_size\type\Subtype\constraint\0\Range\left\Constant\value=31
c_s_axi_min_size\type\Subtype\constraint\0\Range\left\Constant\units=
c_s_axi_min_size\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
c_s_axi_min_size\type\Subtype\constraint\0\Range\right\Constant\value=0
c_s_axi_min_size\type\Subtype\constraint\0\Range\right\Constant\units=
c_s_axi_min_size\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
c_s_axi_min_size\init\Constant\value=0000000F
c_s_axi_min_size\init\Constant\units=
c_s_axi_min_size\init\Constant\typeClass=0
c_use_parity\category=111
c_use_parity\port=0
c_use_parity\alias=C_USE_PARITY
c_use_parity\type\Subtype\constraint\0\Subtype\mark1=ieee::integer
c_use_parity\type\Subtype\constraint\0\Subtype\constraint\0\Range\dir=true
c_use_parity\type\Subtype\constraint\0\Subtype\constraint\0\Range\left\Constant\value=0
c_use_parity\type\Subtype\constraint\0\Subtype\constraint\0\Range\left\Constant\units=
c_use_parity\type\Subtype\constraint\0\Subtype\constraint\0\Range\left\Constant\typeClass=304
c_use_parity\type\Subtype\constraint\0\Subtype\constraint\0\Range\right\Constant\value=1
c_use_parity\type\Subtype\constraint\0\Subtype\constraint\0\Range\right\Constant\units=
c_use_parity\type\Subtype\constraint\0\Subtype\constraint\0\Range\right\Constant\typeClass=304
c_use_parity\init\Constant\value=0
c_use_parity\init\Constant\units=
c_use_parity\init\Constant\typeClass=304
c_use_wstrb\category=106
c_use_wstrb\port=0
c_use_wstrb\alias=C_USE_WSTRB
c_use_wstrb\type\Subtype\mark1=ieee::integer
c_use_wstrb\type\Subtype\mark2=ieee::integer
c_use_wstrb\init\Constant\value=0
c_use_wstrb\init\Constant\units=
c_use_wstrb\init\Constant\typeClass=304
interrupt\category=117
interrupt\port=2
interrupt\alias=Interrupt
interrupt\type\Subtype\mark1=ieee::std_logic
interrupt\type\Subtype\mark2=ieee::std_logic
ip2bus_data\category=117
ip2bus_data\port=0
ip2bus_data\alias=ip2bus_data
ip2bus_data\type\Subtype\mark1=ieee::std_logic_vector
ip2bus_data\type\Subtype\mark2=ieee::std_logic_vector
ip2bus_data\type\Subtype\constraint\0\Range\dir=false
ip2bus_data\type\Subtype\constraint\0\Range\left\Unaryop\op=503
ip2bus_data\type\Subtype\constraint\0\Range\left\Unaryop\right\Binop\op=423
ip2bus_data\type\Subtype\constraint\0\Range\left\Unaryop\right\Binop\left\Signal\entry=axi_uartlite::c_s_axi_data_width
ip2bus_data\type\Subtype\constraint\0\Range\left\Unaryop\right\Binop\right\Constant\value=1
ip2bus_data\type\Subtype\constraint\0\Range\left\Unaryop\right\Binop\right\Constant\units=
ip2bus_data\type\Subtype\constraint\0\Range\left\Unaryop\right\Binop\right\Constant\typeClass=304
ip2bus_data\type\Subtype\constraint\0\Range\right\Constant\value=0
ip2bus_data\type\Subtype\constraint\0\Range\right\Constant\units=
ip2bus_data\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
ip2bus_error\category=117
ip2bus_error\port=0
ip2bus_error\alias=ip2bus_error
ip2bus_error\type\Subtype\mark1=ieee::std_logic
ip2bus_error\type\Subtype\mark2=ieee::std_logic
ip2bus_error\init\Constant\value=0
ip2bus_error\init\Constant\units=
ip2bus_error\init\Constant\typeClass=0
ip2bus_rdack\category=117
ip2bus_rdack\port=0
ip2bus_rdack\alias=ip2bus_rdack
ip2bus_rdack\type\Subtype\mark1=ieee::std_logic
ip2bus_rdack\type\Subtype\mark2=ieee::std_logic
ip2bus_rdack\init\Constant\value=0
ip2bus_rdack\init\Constant\units=
ip2bus_rdack\init\Constant\typeClass=0
ip2bus_wrack\category=117
ip2bus_wrack\port=0
ip2bus_wrack\alias=ip2bus_wrack
ip2bus_wrack\type\Subtype\mark1=ieee::std_logic
ip2bus_wrack\type\Subtype\mark2=ieee::std_logic
ip2bus_wrack\init\Constant\value=0
ip2bus_wrack\init\Constant\units=
ip2bus_wrack\init\Constant\typeClass=0
rtl\category=101
rtl\port=0
rtl\alias=RTL
rx\category=117
rx\port=1
rx\alias=RX
rx\type\Subtype\mark1=ieee::std_logic
rx\type\Subtype\mark2=ieee::std_logic
s_axi_aclk\category=117
s_axi_aclk\port=1
s_axi_aclk\alias=S_AXI_ACLK
s_axi_aclk\type\Subtype\mark1=ieee::std_logic
s_axi_aclk\type\Subtype\mark2=ieee::std_logic
s_axi_araddr\category=117
s_axi_araddr\port=1
s_axi_araddr\alias=S_AXI_ARADDR
s_axi_araddr\type\Subtype\mark1=ieee::std_logic_vector
s_axi_araddr\type\Subtype\mark2=ieee::std_logic_vector
s_axi_araddr\type\Subtype\constraint\0\Range\dir=false
s_axi_araddr\type\Subtype\constraint\0\Range\left\Constant\value=3
s_axi_araddr\type\Subtype\constraint\0\Range\left\Constant\units=
s_axi_araddr\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
s_axi_araddr\type\Subtype\constraint\0\Range\right\Constant\value=0
s_axi_araddr\type\Subtype\constraint\0\Range\right\Constant\units=
s_axi_araddr\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
s_axi_aresetn\category=117
s_axi_aresetn\port=1
s_axi_aresetn\alias=S_AXI_ARESETN
s_axi_aresetn\type\Subtype\mark1=ieee::std_logic
s_axi_aresetn\type\Subtype\mark2=ieee::std_logic
s_axi_arready\category=117
s_axi_arready\port=2
s_axi_arready\alias=S_AXI_ARREADY
s_axi_arready\type\Subtype\mark1=ieee::std_logic
s_axi_arready\type\Subtype\mark2=ieee::std_logic
s_axi_arvalid\category=117
s_axi_arvalid\port=1
s_axi_arvalid\alias=S_AXI_ARVALID
s_axi_arvalid\type\Subtype\mark1=ieee::std_logic
s_axi_arvalid\type\Subtype\mark2=ieee::std_logic
s_axi_awaddr\category=117
s_axi_awaddr\port=1
s_axi_awaddr\alias=S_AXI_AWADDR
s_axi_awaddr\type\Subtype\mark1=ieee::std_logic_vector
s_axi_awaddr\type\Subtype\mark2=ieee::std_logic_vector
s_axi_awaddr\type\Subtype\constraint\0\Range\dir=false
s_axi_awaddr\type\Subtype\constraint\0\Range\left\Constant\value=3
s_axi_awaddr\type\Subtype\constraint\0\Range\left\Constant\units=
s_axi_awaddr\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
s_axi_awaddr\type\Subtype\constraint\0\Range\right\Constant\value=0
s_axi_awaddr\type\Subtype\constraint\0\Range\right\Constant\units=
s_axi_awaddr\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
s_axi_awready\category=117
s_axi_awready\port=2
s_axi_awready\alias=S_AXI_AWREADY
s_axi_awready\type\Subtype\mark1=ieee::std_logic
s_axi_awready\type\Subtype\mark2=ieee::std_logic
s_axi_awvalid\category=117
s_axi_awvalid\port=1
s_axi_awvalid\alias=S_AXI_AWVALID
s_axi_awvalid\type\Subtype\mark1=ieee::std_logic
s_axi_awvalid\type\Subtype\mark2=ieee::std_logic
s_axi_bready\category=117
s_axi_bready\port=1
s_axi_bready\alias=S_AXI_BREADY
s_axi_bready\type\Subtype\mark1=ieee::std_logic
s_axi_bready\type\Subtype\mark2=ieee::std_logic
s_axi_bresp\category=117
s_axi_bresp\port=2
s_axi_bresp\alias=S_AXI_BRESP
s_axi_bresp\type\Subtype\mark1=ieee::std_logic_vector
s_axi_bresp\type\Subtype\mark2=ieee::std_logic_vector
s_axi_bresp\type\Subtype\constraint\0\Range\dir=false
s_axi_bresp\type\Subtype\constraint\0\Range\left\Constant\value=1
s_axi_bresp\type\Subtype\constraint\0\Range\left\Constant\units=
s_axi_bresp\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
s_axi_bresp\type\Subtype\constraint\0\Range\right\Constant\value=0
s_axi_bresp\type\Subtype\constraint\0\Range\right\Constant\units=
s_axi_bresp\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
s_axi_bvalid\category=117
s_axi_bvalid\port=2
s_axi_bvalid\alias=S_AXI_BVALID
s_axi_bvalid\type\Subtype\mark1=ieee::std_logic
s_axi_bvalid\type\Subtype\mark2=ieee::std_logic
s_axi_rdata\category=117
s_axi_rdata\port=2
s_axi_rdata\alias=S_AXI_RDATA
s_axi_rdata\type\Subtype\mark1=ieee::std_logic_vector
s_axi_rdata\type\Subtype\mark2=ieee::std_logic_vector
s_axi_rdata\type\Subtype\constraint\0\Range\dir=false
s_axi_rdata\type\Subtype\constraint\0\Range\left\Constant\value=31
s_axi_rdata\type\Subtype\constraint\0\Range\left\Constant\units=
s_axi_rdata\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
s_axi_rdata\type\Subtype\constraint\0\Range\right\Constant\value=0
s_axi_rdata\type\Subtype\constraint\0\Range\right\Constant\units=
s_axi_rdata\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
s_axi_rready\category=117
s_axi_rready\port=1
s_axi_rready\alias=S_AXI_RREADY
s_axi_rready\type\Subtype\mark1=ieee::std_logic
s_axi_rready\type\Subtype\mark2=ieee::std_logic
s_axi_rresp\category=117
s_axi_rresp\port=2
s_axi_rresp\alias=S_AXI_RRESP
s_axi_rresp\type\Subtype\mark1=ieee::std_logic_vector
s_axi_rresp\type\Subtype\mark2=ieee::std_logic_vector
s_axi_rresp\type\Subtype\constraint\0\Range\dir=false
s_axi_rresp\type\Subtype\constraint\0\Range\left\Constant\value=1
s_axi_rresp\type\Subtype\constraint\0\Range\left\Constant\units=
s_axi_rresp\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
s_axi_rresp\type\Subtype\constraint\0\Range\right\Constant\value=0
s_axi_rresp\type\Subtype\constraint\0\Range\right\Constant\units=
s_axi_rresp\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
s_axi_rvalid\category=117
s_axi_rvalid\port=2
s_axi_rvalid\alias=S_AXI_RVALID
s_axi_rvalid\type\Subtype\mark1=ieee::std_logic
s_axi_rvalid\type\Subtype\mark2=ieee::std_logic
s_axi_wdata\category=117
s_axi_wdata\port=1
s_axi_wdata\alias=S_AXI_WDATA
s_axi_wdata\type\Subtype\mark1=ieee::std_logic_vector
s_axi_wdata\type\Subtype\mark2=ieee::std_logic_vector
s_axi_wdata\type\Subtype\constraint\0\Range\dir=false
s_axi_wdata\type\Subtype\constraint\0\Range\left\Constant\value=31
s_axi_wdata\type\Subtype\constraint\0\Range\left\Constant\units=
s_axi_wdata\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
s_axi_wdata\type\Subtype\constraint\0\Range\right\Constant\value=0
s_axi_wdata\type\Subtype\constraint\0\Range\right\Constant\units=
s_axi_wdata\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
s_axi_wready\category=117
s_axi_wready\port=2
s_axi_wready\alias=S_AXI_WREADY
s_axi_wready\type\Subtype\mark1=ieee::std_logic
s_axi_wready\type\Subtype\mark2=ieee::std_logic
s_axi_wstrb\category=117
s_axi_wstrb\port=1
s_axi_wstrb\alias=S_AXI_WSTRB
s_axi_wstrb\type\Subtype\mark1=ieee::std_logic_vector
s_axi_wstrb\type\Subtype\mark2=ieee::std_logic_vector
s_axi_wstrb\type\Subtype\constraint\0\Range\dir=false
s_axi_wstrb\type\Subtype\constraint\0\Range\left\Constant\value=3
s_axi_wstrb\type\Subtype\constraint\0\Range\left\Constant\units=
s_axi_wstrb\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
s_axi_wstrb\type\Subtype\constraint\0\Range\right\Constant\value=0
s_axi_wstrb\type\Subtype\constraint\0\Range\right\Constant\units=
s_axi_wstrb\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
s_axi_wvalid\category=117
s_axi_wvalid\port=1
s_axi_wvalid\alias=S_AXI_WVALID
s_axi_wvalid\type\Subtype\mark1=ieee::std_logic
s_axi_wvalid\type\Subtype\mark2=ieee::std_logic
tx\category=117
tx\port=2
tx\alias=TX
tx\type\Subtype\mark1=ieee::std_logic
tx\type\Subtype\mark2=ieee::std_logic
uartlite_core_i\category=105
uartlite_core_i\port=0
uartlite_core_i\alias=UARTLITE_CORE_I
zeroes\category=106
zeroes\port=0
zeroes\alias=ZEROES
zeroes\type\Subtype\mark1=ieee::std_logic_vector
zeroes\type\Subtype\mark2=ieee::std_logic_vector
zeroes\type\Subtype\constraint\0\Range\dir=false
zeroes\type\Subtype\constraint\0\Range\left\Constant\value=31
zeroes\type\Subtype\constraint\0\Range\left\Constant\units=
zeroes\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
zeroes\type\Subtype\constraint\0\Range\right\Constant\value=0
zeroes\type\Subtype\constraint\0\Range\right\Constant\units=
zeroes\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
zeroes\init\Constant\value=00000000
zeroes\init\Constant\units=
zeroes\init\Constant\typeClass=0
%3ChasCode%3E=true
