// SPDX-License-Identifier: Apache-2.0
// Copyright (C) 2026 Advanced Micro Devices, Inc. All rights reserved

#define XDP_PLUGIN_SOURCE

#include "xdp/profile/plugin/aie_dtrace/ve2/aie_dtrace_ct_writer.h"
#include "xdp/profile/plugin/aie_dtrace/aie_dtrace_metadata.h"
#include "xdp/profile/database/database.h"
#include "xdp/profile/database/static_info/aie_constructs.h"
#include "xdp/profile/database/static_info/aie_util.h"

#include "core/common/message.h"

#include <algorithm>
#include <filesystem>
#include <fstream>
#include <iomanip>
#include <map>
#include <numeric>
#include <regex>
#include <sstream>
#include <vector>

#include <boost/property_tree/ptree.hpp>

namespace xdp {

namespace {

// detailed_ddr_read_bandwidth / detailed_ddr_write_bandwidth program 4 shim
// performance counters with direct NoC0 DMA events (task/lock/starvation/
// backpressure) for a single DMA channel, instead of stream-switch port events.
bool
isDetailedBandwidth(const std::string& metricSet)
{
  return (metricSet == "detailed_ddr_read_bandwidth") ||
         (metricSet == "detailed_ddr_write_bandwidth");
}

// Order UCs by aiebu min column; each UC's width is [colStart, nextUcStart - 1] (last UC ends at opLocMaxCol).
void
applyUcSpansFromOpLoc(std::vector<ASMFileInfo>& asmFileInfoList)
{
  if (asmFileInfoList.empty())
    return;

  std::sort(asmFileInfoList.begin(), asmFileInfoList.end(),
            [](const ASMFileInfo& a, const ASMFileInfo& b) {
              if (a.opLocMinCol != b.opLocMinCol)
                return a.opLocMinCol < b.opLocMinCol;
              return a.filename < b.filename;
            });

  const size_t n = asmFileInfoList.size();
  for (size_t i = 0; i < n; ++i) {
    auto& af = asmFileInfoList[i];
    af.colStart = static_cast<int>(af.opLocMinCol);
    af.ucNumber = af.colStart;
    if (i + 1 < n) {
      const int nextStart = static_cast<int>(asmFileInfoList[i + 1].opLocMinCol);
      af.colEnd = nextStart - 1;
      if (af.colEnd < af.colStart)
        af.colEnd = static_cast<int>(af.opLocMaxCol);
    } else {
      af.colEnd = static_cast<int>(af.opLocMaxCol);
    }
  }
}

// Last UC spans through the rightmost column that has a configured counter (op_loc may only
// list columns where SAVE_TIMESTAMPS appears, so colEnd would otherwise stop at opLocMaxCol).
void
extendLastUcToMaxConfiguredColumn(std::vector<ASMFileInfo>& asmFileInfoList,
                                  const std::vector<CTCounterInfo>& allCounters)
{
  if (asmFileInfoList.empty() || allCounters.empty())
    return;

  int maxCfgCol = -1;
  for (const auto& c : allCounters)
    maxCfgCol = std::max(maxCfgCol, static_cast<int>(c.column));
  if (maxCfgCol < 0)
    return;

  auto& last = asmFileInfoList.back();
  if (maxCfgCol >= last.colStart)
    last.colEnd = std::max(last.colEnd, maxCfgCol);
}

} // namespace

using severity_level = xrt_core::message::severity_level;
namespace fs = std::filesystem;

AieDtraceCTWriter::AieDtraceCTWriter(VPDatabase* database,
                                       std::shared_ptr<AieDtraceMetadata> metadata,
                                       uint64_t deviceId,
                                       uint8_t startCol)
    : db(database)
    , metadata(metadata)
    , deviceId(deviceId)
    , columnShift(0)
    , rowShift(0)
    , coreRowStart(0)
    , partitionStartCol(startCol)
{
  auto config = metadata->getAIEConfigMetadata();
  columnShift = config.column_shift;
  rowShift = config.row_shift;
  coreRowStart = config.aie_tile_row_start;
}

bool AieDtraceCTWriter::generate()
{
  return generate((fs::current_path() / CT_OUTPUT_FILENAME).string());
}

bool AieDtraceCTWriter::generate(const std::string& outputPath,
    const std::vector<aiebu::aiebu_assembler::op_loc>& opLocations)
{
  if (opLocations.empty())
    return false;

  // Convert op_loc data to ASMFileInfo structures
  std::vector<ASMFileInfo> asmFileInfoList;
  std::regex filenamePattern(R"(aie_runtime_control(\d+)?\.asm)");

  for (const auto& loc : opLocations) {
    for (const auto& li : loc.line_info) {
      if (li.entries.empty())
        continue;

      // Use the filename from the first entry of this column group
      const auto& fname = li.entries.front().second;
      std::smatch match;
      if (!std::regex_search(fname, match, filenamePattern))
        continue;

      // Check if we already have an ASMFileInfo for this filename
      auto it = std::find_if(asmFileInfoList.begin(), asmFileInfoList.end(),
          [&fname](const ASMFileInfo& a) { return a.filename == fname; });

      if (it == asmFileInfoList.end()) {
        ASMFileInfo info;
        info.filename = fname;
        info.asmId = match[1].matched ? std::stoi(match[1].str()) : 0;
        info.opLocMinCol = li.col;
        info.opLocMaxCol = li.col;
        asmFileInfoList.push_back(info);
        it = asmFileInfoList.end() - 1;
      } else {
        it->opLocMinCol = std::min(it->opLocMinCol, li.col);
        it->opLocMaxCol = std::max(it->opLocMaxCol, li.col);
      }

      for (const auto& entry : li.entries) {
        SaveTimestampInfo ts;
        ts.lineNumber = entry.first;
        ts.optionalIndex = -1;
        it->timestamps.push_back(ts);
      }
    }
  }

  if (asmFileInfoList.empty())
    return false;

  applyUcSpansFromOpLoc(asmFileInfoList);

  auto allCounters = getConfiguredCounters();
  if (allCounters.empty())
    return false;

  extendLastUcToMaxConfiguredColumn(asmFileInfoList, allCounters);

  for (auto& asmFileInfo : asmFileInfoList) {
    asmFileInfo.counters = filterCountersByColumn(allCounters,
                                               asmFileInfo.colStart, asmFileInfo.colEnd);
  }

  return writeCTFile(asmFileInfoList, allCounters, outputPath);
}

bool AieDtraceCTWriter::generate(const std::string& outputPath)
{
  std::string csvPath = (fs::current_path() / "aie_profile_timestamps.csv").string();
  auto asmFileInfoList = readASMInfoFromCSV(csvPath);
  if (asmFileInfoList.empty()) {
    xrt_core::message::send(severity_level::debug, "XRT",
        "No ASM file information found in CSV. CT file will not be generated.");
    return false;
  }

  auto allCounters = getConfiguredCounters();
  if (allCounters.empty()) {
    xrt_core::message::send(severity_level::debug, "XRT",
        "No AIE counters configured. CT file will not be generated.");
    return false;
  }

  extendLastUcToMaxConfiguredColumn(asmFileInfoList, allCounters);

  bool hasTimestamps = false;
  for (auto& asmFileInfo : asmFileInfoList) {
    if (!asmFileInfo.timestamps.empty())
      hasTimestamps = true;

    asmFileInfo.counters = filterCountersByColumn(allCounters, 
                                               asmFileInfo.colStart, 
                                               asmFileInfo.colEnd);
  }

  if (!hasTimestamps) {
    xrt_core::message::send(severity_level::debug, "XRT",
        "No SAVE_TIMESTAMPS instructions found in CSV. CT file will not be generated.");
    return false;
  }

  return writeCTFile(asmFileInfoList, allCounters, outputPath);
}

std::vector<ASMFileInfo> AieDtraceCTWriter::readASMInfoFromCSV(const std::string& csvPath)
{
  std::vector<ASMFileInfo> asmFileInfoList;

  std::ifstream csvFile(csvPath);
  if (!csvFile.is_open()) {
    std::stringstream msg;
    msg << "Unable to open CSV file: " << csvPath << ". Please run parse_aie_runtime_to_csv.py first.";
    xrt_core::message::send(severity_level::warning, "XRT", msg.str());
    return asmFileInfoList;
  }

  std::string line;
  bool isHeader = true;
  int lineNum = 0;
  
  // Regex pattern to extract ASM ID from filename
  std::regex filenamePattern(R"(aie_runtime_control(\d+)?\.asm)");

  try {
    while (std::getline(csvFile, line)) {
      lineNum++;
      
      // Skip header
      if (isHeader) {
        isHeader = false;
        continue;
      }

      // Skip empty lines
      if (line.empty())
        continue;

      // Parse CSV line: filepath,filename,line_numbers
      // line_numbers is comma-separated like "6,8,293,439,..."
      std::vector<std::string> fields;
      std::string field;
      bool inQuote = false;
      
      for (char c : line) {
        if (c == '"') {
          inQuote = !inQuote;
        } else if (c == ',' && !inQuote) {
          fields.push_back(field);
          field.clear();
        } else {
          field += c;
        }
      }
      fields.push_back(field);  // Add last field

      // Need exactly 3 fields
      if (fields.size() != 3) {
        std::stringstream msg;
        msg << "Invalid CSV format at line " << lineNum << ": expected 3 fields, got " << fields.size();
        xrt_core::message::send(severity_level::warning, "XRT", msg.str());
        continue;
      }

      ASMFileInfo info;
      info.filename = fields[1];  // filename column
      
      // Extract ASM ID from filename
      std::smatch match;
      if (std::regex_search(info.filename, match, filenamePattern)) {
        info.asmId = match[1].matched ? std::stoi(match[1].str()) : 0;
        info.ucNumber = 4 * info.asmId;
        info.colStart = info.asmId * 4;
        info.colEnd = info.colStart + 3;
      } else {
        std::stringstream msg;
        msg << "Unable to extract ASM ID from filename: " << info.filename;
        xrt_core::message::send(severity_level::warning, "XRT", msg.str());
        continue;
      }

      // Parse line numbers (comma-separated string)
      std::string lineNumbersStr = fields[2];
      std::stringstream ss(lineNumbersStr);
      std::string lineNumStr;
      
      while (std::getline(ss, lineNumStr, ',')) {
        if (!lineNumStr.empty()) {
          try {
            SaveTimestampInfo ts;
            ts.lineNumber = std::stoi(lineNumStr);
            ts.optionalIndex = -1;  // Not used in simplified format
            info.timestamps.push_back(ts);
          } catch (const std::exception& e) {
            std::stringstream msg;
            msg << "Error parsing line number '" << lineNumStr << "' in " << info.filename;
            xrt_core::message::send(severity_level::warning, "XRT", msg.str());
          }
        }
      }

      asmFileInfoList.push_back(info);

      std::stringstream msg;
      msg << "Loaded " << info.filename << " (id=" << info.asmId 
          << ", uc=" << info.ucNumber << ", columns " << info.colStart 
          << "-" << info.colEnd << ", " << info.timestamps.size() << " timestamps)";
      xrt_core::message::send(severity_level::debug, "XRT", msg.str());
    }
  }
  catch (const std::exception& e) {
    std::stringstream msg;
    msg << "Error parsing CSV at line " << lineNum << ": " << e.what();
    xrt_core::message::send(severity_level::warning, "XRT", msg.str());
  }

  csvFile.close();

  // Sort by UC start column for consistent output
  std::sort(asmFileInfoList.begin(), asmFileInfoList.end(), 
            [](const ASMFileInfo& a, const ASMFileInfo& b) {
              if (a.colStart != b.colStart)
                return a.colStart < b.colStart;
              return a.filename < b.filename;
            });

  std::stringstream msg;
  msg << "Loaded " << asmFileInfoList.size() << " ASM files from CSV with "
      << std::accumulate(asmFileInfoList.begin(), asmFileInfoList.end(), 0,
                        [](int sum, const ASMFileInfo& info) { 
                          return sum + info.timestamps.size(); 
                        })
      << " total SAVE_TIMESTAMPS";
  xrt_core::message::send(severity_level::info, "XRT", msg.str());

  return asmFileInfoList;
}

std::vector<CTCounterInfo> AieDtraceCTWriter::getConfiguredCounters()
{
  std::vector<CTCounterInfo> counters;

  // Get profile configuration directly from metadata to lookup metric sets for each tile
  // Note: We get it from metadata because the profile config might not be saved to database yet
  auto profileConfigPtr = metadata->createAIEProfileConfig();
  const AIEProfileFinalConfig* profileConfig = profileConfigPtr.get();

  uint64_t numCounters = db->getStaticInfo().getNumAIECounter(deviceId);
  
  for (uint64_t i = 0; i < numCounters; i++) {
    AIECounter* aieCounter = db->getStaticInfo().getAIECounter(deviceId, i);
    if (!aieCounter)
      continue;

    CTCounterInfo info;
    info.column = aieCounter->column;
    info.row = aieCounter->row;
    info.counterNumber = aieCounter->counterNumber;
    info.channel = 0;  // Default; overwritten for bandwidth metrics
    info.module = aieCounter->module;
    info.address = calculateCounterAddress(info.column, info.row, 
                                            info.counterNumber, info.module);

    // Lookup metric set for this counter's tile from profile configuration
    info.metricSet = "";
    if (profileConfig) {
      tile_type targetTile;
      targetTile.col = aieCounter->column;
      targetTile.row = aieCounter->row;
      
      // Search through all module configurations for this tile
      for (const auto& moduleMetrics : profileConfig->configMetrics) {
        for (const auto& tileMetric : moduleMetrics) {
          if (tileMetric.first.col == targetTile.col && 
              tileMetric.first.row == targetTile.row) {
            info.metricSet = tileMetric.second;
            break;
          }
        }
        if (!info.metricSet.empty())
          break;
      }
    }

    // Get port direction for throughput metrics
    if (isThroughputMetric(info.metricSet)) {
      info.portDirection = getPortDirection(info.metricSet, aieCounter->payload);
    } else {
      info.portDirection = "";
    }

    counters.push_back(info);
  }

  std::stringstream msg;
  msg << "Retrieved " << counters.size() << " configured AIE counters";
  xrt_core::message::send(severity_level::debug, "XRT", msg.str());

  return counters;
}

std::vector<CTCounterInfo> AieDtraceCTWriter::filterCountersByColumn(
    const std::vector<CTCounterInfo>& allCounters,
    int colStart, int colEnd)
{
  std::vector<CTCounterInfo> filtered;

  for (const auto& counter : allCounters) {
    if (counter.column >= colStart && counter.column <= colEnd) {
      filtered.push_back(counter);
    }
  }

  return filtered;
}

uint64_t AieDtraceCTWriter::calculateCounterAddress(uint8_t column, uint8_t row,
                                                      uint8_t counterNumber,
                                                      const std::string& module)
{
  // Use the partition-relative column directly so that CT addresses remain
  // relative to the partition's start column.
  uint64_t tileAddress = (static_cast<uint64_t>(column) << columnShift) |
                         (static_cast<uint64_t>(row) << rowShift);

  // Get base offset for module type
  uint64_t baseOffset = getModuleBaseOffset(module);

  // Counter offset (each counter is 4 bytes apart)
  uint64_t counterOffset = counterNumber * 4;

  return tileAddress + baseOffset + counterOffset;
}

uint64_t AieDtraceCTWriter::getModuleBaseOffset(const std::string& module)
{
  if (module == "aie")
    return CORE_MODULE_BASE_OFFSET;
  else if (module == "aie_memory")
    return MEMORY_MODULE_BASE_OFFSET;
  else if (module == "memory_tile")
    return MEM_TILE_BASE_OFFSET;
  else if (module == "interface_tile")
    return SHIM_TILE_BASE_OFFSET;
  else
    return CORE_MODULE_BASE_OFFSET;  // Default to core module
}

std::string AieDtraceCTWriter::formatAddress(uint64_t address)
{
  std::stringstream ss;
  ss << "0x" << std::hex << std::setfill('0') << std::setw(10) << address;
  return ss.str();
}

bool AieDtraceCTWriter::isThroughputMetric(const std::string& metricSet)
{
  return (metricSet.find("throughput") != std::string::npos) ||
         (metricSet.find("bandwidth") != std::string::npos);
}

std::string AieDtraceCTWriter::getPortDirection(const std::string& metricSet, uint64_t payload)
{
  // Direction is from AIE/application perspective:
  // - "input" = data read FROM DDR into AIE = MM2S channels (Memory-Mapped to Stream)
  // - "output" = data written TO DDR from AIE = S2MM channels (Stream to Memory-Mapped)
  //
  // Stream switch port types:
  // - S2MM channels use master ports (isMaster=true) = output (AIE writing to DDR)
  // - MM2S channels use slave ports (isMaster=false) = input (AIE reading from DDR)
  
  // For interface tile ddr_bandwidth, read_bandwidth, write_bandwidth - use payload
  // These metrics can have mixed input/output ports per tile
  if (metricSet == "ddr_bandwidth" || 
      metricSet == "read_bandwidth" || 
      metricSet == "write_bandwidth") {
    constexpr uint8_t PAYLOAD_IS_MASTER_SHIFT = 8;
    bool isMaster = (payload >> PAYLOAD_IS_MASTER_SHIFT) & 0x1;
    return isMaster ? "output" : "input";
  }
  
  // peak_read_bandwidth: MM2S channels (read from DDR = input to AIE)
  if (metricSet == "peak_read_bandwidth") {
    return "input";
  }
  
  // peak_write_bandwidth: S2MM channels (write to DDR = output from AIE)
  if (metricSet == "peak_write_bandwidth") {
    return "output";
  }
  
  // For input/mm2s metrics - always input direction (data into AIE)
  if (metricSet.find("input") != std::string::npos || 
      metricSet.find("mm2s") != std::string::npos) {
    return "input";
  }
  
  // For output/s2mm metrics - always output direction (data from AIE)
  if (metricSet.find("output") != std::string::npos || 
      metricSet.find("s2mm") != std::string::npos) {
    return "output";
  }
  
  return "";  // Not a throughput metric with port direction
}

bool AieDtraceCTWriter::writeCTFile(const std::vector<ASMFileInfo>& asmFileInfoList,
                                      const std::vector<CTCounterInfo>& allCounters,
                                      const std::string& outputPath)
{
  std::ofstream ctFile(outputPath);

  if (!ctFile.is_open()) {
    std::stringstream msg;
    msg << "Unable to create CT file: " << outputPath;
    xrt_core::message::send(severity_level::warning, "XRT", msg.str());
    return false;
  }

  // Write header comment
  ctFile << "# Auto-generated CT file for AIE Dtrace counters\n";
  ctFile << "# Generated by XRT AIE Dtrace Plugin\n";
  ctFile << "# Counter metadata is embedded in the begin block (# COUNTER_METADATA_BEGIN/END)\n\n";

  // Write begin block with embedded counter metadata
  ctFile << "begin\n";
  ctFile << "{\n";
  ctFile << "    ts_start = timestamp32()\n";
  ctFile << "@blockopen\n";
  ctFile << "# COUNTER_METADATA_BEGIN\n";
  ctFile << "# {\n";

  // Device-wide counter list (same fields as AieProfileCTWriter::writeCTFile begin block)
  ctFile << "#   \"counter_metadata\": [\n";
  for (size_t i = 0; i < allCounters.size(); i++) {
    const auto& counter = allCounters[i];
    ctFile << "#     {\"column\": " << static_cast<int>(counter.column)
           << ", \"row\": " << static_cast<int>(counter.row)
           << ", \"counter\": " << static_cast<int>(counter.counterNumber)
           << ", \"module\": \"" << counter.module
           << "\", \"address\": \"" << formatAddress(counter.address) << "\"";
    if (!counter.metricSet.empty()) {
      ctFile << ", \"metric_set\": \"" << counter.metricSet << "\"";
    }
    if (!counter.portDirection.empty()) {
      ctFile << ", \"port_direction\": \"" << counter.portDirection << "\"";
    }
    ctFile << "}";
    if (i < allCounters.size() - 1)
      ctFile << ",";
    ctFile << "\n";
  }
  ctFile << "#   ],\n";

  // Collect ASM groups that have counters
  std::vector<const ASMFileInfo*> metaGroups;
  for (const auto& asmFileInfo : asmFileInfoList) {
    if (!asmFileInfo.counters.empty())
      metaGroups.push_back(&asmFileInfo);
  }

  for (size_t g = 0; g < metaGroups.size(); g++) {
    const auto& asmFileInfo = *metaGroups[g];
    ctFile << "#   \"" << asmFileInfo.asmId << "\": [\n";

    for (size_t c = 0; c < asmFileInfo.counters.size(); c++) {
      const auto& ctr = asmFileInfo.counters[c];
      ctFile << "#     {\"col\": " << static_cast<int>(ctr.column)
             << ", \"row\": " << static_cast<int>(ctr.row)
             << ", \"ctr\": " << static_cast<int>(ctr.counterNumber)
             << ", \"module\": \"" << ctr.module << "\""
             << ", \"dir\": ";

      if (ctr.portDirection == "input")
        ctFile << "\"i\"";
      else if (ctr.portDirection == "output")
        ctFile << "\"o\"";
      else
        ctFile << "null";

      ctFile << "}";
      if (c < asmFileInfo.counters.size() - 1)
        ctFile << ",";
      ctFile << "\n";
    }

    ctFile << "#   ]";
    if (g < metaGroups.size() - 1)
      ctFile << ",";
    ctFile << "\n";
  }

  ctFile << "# }\n";
  ctFile << "# COUNTER_METADATA_END\n";
  ctFile << "@blockclose\n";
  ctFile << "}\n\n";

  // Write jprobe blocks for each ASM file
  for (const auto& asmFileInfo : asmFileInfoList) {
    if (asmFileInfo.timestamps.empty() || asmFileInfo.counters.empty())
      continue;

    std::string basename = fs::path(asmFileInfo.filename).filename().string();

    // Write comment
    ctFile << "# Probes for " << basename 
           << " (columns " << asmFileInfo.colStart << "-" << asmFileInfo.colEnd << ")\n";

    // Build line number list for jprobe
    std::stringstream lineList;
    lineList << "line";
    for (size_t i = 0; i < asmFileInfo.timestamps.size(); i++) {
      if (i > 0)
        lineList << ",";
      lineList << asmFileInfo.timestamps[i].lineNumber;
    }

    // Write jprobe declaration
    ctFile << "jprobe:" << basename 
           << ":uc" << asmFileInfo.ucNumber 
           << ":" << lineList.str() << "\n";
    ctFile << "{\n";
    ctFile << "    ts_" << asmFileInfo.asmId << " = timestamp32()\n";

    // Write counter reads using _ as throwaway variable
    for (size_t i = 0; i < asmFileInfo.counters.size(); i++) {
      ctFile << "    _ = read_reg("
             << formatAddress(asmFileInfo.counters[i].address) << ")\n";
    }

    ctFile << "}\n\n";
  }

  // Write end block
  ctFile << "end\n";
  ctFile << "{\n";
  ctFile << "    ts_end = timestamp32()\n";
  ctFile << "}\n";

  ctFile.close();

  std::stringstream msg;
  msg << "Generated CT file with embedded counter metadata: " << outputPath;
  xrt_core::message::send(severity_level::info, "XRT", msg.str());

  return true;
}

std::vector<uint8_t> AieDtraceCTWriter::getShimTileColumns(void* hwctx)
{
  std::vector<uint8_t> columns;
  
  if (!hwctx) {
    xrt_core::message::send(severity_level::debug, "XRT",
        "AIE dtrace: No hwctx provided for shim column discovery");
    return columns;
  }

  try {
    boost::property_tree::ptree aiePartitionPt = xdp::aie::getAIEPartitionInfo(hwctx);
    if (aiePartitionPt.empty()) {
      xrt_core::message::send(severity_level::debug, "XRT",
          "AIE dtrace: No partition info available");
      return columns;
    }

    uint8_t numCols = static_cast<uint8_t>(aiePartitionPt.back().second.get<uint64_t>("num_cols"));

    // Return relative columns (0, 1, 2, ...) for hardware configuration
    for (uint8_t i = 0; i < numCols; ++i) {
      columns.push_back(i);
    }

    std::stringstream msg;
    msg << "AIE dtrace: Found " << static_cast<int>(numCols) << " shim columns (relative: 0-"
        << static_cast<int>(numCols - 1) << ")";
    xrt_core::message::send(severity_level::debug, "XRT", msg.str());
  }
  catch (const std::exception& e) {
    std::stringstream msg;
    msg << "AIE dtrace: Error getting shim columns: " << e.what();
    xrt_core::message::send(severity_level::warning, "XRT", msg.str());
  }

  return columns;
}

std::vector<BandwidthCounterConfig> AieDtraceCTWriter::getBandwidthCounterConfigs(
    const std::string& metricSet, uint8_t channel)
{
  // detailed_ddr_read_bandwidth / detailed_ddr_write_bandwidth: 4 counters all on
  // the same DMA channel, each measuring a different aspect via direct NoC0 DMA
  // events. dmaPortIndex is unused (no stream-switch port monitoring).
  if (isDetailedBandwidth(metricSet)) {
    bool isWrite     = (metricSet == "detailed_ddr_write_bandwidth");
    bool isMaster    = isWrite;                       // S2MM=master/output, MM2S=slave/input
    std::string dir  = isWrite ? "output" : "input";
    uint8_t ch       = (channel <= 1) ? channel : 0;
    // Counter 0 monitors PORT_RUNNING on the stream-switch port that connects to
    // the selected DMA channel (same VE2 port mapping as ddr_bandwidth):
    //   S2MM ch0 master South1 => 3, S2MM ch1 master South3 => 5
    //   MM2S ch0 slave  South3 => 5, MM2S ch1 slave  South7 => 9
    uint8_t runPortIndex = isWrite ? ((ch == 0) ? 3 : 5)
                                   : ((ch == 0) ? 5 : 9);
    // Starvation/backpressure are memory- vs stream-side depending on direction:
    //   MM2S (read):  memory_starvation, stream_backpressure
    //   S2MM (write): stream_starvation, memory_backpressure
    std::string starvationType   = isWrite ? "stream_starvation"   : "memory_starvation";
    std::string backpressureType = isWrite ? "memory_backpressure" : "stream_backpressure";
    return {
      {0, ch, runPortIndex, isMaster, dir, "running"},      // Counter 0: PORT_RUNNING (stream-switch port)
      {1, ch, 0, isMaster, dir, "lock"},                    // Counter 1: stalled_lock
      {2, ch, 0, isMaster, dir, starvationType},            // Counter 2: starvation (memory/stream)
      {3, ch, 0, isMaster, dir, backpressureType}           // Counter 3: backpressure (memory/stream)
    };
  }

  // VE2 shim tile DMA port indices for stream switch event monitoring
  // These port indices are architecture-specific and map to the physical
  // stream switch ports that connect to the DMA channels.
  //
  // Direction is from AIE/application perspective:
  // - "input" = data read FROM DDR into AIE = MM2S channels (Memory-Mapped to Stream)
  // - "output" = data written TO DDR from AIE = S2MM channels (Stream to Memory-Mapped)
  //
  // For VE2 shim tiles:
  // - S2MM (master) ports: Stream switch master port feeds data to DMA S2MM = output
  // - MM2S (slave) ports: Stream switch slave port receives data from DMA MM2S = input
  //
  // Port encoding in Stream_Switch_Event_Port_Selection register:
  // - Bits [4:0]: Port index
  // - Bit [5]: 0 = slave, 1 = master
  //
  // VE2 shim tile port mapping:
  // - S2MM ch0: master South1 => port index 3 (output)
  // - S2MM ch1: master South3 => port index 5 (output)
  // - MM2S ch0: slave South3  => port index 5 (input)
  // - MM2S ch1: slave South7  => port index 9 (input)
  //
  // For peak_read_bandwidth: 2 MM2S channels with RUNNING + STALL events (read from DDR = input)
  // For peak_write_bandwidth: 2 S2MM channels with RUNNING + STALL events (write to DDR = output)
  // For ddr_bandwidth/read_bandwidth/write_bandwidth: 4 ports with RUNNING events only
  //
  // counterNumber, channel, dmaPortIndex, isMaster, direction, eventType
  if (metricSet == "peak_read_bandwidth") {
    // MM2S ch0/ch1 with RUNNING + STALL events for peak read bandwidth (read from DDR = input)
    return {
      {0, 0, 5, false, "input", "running"},   // Counter 0: MM2S Ch0 RUNNING
      {1, 0, 5, false, "input", "stalled"},   // Counter 1: MM2S Ch0 STALL
      {2, 1, 9, false, "input", "running"},   // Counter 2: MM2S Ch1 RUNNING
      {3, 1, 9, false, "input", "stalled"}    // Counter 3: MM2S Ch1 STALL
    };
  }
  else if (metricSet == "peak_write_bandwidth") {
    // S2MM ch0/ch1 with RUNNING + STALL events for peak write bandwidth (write to DDR = output)
    return {
      {0, 0, 3, true, "output", "running"},   // Counter 0: S2MM Ch0 RUNNING
      {1, 0, 3, true, "output", "stalled"},   // Counter 1: S2MM Ch0 STALL
      {2, 1, 5, true, "output", "running"},   // Counter 2: S2MM Ch1 RUNNING
      {3, 1, 5, true, "output", "stalled"}    // Counter 3: S2MM Ch1 STALL
    };
  }
  // Default: ddr_bandwidth, read_bandwidth, write_bandwidth
  return {
    {0, 0, 5, false, "input",  "running"},  // Counter 0: MM2S Ch0 (slave South3) - input from DDR
    {1, 1, 9, false, "input",  "running"},  // Counter 1: MM2S Ch1 (slave South7) - input from DDR
    {2, 0, 3, true,  "output", "running"},  // Counter 2: S2MM Ch0 (master South1) - output to DDR
    {3, 1, 5, true,  "output", "running"}   // Counter 3: S2MM Ch1 (master South3) - output to DDR
  };
}

std::vector<CTRegisterWrite> AieDtraceCTWriter::generateStreamSwitchPortConfig(
    uint8_t column, const std::string& metricSet, uint8_t channel)
{
  std::vector<CTRegisterWrite> writes;

  uint64_t tileAddress = (static_cast<uint64_t>(column) << columnShift) |
                         (static_cast<uint64_t>(SHIM_ROW) << rowShift);
  uint64_t regAddr = tileAddress + STREAM_SWITCH_EVENT_PORT_SEL_OFFSET;

  auto configs = getBandwidthCounterConfigs(metricSet, channel);

  // Build the per-counter list into the SS event-port slots that the perf
  // counter events actually reference. Each Port_Running_N / Port_Stalled_N
  // event reads logical SS port N (encoded in the event ID), so the SS port
  // packing depends on the event-to-counter mapping in generatePerfCounterConfig.
  //
  // ddr_bandwidth / read_bandwidth / write_bandwidth: Counters 0..3 use events
  //   Port_Running_0..3, so each counter monitors a unique logical SS port and
  //   configs[i] maps directly onto logical SS slot i.
  //
  // peak_read_bandwidth / peak_write_bandwidth: Counters 0,1 share logical SS
  //   port 0 (Port_Running_0 + Port_Stalled_0 for channel 0) and Counters 2,3
  //   share logical SS port 1 (Port_Running_1 + Port_Stalled_1 for channel 1).
  //   So the channel-0 config goes into slot 0 and the channel-1 config (which
  //   sits at configs[2] in the per-counter list) goes into slot 1; slots 2
  //   and 3 are not consumed by any event and are left zero.
  std::vector<BandwidthCounterConfig> slotConfigs;
  if (isDetailedBandwidth(metricSet)) {
    // Only counter 0 (PORT_RUNNING_0) reads a stream-switch port; counters 1-3
    // use direct DMA events. Route logical SS port 0 to the channel's DMA port.
    if (!configs.empty())
      slotConfigs.push_back(configs[0]);
  } else if (metricSet == "peak_read_bandwidth" || metricSet == "peak_write_bandwidth") {
    if (configs.size() >= 3) {
      slotConfigs.push_back(configs[0]);
      slotConfigs.push_back(configs[2]);
    } else {
      slotConfigs = configs;
    }
  } else {
    slotConfigs = configs;
  }

  // Build the register value: up to 4 ports packed into 32 bits, 8 bits per port
  // Each port: bits [4:0] = DMA port index, bit [5] = slave(0)/master(1)
  uint32_t regValue = 0;
  for (size_t i = 0; i < slotConfigs.size() && i < PORTS_PER_REGISTER; ++i) {
    const auto& cfg = slotConfigs[i];
    uint8_t slaveOrMaster = cfg.isMaster ? 1 : 0;
    uint8_t bitOffset = static_cast<uint8_t>(i) * 8;
    regValue |= (static_cast<uint32_t>(cfg.dmaPortIndex) << bitOffset)
              | (static_cast<uint32_t>(slaveOrMaster) << (bitOffset + 5));
  }

  std::stringstream comment;
  comment << "SS port sel @ col " << static_cast<int>(column);
  if (metricSet == "peak_read_bandwidth")
    comment << " (MM2S ch0,ch1 x2 for running+stall)";
  else if (metricSet == "peak_write_bandwidth")
    comment << " (S2MM ch0,ch1 x2 for running+stall)";
  else if (isDetailedBandwidth(metricSet))
    comment << " (" << ((metricSet == "detailed_ddr_read_bandwidth") ? "mm2s" : "s2mm")
            << " ch" << static_cast<int>((channel <= 1) ? channel : 0) << " port_running)";
  else
    comment << " (MM2S ch0,ch1; S2MM ch0,ch1)";

  CTRegisterWrite write;
  write.address = regAddr;
  write.value = regValue;
  write.comment = comment.str();
  writes.push_back(write);

  return writes;
}

std::vector<CTRegisterWrite> AieDtraceCTWriter::generatePerfCounterConfig(
    uint8_t column, const std::string& metricSet, uint8_t channel)
{
  std::vector<CTRegisterWrite> writes;

  uint64_t tileAddress = (static_cast<uint64_t>(column) << columnShift) |
                         (static_cast<uint64_t>(SHIM_ROW) << rowShift);

  // Performance counter register addresses (aie2ps_pl_module):
  // Performance_Counter0-3: 0x00031020, 0x00031024, 0x00031028, 0x0003102C
  constexpr uint64_t PERF_COUNTER0_OFFSET = 0x00031020;

  // Reset performance counters 0-3 to zero
  for (uint8_t i = 0; i < 4; ++i) {
    CTRegisterWrite write;
    write.address = tileAddress + PERF_COUNTER0_OFFSET + (i * 4);
    write.value = 0;
    write.comment = "Reset PerfCounter" + std::to_string(i) + " @ col " + std::to_string(column);
    writes.push_back(write);
  }

  // Performance control register addresses (aie2ps_pl_module):
  // Performance_Ctrl0: 0x00031000 - Counters 0,1 start/stop events
  // Performance_Ctrl2: 0x0003100C - Counters 2,3 start/stop events
  constexpr uint64_t PERF_CTRL0_OFFSET = 0x00031000;
  constexpr uint64_t PERF_CTRL2_OFFSET = 0x0003100C;

  // detailed_ddr_read_bandwidth (MM2S) / detailed_ddr_write_bandwidth (S2MM):
  // 4 counters on a single DMA channel. Counter 0 measures PORT_RUNNING on the
  // channel's stream-switch port (routed via generateStreamSwitchPortConfig);
  // the rest use direct NoC0 PL-tile DMA events (XAIE2PS_EVENTS_PL_NOC0_DMA_*).
  // Channel selects ch0/ch1 of MM2S or S2MM.
  //   PC0: start = stop = PORT_RUNNING_0
  //   PC1: start = stop = STALLED_LOCK
  //   PC2: start = stop = STARVATION  (MM2S: memory, S2MM: stream)
  //   PC3: start = stop = BACKPRESSURE (MM2S: stream, S2MM: memory)
  if (isDetailedBandwidth(metricSet)) {
    // Counter 0 reads stream-switch logical port 0 (PORT_RUNNING_0_PL).
    constexpr uint8_t PORT_RUNNING_0_PL_EVENT = 0x86;  // 134

    uint8_t ch = (channel <= 1) ? channel : 0;
    uint8_t stalledLock, starvation, backpressure;

    if (metricSet == "detailed_ddr_read_bandwidth") {
      // MM2S channel ch
      stalledLock  = (ch == 0) ? 28 : 29;  // PL_NOC0_DMA_MM2S_{0,1}_STALLED_LOCK
      starvation   = (ch == 0) ? 36 : 37;  // PL_NOC0_DMA_MM2S_{0,1}_MEMORY_STARVATION
      backpressure = (ch == 0) ? 32 : 33;  // PL_NOC0_DMA_MM2S_{0,1}_STREAM_BACKPRESSURE
    }
    else {
      // detailed_ddr_write_bandwidth: S2MM channel ch
      stalledLock  = (ch == 0) ? 26 : 27;  // PL_NOC0_DMA_S2MM_{0,1}_STALLED_LOCK
      starvation   = (ch == 0) ? 30 : 31;  // PL_NOC0_DMA_S2MM_{0,1}_STREAM_STARVATION
      backpressure = (ch == 0) ? 34 : 35;  // PL_NOC0_DMA_S2MM_{0,1}_MEMORY_BACKPRESSURE
    }

    std::string dir = (metricSet == "detailed_ddr_read_bandwidth") ? "mm2s" : "s2mm";

    // PerfCtrl0: [7:0]=Cnt0_Start, [15:8]=Cnt0_Stop, [23:16]=Cnt1_Start, [31:24]=Cnt1_Stop
    {
      uint32_t regValue = 0;
      regValue |= (static_cast<uint32_t>(PORT_RUNNING_0_PL_EVENT) & 0xFF) << 0;   // Cnt0 start = port_running_0
      regValue |= (static_cast<uint32_t>(PORT_RUNNING_0_PL_EVENT) & 0xFF) << 8;   // Cnt0 stop  = port_running_0
      regValue |= (static_cast<uint32_t>(stalledLock)  & 0xFF) << 16;  // Cnt1 start = stalled_lock
      regValue |= (static_cast<uint32_t>(stalledLock)  & 0xFF) << 24;  // Cnt1 stop  = stalled_lock

      CTRegisterWrite write;
      write.address = tileAddress + PERF_CTRL0_OFFSET;
      write.value = regValue;
      write.comment = "PerfCtrl0 @ col " + std::to_string(column) + " (" + dir + " ch"
                    + std::to_string(ch) + ": port_running,lock)";
      writes.push_back(write);
    }

    // PerfCtrl2: [7:0]=Cnt2_Start, [15:8]=Cnt2_Stop, [23:16]=Cnt3_Start, [31:24]=Cnt3_Stop
    {
      uint32_t regValue = 0;
      regValue |= (static_cast<uint32_t>(starvation)   & 0xFF) << 0;   // Cnt2 start = starvation
      regValue |= (static_cast<uint32_t>(starvation)   & 0xFF) << 8;   // Cnt2 stop  = starvation
      regValue |= (static_cast<uint32_t>(backpressure) & 0xFF) << 16;  // Cnt3 start = backpressure
      regValue |= (static_cast<uint32_t>(backpressure) & 0xFF) << 24;  // Cnt3 stop  = backpressure

      CTRegisterWrite write;
      write.address = tileAddress + PERF_CTRL2_OFFSET;
      write.value = regValue;
      write.comment = "PerfCtrl2 @ col " + std::to_string(column) + " (" + dir + " ch"
                    + std::to_string(ch) + ": starvation,backpressure)";
      writes.push_back(write);
    }

    return writes;
  }

  // PORT_RUNNING and PORT_STALLED events for aie2ps shim tile
  // Port_Running_N events: 134, 138, 142, 146 (decimal)
  // Port_Stalled_N events: 135, 139, 143, 147 (decimal)
  constexpr uint8_t PORT_RUNNING_0_PL_EVENT = 0x86;  // 134
  constexpr uint8_t PORT_STALLED_0_PL_EVENT = 0x87;  // 135
  constexpr uint8_t PORT_RUNNING_1_PL_EVENT = 0x8A;  // 138
  constexpr uint8_t PORT_STALLED_1_PL_EVENT = 0x8B;  // 139
  constexpr uint8_t PORT_RUNNING_2_PL_EVENT = 0x8E;  // 142
  constexpr uint8_t PORT_RUNNING_3_PL_EVENT = 0x92;  // 146

  uint8_t startEvents[4];

  if (metricSet == "peak_read_bandwidth" || metricSet == "peak_write_bandwidth") {
    // For peak bandwidth: Counter 0,2 = RUNNING, Counter 1,3 = STALLED
    // This allows calculating peak BW = bytes / running_cycles (excluding stalls)
    startEvents[0] = PORT_RUNNING_0_PL_EVENT;  // Ch0 running
    startEvents[1] = PORT_STALLED_0_PL_EVENT;  // Ch0 stalled
    startEvents[2] = PORT_RUNNING_1_PL_EVENT;  // Ch1 running
    startEvents[3] = PORT_STALLED_1_PL_EVENT;  // Ch1 stalled
  } else {
    // Default: ddr_bandwidth, read_bandwidth, write_bandwidth
    // All 4 counters use PORT_RUNNING events for total throughput
    startEvents[0] = PORT_RUNNING_0_PL_EVENT;
    startEvents[1] = PORT_RUNNING_1_PL_EVENT;
    startEvents[2] = PORT_RUNNING_2_PL_EVENT;
    startEvents[3] = PORT_RUNNING_3_PL_EVENT;
  }

  // Performance_Ctrl0: counters 0 and 1
  // Bit layout: [31:24]=Cnt1_Stop, [23:16]=Cnt1_Start, [15:8]=Cnt0_Stop, [7:0]=Cnt0_Start
  {
    uint32_t regValue = 0;
    regValue |= (static_cast<uint32_t>(startEvents[0]) & 0xFF) << 0;   // Cnt0_Start_Event
    regValue |= (static_cast<uint32_t>(startEvents[0]) & 0xFF) << 8;   // Cnt0_Stop_Event
    regValue |= (static_cast<uint32_t>(startEvents[1]) & 0xFF) << 16;  // Cnt1_Start_Event
    regValue |= (static_cast<uint32_t>(startEvents[1]) & 0xFF) << 24;  // Cnt1_Stop_Event

    CTRegisterWrite write;
    write.address = tileAddress + PERF_CTRL0_OFFSET;
    write.value = regValue;
    write.comment = "PerfCtrl0 @ col " + std::to_string(column) + " (ctr0,ctr1)";
    writes.push_back(write);
  }

  // Performance_Ctrl2: counters 2 and 3
  // Bit layout: [31:24]=Cnt3_Stop, [23:16]=Cnt3_Start, [15:8]=Cnt2_Stop, [7:0]=Cnt2_Start
  {
    uint32_t regValue = 0;
    regValue |= (static_cast<uint32_t>(startEvents[2]) & 0xFF) << 0;   // Cnt2_Start_Event
    regValue |= (static_cast<uint32_t>(startEvents[2]) & 0xFF) << 8;   // Cnt2_Stop_Event
    regValue |= (static_cast<uint32_t>(startEvents[3]) & 0xFF) << 16;  // Cnt3_Start_Event
    regValue |= (static_cast<uint32_t>(startEvents[3]) & 0xFF) << 24;  // Cnt3_Stop_Event

    CTRegisterWrite write;
    write.address = tileAddress + PERF_CTRL2_OFFSET;
    write.value = regValue;
    write.comment = "PerfCtrl2 @ col " + std::to_string(column) + " (ctr2,ctr3)";
    writes.push_back(write);
  }

  return writes;
}

std::vector<CTCounterInfo> AieDtraceCTWriter::generateBandwidthCounters(
    const std::vector<uint8_t>& shimColumns, const std::string& metricSet, uint8_t channel)
{
  std::vector<CTCounterInfo> counters;
  auto configs = getBandwidthCounterConfigs(metricSet, channel);

  for (uint8_t column : shimColumns) {
    for (const auto& cfg : configs) {
      CTCounterInfo info;
      info.column = column;
      info.row = SHIM_ROW;
      info.counterNumber = cfg.counterNumber;
      info.channel = cfg.channel;
      info.module = "interface_tile";
      info.address = calculateCounterAddress(column, SHIM_ROW, cfg.counterNumber, "interface_tile");
      info.metricSet = metricSet;
      info.portDirection = cfg.direction;
      info.eventType = cfg.eventType;
      counters.push_back(info);
    }
  }

  return counters;
}

bool AieDtraceCTWriter::writeCounterCTFile(
    const std::vector<ASMFileInfo>& asmFileInfoList,
    const std::vector<CTCounterInfo>& allCounters,
    const std::vector<CTRegisterWrite>& beginBlockWrites,
    const std::string& outputPath)
{
  std::ofstream ctFile(outputPath);

  if (!ctFile.is_open()) {
    std::stringstream msg;
    msg << "Unable to create CT file: " << outputPath;
    xrt_core::message::send(severity_level::warning, "XRT", msg.str());
    return false;
  }

  ctFile << "# Auto-generated CT file for AIE counter monitoring\n";
  ctFile << "# Generated by XRT AIE Dtrace Plugin\n";
  ctFile << "# Hardware configuration is embedded in the begin block (write_reg)\n\n";

  ctFile << "begin\n";
  ctFile << "{\n";
  ctFile << "    ts_start = timestamp32()\n";

  if (!beginBlockWrites.empty()) {
    ctFile << "\n    # Hardware configuration for the performance counters\n";
    for (const auto& write : beginBlockWrites) {
      if (!write.comment.empty())
        ctFile << "    # " << write.comment << "\n";

      auto hex32 = [&ctFile](uint32_t value) -> std::ostream& {
        return ctFile << "0x" << std::hex << std::setfill('0') << std::setw(8)
                      << value << std::dec;
      };

      if (write.mask != 0xFFFFFFFF) {
        ctFile << "    mask_write_reg(" << formatAddress(write.address) << ", ";
        hex32(write.mask) << ", ";
        hex32(write.value) << ")\n";
      }
      else {
        ctFile << "    write_reg(" << formatAddress(write.address) << ", ";
        hex32(write.value) << ")\n";
      }
    }
    ctFile << "\n";
  }

  ctFile << "@blockopen\n";
  ctFile << "# COUNTER_METADATA_BEGIN\n";
  ctFile << "# {\n";

  // Per-UC counter metadata groupings only
  std::vector<const ASMFileInfo*> metaGroups;
  for (const auto& asmFileInfo : asmFileInfoList) {
    if (!asmFileInfo.counters.empty())
      metaGroups.push_back(&asmFileInfo);
  }

  for (size_t g = 0; g < metaGroups.size(); g++) {
    const auto& asmFileInfo = *metaGroups[g];
    ctFile << "#   \"" << asmFileInfo.asmId << "\": [\n";

    for (size_t c = 0; c < asmFileInfo.counters.size(); c++) {
      const auto& ctr = asmFileInfo.counters[c];
      // The module disambiguates counters that share a tile and counter number, as the
      // core and memory module counters of the compute_io_bound tile do.
      std::string modTag = "core";
      if (ctr.module == "aie_memory")
        modTag = "mem";
      else if (ctr.module == "interface_tile")
        modTag = "shim";
      else if (ctr.module == "memory_tile")
        modTag = "memtile";

      ctFile << "#     {\"col\": " << static_cast<int>(ctr.column)
             << ", \"row\": " << static_cast<int>(ctr.row)
             << ", \"ctr\": " << static_cast<int>(ctr.counterNumber)
             << ", \"ch\": " << static_cast<int>(ctr.channel)
             << ", \"mod\": \"" << modTag << "\""
             << ", \"dir\": ";

      if (ctr.portDirection == "input")
        ctFile << "\"i\"";
      else if (ctr.portDirection == "output")
        ctFile << "\"o\"";
      else
        ctFile << "null";

      // Add event type for peak bandwidth metrics
      if (!ctr.eventType.empty()) {
        ctFile << ", \"event\": ";
        if (ctr.eventType == "running")
          ctFile << "\"r\"";
        else if (ctr.eventType == "stalled")
          ctFile << "\"s\"";
        else
          ctFile << "\"" << ctr.eventType << "\"";
      }

      ctFile << "}";
      if (c < asmFileInfo.counters.size() - 1)
        ctFile << ",";
      ctFile << "\n";
    }

    ctFile << "#   ]";
    if (g < metaGroups.size() - 1)
      ctFile << ",";
    ctFile << "\n";
  }

  ctFile << "# }\n";
  ctFile << "# COUNTER_METADATA_END\n";
  ctFile << "@blockclose\n";
  ctFile << "}\n\n";

  for (const auto& asmFileInfo : asmFileInfoList) {
    if (asmFileInfo.timestamps.empty() || asmFileInfo.counters.empty())
      continue;

    std::string basename = fs::path(asmFileInfo.filename).filename().string();

    ctFile << "# Probes for " << basename
           << " (columns " << asmFileInfo.colStart << "-" << asmFileInfo.colEnd << ")\n";

    std::stringstream lineList;
    lineList << "line";
    for (size_t i = 0; i < asmFileInfo.timestamps.size(); i++) {
      if (i > 0)
        lineList << ",";
      lineList << asmFileInfo.timestamps[i].lineNumber;
    }

    ctFile << "jprobe:" << basename
           << ":uc" << asmFileInfo.ucNumber
           << ":" << lineList.str() << "\n";
    ctFile << "{\n";
    ctFile << "    ts_" << asmFileInfo.asmId << " = timestamp32()\n";

    for (size_t i = 0; i < asmFileInfo.counters.size(); i++) {
      const auto& ctr = asmFileInfo.counters[i];
      ctFile << "    _ = read_reg(" << formatAddress(ctr.address) << ")\n";
    }

    ctFile << "}\n\n";
  }

  ctFile << "end\n";
  ctFile << "{\n";
  ctFile << "    ts_end = timestamp32()\n";
  ctFile << "}\n";

  ctFile.close();

  std::stringstream msg;
  msg << "Generated CT file: " << outputPath
      << " (" << allCounters.size() << " counters)";
  xrt_core::message::send(severity_level::info, "XRT", msg.str());

  return true;
}

std::vector<ASMFileInfo> AieDtraceCTWriter::buildAsmFileInfoList(
    const std::vector<aiebu::aiebu_assembler::op_loc>& opLocations)
{
  std::vector<ASMFileInfo> asmFileInfoList;
  std::regex filenamePattern(R"(aie_runtime_control(\d+)?\.asm)");

  for (const auto& loc : opLocations) {
    for (const auto& li : loc.line_info) {
      if (li.entries.empty())
        continue;

      const auto& fname = li.entries.front().second;
      std::smatch match;
      if (!std::regex_search(fname, match, filenamePattern))
        continue;

      auto it = std::find_if(asmFileInfoList.begin(), asmFileInfoList.end(),
          [&fname](const ASMFileInfo& a) { return a.filename == fname; });

      if (it == asmFileInfoList.end()) {
        ASMFileInfo info;
        info.filename = fname;
        info.asmId = match[1].matched ? std::stoi(match[1].str()) : 0;
        info.opLocMinCol = li.col;
        info.opLocMaxCol = li.col;
        asmFileInfoList.push_back(info);
        it = asmFileInfoList.end() - 1;
      } else {
        it->opLocMinCol = std::min(it->opLocMinCol, li.col);
        it->opLocMaxCol = std::max(it->opLocMaxCol, li.col);
      }

      for (const auto& entry : li.entries) {
        SaveTimestampInfo ts;
        ts.lineNumber = entry.first;
        ts.optionalIndex = -1;
        it->timestamps.push_back(ts);
      }
    }
  }

  if (!asmFileInfoList.empty())
    applyUcSpansFromOpLoc(asmFileInfoList);

  return asmFileInfoList;
}

bool AieDtraceCTWriter::appendBandwidthConfig(
    void* hwctx, const std::string& metricSet, uint8_t channel,
    std::vector<CTCounterInfo>& counters, std::vector<CTRegisterWrite>& beginWrites)
{
  auto shimColumns = getShimTileColumns(hwctx);
  if (shimColumns.empty()) {
    xrt_core::message::send(severity_level::warning, "XRT",
        "AIE dtrace: No shim columns found in partition. Skipping bandwidth counters.");
    return false;
  }

  auto bwCounters = generateBandwidthCounters(shimColumns, metricSet, channel);
  if (bwCounters.empty()) {
    xrt_core::message::send(severity_level::warning, "XRT",
        "AIE dtrace: No bandwidth counters generated");
    return false;
  }
  counters.insert(counters.end(), bwCounters.begin(), bwCounters.end());

  for (uint8_t column : shimColumns) {
    // For detailed sets, counter 0 monitors PORT_RUNNING on the channel's
    // stream-switch port, so the SS event port selection must be programmed.
    auto streamSwitchWrites = generateStreamSwitchPortConfig(column, metricSet, channel);
    beginWrites.insert(beginWrites.end(), streamSwitchWrites.begin(), streamSwitchWrites.end());

    auto perfCounterWrites = generatePerfCounterConfig(column, metricSet, channel);
    beginWrites.insert(beginWrites.end(), perfCounterWrites.begin(), perfCounterWrites.end());
  }

  return true;
}

void AieDtraceCTWriter::appendComputeIoBoundConfig(
    std::vector<CTCounterInfo>& counters, std::vector<CTRegisterWrite>& beginWrites)
{
  // The metric uses both modules of one tile. Only control registers it fully owns are
  // written, which limits the core module to counters 2 and 3 (Performance_Control1);
  // the four individual stalls are broadcast to the memory module, whose counters 0-3
  // are all free on AIE tiles. The listing/metadata use relative core rows, so the first
  // core row's absolute row is aie_tile_row_start.
  const uint8_t row = coreRowStart;

  struct CounterLayout {
    const char* module;
    uint8_t counterNumber;
    const char* eventType;
  };

  const CounterLayout layout[] = {
    {"aie",        2, "total"},
    {"aie",        3, "group_stall"},
    {"aie_memory", 0, "memory_stall"},
    {"aie_memory", 1, "stream_stall"},
    {"aie_memory", 2, "cascade_stall"},
    {"aie_memory", 3, "lock_stall"}
  };

  for (const auto& entry : layout) {
    CTCounterInfo info;
    info.column = COMPUTE_IO_CORE_COL;
    info.row = row;
    info.counterNumber = entry.counterNumber;
    info.channel = 0;
    info.module = entry.module;
    info.address = calculateCounterAddress(COMPUTE_IO_CORE_COL, row,
                                           entry.counterNumber, entry.module);
    info.metricSet = "compute_io_bound";
    info.portDirection = "";
    info.eventType = entry.eventType;
    counters.push_back(info);
  }

  auto coreWrites = generateComputeCoreConfig(COMPUTE_IO_CORE_COL, row);
  beginWrites.insert(beginWrites.end(), coreWrites.begin(), coreWrites.end());

  auto memoryWrites = generateComputeMemoryConfig(COMPUTE_IO_CORE_COL, row);
  beginWrites.insert(beginWrites.end(), memoryWrites.begin(), memoryWrites.end());
}

bool AieDtraceCTWriter::generateCT(
    const std::string& outputPath,
    void* hwctx,
    const std::vector<aiebu::aiebu_assembler::op_loc>& opLocations,
    bool includeBandwidth,
    const std::string& bandwidthMetricSet,
    uint8_t bandwidthChannel,
    bool includeComputeIoBound)
{
  if (opLocations.empty()) {
    xrt_core::message::send(severity_level::debug, "XRT",
        "AIE dtrace: No op_locations provided for CT generation");
    return false;
  }

  auto asmFileInfoList = buildAsmFileInfoList(opLocations);
  if (asmFileInfoList.empty()) {
    xrt_core::message::send(severity_level::debug, "XRT",
        "AIE dtrace: No ASM files found in op_locations for CT generation");
    return false;
  }

  std::vector<CTCounterInfo> allCounters;
  std::vector<CTRegisterWrite> beginBlockWrites;

  // Both metric families can be emitted into the same CT file. Bandwidth counters live
  // on shim tiles (row 0); the compute_io_bound counters live on the core and memory
  // modules of a single tile (col 0, first core row). filterCountersByColumn keys by
  // column, so both land in the matching UC group and read distinct addresses.
  if (includeBandwidth)
    appendBandwidthConfig(hwctx, bandwidthMetricSet, bandwidthChannel, allCounters, beginBlockWrites);

  if (includeComputeIoBound)
    appendComputeIoBoundConfig(allCounters, beginBlockWrites);

  if (allCounters.empty()) {
    xrt_core::message::send(severity_level::warning, "XRT",
        "AIE dtrace: No counters configured; CT file will not be generated.");
    return false;
  }

  extendLastUcToMaxConfiguredColumn(asmFileInfoList, allCounters);

  for (auto& asmFileInfo : asmFileInfoList) {
    asmFileInfo.counters = filterCountersByColumn(allCounters, asmFileInfo.colStart, asmFileInfo.colEnd);
  }

  return writeCounterCTFile(asmFileInfoList, allCounters, beginBlockWrites, outputPath);
}

bool AieDtraceCTWriter::generateBandwidthCT(
    const std::string& outputPath,
    void* hwctx,
    const std::vector<aiebu::aiebu_assembler::op_loc>& opLocations,
    const std::string& metricSet,
    uint8_t channel)
{
  return generateCT(outputPath, hwctx, opLocations,
                    /*includeBandwidth=*/true, metricSet, channel,
                    /*includeComputeIoBound=*/false);
}

namespace {

// Start == Stop makes a performance counter accumulate the cycles its event is
// asserted. Both control registers place a counter's start event at 'startShift'
// and its stop event 8 bits higher.
uint32_t
counterEventPair(uint8_t event, unsigned startShift)
{
  return ((static_cast<uint32_t>(event) & 0x7F) << startShift) |
         ((static_cast<uint32_t>(event) & 0x7F) << (startShift + 8));
}

// Channel mask of the four broadcast channels carrying the stall events.
constexpr uint32_t
broadcastChannelMask(uint8_t a, uint8_t b, uint8_t c, uint8_t d)
{
  return (1u << a) | (1u << b) | (1u << c) | (1u << d);
}

} // namespace

void AieDtraceCTWriter::appendBroadcastBlockConfig(
    uint64_t blockBase, int openDir, const std::string& loc,
    uint64_t tileAddress, std::vector<CTRegisterWrite>& writes)
{
  static const char* dirNames[BCAST_NUM_DIRS] = {"south", "west", "north", "east"};

  const uint32_t channels = broadcastChannelMask(STREAM_STALL_BCAST_CHANNEL,
                                                 CASCADE_STALL_BCAST_CHANNEL,
                                                 LOCK_STALL_BCAST_CHANNEL,
                                                 MEMORY_STALL_BCAST_CHANNEL);

  auto addWrite = [&](uint64_t offset, uint32_t value, const std::string& comment) {
    CTRegisterWrite w;
    w.address = tileAddress + offset;
    w.value = value;
    w.comment = comment;
    writes.push_back(w);
  };

  for (int dir = 0; dir < BCAST_NUM_DIRS; dir++) {
    const uint64_t dirBase = blockBase + static_cast<uint64_t>(dir) * BCAST_BLOCK_DIR_STRIDE;

    // The Set/Clr registers are write-1-to-set and write-1-to-clear, so writing the
    // channel mask only affects our three channels.
    if (dir == openDir) {
      addWrite(dirBase + BCAST_BLOCK_CLR_OFFSET, channels,
               "Unblock " + std::string(dirNames[dir]) + " broadcast @ " + loc
               + " (link to the memory module)");
    }
    else {
      addWrite(dirBase, channels,
               "Block " + std::string(dirNames[dir]) + " broadcast @ " + loc);
    }
  }
}

std::vector<CTRegisterWrite> AieDtraceCTWriter::generateComputeCoreConfig(
    uint8_t column, uint8_t row)
{
  std::vector<CTRegisterWrite> writes;

  uint64_t tileAddress = (static_cast<uint64_t>(column) << columnShift) |
                         (static_cast<uint64_t>(row) << rowShift);

  auto addWrite = [&](uint64_t offset, uint32_t value, const std::string& comment,
                      uint32_t mask = 0xFFFFFFFF) {
    CTRegisterWrite w;
    w.address = tileAddress + offset;
    w.value = value;
    w.comment = comment;
    w.mask = mask;
    writes.push_back(w);
  };

  std::string loc = "core (" + std::to_string(column) + "," + std::to_string(row) + ")";

  // Counter 2 measures total execution cycles via a PC range spanning all of program
  // memory, so PC_Event2/3 define that range.
  addWrite(CM_PC_EVENT0 + 8, PC_EVENT_VALID | 0,
           "PC_Event2 @ " + loc + " (total range start)");
  addWrite(CM_PC_EVENT0 + 12, PC_EVENT_VALID | (PROG_MEM_END & PC_ADDRESS_MASK),
           "PC_Event3 @ " + loc + " (total range end)");
  addWrite(CM_EVENT_GROUP_CORE_STALL_ENABLE, GROUP_CORE_STALL_MASK,
           "Group_Core_Stall_Enable @ " + loc + " (memory|stream|cascade|lock only)");

  // Only Performance_Control1 is usable here, so all four individual stalls are
  // broadcast to the memory module and counted on its own counters.
  addWrite(CM_EVENT_BROADCAST0 + 4 * STREAM_STALL_BCAST_CHANNEL, STREAM_STALL_EVENT,
           "Event_Broadcast" + std::to_string(STREAM_STALL_BCAST_CHANNEL) + " @ " + loc
           + " = stream stall");
  addWrite(CM_EVENT_BROADCAST0 + 4 * CASCADE_STALL_BCAST_CHANNEL, CASCADE_STALL_EVENT,
           "Event_Broadcast" + std::to_string(CASCADE_STALL_BCAST_CHANNEL) + " @ " + loc
           + " = cascade stall");
  addWrite(CM_EVENT_BROADCAST0 + 4 * LOCK_STALL_BCAST_CHANNEL, LOCK_STALL_EVENT,
           "Event_Broadcast" + std::to_string(LOCK_STALL_BCAST_CHANNEL) + " @ " + loc
           + " = lock stall");
  addWrite(CM_EVENT_BROADCAST0 + 4 * MEMORY_STALL_BCAST_CHANNEL, MEMORY_STALL_EVENT,
           "Event_Broadcast" + std::to_string(MEMORY_STALL_BCAST_CHANNEL) + " @ " + loc
           + " = memory stall");

  // East is the core module's internal link to the memory module; the broadcast must
  // not escape the tile in any other direction.
  appendBroadcastBlockConfig(CM_BCAST_BLOCK_BASE, BCAST_DIR_EAST, loc, tileAddress, writes);

  addWrite(CM_PERF_COUNTER0 + 8, 0, "Reset PerfCounter2 @ " + loc);
  addWrite(CM_PERF_COUNTER0 + 12, 0, "Reset PerfCounter3 @ " + loc);

  // Performance_Ctrl1: [6:0]=Cnt2_Start, [14:8]=Cnt2_Stop, [22:16]=Cnt3_Start, [30:24]=Cnt3_Stop.
  // Performance_Control0 is never written: counter 0 there belongs to the driver's ECC
  // scrubbing, and counters programmed alongside it did not survive on hardware.
  addWrite(CM_PERF_CTRL1,
           counterEventPair(PC_RANGE_2_3_EVENT, 0) | counterEventPair(GROUP_STALL_EVENT, 16),
           "PerfCtrl1 @ " + loc
           + " (ctr2 = PC_Range_2-3 total execution cycles, ctr3 = group stall)");

  return writes;
}

std::vector<CTRegisterWrite> AieDtraceCTWriter::generateComputeMemoryConfig(
    uint8_t column, uint8_t row)
{
  std::vector<CTRegisterWrite> writes;

  uint64_t tileAddress = (static_cast<uint64_t>(column) << columnShift) |
                         (static_cast<uint64_t>(row) << rowShift);

  auto addWrite = [&](uint64_t offset, uint32_t value, const std::string& comment,
                      uint32_t mask = 0xFFFFFFFF) {
    CTRegisterWrite w;
    w.address = tileAddress + offset;
    w.value = value;
    w.comment = comment;
    w.mask = mask;
    writes.push_back(w);
  };

  std::string loc = "memory (" + std::to_string(column) + "," + std::to_string(row) + ")";

  // Blocking west as well does not stop this module observing the broadcast, it only
  // stops it re-driving the signal back into the core module's east interface.
  appendBroadcastBlockConfig(MM_BCAST_BLOCK_BASE, -1, loc, tileAddress, writes);

  addWrite(MM_PERF_COUNTER0 + 0, 0, "Reset PerfCounter0 @ " + loc);
  addWrite(MM_PERF_COUNTER0 + 4, 0, "Reset PerfCounter1 @ " + loc);
  addWrite(MM_PERF_COUNTER0 + 8, 0, "Reset PerfCounter2 @ " + loc);
  addWrite(MM_PERF_COUNTER0 + 12, 0, "Reset PerfCounter3 @ " + loc);

  const uint8_t memoryEvent  = MEM_BROADCAST_0_EVENT + MEMORY_STALL_BCAST_CHANNEL;
  const uint8_t streamEvent  = MEM_BROADCAST_0_EVENT + STREAM_STALL_BCAST_CHANNEL;
  const uint8_t cascadeEvent = MEM_BROADCAST_0_EVENT + CASCADE_STALL_BCAST_CHANNEL;
  const uint8_t lockEvent    = MEM_BROADCAST_0_EVENT + LOCK_STALL_BCAST_CHANNEL;

  // Performance_Control0: [6:0]=Cnt0_Start, [14:8]=Cnt0_Stop, [22:16]=Cnt1_Start, [30:24]=Cnt1_Stop.
  // All four memory module counters are free on AIE tiles, so this is a full write.
  addWrite(MM_PERF_CTRL0,
           counterEventPair(memoryEvent, 0) | counterEventPair(streamEvent, 16),
           "PerfCtrl0 @ " + loc + " (ctr0 = Broadcast"
           + std::to_string(MEMORY_STALL_BCAST_CHANNEL) + " memory stall, ctr1 = Broadcast"
           + std::to_string(STREAM_STALL_BCAST_CHANNEL) + " stream stall)");

  // Performance_Control2: [6:0]=Cnt2_Start, [14:8]=Cnt2_Stop, [22:16]=Cnt3_Start, [30:24]=Cnt3_Stop
  addWrite(MM_PERF_CTRL2,
           counterEventPair(cascadeEvent, 0) | counterEventPair(lockEvent, 16),
           "PerfCtrl2 @ " + loc + " (ctr2 = Broadcast"
           + std::to_string(CASCADE_STALL_BCAST_CHANNEL) + " cascade stall, ctr3 = Broadcast"
           + std::to_string(LOCK_STALL_BCAST_CHANNEL) + " lock stall)");

  return writes;
}

} // namespace xdp

