// Seed: 243184728
module module_0 (
    output id_0,
    output id_1,
    input id_2,
    input id_3,
    input logic id_4,
    input logic id_5
);
  assign id_1 = id_2 == id_5 ^ 1;
endmodule
