<HTML>
<HEAD><TITLE>Synthesis Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Syn"></A><B><U><big>Synthesis Report</big></U></B>
#Build: Synplify Pro (R) R-2021.03L-SP1, Build 093R, Aug 10 2021
#install: C:\lscc\diamond\3.12\synpbase
#OS: Windows 8 6.2
#Hostname: EDAWIN

# Mon Sep  4 18:05:50 2023

#Implementation: dataSourcesController


Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: EDAWIN

Implementation : dataSourcesController
Synopsys HDL Compiler, Version comp202103synp2, Build 093R, Built Aug 10 2021 09:15:36, @

@N|Running in 64-bit mode
###########################################################[

Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: EDAWIN

Implementation : dataSourcesController
Synopsys Verilog Compiler, Version comp202103synp2, Build 093R, Built Aug 10 2021 09:15:36, @

@N|Running in 64-bit mode
@I::"C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo3l.v" (library work)
@I::"C:\lscc\diamond\3.12\synpbase\lib\lucent\pmi_def.v" (library work)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Duncan\git\ForthCPU\data_sources.v" (library work)
@I:"C:\Users\Duncan\git\ForthCPU\data_sources.v":"C:/Users/Duncan/git/ForthCPU\constants.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\constants.v" (library work)
Verilog syntax check successful!
File C:\Users\Duncan\git\ForthCPU\data_sources.v changed - recompiling
Selecting top level module data_sources
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\data_sources.v":10:7:10:18|Synthesizing module data_sources in library work.
@W: CG296 :"C:\Users\Duncan\git\ForthCPU\data_sources.v":38:9:38:21|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\Duncan\git\ForthCPU\data_sources.v":50:11:50:20|Referenced variable ARG_A_WORD is not in sensitivity list.
@W: CG290 :"C:\Users\Duncan\git\ForthCPU\data_sources.v":53:11:53:20|Referenced variable ARG_B_WORD is not in sensitivity list.
@W: CG290 :"C:\Users\Duncan\git\ForthCPU\data_sources.v":56:11:56:17|Referenced variable CONST_0 is not in sensitivity list.
@W: CG290 :"C:\Users\Duncan\git\ForthCPU\data_sources.v":59:11:59:17|Referenced variable CONST_2 is not in sensitivity list.
@W: CG290 :"C:\Users\Duncan\git\ForthCPU\data_sources.v":62:11:62:17|Referenced variable CONST_4 is not in sensitivity list.
@W: CG290 :"C:\Users\Duncan\git\ForthCPU\data_sources.v":41:11:41:15|Referenced variable REG_A is not in sensitivity list.
@W: CG290 :"C:\Users\Duncan\git\ForthCPU\data_sources.v":44:11:44:15|Referenced variable REG_B is not in sensitivity list.
@W: CG290 :"C:\Users\Duncan\git\ForthCPU\data_sources.v":47:11:47:13|Referenced variable DIN is not in sensitivity list.
@W: CG296 :"C:\Users\Duncan\git\ForthCPU\data_sources.v":68:9:68:21|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\Duncan\git\ForthCPU\data_sources.v":80:11:80:20|Referenced variable ARG_A_WORD is not in sensitivity list.
@W: CG290 :"C:\Users\Duncan\git\ForthCPU\data_sources.v":83:11:83:20|Referenced variable ARG_B_WORD is not in sensitivity list.
@W: CG290 :"C:\Users\Duncan\git\ForthCPU\data_sources.v":86:11:86:17|Referenced variable CONST_0 is not in sensitivity list.
@W: CG290 :"C:\Users\Duncan\git\ForthCPU\data_sources.v":89:11:89:17|Referenced variable CONST_2 is not in sensitivity list.
@W: CG290 :"C:\Users\Duncan\git\ForthCPU\data_sources.v":92:11:92:17|Referenced variable CONST_4 is not in sensitivity list.
@W: CG290 :"C:\Users\Duncan\git\ForthCPU\data_sources.v":71:11:71:15|Referenced variable REG_A is not in sensitivity list.
@W: CG290 :"C:\Users\Duncan\git\ForthCPU\data_sources.v":74:11:74:15|Referenced variable REG_B is not in sensitivity list.
@W: CG290 :"C:\Users\Duncan\git\ForthCPU\data_sources.v":77:11:77:13|Referenced variable DIN is not in sensitivity list.
@W: CG296 :"C:\Users\Duncan\git\ForthCPU\data_sources.v":97:9:97:20|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\Duncan\git\ForthCPU\data_sources.v":109:10:109:19|Referenced variable ARG_A_WORD is not in sensitivity list.
@W: CG290 :"C:\Users\Duncan\git\ForthCPU\data_sources.v":112:10:112:19|Referenced variable ARG_B_WORD is not in sensitivity list.
@W: CG290 :"C:\Users\Duncan\git\ForthCPU\data_sources.v":115:10:115:16|Referenced variable CONST_0 is not in sensitivity list.
@W: CG290 :"C:\Users\Duncan\git\ForthCPU\data_sources.v":118:10:118:16|Referenced variable CONST_2 is not in sensitivity list.
@W: CG290 :"C:\Users\Duncan\git\ForthCPU\data_sources.v":121:10:121:16|Referenced variable CONST_4 is not in sensitivity list.
@W: CG290 :"C:\Users\Duncan\git\ForthCPU\data_sources.v":100:10:100:14|Referenced variable REG_A is not in sensitivity list.
@W: CG290 :"C:\Users\Duncan\git\ForthCPU\data_sources.v":103:10:103:14|Referenced variable REG_B is not in sensitivity list.
@W: CG290 :"C:\Users\Duncan\git\ForthCPU\data_sources.v":106:10:106:12|Referenced variable DIN is not in sensitivity list.
@W: CG296 :"C:\Users\Duncan\git\ForthCPU\data_sources.v":127:9:127:20|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\Duncan\git\ForthCPU\data_sources.v":139:10:139:19|Referenced variable ARG_A_WORD is not in sensitivity list.
@W: CG290 :"C:\Users\Duncan\git\ForthCPU\data_sources.v":142:10:142:19|Referenced variable ARG_B_WORD is not in sensitivity list.
@W: CG290 :"C:\Users\Duncan\git\ForthCPU\data_sources.v":145:10:145:16|Referenced variable CONST_0 is not in sensitivity list.
@W: CG290 :"C:\Users\Duncan\git\ForthCPU\data_sources.v":148:10:148:16|Referenced variable CONST_2 is not in sensitivity list.
@W: CG290 :"C:\Users\Duncan\git\ForthCPU\data_sources.v":151:10:151:16|Referenced variable CONST_4 is not in sensitivity list.
@W: CG290 :"C:\Users\Duncan\git\ForthCPU\data_sources.v":130:10:130:14|Referenced variable REG_A is not in sensitivity list.
@W: CG290 :"C:\Users\Duncan\git\ForthCPU\data_sources.v":133:10:133:14|Referenced variable REG_B is not in sensitivity list.
@W: CG290 :"C:\Users\Duncan\git\ForthCPU\data_sources.v":136:10:136:12|Referenced variable DIN is not in sensitivity list.
@W: CG296 :"C:\Users\Duncan\git\ForthCPU\data_sources.v":156:9:156:21|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\Duncan\git\ForthCPU\data_sources.v":168:11:168:20|Referenced variable ARG_A_WORD is not in sensitivity list.
@W: CG290 :"C:\Users\Duncan\git\ForthCPU\data_sources.v":171:11:171:20|Referenced variable ARG_B_WORD is not in sensitivity list.
@W: CG290 :"C:\Users\Duncan\git\ForthCPU\data_sources.v":174:11:174:17|Referenced variable CONST_0 is not in sensitivity list.
@W: CG290 :"C:\Users\Duncan\git\ForthCPU\data_sources.v":177:11:177:17|Referenced variable CONST_2 is not in sensitivity list.
@W: CG290 :"C:\Users\Duncan\git\ForthCPU\data_sources.v":180:11:180:17|Referenced variable CONST_4 is not in sensitivity list.
@W: CG290 :"C:\Users\Duncan\git\ForthCPU\data_sources.v":159:11:159:15|Referenced variable REG_A is not in sensitivity list.
@W: CG290 :"C:\Users\Duncan\git\ForthCPU\data_sources.v":162:11:162:15|Referenced variable REG_B is not in sensitivity list.
@W: CG290 :"C:\Users\Duncan\git\ForthCPU\data_sources.v":165:11:165:13|Referenced variable DIN is not in sensitivity list.
Running optimization stage 1 on data_sources .......
Finished optimization stage 1 on data_sources (CPU Time 0h:00m:00s, Memory Used current: 92MB peak: 92MB)
Running optimization stage 2 on data_sources .......
@W: CL246 :"C:\Users\Duncan\git\ForthCPU\data_sources.v":21:13:21:17|Input port bits 3 to 1 of ARG_A[3:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Users\Duncan\git\ForthCPU\data_sources.v":22:13:22:17|Input port bits 3 to 1 of ARG_B[3:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on data_sources (CPU Time 0h:00m:00s, Memory Used current: 92MB peak: 93MB)

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
@L: C:\Users\Duncan\git\ForthCPU\dataSourcesController\synwork\layer0.rt.csv


At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 92MB peak: 93MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Sep  4 18:05:50 2023

###########################################################]
###########################################################[

Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: EDAWIN

Implementation : dataSourcesController
Synopsys Synopsys Netlist Linker, Version comp202103synp2, Build 093R, Built Aug 10 2021 09:15:36, @

@N|Running in 64-bit mode
File C:\Users\Duncan\git\ForthCPU\dataSourcesController\synwork\layer0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 90MB peak: 90MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Sep  4 18:05:50 2023

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
@L: C:\Users\Duncan\git\ForthCPU\dataSourcesController\synwork\ForthCPU_dataSourcesController_comp.rt.csv

@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 23MB peak: 23MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Sep  4 18:05:50 2023

###########################################################]
###########################################################[

Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: EDAWIN

Implementation : dataSourcesController
Synopsys Synopsys Netlist Linker, Version comp202103synp2, Build 093R, Built Aug 10 2021 09:15:36, @

@N|Running in 64-bit mode
File C:\Users\Duncan\git\ForthCPU\dataSourcesController\synwork\ForthCPU_dataSourcesController_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 90MB peak: 90MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Sep  4 18:05:52 2023

###########################################################]
# Mon Sep  4 18:05:52 2023


Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: EDAWIN

Implementation : dataSourcesController
Synopsys Lattice Technology Pre-mapping, Version map202103lat, Build 070R, Built Oct  6 2021 11:12:38, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 117MB)


Done reading skeleton netlist (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 121MB peak: 130MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Duncan\git\ForthCPU\dataSourcesController\ForthCPU_dataSourcesController_scck.rpt 
See clock summary report "C:\Users\Duncan\git\ForthCPU\dataSourcesController\ForthCPU_dataSourcesController_scck.rpt"
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 124MB peak: 130MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 124MB peak: 130MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 137MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 139MB)


Starting clock optimization phase (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 169MB peak: 169MB)


Finished clock optimization phase (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 169MB peak: 169MB)


Starting clock optimization report phase (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 169MB peak: 170MB)


Finished clock optimization report phase (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:01s; Memory used current: 169MB peak: 170MB)

@N: FX1184 |Applying syn_allowed_resources blockrams=240 on top level netlist data_sources 

Finished netlist restructuring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 169MB peak: 170MB)



Clock Summary
******************

          Start     Requested     Requested     Clock     Clock     Clock
Level     Clock     Frequency     Period        Type      Group     Load 
-------------------------------------------------------------------------
=========================================================================



Clock Load Summary
***********************

          Clock     Source     Clock Pin       Non-clock Pin     Non-clock Pin
Clock     Load      Pin        Seq Example     Seq Example       Comb Example 
------------------------------------------------------------------------------
==============================================================================

ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0
For details review file gcc_ICG_report.rpt


@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######

@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 170MB peak: 170MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 170MB peak: 170MB)


Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 171MB peak: 171MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 87MB peak: 172MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Sep  4 18:05:53 2023

###########################################################]
# Mon Sep  4 18:05:53 2023


Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: EDAWIN

Implementation : dataSourcesController
Synopsys Lattice Technology Mapper, Version map202103lat, Build 070R, Built Oct  6 2021 11:12:38, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 117MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 129MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 129MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 167MB peak: 167MB)


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 170MB peak: 170MB)


Starting factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 171MB peak: 171MB)


Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 172MB peak: 172MB)


Available hyper_sources - for debug and ip models
	None Found


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 172MB peak: 172MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 173MB peak: 173MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 173MB peak: 173MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 173MB peak: 173MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 173MB peak: 173MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 174MB peak: 174MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		100000.00ns		 245 /         0

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 174MB peak: 174MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  

Finished restoring hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 174MB peak: 174MB)


Start Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 138MB peak: 175MB)

Writing Analyst data base C:\Users\Duncan\git\ForthCPU\dataSourcesController\synwork\ForthCPU_dataSourcesController_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 174MB peak: 175MB)

Writing EDIF Netlist and constraint files
@N: FX1056 |Writing EDF file: C:\Users\Duncan\git\ForthCPU\dataSourcesController\ForthCPU_dataSourcesController.edi
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 179MB peak: 179MB)


Finished Writing Netlists (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 179MB peak: 180MB)


Start final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 179MB peak: 180MB)



##### START OF TIMING REPORT #####[
# Timing report written on Mon Sep  4 18:05:57 2023
#


Top view:               data_sources
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA






Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 180MB peak: 180MB)


Finished timing report (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 180MB peak: 180MB)

---------------------------------------
Resource Usage Report
Part: lcmxo3l_6900c-5

Register bits: 0 of 54912 (0%)
PIC Latch:       0
I/O cells:       145


Details:
GSR:            1
IB:             65
OB:             80
ORCALUT4:       170
PFUMX:          80
PUR:            1
VHI:            1
VLO:            1
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 64MB peak: 180MB)

Process took 0h:00m:03s realtime, 0h:00m:03s cputime
# Mon Sep  4 18:05:57 2023

###########################################################]



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
