Running: xsim.dir/FPGA_Block_Design_wrapper_behav/xsimk.exe -simmode gui -wdb FPGA_Block_Design_wrapper_behav.wdb -simrunnum 0 -socket 12906
Design successfully loaded
Design Loading Memory Usage: 4988 KB (Peak: 4988 KB)
Design Loading CPU Usage: 0 ms
Simulation completed
Simulation Memory Usage: 5520 KB (Peak: 5520 KB)
Simulation CPU Usage: 15 ms
