// Seed: 1402025026
module module_0 (
    output wor   id_0,
    output tri0  id_1,
    output uwire id_2
);
  wire id_5;
endmodule
module module_1 (
    input tri id_0,
    input tri id_1,
    output supply0 id_2,
    output tri1 id_3,
    input tri id_4,
    output uwire id_5,
    input tri1 id_6,
    input uwire id_7,
    input supply0 id_8,
    input tri0 id_9,
    output uwire id_10
    , id_14,
    output tri1 id_11,
    output supply1 id_12
);
  wire id_15;
  module_0(
      id_5, id_11, id_11
  );
  wire id_16;
  wire id_17;
endmodule
