{"vcs1":{"timestamp_begin":1731560940.885508435, "rt":1.54, "ut":0.67, "st":0.27}}
{"vcselab":{"timestamp_begin":1731560942.500006942, "rt":1.03, "ut":0.29, "st":0.14}}
{"link":{"timestamp_begin":1731560943.610044092, "rt":0.36, "ut":0.15, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731560940.270029615}
{"VCS_COMP_START_TIME": 1731560940.270029615}
{"VCS_COMP_END_TIME": 1731560949.639749597}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+PERF +notimingchecks"}
{"vcs1": {"peak_mem": 332340}}
{"stitch_vcselab": {"peak_mem": 231548}}
