
Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09M
Install: C:\Microchip\Libero_SoC_v2024.1\SynplifyPro
OS: Windows 10 or later
Hostname: DESKTOP-9J7KET5

Implementation : synthesis

# Written on Tue Aug 27 11:30:26 2024

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      "D:\libero_tests\I2C_smart_build\designer\MSS_sys_i2c_sb\synthesis.fdc"

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                                Requested     Requested     Clock                                                 Clock                Clock
Level     Clock                                Frequency     Period        Type                                                  Group                Load 
-----------------------------------------------------------------------------------------------------------------------------------------------------------
0 -       FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     50.0 MHz      20.000        declared                                              default_clkgroup     15   
1 .         CCC_0/GL0                          100.0 MHz     10.000        generated (from FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT)     default_clkgroup     152  
                                                                                                                                                           
0 -       System                               100.0 MHz     10.000        system                                                system_clkgroup      0    
===========================================================================================================================================================


Clock Load Summary
******************

                                     Clock     Source                                               Clock Pin                                        Non-clock Pin                 Non-clock Pin                                      
Clock                                Load      Pin                                                  Seq Example                                      Seq Example                   Comb Example                                       
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     15        FABOSC_0.I_RCOSC_25_50MHZ.CLKOUT(RCOSC_25_50MHZ)     CORERESETP_0.release_sdif0_core.C                -                             FABOSC_0.I_RCOSC_25_50MHZ_FAB.A(RCOSC_25_50MHZ_FAB)
CCC_0/GL0                            152       CCC_0.CCC_INST.GL0(CCC)                              MSS_sys_i2c_sb_MSS_0.MSS_ADLIB_INST.CLK_BASE     COREI2C_0_0.BCLK_ff0.D[0]     CCC_0.GL0_INST.I(BUFG)                             
                                                                                                                                                                                                                                      
System                               0         -                                                    -                                                -                             -                                                  
======================================================================================================================================================================================================================================
