#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Jul 24 12:15:16 2023
# Process ID: 39020
# Current directory: C:/Users/cresp/FPGA_Projects/UART_proj/UART_proj.runs/Uart_xadc_rst_clk_wiz_1_100M_0_synth_1
# Command line: vivado.exe -log Uart_xadc_rst_clk_wiz_1_100M_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Uart_xadc_rst_clk_wiz_1_100M_0.tcl
# Log file: C:/Users/cresp/FPGA_Projects/UART_proj/UART_proj.runs/Uart_xadc_rst_clk_wiz_1_100M_0_synth_1/Uart_xadc_rst_clk_wiz_1_100M_0.vds
# Journal file: C:/Users/cresp/FPGA_Projects/UART_proj/UART_proj.runs/Uart_xadc_rst_clk_wiz_1_100M_0_synth_1\vivado.jou
#-----------------------------------------------------------
source Uart_xadc_rst_clk_wiz_1_100M_0.tcl -notrace
