I 000053 55 22040         1398007198591 tank_sprite2
(_unit VHDL (tank_sprite2 0 6 (tank_sprite2 0 14 ))
	(_version vb4)
	(_time 1398007198592 2014.04.20 11:19:58)
	(_source (\./../src/tank_sprite2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code fcfdfeacaeabfdeaa9a8baa7aefbfcfbfefaf5fbf8)
	(_entity
		(_time 1398007198589)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal angle ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~31}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 31))))))
		(_port (_internal M ~STD_LOGIC_VECTOR{0~to~31}~12 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~31}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 31))))))
		(_type (_internal rom_array 0 15 (_array ~STD_LOGIC_VECTOR{0~to~31}~13 ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~rom_array~13 0 17 (_array ~STD_LOGIC_VECTOR{0~to~31}~13 ((_to (i 0)(i 28))))))
		(_constant (_internal rom1 ~rom_array~13 0 17 (_architecture ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2)))(((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2)))(((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_internal ~rom_array~131 0 48 (_array ~STD_LOGIC_VECTOR{0~to~31}~13 ((_to (i 0)(i 28))))))
		(_constant (_internal rom2 ~rom_array~131 0 48 (_architecture ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_internal ~rom_array~133 0 79 (_array ~STD_LOGIC_VECTOR{0~to~31}~13 ((_to (i 0)(i 28))))))
		(_constant (_internal rom3 ~rom_array~133 0 79 (_architecture ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_variable (_internal j ~extSTD.STANDARD.INTEGER 0 113 (_process 0 )))
		(_process
			(line__112(_architecture 0 0 112 (_process (_simple)(_target(2))(_sensitivity(1))(_monitor)(_read(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(514 )
		(771 )
	)
	(_model . tank_sprite2 1 -1
	)
)
I 000054 55 16596         1398007198692 vga_bsprite2a
(_unit VHDL (vga_bsprite2a 0 4 (vga_bsprite2a 0 41 ))
	(_version vb4)
	(_time 1398007198693 2014.04.20 11:19:58)
	(_source (\./../src/vga_bsprite2a.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 5958585a570e0c4c0f5e585d4a02085e5b5f505e5d5f5c)
	(_entity
		(_time 1398007198671)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal tank1Turn ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal tank2Turn ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill1 ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill2 ~STD_LOGIC_VECTOR{7~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill3 ~STD_LOGIC_VECTOR{7~downto~0}~124 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill4 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill5 ~STD_LOGIC_VECTOR{7~downto~0}~128 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal tank1Angle ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1210 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal tank2Angle ~STD_LOGIC_VECTOR{1~downto~0}~1210 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1212 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal tank1_angle ~STD_LOGIC_VECTOR{7~downto~0}~1212 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1214 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal tank2_angle ~STD_LOGIC_VECTOR{7~downto~0}~1214 0 16 (_entity (_out ))))
		(_port (_internal aBTN ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal upBTN ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal downBTN ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal rightBTN ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
		(_port (_internal leftBTN ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~12 0 22 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1216 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~1216 0 23 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~31}~12 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 31))))))
		(_port (_internal M1 ~STD_LOGIC_VECTOR{0~to~31}~12 0 24 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~31}~1218 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 31))))))
		(_port (_internal M1a ~STD_LOGIC_VECTOR{0~to~31}~1218 0 25 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal M2 ~STD_LOGIC_VECTOR{31~downto~0}~12 0 26 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1220 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal M2a ~STD_LOGIC_VECTOR{31~downto~0}~1220 0 27 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1222 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal sw ~STD_LOGIC_VECTOR{7~downto~0}~1222 0 28 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal rom1_addr ~STD_LOGIC_VECTOR{5~downto~0}~12 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1224 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal rom2_addr ~STD_LOGIC_VECTOR{5~downto~0}~1224 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1226 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~1226 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1228 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~1228 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal hbp ~STD_LOGIC_VECTOR{9~downto~0}~13 0 42 (_architecture (_string \"0010010000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal vbp ~STD_LOGIC_VECTOR{9~downto~0}~132 0 44 (_architecture (_string \"0000011111"\))))
		(_constant (_internal w ~extSTD.STANDARD.INTEGER 0 46 (_architecture ((i 100)))))
		(_constant (_internal h ~extSTD.STANDARD.INTEGER 0 47 (_architecture ((i 100)))))
		(_constant (_internal tw ~extSTD.STANDARD.INTEGER 0 48 (_architecture ((i 32)))))
		(_constant (_internal th ~extSTD.STANDARD.INTEGER 0 49 (_architecture ((i 29)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal zero ~STD_LOGIC_VECTOR{7~downto~0}~13 0 50 (_architecture (_string \"00000000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal thirty ~STD_LOGIC_VECTOR{7~downto~0}~134 0 51 (_architecture (_string \"00011110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal sixty ~STD_LOGIC_VECTOR{7~downto~0}~136 0 52 (_architecture (_string \"00111100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal ninety ~STD_LOGIC_VECTOR{7~downto~0}~138 0 53 (_architecture (_string \"01011010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal xpix1 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 55 (_architecture (_uni ))))
		(_signal (_internal xpix2 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 55 (_architecture (_uni ))))
		(_signal (_internal xpix3 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 55 (_architecture (_uni ))))
		(_signal (_internal xpix4 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 55 (_architecture (_uni ))))
		(_signal (_internal ypix1 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 55 (_architecture (_uni ))))
		(_signal (_internal ypix2 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 55 (_architecture (_uni ))))
		(_signal (_internal ypix3 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 55 (_architecture (_uni ))))
		(_signal (_internal ypix4 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 55 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal rom_addr1 ~STD_LOGIC_VECTOR{16~downto~0}~13 0 56 (_architecture (_uni ))))
		(_signal (_internal rom_addr2 ~STD_LOGIC_VECTOR{16~downto~0}~13 0 56 (_architecture (_uni ))))
		(_signal (_internal C1 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 57 (_architecture (_uni (_string \"0001010100"\)))))
		(_signal (_internal C2 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 58 (_architecture (_uni (_string \"0111110100"\)))))
		(_signal (_internal C3 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_architecture (_uni ))))
		(_signal (_internal C4 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_architecture (_uni ))))
		(_signal (_internal R1 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_architecture (_uni ))))
		(_signal (_internal R2 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_architecture (_uni ))))
		(_signal (_internal R3 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_architecture (_uni ))))
		(_signal (_internal R4 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_architecture (_uni ))))
		(_signal (_internal C1a ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 60 (_architecture (_uni ))))
		(_signal (_internal C2a ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 60 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{23~downto~0}~13 0 61 (_architecture (_uni ))))
		(_signal (_internal spriteon1 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal spriteon1f ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal spriteon2 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal spriteon2f ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal spriteonGrnd ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal spriteonB1 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_signal (_internal spriteonB2 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_signal (_internal spriteonB3 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_signal (_internal spriteonB4 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_signal (_internal spriteonB5 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_signal (_internal clk3 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal rom_pix1 ~STD_LOGIC_VECTOR{10~downto~0}~13 0 65 (_architecture (_uni ))))
		(_signal (_internal rom_pix2 ~STD_LOGIC_VECTOR{10~downto~0}~13 0 65 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal tank1_angle_calc ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 66 (_architecture (_uni ))))
		(_signal (_internal tank2_angle_calc ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 66 (_architecture (_uni ))))
		(_variable (_internal i ~extSTD.STANDARD.INTEGER 0 206 (_process 30 )))
		(_variable (_internal j ~extSTD.STANDARD.INTEGER 0 206 (_process 30 )))
		(_process
			(line__75(_architecture 0 0 75 (_assignment (_simple)(_target(45)))))
			(line__77(_architecture 1 0 77 (_assignment (_simple)(_target(46)))))
			(line__78(_architecture 2 0 78 (_assignment (_simple)(_target(47)))))
			(line__82(_architecture 3 0 82 (_process (_simple)(_target(52))(_sensitivity(24)(25))(_read(52)))))
			(line__90(_architecture 4 0 90 (_assignment (_simple)(_alias((clk3)(q(17))))(_simpleassign BUF)(_target(66))(_sensitivity(52(17))))))
			(line__92(_architecture 5 0 92 (_process (_target(42)(43)(69)(70))(_sensitivity(13)(14)(15)(16)(42)(43)(66)(1)(69)(70))(_dssslsensitivity 7))))
			(line__160(_architecture 6 0 160 (_assignment (_simple)(_target(36))(_sensitivity(18)(46)))))
			(line__161(_architecture 7 0 161 (_assignment (_simple)(_target(37))(_sensitivity(18)(47)))))
			(line__162(_architecture 8 0 162 (_assignment (_simple)(_target(38))(_sensitivity(18)(48)))))
			(line__163(_architecture 9 0 163 (_assignment (_simple)(_target(39))(_sensitivity(18)(49)))))
			(line__164(_architecture 10 0 164 (_assignment (_simple)(_target(32))(_sensitivity(17)(42)))))
			(line__165(_architecture 11 0 165 (_assignment (_simple)(_target(33))(_sensitivity(17)(43)))))
			(line__166(_architecture 12 0 166 (_assignment (_simple)(_target(34))(_sensitivity(17)(44)))))
			(line__167(_architecture 13 0 167 (_assignment (_simple)(_target(35))(_sensitivity(17)(45)))))
			(line__170(_architecture 14 0 170 (_assignment (_simple)(_target(53))(_sensitivity(17)(18)(42)(46)))))
			(line__171(_architecture 15 0 171 (_assignment (_simple)(_target(54))(_sensitivity(17)(18)(42)(46)))))
			(line__173(_architecture 16 0 173 (_assignment (_simple)(_target(55))(_sensitivity(17)(18)(43)(47)))))
			(line__174(_architecture 17 0 174 (_assignment (_simple)(_target(56))(_sensitivity(17)(18)(43)(47)))))
			(line__176(_architecture 18 0 176 (_assignment (_simple)(_target(57))(_sensitivity(17)(18)))))
			(line__177(_architecture 19 0 177 (_assignment (_simple)(_target(61))(_sensitivity(3)(17)(18)))))
			(line__178(_architecture 20 0 178 (_assignment (_simple)(_target(62))(_sensitivity(4)(17)(18)))))
			(line__179(_architecture 21 0 179 (_assignment (_simple)(_target(63))(_sensitivity(5)(17)(18)))))
			(line__180(_architecture 22 0 180 (_assignment (_simple)(_target(64))(_sensitivity(6)(17)(18)))))
			(line__181(_architecture 23 0 181 (_assignment (_simple)(_target(65))(_sensitivity(7)(17)(18)))))
			(line__195(_architecture 24 0 195 (_assignment (_simple)(_target(40))(_sensitivity(18)(46)))))
			(line__196(_architecture 25 0 196 (_assignment (_simple)(_target(41))(_sensitivity(18)(47)))))
			(line__198(_architecture 26 0 198 (_assignment (_simple)(_alias((rom1_addr)(rom_addr1(d_5_0))))(_target(27))(_sensitivity(40(d_5_0))))))
			(line__199(_architecture 27 0 199 (_assignment (_simple)(_alias((rom2_addr)(rom_addr2(d_5_0))))(_target(28))(_sensitivity(41(d_5_0))))))
			(line__201(_architecture 28 0 201 (_assignment (_simple)(_target(67))(_sensitivity(17)(42)))))
			(line__202(_architecture 29 0 202 (_assignment (_simple)(_target(68))(_sensitivity(17)(43)))))
			(line__204(_architecture 30 0 204 (_process (_simple)(_target(29)(30)(31))(_sensitivity(0)(19)(20)(21)(22)(53)(54)(55)(56)(57)(61)(62)(63)(64)(65)(67)(68))(_monitor))))
			(line__282(_architecture 31 0 282 (_process (_simple)(_target(8)(9))(_sensitivity(69)(70)))))
			(line__306(_architecture 32 0 306 (_assignment (_simple)(_alias((tank1_angle)(tank1_angle_calc)))(_target(10))(_sensitivity(69)))))
			(line__307(_architecture 33 0 307 (_assignment (_simple)(_alias((tank2_angle)(tank2_angle_calc)))(_target(11))(_sensitivity(70)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529026 33686019 770 )
		(50463490 50529027 771 )
		(33686018 33686018 33686018 33686018 33686018 33686018 )
		(131586 )
		(514 )
		(197379 )
		(131843 )
		(771 )
		(515 )
		(197122 )
		(197378 )
	)
	(_model . vga_bsprite2a 34 -1
	)
)
I 000049 55 1616          1398007198848 whosTurn
(_unit VHDL (whosturn 0 4 (whosturn 0 17 ))
	(_version vb4)
	(_time 1398007198849 2014.04.20 11:19:58)
	(_source (\./../src/whosTurn.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f5f4f5a5f8a2f7e2f3f3e1aea1f2f7f3a0f2f2f3fd)
	(_entity
		(_time 1398007198846)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal tank1 ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_port (_internal tank2 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal tankState 0 19 (_enum1 tank1turn tank2turn tank1_to_tank2 tank2_to_tank1 (_to (i 0)(i 3)))))
		(_signal (_internal present_state tankState 0 20 (_architecture (_uni ))))
		(_signal (_internal next_state tankState 0 20 (_architecture (_uni ))))
		(_process
			(line__23(_architecture 0 0 23 (_process (_target(6))(_sensitivity(0)(1)(7))(_dssslsensitivity 2))))
			(C1State(_architecture 1 0 33 (_process (_simple)(_target(7))(_sensitivity(2)(6)))))
			(C2State(_architecture 2 0 62 (_process (_simple)(_target(4)(5))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . whosTurn 3 -1
	)
)
I 000047 55 3938          1398007198905 x7segb
(_unit VHDL (x7segb 0 6 (x7segb 0 17 ))
	(_version vb4)
	(_time 1398007198906 2014.04.20 11:19:58)
	(_source (\./../src/x7segb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 34353434376263223435236e67333c373333373231)
	(_entity
		(_time 1398007198903)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal a_to_g ~STD_LOGIC_VECTOR{6~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal an ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12 (_entity (_out ))))
		(_port (_internal dp ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal s ~STD_LOGIC_VECTOR{1~downto~0}~13 0 19 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal digit ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20 (_architecture (_uni ))))
		(_signal (_internal aen ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{19~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 19)(i 0))))))
		(_signal (_internal clkdiv ~STD_LOGIC_VECTOR{19~downto~0}~13 0 22 (_architecture (_uni ))))
		(_process
			(line__26(_architecture 0 0 26 (_assignment (_simple)(_alias((s)(clkdiv(d_19_18))))(_target(6))(_sensitivity(9(d_19_18))))))
			(line__27(_architecture 1 0 27 (_assignment (_simple)(_alias((dp)(_string \"1"\)))(_target(5)))))
			(line__29(_architecture 2 0 29 (_assignment (_simple)(_target(8(3)))(_sensitivity(0(12))(0(13))(0(14))(0(15))))))
			(line__30(_architecture 3 0 30 (_assignment (_simple)(_target(8(2)))(_sensitivity(0(8))(0(9))(0(10))(0(11))(0(12))(0(13))(0(14))(0(15))))))
			(line__32(_architecture 4 0 32 (_assignment (_simple)(_target(8(1)))(_sensitivity(0(4))(0(5))(0(6))(0(7))(0(8))(0(9))(0(10))(0(11))(0(12))(0(13))(0(14))(0(15))))))
			(line__35(_architecture 5 0 35 (_assignment (_simple)(_target(8(0))))))
			(line__38(_architecture 6 0 38 (_process (_simple)(_target(7))(_sensitivity(6)(0)))))
			(line__49(_architecture 7 0 49 (_process (_simple)(_target(3))(_sensitivity(7)))))
			(line__72(_architecture 8 0 72 (_process (_simple)(_target(4))(_sensitivity(6)(8))(_monitor))))
			(line__81(_architecture 9 0 81 (_process (_simple)(_target(9))(_sensitivity(1)(2))(_read(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (4)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(33686018 197122 )
		(50463235 197379 )
		(33751554 131842 )
		(33686018 131843 )
		(50463235 131587 )
		(33686274 131587 )
		(33686274 131586 )
		(50463234 197123 )
		(33686018 131586 )
		(33686018 131587 )
		(50463234 131586 )
		(33686275 131586 )
		(33751810 197122 )
		(33686019 131842 )
		(33751810 131586 )
		(50529026 131586 )
		(50529027 )
		(33686018 33686018 33686018 33686018 33686018 )
	)
	(_model . x7segb 10 -1
	)
)
I 000052 55 4076          1398007198967 vga_640x480
(_unit VHDL (vga_640x480 0 4 (vga_640x480 0 13 ))
	(_version vb4)
	(_time 1398007198968 2014.04.20 11:19:58)
	(_source (\./../src/vga_640x480.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 72737c73772527672022642d277172757a7176717a)
	(_entity
		(_time 1398007198965)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal hsync ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_port (_internal vsync ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~122 0 9 (_entity (_out ))))
		(_port (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal hpixels ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14 (_architecture (_string \"1100100000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal vlines ~STD_LOGIC_VECTOR{9~downto~0}~132 0 16 (_architecture (_string \"1000001001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~134 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal hbp ~STD_LOGIC_VECTOR{9~downto~0}~134 0 18 (_architecture (_string \"0010010000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~136 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal hfp ~STD_LOGIC_VECTOR{9~downto~0}~136 0 20 (_architecture (_string \"1100010000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~138 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal vbp ~STD_LOGIC_VECTOR{9~downto~0}~138 0 22 (_architecture (_string \"0000011111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal vfp ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 24 (_architecture (_string \"0111111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1312 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal hcs ~STD_LOGIC_VECTOR{9~downto~0}~1312 0 26 (_architecture (_uni ))))
		(_signal (_internal vcs ~STD_LOGIC_VECTOR{9~downto~0}~1312 0 26 (_architecture (_uni ))))
		(_signal (_internal vsenable ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_process
			(line__32(_architecture 0 0 32 (_process (_target(7)(9))(_sensitivity(0)(1)(7))(_dssslsensitivity 2))))
			(line__50(_architecture 1 0 50 (_assignment (_simple)(_target(2))(_sensitivity(7)))))
			(line__53(_architecture 2 0 53 (_process (_target(8))(_sensitivity(0)(1)(8))(_dssslsensitivity 2)(_read(9)))))
			(line__68(_architecture 3 0 68 (_assignment (_simple)(_target(3))(_sensitivity(8)))))
			(line__70(_architecture 4 0 70 (_assignment (_simple)(_target(6))(_sensitivity(7)(8)))))
			(line__73(_architecture 5 0 73 (_assignment (_simple)(_alias((hc)(hcs)))(_target(4))(_sensitivity(7)))))
			(line__74(_architecture 6 0 74 (_assignment (_simple)(_alias((vc)(vcs)))(_target(5))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 514 )
	)
	(_model . vga_640x480 7 -1
	)
)
I 000051 55 6937          1398007199029 nes_driver
(_unit VHDL (nes_driver 0 5 (nes_driver 0 23 ))
	(_version vb4)
	(_time 1398007199030 2014.04.20 11:19:59)
	(_source (\./../src/nes_driver.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code b0b0ede4b5e6e7a5eee0a4ebe3b6b9b7b6b6b5b7b2)
	(_entity
		(_time 1398007199027)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal clk25 ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal nes_data ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal nes_clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_port (_internal latch ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_port (_internal sel ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_port (_internal down ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_port (_internal right ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_port (_internal left ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
		(_type (_internal state_type 0 25 (_enum1 idle a_state b_state sel_state start_state up_state down_state left_state right_state (_to (i 0)(i 8)))))
		(_signal (_internal state_reg state_type 0 26 (_architecture (_uni ))))
		(_signal (_internal state_next state_type 0 26 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{9~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal counter_reg ~UNSIGNED{9~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal counter_next ~UNSIGNED{9~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal scalar_reg ~UNSIGNED{9~downto~0}~13 0 28 (_architecture (_uni ))))
		(_signal (_internal scalar_next ~UNSIGNED{9~downto~0}~13 0 28 (_architecture (_uni ))))
		(_signal (_internal a_reg ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal a_next ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal b_reg ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal b_next ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal sel_reg ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal sel_next ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal start_next ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal start_reg ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal up_reg ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal up_next ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal down_reg ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal down_next ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal left_reg ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal left_next ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal right_reg ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal right_next ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(16))(_sensitivity(15)(17)))))
			(line__39(_architecture 1 0 39 (_assignment (_simple)(_target(18))(_sensitivity(17)))))
			(line__41(_architecture 2 0 41 (_process (_target(15)(17))(_sensitivity(0)(1)(16)(18))(_dssslsensitivity 2))))
			(line__53(_architecture 3 0 53 (_process (_target(13))(_sensitivity(0)(1)(14))(_dssslsensitivity 2))))
			(line__62(_architecture 4 0 62 (_process (_simple)(_target(14))(_sensitivity(13)(15)))))
			(line__106(_architecture 5 0 106 (_assignment (_simple)(_target(4))(_sensitivity(15)))))
			(line__109(_architecture 6 0 109 (_assignment (_simple)(_target(3))(_sensitivity(15)))))
			(line__112(_architecture 7 0 112 (_assignment (_simple)(_target(20))(_sensitivity(2)(15)(19)))))
			(line__113(_architecture 8 0 113 (_assignment (_simple)(_target(22))(_sensitivity(2)(15)(21)))))
			(line__114(_architecture 9 0 114 (_assignment (_simple)(_target(24))(_sensitivity(2)(15)(23)))))
			(line__115(_architecture 10 0 115 (_assignment (_simple)(_target(25))(_sensitivity(2)(15)(26)))))
			(line__116(_architecture 11 0 116 (_assignment (_simple)(_target(28))(_sensitivity(2)(15)(27)))))
			(line__117(_architecture 12 0 117 (_assignment (_simple)(_target(30))(_sensitivity(2)(15)(29)))))
			(line__118(_architecture 13 0 118 (_assignment (_simple)(_target(32))(_sensitivity(2)(15)(31)))))
			(line__119(_architecture 14 0 119 (_assignment (_simple)(_target(34))(_sensitivity(2)(15)(33)))))
			(line__121(_architecture 15 0 121 (_process (_target(19)(21)(23)(26)(27)(29)(31)(33))(_sensitivity(1)(20)(22)(24)(25)(28)(30)(32)(34))(_dssslsensitivity 1))))
			(line__135(_architecture 16 0 135 (_assignment (_simple)(_alias((a)(a_reg)))(_simpleassign BUF)(_target(5))(_sensitivity(19)))))
			(line__136(_architecture 17 0 136 (_assignment (_simple)(_alias((b)(b_reg)))(_simpleassign BUF)(_target(6))(_sensitivity(21)))))
			(line__137(_architecture 18 0 137 (_assignment (_simple)(_alias((sel)(sel_reg)))(_simpleassign BUF)(_target(8))(_sensitivity(23)))))
			(line__138(_architecture 19 0 138 (_assignment (_simple)(_alias((start)(start_reg)))(_simpleassign BUF)(_target(7))(_sensitivity(26)))))
			(line__139(_architecture 20 0 139 (_assignment (_simple)(_alias((up)(up_reg)))(_simpleassign BUF)(_target(9))(_sensitivity(27)))))
			(line__140(_architecture 21 0 140 (_assignment (_simple)(_alias((down)(down_reg)))(_simpleassign BUF)(_target(10))(_sensitivity(29)))))
			(line__141(_architecture 22 0 141 (_assignment (_simple)(_alias((left)(left_reg)))(_simpleassign BUF)(_target(12))(_sensitivity(31)))))
			(line__142(_architecture 23 0 142 (_assignment (_simple)(_alias((right)(right_reg)))(_simpleassign BUF)(_target(11))(_sensitivity(33)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 514 )
		(33686018 33686018 514 )
		(33686018 33686018 514 )
		(33686018 33686018 514 )
	)
	(_model . nes_driver 24 -1
	)
)
I 000052 55 22036         1398007199180 tank_sprite
(_unit VHDL (tank_sprite 0 6 (tank_sprite 0 14 ))
	(_version vb4)
	(_time 1398007199181 2014.04.20 11:19:59)
	(_source (\./../src/tank_sprite.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 3d3c3038686a3c2b686a7b666f3a3d3a3f3b343a39)
	(_entity
		(_time 1398007199178)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal angle ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~31}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 31))))))
		(_port (_internal M ~STD_LOGIC_VECTOR{0~to~31}~12 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~31}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 31))))))
		(_type (_internal rom_array 0 15 (_array ~STD_LOGIC_VECTOR{0~to~31}~13 ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~rom_array~13 0 18 (_array ~STD_LOGIC_VECTOR{0~to~31}~13 ((_to (i 0)(i 28))))))
		(_constant (_internal rom1 ~rom_array~13 0 18 (_architecture ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3)))(((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3)))(((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2)))(((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_internal ~rom_array~131 0 50 (_array ~STD_LOGIC_VECTOR{0~to~31}~13 ((_to (i 0)(i 28))))))
		(_constant (_internal rom2 ~rom_array~131 0 50 (_architecture ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2)))(((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2)))(((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_internal ~rom_array~133 0 81 (_array ~STD_LOGIC_VECTOR{0~to~31}~13 ((_to (i 0)(i 28))))))
		(_constant (_internal rom3 ~rom_array~133 0 81 (_architecture ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2)))(((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_variable (_internal j ~extSTD.STANDARD.INTEGER 0 114 (_process 0 )))
		(_process
			(line__113(_architecture 0 0 113 (_process (_simple)(_target(2))(_sensitivity(1))(_monitor)(_read(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(514 )
		(771 )
	)
	(_model . tank_sprite 1 -1
	)
)
I 000053 55 1413          1398007199236 ClockDivider
(_unit VHDL (clockdivider 0 5 (clockdivider 0 13 ))
	(_version vb4)
	(_time 1398007199237 2014.04.20 11:19:59)
	(_source (\./../src/ClockDivider.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 7b7b717a7a2c796d792e39212e7d727c7d7d727d7f)
	(_entity
		(_time 1398007199234)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal clk25 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{23~downto~0}~13 0 15 (_architecture (_uni ))))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(3))(_sensitivity(0)(1))(_read(3)))))
			(line__27(_architecture 1 0 27 (_assignment (_simple)(_alias((clk25)(q(0))))(_simpleassign BUF)(_target(2))(_sensitivity(3(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 )
	)
	(_model . ClockDivider 2 -1
	)
)
I 000047 55 1390          1398007199293 clkdiv
(_unit VHDL (clkdiv 0 6 (clkdiv 0 17 ))
	(_version vb4)
	(_time 1398007199294 2014.04.20 11:19:59)
	(_source (\./../src/clkdiv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code aaaaa0fda8fdacbcaffab3f1fdaca9acf9acf8acae)
	(_entity
		(_time 1398007199291)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal clk25 ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{23~downto~0}~13 0 18 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_process (_simple)(_target(3))(_sensitivity(0)(1))(_read(3)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_alias((clk25)(q(0))))(_simpleassign BUF)(_target(2))(_sensitivity(3(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 )
	)
	(_model . clkdiv 2 -1
	)
)
I 000055 55 3518          1398007199364 nes_driver_top
(_unit VHDL (nes_driver_top 0 4 (nes_driver_top 0 20 ))
	(_version vb4)
	(_time 1398007199365 2014.04.20 11:19:59)
	(_source (\./../src/nes_driver_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f8f8a4a8f5aeafedaaaceca3abfef1fffefefdfffa)
	(_entity
		(_time 1398007199360)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(ClockDivider
			(_object
				(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal clk25 ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
			)
		)
		(nes_driver
			(_object
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
				(_port (_internal clk25 ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal nes_data ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
				(_port (_internal nes_clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
				(_port (_internal latch ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
				(_port (_internal sel ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
				(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
				(_port (_internal down ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal right ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_port (_internal left ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation cd 0 56 (_component ClockDivider )
		(_port
			((mclk)(mclk))
			((clr)(btn(3)))
			((clk25)(cd_to_nes))
		)
		(_use (_entity . ClockDivider clockdivider)
		)
	)
	(_instantiation nes 0 63 (_component nes_driver )
		(_port
			((clr)(btn(3)))
			((clk25)(cd_to_nes))
			((nes_data)(ja1))
			((nes_clk)(ja3))
			((latch)(ja2))
			((a)(ld(0)))
			((b)(ld(1)))
			((start)(ld(2)))
			((sel)(ld(3)))
			((up)(ld(5)))
			((down)(ld(6)))
			((right)(ld(4)))
			((left)(ld(7)))
		)
		(_use (_entity . nes_driver nes_driver)
		)
	)
	(_object
		(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal ja1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8 (_entity (_in ))))
		(_port (_internal ja2 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal ja3 ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ld ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_entity (_out ))))
		(_signal (_internal cd_to_nes ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000052 55 4278          1398007199371 screenState
(_unit VHDL (screenstate 0 6 (screenstate 0 22 ))
	(_version vb4)
	(_time 1398007199372 2014.04.20 11:19:59)
	(_source (\./../src/screenState.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 08095a0e035e5e1e0b091d520c0f0b0f0c0e090f0c)
	(_entity
		(_time 1398007199369)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal screenSel ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill1 ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill2 ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill3 ~STD_LOGIC_VECTOR{7~downto~0}~124 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill4 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill5 ~STD_LOGIC_VECTOR{7~downto~0}~128 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal zero ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23 (_architecture (_string \"00000000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal top ~STD_LOGIC_VECTOR{7~downto~0}~132 0 24 (_architecture (_string \"11111111"\))))
		(_type (_internal state 0 25 (_enum1 title_screen game_screen (_to (i 0)(i 1)))))
		(_signal (_internal present_state state 0 26 (_architecture (_uni ))))
		(_signal (_internal next_state state 0 26 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal sig_hill1 ~STD_LOGIC_VECTOR{7~downto~0}~134 0 27 (_architecture (_uni ))))
		(_signal (_internal sig_hill2 ~STD_LOGIC_VECTOR{7~downto~0}~134 0 27 (_architecture (_uni ))))
		(_signal (_internal sig_hill3 ~STD_LOGIC_VECTOR{7~downto~0}~134 0 27 (_architecture (_uni ))))
		(_signal (_internal sig_hill4 ~STD_LOGIC_VECTOR{7~downto~0}~134 0 27 (_architecture (_uni ))))
		(_signal (_internal sig_hill5 ~STD_LOGIC_VECTOR{7~downto~0}~134 0 27 (_architecture (_uni ))))
		(_process
			(line__30(_architecture 0 0 30 (_process (_target(9)(11)(12)(13)(14)(15))(_sensitivity(1)(2)(9)(10)(11)(12)(13)(14)(15))(_dssslsensitivity 2))))
			(c1(_architecture 1 0 73 (_process (_simple)(_target(10))(_sensitivity(0)(9)))))
			(c2(_architecture 2 0 89 (_process (_simple)(_target(3))(_sensitivity(9)))))
			(line__101(_architecture 3 0 101 (_assignment (_simple)(_alias((hill1)(sig_hill1)))(_target(4))(_sensitivity(11)))))
			(line__102(_architecture 4 0 102 (_assignment (_simple)(_alias((hill2)(sig_hill2)))(_target(5))(_sensitivity(12)))))
			(line__103(_architecture 5 0 103 (_assignment (_simple)(_alias((hill3)(sig_hill3)))(_target(6))(_sensitivity(13)))))
			(line__104(_architecture 6 0 104 (_assignment (_simple)(_alias((hill4)(sig_hill4)))(_target(7))(_sensitivity(14)))))
			(line__105(_architecture 7 0 105 (_assignment (_simple)(_alias((hill5)(sig_hill5)))(_target(8))(_sensitivity(15)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . screenState 8 -1
	)
)
I 000050 55 2164          1398007199431 buttonMux
(_unit VHDL (buttonmux 0 5 (buttonmux 0 29 ))
	(_version vb4)
	(_time 1398007199432 2014.04.20 11:19:59)
	(_source (\./../src/buttonMux.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 36366532356066213133706c3230623133313e3034)
	(_entity
		(_time 1398007199429)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal screenSel ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal sel ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal down ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal right ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal left ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal gameA ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_port (_internal gameB ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_port (_internal gameStart ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_port (_internal gameSel ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
		(_port (_internal gameUp ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
		(_port (_internal gameDown ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
		(_port (_internal gameRight ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
		(_port (_internal gameLeft ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
		(_process
			(line__32(_architecture 0 0 32 (_process (_simple)(_target(9)(10)(11)(12)(13)(14)(15)(16))(_sensitivity(0))(_read(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . buttonMux 1 -1
	)
)
I 000052 55 1900          1398007199489 titleScreen
(_unit VHDL (titlescreen 0 5 (titlescreen 0 14 ))
	(_version vb4)
	(_time 1398007199490 2014.04.20 11:19:59)
	(_source (\./../src/titleScreen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 75742074792325632775602e277376727773707370)
	(_entity
		(_time 1398007199487)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~122 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~124 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11 (_entity (_out ))))
		(_process
			(line__17(_architecture 0 0 17 (_process (_simple)(_target(3)(4)(5))(_sensitivity(0)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(197379 )
		(131586 )
		(514 )
	)
	(_model . titleScreen 1 -1
	)
)
I 000055 55 2722          1398007199545 screenSelector
(_unit VHDL (screenselector 0 4 (screenselector 0 20 ))
	(_version vb4)
	(_time 1398007199546 2014.04.20 11:19:59)
	(_source (\./../src/screenSelector.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b3b2e1e7b3e5e5a5b4b7a6e9b7b4b0b5b6b5e0b5b6)
	(_entity
		(_time 1398007199543)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal screenSel ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal titleRed ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal titleGreen ~STD_LOGIC_VECTOR{2~downto~0}~122 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal titleBlue ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal gameRed ~STD_LOGIC_VECTOR{2~downto~0}~124 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal gameBlue ~STD_LOGIC_VECTOR{1~downto~0}~126 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~128 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal gameGreen ~STD_LOGIC_VECTOR{2~downto~0}~128 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1210 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~1210 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1212 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~1212 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1214 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~1214 0 15 (_entity (_out ))))
		(_process
			(line__23(_architecture 0 0 23 (_process (_simple)(_target(7)(8)(9))(_sensitivity(0))(_read(1)(2)(3)(4)(5)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . screenSelector 1 -1
	)
)
I 000058 55 14742         1398007199757 vga_bsprite2a_top
(_unit VHDL (vga_bsprite2a_top 0 5 (vga_bsprite2a_top 0 34 ))
	(_version vb4)
	(_time 1398007199758 2014.04.20 11:19:59)
	(_source (\./../src/vga_bsprite2a_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 7e7f2a7f2c292b6b7d2d6c252c797e797c7877797a)
	(_entity
		(_time 1398007199349)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation U1 0 58 (_entity . clkdiv)
		(_port
			((mclk)(mclk))
			((clr)(clr))
			((clk25)(clk25))
		)
	)
	(_instantiation U2 0 65 (_entity . vga_640x480)
		(_port
			((clk)(clk25))
			((clr)(clr))
			((hsync)(hsync))
			((vsync)(vsync))
			((hc)(hc))
			((vc)(vc))
			((vidon)(vidon))
		)
	)
	(_instantiation U3 0 76 (_entity . vga_bsprite2a)
		(_port
			((vidon)(vidon))
			((tank1Turn)(sig_tank1))
			((tank2Turn)(sig_tank2))
			((hill1)(sig_hill1))
			((hill2)(sig_hill2))
			((hill3)(sig_hill3))
			((hill4)(sig_hill4))
			((hill5)(sig_hill5))
			((tank1Angle)(sig_tank1Angle))
			((tank2Angle)(sig_tank2Angle))
			((tank1_angle)(sig_tank1_angle_calc))
			((tank2_angle)(sig_tank2_angle_calc))
			((aBTN)(sig_gameA))
			((upBTN)(sig_gameUp))
			((downBTN)(sig_gameDown))
			((rightBTN)(sig_gameRight))
			((leftBTN)(sig_gameLeft))
			((hc)(hc))
			((vc)(vc))
			((M1)(M1))
			((M1a)(M1a))
			((M2)(M2))
			((M2a)(M2a))
			((sw)(sw))
			((clk)(mclk))
			((clr)(clr))
			((btn)(btns))
			((rom1_addr)(rom1_addr))
			((rom2_addr)(rom2_addr))
			((red)(sig_gameRed))
			((green)(sig_gameGreen))
			((blue)(sig_gameBlue))
		)
	)
	(_instantiation U4 0 112 (_entity . tank_sprite)
		(_port
			((angle)(sig_tank1Angle))
			((addr)(rom1_addr))
			((M)(M1))
		)
	)
	(_instantiation U4fill 0 119 (_entity . tank_sprite2)
		(_port
			((angle)(sig_tank1Angle))
			((addr)(rom1_addr))
			((M)(M1a))
		)
	)
	(_instantiation U5 0 126 (_entity . tank_sprite)
		(_port
			((angle)(sig_tank2Angle))
			((addr)(rom2_addr))
			((M)(M2))
		)
	)
	(_instantiation U5fill 0 134 (_entity . tank_sprite2)
		(_port
			((angle)(sig_tank2Angle))
			((addr)(rom2_addr))
			((M)(M2a))
		)
	)
	(_instantiation who 0 141 (_entity . whosTurn)
		(_port
			((clr)(clr))
			((clk)(clk25))
			((a)(sig_gameA))
			((start)(sig_gameStart))
			((tank1)(sig_tank1))
			((tank2)(sig_tank2))
		)
	)
	(_instantiation nes 0 151 (_entity . nes_driver)
		(_port
			((clr)(clr))
			((clk25)(clk25))
			((nes_data)(ja1))
			((nes_clk)(ja3))
			((latch)(ja2))
			((a)(sig_a))
			((b)(sig_b))
			((start)(sig_start))
			((sel)(sig_sel))
			((up)(sig_up))
			((down)(sig_down))
			((right)(sig_right))
			((left)(sig_left))
		)
	)
	(_instantiation x7 0 168 (_entity . x7segb)
		(_port
			((x(d_15_8))(sig_tank1_angle_calc))
			((x(d_7_0))(sig_tank2_angle_calc))
			((clk)(mclk))
			((clr)(clr))
			((a_to_g)(a_to_g))
			((an)(an))
			((dp)(dp))
		)
	)
	(_instantiation buttons 0 179 (_entity . buttonMux)
		(_port
			((screenSel)(sig_screenSel))
			((a)(sig_a))
			((b)(sig_b))
			((start)(sig_start))
			((sel)(sig_sel))
			((up)(sig_up))
			((down)(sig_down))
			((right)(sig_right))
			((left)(sig_left))
			((gameA)(sig_gameA))
			((gameB)(sig_gameB))
			((gameStart)(sig_gameStart))
			((gameSel)(sig_gameSel))
			((gameUp)(sig_gameUp))
			((gameDown)(sig_gameDown))
			((gameRight)(sig_gameRight))
			((gameLeft)(sig_gameLeft))
		)
	)
	(_instantiation selector 0 200 (_entity . screenSelector)
		(_port
			((screenSel)(sig_screenSel))
			((titleRed)(sig_titleRed))
			((titleGreen)(sig_titleGreen))
			((titleBlue)(sig_titleBlue))
			((gameRed)(sig_gameRed))
			((gameBlue)(sig_gameBlue))
			((gameGreen)(sig_gameGreen))
			((red)(red))
			((green)(green))
			((blue)(blue))
		)
	)
	(_instantiation screenstate 0 214 (_entity . screenState)
		(_port
			((start)(sig_start))
			((clr)(clr))
			((clk)(mclk))
			((screenSel)(sig_screenSel))
			((hill1)(sig_hill1))
			((hill2)(sig_hill2))
			((hill3)(sig_hill3))
			((hill4)(sig_hill4))
			((hill5)(sig_hill5))
		)
	)
	(_instantiation title 0 227 (_entity . titleScreen)
		(_port
			((vidon)(vidon))
			((hc)(hc))
			((vc)(vc))
			((red)(sig_titleRed))
			((green)(sig_titleGreen))
			((blue)(sig_titleBlue))
		)
	)
	(_object
		(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal aBTN ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal upBTN ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal downBTN ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal rightBTN ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal leftBTN ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal ja1 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal ja2 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_port (_internal ja3 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal sw ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill1 ~STD_LOGIC_VECTOR{7~downto~0}~122 0 18 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill2 ~STD_LOGIC_VECTOR{7~downto~0}~124 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill3 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 20 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill4 ~STD_LOGIC_VECTOR{7~downto~0}~128 0 21 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill5 ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 22 (_entity (_in ))))
		(_port (_internal hsync ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
		(_port (_internal vsync ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~12 0 25 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1212 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~1212 0 26 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~12 0 27 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal a_to_g ~STD_LOGIC_VECTOR{6~downto~0}~12 0 28 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1214 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal an ~STD_LOGIC_VECTOR{3~downto~0}~1214 0 29 (_entity (_out ))))
		(_port (_internal dp ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_signal (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_signal (_internal clk25 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_signal (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_signal (_internal sig_a ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_signal (_internal sig_b ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_signal (_internal sig_start ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_signal (_internal sig_sel ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_signal (_internal sig_right ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_signal (_internal sig_left ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_signal (_internal sig_up ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_signal (_internal sig_down ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_signal (_internal sig_tank1 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_signal (_internal sig_tank2 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_signal (_internal sig_gameA ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_gameB ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_gameStart ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_gameSel ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_gameUp ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_gameDown ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_gameLeft ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_gameRight ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_screenSel ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal sig_gameRed ~STD_LOGIC_VECTOR{2~downto~0}~13 0 41 (_architecture (_uni ))))
		(_signal (_internal sig_gameGreen ~STD_LOGIC_VECTOR{2~downto~0}~13 0 41 (_architecture (_uni ))))
		(_signal (_internal sig_titleRed ~STD_LOGIC_VECTOR{2~downto~0}~13 0 41 (_architecture (_uni ))))
		(_signal (_internal sig_titleGreen ~STD_LOGIC_VECTOR{2~downto~0}~13 0 41 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal sig_gameBlue ~STD_LOGIC_VECTOR{1~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal sig_titleBlue ~STD_LOGIC_VECTOR{1~downto~0}~13 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal sig_hill1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43 (_architecture (_uni ))))
		(_signal (_internal sig_hill2 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43 (_architecture (_uni ))))
		(_signal (_internal sig_hill3 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43 (_architecture (_uni ))))
		(_signal (_internal sig_hill4 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43 (_architecture (_uni ))))
		(_signal (_internal sig_hill5 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~13 0 44 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~31}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 31))))))
		(_signal (_internal M1 ~STD_LOGIC_VECTOR{0~to~31}~13 0 45 (_architecture (_uni ))))
		(_signal (_internal M1a ~STD_LOGIC_VECTOR{0~to~31}~13 0 45 (_architecture (_uni ))))
		(_signal (_internal angle1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_architecture (_uni ))))
		(_signal (_internal angle2 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal M2 ~STD_LOGIC_VECTOR{31~downto~0}~13 0 47 (_architecture (_uni ))))
		(_signal (_internal M2a ~STD_LOGIC_VECTOR{31~downto~0}~13 0 47 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal btns ~STD_LOGIC_VECTOR{3~downto~0}~13 0 48 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal sig_x ~STD_LOGIC_VECTOR{15~downto~0}~13 0 49 (_architecture (_uni ))))
		(_signal (_internal sig_tank1Angle ~STD_LOGIC_VECTOR{1~downto~0}~13 0 50 (_architecture (_uni ))))
		(_signal (_internal sig_tank2Angle ~STD_LOGIC_VECTOR{1~downto~0}~13 0 50 (_architecture (_uni ))))
		(_signal (_internal sig_tank1_angle_calc ~STD_LOGIC_VECTOR{7~downto~0}~13 0 51 (_architecture (_uni ))))
		(_signal (_internal sig_tank2_angle_calc ~STD_LOGIC_VECTOR{7~downto~0}~13 0 51 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal rom1_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 52 (_architecture (_uni ))))
		(_signal (_internal rom2_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 52 (_architecture (_uni ))))
		(_signal (_internal rom3_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 52 (_architecture (_uni ))))
		(_signal (_internal rom4_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 52 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal rom1_addr ~STD_LOGIC_VECTOR{5~downto~0}~13 0 53 (_architecture (_uni ))))
		(_signal (_internal rom2_addr ~STD_LOGIC_VECTOR{5~downto~0}~13 0 53 (_architecture (_uni ))))
		(_process
			(line__56(_architecture 0 0 56 (_assignment (_simple)(_alias((clr)(btn(3))))(_simpleassign BUF)(_target(24))(_sensitivity(9(3))))))
			(line__237(_architecture 1 0 237 (_assignment (_simple)(_alias((btns)(btn)))(_target(65))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . vga_bsprite2a_top 2 -1
	)
)
I 000052 55 1900          1398007844388 titleScreen
(_unit VHDL (titlescreen 0 5 (titlescreen 0 14 ))
	(_version vb4)
	(_time 1398007844389 2014.04.20 11:30:44)
	(_source (\./../src/titleScreen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 9192949e99c7c187c39e84cac39792969397949794)
	(_entity
		(_time 1398007199486)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~122 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~124 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11 (_entity (_out ))))
		(_process
			(line__17(_architecture 0 0 17 (_process (_simple)(_target(3)(4)(5))(_sensitivity(0)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(131586 )
		(514 )
		(197379 )
	)
	(_model . titleScreen 1 -1
	)
)
I 000058 55 14742         1398007847895 vga_bsprite2a_top
(_unit VHDL (vga_bsprite2a_top 0 5 (vga_bsprite2a_top 0 34 ))
	(_version vb4)
	(_time 1398007847896 2014.04.20 11:30:47)
	(_source (\./../src/vga_bsprite2a_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 47441745471012524414551c1540474045414e4043)
	(_entity
		(_time 1398007199349)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation U1 0 58 (_entity . clkdiv)
		(_port
			((mclk)(mclk))
			((clr)(clr))
			((clk25)(clk25))
		)
	)
	(_instantiation U2 0 65 (_entity . vga_640x480)
		(_port
			((clk)(clk25))
			((clr)(clr))
			((hsync)(hsync))
			((vsync)(vsync))
			((hc)(hc))
			((vc)(vc))
			((vidon)(vidon))
		)
	)
	(_instantiation U3 0 76 (_entity . vga_bsprite2a)
		(_port
			((vidon)(vidon))
			((tank1Turn)(sig_tank1))
			((tank2Turn)(sig_tank2))
			((hill1)(sig_hill1))
			((hill2)(sig_hill2))
			((hill3)(sig_hill3))
			((hill4)(sig_hill4))
			((hill5)(sig_hill5))
			((tank1Angle)(sig_tank1Angle))
			((tank2Angle)(sig_tank2Angle))
			((tank1_angle)(sig_tank1_angle_calc))
			((tank2_angle)(sig_tank2_angle_calc))
			((aBTN)(sig_gameA))
			((upBTN)(sig_gameUp))
			((downBTN)(sig_gameDown))
			((rightBTN)(sig_gameRight))
			((leftBTN)(sig_gameLeft))
			((hc)(hc))
			((vc)(vc))
			((M1)(M1))
			((M1a)(M1a))
			((M2)(M2))
			((M2a)(M2a))
			((sw)(sw))
			((clk)(mclk))
			((clr)(clr))
			((btn)(btns))
			((rom1_addr)(rom1_addr))
			((rom2_addr)(rom2_addr))
			((red)(sig_gameRed))
			((green)(sig_gameGreen))
			((blue)(sig_gameBlue))
		)
	)
	(_instantiation U4 0 112 (_entity . tank_sprite)
		(_port
			((angle)(sig_tank1Angle))
			((addr)(rom1_addr))
			((M)(M1))
		)
	)
	(_instantiation U4fill 0 119 (_entity . tank_sprite2)
		(_port
			((angle)(sig_tank1Angle))
			((addr)(rom1_addr))
			((M)(M1a))
		)
	)
	(_instantiation U5 0 126 (_entity . tank_sprite)
		(_port
			((angle)(sig_tank2Angle))
			((addr)(rom2_addr))
			((M)(M2))
		)
	)
	(_instantiation U5fill 0 134 (_entity . tank_sprite2)
		(_port
			((angle)(sig_tank2Angle))
			((addr)(rom2_addr))
			((M)(M2a))
		)
	)
	(_instantiation who 0 141 (_entity . whosTurn)
		(_port
			((clr)(clr))
			((clk)(clk25))
			((a)(sig_gameA))
			((start)(sig_gameStart))
			((tank1)(sig_tank1))
			((tank2)(sig_tank2))
		)
	)
	(_instantiation nes 0 151 (_entity . nes_driver)
		(_port
			((clr)(clr))
			((clk25)(clk25))
			((nes_data)(ja1))
			((nes_clk)(ja3))
			((latch)(ja2))
			((a)(sig_a))
			((b)(sig_b))
			((start)(sig_start))
			((sel)(sig_sel))
			((up)(sig_up))
			((down)(sig_down))
			((right)(sig_right))
			((left)(sig_left))
		)
	)
	(_instantiation x7 0 168 (_entity . x7segb)
		(_port
			((x(d_15_8))(sig_tank1_angle_calc))
			((x(d_7_0))(sig_tank2_angle_calc))
			((clk)(mclk))
			((clr)(clr))
			((a_to_g)(a_to_g))
			((an)(an))
			((dp)(dp))
		)
	)
	(_instantiation buttons 0 179 (_entity . buttonMux)
		(_port
			((screenSel)(sig_screenSel))
			((a)(sig_a))
			((b)(sig_b))
			((start)(sig_start))
			((sel)(sig_sel))
			((up)(sig_up))
			((down)(sig_down))
			((right)(sig_right))
			((left)(sig_left))
			((gameA)(sig_gameA))
			((gameB)(sig_gameB))
			((gameStart)(sig_gameStart))
			((gameSel)(sig_gameSel))
			((gameUp)(sig_gameUp))
			((gameDown)(sig_gameDown))
			((gameRight)(sig_gameRight))
			((gameLeft)(sig_gameLeft))
		)
	)
	(_instantiation selector 0 200 (_entity . screenSelector)
		(_port
			((screenSel)(sig_screenSel))
			((titleRed)(sig_titleRed))
			((titleGreen)(sig_titleGreen))
			((titleBlue)(sig_titleBlue))
			((gameRed)(sig_gameRed))
			((gameBlue)(sig_gameBlue))
			((gameGreen)(sig_gameGreen))
			((red)(red))
			((green)(green))
			((blue)(blue))
		)
	)
	(_instantiation screenstate 0 214 (_entity . screenState)
		(_port
			((start)(sig_start))
			((clr)(clr))
			((clk)(mclk))
			((screenSel)(sig_screenSel))
			((hill1)(sig_hill1))
			((hill2)(sig_hill2))
			((hill3)(sig_hill3))
			((hill4)(sig_hill4))
			((hill5)(sig_hill5))
		)
	)
	(_instantiation title 0 227 (_entity . titleScreen)
		(_port
			((vidon)(vidon))
			((hc)(hc))
			((vc)(vc))
			((red)(sig_titleRed))
			((green)(sig_titleGreen))
			((blue)(sig_titleBlue))
		)
	)
	(_object
		(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal aBTN ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal upBTN ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal downBTN ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal rightBTN ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal leftBTN ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal ja1 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal ja2 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_port (_internal ja3 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal sw ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill1 ~STD_LOGIC_VECTOR{7~downto~0}~122 0 18 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill2 ~STD_LOGIC_VECTOR{7~downto~0}~124 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill3 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 20 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill4 ~STD_LOGIC_VECTOR{7~downto~0}~128 0 21 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill5 ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 22 (_entity (_in ))))
		(_port (_internal hsync ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
		(_port (_internal vsync ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~12 0 25 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1212 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~1212 0 26 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~12 0 27 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal a_to_g ~STD_LOGIC_VECTOR{6~downto~0}~12 0 28 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1214 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal an ~STD_LOGIC_VECTOR{3~downto~0}~1214 0 29 (_entity (_out ))))
		(_port (_internal dp ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_signal (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_signal (_internal clk25 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_signal (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_signal (_internal sig_a ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_signal (_internal sig_b ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_signal (_internal sig_start ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_signal (_internal sig_sel ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_signal (_internal sig_right ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_signal (_internal sig_left ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_signal (_internal sig_up ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_signal (_internal sig_down ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_signal (_internal sig_tank1 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_signal (_internal sig_tank2 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_signal (_internal sig_gameA ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_gameB ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_gameStart ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_gameSel ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_gameUp ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_gameDown ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_gameLeft ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_gameRight ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_screenSel ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal sig_gameRed ~STD_LOGIC_VECTOR{2~downto~0}~13 0 41 (_architecture (_uni ))))
		(_signal (_internal sig_gameGreen ~STD_LOGIC_VECTOR{2~downto~0}~13 0 41 (_architecture (_uni ))))
		(_signal (_internal sig_titleRed ~STD_LOGIC_VECTOR{2~downto~0}~13 0 41 (_architecture (_uni ))))
		(_signal (_internal sig_titleGreen ~STD_LOGIC_VECTOR{2~downto~0}~13 0 41 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal sig_gameBlue ~STD_LOGIC_VECTOR{1~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal sig_titleBlue ~STD_LOGIC_VECTOR{1~downto~0}~13 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal sig_hill1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43 (_architecture (_uni ))))
		(_signal (_internal sig_hill2 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43 (_architecture (_uni ))))
		(_signal (_internal sig_hill3 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43 (_architecture (_uni ))))
		(_signal (_internal sig_hill4 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43 (_architecture (_uni ))))
		(_signal (_internal sig_hill5 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~13 0 44 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~31}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 31))))))
		(_signal (_internal M1 ~STD_LOGIC_VECTOR{0~to~31}~13 0 45 (_architecture (_uni ))))
		(_signal (_internal M1a ~STD_LOGIC_VECTOR{0~to~31}~13 0 45 (_architecture (_uni ))))
		(_signal (_internal angle1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_architecture (_uni ))))
		(_signal (_internal angle2 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal M2 ~STD_LOGIC_VECTOR{31~downto~0}~13 0 47 (_architecture (_uni ))))
		(_signal (_internal M2a ~STD_LOGIC_VECTOR{31~downto~0}~13 0 47 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal btns ~STD_LOGIC_VECTOR{3~downto~0}~13 0 48 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal sig_x ~STD_LOGIC_VECTOR{15~downto~0}~13 0 49 (_architecture (_uni ))))
		(_signal (_internal sig_tank1Angle ~STD_LOGIC_VECTOR{1~downto~0}~13 0 50 (_architecture (_uni ))))
		(_signal (_internal sig_tank2Angle ~STD_LOGIC_VECTOR{1~downto~0}~13 0 50 (_architecture (_uni ))))
		(_signal (_internal sig_tank1_angle_calc ~STD_LOGIC_VECTOR{7~downto~0}~13 0 51 (_architecture (_uni ))))
		(_signal (_internal sig_tank2_angle_calc ~STD_LOGIC_VECTOR{7~downto~0}~13 0 51 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal rom1_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 52 (_architecture (_uni ))))
		(_signal (_internal rom2_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 52 (_architecture (_uni ))))
		(_signal (_internal rom3_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 52 (_architecture (_uni ))))
		(_signal (_internal rom4_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 52 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal rom1_addr ~STD_LOGIC_VECTOR{5~downto~0}~13 0 53 (_architecture (_uni ))))
		(_signal (_internal rom2_addr ~STD_LOGIC_VECTOR{5~downto~0}~13 0 53 (_architecture (_uni ))))
		(_process
			(line__56(_architecture 0 0 56 (_assignment (_simple)(_alias((clr)(btn(3))))(_simpleassign BUF)(_target(24))(_sensitivity(9(3))))))
			(line__237(_architecture 1 0 237 (_assignment (_simple)(_alias((btns)(btn)))(_target(65))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . vga_bsprite2a_top 2 -1
	)
)
I 000058 55 15941         1398008218331 vga_bsprite2a_top
(_unit VHDL (vga_bsprite2a_top 0 5 (vga_bsprite2a_top 0 35 ))
	(_version vb4)
	(_time 1398008218332 2014.04.20 11:36:58)
	(_source (\./../src/vga_bsprite2a_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 4f1e4f4d1e181a5a4f4e5d141d484f484d4946484b)
	(_entity
		(_time 1398008218324)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation U1 0 59 (_entity . clkdiv)
		(_port
			((mclk)(mclk))
			((clr)(clr))
			((clk25)(clk25))
		)
	)
	(_instantiation U2 0 66 (_entity . vga_640x480)
		(_port
			((clk)(clk25))
			((clr)(clr))
			((hsync)(hsync))
			((vsync)(vsync))
			((hc)(hc))
			((vc)(vc))
			((vidon)(vidon))
		)
	)
	(_instantiation U3 0 77 (_entity . vga_bsprite2a)
		(_port
			((vidon)(vidon))
			((tank1Turn)(sig_tank1))
			((tank2Turn)(sig_tank2))
			((hill1)(sig_hill1))
			((hill2)(sig_hill2))
			((hill3)(sig_hill3))
			((hill4)(sig_hill4))
			((hill5)(sig_hill5))
			((tank1Angle)(sig_tank1Angle))
			((tank2Angle)(sig_tank2Angle))
			((tank1_angle)(sig_tank1_angle_calc))
			((tank2_angle)(sig_tank2_angle_calc))
			((aBTN)(sig_gameA))
			((upBTN)(sig_gameUp))
			((downBTN)(sig_gameDown))
			((rightBTN)(sig_gameRight))
			((leftBTN)(sig_gameLeft))
			((hc)(hc))
			((vc)(vc))
			((M1)(M1))
			((M1a)(M1a))
			((M2)(M2))
			((M2a)(M2a))
			((sw)(sw))
			((clk)(mclk))
			((clr)(clr))
			((btn)(btns))
			((rom1_addr)(rom1_addr))
			((rom2_addr)(rom2_addr))
			((red)(sig_gameRed))
			((green)(sig_gameGreen))
			((blue)(sig_gameBlue))
		)
	)
	(_instantiation U4 0 113 (_entity . tank_sprite)
		(_port
			((angle)(sig_tank1Angle))
			((addr)(rom1_addr))
			((M)(M1))
		)
	)
	(_instantiation U4fill 0 120 (_entity . tank_sprite2)
		(_port
			((angle)(sig_tank1Angle))
			((addr)(rom1_addr))
			((M)(M1a))
		)
	)
	(_instantiation U5 0 127 (_entity . tank_sprite)
		(_port
			((angle)(sig_tank2Angle))
			((addr)(rom2_addr))
			((M)(M2))
		)
	)
	(_instantiation U5fill 0 135 (_entity . tank_sprite2)
		(_port
			((angle)(sig_tank2Angle))
			((addr)(rom2_addr))
			((M)(M2a))
		)
	)
	(_instantiation who 0 142 (_entity . whosTurn)
		(_port
			((clr)(clr))
			((clk)(clk25))
			((a)(sig_gameA))
			((start)(sig_gameStart))
			((tank1)(sig_tank1))
			((tank2)(sig_tank2))
		)
	)
	(_instantiation nes 0 152 (_entity . nes_driver)
		(_port
			((clr)(clr))
			((clk25)(clk25))
			((nes_data)(ja1))
			((nes_clk)(ja3))
			((latch)(ja2))
			((a)(sig_a))
			((b)(sig_b))
			((start)(sig_start))
			((sel)(sig_sel))
			((up)(sig_up))
			((down)(sig_down))
			((right)(sig_right))
			((left)(sig_left))
		)
	)
	(_instantiation x7 0 169 (_entity . x7segb)
		(_port
			((x(d_15_8))(sig_tank1_angle_calc))
			((x(d_7_0))(sig_tank2_angle_calc))
			((clk)(mclk))
			((clr)(clr))
			((a_to_g)(a_to_g))
			((an)(an))
			((dp)(dp))
		)
	)
	(_instantiation buttons 0 180 (_entity . buttonMux)
		(_port
			((screenSel)(sig_screenSel))
			((a)(sig_a))
			((b)(sig_b))
			((start)(sig_start))
			((sel)(sig_sel))
			((up)(sig_up))
			((down)(sig_down))
			((right)(sig_right))
			((left)(sig_left))
			((gameA)(sig_gameA))
			((gameB)(sig_gameB))
			((gameStart)(sig_gameStart))
			((gameSel)(sig_gameSel))
			((gameUp)(sig_gameUp))
			((gameDown)(sig_gameDown))
			((gameRight)(sig_gameRight))
			((gameLeft)(sig_gameLeft))
		)
	)
	(_instantiation selector 0 201 (_entity . screenSelector)
		(_port
			((screenSel)(sig_screenSel))
			((titleRed)(sig_titleRed))
			((titleGreen)(sig_titleGreen))
			((titleBlue)(sig_titleBlue))
			((gameRed)(sig_gameRed))
			((gameBlue)(sig_gameBlue))
			((gameGreen)(sig_gameGreen))
			((red)(red))
			((green)(green))
			((blue)(blue))
		)
	)
	(_instantiation screenstate 0 215 (_entity . screenState)
		(_port
			((start)(sig_start))
			((clr)(clr))
			((clk)(mclk))
			((screenSel)(sig_screenSel))
			((hill1)(sig_hill1))
			((hill2)(sig_hill2))
			((hill3)(sig_hill3))
			((hill4)(sig_hill4))
			((hill5)(sig_hill5))
		)
	)
	(_instantiation title 0 228 (_entity . titleScreen)
		(_port
			((vidon)(vidon))
			((hc)(hc))
			((vc)(vc))
			((red)(sig_titleRed))
			((green)(sig_titleGreen))
			((blue)(sig_titleBlue))
		)
	)
	(_object
		(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal aBTN ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal upBTN ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal downBTN ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal rightBTN ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal leftBTN ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal ja1 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal ja2 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_port (_internal ja3 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal sw ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill1 ~STD_LOGIC_VECTOR{7~downto~0}~122 0 18 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill2 ~STD_LOGIC_VECTOR{7~downto~0}~124 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill3 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 20 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill4 ~STD_LOGIC_VECTOR{7~downto~0}~128 0 21 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill5 ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 22 (_entity (_in ))))
		(_port (_internal hsync ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
		(_port (_internal vsync ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~12 0 25 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1212 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~1212 0 26 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~12 0 27 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal a_to_g ~STD_LOGIC_VECTOR{6~downto~0}~12 0 28 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1214 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal an ~STD_LOGIC_VECTOR{3~downto~0}~1214 0 29 (_entity (_out ))))
		(_port (_internal dp ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1216 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ld ~STD_LOGIC_VECTOR{7~downto~0}~1216 0 31 (_entity (_out ))))
		(_signal (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal clk25 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_a ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_b ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_start ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_sel ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_right ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_left ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_up ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_down ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_tank1 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_tank2 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_gameA ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameB ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameStart ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameSel ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameUp ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameDown ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameLeft ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameRight ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_screenSel ~extieee.std_logic_1164.STD_LOGIC 0 41 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal sig_gameRed ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal sig_gameGreen ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal sig_titleRed ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal sig_titleGreen ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal sig_gameBlue ~STD_LOGIC_VECTOR{1~downto~0}~13 0 43 (_architecture (_uni ))))
		(_signal (_internal sig_titleBlue ~STD_LOGIC_VECTOR{1~downto~0}~13 0 43 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal sig_hill1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal sig_hill2 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal sig_hill3 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal sig_hill4 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal sig_hill5 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~13 0 45 (_architecture (_uni ))))
		(_signal (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~13 0 45 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~31}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 31))))))
		(_signal (_internal M1 ~STD_LOGIC_VECTOR{0~to~31}~13 0 46 (_architecture (_uni ))))
		(_signal (_internal M1a ~STD_LOGIC_VECTOR{0~to~31}~13 0 46 (_architecture (_uni ))))
		(_signal (_internal angle1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47 (_architecture (_uni ))))
		(_signal (_internal angle2 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal M2 ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48 (_architecture (_uni ))))
		(_signal (_internal M2a ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal btns ~STD_LOGIC_VECTOR{3~downto~0}~13 0 49 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal sig_x ~STD_LOGIC_VECTOR{15~downto~0}~13 0 50 (_architecture (_uni ))))
		(_signal (_internal sig_tank1Angle ~STD_LOGIC_VECTOR{1~downto~0}~13 0 51 (_architecture (_uni ))))
		(_signal (_internal sig_tank2Angle ~STD_LOGIC_VECTOR{1~downto~0}~13 0 51 (_architecture (_uni ))))
		(_signal (_internal sig_tank1_angle_calc ~STD_LOGIC_VECTOR{7~downto~0}~13 0 52 (_architecture (_uni ))))
		(_signal (_internal sig_tank2_angle_calc ~STD_LOGIC_VECTOR{7~downto~0}~13 0 52 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal rom1_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 53 (_architecture (_uni ))))
		(_signal (_internal rom2_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 53 (_architecture (_uni ))))
		(_signal (_internal rom3_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 53 (_architecture (_uni ))))
		(_signal (_internal rom4_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 53 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal rom1_addr ~STD_LOGIC_VECTOR{5~downto~0}~13 0 54 (_architecture (_uni ))))
		(_signal (_internal rom2_addr ~STD_LOGIC_VECTOR{5~downto~0}~13 0 54 (_architecture (_uni ))))
		(_process
			(line__57(_architecture 0 0 57 (_assignment (_simple)(_alias((clr)(btn(3))))(_simpleassign BUF)(_target(25))(_sensitivity(9(3))))))
			(line__238(_architecture 1 0 238 (_assignment (_simple)(_alias((btns)(btn)))(_target(66))(_sensitivity(9)))))
			(line__239(_architecture 2 0 239 (_assignment (_simple)(_alias((ld(0))(sig_a)))(_target(24(0)))(_sensitivity(28)))))
			(line__240(_architecture 3 0 240 (_assignment (_simple)(_alias((ld(1))(sig_b)))(_target(24(1)))(_sensitivity(29)))))
			(line__241(_architecture 4 0 241 (_assignment (_simple)(_alias((ld(2))(sig_start)))(_target(24(2)))(_sensitivity(30)))))
			(line__242(_architecture 5 0 242 (_assignment (_simple)(_alias((ld(3))(sig_sel)))(_target(24(3)))(_sensitivity(31)))))
			(line__243(_architecture 6 0 243 (_assignment (_simple)(_alias((ld(4))(sig_right)))(_target(24(4)))(_sensitivity(32)))))
			(line__244(_architecture 7 0 244 (_assignment (_simple)(_alias((ld(5))(sig_up)))(_target(24(5)))(_sensitivity(34)))))
			(line__245(_architecture 8 0 245 (_assignment (_simple)(_alias((ld(6))(sig_down)))(_target(24(6)))(_sensitivity(35)))))
			(line__246(_architecture 9 0 246 (_assignment (_simple)(_alias((ld(7))(sig_left)))(_target(24(7)))(_sensitivity(33)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . vga_bsprite2a_top 10 -1
	)
)
I 000052 55 4278          1398008633703 screenState
(_unit VHDL (screenstate 0 6 (screenstate 0 22 ))
	(_version vb4)
	(_time 1398008633704 2014.04.20 11:43:53)
	(_source (\./../src/screenState.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code d8db888ad38e8ecedbd9cd82dcdfdbdfdcded9dfdc)
	(_entity
		(_time 1398007199368)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal screenSel ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill1 ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill2 ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill3 ~STD_LOGIC_VECTOR{7~downto~0}~124 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill4 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill5 ~STD_LOGIC_VECTOR{7~downto~0}~128 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal zero ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23 (_architecture (_string \"00000000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal top ~STD_LOGIC_VECTOR{7~downto~0}~132 0 24 (_architecture (_string \"01111111"\))))
		(_type (_internal state 0 25 (_enum1 title_screen game_screen (_to (i 0)(i 1)))))
		(_signal (_internal present_state state 0 26 (_architecture (_uni ))))
		(_signal (_internal next_state state 0 26 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal sig_hill1 ~STD_LOGIC_VECTOR{7~downto~0}~134 0 27 (_architecture (_uni ))))
		(_signal (_internal sig_hill2 ~STD_LOGIC_VECTOR{7~downto~0}~134 0 27 (_architecture (_uni ))))
		(_signal (_internal sig_hill3 ~STD_LOGIC_VECTOR{7~downto~0}~134 0 27 (_architecture (_uni ))))
		(_signal (_internal sig_hill4 ~STD_LOGIC_VECTOR{7~downto~0}~134 0 27 (_architecture (_uni ))))
		(_signal (_internal sig_hill5 ~STD_LOGIC_VECTOR{7~downto~0}~134 0 27 (_architecture (_uni ))))
		(_process
			(line__30(_architecture 0 0 30 (_process (_target(9)(11)(12)(13)(14)(15))(_sensitivity(1)(2)(9)(10)(11)(12)(13)(14)(15))(_dssslsensitivity 2))))
			(c1(_architecture 1 0 73 (_process (_simple)(_target(10))(_sensitivity(9)(0)))))
			(c2(_architecture 2 0 89 (_process (_simple)(_target(3))(_sensitivity(9)))))
			(line__101(_architecture 3 0 101 (_assignment (_simple)(_alias((hill1)(sig_hill1)))(_target(4))(_sensitivity(11)))))
			(line__102(_architecture 4 0 102 (_assignment (_simple)(_alias((hill2)(sig_hill2)))(_target(5))(_sensitivity(12)))))
			(line__103(_architecture 5 0 103 (_assignment (_simple)(_alias((hill3)(sig_hill3)))(_target(6))(_sensitivity(13)))))
			(line__104(_architecture 6 0 104 (_assignment (_simple)(_alias((hill4)(sig_hill4)))(_target(7))(_sensitivity(14)))))
			(line__105(_architecture 7 0 105 (_assignment (_simple)(_alias((hill5)(sig_hill5)))(_target(8))(_sensitivity(15)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . screenState 8 -1
	)
)
I 000052 55 4278          1398008915237 screenState
(_unit VHDL (screenstate 0 6 (screenstate 0 22 ))
	(_version vb4)
	(_time 1398008915238 2014.04.20 11:48:35)
	(_source (\./../src/screenState.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 97999c9893c1c181949682cd939094909391969093)
	(_entity
		(_time 1398007199368)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal screenSel ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill1 ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill2 ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill3 ~STD_LOGIC_VECTOR{7~downto~0}~124 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill4 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill5 ~STD_LOGIC_VECTOR{7~downto~0}~128 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal zero ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23 (_architecture (_string \"00000000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal top ~STD_LOGIC_VECTOR{7~downto~0}~132 0 24 (_architecture (_string \"01111111"\))))
		(_type (_internal state 0 25 (_enum1 title_screen game_screen (_to (i 0)(i 1)))))
		(_signal (_internal present_state state 0 26 (_architecture (_uni ))))
		(_signal (_internal next_state state 0 26 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal sig_hill1 ~STD_LOGIC_VECTOR{7~downto~0}~134 0 27 (_architecture (_uni ))))
		(_signal (_internal sig_hill2 ~STD_LOGIC_VECTOR{7~downto~0}~134 0 27 (_architecture (_uni ))))
		(_signal (_internal sig_hill3 ~STD_LOGIC_VECTOR{7~downto~0}~134 0 27 (_architecture (_uni ))))
		(_signal (_internal sig_hill4 ~STD_LOGIC_VECTOR{7~downto~0}~134 0 27 (_architecture (_uni ))))
		(_signal (_internal sig_hill5 ~STD_LOGIC_VECTOR{7~downto~0}~134 0 27 (_architecture (_uni ))))
		(_process
			(line__30(_architecture 0 0 30 (_process (_target(9)(11)(12)(13)(14)(15))(_sensitivity(1)(2)(9)(10)(11)(12)(13)(14)(15))(_dssslsensitivity 2))))
			(c1(_architecture 1 0 73 (_process (_simple)(_target(10))(_sensitivity(9)(0)))))
			(c2(_architecture 2 0 89 (_process (_simple)(_target(3))(_sensitivity(9)))))
			(line__101(_architecture 3 0 101 (_assignment (_simple)(_alias((hill1)(sig_hill1)))(_target(4))(_sensitivity(11)))))
			(line__102(_architecture 4 0 102 (_assignment (_simple)(_alias((hill2)(sig_hill2)))(_target(5))(_sensitivity(12)))))
			(line__103(_architecture 5 0 103 (_assignment (_simple)(_alias((hill3)(sig_hill3)))(_target(6))(_sensitivity(13)))))
			(line__104(_architecture 6 0 104 (_assignment (_simple)(_alias((hill4)(sig_hill4)))(_target(7))(_sensitivity(14)))))
			(line__105(_architecture 7 0 105 (_assignment (_simple)(_alias((hill5)(sig_hill5)))(_target(8))(_sensitivity(15)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . screenState 8 -1
	)
)
I 000052 55 4278          1398009128537 screenState
(_unit VHDL (screenstate 0 6 (screenstate 0 22 ))
	(_version vb4)
	(_time 1398009128538 2014.04.20 11:52:08)
	(_source (\./../src/screenState.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code cb98c19e9a9d9dddc8cade91cfccc8cccfcdcacccf)
	(_entity
		(_time 1398007199368)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal screenSel ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill1 ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill2 ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill3 ~STD_LOGIC_VECTOR{7~downto~0}~124 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill4 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill5 ~STD_LOGIC_VECTOR{7~downto~0}~128 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal zero ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23 (_architecture (_string \"00000000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal top ~STD_LOGIC_VECTOR{7~downto~0}~132 0 24 (_architecture (_string \"00111111"\))))
		(_type (_internal state 0 25 (_enum1 title_screen game_screen (_to (i 0)(i 1)))))
		(_signal (_internal present_state state 0 26 (_architecture (_uni ))))
		(_signal (_internal next_state state 0 26 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal sig_hill1 ~STD_LOGIC_VECTOR{7~downto~0}~134 0 27 (_architecture (_uni ))))
		(_signal (_internal sig_hill2 ~STD_LOGIC_VECTOR{7~downto~0}~134 0 27 (_architecture (_uni ))))
		(_signal (_internal sig_hill3 ~STD_LOGIC_VECTOR{7~downto~0}~134 0 27 (_architecture (_uni ))))
		(_signal (_internal sig_hill4 ~STD_LOGIC_VECTOR{7~downto~0}~134 0 27 (_architecture (_uni ))))
		(_signal (_internal sig_hill5 ~STD_LOGIC_VECTOR{7~downto~0}~134 0 27 (_architecture (_uni ))))
		(_process
			(line__30(_architecture 0 0 30 (_process (_target(9)(11)(12)(13)(14)(15))(_sensitivity(1)(2)(9)(10)(11)(12)(13)(14)(15))(_dssslsensitivity 2))))
			(c1(_architecture 1 0 73 (_process (_simple)(_target(10))(_sensitivity(9)(0)))))
			(c2(_architecture 2 0 89 (_process (_simple)(_target(3))(_sensitivity(9)))))
			(line__101(_architecture 3 0 101 (_assignment (_simple)(_alias((hill1)(sig_hill1)))(_target(4))(_sensitivity(11)))))
			(line__102(_architecture 4 0 102 (_assignment (_simple)(_alias((hill2)(sig_hill2)))(_target(5))(_sensitivity(12)))))
			(line__103(_architecture 5 0 103 (_assignment (_simple)(_alias((hill3)(sig_hill3)))(_target(6))(_sensitivity(13)))))
			(line__104(_architecture 6 0 104 (_assignment (_simple)(_alias((hill4)(sig_hill4)))(_target(7))(_sensitivity(14)))))
			(line__105(_architecture 7 0 105 (_assignment (_simple)(_alias((hill5)(sig_hill5)))(_target(8))(_sensitivity(15)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . screenState 8 -1
	)
)
I 000058 55 15941         1398009135626 vga_bsprite2a_top
(_unit VHDL (vga_bsprite2a_top 0 5 (vga_bsprite2a_top 0 35 ))
	(_version vb4)
	(_time 1398009135627 2014.04.20 11:52:15)
	(_source (\./../src/vga_bsprite2a_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 85d4868b87d2d090858497ded782858287838c8281)
	(_entity
		(_time 1398008218323)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation U1 0 59 (_entity . clkdiv)
		(_port
			((mclk)(mclk))
			((clr)(clr))
			((clk25)(clk25))
		)
	)
	(_instantiation U2 0 66 (_entity . vga_640x480)
		(_port
			((clk)(clk25))
			((clr)(clr))
			((hsync)(hsync))
			((vsync)(vsync))
			((hc)(hc))
			((vc)(vc))
			((vidon)(vidon))
		)
	)
	(_instantiation U3 0 77 (_entity . vga_bsprite2a)
		(_port
			((vidon)(vidon))
			((tank1Turn)(sig_tank1))
			((tank2Turn)(sig_tank2))
			((hill1)(sig_hill1))
			((hill2)(sig_hill2))
			((hill3)(sig_hill3))
			((hill4)(sig_hill4))
			((hill5)(sig_hill5))
			((tank1Angle)(sig_tank1Angle))
			((tank2Angle)(sig_tank2Angle))
			((tank1_angle)(sig_tank1_angle_calc))
			((tank2_angle)(sig_tank2_angle_calc))
			((aBTN)(sig_gameA))
			((upBTN)(sig_gameUp))
			((downBTN)(sig_gameDown))
			((rightBTN)(sig_gameRight))
			((leftBTN)(sig_gameLeft))
			((hc)(hc))
			((vc)(vc))
			((M1)(M1))
			((M1a)(M1a))
			((M2)(M2))
			((M2a)(M2a))
			((sw)(sw))
			((clk)(mclk))
			((clr)(clr))
			((btn)(btns))
			((rom1_addr)(rom1_addr))
			((rom2_addr)(rom2_addr))
			((red)(sig_gameRed))
			((green)(sig_gameGreen))
			((blue)(sig_gameBlue))
		)
	)
	(_instantiation U4 0 113 (_entity . tank_sprite)
		(_port
			((angle)(sig_tank1Angle))
			((addr)(rom1_addr))
			((M)(M1))
		)
	)
	(_instantiation U4fill 0 120 (_entity . tank_sprite2)
		(_port
			((angle)(sig_tank1Angle))
			((addr)(rom1_addr))
			((M)(M1a))
		)
	)
	(_instantiation U5 0 127 (_entity . tank_sprite)
		(_port
			((angle)(sig_tank2Angle))
			((addr)(rom2_addr))
			((M)(M2))
		)
	)
	(_instantiation U5fill 0 135 (_entity . tank_sprite2)
		(_port
			((angle)(sig_tank2Angle))
			((addr)(rom2_addr))
			((M)(M2a))
		)
	)
	(_instantiation who 0 142 (_entity . whosTurn)
		(_port
			((clr)(clr))
			((clk)(clk25))
			((a)(sig_gameA))
			((start)(sig_gameStart))
			((tank1)(sig_tank1))
			((tank2)(sig_tank2))
		)
	)
	(_instantiation nes 0 152 (_entity . nes_driver)
		(_port
			((clr)(clr))
			((clk25)(clk25))
			((nes_data)(ja1))
			((nes_clk)(ja3))
			((latch)(ja2))
			((a)(sig_a))
			((b)(sig_b))
			((start)(sig_start))
			((sel)(sig_sel))
			((up)(sig_up))
			((down)(sig_down))
			((right)(sig_right))
			((left)(sig_left))
		)
	)
	(_instantiation x7 0 169 (_entity . x7segb)
		(_port
			((x(d_15_8))(sig_tank1_angle_calc))
			((x(d_7_0))(sig_tank2_angle_calc))
			((clk)(mclk))
			((clr)(clr))
			((a_to_g)(a_to_g))
			((an)(an))
			((dp)(dp))
		)
	)
	(_instantiation buttons 0 180 (_entity . buttonMux)
		(_port
			((screenSel)(sig_screenSel))
			((a)(sig_a))
			((b)(sig_b))
			((start)(sig_start))
			((sel)(sig_sel))
			((up)(sig_up))
			((down)(sig_down))
			((right)(sig_right))
			((left)(sig_left))
			((gameA)(sig_gameA))
			((gameB)(sig_gameB))
			((gameStart)(sig_gameStart))
			((gameSel)(sig_gameSel))
			((gameUp)(sig_gameUp))
			((gameDown)(sig_gameDown))
			((gameRight)(sig_gameRight))
			((gameLeft)(sig_gameLeft))
		)
	)
	(_instantiation selector 0 201 (_entity . screenSelector)
		(_port
			((screenSel)(sig_screenSel))
			((titleRed)(sig_titleRed))
			((titleGreen)(sig_titleGreen))
			((titleBlue)(sig_titleBlue))
			((gameRed)(sig_gameRed))
			((gameBlue)(sig_gameBlue))
			((gameGreen)(sig_gameGreen))
			((red)(red))
			((green)(green))
			((blue)(blue))
		)
	)
	(_instantiation screenstate 0 215 (_entity . screenState)
		(_port
			((start)(sig_start))
			((clr)(clr))
			((clk)(mclk))
			((screenSel)(sig_screenSel))
			((hill1)(sig_hill1))
			((hill2)(sig_hill2))
			((hill3)(sig_hill3))
			((hill4)(sig_hill4))
			((hill5)(sig_hill5))
		)
	)
	(_instantiation title 0 228 (_entity . titleScreen)
		(_port
			((vidon)(vidon))
			((hc)(hc))
			((vc)(vc))
			((red)(sig_titleRed))
			((green)(sig_titleGreen))
			((blue)(sig_titleBlue))
		)
	)
	(_object
		(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal aBTN ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal upBTN ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal downBTN ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal rightBTN ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal leftBTN ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal ja1 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal ja2 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_port (_internal ja3 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal sw ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill1 ~STD_LOGIC_VECTOR{7~downto~0}~122 0 18 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill2 ~STD_LOGIC_VECTOR{7~downto~0}~124 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill3 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 20 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill4 ~STD_LOGIC_VECTOR{7~downto~0}~128 0 21 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill5 ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 22 (_entity (_in ))))
		(_port (_internal hsync ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
		(_port (_internal vsync ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~12 0 25 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1212 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~1212 0 26 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~12 0 27 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal a_to_g ~STD_LOGIC_VECTOR{6~downto~0}~12 0 28 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1214 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal an ~STD_LOGIC_VECTOR{3~downto~0}~1214 0 29 (_entity (_out ))))
		(_port (_internal dp ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1216 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ld ~STD_LOGIC_VECTOR{7~downto~0}~1216 0 31 (_entity (_out ))))
		(_signal (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal clk25 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_a ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_b ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_start ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_sel ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_right ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_left ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_up ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_down ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_tank1 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_tank2 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_gameA ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameB ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameStart ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameSel ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameUp ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameDown ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameLeft ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameRight ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_screenSel ~extieee.std_logic_1164.STD_LOGIC 0 41 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal sig_gameRed ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal sig_gameGreen ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal sig_titleRed ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal sig_titleGreen ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal sig_gameBlue ~STD_LOGIC_VECTOR{1~downto~0}~13 0 43 (_architecture (_uni ))))
		(_signal (_internal sig_titleBlue ~STD_LOGIC_VECTOR{1~downto~0}~13 0 43 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal sig_hill1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal sig_hill2 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal sig_hill3 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal sig_hill4 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal sig_hill5 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~13 0 45 (_architecture (_uni ))))
		(_signal (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~13 0 45 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~31}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 31))))))
		(_signal (_internal M1 ~STD_LOGIC_VECTOR{0~to~31}~13 0 46 (_architecture (_uni ))))
		(_signal (_internal M1a ~STD_LOGIC_VECTOR{0~to~31}~13 0 46 (_architecture (_uni ))))
		(_signal (_internal angle1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47 (_architecture (_uni ))))
		(_signal (_internal angle2 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal M2 ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48 (_architecture (_uni ))))
		(_signal (_internal M2a ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal btns ~STD_LOGIC_VECTOR{3~downto~0}~13 0 49 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal sig_x ~STD_LOGIC_VECTOR{15~downto~0}~13 0 50 (_architecture (_uni ))))
		(_signal (_internal sig_tank1Angle ~STD_LOGIC_VECTOR{1~downto~0}~13 0 51 (_architecture (_uni ))))
		(_signal (_internal sig_tank2Angle ~STD_LOGIC_VECTOR{1~downto~0}~13 0 51 (_architecture (_uni ))))
		(_signal (_internal sig_tank1_angle_calc ~STD_LOGIC_VECTOR{7~downto~0}~13 0 52 (_architecture (_uni ))))
		(_signal (_internal sig_tank2_angle_calc ~STD_LOGIC_VECTOR{7~downto~0}~13 0 52 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal rom1_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 53 (_architecture (_uni ))))
		(_signal (_internal rom2_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 53 (_architecture (_uni ))))
		(_signal (_internal rom3_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 53 (_architecture (_uni ))))
		(_signal (_internal rom4_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 53 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal rom1_addr ~STD_LOGIC_VECTOR{5~downto~0}~13 0 54 (_architecture (_uni ))))
		(_signal (_internal rom2_addr ~STD_LOGIC_VECTOR{5~downto~0}~13 0 54 (_architecture (_uni ))))
		(_process
			(line__57(_architecture 0 0 57 (_assignment (_simple)(_alias((clr)(btn(3))))(_simpleassign BUF)(_target(25))(_sensitivity(9(3))))))
			(line__238(_architecture 1 0 238 (_assignment (_simple)(_alias((btns)(btn)))(_target(66))(_sensitivity(9)))))
			(line__239(_architecture 2 0 239 (_assignment (_simple)(_alias((ld(0))(sig_a)))(_target(24(0)))(_sensitivity(28)))))
			(line__240(_architecture 3 0 240 (_assignment (_simple)(_alias((ld(1))(sig_b)))(_target(24(1)))(_sensitivity(29)))))
			(line__241(_architecture 4 0 241 (_assignment (_simple)(_alias((ld(2))(sig_start)))(_target(24(2)))(_sensitivity(30)))))
			(line__242(_architecture 5 0 242 (_assignment (_simple)(_alias((ld(3))(sig_sel)))(_target(24(3)))(_sensitivity(31)))))
			(line__243(_architecture 6 0 243 (_assignment (_simple)(_alias((ld(4))(sig_right)))(_target(24(4)))(_sensitivity(32)))))
			(line__244(_architecture 7 0 244 (_assignment (_simple)(_alias((ld(5))(sig_up)))(_target(24(5)))(_sensitivity(34)))))
			(line__245(_architecture 8 0 245 (_assignment (_simple)(_alias((ld(6))(sig_down)))(_target(24(6)))(_sensitivity(35)))))
			(line__246(_architecture 9 0 246 (_assignment (_simple)(_alias((ld(7))(sig_left)))(_target(24(7)))(_sensitivity(33)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . vga_bsprite2a_top 10 -1
	)
)
I 000052 55 4501          1398010459422 titleScreen
(_unit VHDL (titlescreen 0 5 (titlescreen 0 16 ))
	(_version vb4)
	(_time 1398010459423 2014.04.20 12:14:19)
	(_source (\./../src/titleScreen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 96939a9999c0c680c7c483cdc49095919490939093)
	(_entity
		(_time 1398010447577)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~122 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~31}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 31))))))
		(_port (_internal M ~STD_LOGIC_VECTOR{0~to~31}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal rom_addr4 ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~124 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal hbp ~STD_LOGIC_VECTOR{9~downto~0}~13 0 17 (_architecture (_string \"0010010000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal vbp ~STD_LOGIC_VECTOR{9~downto~0}~132 0 18 (_architecture (_string \"0000011111"\))))
		(_constant (_internal w ~extSTD.STANDARD.INTEGER 0 19 (_architecture ((i 32)))))
		(_constant (_internal h ~extSTD.STANDARD.INTEGER 0 20 (_architecture ((i 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal C1 ~STD_LOGIC_VECTOR{10~downto~0}~13 0 21 (_architecture (_uni ))))
		(_signal (_internal R1 ~STD_LOGIC_VECTOR{10~downto~0}~13 0 21 (_architecture (_uni ))))
		(_signal (_internal rom_addr ~STD_LOGIC_VECTOR{10~downto~0}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal rom_pix ~STD_LOGIC_VECTOR{10~downto~0}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal spriteon ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(line__27(_architecture 0 0 27 (_assignment (_simple)(_target(8)))))
			(line__28(_architecture 1 0 28 (_assignment (_simple)(_target(9)))))
			(line__29(_architecture 2 0 29 (_assignment (_simple)(_target(10))(_sensitivity(9)(2)))))
			(line__30(_architecture 3 0 30 (_assignment (_simple)(_target(11))(_sensitivity(8)(1)))))
			(line__31(_architecture 4 0 31 (_assignment (_simple)(_alias((rom_addr4)(rom_addr(d_3_0))))(_target(4))(_sensitivity(10(d_3_0))))))
			(line__34(_architecture 5 0 34 (_assignment (_simple)(_target(12))(_sensitivity(8)(9)(1)(2)))))
			(line__37(_architecture 6 0 37 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(50463234 33686018 197122 )
		(131586 )
		(514 )
		(197379 )
	)
	(_model . titleScreen 7 -1
	)
)
I 000051 55 5380          1398010698700 title_prom
(_unit VHDL (title_prom 0 5 (title_prom 0 12 ))
	(_version vb4)
	(_time 1398010698701 2014.04.20 12:18:18)
	(_source (\./../src/title_prom.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 4115134349171157104e5418464641464347174715)
	(_entity
		(_time 1398010698698)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~31}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 31))))))
		(_port (_internal M ~STD_LOGIC_VECTOR{0~to~31}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~31}~13 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 31))))))
		(_type (_internal rom_array 0 13 (_array ~STD_LOGIC_VECTOR{0~to~31}~13 ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~rom_array~13 0 14 (_array ~STD_LOGIC_VECTOR{0~to~31}~13 ((_to (i 0)(i 15))))))
		(_constant (_internal rom ~rom_array~13 0 14 (_architecture ((((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))))))
		(_variable (_internal j ~extSTD.STANDARD.INTEGER 0 36 (_process 0 )))
		(_process
			(line__35(_architecture 0 0 35 (_process (_simple)(_target(1))(_sensitivity(0))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . title_prom 1 -1
	)
)
I 000058 55 16323         1398010916420 vga_bsprite2a_top
(_unit VHDL (vga_bsprite2a_top 0 5 (vga_bsprite2a_top 0 35 ))
	(_version vb4)
	(_time 1398010916421 2014.04.20 12:21:56)
	(_source (\./../src/vga_bsprite2a_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b4b1b3e0b7e3e1a1e2b3b6b2a7efe5b3b6b2bdb3b0b2b1)
	(_entity
		(_time 1398008218323)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation U1 0 60 (_entity . clkdiv)
		(_port
			((mclk)(mclk))
			((clr)(clr))
			((clk25)(clk25))
		)
	)
	(_instantiation U2 0 67 (_entity . vga_640x480)
		(_port
			((clk)(clk25))
			((clr)(clr))
			((hsync)(hsync))
			((vsync)(vsync))
			((hc)(hc))
			((vc)(vc))
			((vidon)(vidon))
		)
	)
	(_instantiation U3 0 78 (_entity . vga_bsprite2a)
		(_port
			((vidon)(vidon))
			((tank1Turn)(sig_tank1))
			((tank2Turn)(sig_tank2))
			((hill1)(sig_hill1))
			((hill2)(sig_hill2))
			((hill3)(sig_hill3))
			((hill4)(sig_hill4))
			((hill5)(sig_hill5))
			((tank1Angle)(sig_tank1Angle))
			((tank2Angle)(sig_tank2Angle))
			((tank1_angle)(sig_tank1_angle_calc))
			((tank2_angle)(sig_tank2_angle_calc))
			((aBTN)(sig_gameA))
			((upBTN)(sig_gameUp))
			((downBTN)(sig_gameDown))
			((rightBTN)(sig_gameRight))
			((leftBTN)(sig_gameLeft))
			((hc)(hc))
			((vc)(vc))
			((M1)(M1))
			((M1a)(M1a))
			((M2)(M2))
			((M2a)(M2a))
			((sw)(sw))
			((clk)(mclk))
			((clr)(clr))
			((btn)(btns))
			((rom1_addr)(rom1_addr))
			((rom2_addr)(rom2_addr))
			((red)(sig_gameRed))
			((green)(sig_gameGreen))
			((blue)(sig_gameBlue))
		)
	)
	(_instantiation U4 0 114 (_entity . tank_sprite)
		(_port
			((angle)(sig_tank1Angle))
			((addr)(rom1_addr))
			((M)(M1))
		)
	)
	(_instantiation U4fill 0 121 (_entity . tank_sprite2)
		(_port
			((angle)(sig_tank1Angle))
			((addr)(rom1_addr))
			((M)(M1a))
		)
	)
	(_instantiation U5 0 128 (_entity . tank_sprite)
		(_port
			((angle)(sig_tank2Angle))
			((addr)(rom2_addr))
			((M)(M2))
		)
	)
	(_instantiation U5fill 0 136 (_entity . tank_sprite2)
		(_port
			((angle)(sig_tank2Angle))
			((addr)(rom2_addr))
			((M)(M2a))
		)
	)
	(_instantiation who 0 143 (_entity . whosTurn)
		(_port
			((clr)(clr))
			((clk)(clk25))
			((a)(sig_gameA))
			((start)(sig_gameStart))
			((tank1)(sig_tank1))
			((tank2)(sig_tank2))
		)
	)
	(_instantiation nes 0 153 (_entity . nes_driver)
		(_port
			((clr)(clr))
			((clk25)(clk25))
			((nes_data)(ja1))
			((nes_clk)(ja3))
			((latch)(ja2))
			((a)(sig_a))
			((b)(sig_b))
			((start)(sig_start))
			((sel)(sig_sel))
			((up)(sig_up))
			((down)(sig_down))
			((right)(sig_right))
			((left)(sig_left))
		)
	)
	(_instantiation x7 0 170 (_entity . x7segb)
		(_port
			((x(d_15_8))(sig_tank1_angle_calc))
			((x(d_7_0))(sig_tank2_angle_calc))
			((clk)(mclk))
			((clr)(clr))
			((a_to_g)(a_to_g))
			((an)(an))
			((dp)(dp))
		)
	)
	(_instantiation buttons 0 181 (_entity . buttonMux)
		(_port
			((screenSel)(sig_screenSel))
			((a)(sig_a))
			((b)(sig_b))
			((start)(sig_start))
			((sel)(sig_sel))
			((up)(sig_up))
			((down)(sig_down))
			((right)(sig_right))
			((left)(sig_left))
			((gameA)(sig_gameA))
			((gameB)(sig_gameB))
			((gameStart)(sig_gameStart))
			((gameSel)(sig_gameSel))
			((gameUp)(sig_gameUp))
			((gameDown)(sig_gameDown))
			((gameRight)(sig_gameRight))
			((gameLeft)(sig_gameLeft))
		)
	)
	(_instantiation selector 0 202 (_entity . screenSelector)
		(_port
			((screenSel)(sig_screenSel))
			((titleRed)(sig_titleRed))
			((titleGreen)(sig_titleGreen))
			((titleBlue)(sig_titleBlue))
			((gameRed)(sig_gameRed))
			((gameBlue)(sig_gameBlue))
			((gameGreen)(sig_gameGreen))
			((red)(red))
			((green)(green))
			((blue)(blue))
		)
	)
	(_instantiation screenstate 0 216 (_entity . screenState)
		(_port
			((start)(sig_start))
			((clr)(clr))
			((clk)(mclk))
			((screenSel)(sig_screenSel))
			((hill1)(sig_hill1))
			((hill2)(sig_hill2))
			((hill3)(sig_hill3))
			((hill4)(sig_hill4))
			((hill5)(sig_hill5))
		)
	)
	(_instantiation title 0 229 (_entity . titleScreen)
		(_port
			((vidon)(vidon))
			((hc)(hc))
			((vc)(vc))
			((M)(sig_init_M))
			((rom_addr4)(sig_init_addr))
			((red)(sig_titleRed))
			((green)(sig_titleGreen))
			((blue)(sig_titleBlue))
		)
	)
	(_instantiation title_prom 0 241 (_entity . title_prom)
		(_port
			((addr)(sig_init_addr))
			((M)(sig_init_M))
		)
	)
	(_object
		(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal aBTN ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal upBTN ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal downBTN ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal rightBTN ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal leftBTN ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal ja1 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal ja2 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_port (_internal ja3 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal sw ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill1 ~STD_LOGIC_VECTOR{7~downto~0}~122 0 18 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill2 ~STD_LOGIC_VECTOR{7~downto~0}~124 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill3 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 20 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill4 ~STD_LOGIC_VECTOR{7~downto~0}~128 0 21 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill5 ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 22 (_entity (_in ))))
		(_port (_internal hsync ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
		(_port (_internal vsync ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~12 0 25 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1212 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~1212 0 26 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~12 0 27 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal a_to_g ~STD_LOGIC_VECTOR{6~downto~0}~12 0 28 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1214 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal an ~STD_LOGIC_VECTOR{3~downto~0}~1214 0 29 (_entity (_out ))))
		(_port (_internal dp ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1216 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ld ~STD_LOGIC_VECTOR{7~downto~0}~1216 0 31 (_entity (_out ))))
		(_signal (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal clk25 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_a ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_b ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_start ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_sel ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_right ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_left ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_up ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_down ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_tank1 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_tank2 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_gameA ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameB ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameStart ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameSel ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameUp ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameDown ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameLeft ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameRight ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_screenSel ~extieee.std_logic_1164.STD_LOGIC 0 41 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal sig_gameRed ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal sig_gameGreen ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal sig_titleRed ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal sig_titleGreen ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal sig_gameBlue ~STD_LOGIC_VECTOR{1~downto~0}~13 0 43 (_architecture (_uni ))))
		(_signal (_internal sig_titleBlue ~STD_LOGIC_VECTOR{1~downto~0}~13 0 43 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal sig_hill1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal sig_hill2 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal sig_hill3 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal sig_hill4 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal sig_hill5 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~13 0 45 (_architecture (_uni ))))
		(_signal (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~13 0 45 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~31}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 31))))))
		(_signal (_internal M1 ~STD_LOGIC_VECTOR{0~to~31}~13 0 46 (_architecture (_uni ))))
		(_signal (_internal M1a ~STD_LOGIC_VECTOR{0~to~31}~13 0 46 (_architecture (_uni ))))
		(_signal (_internal sig_init_M ~STD_LOGIC_VECTOR{0~to~31}~13 0 46 (_architecture (_uni ))))
		(_signal (_internal angle1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47 (_architecture (_uni ))))
		(_signal (_internal angle2 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal M2 ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48 (_architecture (_uni ))))
		(_signal (_internal M2a ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal btns ~STD_LOGIC_VECTOR{3~downto~0}~13 0 49 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal sig_x ~STD_LOGIC_VECTOR{15~downto~0}~13 0 50 (_architecture (_uni ))))
		(_signal (_internal sig_tank1Angle ~STD_LOGIC_VECTOR{1~downto~0}~13 0 51 (_architecture (_uni ))))
		(_signal (_internal sig_tank2Angle ~STD_LOGIC_VECTOR{1~downto~0}~13 0 51 (_architecture (_uni ))))
		(_signal (_internal sig_tank1_angle_calc ~STD_LOGIC_VECTOR{7~downto~0}~13 0 52 (_architecture (_uni ))))
		(_signal (_internal sig_tank2_angle_calc ~STD_LOGIC_VECTOR{7~downto~0}~13 0 52 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal rom1_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 53 (_architecture (_uni ))))
		(_signal (_internal rom2_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 53 (_architecture (_uni ))))
		(_signal (_internal rom3_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 53 (_architecture (_uni ))))
		(_signal (_internal rom4_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 53 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal rom1_addr ~STD_LOGIC_VECTOR{5~downto~0}~13 0 54 (_architecture (_uni ))))
		(_signal (_internal rom2_addr ~STD_LOGIC_VECTOR{5~downto~0}~13 0 54 (_architecture (_uni ))))
		(_signal (_internal sig_init_addr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 55 (_architecture (_uni ))))
		(_process
			(line__58(_architecture 0 0 58 (_assignment (_simple)(_alias((clr)(btn(3))))(_simpleassign BUF)(_target(25))(_sensitivity(9(3))))))
			(line__248(_architecture 1 0 248 (_assignment (_simple)(_alias((btns)(btn)))(_target(67))(_sensitivity(9)))))
			(line__249(_architecture 2 0 249 (_assignment (_simple)(_alias((ld(0))(sig_a)))(_target(24(0)))(_sensitivity(28)))))
			(line__250(_architecture 3 0 250 (_assignment (_simple)(_alias((ld(1))(sig_b)))(_target(24(1)))(_sensitivity(29)))))
			(line__251(_architecture 4 0 251 (_assignment (_simple)(_alias((ld(2))(sig_start)))(_target(24(2)))(_sensitivity(30)))))
			(line__252(_architecture 5 0 252 (_assignment (_simple)(_alias((ld(3))(sig_sel)))(_target(24(3)))(_sensitivity(31)))))
			(line__253(_architecture 6 0 253 (_assignment (_simple)(_alias((ld(4))(sig_right)))(_target(24(4)))(_sensitivity(32)))))
			(line__254(_architecture 7 0 254 (_assignment (_simple)(_alias((ld(5))(sig_up)))(_target(24(5)))(_sensitivity(34)))))
			(line__255(_architecture 8 0 255 (_assignment (_simple)(_alias((ld(6))(sig_down)))(_target(24(6)))(_sensitivity(35)))))
			(line__256(_architecture 9 0 256 (_assignment (_simple)(_alias((ld(7))(sig_left)))(_target(24(7)))(_sensitivity(33)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . vga_bsprite2a_top 10 -1
	)
)
I 000052 55 4716          1398011162842 titleScreen
(_unit VHDL (titlescreen 0 5 (titlescreen 0 16 ))
	(_version vb4)
	(_time 1398011162843 2014.04.20 12:26:02)
	(_source (\./../src/titleScreen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 56045655590006400654430d045055515450535053)
	(_entity
		(_time 1398010447577)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~122 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~31}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 31))))))
		(_port (_internal M ~STD_LOGIC_VECTOR{0~to~31}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal rom_addr4 ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~124 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal hbp ~STD_LOGIC_VECTOR{9~downto~0}~13 0 17 (_architecture (_string \"0010010000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal vbp ~STD_LOGIC_VECTOR{9~downto~0}~132 0 18 (_architecture (_string \"0000011111"\))))
		(_constant (_internal w ~extSTD.STANDARD.INTEGER 0 19 (_architecture ((i 32)))))
		(_constant (_internal h ~extSTD.STANDARD.INTEGER 0 20 (_architecture ((i 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal C1 ~STD_LOGIC_VECTOR{10~downto~0}~13 0 21 (_architecture (_uni ))))
		(_signal (_internal R1 ~STD_LOGIC_VECTOR{10~downto~0}~13 0 21 (_architecture (_uni ))))
		(_signal (_internal rom_addr ~STD_LOGIC_VECTOR{10~downto~0}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal rom_pix ~STD_LOGIC_VECTOR{10~downto~0}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal spriteon ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_variable (_internal j ~extSTD.STANDARD.INTEGER 0 38 (_process 6 )))
		(_process
			(line__27(_architecture 0 0 27 (_assignment (_simple)(_target(8)))))
			(line__28(_architecture 1 0 28 (_assignment (_simple)(_target(9)))))
			(line__29(_architecture 2 0 29 (_assignment (_simple)(_target(10))(_sensitivity(9)(2)))))
			(line__30(_architecture 3 0 30 (_assignment (_simple)(_target(11))(_sensitivity(8)(1)))))
			(line__31(_architecture 4 0 31 (_assignment (_simple)(_alias((rom_addr4)(rom_addr(d_3_0))))(_target(4))(_sensitivity(10(d_3_0))))))
			(line__34(_architecture 5 0 34 (_assignment (_simple)(_target(12))(_sensitivity(8)(9)(1)(2)))))
			(line__37(_architecture 6 0 37 (_process (_simple)(_target(13)(14)(15)(5)(6)(7))(_sensitivity(0)(2))(_monitor)(_read(11)(12)(13)(14)(15)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50463234 33686018 197122 )
		(131586 )
		(514 )
	)
	(_model . titleScreen 7 -1
	)
)
I 000058 55 16323         1398011170812 vga_bsprite2a_top
(_unit VHDL (vga_bsprite2a_top 0 5 (vga_bsprite2a_top 0 35 ))
	(_version vb4)
	(_time 1398011170813 2014.04.20 12:26:10)
	(_source (\./../src/vga_bsprite2a_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 6a6d6f6a3c3d3f7f3c6d686c79313b6d686c636d6e6c6f)
	(_entity
		(_time 1398008218323)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation U1 0 60 (_entity . clkdiv)
		(_port
			((mclk)(mclk))
			((clr)(clr))
			((clk25)(clk25))
		)
	)
	(_instantiation U2 0 67 (_entity . vga_640x480)
		(_port
			((clk)(clk25))
			((clr)(clr))
			((hsync)(hsync))
			((vsync)(vsync))
			((hc)(hc))
			((vc)(vc))
			((vidon)(vidon))
		)
	)
	(_instantiation U3 0 78 (_entity . vga_bsprite2a)
		(_port
			((vidon)(vidon))
			((tank1Turn)(sig_tank1))
			((tank2Turn)(sig_tank2))
			((hill1)(sig_hill1))
			((hill2)(sig_hill2))
			((hill3)(sig_hill3))
			((hill4)(sig_hill4))
			((hill5)(sig_hill5))
			((tank1Angle)(sig_tank1Angle))
			((tank2Angle)(sig_tank2Angle))
			((tank1_angle)(sig_tank1_angle_calc))
			((tank2_angle)(sig_tank2_angle_calc))
			((aBTN)(sig_gameA))
			((upBTN)(sig_gameUp))
			((downBTN)(sig_gameDown))
			((rightBTN)(sig_gameRight))
			((leftBTN)(sig_gameLeft))
			((hc)(hc))
			((vc)(vc))
			((M1)(M1))
			((M1a)(M1a))
			((M2)(M2))
			((M2a)(M2a))
			((sw)(sw))
			((clk)(mclk))
			((clr)(clr))
			((btn)(btns))
			((rom1_addr)(rom1_addr))
			((rom2_addr)(rom2_addr))
			((red)(sig_gameRed))
			((green)(sig_gameGreen))
			((blue)(sig_gameBlue))
		)
	)
	(_instantiation U4 0 114 (_entity . tank_sprite)
		(_port
			((angle)(sig_tank1Angle))
			((addr)(rom1_addr))
			((M)(M1))
		)
	)
	(_instantiation U4fill 0 121 (_entity . tank_sprite2)
		(_port
			((angle)(sig_tank1Angle))
			((addr)(rom1_addr))
			((M)(M1a))
		)
	)
	(_instantiation U5 0 128 (_entity . tank_sprite)
		(_port
			((angle)(sig_tank2Angle))
			((addr)(rom2_addr))
			((M)(M2))
		)
	)
	(_instantiation U5fill 0 136 (_entity . tank_sprite2)
		(_port
			((angle)(sig_tank2Angle))
			((addr)(rom2_addr))
			((M)(M2a))
		)
	)
	(_instantiation who 0 143 (_entity . whosTurn)
		(_port
			((clr)(clr))
			((clk)(clk25))
			((a)(sig_gameA))
			((start)(sig_gameStart))
			((tank1)(sig_tank1))
			((tank2)(sig_tank2))
		)
	)
	(_instantiation nes 0 153 (_entity . nes_driver)
		(_port
			((clr)(clr))
			((clk25)(clk25))
			((nes_data)(ja1))
			((nes_clk)(ja3))
			((latch)(ja2))
			((a)(sig_a))
			((b)(sig_b))
			((start)(sig_start))
			((sel)(sig_sel))
			((up)(sig_up))
			((down)(sig_down))
			((right)(sig_right))
			((left)(sig_left))
		)
	)
	(_instantiation x7 0 170 (_entity . x7segb)
		(_port
			((x(d_15_8))(sig_tank1_angle_calc))
			((x(d_7_0))(sig_tank2_angle_calc))
			((clk)(mclk))
			((clr)(clr))
			((a_to_g)(a_to_g))
			((an)(an))
			((dp)(dp))
		)
	)
	(_instantiation buttons 0 181 (_entity . buttonMux)
		(_port
			((screenSel)(sig_screenSel))
			((a)(sig_a))
			((b)(sig_b))
			((start)(sig_start))
			((sel)(sig_sel))
			((up)(sig_up))
			((down)(sig_down))
			((right)(sig_right))
			((left)(sig_left))
			((gameA)(sig_gameA))
			((gameB)(sig_gameB))
			((gameStart)(sig_gameStart))
			((gameSel)(sig_gameSel))
			((gameUp)(sig_gameUp))
			((gameDown)(sig_gameDown))
			((gameRight)(sig_gameRight))
			((gameLeft)(sig_gameLeft))
		)
	)
	(_instantiation selector 0 202 (_entity . screenSelector)
		(_port
			((screenSel)(sig_screenSel))
			((titleRed)(sig_titleRed))
			((titleGreen)(sig_titleGreen))
			((titleBlue)(sig_titleBlue))
			((gameRed)(sig_gameRed))
			((gameBlue)(sig_gameBlue))
			((gameGreen)(sig_gameGreen))
			((red)(red))
			((green)(green))
			((blue)(blue))
		)
	)
	(_instantiation screenstate 0 216 (_entity . screenState)
		(_port
			((start)(sig_start))
			((clr)(clr))
			((clk)(mclk))
			((screenSel)(sig_screenSel))
			((hill1)(sig_hill1))
			((hill2)(sig_hill2))
			((hill3)(sig_hill3))
			((hill4)(sig_hill4))
			((hill5)(sig_hill5))
		)
	)
	(_instantiation title 0 229 (_entity . titleScreen)
		(_port
			((vidon)(vidon))
			((hc)(hc))
			((vc)(vc))
			((M)(sig_init_M))
			((rom_addr4)(sig_init_addr))
			((red)(sig_titleRed))
			((green)(sig_titleGreen))
			((blue)(sig_titleBlue))
		)
	)
	(_instantiation title_prom 0 241 (_entity . title_prom)
		(_port
			((addr)(sig_init_addr))
			((M)(sig_init_M))
		)
	)
	(_object
		(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal aBTN ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal upBTN ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal downBTN ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal rightBTN ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal leftBTN ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal ja1 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal ja2 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_port (_internal ja3 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal sw ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill1 ~STD_LOGIC_VECTOR{7~downto~0}~122 0 18 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill2 ~STD_LOGIC_VECTOR{7~downto~0}~124 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill3 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 20 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill4 ~STD_LOGIC_VECTOR{7~downto~0}~128 0 21 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill5 ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 22 (_entity (_in ))))
		(_port (_internal hsync ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
		(_port (_internal vsync ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~12 0 25 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1212 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~1212 0 26 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~12 0 27 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal a_to_g ~STD_LOGIC_VECTOR{6~downto~0}~12 0 28 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1214 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal an ~STD_LOGIC_VECTOR{3~downto~0}~1214 0 29 (_entity (_out ))))
		(_port (_internal dp ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1216 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ld ~STD_LOGIC_VECTOR{7~downto~0}~1216 0 31 (_entity (_out ))))
		(_signal (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal clk25 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_a ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_b ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_start ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_sel ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_right ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_left ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_up ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_down ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_tank1 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_tank2 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_gameA ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameB ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameStart ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameSel ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameUp ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameDown ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameLeft ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameRight ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_screenSel ~extieee.std_logic_1164.STD_LOGIC 0 41 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal sig_gameRed ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal sig_gameGreen ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal sig_titleRed ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal sig_titleGreen ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal sig_gameBlue ~STD_LOGIC_VECTOR{1~downto~0}~13 0 43 (_architecture (_uni ))))
		(_signal (_internal sig_titleBlue ~STD_LOGIC_VECTOR{1~downto~0}~13 0 43 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal sig_hill1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal sig_hill2 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal sig_hill3 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal sig_hill4 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal sig_hill5 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~13 0 45 (_architecture (_uni ))))
		(_signal (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~13 0 45 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~31}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 31))))))
		(_signal (_internal M1 ~STD_LOGIC_VECTOR{0~to~31}~13 0 46 (_architecture (_uni ))))
		(_signal (_internal M1a ~STD_LOGIC_VECTOR{0~to~31}~13 0 46 (_architecture (_uni ))))
		(_signal (_internal sig_init_M ~STD_LOGIC_VECTOR{0~to~31}~13 0 46 (_architecture (_uni ))))
		(_signal (_internal angle1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47 (_architecture (_uni ))))
		(_signal (_internal angle2 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal M2 ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48 (_architecture (_uni ))))
		(_signal (_internal M2a ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal btns ~STD_LOGIC_VECTOR{3~downto~0}~13 0 49 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal sig_x ~STD_LOGIC_VECTOR{15~downto~0}~13 0 50 (_architecture (_uni ))))
		(_signal (_internal sig_tank1Angle ~STD_LOGIC_VECTOR{1~downto~0}~13 0 51 (_architecture (_uni ))))
		(_signal (_internal sig_tank2Angle ~STD_LOGIC_VECTOR{1~downto~0}~13 0 51 (_architecture (_uni ))))
		(_signal (_internal sig_tank1_angle_calc ~STD_LOGIC_VECTOR{7~downto~0}~13 0 52 (_architecture (_uni ))))
		(_signal (_internal sig_tank2_angle_calc ~STD_LOGIC_VECTOR{7~downto~0}~13 0 52 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal rom1_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 53 (_architecture (_uni ))))
		(_signal (_internal rom2_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 53 (_architecture (_uni ))))
		(_signal (_internal rom3_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 53 (_architecture (_uni ))))
		(_signal (_internal rom4_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 53 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal rom1_addr ~STD_LOGIC_VECTOR{5~downto~0}~13 0 54 (_architecture (_uni ))))
		(_signal (_internal rom2_addr ~STD_LOGIC_VECTOR{5~downto~0}~13 0 54 (_architecture (_uni ))))
		(_signal (_internal sig_init_addr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 55 (_architecture (_uni ))))
		(_process
			(line__58(_architecture 0 0 58 (_assignment (_simple)(_alias((clr)(btn(3))))(_simpleassign BUF)(_target(25))(_sensitivity(9(3))))))
			(line__248(_architecture 1 0 248 (_assignment (_simple)(_alias((btns)(btn)))(_target(67))(_sensitivity(9)))))
			(line__249(_architecture 2 0 249 (_assignment (_simple)(_alias((ld(0))(sig_a)))(_target(24(0)))(_sensitivity(28)))))
			(line__250(_architecture 3 0 250 (_assignment (_simple)(_alias((ld(1))(sig_b)))(_target(24(1)))(_sensitivity(29)))))
			(line__251(_architecture 4 0 251 (_assignment (_simple)(_alias((ld(2))(sig_start)))(_target(24(2)))(_sensitivity(30)))))
			(line__252(_architecture 5 0 252 (_assignment (_simple)(_alias((ld(3))(sig_sel)))(_target(24(3)))(_sensitivity(31)))))
			(line__253(_architecture 6 0 253 (_assignment (_simple)(_alias((ld(4))(sig_right)))(_target(24(4)))(_sensitivity(32)))))
			(line__254(_architecture 7 0 254 (_assignment (_simple)(_alias((ld(5))(sig_up)))(_target(24(5)))(_sensitivity(34)))))
			(line__255(_architecture 8 0 255 (_assignment (_simple)(_alias((ld(6))(sig_down)))(_target(24(6)))(_sensitivity(35)))))
			(line__256(_architecture 9 0 256 (_assignment (_simple)(_alias((ld(7))(sig_left)))(_target(24(7)))(_sensitivity(33)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . vga_bsprite2a_top 10 -1
	)
)
I 000058 55 16322         1398011392829 vga_bsprite2a_top
(_unit VHDL (vga_bsprite2a_top 0 5 (vga_bsprite2a_top 0 35 ))
	(_version vb4)
	(_time 1398011392830 2014.04.20 12:29:52)
	(_source (\./../src/vga_bsprite2a_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code afaeaff8fef8fabaf9a8ada9bcf4fea8ada9a6a8aba9aa)
	(_entity
		(_time 1398008218323)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation U1 0 60 (_entity . clkdiv)
		(_port
			((mclk)(mclk))
			((clr)(clr))
			((clk25)(clk25))
		)
	)
	(_instantiation U2 0 67 (_entity . vga_640x480)
		(_port
			((clk)(clk25))
			((clr)(clr))
			((hsync)(hsync))
			((vsync)(vsync))
			((hc)(hc))
			((vc)(vc))
			((vidon)(vidon))
		)
	)
	(_instantiation U3 0 78 (_entity . vga_bsprite2a)
		(_port
			((vidon)(vidon))
			((tank1Turn)(sig_tank1))
			((tank2Turn)(sig_tank2))
			((hill1)(sig_hill1))
			((hill2)(sig_hill2))
			((hill3)(sig_hill3))
			((hill4)(sig_hill4))
			((hill5)(sig_hill5))
			((tank1Angle)(sig_tank1Angle))
			((tank2Angle)(sig_tank2Angle))
			((tank1_angle)(sig_tank1_angle_calc))
			((tank2_angle)(sig_tank2_angle_calc))
			((aBTN)(sig_gameA))
			((upBTN)(sig_gameUp))
			((downBTN)(sig_gameDown))
			((rightBTN)(sig_gameRight))
			((leftBTN)(sig_gameLeft))
			((hc)(hc))
			((vc)(vc))
			((M1)(M1))
			((M1a)(M1a))
			((M2)(M2))
			((M2a)(M2a))
			((sw)(sw))
			((clk)(mclk))
			((clr)(clr))
			((btn)(btns))
			((rom1_addr)(rom1_addr))
			((rom2_addr)(rom2_addr))
			((red)(sig_gameRed))
			((green)(sig_gameGreen))
			((blue)(sig_gameBlue))
		)
	)
	(_instantiation U4 0 114 (_entity . tank_sprite)
		(_port
			((angle)(sig_tank1Angle))
			((addr)(rom1_addr))
			((M)(M1))
		)
	)
	(_instantiation U4fill 0 121 (_entity . tank_sprite2)
		(_port
			((angle)(sig_tank1Angle))
			((addr)(rom1_addr))
			((M)(M1a))
		)
	)
	(_instantiation U5 0 128 (_entity . tank_sprite)
		(_port
			((angle)(sig_tank2Angle))
			((addr)(rom2_addr))
			((M)(M2))
		)
	)
	(_instantiation U5fill 0 136 (_entity . tank_sprite2)
		(_port
			((angle)(sig_tank2Angle))
			((addr)(rom2_addr))
			((M)(M2a))
		)
	)
	(_instantiation who 0 143 (_entity . whosTurn)
		(_port
			((clr)(clr))
			((clk)(clk25))
			((a)(sig_gameA))
			((start)(sig_gameStart))
			((tank1)(sig_tank1))
			((tank2)(sig_tank2))
		)
	)
	(_instantiation nes 0 153 (_entity . nes_driver)
		(_port
			((clr)(clr))
			((clk25)(clk25))
			((nes_data)(ja1))
			((nes_clk)(ja3))
			((latch)(ja2))
			((a)(sig_a))
			((b)(sig_b))
			((start)(sig_start))
			((sel)(sig_sel))
			((up)(sig_up))
			((down)(sig_down))
			((right)(sig_right))
			((left)(sig_left))
		)
	)
	(_instantiation x7 0 170 (_entity . x7segb)
		(_port
			((x(d_15_8))(sig_tank1_angle_calc))
			((x(d_7_0))(sig_tank2_angle_calc))
			((clk)(mclk))
			((clr)(clr))
			((a_to_g)(a_to_g))
			((an)(an))
			((dp)(dp))
		)
	)
	(_instantiation buttons 0 181 (_entity . buttonMux)
		(_port
			((screenSel)(sig_screenSel))
			((a)(sig_a))
			((b)(sig_b))
			((start)(sig_start))
			((sel)(sig_sel))
			((up)(sig_up))
			((down)(sig_down))
			((right)(sig_right))
			((left)(sig_left))
			((gameA)(sig_gameA))
			((gameB)(sig_gameB))
			((gameStart)(sig_gameStart))
			((gameSel)(sig_gameSel))
			((gameUp)(sig_gameUp))
			((gameDown)(sig_gameDown))
			((gameRight)(sig_gameRight))
			((gameLeft)(sig_gameLeft))
		)
	)
	(_instantiation selector 0 202 (_entity . screenSelector)
		(_port
			((screenSel)(sig_screenSel))
			((titleRed)(sig_titleRed))
			((titleGreen)(sig_titleGreen))
			((titleBlue)(sig_titleBlue))
			((gameRed)(sig_gameRed))
			((gameBlue)(sig_gameBlue))
			((gameGreen)(sig_gameGreen))
			((red)(red))
			((green)(green))
			((blue)(blue))
		)
	)
	(_instantiation screenstate 0 216 (_entity . screenState)
		(_port
			((start)(sig_start))
			((clr)(clr))
			((clk)(mclk))
			((screenSel)(sig_screenSel))
			((hill1)(sig_hill1))
			((hill2)(sig_hill2))
			((hill3)(sig_hill3))
			((hill4)(sig_hill4))
			((hill5)(sig_hill5))
		)
	)
	(_instantiation title 0 229 (_entity . titleScreen)
		(_port
			((vidon)(vidon))
			((hc)(hc))
			((vc)(vc))
			((M)(sig_init_M))
			((rom_addr4)(sig_init_addr))
			((red)(sig_titleRed))
			((green)(sig_titleGreen))
			((blue)(sig_titleBlue))
		)
	)
	(_instantiation title_prom 0 241 (_entity . title_prom)
		(_port
			((addr)(sig_init_addr))
			((M)(sig_init_M))
		)
	)
	(_object
		(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal aBTN ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal upBTN ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal downBTN ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal rightBTN ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal leftBTN ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal ja1 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal ja2 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_port (_internal ja3 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal sw ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill1 ~STD_LOGIC_VECTOR{7~downto~0}~122 0 18 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill2 ~STD_LOGIC_VECTOR{7~downto~0}~124 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill3 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 20 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill4 ~STD_LOGIC_VECTOR{7~downto~0}~128 0 21 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill5 ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 22 (_entity (_in ))))
		(_port (_internal hsync ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
		(_port (_internal vsync ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~12 0 25 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1212 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~1212 0 26 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~12 0 27 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal a_to_g ~STD_LOGIC_VECTOR{6~downto~0}~12 0 28 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1214 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal an ~STD_LOGIC_VECTOR{3~downto~0}~1214 0 29 (_entity (_out ))))
		(_port (_internal dp ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1216 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ld ~STD_LOGIC_VECTOR{7~downto~0}~1216 0 31 (_entity (_out ))))
		(_signal (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal clk25 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_a ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_b ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_start ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_sel ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_right ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_left ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_up ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_down ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_tank1 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_tank2 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_gameA ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameB ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameStart ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameSel ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameUp ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameDown ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameLeft ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameRight ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_screenSel ~extieee.std_logic_1164.STD_LOGIC 0 41 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal sig_gameRed ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal sig_gameGreen ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal sig_titleRed ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal sig_titleGreen ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal sig_gameBlue ~STD_LOGIC_VECTOR{1~downto~0}~13 0 43 (_architecture (_uni ))))
		(_signal (_internal sig_titleBlue ~STD_LOGIC_VECTOR{1~downto~0}~13 0 43 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal sig_hill1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal sig_hill2 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal sig_hill3 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal sig_hill4 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal sig_hill5 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~13 0 45 (_architecture (_uni ))))
		(_signal (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~13 0 45 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~31}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 31))))))
		(_signal (_internal M1 ~STD_LOGIC_VECTOR{0~to~31}~13 0 46 (_architecture (_uni ))))
		(_signal (_internal M1a ~STD_LOGIC_VECTOR{0~to~31}~13 0 46 (_architecture (_uni ))))
		(_signal (_internal sig_init_M ~STD_LOGIC_VECTOR{0~to~31}~13 0 46 (_architecture (_uni ))))
		(_signal (_internal angle1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47 (_architecture (_uni ))))
		(_signal (_internal angle2 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal M2 ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48 (_architecture (_uni ))))
		(_signal (_internal M2a ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal btns ~STD_LOGIC_VECTOR{3~downto~0}~13 0 49 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal sig_x ~STD_LOGIC_VECTOR{15~downto~0}~13 0 50 (_architecture (_uni ))))
		(_signal (_internal sig_tank1Angle ~STD_LOGIC_VECTOR{1~downto~0}~13 0 51 (_architecture (_uni ))))
		(_signal (_internal sig_tank2Angle ~STD_LOGIC_VECTOR{1~downto~0}~13 0 51 (_architecture (_uni ))))
		(_signal (_internal sig_tank1_angle_calc ~STD_LOGIC_VECTOR{7~downto~0}~13 0 52 (_architecture (_uni ))))
		(_signal (_internal sig_tank2_angle_calc ~STD_LOGIC_VECTOR{7~downto~0}~13 0 52 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal rom1_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 53 (_architecture (_uni ))))
		(_signal (_internal rom2_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 53 (_architecture (_uni ))))
		(_signal (_internal rom3_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 53 (_architecture (_uni ))))
		(_signal (_internal rom4_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 53 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal rom1_addr ~STD_LOGIC_VECTOR{5~downto~0}~13 0 54 (_architecture (_uni ))))
		(_signal (_internal rom2_addr ~STD_LOGIC_VECTOR{5~downto~0}~13 0 54 (_architecture (_uni ))))
		(_signal (_internal sig_init_addr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 55 (_architecture (_uni ))))
		(_process
			(line__58(_architecture 0 0 58 (_assignment (_simple)(_alias((clr)(sig_sel)))(_simpleassign BUF)(_target(25))(_sensitivity(31)))))
			(line__248(_architecture 1 0 248 (_assignment (_simple)(_alias((btns)(btn)))(_target(67))(_sensitivity(9)))))
			(line__249(_architecture 2 0 249 (_assignment (_simple)(_alias((ld(0))(sig_a)))(_target(24(0)))(_sensitivity(28)))))
			(line__250(_architecture 3 0 250 (_assignment (_simple)(_alias((ld(1))(sig_b)))(_target(24(1)))(_sensitivity(29)))))
			(line__251(_architecture 4 0 251 (_assignment (_simple)(_alias((ld(2))(sig_start)))(_target(24(2)))(_sensitivity(30)))))
			(line__252(_architecture 5 0 252 (_assignment (_simple)(_alias((ld(3))(sig_sel)))(_target(24(3)))(_sensitivity(31)))))
			(line__253(_architecture 6 0 253 (_assignment (_simple)(_alias((ld(4))(sig_right)))(_target(24(4)))(_sensitivity(32)))))
			(line__254(_architecture 7 0 254 (_assignment (_simple)(_alias((ld(5))(sig_up)))(_target(24(5)))(_sensitivity(34)))))
			(line__255(_architecture 8 0 255 (_assignment (_simple)(_alias((ld(6))(sig_down)))(_target(24(6)))(_sensitivity(35)))))
			(line__256(_architecture 9 0 256 (_assignment (_simple)(_alias((ld(7))(sig_left)))(_target(24(7)))(_sensitivity(33)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . vga_bsprite2a_top 10 -1
	)
)
I 000058 55 16323         1398011949559 vga_bsprite2a_top
(_unit VHDL (vga_bsprite2a_top 0 5 (vga_bsprite2a_top 0 35 ))
	(_version vb4)
	(_time 1398011949560 2014.04.20 12:39:09)
	(_source (\./../src/vga_bsprite2a_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 6f3d6c6f3e383a7a39686d697c343e686d6966686b696a)
	(_entity
		(_time 1398008218323)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation U1 0 60 (_entity . clkdiv)
		(_port
			((mclk)(mclk))
			((clr)(clr))
			((clk25)(clk25))
		)
	)
	(_instantiation U2 0 67 (_entity . vga_640x480)
		(_port
			((clk)(clk25))
			((clr)(clr))
			((hsync)(hsync))
			((vsync)(vsync))
			((hc)(hc))
			((vc)(vc))
			((vidon)(vidon))
		)
	)
	(_instantiation U3 0 78 (_entity . vga_bsprite2a)
		(_port
			((vidon)(vidon))
			((tank1Turn)(sig_tank1))
			((tank2Turn)(sig_tank2))
			((hill1)(sig_hill1))
			((hill2)(sig_hill2))
			((hill3)(sig_hill3))
			((hill4)(sig_hill4))
			((hill5)(sig_hill5))
			((tank1Angle)(sig_tank1Angle))
			((tank2Angle)(sig_tank2Angle))
			((tank1_angle)(sig_tank1_angle_calc))
			((tank2_angle)(sig_tank2_angle_calc))
			((aBTN)(sig_gameA))
			((upBTN)(sig_gameUp))
			((downBTN)(sig_gameDown))
			((rightBTN)(sig_gameRight))
			((leftBTN)(sig_gameLeft))
			((hc)(hc))
			((vc)(vc))
			((M1)(M1))
			((M1a)(M1a))
			((M2)(M2))
			((M2a)(M2a))
			((sw)(sw))
			((clk)(mclk))
			((clr)(clr))
			((btn)(btns))
			((rom1_addr)(rom1_addr))
			((rom2_addr)(rom2_addr))
			((red)(sig_gameRed))
			((green)(sig_gameGreen))
			((blue)(sig_gameBlue))
		)
	)
	(_instantiation U4 0 114 (_entity . tank_sprite)
		(_port
			((angle)(sig_tank1Angle))
			((addr)(rom1_addr))
			((M)(M1))
		)
	)
	(_instantiation U4fill 0 121 (_entity . tank_sprite2)
		(_port
			((angle)(sig_tank1Angle))
			((addr)(rom1_addr))
			((M)(M1a))
		)
	)
	(_instantiation U5 0 128 (_entity . tank_sprite)
		(_port
			((angle)(sig_tank2Angle))
			((addr)(rom2_addr))
			((M)(M2))
		)
	)
	(_instantiation U5fill 0 136 (_entity . tank_sprite2)
		(_port
			((angle)(sig_tank2Angle))
			((addr)(rom2_addr))
			((M)(M2a))
		)
	)
	(_instantiation who 0 143 (_entity . whosTurn)
		(_port
			((clr)(clr))
			((clk)(clk25))
			((a)(sig_gameA))
			((start)(sig_gameStart))
			((tank1)(sig_tank1))
			((tank2)(sig_tank2))
		)
	)
	(_instantiation nes 0 153 (_entity . nes_driver)
		(_port
			((clr)(clr))
			((clk25)(clk25))
			((nes_data)(ja1))
			((nes_clk)(ja3))
			((latch)(ja2))
			((a)(sig_a))
			((b)(sig_b))
			((start)(sig_start))
			((sel)(sig_sel))
			((up)(sig_up))
			((down)(sig_down))
			((right)(sig_right))
			((left)(sig_left))
		)
	)
	(_instantiation x7 0 170 (_entity . x7segb)
		(_port
			((x(d_15_8))(sig_tank1_angle_calc))
			((x(d_7_0))(sig_tank2_angle_calc))
			((clk)(mclk))
			((clr)(clr))
			((a_to_g)(a_to_g))
			((an)(an))
			((dp)(dp))
		)
	)
	(_instantiation buttons 0 181 (_entity . buttonMux)
		(_port
			((screenSel)(sig_screenSel))
			((a)(sig_a))
			((b)(sig_b))
			((start)(sig_start))
			((sel)(sig_sel))
			((up)(sig_up))
			((down)(sig_down))
			((right)(sig_right))
			((left)(sig_left))
			((gameA)(sig_gameA))
			((gameB)(sig_gameB))
			((gameStart)(sig_gameStart))
			((gameSel)(sig_gameSel))
			((gameUp)(sig_gameUp))
			((gameDown)(sig_gameDown))
			((gameRight)(sig_gameRight))
			((gameLeft)(sig_gameLeft))
		)
	)
	(_instantiation selector 0 202 (_entity . screenSelector)
		(_port
			((screenSel)(sig_screenSel))
			((titleRed)(sig_titleRed))
			((titleGreen)(sig_titleGreen))
			((titleBlue)(sig_titleBlue))
			((gameRed)(sig_gameRed))
			((gameBlue)(sig_gameBlue))
			((gameGreen)(sig_gameGreen))
			((red)(red))
			((green)(green))
			((blue)(blue))
		)
	)
	(_instantiation screenstate 0 216 (_entity . screenState)
		(_port
			((start)(sig_start))
			((clr)(clr))
			((clk)(mclk))
			((screenSel)(sig_screenSel))
			((hill1)(sig_hill1))
			((hill2)(sig_hill2))
			((hill3)(sig_hill3))
			((hill4)(sig_hill4))
			((hill5)(sig_hill5))
		)
	)
	(_instantiation title 0 229 (_entity . titleScreen)
		(_port
			((vidon)(vidon))
			((hc)(hc))
			((vc)(vc))
			((M)(sig_init_M))
			((rom_addr4)(sig_init_addr))
			((red)(sig_titleRed))
			((green)(sig_titleGreen))
			((blue)(sig_titleBlue))
		)
	)
	(_instantiation title_prom 0 241 (_entity . title_prom)
		(_port
			((addr)(sig_init_addr))
			((M)(sig_init_M))
		)
	)
	(_object
		(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal aBTN ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal upBTN ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal downBTN ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal rightBTN ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal leftBTN ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal ja1 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal ja2 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_port (_internal ja3 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal sw ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill1 ~STD_LOGIC_VECTOR{7~downto~0}~122 0 18 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill2 ~STD_LOGIC_VECTOR{7~downto~0}~124 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill3 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 20 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill4 ~STD_LOGIC_VECTOR{7~downto~0}~128 0 21 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill5 ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 22 (_entity (_in ))))
		(_port (_internal hsync ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
		(_port (_internal vsync ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~12 0 25 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1212 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~1212 0 26 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~12 0 27 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal a_to_g ~STD_LOGIC_VECTOR{6~downto~0}~12 0 28 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1214 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal an ~STD_LOGIC_VECTOR{3~downto~0}~1214 0 29 (_entity (_out ))))
		(_port (_internal dp ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1216 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ld ~STD_LOGIC_VECTOR{7~downto~0}~1216 0 31 (_entity (_out ))))
		(_signal (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal clk25 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_a ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_b ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_start ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_sel ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_right ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_left ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_up ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_down ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_tank1 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_tank2 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_gameA ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameB ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameStart ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameSel ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameUp ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameDown ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameLeft ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameRight ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_screenSel ~extieee.std_logic_1164.STD_LOGIC 0 41 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal sig_gameRed ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal sig_gameGreen ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal sig_titleRed ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal sig_titleGreen ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal sig_gameBlue ~STD_LOGIC_VECTOR{1~downto~0}~13 0 43 (_architecture (_uni ))))
		(_signal (_internal sig_titleBlue ~STD_LOGIC_VECTOR{1~downto~0}~13 0 43 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal sig_hill1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal sig_hill2 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal sig_hill3 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal sig_hill4 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal sig_hill5 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~13 0 45 (_architecture (_uni ))))
		(_signal (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~13 0 45 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~31}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 31))))))
		(_signal (_internal M1 ~STD_LOGIC_VECTOR{0~to~31}~13 0 46 (_architecture (_uni ))))
		(_signal (_internal M1a ~STD_LOGIC_VECTOR{0~to~31}~13 0 46 (_architecture (_uni ))))
		(_signal (_internal sig_init_M ~STD_LOGIC_VECTOR{0~to~31}~13 0 46 (_architecture (_uni ))))
		(_signal (_internal angle1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47 (_architecture (_uni ))))
		(_signal (_internal angle2 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal M2 ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48 (_architecture (_uni ))))
		(_signal (_internal M2a ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal btns ~STD_LOGIC_VECTOR{3~downto~0}~13 0 49 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal sig_x ~STD_LOGIC_VECTOR{15~downto~0}~13 0 50 (_architecture (_uni ))))
		(_signal (_internal sig_tank1Angle ~STD_LOGIC_VECTOR{1~downto~0}~13 0 51 (_architecture (_uni ))))
		(_signal (_internal sig_tank2Angle ~STD_LOGIC_VECTOR{1~downto~0}~13 0 51 (_architecture (_uni ))))
		(_signal (_internal sig_tank1_angle_calc ~STD_LOGIC_VECTOR{7~downto~0}~13 0 52 (_architecture (_uni ))))
		(_signal (_internal sig_tank2_angle_calc ~STD_LOGIC_VECTOR{7~downto~0}~13 0 52 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal rom1_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 53 (_architecture (_uni ))))
		(_signal (_internal rom2_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 53 (_architecture (_uni ))))
		(_signal (_internal rom3_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 53 (_architecture (_uni ))))
		(_signal (_internal rom4_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 53 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal rom1_addr ~STD_LOGIC_VECTOR{5~downto~0}~13 0 54 (_architecture (_uni ))))
		(_signal (_internal rom2_addr ~STD_LOGIC_VECTOR{5~downto~0}~13 0 54 (_architecture (_uni ))))
		(_signal (_internal sig_init_addr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 55 (_architecture (_uni ))))
		(_process
			(line__58(_architecture 0 0 58 (_assignment (_simple)(_alias((clr)(btn(3))))(_simpleassign BUF)(_target(25))(_sensitivity(9(3))))))
			(line__248(_architecture 1 0 248 (_assignment (_simple)(_alias((btns)(btn)))(_target(67))(_sensitivity(9)))))
			(line__249(_architecture 2 0 249 (_assignment (_simple)(_alias((ld(0))(sig_a)))(_target(24(0)))(_sensitivity(28)))))
			(line__250(_architecture 3 0 250 (_assignment (_simple)(_alias((ld(1))(sig_b)))(_target(24(1)))(_sensitivity(29)))))
			(line__251(_architecture 4 0 251 (_assignment (_simple)(_alias((ld(2))(sig_start)))(_target(24(2)))(_sensitivity(30)))))
			(line__252(_architecture 5 0 252 (_assignment (_simple)(_alias((ld(3))(sig_sel)))(_target(24(3)))(_sensitivity(31)))))
			(line__253(_architecture 6 0 253 (_assignment (_simple)(_alias((ld(4))(sig_right)))(_target(24(4)))(_sensitivity(32)))))
			(line__254(_architecture 7 0 254 (_assignment (_simple)(_alias((ld(5))(sig_up)))(_target(24(5)))(_sensitivity(34)))))
			(line__255(_architecture 8 0 255 (_assignment (_simple)(_alias((ld(6))(sig_down)))(_target(24(6)))(_sensitivity(35)))))
			(line__256(_architecture 9 0 256 (_assignment (_simple)(_alias((ld(7))(sig_left)))(_target(24(7)))(_sensitivity(33)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . vga_bsprite2a_top 10 -1
	)
)
I 000052 55 5159          1398092474415 screenState
(_unit VHDL (screenstate 0 6 (screenstate 0 29 ))
	(_version vb4)
	(_time 1398092474416 2014.04.21 11:01:14)
	(_source (\./../src/screenState.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 1f4a1e184a4949094b4a0a451b181c181b191e181b)
	(_entity
		(_time 1398092412004)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal sel ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal down ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal left ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal right ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in )(_event))))
		(_port (_internal screenSel ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill1 ~STD_LOGIC_VECTOR{7~downto~0}~12 0 19 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill2 ~STD_LOGIC_VECTOR{7~downto~0}~122 0 20 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill3 ~STD_LOGIC_VECTOR{7~downto~0}~124 0 21 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill4 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 22 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill5 ~STD_LOGIC_VECTOR{7~downto~0}~128 0 23 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal zero ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30 (_architecture (_string \"00000000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal top ~STD_LOGIC_VECTOR{7~downto~0}~132 0 31 (_architecture (_string \"00111111"\))))
		(_type (_internal state 0 32 (_enum1 firstup secondup firstdown seconddown firstleft secondleft firstright secondright bdown adown firstupreleased secondupreleased firstdownreleased seconddownreleased firstleftreleased secondleftreleased firstrightreleased secondrightreleased bdownreleased adownreleased title_screen game_screen (_to (i 0)(i 21)))))
		(_signal (_internal present_state state 0 35 (_architecture (_uni ))))
		(_signal (_internal next_state state 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal sig_hill1 ~STD_LOGIC_VECTOR{7~downto~0}~134 0 36 (_architecture (_uni ))))
		(_signal (_internal sig_hill2 ~STD_LOGIC_VECTOR{7~downto~0}~134 0 36 (_architecture (_uni ))))
		(_signal (_internal sig_hill3 ~STD_LOGIC_VECTOR{7~downto~0}~134 0 36 (_architecture (_uni ))))
		(_signal (_internal sig_hill4 ~STD_LOGIC_VECTOR{7~downto~0}~134 0 36 (_architecture (_uni ))))
		(_signal (_internal sig_hill5 ~STD_LOGIC_VECTOR{7~downto~0}~134 0 36 (_architecture (_uni ))))
		(_process
			(line__39(_architecture 0 0 39 (_process (_target(16)(18)(19)(20)(21)(22))(_sensitivity(8)(9)(16)(17)(18)(19)(20)(21)(22))(_dssslsensitivity 2))))
			(c1(_architecture 1 0 82 (_process (_simple)(_target(17))(_sensitivity(16)(0)(1)(2)(3)(4)(5)(6)(7)))))
			(c2(_architecture 2 0 158 (_process (_simple)(_target(10))(_sensitivity(16)))))
			(line__170(_architecture 3 0 170 (_assignment (_simple)(_alias((hill1)(sig_hill1)))(_target(11))(_sensitivity(18)))))
			(line__171(_architecture 4 0 171 (_assignment (_simple)(_alias((hill2)(sig_hill2)))(_target(12))(_sensitivity(19)))))
			(line__172(_architecture 5 0 172 (_assignment (_simple)(_alias((hill3)(sig_hill3)))(_target(13))(_sensitivity(20)))))
			(line__173(_architecture 6 0 173 (_assignment (_simple)(_alias((hill4)(sig_hill4)))(_target(14))(_sensitivity(21)))))
			(line__174(_architecture 7 0 174 (_assignment (_simple)(_alias((hill5)(sig_hill5)))(_target(15))(_sensitivity(22)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . screenState 8 -1
	)
)
I 000058 55 16468         1398092479686 vga_bsprite2a_top
(_unit VHDL (vga_bsprite2a_top 0 5 (vga_bsprite2a_top 0 35 ))
	(_version vb4)
	(_time 1398092479687 2014.04.21 11:01:19)
	(_source (\./../src/vga_bsprite2a_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b8ecb8ecb7efedadeebfbab7abe3e9bfbabeb1bfbcbebd)
	(_entity
		(_time 1398008218323)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation U1 0 60 (_entity . clkdiv)
		(_port
			((mclk)(mclk))
			((clr)(clr))
			((clk25)(clk25))
		)
	)
	(_instantiation U2 0 67 (_entity . vga_640x480)
		(_port
			((clk)(clk25))
			((clr)(clr))
			((hsync)(hsync))
			((vsync)(vsync))
			((hc)(hc))
			((vc)(vc))
			((vidon)(vidon))
		)
	)
	(_instantiation U3 0 78 (_entity . vga_bsprite2a)
		(_port
			((vidon)(vidon))
			((tank1Turn)(sig_tank1))
			((tank2Turn)(sig_tank2))
			((hill1)(sig_hill1))
			((hill2)(sig_hill2))
			((hill3)(sig_hill3))
			((hill4)(sig_hill4))
			((hill5)(sig_hill5))
			((tank1Angle)(sig_tank1Angle))
			((tank2Angle)(sig_tank2Angle))
			((tank1_angle)(sig_tank1_angle_calc))
			((tank2_angle)(sig_tank2_angle_calc))
			((aBTN)(sig_gameA))
			((upBTN)(sig_gameUp))
			((downBTN)(sig_gameDown))
			((rightBTN)(sig_gameRight))
			((leftBTN)(sig_gameLeft))
			((hc)(hc))
			((vc)(vc))
			((M1)(M1))
			((M1a)(M1a))
			((M2)(M2))
			((M2a)(M2a))
			((sw)(sw))
			((clk)(mclk))
			((clr)(clr))
			((btn)(btns))
			((rom1_addr)(rom1_addr))
			((rom2_addr)(rom2_addr))
			((red)(sig_gameRed))
			((green)(sig_gameGreen))
			((blue)(sig_gameBlue))
		)
	)
	(_instantiation U4 0 114 (_entity . tank_sprite)
		(_port
			((angle)(sig_tank1Angle))
			((addr)(rom1_addr))
			((M)(M1))
		)
	)
	(_instantiation U4fill 0 121 (_entity . tank_sprite2)
		(_port
			((angle)(sig_tank1Angle))
			((addr)(rom1_addr))
			((M)(M1a))
		)
	)
	(_instantiation U5 0 128 (_entity . tank_sprite)
		(_port
			((angle)(sig_tank2Angle))
			((addr)(rom2_addr))
			((M)(M2))
		)
	)
	(_instantiation U5fill 0 136 (_entity . tank_sprite2)
		(_port
			((angle)(sig_tank2Angle))
			((addr)(rom2_addr))
			((M)(M2a))
		)
	)
	(_instantiation who 0 143 (_entity . whosTurn)
		(_port
			((clr)(clr))
			((clk)(clk25))
			((a)(sig_gameA))
			((start)(sig_gameStart))
			((tank1)(sig_tank1))
			((tank2)(sig_tank2))
		)
	)
	(_instantiation nes 0 153 (_entity . nes_driver)
		(_port
			((clr)(clr))
			((clk25)(clk25))
			((nes_data)(ja1))
			((nes_clk)(ja3))
			((latch)(ja2))
			((a)(sig_a))
			((b)(sig_b))
			((start)(sig_start))
			((sel)(sig_sel))
			((up)(sig_up))
			((down)(sig_down))
			((right)(sig_right))
			((left)(sig_left))
		)
	)
	(_instantiation x7 0 170 (_entity . x7segb)
		(_port
			((x(d_15_8))(sig_tank1_angle_calc))
			((x(d_7_0))(sig_tank2_angle_calc))
			((clk)(mclk))
			((clr)(clr))
			((a_to_g)(a_to_g))
			((an)(an))
			((dp)(dp))
		)
	)
	(_instantiation buttons 0 181 (_entity . buttonMux)
		(_port
			((screenSel)(sig_screenSel))
			((a)(sig_a))
			((b)(sig_b))
			((start)(sig_start))
			((sel)(sig_sel))
			((up)(sig_up))
			((down)(sig_down))
			((right)(sig_right))
			((left)(sig_left))
			((gameA)(sig_gameA))
			((gameB)(sig_gameB))
			((gameStart)(sig_gameStart))
			((gameSel)(sig_gameSel))
			((gameUp)(sig_gameUp))
			((gameDown)(sig_gameDown))
			((gameRight)(sig_gameRight))
			((gameLeft)(sig_gameLeft))
		)
	)
	(_instantiation selector 0 202 (_entity . screenSelector)
		(_port
			((screenSel)(sig_screenSel))
			((titleRed)(sig_titleRed))
			((titleGreen)(sig_titleGreen))
			((titleBlue)(sig_titleBlue))
			((gameRed)(sig_gameRed))
			((gameBlue)(sig_gameBlue))
			((gameGreen)(sig_gameGreen))
			((red)(red))
			((green)(green))
			((blue)(blue))
		)
	)
	(_instantiation screenstate 0 216 (_entity . screenState)
		(_port
			((start)(sig_start))
			((sel)(sig_sel))
			((up)(sig_up))
			((down)(sig_down))
			((left)(sig_left))
			((right)(sig_right))
			((b)(sig_b))
			((a)(sig_a))
			((clr)(clr))
			((clk)(mclk))
			((screenSel)(sig_screenSel))
			((hill1)(sig_hill1))
			((hill2)(sig_hill2))
			((hill3)(sig_hill3))
			((hill4)(sig_hill4))
			((hill5)(sig_hill5))
		)
	)
	(_instantiation title 0 236 (_entity . titleScreen)
		(_port
			((vidon)(vidon))
			((hc)(hc))
			((vc)(vc))
			((M)(sig_init_M))
			((rom_addr4)(sig_init_addr))
			((red)(sig_titleRed))
			((green)(sig_titleGreen))
			((blue)(sig_titleBlue))
		)
	)
	(_instantiation title_prom 0 248 (_entity . title_prom)
		(_port
			((addr)(sig_init_addr))
			((M)(sig_init_M))
		)
	)
	(_object
		(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal aBTN ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal upBTN ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal downBTN ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal rightBTN ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal leftBTN ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal ja1 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal ja2 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_port (_internal ja3 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal sw ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill1 ~STD_LOGIC_VECTOR{7~downto~0}~122 0 18 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill2 ~STD_LOGIC_VECTOR{7~downto~0}~124 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill3 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 20 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill4 ~STD_LOGIC_VECTOR{7~downto~0}~128 0 21 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill5 ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 22 (_entity (_in ))))
		(_port (_internal hsync ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
		(_port (_internal vsync ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~12 0 25 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1212 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~1212 0 26 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~12 0 27 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal a_to_g ~STD_LOGIC_VECTOR{6~downto~0}~12 0 28 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1214 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal an ~STD_LOGIC_VECTOR{3~downto~0}~1214 0 29 (_entity (_out ))))
		(_port (_internal dp ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1216 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ld ~STD_LOGIC_VECTOR{7~downto~0}~1216 0 31 (_entity (_out ))))
		(_signal (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal clk25 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_a ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_b ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_start ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_sel ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_right ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_left ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_up ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_down ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_tank1 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_tank2 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_gameA ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameB ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameStart ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameSel ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameUp ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameDown ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameLeft ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameRight ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_screenSel ~extieee.std_logic_1164.STD_LOGIC 0 41 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal sig_gameRed ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal sig_gameGreen ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal sig_titleRed ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal sig_titleGreen ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal sig_gameBlue ~STD_LOGIC_VECTOR{1~downto~0}~13 0 43 (_architecture (_uni ))))
		(_signal (_internal sig_titleBlue ~STD_LOGIC_VECTOR{1~downto~0}~13 0 43 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal sig_hill1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal sig_hill2 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal sig_hill3 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal sig_hill4 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal sig_hill5 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~13 0 45 (_architecture (_uni ))))
		(_signal (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~13 0 45 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~31}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 31))))))
		(_signal (_internal M1 ~STD_LOGIC_VECTOR{0~to~31}~13 0 46 (_architecture (_uni ))))
		(_signal (_internal M1a ~STD_LOGIC_VECTOR{0~to~31}~13 0 46 (_architecture (_uni ))))
		(_signal (_internal sig_init_M ~STD_LOGIC_VECTOR{0~to~31}~13 0 46 (_architecture (_uni ))))
		(_signal (_internal angle1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47 (_architecture (_uni ))))
		(_signal (_internal angle2 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal M2 ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48 (_architecture (_uni ))))
		(_signal (_internal M2a ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal btns ~STD_LOGIC_VECTOR{3~downto~0}~13 0 49 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal sig_x ~STD_LOGIC_VECTOR{15~downto~0}~13 0 50 (_architecture (_uni ))))
		(_signal (_internal sig_tank1Angle ~STD_LOGIC_VECTOR{1~downto~0}~13 0 51 (_architecture (_uni ))))
		(_signal (_internal sig_tank2Angle ~STD_LOGIC_VECTOR{1~downto~0}~13 0 51 (_architecture (_uni ))))
		(_signal (_internal sig_tank1_angle_calc ~STD_LOGIC_VECTOR{7~downto~0}~13 0 52 (_architecture (_uni ))))
		(_signal (_internal sig_tank2_angle_calc ~STD_LOGIC_VECTOR{7~downto~0}~13 0 52 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal rom1_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 53 (_architecture (_uni ))))
		(_signal (_internal rom2_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 53 (_architecture (_uni ))))
		(_signal (_internal rom3_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 53 (_architecture (_uni ))))
		(_signal (_internal rom4_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 53 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal rom1_addr ~STD_LOGIC_VECTOR{5~downto~0}~13 0 54 (_architecture (_uni ))))
		(_signal (_internal rom2_addr ~STD_LOGIC_VECTOR{5~downto~0}~13 0 54 (_architecture (_uni ))))
		(_signal (_internal sig_init_addr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 55 (_architecture (_uni ))))
		(_process
			(line__58(_architecture 0 0 58 (_assignment (_simple)(_alias((clr)(btn(3))))(_simpleassign BUF)(_target(25))(_sensitivity(9(3))))))
			(line__255(_architecture 1 0 255 (_assignment (_simple)(_alias((btns)(btn)))(_target(67))(_sensitivity(9)))))
			(line__256(_architecture 2 0 256 (_assignment (_simple)(_alias((ld(0))(sig_a)))(_target(24(0)))(_sensitivity(28)))))
			(line__257(_architecture 3 0 257 (_assignment (_simple)(_alias((ld(1))(sig_b)))(_target(24(1)))(_sensitivity(29)))))
			(line__258(_architecture 4 0 258 (_assignment (_simple)(_alias((ld(2))(sig_start)))(_target(24(2)))(_sensitivity(30)))))
			(line__259(_architecture 5 0 259 (_assignment (_simple)(_alias((ld(3))(sig_sel)))(_target(24(3)))(_sensitivity(31)))))
			(line__260(_architecture 6 0 260 (_assignment (_simple)(_alias((ld(4))(sig_right)))(_target(24(4)))(_sensitivity(32)))))
			(line__261(_architecture 7 0 261 (_assignment (_simple)(_alias((ld(5))(sig_up)))(_target(24(5)))(_sensitivity(34)))))
			(line__262(_architecture 8 0 262 (_assignment (_simple)(_alias((ld(6))(sig_down)))(_target(24(6)))(_sensitivity(35)))))
			(line__263(_architecture 9 0 263 (_assignment (_simple)(_alias((ld(7))(sig_left)))(_target(24(7)))(_sensitivity(33)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . vga_bsprite2a_top 10 -1
	)
)
I 000052 55 5788          1398093223808 screenState
(_unit VHDL (screenstate 0 6 (screenstate 0 30 ))
	(_version vb4)
	(_time 1398093223809 2014.04.21 11:13:43)
	(_source (\./../src/screenState.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 75707774732323632222602f717276727173747271)
	(_entity
		(_time 1398093223805)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal sel ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal down ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal left ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal right ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in )(_event))))
		(_port (_internal screenSel ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal current_state ~STD_LOGIC_VECTOR{7~downto~0}~12 0 19 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill1 ~STD_LOGIC_VECTOR{7~downto~0}~122 0 20 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill2 ~STD_LOGIC_VECTOR{7~downto~0}~124 0 21 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill3 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 22 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill4 ~STD_LOGIC_VECTOR{7~downto~0}~128 0 23 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill5 ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 24 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal zero ~STD_LOGIC_VECTOR{7~downto~0}~13 0 31 (_architecture (_string \"00000000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal top ~STD_LOGIC_VECTOR{7~downto~0}~132 0 32 (_architecture (_string \"00111111"\))))
		(_type (_internal state 0 33 (_enum1 firstup secondup firstdown seconddown firstleft secondleft firstright secondright bdown adown firstupreleased secondupreleased firstdownreleased seconddownreleased firstleftreleased secondleftreleased firstrightreleased secondrightreleased bdownreleased adownreleased title_screen game_screen (_to (i 0)(i 21)))))
		(_signal (_internal present_state state 0 36 (_architecture (_uni ))))
		(_signal (_internal next_state state 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal sig_hill1 ~STD_LOGIC_VECTOR{7~downto~0}~134 0 37 (_architecture (_uni ))))
		(_signal (_internal sig_hill2 ~STD_LOGIC_VECTOR{7~downto~0}~134 0 37 (_architecture (_uni ))))
		(_signal (_internal sig_hill3 ~STD_LOGIC_VECTOR{7~downto~0}~134 0 37 (_architecture (_uni ))))
		(_signal (_internal sig_hill4 ~STD_LOGIC_VECTOR{7~downto~0}~134 0 37 (_architecture (_uni ))))
		(_signal (_internal sig_hill5 ~STD_LOGIC_VECTOR{7~downto~0}~134 0 37 (_architecture (_uni ))))
		(_signal (_internal next_current_state ~STD_LOGIC_VECTOR{7~downto~0}~134 0 38 (_architecture (_uni ))))
		(_process
			(line__41(_architecture 0 0 41 (_process (_target(17)(19)(20)(21)(22)(23)(11))(_sensitivity(8)(9)(17)(18)(19)(20)(21)(22)(23)(24(d_7_0)))(_dssslsensitivity 2))))
			(c1(_architecture 1 0 85 (_process (_simple)(_target(18)(24))(_sensitivity(17)(0)(1)(2)(3)(4)(5)(6)(7)))))
			(c2(_architecture 2 0 172 (_process (_simple)(_target(10))(_sensitivity(17)))))
			(line__184(_architecture 3 0 184 (_assignment (_simple)(_alias((hill1)(sig_hill1)))(_target(12))(_sensitivity(19)))))
			(line__185(_architecture 4 0 185 (_assignment (_simple)(_alias((hill2)(sig_hill2)))(_target(13))(_sensitivity(20)))))
			(line__186(_architecture 5 0 186 (_assignment (_simple)(_alias((hill3)(sig_hill3)))(_target(14))(_sensitivity(21)))))
			(line__187(_architecture 6 0 187 (_assignment (_simple)(_alias((hill4)(sig_hill4)))(_target(15))(_sensitivity(22)))))
			(line__188(_architecture 7 0 188 (_assignment (_simple)(_alias((hill5)(sig_hill5)))(_target(16))(_sensitivity(23)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 50463234 )
		(33686018 33751554 )
		(33686018 50528770 )
		(33686018 33686274 )
		(33686018 50463490 )
		(33686018 33751810 )
		(33686018 50529026 )
		(33686018 33686019 )
		(33686018 50463235 )
		(50463234 33686018 )
		(33686018 33686018 )
	)
	(_model . screenState 8 -1
	)
)
I 000052 55 5788          1398093231185 screenState
(_unit VHDL (screenstate 0 6 (screenstate 0 30 ))
	(_version vb4)
	(_time 1398093231186 2014.04.21 11:13:51)
	(_source (\./../src/screenState.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 47431145431111511010521d434044404341464043)
	(_entity
		(_time 1398093223804)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal sel ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal down ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal left ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal right ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in )(_event))))
		(_port (_internal screenSel ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal current_state ~STD_LOGIC_VECTOR{7~downto~0}~12 0 19 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill1 ~STD_LOGIC_VECTOR{7~downto~0}~122 0 20 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill2 ~STD_LOGIC_VECTOR{7~downto~0}~124 0 21 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill3 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 22 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill4 ~STD_LOGIC_VECTOR{7~downto~0}~128 0 23 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill5 ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 24 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal zero ~STD_LOGIC_VECTOR{7~downto~0}~13 0 31 (_architecture (_string \"00000000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal top ~STD_LOGIC_VECTOR{7~downto~0}~132 0 32 (_architecture (_string \"00111111"\))))
		(_type (_internal state 0 33 (_enum1 firstup secondup firstdown seconddown firstleft secondleft firstright secondright bdown adown firstupreleased secondupreleased firstdownreleased seconddownreleased firstleftreleased secondleftreleased firstrightreleased secondrightreleased bdownreleased adownreleased title_screen game_screen (_to (i 0)(i 21)))))
		(_signal (_internal present_state state 0 36 (_architecture (_uni ))))
		(_signal (_internal next_state state 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal sig_hill1 ~STD_LOGIC_VECTOR{7~downto~0}~134 0 37 (_architecture (_uni ))))
		(_signal (_internal sig_hill2 ~STD_LOGIC_VECTOR{7~downto~0}~134 0 37 (_architecture (_uni ))))
		(_signal (_internal sig_hill3 ~STD_LOGIC_VECTOR{7~downto~0}~134 0 37 (_architecture (_uni ))))
		(_signal (_internal sig_hill4 ~STD_LOGIC_VECTOR{7~downto~0}~134 0 37 (_architecture (_uni ))))
		(_signal (_internal sig_hill5 ~STD_LOGIC_VECTOR{7~downto~0}~134 0 37 (_architecture (_uni ))))
		(_signal (_internal next_current_state ~STD_LOGIC_VECTOR{7~downto~0}~134 0 38 (_architecture (_uni ))))
		(_process
			(line__41(_architecture 0 0 41 (_process (_target(17)(19)(20)(21)(22)(23)(11))(_sensitivity(8)(9)(17)(18)(19)(20)(21)(22)(23)(24(d_7_0)))(_dssslsensitivity 2))))
			(c1(_architecture 1 0 85 (_process (_simple)(_target(18)(24))(_sensitivity(17)(0)(1)(2)(3)(4)(5)(6)(7)))))
			(c2(_architecture 2 0 172 (_process (_simple)(_target(10))(_sensitivity(17)))))
			(line__184(_architecture 3 0 184 (_assignment (_simple)(_alias((hill1)(sig_hill1)))(_target(12))(_sensitivity(19)))))
			(line__185(_architecture 4 0 185 (_assignment (_simple)(_alias((hill2)(sig_hill2)))(_target(13))(_sensitivity(20)))))
			(line__186(_architecture 5 0 186 (_assignment (_simple)(_alias((hill3)(sig_hill3)))(_target(14))(_sensitivity(21)))))
			(line__187(_architecture 6 0 187 (_assignment (_simple)(_alias((hill4)(sig_hill4)))(_target(15))(_sensitivity(22)))))
			(line__188(_architecture 7 0 188 (_assignment (_simple)(_alias((hill5)(sig_hill5)))(_target(16))(_sensitivity(23)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 50463234 )
		(33686018 33751554 )
		(33686018 50528770 )
		(33686018 33686274 )
		(33686018 50463490 )
		(33686018 33751810 )
		(33686018 50529026 )
		(33686018 33686019 )
		(33686018 50463235 )
		(50463234 33686018 )
		(33686018 33686018 )
	)
	(_model . screenState 8 -1
	)
)
I 000058 55 16611         1398093233471 vga_bsprite2a_top
(_unit VHDL (vga_bsprite2a_top 0 5 (vga_bsprite2a_top 0 35 ))
	(_version vb4)
	(_time 1398093233472 2014.04.21 11:13:53)
	(_source (\./../src/vga_bsprite2a_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2d2e2c297e7a78387b2a2f7b3e767c2a2f2b242a292b28)
	(_entity
		(_time 1398008218323)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation U1 0 61 (_entity . clkdiv)
		(_port
			((mclk)(mclk))
			((clr)(clr))
			((clk25)(clk25))
		)
	)
	(_instantiation U2 0 68 (_entity . vga_640x480)
		(_port
			((clk)(clk25))
			((clr)(clr))
			((hsync)(hsync))
			((vsync)(vsync))
			((hc)(hc))
			((vc)(vc))
			((vidon)(vidon))
		)
	)
	(_instantiation U3 0 79 (_entity . vga_bsprite2a)
		(_port
			((vidon)(vidon))
			((tank1Turn)(sig_tank1))
			((tank2Turn)(sig_tank2))
			((hill1)(sig_hill1))
			((hill2)(sig_hill2))
			((hill3)(sig_hill3))
			((hill4)(sig_hill4))
			((hill5)(sig_hill5))
			((tank1Angle)(sig_tank1Angle))
			((tank2Angle)(sig_tank2Angle))
			((tank1_angle)(sig_tank1_angle_calc))
			((tank2_angle)(sig_tank2_angle_calc))
			((aBTN)(sig_gameA))
			((upBTN)(sig_gameUp))
			((downBTN)(sig_gameDown))
			((rightBTN)(sig_gameRight))
			((leftBTN)(sig_gameLeft))
			((hc)(hc))
			((vc)(vc))
			((M1)(M1))
			((M1a)(M1a))
			((M2)(M2))
			((M2a)(M2a))
			((sw)(sw))
			((clk)(mclk))
			((clr)(clr))
			((btn)(btns))
			((rom1_addr)(rom1_addr))
			((rom2_addr)(rom2_addr))
			((red)(sig_gameRed))
			((green)(sig_gameGreen))
			((blue)(sig_gameBlue))
		)
	)
	(_instantiation U4 0 115 (_entity . tank_sprite)
		(_port
			((angle)(sig_tank1Angle))
			((addr)(rom1_addr))
			((M)(M1))
		)
	)
	(_instantiation U4fill 0 122 (_entity . tank_sprite2)
		(_port
			((angle)(sig_tank1Angle))
			((addr)(rom1_addr))
			((M)(M1a))
		)
	)
	(_instantiation U5 0 129 (_entity . tank_sprite)
		(_port
			((angle)(sig_tank2Angle))
			((addr)(rom2_addr))
			((M)(M2))
		)
	)
	(_instantiation U5fill 0 137 (_entity . tank_sprite2)
		(_port
			((angle)(sig_tank2Angle))
			((addr)(rom2_addr))
			((M)(M2a))
		)
	)
	(_instantiation who 0 144 (_entity . whosTurn)
		(_port
			((clr)(clr))
			((clk)(clk25))
			((a)(sig_gameA))
			((start)(sig_gameStart))
			((tank1)(sig_tank1))
			((tank2)(sig_tank2))
		)
	)
	(_instantiation nes 0 154 (_entity . nes_driver)
		(_port
			((clr)(clr))
			((clk25)(clk25))
			((nes_data)(ja1))
			((nes_clk)(ja3))
			((latch)(ja2))
			((a)(sig_a))
			((b)(sig_b))
			((start)(sig_start))
			((sel)(sig_sel))
			((up)(sig_up))
			((down)(sig_down))
			((right)(sig_right))
			((left)(sig_left))
		)
	)
	(_instantiation x7 0 171 (_entity . x7segb)
		(_port
			((x(d_15_8))(sig_tank1_angle_calc))
			((x(d_7_0))(sig_current_state))
			((clk)(mclk))
			((clr)(clr))
			((a_to_g)(a_to_g))
			((an)(an))
			((dp)(dp))
		)
	)
	(_instantiation buttons 0 182 (_entity . buttonMux)
		(_port
			((screenSel)(sig_screenSel))
			((a)(sig_a))
			((b)(sig_b))
			((start)(sig_start))
			((sel)(sig_sel))
			((up)(sig_up))
			((down)(sig_down))
			((right)(sig_right))
			((left)(sig_left))
			((gameA)(sig_gameA))
			((gameB)(sig_gameB))
			((gameStart)(sig_gameStart))
			((gameSel)(sig_gameSel))
			((gameUp)(sig_gameUp))
			((gameDown)(sig_gameDown))
			((gameRight)(sig_gameRight))
			((gameLeft)(sig_gameLeft))
		)
	)
	(_instantiation selector 0 203 (_entity . screenSelector)
		(_port
			((screenSel)(sig_screenSel))
			((titleRed)(sig_titleRed))
			((titleGreen)(sig_titleGreen))
			((titleBlue)(sig_titleBlue))
			((gameRed)(sig_gameRed))
			((gameBlue)(sig_gameBlue))
			((gameGreen)(sig_gameGreen))
			((red)(red))
			((green)(green))
			((blue)(blue))
		)
	)
	(_instantiation screenstate 0 217 (_entity . screenState)
		(_port
			((start)(sig_start))
			((sel)(sig_sel))
			((up)(sig_up))
			((down)(sig_down))
			((left)(sig_left))
			((right)(sig_right))
			((b)(sig_b))
			((a)(sig_a))
			((clr)(clr))
			((clk)(mclk))
			((screenSel)(sig_screenSel))
			((current_state)(sig_current_state))
			((hill1)(sig_hill1))
			((hill2)(sig_hill2))
			((hill3)(sig_hill3))
			((hill4)(sig_hill4))
			((hill5)(sig_hill5))
		)
	)
	(_instantiation title 0 238 (_entity . titleScreen)
		(_port
			((vidon)(vidon))
			((hc)(hc))
			((vc)(vc))
			((M)(sig_init_M))
			((rom_addr4)(sig_init_addr))
			((red)(sig_titleRed))
			((green)(sig_titleGreen))
			((blue)(sig_titleBlue))
		)
	)
	(_instantiation title_prom 0 250 (_entity . title_prom)
		(_port
			((addr)(sig_init_addr))
			((M)(sig_init_M))
		)
	)
	(_object
		(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal aBTN ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal upBTN ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal downBTN ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal rightBTN ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal leftBTN ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal ja1 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal ja2 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_port (_internal ja3 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal sw ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill1 ~STD_LOGIC_VECTOR{7~downto~0}~122 0 18 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill2 ~STD_LOGIC_VECTOR{7~downto~0}~124 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill3 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 20 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill4 ~STD_LOGIC_VECTOR{7~downto~0}~128 0 21 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill5 ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 22 (_entity (_in ))))
		(_port (_internal hsync ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
		(_port (_internal vsync ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~12 0 25 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1212 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~1212 0 26 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~12 0 27 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal a_to_g ~STD_LOGIC_VECTOR{6~downto~0}~12 0 28 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1214 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal an ~STD_LOGIC_VECTOR{3~downto~0}~1214 0 29 (_entity (_out ))))
		(_port (_internal dp ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1216 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ld ~STD_LOGIC_VECTOR{7~downto~0}~1216 0 31 (_entity (_out ))))
		(_signal (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal clk25 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_a ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_b ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_start ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_sel ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_right ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_left ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_up ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_down ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_tank1 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_tank2 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_gameA ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameB ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameStart ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameSel ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameUp ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameDown ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameLeft ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameRight ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_screenSel ~extieee.std_logic_1164.STD_LOGIC 0 41 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal sig_gameRed ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal sig_gameGreen ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal sig_titleRed ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal sig_titleGreen ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal sig_gameBlue ~STD_LOGIC_VECTOR{1~downto~0}~13 0 43 (_architecture (_uni ))))
		(_signal (_internal sig_titleBlue ~STD_LOGIC_VECTOR{1~downto~0}~13 0 43 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal sig_hill1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal sig_hill2 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal sig_hill3 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal sig_hill4 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal sig_hill5 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~13 0 45 (_architecture (_uni ))))
		(_signal (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~13 0 45 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~31}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 31))))))
		(_signal (_internal M1 ~STD_LOGIC_VECTOR{0~to~31}~13 0 46 (_architecture (_uni ))))
		(_signal (_internal M1a ~STD_LOGIC_VECTOR{0~to~31}~13 0 46 (_architecture (_uni ))))
		(_signal (_internal sig_init_M ~STD_LOGIC_VECTOR{0~to~31}~13 0 46 (_architecture (_uni ))))
		(_signal (_internal angle1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47 (_architecture (_uni ))))
		(_signal (_internal angle2 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal M2 ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48 (_architecture (_uni ))))
		(_signal (_internal M2a ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal btns ~STD_LOGIC_VECTOR{3~downto~0}~13 0 49 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal sig_x ~STD_LOGIC_VECTOR{15~downto~0}~13 0 50 (_architecture (_uni ))))
		(_signal (_internal sig_tank1Angle ~STD_LOGIC_VECTOR{1~downto~0}~13 0 51 (_architecture (_uni ))))
		(_signal (_internal sig_tank2Angle ~STD_LOGIC_VECTOR{1~downto~0}~13 0 51 (_architecture (_uni ))))
		(_signal (_internal sig_tank1_angle_calc ~STD_LOGIC_VECTOR{7~downto~0}~13 0 52 (_architecture (_uni ))))
		(_signal (_internal sig_tank2_angle_calc ~STD_LOGIC_VECTOR{7~downto~0}~13 0 52 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal rom1_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 53 (_architecture (_uni ))))
		(_signal (_internal rom2_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 53 (_architecture (_uni ))))
		(_signal (_internal rom3_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 53 (_architecture (_uni ))))
		(_signal (_internal rom4_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 53 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal rom1_addr ~STD_LOGIC_VECTOR{5~downto~0}~13 0 54 (_architecture (_uni ))))
		(_signal (_internal rom2_addr ~STD_LOGIC_VECTOR{5~downto~0}~13 0 54 (_architecture (_uni ))))
		(_signal (_internal sig_init_addr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 55 (_architecture (_uni ))))
		(_signal (_internal sig_current_state ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56 (_architecture (_uni ))))
		(_process
			(line__59(_architecture 0 0 59 (_assignment (_simple)(_alias((clr)(btn(3))))(_simpleassign BUF)(_target(25))(_sensitivity(9(3))))))
			(line__257(_architecture 1 0 257 (_assignment (_simple)(_alias((btns)(btn)))(_target(67))(_sensitivity(9)))))
			(line__258(_architecture 2 0 258 (_assignment (_simple)(_alias((ld(0))(sig_a)))(_target(24(0)))(_sensitivity(28)))))
			(line__259(_architecture 3 0 259 (_assignment (_simple)(_alias((ld(1))(sig_b)))(_target(24(1)))(_sensitivity(29)))))
			(line__260(_architecture 4 0 260 (_assignment (_simple)(_alias((ld(2))(sig_start)))(_target(24(2)))(_sensitivity(30)))))
			(line__261(_architecture 5 0 261 (_assignment (_simple)(_alias((ld(3))(sig_sel)))(_target(24(3)))(_sensitivity(31)))))
			(line__262(_architecture 6 0 262 (_assignment (_simple)(_alias((ld(4))(sig_right)))(_target(24(4)))(_sensitivity(32)))))
			(line__263(_architecture 7 0 263 (_assignment (_simple)(_alias((ld(5))(sig_up)))(_target(24(5)))(_sensitivity(34)))))
			(line__264(_architecture 8 0 264 (_assignment (_simple)(_alias((ld(6))(sig_down)))(_target(24(6)))(_sensitivity(35)))))
			(line__265(_architecture 9 0 265 (_assignment (_simple)(_alias((ld(7))(sig_left)))(_target(24(7)))(_sensitivity(33)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . vga_bsprite2a_top 10 -1
	)
)
I 000051 55 7075          1398093663253 nes_driver
(_unit VHDL (nes_driver 0 5 (nes_driver 0 24 ))
	(_version vb4)
	(_time 1398093663254 2014.04.21 11:21:03)
	(_source (\./../src/nes_driver.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 04565702055253115b02105f57020d030202010306)
	(_entity
		(_time 1398093663205)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal clk25 ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal nes_data ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal nes_clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_port (_internal latch ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal nesBtns ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_entity (_out ))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_port (_internal sel ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_port (_internal down ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_port (_internal right ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
		(_port (_internal left ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
		(_type (_internal state_type 0 26 (_enum1 idle a_state b_state sel_state start_state up_state down_state left_state right_state (_to (i 0)(i 8)))))
		(_signal (_internal state_reg state_type 0 27 (_architecture (_uni ))))
		(_signal (_internal state_next state_type 0 27 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{9~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal counter_reg ~UNSIGNED{9~downto~0}~13 0 28 (_architecture (_uni ))))
		(_signal (_internal counter_next ~UNSIGNED{9~downto~0}~13 0 28 (_architecture (_uni ))))
		(_signal (_internal scalar_reg ~UNSIGNED{9~downto~0}~13 0 29 (_architecture (_uni ))))
		(_signal (_internal scalar_next ~UNSIGNED{9~downto~0}~13 0 29 (_architecture (_uni ))))
		(_signal (_internal a_reg ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal a_next ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal b_reg ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal b_next ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal sel_reg ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal sel_next ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal start_next ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal start_reg ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal up_reg ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal up_next ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal down_reg ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal down_next ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal left_reg ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal left_next ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal right_reg ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_signal (_internal right_next ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_process
			(line__36(_architecture 0 0 36 (_assignment (_simple)(_target(17))(_sensitivity(16)(18)))))
			(line__40(_architecture 1 0 40 (_assignment (_simple)(_target(19))(_sensitivity(18)))))
			(line__42(_architecture 2 0 42 (_process (_target(16)(18))(_sensitivity(0)(1)(17)(19))(_dssslsensitivity 2))))
			(line__54(_architecture 3 0 54 (_process (_target(14))(_sensitivity(0)(1)(15))(_dssslsensitivity 2))))
			(line__63(_architecture 4 0 63 (_process (_simple)(_target(15))(_sensitivity(14)(16)))))
			(line__107(_architecture 5 0 107 (_assignment (_simple)(_target(4))(_sensitivity(16)))))
			(line__110(_architecture 6 0 110 (_assignment (_simple)(_target(3))(_sensitivity(16)))))
			(line__113(_architecture 7 0 113 (_assignment (_simple)(_target(21))(_sensitivity(16)(20)(2)))))
			(line__114(_architecture 8 0 114 (_assignment (_simple)(_target(23))(_sensitivity(16)(22)(2)))))
			(line__115(_architecture 9 0 115 (_assignment (_simple)(_target(25))(_sensitivity(16)(24)(2)))))
			(line__116(_architecture 10 0 116 (_assignment (_simple)(_target(26))(_sensitivity(16)(27)(2)))))
			(line__117(_architecture 11 0 117 (_assignment (_simple)(_target(29))(_sensitivity(16)(28)(2)))))
			(line__118(_architecture 12 0 118 (_assignment (_simple)(_target(31))(_sensitivity(16)(30)(2)))))
			(line__119(_architecture 13 0 119 (_assignment (_simple)(_target(33))(_sensitivity(16)(32)(2)))))
			(line__120(_architecture 14 0 120 (_assignment (_simple)(_target(35))(_sensitivity(16)(34)(2)))))
			(line__122(_architecture 15 0 122 (_process (_target(20)(22)(24)(27)(28)(30)(32)(34))(_sensitivity(1)(21)(23)(25)(26)(29)(31)(33)(35))(_dssslsensitivity 1))))
			(line__136(_architecture 16 0 136 (_assignment (_simple)(_alias((nesBtns(0))(a_reg)))(_target(5(0)))(_sensitivity(20)))))
			(line__137(_architecture 17 0 137 (_assignment (_simple)(_alias((nesBtns(1))(b_reg)))(_target(5(1)))(_sensitivity(22)))))
			(line__138(_architecture 18 0 138 (_assignment (_simple)(_alias((nesBtns(3))(sel_reg)))(_target(5(3)))(_sensitivity(24)))))
			(line__139(_architecture 19 0 139 (_assignment (_simple)(_alias((nesBtns(2))(start_reg)))(_target(5(2)))(_sensitivity(27)))))
			(line__140(_architecture 20 0 140 (_assignment (_simple)(_alias((nesBtns(5))(up_reg)))(_target(5(5)))(_sensitivity(28)))))
			(line__141(_architecture 21 0 141 (_assignment (_simple)(_alias((nesBtns(6))(down_reg)))(_target(5(6)))(_sensitivity(30)))))
			(line__142(_architecture 22 0 142 (_assignment (_simple)(_alias((nesBtns(7))(left_reg)))(_target(5(7)))(_sensitivity(32)))))
			(line__143(_architecture 23 0 143 (_assignment (_simple)(_alias((nesBtns(4))(right_reg)))(_target(5(4)))(_sensitivity(34)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 514 )
		(33686018 33686018 514 )
		(33686018 33686018 514 )
		(33686018 33686018 514 )
	)
	(_model . nes_driver 24 -1
	)
)
I 000052 55 4716          1398093668280 titleScreen
(_unit VHDL (titlescreen 0 5 (titlescreen 0 16 ))
	(_version vb4)
	(_time 1398093668281 2014.04.21 11:21:08)
	(_source (\./../src/titleScreen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code b3e1bee7b9e5e3a5e3b1a6e8e1b5b0b4b1b5b6b5b6)
	(_entity
		(_time 1398010447577)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~122 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~31}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 31))))))
		(_port (_internal M ~STD_LOGIC_VECTOR{0~to~31}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal rom_addr4 ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~124 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal hbp ~STD_LOGIC_VECTOR{9~downto~0}~13 0 17 (_architecture (_string \"0010010000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal vbp ~STD_LOGIC_VECTOR{9~downto~0}~132 0 18 (_architecture (_string \"0000011111"\))))
		(_constant (_internal w ~extSTD.STANDARD.INTEGER 0 19 (_architecture ((i 32)))))
		(_constant (_internal h ~extSTD.STANDARD.INTEGER 0 20 (_architecture ((i 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal C1 ~STD_LOGIC_VECTOR{10~downto~0}~13 0 21 (_architecture (_uni ))))
		(_signal (_internal R1 ~STD_LOGIC_VECTOR{10~downto~0}~13 0 21 (_architecture (_uni ))))
		(_signal (_internal rom_addr ~STD_LOGIC_VECTOR{10~downto~0}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal rom_pix ~STD_LOGIC_VECTOR{10~downto~0}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal spriteon ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_variable (_internal j ~extSTD.STANDARD.INTEGER 0 38 (_process 6 )))
		(_process
			(line__27(_architecture 0 0 27 (_assignment (_simple)(_target(8)))))
			(line__28(_architecture 1 0 28 (_assignment (_simple)(_target(9)))))
			(line__29(_architecture 2 0 29 (_assignment (_simple)(_target(10))(_sensitivity(9)(2)))))
			(line__30(_architecture 3 0 30 (_assignment (_simple)(_target(11))(_sensitivity(8)(1)))))
			(line__31(_architecture 4 0 31 (_assignment (_simple)(_alias((rom_addr4)(rom_addr(d_3_0))))(_target(4))(_sensitivity(10(d_3_0))))))
			(line__34(_architecture 5 0 34 (_assignment (_simple)(_target(12))(_sensitivity(8)(9)(1)(2)))))
			(line__37(_architecture 6 0 37 (_process (_simple)(_target(13)(14)(15)(5)(6)(7))(_sensitivity(0)(2))(_monitor)(_read(11)(12)(13)(14)(15)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50463234 33686018 197122 )
		(131586 )
		(514 )
	)
	(_model . titleScreen 7 -1
	)
)
I 000055 55 2722          1398093771240 screenSelector
(_unit VHDL (screenselector 0 4 (screenselector 0 20 ))
	(_version vb4)
	(_time 1398093771241 2014.04.21 11:22:51)
	(_source (\./../src/screenSelector.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d4d48586d38282c2d3d0c18ed0d3d7d2d1d287d2d1)
	(_entity
		(_time 1398007199542)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal screenSel ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal titleRed ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal titleGreen ~STD_LOGIC_VECTOR{2~downto~0}~122 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal titleBlue ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal gameRed ~STD_LOGIC_VECTOR{2~downto~0}~124 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal gameBlue ~STD_LOGIC_VECTOR{1~downto~0}~126 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~128 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal gameGreen ~STD_LOGIC_VECTOR{2~downto~0}~128 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1210 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~1210 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1212 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~1212 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1214 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~1214 0 15 (_entity (_out ))))
		(_process
			(line__23(_architecture 0 0 23 (_process (_simple)(_target(7)(8)(9))(_sensitivity(0))(_read(1)(2)(3)(4)(5)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . screenSelector 1 -1
	)
)
I 000049 55 1810          1398093777993 debounce
(_unit VHDL (debounce 0 4 (debounce 0 13 ))
	(_version vb4)
	(_time 1398093777994 2014.04.21 11:22:57)
	(_source (\./../src/debounce.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 37383532356061216063226d333134313231333132)
	(_entity
		(_time 1398093777991)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal inp ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6 (_entity (_in ))))
		(_port (_internal cclk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal outp ~STD_LOGIC_VECTOR{7~downto~0}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal delay1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14 (_architecture (_uni ))))
		(_signal (_internal delay2 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14 (_architecture (_uni ))))
		(_signal (_internal delay3 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14 (_architecture (_uni ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_target(4)(5)(6))(_sensitivity(1)(2)(0)(4)(5))(_dssslsensitivity 2))))
			(line__28(_architecture 1 0 28 (_assignment (_simple)(_target(3))(_sensitivity(4)(5)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . debounce 2 -1
	)
)
I 000051 55 5380          1398093782020 title_prom
(_unit VHDL (title_prom 0 5 (title_prom 0 12 ))
	(_version vb4)
	(_time 1398093782021 2014.04.21 11:23:02)
	(_source (\./../src/title_prom.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code efb9eebcb0b9bff9bee0fab6e8e8efe8ede9b9e9bb)
	(_entity
		(_time 1398010698697)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~31}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 31))))))
		(_port (_internal M ~STD_LOGIC_VECTOR{0~to~31}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~31}~13 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 31))))))
		(_type (_internal rom_array 0 13 (_array ~STD_LOGIC_VECTOR{0~to~31}~13 ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~rom_array~13 0 14 (_array ~STD_LOGIC_VECTOR{0~to~31}~13 ((_to (i 0)(i 15))))))
		(_constant (_internal rom ~rom_array~13 0 14 (_architecture ((((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))))))
		(_variable (_internal j ~extSTD.STANDARD.INTEGER 0 36 (_process 0 )))
		(_process
			(line__35(_architecture 0 0 35 (_process (_simple)(_target(1))(_sensitivity(0))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . title_prom 1 -1
	)
)
I 000053 55 1638          1398093839816 ClockDivider
(_unit VHDL (clockdivider 0 5 (clockdivider 0 14 ))
	(_version vb4)
	(_time 1398093839817 2014.04.21 11:23:59)
	(_source (\./../src/ClockDivider.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code b6b8b2e2e3e1b4a0b4e5f4ece3b0bfb1b0b0bfb0b2)
	(_entity
		(_time 1398093839814)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal clk25 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal clk190 ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{23~downto~0}~13 0 16 (_architecture (_uni ))))
		(_process
			(line__19(_architecture 0 0 19 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(4)))))
			(line__28(_architecture 1 0 28 (_assignment (_simple)(_alias((clk25)(q(0))))(_simpleassign BUF)(_target(2))(_sensitivity(4(0))))))
			(line__29(_architecture 2 0 29 (_assignment (_simple)(_alias((clk190)(q(17))))(_simpleassign BUF)(_target(3))(_sensitivity(4(17))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 )
	)
	(_model . ClockDivider 3 -1
	)
)
I 000053 55 1638          1398094123712 ClockDivider
(_unit VHDL (clockdivider 0 5 (clockdivider 0 14 ))
	(_version vb4)
	(_time 1398094123713 2014.04.21 11:28:43)
	(_source (\./../src/ClockDivider.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code b8eae8ece3efbaaebaebfae2edbeb1bfbebeb1bebc)
	(_entity
		(_time 1398093839813)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal clk25 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal clk190 ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{23~downto~0}~13 0 16 (_architecture (_uni ))))
		(_process
			(line__19(_architecture 0 0 19 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(4)))))
			(line__28(_architecture 1 0 28 (_assignment (_simple)(_alias((clk25)(q(0))))(_simpleassign BUF)(_target(2))(_sensitivity(4(0))))))
			(line__29(_architecture 2 0 29 (_assignment (_simple)(_alias((clk190)(q(17))))(_simpleassign BUF)(_target(3))(_sensitivity(4(17))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 )
	)
	(_model . ClockDivider 3 -1
	)
)
I 000047 55 1615          1398094162054 clkdiv
(_unit VHDL (clkdiv 0 6 (clkdiv 0 17 ))
	(_version vb4)
	(_time 1398094162055 2014.04.21 11:29:22)
	(_source (\./../src/clkdiv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 71707070232677677421682a267772772277237775)
	(_entity
		(_time 1398094162052)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal clk25 ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_port (_internal clk190 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{23~downto~0}~13 0 18 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(4)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_alias((clk25)(q(0))))(_simpleassign BUF)(_target(2))(_sensitivity(4(0))))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_alias((clk190)(q(17))))(_simpleassign BUF)(_target(3))(_sensitivity(4(17))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 )
	)
	(_model . clkdiv 3 -1
	)
)
I 000058 55 17022         1398094220107 vga_bsprite2a_top
(_unit VHDL (vga_bsprite2a_top 0 5 (vga_bsprite2a_top 0 35 ))
	(_version vb4)
	(_time 1398094220108 2014.04.21 11:30:20)
	(_source (\./../src/vga_bsprite2a_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 414342434716145417464243521a104643474846454744)
	(_entity
		(_time 1398008218323)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation U1 0 61 (_entity . clkdiv)
		(_port
			((mclk)(mclk))
			((clr)(clr))
			((clk25)(clk25))
			((clk190)(clk190))
		)
	)
	(_instantiation U2 0 69 (_entity . vga_640x480)
		(_port
			((clk)(clk25))
			((clr)(clr))
			((hsync)(hsync))
			((vsync)(vsync))
			((hc)(hc))
			((vc)(vc))
			((vidon)(vidon))
		)
	)
	(_instantiation U3 0 80 (_entity . vga_bsprite2a)
		(_port
			((vidon)(vidon))
			((tank1Turn)(sig_tank1))
			((tank2Turn)(sig_tank2))
			((hill1)(sig_hill1))
			((hill2)(sig_hill2))
			((hill3)(sig_hill3))
			((hill4)(sig_hill4))
			((hill5)(sig_hill5))
			((tank1Angle)(sig_tank1Angle))
			((tank2Angle)(sig_tank2Angle))
			((tank1_angle)(sig_tank1_angle_calc))
			((tank2_angle)(sig_tank2_angle_calc))
			((aBTN)(sig_gameA))
			((upBTN)(sig_gameUp))
			((downBTN)(sig_gameDown))
			((rightBTN)(sig_gameRight))
			((leftBTN)(sig_gameLeft))
			((hc)(hc))
			((vc)(vc))
			((M1)(M1))
			((M1a)(M1a))
			((M2)(M2))
			((M2a)(M2a))
			((sw)(sw))
			((clk)(mclk))
			((clr)(clr))
			((btn)(btns))
			((rom1_addr)(rom1_addr))
			((rom2_addr)(rom2_addr))
			((red)(sig_gameRed))
			((green)(sig_gameGreen))
			((blue)(sig_gameBlue))
		)
	)
	(_instantiation U4 0 116 (_entity . tank_sprite)
		(_port
			((angle)(sig_tank1Angle))
			((addr)(rom1_addr))
			((M)(M1))
		)
	)
	(_instantiation U4fill 0 123 (_entity . tank_sprite2)
		(_port
			((angle)(sig_tank1Angle))
			((addr)(rom1_addr))
			((M)(M1a))
		)
	)
	(_instantiation U5 0 130 (_entity . tank_sprite)
		(_port
			((angle)(sig_tank2Angle))
			((addr)(rom2_addr))
			((M)(M2))
		)
	)
	(_instantiation U5fill 0 138 (_entity . tank_sprite2)
		(_port
			((angle)(sig_tank2Angle))
			((addr)(rom2_addr))
			((M)(M2a))
		)
	)
	(_instantiation who 0 145 (_entity . whosTurn)
		(_port
			((clr)(clr))
			((clk)(clk25))
			((a)(sig_gameA))
			((start)(sig_gameStart))
			((tank1)(sig_tank1))
			((tank2)(sig_tank2))
		)
	)
	(_instantiation nes 0 155 (_entity . nes_driver)
		(_port
			((clr)(clr))
			((clk25)(clk25))
			((nes_data)(ja1))
			((nes_clk)(ja3))
			((latch)(ja2))
			((nesBtns)(sig_nesBtns))
		)
	)
	(_instantiation x7 0 166 (_entity . x7segb)
		(_port
			((x(d_15_8))(sig_tank1_angle_calc))
			((x(d_7_0))(sig_current_state))
			((clk)(mclk))
			((clr)(clr))
			((a_to_g)(a_to_g))
			((an)(an))
			((dp)(dp))
		)
	)
	(_instantiation buttons 0 177 (_entity . buttonMux)
		(_port
			((screenSel)(sig_screenSel))
			((a)(sig_a))
			((b)(sig_b))
			((start)(sig_start))
			((sel)(sig_sel))
			((up)(sig_up))
			((down)(sig_down))
			((right)(sig_right))
			((left)(sig_left))
			((gameA)(sig_gameA))
			((gameB)(sig_gameB))
			((gameStart)(sig_gameStart))
			((gameSel)(sig_gameSel))
			((gameUp)(sig_gameUp))
			((gameDown)(sig_gameDown))
			((gameRight)(sig_gameRight))
			((gameLeft)(sig_gameLeft))
		)
	)
	(_instantiation selector 0 198 (_entity . screenSelector)
		(_port
			((screenSel)(sig_screenSel))
			((titleRed)(sig_titleRed))
			((titleGreen)(sig_titleGreen))
			((titleBlue)(sig_titleBlue))
			((gameRed)(sig_gameRed))
			((gameBlue)(sig_gameBlue))
			((gameGreen)(sig_gameGreen))
			((red)(red))
			((green)(green))
			((blue)(blue))
		)
	)
	(_instantiation screenstate 0 212 (_entity . screenState)
		(_port
			((start)(sig_start))
			((sel)(sig_sel))
			((up)(sig_up))
			((down)(sig_down))
			((left)(sig_left))
			((right)(sig_right))
			((b)(sig_b))
			((a)(sig_a))
			((clr)(clr))
			((clk)(mclk))
			((screenSel)(sig_screenSel))
			((current_state)(sig_current_state))
			((hill1)(sig_hill1))
			((hill2)(sig_hill2))
			((hill3)(sig_hill3))
			((hill4)(sig_hill4))
			((hill5)(sig_hill5))
		)
	)
	(_instantiation title 0 233 (_entity . titleScreen)
		(_port
			((vidon)(vidon))
			((hc)(hc))
			((vc)(vc))
			((M)(sig_init_M))
			((rom_addr4)(sig_init_addr))
			((red)(sig_titleRed))
			((green)(sig_titleGreen))
			((blue)(sig_titleBlue))
		)
	)
	(_instantiation title_prom 0 245 (_entity . title_prom)
		(_port
			((addr)(sig_init_addr))
			((M)(sig_init_M))
		)
	)
	(_instantiation bounce 0 251 (_entity . debounce)
		(_port
			((inp)(sig_nesBtns))
			((cclk)(clk190))
			((clr)(clr))
			((outp(7))(sig_left))
			((outp(6))(sig_down))
			((outp(5))(sig_up))
			((outp(4))(sig_right))
			((outp(3))(sig_sel))
			((outp(2))(sig_start))
			((outp(1))(sig_b))
			((outp(0))(sig_a))
		)
	)
	(_object
		(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal aBTN ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal upBTN ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal downBTN ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal rightBTN ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal leftBTN ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal ja1 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal ja2 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_port (_internal ja3 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal sw ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill1 ~STD_LOGIC_VECTOR{7~downto~0}~122 0 18 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill2 ~STD_LOGIC_VECTOR{7~downto~0}~124 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill3 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 20 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill4 ~STD_LOGIC_VECTOR{7~downto~0}~128 0 21 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill5 ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 22 (_entity (_in ))))
		(_port (_internal hsync ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
		(_port (_internal vsync ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~12 0 25 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1212 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~1212 0 26 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~12 0 27 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal a_to_g ~STD_LOGIC_VECTOR{6~downto~0}~12 0 28 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1214 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal an ~STD_LOGIC_VECTOR{3~downto~0}~1214 0 29 (_entity (_out ))))
		(_port (_internal dp ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1216 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ld ~STD_LOGIC_VECTOR{7~downto~0}~1216 0 31 (_entity (_out ))))
		(_signal (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal clk25 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal clk190 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_a ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_b ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_start ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_sel ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_right ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_left ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_up ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_down ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_tank1 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_tank2 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_gameA ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameB ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameStart ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameSel ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameUp ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameDown ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameLeft ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameRight ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_screenSel ~extieee.std_logic_1164.STD_LOGIC 0 41 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal sig_gameRed ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal sig_gameGreen ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal sig_titleRed ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal sig_titleGreen ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal sig_gameBlue ~STD_LOGIC_VECTOR{1~downto~0}~13 0 43 (_architecture (_uni ))))
		(_signal (_internal sig_titleBlue ~STD_LOGIC_VECTOR{1~downto~0}~13 0 43 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal sig_hill1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal sig_hill2 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal sig_hill3 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal sig_hill4 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal sig_hill5 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~13 0 45 (_architecture (_uni ))))
		(_signal (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~13 0 45 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~31}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 31))))))
		(_signal (_internal M1 ~STD_LOGIC_VECTOR{0~to~31}~13 0 46 (_architecture (_uni ))))
		(_signal (_internal M1a ~STD_LOGIC_VECTOR{0~to~31}~13 0 46 (_architecture (_uni ))))
		(_signal (_internal sig_init_M ~STD_LOGIC_VECTOR{0~to~31}~13 0 46 (_architecture (_uni ))))
		(_signal (_internal angle1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47 (_architecture (_uni ))))
		(_signal (_internal angle2 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal M2 ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48 (_architecture (_uni ))))
		(_signal (_internal M2a ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal btns ~STD_LOGIC_VECTOR{3~downto~0}~13 0 49 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal sig_x ~STD_LOGIC_VECTOR{15~downto~0}~13 0 50 (_architecture (_uni ))))
		(_signal (_internal sig_tank1Angle ~STD_LOGIC_VECTOR{1~downto~0}~13 0 51 (_architecture (_uni ))))
		(_signal (_internal sig_tank2Angle ~STD_LOGIC_VECTOR{1~downto~0}~13 0 51 (_architecture (_uni ))))
		(_signal (_internal sig_tank1_angle_calc ~STD_LOGIC_VECTOR{7~downto~0}~13 0 52 (_architecture (_uni ))))
		(_signal (_internal sig_tank2_angle_calc ~STD_LOGIC_VECTOR{7~downto~0}~13 0 52 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal rom1_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 53 (_architecture (_uni ))))
		(_signal (_internal rom2_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 53 (_architecture (_uni ))))
		(_signal (_internal rom3_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 53 (_architecture (_uni ))))
		(_signal (_internal rom4_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 53 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal rom1_addr ~STD_LOGIC_VECTOR{5~downto~0}~13 0 54 (_architecture (_uni ))))
		(_signal (_internal rom2_addr ~STD_LOGIC_VECTOR{5~downto~0}~13 0 54 (_architecture (_uni ))))
		(_signal (_internal sig_init_addr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 55 (_architecture (_uni ))))
		(_signal (_internal sig_current_state ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56 (_architecture (_uni ))))
		(_signal (_internal sig_nesBtns ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56 (_architecture (_uni ))))
		(_process
			(line__59(_architecture 0 0 59 (_assignment (_simple)(_alias((clr)(btn(3))))(_simpleassign BUF)(_target(25))(_sensitivity(9(3))))))
			(line__268(_architecture 1 0 268 (_assignment (_simple)(_alias((btns)(btn)))(_target(68))(_sensitivity(9)))))
			(line__269(_architecture 2 0 269 (_assignment (_simple)(_alias((ld(0))(sig_a)))(_target(24(0)))(_sensitivity(29)))))
			(line__270(_architecture 3 0 270 (_assignment (_simple)(_alias((ld(1))(sig_b)))(_target(24(1)))(_sensitivity(30)))))
			(line__271(_architecture 4 0 271 (_assignment (_simple)(_alias((ld(2))(sig_start)))(_target(24(2)))(_sensitivity(31)))))
			(line__272(_architecture 5 0 272 (_assignment (_simple)(_alias((ld(3))(sig_sel)))(_target(24(3)))(_sensitivity(32)))))
			(line__273(_architecture 6 0 273 (_assignment (_simple)(_alias((ld(4))(sig_right)))(_target(24(4)))(_sensitivity(33)))))
			(line__274(_architecture 7 0 274 (_assignment (_simple)(_alias((ld(5))(sig_up)))(_target(24(5)))(_sensitivity(35)))))
			(line__275(_architecture 8 0 275 (_assignment (_simple)(_alias((ld(6))(sig_down)))(_target(24(6)))(_sensitivity(36)))))
			(line__276(_architecture 9 0 276 (_assignment (_simple)(_alias((ld(7))(sig_left)))(_target(24(7)))(_sensitivity(34)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . vga_bsprite2a_top 10 -1
	)
)
I 000052 55 5788          1398094814225 screenState
(_unit VHDL (screenstate 0 6 (screenstate 0 30 ))
	(_version vb4)
	(_time 1398094814226 2014.04.21 11:40:14)
	(_source (\./../src/screenState.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 030206050355551554541659070400040705020407)
	(_entity
		(_time 1398093223804)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal sel ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal down ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal left ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal right ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in )(_event))))
		(_port (_internal screenSel ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal current_state ~STD_LOGIC_VECTOR{7~downto~0}~12 0 19 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill1 ~STD_LOGIC_VECTOR{7~downto~0}~122 0 20 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill2 ~STD_LOGIC_VECTOR{7~downto~0}~124 0 21 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill3 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 22 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill4 ~STD_LOGIC_VECTOR{7~downto~0}~128 0 23 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill5 ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 24 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal zero ~STD_LOGIC_VECTOR{7~downto~0}~13 0 31 (_architecture (_string \"00000000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal top ~STD_LOGIC_VECTOR{7~downto~0}~132 0 32 (_architecture (_string \"00111111"\))))
		(_type (_internal state 0 33 (_enum1 firstup secondup firstdown seconddown firstleft secondleft firstright secondright bdown adown firstupreleased secondupreleased firstdownreleased seconddownreleased firstleftreleased secondleftreleased firstrightreleased secondrightreleased bdownreleased adownreleased title_screen game_screen (_to (i 0)(i 21)))))
		(_signal (_internal present_state state 0 36 (_architecture (_uni ))))
		(_signal (_internal next_state state 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal sig_hill1 ~STD_LOGIC_VECTOR{7~downto~0}~134 0 37 (_architecture (_uni ))))
		(_signal (_internal sig_hill2 ~STD_LOGIC_VECTOR{7~downto~0}~134 0 37 (_architecture (_uni ))))
		(_signal (_internal sig_hill3 ~STD_LOGIC_VECTOR{7~downto~0}~134 0 37 (_architecture (_uni ))))
		(_signal (_internal sig_hill4 ~STD_LOGIC_VECTOR{7~downto~0}~134 0 37 (_architecture (_uni ))))
		(_signal (_internal sig_hill5 ~STD_LOGIC_VECTOR{7~downto~0}~134 0 37 (_architecture (_uni ))))
		(_signal (_internal next_current_state ~STD_LOGIC_VECTOR{7~downto~0}~134 0 38 (_architecture (_uni ))))
		(_process
			(line__41(_architecture 0 0 41 (_process (_target(17)(19)(20)(21)(22)(23)(11))(_sensitivity(8)(9)(17)(18)(19)(20)(21)(22)(23)(24(d_7_0)))(_dssslsensitivity 2))))
			(c1(_architecture 1 0 85 (_process (_simple)(_target(18)(24))(_sensitivity(17)(0)(1)(2)(3)(4)(5)(6)(7)))))
			(c2(_architecture 2 0 172 (_process (_simple)(_target(10))(_sensitivity(17)))))
			(line__184(_architecture 3 0 184 (_assignment (_simple)(_alias((hill1)(sig_hill1)))(_target(12))(_sensitivity(19)))))
			(line__185(_architecture 4 0 185 (_assignment (_simple)(_alias((hill2)(sig_hill2)))(_target(13))(_sensitivity(20)))))
			(line__186(_architecture 5 0 186 (_assignment (_simple)(_alias((hill3)(sig_hill3)))(_target(14))(_sensitivity(21)))))
			(line__187(_architecture 6 0 187 (_assignment (_simple)(_alias((hill4)(sig_hill4)))(_target(15))(_sensitivity(22)))))
			(line__188(_architecture 7 0 188 (_assignment (_simple)(_alias((hill5)(sig_hill5)))(_target(16))(_sensitivity(23)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 50463234 )
		(33686018 33751554 )
		(33686018 50528770 )
		(33686018 33686274 )
		(33686018 50463490 )
		(33686018 33751810 )
		(33686018 50529026 )
		(33686018 33686019 )
		(33686018 50463235 )
		(50463234 33686018 )
		(33686018 33686018 )
	)
	(_model . screenState 8 -1
	)
)
I 000052 55 5788          1398094893515 screenState
(_unit VHDL (screenstate 0 6 (screenstate 0 30 ))
	(_version vb4)
	(_time 1398094893516 2014.04.21 11:41:33)
	(_source (\./../src/screenState.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code c3cd9296c39595d59494d699c7c4c0c4c7c5c2c4c7)
	(_entity
		(_time 1398093223804)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal sel ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal down ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal left ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal right ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in )(_event))))
		(_port (_internal screenSel ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal current_state ~STD_LOGIC_VECTOR{7~downto~0}~12 0 19 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill1 ~STD_LOGIC_VECTOR{7~downto~0}~122 0 20 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill2 ~STD_LOGIC_VECTOR{7~downto~0}~124 0 21 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill3 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 22 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill4 ~STD_LOGIC_VECTOR{7~downto~0}~128 0 23 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill5 ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 24 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal zero ~STD_LOGIC_VECTOR{7~downto~0}~13 0 31 (_architecture (_string \"00000000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal top ~STD_LOGIC_VECTOR{7~downto~0}~132 0 32 (_architecture (_string \"00111111"\))))
		(_type (_internal state 0 33 (_enum1 firstup secondup firstdown seconddown firstleft secondleft firstright secondright bdown adown firstupreleased secondupreleased firstdownreleased seconddownreleased firstleftreleased secondleftreleased firstrightreleased secondrightreleased bdownreleased adownreleased title_screen game_screen (_to (i 0)(i 21)))))
		(_signal (_internal present_state state 0 36 (_architecture (_uni ))))
		(_signal (_internal next_state state 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal sig_hill1 ~STD_LOGIC_VECTOR{7~downto~0}~134 0 37 (_architecture (_uni ))))
		(_signal (_internal sig_hill2 ~STD_LOGIC_VECTOR{7~downto~0}~134 0 37 (_architecture (_uni ))))
		(_signal (_internal sig_hill3 ~STD_LOGIC_VECTOR{7~downto~0}~134 0 37 (_architecture (_uni ))))
		(_signal (_internal sig_hill4 ~STD_LOGIC_VECTOR{7~downto~0}~134 0 37 (_architecture (_uni ))))
		(_signal (_internal sig_hill5 ~STD_LOGIC_VECTOR{7~downto~0}~134 0 37 (_architecture (_uni ))))
		(_signal (_internal next_current_state ~STD_LOGIC_VECTOR{7~downto~0}~134 0 38 (_architecture (_uni ))))
		(_process
			(line__41(_architecture 0 0 41 (_process (_target(17)(19)(20)(21)(22)(23)(11))(_sensitivity(8)(9)(17)(18)(19)(20)(21)(22)(23)(24(d_7_0)))(_dssslsensitivity 2))))
			(c1(_architecture 1 0 85 (_process (_simple)(_target(18)(24))(_sensitivity(17)(0)(1)(2)(3)(4)(5)(6)(7)))))
			(c2(_architecture 2 0 172 (_process (_simple)(_target(10))(_sensitivity(17)))))
			(line__184(_architecture 3 0 184 (_assignment (_simple)(_alias((hill1)(sig_hill1)))(_target(12))(_sensitivity(19)))))
			(line__185(_architecture 4 0 185 (_assignment (_simple)(_alias((hill2)(sig_hill2)))(_target(13))(_sensitivity(20)))))
			(line__186(_architecture 5 0 186 (_assignment (_simple)(_alias((hill3)(sig_hill3)))(_target(14))(_sensitivity(21)))))
			(line__187(_architecture 6 0 187 (_assignment (_simple)(_alias((hill4)(sig_hill4)))(_target(15))(_sensitivity(22)))))
			(line__188(_architecture 7 0 188 (_assignment (_simple)(_alias((hill5)(sig_hill5)))(_target(16))(_sensitivity(23)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 50463234 )
		(33686018 33751554 )
		(33686018 50528770 )
		(33686018 33686274 )
		(33686018 50463490 )
		(33686018 33751810 )
		(33686018 50529026 )
		(33686018 33686019 )
		(33686018 50463235 )
		(50463234 33686018 )
		(33686018 33686018 )
	)
	(_model . screenState 8 -1
	)
)
I 000058 55 17022         1398094974380 vga_bsprite2a_top
(_unit VHDL (vga_bsprite2a_top 0 5 (vga_bsprite2a_top 0 35 ))
	(_version vb4)
	(_time 1398094974381 2014.04.21 11:42:54)
	(_source (\./../src/vga_bsprite2a_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9ac99b95cccdcf8fcc9d999889c1cb9d989c939d9e9c9f)
	(_entity
		(_time 1398008218323)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation U1 0 61 (_entity . clkdiv)
		(_port
			((mclk)(mclk))
			((clr)(clr))
			((clk25)(clk25))
			((clk190)(clk190))
		)
	)
	(_instantiation U2 0 69 (_entity . vga_640x480)
		(_port
			((clk)(clk25))
			((clr)(clr))
			((hsync)(hsync))
			((vsync)(vsync))
			((hc)(hc))
			((vc)(vc))
			((vidon)(vidon))
		)
	)
	(_instantiation U3 0 80 (_entity . vga_bsprite2a)
		(_port
			((vidon)(vidon))
			((tank1Turn)(sig_tank1))
			((tank2Turn)(sig_tank2))
			((hill1)(sig_hill1))
			((hill2)(sig_hill2))
			((hill3)(sig_hill3))
			((hill4)(sig_hill4))
			((hill5)(sig_hill5))
			((tank1Angle)(sig_tank1Angle))
			((tank2Angle)(sig_tank2Angle))
			((tank1_angle)(sig_tank1_angle_calc))
			((tank2_angle)(sig_tank2_angle_calc))
			((aBTN)(sig_gameA))
			((upBTN)(sig_gameUp))
			((downBTN)(sig_gameDown))
			((rightBTN)(sig_gameRight))
			((leftBTN)(sig_gameLeft))
			((hc)(hc))
			((vc)(vc))
			((M1)(M1))
			((M1a)(M1a))
			((M2)(M2))
			((M2a)(M2a))
			((sw)(sw))
			((clk)(mclk))
			((clr)(clr))
			((btn)(btns))
			((rom1_addr)(rom1_addr))
			((rom2_addr)(rom2_addr))
			((red)(sig_gameRed))
			((green)(sig_gameGreen))
			((blue)(sig_gameBlue))
		)
	)
	(_instantiation U4 0 116 (_entity . tank_sprite)
		(_port
			((angle)(sig_tank1Angle))
			((addr)(rom1_addr))
			((M)(M1))
		)
	)
	(_instantiation U4fill 0 123 (_entity . tank_sprite2)
		(_port
			((angle)(sig_tank1Angle))
			((addr)(rom1_addr))
			((M)(M1a))
		)
	)
	(_instantiation U5 0 130 (_entity . tank_sprite)
		(_port
			((angle)(sig_tank2Angle))
			((addr)(rom2_addr))
			((M)(M2))
		)
	)
	(_instantiation U5fill 0 138 (_entity . tank_sprite2)
		(_port
			((angle)(sig_tank2Angle))
			((addr)(rom2_addr))
			((M)(M2a))
		)
	)
	(_instantiation who 0 145 (_entity . whosTurn)
		(_port
			((clr)(clr))
			((clk)(clk25))
			((a)(sig_gameA))
			((start)(sig_gameStart))
			((tank1)(sig_tank1))
			((tank2)(sig_tank2))
		)
	)
	(_instantiation nes 0 155 (_entity . nes_driver)
		(_port
			((clr)(clr))
			((clk25)(clk25))
			((nes_data)(ja1))
			((nes_clk)(ja3))
			((latch)(ja2))
			((nesBtns)(sig_nesBtns))
		)
	)
	(_instantiation x7 0 166 (_entity . x7segb)
		(_port
			((x(d_15_8))(sig_tank1_angle_calc))
			((x(d_7_0))(sig_current_state))
			((clk)(mclk))
			((clr)(clr))
			((a_to_g)(a_to_g))
			((an)(an))
			((dp)(dp))
		)
	)
	(_instantiation buttons 0 177 (_entity . buttonMux)
		(_port
			((screenSel)(sig_screenSel))
			((a)(sig_a))
			((b)(sig_b))
			((start)(sig_start))
			((sel)(sig_sel))
			((up)(sig_up))
			((down)(sig_down))
			((right)(sig_right))
			((left)(sig_left))
			((gameA)(sig_gameA))
			((gameB)(sig_gameB))
			((gameStart)(sig_gameStart))
			((gameSel)(sig_gameSel))
			((gameUp)(sig_gameUp))
			((gameDown)(sig_gameDown))
			((gameRight)(sig_gameRight))
			((gameLeft)(sig_gameLeft))
		)
	)
	(_instantiation selector 0 198 (_entity . screenSelector)
		(_port
			((screenSel)(sig_screenSel))
			((titleRed)(sig_titleRed))
			((titleGreen)(sig_titleGreen))
			((titleBlue)(sig_titleBlue))
			((gameRed)(sig_gameRed))
			((gameBlue)(sig_gameBlue))
			((gameGreen)(sig_gameGreen))
			((red)(red))
			((green)(green))
			((blue)(blue))
		)
	)
	(_instantiation screenstate 0 212 (_entity . screenState)
		(_port
			((start)(sig_start))
			((sel)(sig_sel))
			((up)(sig_up))
			((down)(sig_down))
			((left)(sig_left))
			((right)(sig_right))
			((b)(sig_b))
			((a)(sig_a))
			((clr)(clr))
			((clk)(mclk))
			((screenSel)(sig_screenSel))
			((current_state)(sig_current_state))
			((hill1)(sig_hill1))
			((hill2)(sig_hill2))
			((hill3)(sig_hill3))
			((hill4)(sig_hill4))
			((hill5)(sig_hill5))
		)
	)
	(_instantiation title 0 233 (_entity . titleScreen)
		(_port
			((vidon)(vidon))
			((hc)(hc))
			((vc)(vc))
			((M)(sig_init_M))
			((rom_addr4)(sig_init_addr))
			((red)(sig_titleRed))
			((green)(sig_titleGreen))
			((blue)(sig_titleBlue))
		)
	)
	(_instantiation title_prom 0 245 (_entity . title_prom)
		(_port
			((addr)(sig_init_addr))
			((M)(sig_init_M))
		)
	)
	(_instantiation bounce 0 251 (_entity . debounce)
		(_port
			((inp)(sig_nesBtns))
			((cclk)(clk190))
			((clr)(clr))
			((outp(7))(sig_left))
			((outp(6))(sig_down))
			((outp(5))(sig_up))
			((outp(4))(sig_right))
			((outp(3))(sig_sel))
			((outp(2))(sig_start))
			((outp(1))(sig_b))
			((outp(0))(sig_a))
		)
	)
	(_object
		(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal aBTN ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal upBTN ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal downBTN ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal rightBTN ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal leftBTN ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal ja1 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal ja2 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_port (_internal ja3 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal sw ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill1 ~STD_LOGIC_VECTOR{7~downto~0}~122 0 18 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill2 ~STD_LOGIC_VECTOR{7~downto~0}~124 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill3 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 20 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill4 ~STD_LOGIC_VECTOR{7~downto~0}~128 0 21 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill5 ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 22 (_entity (_in ))))
		(_port (_internal hsync ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
		(_port (_internal vsync ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~12 0 25 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1212 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~1212 0 26 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~12 0 27 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal a_to_g ~STD_LOGIC_VECTOR{6~downto~0}~12 0 28 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1214 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal an ~STD_LOGIC_VECTOR{3~downto~0}~1214 0 29 (_entity (_out ))))
		(_port (_internal dp ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1216 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ld ~STD_LOGIC_VECTOR{7~downto~0}~1216 0 31 (_entity (_out ))))
		(_signal (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal clk25 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal clk190 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_a ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_b ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_start ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_sel ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_right ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_left ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_up ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_down ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_tank1 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_tank2 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_gameA ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameB ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameStart ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameSel ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameUp ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameDown ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameLeft ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameRight ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_screenSel ~extieee.std_logic_1164.STD_LOGIC 0 41 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal sig_gameRed ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal sig_gameGreen ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal sig_titleRed ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal sig_titleGreen ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal sig_gameBlue ~STD_LOGIC_VECTOR{1~downto~0}~13 0 43 (_architecture (_uni ))))
		(_signal (_internal sig_titleBlue ~STD_LOGIC_VECTOR{1~downto~0}~13 0 43 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal sig_hill1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal sig_hill2 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal sig_hill3 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal sig_hill4 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal sig_hill5 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~13 0 45 (_architecture (_uni ))))
		(_signal (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~13 0 45 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~31}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 31))))))
		(_signal (_internal M1 ~STD_LOGIC_VECTOR{0~to~31}~13 0 46 (_architecture (_uni ))))
		(_signal (_internal M1a ~STD_LOGIC_VECTOR{0~to~31}~13 0 46 (_architecture (_uni ))))
		(_signal (_internal sig_init_M ~STD_LOGIC_VECTOR{0~to~31}~13 0 46 (_architecture (_uni ))))
		(_signal (_internal angle1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47 (_architecture (_uni ))))
		(_signal (_internal angle2 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal M2 ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48 (_architecture (_uni ))))
		(_signal (_internal M2a ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal btns ~STD_LOGIC_VECTOR{3~downto~0}~13 0 49 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal sig_x ~STD_LOGIC_VECTOR{15~downto~0}~13 0 50 (_architecture (_uni ))))
		(_signal (_internal sig_tank1Angle ~STD_LOGIC_VECTOR{1~downto~0}~13 0 51 (_architecture (_uni ))))
		(_signal (_internal sig_tank2Angle ~STD_LOGIC_VECTOR{1~downto~0}~13 0 51 (_architecture (_uni ))))
		(_signal (_internal sig_tank1_angle_calc ~STD_LOGIC_VECTOR{7~downto~0}~13 0 52 (_architecture (_uni ))))
		(_signal (_internal sig_tank2_angle_calc ~STD_LOGIC_VECTOR{7~downto~0}~13 0 52 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal rom1_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 53 (_architecture (_uni ))))
		(_signal (_internal rom2_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 53 (_architecture (_uni ))))
		(_signal (_internal rom3_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 53 (_architecture (_uni ))))
		(_signal (_internal rom4_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 53 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal rom1_addr ~STD_LOGIC_VECTOR{5~downto~0}~13 0 54 (_architecture (_uni ))))
		(_signal (_internal rom2_addr ~STD_LOGIC_VECTOR{5~downto~0}~13 0 54 (_architecture (_uni ))))
		(_signal (_internal sig_init_addr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 55 (_architecture (_uni ))))
		(_signal (_internal sig_current_state ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56 (_architecture (_uni ))))
		(_signal (_internal sig_nesBtns ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56 (_architecture (_uni ))))
		(_process
			(line__59(_architecture 0 0 59 (_assignment (_simple)(_alias((clr)(btn(3))))(_simpleassign BUF)(_target(25))(_sensitivity(9(3))))))
			(line__268(_architecture 1 0 268 (_assignment (_simple)(_alias((btns)(btn)))(_target(68))(_sensitivity(9)))))
			(line__269(_architecture 2 0 269 (_assignment (_simple)(_alias((ld(0))(sig_a)))(_target(24(0)))(_sensitivity(29)))))
			(line__270(_architecture 3 0 270 (_assignment (_simple)(_alias((ld(1))(sig_b)))(_target(24(1)))(_sensitivity(30)))))
			(line__271(_architecture 4 0 271 (_assignment (_simple)(_alias((ld(2))(sig_start)))(_target(24(2)))(_sensitivity(31)))))
			(line__272(_architecture 5 0 272 (_assignment (_simple)(_alias((ld(3))(sig_sel)))(_target(24(3)))(_sensitivity(32)))))
			(line__273(_architecture 6 0 273 (_assignment (_simple)(_alias((ld(4))(sig_right)))(_target(24(4)))(_sensitivity(33)))))
			(line__274(_architecture 7 0 274 (_assignment (_simple)(_alias((ld(5))(sig_up)))(_target(24(5)))(_sensitivity(35)))))
			(line__275(_architecture 8 0 275 (_assignment (_simple)(_alias((ld(6))(sig_down)))(_target(24(6)))(_sensitivity(36)))))
			(line__276(_architecture 9 0 276 (_assignment (_simple)(_alias((ld(7))(sig_left)))(_target(24(7)))(_sensitivity(34)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . vga_bsprite2a_top 10 -1
	)
)
I 000052 55 5505          1398095355593 screenState
(_unit VHDL (screenstate 0 6 (screenstate 0 30 ))
	(_version vb4)
	(_time 1398095355594 2014.04.21 11:49:15)
	(_source (\./../src/screenState.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code bdebb6e9eaebebabbfb8a8e7b9babebab9bbbcbab9)
	(_entity
		(_time 1398093223804)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal sel ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal down ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal left ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal right ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in )(_event))))
		(_port (_internal screenSel ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal current_state ~STD_LOGIC_VECTOR{7~downto~0}~12 0 19 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill1 ~STD_LOGIC_VECTOR{7~downto~0}~122 0 20 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill2 ~STD_LOGIC_VECTOR{7~downto~0}~124 0 21 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill3 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 22 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill4 ~STD_LOGIC_VECTOR{7~downto~0}~128 0 23 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill5 ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 24 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal zero ~STD_LOGIC_VECTOR{7~downto~0}~13 0 31 (_architecture (_string \"00000000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal top ~STD_LOGIC_VECTOR{7~downto~0}~132 0 32 (_architecture (_string \"00111111"\))))
		(_type (_internal state 0 33 (_enum1 firstup secondup firstdown seconddown firstleft secondleft firstright secondright bdown adown firstupreleased secondupreleased firstdownreleased seconddownreleased firstleftreleased secondleftreleased firstrightreleased secondrightreleased bdownreleased adownreleased title_screen game_screen (_to (i 0)(i 21)))))
		(_signal (_internal present_state state 0 36 (_architecture (_uni ))))
		(_signal (_internal next_state state 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal sig_hill1 ~STD_LOGIC_VECTOR{7~downto~0}~134 0 37 (_architecture (_uni ))))
		(_signal (_internal sig_hill2 ~STD_LOGIC_VECTOR{7~downto~0}~134 0 37 (_architecture (_uni ))))
		(_signal (_internal sig_hill3 ~STD_LOGIC_VECTOR{7~downto~0}~134 0 37 (_architecture (_uni ))))
		(_signal (_internal sig_hill4 ~STD_LOGIC_VECTOR{7~downto~0}~134 0 37 (_architecture (_uni ))))
		(_signal (_internal sig_hill5 ~STD_LOGIC_VECTOR{7~downto~0}~134 0 37 (_architecture (_uni ))))
		(_signal (_internal next_current_state ~STD_LOGIC_VECTOR{7~downto~0}~134 0 38 (_architecture (_uni ))))
		(_process
			(line__41(_architecture 0 0 41 (_process (_target(17)(19)(20)(21)(22)(23)(11))(_sensitivity(8)(9)(17)(18)(19)(20)(21)(22)(23)(24(d_7_0)))(_dssslsensitivity 2))))
			(c1(_architecture 1 0 85 (_process (_simple)(_target(18))(_sensitivity(17)(0)(1)(2)(3)(4)(5)(6)(7)))))
			(c2(_architecture 2 0 101 (_process (_simple)(_target(10))(_sensitivity(17)))))
			(line__113(_architecture 3 0 113 (_assignment (_simple)(_alias((hill1)(sig_hill1)))(_target(12))(_sensitivity(19)))))
			(line__114(_architecture 4 0 114 (_assignment (_simple)(_alias((hill2)(sig_hill2)))(_target(13))(_sensitivity(20)))))
			(line__115(_architecture 5 0 115 (_assignment (_simple)(_alias((hill3)(sig_hill3)))(_target(14))(_sensitivity(21)))))
			(line__116(_architecture 6 0 116 (_assignment (_simple)(_alias((hill4)(sig_hill4)))(_target(15))(_sensitivity(22)))))
			(line__117(_architecture 7 0 117 (_assignment (_simple)(_alias((hill5)(sig_hill5)))(_target(16))(_sensitivity(23)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . screenState 8 -1
	)
)
I 000058 55 17025         1398095552969 vga_bsprite2a_top
(_unit VHDL (vga_bsprite2a_top 0 5 (vga_bsprite2a_top 0 35 ))
	(_version vb4)
	(_time 1398095552970 2014.04.21 11:52:32)
	(_source (\./../src/vga_bsprite2a_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code baeceeeeecedefafecbdb9b8a9e1ebbdb8bcb3bdbebcbf)
	(_entity
		(_time 1398008218323)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation U1 0 61 (_entity . clkdiv)
		(_port
			((mclk)(mclk))
			((clr)(clr))
			((clk25)(clk25))
			((clk190)(clk190))
		)
	)
	(_instantiation U2 0 69 (_entity . vga_640x480)
		(_port
			((clk)(clk25))
			((clr)(clr))
			((hsync)(hsync))
			((vsync)(vsync))
			((hc)(hc))
			((vc)(vc))
			((vidon)(vidon))
		)
	)
	(_instantiation U3 0 80 (_entity . vga_bsprite2a)
		(_port
			((vidon)(vidon))
			((tank1Turn)(sig_tank1))
			((tank2Turn)(sig_tank2))
			((hill1)(sig_hill1))
			((hill2)(sig_hill2))
			((hill3)(sig_hill3))
			((hill4)(sig_hill4))
			((hill5)(sig_hill5))
			((tank1Angle)(sig_tank1Angle))
			((tank2Angle)(sig_tank2Angle))
			((tank1_angle)(sig_tank1_angle_calc))
			((tank2_angle)(sig_tank2_angle_calc))
			((aBTN)(sig_gameA))
			((upBTN)(sig_gameUp))
			((downBTN)(sig_gameDown))
			((rightBTN)(sig_gameRight))
			((leftBTN)(sig_gameLeft))
			((hc)(hc))
			((vc)(vc))
			((M1)(M1))
			((M1a)(M1a))
			((M2)(M2))
			((M2a)(M2a))
			((sw)(sw))
			((clk)(mclk))
			((clr)(clr))
			((btn)(btns))
			((rom1_addr)(rom1_addr))
			((rom2_addr)(rom2_addr))
			((red)(sig_gameRed))
			((green)(sig_gameGreen))
			((blue)(sig_gameBlue))
		)
	)
	(_instantiation U4 0 116 (_entity . tank_sprite)
		(_port
			((angle)(sig_tank1Angle))
			((addr)(rom1_addr))
			((M)(M1))
		)
	)
	(_instantiation U4fill 0 123 (_entity . tank_sprite2)
		(_port
			((angle)(sig_tank1Angle))
			((addr)(rom1_addr))
			((M)(M1a))
		)
	)
	(_instantiation U5 0 130 (_entity . tank_sprite)
		(_port
			((angle)(sig_tank2Angle))
			((addr)(rom2_addr))
			((M)(M2))
		)
	)
	(_instantiation U5fill 0 138 (_entity . tank_sprite2)
		(_port
			((angle)(sig_tank2Angle))
			((addr)(rom2_addr))
			((M)(M2a))
		)
	)
	(_instantiation who 0 145 (_entity . whosTurn)
		(_port
			((clr)(clr))
			((clk)(clk25))
			((a)(sig_gameA))
			((start)(sig_gameStart))
			((tank1)(sig_tank1))
			((tank2)(sig_tank2))
		)
	)
	(_instantiation nes 0 155 (_entity . nes_driver)
		(_port
			((clr)(clr))
			((clk25)(clk25))
			((nes_data)(ja1))
			((nes_clk)(ja3))
			((latch)(ja2))
			((nesBtns)(sig_nesBtns))
		)
	)
	(_instantiation x7 0 166 (_entity . x7segb)
		(_port
			((x(d_15_8))(sig_tank1_angle_calc))
			((x(d_7_0))(sig_tank2_angle_calc))
			((clk)(mclk))
			((clr)(clr))
			((a_to_g)(a_to_g))
			((an)(an))
			((dp)(dp))
		)
	)
	(_instantiation buttons 0 177 (_entity . buttonMux)
		(_port
			((screenSel)(sig_screenSel))
			((a)(sig_a))
			((b)(sig_b))
			((start)(sig_start))
			((sel)(sig_sel))
			((up)(sig_up))
			((down)(sig_down))
			((right)(sig_right))
			((left)(sig_left))
			((gameA)(sig_gameA))
			((gameB)(sig_gameB))
			((gameStart)(sig_gameStart))
			((gameSel)(sig_gameSel))
			((gameUp)(sig_gameUp))
			((gameDown)(sig_gameDown))
			((gameRight)(sig_gameRight))
			((gameLeft)(sig_gameLeft))
		)
	)
	(_instantiation selector 0 198 (_entity . screenSelector)
		(_port
			((screenSel)(sig_screenSel))
			((titleRed)(sig_titleRed))
			((titleGreen)(sig_titleGreen))
			((titleBlue)(sig_titleBlue))
			((gameRed)(sig_gameRed))
			((gameBlue)(sig_gameBlue))
			((gameGreen)(sig_gameGreen))
			((red)(red))
			((green)(green))
			((blue)(blue))
		)
	)
	(_instantiation screenstate 0 212 (_entity . screenState)
		(_port
			((start)(sig_start))
			((sel)(sig_sel))
			((up)(sig_up))
			((down)(sig_down))
			((left)(sig_left))
			((right)(sig_right))
			((b)(sig_b))
			((a)(sig_a))
			((clr)(clr))
			((clk)(mclk))
			((screenSel)(sig_screenSel))
			((current_state)(sig_current_state))
			((hill1)(sig_hill1))
			((hill2)(sig_hill2))
			((hill3)(sig_hill3))
			((hill4)(sig_hill4))
			((hill5)(sig_hill5))
		)
	)
	(_instantiation title 0 233 (_entity . titleScreen)
		(_port
			((vidon)(vidon))
			((hc)(hc))
			((vc)(vc))
			((M)(sig_init_M))
			((rom_addr4)(sig_init_addr))
			((red)(sig_titleRed))
			((green)(sig_titleGreen))
			((blue)(sig_titleBlue))
		)
	)
	(_instantiation title_prom 0 245 (_entity . title_prom)
		(_port
			((addr)(sig_init_addr))
			((M)(sig_init_M))
		)
	)
	(_instantiation bounce 0 251 (_entity . debounce)
		(_port
			((inp)(sig_nesBtns))
			((cclk)(clk190))
			((clr)(clr))
			((outp(7))(sig_left))
			((outp(6))(sig_down))
			((outp(5))(sig_up))
			((outp(4))(sig_right))
			((outp(3))(sig_sel))
			((outp(2))(sig_start))
			((outp(1))(sig_b))
			((outp(0))(sig_a))
		)
	)
	(_object
		(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal aBTN ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal upBTN ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal downBTN ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal rightBTN ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal leftBTN ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal ja1 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal ja2 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_port (_internal ja3 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal sw ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill1 ~STD_LOGIC_VECTOR{7~downto~0}~122 0 18 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill2 ~STD_LOGIC_VECTOR{7~downto~0}~124 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill3 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 20 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill4 ~STD_LOGIC_VECTOR{7~downto~0}~128 0 21 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill5 ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 22 (_entity (_in ))))
		(_port (_internal hsync ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
		(_port (_internal vsync ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~12 0 25 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1212 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~1212 0 26 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~12 0 27 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal a_to_g ~STD_LOGIC_VECTOR{6~downto~0}~12 0 28 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1214 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal an ~STD_LOGIC_VECTOR{3~downto~0}~1214 0 29 (_entity (_out ))))
		(_port (_internal dp ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1216 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ld ~STD_LOGIC_VECTOR{7~downto~0}~1216 0 31 (_entity (_out ))))
		(_signal (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal clk25 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal clk190 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_a ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_b ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_start ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_sel ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_right ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_left ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_up ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_down ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_tank1 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_tank2 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_gameA ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameB ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameStart ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameSel ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameUp ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameDown ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameLeft ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameRight ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_screenSel ~extieee.std_logic_1164.STD_LOGIC 0 41 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal sig_gameRed ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal sig_gameGreen ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal sig_titleRed ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal sig_titleGreen ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal sig_gameBlue ~STD_LOGIC_VECTOR{1~downto~0}~13 0 43 (_architecture (_uni ))))
		(_signal (_internal sig_titleBlue ~STD_LOGIC_VECTOR{1~downto~0}~13 0 43 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal sig_hill1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal sig_hill2 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal sig_hill3 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal sig_hill4 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal sig_hill5 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~13 0 45 (_architecture (_uni ))))
		(_signal (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~13 0 45 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~31}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 31))))))
		(_signal (_internal M1 ~STD_LOGIC_VECTOR{0~to~31}~13 0 46 (_architecture (_uni ))))
		(_signal (_internal M1a ~STD_LOGIC_VECTOR{0~to~31}~13 0 46 (_architecture (_uni ))))
		(_signal (_internal sig_init_M ~STD_LOGIC_VECTOR{0~to~31}~13 0 46 (_architecture (_uni ))))
		(_signal (_internal angle1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47 (_architecture (_uni ))))
		(_signal (_internal angle2 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal M2 ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48 (_architecture (_uni ))))
		(_signal (_internal M2a ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal btns ~STD_LOGIC_VECTOR{3~downto~0}~13 0 49 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal sig_x ~STD_LOGIC_VECTOR{15~downto~0}~13 0 50 (_architecture (_uni ))))
		(_signal (_internal sig_tank1Angle ~STD_LOGIC_VECTOR{1~downto~0}~13 0 51 (_architecture (_uni ))))
		(_signal (_internal sig_tank2Angle ~STD_LOGIC_VECTOR{1~downto~0}~13 0 51 (_architecture (_uni ))))
		(_signal (_internal sig_tank1_angle_calc ~STD_LOGIC_VECTOR{7~downto~0}~13 0 52 (_architecture (_uni ))))
		(_signal (_internal sig_tank2_angle_calc ~STD_LOGIC_VECTOR{7~downto~0}~13 0 52 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal rom1_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 53 (_architecture (_uni ))))
		(_signal (_internal rom2_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 53 (_architecture (_uni ))))
		(_signal (_internal rom3_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 53 (_architecture (_uni ))))
		(_signal (_internal rom4_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 53 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal rom1_addr ~STD_LOGIC_VECTOR{5~downto~0}~13 0 54 (_architecture (_uni ))))
		(_signal (_internal rom2_addr ~STD_LOGIC_VECTOR{5~downto~0}~13 0 54 (_architecture (_uni ))))
		(_signal (_internal sig_init_addr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 55 (_architecture (_uni ))))
		(_signal (_internal sig_current_state ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56 (_architecture (_uni ))))
		(_signal (_internal sig_nesBtns ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56 (_architecture (_uni ))))
		(_process
			(line__59(_architecture 0 0 59 (_assignment (_simple)(_alias((clr)(btn(3))))(_simpleassign BUF)(_target(25))(_sensitivity(9(3))))))
			(line__268(_architecture 1 0 268 (_assignment (_simple)(_alias((btns)(btn)))(_target(68))(_sensitivity(9)))))
			(line__269(_architecture 2 0 269 (_assignment (_simple)(_alias((ld(0))(sig_a)))(_target(24(0)))(_sensitivity(29)))))
			(line__270(_architecture 3 0 270 (_assignment (_simple)(_alias((ld(1))(sig_b)))(_target(24(1)))(_sensitivity(30)))))
			(line__271(_architecture 4 0 271 (_assignment (_simple)(_alias((ld(2))(sig_start)))(_target(24(2)))(_sensitivity(31)))))
			(line__272(_architecture 5 0 272 (_assignment (_simple)(_alias((ld(3))(sig_sel)))(_target(24(3)))(_sensitivity(32)))))
			(line__273(_architecture 6 0 273 (_assignment (_simple)(_alias((ld(4))(sig_right)))(_target(24(4)))(_sensitivity(33)))))
			(line__274(_architecture 7 0 274 (_assignment (_simple)(_alias((ld(5))(sig_up)))(_target(24(5)))(_sensitivity(35)))))
			(line__275(_architecture 8 0 275 (_assignment (_simple)(_alias((ld(6))(sig_down)))(_target(24(6)))(_sensitivity(36)))))
			(line__276(_architecture 9 0 276 (_assignment (_simple)(_alias((ld(7))(sig_left)))(_target(24(7)))(_sensitivity(34)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . vga_bsprite2a_top 10 -1
	)
)
I 000054 55 5126          1398204078452 vga_bsprite2a
(_unit VHDL (vga_bsprite2a 0 4 (vga_bsprite2a 0 16 ))
	(_version vb4)
	(_time 1398204078453 2014.04.22 18:01:18)
	(_source (\./../src/titleScreen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 64373064673331713130763f3663646366626d6360)
	(_entity
		(_time 1398204055896)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal MTitle ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_port (_internal romTitle_addr14 ~STD_LOGIC_VECTOR{13~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~124 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal hbp ~STD_LOGIC_VECTOR{9~downto~0}~13 0 17 (_architecture (_string \"0010010000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal vbp ~STD_LOGIC_VECTOR{9~downto~0}~132 0 19 (_architecture (_string \"0000011111"\))))
		(_constant (_internal w ~extSTD.STANDARD.INTEGER 0 21 (_architecture ((i 100)))))
		(_constant (_internal h ~extSTD.STANDARD.INTEGER 0 22 (_architecture ((i 100)))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~134 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal xpix ~STD_LOGIC_VECTOR{9~downto~0}~134 0 23 (_architecture (_uni ))))
		(_signal (_internal ypix ~STD_LOGIC_VECTOR{9~downto~0}~134 0 23 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal rom_addr ~STD_LOGIC_VECTOR{16~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal CTitle ~STD_LOGIC_VECTOR{9~downto~0}~134 0 25 (_architecture (_uni ))))
		(_signal (_internal RTitle ~STD_LOGIC_VECTOR{9~downto~0}~134 0 25 (_architecture (_uni ))))
		(_signal (_internal spriteon ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~136 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_variable (_internal rom_addr1 ~STD_LOGIC_VECTOR{16~downto~0}~136 0 38 (_process 4 )))
		(_variable (_internal rom_addr2 ~STD_LOGIC_VECTOR{16~downto~0}~136 0 38 (_process 4 )))
		(_variable (_internal j ~extSTD.STANDARD.INTEGER 0 49 (_process 5 )))
		(_process
			(line__29(_architecture 0 0 29 (_assignment (_simple)(_target(11)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(12)))))
			(line__32(_architecture 2 0 32 (_assignment (_simple)(_target(9))(_sensitivity(12)(2)))))
			(line__34(_architecture 3 0 34 (_assignment (_simple)(_target(13))(_sensitivity(11)(12)(1)(2)))))
			(line__37(_architecture 4 0 37 (_process (_simple)(_target(4))(_sensitivity(8)(9)))))
			(line__48(_architecture 5 0 48 (_process (_simple)(_target(5)(6)(7))(_sensitivity(13)(0)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33751554 50463490 771 )
		(33686274 33686018 770 )
		(33686018 131586 )
		(33686018 514 )
		(2 )
		(33686018 2 )
		(514 )
		(33686018 )
		(131586 )
		(33686018 33686018 )
	)
	(_model . vga_bsprite2a 6 -1
	)
)
I 000052 55 5120          1398204194107 titleScreen
(_unit VHDL (titlescreen 0 4 (titlescreen 0 16 ))
	(_version vb4)
	(_time 1398204194108 2014.04.22 18:03:14)
	(_source (\./../src/titleScreen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 1f114d1840494f094f4b0a444d191c181d191a191a)
	(_entity
		(_time 1398204194105)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal MTitle ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_port (_internal romTitle_addr14 ~STD_LOGIC_VECTOR{13~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~124 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal hbp ~STD_LOGIC_VECTOR{9~downto~0}~13 0 17 (_architecture (_string \"0010010000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal vbp ~STD_LOGIC_VECTOR{9~downto~0}~132 0 19 (_architecture (_string \"0000011111"\))))
		(_constant (_internal w ~extSTD.STANDARD.INTEGER 0 21 (_architecture ((i 100)))))
		(_constant (_internal h ~extSTD.STANDARD.INTEGER 0 22 (_architecture ((i 100)))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~134 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal xpix ~STD_LOGIC_VECTOR{9~downto~0}~134 0 23 (_architecture (_uni ))))
		(_signal (_internal ypix ~STD_LOGIC_VECTOR{9~downto~0}~134 0 23 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal rom_addr ~STD_LOGIC_VECTOR{16~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal CTitle ~STD_LOGIC_VECTOR{9~downto~0}~134 0 25 (_architecture (_uni ))))
		(_signal (_internal RTitle ~STD_LOGIC_VECTOR{9~downto~0}~134 0 25 (_architecture (_uni ))))
		(_signal (_internal spriteon ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~136 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_variable (_internal rom_addr1 ~STD_LOGIC_VECTOR{16~downto~0}~136 0 38 (_process 4 )))
		(_variable (_internal rom_addr2 ~STD_LOGIC_VECTOR{16~downto~0}~136 0 38 (_process 4 )))
		(_variable (_internal j ~extSTD.STANDARD.INTEGER 0 49 (_process 5 )))
		(_process
			(line__29(_architecture 0 0 29 (_assignment (_simple)(_target(11)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(12)))))
			(line__32(_architecture 2 0 32 (_assignment (_simple)(_target(9))(_sensitivity(12)(2)))))
			(line__34(_architecture 3 0 34 (_assignment (_simple)(_target(13))(_sensitivity(11)(12)(1)(2)))))
			(line__37(_architecture 4 0 37 (_process (_simple)(_target(4))(_sensitivity(8)(9)))))
			(line__48(_architecture 5 0 48 (_process (_simple)(_target(5)(6)(7))(_sensitivity(13)(0)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33751554 50463490 771 )
		(33686274 33686018 770 )
		(33686018 131586 )
		(33686018 514 )
		(2 )
		(33686018 2 )
		(514 )
		(33686018 )
		(131586 )
		(33686018 33686018 )
	)
	(_model . titleScreen 6 -1
	)
)
V 000047 55 5527          1398204303607 test_a
(_unit VHDL (test 0 43 (test_a 0 51 ))
	(_version vb4)
	(_time 1398204303608 2014.04.22 18:05:03)
	(_source (\./../src/test.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e8ebbdbbe5bebfffeaeffcb2bcefebefecefeceeed)
	(_entity
		(_time 1398204303555)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(wrapped_test
			(_object
				(_port (_internal clka ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal addra ~STD_LOGIC_VECTOR{14~downto~0}~13 0 56 (_entity (_in ))))
				(_port (_internal douta ~STD_LOGIC_VECTOR{7~downto~0}~13 0 57 (_entity (_out ))))
			)
		)
	)
	(_instantiation U0 0 126 (_component wrapped_test )
		(_port
			((clka)(clka))
			((addra)(addra))
			((douta)(douta))
		)
		(_use (_entity xilinxcorelib BLK_MEM_GEN_V6_2 behavioral)
			(_generic
				((C_FAMILY)(_string \"spartan3"\))
				((C_XDEVICEFAMILY)(_string \"spartan3e"\))
				((C_INTERFACE_TYPE)((i 0)))
				((C_AXI_TYPE)((i 1)))
				((C_AXI_SLAVE_TYPE)((i 0)))
				((C_HAS_AXI_ID)((i 0)))
				((C_AXI_ID_WIDTH)((i 4)))
				((C_MEM_TYPE)((i 3)))
				((C_BYTE_SIZE)((i 9)))
				((C_ALGORITHM)((i 1)))
				((C_PRIM_TYPE)((i 1)))
				((C_LOAD_INIT_FILE)((i 1)))
				((C_INIT_FILE_NAME)(_string \"test.mif"\))
				((C_USE_DEFAULT_DATA)((i 0)))
				((C_DEFAULT_DATA)(_string \"0"\))
				((C_RST_TYPE)(_string \"SYNC"\))
				((C_HAS_RSTA)((i 0)))
				((C_RST_PRIORITY_A)(_string \"CE"\))
				((C_RSTRAM_A)((i 0)))
				((C_INITA_VAL)(_string \"0"\))
				((C_HAS_ENA)((i 0)))
				((C_HAS_REGCEA)((i 0)))
				((C_USE_BYTE_WEA)((i 0)))
				((C_WEA_WIDTH)((i 1)))
				((C_WRITE_MODE_A)(_string \"WRITE_FIRST"\))
				((C_WRITE_WIDTH_A)((i 8)))
				((C_READ_WIDTH_A)((i 8)))
				((C_WRITE_DEPTH_A)((i 31360)))
				((C_READ_DEPTH_A)((i 31360)))
				((C_ADDRA_WIDTH)((i 15)))
				((C_HAS_RSTB)((i 0)))
				((C_RST_PRIORITY_B)(_string \"CE"\))
				((C_RSTRAM_B)((i 0)))
				((C_INITB_VAL)(_string \"0"\))
				((C_HAS_ENB)((i 0)))
				((C_HAS_REGCEB)((i 0)))
				((C_USE_BYTE_WEB)((i 0)))
				((C_WEB_WIDTH)((i 1)))
				((C_WRITE_MODE_B)(_string \"WRITE_FIRST"\))
				((C_WRITE_WIDTH_B)((i 8)))
				((C_READ_WIDTH_B)((i 8)))
				((C_WRITE_DEPTH_B)((i 31360)))
				((C_READ_DEPTH_B)((i 31360)))
				((C_ADDRB_WIDTH)((i 15)))
				((C_HAS_MEM_OUTPUT_REGS_A)((i 0)))
				((C_HAS_MEM_OUTPUT_REGS_B)((i 0)))
				((C_HAS_MUX_OUTPUT_REGS_A)((i 0)))
				((C_HAS_MUX_OUTPUT_REGS_B)((i 0)))
				((C_HAS_SOFTECC_INPUT_REGS_A)((i 0)))
				((C_HAS_SOFTECC_OUTPUT_REGS_B)((i 0)))
				((C_MUX_PIPELINE_STAGES)((i 0)))
				((C_USE_SOFTECC)((i 0)))
				((C_USE_ECC)((i 0)))
				((C_HAS_INJECTERR)((i 0)))
				((C_SIM_COLLISION_CHECK)(_string \"ALL"\))
				((C_COMMON_CLK)((i 0)))
				((C_DISABLE_WARN_BHV_COLL)((i 0)))
				((C_DISABLE_WARN_BHV_RANGE)((i 0)))
			)
			(_port
				((CLKA)(clka))
				((RSTA)(_open))
				((ENA)(_open))
				((REGCEA)(_open))
				((WEA)(_open))
				((ADDRA)(addra))
				((DINA)(_open))
				((DOUTA)(douta))
				((CLKB)(_open))
				((RSTB)(_open))
				((ENB)(_open))
				((REGCEB)(_open))
				((WEB)(_open))
				((ADDRB)(_open))
				((DINB)(_open))
				((DOUTB)(_open))
				((INJECTSBITERR)(_open))
				((INJECTDBITERR)(_open))
				((SBITERR)(_open))
				((DBITERR)(_open))
				((RDADDRECC)(_open))
				((S_AClk)(_open))
				((S_ARESETN)(_open))
				((S_AXI_AWID)(_open))
				((S_AXI_AWADDR)(_open))
				((S_AXI_AWLEN)(_open))
				((S_AXI_AWSIZE)(_open))
				((S_AXI_AWBURST)(_open))
				((S_AXI_AWVALID)(_open))
				((S_AXI_AWREADY)(_open))
				((S_AXI_WDATA)(_open))
				((S_AXI_WSTRB)(_open))
				((S_AXI_WLAST)(_open))
				((S_AXI_WVALID)(_open))
				((S_AXI_WREADY)(_open))
				((S_AXI_BID)(_open))
				((S_AXI_BRESP)(_open))
				((S_AXI_BVALID)(_open))
				((S_AXI_BREADY)(_open))
				((S_AXI_ARID)(_open))
				((S_AXI_ARADDR)(_open))
				((S_AXI_ARLEN)(_open))
				((S_AXI_ARSIZE)(_open))
				((S_AXI_ARBURST)(_open))
				((S_AXI_ARVALID)(_open))
				((S_AXI_ARREADY)(_open))
				((S_AXI_RID)(_open))
				((S_AXI_RDATA)(_open))
				((S_AXI_RRESP)(_open))
				((S_AXI_RLAST)(_open))
				((S_AXI_RVALID)(_open))
				((S_AXI_RREADY)(_open))
				((S_AXI_INJECTSBITERR)(_open))
				((S_AXI_INJECTDBITERR)(_open))
				((S_AXI_SBITERR)(_open))
				((S_AXI_DBITERR)(_open))
				((S_AXI_RDADDRECC)(_open))
			)
		)
	)
	(_object
		(_port (_internal clka ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{14~downto~0}~12 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 14)(i 0))))))
		(_port (_internal addra ~STD_LOGIC_VECTOR{14~downto~0}~12 0 46 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal douta ~STD_LOGIC_VECTOR{7~downto~0}~12 0 47 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{14~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 14)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000052 55 5505          1398204567641 screenState
(_unit VHDL (screenstate 0 6 (screenstate 0 30 ))
	(_version vb4)
	(_time 1398204567642 2014.04.22 18:09:27)
	(_source (\./../src/screenState.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 484a494a431e1e5e4a4d5d124c4f4b4f4c4e494f4c)
	(_entity
		(_time 1398093223804)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal sel ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal down ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal left ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal right ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in )(_event))))
		(_port (_internal screenSel ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal current_state ~STD_LOGIC_VECTOR{7~downto~0}~12 0 19 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill1 ~STD_LOGIC_VECTOR{7~downto~0}~122 0 20 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill2 ~STD_LOGIC_VECTOR{7~downto~0}~124 0 21 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill3 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 22 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill4 ~STD_LOGIC_VECTOR{7~downto~0}~128 0 23 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill5 ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 24 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal zero ~STD_LOGIC_VECTOR{7~downto~0}~13 0 31 (_architecture (_string \"00000000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal top ~STD_LOGIC_VECTOR{7~downto~0}~132 0 32 (_architecture (_string \"00111111"\))))
		(_type (_internal state 0 33 (_enum1 firstup secondup firstdown seconddown firstleft secondleft firstright secondright bdown adown firstupreleased secondupreleased firstdownreleased seconddownreleased firstleftreleased secondleftreleased firstrightreleased secondrightreleased bdownreleased adownreleased title_screen game_screen (_to (i 0)(i 21)))))
		(_signal (_internal present_state state 0 36 (_architecture (_uni ))))
		(_signal (_internal next_state state 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal sig_hill1 ~STD_LOGIC_VECTOR{7~downto~0}~134 0 37 (_architecture (_uni ))))
		(_signal (_internal sig_hill2 ~STD_LOGIC_VECTOR{7~downto~0}~134 0 37 (_architecture (_uni ))))
		(_signal (_internal sig_hill3 ~STD_LOGIC_VECTOR{7~downto~0}~134 0 37 (_architecture (_uni ))))
		(_signal (_internal sig_hill4 ~STD_LOGIC_VECTOR{7~downto~0}~134 0 37 (_architecture (_uni ))))
		(_signal (_internal sig_hill5 ~STD_LOGIC_VECTOR{7~downto~0}~134 0 37 (_architecture (_uni ))))
		(_signal (_internal next_current_state ~STD_LOGIC_VECTOR{7~downto~0}~134 0 38 (_architecture (_uni ))))
		(_process
			(line__41(_architecture 0 0 41 (_process (_target(17)(19)(20)(21)(22)(23)(11))(_sensitivity(8)(9)(17)(18)(19)(20)(21)(22)(23)(24(d_7_0)))(_dssslsensitivity 2))))
			(c1(_architecture 1 0 85 (_process (_simple)(_target(18))(_sensitivity(17)(0)(1)(2)(3)(4)(5)(6)(7)))))
			(c2(_architecture 2 0 101 (_process (_simple)(_target(10))(_sensitivity(17)))))
			(line__113(_architecture 3 0 113 (_assignment (_simple)(_alias((hill1)(sig_hill1)))(_target(12))(_sensitivity(19)))))
			(line__114(_architecture 4 0 114 (_assignment (_simple)(_alias((hill2)(sig_hill2)))(_target(13))(_sensitivity(20)))))
			(line__115(_architecture 5 0 115 (_assignment (_simple)(_alias((hill3)(sig_hill3)))(_target(14))(_sensitivity(21)))))
			(line__116(_architecture 6 0 116 (_assignment (_simple)(_alias((hill4)(sig_hill4)))(_target(15))(_sensitivity(22)))))
			(line__117(_architecture 7 0 117 (_assignment (_simple)(_alias((hill5)(sig_hill5)))(_target(16))(_sensitivity(23)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . screenState 8 -1
	)
)
I 000054 55 16596         1398204578676 vga_bsprite2a
(_unit VHDL (vga_bsprite2a 0 4 (vga_bsprite2a 0 41 ))
	(_version vb4)
	(_time 1398204578677 2014.04.22 18:09:38)
	(_source (\./../src/vga_bsprite2a.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 5d5d0f5e0e0a08480b5a5c594e060c5a5f5b545a595b58)
	(_entity
		(_time 1398204578656)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal tank1Turn ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal tank2Turn ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill1 ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill2 ~STD_LOGIC_VECTOR{7~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill3 ~STD_LOGIC_VECTOR{7~downto~0}~124 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill4 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill5 ~STD_LOGIC_VECTOR{7~downto~0}~128 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal tank1Angle ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1210 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal tank2Angle ~STD_LOGIC_VECTOR{1~downto~0}~1210 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1212 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal tank1_angle ~STD_LOGIC_VECTOR{7~downto~0}~1212 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1214 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal tank2_angle ~STD_LOGIC_VECTOR{7~downto~0}~1214 0 16 (_entity (_out ))))
		(_port (_internal aBTN ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal upBTN ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal downBTN ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal rightBTN ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
		(_port (_internal leftBTN ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~12 0 22 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1216 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~1216 0 23 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~31}~12 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 31))))))
		(_port (_internal M1 ~STD_LOGIC_VECTOR{0~to~31}~12 0 24 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~31}~1218 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 31))))))
		(_port (_internal M1a ~STD_LOGIC_VECTOR{0~to~31}~1218 0 25 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal M2 ~STD_LOGIC_VECTOR{31~downto~0}~12 0 26 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1220 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal M2a ~STD_LOGIC_VECTOR{31~downto~0}~1220 0 27 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1222 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal sw ~STD_LOGIC_VECTOR{7~downto~0}~1222 0 28 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal rom1_addr ~STD_LOGIC_VECTOR{5~downto~0}~12 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1224 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal rom2_addr ~STD_LOGIC_VECTOR{5~downto~0}~1224 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1226 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~1226 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1228 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~1228 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal hbp ~STD_LOGIC_VECTOR{9~downto~0}~13 0 42 (_architecture (_string \"0010010000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal vbp ~STD_LOGIC_VECTOR{9~downto~0}~132 0 44 (_architecture (_string \"0000011111"\))))
		(_constant (_internal w ~extSTD.STANDARD.INTEGER 0 46 (_architecture ((i 100)))))
		(_constant (_internal h ~extSTD.STANDARD.INTEGER 0 47 (_architecture ((i 100)))))
		(_constant (_internal tw ~extSTD.STANDARD.INTEGER 0 48 (_architecture ((i 32)))))
		(_constant (_internal th ~extSTD.STANDARD.INTEGER 0 49 (_architecture ((i 29)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal zero ~STD_LOGIC_VECTOR{7~downto~0}~13 0 50 (_architecture (_string \"00000000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal thirty ~STD_LOGIC_VECTOR{7~downto~0}~134 0 51 (_architecture (_string \"00011110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal sixty ~STD_LOGIC_VECTOR{7~downto~0}~136 0 52 (_architecture (_string \"00111100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal ninety ~STD_LOGIC_VECTOR{7~downto~0}~138 0 53 (_architecture (_string \"01011010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal xpix1 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 55 (_architecture (_uni ))))
		(_signal (_internal xpix2 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 55 (_architecture (_uni ))))
		(_signal (_internal xpix3 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 55 (_architecture (_uni ))))
		(_signal (_internal xpix4 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 55 (_architecture (_uni ))))
		(_signal (_internal ypix1 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 55 (_architecture (_uni ))))
		(_signal (_internal ypix2 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 55 (_architecture (_uni ))))
		(_signal (_internal ypix3 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 55 (_architecture (_uni ))))
		(_signal (_internal ypix4 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 55 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal rom_addr1 ~STD_LOGIC_VECTOR{16~downto~0}~13 0 56 (_architecture (_uni ))))
		(_signal (_internal rom_addr2 ~STD_LOGIC_VECTOR{16~downto~0}~13 0 56 (_architecture (_uni ))))
		(_signal (_internal C1 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 57 (_architecture (_uni (_string \"0001010100"\)))))
		(_signal (_internal C2 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 58 (_architecture (_uni (_string \"0111110100"\)))))
		(_signal (_internal C3 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_architecture (_uni ))))
		(_signal (_internal C4 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_architecture (_uni ))))
		(_signal (_internal R1 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_architecture (_uni ))))
		(_signal (_internal R2 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_architecture (_uni ))))
		(_signal (_internal R3 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_architecture (_uni ))))
		(_signal (_internal R4 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_architecture (_uni ))))
		(_signal (_internal C1a ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 60 (_architecture (_uni ))))
		(_signal (_internal C2a ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 60 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{23~downto~0}~13 0 61 (_architecture (_uni ))))
		(_signal (_internal spriteon1 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal spriteon1f ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal spriteon2 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal spriteon2f ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal spriteonGrnd ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal spriteonB1 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_signal (_internal spriteonB2 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_signal (_internal spriteonB3 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_signal (_internal spriteonB4 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_signal (_internal spriteonB5 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_signal (_internal clk3 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal rom_pix1 ~STD_LOGIC_VECTOR{10~downto~0}~13 0 65 (_architecture (_uni ))))
		(_signal (_internal rom_pix2 ~STD_LOGIC_VECTOR{10~downto~0}~13 0 65 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal tank1_angle_calc ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 66 (_architecture (_uni ))))
		(_signal (_internal tank2_angle_calc ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 66 (_architecture (_uni ))))
		(_variable (_internal i ~extSTD.STANDARD.INTEGER 0 206 (_process 30 )))
		(_variable (_internal j ~extSTD.STANDARD.INTEGER 0 206 (_process 30 )))
		(_process
			(line__75(_architecture 0 0 75 (_assignment (_simple)(_target(45)))))
			(line__77(_architecture 1 0 77 (_assignment (_simple)(_target(46)))))
			(line__78(_architecture 2 0 78 (_assignment (_simple)(_target(47)))))
			(line__82(_architecture 3 0 82 (_process (_simple)(_target(52))(_sensitivity(24)(25))(_read(52)))))
			(line__90(_architecture 4 0 90 (_assignment (_simple)(_alias((clk3)(q(17))))(_simpleassign BUF)(_target(66))(_sensitivity(52(17))))))
			(line__92(_architecture 5 0 92 (_process (_target(42)(43)(69)(70))(_sensitivity(42)(43)(66)(13)(14)(15)(16)(69)(70)(1))(_dssslsensitivity 7))))
			(line__160(_architecture 6 0 160 (_assignment (_simple)(_target(36))(_sensitivity(46)(18)))))
			(line__161(_architecture 7 0 161 (_assignment (_simple)(_target(37))(_sensitivity(47)(18)))))
			(line__162(_architecture 8 0 162 (_assignment (_simple)(_target(38))(_sensitivity(48)(18)))))
			(line__163(_architecture 9 0 163 (_assignment (_simple)(_target(39))(_sensitivity(49)(18)))))
			(line__164(_architecture 10 0 164 (_assignment (_simple)(_target(32))(_sensitivity(42)(17)))))
			(line__165(_architecture 11 0 165 (_assignment (_simple)(_target(33))(_sensitivity(43)(17)))))
			(line__166(_architecture 12 0 166 (_assignment (_simple)(_target(34))(_sensitivity(44)(17)))))
			(line__167(_architecture 13 0 167 (_assignment (_simple)(_target(35))(_sensitivity(45)(17)))))
			(line__170(_architecture 14 0 170 (_assignment (_simple)(_target(53))(_sensitivity(42)(46)(17)(18)))))
			(line__171(_architecture 15 0 171 (_assignment (_simple)(_target(54))(_sensitivity(42)(46)(17)(18)))))
			(line__173(_architecture 16 0 173 (_assignment (_simple)(_target(55))(_sensitivity(43)(47)(17)(18)))))
			(line__174(_architecture 17 0 174 (_assignment (_simple)(_target(56))(_sensitivity(43)(47)(17)(18)))))
			(line__176(_architecture 18 0 176 (_assignment (_simple)(_target(57))(_sensitivity(17)(18)))))
			(line__177(_architecture 19 0 177 (_assignment (_simple)(_target(61))(_sensitivity(3)(17)(18)))))
			(line__178(_architecture 20 0 178 (_assignment (_simple)(_target(62))(_sensitivity(4)(17)(18)))))
			(line__179(_architecture 21 0 179 (_assignment (_simple)(_target(63))(_sensitivity(5)(17)(18)))))
			(line__180(_architecture 22 0 180 (_assignment (_simple)(_target(64))(_sensitivity(6)(17)(18)))))
			(line__181(_architecture 23 0 181 (_assignment (_simple)(_target(65))(_sensitivity(7)(17)(18)))))
			(line__195(_architecture 24 0 195 (_assignment (_simple)(_target(40))(_sensitivity(46)(18)))))
			(line__196(_architecture 25 0 196 (_assignment (_simple)(_target(41))(_sensitivity(47)(18)))))
			(line__198(_architecture 26 0 198 (_assignment (_simple)(_alias((rom1_addr)(rom_addr1(d_5_0))))(_target(27))(_sensitivity(40(d_5_0))))))
			(line__199(_architecture 27 0 199 (_assignment (_simple)(_alias((rom2_addr)(rom_addr2(d_5_0))))(_target(28))(_sensitivity(41(d_5_0))))))
			(line__201(_architecture 28 0 201 (_assignment (_simple)(_target(67))(_sensitivity(42)(17)))))
			(line__202(_architecture 29 0 202 (_assignment (_simple)(_target(68))(_sensitivity(43)(17)))))
			(line__204(_architecture 30 0 204 (_process (_simple)(_target(29)(30)(31))(_sensitivity(53)(54)(55)(56)(57)(61)(62)(63)(64)(65)(67)(68)(0)(19)(20)(21)(22))(_monitor))))
			(line__282(_architecture 31 0 282 (_process (_simple)(_target(8)(9))(_sensitivity(69)(70)))))
			(line__306(_architecture 32 0 306 (_assignment (_simple)(_alias((tank1_angle)(tank1_angle_calc)))(_target(10))(_sensitivity(69)))))
			(line__307(_architecture 33 0 307 (_assignment (_simple)(_alias((tank2_angle)(tank2_angle_calc)))(_target(11))(_sensitivity(70)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529026 33686019 770 )
		(50463490 50529027 771 )
		(33686018 33686018 33686018 33686018 33686018 33686018 )
		(131586 )
		(514 )
		(197379 )
		(131843 )
		(771 )
		(515 )
		(197122 )
		(197378 )
	)
	(_model . vga_bsprite2a 34 -1
	)
)
I 000052 55 5120          1398204666730 titleScreen
(_unit VHDL (titlescreen 0 4 (titlescreen 0 16 ))
	(_version vb4)
	(_time 1398204666731 2014.04.22 18:11:06)
	(_source (\./../src/titleScreen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 5c0f5d5f060a0c4a0c0849070e5a5f5b5e5a595a59)
	(_entity
		(_time 1398204660802)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal MTitle ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{14~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 14)(i 0))))))
		(_port (_internal romTitle_addr14 ~STD_LOGIC_VECTOR{14~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~124 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal hbp ~STD_LOGIC_VECTOR{9~downto~0}~13 0 17 (_architecture (_string \"0010010000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal vbp ~STD_LOGIC_VECTOR{9~downto~0}~132 0 19 (_architecture (_string \"0000011111"\))))
		(_constant (_internal w ~extSTD.STANDARD.INTEGER 0 21 (_architecture ((i 100)))))
		(_constant (_internal h ~extSTD.STANDARD.INTEGER 0 22 (_architecture ((i 100)))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~134 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal xpix ~STD_LOGIC_VECTOR{9~downto~0}~134 0 23 (_architecture (_uni ))))
		(_signal (_internal ypix ~STD_LOGIC_VECTOR{9~downto~0}~134 0 23 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal rom_addr ~STD_LOGIC_VECTOR{16~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal CTitle ~STD_LOGIC_VECTOR{9~downto~0}~134 0 25 (_architecture (_uni ))))
		(_signal (_internal RTitle ~STD_LOGIC_VECTOR{9~downto~0}~134 0 25 (_architecture (_uni ))))
		(_signal (_internal spriteon ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~136 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_variable (_internal rom_addr1 ~STD_LOGIC_VECTOR{16~downto~0}~136 0 38 (_process 4 )))
		(_variable (_internal rom_addr2 ~STD_LOGIC_VECTOR{16~downto~0}~136 0 38 (_process 4 )))
		(_variable (_internal j ~extSTD.STANDARD.INTEGER 0 49 (_process 5 )))
		(_process
			(line__29(_architecture 0 0 29 (_assignment (_simple)(_target(11)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(12)))))
			(line__32(_architecture 2 0 32 (_assignment (_simple)(_target(9))(_sensitivity(12)(2)))))
			(line__34(_architecture 3 0 34 (_assignment (_simple)(_target(13))(_sensitivity(11)(12)(1)(2)))))
			(line__37(_architecture 4 0 37 (_process (_simple)(_target(4))(_sensitivity(8)(9)))))
			(line__48(_architecture 5 0 48 (_process (_simple)(_target(5)(6)(7))(_sensitivity(13)(0)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33751554 50463490 771 )
		(33686274 33686018 770 )
		(33686018 131586 )
		(33686018 514 )
		(2 )
		(33686018 2 )
		(514 )
		(33686018 )
		(131586 )
		(33686018 33686018 )
	)
	(_model . titleScreen 6 -1
	)
)
I 000058 55 17366         1398204674015 vga_bsprite2a_top
(_unit VHDL (vga_bsprite2a_top 0 5 (vga_bsprite2a_top 0 35 ))
	(_version vb4)
	(_time 1398204674016 2014.04.22 18:11:14)
	(_source (\./../src/vga_bsprite2a_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d180d683d78684c487d6d2dfc28a80d6d3d7d8d6d5d7d4)
	(_entity
		(_time 1398008218323)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation U1 0 64 (_entity . clkdiv)
		(_port
			((mclk)(mclk))
			((clr)(clr))
			((clk25)(clk25))
			((clk190)(clk190))
		)
	)
	(_instantiation U2 0 72 (_entity . vga_640x480)
		(_port
			((clk)(clk25))
			((clr)(clr))
			((hsync)(hsync))
			((vsync)(vsync))
			((hc)(hc))
			((vc)(vc))
			((vidon)(vidon))
		)
	)
	(_instantiation U3 0 83 (_entity . vga_bsprite2a)
		(_port
			((vidon)(vidon))
			((tank1Turn)(sig_tank1))
			((tank2Turn)(sig_tank2))
			((hill1)(sig_hill1))
			((hill2)(sig_hill2))
			((hill3)(sig_hill3))
			((hill4)(sig_hill4))
			((hill5)(sig_hill5))
			((tank1Angle)(sig_tank1Angle))
			((tank2Angle)(sig_tank2Angle))
			((tank1_angle)(sig_tank1_angle_calc))
			((tank2_angle)(sig_tank2_angle_calc))
			((aBTN)(sig_gameA))
			((upBTN)(sig_gameUp))
			((downBTN)(sig_gameDown))
			((rightBTN)(sig_gameRight))
			((leftBTN)(sig_gameLeft))
			((hc)(hc))
			((vc)(vc))
			((M1)(M1))
			((M1a)(M1a))
			((M2)(M2))
			((M2a)(M2a))
			((sw)(sw))
			((clk)(mclk))
			((clr)(clr))
			((btn)(btns))
			((rom1_addr)(rom1_addr))
			((rom2_addr)(rom2_addr))
			((red)(sig_gameRed))
			((green)(sig_gameGreen))
			((blue)(sig_gameBlue))
		)
	)
	(_instantiation U4 0 119 (_entity . tank_sprite)
		(_port
			((angle)(sig_tank1Angle))
			((addr)(rom1_addr))
			((M)(M1))
		)
	)
	(_instantiation U4fill 0 126 (_entity . tank_sprite2)
		(_port
			((angle)(sig_tank1Angle))
			((addr)(rom1_addr))
			((M)(M1a))
		)
	)
	(_instantiation U5 0 133 (_entity . tank_sprite)
		(_port
			((angle)(sig_tank2Angle))
			((addr)(rom2_addr))
			((M)(M2))
		)
	)
	(_instantiation U5fill 0 141 (_entity . tank_sprite2)
		(_port
			((angle)(sig_tank2Angle))
			((addr)(rom2_addr))
			((M)(M2a))
		)
	)
	(_instantiation who 0 148 (_entity . whosTurn)
		(_port
			((clr)(clr))
			((clk)(clk25))
			((a)(sig_gameA))
			((start)(sig_gameStart))
			((tank1)(sig_tank1))
			((tank2)(sig_tank2))
		)
	)
	(_instantiation nes 0 158 (_entity . nes_driver)
		(_port
			((clr)(clr))
			((clk25)(clk25))
			((nes_data)(ja1))
			((nes_clk)(ja3))
			((latch)(ja2))
			((nesBtns)(sig_nesBtns))
		)
	)
	(_instantiation x7 0 169 (_entity . x7segb)
		(_port
			((x(d_15_8))(sig_tank1_angle_calc))
			((x(d_7_0))(sig_tank2_angle_calc))
			((clk)(mclk))
			((clr)(clr))
			((a_to_g)(a_to_g))
			((an)(an))
			((dp)(dp))
		)
	)
	(_instantiation buttons 0 180 (_entity . buttonMux)
		(_port
			((screenSel)(sig_screenSel))
			((a)(sig_a))
			((b)(sig_b))
			((start)(sig_start))
			((sel)(sig_sel))
			((up)(sig_up))
			((down)(sig_down))
			((right)(sig_right))
			((left)(sig_left))
			((gameA)(sig_gameA))
			((gameB)(sig_gameB))
			((gameStart)(sig_gameStart))
			((gameSel)(sig_gameSel))
			((gameUp)(sig_gameUp))
			((gameDown)(sig_gameDown))
			((gameRight)(sig_gameRight))
			((gameLeft)(sig_gameLeft))
		)
	)
	(_instantiation selector 0 201 (_entity . screenSelector)
		(_port
			((screenSel)(sig_screenSel))
			((titleRed)(sig_titleRed))
			((titleGreen)(sig_titleGreen))
			((titleBlue)(sig_titleBlue))
			((gameRed)(sig_gameRed))
			((gameBlue)(sig_gameBlue))
			((gameGreen)(sig_gameGreen))
			((red)(red))
			((green)(green))
			((blue)(blue))
		)
	)
	(_instantiation screenstate 0 215 (_entity . screenState)
		(_port
			((start)(sig_start))
			((sel)(sig_sel))
			((up)(sig_up))
			((down)(sig_down))
			((left)(sig_left))
			((right)(sig_right))
			((b)(sig_b))
			((a)(sig_a))
			((clr)(clr))
			((clk)(mclk))
			((screenSel)(sig_screenSel))
			((current_state)(sig_current_state))
			((hill1)(sig_hill1))
			((hill2)(sig_hill2))
			((hill3)(sig_hill3))
			((hill4)(sig_hill4))
			((hill5)(sig_hill5))
		)
	)
	(_instantiation title 0 236 (_entity . titleScreen)
		(_port
			((vidon)(vidon))
			((hc)(hc))
			((vc)(vc))
			((MTitle)(sig_MTitle))
			((romTitle_addr14)(sig_romTitle_addr14))
			((red)(red))
			((green)(green))
			((blue)(blue))
		)
	)
	(_instantiation t 0 248 (_entity . test)
		(_port
			((clka)(clk25))
			((addra)(sig_romTitle_addr14))
			((douta)(sig_MTitle))
		)
	)
	(_instantiation bounce 0 255 (_entity . debounce)
		(_port
			((inp)(sig_nesBtns))
			((cclk)(clk190))
			((clr)(clr))
			((outp(7))(sig_left))
			((outp(6))(sig_down))
			((outp(5))(sig_up))
			((outp(4))(sig_right))
			((outp(3))(sig_sel))
			((outp(2))(sig_start))
			((outp(1))(sig_b))
			((outp(0))(sig_a))
		)
	)
	(_object
		(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal aBTN ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal upBTN ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal downBTN ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal rightBTN ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal leftBTN ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal ja1 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal ja2 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_port (_internal ja3 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal sw ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill1 ~STD_LOGIC_VECTOR{7~downto~0}~122 0 18 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill2 ~STD_LOGIC_VECTOR{7~downto~0}~124 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill3 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 20 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill4 ~STD_LOGIC_VECTOR{7~downto~0}~128 0 21 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill5 ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 22 (_entity (_in ))))
		(_port (_internal hsync ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
		(_port (_internal vsync ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~12 0 25 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1212 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~1212 0 26 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~12 0 27 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal a_to_g ~STD_LOGIC_VECTOR{6~downto~0}~12 0 28 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1214 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal an ~STD_LOGIC_VECTOR{3~downto~0}~1214 0 29 (_entity (_out ))))
		(_port (_internal dp ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1216 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ld ~STD_LOGIC_VECTOR{7~downto~0}~1216 0 31 (_entity (_out ))))
		(_signal (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal clk25 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal clk190 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_a ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_b ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_start ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_sel ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_right ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_left ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_up ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_down ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_tank1 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_tank2 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_gameA ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameB ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameStart ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameSel ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameUp ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameDown ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameLeft ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameRight ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_screenSel ~extieee.std_logic_1164.STD_LOGIC 0 41 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal sig_gameRed ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal sig_gameGreen ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal sig_titleRed ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal sig_titleGreen ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal sig_gameBlue ~STD_LOGIC_VECTOR{1~downto~0}~13 0 43 (_architecture (_uni ))))
		(_signal (_internal sig_titleBlue ~STD_LOGIC_VECTOR{1~downto~0}~13 0 43 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal sig_hill1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal sig_hill2 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal sig_hill3 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal sig_hill4 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal sig_hill5 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~13 0 45 (_architecture (_uni ))))
		(_signal (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~13 0 45 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~31}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 31))))))
		(_signal (_internal M1 ~STD_LOGIC_VECTOR{0~to~31}~13 0 46 (_architecture (_uni ))))
		(_signal (_internal M1a ~STD_LOGIC_VECTOR{0~to~31}~13 0 46 (_architecture (_uni ))))
		(_signal (_internal sig_init_M ~STD_LOGIC_VECTOR{0~to~31}~13 0 46 (_architecture (_uni ))))
		(_signal (_internal angle1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47 (_architecture (_uni ))))
		(_signal (_internal angle2 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal M2 ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48 (_architecture (_uni ))))
		(_signal (_internal M2a ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal btns ~STD_LOGIC_VECTOR{3~downto~0}~13 0 49 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal sig_x ~STD_LOGIC_VECTOR{15~downto~0}~13 0 50 (_architecture (_uni ))))
		(_signal (_internal sig_tank1Angle ~STD_LOGIC_VECTOR{1~downto~0}~13 0 51 (_architecture (_uni ))))
		(_signal (_internal sig_tank2Angle ~STD_LOGIC_VECTOR{1~downto~0}~13 0 51 (_architecture (_uni ))))
		(_signal (_internal sig_tank1_angle_calc ~STD_LOGIC_VECTOR{7~downto~0}~13 0 52 (_architecture (_uni ))))
		(_signal (_internal sig_tank2_angle_calc ~STD_LOGIC_VECTOR{7~downto~0}~13 0 52 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal rom1_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 53 (_architecture (_uni ))))
		(_signal (_internal rom2_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 53 (_architecture (_uni ))))
		(_signal (_internal rom3_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 53 (_architecture (_uni ))))
		(_signal (_internal rom4_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 53 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal rom1_addr ~STD_LOGIC_VECTOR{5~downto~0}~13 0 54 (_architecture (_uni ))))
		(_signal (_internal rom2_addr ~STD_LOGIC_VECTOR{5~downto~0}~13 0 54 (_architecture (_uni ))))
		(_signal (_internal sig_init_addr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 55 (_architecture (_uni ))))
		(_signal (_internal sig_current_state ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56 (_architecture (_uni ))))
		(_signal (_internal sig_nesBtns ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{14~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 14)(i 0))))))
		(_signal (_internal sig_romTitle_addr14 ~STD_LOGIC_VECTOR{14~downto~0}~13 0 57 (_architecture (_uni ))))
		(_signal (_internal sig_MTitle ~STD_LOGIC_VECTOR{7~downto~0}~13 0 58 (_architecture (_uni ))))
		(_process
			(line__62(_architecture 0 0 62 (_assignment (_simple)(_alias((clr)(btn(3))))(_simpleassign BUF)(_target(25))(_sensitivity(9(3))))))
			(line__272(_architecture 1 0 272 (_assignment (_simple)(_alias((btns)(btn)))(_target(68))(_sensitivity(9)))))
			(line__273(_architecture 2 0 273 (_assignment (_simple)(_alias((ld(0))(sig_a)))(_target(24(0)))(_sensitivity(29)))))
			(line__274(_architecture 3 0 274 (_assignment (_simple)(_alias((ld(1))(sig_b)))(_target(24(1)))(_sensitivity(30)))))
			(line__275(_architecture 4 0 275 (_assignment (_simple)(_alias((ld(2))(sig_start)))(_target(24(2)))(_sensitivity(31)))))
			(line__276(_architecture 5 0 276 (_assignment (_simple)(_alias((ld(3))(sig_sel)))(_target(24(3)))(_sensitivity(32)))))
			(line__277(_architecture 6 0 277 (_assignment (_simple)(_alias((ld(4))(sig_right)))(_target(24(4)))(_sensitivity(33)))))
			(line__278(_architecture 7 0 278 (_assignment (_simple)(_alias((ld(5))(sig_up)))(_target(24(5)))(_sensitivity(35)))))
			(line__279(_architecture 8 0 279 (_assignment (_simple)(_alias((ld(6))(sig_down)))(_target(24(6)))(_sensitivity(36)))))
			(line__280(_architecture 9 0 280 (_assignment (_simple)(_alias((ld(7))(sig_left)))(_target(24(7)))(_sensitivity(34)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . vga_bsprite2a_top 10 -1
	)
)
I 000058 55 17393         1398204763932 vga_bsprite2a_top
(_unit VHDL (vga_bsprite2a_top 0 5 (vga_bsprite2a_top 0 35 ))
	(_version vb4)
	(_time 1398204763933 2014.04.22 18:12:43)
	(_source (\./../src/vga_bsprite2a_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 00020706075755155607030e135b510702060907040605)
	(_entity
		(_time 1398008218323)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation U1 0 64 (_entity . clkdiv)
		(_port
			((mclk)(mclk))
			((clr)(clr))
			((clk25)(clk25))
			((clk190)(clk190))
		)
	)
	(_instantiation U2 0 72 (_entity . vga_640x480)
		(_port
			((clk)(clk25))
			((clr)(clr))
			((hsync)(hsync))
			((vsync)(vsync))
			((hc)(hc))
			((vc)(vc))
			((vidon)(vidon))
		)
	)
	(_instantiation U3 0 83 (_entity . vga_bsprite2a)
		(_port
			((vidon)(vidon))
			((tank1Turn)(sig_tank1))
			((tank2Turn)(sig_tank2))
			((hill1)(sig_hill1))
			((hill2)(sig_hill2))
			((hill3)(sig_hill3))
			((hill4)(sig_hill4))
			((hill5)(sig_hill5))
			((tank1Angle)(sig_tank1Angle))
			((tank2Angle)(sig_tank2Angle))
			((tank1_angle)(sig_tank1_angle_calc))
			((tank2_angle)(sig_tank2_angle_calc))
			((aBTN)(sig_gameA))
			((upBTN)(sig_gameUp))
			((downBTN)(sig_gameDown))
			((rightBTN)(sig_gameRight))
			((leftBTN)(sig_gameLeft))
			((hc)(hc))
			((vc)(vc))
			((M1)(M1))
			((M1a)(M1a))
			((M2)(M2))
			((M2a)(M2a))
			((sw)(sw))
			((clk)(mclk))
			((clr)(clr))
			((btn)(btns))
			((rom1_addr)(rom1_addr))
			((rom2_addr)(rom2_addr))
			((red)(sig_gameRed))
			((green)(sig_gameGreen))
			((blue)(sig_gameBlue))
		)
	)
	(_instantiation U4 0 119 (_entity . tank_sprite)
		(_port
			((angle)(sig_tank1Angle))
			((addr)(rom1_addr))
			((M)(M1))
		)
	)
	(_instantiation U4fill 0 126 (_entity . tank_sprite2)
		(_port
			((angle)(sig_tank1Angle))
			((addr)(rom1_addr))
			((M)(M1a))
		)
	)
	(_instantiation U5 0 133 (_entity . tank_sprite)
		(_port
			((angle)(sig_tank2Angle))
			((addr)(rom2_addr))
			((M)(M2))
		)
	)
	(_instantiation U5fill 0 141 (_entity . tank_sprite2)
		(_port
			((angle)(sig_tank2Angle))
			((addr)(rom2_addr))
			((M)(M2a))
		)
	)
	(_instantiation who 0 148 (_entity . whosTurn)
		(_port
			((clr)(clr))
			((clk)(clk25))
			((a)(sig_gameA))
			((start)(sig_gameStart))
			((tank1)(sig_tank1))
			((tank2)(sig_tank2))
		)
	)
	(_instantiation nes 0 158 (_entity . nes_driver)
		(_port
			((clr)(clr))
			((clk25)(clk25))
			((nes_data)(ja1))
			((nes_clk)(ja3))
			((latch)(ja2))
			((nesBtns)(sig_nesBtns))
		)
	)
	(_instantiation x7 0 169 (_entity . x7segb)
		(_port
			((x(d_15_8))(sig_tank1_angle_calc))
			((x(d_7_0))(sig_tank2_angle_calc))
			((clk)(mclk))
			((clr)(clr))
			((a_to_g)(a_to_g))
			((an)(an))
			((dp)(dp))
		)
	)
	(_instantiation buttons 0 180 (_entity . buttonMux)
		(_port
			((screenSel)(sig_screenSel))
			((a)(sig_a))
			((b)(sig_b))
			((start)(sig_start))
			((sel)(sig_sel))
			((up)(sig_up))
			((down)(sig_down))
			((right)(sig_right))
			((left)(sig_left))
			((gameA)(sig_gameA))
			((gameB)(sig_gameB))
			((gameStart)(sig_gameStart))
			((gameSel)(sig_gameSel))
			((gameUp)(sig_gameUp))
			((gameDown)(sig_gameDown))
			((gameRight)(sig_gameRight))
			((gameLeft)(sig_gameLeft))
		)
	)
	(_instantiation selector 0 201 (_entity . screenSelector)
		(_port
			((screenSel)(sig_screenSel))
			((titleRed)(sig_titleRed))
			((titleGreen)(sig_titleGreen))
			((titleBlue)(sig_titleBlue))
			((gameRed)(sig_gameRed))
			((gameBlue)(sig_gameBlue))
			((gameGreen)(sig_gameGreen))
			((red)(red))
			((green)(green))
			((blue)(blue))
		)
	)
	(_instantiation screenstate 0 215 (_entity . screenState)
		(_port
			((start)(sig_start))
			((sel)(sig_sel))
			((up)(sig_up))
			((down)(sig_down))
			((left)(sig_left))
			((right)(sig_right))
			((b)(sig_b))
			((a)(sig_a))
			((clr)(clr))
			((clk)(mclk))
			((screenSel)(sig_screenSel))
			((current_state)(sig_current_state))
			((hill1)(sig_hill1))
			((hill2)(sig_hill2))
			((hill3)(sig_hill3))
			((hill4)(sig_hill4))
			((hill5)(sig_hill5))
		)
	)
	(_instantiation title 0 236 (_entity . titleScreen)
		(_port
			((vidon)(vidon))
			((hc)(hc))
			((vc)(vc))
			((MTitle)(sig_MTitle))
			((romTitle_addr14)(sig_romTitle_addr14))
			((red)(sig_titleRed))
			((green)(sig_titleGreen))
			((blue)(sig_titleBlue))
		)
	)
	(_instantiation t 0 248 (_entity . test)
		(_port
			((clka)(clk25))
			((addra)(sig_romTitle_addr14))
			((douta)(sig_MTitle))
		)
	)
	(_instantiation bounce 0 255 (_entity . debounce)
		(_port
			((inp)(sig_nesBtns))
			((cclk)(clk190))
			((clr)(clr))
			((outp(7))(sig_left))
			((outp(6))(sig_down))
			((outp(5))(sig_up))
			((outp(4))(sig_right))
			((outp(3))(sig_sel))
			((outp(2))(sig_start))
			((outp(1))(sig_b))
			((outp(0))(sig_a))
		)
	)
	(_object
		(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal aBTN ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal upBTN ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal downBTN ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal rightBTN ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal leftBTN ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal ja1 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal ja2 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_port (_internal ja3 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal sw ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill1 ~STD_LOGIC_VECTOR{7~downto~0}~122 0 18 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill2 ~STD_LOGIC_VECTOR{7~downto~0}~124 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill3 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 20 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill4 ~STD_LOGIC_VECTOR{7~downto~0}~128 0 21 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill5 ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 22 (_entity (_in ))))
		(_port (_internal hsync ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
		(_port (_internal vsync ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~12 0 25 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1212 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~1212 0 26 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~12 0 27 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal a_to_g ~STD_LOGIC_VECTOR{6~downto~0}~12 0 28 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1214 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal an ~STD_LOGIC_VECTOR{3~downto~0}~1214 0 29 (_entity (_out ))))
		(_port (_internal dp ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1216 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ld ~STD_LOGIC_VECTOR{7~downto~0}~1216 0 31 (_entity (_out ))))
		(_signal (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal clk25 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal clk190 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_a ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_b ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_start ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_sel ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_right ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_left ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_up ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_down ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_tank1 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_tank2 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_gameA ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameB ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameStart ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameSel ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameUp ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameDown ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameLeft ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameRight ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_screenSel ~extieee.std_logic_1164.STD_LOGIC 0 41 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal sig_gameRed ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal sig_gameGreen ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal sig_titleRed ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal sig_titleGreen ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal sig_gameBlue ~STD_LOGIC_VECTOR{1~downto~0}~13 0 43 (_architecture (_uni ))))
		(_signal (_internal sig_titleBlue ~STD_LOGIC_VECTOR{1~downto~0}~13 0 43 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal sig_hill1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal sig_hill2 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal sig_hill3 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal sig_hill4 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal sig_hill5 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~13 0 45 (_architecture (_uni ))))
		(_signal (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~13 0 45 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~31}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 31))))))
		(_signal (_internal M1 ~STD_LOGIC_VECTOR{0~to~31}~13 0 46 (_architecture (_uni ))))
		(_signal (_internal M1a ~STD_LOGIC_VECTOR{0~to~31}~13 0 46 (_architecture (_uni ))))
		(_signal (_internal sig_init_M ~STD_LOGIC_VECTOR{0~to~31}~13 0 46 (_architecture (_uni ))))
		(_signal (_internal angle1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47 (_architecture (_uni ))))
		(_signal (_internal angle2 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal M2 ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48 (_architecture (_uni ))))
		(_signal (_internal M2a ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal btns ~STD_LOGIC_VECTOR{3~downto~0}~13 0 49 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal sig_x ~STD_LOGIC_VECTOR{15~downto~0}~13 0 50 (_architecture (_uni ))))
		(_signal (_internal sig_tank1Angle ~STD_LOGIC_VECTOR{1~downto~0}~13 0 51 (_architecture (_uni ))))
		(_signal (_internal sig_tank2Angle ~STD_LOGIC_VECTOR{1~downto~0}~13 0 51 (_architecture (_uni ))))
		(_signal (_internal sig_tank1_angle_calc ~STD_LOGIC_VECTOR{7~downto~0}~13 0 52 (_architecture (_uni ))))
		(_signal (_internal sig_tank2_angle_calc ~STD_LOGIC_VECTOR{7~downto~0}~13 0 52 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal rom1_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 53 (_architecture (_uni ))))
		(_signal (_internal rom2_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 53 (_architecture (_uni ))))
		(_signal (_internal rom3_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 53 (_architecture (_uni ))))
		(_signal (_internal rom4_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 53 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal rom1_addr ~STD_LOGIC_VECTOR{5~downto~0}~13 0 54 (_architecture (_uni ))))
		(_signal (_internal rom2_addr ~STD_LOGIC_VECTOR{5~downto~0}~13 0 54 (_architecture (_uni ))))
		(_signal (_internal sig_init_addr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 55 (_architecture (_uni ))))
		(_signal (_internal sig_current_state ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56 (_architecture (_uni ))))
		(_signal (_internal sig_nesBtns ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{14~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 14)(i 0))))))
		(_signal (_internal sig_romTitle_addr14 ~STD_LOGIC_VECTOR{14~downto~0}~13 0 57 (_architecture (_uni ))))
		(_signal (_internal sig_MTitle ~STD_LOGIC_VECTOR{7~downto~0}~13 0 58 (_architecture (_uni ))))
		(_process
			(line__62(_architecture 0 0 62 (_assignment (_simple)(_alias((clr)(btn(3))))(_simpleassign BUF)(_target(25))(_sensitivity(9(3))))))
			(line__272(_architecture 1 0 272 (_assignment (_simple)(_alias((btns)(btn)))(_target(68))(_sensitivity(9)))))
			(line__273(_architecture 2 0 273 (_assignment (_simple)(_alias((ld(0))(sig_a)))(_target(24(0)))(_sensitivity(29)))))
			(line__274(_architecture 3 0 274 (_assignment (_simple)(_alias((ld(1))(sig_b)))(_target(24(1)))(_sensitivity(30)))))
			(line__275(_architecture 4 0 275 (_assignment (_simple)(_alias((ld(2))(sig_start)))(_target(24(2)))(_sensitivity(31)))))
			(line__276(_architecture 5 0 276 (_assignment (_simple)(_alias((ld(3))(sig_sel)))(_target(24(3)))(_sensitivity(32)))))
			(line__277(_architecture 6 0 277 (_assignment (_simple)(_alias((ld(4))(sig_right)))(_target(24(4)))(_sensitivity(33)))))
			(line__278(_architecture 7 0 278 (_assignment (_simple)(_alias((ld(5))(sig_up)))(_target(24(5)))(_sensitivity(35)))))
			(line__279(_architecture 8 0 279 (_assignment (_simple)(_alias((ld(6))(sig_down)))(_target(24(6)))(_sensitivity(36)))))
			(line__280(_architecture 9 0 280 (_assignment (_simple)(_alias((ld(7))(sig_left)))(_target(24(7)))(_sensitivity(34)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . vga_bsprite2a_top 10 -1
	)
)
I 000052 55 5505          1398205249997 screenState
(_unit VHDL (screenstate 0 6 (screenstate 0 30 ))
	(_version vb4)
	(_time 1398205249998 2014.04.22 18:20:49)
	(_source (\./../src/screenState.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code b4e1e5e0b3e2e2a2b6b1a1eeb0b3b7b3b0b2b5b3b0)
	(_entity
		(_time 1398093223804)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal sel ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal down ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal left ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal right ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in )(_event))))
		(_port (_internal screenSel ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal current_state ~STD_LOGIC_VECTOR{7~downto~0}~12 0 19 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill1 ~STD_LOGIC_VECTOR{7~downto~0}~122 0 20 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill2 ~STD_LOGIC_VECTOR{7~downto~0}~124 0 21 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill3 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 22 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill4 ~STD_LOGIC_VECTOR{7~downto~0}~128 0 23 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill5 ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 24 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal zero ~STD_LOGIC_VECTOR{7~downto~0}~13 0 31 (_architecture (_string \"00000000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal top ~STD_LOGIC_VECTOR{7~downto~0}~132 0 32 (_architecture (_string \"00111111"\))))
		(_type (_internal state 0 33 (_enum1 firstup secondup firstdown seconddown firstleft secondleft firstright secondright bdown adown firstupreleased secondupreleased firstdownreleased seconddownreleased firstleftreleased secondleftreleased firstrightreleased secondrightreleased bdownreleased adownreleased title_screen game_screen (_to (i 0)(i 21)))))
		(_signal (_internal present_state state 0 36 (_architecture (_uni ))))
		(_signal (_internal next_state state 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal sig_hill1 ~STD_LOGIC_VECTOR{7~downto~0}~134 0 37 (_architecture (_uni ))))
		(_signal (_internal sig_hill2 ~STD_LOGIC_VECTOR{7~downto~0}~134 0 37 (_architecture (_uni ))))
		(_signal (_internal sig_hill3 ~STD_LOGIC_VECTOR{7~downto~0}~134 0 37 (_architecture (_uni ))))
		(_signal (_internal sig_hill4 ~STD_LOGIC_VECTOR{7~downto~0}~134 0 37 (_architecture (_uni ))))
		(_signal (_internal sig_hill5 ~STD_LOGIC_VECTOR{7~downto~0}~134 0 37 (_architecture (_uni ))))
		(_signal (_internal next_current_state ~STD_LOGIC_VECTOR{7~downto~0}~134 0 38 (_architecture (_uni ))))
		(_process
			(line__41(_architecture 0 0 41 (_process (_target(17)(19)(20)(21)(22)(23)(11))(_sensitivity(8)(9)(17)(18)(19)(20)(21)(22)(23)(24(d_7_0)))(_dssslsensitivity 2))))
			(c1(_architecture 1 0 85 (_process (_simple)(_target(18))(_sensitivity(17)(0)(1)(2)(3)(4)(5)(6)(7)))))
			(c2(_architecture 2 0 101 (_process (_simple)(_target(10))(_sensitivity(17)))))
			(line__113(_architecture 3 0 113 (_assignment (_simple)(_alias((hill1)(sig_hill1)))(_target(12))(_sensitivity(19)))))
			(line__114(_architecture 4 0 114 (_assignment (_simple)(_alias((hill2)(sig_hill2)))(_target(13))(_sensitivity(20)))))
			(line__115(_architecture 5 0 115 (_assignment (_simple)(_alias((hill3)(sig_hill3)))(_target(14))(_sensitivity(21)))))
			(line__116(_architecture 6 0 116 (_assignment (_simple)(_alias((hill4)(sig_hill4)))(_target(15))(_sensitivity(22)))))
			(line__117(_architecture 7 0 117 (_assignment (_simple)(_alias((hill5)(sig_hill5)))(_target(16))(_sensitivity(23)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . screenState 8 -1
	)
)
I 000052 55 5505          1398205513042 screenState
(_unit VHDL (screenstate 0 6 (screenstate 0 30 ))
	(_version vb4)
	(_time 1398205513043 2014.04.22 18:25:13)
	(_source (\./../src/screenState.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 3d6868386a6b6b2b3f382867393a3e3a393b3c3a39)
	(_entity
		(_time 1398093223804)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal sel ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal down ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal left ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal right ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in )(_event))))
		(_port (_internal screenSel ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal current_state ~STD_LOGIC_VECTOR{7~downto~0}~12 0 19 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill1 ~STD_LOGIC_VECTOR{7~downto~0}~122 0 20 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill2 ~STD_LOGIC_VECTOR{7~downto~0}~124 0 21 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill3 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 22 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill4 ~STD_LOGIC_VECTOR{7~downto~0}~128 0 23 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill5 ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 24 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal zero ~STD_LOGIC_VECTOR{7~downto~0}~13 0 31 (_architecture (_string \"00000000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal top ~STD_LOGIC_VECTOR{7~downto~0}~132 0 32 (_architecture (_string \"00111111"\))))
		(_type (_internal state 0 33 (_enum1 firstup secondup firstdown seconddown firstleft secondleft firstright secondright bdown adown firstupreleased secondupreleased firstdownreleased seconddownreleased firstleftreleased secondleftreleased firstrightreleased secondrightreleased bdownreleased adownreleased title_screen game_screen (_to (i 0)(i 21)))))
		(_signal (_internal present_state state 0 36 (_architecture (_uni ))))
		(_signal (_internal next_state state 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal sig_hill1 ~STD_LOGIC_VECTOR{7~downto~0}~134 0 37 (_architecture (_uni ))))
		(_signal (_internal sig_hill2 ~STD_LOGIC_VECTOR{7~downto~0}~134 0 37 (_architecture (_uni ))))
		(_signal (_internal sig_hill3 ~STD_LOGIC_VECTOR{7~downto~0}~134 0 37 (_architecture (_uni ))))
		(_signal (_internal sig_hill4 ~STD_LOGIC_VECTOR{7~downto~0}~134 0 37 (_architecture (_uni ))))
		(_signal (_internal sig_hill5 ~STD_LOGIC_VECTOR{7~downto~0}~134 0 37 (_architecture (_uni ))))
		(_signal (_internal next_current_state ~STD_LOGIC_VECTOR{7~downto~0}~134 0 38 (_architecture (_uni ))))
		(_process
			(line__41(_architecture 0 0 41 (_process (_target(17)(19)(20)(21)(22)(23)(11))(_sensitivity(8)(9)(17)(18)(19)(20)(21)(22)(23)(24(d_7_0)))(_dssslsensitivity 2))))
			(c1(_architecture 1 0 85 (_process (_simple)(_target(18))(_sensitivity(17)(0)(1)(2)(3)(4)(5)(6)(7)))))
			(c2(_architecture 2 0 101 (_process (_simple)(_target(10))(_sensitivity(17)))))
			(line__113(_architecture 3 0 113 (_assignment (_simple)(_alias((hill1)(sig_hill1)))(_target(12))(_sensitivity(19)))))
			(line__114(_architecture 4 0 114 (_assignment (_simple)(_alias((hill2)(sig_hill2)))(_target(13))(_sensitivity(20)))))
			(line__115(_architecture 5 0 115 (_assignment (_simple)(_alias((hill3)(sig_hill3)))(_target(14))(_sensitivity(21)))))
			(line__116(_architecture 6 0 116 (_assignment (_simple)(_alias((hill4)(sig_hill4)))(_target(15))(_sensitivity(22)))))
			(line__117(_architecture 7 0 117 (_assignment (_simple)(_alias((hill5)(sig_hill5)))(_target(16))(_sensitivity(23)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . screenState 8 -1
	)
)
I 000058 55 17393         1398205516961 vga_bsprite2a_top
(_unit VHDL (vga_bsprite2a_top 0 5 (vga_bsprite2a_top 0 35 ))
	(_version vb4)
	(_time 1398205516962 2014.04.22 18:25:16)
	(_source (\./../src/vga_bsprite2a_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 89ddda8787dedc9cdf8e8a879ad2d88e8b8f808e8d8f8c)
	(_entity
		(_time 1398008218323)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation U1 0 64 (_entity . clkdiv)
		(_port
			((mclk)(mclk))
			((clr)(clr))
			((clk25)(clk25))
			((clk190)(clk190))
		)
	)
	(_instantiation U2 0 72 (_entity . vga_640x480)
		(_port
			((clk)(clk25))
			((clr)(clr))
			((hsync)(hsync))
			((vsync)(vsync))
			((hc)(hc))
			((vc)(vc))
			((vidon)(vidon))
		)
	)
	(_instantiation U3 0 83 (_entity . vga_bsprite2a)
		(_port
			((vidon)(vidon))
			((tank1Turn)(sig_tank1))
			((tank2Turn)(sig_tank2))
			((hill1)(sig_hill1))
			((hill2)(sig_hill2))
			((hill3)(sig_hill3))
			((hill4)(sig_hill4))
			((hill5)(sig_hill5))
			((tank1Angle)(sig_tank1Angle))
			((tank2Angle)(sig_tank2Angle))
			((tank1_angle)(sig_tank1_angle_calc))
			((tank2_angle)(sig_tank2_angle_calc))
			((aBTN)(sig_gameA))
			((upBTN)(sig_gameUp))
			((downBTN)(sig_gameDown))
			((rightBTN)(sig_gameRight))
			((leftBTN)(sig_gameLeft))
			((hc)(hc))
			((vc)(vc))
			((M1)(M1))
			((M1a)(M1a))
			((M2)(M2))
			((M2a)(M2a))
			((sw)(sw))
			((clk)(mclk))
			((clr)(clr))
			((btn)(btns))
			((rom1_addr)(rom1_addr))
			((rom2_addr)(rom2_addr))
			((red)(sig_gameRed))
			((green)(sig_gameGreen))
			((blue)(sig_gameBlue))
		)
	)
	(_instantiation U4 0 119 (_entity . tank_sprite)
		(_port
			((angle)(sig_tank1Angle))
			((addr)(rom1_addr))
			((M)(M1))
		)
	)
	(_instantiation U4fill 0 126 (_entity . tank_sprite2)
		(_port
			((angle)(sig_tank1Angle))
			((addr)(rom1_addr))
			((M)(M1a))
		)
	)
	(_instantiation U5 0 133 (_entity . tank_sprite)
		(_port
			((angle)(sig_tank2Angle))
			((addr)(rom2_addr))
			((M)(M2))
		)
	)
	(_instantiation U5fill 0 141 (_entity . tank_sprite2)
		(_port
			((angle)(sig_tank2Angle))
			((addr)(rom2_addr))
			((M)(M2a))
		)
	)
	(_instantiation who 0 148 (_entity . whosTurn)
		(_port
			((clr)(clr))
			((clk)(clk25))
			((a)(sig_gameA))
			((start)(sig_gameStart))
			((tank1)(sig_tank1))
			((tank2)(sig_tank2))
		)
	)
	(_instantiation nes 0 158 (_entity . nes_driver)
		(_port
			((clr)(clr))
			((clk25)(clk25))
			((nes_data)(ja1))
			((nes_clk)(ja3))
			((latch)(ja2))
			((nesBtns)(sig_nesBtns))
		)
	)
	(_instantiation x7 0 169 (_entity . x7segb)
		(_port
			((x(d_15_8))(sig_tank1_angle_calc))
			((x(d_7_0))(sig_tank2_angle_calc))
			((clk)(mclk))
			((clr)(clr))
			((a_to_g)(a_to_g))
			((an)(an))
			((dp)(dp))
		)
	)
	(_instantiation buttons 0 180 (_entity . buttonMux)
		(_port
			((screenSel)(sig_screenSel))
			((a)(sig_a))
			((b)(sig_b))
			((start)(sig_start))
			((sel)(sig_sel))
			((up)(sig_up))
			((down)(sig_down))
			((right)(sig_right))
			((left)(sig_left))
			((gameA)(sig_gameA))
			((gameB)(sig_gameB))
			((gameStart)(sig_gameStart))
			((gameSel)(sig_gameSel))
			((gameUp)(sig_gameUp))
			((gameDown)(sig_gameDown))
			((gameRight)(sig_gameRight))
			((gameLeft)(sig_gameLeft))
		)
	)
	(_instantiation selector 0 201 (_entity . screenSelector)
		(_port
			((screenSel)(sig_screenSel))
			((titleRed)(sig_titleRed))
			((titleGreen)(sig_titleGreen))
			((titleBlue)(sig_titleBlue))
			((gameRed)(sig_gameRed))
			((gameBlue)(sig_gameBlue))
			((gameGreen)(sig_gameGreen))
			((red)(red))
			((green)(green))
			((blue)(blue))
		)
	)
	(_instantiation screenstate 0 215 (_entity . screenState)
		(_port
			((start)(sig_start))
			((sel)(sig_sel))
			((up)(sig_up))
			((down)(sig_down))
			((left)(sig_left))
			((right)(sig_right))
			((b)(sig_b))
			((a)(sig_a))
			((clr)(clr))
			((clk)(mclk))
			((screenSel)(sig_screenSel))
			((current_state)(sig_current_state))
			((hill1)(sig_hill1))
			((hill2)(sig_hill2))
			((hill3)(sig_hill3))
			((hill4)(sig_hill4))
			((hill5)(sig_hill5))
		)
	)
	(_instantiation title 0 236 (_entity . titleScreen)
		(_port
			((vidon)(vidon))
			((hc)(hc))
			((vc)(vc))
			((MTitle)(sig_MTitle))
			((romTitle_addr14)(sig_romTitle_addr14))
			((red)(sig_titleRed))
			((green)(sig_titleGreen))
			((blue)(sig_titleBlue))
		)
	)
	(_instantiation t 0 248 (_entity . test)
		(_port
			((clka)(clk25))
			((addra)(sig_romTitle_addr14))
			((douta)(sig_MTitle))
		)
	)
	(_instantiation bounce 0 255 (_entity . debounce)
		(_port
			((inp)(sig_nesBtns))
			((cclk)(clk190))
			((clr)(clr))
			((outp(7))(sig_left))
			((outp(6))(sig_down))
			((outp(5))(sig_up))
			((outp(4))(sig_right))
			((outp(3))(sig_sel))
			((outp(2))(sig_start))
			((outp(1))(sig_b))
			((outp(0))(sig_a))
		)
	)
	(_object
		(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal aBTN ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal upBTN ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal downBTN ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal rightBTN ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal leftBTN ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal ja1 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal ja2 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_port (_internal ja3 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal sw ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill1 ~STD_LOGIC_VECTOR{7~downto~0}~122 0 18 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill2 ~STD_LOGIC_VECTOR{7~downto~0}~124 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill3 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 20 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill4 ~STD_LOGIC_VECTOR{7~downto~0}~128 0 21 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill5 ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 22 (_entity (_in ))))
		(_port (_internal hsync ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
		(_port (_internal vsync ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~12 0 25 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1212 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~1212 0 26 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~12 0 27 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal a_to_g ~STD_LOGIC_VECTOR{6~downto~0}~12 0 28 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1214 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal an ~STD_LOGIC_VECTOR{3~downto~0}~1214 0 29 (_entity (_out ))))
		(_port (_internal dp ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1216 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ld ~STD_LOGIC_VECTOR{7~downto~0}~1216 0 31 (_entity (_out ))))
		(_signal (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal clk25 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal clk190 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_a ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_b ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_start ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_sel ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_right ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_left ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_up ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_down ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_tank1 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_tank2 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_gameA ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameB ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameStart ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameSel ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameUp ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameDown ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameLeft ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameRight ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_screenSel ~extieee.std_logic_1164.STD_LOGIC 0 41 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal sig_gameRed ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal sig_gameGreen ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal sig_titleRed ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal sig_titleGreen ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal sig_gameBlue ~STD_LOGIC_VECTOR{1~downto~0}~13 0 43 (_architecture (_uni ))))
		(_signal (_internal sig_titleBlue ~STD_LOGIC_VECTOR{1~downto~0}~13 0 43 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal sig_hill1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal sig_hill2 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal sig_hill3 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal sig_hill4 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal sig_hill5 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~13 0 45 (_architecture (_uni ))))
		(_signal (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~13 0 45 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~31}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 31))))))
		(_signal (_internal M1 ~STD_LOGIC_VECTOR{0~to~31}~13 0 46 (_architecture (_uni ))))
		(_signal (_internal M1a ~STD_LOGIC_VECTOR{0~to~31}~13 0 46 (_architecture (_uni ))))
		(_signal (_internal sig_init_M ~STD_LOGIC_VECTOR{0~to~31}~13 0 46 (_architecture (_uni ))))
		(_signal (_internal angle1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47 (_architecture (_uni ))))
		(_signal (_internal angle2 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal M2 ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48 (_architecture (_uni ))))
		(_signal (_internal M2a ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal btns ~STD_LOGIC_VECTOR{3~downto~0}~13 0 49 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal sig_x ~STD_LOGIC_VECTOR{15~downto~0}~13 0 50 (_architecture (_uni ))))
		(_signal (_internal sig_tank1Angle ~STD_LOGIC_VECTOR{1~downto~0}~13 0 51 (_architecture (_uni ))))
		(_signal (_internal sig_tank2Angle ~STD_LOGIC_VECTOR{1~downto~0}~13 0 51 (_architecture (_uni ))))
		(_signal (_internal sig_tank1_angle_calc ~STD_LOGIC_VECTOR{7~downto~0}~13 0 52 (_architecture (_uni ))))
		(_signal (_internal sig_tank2_angle_calc ~STD_LOGIC_VECTOR{7~downto~0}~13 0 52 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal rom1_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 53 (_architecture (_uni ))))
		(_signal (_internal rom2_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 53 (_architecture (_uni ))))
		(_signal (_internal rom3_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 53 (_architecture (_uni ))))
		(_signal (_internal rom4_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 53 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal rom1_addr ~STD_LOGIC_VECTOR{5~downto~0}~13 0 54 (_architecture (_uni ))))
		(_signal (_internal rom2_addr ~STD_LOGIC_VECTOR{5~downto~0}~13 0 54 (_architecture (_uni ))))
		(_signal (_internal sig_init_addr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 55 (_architecture (_uni ))))
		(_signal (_internal sig_current_state ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56 (_architecture (_uni ))))
		(_signal (_internal sig_nesBtns ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{14~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 14)(i 0))))))
		(_signal (_internal sig_romTitle_addr14 ~STD_LOGIC_VECTOR{14~downto~0}~13 0 57 (_architecture (_uni ))))
		(_signal (_internal sig_MTitle ~STD_LOGIC_VECTOR{7~downto~0}~13 0 58 (_architecture (_uni ))))
		(_process
			(line__62(_architecture 0 0 62 (_assignment (_simple)(_alias((clr)(btn(3))))(_simpleassign BUF)(_target(25))(_sensitivity(9(3))))))
			(line__272(_architecture 1 0 272 (_assignment (_simple)(_alias((btns)(btn)))(_target(68))(_sensitivity(9)))))
			(line__273(_architecture 2 0 273 (_assignment (_simple)(_alias((ld(0))(sig_a)))(_target(24(0)))(_sensitivity(29)))))
			(line__274(_architecture 3 0 274 (_assignment (_simple)(_alias((ld(1))(sig_b)))(_target(24(1)))(_sensitivity(30)))))
			(line__275(_architecture 4 0 275 (_assignment (_simple)(_alias((ld(2))(sig_start)))(_target(24(2)))(_sensitivity(31)))))
			(line__276(_architecture 5 0 276 (_assignment (_simple)(_alias((ld(3))(sig_sel)))(_target(24(3)))(_sensitivity(32)))))
			(line__277(_architecture 6 0 277 (_assignment (_simple)(_alias((ld(4))(sig_right)))(_target(24(4)))(_sensitivity(33)))))
			(line__278(_architecture 7 0 278 (_assignment (_simple)(_alias((ld(5))(sig_up)))(_target(24(5)))(_sensitivity(35)))))
			(line__279(_architecture 8 0 279 (_assignment (_simple)(_alias((ld(6))(sig_down)))(_target(24(6)))(_sensitivity(36)))))
			(line__280(_architecture 9 0 280 (_assignment (_simple)(_alias((ld(7))(sig_left)))(_target(24(7)))(_sensitivity(34)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . vga_bsprite2a_top 10 -1
	)
)
I 000052 55 5071          1398205895587 titleScreen
(_unit VHDL (titlescreen 0 4 (titlescreen 0 16 ))
	(_version vb4)
	(_time 1398205895588 2014.04.22 18:31:35)
	(_source (\./../src/titleScreen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 8f818e81d0d9df99df809ad4dd898c888d898a898a)
	(_entity
		(_time 1398204660802)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal MTitle ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{14~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 14)(i 0))))))
		(_port (_internal romTitle_addr14 ~STD_LOGIC_VECTOR{14~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~124 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal hbp ~STD_LOGIC_VECTOR{9~downto~0}~13 0 17 (_architecture (_string \"0010010000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal vbp ~STD_LOGIC_VECTOR{9~downto~0}~132 0 19 (_architecture (_string \"0000011111"\))))
		(_constant (_internal w ~extSTD.STANDARD.INTEGER 0 21 (_architecture ((i 100)))))
		(_constant (_internal h ~extSTD.STANDARD.INTEGER 0 22 (_architecture ((i 100)))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~134 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal xpix ~STD_LOGIC_VECTOR{9~downto~0}~134 0 23 (_architecture (_uni ))))
		(_signal (_internal ypix ~STD_LOGIC_VECTOR{9~downto~0}~134 0 23 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal rom_addr ~STD_LOGIC_VECTOR{16~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal CTitle ~STD_LOGIC_VECTOR{9~downto~0}~134 0 25 (_architecture (_uni ))))
		(_signal (_internal RTitle ~STD_LOGIC_VECTOR{9~downto~0}~134 0 25 (_architecture (_uni ))))
		(_signal (_internal spriteon ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~136 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_variable (_internal rom_addr1 ~STD_LOGIC_VECTOR{16~downto~0}~136 0 38 (_process 4 )))
		(_variable (_internal rom_addr2 ~STD_LOGIC_VECTOR{16~downto~0}~136 0 38 (_process 4 )))
		(_variable (_internal j ~extSTD.STANDARD.INTEGER 0 47 (_process 5 )))
		(_process
			(line__29(_architecture 0 0 29 (_assignment (_simple)(_target(11)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(12)))))
			(line__32(_architecture 2 0 32 (_assignment (_simple)(_target(9))(_sensitivity(12)(2)))))
			(line__34(_architecture 3 0 34 (_assignment (_simple)(_target(13))(_sensitivity(11)(12)(1)(2)))))
			(line__37(_architecture 4 0 37 (_process (_simple)(_target(4))(_sensitivity(8)(9)))))
			(line__46(_architecture 5 0 46 (_process (_simple)(_target(5)(6)(7))(_sensitivity(13)(0)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33751554 50463490 771 )
		(33686274 33686018 770 )
		(33686018 33686018 )
		(33686018 )
		(131586 )
		(33686018 2 )
		(514 )
	)
	(_model . titleScreen 6 -1
	)
)
I 000052 55 5071          1398206097270 titleScreen
(_unit VHDL (titlescreen 0 4 (titlescreen 0 16 ))
	(_version vb4)
	(_time 1398206097271 2014.04.22 18:34:57)
	(_source (\./../src/titleScreen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 5d0b505e000b0d4b0d5248060f5b5e5a5f5b585b58)
	(_entity
		(_time 1398204660802)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal MTitle ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{14~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 14)(i 0))))))
		(_port (_internal romTitle_addr14 ~STD_LOGIC_VECTOR{14~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~124 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal hbp ~STD_LOGIC_VECTOR{9~downto~0}~13 0 17 (_architecture (_string \"0010010000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal vbp ~STD_LOGIC_VECTOR{9~downto~0}~132 0 19 (_architecture (_string \"0000011111"\))))
		(_constant (_internal w ~extSTD.STANDARD.INTEGER 0 21 (_architecture ((i 280)))))
		(_constant (_internal h ~extSTD.STANDARD.INTEGER 0 22 (_architecture ((i 112)))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~134 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal xpix ~STD_LOGIC_VECTOR{9~downto~0}~134 0 23 (_architecture (_uni ))))
		(_signal (_internal ypix ~STD_LOGIC_VECTOR{9~downto~0}~134 0 23 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal rom_addr ~STD_LOGIC_VECTOR{16~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal CTitle ~STD_LOGIC_VECTOR{9~downto~0}~134 0 25 (_architecture (_uni ))))
		(_signal (_internal RTitle ~STD_LOGIC_VECTOR{9~downto~0}~134 0 25 (_architecture (_uni ))))
		(_signal (_internal spriteon ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~136 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_variable (_internal rom_addr1 ~STD_LOGIC_VECTOR{16~downto~0}~136 0 38 (_process 4 )))
		(_variable (_internal rom_addr2 ~STD_LOGIC_VECTOR{16~downto~0}~136 0 38 (_process 4 )))
		(_variable (_internal j ~extSTD.STANDARD.INTEGER 0 47 (_process 5 )))
		(_process
			(line__29(_architecture 0 0 29 (_assignment (_simple)(_target(11)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(12)))))
			(line__32(_architecture 2 0 32 (_assignment (_simple)(_target(9))(_sensitivity(12)(2)))))
			(line__34(_architecture 3 0 34 (_assignment (_simple)(_target(13))(_sensitivity(11)(12)(1)(2)))))
			(line__37(_architecture 4 0 37 (_process (_simple)(_target(4))(_sensitivity(8)(9)))))
			(line__46(_architecture 5 0 46 (_process (_simple)(_target(5)(6)(7))(_sensitivity(13)(0)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33751554 50463490 771 )
		(33686274 33686018 770 )
		(33686018 33686018 )
		(33686018 )
		(131586 )
		(33686018 2 )
		(514 )
	)
	(_model . titleScreen 6 -1
	)
)
I 000052 55 5165          1398206389704 titleScreen
(_unit VHDL (titlescreen 0 4 (titlescreen 0 16 ))
	(_version vb4)
	(_time 1398206389705 2014.04.22 18:39:49)
	(_source (\./../src/titleScreen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code b4b2e6e0b9e2e4a2e4e3a1efe6b2b7b3b6b2b1b2b1)
	(_entity
		(_time 1398204660802)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal MTitle ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{14~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 14)(i 0))))))
		(_port (_internal romTitle_addr14 ~STD_LOGIC_VECTOR{14~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~124 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal hbp ~STD_LOGIC_VECTOR{9~downto~0}~13 0 17 (_architecture (_string \"0010010000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal vbp ~STD_LOGIC_VECTOR{9~downto~0}~132 0 19 (_architecture (_string \"0000011111"\))))
		(_constant (_internal w ~extSTD.STANDARD.INTEGER 0 21 (_architecture ((i 280)))))
		(_constant (_internal h ~extSTD.STANDARD.INTEGER 0 22 (_architecture ((i 112)))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~134 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal xpix ~STD_LOGIC_VECTOR{9~downto~0}~134 0 23 (_architecture (_uni ))))
		(_signal (_internal ypix ~STD_LOGIC_VECTOR{9~downto~0}~134 0 23 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal rom_addr ~STD_LOGIC_VECTOR{16~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal CTitle ~STD_LOGIC_VECTOR{9~downto~0}~134 0 25 (_architecture (_uni ))))
		(_signal (_internal RTitle ~STD_LOGIC_VECTOR{9~downto~0}~134 0 25 (_architecture (_uni ))))
		(_signal (_internal spriteon ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_variable (_internal rom_addr1 ~STD_LOGIC_VECTOR{16~downto~0}~136 0 39 (_process 5 )))
		(_variable (_internal rom_addr2 ~STD_LOGIC_VECTOR{16~downto~0}~136 0 39 (_process 5 )))
		(_variable (_internal j ~extSTD.STANDARD.INTEGER 0 48 (_process 6 )))
		(_process
			(line__29(_architecture 0 0 29 (_assignment (_simple)(_target(11)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(12)))))
			(line__32(_architecture 2 0 32 (_assignment (_simple)(_target(9))(_sensitivity(12)(2)))))
			(line__33(_architecture 3 0 33 (_assignment (_simple)(_target(8))(_sensitivity(11)(1)))))
			(line__35(_architecture 4 0 35 (_assignment (_simple)(_target(13))(_sensitivity(11)(12)(1)(2)))))
			(line__38(_architecture 5 0 38 (_process (_simple)(_target(4))(_sensitivity(8)(9)))))
			(line__47(_architecture 6 0 47 (_process (_simple)(_target(5)(6)(7))(_sensitivity(13)(0)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33751554 50463490 771 )
		(33686274 33686018 770 )
		(33686018 33686018 )
		(33686018 )
		(131586 )
		(33686018 2 )
		(514 )
	)
	(_model . titleScreen 7 -1
	)
)
I 000052 55 5218          1398206897109 titleScreen
(_unit VHDL (titlescreen 0 4 (titlescreen 0 16 ))
	(_version vb4)
	(_time 1398206897110 2014.04.22 18:48:17)
	(_source (\./../src/titleScreen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code c5969590c99395d392c3d09e97c3c6c2c7c3c0c3c0)
	(_entity
		(_time 1398204660802)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal MTitle ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{14~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 14)(i 0))))))
		(_port (_internal romTitle_addr14 ~STD_LOGIC_VECTOR{14~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~124 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal hbp ~STD_LOGIC_VECTOR{9~downto~0}~13 0 17 (_architecture (_string \"0010010000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal vbp ~STD_LOGIC_VECTOR{9~downto~0}~132 0 19 (_architecture (_string \"0000011111"\))))
		(_constant (_internal w ~extSTD.STANDARD.INTEGER 0 21 (_architecture ((i 280)))))
		(_constant (_internal h ~extSTD.STANDARD.INTEGER 0 22 (_architecture ((i 112)))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~134 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal xpix ~STD_LOGIC_VECTOR{9~downto~0}~134 0 23 (_architecture (_uni ))))
		(_signal (_internal ypix ~STD_LOGIC_VECTOR{9~downto~0}~134 0 23 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal rom_addr ~STD_LOGIC_VECTOR{16~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal CTitle ~STD_LOGIC_VECTOR{9~downto~0}~134 0 25 (_architecture (_uni ))))
		(_signal (_internal RTitle ~STD_LOGIC_VECTOR{9~downto~0}~134 0 25 (_architecture (_uni ))))
		(_signal (_internal spriteon ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_variable (_internal rom_addr1 ~STD_LOGIC_VECTOR{16~downto~0}~136 0 39 (_process 5 )))
		(_variable (_internal rom_addr2 ~STD_LOGIC_VECTOR{16~downto~0}~136 0 39 (_process 5 )))
		(_variable (_internal j ~extSTD.STANDARD.INTEGER 0 48 (_process 6 )))
		(_process
			(line__29(_architecture 0 0 29 (_assignment (_simple)(_target(11)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(12)))))
			(line__32(_architecture 2 0 32 (_assignment (_simple)(_target(9))(_sensitivity(12)(2)))))
			(line__33(_architecture 3 0 33 (_assignment (_simple)(_target(8))(_sensitivity(11)(1)))))
			(line__35(_architecture 4 0 35 (_assignment (_simple)(_target(13))(_sensitivity(11)(12)(1)(2)))))
			(line__38(_architecture 5 0 38 (_process (_simple)(_target(4))(_sensitivity(8)(9)))))
			(line__47(_architecture 6 0 47 (_process (_simple)(_target(5)(6)(7))(_sensitivity(13)(0)(3))(_read(12)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33751554 50463491 514 )
		(33751554 33751811 514 )
		(33686018 33686018 )
		(33686018 )
		(131586 )
		(33686018 2 )
		(131587 )
		(197123 )
		(515 )
		(131842 )
	)
	(_model . titleScreen 7 -1
	)
)
I 000052 55 5223          1398207184758 titleScreen
(_unit VHDL (titlescreen 0 4 (titlescreen 0 16 ))
	(_version vb4)
	(_time 1398207184759 2014.04.22 18:53:04)
	(_source (\./../src/titleScreen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 67646267693137713063723c356164606561626162)
	(_entity
		(_time 1398204660802)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal MTitle ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{14~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 14)(i 0))))))
		(_port (_internal romTitle_addr14 ~STD_LOGIC_VECTOR{14~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~124 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal hbp ~STD_LOGIC_VECTOR{9~downto~0}~13 0 17 (_architecture (_string \"0010010000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal vbp ~STD_LOGIC_VECTOR{9~downto~0}~132 0 19 (_architecture (_string \"0000011111"\))))
		(_constant (_internal w ~extSTD.STANDARD.INTEGER 0 21 (_architecture ((i 280)))))
		(_constant (_internal h ~extSTD.STANDARD.INTEGER 0 22 (_architecture ((i 112)))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~134 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal xpix ~STD_LOGIC_VECTOR{9~downto~0}~134 0 23 (_architecture (_uni ))))
		(_signal (_internal ypix ~STD_LOGIC_VECTOR{9~downto~0}~134 0 23 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal rom_addr ~STD_LOGIC_VECTOR{16~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal CTitle ~STD_LOGIC_VECTOR{9~downto~0}~134 0 25 (_architecture (_uni ))))
		(_signal (_internal RTitle ~STD_LOGIC_VECTOR{9~downto~0}~134 0 25 (_architecture (_uni ))))
		(_signal (_internal spriteon ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_variable (_internal rom_addr1 ~STD_LOGIC_VECTOR{16~downto~0}~136 0 39 (_process 5 )))
		(_variable (_internal rom_addr2 ~STD_LOGIC_VECTOR{16~downto~0}~136 0 39 (_process 5 )))
		(_variable (_internal j ~extSTD.STANDARD.INTEGER 0 48 (_process 6 )))
		(_process
			(line__29(_architecture 0 0 29 (_assignment (_simple)(_target(11)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(12)))))
			(line__32(_architecture 2 0 32 (_assignment (_simple)(_target(9))(_sensitivity(12)(2)))))
			(line__33(_architecture 3 0 33 (_assignment (_simple)(_target(8))(_sensitivity(11)(1)))))
			(line__35(_architecture 4 0 35 (_assignment (_simple)(_target(13))(_sensitivity(11)(12)(1)(2)))))
			(line__38(_architecture 5 0 38 (_process (_simple)(_target(4))(_sensitivity(8)(9)))))
			(line__47(_architecture 6 0 47 (_process (_target(5)(6)(7))(_sensitivity(13)(0)(3)(12)(2))(_dssslsensitivity 3))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33751554 50463491 514 )
		(33751554 33751811 514 )
		(33686018 33686018 )
		(33686018 )
		(131586 )
		(33686018 2 )
		(131587 )
		(197123 )
		(515 )
		(131842 )
	)
	(_model . titleScreen 7 -1
	)
)
I 000052 55 5228          1398207225892 titleScreen
(_unit VHDL (titlescreen 0 4 (titlescreen 0 16 ))
	(_version vb4)
	(_time 1398207225893 2014.04.22 18:53:45)
	(_source (\./../src/titleScreen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 095b0f0f095f591f5e0a1c525b0f0a0e0b0f0c0f0c)
	(_entity
		(_time 1398204660802)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal MTitle ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{14~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 14)(i 0))))))
		(_port (_internal romTitle_addr14 ~STD_LOGIC_VECTOR{14~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~124 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal hbp ~STD_LOGIC_VECTOR{9~downto~0}~13 0 17 (_architecture (_string \"0010010000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal vbp ~STD_LOGIC_VECTOR{9~downto~0}~132 0 19 (_architecture (_string \"0000011111"\))))
		(_constant (_internal w ~extSTD.STANDARD.INTEGER 0 21 (_architecture ((i 280)))))
		(_constant (_internal h ~extSTD.STANDARD.INTEGER 0 22 (_architecture ((i 112)))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~134 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal xpix ~STD_LOGIC_VECTOR{9~downto~0}~134 0 23 (_architecture (_uni ))))
		(_signal (_internal ypix ~STD_LOGIC_VECTOR{9~downto~0}~134 0 23 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal rom_addr ~STD_LOGIC_VECTOR{16~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal CTitle ~STD_LOGIC_VECTOR{9~downto~0}~134 0 25 (_architecture (_uni ))))
		(_signal (_internal RTitle ~STD_LOGIC_VECTOR{9~downto~0}~134 0 25 (_architecture (_uni ))))
		(_signal (_internal spriteon ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_variable (_internal rom_addr1 ~STD_LOGIC_VECTOR{16~downto~0}~136 0 39 (_process 5 )))
		(_variable (_internal rom_addr2 ~STD_LOGIC_VECTOR{16~downto~0}~136 0 39 (_process 5 )))
		(_variable (_internal j ~extSTD.STANDARD.INTEGER 0 48 (_process 6 )))
		(_process
			(line__29(_architecture 0 0 29 (_assignment (_simple)(_target(11)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(12)))))
			(line__32(_architecture 2 0 32 (_assignment (_simple)(_target(9))(_sensitivity(12)(2)))))
			(line__33(_architecture 3 0 33 (_assignment (_simple)(_target(8))(_sensitivity(11)(1)))))
			(line__35(_architecture 4 0 35 (_assignment (_simple)(_target(13))(_sensitivity(11)(12)(1)(2)))))
			(line__38(_architecture 5 0 38 (_process (_simple)(_target(4))(_sensitivity(8)(9)))))
			(line__47(_architecture 6 0 47 (_process (_simple)(_target(5)(6)(7))(_sensitivity(13)(0)(3))(_read(12)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33751554 50463491 514 )
		(33751554 33751811 514 )
		(33686018 33686018 )
		(33686018 )
		(131586 )
		(33686018 2 )
		(514 )
		(131587 )
		(197123 )
		(515 )
		(131842 )
	)
	(_model . titleScreen 7 -1
	)
)
I 000052 55 5317          1398207594303 titleScreen
(_unit VHDL (titlescreen 0 4 (titlescreen 0 16 ))
	(_version vb4)
	(_time 1398207594304 2014.04.22 18:59:54)
	(_source (\./../src/titleScreen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 252a2021297375337225307e772326222723202320)
	(_entity
		(_time 1398204660802)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal MTitle ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{14~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 14)(i 0))))))
		(_port (_internal romTitle_addr14 ~STD_LOGIC_VECTOR{14~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~124 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal hbp ~STD_LOGIC_VECTOR{9~downto~0}~13 0 17 (_architecture (_string \"0010010000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal vbp ~STD_LOGIC_VECTOR{9~downto~0}~132 0 19 (_architecture (_string \"0000011111"\))))
		(_constant (_internal w ~extSTD.STANDARD.INTEGER 0 21 (_architecture ((i 280)))))
		(_constant (_internal h ~extSTD.STANDARD.INTEGER 0 22 (_architecture ((i 112)))))
		(_constant (_internal topBar ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 40)))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal xpix ~STD_LOGIC_VECTOR{9~downto~0}~134 0 24 (_architecture (_uni ))))
		(_signal (_internal ypix ~STD_LOGIC_VECTOR{9~downto~0}~134 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal rom_addr ~STD_LOGIC_VECTOR{16~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal CTitle ~STD_LOGIC_VECTOR{9~downto~0}~134 0 26 (_architecture (_uni ))))
		(_signal (_internal RTitle ~STD_LOGIC_VECTOR{9~downto~0}~134 0 26 (_architecture (_uni ))))
		(_signal (_internal spriteon ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~136 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_variable (_internal rom_addr1 ~STD_LOGIC_VECTOR{16~downto~0}~136 0 40 (_process 5 )))
		(_variable (_internal rom_addr2 ~STD_LOGIC_VECTOR{16~downto~0}~136 0 40 (_process 5 )))
		(_variable (_internal j ~extSTD.STANDARD.INTEGER 0 49 (_process 6 )))
		(_process
			(line__30(_architecture 0 0 30 (_assignment (_simple)(_target(11)))))
			(line__31(_architecture 1 0 31 (_assignment (_simple)(_target(12)))))
			(line__33(_architecture 2 0 33 (_assignment (_simple)(_target(9))(_sensitivity(12)(2)))))
			(line__34(_architecture 3 0 34 (_assignment (_simple)(_target(8))(_sensitivity(11)(1)))))
			(line__36(_architecture 4 0 36 (_assignment (_simple)(_target(13))(_sensitivity(11)(12)(1)(2)))))
			(line__39(_architecture 5 0 39 (_process (_simple)(_target(4))(_sensitivity(8)(9)))))
			(line__48(_architecture 6 0 48 (_process (_simple)(_target(5)(6)(7))(_sensitivity(13)(0)(3))(_read(12)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33751554 50463491 514 )
		(33751554 33751811 514 )
		(33686018 33686018 )
		(33686018 )
		(131586 )
		(33686018 2 )
		(514 )
		(131587 )
		(197123 )
		(515 )
		(131842 )
	)
	(_model . titleScreen 7 -1
	)
)
I 000052 55 5317          1398207726670 titleScreen
(_unit VHDL (titlescreen 0 4 (titlescreen 0 16 ))
	(_version vb4)
	(_time 1398207726671 2014.04.22 19:02:06)
	(_source (\./../src/titleScreen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 343b3631396264226337216f663237333632313231)
	(_entity
		(_time 1398204660802)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal MTitle ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{14~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 14)(i 0))))))
		(_port (_internal romTitle_addr14 ~STD_LOGIC_VECTOR{14~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~124 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal hbp ~STD_LOGIC_VECTOR{9~downto~0}~13 0 17 (_architecture (_string \"0010010000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal vbp ~STD_LOGIC_VECTOR{9~downto~0}~132 0 19 (_architecture (_string \"0000011111"\))))
		(_constant (_internal w ~extSTD.STANDARD.INTEGER 0 21 (_architecture ((i 280)))))
		(_constant (_internal h ~extSTD.STANDARD.INTEGER 0 22 (_architecture ((i 112)))))
		(_constant (_internal topBar ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 40)))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal xpix ~STD_LOGIC_VECTOR{9~downto~0}~134 0 24 (_architecture (_uni ))))
		(_signal (_internal ypix ~STD_LOGIC_VECTOR{9~downto~0}~134 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal rom_addr ~STD_LOGIC_VECTOR{16~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal CTitle ~STD_LOGIC_VECTOR{9~downto~0}~134 0 26 (_architecture (_uni ))))
		(_signal (_internal RTitle ~STD_LOGIC_VECTOR{9~downto~0}~134 0 26 (_architecture (_uni ))))
		(_signal (_internal spriteon ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~136 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_variable (_internal rom_addr1 ~STD_LOGIC_VECTOR{16~downto~0}~136 0 40 (_process 5 )))
		(_variable (_internal rom_addr2 ~STD_LOGIC_VECTOR{16~downto~0}~136 0 40 (_process 5 )))
		(_variable (_internal j ~extSTD.STANDARD.INTEGER 0 49 (_process 6 )))
		(_process
			(line__30(_architecture 0 0 30 (_assignment (_simple)(_target(11)))))
			(line__31(_architecture 1 0 31 (_assignment (_simple)(_target(12)))))
			(line__33(_architecture 2 0 33 (_assignment (_simple)(_target(9))(_sensitivity(12)(2)))))
			(line__34(_architecture 3 0 34 (_assignment (_simple)(_target(8))(_sensitivity(11)(1)))))
			(line__36(_architecture 4 0 36 (_assignment (_simple)(_target(13))(_sensitivity(11)(12)(1)(2)))))
			(line__39(_architecture 5 0 39 (_process (_simple)(_target(4))(_sensitivity(8)(9)))))
			(line__48(_architecture 6 0 48 (_process (_simple)(_target(5)(6)(7))(_sensitivity(13)(0)(3))(_read(12)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33751554 50463491 514 )
		(33751554 33751811 514 )
		(33686018 33686018 )
		(33686018 )
		(131586 )
		(33686018 2 )
		(514 )
		(131587 )
		(197123 )
		(515 )
		(131842 )
	)
	(_model . titleScreen 7 -1
	)
)
I 000052 55 5254          1398208033052 titleScreen
(_unit VHDL (titlescreen 0 4 (titlescreen 0 16 ))
	(_version vb4)
	(_time 1398208033053 2014.04.22 19:07:13)
	(_source (\./../src/titleScreen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 06020100095056105105135d540005010400030003)
	(_entity
		(_time 1398204660802)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal MTitle ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{14~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 14)(i 0))))))
		(_port (_internal romTitle_addr14 ~STD_LOGIC_VECTOR{14~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~124 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal hbp ~STD_LOGIC_VECTOR{9~downto~0}~13 0 17 (_architecture (_string \"0010010000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal vbp ~STD_LOGIC_VECTOR{9~downto~0}~132 0 19 (_architecture (_string \"0000011111"\))))
		(_constant (_internal w ~extSTD.STANDARD.INTEGER 0 21 (_architecture ((i 280)))))
		(_constant (_internal h ~extSTD.STANDARD.INTEGER 0 22 (_architecture ((i 112)))))
		(_constant (_internal topBar ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 40)))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal xpix ~STD_LOGIC_VECTOR{9~downto~0}~134 0 24 (_architecture (_uni ))))
		(_signal (_internal ypix ~STD_LOGIC_VECTOR{9~downto~0}~134 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal rom_addr ~STD_LOGIC_VECTOR{16~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal CTitle ~STD_LOGIC_VECTOR{9~downto~0}~134 0 26 (_architecture (_uni ))))
		(_signal (_internal RTitle ~STD_LOGIC_VECTOR{9~downto~0}~134 0 26 (_architecture (_uni ))))
		(_signal (_internal spriteon ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~136 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_variable (_internal rom_addr1 ~STD_LOGIC_VECTOR{16~downto~0}~136 0 40 (_process 5 )))
		(_variable (_internal rom_addr2 ~STD_LOGIC_VECTOR{16~downto~0}~136 0 40 (_process 5 )))
		(_variable (_internal j ~extSTD.STANDARD.INTEGER 0 49 (_process 6 )))
		(_process
			(line__30(_architecture 0 0 30 (_assignment (_simple)(_target(11)))))
			(line__31(_architecture 1 0 31 (_assignment (_simple)(_target(12)))))
			(line__33(_architecture 2 0 33 (_assignment (_simple)(_target(9))(_sensitivity(12)(2)))))
			(line__34(_architecture 3 0 34 (_assignment (_simple)(_target(8))(_sensitivity(11)(1)))))
			(line__36(_architecture 4 0 36 (_assignment (_simple)(_target(13))(_sensitivity(11)(12)(1)(2)))))
			(line__39(_architecture 5 0 39 (_process (_simple)(_target(4))(_sensitivity(8)(9)))))
			(line__48(_architecture 6 0 48 (_process (_simple)(_target(5)(6)(7))(_sensitivity(13)(0)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33751554 50463491 514 )
		(33751554 33751811 514 )
		(33686018 33686018 )
		(33686018 )
		(131586 )
		(33686018 2 )
		(514 )
	)
	(_model . titleScreen 7 -1
	)
)
I 000052 55 5289          1398208472784 titleScreen
(_unit VHDL (titlescreen 0 4 (titlescreen 0 16 ))
	(_version vb4)
	(_time 1398208472785 2014.04.22 19:14:32)
	(_source (\./../src/titleScreen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code beecb2eae2e8eea8e9bdabe5ecb8bdb9bcb8bbb8bb)
	(_entity
		(_time 1398204660802)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal MTitle ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{14~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 14)(i 0))))))
		(_port (_internal romTitle_addr14 ~STD_LOGIC_VECTOR{14~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~124 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal hbp ~STD_LOGIC_VECTOR{9~downto~0}~13 0 17 (_architecture (_string \"0010010000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal vbp ~STD_LOGIC_VECTOR{9~downto~0}~132 0 19 (_architecture (_string \"0000011111"\))))
		(_constant (_internal w ~extSTD.STANDARD.INTEGER 0 21 (_architecture ((i 280)))))
		(_constant (_internal h ~extSTD.STANDARD.INTEGER 0 22 (_architecture ((i 112)))))
		(_constant (_internal topBar ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 40)))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal xpix ~STD_LOGIC_VECTOR{9~downto~0}~134 0 24 (_architecture (_uni ))))
		(_signal (_internal ypix ~STD_LOGIC_VECTOR{9~downto~0}~134 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal rom_addr ~STD_LOGIC_VECTOR{16~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal CTitle ~STD_LOGIC_VECTOR{9~downto~0}~134 0 26 (_architecture (_uni ))))
		(_signal (_internal RTitle ~STD_LOGIC_VECTOR{9~downto~0}~134 0 26 (_architecture (_uni ))))
		(_signal (_internal spriteon ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~136 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_variable (_internal rom_addr1 ~STD_LOGIC_VECTOR{16~downto~0}~136 0 40 (_process 5 )))
		(_variable (_internal rom_addr2 ~STD_LOGIC_VECTOR{16~downto~0}~136 0 40 (_process 5 )))
		(_variable (_internal j ~extSTD.STANDARD.INTEGER 0 49 (_process 6 )))
		(_process
			(line__30(_architecture 0 0 30 (_assignment (_simple)(_target(11)))))
			(line__31(_architecture 1 0 31 (_assignment (_simple)(_target(12)))))
			(line__33(_architecture 2 0 33 (_assignment (_simple)(_target(9))(_sensitivity(12)(2)))))
			(line__34(_architecture 3 0 34 (_assignment (_simple)(_target(8))(_sensitivity(11)(1)))))
			(line__36(_architecture 4 0 36 (_assignment (_simple)(_target(13))(_sensitivity(11)(12)(1)(2)))))
			(line__39(_architecture 5 0 39 (_process (_simple)(_target(4))(_sensitivity(8)(9)))))
			(line__48(_architecture 6 0 48 (_process (_simple)(_target(5)(6)(7))(_sensitivity(13)(0)(3))(_read(12)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 771 )
		(33686018 33686018 )
		(33686018 )
		(131586 )
		(33686018 2 )
		(514 )
		(131587 )
		(197123 )
		(515 )
		(131842 )
	)
	(_model . titleScreen 7 -1
	)
)
I 000052 55 5317          1398208681129 titleScreen
(_unit VHDL (titlescreen 0 4 (titlescreen 0 16 ))
	(_version vb4)
	(_time 1398208681130 2014.04.22 19:18:01)
	(_source (\./../src/titleScreen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 9197939e99c7c187c69284cac39792969397949794)
	(_entity
		(_time 1398204660802)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal MTitle ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{14~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 14)(i 0))))))
		(_port (_internal romTitle_addr14 ~STD_LOGIC_VECTOR{14~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~124 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal hbp ~STD_LOGIC_VECTOR{9~downto~0}~13 0 17 (_architecture (_string \"0010010000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal vbp ~STD_LOGIC_VECTOR{9~downto~0}~132 0 19 (_architecture (_string \"0000011111"\))))
		(_constant (_internal w ~extSTD.STANDARD.INTEGER 0 21 (_architecture ((i 280)))))
		(_constant (_internal h ~extSTD.STANDARD.INTEGER 0 22 (_architecture ((i 112)))))
		(_constant (_internal topBar ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 40)))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal xpix ~STD_LOGIC_VECTOR{9~downto~0}~134 0 24 (_architecture (_uni ))))
		(_signal (_internal ypix ~STD_LOGIC_VECTOR{9~downto~0}~134 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal rom_addr ~STD_LOGIC_VECTOR{16~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal CTitle ~STD_LOGIC_VECTOR{9~downto~0}~134 0 26 (_architecture (_uni ))))
		(_signal (_internal RTitle ~STD_LOGIC_VECTOR{9~downto~0}~134 0 26 (_architecture (_uni ))))
		(_signal (_internal spriteon ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~136 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_variable (_internal rom_addr1 ~STD_LOGIC_VECTOR{16~downto~0}~136 0 40 (_process 5 )))
		(_variable (_internal rom_addr2 ~STD_LOGIC_VECTOR{16~downto~0}~136 0 40 (_process 5 )))
		(_variable (_internal j ~extSTD.STANDARD.INTEGER 0 49 (_process 6 )))
		(_process
			(line__30(_architecture 0 0 30 (_assignment (_simple)(_target(11)))))
			(line__31(_architecture 1 0 31 (_assignment (_simple)(_target(12)))))
			(line__33(_architecture 2 0 33 (_assignment (_simple)(_target(9))(_sensitivity(12)(2)))))
			(line__34(_architecture 3 0 34 (_assignment (_simple)(_target(8))(_sensitivity(11)(1)))))
			(line__36(_architecture 4 0 36 (_assignment (_simple)(_target(13))(_sensitivity(11)(12)(1)(2)))))
			(line__39(_architecture 5 0 39 (_process (_simple)(_target(4))(_sensitivity(8)(9)))))
			(line__48(_architecture 6 0 48 (_process (_simple)(_target(5)(6)(7))(_sensitivity(13)(0)(3))(_read(12)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33751554 50463491 514 )
		(33751554 33751811 514 )
		(33686018 33686018 )
		(33686018 )
		(131586 )
		(33686018 2 )
		(514 )
		(131587 )
		(197123 )
		(515 )
		(131842 )
	)
	(_model . titleScreen 7 -1
	)
)
I 000052 55 5317          1398208718628 titleScreen
(_unit VHDL (titlescreen 0 4 (titlescreen 0 16 ))
	(_version vb4)
	(_time 1398208718629 2014.04.22 19:18:38)
	(_source (\./../src/titleScreen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 10461d17194640064713054b421613171216151615)
	(_entity
		(_time 1398204660802)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal MTitle ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{14~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 14)(i 0))))))
		(_port (_internal romTitle_addr14 ~STD_LOGIC_VECTOR{14~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~124 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal hbp ~STD_LOGIC_VECTOR{9~downto~0}~13 0 17 (_architecture (_string \"0010010000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal vbp ~STD_LOGIC_VECTOR{9~downto~0}~132 0 19 (_architecture (_string \"0000011111"\))))
		(_constant (_internal w ~extSTD.STANDARD.INTEGER 0 21 (_architecture ((i 280)))))
		(_constant (_internal h ~extSTD.STANDARD.INTEGER 0 22 (_architecture ((i 112)))))
		(_constant (_internal topBar ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 40)))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal xpix ~STD_LOGIC_VECTOR{9~downto~0}~134 0 24 (_architecture (_uni ))))
		(_signal (_internal ypix ~STD_LOGIC_VECTOR{9~downto~0}~134 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal rom_addr ~STD_LOGIC_VECTOR{16~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal CTitle ~STD_LOGIC_VECTOR{9~downto~0}~134 0 26 (_architecture (_uni ))))
		(_signal (_internal RTitle ~STD_LOGIC_VECTOR{9~downto~0}~134 0 26 (_architecture (_uni ))))
		(_signal (_internal spriteon ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~136 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_variable (_internal rom_addr1 ~STD_LOGIC_VECTOR{16~downto~0}~136 0 40 (_process 5 )))
		(_variable (_internal rom_addr2 ~STD_LOGIC_VECTOR{16~downto~0}~136 0 40 (_process 5 )))
		(_variable (_internal j ~extSTD.STANDARD.INTEGER 0 49 (_process 6 )))
		(_process
			(line__30(_architecture 0 0 30 (_assignment (_simple)(_target(11)))))
			(line__31(_architecture 1 0 31 (_assignment (_simple)(_target(12)))))
			(line__33(_architecture 2 0 33 (_assignment (_simple)(_target(9))(_sensitivity(12)(2)))))
			(line__34(_architecture 3 0 34 (_assignment (_simple)(_target(8))(_sensitivity(11)(1)))))
			(line__36(_architecture 4 0 36 (_assignment (_simple)(_target(13))(_sensitivity(11)(12)(1)(2)))))
			(line__39(_architecture 5 0 39 (_process (_simple)(_target(4))(_sensitivity(8)(9)))))
			(line__48(_architecture 6 0 48 (_process (_simple)(_target(5)(6)(7))(_sensitivity(13)(0)(3))(_read(12)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33751554 50463491 514 )
		(33751554 33751811 514 )
		(33686018 33686018 )
		(33686018 )
		(131586 )
		(33686018 2 )
		(514 )
		(131587 )
		(197123 )
		(515 )
		(131842 )
	)
	(_model . titleScreen 7 -1
	)
)
I 000058 55 17393         1398208724885 vga_bsprite2a_top
(_unit VHDL (vga_bsprite2a_top 0 5 (vga_bsprite2a_top 0 35 ))
	(_version vb4)
	(_time 1398208724886 2014.04.22 19:18:44)
	(_source (\./../src/vga_bsprite2a_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 7f2b787e2e282a6a29787c716c242e787d7976787b797a)
	(_entity
		(_time 1398008218323)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation U1 0 64 (_entity . clkdiv)
		(_port
			((mclk)(mclk))
			((clr)(clr))
			((clk25)(clk25))
			((clk190)(clk190))
		)
	)
	(_instantiation U2 0 72 (_entity . vga_640x480)
		(_port
			((clk)(clk25))
			((clr)(clr))
			((hsync)(hsync))
			((vsync)(vsync))
			((hc)(hc))
			((vc)(vc))
			((vidon)(vidon))
		)
	)
	(_instantiation U3 0 83 (_entity . vga_bsprite2a)
		(_port
			((vidon)(vidon))
			((tank1Turn)(sig_tank1))
			((tank2Turn)(sig_tank2))
			((hill1)(sig_hill1))
			((hill2)(sig_hill2))
			((hill3)(sig_hill3))
			((hill4)(sig_hill4))
			((hill5)(sig_hill5))
			((tank1Angle)(sig_tank1Angle))
			((tank2Angle)(sig_tank2Angle))
			((tank1_angle)(sig_tank1_angle_calc))
			((tank2_angle)(sig_tank2_angle_calc))
			((aBTN)(sig_gameA))
			((upBTN)(sig_gameUp))
			((downBTN)(sig_gameDown))
			((rightBTN)(sig_gameRight))
			((leftBTN)(sig_gameLeft))
			((hc)(hc))
			((vc)(vc))
			((M1)(M1))
			((M1a)(M1a))
			((M2)(M2))
			((M2a)(M2a))
			((sw)(sw))
			((clk)(mclk))
			((clr)(clr))
			((btn)(btns))
			((rom1_addr)(rom1_addr))
			((rom2_addr)(rom2_addr))
			((red)(sig_gameRed))
			((green)(sig_gameGreen))
			((blue)(sig_gameBlue))
		)
	)
	(_instantiation U4 0 119 (_entity . tank_sprite)
		(_port
			((angle)(sig_tank1Angle))
			((addr)(rom1_addr))
			((M)(M1))
		)
	)
	(_instantiation U4fill 0 126 (_entity . tank_sprite2)
		(_port
			((angle)(sig_tank1Angle))
			((addr)(rom1_addr))
			((M)(M1a))
		)
	)
	(_instantiation U5 0 133 (_entity . tank_sprite)
		(_port
			((angle)(sig_tank2Angle))
			((addr)(rom2_addr))
			((M)(M2))
		)
	)
	(_instantiation U5fill 0 141 (_entity . tank_sprite2)
		(_port
			((angle)(sig_tank2Angle))
			((addr)(rom2_addr))
			((M)(M2a))
		)
	)
	(_instantiation who 0 148 (_entity . whosTurn)
		(_port
			((clr)(clr))
			((clk)(clk25))
			((a)(sig_gameA))
			((start)(sig_gameStart))
			((tank1)(sig_tank1))
			((tank2)(sig_tank2))
		)
	)
	(_instantiation nes 0 158 (_entity . nes_driver)
		(_port
			((clr)(clr))
			((clk25)(clk25))
			((nes_data)(ja1))
			((nes_clk)(ja3))
			((latch)(ja2))
			((nesBtns)(sig_nesBtns))
		)
	)
	(_instantiation x7 0 169 (_entity . x7segb)
		(_port
			((x(d_15_8))(sig_tank1_angle_calc))
			((x(d_7_0))(sig_tank2_angle_calc))
			((clk)(mclk))
			((clr)(clr))
			((a_to_g)(a_to_g))
			((an)(an))
			((dp)(dp))
		)
	)
	(_instantiation buttons 0 180 (_entity . buttonMux)
		(_port
			((screenSel)(sig_screenSel))
			((a)(sig_a))
			((b)(sig_b))
			((start)(sig_start))
			((sel)(sig_sel))
			((up)(sig_up))
			((down)(sig_down))
			((right)(sig_right))
			((left)(sig_left))
			((gameA)(sig_gameA))
			((gameB)(sig_gameB))
			((gameStart)(sig_gameStart))
			((gameSel)(sig_gameSel))
			((gameUp)(sig_gameUp))
			((gameDown)(sig_gameDown))
			((gameRight)(sig_gameRight))
			((gameLeft)(sig_gameLeft))
		)
	)
	(_instantiation selector 0 201 (_entity . screenSelector)
		(_port
			((screenSel)(sig_screenSel))
			((titleRed)(sig_titleRed))
			((titleGreen)(sig_titleGreen))
			((titleBlue)(sig_titleBlue))
			((gameRed)(sig_gameRed))
			((gameBlue)(sig_gameBlue))
			((gameGreen)(sig_gameGreen))
			((red)(red))
			((green)(green))
			((blue)(blue))
		)
	)
	(_instantiation screenstate 0 215 (_entity . screenState)
		(_port
			((start)(sig_start))
			((sel)(sig_sel))
			((up)(sig_up))
			((down)(sig_down))
			((left)(sig_left))
			((right)(sig_right))
			((b)(sig_b))
			((a)(sig_a))
			((clr)(clr))
			((clk)(mclk))
			((screenSel)(sig_screenSel))
			((current_state)(sig_current_state))
			((hill1)(sig_hill1))
			((hill2)(sig_hill2))
			((hill3)(sig_hill3))
			((hill4)(sig_hill4))
			((hill5)(sig_hill5))
		)
	)
	(_instantiation title 0 236 (_entity . titleScreen)
		(_port
			((vidon)(vidon))
			((hc)(hc))
			((vc)(vc))
			((MTitle)(sig_MTitle))
			((romTitle_addr14)(sig_romTitle_addr14))
			((red)(sig_titleRed))
			((green)(sig_titleGreen))
			((blue)(sig_titleBlue))
		)
	)
	(_instantiation t 0 248 (_entity . test)
		(_port
			((clka)(clk25))
			((addra)(sig_romTitle_addr14))
			((douta)(sig_MTitle))
		)
	)
	(_instantiation bounce 0 255 (_entity . debounce)
		(_port
			((inp)(sig_nesBtns))
			((cclk)(clk190))
			((clr)(clr))
			((outp(7))(sig_left))
			((outp(6))(sig_down))
			((outp(5))(sig_up))
			((outp(4))(sig_right))
			((outp(3))(sig_sel))
			((outp(2))(sig_start))
			((outp(1))(sig_b))
			((outp(0))(sig_a))
		)
	)
	(_object
		(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal aBTN ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal upBTN ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal downBTN ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal rightBTN ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal leftBTN ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal ja1 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal ja2 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_port (_internal ja3 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal sw ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill1 ~STD_LOGIC_VECTOR{7~downto~0}~122 0 18 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill2 ~STD_LOGIC_VECTOR{7~downto~0}~124 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill3 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 20 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill4 ~STD_LOGIC_VECTOR{7~downto~0}~128 0 21 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill5 ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 22 (_entity (_in ))))
		(_port (_internal hsync ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
		(_port (_internal vsync ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~12 0 25 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1212 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~1212 0 26 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~12 0 27 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal a_to_g ~STD_LOGIC_VECTOR{6~downto~0}~12 0 28 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1214 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal an ~STD_LOGIC_VECTOR{3~downto~0}~1214 0 29 (_entity (_out ))))
		(_port (_internal dp ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1216 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ld ~STD_LOGIC_VECTOR{7~downto~0}~1216 0 31 (_entity (_out ))))
		(_signal (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal clk25 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal clk190 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_a ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_b ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_start ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_sel ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_right ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_left ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_up ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_down ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_tank1 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_tank2 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_gameA ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameB ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameStart ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameSel ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameUp ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameDown ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameLeft ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameRight ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_screenSel ~extieee.std_logic_1164.STD_LOGIC 0 41 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal sig_gameRed ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal sig_gameGreen ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal sig_titleRed ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal sig_titleGreen ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal sig_gameBlue ~STD_LOGIC_VECTOR{1~downto~0}~13 0 43 (_architecture (_uni ))))
		(_signal (_internal sig_titleBlue ~STD_LOGIC_VECTOR{1~downto~0}~13 0 43 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal sig_hill1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal sig_hill2 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal sig_hill3 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal sig_hill4 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal sig_hill5 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~13 0 45 (_architecture (_uni ))))
		(_signal (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~13 0 45 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~31}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 31))))))
		(_signal (_internal M1 ~STD_LOGIC_VECTOR{0~to~31}~13 0 46 (_architecture (_uni ))))
		(_signal (_internal M1a ~STD_LOGIC_VECTOR{0~to~31}~13 0 46 (_architecture (_uni ))))
		(_signal (_internal sig_init_M ~STD_LOGIC_VECTOR{0~to~31}~13 0 46 (_architecture (_uni ))))
		(_signal (_internal angle1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47 (_architecture (_uni ))))
		(_signal (_internal angle2 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal M2 ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48 (_architecture (_uni ))))
		(_signal (_internal M2a ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal btns ~STD_LOGIC_VECTOR{3~downto~0}~13 0 49 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal sig_x ~STD_LOGIC_VECTOR{15~downto~0}~13 0 50 (_architecture (_uni ))))
		(_signal (_internal sig_tank1Angle ~STD_LOGIC_VECTOR{1~downto~0}~13 0 51 (_architecture (_uni ))))
		(_signal (_internal sig_tank2Angle ~STD_LOGIC_VECTOR{1~downto~0}~13 0 51 (_architecture (_uni ))))
		(_signal (_internal sig_tank1_angle_calc ~STD_LOGIC_VECTOR{7~downto~0}~13 0 52 (_architecture (_uni ))))
		(_signal (_internal sig_tank2_angle_calc ~STD_LOGIC_VECTOR{7~downto~0}~13 0 52 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal rom1_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 53 (_architecture (_uni ))))
		(_signal (_internal rom2_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 53 (_architecture (_uni ))))
		(_signal (_internal rom3_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 53 (_architecture (_uni ))))
		(_signal (_internal rom4_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 53 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal rom1_addr ~STD_LOGIC_VECTOR{5~downto~0}~13 0 54 (_architecture (_uni ))))
		(_signal (_internal rom2_addr ~STD_LOGIC_VECTOR{5~downto~0}~13 0 54 (_architecture (_uni ))))
		(_signal (_internal sig_init_addr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 55 (_architecture (_uni ))))
		(_signal (_internal sig_current_state ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56 (_architecture (_uni ))))
		(_signal (_internal sig_nesBtns ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{14~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 14)(i 0))))))
		(_signal (_internal sig_romTitle_addr14 ~STD_LOGIC_VECTOR{14~downto~0}~13 0 57 (_architecture (_uni ))))
		(_signal (_internal sig_MTitle ~STD_LOGIC_VECTOR{7~downto~0}~13 0 58 (_architecture (_uni ))))
		(_process
			(line__62(_architecture 0 0 62 (_assignment (_simple)(_alias((clr)(btn(3))))(_simpleassign BUF)(_target(25))(_sensitivity(9(3))))))
			(line__272(_architecture 1 0 272 (_assignment (_simple)(_alias((btns)(btn)))(_target(68))(_sensitivity(9)))))
			(line__273(_architecture 2 0 273 (_assignment (_simple)(_alias((ld(0))(sig_a)))(_target(24(0)))(_sensitivity(29)))))
			(line__274(_architecture 3 0 274 (_assignment (_simple)(_alias((ld(1))(sig_b)))(_target(24(1)))(_sensitivity(30)))))
			(line__275(_architecture 4 0 275 (_assignment (_simple)(_alias((ld(2))(sig_start)))(_target(24(2)))(_sensitivity(31)))))
			(line__276(_architecture 5 0 276 (_assignment (_simple)(_alias((ld(3))(sig_sel)))(_target(24(3)))(_sensitivity(32)))))
			(line__277(_architecture 6 0 277 (_assignment (_simple)(_alias((ld(4))(sig_right)))(_target(24(4)))(_sensitivity(33)))))
			(line__278(_architecture 7 0 278 (_assignment (_simple)(_alias((ld(5))(sig_up)))(_target(24(5)))(_sensitivity(35)))))
			(line__279(_architecture 8 0 279 (_assignment (_simple)(_alias((ld(6))(sig_down)))(_target(24(6)))(_sensitivity(36)))))
			(line__280(_architecture 9 0 280 (_assignment (_simple)(_alias((ld(7))(sig_left)))(_target(24(7)))(_sensitivity(34)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . vga_bsprite2a_top 10 -1
	)
)
I 000055 55 2722          1398209292130 screenSelector
(_unit VHDL (screenselector 0 4 (screenselector 0 20 ))
	(_version vb4)
	(_time 1398209292131 2014.04.22 19:28:12)
	(_source (\./../src/screenSelector.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 525358515304044455564708565551545754015457)
	(_entity
		(_time 1398007199542)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal screenSel ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal titleRed ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal titleGreen ~STD_LOGIC_VECTOR{2~downto~0}~122 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal titleBlue ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal gameRed ~STD_LOGIC_VECTOR{2~downto~0}~124 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal gameBlue ~STD_LOGIC_VECTOR{1~downto~0}~126 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~128 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal gameGreen ~STD_LOGIC_VECTOR{2~downto~0}~128 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1210 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~1210 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1212 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~1212 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1214 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~1214 0 15 (_entity (_out ))))
		(_process
			(line__23(_architecture 0 0 23 (_process (_simple)(_target(7)(8)(9))(_sensitivity(0))(_read(1)(2)(3)(4)(5)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . screenSelector 1 -1
	)
)
I 000058 55 17393         1398209296550 vga_bsprite2a_top
(_unit VHDL (vga_bsprite2a_top 0 5 (vga_bsprite2a_top 0 35 ))
	(_version vb4)
	(_time 1398209296551 2014.04.22 19:28:16)
	(_source (\./../src/vga_bsprite2a_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9191c69e97c6c484c796929f82cac09693979896959794)
	(_entity
		(_time 1398008218323)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation U1 0 64 (_entity . clkdiv)
		(_port
			((mclk)(mclk))
			((clr)(clr))
			((clk25)(clk25))
			((clk190)(clk190))
		)
	)
	(_instantiation U2 0 72 (_entity . vga_640x480)
		(_port
			((clk)(clk25))
			((clr)(clr))
			((hsync)(hsync))
			((vsync)(vsync))
			((hc)(hc))
			((vc)(vc))
			((vidon)(vidon))
		)
	)
	(_instantiation U3 0 83 (_entity . vga_bsprite2a)
		(_port
			((vidon)(vidon))
			((tank1Turn)(sig_tank1))
			((tank2Turn)(sig_tank2))
			((hill1)(sig_hill1))
			((hill2)(sig_hill2))
			((hill3)(sig_hill3))
			((hill4)(sig_hill4))
			((hill5)(sig_hill5))
			((tank1Angle)(sig_tank1Angle))
			((tank2Angle)(sig_tank2Angle))
			((tank1_angle)(sig_tank1_angle_calc))
			((tank2_angle)(sig_tank2_angle_calc))
			((aBTN)(sig_gameA))
			((upBTN)(sig_gameUp))
			((downBTN)(sig_gameDown))
			((rightBTN)(sig_gameRight))
			((leftBTN)(sig_gameLeft))
			((hc)(hc))
			((vc)(vc))
			((M1)(M1))
			((M1a)(M1a))
			((M2)(M2))
			((M2a)(M2a))
			((sw)(sw))
			((clk)(mclk))
			((clr)(clr))
			((btn)(btns))
			((rom1_addr)(rom1_addr))
			((rom2_addr)(rom2_addr))
			((red)(sig_gameRed))
			((green)(sig_gameGreen))
			((blue)(sig_gameBlue))
		)
	)
	(_instantiation U4 0 119 (_entity . tank_sprite)
		(_port
			((angle)(sig_tank1Angle))
			((addr)(rom1_addr))
			((M)(M1))
		)
	)
	(_instantiation U4fill 0 126 (_entity . tank_sprite2)
		(_port
			((angle)(sig_tank1Angle))
			((addr)(rom1_addr))
			((M)(M1a))
		)
	)
	(_instantiation U5 0 133 (_entity . tank_sprite)
		(_port
			((angle)(sig_tank2Angle))
			((addr)(rom2_addr))
			((M)(M2))
		)
	)
	(_instantiation U5fill 0 141 (_entity . tank_sprite2)
		(_port
			((angle)(sig_tank2Angle))
			((addr)(rom2_addr))
			((M)(M2a))
		)
	)
	(_instantiation who 0 148 (_entity . whosTurn)
		(_port
			((clr)(clr))
			((clk)(clk25))
			((a)(sig_gameA))
			((start)(sig_gameStart))
			((tank1)(sig_tank1))
			((tank2)(sig_tank2))
		)
	)
	(_instantiation nes 0 158 (_entity . nes_driver)
		(_port
			((clr)(clr))
			((clk25)(clk25))
			((nes_data)(ja1))
			((nes_clk)(ja3))
			((latch)(ja2))
			((nesBtns)(sig_nesBtns))
		)
	)
	(_instantiation x7 0 169 (_entity . x7segb)
		(_port
			((x(d_15_8))(sig_tank1_angle_calc))
			((x(d_7_0))(sig_tank2_angle_calc))
			((clk)(mclk))
			((clr)(clr))
			((a_to_g)(a_to_g))
			((an)(an))
			((dp)(dp))
		)
	)
	(_instantiation buttons 0 180 (_entity . buttonMux)
		(_port
			((screenSel)(sig_screenSel))
			((a)(sig_a))
			((b)(sig_b))
			((start)(sig_start))
			((sel)(sig_sel))
			((up)(sig_up))
			((down)(sig_down))
			((right)(sig_right))
			((left)(sig_left))
			((gameA)(sig_gameA))
			((gameB)(sig_gameB))
			((gameStart)(sig_gameStart))
			((gameSel)(sig_gameSel))
			((gameUp)(sig_gameUp))
			((gameDown)(sig_gameDown))
			((gameRight)(sig_gameRight))
			((gameLeft)(sig_gameLeft))
		)
	)
	(_instantiation selector 0 201 (_entity . screenSelector)
		(_port
			((screenSel)(sig_screenSel))
			((titleRed)(sig_titleRed))
			((titleGreen)(sig_titleGreen))
			((titleBlue)(sig_titleBlue))
			((gameRed)(sig_gameRed))
			((gameBlue)(sig_gameBlue))
			((gameGreen)(sig_gameGreen))
			((red)(red))
			((green)(green))
			((blue)(blue))
		)
	)
	(_instantiation screenstate 0 215 (_entity . screenState)
		(_port
			((start)(sig_start))
			((sel)(sig_sel))
			((up)(sig_up))
			((down)(sig_down))
			((left)(sig_left))
			((right)(sig_right))
			((b)(sig_b))
			((a)(sig_a))
			((clr)(clr))
			((clk)(mclk))
			((screenSel)(sig_screenSel))
			((current_state)(sig_current_state))
			((hill1)(sig_hill1))
			((hill2)(sig_hill2))
			((hill3)(sig_hill3))
			((hill4)(sig_hill4))
			((hill5)(sig_hill5))
		)
	)
	(_instantiation title 0 236 (_entity . titleScreen)
		(_port
			((vidon)(vidon))
			((hc)(hc))
			((vc)(vc))
			((MTitle)(sig_MTitle))
			((romTitle_addr14)(sig_romTitle_addr14))
			((red)(sig_titleRed))
			((green)(sig_titleGreen))
			((blue)(sig_titleBlue))
		)
	)
	(_instantiation t 0 248 (_entity . test)
		(_port
			((clka)(clk25))
			((addra)(sig_romTitle_addr14))
			((douta)(sig_MTitle))
		)
	)
	(_instantiation bounce 0 255 (_entity . debounce)
		(_port
			((inp)(sig_nesBtns))
			((cclk)(clk190))
			((clr)(clr))
			((outp(7))(sig_left))
			((outp(6))(sig_down))
			((outp(5))(sig_up))
			((outp(4))(sig_right))
			((outp(3))(sig_sel))
			((outp(2))(sig_start))
			((outp(1))(sig_b))
			((outp(0))(sig_a))
		)
	)
	(_object
		(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal aBTN ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal upBTN ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal downBTN ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal rightBTN ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal leftBTN ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal ja1 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal ja2 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_port (_internal ja3 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal sw ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill1 ~STD_LOGIC_VECTOR{7~downto~0}~122 0 18 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill2 ~STD_LOGIC_VECTOR{7~downto~0}~124 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill3 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 20 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill4 ~STD_LOGIC_VECTOR{7~downto~0}~128 0 21 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill5 ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 22 (_entity (_in ))))
		(_port (_internal hsync ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
		(_port (_internal vsync ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~12 0 25 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1212 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~1212 0 26 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~12 0 27 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal a_to_g ~STD_LOGIC_VECTOR{6~downto~0}~12 0 28 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1214 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal an ~STD_LOGIC_VECTOR{3~downto~0}~1214 0 29 (_entity (_out ))))
		(_port (_internal dp ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1216 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ld ~STD_LOGIC_VECTOR{7~downto~0}~1216 0 31 (_entity (_out ))))
		(_signal (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal clk25 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal clk190 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_a ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_b ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_start ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_sel ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_right ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_left ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_up ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_down ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_tank1 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_tank2 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_gameA ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameB ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameStart ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameSel ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameUp ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameDown ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameLeft ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameRight ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_screenSel ~extieee.std_logic_1164.STD_LOGIC 0 41 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal sig_gameRed ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal sig_gameGreen ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal sig_titleRed ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal sig_titleGreen ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal sig_gameBlue ~STD_LOGIC_VECTOR{1~downto~0}~13 0 43 (_architecture (_uni ))))
		(_signal (_internal sig_titleBlue ~STD_LOGIC_VECTOR{1~downto~0}~13 0 43 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal sig_hill1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal sig_hill2 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal sig_hill3 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal sig_hill4 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal sig_hill5 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~13 0 45 (_architecture (_uni ))))
		(_signal (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~13 0 45 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~31}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 31))))))
		(_signal (_internal M1 ~STD_LOGIC_VECTOR{0~to~31}~13 0 46 (_architecture (_uni ))))
		(_signal (_internal M1a ~STD_LOGIC_VECTOR{0~to~31}~13 0 46 (_architecture (_uni ))))
		(_signal (_internal sig_init_M ~STD_LOGIC_VECTOR{0~to~31}~13 0 46 (_architecture (_uni ))))
		(_signal (_internal angle1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47 (_architecture (_uni ))))
		(_signal (_internal angle2 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal M2 ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48 (_architecture (_uni ))))
		(_signal (_internal M2a ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal btns ~STD_LOGIC_VECTOR{3~downto~0}~13 0 49 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal sig_x ~STD_LOGIC_VECTOR{15~downto~0}~13 0 50 (_architecture (_uni ))))
		(_signal (_internal sig_tank1Angle ~STD_LOGIC_VECTOR{1~downto~0}~13 0 51 (_architecture (_uni ))))
		(_signal (_internal sig_tank2Angle ~STD_LOGIC_VECTOR{1~downto~0}~13 0 51 (_architecture (_uni ))))
		(_signal (_internal sig_tank1_angle_calc ~STD_LOGIC_VECTOR{7~downto~0}~13 0 52 (_architecture (_uni ))))
		(_signal (_internal sig_tank2_angle_calc ~STD_LOGIC_VECTOR{7~downto~0}~13 0 52 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal rom1_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 53 (_architecture (_uni ))))
		(_signal (_internal rom2_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 53 (_architecture (_uni ))))
		(_signal (_internal rom3_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 53 (_architecture (_uni ))))
		(_signal (_internal rom4_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 53 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal rom1_addr ~STD_LOGIC_VECTOR{5~downto~0}~13 0 54 (_architecture (_uni ))))
		(_signal (_internal rom2_addr ~STD_LOGIC_VECTOR{5~downto~0}~13 0 54 (_architecture (_uni ))))
		(_signal (_internal sig_init_addr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 55 (_architecture (_uni ))))
		(_signal (_internal sig_current_state ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56 (_architecture (_uni ))))
		(_signal (_internal sig_nesBtns ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{14~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 14)(i 0))))))
		(_signal (_internal sig_romTitle_addr14 ~STD_LOGIC_VECTOR{14~downto~0}~13 0 57 (_architecture (_uni ))))
		(_signal (_internal sig_MTitle ~STD_LOGIC_VECTOR{7~downto~0}~13 0 58 (_architecture (_uni ))))
		(_process
			(line__62(_architecture 0 0 62 (_assignment (_simple)(_alias((clr)(btn(3))))(_simpleassign BUF)(_target(25))(_sensitivity(9(3))))))
			(line__272(_architecture 1 0 272 (_assignment (_simple)(_alias((btns)(btn)))(_target(68))(_sensitivity(9)))))
			(line__273(_architecture 2 0 273 (_assignment (_simple)(_alias((ld(0))(sig_a)))(_target(24(0)))(_sensitivity(29)))))
			(line__274(_architecture 3 0 274 (_assignment (_simple)(_alias((ld(1))(sig_b)))(_target(24(1)))(_sensitivity(30)))))
			(line__275(_architecture 4 0 275 (_assignment (_simple)(_alias((ld(2))(sig_start)))(_target(24(2)))(_sensitivity(31)))))
			(line__276(_architecture 5 0 276 (_assignment (_simple)(_alias((ld(3))(sig_sel)))(_target(24(3)))(_sensitivity(32)))))
			(line__277(_architecture 6 0 277 (_assignment (_simple)(_alias((ld(4))(sig_right)))(_target(24(4)))(_sensitivity(33)))))
			(line__278(_architecture 7 0 278 (_assignment (_simple)(_alias((ld(5))(sig_up)))(_target(24(5)))(_sensitivity(35)))))
			(line__279(_architecture 8 0 279 (_assignment (_simple)(_alias((ld(6))(sig_down)))(_target(24(6)))(_sensitivity(36)))))
			(line__280(_architecture 9 0 280 (_assignment (_simple)(_alias((ld(7))(sig_left)))(_target(24(7)))(_sensitivity(34)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . vga_bsprite2a_top 10 -1
	)
)
I 000052 55 5505          1398209300392 screenState
(_unit VHDL (screenstate 0 6 (screenstate 0 30 ))
	(_version vb4)
	(_time 1398209300393 2014.04.22 19:28:20)
	(_source (\./../src/screenState.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 8f808581dad9d9998d8a9ad58b888c888b898e888b)
	(_entity
		(_time 1398093223804)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal sel ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal down ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal left ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal right ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in )(_event))))
		(_port (_internal screenSel ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal current_state ~STD_LOGIC_VECTOR{7~downto~0}~12 0 19 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill1 ~STD_LOGIC_VECTOR{7~downto~0}~122 0 20 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill2 ~STD_LOGIC_VECTOR{7~downto~0}~124 0 21 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill3 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 22 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill4 ~STD_LOGIC_VECTOR{7~downto~0}~128 0 23 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill5 ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 24 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal zero ~STD_LOGIC_VECTOR{7~downto~0}~13 0 31 (_architecture (_string \"00000000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal top ~STD_LOGIC_VECTOR{7~downto~0}~132 0 32 (_architecture (_string \"00111111"\))))
		(_type (_internal state 0 33 (_enum1 firstup secondup firstdown seconddown firstleft secondleft firstright secondright bdown adown firstupreleased secondupreleased firstdownreleased seconddownreleased firstleftreleased secondleftreleased firstrightreleased secondrightreleased bdownreleased adownreleased title_screen game_screen (_to (i 0)(i 21)))))
		(_signal (_internal present_state state 0 36 (_architecture (_uni ))))
		(_signal (_internal next_state state 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal sig_hill1 ~STD_LOGIC_VECTOR{7~downto~0}~134 0 37 (_architecture (_uni ))))
		(_signal (_internal sig_hill2 ~STD_LOGIC_VECTOR{7~downto~0}~134 0 37 (_architecture (_uni ))))
		(_signal (_internal sig_hill3 ~STD_LOGIC_VECTOR{7~downto~0}~134 0 37 (_architecture (_uni ))))
		(_signal (_internal sig_hill4 ~STD_LOGIC_VECTOR{7~downto~0}~134 0 37 (_architecture (_uni ))))
		(_signal (_internal sig_hill5 ~STD_LOGIC_VECTOR{7~downto~0}~134 0 37 (_architecture (_uni ))))
		(_signal (_internal next_current_state ~STD_LOGIC_VECTOR{7~downto~0}~134 0 38 (_architecture (_uni ))))
		(_process
			(line__41(_architecture 0 0 41 (_process (_target(17)(19)(20)(21)(22)(23)(11))(_sensitivity(8)(9)(17)(18)(19)(20)(21)(22)(23)(24(d_7_0)))(_dssslsensitivity 2))))
			(c1(_architecture 1 0 85 (_process (_simple)(_target(18))(_sensitivity(17)(0)(1)(2)(3)(4)(5)(6)(7)))))
			(c2(_architecture 2 0 101 (_process (_simple)(_target(10))(_sensitivity(17)))))
			(line__113(_architecture 3 0 113 (_assignment (_simple)(_alias((hill1)(sig_hill1)))(_target(12))(_sensitivity(19)))))
			(line__114(_architecture 4 0 114 (_assignment (_simple)(_alias((hill2)(sig_hill2)))(_target(13))(_sensitivity(20)))))
			(line__115(_architecture 5 0 115 (_assignment (_simple)(_alias((hill3)(sig_hill3)))(_target(14))(_sensitivity(21)))))
			(line__116(_architecture 6 0 116 (_assignment (_simple)(_alias((hill4)(sig_hill4)))(_target(15))(_sensitivity(22)))))
			(line__117(_architecture 7 0 117 (_assignment (_simple)(_alias((hill5)(sig_hill5)))(_target(16))(_sensitivity(23)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . screenState 8 -1
	)
)
I 000052 55 5317          1398209303125 titleScreen
(_unit VHDL (titlescreen 0 4 (titlescreen 0 16 ))
	(_version vb4)
	(_time 1398209303126 2014.04.22 19:28:23)
	(_source (\./../src/titleScreen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 4846484a491e185e1f4b5d131a4e4b4f4a4e4d4e4d)
	(_entity
		(_time 1398204660802)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal MTitle ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{14~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 14)(i 0))))))
		(_port (_internal romTitle_addr14 ~STD_LOGIC_VECTOR{14~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~124 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal hbp ~STD_LOGIC_VECTOR{9~downto~0}~13 0 17 (_architecture (_string \"0010010000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal vbp ~STD_LOGIC_VECTOR{9~downto~0}~132 0 19 (_architecture (_string \"0000011111"\))))
		(_constant (_internal w ~extSTD.STANDARD.INTEGER 0 21 (_architecture ((i 280)))))
		(_constant (_internal h ~extSTD.STANDARD.INTEGER 0 22 (_architecture ((i 112)))))
		(_constant (_internal topBar ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 40)))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal xpix ~STD_LOGIC_VECTOR{9~downto~0}~134 0 24 (_architecture (_uni ))))
		(_signal (_internal ypix ~STD_LOGIC_VECTOR{9~downto~0}~134 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal rom_addr ~STD_LOGIC_VECTOR{16~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal CTitle ~STD_LOGIC_VECTOR{9~downto~0}~134 0 26 (_architecture (_uni ))))
		(_signal (_internal RTitle ~STD_LOGIC_VECTOR{9~downto~0}~134 0 26 (_architecture (_uni ))))
		(_signal (_internal spriteon ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~136 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_variable (_internal rom_addr1 ~STD_LOGIC_VECTOR{16~downto~0}~136 0 40 (_process 5 )))
		(_variable (_internal rom_addr2 ~STD_LOGIC_VECTOR{16~downto~0}~136 0 40 (_process 5 )))
		(_variable (_internal j ~extSTD.STANDARD.INTEGER 0 49 (_process 6 )))
		(_process
			(line__30(_architecture 0 0 30 (_assignment (_simple)(_target(11)))))
			(line__31(_architecture 1 0 31 (_assignment (_simple)(_target(12)))))
			(line__33(_architecture 2 0 33 (_assignment (_simple)(_target(9))(_sensitivity(12)(2)))))
			(line__34(_architecture 3 0 34 (_assignment (_simple)(_target(8))(_sensitivity(11)(1)))))
			(line__36(_architecture 4 0 36 (_assignment (_simple)(_target(13))(_sensitivity(11)(12)(1)(2)))))
			(line__39(_architecture 5 0 39 (_process (_simple)(_target(4))(_sensitivity(8)(9)))))
			(line__48(_architecture 6 0 48 (_process (_simple)(_target(5)(6)(7))(_sensitivity(13)(0)(3))(_read(12)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33751554 50463491 514 )
		(33751554 33751811 514 )
		(33686018 33686018 )
		(33686018 )
		(131586 )
		(33686018 2 )
		(514 )
		(131587 )
		(197123 )
		(515 )
		(131842 )
	)
	(_model . titleScreen 7 -1
	)
)
I 000053 55 22040         1398286507178 tank_sprite2
(_unit VHDL (tank_sprite2 0 6 (tank_sprite2 0 14 ))
	(_version vb4)
	(_time 1398286507179 2014.04.23 16:55:07)
	(_source (\./../src/tank_sprite2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 25702721217224337071637e7722252227232c2221)
	(_entity
		(_time 1398007198588)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal angle ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~31}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 31))))))
		(_port (_internal M ~STD_LOGIC_VECTOR{0~to~31}~12 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~31}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 31))))))
		(_type (_internal rom_array 0 15 (_array ~STD_LOGIC_VECTOR{0~to~31}~13 ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~rom_array~13 0 17 (_array ~STD_LOGIC_VECTOR{0~to~31}~13 ((_to (i 0)(i 28))))))
		(_constant (_internal rom1 ~rom_array~13 0 17 (_architecture ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2)))(((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2)))(((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_internal ~rom_array~131 0 48 (_array ~STD_LOGIC_VECTOR{0~to~31}~13 ((_to (i 0)(i 28))))))
		(_constant (_internal rom2 ~rom_array~131 0 48 (_architecture ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_internal ~rom_array~133 0 79 (_array ~STD_LOGIC_VECTOR{0~to~31}~13 ((_to (i 0)(i 28))))))
		(_constant (_internal rom3 ~rom_array~133 0 79 (_architecture ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_variable (_internal j ~extSTD.STANDARD.INTEGER 0 113 (_process 0 )))
		(_process
			(line__112(_architecture 0 0 112 (_process (_simple)(_target(2))(_sensitivity(1))(_monitor)(_read(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(514 )
		(771 )
	)
	(_model . tank_sprite2 1 -1
	)
)
I 000054 55 16596         1398286507566 vga_bsprite2a
(_unit VHDL (vga_bsprite2a 0 4 (vga_bsprite2a 0 41 ))
	(_version vb4)
	(_time 1398286507567 2014.04.23 16:55:07)
	(_source (\./../src/vga_bsprite2a.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code abfeaafcfefcfebefdacaaafb8f0faaca9ada2acafadae)
	(_entity
		(_time 1398204578655)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal tank1Turn ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal tank2Turn ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill1 ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill2 ~STD_LOGIC_VECTOR{7~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill3 ~STD_LOGIC_VECTOR{7~downto~0}~124 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill4 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill5 ~STD_LOGIC_VECTOR{7~downto~0}~128 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal tank1Angle ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1210 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal tank2Angle ~STD_LOGIC_VECTOR{1~downto~0}~1210 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1212 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal tank1_angle ~STD_LOGIC_VECTOR{7~downto~0}~1212 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1214 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal tank2_angle ~STD_LOGIC_VECTOR{7~downto~0}~1214 0 16 (_entity (_out ))))
		(_port (_internal aBTN ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal upBTN ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal downBTN ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal rightBTN ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
		(_port (_internal leftBTN ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~12 0 22 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1216 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~1216 0 23 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~31}~12 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 31))))))
		(_port (_internal M1 ~STD_LOGIC_VECTOR{0~to~31}~12 0 24 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~31}~1218 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 31))))))
		(_port (_internal M1a ~STD_LOGIC_VECTOR{0~to~31}~1218 0 25 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal M2 ~STD_LOGIC_VECTOR{31~downto~0}~12 0 26 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1220 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal M2a ~STD_LOGIC_VECTOR{31~downto~0}~1220 0 27 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1222 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal sw ~STD_LOGIC_VECTOR{7~downto~0}~1222 0 28 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal rom1_addr ~STD_LOGIC_VECTOR{5~downto~0}~12 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1224 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal rom2_addr ~STD_LOGIC_VECTOR{5~downto~0}~1224 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1226 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~1226 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1228 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~1228 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal hbp ~STD_LOGIC_VECTOR{9~downto~0}~13 0 42 (_architecture (_string \"0010010000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal vbp ~STD_LOGIC_VECTOR{9~downto~0}~132 0 44 (_architecture (_string \"0000011111"\))))
		(_constant (_internal w ~extSTD.STANDARD.INTEGER 0 46 (_architecture ((i 100)))))
		(_constant (_internal h ~extSTD.STANDARD.INTEGER 0 47 (_architecture ((i 100)))))
		(_constant (_internal tw ~extSTD.STANDARD.INTEGER 0 48 (_architecture ((i 32)))))
		(_constant (_internal th ~extSTD.STANDARD.INTEGER 0 49 (_architecture ((i 29)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal zero ~STD_LOGIC_VECTOR{7~downto~0}~13 0 50 (_architecture (_string \"00000000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal thirty ~STD_LOGIC_VECTOR{7~downto~0}~134 0 51 (_architecture (_string \"00011110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal sixty ~STD_LOGIC_VECTOR{7~downto~0}~136 0 52 (_architecture (_string \"00111100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal ninety ~STD_LOGIC_VECTOR{7~downto~0}~138 0 53 (_architecture (_string \"01011010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal xpix1 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 55 (_architecture (_uni ))))
		(_signal (_internal xpix2 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 55 (_architecture (_uni ))))
		(_signal (_internal xpix3 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 55 (_architecture (_uni ))))
		(_signal (_internal xpix4 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 55 (_architecture (_uni ))))
		(_signal (_internal ypix1 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 55 (_architecture (_uni ))))
		(_signal (_internal ypix2 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 55 (_architecture (_uni ))))
		(_signal (_internal ypix3 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 55 (_architecture (_uni ))))
		(_signal (_internal ypix4 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 55 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal rom_addr1 ~STD_LOGIC_VECTOR{16~downto~0}~13 0 56 (_architecture (_uni ))))
		(_signal (_internal rom_addr2 ~STD_LOGIC_VECTOR{16~downto~0}~13 0 56 (_architecture (_uni ))))
		(_signal (_internal C1 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 57 (_architecture (_uni (_string \"0001010100"\)))))
		(_signal (_internal C2 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 58 (_architecture (_uni (_string \"0111110100"\)))))
		(_signal (_internal C3 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_architecture (_uni ))))
		(_signal (_internal C4 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_architecture (_uni ))))
		(_signal (_internal R1 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_architecture (_uni ))))
		(_signal (_internal R2 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_architecture (_uni ))))
		(_signal (_internal R3 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_architecture (_uni ))))
		(_signal (_internal R4 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_architecture (_uni ))))
		(_signal (_internal C1a ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 60 (_architecture (_uni ))))
		(_signal (_internal C2a ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 60 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{23~downto~0}~13 0 61 (_architecture (_uni ))))
		(_signal (_internal spriteon1 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal spriteon1f ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal spriteon2 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal spriteon2f ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal spriteonGrnd ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal spriteonB1 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_signal (_internal spriteonB2 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_signal (_internal spriteonB3 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_signal (_internal spriteonB4 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_signal (_internal spriteonB5 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_signal (_internal clk3 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal rom_pix1 ~STD_LOGIC_VECTOR{10~downto~0}~13 0 65 (_architecture (_uni ))))
		(_signal (_internal rom_pix2 ~STD_LOGIC_VECTOR{10~downto~0}~13 0 65 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal tank1_angle_calc ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 66 (_architecture (_uni ))))
		(_signal (_internal tank2_angle_calc ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 66 (_architecture (_uni ))))
		(_variable (_internal i ~extSTD.STANDARD.INTEGER 0 206 (_process 30 )))
		(_variable (_internal j ~extSTD.STANDARD.INTEGER 0 206 (_process 30 )))
		(_process
			(line__75(_architecture 0 0 75 (_assignment (_simple)(_target(45)))))
			(line__77(_architecture 1 0 77 (_assignment (_simple)(_target(46)))))
			(line__78(_architecture 2 0 78 (_assignment (_simple)(_target(47)))))
			(line__82(_architecture 3 0 82 (_process (_simple)(_target(52))(_sensitivity(24)(25))(_read(52)))))
			(line__90(_architecture 4 0 90 (_assignment (_simple)(_alias((clk3)(q(17))))(_simpleassign BUF)(_target(66))(_sensitivity(52(17))))))
			(line__92(_architecture 5 0 92 (_process (_target(42)(43)(69)(70))(_sensitivity(13)(14)(15)(16)(42)(43)(66)(1)(69)(70))(_dssslsensitivity 7))))
			(line__160(_architecture 6 0 160 (_assignment (_simple)(_target(36))(_sensitivity(18)(46)))))
			(line__161(_architecture 7 0 161 (_assignment (_simple)(_target(37))(_sensitivity(18)(47)))))
			(line__162(_architecture 8 0 162 (_assignment (_simple)(_target(38))(_sensitivity(18)(48)))))
			(line__163(_architecture 9 0 163 (_assignment (_simple)(_target(39))(_sensitivity(18)(49)))))
			(line__164(_architecture 10 0 164 (_assignment (_simple)(_target(32))(_sensitivity(17)(42)))))
			(line__165(_architecture 11 0 165 (_assignment (_simple)(_target(33))(_sensitivity(17)(43)))))
			(line__166(_architecture 12 0 166 (_assignment (_simple)(_target(34))(_sensitivity(17)(44)))))
			(line__167(_architecture 13 0 167 (_assignment (_simple)(_target(35))(_sensitivity(17)(45)))))
			(line__170(_architecture 14 0 170 (_assignment (_simple)(_target(53))(_sensitivity(17)(18)(42)(46)))))
			(line__171(_architecture 15 0 171 (_assignment (_simple)(_target(54))(_sensitivity(17)(18)(42)(46)))))
			(line__173(_architecture 16 0 173 (_assignment (_simple)(_target(55))(_sensitivity(17)(18)(43)(47)))))
			(line__174(_architecture 17 0 174 (_assignment (_simple)(_target(56))(_sensitivity(17)(18)(43)(47)))))
			(line__176(_architecture 18 0 176 (_assignment (_simple)(_target(57))(_sensitivity(17)(18)))))
			(line__177(_architecture 19 0 177 (_assignment (_simple)(_target(61))(_sensitivity(3)(17)(18)))))
			(line__178(_architecture 20 0 178 (_assignment (_simple)(_target(62))(_sensitivity(4)(17)(18)))))
			(line__179(_architecture 21 0 179 (_assignment (_simple)(_target(63))(_sensitivity(5)(17)(18)))))
			(line__180(_architecture 22 0 180 (_assignment (_simple)(_target(64))(_sensitivity(6)(17)(18)))))
			(line__181(_architecture 23 0 181 (_assignment (_simple)(_target(65))(_sensitivity(7)(17)(18)))))
			(line__195(_architecture 24 0 195 (_assignment (_simple)(_target(40))(_sensitivity(18)(46)))))
			(line__196(_architecture 25 0 196 (_assignment (_simple)(_target(41))(_sensitivity(18)(47)))))
			(line__198(_architecture 26 0 198 (_assignment (_simple)(_alias((rom1_addr)(rom_addr1(d_5_0))))(_target(27))(_sensitivity(40(d_5_0))))))
			(line__199(_architecture 27 0 199 (_assignment (_simple)(_alias((rom2_addr)(rom_addr2(d_5_0))))(_target(28))(_sensitivity(41(d_5_0))))))
			(line__201(_architecture 28 0 201 (_assignment (_simple)(_target(67))(_sensitivity(17)(42)))))
			(line__202(_architecture 29 0 202 (_assignment (_simple)(_target(68))(_sensitivity(17)(43)))))
			(line__204(_architecture 30 0 204 (_process (_simple)(_target(29)(30)(31))(_sensitivity(0)(19)(20)(21)(22)(53)(54)(55)(56)(57)(61)(62)(63)(64)(65)(67)(68))(_monitor))))
			(line__282(_architecture 31 0 282 (_process (_simple)(_target(8)(9))(_sensitivity(69)(70)))))
			(line__306(_architecture 32 0 306 (_assignment (_simple)(_alias((tank1_angle)(tank1_angle_calc)))(_target(10))(_sensitivity(69)))))
			(line__307(_architecture 33 0 307 (_assignment (_simple)(_alias((tank2_angle)(tank2_angle_calc)))(_target(11))(_sensitivity(70)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529026 33686019 770 )
		(50463490 50529027 771 )
		(33686018 33686018 33686018 33686018 33686018 33686018 )
		(131586 )
		(514 )
		(197379 )
		(131843 )
		(771 )
		(515 )
		(197122 )
		(197378 )
	)
	(_model . vga_bsprite2a 34 -1
	)
)
I 000049 55 1616          1398286507818 whosTurn
(_unit VHDL (whosturn 0 4 (whosturn 0 17 ))
	(_version vb4)
	(_time 1398286507819 2014.04.23 16:55:07)
	(_source (\./../src/whosTurn.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a5f0aaf2a8f2a7b2a3a3b1fef1a2a7a3f0a2a2a3ad)
	(_entity
		(_time 1398007198845)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal tank1 ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_port (_internal tank2 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal tankState 0 19 (_enum1 tank1turn tank2turn tank1_to_tank2 tank2_to_tank1 (_to (i 0)(i 3)))))
		(_signal (_internal present_state tankState 0 20 (_architecture (_uni ))))
		(_signal (_internal next_state tankState 0 20 (_architecture (_uni ))))
		(_process
			(line__23(_architecture 0 0 23 (_process (_target(6))(_sensitivity(0)(1)(7))(_dssslsensitivity 2))))
			(C1State(_architecture 1 0 33 (_process (_simple)(_target(7))(_sensitivity(6)(2)))))
			(C2State(_architecture 2 0 62 (_process (_simple)(_target(4)(5))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . whosTurn 3 -1
	)
)
I 000047 55 3938          1398286507963 x7segb
(_unit VHDL (x7segb 0 6 (x7segb 0 17 ))
	(_version vb4)
	(_time 1398286507964 2014.04.23 16:55:07)
	(_source (\./../src/x7segb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 31643031376766273130266b623639323636323734)
	(_entity
		(_time 1398007198902)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal a_to_g ~STD_LOGIC_VECTOR{6~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal an ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12 (_entity (_out ))))
		(_port (_internal dp ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal s ~STD_LOGIC_VECTOR{1~downto~0}~13 0 19 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal digit ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20 (_architecture (_uni ))))
		(_signal (_internal aen ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{19~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 19)(i 0))))))
		(_signal (_internal clkdiv ~STD_LOGIC_VECTOR{19~downto~0}~13 0 22 (_architecture (_uni ))))
		(_process
			(line__26(_architecture 0 0 26 (_assignment (_simple)(_alias((s)(clkdiv(d_19_18))))(_target(6))(_sensitivity(9(d_19_18))))))
			(line__27(_architecture 1 0 27 (_assignment (_simple)(_alias((dp)(_string \"1"\)))(_target(5)))))
			(line__29(_architecture 2 0 29 (_assignment (_simple)(_target(8(3)))(_sensitivity(0(12))(0(13))(0(14))(0(15))))))
			(line__30(_architecture 3 0 30 (_assignment (_simple)(_target(8(2)))(_sensitivity(0(8))(0(9))(0(10))(0(11))(0(12))(0(13))(0(14))(0(15))))))
			(line__32(_architecture 4 0 32 (_assignment (_simple)(_target(8(1)))(_sensitivity(0(4))(0(5))(0(6))(0(7))(0(8))(0(9))(0(10))(0(11))(0(12))(0(13))(0(14))(0(15))))))
			(line__35(_architecture 5 0 35 (_assignment (_simple)(_target(8(0))))))
			(line__38(_architecture 6 0 38 (_process (_simple)(_target(7))(_sensitivity(6)(0)))))
			(line__49(_architecture 7 0 49 (_process (_simple)(_target(3))(_sensitivity(7)))))
			(line__72(_architecture 8 0 72 (_process (_simple)(_target(4))(_sensitivity(6)(8))(_monitor))))
			(line__81(_architecture 9 0 81 (_process (_simple)(_target(9))(_sensitivity(1)(2))(_read(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (4)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(33686018 197122 )
		(50463235 197379 )
		(33751554 131842 )
		(33686018 131843 )
		(50463235 131587 )
		(33686274 131587 )
		(33686274 131586 )
		(50463234 197123 )
		(33686018 131586 )
		(33686018 131587 )
		(50463234 131586 )
		(33686275 131586 )
		(33751810 197122 )
		(33686019 131842 )
		(33751810 131586 )
		(50529026 131586 )
		(50529027 )
		(33686018 33686018 33686018 33686018 33686018 )
	)
	(_model . x7segb 10 -1
	)
)
I 000052 55 4076          1398286508094 vga_640x480
(_unit VHDL (vga_640x480 0 4 (vga_640x480 0 13 ))
	(_version vb4)
	(_time 1398286508095 2014.04.23 16:55:08)
	(_source (\./../src/vga_640x480.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code bde8b2e9eeeae8a8efedabe2e8bebdbab5beb9beb5)
	(_entity
		(_time 1398007198964)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal hsync ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_port (_internal vsync ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~122 0 9 (_entity (_out ))))
		(_port (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal hpixels ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14 (_architecture (_string \"1100100000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal vlines ~STD_LOGIC_VECTOR{9~downto~0}~132 0 16 (_architecture (_string \"1000001001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~134 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal hbp ~STD_LOGIC_VECTOR{9~downto~0}~134 0 18 (_architecture (_string \"0010010000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~136 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal hfp ~STD_LOGIC_VECTOR{9~downto~0}~136 0 20 (_architecture (_string \"1100010000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~138 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal vbp ~STD_LOGIC_VECTOR{9~downto~0}~138 0 22 (_architecture (_string \"0000011111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal vfp ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 24 (_architecture (_string \"0111111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1312 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal hcs ~STD_LOGIC_VECTOR{9~downto~0}~1312 0 26 (_architecture (_uni ))))
		(_signal (_internal vcs ~STD_LOGIC_VECTOR{9~downto~0}~1312 0 26 (_architecture (_uni ))))
		(_signal (_internal vsenable ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_process
			(line__32(_architecture 0 0 32 (_process (_target(7)(9))(_sensitivity(0)(1)(7))(_dssslsensitivity 2))))
			(line__50(_architecture 1 0 50 (_assignment (_simple)(_target(2))(_sensitivity(7)))))
			(line__53(_architecture 2 0 53 (_process (_target(8))(_sensitivity(0)(1)(8))(_dssslsensitivity 2)(_read(9)))))
			(line__68(_architecture 3 0 68 (_assignment (_simple)(_target(3))(_sensitivity(8)))))
			(line__70(_architecture 4 0 70 (_assignment (_simple)(_target(6))(_sensitivity(7)(8)))))
			(line__73(_architecture 5 0 73 (_assignment (_simple)(_alias((hc)(hcs)))(_target(4))(_sensitivity(7)))))
			(line__74(_architecture 6 0 74 (_assignment (_simple)(_alias((vc)(vcs)))(_target(5))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 514 )
	)
	(_model . vga_640x480 7 -1
	)
)
I 000052 55 5317          1398286508229 titleScreen
(_unit VHDL (titlescreen 0 4 (titlescreen 0 16 ))
	(_version vb4)
	(_time 1398286508230 2014.04.23 16:55:08)
	(_source (\./../src/titleScreen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 3a6f6f3f626c6a2c6d392f61683c393d383c3f3c3f)
	(_entity
		(_time 1398204660802)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal MTitle ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{14~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 14)(i 0))))))
		(_port (_internal romTitle_addr14 ~STD_LOGIC_VECTOR{14~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~124 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal hbp ~STD_LOGIC_VECTOR{9~downto~0}~13 0 17 (_architecture (_string \"0010010000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal vbp ~STD_LOGIC_VECTOR{9~downto~0}~132 0 19 (_architecture (_string \"0000011111"\))))
		(_constant (_internal w ~extSTD.STANDARD.INTEGER 0 21 (_architecture ((i 280)))))
		(_constant (_internal h ~extSTD.STANDARD.INTEGER 0 22 (_architecture ((i 112)))))
		(_constant (_internal topBar ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 40)))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal xpix ~STD_LOGIC_VECTOR{9~downto~0}~134 0 24 (_architecture (_uni ))))
		(_signal (_internal ypix ~STD_LOGIC_VECTOR{9~downto~0}~134 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal rom_addr ~STD_LOGIC_VECTOR{16~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal CTitle ~STD_LOGIC_VECTOR{9~downto~0}~134 0 26 (_architecture (_uni ))))
		(_signal (_internal RTitle ~STD_LOGIC_VECTOR{9~downto~0}~134 0 26 (_architecture (_uni ))))
		(_signal (_internal spriteon ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~136 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_variable (_internal rom_addr1 ~STD_LOGIC_VECTOR{16~downto~0}~136 0 40 (_process 5 )))
		(_variable (_internal rom_addr2 ~STD_LOGIC_VECTOR{16~downto~0}~136 0 40 (_process 5 )))
		(_variable (_internal j ~extSTD.STANDARD.INTEGER 0 49 (_process 6 )))
		(_process
			(line__30(_architecture 0 0 30 (_assignment (_simple)(_target(11)))))
			(line__31(_architecture 1 0 31 (_assignment (_simple)(_target(12)))))
			(line__33(_architecture 2 0 33 (_assignment (_simple)(_target(9))(_sensitivity(12)(2)))))
			(line__34(_architecture 3 0 34 (_assignment (_simple)(_target(8))(_sensitivity(11)(1)))))
			(line__36(_architecture 4 0 36 (_assignment (_simple)(_target(13))(_sensitivity(11)(12)(1)(2)))))
			(line__39(_architecture 5 0 39 (_process (_simple)(_target(4))(_sensitivity(8)(9)))))
			(line__48(_architecture 6 0 48 (_process (_simple)(_target(5)(6)(7))(_sensitivity(13)(0)(3))(_read(12)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33751554 50463491 514 )
		(33751554 33751811 514 )
		(33686018 33686018 )
		(33686018 )
		(131586 )
		(33686018 2 )
		(514 )
		(131587 )
		(197123 )
		(515 )
		(131842 )
	)
	(_model . titleScreen 7 -1
	)
)
I 000051 55 7075          1398286508323 nes_driver
(_unit VHDL (nes_driver 0 5 (nes_driver 0 24 ))
	(_version vb4)
	(_time 1398286508324 2014.04.23 16:55:08)
	(_source (\./../src/nes_driver.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 98cc9c9795cecf8dc79e8cc3cb9e919f9e9e9d9f9a)
	(_entity
		(_time 1398093663204)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal clk25 ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal nes_data ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal nes_clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_port (_internal latch ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal nesBtns ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_entity (_out ))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_port (_internal sel ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_port (_internal down ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_port (_internal right ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
		(_port (_internal left ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
		(_type (_internal state_type 0 26 (_enum1 idle a_state b_state sel_state start_state up_state down_state left_state right_state (_to (i 0)(i 8)))))
		(_signal (_internal state_reg state_type 0 27 (_architecture (_uni ))))
		(_signal (_internal state_next state_type 0 27 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{9~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal counter_reg ~UNSIGNED{9~downto~0}~13 0 28 (_architecture (_uni ))))
		(_signal (_internal counter_next ~UNSIGNED{9~downto~0}~13 0 28 (_architecture (_uni ))))
		(_signal (_internal scalar_reg ~UNSIGNED{9~downto~0}~13 0 29 (_architecture (_uni ))))
		(_signal (_internal scalar_next ~UNSIGNED{9~downto~0}~13 0 29 (_architecture (_uni ))))
		(_signal (_internal a_reg ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal a_next ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal b_reg ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal b_next ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal sel_reg ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal sel_next ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal start_next ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal start_reg ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal up_reg ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal up_next ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal down_reg ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal down_next ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal left_reg ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal left_next ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal right_reg ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_signal (_internal right_next ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_process
			(line__36(_architecture 0 0 36 (_assignment (_simple)(_target(17))(_sensitivity(16)(18)))))
			(line__40(_architecture 1 0 40 (_assignment (_simple)(_target(19))(_sensitivity(18)))))
			(line__42(_architecture 2 0 42 (_process (_target(16)(18))(_sensitivity(0)(1)(17)(19))(_dssslsensitivity 2))))
			(line__54(_architecture 3 0 54 (_process (_target(14))(_sensitivity(0)(1)(15))(_dssslsensitivity 2))))
			(line__63(_architecture 4 0 63 (_process (_simple)(_target(15))(_sensitivity(14)(16)))))
			(line__107(_architecture 5 0 107 (_assignment (_simple)(_target(4))(_sensitivity(16)))))
			(line__110(_architecture 6 0 110 (_assignment (_simple)(_target(3))(_sensitivity(16)))))
			(line__113(_architecture 7 0 113 (_assignment (_simple)(_target(21))(_sensitivity(16)(20)(2)))))
			(line__114(_architecture 8 0 114 (_assignment (_simple)(_target(23))(_sensitivity(16)(22)(2)))))
			(line__115(_architecture 9 0 115 (_assignment (_simple)(_target(25))(_sensitivity(16)(24)(2)))))
			(line__116(_architecture 10 0 116 (_assignment (_simple)(_target(26))(_sensitivity(16)(27)(2)))))
			(line__117(_architecture 11 0 117 (_assignment (_simple)(_target(29))(_sensitivity(16)(28)(2)))))
			(line__118(_architecture 12 0 118 (_assignment (_simple)(_target(31))(_sensitivity(16)(30)(2)))))
			(line__119(_architecture 13 0 119 (_assignment (_simple)(_target(33))(_sensitivity(16)(32)(2)))))
			(line__120(_architecture 14 0 120 (_assignment (_simple)(_target(35))(_sensitivity(16)(34)(2)))))
			(line__122(_architecture 15 0 122 (_process (_target(20)(22)(24)(27)(28)(30)(32)(34))(_sensitivity(1)(21)(23)(25)(26)(29)(31)(33)(35))(_dssslsensitivity 1))))
			(line__136(_architecture 16 0 136 (_assignment (_simple)(_alias((nesBtns(0))(a_reg)))(_target(5(0)))(_sensitivity(20)))))
			(line__137(_architecture 17 0 137 (_assignment (_simple)(_alias((nesBtns(1))(b_reg)))(_target(5(1)))(_sensitivity(22)))))
			(line__138(_architecture 18 0 138 (_assignment (_simple)(_alias((nesBtns(3))(sel_reg)))(_target(5(3)))(_sensitivity(24)))))
			(line__139(_architecture 19 0 139 (_assignment (_simple)(_alias((nesBtns(2))(start_reg)))(_target(5(2)))(_sensitivity(27)))))
			(line__140(_architecture 20 0 140 (_assignment (_simple)(_alias((nesBtns(5))(up_reg)))(_target(5(5)))(_sensitivity(28)))))
			(line__141(_architecture 21 0 141 (_assignment (_simple)(_alias((nesBtns(6))(down_reg)))(_target(5(6)))(_sensitivity(30)))))
			(line__142(_architecture 22 0 142 (_assignment (_simple)(_alias((nesBtns(7))(left_reg)))(_target(5(7)))(_sensitivity(32)))))
			(line__143(_architecture 23 0 143 (_assignment (_simple)(_alias((nesBtns(4))(right_reg)))(_target(5(4)))(_sensitivity(34)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 514 )
		(33686018 33686018 514 )
		(33686018 33686018 514 )
		(33686018 33686018 514 )
	)
	(_model . nes_driver 24 -1
	)
)
I 000052 55 5505          1398286508458 screenState
(_unit VHDL (screenstate 0 6 (screenstate 0 30 ))
	(_version vb4)
	(_time 1398286508459 2014.04.23 16:55:08)
	(_source (\./../src/screenState.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 24717520237272322621317e202327232022252320)
	(_entity
		(_time 1398093223804)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal sel ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal down ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal left ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal right ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in )(_event))))
		(_port (_internal screenSel ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal current_state ~STD_LOGIC_VECTOR{7~downto~0}~12 0 19 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill1 ~STD_LOGIC_VECTOR{7~downto~0}~122 0 20 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill2 ~STD_LOGIC_VECTOR{7~downto~0}~124 0 21 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill3 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 22 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill4 ~STD_LOGIC_VECTOR{7~downto~0}~128 0 23 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill5 ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 24 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal zero ~STD_LOGIC_VECTOR{7~downto~0}~13 0 31 (_architecture (_string \"00000000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal top ~STD_LOGIC_VECTOR{7~downto~0}~132 0 32 (_architecture (_string \"00111111"\))))
		(_type (_internal state 0 33 (_enum1 firstup secondup firstdown seconddown firstleft secondleft firstright secondright bdown adown firstupreleased secondupreleased firstdownreleased seconddownreleased firstleftreleased secondleftreleased firstrightreleased secondrightreleased bdownreleased adownreleased title_screen game_screen (_to (i 0)(i 21)))))
		(_signal (_internal present_state state 0 36 (_architecture (_uni ))))
		(_signal (_internal next_state state 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal sig_hill1 ~STD_LOGIC_VECTOR{7~downto~0}~134 0 37 (_architecture (_uni ))))
		(_signal (_internal sig_hill2 ~STD_LOGIC_VECTOR{7~downto~0}~134 0 37 (_architecture (_uni ))))
		(_signal (_internal sig_hill3 ~STD_LOGIC_VECTOR{7~downto~0}~134 0 37 (_architecture (_uni ))))
		(_signal (_internal sig_hill4 ~STD_LOGIC_VECTOR{7~downto~0}~134 0 37 (_architecture (_uni ))))
		(_signal (_internal sig_hill5 ~STD_LOGIC_VECTOR{7~downto~0}~134 0 37 (_architecture (_uni ))))
		(_signal (_internal next_current_state ~STD_LOGIC_VECTOR{7~downto~0}~134 0 38 (_architecture (_uni ))))
		(_process
			(line__41(_architecture 0 0 41 (_process (_target(17)(19)(20)(21)(22)(23)(11))(_sensitivity(8)(9)(17)(18)(19)(20)(21)(22)(23)(24(d_7_0)))(_dssslsensitivity 2))))
			(c1(_architecture 1 0 85 (_process (_simple)(_target(18))(_sensitivity(17)(0)(1)(2)(3)(4)(5)(6)(7)))))
			(c2(_architecture 2 0 101 (_process (_simple)(_target(10))(_sensitivity(17)))))
			(line__113(_architecture 3 0 113 (_assignment (_simple)(_alias((hill1)(sig_hill1)))(_target(12))(_sensitivity(19)))))
			(line__114(_architecture 4 0 114 (_assignment (_simple)(_alias((hill2)(sig_hill2)))(_target(13))(_sensitivity(20)))))
			(line__115(_architecture 5 0 115 (_assignment (_simple)(_alias((hill3)(sig_hill3)))(_target(14))(_sensitivity(21)))))
			(line__116(_architecture 6 0 116 (_assignment (_simple)(_alias((hill4)(sig_hill4)))(_target(15))(_sensitivity(22)))))
			(line__117(_architecture 7 0 117 (_assignment (_simple)(_alias((hill5)(sig_hill5)))(_target(16))(_sensitivity(23)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . screenState 8 -1
	)
)
I 000052 55 22036         1398286508591 tank_sprite
(_unit VHDL (tank_sprite 0 6 (tank_sprite 0 14 ))
	(_version vb4)
	(_time 1398286508592 2014.04.23 16:55:08)
	(_source (\./../src/tank_sprite.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code b1e4e7e5b1e6b0a7e4e6f7eae3b6b1b6b3b7b8b6b5)
	(_entity
		(_time 1398007199177)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal angle ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~31}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 31))))))
		(_port (_internal M ~STD_LOGIC_VECTOR{0~to~31}~12 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~31}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 31))))))
		(_type (_internal rom_array 0 15 (_array ~STD_LOGIC_VECTOR{0~to~31}~13 ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~rom_array~13 0 18 (_array ~STD_LOGIC_VECTOR{0~to~31}~13 ((_to (i 0)(i 28))))))
		(_constant (_internal rom1 ~rom_array~13 0 18 (_architecture ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3)))(((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3)))(((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2)))(((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_internal ~rom_array~131 0 50 (_array ~STD_LOGIC_VECTOR{0~to~31}~13 ((_to (i 0)(i 28))))))
		(_constant (_internal rom2 ~rom_array~131 0 50 (_architecture ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2)))(((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2)))(((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_internal ~rom_array~133 0 81 (_array ~STD_LOGIC_VECTOR{0~to~31}~13 ((_to (i 0)(i 28))))))
		(_constant (_internal rom3 ~rom_array~133 0 81 (_architecture ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2)))(((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_variable (_internal j ~extSTD.STANDARD.INTEGER 0 114 (_process 0 )))
		(_process
			(line__113(_architecture 0 0 113 (_process (_simple)(_target(2))(_sensitivity(1))(_monitor)(_read(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(514 )
		(771 )
	)
	(_model . tank_sprite 1 -1
	)
)
I 000055 55 2722          1398286508646 screenSelector
(_unit VHDL (screenselector 0 4 (screenselector 0 20 ))
	(_version vb4)
	(_time 1398286508647 2014.04.23 16:55:08)
	(_source (\./../src/screenSelector.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code df8a8e8d8a8989c9d8dbca85dbd8dcd9dad98cd9da)
	(_entity
		(_time 1398007199542)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal screenSel ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal titleRed ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal titleGreen ~STD_LOGIC_VECTOR{2~downto~0}~122 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal titleBlue ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal gameRed ~STD_LOGIC_VECTOR{2~downto~0}~124 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal gameBlue ~STD_LOGIC_VECTOR{1~downto~0}~126 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~128 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal gameGreen ~STD_LOGIC_VECTOR{2~downto~0}~128 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1210 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~1210 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1212 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~1212 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1214 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~1214 0 15 (_entity (_out ))))
		(_process
			(line__23(_architecture 0 0 23 (_process (_simple)(_target(7)(8)(9))(_sensitivity(0))(_read(1)(2)(3)(4)(5)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . screenSelector 1 -1
	)
)
I 000047 55 1615          1398286508702 clkdiv
(_unit VHDL (clkdiv 0 6 (clkdiv 0 17 ))
	(_version vb4)
	(_time 1398286508703 2014.04.23 16:55:08)
	(_source (\./../src/clkdiv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 1e4a4e19184918081b4e074549181d184d184c181a)
	(_entity
		(_time 1398094162051)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal clk25 ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_port (_internal clk190 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{23~downto~0}~13 0 18 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(4)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_alias((clk25)(q(0))))(_simpleassign BUF)(_target(2))(_sensitivity(4(0))))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_alias((clk190)(q(17))))(_simpleassign BUF)(_target(3))(_sensitivity(4(17))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 )
	)
	(_model . clkdiv 3 -1
	)
)
I 000053 55 1638          1398286508840 ClockDivider
(_unit VHDL (clockdivider 0 5 (clockdivider 0 14 ))
	(_version vb4)
	(_time 1398286508841 2014.04.23 16:55:08)
	(_source (\./../src/ClockDivider.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 9bcfcb949acc998d99c8d9c1ce9d929c9d9d929d9f)
	(_entity
		(_time 1398093839813)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal clk25 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal clk190 ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{23~downto~0}~13 0 16 (_architecture (_uni ))))
		(_process
			(line__19(_architecture 0 0 19 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(4)))))
			(line__28(_architecture 1 0 28 (_assignment (_simple)(_alias((clk25)(q(0))))(_simpleassign BUF)(_target(2))(_sensitivity(4(0))))))
			(line__29(_architecture 2 0 29 (_assignment (_simple)(_alias((clk190)(q(17))))(_simpleassign BUF)(_target(3))(_sensitivity(4(17))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 )
	)
	(_model . ClockDivider 3 -1
	)
)
I 000050 55 2164          1398286508945 buttonMux
(_unit VHDL (buttonmux 0 5 (buttonmux 0 29 ))
	(_version vb4)
	(_time 1398286508946 2014.04.23 16:55:08)
	(_source (\./../src/buttonMux.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 085c5e0f055e581f0f0d4e520c0e5c0f0d0f000e0a)
	(_entity
		(_time 1398007199428)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal screenSel ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal sel ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal down ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal right ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal left ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal gameA ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_port (_internal gameB ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_port (_internal gameStart ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_port (_internal gameSel ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
		(_port (_internal gameUp ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
		(_port (_internal gameDown ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
		(_port (_internal gameRight ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
		(_port (_internal gameLeft ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
		(_process
			(line__32(_architecture 0 0 32 (_process (_simple)(_target(9)(10)(11)(12)(13)(14)(15)(16))(_sensitivity(0))(_read(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . buttonMux 1 -1
	)
)
I 000058 55 17393         1398286509043 vga_bsprite2a_top
(_unit VHDL (vga_bsprite2a_top 0 5 (vga_bsprite2a_top 0 35 ))
	(_version vb4)
	(_time 1398286509044 2014.04.23 16:55:09)
	(_source (\./../src/vga_bsprite2a_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 75202774772220602372767b662e247277737c72717370)
	(_entity
		(_time 1398008218323)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation U1 0 64 (_entity . clkdiv)
		(_port
			((mclk)(mclk))
			((clr)(clr))
			((clk25)(clk25))
			((clk190)(clk190))
		)
	)
	(_instantiation U2 0 72 (_entity . vga_640x480)
		(_port
			((clk)(clk25))
			((clr)(clr))
			((hsync)(hsync))
			((vsync)(vsync))
			((hc)(hc))
			((vc)(vc))
			((vidon)(vidon))
		)
	)
	(_instantiation U3 0 83 (_entity . vga_bsprite2a)
		(_port
			((vidon)(vidon))
			((tank1Turn)(sig_tank1))
			((tank2Turn)(sig_tank2))
			((hill1)(sig_hill1))
			((hill2)(sig_hill2))
			((hill3)(sig_hill3))
			((hill4)(sig_hill4))
			((hill5)(sig_hill5))
			((tank1Angle)(sig_tank1Angle))
			((tank2Angle)(sig_tank2Angle))
			((tank1_angle)(sig_tank1_angle_calc))
			((tank2_angle)(sig_tank2_angle_calc))
			((aBTN)(sig_gameA))
			((upBTN)(sig_gameUp))
			((downBTN)(sig_gameDown))
			((rightBTN)(sig_gameRight))
			((leftBTN)(sig_gameLeft))
			((hc)(hc))
			((vc)(vc))
			((M1)(M1))
			((M1a)(M1a))
			((M2)(M2))
			((M2a)(M2a))
			((sw)(sw))
			((clk)(mclk))
			((clr)(clr))
			((btn)(btns))
			((rom1_addr)(rom1_addr))
			((rom2_addr)(rom2_addr))
			((red)(sig_gameRed))
			((green)(sig_gameGreen))
			((blue)(sig_gameBlue))
		)
	)
	(_instantiation U4 0 119 (_entity . tank_sprite)
		(_port
			((angle)(sig_tank1Angle))
			((addr)(rom1_addr))
			((M)(M1))
		)
	)
	(_instantiation U4fill 0 126 (_entity . tank_sprite2)
		(_port
			((angle)(sig_tank1Angle))
			((addr)(rom1_addr))
			((M)(M1a))
		)
	)
	(_instantiation U5 0 133 (_entity . tank_sprite)
		(_port
			((angle)(sig_tank2Angle))
			((addr)(rom2_addr))
			((M)(M2))
		)
	)
	(_instantiation U5fill 0 141 (_entity . tank_sprite2)
		(_port
			((angle)(sig_tank2Angle))
			((addr)(rom2_addr))
			((M)(M2a))
		)
	)
	(_instantiation who 0 148 (_entity . whosTurn)
		(_port
			((clr)(clr))
			((clk)(clk25))
			((a)(sig_gameA))
			((start)(sig_gameStart))
			((tank1)(sig_tank1))
			((tank2)(sig_tank2))
		)
	)
	(_instantiation nes 0 158 (_entity . nes_driver)
		(_port
			((clr)(clr))
			((clk25)(clk25))
			((nes_data)(ja1))
			((nes_clk)(ja3))
			((latch)(ja2))
			((nesBtns)(sig_nesBtns))
		)
	)
	(_instantiation x7 0 169 (_entity . x7segb)
		(_port
			((x(d_15_8))(sig_tank1_angle_calc))
			((x(d_7_0))(sig_tank2_angle_calc))
			((clk)(mclk))
			((clr)(clr))
			((a_to_g)(a_to_g))
			((an)(an))
			((dp)(dp))
		)
	)
	(_instantiation buttons 0 180 (_entity . buttonMux)
		(_port
			((screenSel)(sig_screenSel))
			((a)(sig_a))
			((b)(sig_b))
			((start)(sig_start))
			((sel)(sig_sel))
			((up)(sig_up))
			((down)(sig_down))
			((right)(sig_right))
			((left)(sig_left))
			((gameA)(sig_gameA))
			((gameB)(sig_gameB))
			((gameStart)(sig_gameStart))
			((gameSel)(sig_gameSel))
			((gameUp)(sig_gameUp))
			((gameDown)(sig_gameDown))
			((gameRight)(sig_gameRight))
			((gameLeft)(sig_gameLeft))
		)
	)
	(_instantiation selector 0 201 (_entity . screenSelector)
		(_port
			((screenSel)(sig_screenSel))
			((titleRed)(sig_titleRed))
			((titleGreen)(sig_titleGreen))
			((titleBlue)(sig_titleBlue))
			((gameRed)(sig_gameRed))
			((gameBlue)(sig_gameBlue))
			((gameGreen)(sig_gameGreen))
			((red)(red))
			((green)(green))
			((blue)(blue))
		)
	)
	(_instantiation screenstate 0 215 (_entity . screenState)
		(_port
			((start)(sig_start))
			((sel)(sig_sel))
			((up)(sig_up))
			((down)(sig_down))
			((left)(sig_left))
			((right)(sig_right))
			((b)(sig_b))
			((a)(sig_a))
			((clr)(clr))
			((clk)(mclk))
			((screenSel)(sig_screenSel))
			((current_state)(sig_current_state))
			((hill1)(sig_hill1))
			((hill2)(sig_hill2))
			((hill3)(sig_hill3))
			((hill4)(sig_hill4))
			((hill5)(sig_hill5))
		)
	)
	(_instantiation title 0 236 (_entity . titleScreen)
		(_port
			((vidon)(vidon))
			((hc)(hc))
			((vc)(vc))
			((MTitle)(sig_MTitle))
			((romTitle_addr14)(sig_romTitle_addr14))
			((red)(sig_titleRed))
			((green)(sig_titleGreen))
			((blue)(sig_titleBlue))
		)
	)
	(_instantiation t 0 248 (_entity . test)
		(_port
			((clka)(clk25))
			((addra)(sig_romTitle_addr14))
			((douta)(sig_MTitle))
		)
	)
	(_instantiation bounce 0 255 (_entity . debounce)
		(_port
			((inp)(sig_nesBtns))
			((cclk)(clk190))
			((clr)(clr))
			((outp(7))(sig_left))
			((outp(6))(sig_down))
			((outp(5))(sig_up))
			((outp(4))(sig_right))
			((outp(3))(sig_sel))
			((outp(2))(sig_start))
			((outp(1))(sig_b))
			((outp(0))(sig_a))
		)
	)
	(_object
		(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal aBTN ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal upBTN ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal downBTN ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal rightBTN ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal leftBTN ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal ja1 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal ja2 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_port (_internal ja3 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal sw ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill1 ~STD_LOGIC_VECTOR{7~downto~0}~122 0 18 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill2 ~STD_LOGIC_VECTOR{7~downto~0}~124 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill3 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 20 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill4 ~STD_LOGIC_VECTOR{7~downto~0}~128 0 21 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill5 ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 22 (_entity (_in ))))
		(_port (_internal hsync ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
		(_port (_internal vsync ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~12 0 25 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1212 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~1212 0 26 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~12 0 27 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal a_to_g ~STD_LOGIC_VECTOR{6~downto~0}~12 0 28 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1214 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal an ~STD_LOGIC_VECTOR{3~downto~0}~1214 0 29 (_entity (_out ))))
		(_port (_internal dp ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1216 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ld ~STD_LOGIC_VECTOR{7~downto~0}~1216 0 31 (_entity (_out ))))
		(_signal (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal clk25 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal clk190 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_a ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_b ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_start ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_sel ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_right ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_left ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_up ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_down ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_tank1 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_tank2 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_gameA ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameB ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameStart ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameSel ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameUp ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameDown ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameLeft ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameRight ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_screenSel ~extieee.std_logic_1164.STD_LOGIC 0 41 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal sig_gameRed ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal sig_gameGreen ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal sig_titleRed ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal sig_titleGreen ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal sig_gameBlue ~STD_LOGIC_VECTOR{1~downto~0}~13 0 43 (_architecture (_uni ))))
		(_signal (_internal sig_titleBlue ~STD_LOGIC_VECTOR{1~downto~0}~13 0 43 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal sig_hill1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal sig_hill2 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal sig_hill3 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal sig_hill4 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal sig_hill5 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~13 0 45 (_architecture (_uni ))))
		(_signal (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~13 0 45 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~31}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 31))))))
		(_signal (_internal M1 ~STD_LOGIC_VECTOR{0~to~31}~13 0 46 (_architecture (_uni ))))
		(_signal (_internal M1a ~STD_LOGIC_VECTOR{0~to~31}~13 0 46 (_architecture (_uni ))))
		(_signal (_internal sig_init_M ~STD_LOGIC_VECTOR{0~to~31}~13 0 46 (_architecture (_uni ))))
		(_signal (_internal angle1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47 (_architecture (_uni ))))
		(_signal (_internal angle2 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal M2 ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48 (_architecture (_uni ))))
		(_signal (_internal M2a ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal btns ~STD_LOGIC_VECTOR{3~downto~0}~13 0 49 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal sig_x ~STD_LOGIC_VECTOR{15~downto~0}~13 0 50 (_architecture (_uni ))))
		(_signal (_internal sig_tank1Angle ~STD_LOGIC_VECTOR{1~downto~0}~13 0 51 (_architecture (_uni ))))
		(_signal (_internal sig_tank2Angle ~STD_LOGIC_VECTOR{1~downto~0}~13 0 51 (_architecture (_uni ))))
		(_signal (_internal sig_tank1_angle_calc ~STD_LOGIC_VECTOR{7~downto~0}~13 0 52 (_architecture (_uni ))))
		(_signal (_internal sig_tank2_angle_calc ~STD_LOGIC_VECTOR{7~downto~0}~13 0 52 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal rom1_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 53 (_architecture (_uni ))))
		(_signal (_internal rom2_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 53 (_architecture (_uni ))))
		(_signal (_internal rom3_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 53 (_architecture (_uni ))))
		(_signal (_internal rom4_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 53 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal rom1_addr ~STD_LOGIC_VECTOR{5~downto~0}~13 0 54 (_architecture (_uni ))))
		(_signal (_internal rom2_addr ~STD_LOGIC_VECTOR{5~downto~0}~13 0 54 (_architecture (_uni ))))
		(_signal (_internal sig_init_addr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 55 (_architecture (_uni ))))
		(_signal (_internal sig_current_state ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56 (_architecture (_uni ))))
		(_signal (_internal sig_nesBtns ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{14~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 14)(i 0))))))
		(_signal (_internal sig_romTitle_addr14 ~STD_LOGIC_VECTOR{14~downto~0}~13 0 57 (_architecture (_uni ))))
		(_signal (_internal sig_MTitle ~STD_LOGIC_VECTOR{7~downto~0}~13 0 58 (_architecture (_uni ))))
		(_process
			(line__62(_architecture 0 0 62 (_assignment (_simple)(_alias((clr)(btn(3))))(_simpleassign BUF)(_target(25))(_sensitivity(9(3))))))
			(line__272(_architecture 1 0 272 (_assignment (_simple)(_alias((btns)(btn)))(_target(68))(_sensitivity(9)))))
			(line__273(_architecture 2 0 273 (_assignment (_simple)(_alias((ld(0))(sig_a)))(_target(24(0)))(_sensitivity(29)))))
			(line__274(_architecture 3 0 274 (_assignment (_simple)(_alias((ld(1))(sig_b)))(_target(24(1)))(_sensitivity(30)))))
			(line__275(_architecture 4 0 275 (_assignment (_simple)(_alias((ld(2))(sig_start)))(_target(24(2)))(_sensitivity(31)))))
			(line__276(_architecture 5 0 276 (_assignment (_simple)(_alias((ld(3))(sig_sel)))(_target(24(3)))(_sensitivity(32)))))
			(line__277(_architecture 6 0 277 (_assignment (_simple)(_alias((ld(4))(sig_right)))(_target(24(4)))(_sensitivity(33)))))
			(line__278(_architecture 7 0 278 (_assignment (_simple)(_alias((ld(5))(sig_up)))(_target(24(5)))(_sensitivity(35)))))
			(line__279(_architecture 8 0 279 (_assignment (_simple)(_alias((ld(6))(sig_down)))(_target(24(6)))(_sensitivity(36)))))
			(line__280(_architecture 9 0 280 (_assignment (_simple)(_alias((ld(7))(sig_left)))(_target(24(7)))(_sensitivity(34)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . vga_bsprite2a_top 10 -1
	)
)
I 000055 55 3921          1398286509118 nes_driver_top
(_unit VHDL (nes_driver_top 0 4 (nes_driver_top 0 20 ))
	(_version vb4)
	(_time 1398286509119 2014.04.23 16:55:09)
	(_source (\./../src/nes_driver_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b3e7b2e7b5e5e4a6e1e7a7e8e0b5bab4b5b5b6b4b1)
	(_entity
		(_time 1398007199359)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(ClockDivider
			(_object
				(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal clk25 ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
			)
		)
		(nes_driver
			(_object
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
				(_port (_internal clk25 ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal nes_data ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
				(_port (_internal nes_clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
				(_port (_internal latch ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
				(_port (_internal sel ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
				(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
				(_port (_internal down ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal right ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_port (_internal left ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation cd 0 56 (_component ClockDivider )
		(_port
			((mclk)(mclk))
			((clr)(btn(3)))
			((clk25)(cd_to_nes))
		)
		(_use (_entity . ClockDivider clockdivider)
			(_port
				((mclk)(mclk))
				((clr)(clr))
				((clk25)(clk25))
				((clk190)(_open))
			)
		)
	)
	(_instantiation nes 0 63 (_component nes_driver )
		(_port
			((clr)(btn(3)))
			((clk25)(cd_to_nes))
			((nes_data)(ja1))
			((nes_clk)(ja3))
			((latch)(ja2))
			((a)(ld(0)))
			((b)(ld(1)))
			((start)(ld(2)))
			((sel)(ld(3)))
			((up)(ld(5)))
			((down)(ld(6)))
			((right)(ld(4)))
			((left)(ld(7)))
		)
		(_use (_entity . nes_driver nes_driver)
			(_port
				((clr)(clr))
				((clk25)(clk25))
				((nes_data)(nes_data))
				((nes_clk)(nes_clk))
				((latch)(latch))
				((nesBtns)(_open))
				((a)(a))
				((b)(b))
				((start)(start))
				((sel)(sel))
				((up)(up))
				((down)(down))
				((right)(right))
				((left)(left))
			)
		)
	)
	(_object
		(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal ja1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8 (_entity (_in ))))
		(_port (_internal ja2 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal ja3 ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ld ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_entity (_out ))))
		(_signal (_internal cd_to_nes ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000051 55 5380          1398286509137 title_prom
(_unit VHDL (title_prom 0 5 (title_prom 0 12 ))
	(_version vb4)
	(_time 1398286509138 2014.04.23 16:55:09)
	(_source (\./../src/title_prom.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code d3868381d98583c582dcc68ad4d4d3d4d1d585d587)
	(_entity
		(_time 1398010698697)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~31}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 31))))))
		(_port (_internal M ~STD_LOGIC_VECTOR{0~to~31}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~31}~13 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 31))))))
		(_type (_internal rom_array 0 13 (_array ~STD_LOGIC_VECTOR{0~to~31}~13 ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~rom_array~13 0 14 (_array ~STD_LOGIC_VECTOR{0~to~31}~13 ((_to (i 0)(i 15))))))
		(_constant (_internal rom ~rom_array~13 0 14 (_architecture ((((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))))))
		(_variable (_internal j ~extSTD.STANDARD.INTEGER 0 36 (_process 0 )))
		(_process
			(line__35(_architecture 0 0 35 (_process (_simple)(_target(1))(_sensitivity(0))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . title_prom 1 -1
	)
)
I 000049 55 1810          1398286509191 debounce
(_unit VHDL (debounce 0 4 (debounce 0 13 ))
	(_version vb4)
	(_time 1398286509192 2014.04.23 16:55:09)
	(_source (\./../src/debounce.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 01555007055657175655145b050702070407050704)
	(_entity
		(_time 1398093777990)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal inp ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6 (_entity (_in ))))
		(_port (_internal cclk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal outp ~STD_LOGIC_VECTOR{7~downto~0}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal delay1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14 (_architecture (_uni ))))
		(_signal (_internal delay2 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14 (_architecture (_uni ))))
		(_signal (_internal delay3 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14 (_architecture (_uni ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_target(4)(5)(6))(_sensitivity(1)(2)(0)(4)(5))(_dssslsensitivity 2))))
			(line__28(_architecture 1 0 28 (_assignment (_simple)(_target(3))(_sensitivity(4)(5)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . debounce 2 -1
	)
)
I 000053 55 5681          1398286509283 titleImage_a
(_unit VHDL (titleimage 0 43 (titleimage_a 0 51 ))
	(_version vb4)
	(_time 1398286509284 2014.04.23 16:55:09)
	(_source (\./../src/titleImage.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 5f0a0e5c00090f490a5a4a0507590b595e5958595a)
	(_entity
		(_time 1398286509245)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(wrapped_titleImage
			(_object
				(_port (_internal clka ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal addra ~STD_LOGIC_VECTOR{14~downto~0}~13 0 56 (_entity (_in ))))
				(_port (_internal douta ~STD_LOGIC_VECTOR{7~downto~0}~13 0 57 (_entity (_out ))))
			)
		)
	)
	(_instantiation U0 0 129 (_component wrapped_titleImage )
		(_port
			((clka)(clka))
			((addra)(addra))
			((douta)(douta))
		)
		(_use (_entity xilinxcorelib BLK_MEM_GEN_V7_3 behavioral)
			(_generic
				((C_FAMILY)(_string \"spartan3"\))
				((C_XDEVICEFAMILY)(_string \"spartan3e"\))
				((C_INTERFACE_TYPE)((i 0)))
				((C_USE_BRAM_BLOCK)((i 0)))
				((C_ENABLE_32BIT_ADDRESS)((i 0)))
				((C_AXI_TYPE)((i 1)))
				((C_AXI_SLAVE_TYPE)((i 0)))
				((C_HAS_AXI_ID)((i 0)))
				((C_AXI_ID_WIDTH)((i 4)))
				((C_MEM_TYPE)((i 3)))
				((C_BYTE_SIZE)((i 9)))
				((C_ALGORITHM)((i 1)))
				((C_PRIM_TYPE)((i 1)))
				((C_LOAD_INIT_FILE)((i 1)))
				((C_INIT_FILE_NAME)(_string \"titleImage.mif"\))
				((C_INIT_FILE)(_string \"BlankString"\))
				((C_USE_DEFAULT_DATA)((i 0)))
				((C_DEFAULT_DATA)(_string \"0"\))
				((C_RST_TYPE)(_string \"SYNC"\))
				((C_HAS_RSTA)((i 0)))
				((C_RST_PRIORITY_A)(_string \"CE"\))
				((C_RSTRAM_A)((i 0)))
				((C_INITA_VAL)(_string \"0"\))
				((C_HAS_ENA)((i 0)))
				((C_HAS_REGCEA)((i 0)))
				((C_USE_BYTE_WEA)((i 0)))
				((C_WEA_WIDTH)((i 1)))
				((C_WRITE_MODE_A)(_string \"WRITE_FIRST"\))
				((C_WRITE_WIDTH_A)((i 8)))
				((C_READ_WIDTH_A)((i 8)))
				((C_WRITE_DEPTH_A)((i 31360)))
				((C_READ_DEPTH_A)((i 31360)))
				((C_ADDRA_WIDTH)((i 15)))
				((C_HAS_RSTB)((i 0)))
				((C_RST_PRIORITY_B)(_string \"CE"\))
				((C_RSTRAM_B)((i 0)))
				((C_INITB_VAL)(_string \"0"\))
				((C_HAS_ENB)((i 0)))
				((C_HAS_REGCEB)((i 0)))
				((C_USE_BYTE_WEB)((i 0)))
				((C_WEB_WIDTH)((i 1)))
				((C_WRITE_MODE_B)(_string \"WRITE_FIRST"\))
				((C_WRITE_WIDTH_B)((i 8)))
				((C_READ_WIDTH_B)((i 8)))
				((C_WRITE_DEPTH_B)((i 31360)))
				((C_READ_DEPTH_B)((i 31360)))
				((C_ADDRB_WIDTH)((i 15)))
				((C_HAS_MEM_OUTPUT_REGS_A)((i 0)))
				((C_HAS_MEM_OUTPUT_REGS_B)((i 0)))
				((C_HAS_MUX_OUTPUT_REGS_A)((i 0)))
				((C_HAS_MUX_OUTPUT_REGS_B)((i 0)))
				((C_HAS_SOFTECC_INPUT_REGS_A)((i 0)))
				((C_HAS_SOFTECC_OUTPUT_REGS_B)((i 0)))
				((C_MUX_PIPELINE_STAGES)((i 0)))
				((C_USE_SOFTECC)((i 0)))
				((C_USE_ECC)((i 0)))
				((C_HAS_INJECTERR)((i 0)))
				((C_SIM_COLLISION_CHECK)(_string \"ALL"\))
				((C_COMMON_CLK)((i 0)))
				((C_DISABLE_WARN_BHV_COLL)((i 0)))
				((C_DISABLE_WARN_BHV_RANGE)((i 0)))
			)
			(_port
				((CLKA)(clka))
				((RSTA)(_open))
				((ENA)(_open))
				((REGCEA)(_open))
				((WEA)(_open))
				((ADDRA)(addra))
				((DINA)(_open))
				((DOUTA)(douta))
				((CLKB)(_open))
				((RSTB)(_open))
				((ENB)(_open))
				((REGCEB)(_open))
				((WEB)(_open))
				((ADDRB)(_open))
				((DINB)(_open))
				((DOUTB)(_open))
				((INJECTSBITERR)(_open))
				((INJECTDBITERR)(_open))
				((SBITERR)(_open))
				((DBITERR)(_open))
				((RDADDRECC)(_open))
				((S_AClk)(_open))
				((S_ARESETN)(_open))
				((S_AXI_AWID)(_open))
				((S_AXI_AWADDR)(_open))
				((S_AXI_AWLEN)(_open))
				((S_AXI_AWSIZE)(_open))
				((S_AXI_AWBURST)(_open))
				((S_AXI_AWVALID)(_open))
				((S_AXI_AWREADY)(_open))
				((S_AXI_WDATA)(_open))
				((S_AXI_WSTRB)(_open))
				((S_AXI_WLAST)(_open))
				((S_AXI_WVALID)(_open))
				((S_AXI_WREADY)(_open))
				((S_AXI_BID)(_open))
				((S_AXI_BRESP)(_open))
				((S_AXI_BVALID)(_open))
				((S_AXI_BREADY)(_open))
				((S_AXI_ARID)(_open))
				((S_AXI_ARADDR)(_open))
				((S_AXI_ARLEN)(_open))
				((S_AXI_ARSIZE)(_open))
				((S_AXI_ARBURST)(_open))
				((S_AXI_ARVALID)(_open))
				((S_AXI_ARREADY)(_open))
				((S_AXI_RID)(_open))
				((S_AXI_RDATA)(_open))
				((S_AXI_RRESP)(_open))
				((S_AXI_RLAST)(_open))
				((S_AXI_RVALID)(_open))
				((S_AXI_RREADY)(_open))
				((S_AXI_INJECTSBITERR)(_open))
				((S_AXI_INJECTDBITERR)(_open))
				((S_AXI_SBITERR)(_open))
				((S_AXI_DBITERR)(_open))
				((S_AXI_RDADDRECC)(_open))
			)
		)
	)
	(_object
		(_port (_internal clka ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{14~downto~0}~12 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 14)(i 0))))))
		(_port (_internal addra ~STD_LOGIC_VECTOR{14~downto~0}~12 0 46 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal douta ~STD_LOGIC_VECTOR{7~downto~0}~12 0 47 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{14~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 14)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000058 55 17399         1398286533597 vga_bsprite2a_top
(_unit VHDL (vga_bsprite2a_top 0 5 (vga_bsprite2a_top 0 35 ))
	(_version vb4)
	(_time 1398286533598 2014.04.23 16:55:33)
	(_source (\./../src/vga_bsprite2a_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 60663260673735753667636e733b316762666967646665)
	(_entity
		(_time 1398008218323)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation U1 0 64 (_entity . clkdiv)
		(_port
			((mclk)(mclk))
			((clr)(clr))
			((clk25)(clk25))
			((clk190)(clk190))
		)
	)
	(_instantiation U2 0 72 (_entity . vga_640x480)
		(_port
			((clk)(clk25))
			((clr)(clr))
			((hsync)(hsync))
			((vsync)(vsync))
			((hc)(hc))
			((vc)(vc))
			((vidon)(vidon))
		)
	)
	(_instantiation U3 0 83 (_entity . vga_bsprite2a)
		(_port
			((vidon)(vidon))
			((tank1Turn)(sig_tank1))
			((tank2Turn)(sig_tank2))
			((hill1)(sig_hill1))
			((hill2)(sig_hill2))
			((hill3)(sig_hill3))
			((hill4)(sig_hill4))
			((hill5)(sig_hill5))
			((tank1Angle)(sig_tank1Angle))
			((tank2Angle)(sig_tank2Angle))
			((tank1_angle)(sig_tank1_angle_calc))
			((tank2_angle)(sig_tank2_angle_calc))
			((aBTN)(sig_gameA))
			((upBTN)(sig_gameUp))
			((downBTN)(sig_gameDown))
			((rightBTN)(sig_gameRight))
			((leftBTN)(sig_gameLeft))
			((hc)(hc))
			((vc)(vc))
			((M1)(M1))
			((M1a)(M1a))
			((M2)(M2))
			((M2a)(M2a))
			((sw)(sw))
			((clk)(mclk))
			((clr)(clr))
			((btn)(btns))
			((rom1_addr)(rom1_addr))
			((rom2_addr)(rom2_addr))
			((red)(sig_gameRed))
			((green)(sig_gameGreen))
			((blue)(sig_gameBlue))
		)
	)
	(_instantiation U4 0 119 (_entity . tank_sprite)
		(_port
			((angle)(sig_tank1Angle))
			((addr)(rom1_addr))
			((M)(M1))
		)
	)
	(_instantiation U4fill 0 126 (_entity . tank_sprite2)
		(_port
			((angle)(sig_tank1Angle))
			((addr)(rom1_addr))
			((M)(M1a))
		)
	)
	(_instantiation U5 0 133 (_entity . tank_sprite)
		(_port
			((angle)(sig_tank2Angle))
			((addr)(rom2_addr))
			((M)(M2))
		)
	)
	(_instantiation U5fill 0 141 (_entity . tank_sprite2)
		(_port
			((angle)(sig_tank2Angle))
			((addr)(rom2_addr))
			((M)(M2a))
		)
	)
	(_instantiation who 0 148 (_entity . whosTurn)
		(_port
			((clr)(clr))
			((clk)(clk25))
			((a)(sig_gameA))
			((start)(sig_gameStart))
			((tank1)(sig_tank1))
			((tank2)(sig_tank2))
		)
	)
	(_instantiation nes 0 158 (_entity . nes_driver)
		(_port
			((clr)(clr))
			((clk25)(clk25))
			((nes_data)(ja1))
			((nes_clk)(ja3))
			((latch)(ja2))
			((nesBtns)(sig_nesBtns))
		)
	)
	(_instantiation x7 0 169 (_entity . x7segb)
		(_port
			((x(d_15_8))(sig_tank1_angle_calc))
			((x(d_7_0))(sig_tank2_angle_calc))
			((clk)(mclk))
			((clr)(clr))
			((a_to_g)(a_to_g))
			((an)(an))
			((dp)(dp))
		)
	)
	(_instantiation buttons 0 180 (_entity . buttonMux)
		(_port
			((screenSel)(sig_screenSel))
			((a)(sig_a))
			((b)(sig_b))
			((start)(sig_start))
			((sel)(sig_sel))
			((up)(sig_up))
			((down)(sig_down))
			((right)(sig_right))
			((left)(sig_left))
			((gameA)(sig_gameA))
			((gameB)(sig_gameB))
			((gameStart)(sig_gameStart))
			((gameSel)(sig_gameSel))
			((gameUp)(sig_gameUp))
			((gameDown)(sig_gameDown))
			((gameRight)(sig_gameRight))
			((gameLeft)(sig_gameLeft))
		)
	)
	(_instantiation selector 0 201 (_entity . screenSelector)
		(_port
			((screenSel)(sig_screenSel))
			((titleRed)(sig_titleRed))
			((titleGreen)(sig_titleGreen))
			((titleBlue)(sig_titleBlue))
			((gameRed)(sig_gameRed))
			((gameBlue)(sig_gameBlue))
			((gameGreen)(sig_gameGreen))
			((red)(red))
			((green)(green))
			((blue)(blue))
		)
	)
	(_instantiation screenstate 0 215 (_entity . screenState)
		(_port
			((start)(sig_start))
			((sel)(sig_sel))
			((up)(sig_up))
			((down)(sig_down))
			((left)(sig_left))
			((right)(sig_right))
			((b)(sig_b))
			((a)(sig_a))
			((clr)(clr))
			((clk)(mclk))
			((screenSel)(sig_screenSel))
			((current_state)(sig_current_state))
			((hill1)(sig_hill1))
			((hill2)(sig_hill2))
			((hill3)(sig_hill3))
			((hill4)(sig_hill4))
			((hill5)(sig_hill5))
		)
	)
	(_instantiation title 0 236 (_entity . titleScreen)
		(_port
			((vidon)(vidon))
			((hc)(hc))
			((vc)(vc))
			((MTitle)(sig_MTitle))
			((romTitle_addr14)(sig_romTitle_addr14))
			((red)(sig_titleRed))
			((green)(sig_titleGreen))
			((blue)(sig_titleBlue))
		)
	)
	(_instantiation t 0 248 (_entity . titleImage)
		(_port
			((clka)(clk25))
			((addra)(sig_romTitle_addr14))
			((douta)(sig_MTitle))
		)
	)
	(_instantiation bounce 0 255 (_entity . debounce)
		(_port
			((inp)(sig_nesBtns))
			((cclk)(clk190))
			((clr)(clr))
			((outp(7))(sig_left))
			((outp(6))(sig_down))
			((outp(5))(sig_up))
			((outp(4))(sig_right))
			((outp(3))(sig_sel))
			((outp(2))(sig_start))
			((outp(1))(sig_b))
			((outp(0))(sig_a))
		)
	)
	(_object
		(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal aBTN ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal upBTN ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal downBTN ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal rightBTN ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal leftBTN ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal ja1 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal ja2 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_port (_internal ja3 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal sw ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill1 ~STD_LOGIC_VECTOR{7~downto~0}~122 0 18 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill2 ~STD_LOGIC_VECTOR{7~downto~0}~124 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill3 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 20 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill4 ~STD_LOGIC_VECTOR{7~downto~0}~128 0 21 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill5 ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 22 (_entity (_in ))))
		(_port (_internal hsync ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
		(_port (_internal vsync ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~12 0 25 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1212 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~1212 0 26 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~12 0 27 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal a_to_g ~STD_LOGIC_VECTOR{6~downto~0}~12 0 28 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1214 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal an ~STD_LOGIC_VECTOR{3~downto~0}~1214 0 29 (_entity (_out ))))
		(_port (_internal dp ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1216 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ld ~STD_LOGIC_VECTOR{7~downto~0}~1216 0 31 (_entity (_out ))))
		(_signal (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal clk25 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal clk190 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_a ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_b ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_start ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_sel ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_right ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_left ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_up ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_down ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_tank1 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_tank2 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_gameA ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameB ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameStart ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameSel ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameUp ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameDown ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameLeft ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameRight ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_screenSel ~extieee.std_logic_1164.STD_LOGIC 0 41 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal sig_gameRed ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal sig_gameGreen ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal sig_titleRed ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal sig_titleGreen ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal sig_gameBlue ~STD_LOGIC_VECTOR{1~downto~0}~13 0 43 (_architecture (_uni ))))
		(_signal (_internal sig_titleBlue ~STD_LOGIC_VECTOR{1~downto~0}~13 0 43 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal sig_hill1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal sig_hill2 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal sig_hill3 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal sig_hill4 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal sig_hill5 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~13 0 45 (_architecture (_uni ))))
		(_signal (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~13 0 45 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~31}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 31))))))
		(_signal (_internal M1 ~STD_LOGIC_VECTOR{0~to~31}~13 0 46 (_architecture (_uni ))))
		(_signal (_internal M1a ~STD_LOGIC_VECTOR{0~to~31}~13 0 46 (_architecture (_uni ))))
		(_signal (_internal sig_init_M ~STD_LOGIC_VECTOR{0~to~31}~13 0 46 (_architecture (_uni ))))
		(_signal (_internal angle1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47 (_architecture (_uni ))))
		(_signal (_internal angle2 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal M2 ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48 (_architecture (_uni ))))
		(_signal (_internal M2a ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal btns ~STD_LOGIC_VECTOR{3~downto~0}~13 0 49 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal sig_x ~STD_LOGIC_VECTOR{15~downto~0}~13 0 50 (_architecture (_uni ))))
		(_signal (_internal sig_tank1Angle ~STD_LOGIC_VECTOR{1~downto~0}~13 0 51 (_architecture (_uni ))))
		(_signal (_internal sig_tank2Angle ~STD_LOGIC_VECTOR{1~downto~0}~13 0 51 (_architecture (_uni ))))
		(_signal (_internal sig_tank1_angle_calc ~STD_LOGIC_VECTOR{7~downto~0}~13 0 52 (_architecture (_uni ))))
		(_signal (_internal sig_tank2_angle_calc ~STD_LOGIC_VECTOR{7~downto~0}~13 0 52 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal rom1_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 53 (_architecture (_uni ))))
		(_signal (_internal rom2_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 53 (_architecture (_uni ))))
		(_signal (_internal rom3_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 53 (_architecture (_uni ))))
		(_signal (_internal rom4_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 53 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal rom1_addr ~STD_LOGIC_VECTOR{5~downto~0}~13 0 54 (_architecture (_uni ))))
		(_signal (_internal rom2_addr ~STD_LOGIC_VECTOR{5~downto~0}~13 0 54 (_architecture (_uni ))))
		(_signal (_internal sig_init_addr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 55 (_architecture (_uni ))))
		(_signal (_internal sig_current_state ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56 (_architecture (_uni ))))
		(_signal (_internal sig_nesBtns ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{14~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 14)(i 0))))))
		(_signal (_internal sig_romTitle_addr14 ~STD_LOGIC_VECTOR{14~downto~0}~13 0 57 (_architecture (_uni ))))
		(_signal (_internal sig_MTitle ~STD_LOGIC_VECTOR{7~downto~0}~13 0 58 (_architecture (_uni ))))
		(_process
			(line__62(_architecture 0 0 62 (_assignment (_simple)(_alias((clr)(btn(3))))(_simpleassign BUF)(_target(25))(_sensitivity(9(3))))))
			(line__272(_architecture 1 0 272 (_assignment (_simple)(_alias((btns)(btn)))(_target(68))(_sensitivity(9)))))
			(line__273(_architecture 2 0 273 (_assignment (_simple)(_alias((ld(0))(sig_a)))(_target(24(0)))(_sensitivity(29)))))
			(line__274(_architecture 3 0 274 (_assignment (_simple)(_alias((ld(1))(sig_b)))(_target(24(1)))(_sensitivity(30)))))
			(line__275(_architecture 4 0 275 (_assignment (_simple)(_alias((ld(2))(sig_start)))(_target(24(2)))(_sensitivity(31)))))
			(line__276(_architecture 5 0 276 (_assignment (_simple)(_alias((ld(3))(sig_sel)))(_target(24(3)))(_sensitivity(32)))))
			(line__277(_architecture 6 0 277 (_assignment (_simple)(_alias((ld(4))(sig_right)))(_target(24(4)))(_sensitivity(33)))))
			(line__278(_architecture 7 0 278 (_assignment (_simple)(_alias((ld(5))(sig_up)))(_target(24(5)))(_sensitivity(35)))))
			(line__279(_architecture 8 0 279 (_assignment (_simple)(_alias((ld(6))(sig_down)))(_target(24(6)))(_sensitivity(36)))))
			(line__280(_architecture 9 0 280 (_assignment (_simple)(_alias((ld(7))(sig_left)))(_target(24(7)))(_sensitivity(34)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . vga_bsprite2a_top 10 -1
	)
)
I 000052 55 5317          1398286574093 titleScreen
(_unit VHDL (titlescreen 0 4 (titlescreen 0 16 ))
	(_version vb4)
	(_time 1398286574094 2014.04.23 16:56:14)
	(_source (\./../src/titleScreen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 91c4c79e99c7c187c69284cac39792969397949794)
	(_entity
		(_time 1398204660802)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal MTitle ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{14~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 14)(i 0))))))
		(_port (_internal romTitle_addr14 ~STD_LOGIC_VECTOR{14~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~124 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal hbp ~STD_LOGIC_VECTOR{9~downto~0}~13 0 17 (_architecture (_string \"0010010000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal vbp ~STD_LOGIC_VECTOR{9~downto~0}~132 0 19 (_architecture (_string \"0000011111"\))))
		(_constant (_internal w ~extSTD.STANDARD.INTEGER 0 21 (_architecture ((i 280)))))
		(_constant (_internal h ~extSTD.STANDARD.INTEGER 0 22 (_architecture ((i 112)))))
		(_constant (_internal topBar ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 40)))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal xpix ~STD_LOGIC_VECTOR{9~downto~0}~134 0 24 (_architecture (_uni ))))
		(_signal (_internal ypix ~STD_LOGIC_VECTOR{9~downto~0}~134 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal rom_addr ~STD_LOGIC_VECTOR{16~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal CTitle ~STD_LOGIC_VECTOR{9~downto~0}~134 0 26 (_architecture (_uni ))))
		(_signal (_internal RTitle ~STD_LOGIC_VECTOR{9~downto~0}~134 0 26 (_architecture (_uni ))))
		(_signal (_internal spriteon ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~136 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_variable (_internal rom_addr1 ~STD_LOGIC_VECTOR{16~downto~0}~136 0 40 (_process 5 )))
		(_variable (_internal rom_addr2 ~STD_LOGIC_VECTOR{16~downto~0}~136 0 40 (_process 5 )))
		(_variable (_internal j ~extSTD.STANDARD.INTEGER 0 49 (_process 6 )))
		(_process
			(line__30(_architecture 0 0 30 (_assignment (_simple)(_target(11)))))
			(line__31(_architecture 1 0 31 (_assignment (_simple)(_target(12)))))
			(line__33(_architecture 2 0 33 (_assignment (_simple)(_target(9))(_sensitivity(12)(2)))))
			(line__34(_architecture 3 0 34 (_assignment (_simple)(_target(8))(_sensitivity(11)(1)))))
			(line__36(_architecture 4 0 36 (_assignment (_simple)(_target(13))(_sensitivity(11)(12)(1)(2)))))
			(line__39(_architecture 5 0 39 (_process (_simple)(_target(4))(_sensitivity(8)(9)))))
			(line__48(_architecture 6 0 48 (_process (_simple)(_target(5)(6)(7))(_sensitivity(13)(0)(3))(_read(12)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33751554 50463491 514 )
		(33751554 33751811 514 )
		(33686018 33686018 )
		(33686018 )
		(131586 )
		(33686018 2 )
		(514 )
		(131842 )
		(515 )
		(131587 )
		(197123 )
	)
	(_model . titleScreen 7 -1
	)
)
I 000058 55 17399         1398286635025 vga_bsprite2a_top
(_unit VHDL (vga_bsprite2a_top 0 5 (vga_bsprite2a_top 0 35 ))
	(_version vb4)
	(_time 1398286635026 2014.04.23 16:57:15)
	(_source (\./../src/vga_bsprite2a_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 88de878687dfdd9dde8f8b869bd3d98f8a8e818f8c8e8d)
	(_entity
		(_time 1398008218323)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation U1 0 64 (_entity . clkdiv)
		(_port
			((mclk)(mclk))
			((clr)(clr))
			((clk25)(clk25))
			((clk190)(clk190))
		)
	)
	(_instantiation U2 0 72 (_entity . vga_640x480)
		(_port
			((clk)(clk25))
			((clr)(clr))
			((hsync)(hsync))
			((vsync)(vsync))
			((hc)(hc))
			((vc)(vc))
			((vidon)(vidon))
		)
	)
	(_instantiation U3 0 83 (_entity . vga_bsprite2a)
		(_port
			((vidon)(vidon))
			((tank1Turn)(sig_tank1))
			((tank2Turn)(sig_tank2))
			((hill1)(sig_hill1))
			((hill2)(sig_hill2))
			((hill3)(sig_hill3))
			((hill4)(sig_hill4))
			((hill5)(sig_hill5))
			((tank1Angle)(sig_tank1Angle))
			((tank2Angle)(sig_tank2Angle))
			((tank1_angle)(sig_tank1_angle_calc))
			((tank2_angle)(sig_tank2_angle_calc))
			((aBTN)(sig_gameA))
			((upBTN)(sig_gameUp))
			((downBTN)(sig_gameDown))
			((rightBTN)(sig_gameRight))
			((leftBTN)(sig_gameLeft))
			((hc)(hc))
			((vc)(vc))
			((M1)(M1))
			((M1a)(M1a))
			((M2)(M2))
			((M2a)(M2a))
			((sw)(sw))
			((clk)(mclk))
			((clr)(clr))
			((btn)(btns))
			((rom1_addr)(rom1_addr))
			((rom2_addr)(rom2_addr))
			((red)(sig_gameRed))
			((green)(sig_gameGreen))
			((blue)(sig_gameBlue))
		)
	)
	(_instantiation U4 0 119 (_entity . tank_sprite)
		(_port
			((angle)(sig_tank1Angle))
			((addr)(rom1_addr))
			((M)(M1))
		)
	)
	(_instantiation U4fill 0 126 (_entity . tank_sprite2)
		(_port
			((angle)(sig_tank1Angle))
			((addr)(rom1_addr))
			((M)(M1a))
		)
	)
	(_instantiation U5 0 133 (_entity . tank_sprite)
		(_port
			((angle)(sig_tank2Angle))
			((addr)(rom2_addr))
			((M)(M2))
		)
	)
	(_instantiation U5fill 0 141 (_entity . tank_sprite2)
		(_port
			((angle)(sig_tank2Angle))
			((addr)(rom2_addr))
			((M)(M2a))
		)
	)
	(_instantiation who 0 148 (_entity . whosTurn)
		(_port
			((clr)(clr))
			((clk)(clk25))
			((a)(sig_gameA))
			((start)(sig_gameStart))
			((tank1)(sig_tank1))
			((tank2)(sig_tank2))
		)
	)
	(_instantiation nes 0 158 (_entity . nes_driver)
		(_port
			((clr)(clr))
			((clk25)(clk25))
			((nes_data)(ja1))
			((nes_clk)(ja3))
			((latch)(ja2))
			((nesBtns)(sig_nesBtns))
		)
	)
	(_instantiation x7 0 169 (_entity . x7segb)
		(_port
			((x(d_15_8))(sig_tank1_angle_calc))
			((x(d_7_0))(sig_tank2_angle_calc))
			((clk)(mclk))
			((clr)(clr))
			((a_to_g)(a_to_g))
			((an)(an))
			((dp)(dp))
		)
	)
	(_instantiation buttons 0 180 (_entity . buttonMux)
		(_port
			((screenSel)(sig_screenSel))
			((a)(sig_a))
			((b)(sig_b))
			((start)(sig_start))
			((sel)(sig_sel))
			((up)(sig_up))
			((down)(sig_down))
			((right)(sig_right))
			((left)(sig_left))
			((gameA)(sig_gameA))
			((gameB)(sig_gameB))
			((gameStart)(sig_gameStart))
			((gameSel)(sig_gameSel))
			((gameUp)(sig_gameUp))
			((gameDown)(sig_gameDown))
			((gameRight)(sig_gameRight))
			((gameLeft)(sig_gameLeft))
		)
	)
	(_instantiation selector 0 201 (_entity . screenSelector)
		(_port
			((screenSel)(sig_screenSel))
			((titleRed)(sig_titleRed))
			((titleGreen)(sig_titleGreen))
			((titleBlue)(sig_titleBlue))
			((gameRed)(sig_gameRed))
			((gameBlue)(sig_gameBlue))
			((gameGreen)(sig_gameGreen))
			((red)(red))
			((green)(green))
			((blue)(blue))
		)
	)
	(_instantiation screenstate 0 215 (_entity . screenState)
		(_port
			((start)(sig_start))
			((sel)(sig_sel))
			((up)(sig_up))
			((down)(sig_down))
			((left)(sig_left))
			((right)(sig_right))
			((b)(sig_b))
			((a)(sig_a))
			((clr)(clr))
			((clk)(mclk))
			((screenSel)(sig_screenSel))
			((current_state)(sig_current_state))
			((hill1)(sig_hill1))
			((hill2)(sig_hill2))
			((hill3)(sig_hill3))
			((hill4)(sig_hill4))
			((hill5)(sig_hill5))
		)
	)
	(_instantiation title 0 236 (_entity . titleScreen)
		(_port
			((vidon)(vidon))
			((hc)(hc))
			((vc)(vc))
			((MTitle)(sig_MTitle))
			((romTitle_addr14)(sig_romTitle_addr14))
			((red)(sig_titleRed))
			((green)(sig_titleGreen))
			((blue)(sig_titleBlue))
		)
	)
	(_instantiation t 0 248 (_entity . titleImage)
		(_port
			((clka)(clk25))
			((addra)(sig_romTitle_addr14))
			((douta)(sig_MTitle))
		)
	)
	(_instantiation bounce 0 255 (_entity . debounce)
		(_port
			((inp)(sig_nesBtns))
			((cclk)(clk190))
			((clr)(clr))
			((outp(7))(sig_left))
			((outp(6))(sig_down))
			((outp(5))(sig_up))
			((outp(4))(sig_right))
			((outp(3))(sig_sel))
			((outp(2))(sig_start))
			((outp(1))(sig_b))
			((outp(0))(sig_a))
		)
	)
	(_object
		(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal aBTN ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal upBTN ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal downBTN ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal rightBTN ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal leftBTN ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal ja1 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal ja2 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_port (_internal ja3 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal sw ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill1 ~STD_LOGIC_VECTOR{7~downto~0}~122 0 18 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill2 ~STD_LOGIC_VECTOR{7~downto~0}~124 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill3 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 20 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill4 ~STD_LOGIC_VECTOR{7~downto~0}~128 0 21 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill5 ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 22 (_entity (_in ))))
		(_port (_internal hsync ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
		(_port (_internal vsync ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~12 0 25 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1212 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~1212 0 26 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~12 0 27 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal a_to_g ~STD_LOGIC_VECTOR{6~downto~0}~12 0 28 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1214 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal an ~STD_LOGIC_VECTOR{3~downto~0}~1214 0 29 (_entity (_out ))))
		(_port (_internal dp ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1216 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ld ~STD_LOGIC_VECTOR{7~downto~0}~1216 0 31 (_entity (_out ))))
		(_signal (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal clk25 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal clk190 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_a ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_b ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_start ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_sel ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_right ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_left ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_up ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_down ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_tank1 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_tank2 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_gameA ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameB ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameStart ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameSel ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameUp ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameDown ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameLeft ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameRight ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_screenSel ~extieee.std_logic_1164.STD_LOGIC 0 41 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal sig_gameRed ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal sig_gameGreen ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal sig_titleRed ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal sig_titleGreen ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal sig_gameBlue ~STD_LOGIC_VECTOR{1~downto~0}~13 0 43 (_architecture (_uni ))))
		(_signal (_internal sig_titleBlue ~STD_LOGIC_VECTOR{1~downto~0}~13 0 43 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal sig_hill1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal sig_hill2 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal sig_hill3 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal sig_hill4 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal sig_hill5 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~13 0 45 (_architecture (_uni ))))
		(_signal (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~13 0 45 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~31}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 31))))))
		(_signal (_internal M1 ~STD_LOGIC_VECTOR{0~to~31}~13 0 46 (_architecture (_uni ))))
		(_signal (_internal M1a ~STD_LOGIC_VECTOR{0~to~31}~13 0 46 (_architecture (_uni ))))
		(_signal (_internal sig_init_M ~STD_LOGIC_VECTOR{0~to~31}~13 0 46 (_architecture (_uni ))))
		(_signal (_internal angle1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47 (_architecture (_uni ))))
		(_signal (_internal angle2 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal M2 ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48 (_architecture (_uni ))))
		(_signal (_internal M2a ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal btns ~STD_LOGIC_VECTOR{3~downto~0}~13 0 49 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal sig_x ~STD_LOGIC_VECTOR{15~downto~0}~13 0 50 (_architecture (_uni ))))
		(_signal (_internal sig_tank1Angle ~STD_LOGIC_VECTOR{1~downto~0}~13 0 51 (_architecture (_uni ))))
		(_signal (_internal sig_tank2Angle ~STD_LOGIC_VECTOR{1~downto~0}~13 0 51 (_architecture (_uni ))))
		(_signal (_internal sig_tank1_angle_calc ~STD_LOGIC_VECTOR{7~downto~0}~13 0 52 (_architecture (_uni ))))
		(_signal (_internal sig_tank2_angle_calc ~STD_LOGIC_VECTOR{7~downto~0}~13 0 52 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal rom1_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 53 (_architecture (_uni ))))
		(_signal (_internal rom2_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 53 (_architecture (_uni ))))
		(_signal (_internal rom3_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 53 (_architecture (_uni ))))
		(_signal (_internal rom4_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 53 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal rom1_addr ~STD_LOGIC_VECTOR{5~downto~0}~13 0 54 (_architecture (_uni ))))
		(_signal (_internal rom2_addr ~STD_LOGIC_VECTOR{5~downto~0}~13 0 54 (_architecture (_uni ))))
		(_signal (_internal sig_init_addr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 55 (_architecture (_uni ))))
		(_signal (_internal sig_current_state ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56 (_architecture (_uni ))))
		(_signal (_internal sig_nesBtns ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{14~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 14)(i 0))))))
		(_signal (_internal sig_romTitle_addr14 ~STD_LOGIC_VECTOR{14~downto~0}~13 0 57 (_architecture (_uni ))))
		(_signal (_internal sig_MTitle ~STD_LOGIC_VECTOR{7~downto~0}~13 0 58 (_architecture (_uni ))))
		(_process
			(line__62(_architecture 0 0 62 (_assignment (_simple)(_alias((clr)(btn(3))))(_simpleassign BUF)(_target(25))(_sensitivity(9(3))))))
			(line__272(_architecture 1 0 272 (_assignment (_simple)(_alias((btns)(btn)))(_target(68))(_sensitivity(9)))))
			(line__273(_architecture 2 0 273 (_assignment (_simple)(_alias((ld(0))(sig_a)))(_target(24(0)))(_sensitivity(29)))))
			(line__274(_architecture 3 0 274 (_assignment (_simple)(_alias((ld(1))(sig_b)))(_target(24(1)))(_sensitivity(30)))))
			(line__275(_architecture 4 0 275 (_assignment (_simple)(_alias((ld(2))(sig_start)))(_target(24(2)))(_sensitivity(31)))))
			(line__276(_architecture 5 0 276 (_assignment (_simple)(_alias((ld(3))(sig_sel)))(_target(24(3)))(_sensitivity(32)))))
			(line__277(_architecture 6 0 277 (_assignment (_simple)(_alias((ld(4))(sig_right)))(_target(24(4)))(_sensitivity(33)))))
			(line__278(_architecture 7 0 278 (_assignment (_simple)(_alias((ld(5))(sig_up)))(_target(24(5)))(_sensitivity(35)))))
			(line__279(_architecture 8 0 279 (_assignment (_simple)(_alias((ld(6))(sig_down)))(_target(24(6)))(_sensitivity(36)))))
			(line__280(_architecture 9 0 280 (_assignment (_simple)(_alias((ld(7))(sig_left)))(_target(24(7)))(_sensitivity(34)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . vga_bsprite2a_top 10 -1
	)
)
I 000053 55 5681          1398286663993 titleImage_a
(_unit VHDL (titleimage 0 43 (titleimage_a 0 51 ))
	(_version vb4)
	(_time 1398286663994 2014.04.23 16:57:43)
	(_source (\./../src/titleImage.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b1b7e4e5b9e7e1a7e4b4a4ebe9b7e5b7b0b7b6b7b4)
	(_entity
		(_time 1398286509244)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(wrapped_titleImage
			(_object
				(_port (_internal clka ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal addra ~STD_LOGIC_VECTOR{14~downto~0}~13 0 56 (_entity (_in ))))
				(_port (_internal douta ~STD_LOGIC_VECTOR{7~downto~0}~13 0 57 (_entity (_out ))))
			)
		)
	)
	(_instantiation U0 0 129 (_component wrapped_titleImage )
		(_port
			((clka)(clka))
			((addra)(addra))
			((douta)(douta))
		)
		(_use (_entity xilinxcorelib BLK_MEM_GEN_V7_3 behavioral)
			(_generic
				((C_FAMILY)(_string \"spartan3"\))
				((C_XDEVICEFAMILY)(_string \"spartan3e"\))
				((C_INTERFACE_TYPE)((i 0)))
				((C_USE_BRAM_BLOCK)((i 0)))
				((C_ENABLE_32BIT_ADDRESS)((i 0)))
				((C_AXI_TYPE)((i 1)))
				((C_AXI_SLAVE_TYPE)((i 0)))
				((C_HAS_AXI_ID)((i 0)))
				((C_AXI_ID_WIDTH)((i 4)))
				((C_MEM_TYPE)((i 3)))
				((C_BYTE_SIZE)((i 9)))
				((C_ALGORITHM)((i 1)))
				((C_PRIM_TYPE)((i 1)))
				((C_LOAD_INIT_FILE)((i 1)))
				((C_INIT_FILE_NAME)(_string \"titleImage.mif"\))
				((C_INIT_FILE)(_string \"BlankString"\))
				((C_USE_DEFAULT_DATA)((i 0)))
				((C_DEFAULT_DATA)(_string \"0"\))
				((C_RST_TYPE)(_string \"SYNC"\))
				((C_HAS_RSTA)((i 0)))
				((C_RST_PRIORITY_A)(_string \"CE"\))
				((C_RSTRAM_A)((i 0)))
				((C_INITA_VAL)(_string \"0"\))
				((C_HAS_ENA)((i 0)))
				((C_HAS_REGCEA)((i 0)))
				((C_USE_BYTE_WEA)((i 0)))
				((C_WEA_WIDTH)((i 1)))
				((C_WRITE_MODE_A)(_string \"WRITE_FIRST"\))
				((C_WRITE_WIDTH_A)((i 8)))
				((C_READ_WIDTH_A)((i 8)))
				((C_WRITE_DEPTH_A)((i 31360)))
				((C_READ_DEPTH_A)((i 31360)))
				((C_ADDRA_WIDTH)((i 15)))
				((C_HAS_RSTB)((i 0)))
				((C_RST_PRIORITY_B)(_string \"CE"\))
				((C_RSTRAM_B)((i 0)))
				((C_INITB_VAL)(_string \"0"\))
				((C_HAS_ENB)((i 0)))
				((C_HAS_REGCEB)((i 0)))
				((C_USE_BYTE_WEB)((i 0)))
				((C_WEB_WIDTH)((i 1)))
				((C_WRITE_MODE_B)(_string \"WRITE_FIRST"\))
				((C_WRITE_WIDTH_B)((i 8)))
				((C_READ_WIDTH_B)((i 8)))
				((C_WRITE_DEPTH_B)((i 31360)))
				((C_READ_DEPTH_B)((i 31360)))
				((C_ADDRB_WIDTH)((i 15)))
				((C_HAS_MEM_OUTPUT_REGS_A)((i 0)))
				((C_HAS_MEM_OUTPUT_REGS_B)((i 0)))
				((C_HAS_MUX_OUTPUT_REGS_A)((i 0)))
				((C_HAS_MUX_OUTPUT_REGS_B)((i 0)))
				((C_HAS_SOFTECC_INPUT_REGS_A)((i 0)))
				((C_HAS_SOFTECC_OUTPUT_REGS_B)((i 0)))
				((C_MUX_PIPELINE_STAGES)((i 0)))
				((C_USE_SOFTECC)((i 0)))
				((C_USE_ECC)((i 0)))
				((C_HAS_INJECTERR)((i 0)))
				((C_SIM_COLLISION_CHECK)(_string \"ALL"\))
				((C_COMMON_CLK)((i 0)))
				((C_DISABLE_WARN_BHV_COLL)((i 0)))
				((C_DISABLE_WARN_BHV_RANGE)((i 0)))
			)
			(_port
				((CLKA)(clka))
				((RSTA)(_open))
				((ENA)(_open))
				((REGCEA)(_open))
				((WEA)(_open))
				((ADDRA)(addra))
				((DINA)(_open))
				((DOUTA)(douta))
				((CLKB)(_open))
				((RSTB)(_open))
				((ENB)(_open))
				((REGCEB)(_open))
				((WEB)(_open))
				((ADDRB)(_open))
				((DINB)(_open))
				((DOUTB)(_open))
				((INJECTSBITERR)(_open))
				((INJECTDBITERR)(_open))
				((SBITERR)(_open))
				((DBITERR)(_open))
				((RDADDRECC)(_open))
				((S_AClk)(_open))
				((S_ARESETN)(_open))
				((S_AXI_AWID)(_open))
				((S_AXI_AWADDR)(_open))
				((S_AXI_AWLEN)(_open))
				((S_AXI_AWSIZE)(_open))
				((S_AXI_AWBURST)(_open))
				((S_AXI_AWVALID)(_open))
				((S_AXI_AWREADY)(_open))
				((S_AXI_WDATA)(_open))
				((S_AXI_WSTRB)(_open))
				((S_AXI_WLAST)(_open))
				((S_AXI_WVALID)(_open))
				((S_AXI_WREADY)(_open))
				((S_AXI_BID)(_open))
				((S_AXI_BRESP)(_open))
				((S_AXI_BVALID)(_open))
				((S_AXI_BREADY)(_open))
				((S_AXI_ARID)(_open))
				((S_AXI_ARADDR)(_open))
				((S_AXI_ARLEN)(_open))
				((S_AXI_ARSIZE)(_open))
				((S_AXI_ARBURST)(_open))
				((S_AXI_ARVALID)(_open))
				((S_AXI_ARREADY)(_open))
				((S_AXI_RID)(_open))
				((S_AXI_RDATA)(_open))
				((S_AXI_RRESP)(_open))
				((S_AXI_RLAST)(_open))
				((S_AXI_RVALID)(_open))
				((S_AXI_RREADY)(_open))
				((S_AXI_INJECTSBITERR)(_open))
				((S_AXI_INJECTDBITERR)(_open))
				((S_AXI_SBITERR)(_open))
				((S_AXI_DBITERR)(_open))
				((S_AXI_RDADDRECC)(_open))
			)
		)
	)
	(_object
		(_port (_internal clka ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{14~downto~0}~12 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 14)(i 0))))))
		(_port (_internal addra ~STD_LOGIC_VECTOR{14~downto~0}~12 0 46 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal douta ~STD_LOGIC_VECTOR{7~downto~0}~12 0 47 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{14~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 14)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000058 55 17399         1398286789364 vga_bsprite2a_top
(_unit VHDL (vga_bsprite2a_top 0 5 (vga_bsprite2a_top 0 35 ))
	(_version vb4)
	(_time 1398286789365 2014.04.23 16:59:49)
	(_source (\./../src/vga_bsprite2a_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 73747172772426662574707d6028227471757a74777576)
	(_entity
		(_time 1398008218323)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation U1 0 64 (_entity . clkdiv)
		(_port
			((mclk)(mclk))
			((clr)(clr))
			((clk25)(clk25))
			((clk190)(clk190))
		)
	)
	(_instantiation U2 0 72 (_entity . vga_640x480)
		(_port
			((clk)(clk25))
			((clr)(clr))
			((hsync)(hsync))
			((vsync)(vsync))
			((hc)(hc))
			((vc)(vc))
			((vidon)(vidon))
		)
	)
	(_instantiation U3 0 83 (_entity . vga_bsprite2a)
		(_port
			((vidon)(vidon))
			((tank1Turn)(sig_tank1))
			((tank2Turn)(sig_tank2))
			((hill1)(sig_hill1))
			((hill2)(sig_hill2))
			((hill3)(sig_hill3))
			((hill4)(sig_hill4))
			((hill5)(sig_hill5))
			((tank1Angle)(sig_tank1Angle))
			((tank2Angle)(sig_tank2Angle))
			((tank1_angle)(sig_tank1_angle_calc))
			((tank2_angle)(sig_tank2_angle_calc))
			((aBTN)(sig_gameA))
			((upBTN)(sig_gameUp))
			((downBTN)(sig_gameDown))
			((rightBTN)(sig_gameRight))
			((leftBTN)(sig_gameLeft))
			((hc)(hc))
			((vc)(vc))
			((M1)(M1))
			((M1a)(M1a))
			((M2)(M2))
			((M2a)(M2a))
			((sw)(sw))
			((clk)(mclk))
			((clr)(clr))
			((btn)(btns))
			((rom1_addr)(rom1_addr))
			((rom2_addr)(rom2_addr))
			((red)(sig_gameRed))
			((green)(sig_gameGreen))
			((blue)(sig_gameBlue))
		)
	)
	(_instantiation U4 0 119 (_entity . tank_sprite)
		(_port
			((angle)(sig_tank1Angle))
			((addr)(rom1_addr))
			((M)(M1))
		)
	)
	(_instantiation U4fill 0 126 (_entity . tank_sprite2)
		(_port
			((angle)(sig_tank1Angle))
			((addr)(rom1_addr))
			((M)(M1a))
		)
	)
	(_instantiation U5 0 133 (_entity . tank_sprite)
		(_port
			((angle)(sig_tank2Angle))
			((addr)(rom2_addr))
			((M)(M2))
		)
	)
	(_instantiation U5fill 0 141 (_entity . tank_sprite2)
		(_port
			((angle)(sig_tank2Angle))
			((addr)(rom2_addr))
			((M)(M2a))
		)
	)
	(_instantiation who 0 148 (_entity . whosTurn)
		(_port
			((clr)(clr))
			((clk)(clk25))
			((a)(sig_gameA))
			((start)(sig_gameStart))
			((tank1)(sig_tank1))
			((tank2)(sig_tank2))
		)
	)
	(_instantiation nes 0 158 (_entity . nes_driver)
		(_port
			((clr)(clr))
			((clk25)(clk25))
			((nes_data)(ja1))
			((nes_clk)(ja3))
			((latch)(ja2))
			((nesBtns)(sig_nesBtns))
		)
	)
	(_instantiation x7 0 169 (_entity . x7segb)
		(_port
			((x(d_15_8))(sig_tank1_angle_calc))
			((x(d_7_0))(sig_tank2_angle_calc))
			((clk)(mclk))
			((clr)(clr))
			((a_to_g)(a_to_g))
			((an)(an))
			((dp)(dp))
		)
	)
	(_instantiation buttons 0 180 (_entity . buttonMux)
		(_port
			((screenSel)(sig_screenSel))
			((a)(sig_a))
			((b)(sig_b))
			((start)(sig_start))
			((sel)(sig_sel))
			((up)(sig_up))
			((down)(sig_down))
			((right)(sig_right))
			((left)(sig_left))
			((gameA)(sig_gameA))
			((gameB)(sig_gameB))
			((gameStart)(sig_gameStart))
			((gameSel)(sig_gameSel))
			((gameUp)(sig_gameUp))
			((gameDown)(sig_gameDown))
			((gameRight)(sig_gameRight))
			((gameLeft)(sig_gameLeft))
		)
	)
	(_instantiation selector 0 201 (_entity . screenSelector)
		(_port
			((screenSel)(sig_screenSel))
			((titleRed)(sig_titleRed))
			((titleGreen)(sig_titleGreen))
			((titleBlue)(sig_titleBlue))
			((gameRed)(sig_gameRed))
			((gameBlue)(sig_gameBlue))
			((gameGreen)(sig_gameGreen))
			((red)(red))
			((green)(green))
			((blue)(blue))
		)
	)
	(_instantiation screenstate 0 215 (_entity . screenState)
		(_port
			((start)(sig_start))
			((sel)(sig_sel))
			((up)(sig_up))
			((down)(sig_down))
			((left)(sig_left))
			((right)(sig_right))
			((b)(sig_b))
			((a)(sig_a))
			((clr)(clr))
			((clk)(mclk))
			((screenSel)(sig_screenSel))
			((current_state)(sig_current_state))
			((hill1)(sig_hill1))
			((hill2)(sig_hill2))
			((hill3)(sig_hill3))
			((hill4)(sig_hill4))
			((hill5)(sig_hill5))
		)
	)
	(_instantiation title 0 236 (_entity . titleScreen)
		(_port
			((vidon)(vidon))
			((hc)(hc))
			((vc)(vc))
			((MTitle)(sig_MTitle))
			((romTitle_addr14)(sig_romTitle_addr14))
			((red)(sig_titleRed))
			((green)(sig_titleGreen))
			((blue)(sig_titleBlue))
		)
	)
	(_instantiation t 0 248 (_entity . titleImage)
		(_port
			((clka)(clk25))
			((addra)(sig_romTitle_addr14))
			((douta)(sig_MTitle))
		)
	)
	(_instantiation bounce 0 255 (_entity . debounce)
		(_port
			((inp)(sig_nesBtns))
			((cclk)(clk190))
			((clr)(clr))
			((outp(7))(sig_left))
			((outp(6))(sig_down))
			((outp(5))(sig_up))
			((outp(4))(sig_right))
			((outp(3))(sig_sel))
			((outp(2))(sig_start))
			((outp(1))(sig_b))
			((outp(0))(sig_a))
		)
	)
	(_object
		(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal aBTN ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal upBTN ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal downBTN ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal rightBTN ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal leftBTN ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal ja1 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal ja2 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_port (_internal ja3 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal sw ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill1 ~STD_LOGIC_VECTOR{7~downto~0}~122 0 18 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill2 ~STD_LOGIC_VECTOR{7~downto~0}~124 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill3 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 20 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill4 ~STD_LOGIC_VECTOR{7~downto~0}~128 0 21 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill5 ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 22 (_entity (_in ))))
		(_port (_internal hsync ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
		(_port (_internal vsync ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~12 0 25 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1212 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~1212 0 26 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~12 0 27 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal a_to_g ~STD_LOGIC_VECTOR{6~downto~0}~12 0 28 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1214 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal an ~STD_LOGIC_VECTOR{3~downto~0}~1214 0 29 (_entity (_out ))))
		(_port (_internal dp ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1216 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ld ~STD_LOGIC_VECTOR{7~downto~0}~1216 0 31 (_entity (_out ))))
		(_signal (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal clk25 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal clk190 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_a ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_b ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_start ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_sel ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_right ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_left ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_up ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_down ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_tank1 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_tank2 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_gameA ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameB ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameStart ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameSel ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameUp ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameDown ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameLeft ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameRight ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_screenSel ~extieee.std_logic_1164.STD_LOGIC 0 41 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal sig_gameRed ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal sig_gameGreen ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal sig_titleRed ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal sig_titleGreen ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal sig_gameBlue ~STD_LOGIC_VECTOR{1~downto~0}~13 0 43 (_architecture (_uni ))))
		(_signal (_internal sig_titleBlue ~STD_LOGIC_VECTOR{1~downto~0}~13 0 43 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal sig_hill1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal sig_hill2 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal sig_hill3 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal sig_hill4 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal sig_hill5 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~13 0 45 (_architecture (_uni ))))
		(_signal (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~13 0 45 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~31}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 31))))))
		(_signal (_internal M1 ~STD_LOGIC_VECTOR{0~to~31}~13 0 46 (_architecture (_uni ))))
		(_signal (_internal M1a ~STD_LOGIC_VECTOR{0~to~31}~13 0 46 (_architecture (_uni ))))
		(_signal (_internal sig_init_M ~STD_LOGIC_VECTOR{0~to~31}~13 0 46 (_architecture (_uni ))))
		(_signal (_internal angle1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47 (_architecture (_uni ))))
		(_signal (_internal angle2 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal M2 ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48 (_architecture (_uni ))))
		(_signal (_internal M2a ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal btns ~STD_LOGIC_VECTOR{3~downto~0}~13 0 49 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal sig_x ~STD_LOGIC_VECTOR{15~downto~0}~13 0 50 (_architecture (_uni ))))
		(_signal (_internal sig_tank1Angle ~STD_LOGIC_VECTOR{1~downto~0}~13 0 51 (_architecture (_uni ))))
		(_signal (_internal sig_tank2Angle ~STD_LOGIC_VECTOR{1~downto~0}~13 0 51 (_architecture (_uni ))))
		(_signal (_internal sig_tank1_angle_calc ~STD_LOGIC_VECTOR{7~downto~0}~13 0 52 (_architecture (_uni ))))
		(_signal (_internal sig_tank2_angle_calc ~STD_LOGIC_VECTOR{7~downto~0}~13 0 52 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal rom1_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 53 (_architecture (_uni ))))
		(_signal (_internal rom2_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 53 (_architecture (_uni ))))
		(_signal (_internal rom3_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 53 (_architecture (_uni ))))
		(_signal (_internal rom4_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 53 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal rom1_addr ~STD_LOGIC_VECTOR{5~downto~0}~13 0 54 (_architecture (_uni ))))
		(_signal (_internal rom2_addr ~STD_LOGIC_VECTOR{5~downto~0}~13 0 54 (_architecture (_uni ))))
		(_signal (_internal sig_init_addr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 55 (_architecture (_uni ))))
		(_signal (_internal sig_current_state ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56 (_architecture (_uni ))))
		(_signal (_internal sig_nesBtns ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{14~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 14)(i 0))))))
		(_signal (_internal sig_romTitle_addr14 ~STD_LOGIC_VECTOR{14~downto~0}~13 0 57 (_architecture (_uni ))))
		(_signal (_internal sig_MTitle ~STD_LOGIC_VECTOR{7~downto~0}~13 0 58 (_architecture (_uni ))))
		(_process
			(line__62(_architecture 0 0 62 (_assignment (_simple)(_alias((clr)(btn(3))))(_simpleassign BUF)(_target(25))(_sensitivity(9(3))))))
			(line__272(_architecture 1 0 272 (_assignment (_simple)(_alias((btns)(btn)))(_target(68))(_sensitivity(9)))))
			(line__273(_architecture 2 0 273 (_assignment (_simple)(_alias((ld(0))(sig_a)))(_target(24(0)))(_sensitivity(29)))))
			(line__274(_architecture 3 0 274 (_assignment (_simple)(_alias((ld(1))(sig_b)))(_target(24(1)))(_sensitivity(30)))))
			(line__275(_architecture 4 0 275 (_assignment (_simple)(_alias((ld(2))(sig_start)))(_target(24(2)))(_sensitivity(31)))))
			(line__276(_architecture 5 0 276 (_assignment (_simple)(_alias((ld(3))(sig_sel)))(_target(24(3)))(_sensitivity(32)))))
			(line__277(_architecture 6 0 277 (_assignment (_simple)(_alias((ld(4))(sig_right)))(_target(24(4)))(_sensitivity(33)))))
			(line__278(_architecture 7 0 278 (_assignment (_simple)(_alias((ld(5))(sig_up)))(_target(24(5)))(_sensitivity(35)))))
			(line__279(_architecture 8 0 279 (_assignment (_simple)(_alias((ld(6))(sig_down)))(_target(24(6)))(_sensitivity(36)))))
			(line__280(_architecture 9 0 280 (_assignment (_simple)(_alias((ld(7))(sig_left)))(_target(24(7)))(_sensitivity(34)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . vga_bsprite2a_top 10 -1
	)
)
I 000058 55 17399         1398286875738 vga_bsprite2a_top
(_unit VHDL (vga_bsprite2a_top 0 5 (vga_bsprite2a_top 0 35 ))
	(_version vb4)
	(_time 1398286875739 2014.04.23 17:01:15)
	(_source (\./../src/vga_bsprite2a_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code dddfde8f8e8a88c88bdaded3ce868cdadfdbd4dad9dbd8)
	(_entity
		(_time 1398008218323)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation U1 0 64 (_entity . clkdiv)
		(_port
			((mclk)(mclk))
			((clr)(clr))
			((clk25)(clk25))
			((clk190)(clk190))
		)
	)
	(_instantiation U2 0 72 (_entity . vga_640x480)
		(_port
			((clk)(clk25))
			((clr)(clr))
			((hsync)(hsync))
			((vsync)(vsync))
			((hc)(hc))
			((vc)(vc))
			((vidon)(vidon))
		)
	)
	(_instantiation U3 0 83 (_entity . vga_bsprite2a)
		(_port
			((vidon)(vidon))
			((tank1Turn)(sig_tank1))
			((tank2Turn)(sig_tank2))
			((hill1)(sig_hill1))
			((hill2)(sig_hill2))
			((hill3)(sig_hill3))
			((hill4)(sig_hill4))
			((hill5)(sig_hill5))
			((tank1Angle)(sig_tank1Angle))
			((tank2Angle)(sig_tank2Angle))
			((tank1_angle)(sig_tank1_angle_calc))
			((tank2_angle)(sig_tank2_angle_calc))
			((aBTN)(sig_gameA))
			((upBTN)(sig_gameUp))
			((downBTN)(sig_gameDown))
			((rightBTN)(sig_gameRight))
			((leftBTN)(sig_gameLeft))
			((hc)(hc))
			((vc)(vc))
			((M1)(M1))
			((M1a)(M1a))
			((M2)(M2))
			((M2a)(M2a))
			((sw)(sw))
			((clk)(mclk))
			((clr)(clr))
			((btn)(btns))
			((rom1_addr)(rom1_addr))
			((rom2_addr)(rom2_addr))
			((red)(sig_gameRed))
			((green)(sig_gameGreen))
			((blue)(sig_gameBlue))
		)
	)
	(_instantiation U4 0 119 (_entity . tank_sprite)
		(_port
			((angle)(sig_tank1Angle))
			((addr)(rom1_addr))
			((M)(M1))
		)
	)
	(_instantiation U4fill 0 126 (_entity . tank_sprite2)
		(_port
			((angle)(sig_tank1Angle))
			((addr)(rom1_addr))
			((M)(M1a))
		)
	)
	(_instantiation U5 0 133 (_entity . tank_sprite)
		(_port
			((angle)(sig_tank2Angle))
			((addr)(rom2_addr))
			((M)(M2))
		)
	)
	(_instantiation U5fill 0 141 (_entity . tank_sprite2)
		(_port
			((angle)(sig_tank2Angle))
			((addr)(rom2_addr))
			((M)(M2a))
		)
	)
	(_instantiation who 0 148 (_entity . whosTurn)
		(_port
			((clr)(clr))
			((clk)(clk25))
			((a)(sig_gameA))
			((start)(sig_gameStart))
			((tank1)(sig_tank1))
			((tank2)(sig_tank2))
		)
	)
	(_instantiation nes 0 158 (_entity . nes_driver)
		(_port
			((clr)(clr))
			((clk25)(clk25))
			((nes_data)(ja1))
			((nes_clk)(ja3))
			((latch)(ja2))
			((nesBtns)(sig_nesBtns))
		)
	)
	(_instantiation x7 0 169 (_entity . x7segb)
		(_port
			((x(d_15_8))(sig_tank1_angle_calc))
			((x(d_7_0))(sig_tank2_angle_calc))
			((clk)(mclk))
			((clr)(clr))
			((a_to_g)(a_to_g))
			((an)(an))
			((dp)(dp))
		)
	)
	(_instantiation buttons 0 180 (_entity . buttonMux)
		(_port
			((screenSel)(sig_screenSel))
			((a)(sig_a))
			((b)(sig_b))
			((start)(sig_start))
			((sel)(sig_sel))
			((up)(sig_up))
			((down)(sig_down))
			((right)(sig_right))
			((left)(sig_left))
			((gameA)(sig_gameA))
			((gameB)(sig_gameB))
			((gameStart)(sig_gameStart))
			((gameSel)(sig_gameSel))
			((gameUp)(sig_gameUp))
			((gameDown)(sig_gameDown))
			((gameRight)(sig_gameRight))
			((gameLeft)(sig_gameLeft))
		)
	)
	(_instantiation selector 0 201 (_entity . screenSelector)
		(_port
			((screenSel)(sig_screenSel))
			((titleRed)(sig_titleRed))
			((titleGreen)(sig_titleGreen))
			((titleBlue)(sig_titleBlue))
			((gameRed)(sig_gameRed))
			((gameBlue)(sig_gameBlue))
			((gameGreen)(sig_gameGreen))
			((red)(red))
			((green)(green))
			((blue)(blue))
		)
	)
	(_instantiation screenstate 0 215 (_entity . screenState)
		(_port
			((start)(sig_start))
			((sel)(sig_sel))
			((up)(sig_up))
			((down)(sig_down))
			((left)(sig_left))
			((right)(sig_right))
			((b)(sig_b))
			((a)(sig_a))
			((clr)(clr))
			((clk)(mclk))
			((screenSel)(sig_screenSel))
			((current_state)(sig_current_state))
			((hill1)(sig_hill1))
			((hill2)(sig_hill2))
			((hill3)(sig_hill3))
			((hill4)(sig_hill4))
			((hill5)(sig_hill5))
		)
	)
	(_instantiation title 0 236 (_entity . titleScreen)
		(_port
			((vidon)(vidon))
			((hc)(hc))
			((vc)(vc))
			((MTitle)(sig_MTitle))
			((romTitle_addr14)(sig_romTitle_addr14))
			((red)(sig_titleRed))
			((green)(sig_titleGreen))
			((blue)(sig_titleBlue))
		)
	)
	(_instantiation t 0 248 (_entity . titleImage)
		(_port
			((clka)(clk25))
			((addra)(sig_romTitle_addr14))
			((douta)(sig_MTitle))
		)
	)
	(_instantiation bounce 0 255 (_entity . debounce)
		(_port
			((inp)(sig_nesBtns))
			((cclk)(clk190))
			((clr)(clr))
			((outp(7))(sig_left))
			((outp(6))(sig_down))
			((outp(5))(sig_up))
			((outp(4))(sig_right))
			((outp(3))(sig_sel))
			((outp(2))(sig_start))
			((outp(1))(sig_b))
			((outp(0))(sig_a))
		)
	)
	(_object
		(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal aBTN ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal upBTN ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal downBTN ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal rightBTN ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal leftBTN ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal ja1 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal ja2 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_port (_internal ja3 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal sw ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill1 ~STD_LOGIC_VECTOR{7~downto~0}~122 0 18 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill2 ~STD_LOGIC_VECTOR{7~downto~0}~124 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill3 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 20 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill4 ~STD_LOGIC_VECTOR{7~downto~0}~128 0 21 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill5 ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 22 (_entity (_in ))))
		(_port (_internal hsync ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
		(_port (_internal vsync ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~12 0 25 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1212 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~1212 0 26 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~12 0 27 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal a_to_g ~STD_LOGIC_VECTOR{6~downto~0}~12 0 28 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1214 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal an ~STD_LOGIC_VECTOR{3~downto~0}~1214 0 29 (_entity (_out ))))
		(_port (_internal dp ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1216 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ld ~STD_LOGIC_VECTOR{7~downto~0}~1216 0 31 (_entity (_out ))))
		(_signal (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal clk25 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal clk190 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_a ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_b ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_start ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_sel ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_right ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_left ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_up ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_down ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_tank1 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_tank2 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_gameA ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameB ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameStart ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameSel ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameUp ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameDown ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameLeft ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameRight ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_screenSel ~extieee.std_logic_1164.STD_LOGIC 0 41 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal sig_gameRed ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal sig_gameGreen ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal sig_titleRed ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal sig_titleGreen ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal sig_gameBlue ~STD_LOGIC_VECTOR{1~downto~0}~13 0 43 (_architecture (_uni ))))
		(_signal (_internal sig_titleBlue ~STD_LOGIC_VECTOR{1~downto~0}~13 0 43 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal sig_hill1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal sig_hill2 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal sig_hill3 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal sig_hill4 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal sig_hill5 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~13 0 45 (_architecture (_uni ))))
		(_signal (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~13 0 45 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~31}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 31))))))
		(_signal (_internal M1 ~STD_LOGIC_VECTOR{0~to~31}~13 0 46 (_architecture (_uni ))))
		(_signal (_internal M1a ~STD_LOGIC_VECTOR{0~to~31}~13 0 46 (_architecture (_uni ))))
		(_signal (_internal sig_init_M ~STD_LOGIC_VECTOR{0~to~31}~13 0 46 (_architecture (_uni ))))
		(_signal (_internal angle1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47 (_architecture (_uni ))))
		(_signal (_internal angle2 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal M2 ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48 (_architecture (_uni ))))
		(_signal (_internal M2a ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal btns ~STD_LOGIC_VECTOR{3~downto~0}~13 0 49 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal sig_x ~STD_LOGIC_VECTOR{15~downto~0}~13 0 50 (_architecture (_uni ))))
		(_signal (_internal sig_tank1Angle ~STD_LOGIC_VECTOR{1~downto~0}~13 0 51 (_architecture (_uni ))))
		(_signal (_internal sig_tank2Angle ~STD_LOGIC_VECTOR{1~downto~0}~13 0 51 (_architecture (_uni ))))
		(_signal (_internal sig_tank1_angle_calc ~STD_LOGIC_VECTOR{7~downto~0}~13 0 52 (_architecture (_uni ))))
		(_signal (_internal sig_tank2_angle_calc ~STD_LOGIC_VECTOR{7~downto~0}~13 0 52 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal rom1_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 53 (_architecture (_uni ))))
		(_signal (_internal rom2_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 53 (_architecture (_uni ))))
		(_signal (_internal rom3_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 53 (_architecture (_uni ))))
		(_signal (_internal rom4_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 53 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal rom1_addr ~STD_LOGIC_VECTOR{5~downto~0}~13 0 54 (_architecture (_uni ))))
		(_signal (_internal rom2_addr ~STD_LOGIC_VECTOR{5~downto~0}~13 0 54 (_architecture (_uni ))))
		(_signal (_internal sig_init_addr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 55 (_architecture (_uni ))))
		(_signal (_internal sig_current_state ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56 (_architecture (_uni ))))
		(_signal (_internal sig_nesBtns ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{14~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 14)(i 0))))))
		(_signal (_internal sig_romTitle_addr14 ~STD_LOGIC_VECTOR{14~downto~0}~13 0 57 (_architecture (_uni ))))
		(_signal (_internal sig_MTitle ~STD_LOGIC_VECTOR{7~downto~0}~13 0 58 (_architecture (_uni ))))
		(_process
			(line__62(_architecture 0 0 62 (_assignment (_simple)(_alias((clr)(btn(3))))(_simpleassign BUF)(_target(25))(_sensitivity(9(3))))))
			(line__272(_architecture 1 0 272 (_assignment (_simple)(_alias((btns)(btn)))(_target(68))(_sensitivity(9)))))
			(line__273(_architecture 2 0 273 (_assignment (_simple)(_alias((ld(0))(sig_a)))(_target(24(0)))(_sensitivity(29)))))
			(line__274(_architecture 3 0 274 (_assignment (_simple)(_alias((ld(1))(sig_b)))(_target(24(1)))(_sensitivity(30)))))
			(line__275(_architecture 4 0 275 (_assignment (_simple)(_alias((ld(2))(sig_start)))(_target(24(2)))(_sensitivity(31)))))
			(line__276(_architecture 5 0 276 (_assignment (_simple)(_alias((ld(3))(sig_sel)))(_target(24(3)))(_sensitivity(32)))))
			(line__277(_architecture 6 0 277 (_assignment (_simple)(_alias((ld(4))(sig_right)))(_target(24(4)))(_sensitivity(33)))))
			(line__278(_architecture 7 0 278 (_assignment (_simple)(_alias((ld(5))(sig_up)))(_target(24(5)))(_sensitivity(35)))))
			(line__279(_architecture 8 0 279 (_assignment (_simple)(_alias((ld(6))(sig_down)))(_target(24(6)))(_sensitivity(36)))))
			(line__280(_architecture 9 0 280 (_assignment (_simple)(_alias((ld(7))(sig_left)))(_target(24(7)))(_sensitivity(34)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . vga_bsprite2a_top 10 -1
	)
)
I 000053 55 5681          1398287079633 titleImage_a
(_unit VHDL (titleimage 0 43 (titleimage_a 0 51 ))
	(_version vb4)
	(_time 1398287079634 2014.04.23 17:04:39)
	(_source (\./../src/titleImage.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 5252545159040244075747080a5406545354555457)
	(_entity
		(_time 1398286509244)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(wrapped_titleImage
			(_object
				(_port (_internal clka ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal addra ~STD_LOGIC_VECTOR{14~downto~0}~13 0 56 (_entity (_in ))))
				(_port (_internal douta ~STD_LOGIC_VECTOR{7~downto~0}~13 0 57 (_entity (_out ))))
			)
		)
	)
	(_instantiation U0 0 129 (_component wrapped_titleImage )
		(_port
			((clka)(clka))
			((addra)(addra))
			((douta)(douta))
		)
		(_use (_entity xilinxcorelib BLK_MEM_GEN_V7_3 behavioral)
			(_generic
				((C_FAMILY)(_string \"spartan3"\))
				((C_XDEVICEFAMILY)(_string \"spartan3e"\))
				((C_INTERFACE_TYPE)((i 0)))
				((C_USE_BRAM_BLOCK)((i 0)))
				((C_ENABLE_32BIT_ADDRESS)((i 0)))
				((C_AXI_TYPE)((i 1)))
				((C_AXI_SLAVE_TYPE)((i 0)))
				((C_HAS_AXI_ID)((i 0)))
				((C_AXI_ID_WIDTH)((i 4)))
				((C_MEM_TYPE)((i 3)))
				((C_BYTE_SIZE)((i 9)))
				((C_ALGORITHM)((i 1)))
				((C_PRIM_TYPE)((i 1)))
				((C_LOAD_INIT_FILE)((i 1)))
				((C_INIT_FILE_NAME)(_string \"titleImage.mif"\))
				((C_INIT_FILE)(_string \"BlankString"\))
				((C_USE_DEFAULT_DATA)((i 0)))
				((C_DEFAULT_DATA)(_string \"0"\))
				((C_RST_TYPE)(_string \"SYNC"\))
				((C_HAS_RSTA)((i 0)))
				((C_RST_PRIORITY_A)(_string \"CE"\))
				((C_RSTRAM_A)((i 0)))
				((C_INITA_VAL)(_string \"0"\))
				((C_HAS_ENA)((i 0)))
				((C_HAS_REGCEA)((i 0)))
				((C_USE_BYTE_WEA)((i 0)))
				((C_WEA_WIDTH)((i 1)))
				((C_WRITE_MODE_A)(_string \"WRITE_FIRST"\))
				((C_WRITE_WIDTH_A)((i 8)))
				((C_READ_WIDTH_A)((i 8)))
				((C_WRITE_DEPTH_A)((i 31360)))
				((C_READ_DEPTH_A)((i 31360)))
				((C_ADDRA_WIDTH)((i 15)))
				((C_HAS_RSTB)((i 0)))
				((C_RST_PRIORITY_B)(_string \"CE"\))
				((C_RSTRAM_B)((i 0)))
				((C_INITB_VAL)(_string \"0"\))
				((C_HAS_ENB)((i 0)))
				((C_HAS_REGCEB)((i 0)))
				((C_USE_BYTE_WEB)((i 0)))
				((C_WEB_WIDTH)((i 1)))
				((C_WRITE_MODE_B)(_string \"WRITE_FIRST"\))
				((C_WRITE_WIDTH_B)((i 8)))
				((C_READ_WIDTH_B)((i 8)))
				((C_WRITE_DEPTH_B)((i 31360)))
				((C_READ_DEPTH_B)((i 31360)))
				((C_ADDRB_WIDTH)((i 15)))
				((C_HAS_MEM_OUTPUT_REGS_A)((i 0)))
				((C_HAS_MEM_OUTPUT_REGS_B)((i 0)))
				((C_HAS_MUX_OUTPUT_REGS_A)((i 0)))
				((C_HAS_MUX_OUTPUT_REGS_B)((i 0)))
				((C_HAS_SOFTECC_INPUT_REGS_A)((i 0)))
				((C_HAS_SOFTECC_OUTPUT_REGS_B)((i 0)))
				((C_MUX_PIPELINE_STAGES)((i 0)))
				((C_USE_SOFTECC)((i 0)))
				((C_USE_ECC)((i 0)))
				((C_HAS_INJECTERR)((i 0)))
				((C_SIM_COLLISION_CHECK)(_string \"ALL"\))
				((C_COMMON_CLK)((i 0)))
				((C_DISABLE_WARN_BHV_COLL)((i 0)))
				((C_DISABLE_WARN_BHV_RANGE)((i 0)))
			)
			(_port
				((CLKA)(clka))
				((RSTA)(_open))
				((ENA)(_open))
				((REGCEA)(_open))
				((WEA)(_open))
				((ADDRA)(addra))
				((DINA)(_open))
				((DOUTA)(douta))
				((CLKB)(_open))
				((RSTB)(_open))
				((ENB)(_open))
				((REGCEB)(_open))
				((WEB)(_open))
				((ADDRB)(_open))
				((DINB)(_open))
				((DOUTB)(_open))
				((INJECTSBITERR)(_open))
				((INJECTDBITERR)(_open))
				((SBITERR)(_open))
				((DBITERR)(_open))
				((RDADDRECC)(_open))
				((S_AClk)(_open))
				((S_ARESETN)(_open))
				((S_AXI_AWID)(_open))
				((S_AXI_AWADDR)(_open))
				((S_AXI_AWLEN)(_open))
				((S_AXI_AWSIZE)(_open))
				((S_AXI_AWBURST)(_open))
				((S_AXI_AWVALID)(_open))
				((S_AXI_AWREADY)(_open))
				((S_AXI_WDATA)(_open))
				((S_AXI_WSTRB)(_open))
				((S_AXI_WLAST)(_open))
				((S_AXI_WVALID)(_open))
				((S_AXI_WREADY)(_open))
				((S_AXI_BID)(_open))
				((S_AXI_BRESP)(_open))
				((S_AXI_BVALID)(_open))
				((S_AXI_BREADY)(_open))
				((S_AXI_ARID)(_open))
				((S_AXI_ARADDR)(_open))
				((S_AXI_ARLEN)(_open))
				((S_AXI_ARSIZE)(_open))
				((S_AXI_ARBURST)(_open))
				((S_AXI_ARVALID)(_open))
				((S_AXI_ARREADY)(_open))
				((S_AXI_RID)(_open))
				((S_AXI_RDATA)(_open))
				((S_AXI_RRESP)(_open))
				((S_AXI_RLAST)(_open))
				((S_AXI_RVALID)(_open))
				((S_AXI_RREADY)(_open))
				((S_AXI_INJECTSBITERR)(_open))
				((S_AXI_INJECTDBITERR)(_open))
				((S_AXI_SBITERR)(_open))
				((S_AXI_DBITERR)(_open))
				((S_AXI_RDADDRECC)(_open))
			)
		)
	)
	(_object
		(_port (_internal clka ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{14~downto~0}~12 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 14)(i 0))))))
		(_port (_internal addra ~STD_LOGIC_VECTOR{14~downto~0}~12 0 46 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal douta ~STD_LOGIC_VECTOR{7~downto~0}~12 0 47 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{14~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 14)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000058 55 17399         1398287092520 vga_bsprite2a_top
(_unit VHDL (vga_bsprite2a_top 0 5 (vga_bsprite2a_top 0 35 ))
	(_version vb4)
	(_time 1398287092521 2014.04.23 17:04:52)
	(_source (\./../src/vga_bsprite2a_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a8feaaffa7fffdbdfeafaba6bbf3f9afaaaea1afacaead)
	(_entity
		(_time 1398008218323)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation U1 0 64 (_entity . clkdiv)
		(_port
			((mclk)(mclk))
			((clr)(clr))
			((clk25)(clk25))
			((clk190)(clk190))
		)
	)
	(_instantiation U2 0 72 (_entity . vga_640x480)
		(_port
			((clk)(clk25))
			((clr)(clr))
			((hsync)(hsync))
			((vsync)(vsync))
			((hc)(hc))
			((vc)(vc))
			((vidon)(vidon))
		)
	)
	(_instantiation U3 0 83 (_entity . vga_bsprite2a)
		(_port
			((vidon)(vidon))
			((tank1Turn)(sig_tank1))
			((tank2Turn)(sig_tank2))
			((hill1)(sig_hill1))
			((hill2)(sig_hill2))
			((hill3)(sig_hill3))
			((hill4)(sig_hill4))
			((hill5)(sig_hill5))
			((tank1Angle)(sig_tank1Angle))
			((tank2Angle)(sig_tank2Angle))
			((tank1_angle)(sig_tank1_angle_calc))
			((tank2_angle)(sig_tank2_angle_calc))
			((aBTN)(sig_gameA))
			((upBTN)(sig_gameUp))
			((downBTN)(sig_gameDown))
			((rightBTN)(sig_gameRight))
			((leftBTN)(sig_gameLeft))
			((hc)(hc))
			((vc)(vc))
			((M1)(M1))
			((M1a)(M1a))
			((M2)(M2))
			((M2a)(M2a))
			((sw)(sw))
			((clk)(mclk))
			((clr)(clr))
			((btn)(btns))
			((rom1_addr)(rom1_addr))
			((rom2_addr)(rom2_addr))
			((red)(sig_gameRed))
			((green)(sig_gameGreen))
			((blue)(sig_gameBlue))
		)
	)
	(_instantiation U4 0 119 (_entity . tank_sprite)
		(_port
			((angle)(sig_tank1Angle))
			((addr)(rom1_addr))
			((M)(M1))
		)
	)
	(_instantiation U4fill 0 126 (_entity . tank_sprite2)
		(_port
			((angle)(sig_tank1Angle))
			((addr)(rom1_addr))
			((M)(M1a))
		)
	)
	(_instantiation U5 0 133 (_entity . tank_sprite)
		(_port
			((angle)(sig_tank2Angle))
			((addr)(rom2_addr))
			((M)(M2))
		)
	)
	(_instantiation U5fill 0 141 (_entity . tank_sprite2)
		(_port
			((angle)(sig_tank2Angle))
			((addr)(rom2_addr))
			((M)(M2a))
		)
	)
	(_instantiation who 0 148 (_entity . whosTurn)
		(_port
			((clr)(clr))
			((clk)(clk25))
			((a)(sig_gameA))
			((start)(sig_gameStart))
			((tank1)(sig_tank1))
			((tank2)(sig_tank2))
		)
	)
	(_instantiation nes 0 158 (_entity . nes_driver)
		(_port
			((clr)(clr))
			((clk25)(clk25))
			((nes_data)(ja1))
			((nes_clk)(ja3))
			((latch)(ja2))
			((nesBtns)(sig_nesBtns))
		)
	)
	(_instantiation x7 0 169 (_entity . x7segb)
		(_port
			((x(d_15_8))(sig_tank1_angle_calc))
			((x(d_7_0))(sig_tank2_angle_calc))
			((clk)(mclk))
			((clr)(clr))
			((a_to_g)(a_to_g))
			((an)(an))
			((dp)(dp))
		)
	)
	(_instantiation buttons 0 180 (_entity . buttonMux)
		(_port
			((screenSel)(sig_screenSel))
			((a)(sig_a))
			((b)(sig_b))
			((start)(sig_start))
			((sel)(sig_sel))
			((up)(sig_up))
			((down)(sig_down))
			((right)(sig_right))
			((left)(sig_left))
			((gameA)(sig_gameA))
			((gameB)(sig_gameB))
			((gameStart)(sig_gameStart))
			((gameSel)(sig_gameSel))
			((gameUp)(sig_gameUp))
			((gameDown)(sig_gameDown))
			((gameRight)(sig_gameRight))
			((gameLeft)(sig_gameLeft))
		)
	)
	(_instantiation selector 0 201 (_entity . screenSelector)
		(_port
			((screenSel)(sig_screenSel))
			((titleRed)(sig_titleRed))
			((titleGreen)(sig_titleGreen))
			((titleBlue)(sig_titleBlue))
			((gameRed)(sig_gameRed))
			((gameBlue)(sig_gameBlue))
			((gameGreen)(sig_gameGreen))
			((red)(red))
			((green)(green))
			((blue)(blue))
		)
	)
	(_instantiation screenstate 0 215 (_entity . screenState)
		(_port
			((start)(sig_start))
			((sel)(sig_sel))
			((up)(sig_up))
			((down)(sig_down))
			((left)(sig_left))
			((right)(sig_right))
			((b)(sig_b))
			((a)(sig_a))
			((clr)(clr))
			((clk)(mclk))
			((screenSel)(sig_screenSel))
			((current_state)(sig_current_state))
			((hill1)(sig_hill1))
			((hill2)(sig_hill2))
			((hill3)(sig_hill3))
			((hill4)(sig_hill4))
			((hill5)(sig_hill5))
		)
	)
	(_instantiation title 0 236 (_entity . titleScreen)
		(_port
			((vidon)(vidon))
			((hc)(hc))
			((vc)(vc))
			((MTitle)(sig_MTitle))
			((romTitle_addr14)(sig_romTitle_addr14))
			((red)(sig_titleRed))
			((green)(sig_titleGreen))
			((blue)(sig_titleBlue))
		)
	)
	(_instantiation t 0 248 (_entity . titleImage)
		(_port
			((clka)(clk25))
			((addra)(sig_romTitle_addr14))
			((douta)(sig_MTitle))
		)
	)
	(_instantiation bounce 0 255 (_entity . debounce)
		(_port
			((inp)(sig_nesBtns))
			((cclk)(clk190))
			((clr)(clr))
			((outp(7))(sig_left))
			((outp(6))(sig_down))
			((outp(5))(sig_up))
			((outp(4))(sig_right))
			((outp(3))(sig_sel))
			((outp(2))(sig_start))
			((outp(1))(sig_b))
			((outp(0))(sig_a))
		)
	)
	(_object
		(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal aBTN ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal upBTN ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal downBTN ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal rightBTN ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal leftBTN ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal ja1 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal ja2 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_port (_internal ja3 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal sw ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill1 ~STD_LOGIC_VECTOR{7~downto~0}~122 0 18 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill2 ~STD_LOGIC_VECTOR{7~downto~0}~124 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill3 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 20 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill4 ~STD_LOGIC_VECTOR{7~downto~0}~128 0 21 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill5 ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 22 (_entity (_in ))))
		(_port (_internal hsync ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
		(_port (_internal vsync ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~12 0 25 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1212 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~1212 0 26 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~12 0 27 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal a_to_g ~STD_LOGIC_VECTOR{6~downto~0}~12 0 28 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1214 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal an ~STD_LOGIC_VECTOR{3~downto~0}~1214 0 29 (_entity (_out ))))
		(_port (_internal dp ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1216 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ld ~STD_LOGIC_VECTOR{7~downto~0}~1216 0 31 (_entity (_out ))))
		(_signal (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal clk25 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal clk190 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_a ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_b ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_start ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_sel ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_right ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_left ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_up ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_down ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_tank1 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_tank2 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_gameA ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameB ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameStart ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameSel ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameUp ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameDown ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameLeft ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameRight ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_screenSel ~extieee.std_logic_1164.STD_LOGIC 0 41 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal sig_gameRed ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal sig_gameGreen ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal sig_titleRed ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal sig_titleGreen ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal sig_gameBlue ~STD_LOGIC_VECTOR{1~downto~0}~13 0 43 (_architecture (_uni ))))
		(_signal (_internal sig_titleBlue ~STD_LOGIC_VECTOR{1~downto~0}~13 0 43 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal sig_hill1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal sig_hill2 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal sig_hill3 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal sig_hill4 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal sig_hill5 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~13 0 45 (_architecture (_uni ))))
		(_signal (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~13 0 45 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~31}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 31))))))
		(_signal (_internal M1 ~STD_LOGIC_VECTOR{0~to~31}~13 0 46 (_architecture (_uni ))))
		(_signal (_internal M1a ~STD_LOGIC_VECTOR{0~to~31}~13 0 46 (_architecture (_uni ))))
		(_signal (_internal sig_init_M ~STD_LOGIC_VECTOR{0~to~31}~13 0 46 (_architecture (_uni ))))
		(_signal (_internal angle1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47 (_architecture (_uni ))))
		(_signal (_internal angle2 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal M2 ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48 (_architecture (_uni ))))
		(_signal (_internal M2a ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal btns ~STD_LOGIC_VECTOR{3~downto~0}~13 0 49 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal sig_x ~STD_LOGIC_VECTOR{15~downto~0}~13 0 50 (_architecture (_uni ))))
		(_signal (_internal sig_tank1Angle ~STD_LOGIC_VECTOR{1~downto~0}~13 0 51 (_architecture (_uni ))))
		(_signal (_internal sig_tank2Angle ~STD_LOGIC_VECTOR{1~downto~0}~13 0 51 (_architecture (_uni ))))
		(_signal (_internal sig_tank1_angle_calc ~STD_LOGIC_VECTOR{7~downto~0}~13 0 52 (_architecture (_uni ))))
		(_signal (_internal sig_tank2_angle_calc ~STD_LOGIC_VECTOR{7~downto~0}~13 0 52 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal rom1_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 53 (_architecture (_uni ))))
		(_signal (_internal rom2_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 53 (_architecture (_uni ))))
		(_signal (_internal rom3_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 53 (_architecture (_uni ))))
		(_signal (_internal rom4_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 53 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal rom1_addr ~STD_LOGIC_VECTOR{5~downto~0}~13 0 54 (_architecture (_uni ))))
		(_signal (_internal rom2_addr ~STD_LOGIC_VECTOR{5~downto~0}~13 0 54 (_architecture (_uni ))))
		(_signal (_internal sig_init_addr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 55 (_architecture (_uni ))))
		(_signal (_internal sig_current_state ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56 (_architecture (_uni ))))
		(_signal (_internal sig_nesBtns ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{14~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 14)(i 0))))))
		(_signal (_internal sig_romTitle_addr14 ~STD_LOGIC_VECTOR{14~downto~0}~13 0 57 (_architecture (_uni ))))
		(_signal (_internal sig_MTitle ~STD_LOGIC_VECTOR{7~downto~0}~13 0 58 (_architecture (_uni ))))
		(_process
			(line__62(_architecture 0 0 62 (_assignment (_simple)(_alias((clr)(btn(3))))(_simpleassign BUF)(_target(25))(_sensitivity(9(3))))))
			(line__272(_architecture 1 0 272 (_assignment (_simple)(_alias((btns)(btn)))(_target(68))(_sensitivity(9)))))
			(line__273(_architecture 2 0 273 (_assignment (_simple)(_alias((ld(0))(sig_a)))(_target(24(0)))(_sensitivity(29)))))
			(line__274(_architecture 3 0 274 (_assignment (_simple)(_alias((ld(1))(sig_b)))(_target(24(1)))(_sensitivity(30)))))
			(line__275(_architecture 4 0 275 (_assignment (_simple)(_alias((ld(2))(sig_start)))(_target(24(2)))(_sensitivity(31)))))
			(line__276(_architecture 5 0 276 (_assignment (_simple)(_alias((ld(3))(sig_sel)))(_target(24(3)))(_sensitivity(32)))))
			(line__277(_architecture 6 0 277 (_assignment (_simple)(_alias((ld(4))(sig_right)))(_target(24(4)))(_sensitivity(33)))))
			(line__278(_architecture 7 0 278 (_assignment (_simple)(_alias((ld(5))(sig_up)))(_target(24(5)))(_sensitivity(35)))))
			(line__279(_architecture 8 0 279 (_assignment (_simple)(_alias((ld(6))(sig_down)))(_target(24(6)))(_sensitivity(36)))))
			(line__280(_architecture 9 0 280 (_assignment (_simple)(_alias((ld(7))(sig_left)))(_target(24(7)))(_sensitivity(34)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . vga_bsprite2a_top 10 -1
	)
)
I 000054 55 18332         1398288942218 vga_bsprite2a
(_unit VHDL (vga_bsprite2a 0 4 (vga_bsprite2a 0 44 ))
	(_version vb4)
	(_time 1398288942219 2014.04.23 17:35:42)
	(_source (\./../src/vga_bsprite2a.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 005353060757551556070654135b510702060907040605)
	(_entity
		(_time 1398288942196)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal tank1Turn ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal tank2Turn ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill1 ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill2 ~STD_LOGIC_VECTOR{7~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill3 ~STD_LOGIC_VECTOR{7~downto~0}~124 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill4 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill5 ~STD_LOGIC_VECTOR{7~downto~0}~128 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal tank1Angle ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1210 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal tank2Angle ~STD_LOGIC_VECTOR{1~downto~0}~1210 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1212 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal tank1_angle ~STD_LOGIC_VECTOR{7~downto~0}~1212 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1214 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal tank2_angle ~STD_LOGIC_VECTOR{7~downto~0}~1214 0 16 (_entity (_out ))))
		(_port (_internal aBTN ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal upBTN ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal downBTN ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal rightBTN ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
		(_port (_internal leftBTN ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~12 0 22 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1216 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~1216 0 23 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~31}~12 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 31))))))
		(_port (_internal M1 ~STD_LOGIC_VECTOR{0~to~31}~12 0 24 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~31}~1218 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 31))))))
		(_port (_internal M1a ~STD_LOGIC_VECTOR{0~to~31}~1218 0 25 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal M2 ~STD_LOGIC_VECTOR{31~downto~0}~12 0 26 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1220 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal M2a ~STD_LOGIC_VECTOR{31~downto~0}~1220 0 27 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1222 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal sw ~STD_LOGIC_VECTOR{7~downto~0}~1222 0 28 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal rom1_addr ~STD_LOGIC_VECTOR{5~downto~0}~12 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1224 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal rom2_addr ~STD_LOGIC_VECTOR{5~downto~0}~1224 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_port (_internal rom_addr12 ~STD_LOGIC_VECTOR{11~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~7}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 7))))))
		(_port (_internal FontM ~STD_LOGIC_VECTOR{0~to~7}~12 0 36 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~12 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1226 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~1226 0 38 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1228 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~1228 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal hbp ~STD_LOGIC_VECTOR{9~downto~0}~13 0 45 (_architecture (_string \"0010010000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal vbp ~STD_LOGIC_VECTOR{9~downto~0}~132 0 47 (_architecture (_string \"0000011111"\))))
		(_constant (_internal w ~extSTD.STANDARD.INTEGER 0 49 (_architecture ((i 100)))))
		(_constant (_internal h ~extSTD.STANDARD.INTEGER 0 50 (_architecture ((i 100)))))
		(_constant (_internal tw ~extSTD.STANDARD.INTEGER 0 51 (_architecture ((i 32)))))
		(_constant (_internal th ~extSTD.STANDARD.INTEGER 0 52 (_architecture ((i 29)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal zero ~STD_LOGIC_VECTOR{7~downto~0}~13 0 53 (_architecture (_string \"00000000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal thirty ~STD_LOGIC_VECTOR{7~downto~0}~134 0 54 (_architecture (_string \"00011110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal sixty ~STD_LOGIC_VECTOR{7~downto~0}~136 0 55 (_architecture (_string \"00111100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal ninety ~STD_LOGIC_VECTOR{7~downto~0}~138 0 56 (_architecture (_string \"01011010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal xpix1 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 58 (_architecture (_uni ))))
		(_signal (_internal xpix2 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 58 (_architecture (_uni ))))
		(_signal (_internal xpix3 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 58 (_architecture (_uni ))))
		(_signal (_internal xpix4 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 58 (_architecture (_uni ))))
		(_signal (_internal ypix1 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 58 (_architecture (_uni ))))
		(_signal (_internal ypix2 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 58 (_architecture (_uni ))))
		(_signal (_internal ypix3 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 58 (_architecture (_uni ))))
		(_signal (_internal ypix4 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal rom_addr1 ~STD_LOGIC_VECTOR{16~downto~0}~13 0 59 (_architecture (_uni ))))
		(_signal (_internal rom_addr2 ~STD_LOGIC_VECTOR{16~downto~0}~13 0 59 (_architecture (_uni ))))
		(_signal (_internal C1 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 60 (_architecture (_uni (_string \"0001010100"\)))))
		(_signal (_internal C2 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 61 (_architecture (_uni (_string \"0111110100"\)))))
		(_signal (_internal C3 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 62 (_architecture (_uni ))))
		(_signal (_internal C4 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 62 (_architecture (_uni ))))
		(_signal (_internal R1 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 62 (_architecture (_uni ))))
		(_signal (_internal R2 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 62 (_architecture (_uni ))))
		(_signal (_internal R3 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 62 (_architecture (_uni ))))
		(_signal (_internal R4 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 62 (_architecture (_uni ))))
		(_signal (_internal C1a ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 63 (_architecture (_uni ))))
		(_signal (_internal C2a ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{23~downto~0}~13 0 64 (_architecture (_uni ))))
		(_signal (_internal fontSpriteon ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal spriteon1 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal spriteon1f ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal spriteon2 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal spriteon2f ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal spriteonGrnd ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal spriteonB1 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal spriteonB2 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal spriteonB3 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal spriteonB4 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal spriteonB5 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal clk3 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal rom_pix1 ~STD_LOGIC_VECTOR{10~downto~0}~13 0 68 (_architecture (_uni ))))
		(_signal (_internal rom_pix2 ~STD_LOGIC_VECTOR{10~downto~0}~13 0 68 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal tank1_angle_calc ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 69 (_architecture (_uni ))))
		(_signal (_internal tank2_angle_calc ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 69 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal rom_pix_font ~STD_LOGIC_VECTOR{11~downto~0}~13 0 70 (_architecture (_uni ))))
		(_signal (_internal CFont ~STD_LOGIC_VECTOR{11~downto~0}~13 0 70 (_architecture (_uni ))))
		(_signal (_internal RFont ~STD_LOGIC_VECTOR{11~downto~0}~13 0 70 (_architecture (_uni ))))
		(_signal (_internal asciiaddr ~STD_LOGIC_VECTOR{11~downto~0}~13 0 70 (_architecture (_uni ))))
		(_variable (_internal i ~extSTD.STANDARD.INTEGER 0 222 (_process 36 )))
		(_variable (_internal j ~extSTD.STANDARD.INTEGER 0 222 (_process 36 )))
		(_variable (_internal f ~extSTD.STANDARD.INTEGER 0 222 (_process 36 )))
		(_process
			(line__75(_architecture 0 0 75 (_assignment (_simple)(_target(75)))))
			(line__76(_architecture 1 0 76 (_assignment (_simple)(_target(76)))))
			(line__78(_architecture 2 0 78 (_assignment (_simple)(_target(77))(_sensitivity(23)))))
			(line__79(_architecture 3 0 79 (_assignment (_simple)(_target(29))(_sensitivity(48)(77)(18)))))
			(line__80(_architecture 4 0 80 (_assignment (_simple)(_target(74))(_sensitivity(44)(17)))))
			(line__83(_architecture 5 0 83 (_assignment (_simple)(_target(55))(_sensitivity(75)(76)(17)(18)))))
			(line__91(_architecture 6 0 91 (_assignment (_simple)(_target(47)))))
			(line__93(_architecture 7 0 93 (_assignment (_simple)(_target(48)))))
			(line__94(_architecture 8 0 94 (_assignment (_simple)(_target(49)))))
			(line__98(_architecture 9 0 98 (_process (_simple)(_target(54))(_sensitivity(24)(25))(_read(54)))))
			(line__106(_architecture 10 0 106 (_assignment (_simple)(_alias((clk3)(q(17))))(_simpleassign BUF)(_target(69))(_sensitivity(54(17))))))
			(line__108(_architecture 11 0 108 (_process (_target(44)(45)(72)(73))(_sensitivity(44)(45)(69)(13)(14)(15)(16)(72)(73)(1))(_dssslsensitivity 7))))
			(line__176(_architecture 12 0 176 (_assignment (_simple)(_target(38))(_sensitivity(48)(18)))))
			(line__177(_architecture 13 0 177 (_assignment (_simple)(_target(39))(_sensitivity(49)(18)))))
			(line__178(_architecture 14 0 178 (_assignment (_simple)(_target(40))(_sensitivity(50)(18)))))
			(line__179(_architecture 15 0 179 (_assignment (_simple)(_target(41))(_sensitivity(51)(18)))))
			(line__180(_architecture 16 0 180 (_assignment (_simple)(_target(34))(_sensitivity(44)(17)))))
			(line__181(_architecture 17 0 181 (_assignment (_simple)(_target(35))(_sensitivity(45)(17)))))
			(line__182(_architecture 18 0 182 (_assignment (_simple)(_target(36))(_sensitivity(46)(17)))))
			(line__183(_architecture 19 0 183 (_assignment (_simple)(_target(37))(_sensitivity(47)(17)))))
			(line__186(_architecture 20 0 186 (_assignment (_simple)(_target(56))(_sensitivity(44)(48)(17)(18)))))
			(line__187(_architecture 21 0 187 (_assignment (_simple)(_target(57))(_sensitivity(44)(48)(17)(18)))))
			(line__189(_architecture 22 0 189 (_assignment (_simple)(_target(58))(_sensitivity(45)(49)(17)(18)))))
			(line__190(_architecture 23 0 190 (_assignment (_simple)(_target(59))(_sensitivity(45)(49)(17)(18)))))
			(line__192(_architecture 24 0 192 (_assignment (_simple)(_target(60))(_sensitivity(17)(18)))))
			(line__193(_architecture 25 0 193 (_assignment (_simple)(_target(64))(_sensitivity(3)(17)(18)))))
			(line__194(_architecture 26 0 194 (_assignment (_simple)(_target(65))(_sensitivity(4)(17)(18)))))
			(line__195(_architecture 27 0 195 (_assignment (_simple)(_target(66))(_sensitivity(5)(17)(18)))))
			(line__196(_architecture 28 0 196 (_assignment (_simple)(_target(67))(_sensitivity(6)(17)(18)))))
			(line__197(_architecture 29 0 197 (_assignment (_simple)(_target(68))(_sensitivity(7)(17)(18)))))
			(line__211(_architecture 30 0 211 (_assignment (_simple)(_target(42))(_sensitivity(48)(18)))))
			(line__212(_architecture 31 0 212 (_assignment (_simple)(_target(43))(_sensitivity(49)(18)))))
			(line__214(_architecture 32 0 214 (_assignment (_simple)(_alias((rom1_addr)(rom_addr1(d_5_0))))(_target(27))(_sensitivity(42(d_5_0))))))
			(line__215(_architecture 33 0 215 (_assignment (_simple)(_alias((rom2_addr)(rom_addr2(d_5_0))))(_target(28))(_sensitivity(43(d_5_0))))))
			(line__217(_architecture 34 0 217 (_assignment (_simple)(_target(70))(_sensitivity(44)(17)))))
			(line__218(_architecture 35 0 218 (_assignment (_simple)(_target(71))(_sensitivity(45)(17)))))
			(line__220(_architecture 36 0 220 (_process (_simple)(_target(61)(62)(63)(31)(32)(33))(_sensitivity(56)(57)(58)(59)(60)(64)(65)(66)(67)(68)(70)(71)(0)(19)(20)(21)(22))(_monitor)(_read(55)(61)(62)(63)(74)(30)))))
			(line__307(_architecture 37 0 307 (_process (_simple)(_target(8)(9))(_sensitivity(72)(73)))))
			(line__331(_architecture 38 0 331 (_assignment (_simple)(_alias((tank1_angle)(tank1_angle_calc)))(_target(10))(_sensitivity(72)))))
			(line__332(_architecture 39 0 332 (_assignment (_simple)(_alias((tank2_angle)(tank2_angle_calc)))(_target(11))(_sensitivity(73)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 3 )
		(33686018 )
		(131586 )
		(50529026 33686019 770 )
		(50463490 50529027 771 )
		(33686018 33686018 33686018 33686018 33686018 33686018 )
		(514 )
		(197379 )
		(131843 )
		(771 )
		(515 )
		(197122 )
		(197378 )
	)
	(_model . vga_bsprite2a 40 -1
	)
)
I 000048 55 3220          1398289037983 fonts_a
(_unit VHDL (fonts 0 43 (fonts_a 0 50 ))
	(_version vb4)
	(_time 1398289037984 2014.04.23 17:37:17)
	(_source (\./../src/fonts.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 191a1b1e464e180e191f0a434e1f4f1f4c1e1d1e1a)
	(_entity
		(_time 1398289037847)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(wrapped_fonts
			(_object
				(_port (_internal addr ~STD_LOGIC_VECTOR{11~downto~0}~13 0 54 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56 (_entity (_out ))))
			)
		)
	)
	(_instantiation U0 0 96 (_component wrapped_fonts )
		(_port
			((addr)(addr))
			((clk)(clk))
			((dout)(dout))
		)
		(_use (_entity xilinxcorelib blkmemsp_v6_2 behavioral)
			(_generic
				((c_addr_width)((i 12)))
				((c_default_data)(_string \"0"\))
				((c_depth)((i 4096)))
				((c_enable_rlocs)((i 0)))
				((c_has_default_data)((i 0)))
				((c_has_din)((i 0)))
				((c_has_en)((i 0)))
				((c_has_limit_data_pitch)((i 0)))
				((c_has_nd)((i 0)))
				((c_has_rdy)((i 0)))
				((c_has_rfd)((i 0)))
				((c_has_sinit)((i 0)))
				((c_has_we)((i 0)))
				((c_limit_data_pitch)((i 18)))
				((c_mem_init_file)(_string \"fonts.mif"\))
				((c_pipe_stages)((i 0)))
				((c_reg_inputs)((i 0)))
				((c_sinit_value)(_string \"0"\))
				((c_width)((i 8)))
				((c_write_mode)((i 0)))
				((c_ybottom_addr)(_string \"0"\))
				((c_yclk_is_rising)((i 1)))
				((c_yhierarchy)(_string \"hierarchy1"\))
				((c_ymake_bmm)((i 0)))
				((c_yen_is_high)((i 1)))
				((c_yprimitive_type)(_string \"16kx1"\))
				((c_ysinit_is_high)((i 1)))
				((c_ytop_addr)(_string \"1024"\))
				((c_yuse_single_primitive)((i 0)))
				((c_ywe_is_high)((i 1)))
				((c_yydisable_warnings)((i 1)))
			)
			(_port
				((DIN)(_open))
				((EN)(_open))
				((WE)(_open))
				((SINIT)(_open))
				((ND)(_open))
				((CLK)(clk))
				((RFD)(_open))
				((RDY)(_open))
				((ADDR)(addr))
				((DOUT)(dout))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~12 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{11~downto~0}~12 0 45 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{7~downto~0}~12 0 47 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000054 55 18332         1398289376212 vga_bsprite2a
(_unit VHDL (vga_bsprite2a 0 4 (vga_bsprite2a 0 44 ))
	(_version vb4)
	(_time 1398289376213 2014.04.23 17:42:56)
	(_source (\./../src/vga_bsprite2a.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 4b4b19491e1c1e5e1d4c4d1f58101a4c494d424c4f4d4e)
	(_entity
		(_time 1398288942195)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal tank1Turn ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal tank2Turn ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill1 ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill2 ~STD_LOGIC_VECTOR{7~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill3 ~STD_LOGIC_VECTOR{7~downto~0}~124 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill4 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill5 ~STD_LOGIC_VECTOR{7~downto~0}~128 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal tank1Angle ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1210 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal tank2Angle ~STD_LOGIC_VECTOR{1~downto~0}~1210 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1212 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal tank1_angle ~STD_LOGIC_VECTOR{7~downto~0}~1212 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1214 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal tank2_angle ~STD_LOGIC_VECTOR{7~downto~0}~1214 0 16 (_entity (_out ))))
		(_port (_internal aBTN ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal upBTN ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal downBTN ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal rightBTN ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
		(_port (_internal leftBTN ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~12 0 22 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1216 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~1216 0 23 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~31}~12 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 31))))))
		(_port (_internal M1 ~STD_LOGIC_VECTOR{0~to~31}~12 0 24 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~31}~1218 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 31))))))
		(_port (_internal M1a ~STD_LOGIC_VECTOR{0~to~31}~1218 0 25 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal M2 ~STD_LOGIC_VECTOR{31~downto~0}~12 0 26 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1220 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal M2a ~STD_LOGIC_VECTOR{31~downto~0}~1220 0 27 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1222 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal sw ~STD_LOGIC_VECTOR{7~downto~0}~1222 0 28 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal rom1_addr ~STD_LOGIC_VECTOR{5~downto~0}~12 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1224 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal rom2_addr ~STD_LOGIC_VECTOR{5~downto~0}~1224 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_port (_internal rom_addr12 ~STD_LOGIC_VECTOR{11~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~7}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 7))))))
		(_port (_internal FontM ~STD_LOGIC_VECTOR{0~to~7}~12 0 36 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~12 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1226 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~1226 0 38 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1228 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~1228 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal hbp ~STD_LOGIC_VECTOR{9~downto~0}~13 0 45 (_architecture (_string \"0010010000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal vbp ~STD_LOGIC_VECTOR{9~downto~0}~132 0 47 (_architecture (_string \"0000011111"\))))
		(_constant (_internal w ~extSTD.STANDARD.INTEGER 0 49 (_architecture ((i 100)))))
		(_constant (_internal h ~extSTD.STANDARD.INTEGER 0 50 (_architecture ((i 100)))))
		(_constant (_internal tw ~extSTD.STANDARD.INTEGER 0 51 (_architecture ((i 32)))))
		(_constant (_internal th ~extSTD.STANDARD.INTEGER 0 52 (_architecture ((i 29)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal zero ~STD_LOGIC_VECTOR{7~downto~0}~13 0 53 (_architecture (_string \"00000000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal thirty ~STD_LOGIC_VECTOR{7~downto~0}~134 0 54 (_architecture (_string \"00011110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal sixty ~STD_LOGIC_VECTOR{7~downto~0}~136 0 55 (_architecture (_string \"00111100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal ninety ~STD_LOGIC_VECTOR{7~downto~0}~138 0 56 (_architecture (_string \"01011010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal xpix1 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 58 (_architecture (_uni ))))
		(_signal (_internal xpix2 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 58 (_architecture (_uni ))))
		(_signal (_internal xpix3 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 58 (_architecture (_uni ))))
		(_signal (_internal xpix4 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 58 (_architecture (_uni ))))
		(_signal (_internal ypix1 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 58 (_architecture (_uni ))))
		(_signal (_internal ypix2 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 58 (_architecture (_uni ))))
		(_signal (_internal ypix3 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 58 (_architecture (_uni ))))
		(_signal (_internal ypix4 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal rom_addr1 ~STD_LOGIC_VECTOR{16~downto~0}~13 0 59 (_architecture (_uni ))))
		(_signal (_internal rom_addr2 ~STD_LOGIC_VECTOR{16~downto~0}~13 0 59 (_architecture (_uni ))))
		(_signal (_internal C1 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 60 (_architecture (_uni (_string \"0001010100"\)))))
		(_signal (_internal C2 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 61 (_architecture (_uni (_string \"0111110100"\)))))
		(_signal (_internal C3 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 62 (_architecture (_uni ))))
		(_signal (_internal C4 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 62 (_architecture (_uni ))))
		(_signal (_internal R1 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 62 (_architecture (_uni ))))
		(_signal (_internal R2 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 62 (_architecture (_uni ))))
		(_signal (_internal R3 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 62 (_architecture (_uni ))))
		(_signal (_internal R4 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 62 (_architecture (_uni ))))
		(_signal (_internal C1a ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 63 (_architecture (_uni ))))
		(_signal (_internal C2a ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{23~downto~0}~13 0 64 (_architecture (_uni ))))
		(_signal (_internal fontSpriteon ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal spriteon1 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal spriteon1f ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal spriteon2 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal spriteon2f ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal spriteonGrnd ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal spriteonB1 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal spriteonB2 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal spriteonB3 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal spriteonB4 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal spriteonB5 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal clk3 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal rom_pix1 ~STD_LOGIC_VECTOR{10~downto~0}~13 0 68 (_architecture (_uni ))))
		(_signal (_internal rom_pix2 ~STD_LOGIC_VECTOR{10~downto~0}~13 0 68 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal tank1_angle_calc ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 69 (_architecture (_uni ))))
		(_signal (_internal tank2_angle_calc ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 69 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal rom_pix_font ~STD_LOGIC_VECTOR{11~downto~0}~13 0 70 (_architecture (_uni ))))
		(_signal (_internal CFont ~STD_LOGIC_VECTOR{11~downto~0}~13 0 70 (_architecture (_uni ))))
		(_signal (_internal RFont ~STD_LOGIC_VECTOR{11~downto~0}~13 0 70 (_architecture (_uni ))))
		(_signal (_internal asciiaddr ~STD_LOGIC_VECTOR{11~downto~0}~13 0 70 (_architecture (_uni ))))
		(_variable (_internal i ~extSTD.STANDARD.INTEGER 0 222 (_process 36 )))
		(_variable (_internal j ~extSTD.STANDARD.INTEGER 0 222 (_process 36 )))
		(_variable (_internal f ~extSTD.STANDARD.INTEGER 0 222 (_process 36 )))
		(_process
			(line__75(_architecture 0 0 75 (_assignment (_simple)(_target(75)))))
			(line__76(_architecture 1 0 76 (_assignment (_simple)(_target(76)))))
			(line__78(_architecture 2 0 78 (_assignment (_simple)(_target(77))(_sensitivity(23)))))
			(line__79(_architecture 3 0 79 (_assignment (_simple)(_target(29))(_sensitivity(48)(77)(18)))))
			(line__80(_architecture 4 0 80 (_assignment (_simple)(_target(74))(_sensitivity(44)(17)))))
			(line__83(_architecture 5 0 83 (_assignment (_simple)(_target(55))(_sensitivity(75)(76)(17)(18)))))
			(line__91(_architecture 6 0 91 (_assignment (_simple)(_target(47)))))
			(line__93(_architecture 7 0 93 (_assignment (_simple)(_target(48)))))
			(line__94(_architecture 8 0 94 (_assignment (_simple)(_target(49)))))
			(line__98(_architecture 9 0 98 (_process (_simple)(_target(54))(_sensitivity(24)(25))(_read(54)))))
			(line__106(_architecture 10 0 106 (_assignment (_simple)(_alias((clk3)(q(17))))(_simpleassign BUF)(_target(69))(_sensitivity(54(17))))))
			(line__108(_architecture 11 0 108 (_process (_target(44)(45)(72)(73))(_sensitivity(44)(45)(69)(13)(14)(15)(16)(72)(73)(1))(_dssslsensitivity 7))))
			(line__176(_architecture 12 0 176 (_assignment (_simple)(_target(38))(_sensitivity(48)(18)))))
			(line__177(_architecture 13 0 177 (_assignment (_simple)(_target(39))(_sensitivity(49)(18)))))
			(line__178(_architecture 14 0 178 (_assignment (_simple)(_target(40))(_sensitivity(50)(18)))))
			(line__179(_architecture 15 0 179 (_assignment (_simple)(_target(41))(_sensitivity(51)(18)))))
			(line__180(_architecture 16 0 180 (_assignment (_simple)(_target(34))(_sensitivity(44)(17)))))
			(line__181(_architecture 17 0 181 (_assignment (_simple)(_target(35))(_sensitivity(45)(17)))))
			(line__182(_architecture 18 0 182 (_assignment (_simple)(_target(36))(_sensitivity(46)(17)))))
			(line__183(_architecture 19 0 183 (_assignment (_simple)(_target(37))(_sensitivity(47)(17)))))
			(line__186(_architecture 20 0 186 (_assignment (_simple)(_target(56))(_sensitivity(44)(48)(17)(18)))))
			(line__187(_architecture 21 0 187 (_assignment (_simple)(_target(57))(_sensitivity(44)(48)(17)(18)))))
			(line__189(_architecture 22 0 189 (_assignment (_simple)(_target(58))(_sensitivity(45)(49)(17)(18)))))
			(line__190(_architecture 23 0 190 (_assignment (_simple)(_target(59))(_sensitivity(45)(49)(17)(18)))))
			(line__192(_architecture 24 0 192 (_assignment (_simple)(_target(60))(_sensitivity(17)(18)))))
			(line__193(_architecture 25 0 193 (_assignment (_simple)(_target(64))(_sensitivity(3)(17)(18)))))
			(line__194(_architecture 26 0 194 (_assignment (_simple)(_target(65))(_sensitivity(4)(17)(18)))))
			(line__195(_architecture 27 0 195 (_assignment (_simple)(_target(66))(_sensitivity(5)(17)(18)))))
			(line__196(_architecture 28 0 196 (_assignment (_simple)(_target(67))(_sensitivity(6)(17)(18)))))
			(line__197(_architecture 29 0 197 (_assignment (_simple)(_target(68))(_sensitivity(7)(17)(18)))))
			(line__211(_architecture 30 0 211 (_assignment (_simple)(_target(42))(_sensitivity(48)(18)))))
			(line__212(_architecture 31 0 212 (_assignment (_simple)(_target(43))(_sensitivity(49)(18)))))
			(line__214(_architecture 32 0 214 (_assignment (_simple)(_alias((rom1_addr)(rom_addr1(d_5_0))))(_target(27))(_sensitivity(42(d_5_0))))))
			(line__215(_architecture 33 0 215 (_assignment (_simple)(_alias((rom2_addr)(rom_addr2(d_5_0))))(_target(28))(_sensitivity(43(d_5_0))))))
			(line__217(_architecture 34 0 217 (_assignment (_simple)(_target(70))(_sensitivity(44)(17)))))
			(line__218(_architecture 35 0 218 (_assignment (_simple)(_target(71))(_sensitivity(45)(17)))))
			(line__220(_architecture 36 0 220 (_process (_simple)(_target(61)(62)(63)(31)(32)(33))(_sensitivity(56)(57)(58)(59)(60)(64)(65)(66)(67)(68)(70)(71)(0)(19)(20)(21)(22))(_monitor)(_read(55)(61)(62)(63)(74)(30)))))
			(line__307(_architecture 37 0 307 (_process (_simple)(_target(8)(9))(_sensitivity(72)(73)))))
			(line__331(_architecture 38 0 331 (_assignment (_simple)(_alias((tank1_angle)(tank1_angle_calc)))(_target(10))(_sensitivity(72)))))
			(line__332(_architecture 39 0 332 (_assignment (_simple)(_alias((tank2_angle)(tank2_angle_calc)))(_target(11))(_sensitivity(73)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 3 )
		(33686018 )
		(131586 )
		(50529026 33686019 770 )
		(50463490 50529027 771 )
		(33686018 33686018 33686018 33686018 33686018 33686018 )
		(514 )
		(197379 )
		(131843 )
		(771 )
		(515 )
		(197122 )
		(197378 )
	)
	(_model . vga_bsprite2a 40 -1
	)
)
I 000054 55 18332         1398289391541 vga_bsprite2a
(_unit VHDL (vga_bsprite2a 0 4 (vga_bsprite2a 0 44 ))
	(_version vb4)
	(_time 1398289391542 2014.04.23 17:43:11)
	(_source (\./../src/vga_bsprite2a.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 32673d3737656727643534662169633530343b35363437)
	(_entity
		(_time 1398288942195)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal tank1Turn ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal tank2Turn ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill1 ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill2 ~STD_LOGIC_VECTOR{7~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill3 ~STD_LOGIC_VECTOR{7~downto~0}~124 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill4 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill5 ~STD_LOGIC_VECTOR{7~downto~0}~128 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal tank1Angle ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1210 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal tank2Angle ~STD_LOGIC_VECTOR{1~downto~0}~1210 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1212 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal tank1_angle ~STD_LOGIC_VECTOR{7~downto~0}~1212 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1214 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal tank2_angle ~STD_LOGIC_VECTOR{7~downto~0}~1214 0 16 (_entity (_out ))))
		(_port (_internal aBTN ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal upBTN ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal downBTN ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal rightBTN ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
		(_port (_internal leftBTN ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~12 0 22 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1216 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~1216 0 23 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~31}~12 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 31))))))
		(_port (_internal M1 ~STD_LOGIC_VECTOR{0~to~31}~12 0 24 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~31}~1218 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 31))))))
		(_port (_internal M1a ~STD_LOGIC_VECTOR{0~to~31}~1218 0 25 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal M2 ~STD_LOGIC_VECTOR{31~downto~0}~12 0 26 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1220 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal M2a ~STD_LOGIC_VECTOR{31~downto~0}~1220 0 27 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1222 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal sw ~STD_LOGIC_VECTOR{7~downto~0}~1222 0 28 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal rom1_addr ~STD_LOGIC_VECTOR{5~downto~0}~12 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1224 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal rom2_addr ~STD_LOGIC_VECTOR{5~downto~0}~1224 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_port (_internal rom_addr12 ~STD_LOGIC_VECTOR{11~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~7}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 7))))))
		(_port (_internal FontM ~STD_LOGIC_VECTOR{0~to~7}~12 0 36 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~12 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1226 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~1226 0 38 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1228 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~1228 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal hbp ~STD_LOGIC_VECTOR{9~downto~0}~13 0 45 (_architecture (_string \"0010010000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal vbp ~STD_LOGIC_VECTOR{9~downto~0}~132 0 47 (_architecture (_string \"0000011111"\))))
		(_constant (_internal w ~extSTD.STANDARD.INTEGER 0 49 (_architecture ((i 100)))))
		(_constant (_internal h ~extSTD.STANDARD.INTEGER 0 50 (_architecture ((i 100)))))
		(_constant (_internal tw ~extSTD.STANDARD.INTEGER 0 51 (_architecture ((i 32)))))
		(_constant (_internal th ~extSTD.STANDARD.INTEGER 0 52 (_architecture ((i 29)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal zero ~STD_LOGIC_VECTOR{7~downto~0}~13 0 53 (_architecture (_string \"00000000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal thirty ~STD_LOGIC_VECTOR{7~downto~0}~134 0 54 (_architecture (_string \"00011110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal sixty ~STD_LOGIC_VECTOR{7~downto~0}~136 0 55 (_architecture (_string \"00111100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal ninety ~STD_LOGIC_VECTOR{7~downto~0}~138 0 56 (_architecture (_string \"01011010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal xpix1 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 58 (_architecture (_uni ))))
		(_signal (_internal xpix2 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 58 (_architecture (_uni ))))
		(_signal (_internal xpix3 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 58 (_architecture (_uni ))))
		(_signal (_internal xpix4 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 58 (_architecture (_uni ))))
		(_signal (_internal ypix1 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 58 (_architecture (_uni ))))
		(_signal (_internal ypix2 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 58 (_architecture (_uni ))))
		(_signal (_internal ypix3 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 58 (_architecture (_uni ))))
		(_signal (_internal ypix4 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal rom_addr1 ~STD_LOGIC_VECTOR{16~downto~0}~13 0 59 (_architecture (_uni ))))
		(_signal (_internal rom_addr2 ~STD_LOGIC_VECTOR{16~downto~0}~13 0 59 (_architecture (_uni ))))
		(_signal (_internal C1 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 60 (_architecture (_uni (_string \"0001010100"\)))))
		(_signal (_internal C2 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 61 (_architecture (_uni (_string \"0111110100"\)))))
		(_signal (_internal C3 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 62 (_architecture (_uni ))))
		(_signal (_internal C4 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 62 (_architecture (_uni ))))
		(_signal (_internal R1 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 62 (_architecture (_uni ))))
		(_signal (_internal R2 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 62 (_architecture (_uni ))))
		(_signal (_internal R3 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 62 (_architecture (_uni ))))
		(_signal (_internal R4 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 62 (_architecture (_uni ))))
		(_signal (_internal C1a ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 63 (_architecture (_uni ))))
		(_signal (_internal C2a ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{23~downto~0}~13 0 64 (_architecture (_uni ))))
		(_signal (_internal fontSpriteon ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal spriteon1 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal spriteon1f ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal spriteon2 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal spriteon2f ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal spriteonGrnd ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal spriteonB1 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal spriteonB2 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal spriteonB3 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal spriteonB4 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal spriteonB5 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal clk3 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal rom_pix1 ~STD_LOGIC_VECTOR{10~downto~0}~13 0 68 (_architecture (_uni ))))
		(_signal (_internal rom_pix2 ~STD_LOGIC_VECTOR{10~downto~0}~13 0 68 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal tank1_angle_calc ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 69 (_architecture (_uni ))))
		(_signal (_internal tank2_angle_calc ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 69 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal rom_pix_font ~STD_LOGIC_VECTOR{11~downto~0}~13 0 70 (_architecture (_uni ))))
		(_signal (_internal CFont ~STD_LOGIC_VECTOR{11~downto~0}~13 0 70 (_architecture (_uni ))))
		(_signal (_internal RFont ~STD_LOGIC_VECTOR{11~downto~0}~13 0 70 (_architecture (_uni ))))
		(_signal (_internal asciiaddr ~STD_LOGIC_VECTOR{11~downto~0}~13 0 70 (_architecture (_uni ))))
		(_variable (_internal i ~extSTD.STANDARD.INTEGER 0 222 (_process 36 )))
		(_variable (_internal j ~extSTD.STANDARD.INTEGER 0 222 (_process 36 )))
		(_variable (_internal f ~extSTD.STANDARD.INTEGER 0 222 (_process 36 )))
		(_process
			(line__75(_architecture 0 0 75 (_assignment (_simple)(_target(75)))))
			(line__76(_architecture 1 0 76 (_assignment (_simple)(_target(76)))))
			(line__78(_architecture 2 0 78 (_assignment (_simple)(_target(77))(_sensitivity(23)))))
			(line__79(_architecture 3 0 79 (_assignment (_simple)(_target(29))(_sensitivity(48)(77)(18)))))
			(line__80(_architecture 4 0 80 (_assignment (_simple)(_target(74))(_sensitivity(44)(17)))))
			(line__83(_architecture 5 0 83 (_assignment (_simple)(_target(55))(_sensitivity(75)(76)(17)(18)))))
			(line__91(_architecture 6 0 91 (_assignment (_simple)(_target(47)))))
			(line__93(_architecture 7 0 93 (_assignment (_simple)(_target(48)))))
			(line__94(_architecture 8 0 94 (_assignment (_simple)(_target(49)))))
			(line__98(_architecture 9 0 98 (_process (_simple)(_target(54))(_sensitivity(24)(25))(_read(54)))))
			(line__106(_architecture 10 0 106 (_assignment (_simple)(_alias((clk3)(q(17))))(_simpleassign BUF)(_target(69))(_sensitivity(54(17))))))
			(line__108(_architecture 11 0 108 (_process (_target(44)(45)(72)(73))(_sensitivity(44)(45)(69)(13)(14)(15)(16)(72)(73)(1))(_dssslsensitivity 7))))
			(line__176(_architecture 12 0 176 (_assignment (_simple)(_target(38))(_sensitivity(48)(18)))))
			(line__177(_architecture 13 0 177 (_assignment (_simple)(_target(39))(_sensitivity(49)(18)))))
			(line__178(_architecture 14 0 178 (_assignment (_simple)(_target(40))(_sensitivity(50)(18)))))
			(line__179(_architecture 15 0 179 (_assignment (_simple)(_target(41))(_sensitivity(51)(18)))))
			(line__180(_architecture 16 0 180 (_assignment (_simple)(_target(34))(_sensitivity(44)(17)))))
			(line__181(_architecture 17 0 181 (_assignment (_simple)(_target(35))(_sensitivity(45)(17)))))
			(line__182(_architecture 18 0 182 (_assignment (_simple)(_target(36))(_sensitivity(46)(17)))))
			(line__183(_architecture 19 0 183 (_assignment (_simple)(_target(37))(_sensitivity(47)(17)))))
			(line__186(_architecture 20 0 186 (_assignment (_simple)(_target(56))(_sensitivity(44)(48)(17)(18)))))
			(line__187(_architecture 21 0 187 (_assignment (_simple)(_target(57))(_sensitivity(44)(48)(17)(18)))))
			(line__189(_architecture 22 0 189 (_assignment (_simple)(_target(58))(_sensitivity(45)(49)(17)(18)))))
			(line__190(_architecture 23 0 190 (_assignment (_simple)(_target(59))(_sensitivity(45)(49)(17)(18)))))
			(line__192(_architecture 24 0 192 (_assignment (_simple)(_target(60))(_sensitivity(17)(18)))))
			(line__193(_architecture 25 0 193 (_assignment (_simple)(_target(64))(_sensitivity(3)(17)(18)))))
			(line__194(_architecture 26 0 194 (_assignment (_simple)(_target(65))(_sensitivity(4)(17)(18)))))
			(line__195(_architecture 27 0 195 (_assignment (_simple)(_target(66))(_sensitivity(5)(17)(18)))))
			(line__196(_architecture 28 0 196 (_assignment (_simple)(_target(67))(_sensitivity(6)(17)(18)))))
			(line__197(_architecture 29 0 197 (_assignment (_simple)(_target(68))(_sensitivity(7)(17)(18)))))
			(line__211(_architecture 30 0 211 (_assignment (_simple)(_target(42))(_sensitivity(48)(18)))))
			(line__212(_architecture 31 0 212 (_assignment (_simple)(_target(43))(_sensitivity(49)(18)))))
			(line__214(_architecture 32 0 214 (_assignment (_simple)(_alias((rom1_addr)(rom_addr1(d_5_0))))(_target(27))(_sensitivity(42(d_5_0))))))
			(line__215(_architecture 33 0 215 (_assignment (_simple)(_alias((rom2_addr)(rom_addr2(d_5_0))))(_target(28))(_sensitivity(43(d_5_0))))))
			(line__217(_architecture 34 0 217 (_assignment (_simple)(_target(70))(_sensitivity(44)(17)))))
			(line__218(_architecture 35 0 218 (_assignment (_simple)(_target(71))(_sensitivity(45)(17)))))
			(line__220(_architecture 36 0 220 (_process (_simple)(_target(61)(62)(63)(31)(32)(33))(_sensitivity(56)(57)(58)(59)(60)(64)(65)(66)(67)(68)(70)(71)(0)(19)(20)(21)(22))(_monitor)(_read(55)(61)(62)(63)(74)(30)))))
			(line__307(_architecture 37 0 307 (_process (_simple)(_target(8)(9))(_sensitivity(72)(73)))))
			(line__331(_architecture 38 0 331 (_assignment (_simple)(_alias((tank1_angle)(tank1_angle_calc)))(_target(10))(_sensitivity(72)))))
			(line__332(_architecture 39 0 332 (_assignment (_simple)(_alias((tank2_angle)(tank2_angle_calc)))(_target(11))(_sensitivity(73)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 3 )
		(33686018 )
		(131586 )
		(50529026 33686019 770 )
		(50463490 50529027 771 )
		(33686018 33686018 33686018 33686018 33686018 33686018 )
		(514 )
		(197379 )
		(131843 )
		(771 )
		(515 )
		(197122 )
		(197378 )
	)
	(_model . vga_bsprite2a 40 -1
	)
)
I 000058 55 18041         1398289416926 vga_bsprite2a_top
(_unit VHDL (vga_bsprite2a_top 0 5 (vga_bsprite2a_top 0 35 ))
	(_version vb4)
	(_time 1398289416927 2014.04.23 17:43:36)
	(_source (\./../src/vga_bsprite2a_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 575102545700024201505754440c065055515e50535152)
	(_entity
		(_time 1398008218323)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation U1 0 66 (_entity . clkdiv)
		(_port
			((mclk)(mclk))
			((clr)(clr))
			((clk25)(clk25))
			((clk190)(clk190))
		)
	)
	(_instantiation U2 0 74 (_entity . vga_640x480)
		(_port
			((clk)(clk25))
			((clr)(clr))
			((hsync)(hsync))
			((vsync)(vsync))
			((hc)(hc))
			((vc)(vc))
			((vidon)(vidon))
		)
	)
	(_instantiation U3 0 85 (_entity . vga_bsprite2a)
		(_port
			((vidon)(vidon))
			((tank1Turn)(sig_tank1))
			((tank2Turn)(sig_tank2))
			((hill1)(sig_hill1))
			((hill2)(sig_hill2))
			((hill3)(sig_hill3))
			((hill4)(sig_hill4))
			((hill5)(sig_hill5))
			((tank1Angle)(sig_tank1Angle))
			((tank2Angle)(sig_tank2Angle))
			((tank1_angle)(sig_tank1_angle_calc))
			((tank2_angle)(sig_tank2_angle_calc))
			((aBTN)(sig_gameA))
			((upBTN)(sig_gameUp))
			((downBTN)(sig_gameDown))
			((rightBTN)(sig_gameRight))
			((leftBTN)(sig_gameLeft))
			((hc)(hc))
			((vc)(vc))
			((M1)(M1))
			((M1a)(M1a))
			((M2)(M2))
			((M2a)(M2a))
			((sw)(sw))
			((clk)(mclk))
			((clr)(clr))
			((btn)(btns))
			((rom1_addr)(rom1_addr))
			((rom2_addr)(rom2_addr))
			((rom_addr12)(sig_rom_addr12))
			((FontM)(sig_fontM))
			((red)(sig_gameRed))
			((green)(sig_gameGreen))
			((blue)(sig_gameBlue))
		)
	)
	(_instantiation U4 0 123 (_entity . tank_sprite)
		(_port
			((angle)(sig_tank1Angle))
			((addr)(rom1_addr))
			((M)(M1))
		)
	)
	(_instantiation U4fill 0 130 (_entity . tank_sprite2)
		(_port
			((angle)(sig_tank1Angle))
			((addr)(rom1_addr))
			((M)(M1a))
		)
	)
	(_instantiation U5 0 137 (_entity . tank_sprite)
		(_port
			((angle)(sig_tank2Angle))
			((addr)(rom2_addr))
			((M)(M2))
		)
	)
	(_instantiation U5fill 0 145 (_entity . tank_sprite2)
		(_port
			((angle)(sig_tank2Angle))
			((addr)(rom2_addr))
			((M)(M2a))
		)
	)
	(_instantiation who 0 152 (_entity . whosTurn)
		(_port
			((clr)(clr))
			((clk)(clk25))
			((a)(sig_gameA))
			((start)(sig_gameStart))
			((tank1)(sig_tank1))
			((tank2)(sig_tank2))
		)
	)
	(_instantiation nes 0 162 (_entity . nes_driver)
		(_port
			((clr)(clr))
			((clk25)(clk25))
			((nes_data)(ja1))
			((nes_clk)(ja3))
			((latch)(ja2))
			((nesBtns)(sig_nesBtns))
		)
	)
	(_instantiation x7 0 173 (_entity . x7segb)
		(_port
			((x(d_15_8))(sig_tank1_angle_calc))
			((x(d_7_0))(sig_tank2_angle_calc))
			((clk)(mclk))
			((clr)(clr))
			((a_to_g)(a_to_g))
			((an)(an))
			((dp)(dp))
		)
	)
	(_instantiation buttons 0 184 (_entity . buttonMux)
		(_port
			((screenSel)(sig_screenSel))
			((a)(sig_a))
			((b)(sig_b))
			((start)(sig_start))
			((sel)(sig_sel))
			((up)(sig_up))
			((down)(sig_down))
			((right)(sig_right))
			((left)(sig_left))
			((gameA)(sig_gameA))
			((gameB)(sig_gameB))
			((gameStart)(sig_gameStart))
			((gameSel)(sig_gameSel))
			((gameUp)(sig_gameUp))
			((gameDown)(sig_gameDown))
			((gameRight)(sig_gameRight))
			((gameLeft)(sig_gameLeft))
		)
	)
	(_instantiation selector 0 205 (_entity . screenSelector)
		(_port
			((screenSel)(sig_screenSel))
			((titleRed)(sig_titleRed))
			((titleGreen)(sig_titleGreen))
			((titleBlue)(sig_titleBlue))
			((gameRed)(sig_gameRed))
			((gameBlue)(sig_gameBlue))
			((gameGreen)(sig_gameGreen))
			((red)(red))
			((green)(green))
			((blue)(blue))
		)
	)
	(_instantiation screenstate 0 219 (_entity . screenState)
		(_port
			((start)(sig_start))
			((sel)(sig_sel))
			((up)(sig_up))
			((down)(sig_down))
			((left)(sig_left))
			((right)(sig_right))
			((b)(sig_b))
			((a)(sig_a))
			((clr)(clr))
			((clk)(mclk))
			((screenSel)(sig_screenSel))
			((current_state)(sig_current_state))
			((hill1)(sig_hill1))
			((hill2)(sig_hill2))
			((hill3)(sig_hill3))
			((hill4)(sig_hill4))
			((hill5)(sig_hill5))
		)
	)
	(_instantiation title 0 240 (_entity . titleScreen)
		(_port
			((vidon)(vidon))
			((hc)(hc))
			((vc)(vc))
			((MTitle)(sig_MTitle))
			((romTitle_addr14)(sig_romTitle_addr14))
			((red)(sig_titleRed))
			((green)(sig_titleGreen))
			((blue)(sig_titleBlue))
		)
	)
	(_instantiation t 0 252 (_entity . titleImage)
		(_port
			((clka)(clk25))
			((addra)(sig_romTitle_addr14))
			((douta)(sig_MTitle))
		)
	)
	(_instantiation bounce 0 259 (_entity . debounce)
		(_port
			((inp)(sig_nesBtns))
			((cclk)(clk190))
			((clr)(clr))
			((outp(7))(sig_left))
			((outp(6))(sig_down))
			((outp(5))(sig_up))
			((outp(4))(sig_right))
			((outp(3))(sig_sel))
			((outp(2))(sig_start))
			((outp(1))(sig_b))
			((outp(0))(sig_a))
		)
	)
	(_instantiation font 0 275 (_entity . fonts)
		(_port
			((addr)(sig_rom_addr12))
			((clk)(clk25))
			((dout)(sig_fontM))
		)
	)
	(_object
		(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal aBTN ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal upBTN ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal downBTN ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal rightBTN ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal leftBTN ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal ja1 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal ja2 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_port (_internal ja3 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal sw ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill1 ~STD_LOGIC_VECTOR{7~downto~0}~122 0 18 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill2 ~STD_LOGIC_VECTOR{7~downto~0}~124 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill3 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 20 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill4 ~STD_LOGIC_VECTOR{7~downto~0}~128 0 21 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill5 ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 22 (_entity (_in ))))
		(_port (_internal hsync ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
		(_port (_internal vsync ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~12 0 25 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1212 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~1212 0 26 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~12 0 27 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal a_to_g ~STD_LOGIC_VECTOR{6~downto~0}~12 0 28 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1214 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal an ~STD_LOGIC_VECTOR{3~downto~0}~1214 0 29 (_entity (_out ))))
		(_port (_internal dp ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1216 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ld ~STD_LOGIC_VECTOR{7~downto~0}~1216 0 31 (_entity (_out ))))
		(_signal (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal clk25 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal clk190 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_a ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_b ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_start ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_sel ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_right ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_left ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_up ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_down ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_tank1 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_tank2 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_gameA ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameB ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameStart ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameSel ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameUp ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameDown ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameLeft ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameRight ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_screenSel ~extieee.std_logic_1164.STD_LOGIC 0 41 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal sig_gameRed ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal sig_gameGreen ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal sig_titleRed ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal sig_titleGreen ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal sig_gameBlue ~STD_LOGIC_VECTOR{1~downto~0}~13 0 43 (_architecture (_uni ))))
		(_signal (_internal sig_titleBlue ~STD_LOGIC_VECTOR{1~downto~0}~13 0 43 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal sig_hill1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal sig_hill2 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal sig_hill3 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal sig_hill4 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal sig_hill5 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~13 0 45 (_architecture (_uni ))))
		(_signal (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~13 0 45 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~31}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 31))))))
		(_signal (_internal M1 ~STD_LOGIC_VECTOR{0~to~31}~13 0 46 (_architecture (_uni ))))
		(_signal (_internal M1a ~STD_LOGIC_VECTOR{0~to~31}~13 0 46 (_architecture (_uni ))))
		(_signal (_internal sig_init_M ~STD_LOGIC_VECTOR{0~to~31}~13 0 46 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~7}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 7))))))
		(_signal (_internal sig_fontM ~STD_LOGIC_VECTOR{0~to~7}~13 0 47 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal sig_rom_addr12 ~STD_LOGIC_VECTOR{11~downto~0}~13 0 48 (_architecture (_uni ))))
		(_signal (_internal angle1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 49 (_architecture (_uni ))))
		(_signal (_internal angle2 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 49 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal M2 ~STD_LOGIC_VECTOR{31~downto~0}~13 0 50 (_architecture (_uni ))))
		(_signal (_internal M2a ~STD_LOGIC_VECTOR{31~downto~0}~13 0 50 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal btns ~STD_LOGIC_VECTOR{3~downto~0}~13 0 51 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal sig_x ~STD_LOGIC_VECTOR{15~downto~0}~13 0 52 (_architecture (_uni ))))
		(_signal (_internal sig_tank1Angle ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53 (_architecture (_uni ))))
		(_signal (_internal sig_tank2Angle ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53 (_architecture (_uni ))))
		(_signal (_internal sig_tank1_angle_calc ~STD_LOGIC_VECTOR{7~downto~0}~13 0 54 (_architecture (_uni ))))
		(_signal (_internal sig_tank2_angle_calc ~STD_LOGIC_VECTOR{7~downto~0}~13 0 54 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal rom1_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 55 (_architecture (_uni ))))
		(_signal (_internal rom2_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 55 (_architecture (_uni ))))
		(_signal (_internal rom3_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 55 (_architecture (_uni ))))
		(_signal (_internal rom4_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 55 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal rom1_addr ~STD_LOGIC_VECTOR{5~downto~0}~13 0 56 (_architecture (_uni ))))
		(_signal (_internal rom2_addr ~STD_LOGIC_VECTOR{5~downto~0}~13 0 56 (_architecture (_uni ))))
		(_signal (_internal sig_init_addr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 57 (_architecture (_uni ))))
		(_signal (_internal sig_current_state ~STD_LOGIC_VECTOR{7~downto~0}~13 0 58 (_architecture (_uni ))))
		(_signal (_internal sig_nesBtns ~STD_LOGIC_VECTOR{7~downto~0}~13 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{14~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 14)(i 0))))))
		(_signal (_internal sig_romTitle_addr14 ~STD_LOGIC_VECTOR{14~downto~0}~13 0 59 (_architecture (_uni ))))
		(_signal (_internal sig_MTitle ~STD_LOGIC_VECTOR{7~downto~0}~13 0 60 (_architecture (_uni ))))
		(_process
			(line__64(_architecture 0 0 64 (_assignment (_simple)(_alias((clr)(btn(3))))(_simpleassign BUF)(_target(25))(_sensitivity(9(3))))))
			(line__283(_architecture 1 0 283 (_assignment (_simple)(_alias((btns)(btn)))(_target(70))(_sensitivity(9)))))
			(line__284(_architecture 2 0 284 (_assignment (_simple)(_alias((ld(0))(sig_a)))(_target(24(0)))(_sensitivity(29)))))
			(line__285(_architecture 3 0 285 (_assignment (_simple)(_alias((ld(1))(sig_b)))(_target(24(1)))(_sensitivity(30)))))
			(line__286(_architecture 4 0 286 (_assignment (_simple)(_alias((ld(2))(sig_start)))(_target(24(2)))(_sensitivity(31)))))
			(line__287(_architecture 5 0 287 (_assignment (_simple)(_alias((ld(3))(sig_sel)))(_target(24(3)))(_sensitivity(32)))))
			(line__288(_architecture 6 0 288 (_assignment (_simple)(_alias((ld(4))(sig_right)))(_target(24(4)))(_sensitivity(33)))))
			(line__289(_architecture 7 0 289 (_assignment (_simple)(_alias((ld(5))(sig_up)))(_target(24(5)))(_sensitivity(35)))))
			(line__290(_architecture 8 0 290 (_assignment (_simple)(_alias((ld(6))(sig_down)))(_target(24(6)))(_sensitivity(36)))))
			(line__291(_architecture 9 0 291 (_assignment (_simple)(_alias((ld(7))(sig_left)))(_target(24(7)))(_sensitivity(34)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . vga_bsprite2a_top 10 -1
	)
)
I 000054 55 18328         1398289951866 vga_bsprite2a
(_unit VHDL (vga_bsprite2a 0 4 (vga_bsprite2a 0 44 ))
	(_version vb4)
	(_time 1398289951867 2014.04.23 17:52:31)
	(_source (\./../src/vga_bsprite2a.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code f6f5f5a6f7a1a3e3a0f1f0a2e5ada7f1f4f0fff1f2f0f3)
	(_entity
		(_time 1398288942195)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal tank1Turn ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal tank2Turn ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill1 ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill2 ~STD_LOGIC_VECTOR{7~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill3 ~STD_LOGIC_VECTOR{7~downto~0}~124 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill4 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill5 ~STD_LOGIC_VECTOR{7~downto~0}~128 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal tank1Angle ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1210 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal tank2Angle ~STD_LOGIC_VECTOR{1~downto~0}~1210 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1212 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal tank1_angle ~STD_LOGIC_VECTOR{7~downto~0}~1212 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1214 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal tank2_angle ~STD_LOGIC_VECTOR{7~downto~0}~1214 0 16 (_entity (_out ))))
		(_port (_internal aBTN ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal upBTN ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal downBTN ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal rightBTN ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
		(_port (_internal leftBTN ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~12 0 22 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1216 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~1216 0 23 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~31}~12 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 31))))))
		(_port (_internal M1 ~STD_LOGIC_VECTOR{0~to~31}~12 0 24 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~31}~1218 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 31))))))
		(_port (_internal M1a ~STD_LOGIC_VECTOR{0~to~31}~1218 0 25 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal M2 ~STD_LOGIC_VECTOR{31~downto~0}~12 0 26 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1220 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal M2a ~STD_LOGIC_VECTOR{31~downto~0}~1220 0 27 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1222 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal sw ~STD_LOGIC_VECTOR{7~downto~0}~1222 0 28 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal rom1_addr ~STD_LOGIC_VECTOR{5~downto~0}~12 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1224 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal rom2_addr ~STD_LOGIC_VECTOR{5~downto~0}~1224 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_port (_internal rom_addr12 ~STD_LOGIC_VECTOR{11~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~7}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 7))))))
		(_port (_internal FontM ~STD_LOGIC_VECTOR{0~to~7}~12 0 36 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~12 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1226 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~1226 0 38 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1228 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~1228 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal hbp ~STD_LOGIC_VECTOR{9~downto~0}~13 0 45 (_architecture (_string \"0010010000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal vbp ~STD_LOGIC_VECTOR{9~downto~0}~132 0 47 (_architecture (_string \"0000011111"\))))
		(_constant (_internal w ~extSTD.STANDARD.INTEGER 0 49 (_architecture ((i 8)))))
		(_constant (_internal h ~extSTD.STANDARD.INTEGER 0 50 (_architecture ((i 8)))))
		(_constant (_internal tw ~extSTD.STANDARD.INTEGER 0 51 (_architecture ((i 32)))))
		(_constant (_internal th ~extSTD.STANDARD.INTEGER 0 52 (_architecture ((i 29)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal zero ~STD_LOGIC_VECTOR{7~downto~0}~13 0 53 (_architecture (_string \"00000000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal thirty ~STD_LOGIC_VECTOR{7~downto~0}~134 0 54 (_architecture (_string \"00011110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal sixty ~STD_LOGIC_VECTOR{7~downto~0}~136 0 55 (_architecture (_string \"00111100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal ninety ~STD_LOGIC_VECTOR{7~downto~0}~138 0 56 (_architecture (_string \"01011010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal xpix1 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 58 (_architecture (_uni ))))
		(_signal (_internal xpix2 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 58 (_architecture (_uni ))))
		(_signal (_internal xpix3 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 58 (_architecture (_uni ))))
		(_signal (_internal xpix4 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 58 (_architecture (_uni ))))
		(_signal (_internal ypix1 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 58 (_architecture (_uni ))))
		(_signal (_internal ypix2 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 58 (_architecture (_uni ))))
		(_signal (_internal ypix3 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 58 (_architecture (_uni ))))
		(_signal (_internal ypix4 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal rom_addr1 ~STD_LOGIC_VECTOR{16~downto~0}~13 0 59 (_architecture (_uni ))))
		(_signal (_internal rom_addr2 ~STD_LOGIC_VECTOR{16~downto~0}~13 0 59 (_architecture (_uni ))))
		(_signal (_internal C1 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 60 (_architecture (_uni (_string \"0001010100"\)))))
		(_signal (_internal C2 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 61 (_architecture (_uni (_string \"0111110100"\)))))
		(_signal (_internal C3 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 62 (_architecture (_uni ))))
		(_signal (_internal C4 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 62 (_architecture (_uni ))))
		(_signal (_internal R1 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 62 (_architecture (_uni ))))
		(_signal (_internal R2 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 62 (_architecture (_uni ))))
		(_signal (_internal R3 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 62 (_architecture (_uni ))))
		(_signal (_internal R4 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 62 (_architecture (_uni ))))
		(_signal (_internal C1a ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 63 (_architecture (_uni ))))
		(_signal (_internal C2a ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{23~downto~0}~13 0 64 (_architecture (_uni ))))
		(_signal (_internal fontSpriteon ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal spriteon1 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal spriteon1f ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal spriteon2 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal spriteon2f ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal spriteonGrnd ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal spriteonB1 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal spriteonB2 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal spriteonB3 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal spriteonB4 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal spriteonB5 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal clk3 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal rom_pix1 ~STD_LOGIC_VECTOR{10~downto~0}~13 0 68 (_architecture (_uni ))))
		(_signal (_internal rom_pix2 ~STD_LOGIC_VECTOR{10~downto~0}~13 0 68 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal tank1_angle_calc ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 69 (_architecture (_uni ))))
		(_signal (_internal tank2_angle_calc ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 69 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal rom_pix_font ~STD_LOGIC_VECTOR{11~downto~0}~13 0 70 (_architecture (_uni ))))
		(_signal (_internal CFont ~STD_LOGIC_VECTOR{11~downto~0}~13 0 70 (_architecture (_uni ))))
		(_signal (_internal RFont ~STD_LOGIC_VECTOR{11~downto~0}~13 0 70 (_architecture (_uni ))))
		(_signal (_internal asciiaddr ~STD_LOGIC_VECTOR{11~downto~0}~13 0 70 (_architecture (_uni ))))
		(_variable (_internal i ~extSTD.STANDARD.INTEGER 0 222 (_process 36 )))
		(_variable (_internal j ~extSTD.STANDARD.INTEGER 0 222 (_process 36 )))
		(_variable (_internal f ~extSTD.STANDARD.INTEGER 0 222 (_process 36 )))
		(_process
			(line__75(_architecture 0 0 75 (_assignment (_simple)(_target(75)))))
			(line__76(_architecture 1 0 76 (_assignment (_simple)(_target(76)))))
			(line__78(_architecture 2 0 78 (_assignment (_simple)(_target(77))(_sensitivity(23)))))
			(line__79(_architecture 3 0 79 (_assignment (_simple)(_target(29))(_sensitivity(48)(77)(18)))))
			(line__80(_architecture 4 0 80 (_assignment (_simple)(_target(74))(_sensitivity(44)(17)))))
			(line__83(_architecture 5 0 83 (_assignment (_simple)(_target(55))(_sensitivity(75)(76)(17)(18)))))
			(line__91(_architecture 6 0 91 (_assignment (_simple)(_target(47)))))
			(line__93(_architecture 7 0 93 (_assignment (_simple)(_target(48)))))
			(line__94(_architecture 8 0 94 (_assignment (_simple)(_target(49)))))
			(line__98(_architecture 9 0 98 (_process (_simple)(_target(54))(_sensitivity(24)(25))(_read(54)))))
			(line__106(_architecture 10 0 106 (_assignment (_simple)(_alias((clk3)(q(17))))(_simpleassign BUF)(_target(69))(_sensitivity(54(17))))))
			(line__108(_architecture 11 0 108 (_process (_target(44)(45)(72)(73))(_sensitivity(44)(45)(69)(13)(14)(15)(16)(72)(73)(1))(_dssslsensitivity 7))))
			(line__176(_architecture 12 0 176 (_assignment (_simple)(_target(38))(_sensitivity(48)(18)))))
			(line__177(_architecture 13 0 177 (_assignment (_simple)(_target(39))(_sensitivity(49)(18)))))
			(line__178(_architecture 14 0 178 (_assignment (_simple)(_target(40))(_sensitivity(50)(18)))))
			(line__179(_architecture 15 0 179 (_assignment (_simple)(_target(41))(_sensitivity(51)(18)))))
			(line__180(_architecture 16 0 180 (_assignment (_simple)(_target(34))(_sensitivity(44)(17)))))
			(line__181(_architecture 17 0 181 (_assignment (_simple)(_target(35))(_sensitivity(45)(17)))))
			(line__182(_architecture 18 0 182 (_assignment (_simple)(_target(36))(_sensitivity(46)(17)))))
			(line__183(_architecture 19 0 183 (_assignment (_simple)(_target(37))(_sensitivity(47)(17)))))
			(line__186(_architecture 20 0 186 (_assignment (_simple)(_target(56))(_sensitivity(44)(48)(17)(18)))))
			(line__187(_architecture 21 0 187 (_assignment (_simple)(_target(57))(_sensitivity(44)(48)(17)(18)))))
			(line__189(_architecture 22 0 189 (_assignment (_simple)(_target(58))(_sensitivity(45)(49)(17)(18)))))
			(line__190(_architecture 23 0 190 (_assignment (_simple)(_target(59))(_sensitivity(45)(49)(17)(18)))))
			(line__192(_architecture 24 0 192 (_assignment (_simple)(_target(60))(_sensitivity(17)(18)))))
			(line__193(_architecture 25 0 193 (_assignment (_simple)(_target(64))(_sensitivity(3)(17)(18)))))
			(line__194(_architecture 26 0 194 (_assignment (_simple)(_target(65))(_sensitivity(4)(17)(18)))))
			(line__195(_architecture 27 0 195 (_assignment (_simple)(_target(66))(_sensitivity(5)(17)(18)))))
			(line__196(_architecture 28 0 196 (_assignment (_simple)(_target(67))(_sensitivity(6)(17)(18)))))
			(line__197(_architecture 29 0 197 (_assignment (_simple)(_target(68))(_sensitivity(7)(17)(18)))))
			(line__211(_architecture 30 0 211 (_assignment (_simple)(_target(42))(_sensitivity(48)(18)))))
			(line__212(_architecture 31 0 212 (_assignment (_simple)(_target(43))(_sensitivity(49)(18)))))
			(line__214(_architecture 32 0 214 (_assignment (_simple)(_alias((rom1_addr)(rom_addr1(d_5_0))))(_target(27))(_sensitivity(42(d_5_0))))))
			(line__215(_architecture 33 0 215 (_assignment (_simple)(_alias((rom2_addr)(rom_addr2(d_5_0))))(_target(28))(_sensitivity(43(d_5_0))))))
			(line__217(_architecture 34 0 217 (_assignment (_simple)(_target(70))(_sensitivity(44)(17)))))
			(line__218(_architecture 35 0 218 (_assignment (_simple)(_target(71))(_sensitivity(45)(17)))))
			(line__220(_architecture 36 0 220 (_process (_simple)(_target(61)(62)(63)(31)(32)(33))(_sensitivity(56)(57)(58)(59)(60)(64)(65)(66)(67)(68)(70)(71)(0)(19)(20)(21)(22))(_monitor)(_read(55)(61)(62)(63)(74)(30)))))
			(line__307(_architecture 37 0 307 (_process (_simple)(_target(8)(9))(_sensitivity(72)(73)))))
			(line__331(_architecture 38 0 331 (_assignment (_simple)(_alias((tank1_angle)(tank1_angle_calc)))(_target(10))(_sensitivity(72)))))
			(line__332(_architecture 39 0 332 (_assignment (_simple)(_alias((tank2_angle)(tank2_angle_calc)))(_target(11))(_sensitivity(73)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686019 2 )
		(33686018 )
		(131586 )
		(50529026 33686019 770 )
		(50463490 50529027 771 )
		(33686018 33686018 33686018 33686018 33686018 33686018 )
		(514 )
		(197379 )
		(131843 )
		(771 )
		(515 )
		(197122 )
		(197378 )
	)
	(_model . vga_bsprite2a 40 -1
	)
)
I 000054 55 18329         1398290274658 vga_bsprite2a
(_unit VHDL (vga_bsprite2a 0 4 (vga_bsprite2a 0 44 ))
	(_version vb4)
	(_time 1398290274659 2014.04.23 17:57:54)
	(_source (\./../src/vga_bsprite2a.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code e4e0e0b7e7b3b1f1b2e3e2b0f7bfb5e3e6e2ede3e0e2e1)
	(_entity
		(_time 1398288942195)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal tank1Turn ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal tank2Turn ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill1 ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill2 ~STD_LOGIC_VECTOR{7~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill3 ~STD_LOGIC_VECTOR{7~downto~0}~124 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill4 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill5 ~STD_LOGIC_VECTOR{7~downto~0}~128 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal tank1Angle ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1210 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal tank2Angle ~STD_LOGIC_VECTOR{1~downto~0}~1210 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1212 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal tank1_angle ~STD_LOGIC_VECTOR{7~downto~0}~1212 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1214 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal tank2_angle ~STD_LOGIC_VECTOR{7~downto~0}~1214 0 16 (_entity (_out ))))
		(_port (_internal aBTN ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal upBTN ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal downBTN ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal rightBTN ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
		(_port (_internal leftBTN ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~12 0 22 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1216 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~1216 0 23 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~31}~12 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 31))))))
		(_port (_internal M1 ~STD_LOGIC_VECTOR{0~to~31}~12 0 24 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~31}~1218 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 31))))))
		(_port (_internal M1a ~STD_LOGIC_VECTOR{0~to~31}~1218 0 25 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal M2 ~STD_LOGIC_VECTOR{31~downto~0}~12 0 26 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1220 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal M2a ~STD_LOGIC_VECTOR{31~downto~0}~1220 0 27 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1222 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal sw ~STD_LOGIC_VECTOR{7~downto~0}~1222 0 28 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal rom1_addr ~STD_LOGIC_VECTOR{5~downto~0}~12 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1224 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal rom2_addr ~STD_LOGIC_VECTOR{5~downto~0}~1224 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_port (_internal rom_addr12 ~STD_LOGIC_VECTOR{11~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~7}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 7))))))
		(_port (_internal FontM ~STD_LOGIC_VECTOR{0~to~7}~12 0 36 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~12 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1226 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~1226 0 38 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1228 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~1228 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal hbp ~STD_LOGIC_VECTOR{9~downto~0}~13 0 45 (_architecture (_string \"0010010000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal vbp ~STD_LOGIC_VECTOR{9~downto~0}~132 0 47 (_architecture (_string \"0000011111"\))))
		(_constant (_internal w ~extSTD.STANDARD.INTEGER 0 49 (_architecture ((i 5)))))
		(_constant (_internal h ~extSTD.STANDARD.INTEGER 0 50 (_architecture ((i 10)))))
		(_constant (_internal tw ~extSTD.STANDARD.INTEGER 0 51 (_architecture ((i 32)))))
		(_constant (_internal th ~extSTD.STANDARD.INTEGER 0 52 (_architecture ((i 29)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal zero ~STD_LOGIC_VECTOR{7~downto~0}~13 0 53 (_architecture (_string \"00000000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal thirty ~STD_LOGIC_VECTOR{7~downto~0}~134 0 54 (_architecture (_string \"00011110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal sixty ~STD_LOGIC_VECTOR{7~downto~0}~136 0 55 (_architecture (_string \"00111100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal ninety ~STD_LOGIC_VECTOR{7~downto~0}~138 0 56 (_architecture (_string \"01011010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal xpix1 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 58 (_architecture (_uni ))))
		(_signal (_internal xpix2 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 58 (_architecture (_uni ))))
		(_signal (_internal xpix3 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 58 (_architecture (_uni ))))
		(_signal (_internal xpix4 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 58 (_architecture (_uni ))))
		(_signal (_internal ypix1 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 58 (_architecture (_uni ))))
		(_signal (_internal ypix2 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 58 (_architecture (_uni ))))
		(_signal (_internal ypix3 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 58 (_architecture (_uni ))))
		(_signal (_internal ypix4 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal rom_addr1 ~STD_LOGIC_VECTOR{16~downto~0}~13 0 59 (_architecture (_uni ))))
		(_signal (_internal rom_addr2 ~STD_LOGIC_VECTOR{16~downto~0}~13 0 59 (_architecture (_uni ))))
		(_signal (_internal C1 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 60 (_architecture (_uni (_string \"0001010100"\)))))
		(_signal (_internal C2 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 61 (_architecture (_uni (_string \"0111110100"\)))))
		(_signal (_internal C3 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 62 (_architecture (_uni ))))
		(_signal (_internal C4 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 62 (_architecture (_uni ))))
		(_signal (_internal R1 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 62 (_architecture (_uni ))))
		(_signal (_internal R2 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 62 (_architecture (_uni ))))
		(_signal (_internal R3 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 62 (_architecture (_uni ))))
		(_signal (_internal R4 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 62 (_architecture (_uni ))))
		(_signal (_internal C1a ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 63 (_architecture (_uni ))))
		(_signal (_internal C2a ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{23~downto~0}~13 0 64 (_architecture (_uni ))))
		(_signal (_internal fontSpriteon ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal spriteon1 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal spriteon1f ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal spriteon2 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal spriteon2f ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal spriteonGrnd ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal spriteonB1 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal spriteonB2 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal spriteonB3 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal spriteonB4 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal spriteonB5 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal clk3 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal rom_pix1 ~STD_LOGIC_VECTOR{10~downto~0}~13 0 68 (_architecture (_uni ))))
		(_signal (_internal rom_pix2 ~STD_LOGIC_VECTOR{10~downto~0}~13 0 68 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal tank1_angle_calc ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 69 (_architecture (_uni ))))
		(_signal (_internal tank2_angle_calc ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 69 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal rom_pix_font ~STD_LOGIC_VECTOR{11~downto~0}~13 0 70 (_architecture (_uni ))))
		(_signal (_internal CFont ~STD_LOGIC_VECTOR{11~downto~0}~13 0 70 (_architecture (_uni ))))
		(_signal (_internal RFont ~STD_LOGIC_VECTOR{11~downto~0}~13 0 70 (_architecture (_uni ))))
		(_signal (_internal asciiaddr ~STD_LOGIC_VECTOR{11~downto~0}~13 0 70 (_architecture (_uni ))))
		(_variable (_internal i ~extSTD.STANDARD.INTEGER 0 222 (_process 36 )))
		(_variable (_internal j ~extSTD.STANDARD.INTEGER 0 222 (_process 36 )))
		(_variable (_internal f ~extSTD.STANDARD.INTEGER 0 222 (_process 36 )))
		(_process
			(line__75(_architecture 0 0 75 (_assignment (_simple)(_target(75)))))
			(line__76(_architecture 1 0 76 (_assignment (_simple)(_target(76)))))
			(line__78(_architecture 2 0 78 (_assignment (_simple)(_target(77))(_sensitivity(23)))))
			(line__79(_architecture 3 0 79 (_assignment (_simple)(_target(29))(_sensitivity(48)(77)(18)))))
			(line__80(_architecture 4 0 80 (_assignment (_simple)(_target(74))(_sensitivity(44)(17)))))
			(line__83(_architecture 5 0 83 (_assignment (_simple)(_target(55))(_sensitivity(75)(76)(17)(18)))))
			(line__91(_architecture 6 0 91 (_assignment (_simple)(_target(47)))))
			(line__93(_architecture 7 0 93 (_assignment (_simple)(_target(48)))))
			(line__94(_architecture 8 0 94 (_assignment (_simple)(_target(49)))))
			(line__98(_architecture 9 0 98 (_process (_simple)(_target(54))(_sensitivity(24)(25))(_read(54)))))
			(line__106(_architecture 10 0 106 (_assignment (_simple)(_alias((clk3)(q(17))))(_simpleassign BUF)(_target(69))(_sensitivity(54(17))))))
			(line__108(_architecture 11 0 108 (_process (_target(44)(45)(72)(73))(_sensitivity(44)(45)(69)(13)(14)(15)(16)(72)(73)(1))(_dssslsensitivity 7))))
			(line__176(_architecture 12 0 176 (_assignment (_simple)(_target(38))(_sensitivity(48)(18)))))
			(line__177(_architecture 13 0 177 (_assignment (_simple)(_target(39))(_sensitivity(49)(18)))))
			(line__178(_architecture 14 0 178 (_assignment (_simple)(_target(40))(_sensitivity(50)(18)))))
			(line__179(_architecture 15 0 179 (_assignment (_simple)(_target(41))(_sensitivity(51)(18)))))
			(line__180(_architecture 16 0 180 (_assignment (_simple)(_target(34))(_sensitivity(44)(17)))))
			(line__181(_architecture 17 0 181 (_assignment (_simple)(_target(35))(_sensitivity(45)(17)))))
			(line__182(_architecture 18 0 182 (_assignment (_simple)(_target(36))(_sensitivity(46)(17)))))
			(line__183(_architecture 19 0 183 (_assignment (_simple)(_target(37))(_sensitivity(47)(17)))))
			(line__186(_architecture 20 0 186 (_assignment (_simple)(_target(56))(_sensitivity(44)(48)(17)(18)))))
			(line__187(_architecture 21 0 187 (_assignment (_simple)(_target(57))(_sensitivity(44)(48)(17)(18)))))
			(line__189(_architecture 22 0 189 (_assignment (_simple)(_target(58))(_sensitivity(45)(49)(17)(18)))))
			(line__190(_architecture 23 0 190 (_assignment (_simple)(_target(59))(_sensitivity(45)(49)(17)(18)))))
			(line__192(_architecture 24 0 192 (_assignment (_simple)(_target(60))(_sensitivity(17)(18)))))
			(line__193(_architecture 25 0 193 (_assignment (_simple)(_target(64))(_sensitivity(3)(17)(18)))))
			(line__194(_architecture 26 0 194 (_assignment (_simple)(_target(65))(_sensitivity(4)(17)(18)))))
			(line__195(_architecture 27 0 195 (_assignment (_simple)(_target(66))(_sensitivity(5)(17)(18)))))
			(line__196(_architecture 28 0 196 (_assignment (_simple)(_target(67))(_sensitivity(6)(17)(18)))))
			(line__197(_architecture 29 0 197 (_assignment (_simple)(_target(68))(_sensitivity(7)(17)(18)))))
			(line__211(_architecture 30 0 211 (_assignment (_simple)(_target(42))(_sensitivity(48)(18)))))
			(line__212(_architecture 31 0 212 (_assignment (_simple)(_target(43))(_sensitivity(49)(18)))))
			(line__214(_architecture 32 0 214 (_assignment (_simple)(_alias((rom1_addr)(rom_addr1(d_5_0))))(_target(27))(_sensitivity(42(d_5_0))))))
			(line__215(_architecture 33 0 215 (_assignment (_simple)(_alias((rom2_addr)(rom_addr2(d_5_0))))(_target(28))(_sensitivity(43(d_5_0))))))
			(line__217(_architecture 34 0 217 (_assignment (_simple)(_target(70))(_sensitivity(44)(17)))))
			(line__218(_architecture 35 0 218 (_assignment (_simple)(_target(71))(_sensitivity(45)(17)))))
			(line__220(_architecture 36 0 220 (_process (_simple)(_target(61)(62)(63)(31)(32)(33))(_sensitivity(56)(57)(58)(59)(60)(64)(65)(66)(67)(68)(70)(71)(0)(19)(20)(21)(22))(_monitor)(_read(55)(61)(62)(63)(74)(30)))))
			(line__307(_architecture 37 0 307 (_process (_simple)(_target(8)(9))(_sensitivity(72)(73)))))
			(line__331(_architecture 38 0 331 (_assignment (_simple)(_alias((tank1_angle)(tank1_angle_calc)))(_target(10))(_sensitivity(72)))))
			(line__332(_architecture 39 0 332 (_assignment (_simple)(_alias((tank2_angle)(tank2_angle_calc)))(_target(11))(_sensitivity(73)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686019 2 )
		(33686018 )
		(131586 )
		(50529026 33686019 770 )
		(50463490 50529027 771 )
		(33686018 33686018 33686018 33686018 33686018 33686018 )
		(514 )
		(197379 )
		(131843 )
		(771 )
		(515 )
		(197122 )
		(197378 )
	)
	(_model . vga_bsprite2a 40 -1
	)
)
I 000054 55 19080         1398291198921 vga_bsprite2a
(_unit VHDL (vga_bsprite2a 0 4 (vga_bsprite2a 0 45 ))
	(_version vb4)
	(_time 1398291198922 2014.04.23 18:13:18)
	(_source (\./../src/vga_bsprite2a.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 474415454710125211404049541c164045414e40434142)
	(_entity
		(_time 1398291149058)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal tank1Turn ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal tank2Turn ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill1 ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill2 ~STD_LOGIC_VECTOR{7~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill3 ~STD_LOGIC_VECTOR{7~downto~0}~124 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill4 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill5 ~STD_LOGIC_VECTOR{7~downto~0}~128 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal tank1Angle ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1210 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal tank2Angle ~STD_LOGIC_VECTOR{1~downto~0}~1210 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1212 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal tank1_angle ~STD_LOGIC_VECTOR{7~downto~0}~1212 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1214 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal tank2_angle ~STD_LOGIC_VECTOR{7~downto~0}~1214 0 16 (_entity (_out ))))
		(_port (_internal aBTN ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal upBTN ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal downBTN ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal rightBTN ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
		(_port (_internal leftBTN ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~12 0 22 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1216 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~1216 0 23 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~31}~12 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 31))))))
		(_port (_internal M1 ~STD_LOGIC_VECTOR{0~to~31}~12 0 24 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~31}~1218 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 31))))))
		(_port (_internal M1a ~STD_LOGIC_VECTOR{0~to~31}~1218 0 25 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal M2 ~STD_LOGIC_VECTOR{31~downto~0}~12 0 26 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1220 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal M2a ~STD_LOGIC_VECTOR{31~downto~0}~1220 0 27 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1222 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal sw ~STD_LOGIC_VECTOR{7~downto~0}~1222 0 28 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal rom1_addr ~STD_LOGIC_VECTOR{5~downto~0}~12 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1224 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal rom2_addr ~STD_LOGIC_VECTOR{5~downto~0}~1224 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_port (_internal tank1rom10s ~STD_LOGIC_VECTOR{11~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~1226 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_port (_internal tank1rom1s ~STD_LOGIC_VECTOR{11~downto~0}~1226 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~7}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 7))))))
		(_port (_internal fontM ~STD_LOGIC_VECTOR{0~to~7}~12 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~12 0 38 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1228 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~1228 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1230 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~1230 0 40 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal hbp ~STD_LOGIC_VECTOR{9~downto~0}~13 0 46 (_architecture (_string \"0010010000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal vbp ~STD_LOGIC_VECTOR{9~downto~0}~132 0 48 (_architecture (_string \"0000011111"\))))
		(_constant (_internal w ~extSTD.STANDARD.INTEGER 0 50 (_architecture ((i 4)))))
		(_constant (_internal h ~extSTD.STANDARD.INTEGER 0 51 (_architecture ((i 10)))))
		(_constant (_internal tw ~extSTD.STANDARD.INTEGER 0 52 (_architecture ((i 32)))))
		(_constant (_internal th ~extSTD.STANDARD.INTEGER 0 53 (_architecture ((i 29)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal zero ~STD_LOGIC_VECTOR{7~downto~0}~13 0 54 (_architecture (_string \"00000000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal thirty ~STD_LOGIC_VECTOR{7~downto~0}~134 0 55 (_architecture (_string \"00011110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal sixty ~STD_LOGIC_VECTOR{7~downto~0}~136 0 56 (_architecture (_string \"00111100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal ninety ~STD_LOGIC_VECTOR{7~downto~0}~138 0 57 (_architecture (_string \"01011010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal xpix1 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_architecture (_uni ))))
		(_signal (_internal xpix2 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_architecture (_uni ))))
		(_signal (_internal xpix3 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_architecture (_uni ))))
		(_signal (_internal xpix4 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_architecture (_uni ))))
		(_signal (_internal ypix1 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_architecture (_uni ))))
		(_signal (_internal ypix2 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_architecture (_uni ))))
		(_signal (_internal ypix3 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_architecture (_uni ))))
		(_signal (_internal ypix4 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal rom_addr1 ~STD_LOGIC_VECTOR{16~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal rom_addr2 ~STD_LOGIC_VECTOR{16~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal C1 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 61 (_architecture (_uni (_string \"0001010100"\)))))
		(_signal (_internal C2 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 62 (_architecture (_uni (_string \"0111110100"\)))))
		(_signal (_internal C3 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 63 (_architecture (_uni ))))
		(_signal (_internal C4 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 63 (_architecture (_uni ))))
		(_signal (_internal R1 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 63 (_architecture (_uni ))))
		(_signal (_internal R2 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 63 (_architecture (_uni ))))
		(_signal (_internal R3 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 63 (_architecture (_uni ))))
		(_signal (_internal R4 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 63 (_architecture (_uni ))))
		(_signal (_internal C1a ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 64 (_architecture (_uni ))))
		(_signal (_internal C2a ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 64 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{23~downto~0}~13 0 65 (_architecture (_uni ))))
		(_signal (_internal tank1Angle10s ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal tank1Angle1s ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal spriteon1 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal spriteon1f ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal spriteon2 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal spriteon2f ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal spriteonGrnd ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal spriteonB1 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal spriteonB2 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal spriteonB3 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal spriteonB4 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal spriteonB5 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal clk3 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal rom_pix1 ~STD_LOGIC_VECTOR{10~downto~0}~13 0 69 (_architecture (_uni ))))
		(_signal (_internal rom_pix2 ~STD_LOGIC_VECTOR{10~downto~0}~13 0 69 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal tank1_angle_calc ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 70 (_architecture (_uni ))))
		(_signal (_internal tank2_angle_calc ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 70 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal rom_pix_font ~STD_LOGIC_VECTOR{11~downto~0}~13 0 71 (_architecture (_uni ))))
		(_signal (_internal CFont ~STD_LOGIC_VECTOR{11~downto~0}~13 0 71 (_architecture (_uni ))))
		(_signal (_internal RFont ~STD_LOGIC_VECTOR{11~downto~0}~13 0 71 (_architecture (_uni ))))
		(_signal (_internal tank1ascii10s ~STD_LOGIC_VECTOR{11~downto~0}~13 0 71 (_architecture (_uni ))))
		(_signal (_internal tank1ascii1s ~STD_LOGIC_VECTOR{11~downto~0}~13 0 71 (_architecture (_uni ))))
		(_variable (_internal i ~extSTD.STANDARD.INTEGER 0 227 (_process 39 )))
		(_variable (_internal j ~extSTD.STANDARD.INTEGER 0 227 (_process 39 )))
		(_variable (_internal f ~extSTD.STANDARD.INTEGER 0 227 (_process 39 )))
		(_process
			(line__76(_architecture 0 0 76 (_assignment (_simple)(_target(77)))))
			(line__77(_architecture 1 0 77 (_assignment (_simple)(_target(78)))))
			(line__79(_architecture 2 0 79 (_assignment (_simple)(_target(79))(_sensitivity(23(d_7_4))))))
			(line__80(_architecture 3 0 80 (_assignment (_simple)(_target(80))(_sensitivity(23(d_3_0))))))
			(line__81(_architecture 4 0 81 (_assignment (_simple)(_target(29))(_sensitivity(18)(49)(79)))))
			(line__82(_architecture 5 0 82 (_assignment (_simple)(_target(30))(_sensitivity(18)(49)(79)))))
			(line__83(_architecture 6 0 83 (_assignment (_simple)(_target(76))(_sensitivity(17)(45)))))
			(line__86(_architecture 7 0 86 (_assignment (_simple)(_target(56))(_sensitivity(17)(18)(77)(78)))))
			(line__88(_architecture 8 0 88 (_assignment (_simple)(_target(57))(_sensitivity(17)(18)(77)(78)))))
			(line__96(_architecture 9 0 96 (_assignment (_simple)(_target(48)))))
			(line__98(_architecture 10 0 98 (_assignment (_simple)(_target(49)))))
			(line__99(_architecture 11 0 99 (_assignment (_simple)(_target(50)))))
			(line__103(_architecture 12 0 103 (_process (_simple)(_target(55))(_sensitivity(24)(25))(_read(55)))))
			(line__111(_architecture 13 0 111 (_assignment (_simple)(_alias((clk3)(q(17))))(_simpleassign BUF)(_target(71))(_sensitivity(55(17))))))
			(line__113(_architecture 14 0 113 (_process (_target(45)(46)(74)(75))(_sensitivity(13)(14)(15)(16)(45)(46)(71)(1)(74)(75))(_dssslsensitivity 7))))
			(line__181(_architecture 15 0 181 (_assignment (_simple)(_target(39))(_sensitivity(18)(49)))))
			(line__182(_architecture 16 0 182 (_assignment (_simple)(_target(40))(_sensitivity(18)(50)))))
			(line__183(_architecture 17 0 183 (_assignment (_simple)(_target(41))(_sensitivity(18)(51)))))
			(line__184(_architecture 18 0 184 (_assignment (_simple)(_target(42))(_sensitivity(18)(52)))))
			(line__185(_architecture 19 0 185 (_assignment (_simple)(_target(35))(_sensitivity(17)(45)))))
			(line__186(_architecture 20 0 186 (_assignment (_simple)(_target(36))(_sensitivity(17)(46)))))
			(line__187(_architecture 21 0 187 (_assignment (_simple)(_target(37))(_sensitivity(17)(47)))))
			(line__188(_architecture 22 0 188 (_assignment (_simple)(_target(38))(_sensitivity(17)(48)))))
			(line__191(_architecture 23 0 191 (_assignment (_simple)(_target(58))(_sensitivity(17)(18)(45)(49)))))
			(line__192(_architecture 24 0 192 (_assignment (_simple)(_target(59))(_sensitivity(17)(18)(45)(49)))))
			(line__194(_architecture 25 0 194 (_assignment (_simple)(_target(60))(_sensitivity(17)(18)(46)(50)))))
			(line__195(_architecture 26 0 195 (_assignment (_simple)(_target(61))(_sensitivity(17)(18)(46)(50)))))
			(line__197(_architecture 27 0 197 (_assignment (_simple)(_target(62))(_sensitivity(17)(18)))))
			(line__198(_architecture 28 0 198 (_assignment (_simple)(_target(66))(_sensitivity(3)(17)(18)))))
			(line__199(_architecture 29 0 199 (_assignment (_simple)(_target(67))(_sensitivity(4)(17)(18)))))
			(line__200(_architecture 30 0 200 (_assignment (_simple)(_target(68))(_sensitivity(5)(17)(18)))))
			(line__201(_architecture 31 0 201 (_assignment (_simple)(_target(69))(_sensitivity(6)(17)(18)))))
			(line__202(_architecture 32 0 202 (_assignment (_simple)(_target(70))(_sensitivity(7)(17)(18)))))
			(line__216(_architecture 33 0 216 (_assignment (_simple)(_target(43))(_sensitivity(18)(49)))))
			(line__217(_architecture 34 0 217 (_assignment (_simple)(_target(44))(_sensitivity(18)(50)))))
			(line__219(_architecture 35 0 219 (_assignment (_simple)(_alias((rom1_addr)(rom_addr1(d_5_0))))(_target(27))(_sensitivity(43(d_5_0))))))
			(line__220(_architecture 36 0 220 (_assignment (_simple)(_alias((rom2_addr)(rom_addr2(d_5_0))))(_target(28))(_sensitivity(44(d_5_0))))))
			(line__222(_architecture 37 0 222 (_assignment (_simple)(_target(72))(_sensitivity(17)(45)))))
			(line__223(_architecture 38 0 223 (_assignment (_simple)(_target(73))(_sensitivity(17)(46)))))
			(line__225(_architecture 39 0 225 (_process (_simple)(_target(32)(33)(34)(63)(64)(65))(_sensitivity(0)(19)(20)(21)(22)(58)(59)(60)(61)(62)(66)(67)(68)(69)(70)(72)(73))(_monitor)(_read(31)(56)(57)(63)(64)(65)(76)))))
			(line__320(_architecture 40 0 320 (_process (_simple)(_target(8)(9))(_sensitivity(74)(75)))))
			(line__344(_architecture 41 0 344 (_assignment (_simple)(_alias((tank1_angle)(tank1_angle_calc)))(_target(10))(_sensitivity(74)))))
			(line__345(_architecture 42 0 345 (_assignment (_simple)(_alias((tank2_angle)(tank2_angle_calc)))(_target(11))(_sensitivity(75)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686019 2 )
		(33686018 )
		(131586 )
		(50529026 33686019 770 )
		(50463490 50529027 771 )
		(33686018 33686018 33686018 33686018 33686018 33686018 )
		(514 )
		(197379 )
		(131843 )
		(771 )
		(515 )
		(197122 )
		(197378 )
	)
	(_model . vga_bsprite2a 43 -1
	)
)
I 000058 55 18337         1398291348476 vga_bsprite2a_top
(_unit VHDL (vga_bsprite2a_top 0 5 (vga_bsprite2a_top 0 35 ))
	(_version vb4)
	(_time 1398291348477 2014.04.23 18:15:48)
	(_source (\./../src/vga_bsprite2a_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 7d737e7c2e2a28682b7a7d296e262c7a7f7b747a797b78)
	(_entity
		(_time 1398008218323)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation U1 0 66 (_entity . clkdiv)
		(_port
			((mclk)(mclk))
			((clr)(clr))
			((clk25)(clk25))
			((clk190)(clk190))
		)
	)
	(_instantiation U2 0 74 (_entity . vga_640x480)
		(_port
			((clk)(clk25))
			((clr)(clr))
			((hsync)(hsync))
			((vsync)(vsync))
			((hc)(hc))
			((vc)(vc))
			((vidon)(vidon))
		)
	)
	(_instantiation U3 0 85 (_entity . vga_bsprite2a)
		(_port
			((vidon)(vidon))
			((tank1Turn)(sig_tank1))
			((tank2Turn)(sig_tank2))
			((hill1)(sig_hill1))
			((hill2)(sig_hill2))
			((hill3)(sig_hill3))
			((hill4)(sig_hill4))
			((hill5)(sig_hill5))
			((tank1Angle)(sig_tank1Angle))
			((tank2Angle)(sig_tank2Angle))
			((tank1_angle)(sig_tank1_angle_calc))
			((tank2_angle)(sig_tank2_angle_calc))
			((aBTN)(sig_gameA))
			((upBTN)(sig_gameUp))
			((downBTN)(sig_gameDown))
			((rightBTN)(sig_gameRight))
			((leftBTN)(sig_gameLeft))
			((hc)(hc))
			((vc)(vc))
			((M1)(M1))
			((M1a)(M1a))
			((M2)(M2))
			((M2a)(M2a))
			((sw)(sw))
			((clk)(mclk))
			((clr)(clr))
			((btn)(btns))
			((rom1_addr)(rom1_addr))
			((rom2_addr)(rom2_addr))
			((tank1rom10s)(sig_tank1rom10s))
			((tank1rom1s)(sig_tank1rom1s))
			((fontM)(sig_fontM))
			((red)(sig_gameRed))
			((green)(sig_gameGreen))
			((blue)(sig_gameBlue))
		)
	)
	(_instantiation U4 0 124 (_entity . tank_sprite)
		(_port
			((angle)(sig_tank1Angle))
			((addr)(rom1_addr))
			((M)(M1))
		)
	)
	(_instantiation U4fill 0 131 (_entity . tank_sprite2)
		(_port
			((angle)(sig_tank1Angle))
			((addr)(rom1_addr))
			((M)(M1a))
		)
	)
	(_instantiation U5 0 138 (_entity . tank_sprite)
		(_port
			((angle)(sig_tank2Angle))
			((addr)(rom2_addr))
			((M)(M2))
		)
	)
	(_instantiation U5fill 0 146 (_entity . tank_sprite2)
		(_port
			((angle)(sig_tank2Angle))
			((addr)(rom2_addr))
			((M)(M2a))
		)
	)
	(_instantiation who 0 153 (_entity . whosTurn)
		(_port
			((clr)(clr))
			((clk)(clk25))
			((a)(sig_gameA))
			((start)(sig_gameStart))
			((tank1)(sig_tank1))
			((tank2)(sig_tank2))
		)
	)
	(_instantiation nes 0 163 (_entity . nes_driver)
		(_port
			((clr)(clr))
			((clk25)(clk25))
			((nes_data)(ja1))
			((nes_clk)(ja3))
			((latch)(ja2))
			((nesBtns)(sig_nesBtns))
		)
	)
	(_instantiation x7 0 174 (_entity . x7segb)
		(_port
			((x(d_15_8))(sig_tank1_angle_calc))
			((x(d_7_0))(sig_tank2_angle_calc))
			((clk)(mclk))
			((clr)(clr))
			((a_to_g)(a_to_g))
			((an)(an))
			((dp)(dp))
		)
	)
	(_instantiation buttons 0 185 (_entity . buttonMux)
		(_port
			((screenSel)(sig_screenSel))
			((a)(sig_a))
			((b)(sig_b))
			((start)(sig_start))
			((sel)(sig_sel))
			((up)(sig_up))
			((down)(sig_down))
			((right)(sig_right))
			((left)(sig_left))
			((gameA)(sig_gameA))
			((gameB)(sig_gameB))
			((gameStart)(sig_gameStart))
			((gameSel)(sig_gameSel))
			((gameUp)(sig_gameUp))
			((gameDown)(sig_gameDown))
			((gameRight)(sig_gameRight))
			((gameLeft)(sig_gameLeft))
		)
	)
	(_instantiation selector 0 206 (_entity . screenSelector)
		(_port
			((screenSel)(sig_screenSel))
			((titleRed)(sig_titleRed))
			((titleGreen)(sig_titleGreen))
			((titleBlue)(sig_titleBlue))
			((gameRed)(sig_gameRed))
			((gameBlue)(sig_gameBlue))
			((gameGreen)(sig_gameGreen))
			((red)(red))
			((green)(green))
			((blue)(blue))
		)
	)
	(_instantiation screenstate 0 220 (_entity . screenState)
		(_port
			((start)(sig_start))
			((sel)(sig_sel))
			((up)(sig_up))
			((down)(sig_down))
			((left)(sig_left))
			((right)(sig_right))
			((b)(sig_b))
			((a)(sig_a))
			((clr)(clr))
			((clk)(mclk))
			((screenSel)(sig_screenSel))
			((current_state)(sig_current_state))
			((hill1)(sig_hill1))
			((hill2)(sig_hill2))
			((hill3)(sig_hill3))
			((hill4)(sig_hill4))
			((hill5)(sig_hill5))
		)
	)
	(_instantiation title 0 241 (_entity . titleScreen)
		(_port
			((vidon)(vidon))
			((hc)(hc))
			((vc)(vc))
			((MTitle)(sig_MTitle))
			((romTitle_addr14)(sig_romTitle_addr14))
			((red)(sig_titleRed))
			((green)(sig_titleGreen))
			((blue)(sig_titleBlue))
		)
	)
	(_instantiation t 0 253 (_entity . titleImage)
		(_port
			((clka)(clk25))
			((addra)(sig_romTitle_addr14))
			((douta)(sig_MTitle))
		)
	)
	(_instantiation bounce 0 260 (_entity . debounce)
		(_port
			((inp)(sig_nesBtns))
			((cclk)(clk190))
			((clr)(clr))
			((outp(7))(sig_left))
			((outp(6))(sig_down))
			((outp(5))(sig_up))
			((outp(4))(sig_right))
			((outp(3))(sig_sel))
			((outp(2))(sig_start))
			((outp(1))(sig_b))
			((outp(0))(sig_a))
		)
	)
	(_instantiation tank1font10s 0 276 (_entity . fonts)
		(_port
			((addr)(sig_tank1rom10s))
			((clk)(clk25))
			((dout)(sig_fontM))
		)
	)
	(_instantiation tank1font1s 0 283 (_entity . fonts)
		(_port
			((addr)(sig_tank1rom10s))
			((clk)(clk25))
			((dout)(sig_fontM))
		)
	)
	(_object
		(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal aBTN ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal upBTN ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal downBTN ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal rightBTN ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal leftBTN ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal ja1 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal ja2 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_port (_internal ja3 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal sw ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill1 ~STD_LOGIC_VECTOR{7~downto~0}~122 0 18 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill2 ~STD_LOGIC_VECTOR{7~downto~0}~124 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill3 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 20 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill4 ~STD_LOGIC_VECTOR{7~downto~0}~128 0 21 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill5 ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 22 (_entity (_in ))))
		(_port (_internal hsync ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
		(_port (_internal vsync ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~12 0 25 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1212 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~1212 0 26 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~12 0 27 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal a_to_g ~STD_LOGIC_VECTOR{6~downto~0}~12 0 28 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1214 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal an ~STD_LOGIC_VECTOR{3~downto~0}~1214 0 29 (_entity (_out ))))
		(_port (_internal dp ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1216 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ld ~STD_LOGIC_VECTOR{7~downto~0}~1216 0 31 (_entity (_out ))))
		(_signal (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal clk25 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal clk190 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_a ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_b ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_start ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_sel ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_right ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_left ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_up ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_down ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_tank1 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_tank2 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_gameA ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameB ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameStart ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameSel ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameUp ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameDown ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameLeft ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameRight ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_screenSel ~extieee.std_logic_1164.STD_LOGIC 0 41 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal sig_gameRed ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal sig_gameGreen ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal sig_titleRed ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal sig_titleGreen ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal sig_gameBlue ~STD_LOGIC_VECTOR{1~downto~0}~13 0 43 (_architecture (_uni ))))
		(_signal (_internal sig_titleBlue ~STD_LOGIC_VECTOR{1~downto~0}~13 0 43 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal sig_hill1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal sig_hill2 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal sig_hill3 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal sig_hill4 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal sig_hill5 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~13 0 45 (_architecture (_uni ))))
		(_signal (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~13 0 45 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~31}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 31))))))
		(_signal (_internal M1 ~STD_LOGIC_VECTOR{0~to~31}~13 0 46 (_architecture (_uni ))))
		(_signal (_internal M1a ~STD_LOGIC_VECTOR{0~to~31}~13 0 46 (_architecture (_uni ))))
		(_signal (_internal sig_init_M ~STD_LOGIC_VECTOR{0~to~31}~13 0 46 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~7}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 7))))))
		(_signal (_internal sig_fontM ~STD_LOGIC_VECTOR{0~to~7}~13 0 47 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal sig_tank1rom10s ~STD_LOGIC_VECTOR{11~downto~0}~13 0 48 (_architecture (_uni ))))
		(_signal (_internal sig_tank1rom1s ~STD_LOGIC_VECTOR{11~downto~0}~13 0 48 (_architecture (_uni ))))
		(_signal (_internal angle1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 49 (_architecture (_uni ))))
		(_signal (_internal angle2 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 49 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal M2 ~STD_LOGIC_VECTOR{31~downto~0}~13 0 50 (_architecture (_uni ))))
		(_signal (_internal M2a ~STD_LOGIC_VECTOR{31~downto~0}~13 0 50 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal btns ~STD_LOGIC_VECTOR{3~downto~0}~13 0 51 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal sig_x ~STD_LOGIC_VECTOR{15~downto~0}~13 0 52 (_architecture (_uni ))))
		(_signal (_internal sig_tank1Angle ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53 (_architecture (_uni ))))
		(_signal (_internal sig_tank2Angle ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53 (_architecture (_uni ))))
		(_signal (_internal sig_tank1_angle_calc ~STD_LOGIC_VECTOR{7~downto~0}~13 0 54 (_architecture (_uni ))))
		(_signal (_internal sig_tank2_angle_calc ~STD_LOGIC_VECTOR{7~downto~0}~13 0 54 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal rom1_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 55 (_architecture (_uni ))))
		(_signal (_internal rom2_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 55 (_architecture (_uni ))))
		(_signal (_internal rom3_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 55 (_architecture (_uni ))))
		(_signal (_internal rom4_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 55 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal rom1_addr ~STD_LOGIC_VECTOR{5~downto~0}~13 0 56 (_architecture (_uni ))))
		(_signal (_internal rom2_addr ~STD_LOGIC_VECTOR{5~downto~0}~13 0 56 (_architecture (_uni ))))
		(_signal (_internal sig_init_addr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 57 (_architecture (_uni ))))
		(_signal (_internal sig_current_state ~STD_LOGIC_VECTOR{7~downto~0}~13 0 58 (_architecture (_uni ))))
		(_signal (_internal sig_nesBtns ~STD_LOGIC_VECTOR{7~downto~0}~13 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{14~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 14)(i 0))))))
		(_signal (_internal sig_romTitle_addr14 ~STD_LOGIC_VECTOR{14~downto~0}~13 0 59 (_architecture (_uni ))))
		(_signal (_internal sig_MTitle ~STD_LOGIC_VECTOR{7~downto~0}~13 0 60 (_architecture (_uni ))))
		(_process
			(line__64(_architecture 0 0 64 (_assignment (_simple)(_alias((clr)(btn(3))))(_simpleassign BUF)(_target(25))(_sensitivity(9(3))))))
			(line__291(_architecture 1 0 291 (_assignment (_simple)(_alias((btns)(btn)))(_target(71))(_sensitivity(9)))))
			(line__292(_architecture 2 0 292 (_assignment (_simple)(_alias((ld(0))(sig_a)))(_target(24(0)))(_sensitivity(29)))))
			(line__293(_architecture 3 0 293 (_assignment (_simple)(_alias((ld(1))(sig_b)))(_target(24(1)))(_sensitivity(30)))))
			(line__294(_architecture 4 0 294 (_assignment (_simple)(_alias((ld(2))(sig_start)))(_target(24(2)))(_sensitivity(31)))))
			(line__295(_architecture 5 0 295 (_assignment (_simple)(_alias((ld(3))(sig_sel)))(_target(24(3)))(_sensitivity(32)))))
			(line__296(_architecture 6 0 296 (_assignment (_simple)(_alias((ld(4))(sig_right)))(_target(24(4)))(_sensitivity(33)))))
			(line__297(_architecture 7 0 297 (_assignment (_simple)(_alias((ld(5))(sig_up)))(_target(24(5)))(_sensitivity(35)))))
			(line__298(_architecture 8 0 298 (_assignment (_simple)(_alias((ld(6))(sig_down)))(_target(24(6)))(_sensitivity(36)))))
			(line__299(_architecture 9 0 299 (_assignment (_simple)(_alias((ld(7))(sig_left)))(_target(24(7)))(_sensitivity(34)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . vga_bsprite2a_top 10 -1
	)
)
I 000054 55 19080         1398291436665 vga_bsprite2a
(_unit VHDL (vga_bsprite2a 0 4 (vga_bsprite2a 0 45 ))
	(_version vb4)
	(_time 1398291436666 2014.04.23 18:17:16)
	(_source (\./../src/vga_bsprite2a.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code f8aaaaa8f7afadedaefffff6eba3a9fffafef1fffcfefd)
	(_entity
		(_time 1398291149058)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal tank1Turn ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal tank2Turn ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill1 ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill2 ~STD_LOGIC_VECTOR{7~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill3 ~STD_LOGIC_VECTOR{7~downto~0}~124 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill4 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill5 ~STD_LOGIC_VECTOR{7~downto~0}~128 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal tank1Angle ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1210 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal tank2Angle ~STD_LOGIC_VECTOR{1~downto~0}~1210 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1212 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal tank1_angle ~STD_LOGIC_VECTOR{7~downto~0}~1212 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1214 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal tank2_angle ~STD_LOGIC_VECTOR{7~downto~0}~1214 0 16 (_entity (_out ))))
		(_port (_internal aBTN ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal upBTN ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal downBTN ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal rightBTN ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
		(_port (_internal leftBTN ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~12 0 22 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1216 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~1216 0 23 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~31}~12 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 31))))))
		(_port (_internal M1 ~STD_LOGIC_VECTOR{0~to~31}~12 0 24 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~31}~1218 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 31))))))
		(_port (_internal M1a ~STD_LOGIC_VECTOR{0~to~31}~1218 0 25 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal M2 ~STD_LOGIC_VECTOR{31~downto~0}~12 0 26 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1220 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal M2a ~STD_LOGIC_VECTOR{31~downto~0}~1220 0 27 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1222 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal sw ~STD_LOGIC_VECTOR{7~downto~0}~1222 0 28 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal rom1_addr ~STD_LOGIC_VECTOR{5~downto~0}~12 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1224 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal rom2_addr ~STD_LOGIC_VECTOR{5~downto~0}~1224 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_port (_internal tank1rom10s ~STD_LOGIC_VECTOR{11~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~1226 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_port (_internal tank1rom1s ~STD_LOGIC_VECTOR{11~downto~0}~1226 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~7}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 7))))))
		(_port (_internal fontM ~STD_LOGIC_VECTOR{0~to~7}~12 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~12 0 38 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1228 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~1228 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1230 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~1230 0 40 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal hbp ~STD_LOGIC_VECTOR{9~downto~0}~13 0 46 (_architecture (_string \"0010010000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal vbp ~STD_LOGIC_VECTOR{9~downto~0}~132 0 48 (_architecture (_string \"0000011111"\))))
		(_constant (_internal w ~extSTD.STANDARD.INTEGER 0 50 (_architecture ((i 4)))))
		(_constant (_internal h ~extSTD.STANDARD.INTEGER 0 51 (_architecture ((i 10)))))
		(_constant (_internal tw ~extSTD.STANDARD.INTEGER 0 52 (_architecture ((i 32)))))
		(_constant (_internal th ~extSTD.STANDARD.INTEGER 0 53 (_architecture ((i 29)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal zero ~STD_LOGIC_VECTOR{7~downto~0}~13 0 54 (_architecture (_string \"00000000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal thirty ~STD_LOGIC_VECTOR{7~downto~0}~134 0 55 (_architecture (_string \"00011110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal sixty ~STD_LOGIC_VECTOR{7~downto~0}~136 0 56 (_architecture (_string \"00111100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal ninety ~STD_LOGIC_VECTOR{7~downto~0}~138 0 57 (_architecture (_string \"01011010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal xpix1 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_architecture (_uni ))))
		(_signal (_internal xpix2 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_architecture (_uni ))))
		(_signal (_internal xpix3 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_architecture (_uni ))))
		(_signal (_internal xpix4 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_architecture (_uni ))))
		(_signal (_internal ypix1 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_architecture (_uni ))))
		(_signal (_internal ypix2 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_architecture (_uni ))))
		(_signal (_internal ypix3 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_architecture (_uni ))))
		(_signal (_internal ypix4 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal rom_addr1 ~STD_LOGIC_VECTOR{16~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal rom_addr2 ~STD_LOGIC_VECTOR{16~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal C1 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 61 (_architecture (_uni (_string \"0001010100"\)))))
		(_signal (_internal C2 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 62 (_architecture (_uni (_string \"0111110100"\)))))
		(_signal (_internal C3 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 63 (_architecture (_uni ))))
		(_signal (_internal C4 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 63 (_architecture (_uni ))))
		(_signal (_internal R1 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 63 (_architecture (_uni ))))
		(_signal (_internal R2 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 63 (_architecture (_uni ))))
		(_signal (_internal R3 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 63 (_architecture (_uni ))))
		(_signal (_internal R4 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 63 (_architecture (_uni ))))
		(_signal (_internal C1a ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 64 (_architecture (_uni ))))
		(_signal (_internal C2a ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 64 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{23~downto~0}~13 0 65 (_architecture (_uni ))))
		(_signal (_internal tank1Angle10s ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal tank1Angle1s ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal spriteon1 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal spriteon1f ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal spriteon2 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal spriteon2f ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal spriteonGrnd ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal spriteonB1 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal spriteonB2 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal spriteonB3 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal spriteonB4 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal spriteonB5 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal clk3 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal rom_pix1 ~STD_LOGIC_VECTOR{10~downto~0}~13 0 69 (_architecture (_uni ))))
		(_signal (_internal rom_pix2 ~STD_LOGIC_VECTOR{10~downto~0}~13 0 69 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal tank1_angle_calc ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 70 (_architecture (_uni ))))
		(_signal (_internal tank2_angle_calc ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 70 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal rom_pix_font ~STD_LOGIC_VECTOR{11~downto~0}~13 0 71 (_architecture (_uni ))))
		(_signal (_internal CFont ~STD_LOGIC_VECTOR{11~downto~0}~13 0 71 (_architecture (_uni ))))
		(_signal (_internal RFont ~STD_LOGIC_VECTOR{11~downto~0}~13 0 71 (_architecture (_uni ))))
		(_signal (_internal tank1ascii10s ~STD_LOGIC_VECTOR{11~downto~0}~13 0 71 (_architecture (_uni ))))
		(_signal (_internal tank1ascii1s ~STD_LOGIC_VECTOR{11~downto~0}~13 0 71 (_architecture (_uni ))))
		(_variable (_internal i ~extSTD.STANDARD.INTEGER 0 227 (_process 39 )))
		(_variable (_internal j ~extSTD.STANDARD.INTEGER 0 227 (_process 39 )))
		(_variable (_internal f ~extSTD.STANDARD.INTEGER 0 227 (_process 39 )))
		(_process
			(line__76(_architecture 0 0 76 (_assignment (_simple)(_target(77)))))
			(line__77(_architecture 1 0 77 (_assignment (_simple)(_target(78)))))
			(line__79(_architecture 2 0 79 (_assignment (_simple)(_target(79))(_sensitivity(23(d_7_4))))))
			(line__80(_architecture 3 0 80 (_assignment (_simple)(_target(80))(_sensitivity(23(d_3_0))))))
			(line__81(_architecture 4 0 81 (_assignment (_simple)(_target(29))(_sensitivity(18)(49)(79)))))
			(line__82(_architecture 5 0 82 (_assignment (_simple)(_target(30))(_sensitivity(18)(49)(79)))))
			(line__83(_architecture 6 0 83 (_assignment (_simple)(_target(76))(_sensitivity(17)(45)))))
			(line__86(_architecture 7 0 86 (_assignment (_simple)(_target(56))(_sensitivity(17)(18)(77)(78)))))
			(line__88(_architecture 8 0 88 (_assignment (_simple)(_target(57))(_sensitivity(17)(18)(77)(78)))))
			(line__96(_architecture 9 0 96 (_assignment (_simple)(_target(48)))))
			(line__98(_architecture 10 0 98 (_assignment (_simple)(_target(49)))))
			(line__99(_architecture 11 0 99 (_assignment (_simple)(_target(50)))))
			(line__103(_architecture 12 0 103 (_process (_simple)(_target(55))(_sensitivity(24)(25))(_read(55)))))
			(line__111(_architecture 13 0 111 (_assignment (_simple)(_alias((clk3)(q(17))))(_simpleassign BUF)(_target(71))(_sensitivity(55(17))))))
			(line__113(_architecture 14 0 113 (_process (_target(45)(46)(74)(75))(_sensitivity(13)(14)(15)(16)(45)(46)(71)(1)(74)(75))(_dssslsensitivity 7))))
			(line__181(_architecture 15 0 181 (_assignment (_simple)(_target(39))(_sensitivity(18)(49)))))
			(line__182(_architecture 16 0 182 (_assignment (_simple)(_target(40))(_sensitivity(18)(50)))))
			(line__183(_architecture 17 0 183 (_assignment (_simple)(_target(41))(_sensitivity(18)(51)))))
			(line__184(_architecture 18 0 184 (_assignment (_simple)(_target(42))(_sensitivity(18)(52)))))
			(line__185(_architecture 19 0 185 (_assignment (_simple)(_target(35))(_sensitivity(17)(45)))))
			(line__186(_architecture 20 0 186 (_assignment (_simple)(_target(36))(_sensitivity(17)(46)))))
			(line__187(_architecture 21 0 187 (_assignment (_simple)(_target(37))(_sensitivity(17)(47)))))
			(line__188(_architecture 22 0 188 (_assignment (_simple)(_target(38))(_sensitivity(17)(48)))))
			(line__191(_architecture 23 0 191 (_assignment (_simple)(_target(58))(_sensitivity(17)(18)(45)(49)))))
			(line__192(_architecture 24 0 192 (_assignment (_simple)(_target(59))(_sensitivity(17)(18)(45)(49)))))
			(line__194(_architecture 25 0 194 (_assignment (_simple)(_target(60))(_sensitivity(17)(18)(46)(50)))))
			(line__195(_architecture 26 0 195 (_assignment (_simple)(_target(61))(_sensitivity(17)(18)(46)(50)))))
			(line__197(_architecture 27 0 197 (_assignment (_simple)(_target(62))(_sensitivity(17)(18)))))
			(line__198(_architecture 28 0 198 (_assignment (_simple)(_target(66))(_sensitivity(3)(17)(18)))))
			(line__199(_architecture 29 0 199 (_assignment (_simple)(_target(67))(_sensitivity(4)(17)(18)))))
			(line__200(_architecture 30 0 200 (_assignment (_simple)(_target(68))(_sensitivity(5)(17)(18)))))
			(line__201(_architecture 31 0 201 (_assignment (_simple)(_target(69))(_sensitivity(6)(17)(18)))))
			(line__202(_architecture 32 0 202 (_assignment (_simple)(_target(70))(_sensitivity(7)(17)(18)))))
			(line__216(_architecture 33 0 216 (_assignment (_simple)(_target(43))(_sensitivity(18)(49)))))
			(line__217(_architecture 34 0 217 (_assignment (_simple)(_target(44))(_sensitivity(18)(50)))))
			(line__219(_architecture 35 0 219 (_assignment (_simple)(_alias((rom1_addr)(rom_addr1(d_5_0))))(_target(27))(_sensitivity(43(d_5_0))))))
			(line__220(_architecture 36 0 220 (_assignment (_simple)(_alias((rom2_addr)(rom_addr2(d_5_0))))(_target(28))(_sensitivity(44(d_5_0))))))
			(line__222(_architecture 37 0 222 (_assignment (_simple)(_target(72))(_sensitivity(17)(45)))))
			(line__223(_architecture 38 0 223 (_assignment (_simple)(_target(73))(_sensitivity(17)(46)))))
			(line__225(_architecture 39 0 225 (_process (_simple)(_target(32)(33)(34)(63)(64)(65))(_sensitivity(0)(19)(20)(21)(22)(58)(59)(60)(61)(62)(66)(67)(68)(69)(70)(72)(73))(_monitor)(_read(31)(56)(57)(63)(64)(65)(76)))))
			(line__320(_architecture 40 0 320 (_process (_simple)(_target(8)(9))(_sensitivity(74)(75)))))
			(line__344(_architecture 41 0 344 (_assignment (_simple)(_alias((tank1_angle)(tank1_angle_calc)))(_target(10))(_sensitivity(74)))))
			(line__345(_architecture 42 0 345 (_assignment (_simple)(_alias((tank2_angle)(tank2_angle_calc)))(_target(11))(_sensitivity(75)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686019 2 )
		(33686018 )
		(131586 )
		(50529026 33686019 770 )
		(50463490 50529027 771 )
		(33686018 33686018 33686018 33686018 33686018 33686018 )
		(514 )
		(197379 )
		(131843 )
		(771 )
		(515 )
		(197122 )
		(197378 )
	)
	(_model . vga_bsprite2a 43 -1
	)
)
I 000058 55 18336         1398291523876 vga_bsprite2a_top
(_unit VHDL (vga_bsprite2a_top 0 5 (vga_bsprite2a_top 0 35 ))
	(_version vb4)
	(_time 1398291523877 2014.04.23 18:18:43)
	(_source (\./../src/vga_bsprite2a_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9d9e9992cecac888cb9a9dc98ec6cc9a9f9b949a999b98)
	(_entity
		(_time 1398008218323)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation U1 0 66 (_entity . clkdiv)
		(_port
			((mclk)(mclk))
			((clr)(clr))
			((clk25)(clk25))
			((clk190)(clk190))
		)
	)
	(_instantiation U2 0 74 (_entity . vga_640x480)
		(_port
			((clk)(clk25))
			((clr)(clr))
			((hsync)(hsync))
			((vsync)(vsync))
			((hc)(hc))
			((vc)(vc))
			((vidon)(vidon))
		)
	)
	(_instantiation U3 0 85 (_entity . vga_bsprite2a)
		(_port
			((vidon)(vidon))
			((tank1Turn)(sig_tank1))
			((tank2Turn)(sig_tank2))
			((hill1)(sig_hill1))
			((hill2)(sig_hill2))
			((hill3)(sig_hill3))
			((hill4)(sig_hill4))
			((hill5)(sig_hill5))
			((tank1Angle)(sig_tank1Angle))
			((tank2Angle)(sig_tank2Angle))
			((tank1_angle)(sig_tank1_angle_calc))
			((tank2_angle)(sig_tank2_angle_calc))
			((aBTN)(sig_gameA))
			((upBTN)(sig_gameUp))
			((downBTN)(sig_gameDown))
			((rightBTN)(sig_gameRight))
			((leftBTN)(sig_gameLeft))
			((hc)(hc))
			((vc)(vc))
			((M1)(M1))
			((M1a)(M1a))
			((M2)(M2))
			((M2a)(M2a))
			((sw)(sw))
			((clk)(mclk))
			((clr)(clr))
			((btn)(btns))
			((rom1_addr)(rom1_addr))
			((rom2_addr)(rom2_addr))
			((tank1rom10s)(sig_tank1rom10s))
			((tank1rom1s)(sig_tank1rom1s))
			((fontM)(sig_fontM))
			((red)(sig_gameRed))
			((green)(sig_gameGreen))
			((blue)(sig_gameBlue))
		)
	)
	(_instantiation U4 0 124 (_entity . tank_sprite)
		(_port
			((angle)(sig_tank1Angle))
			((addr)(rom1_addr))
			((M)(M1))
		)
	)
	(_instantiation U4fill 0 131 (_entity . tank_sprite2)
		(_port
			((angle)(sig_tank1Angle))
			((addr)(rom1_addr))
			((M)(M1a))
		)
	)
	(_instantiation U5 0 138 (_entity . tank_sprite)
		(_port
			((angle)(sig_tank2Angle))
			((addr)(rom2_addr))
			((M)(M2))
		)
	)
	(_instantiation U5fill 0 146 (_entity . tank_sprite2)
		(_port
			((angle)(sig_tank2Angle))
			((addr)(rom2_addr))
			((M)(M2a))
		)
	)
	(_instantiation who 0 153 (_entity . whosTurn)
		(_port
			((clr)(clr))
			((clk)(clk25))
			((a)(sig_gameA))
			((start)(sig_gameStart))
			((tank1)(sig_tank1))
			((tank2)(sig_tank2))
		)
	)
	(_instantiation nes 0 163 (_entity . nes_driver)
		(_port
			((clr)(clr))
			((clk25)(clk25))
			((nes_data)(ja1))
			((nes_clk)(ja3))
			((latch)(ja2))
			((nesBtns)(sig_nesBtns))
		)
	)
	(_instantiation x7 0 174 (_entity . x7segb)
		(_port
			((x(d_15_8))(sig_tank1_angle_calc))
			((x(d_7_0))(sig_tank2_angle_calc))
			((clk)(mclk))
			((clr)(clr))
			((a_to_g)(a_to_g))
			((an)(an))
			((dp)(dp))
		)
	)
	(_instantiation buttons 0 185 (_entity . buttonMux)
		(_port
			((screenSel)(sig_screenSel))
			((a)(sig_a))
			((b)(sig_b))
			((start)(sig_start))
			((sel)(sig_sel))
			((up)(sig_up))
			((down)(sig_down))
			((right)(sig_right))
			((left)(sig_left))
			((gameA)(sig_gameA))
			((gameB)(sig_gameB))
			((gameStart)(sig_gameStart))
			((gameSel)(sig_gameSel))
			((gameUp)(sig_gameUp))
			((gameDown)(sig_gameDown))
			((gameRight)(sig_gameRight))
			((gameLeft)(sig_gameLeft))
		)
	)
	(_instantiation selector 0 206 (_entity . screenSelector)
		(_port
			((screenSel)(sig_screenSel))
			((titleRed)(sig_titleRed))
			((titleGreen)(sig_titleGreen))
			((titleBlue)(sig_titleBlue))
			((gameRed)(sig_gameRed))
			((gameBlue)(sig_gameBlue))
			((gameGreen)(sig_gameGreen))
			((red)(red))
			((green)(green))
			((blue)(blue))
		)
	)
	(_instantiation screenstate 0 220 (_entity . screenState)
		(_port
			((start)(sig_start))
			((sel)(sig_sel))
			((up)(sig_up))
			((down)(sig_down))
			((left)(sig_left))
			((right)(sig_right))
			((b)(sig_b))
			((a)(sig_a))
			((clr)(clr))
			((clk)(mclk))
			((screenSel)(sig_screenSel))
			((current_state)(sig_current_state))
			((hill1)(sig_hill1))
			((hill2)(sig_hill2))
			((hill3)(sig_hill3))
			((hill4)(sig_hill4))
			((hill5)(sig_hill5))
		)
	)
	(_instantiation title 0 241 (_entity . titleScreen)
		(_port
			((vidon)(vidon))
			((hc)(hc))
			((vc)(vc))
			((MTitle)(sig_MTitle))
			((romTitle_addr14)(sig_romTitle_addr14))
			((red)(sig_titleRed))
			((green)(sig_titleGreen))
			((blue)(sig_titleBlue))
		)
	)
	(_instantiation t 0 253 (_entity . titleImage)
		(_port
			((clka)(clk25))
			((addra)(sig_romTitle_addr14))
			((douta)(sig_MTitle))
		)
	)
	(_instantiation bounce 0 260 (_entity . debounce)
		(_port
			((inp)(sig_nesBtns))
			((cclk)(clk190))
			((clr)(clr))
			((outp(7))(sig_left))
			((outp(6))(sig_down))
			((outp(5))(sig_up))
			((outp(4))(sig_right))
			((outp(3))(sig_sel))
			((outp(2))(sig_start))
			((outp(1))(sig_b))
			((outp(0))(sig_a))
		)
	)
	(_instantiation tank1font10s 0 276 (_entity . fonts)
		(_port
			((addr)(sig_tank1rom10s))
			((clk)(clk25))
			((dout)(sig_fontM))
		)
	)
	(_instantiation tank1font1s 0 283 (_entity . fonts)
		(_port
			((addr)(sig_tank1rom1s))
			((clk)(clk25))
			((dout)(sig_fontM))
		)
	)
	(_object
		(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal aBTN ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal upBTN ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal downBTN ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal rightBTN ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal leftBTN ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal ja1 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal ja2 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_port (_internal ja3 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal sw ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill1 ~STD_LOGIC_VECTOR{7~downto~0}~122 0 18 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill2 ~STD_LOGIC_VECTOR{7~downto~0}~124 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill3 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 20 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill4 ~STD_LOGIC_VECTOR{7~downto~0}~128 0 21 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill5 ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 22 (_entity (_in ))))
		(_port (_internal hsync ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
		(_port (_internal vsync ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~12 0 25 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1212 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~1212 0 26 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~12 0 27 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal a_to_g ~STD_LOGIC_VECTOR{6~downto~0}~12 0 28 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1214 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal an ~STD_LOGIC_VECTOR{3~downto~0}~1214 0 29 (_entity (_out ))))
		(_port (_internal dp ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1216 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ld ~STD_LOGIC_VECTOR{7~downto~0}~1216 0 31 (_entity (_out ))))
		(_signal (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal clk25 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal clk190 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_a ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_b ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_start ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_sel ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_right ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_left ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_up ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_down ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_tank1 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_tank2 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_gameA ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameB ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameStart ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameSel ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameUp ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameDown ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameLeft ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameRight ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_screenSel ~extieee.std_logic_1164.STD_LOGIC 0 41 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal sig_gameRed ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal sig_gameGreen ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal sig_titleRed ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal sig_titleGreen ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal sig_gameBlue ~STD_LOGIC_VECTOR{1~downto~0}~13 0 43 (_architecture (_uni ))))
		(_signal (_internal sig_titleBlue ~STD_LOGIC_VECTOR{1~downto~0}~13 0 43 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal sig_hill1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal sig_hill2 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal sig_hill3 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal sig_hill4 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal sig_hill5 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~13 0 45 (_architecture (_uni ))))
		(_signal (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~13 0 45 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~31}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 31))))))
		(_signal (_internal M1 ~STD_LOGIC_VECTOR{0~to~31}~13 0 46 (_architecture (_uni ))))
		(_signal (_internal M1a ~STD_LOGIC_VECTOR{0~to~31}~13 0 46 (_architecture (_uni ))))
		(_signal (_internal sig_init_M ~STD_LOGIC_VECTOR{0~to~31}~13 0 46 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~7}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 7))))))
		(_signal (_internal sig_fontM ~STD_LOGIC_VECTOR{0~to~7}~13 0 47 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal sig_tank1rom10s ~STD_LOGIC_VECTOR{11~downto~0}~13 0 48 (_architecture (_uni ))))
		(_signal (_internal sig_tank1rom1s ~STD_LOGIC_VECTOR{11~downto~0}~13 0 48 (_architecture (_uni ))))
		(_signal (_internal angle1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 49 (_architecture (_uni ))))
		(_signal (_internal angle2 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 49 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal M2 ~STD_LOGIC_VECTOR{31~downto~0}~13 0 50 (_architecture (_uni ))))
		(_signal (_internal M2a ~STD_LOGIC_VECTOR{31~downto~0}~13 0 50 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal btns ~STD_LOGIC_VECTOR{3~downto~0}~13 0 51 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal sig_x ~STD_LOGIC_VECTOR{15~downto~0}~13 0 52 (_architecture (_uni ))))
		(_signal (_internal sig_tank1Angle ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53 (_architecture (_uni ))))
		(_signal (_internal sig_tank2Angle ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53 (_architecture (_uni ))))
		(_signal (_internal sig_tank1_angle_calc ~STD_LOGIC_VECTOR{7~downto~0}~13 0 54 (_architecture (_uni ))))
		(_signal (_internal sig_tank2_angle_calc ~STD_LOGIC_VECTOR{7~downto~0}~13 0 54 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal rom1_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 55 (_architecture (_uni ))))
		(_signal (_internal rom2_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 55 (_architecture (_uni ))))
		(_signal (_internal rom3_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 55 (_architecture (_uni ))))
		(_signal (_internal rom4_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 55 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal rom1_addr ~STD_LOGIC_VECTOR{5~downto~0}~13 0 56 (_architecture (_uni ))))
		(_signal (_internal rom2_addr ~STD_LOGIC_VECTOR{5~downto~0}~13 0 56 (_architecture (_uni ))))
		(_signal (_internal sig_init_addr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 57 (_architecture (_uni ))))
		(_signal (_internal sig_current_state ~STD_LOGIC_VECTOR{7~downto~0}~13 0 58 (_architecture (_uni ))))
		(_signal (_internal sig_nesBtns ~STD_LOGIC_VECTOR{7~downto~0}~13 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{14~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 14)(i 0))))))
		(_signal (_internal sig_romTitle_addr14 ~STD_LOGIC_VECTOR{14~downto~0}~13 0 59 (_architecture (_uni ))))
		(_signal (_internal sig_MTitle ~STD_LOGIC_VECTOR{7~downto~0}~13 0 60 (_architecture (_uni ))))
		(_process
			(line__64(_architecture 0 0 64 (_assignment (_simple)(_alias((clr)(btn(3))))(_simpleassign BUF)(_target(25))(_sensitivity(9(3))))))
			(line__291(_architecture 1 0 291 (_assignment (_simple)(_alias((btns)(btn)))(_target(71))(_sensitivity(9)))))
			(line__292(_architecture 2 0 292 (_assignment (_simple)(_alias((ld(0))(sig_a)))(_target(24(0)))(_sensitivity(29)))))
			(line__293(_architecture 3 0 293 (_assignment (_simple)(_alias((ld(1))(sig_b)))(_target(24(1)))(_sensitivity(30)))))
			(line__294(_architecture 4 0 294 (_assignment (_simple)(_alias((ld(2))(sig_start)))(_target(24(2)))(_sensitivity(31)))))
			(line__295(_architecture 5 0 295 (_assignment (_simple)(_alias((ld(3))(sig_sel)))(_target(24(3)))(_sensitivity(32)))))
			(line__296(_architecture 6 0 296 (_assignment (_simple)(_alias((ld(4))(sig_right)))(_target(24(4)))(_sensitivity(33)))))
			(line__297(_architecture 7 0 297 (_assignment (_simple)(_alias((ld(5))(sig_up)))(_target(24(5)))(_sensitivity(35)))))
			(line__298(_architecture 8 0 298 (_assignment (_simple)(_alias((ld(6))(sig_down)))(_target(24(6)))(_sensitivity(36)))))
			(line__299(_architecture 9 0 299 (_assignment (_simple)(_alias((ld(7))(sig_left)))(_target(24(7)))(_sensitivity(34)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . vga_bsprite2a_top 10 -1
	)
)
I 000054 55 19080         1398291590091 vga_bsprite2a
(_unit VHDL (vga_bsprite2a 0 4 (vga_bsprite2a 0 45 ))
	(_version vb4)
	(_time 1398291590092 2014.04.23 18:19:50)
	(_source (\./../src/vga_bsprite2a.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 4b4848491e1c1e5e1d4c4c4558101a4c494d424c4f4d4e)
	(_entity
		(_time 1398291149058)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal tank1Turn ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal tank2Turn ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill1 ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill2 ~STD_LOGIC_VECTOR{7~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill3 ~STD_LOGIC_VECTOR{7~downto~0}~124 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill4 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill5 ~STD_LOGIC_VECTOR{7~downto~0}~128 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal tank1Angle ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1210 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal tank2Angle ~STD_LOGIC_VECTOR{1~downto~0}~1210 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1212 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal tank1_angle ~STD_LOGIC_VECTOR{7~downto~0}~1212 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1214 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal tank2_angle ~STD_LOGIC_VECTOR{7~downto~0}~1214 0 16 (_entity (_out ))))
		(_port (_internal aBTN ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal upBTN ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal downBTN ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal rightBTN ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
		(_port (_internal leftBTN ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~12 0 22 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1216 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~1216 0 23 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~31}~12 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 31))))))
		(_port (_internal M1 ~STD_LOGIC_VECTOR{0~to~31}~12 0 24 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~31}~1218 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 31))))))
		(_port (_internal M1a ~STD_LOGIC_VECTOR{0~to~31}~1218 0 25 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal M2 ~STD_LOGIC_VECTOR{31~downto~0}~12 0 26 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1220 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal M2a ~STD_LOGIC_VECTOR{31~downto~0}~1220 0 27 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1222 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal sw ~STD_LOGIC_VECTOR{7~downto~0}~1222 0 28 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal rom1_addr ~STD_LOGIC_VECTOR{5~downto~0}~12 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1224 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal rom2_addr ~STD_LOGIC_VECTOR{5~downto~0}~1224 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_port (_internal tank1rom10s ~STD_LOGIC_VECTOR{11~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~1226 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_port (_internal tank1rom1s ~STD_LOGIC_VECTOR{11~downto~0}~1226 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~7}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 7))))))
		(_port (_internal fontM ~STD_LOGIC_VECTOR{0~to~7}~12 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~12 0 38 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1228 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~1228 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1230 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~1230 0 40 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal hbp ~STD_LOGIC_VECTOR{9~downto~0}~13 0 46 (_architecture (_string \"0010010000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal vbp ~STD_LOGIC_VECTOR{9~downto~0}~132 0 48 (_architecture (_string \"0000011111"\))))
		(_constant (_internal w ~extSTD.STANDARD.INTEGER 0 50 (_architecture ((i 4)))))
		(_constant (_internal h ~extSTD.STANDARD.INTEGER 0 51 (_architecture ((i 10)))))
		(_constant (_internal tw ~extSTD.STANDARD.INTEGER 0 52 (_architecture ((i 32)))))
		(_constant (_internal th ~extSTD.STANDARD.INTEGER 0 53 (_architecture ((i 29)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal zero ~STD_LOGIC_VECTOR{7~downto~0}~13 0 54 (_architecture (_string \"00000000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal thirty ~STD_LOGIC_VECTOR{7~downto~0}~134 0 55 (_architecture (_string \"00011110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal sixty ~STD_LOGIC_VECTOR{7~downto~0}~136 0 56 (_architecture (_string \"00111100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal ninety ~STD_LOGIC_VECTOR{7~downto~0}~138 0 57 (_architecture (_string \"01011010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal xpix1 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_architecture (_uni ))))
		(_signal (_internal xpix2 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_architecture (_uni ))))
		(_signal (_internal xpix3 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_architecture (_uni ))))
		(_signal (_internal xpix4 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_architecture (_uni ))))
		(_signal (_internal ypix1 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_architecture (_uni ))))
		(_signal (_internal ypix2 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_architecture (_uni ))))
		(_signal (_internal ypix3 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_architecture (_uni ))))
		(_signal (_internal ypix4 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal rom_addr1 ~STD_LOGIC_VECTOR{16~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal rom_addr2 ~STD_LOGIC_VECTOR{16~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal C1 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 61 (_architecture (_uni (_string \"0001010100"\)))))
		(_signal (_internal C2 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 62 (_architecture (_uni (_string \"0111110100"\)))))
		(_signal (_internal C3 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 63 (_architecture (_uni ))))
		(_signal (_internal C4 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 63 (_architecture (_uni ))))
		(_signal (_internal R1 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 63 (_architecture (_uni ))))
		(_signal (_internal R2 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 63 (_architecture (_uni ))))
		(_signal (_internal R3 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 63 (_architecture (_uni ))))
		(_signal (_internal R4 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 63 (_architecture (_uni ))))
		(_signal (_internal C1a ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 64 (_architecture (_uni ))))
		(_signal (_internal C2a ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 64 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{23~downto~0}~13 0 65 (_architecture (_uni ))))
		(_signal (_internal tank1Angle10s ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal tank1Angle1s ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal spriteon1 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal spriteon1f ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal spriteon2 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal spriteon2f ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal spriteonGrnd ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal spriteonB1 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal spriteonB2 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal spriteonB3 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal spriteonB4 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal spriteonB5 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal clk3 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal rom_pix1 ~STD_LOGIC_VECTOR{10~downto~0}~13 0 69 (_architecture (_uni ))))
		(_signal (_internal rom_pix2 ~STD_LOGIC_VECTOR{10~downto~0}~13 0 69 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal tank1_angle_calc ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 70 (_architecture (_uni ))))
		(_signal (_internal tank2_angle_calc ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 70 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal rom_pix_font ~STD_LOGIC_VECTOR{11~downto~0}~13 0 71 (_architecture (_uni ))))
		(_signal (_internal CFont ~STD_LOGIC_VECTOR{11~downto~0}~13 0 71 (_architecture (_uni ))))
		(_signal (_internal RFont ~STD_LOGIC_VECTOR{11~downto~0}~13 0 71 (_architecture (_uni ))))
		(_signal (_internal tank1ascii10s ~STD_LOGIC_VECTOR{11~downto~0}~13 0 71 (_architecture (_uni ))))
		(_signal (_internal tank1ascii1s ~STD_LOGIC_VECTOR{11~downto~0}~13 0 71 (_architecture (_uni ))))
		(_variable (_internal i ~extSTD.STANDARD.INTEGER 0 227 (_process 39 )))
		(_variable (_internal j ~extSTD.STANDARD.INTEGER 0 227 (_process 39 )))
		(_variable (_internal f ~extSTD.STANDARD.INTEGER 0 227 (_process 39 )))
		(_process
			(line__76(_architecture 0 0 76 (_assignment (_simple)(_target(77)))))
			(line__77(_architecture 1 0 77 (_assignment (_simple)(_target(78)))))
			(line__79(_architecture 2 0 79 (_assignment (_simple)(_target(79))(_sensitivity(23(d_7_4))))))
			(line__80(_architecture 3 0 80 (_assignment (_simple)(_target(80))(_sensitivity(23(d_3_0))))))
			(line__81(_architecture 4 0 81 (_assignment (_simple)(_target(29))(_sensitivity(18)(49)(79)))))
			(line__82(_architecture 5 0 82 (_assignment (_simple)(_target(30))(_sensitivity(18)(49)(79)))))
			(line__83(_architecture 6 0 83 (_assignment (_simple)(_target(76))(_sensitivity(17)(45)))))
			(line__86(_architecture 7 0 86 (_assignment (_simple)(_target(56))(_sensitivity(17)(18)(77)(78)))))
			(line__88(_architecture 8 0 88 (_assignment (_simple)(_target(57))(_sensitivity(17)(18)(77)(78)))))
			(line__96(_architecture 9 0 96 (_assignment (_simple)(_target(48)))))
			(line__98(_architecture 10 0 98 (_assignment (_simple)(_target(49)))))
			(line__99(_architecture 11 0 99 (_assignment (_simple)(_target(50)))))
			(line__103(_architecture 12 0 103 (_process (_simple)(_target(55))(_sensitivity(24)(25))(_read(55)))))
			(line__111(_architecture 13 0 111 (_assignment (_simple)(_alias((clk3)(q(17))))(_simpleassign BUF)(_target(71))(_sensitivity(55(17))))))
			(line__113(_architecture 14 0 113 (_process (_target(45)(46)(74)(75))(_sensitivity(13)(14)(15)(16)(45)(46)(71)(1)(74)(75))(_dssslsensitivity 7))))
			(line__181(_architecture 15 0 181 (_assignment (_simple)(_target(39))(_sensitivity(18)(49)))))
			(line__182(_architecture 16 0 182 (_assignment (_simple)(_target(40))(_sensitivity(18)(50)))))
			(line__183(_architecture 17 0 183 (_assignment (_simple)(_target(41))(_sensitivity(18)(51)))))
			(line__184(_architecture 18 0 184 (_assignment (_simple)(_target(42))(_sensitivity(18)(52)))))
			(line__185(_architecture 19 0 185 (_assignment (_simple)(_target(35))(_sensitivity(17)(45)))))
			(line__186(_architecture 20 0 186 (_assignment (_simple)(_target(36))(_sensitivity(17)(46)))))
			(line__187(_architecture 21 0 187 (_assignment (_simple)(_target(37))(_sensitivity(17)(47)))))
			(line__188(_architecture 22 0 188 (_assignment (_simple)(_target(38))(_sensitivity(17)(48)))))
			(line__191(_architecture 23 0 191 (_assignment (_simple)(_target(58))(_sensitivity(17)(18)(45)(49)))))
			(line__192(_architecture 24 0 192 (_assignment (_simple)(_target(59))(_sensitivity(17)(18)(45)(49)))))
			(line__194(_architecture 25 0 194 (_assignment (_simple)(_target(60))(_sensitivity(17)(18)(46)(50)))))
			(line__195(_architecture 26 0 195 (_assignment (_simple)(_target(61))(_sensitivity(17)(18)(46)(50)))))
			(line__197(_architecture 27 0 197 (_assignment (_simple)(_target(62))(_sensitivity(17)(18)))))
			(line__198(_architecture 28 0 198 (_assignment (_simple)(_target(66))(_sensitivity(3)(17)(18)))))
			(line__199(_architecture 29 0 199 (_assignment (_simple)(_target(67))(_sensitivity(4)(17)(18)))))
			(line__200(_architecture 30 0 200 (_assignment (_simple)(_target(68))(_sensitivity(5)(17)(18)))))
			(line__201(_architecture 31 0 201 (_assignment (_simple)(_target(69))(_sensitivity(6)(17)(18)))))
			(line__202(_architecture 32 0 202 (_assignment (_simple)(_target(70))(_sensitivity(7)(17)(18)))))
			(line__216(_architecture 33 0 216 (_assignment (_simple)(_target(43))(_sensitivity(18)(49)))))
			(line__217(_architecture 34 0 217 (_assignment (_simple)(_target(44))(_sensitivity(18)(50)))))
			(line__219(_architecture 35 0 219 (_assignment (_simple)(_alias((rom1_addr)(rom_addr1(d_5_0))))(_target(27))(_sensitivity(43(d_5_0))))))
			(line__220(_architecture 36 0 220 (_assignment (_simple)(_alias((rom2_addr)(rom_addr2(d_5_0))))(_target(28))(_sensitivity(44(d_5_0))))))
			(line__222(_architecture 37 0 222 (_assignment (_simple)(_target(72))(_sensitivity(17)(45)))))
			(line__223(_architecture 38 0 223 (_assignment (_simple)(_target(73))(_sensitivity(17)(46)))))
			(line__225(_architecture 39 0 225 (_process (_simple)(_target(32)(33)(34)(63)(64)(65))(_sensitivity(0)(19)(20)(21)(22)(58)(59)(60)(61)(62)(66)(67)(68)(69)(70)(72)(73))(_monitor)(_read(31)(56)(57)(63)(64)(65)(76)))))
			(line__320(_architecture 40 0 320 (_process (_simple)(_target(8)(9))(_sensitivity(74)(75)))))
			(line__344(_architecture 41 0 344 (_assignment (_simple)(_alias((tank1_angle)(tank1_angle_calc)))(_target(10))(_sensitivity(74)))))
			(line__345(_architecture 42 0 345 (_assignment (_simple)(_alias((tank2_angle)(tank2_angle_calc)))(_target(11))(_sensitivity(75)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686019 2 )
		(33686018 )
		(131586 )
		(50529026 33686019 770 )
		(50463490 50529027 771 )
		(33686018 33686018 33686018 33686018 33686018 33686018 )
		(514 )
		(197379 )
		(131843 )
		(771 )
		(515 )
		(197122 )
		(197378 )
	)
	(_model . vga_bsprite2a 43 -1
	)
)
I 000055 55 2722          1398291625186 screenSelector
(_unit VHDL (screenselector 0 4 (screenselector 0 20 ))
	(_version vb4)
	(_time 1398291625187 2014.04.23 18:20:25)
	(_source (\./../src/screenSelector.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 580c0e5b530e0e4e5f5c4d025c5f5b5e5d5e0b5e5d)
	(_entity
		(_time 1398007199542)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal screenSel ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal titleRed ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal titleGreen ~STD_LOGIC_VECTOR{2~downto~0}~122 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal titleBlue ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal gameRed ~STD_LOGIC_VECTOR{2~downto~0}~124 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal gameBlue ~STD_LOGIC_VECTOR{1~downto~0}~126 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~128 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal gameGreen ~STD_LOGIC_VECTOR{2~downto~0}~128 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1210 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~1210 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1212 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~1212 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1214 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~1214 0 15 (_entity (_out ))))
		(_process
			(line__23(_architecture 0 0 23 (_process (_simple)(_target(7)(8)(9))(_sensitivity(0))(_read(1)(2)(3)(4)(5)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . screenSelector 1 -1
	)
)
V 000053 55 22040         1398291629285 tank_sprite2
(_unit VHDL (tank_sprite2 0 6 (tank_sprite2 0 14 ))
	(_version vb4)
	(_time 1398291629286 2014.04.23 18:20:29)
	(_source (\./../src/tank_sprite2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 5f0c0e5c08085e490a0b19040d585f585d5956585b)
	(_entity
		(_time 1398007198588)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal angle ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~31}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 31))))))
		(_port (_internal M ~STD_LOGIC_VECTOR{0~to~31}~12 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~31}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 31))))))
		(_type (_internal rom_array 0 15 (_array ~STD_LOGIC_VECTOR{0~to~31}~13 ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~rom_array~13 0 17 (_array ~STD_LOGIC_VECTOR{0~to~31}~13 ((_to (i 0)(i 28))))))
		(_constant (_internal rom1 ~rom_array~13 0 17 (_architecture ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2)))(((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2)))(((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_internal ~rom_array~131 0 48 (_array ~STD_LOGIC_VECTOR{0~to~31}~13 ((_to (i 0)(i 28))))))
		(_constant (_internal rom2 ~rom_array~131 0 48 (_architecture ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_internal ~rom_array~133 0 79 (_array ~STD_LOGIC_VECTOR{0~to~31}~13 ((_to (i 0)(i 28))))))
		(_constant (_internal rom3 ~rom_array~133 0 79 (_architecture ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_variable (_internal j ~extSTD.STANDARD.INTEGER 0 113 (_process 0 )))
		(_process
			(line__112(_architecture 0 0 112 (_process (_simple)(_target(2))(_sensitivity(1))(_monitor)(_read(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(514 )
		(771 )
	)
	(_model . tank_sprite2 1 -1
	)
)
I 000054 55 19080         1398291629376 vga_bsprite2a
(_unit VHDL (vga_bsprite2a 0 4 (vga_bsprite2a 0 45 ))
	(_version vb4)
	(_time 1398291629377 2014.04.23 18:20:29)
	(_source (\./../src/vga_bsprite2a.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code bcefefe8e8ebe9a9eabbbbb2afe7edbbbebab5bbb8bab9)
	(_entity
		(_time 1398291149058)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal tank1Turn ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal tank2Turn ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill1 ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill2 ~STD_LOGIC_VECTOR{7~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill3 ~STD_LOGIC_VECTOR{7~downto~0}~124 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill4 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill5 ~STD_LOGIC_VECTOR{7~downto~0}~128 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal tank1Angle ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1210 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal tank2Angle ~STD_LOGIC_VECTOR{1~downto~0}~1210 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1212 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal tank1_angle ~STD_LOGIC_VECTOR{7~downto~0}~1212 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1214 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal tank2_angle ~STD_LOGIC_VECTOR{7~downto~0}~1214 0 16 (_entity (_out ))))
		(_port (_internal aBTN ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal upBTN ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal downBTN ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal rightBTN ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
		(_port (_internal leftBTN ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~12 0 22 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1216 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~1216 0 23 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~31}~12 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 31))))))
		(_port (_internal M1 ~STD_LOGIC_VECTOR{0~to~31}~12 0 24 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~31}~1218 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 31))))))
		(_port (_internal M1a ~STD_LOGIC_VECTOR{0~to~31}~1218 0 25 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal M2 ~STD_LOGIC_VECTOR{31~downto~0}~12 0 26 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1220 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal M2a ~STD_LOGIC_VECTOR{31~downto~0}~1220 0 27 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1222 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal sw ~STD_LOGIC_VECTOR{7~downto~0}~1222 0 28 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal rom1_addr ~STD_LOGIC_VECTOR{5~downto~0}~12 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1224 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal rom2_addr ~STD_LOGIC_VECTOR{5~downto~0}~1224 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_port (_internal tank1rom10s ~STD_LOGIC_VECTOR{11~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~1226 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_port (_internal tank1rom1s ~STD_LOGIC_VECTOR{11~downto~0}~1226 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~7}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 7))))))
		(_port (_internal fontM ~STD_LOGIC_VECTOR{0~to~7}~12 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~12 0 38 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1228 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~1228 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1230 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~1230 0 40 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal hbp ~STD_LOGIC_VECTOR{9~downto~0}~13 0 46 (_architecture (_string \"0010010000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal vbp ~STD_LOGIC_VECTOR{9~downto~0}~132 0 48 (_architecture (_string \"0000011111"\))))
		(_constant (_internal w ~extSTD.STANDARD.INTEGER 0 50 (_architecture ((i 4)))))
		(_constant (_internal h ~extSTD.STANDARD.INTEGER 0 51 (_architecture ((i 10)))))
		(_constant (_internal tw ~extSTD.STANDARD.INTEGER 0 52 (_architecture ((i 32)))))
		(_constant (_internal th ~extSTD.STANDARD.INTEGER 0 53 (_architecture ((i 29)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal zero ~STD_LOGIC_VECTOR{7~downto~0}~13 0 54 (_architecture (_string \"00000000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal thirty ~STD_LOGIC_VECTOR{7~downto~0}~134 0 55 (_architecture (_string \"00011110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal sixty ~STD_LOGIC_VECTOR{7~downto~0}~136 0 56 (_architecture (_string \"00111100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal ninety ~STD_LOGIC_VECTOR{7~downto~0}~138 0 57 (_architecture (_string \"01011010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal xpix1 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_architecture (_uni ))))
		(_signal (_internal xpix2 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_architecture (_uni ))))
		(_signal (_internal xpix3 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_architecture (_uni ))))
		(_signal (_internal xpix4 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_architecture (_uni ))))
		(_signal (_internal ypix1 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_architecture (_uni ))))
		(_signal (_internal ypix2 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_architecture (_uni ))))
		(_signal (_internal ypix3 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_architecture (_uni ))))
		(_signal (_internal ypix4 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal rom_addr1 ~STD_LOGIC_VECTOR{16~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal rom_addr2 ~STD_LOGIC_VECTOR{16~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal C1 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 61 (_architecture (_uni (_string \"0001010100"\)))))
		(_signal (_internal C2 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 62 (_architecture (_uni (_string \"0111110100"\)))))
		(_signal (_internal C3 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 63 (_architecture (_uni ))))
		(_signal (_internal C4 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 63 (_architecture (_uni ))))
		(_signal (_internal R1 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 63 (_architecture (_uni ))))
		(_signal (_internal R2 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 63 (_architecture (_uni ))))
		(_signal (_internal R3 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 63 (_architecture (_uni ))))
		(_signal (_internal R4 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 63 (_architecture (_uni ))))
		(_signal (_internal C1a ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 64 (_architecture (_uni ))))
		(_signal (_internal C2a ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 64 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{23~downto~0}~13 0 65 (_architecture (_uni ))))
		(_signal (_internal tank1Angle10s ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal tank1Angle1s ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal spriteon1 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal spriteon1f ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal spriteon2 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal spriteon2f ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal spriteonGrnd ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal spriteonB1 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal spriteonB2 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal spriteonB3 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal spriteonB4 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal spriteonB5 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal clk3 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal rom_pix1 ~STD_LOGIC_VECTOR{10~downto~0}~13 0 69 (_architecture (_uni ))))
		(_signal (_internal rom_pix2 ~STD_LOGIC_VECTOR{10~downto~0}~13 0 69 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal tank1_angle_calc ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 70 (_architecture (_uni ))))
		(_signal (_internal tank2_angle_calc ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 70 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal rom_pix_font ~STD_LOGIC_VECTOR{11~downto~0}~13 0 71 (_architecture (_uni ))))
		(_signal (_internal CFont ~STD_LOGIC_VECTOR{11~downto~0}~13 0 71 (_architecture (_uni ))))
		(_signal (_internal RFont ~STD_LOGIC_VECTOR{11~downto~0}~13 0 71 (_architecture (_uni ))))
		(_signal (_internal tank1ascii10s ~STD_LOGIC_VECTOR{11~downto~0}~13 0 71 (_architecture (_uni ))))
		(_signal (_internal tank1ascii1s ~STD_LOGIC_VECTOR{11~downto~0}~13 0 71 (_architecture (_uni ))))
		(_variable (_internal i ~extSTD.STANDARD.INTEGER 0 227 (_process 39 )))
		(_variable (_internal j ~extSTD.STANDARD.INTEGER 0 227 (_process 39 )))
		(_variable (_internal f ~extSTD.STANDARD.INTEGER 0 227 (_process 39 )))
		(_process
			(line__76(_architecture 0 0 76 (_assignment (_simple)(_target(77)))))
			(line__77(_architecture 1 0 77 (_assignment (_simple)(_target(78)))))
			(line__79(_architecture 2 0 79 (_assignment (_simple)(_target(79))(_sensitivity(23(d_7_4))))))
			(line__80(_architecture 3 0 80 (_assignment (_simple)(_target(80))(_sensitivity(23(d_3_0))))))
			(line__81(_architecture 4 0 81 (_assignment (_simple)(_target(29))(_sensitivity(18)(49)(79)))))
			(line__82(_architecture 5 0 82 (_assignment (_simple)(_target(30))(_sensitivity(18)(49)(79)))))
			(line__83(_architecture 6 0 83 (_assignment (_simple)(_target(76))(_sensitivity(17)(45)))))
			(line__86(_architecture 7 0 86 (_assignment (_simple)(_target(56))(_sensitivity(17)(18)(77)(78)))))
			(line__88(_architecture 8 0 88 (_assignment (_simple)(_target(57))(_sensitivity(17)(18)(77)(78)))))
			(line__96(_architecture 9 0 96 (_assignment (_simple)(_target(48)))))
			(line__98(_architecture 10 0 98 (_assignment (_simple)(_target(49)))))
			(line__99(_architecture 11 0 99 (_assignment (_simple)(_target(50)))))
			(line__103(_architecture 12 0 103 (_process (_simple)(_target(55))(_sensitivity(24)(25))(_read(55)))))
			(line__111(_architecture 13 0 111 (_assignment (_simple)(_alias((clk3)(q(17))))(_simpleassign BUF)(_target(71))(_sensitivity(55(17))))))
			(line__113(_architecture 14 0 113 (_process (_target(45)(46)(74)(75))(_sensitivity(13)(14)(15)(16)(45)(46)(71)(1)(74)(75))(_dssslsensitivity 7))))
			(line__181(_architecture 15 0 181 (_assignment (_simple)(_target(39))(_sensitivity(18)(49)))))
			(line__182(_architecture 16 0 182 (_assignment (_simple)(_target(40))(_sensitivity(18)(50)))))
			(line__183(_architecture 17 0 183 (_assignment (_simple)(_target(41))(_sensitivity(18)(51)))))
			(line__184(_architecture 18 0 184 (_assignment (_simple)(_target(42))(_sensitivity(18)(52)))))
			(line__185(_architecture 19 0 185 (_assignment (_simple)(_target(35))(_sensitivity(17)(45)))))
			(line__186(_architecture 20 0 186 (_assignment (_simple)(_target(36))(_sensitivity(17)(46)))))
			(line__187(_architecture 21 0 187 (_assignment (_simple)(_target(37))(_sensitivity(17)(47)))))
			(line__188(_architecture 22 0 188 (_assignment (_simple)(_target(38))(_sensitivity(17)(48)))))
			(line__191(_architecture 23 0 191 (_assignment (_simple)(_target(58))(_sensitivity(17)(18)(45)(49)))))
			(line__192(_architecture 24 0 192 (_assignment (_simple)(_target(59))(_sensitivity(17)(18)(45)(49)))))
			(line__194(_architecture 25 0 194 (_assignment (_simple)(_target(60))(_sensitivity(17)(18)(46)(50)))))
			(line__195(_architecture 26 0 195 (_assignment (_simple)(_target(61))(_sensitivity(17)(18)(46)(50)))))
			(line__197(_architecture 27 0 197 (_assignment (_simple)(_target(62))(_sensitivity(17)(18)))))
			(line__198(_architecture 28 0 198 (_assignment (_simple)(_target(66))(_sensitivity(3)(17)(18)))))
			(line__199(_architecture 29 0 199 (_assignment (_simple)(_target(67))(_sensitivity(4)(17)(18)))))
			(line__200(_architecture 30 0 200 (_assignment (_simple)(_target(68))(_sensitivity(5)(17)(18)))))
			(line__201(_architecture 31 0 201 (_assignment (_simple)(_target(69))(_sensitivity(6)(17)(18)))))
			(line__202(_architecture 32 0 202 (_assignment (_simple)(_target(70))(_sensitivity(7)(17)(18)))))
			(line__216(_architecture 33 0 216 (_assignment (_simple)(_target(43))(_sensitivity(18)(49)))))
			(line__217(_architecture 34 0 217 (_assignment (_simple)(_target(44))(_sensitivity(18)(50)))))
			(line__219(_architecture 35 0 219 (_assignment (_simple)(_alias((rom1_addr)(rom_addr1(d_5_0))))(_target(27))(_sensitivity(43(d_5_0))))))
			(line__220(_architecture 36 0 220 (_assignment (_simple)(_alias((rom2_addr)(rom_addr2(d_5_0))))(_target(28))(_sensitivity(44(d_5_0))))))
			(line__222(_architecture 37 0 222 (_assignment (_simple)(_target(72))(_sensitivity(17)(45)))))
			(line__223(_architecture 38 0 223 (_assignment (_simple)(_target(73))(_sensitivity(17)(46)))))
			(line__225(_architecture 39 0 225 (_process (_simple)(_target(32)(33)(34)(63)(64)(65))(_sensitivity(0)(19)(20)(21)(22)(58)(59)(60)(61)(62)(66)(67)(68)(69)(70)(72)(73))(_monitor)(_read(31)(56)(57)(63)(64)(65)(76)))))
			(line__320(_architecture 40 0 320 (_process (_simple)(_target(8)(9))(_sensitivity(74)(75)))))
			(line__344(_architecture 41 0 344 (_assignment (_simple)(_alias((tank1_angle)(tank1_angle_calc)))(_target(10))(_sensitivity(74)))))
			(line__345(_architecture 42 0 345 (_assignment (_simple)(_alias((tank2_angle)(tank2_angle_calc)))(_target(11))(_sensitivity(75)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686019 2 )
		(33686018 )
		(131586 )
		(50529026 33686019 770 )
		(50463490 50529027 771 )
		(33686018 33686018 33686018 33686018 33686018 33686018 )
		(514 )
		(197379 )
		(131843 )
		(771 )
		(515 )
		(197122 )
		(197378 )
	)
	(_model . vga_bsprite2a 43 -1
	)
)
V 000049 55 1616          1398291629475 whosTurn
(_unit VHDL (whosturn 0 4 (whosturn 0 17 ))
	(_version vb4)
	(_time 1398291629476 2014.04.23 18:20:29)
	(_source (\./../src/whosTurn.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 1a494b1d434d180d1c1c0e414e1d181c4f1d1d1c12)
	(_entity
		(_time 1398007198845)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal tank1 ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_port (_internal tank2 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal tankState 0 19 (_enum1 tank1turn tank2turn tank1_to_tank2 tank2_to_tank1 (_to (i 0)(i 3)))))
		(_signal (_internal present_state tankState 0 20 (_architecture (_uni ))))
		(_signal (_internal next_state tankState 0 20 (_architecture (_uni ))))
		(_process
			(line__23(_architecture 0 0 23 (_process (_target(6))(_sensitivity(0)(1)(7))(_dssslsensitivity 2))))
			(C1State(_architecture 1 0 33 (_process (_simple)(_target(7))(_sensitivity(2)(6)))))
			(C2State(_architecture 2 0 62 (_process (_simple)(_target(4)(5))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . whosTurn 3 -1
	)
)
V 000047 55 3938          1398291629537 x7segb
(_unit VHDL (x7segb 0 6 (x7segb 0 17 ))
	(_version vb4)
	(_time 1398291629538 2014.04.23 18:20:29)
	(_source (\./../src/x7segb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 580b065e570e0f4e58594f020b5f505b5f5f5b5e5d)
	(_entity
		(_time 1398007198902)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal a_to_g ~STD_LOGIC_VECTOR{6~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal an ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12 (_entity (_out ))))
		(_port (_internal dp ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal s ~STD_LOGIC_VECTOR{1~downto~0}~13 0 19 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal digit ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20 (_architecture (_uni ))))
		(_signal (_internal aen ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{19~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 19)(i 0))))))
		(_signal (_internal clkdiv ~STD_LOGIC_VECTOR{19~downto~0}~13 0 22 (_architecture (_uni ))))
		(_process
			(line__26(_architecture 0 0 26 (_assignment (_simple)(_alias((s)(clkdiv(d_19_18))))(_target(6))(_sensitivity(9(d_19_18))))))
			(line__27(_architecture 1 0 27 (_assignment (_simple)(_alias((dp)(_string \"1"\)))(_target(5)))))
			(line__29(_architecture 2 0 29 (_assignment (_simple)(_target(8(3)))(_sensitivity(0(12))(0(13))(0(14))(0(15))))))
			(line__30(_architecture 3 0 30 (_assignment (_simple)(_target(8(2)))(_sensitivity(0(8))(0(9))(0(10))(0(11))(0(12))(0(13))(0(14))(0(15))))))
			(line__32(_architecture 4 0 32 (_assignment (_simple)(_target(8(1)))(_sensitivity(0(4))(0(5))(0(6))(0(7))(0(8))(0(9))(0(10))(0(11))(0(12))(0(13))(0(14))(0(15))))))
			(line__35(_architecture 5 0 35 (_assignment (_simple)(_target(8(0))))))
			(line__38(_architecture 6 0 38 (_process (_simple)(_target(7))(_sensitivity(0)(6)))))
			(line__49(_architecture 7 0 49 (_process (_simple)(_target(3))(_sensitivity(7)))))
			(line__72(_architecture 8 0 72 (_process (_simple)(_target(4))(_sensitivity(6)(8))(_monitor))))
			(line__81(_architecture 9 0 81 (_process (_simple)(_target(9))(_sensitivity(1)(2))(_read(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (4)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(33686018 197122 )
		(50463235 197379 )
		(33751554 131842 )
		(33686018 131843 )
		(50463235 131587 )
		(33686274 131587 )
		(33686274 131586 )
		(50463234 197123 )
		(33686018 131586 )
		(33686018 131587 )
		(50463234 131586 )
		(33686275 131586 )
		(33751810 197122 )
		(33686019 131842 )
		(33751810 131586 )
		(50529026 131586 )
		(50529027 )
		(33686018 33686018 33686018 33686018 33686018 )
	)
	(_model . x7segb 10 -1
	)
)
V 000052 55 4076          1398291629599 vga_640x480
(_unit VHDL (vga_640x480 0 4 (vga_640x480 0 13 ))
	(_version vb4)
	(_time 1398291629600 2014.04.23 18:20:29)
	(_source (\./../src/vga_640x480.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 97c4c79897c0c282c5c781c8c29497909f9493949f)
	(_entity
		(_time 1398007198964)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal hsync ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_port (_internal vsync ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~122 0 9 (_entity (_out ))))
		(_port (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal hpixels ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14 (_architecture (_string \"1100100000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal vlines ~STD_LOGIC_VECTOR{9~downto~0}~132 0 16 (_architecture (_string \"1000001001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~134 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal hbp ~STD_LOGIC_VECTOR{9~downto~0}~134 0 18 (_architecture (_string \"0010010000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~136 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal hfp ~STD_LOGIC_VECTOR{9~downto~0}~136 0 20 (_architecture (_string \"1100010000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~138 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal vbp ~STD_LOGIC_VECTOR{9~downto~0}~138 0 22 (_architecture (_string \"0000011111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal vfp ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 24 (_architecture (_string \"0111111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1312 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal hcs ~STD_LOGIC_VECTOR{9~downto~0}~1312 0 26 (_architecture (_uni ))))
		(_signal (_internal vcs ~STD_LOGIC_VECTOR{9~downto~0}~1312 0 26 (_architecture (_uni ))))
		(_signal (_internal vsenable ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_process
			(line__32(_architecture 0 0 32 (_process (_target(7)(9))(_sensitivity(0)(1)(7))(_dssslsensitivity 2))))
			(line__50(_architecture 1 0 50 (_assignment (_simple)(_target(2))(_sensitivity(7)))))
			(line__53(_architecture 2 0 53 (_process (_target(8))(_sensitivity(0)(1)(8))(_dssslsensitivity 2)(_read(9)))))
			(line__68(_architecture 3 0 68 (_assignment (_simple)(_target(3))(_sensitivity(8)))))
			(line__70(_architecture 4 0 70 (_assignment (_simple)(_target(6))(_sensitivity(7)(8)))))
			(line__73(_architecture 5 0 73 (_assignment (_simple)(_alias((hc)(hcs)))(_target(4))(_sensitivity(7)))))
			(line__74(_architecture 6 0 74 (_assignment (_simple)(_alias((vc)(vcs)))(_target(5))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 514 )
	)
	(_model . vga_640x480 7 -1
	)
)
V 000052 55 5317          1398291629694 titleScreen
(_unit VHDL (titlescreen 0 4 (titlescreen 0 16 ))
	(_version vb4)
	(_time 1398291629695 2014.04.23 18:20:29)
	(_source (\./../src/titleScreen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code f4a7a6a4f9a2a4e2a3f7e1afa6f2f7f3f6f2f1f2f1)
	(_entity
		(_time 1398204660802)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal MTitle ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{14~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 14)(i 0))))))
		(_port (_internal romTitle_addr14 ~STD_LOGIC_VECTOR{14~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~124 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal hbp ~STD_LOGIC_VECTOR{9~downto~0}~13 0 17 (_architecture (_string \"0010010000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal vbp ~STD_LOGIC_VECTOR{9~downto~0}~132 0 19 (_architecture (_string \"0000011111"\))))
		(_constant (_internal w ~extSTD.STANDARD.INTEGER 0 21 (_architecture ((i 280)))))
		(_constant (_internal h ~extSTD.STANDARD.INTEGER 0 22 (_architecture ((i 112)))))
		(_constant (_internal topBar ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 40)))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal xpix ~STD_LOGIC_VECTOR{9~downto~0}~134 0 24 (_architecture (_uni ))))
		(_signal (_internal ypix ~STD_LOGIC_VECTOR{9~downto~0}~134 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal rom_addr ~STD_LOGIC_VECTOR{16~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal CTitle ~STD_LOGIC_VECTOR{9~downto~0}~134 0 26 (_architecture (_uni ))))
		(_signal (_internal RTitle ~STD_LOGIC_VECTOR{9~downto~0}~134 0 26 (_architecture (_uni ))))
		(_signal (_internal spriteon ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~136 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_variable (_internal rom_addr1 ~STD_LOGIC_VECTOR{16~downto~0}~136 0 40 (_process 5 )))
		(_variable (_internal rom_addr2 ~STD_LOGIC_VECTOR{16~downto~0}~136 0 40 (_process 5 )))
		(_variable (_internal j ~extSTD.STANDARD.INTEGER 0 49 (_process 6 )))
		(_process
			(line__30(_architecture 0 0 30 (_assignment (_simple)(_target(11)))))
			(line__31(_architecture 1 0 31 (_assignment (_simple)(_target(12)))))
			(line__33(_architecture 2 0 33 (_assignment (_simple)(_target(9))(_sensitivity(2)(12)))))
			(line__34(_architecture 3 0 34 (_assignment (_simple)(_target(8))(_sensitivity(1)(11)))))
			(line__36(_architecture 4 0 36 (_assignment (_simple)(_target(13))(_sensitivity(1)(2)(11)(12)))))
			(line__39(_architecture 5 0 39 (_process (_simple)(_target(4))(_sensitivity(8)(9)))))
			(line__48(_architecture 6 0 48 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0)(3)(13))(_read(2)(12)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33751554 50463491 514 )
		(33751554 33751811 514 )
		(33686018 33686018 )
		(33686018 )
		(131586 )
		(33686018 2 )
		(514 )
		(131842 )
		(515 )
		(131587 )
		(197123 )
	)
	(_model . titleScreen 7 -1
	)
)
V 000051 55 7075          1398291629757 nes_driver
(_unit VHDL (nes_driver 0 5 (nes_driver 0 24 ))
	(_version vb4)
	(_time 1398291629758 2014.04.23 18:20:29)
	(_source (\./../src/nes_driver.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 33606636356564266c35276860353a343535363431)
	(_entity
		(_time 1398093663204)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal clk25 ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal nes_data ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal nes_clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_port (_internal latch ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal nesBtns ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_entity (_out ))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_port (_internal sel ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_port (_internal down ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_port (_internal right ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
		(_port (_internal left ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
		(_type (_internal state_type 0 26 (_enum1 idle a_state b_state sel_state start_state up_state down_state left_state right_state (_to (i 0)(i 8)))))
		(_signal (_internal state_reg state_type 0 27 (_architecture (_uni ))))
		(_signal (_internal state_next state_type 0 27 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{9~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal counter_reg ~UNSIGNED{9~downto~0}~13 0 28 (_architecture (_uni ))))
		(_signal (_internal counter_next ~UNSIGNED{9~downto~0}~13 0 28 (_architecture (_uni ))))
		(_signal (_internal scalar_reg ~UNSIGNED{9~downto~0}~13 0 29 (_architecture (_uni ))))
		(_signal (_internal scalar_next ~UNSIGNED{9~downto~0}~13 0 29 (_architecture (_uni ))))
		(_signal (_internal a_reg ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal a_next ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal b_reg ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal b_next ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal sel_reg ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal sel_next ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal start_next ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal start_reg ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal up_reg ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal up_next ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal down_reg ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal down_next ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal left_reg ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal left_next ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal right_reg ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_signal (_internal right_next ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_process
			(line__36(_architecture 0 0 36 (_assignment (_simple)(_target(17))(_sensitivity(16)(18)))))
			(line__40(_architecture 1 0 40 (_assignment (_simple)(_target(19))(_sensitivity(18)))))
			(line__42(_architecture 2 0 42 (_process (_target(16)(18))(_sensitivity(0)(1)(17)(19))(_dssslsensitivity 2))))
			(line__54(_architecture 3 0 54 (_process (_target(14))(_sensitivity(0)(1)(15))(_dssslsensitivity 2))))
			(line__63(_architecture 4 0 63 (_process (_simple)(_target(15))(_sensitivity(14)(16)))))
			(line__107(_architecture 5 0 107 (_assignment (_simple)(_target(4))(_sensitivity(16)))))
			(line__110(_architecture 6 0 110 (_assignment (_simple)(_target(3))(_sensitivity(16)))))
			(line__113(_architecture 7 0 113 (_assignment (_simple)(_target(21))(_sensitivity(2)(16)(20)))))
			(line__114(_architecture 8 0 114 (_assignment (_simple)(_target(23))(_sensitivity(2)(16)(22)))))
			(line__115(_architecture 9 0 115 (_assignment (_simple)(_target(25))(_sensitivity(2)(16)(24)))))
			(line__116(_architecture 10 0 116 (_assignment (_simple)(_target(26))(_sensitivity(2)(16)(27)))))
			(line__117(_architecture 11 0 117 (_assignment (_simple)(_target(29))(_sensitivity(2)(16)(28)))))
			(line__118(_architecture 12 0 118 (_assignment (_simple)(_target(31))(_sensitivity(2)(16)(30)))))
			(line__119(_architecture 13 0 119 (_assignment (_simple)(_target(33))(_sensitivity(2)(16)(32)))))
			(line__120(_architecture 14 0 120 (_assignment (_simple)(_target(35))(_sensitivity(2)(16)(34)))))
			(line__122(_architecture 15 0 122 (_process (_target(20)(22)(24)(27)(28)(30)(32)(34))(_sensitivity(1)(21)(23)(25)(26)(29)(31)(33)(35))(_dssslsensitivity 1))))
			(line__136(_architecture 16 0 136 (_assignment (_simple)(_alias((nesBtns(0))(a_reg)))(_target(5(0)))(_sensitivity(20)))))
			(line__137(_architecture 17 0 137 (_assignment (_simple)(_alias((nesBtns(1))(b_reg)))(_target(5(1)))(_sensitivity(22)))))
			(line__138(_architecture 18 0 138 (_assignment (_simple)(_alias((nesBtns(3))(sel_reg)))(_target(5(3)))(_sensitivity(24)))))
			(line__139(_architecture 19 0 139 (_assignment (_simple)(_alias((nesBtns(2))(start_reg)))(_target(5(2)))(_sensitivity(27)))))
			(line__140(_architecture 20 0 140 (_assignment (_simple)(_alias((nesBtns(5))(up_reg)))(_target(5(5)))(_sensitivity(28)))))
			(line__141(_architecture 21 0 141 (_assignment (_simple)(_alias((nesBtns(6))(down_reg)))(_target(5(6)))(_sensitivity(30)))))
			(line__142(_architecture 22 0 142 (_assignment (_simple)(_alias((nesBtns(7))(left_reg)))(_target(5(7)))(_sensitivity(32)))))
			(line__143(_architecture 23 0 143 (_assignment (_simple)(_alias((nesBtns(4))(right_reg)))(_target(5(4)))(_sensitivity(34)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 514 )
		(33686018 33686018 514 )
		(33686018 33686018 514 )
		(33686018 33686018 514 )
	)
	(_model . nes_driver 24 -1
	)
)
V 000052 55 5505          1398291629827 screenState
(_unit VHDL (screenstate 0 6 (screenstate 0 30 ))
	(_version vb4)
	(_time 1398291629828 2014.04.23 18:20:29)
	(_source (\./../src/screenState.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 81d3828f83d7d797838494db858682868587808685)
	(_entity
		(_time 1398093223804)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal sel ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal down ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal left ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal right ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in )(_event))))
		(_port (_internal screenSel ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal current_state ~STD_LOGIC_VECTOR{7~downto~0}~12 0 19 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill1 ~STD_LOGIC_VECTOR{7~downto~0}~122 0 20 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill2 ~STD_LOGIC_VECTOR{7~downto~0}~124 0 21 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill3 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 22 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill4 ~STD_LOGIC_VECTOR{7~downto~0}~128 0 23 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill5 ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 24 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal zero ~STD_LOGIC_VECTOR{7~downto~0}~13 0 31 (_architecture (_string \"00000000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal top ~STD_LOGIC_VECTOR{7~downto~0}~132 0 32 (_architecture (_string \"00111111"\))))
		(_type (_internal state 0 33 (_enum1 firstup secondup firstdown seconddown firstleft secondleft firstright secondright bdown adown firstupreleased secondupreleased firstdownreleased seconddownreleased firstleftreleased secondleftreleased firstrightreleased secondrightreleased bdownreleased adownreleased title_screen game_screen (_to (i 0)(i 21)))))
		(_signal (_internal present_state state 0 36 (_architecture (_uni ))))
		(_signal (_internal next_state state 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal sig_hill1 ~STD_LOGIC_VECTOR{7~downto~0}~134 0 37 (_architecture (_uni ))))
		(_signal (_internal sig_hill2 ~STD_LOGIC_VECTOR{7~downto~0}~134 0 37 (_architecture (_uni ))))
		(_signal (_internal sig_hill3 ~STD_LOGIC_VECTOR{7~downto~0}~134 0 37 (_architecture (_uni ))))
		(_signal (_internal sig_hill4 ~STD_LOGIC_VECTOR{7~downto~0}~134 0 37 (_architecture (_uni ))))
		(_signal (_internal sig_hill5 ~STD_LOGIC_VECTOR{7~downto~0}~134 0 37 (_architecture (_uni ))))
		(_signal (_internal next_current_state ~STD_LOGIC_VECTOR{7~downto~0}~134 0 38 (_architecture (_uni ))))
		(_process
			(line__41(_architecture 0 0 41 (_process (_target(11)(17)(19)(20)(21)(22)(23))(_sensitivity(8)(9)(17)(18)(19)(20)(21)(22)(23)(24(d_7_0)))(_dssslsensitivity 2))))
			(c1(_architecture 1 0 85 (_process (_simple)(_target(18))(_sensitivity(0)(1)(2)(3)(4)(5)(6)(7)(17)))))
			(c2(_architecture 2 0 101 (_process (_simple)(_target(10))(_sensitivity(17)))))
			(line__113(_architecture 3 0 113 (_assignment (_simple)(_alias((hill1)(sig_hill1)))(_target(12))(_sensitivity(19)))))
			(line__114(_architecture 4 0 114 (_assignment (_simple)(_alias((hill2)(sig_hill2)))(_target(13))(_sensitivity(20)))))
			(line__115(_architecture 5 0 115 (_assignment (_simple)(_alias((hill3)(sig_hill3)))(_target(14))(_sensitivity(21)))))
			(line__116(_architecture 6 0 116 (_assignment (_simple)(_alias((hill4)(sig_hill4)))(_target(15))(_sensitivity(22)))))
			(line__117(_architecture 7 0 117 (_assignment (_simple)(_alias((hill5)(sig_hill5)))(_target(16))(_sensitivity(23)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . screenState 8 -1
	)
)
V 000052 55 22036         1398291629889 tank_sprite
(_unit VHDL (tank_sprite 0 6 (tank_sprite 0 14 ))
	(_version vb4)
	(_time 1398291629890 2014.04.23 18:20:29)
	(_source (\./../src/tank_sprite.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code bfedbbebe8e8bea9eae8f9e4edb8bfb8bdb9b6b8bb)
	(_entity
		(_time 1398007199177)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal angle ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~31}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 31))))))
		(_port (_internal M ~STD_LOGIC_VECTOR{0~to~31}~12 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~31}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 31))))))
		(_type (_internal rom_array 0 15 (_array ~STD_LOGIC_VECTOR{0~to~31}~13 ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~rom_array~13 0 18 (_array ~STD_LOGIC_VECTOR{0~to~31}~13 ((_to (i 0)(i 28))))))
		(_constant (_internal rom1 ~rom_array~13 0 18 (_architecture ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3)))(((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3)))(((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2)))(((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_internal ~rom_array~131 0 50 (_array ~STD_LOGIC_VECTOR{0~to~31}~13 ((_to (i 0)(i 28))))))
		(_constant (_internal rom2 ~rom_array~131 0 50 (_architecture ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2)))(((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2)))(((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_internal ~rom_array~133 0 81 (_array ~STD_LOGIC_VECTOR{0~to~31}~13 ((_to (i 0)(i 28))))))
		(_constant (_internal rom3 ~rom_array~133 0 81 (_architecture ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2)))(((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_variable (_internal j ~extSTD.STANDARD.INTEGER 0 114 (_process 0 )))
		(_process
			(line__113(_architecture 0 0 113 (_process (_simple)(_target(2))(_sensitivity(1))(_monitor)(_read(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(514 )
		(771 )
	)
	(_model . tank_sprite 1 -1
	)
)
V 000055 55 2722          1398291629947 screenSelector
(_unit VHDL (screenselector 0 4 (screenselector 0 20 ))
	(_version vb4)
	(_time 1398291629948 2014.04.23 18:20:29)
	(_source (\./../src/screenSelector.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code eebcedbdb8b8b8f8e9eafbb4eae9ede8ebe8bde8eb)
	(_entity
		(_time 1398007199542)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal screenSel ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal titleRed ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal titleGreen ~STD_LOGIC_VECTOR{2~downto~0}~122 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal titleBlue ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal gameRed ~STD_LOGIC_VECTOR{2~downto~0}~124 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal gameBlue ~STD_LOGIC_VECTOR{1~downto~0}~126 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~128 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal gameGreen ~STD_LOGIC_VECTOR{2~downto~0}~128 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1210 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~1210 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1212 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~1212 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1214 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~1214 0 15 (_entity (_out ))))
		(_process
			(line__23(_architecture 0 0 23 (_process (_simple)(_target(7)(8)(9))(_sensitivity(0))(_read(1)(2)(3)(4)(5)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . screenSelector 1 -1
	)
)
V 000047 55 1615          1398291630005 clkdiv
(_unit VHDL (clkdiv 0 6 (clkdiv 0 17 ))
	(_version vb4)
	(_time 1398291630006 2014.04.23 18:20:30)
	(_source (\./../src/clkdiv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 2c7f2e282c7b2a3a297c35777b2a2f2a7f2a7e2a28)
	(_entity
		(_time 1398094162051)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal clk25 ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_port (_internal clk190 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{23~downto~0}~13 0 18 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(4)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_alias((clk25)(q(0))))(_simpleassign BUF)(_target(2))(_sensitivity(4(0))))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_alias((clk190)(q(17))))(_simpleassign BUF)(_target(3))(_sensitivity(4(17))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 )
	)
	(_model . clkdiv 3 -1
	)
)
V 000053 55 1638          1398291630144 ClockDivider
(_unit VHDL (clockdivider 0 5 (clockdivider 0 14 ))
	(_version vb4)
	(_time 1398291630145 2014.04.23 18:20:30)
	(_source (\./../src/ClockDivider.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code b9eabbede3eebbafbbeafbe3ecbfb0bebfbfb0bfbd)
	(_entity
		(_time 1398093839813)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal clk25 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal clk190 ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{23~downto~0}~13 0 16 (_architecture (_uni ))))
		(_process
			(line__19(_architecture 0 0 19 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(4)))))
			(line__28(_architecture 1 0 28 (_assignment (_simple)(_alias((clk25)(q(0))))(_simpleassign BUF)(_target(2))(_sensitivity(4(0))))))
			(line__29(_architecture 2 0 29 (_assignment (_simple)(_alias((clk190)(q(17))))(_simpleassign BUF)(_target(3))(_sensitivity(4(17))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 )
	)
	(_model . ClockDivider 3 -1
	)
)
V 000050 55 2164          1398291630202 buttonMux
(_unit VHDL (buttonmux 0 5 (buttonmux 0 29 ))
	(_version vb4)
	(_time 1398291630203 2014.04.23 18:20:30)
	(_source (\./../src/buttonMux.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f7a4f4a6f5a1a7e0f0f2b1adf3f1a3f0f2f0fff1f5)
	(_entity
		(_time 1398007199428)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal screenSel ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal sel ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal down ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal right ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal left ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal gameA ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_port (_internal gameB ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_port (_internal gameStart ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_port (_internal gameSel ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
		(_port (_internal gameUp ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
		(_port (_internal gameDown ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
		(_port (_internal gameRight ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
		(_port (_internal gameLeft ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
		(_process
			(line__32(_architecture 0 0 32 (_process (_simple)(_target(9)(10)(11)(12)(13)(14)(15)(16))(_sensitivity(0))(_read(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . buttonMux 1 -1
	)
)
I 000058 55 18336         1398291630288 vga_bsprite2a_top
(_unit VHDL (vga_bsprite2a_top 0 5 (vga_bsprite2a_top 0 35 ))
	(_version vb4)
	(_time 1398291630289 2014.04.23 18:20:30)
	(_source (\./../src/vga_bsprite2a_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 451741474712105013424511561e144247434c42414340)
	(_entity
		(_time 1398008218323)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation U1 0 66 (_entity . clkdiv)
		(_port
			((mclk)(mclk))
			((clr)(clr))
			((clk25)(clk25))
			((clk190)(clk190))
		)
	)
	(_instantiation U2 0 74 (_entity . vga_640x480)
		(_port
			((clk)(clk25))
			((clr)(clr))
			((hsync)(hsync))
			((vsync)(vsync))
			((hc)(hc))
			((vc)(vc))
			((vidon)(vidon))
		)
	)
	(_instantiation U3 0 85 (_entity . vga_bsprite2a)
		(_port
			((vidon)(vidon))
			((tank1Turn)(sig_tank1))
			((tank2Turn)(sig_tank2))
			((hill1)(sig_hill1))
			((hill2)(sig_hill2))
			((hill3)(sig_hill3))
			((hill4)(sig_hill4))
			((hill5)(sig_hill5))
			((tank1Angle)(sig_tank1Angle))
			((tank2Angle)(sig_tank2Angle))
			((tank1_angle)(sig_tank1_angle_calc))
			((tank2_angle)(sig_tank2_angle_calc))
			((aBTN)(sig_gameA))
			((upBTN)(sig_gameUp))
			((downBTN)(sig_gameDown))
			((rightBTN)(sig_gameRight))
			((leftBTN)(sig_gameLeft))
			((hc)(hc))
			((vc)(vc))
			((M1)(M1))
			((M1a)(M1a))
			((M2)(M2))
			((M2a)(M2a))
			((sw)(sw))
			((clk)(mclk))
			((clr)(clr))
			((btn)(btns))
			((rom1_addr)(rom1_addr))
			((rom2_addr)(rom2_addr))
			((tank1rom10s)(sig_tank1rom10s))
			((tank1rom1s)(sig_tank1rom1s))
			((fontM)(sig_fontM))
			((red)(sig_gameRed))
			((green)(sig_gameGreen))
			((blue)(sig_gameBlue))
		)
	)
	(_instantiation U4 0 124 (_entity . tank_sprite)
		(_port
			((angle)(sig_tank1Angle))
			((addr)(rom1_addr))
			((M)(M1))
		)
	)
	(_instantiation U4fill 0 131 (_entity . tank_sprite2)
		(_port
			((angle)(sig_tank1Angle))
			((addr)(rom1_addr))
			((M)(M1a))
		)
	)
	(_instantiation U5 0 138 (_entity . tank_sprite)
		(_port
			((angle)(sig_tank2Angle))
			((addr)(rom2_addr))
			((M)(M2))
		)
	)
	(_instantiation U5fill 0 146 (_entity . tank_sprite2)
		(_port
			((angle)(sig_tank2Angle))
			((addr)(rom2_addr))
			((M)(M2a))
		)
	)
	(_instantiation who 0 153 (_entity . whosTurn)
		(_port
			((clr)(clr))
			((clk)(clk25))
			((a)(sig_gameA))
			((start)(sig_gameStart))
			((tank1)(sig_tank1))
			((tank2)(sig_tank2))
		)
	)
	(_instantiation nes 0 163 (_entity . nes_driver)
		(_port
			((clr)(clr))
			((clk25)(clk25))
			((nes_data)(ja1))
			((nes_clk)(ja3))
			((latch)(ja2))
			((nesBtns)(sig_nesBtns))
		)
	)
	(_instantiation x7 0 174 (_entity . x7segb)
		(_port
			((x(d_15_8))(sig_tank1_angle_calc))
			((x(d_7_0))(sig_tank2_angle_calc))
			((clk)(mclk))
			((clr)(clr))
			((a_to_g)(a_to_g))
			((an)(an))
			((dp)(dp))
		)
	)
	(_instantiation buttons 0 185 (_entity . buttonMux)
		(_port
			((screenSel)(sig_screenSel))
			((a)(sig_a))
			((b)(sig_b))
			((start)(sig_start))
			((sel)(sig_sel))
			((up)(sig_up))
			((down)(sig_down))
			((right)(sig_right))
			((left)(sig_left))
			((gameA)(sig_gameA))
			((gameB)(sig_gameB))
			((gameStart)(sig_gameStart))
			((gameSel)(sig_gameSel))
			((gameUp)(sig_gameUp))
			((gameDown)(sig_gameDown))
			((gameRight)(sig_gameRight))
			((gameLeft)(sig_gameLeft))
		)
	)
	(_instantiation selector 0 206 (_entity . screenSelector)
		(_port
			((screenSel)(sig_screenSel))
			((titleRed)(sig_titleRed))
			((titleGreen)(sig_titleGreen))
			((titleBlue)(sig_titleBlue))
			((gameRed)(sig_gameRed))
			((gameBlue)(sig_gameBlue))
			((gameGreen)(sig_gameGreen))
			((red)(red))
			((green)(green))
			((blue)(blue))
		)
	)
	(_instantiation screenstate 0 220 (_entity . screenState)
		(_port
			((start)(sig_start))
			((sel)(sig_sel))
			((up)(sig_up))
			((down)(sig_down))
			((left)(sig_left))
			((right)(sig_right))
			((b)(sig_b))
			((a)(sig_a))
			((clr)(clr))
			((clk)(mclk))
			((screenSel)(sig_screenSel))
			((current_state)(sig_current_state))
			((hill1)(sig_hill1))
			((hill2)(sig_hill2))
			((hill3)(sig_hill3))
			((hill4)(sig_hill4))
			((hill5)(sig_hill5))
		)
	)
	(_instantiation title 0 241 (_entity . titleScreen)
		(_port
			((vidon)(vidon))
			((hc)(hc))
			((vc)(vc))
			((MTitle)(sig_MTitle))
			((romTitle_addr14)(sig_romTitle_addr14))
			((red)(sig_titleRed))
			((green)(sig_titleGreen))
			((blue)(sig_titleBlue))
		)
	)
	(_instantiation t 0 253 (_entity . titleImage)
		(_port
			((clka)(clk25))
			((addra)(sig_romTitle_addr14))
			((douta)(sig_MTitle))
		)
	)
	(_instantiation bounce 0 260 (_entity . debounce)
		(_port
			((inp)(sig_nesBtns))
			((cclk)(clk190))
			((clr)(clr))
			((outp(7))(sig_left))
			((outp(6))(sig_down))
			((outp(5))(sig_up))
			((outp(4))(sig_right))
			((outp(3))(sig_sel))
			((outp(2))(sig_start))
			((outp(1))(sig_b))
			((outp(0))(sig_a))
		)
	)
	(_instantiation tank1font10s 0 276 (_entity . fonts)
		(_port
			((addr)(sig_tank1rom10s))
			((clk)(clk25))
			((dout)(sig_fontM))
		)
	)
	(_instantiation tank1font1s 0 283 (_entity . fonts)
		(_port
			((addr)(sig_tank1rom1s))
			((clk)(clk25))
			((dout)(sig_fontM))
		)
	)
	(_object
		(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal aBTN ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal upBTN ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal downBTN ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal rightBTN ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal leftBTN ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal ja1 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal ja2 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_port (_internal ja3 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal sw ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill1 ~STD_LOGIC_VECTOR{7~downto~0}~122 0 18 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill2 ~STD_LOGIC_VECTOR{7~downto~0}~124 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill3 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 20 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill4 ~STD_LOGIC_VECTOR{7~downto~0}~128 0 21 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill5 ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 22 (_entity (_in ))))
		(_port (_internal hsync ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
		(_port (_internal vsync ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~12 0 25 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1212 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~1212 0 26 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~12 0 27 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal a_to_g ~STD_LOGIC_VECTOR{6~downto~0}~12 0 28 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1214 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal an ~STD_LOGIC_VECTOR{3~downto~0}~1214 0 29 (_entity (_out ))))
		(_port (_internal dp ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1216 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ld ~STD_LOGIC_VECTOR{7~downto~0}~1216 0 31 (_entity (_out ))))
		(_signal (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal clk25 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal clk190 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_a ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_b ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_start ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_sel ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_right ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_left ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_up ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_down ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_tank1 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_tank2 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_gameA ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameB ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameStart ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameSel ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameUp ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameDown ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameLeft ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameRight ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_screenSel ~extieee.std_logic_1164.STD_LOGIC 0 41 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal sig_gameRed ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal sig_gameGreen ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal sig_titleRed ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal sig_titleGreen ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal sig_gameBlue ~STD_LOGIC_VECTOR{1~downto~0}~13 0 43 (_architecture (_uni ))))
		(_signal (_internal sig_titleBlue ~STD_LOGIC_VECTOR{1~downto~0}~13 0 43 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal sig_hill1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal sig_hill2 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal sig_hill3 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal sig_hill4 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal sig_hill5 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~13 0 45 (_architecture (_uni ))))
		(_signal (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~13 0 45 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~31}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 31))))))
		(_signal (_internal M1 ~STD_LOGIC_VECTOR{0~to~31}~13 0 46 (_architecture (_uni ))))
		(_signal (_internal M1a ~STD_LOGIC_VECTOR{0~to~31}~13 0 46 (_architecture (_uni ))))
		(_signal (_internal sig_init_M ~STD_LOGIC_VECTOR{0~to~31}~13 0 46 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~7}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 7))))))
		(_signal (_internal sig_fontM ~STD_LOGIC_VECTOR{0~to~7}~13 0 47 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal sig_tank1rom10s ~STD_LOGIC_VECTOR{11~downto~0}~13 0 48 (_architecture (_uni ))))
		(_signal (_internal sig_tank1rom1s ~STD_LOGIC_VECTOR{11~downto~0}~13 0 48 (_architecture (_uni ))))
		(_signal (_internal angle1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 49 (_architecture (_uni ))))
		(_signal (_internal angle2 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 49 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal M2 ~STD_LOGIC_VECTOR{31~downto~0}~13 0 50 (_architecture (_uni ))))
		(_signal (_internal M2a ~STD_LOGIC_VECTOR{31~downto~0}~13 0 50 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal btns ~STD_LOGIC_VECTOR{3~downto~0}~13 0 51 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal sig_x ~STD_LOGIC_VECTOR{15~downto~0}~13 0 52 (_architecture (_uni ))))
		(_signal (_internal sig_tank1Angle ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53 (_architecture (_uni ))))
		(_signal (_internal sig_tank2Angle ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53 (_architecture (_uni ))))
		(_signal (_internal sig_tank1_angle_calc ~STD_LOGIC_VECTOR{7~downto~0}~13 0 54 (_architecture (_uni ))))
		(_signal (_internal sig_tank2_angle_calc ~STD_LOGIC_VECTOR{7~downto~0}~13 0 54 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal rom1_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 55 (_architecture (_uni ))))
		(_signal (_internal rom2_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 55 (_architecture (_uni ))))
		(_signal (_internal rom3_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 55 (_architecture (_uni ))))
		(_signal (_internal rom4_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 55 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal rom1_addr ~STD_LOGIC_VECTOR{5~downto~0}~13 0 56 (_architecture (_uni ))))
		(_signal (_internal rom2_addr ~STD_LOGIC_VECTOR{5~downto~0}~13 0 56 (_architecture (_uni ))))
		(_signal (_internal sig_init_addr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 57 (_architecture (_uni ))))
		(_signal (_internal sig_current_state ~STD_LOGIC_VECTOR{7~downto~0}~13 0 58 (_architecture (_uni ))))
		(_signal (_internal sig_nesBtns ~STD_LOGIC_VECTOR{7~downto~0}~13 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{14~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 14)(i 0))))))
		(_signal (_internal sig_romTitle_addr14 ~STD_LOGIC_VECTOR{14~downto~0}~13 0 59 (_architecture (_uni ))))
		(_signal (_internal sig_MTitle ~STD_LOGIC_VECTOR{7~downto~0}~13 0 60 (_architecture (_uni ))))
		(_process
			(line__64(_architecture 0 0 64 (_assignment (_simple)(_alias((clr)(btn(3))))(_simpleassign BUF)(_target(25))(_sensitivity(9(3))))))
			(line__291(_architecture 1 0 291 (_assignment (_simple)(_alias((btns)(btn)))(_target(71))(_sensitivity(9)))))
			(line__292(_architecture 2 0 292 (_assignment (_simple)(_alias((ld(0))(sig_a)))(_target(24(0)))(_sensitivity(29)))))
			(line__293(_architecture 3 0 293 (_assignment (_simple)(_alias((ld(1))(sig_b)))(_target(24(1)))(_sensitivity(30)))))
			(line__294(_architecture 4 0 294 (_assignment (_simple)(_alias((ld(2))(sig_start)))(_target(24(2)))(_sensitivity(31)))))
			(line__295(_architecture 5 0 295 (_assignment (_simple)(_alias((ld(3))(sig_sel)))(_target(24(3)))(_sensitivity(32)))))
			(line__296(_architecture 6 0 296 (_assignment (_simple)(_alias((ld(4))(sig_right)))(_target(24(4)))(_sensitivity(33)))))
			(line__297(_architecture 7 0 297 (_assignment (_simple)(_alias((ld(5))(sig_up)))(_target(24(5)))(_sensitivity(35)))))
			(line__298(_architecture 8 0 298 (_assignment (_simple)(_alias((ld(6))(sig_down)))(_target(24(6)))(_sensitivity(36)))))
			(line__299(_architecture 9 0 299 (_assignment (_simple)(_alias((ld(7))(sig_left)))(_target(24(7)))(_sensitivity(34)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . vga_bsprite2a_top 10 -1
	)
)
V 000055 55 3921          1398291630348 nes_driver_top
(_unit VHDL (nes_driver_top 0 4 (nes_driver_top 0 20 ))
	(_version vb4)
	(_time 1398291630349 2014.04.23 18:20:30)
	(_source (\./../src/nes_driver_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 83d0d48d85d5d496d1d797d8d0858a848585868481)
	(_entity
		(_time 1398007199359)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(ClockDivider
			(_object
				(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal clk25 ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
			)
		)
		(nes_driver
			(_object
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
				(_port (_internal clk25 ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal nes_data ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
				(_port (_internal nes_clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
				(_port (_internal latch ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
				(_port (_internal sel ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
				(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
				(_port (_internal down ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal right ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_port (_internal left ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation cd 0 56 (_component ClockDivider )
		(_port
			((mclk)(mclk))
			((clr)(btn(3)))
			((clk25)(cd_to_nes))
		)
		(_use (_entity . ClockDivider clockdivider)
			(_port
				((mclk)(mclk))
				((clr)(clr))
				((clk25)(clk25))
				((clk190)(_open))
			)
		)
	)
	(_instantiation nes 0 63 (_component nes_driver )
		(_port
			((clr)(btn(3)))
			((clk25)(cd_to_nes))
			((nes_data)(ja1))
			((nes_clk)(ja3))
			((latch)(ja2))
			((a)(ld(0)))
			((b)(ld(1)))
			((start)(ld(2)))
			((sel)(ld(3)))
			((up)(ld(5)))
			((down)(ld(6)))
			((right)(ld(4)))
			((left)(ld(7)))
		)
		(_use (_entity . nes_driver nes_driver)
			(_port
				((clr)(clr))
				((clk25)(clk25))
				((nes_data)(nes_data))
				((nes_clk)(nes_clk))
				((latch)(latch))
				((nesBtns)(_open))
				((a)(a))
				((b)(b))
				((start)(start))
				((sel)(sel))
				((up)(up))
				((down)(down))
				((right)(right))
				((left)(left))
			)
		)
	)
	(_object
		(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal ja1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8 (_entity (_in ))))
		(_port (_internal ja2 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal ja3 ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ld ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_entity (_out ))))
		(_signal (_internal cd_to_nes ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000051 55 5380          1398291630355 title_prom
(_unit VHDL (title_prom 0 5 (title_prom 0 12 ))
	(_version vb4)
	(_time 1398291630356 2014.04.23 18:20:30)
	(_source (\./../src/title_prom.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 93c1959c99c5c385c29c86ca949493949195c595c7)
	(_entity
		(_time 1398010698697)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~31}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 31))))))
		(_port (_internal M ~STD_LOGIC_VECTOR{0~to~31}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~31}~13 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 31))))))
		(_type (_internal rom_array 0 13 (_array ~STD_LOGIC_VECTOR{0~to~31}~13 ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~rom_array~13 0 14 (_array ~STD_LOGIC_VECTOR{0~to~31}~13 ((_to (i 0)(i 15))))))
		(_constant (_internal rom ~rom_array~13 0 14 (_architecture ((((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))))))
		(_variable (_internal j ~extSTD.STANDARD.INTEGER 0 36 (_process 0 )))
		(_process
			(line__35(_architecture 0 0 35 (_process (_simple)(_target(1))(_sensitivity(0))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . title_prom 1 -1
	)
)
V 000049 55 1810          1398291630408 debounce
(_unit VHDL (debounce 0 4 (debounce 0 13 ))
	(_version vb4)
	(_time 1398291630409 2014.04.23 18:20:30)
	(_source (\./../src/debounce.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c291c497c59594d49596d798c6c4c1c4c7c4c6c4c7)
	(_entity
		(_time 1398093777990)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal inp ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6 (_entity (_in ))))
		(_port (_internal cclk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal outp ~STD_LOGIC_VECTOR{7~downto~0}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal delay1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14 (_architecture (_uni ))))
		(_signal (_internal delay2 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14 (_architecture (_uni ))))
		(_signal (_internal delay3 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14 (_architecture (_uni ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_target(4)(5)(6))(_sensitivity(1)(2)(4)(5)(0))(_dssslsensitivity 2))))
			(line__28(_architecture 1 0 28 (_assignment (_simple)(_target(3))(_sensitivity(4)(5)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . debounce 2 -1
	)
)
V 000053 55 5681          1398291630465 titleImage_a
(_unit VHDL (titleimage 0 43 (titleimage_a 0 51 ))
	(_version vb4)
	(_time 1398291630466 2014.04.23 18:20:30)
	(_source (\./../src/titleImage.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 00520706095650165505155a580654060106070605)
	(_entity
		(_time 1398286509244)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(wrapped_titleImage
			(_object
				(_port (_internal clka ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal addra ~STD_LOGIC_VECTOR{14~downto~0}~13 0 56 (_entity (_in ))))
				(_port (_internal douta ~STD_LOGIC_VECTOR{7~downto~0}~13 0 57 (_entity (_out ))))
			)
		)
	)
	(_instantiation U0 0 129 (_component wrapped_titleImage )
		(_port
			((clka)(clka))
			((addra)(addra))
			((douta)(douta))
		)
		(_use (_entity xilinxcorelib BLK_MEM_GEN_V7_3 behavioral)
			(_generic
				((C_FAMILY)(_string \"spartan3"\))
				((C_XDEVICEFAMILY)(_string \"spartan3e"\))
				((C_INTERFACE_TYPE)((i 0)))
				((C_USE_BRAM_BLOCK)((i 0)))
				((C_ENABLE_32BIT_ADDRESS)((i 0)))
				((C_AXI_TYPE)((i 1)))
				((C_AXI_SLAVE_TYPE)((i 0)))
				((C_HAS_AXI_ID)((i 0)))
				((C_AXI_ID_WIDTH)((i 4)))
				((C_MEM_TYPE)((i 3)))
				((C_BYTE_SIZE)((i 9)))
				((C_ALGORITHM)((i 1)))
				((C_PRIM_TYPE)((i 1)))
				((C_LOAD_INIT_FILE)((i 1)))
				((C_INIT_FILE_NAME)(_string \"titleImage.mif"\))
				((C_INIT_FILE)(_string \"BlankString"\))
				((C_USE_DEFAULT_DATA)((i 0)))
				((C_DEFAULT_DATA)(_string \"0"\))
				((C_RST_TYPE)(_string \"SYNC"\))
				((C_HAS_RSTA)((i 0)))
				((C_RST_PRIORITY_A)(_string \"CE"\))
				((C_RSTRAM_A)((i 0)))
				((C_INITA_VAL)(_string \"0"\))
				((C_HAS_ENA)((i 0)))
				((C_HAS_REGCEA)((i 0)))
				((C_USE_BYTE_WEA)((i 0)))
				((C_WEA_WIDTH)((i 1)))
				((C_WRITE_MODE_A)(_string \"WRITE_FIRST"\))
				((C_WRITE_WIDTH_A)((i 8)))
				((C_READ_WIDTH_A)((i 8)))
				((C_WRITE_DEPTH_A)((i 31360)))
				((C_READ_DEPTH_A)((i 31360)))
				((C_ADDRA_WIDTH)((i 15)))
				((C_HAS_RSTB)((i 0)))
				((C_RST_PRIORITY_B)(_string \"CE"\))
				((C_RSTRAM_B)((i 0)))
				((C_INITB_VAL)(_string \"0"\))
				((C_HAS_ENB)((i 0)))
				((C_HAS_REGCEB)((i 0)))
				((C_USE_BYTE_WEB)((i 0)))
				((C_WEB_WIDTH)((i 1)))
				((C_WRITE_MODE_B)(_string \"WRITE_FIRST"\))
				((C_WRITE_WIDTH_B)((i 8)))
				((C_READ_WIDTH_B)((i 8)))
				((C_WRITE_DEPTH_B)((i 31360)))
				((C_READ_DEPTH_B)((i 31360)))
				((C_ADDRB_WIDTH)((i 15)))
				((C_HAS_MEM_OUTPUT_REGS_A)((i 0)))
				((C_HAS_MEM_OUTPUT_REGS_B)((i 0)))
				((C_HAS_MUX_OUTPUT_REGS_A)((i 0)))
				((C_HAS_MUX_OUTPUT_REGS_B)((i 0)))
				((C_HAS_SOFTECC_INPUT_REGS_A)((i 0)))
				((C_HAS_SOFTECC_OUTPUT_REGS_B)((i 0)))
				((C_MUX_PIPELINE_STAGES)((i 0)))
				((C_USE_SOFTECC)((i 0)))
				((C_USE_ECC)((i 0)))
				((C_HAS_INJECTERR)((i 0)))
				((C_SIM_COLLISION_CHECK)(_string \"ALL"\))
				((C_COMMON_CLK)((i 0)))
				((C_DISABLE_WARN_BHV_COLL)((i 0)))
				((C_DISABLE_WARN_BHV_RANGE)((i 0)))
			)
			(_port
				((CLKA)(clka))
				((RSTA)(_open))
				((ENA)(_open))
				((REGCEA)(_open))
				((WEA)(_open))
				((ADDRA)(addra))
				((DINA)(_open))
				((DOUTA)(douta))
				((CLKB)(_open))
				((RSTB)(_open))
				((ENB)(_open))
				((REGCEB)(_open))
				((WEB)(_open))
				((ADDRB)(_open))
				((DINB)(_open))
				((DOUTB)(_open))
				((INJECTSBITERR)(_open))
				((INJECTDBITERR)(_open))
				((SBITERR)(_open))
				((DBITERR)(_open))
				((RDADDRECC)(_open))
				((S_AClk)(_open))
				((S_ARESETN)(_open))
				((S_AXI_AWID)(_open))
				((S_AXI_AWADDR)(_open))
				((S_AXI_AWLEN)(_open))
				((S_AXI_AWSIZE)(_open))
				((S_AXI_AWBURST)(_open))
				((S_AXI_AWVALID)(_open))
				((S_AXI_AWREADY)(_open))
				((S_AXI_WDATA)(_open))
				((S_AXI_WSTRB)(_open))
				((S_AXI_WLAST)(_open))
				((S_AXI_WVALID)(_open))
				((S_AXI_WREADY)(_open))
				((S_AXI_BID)(_open))
				((S_AXI_BRESP)(_open))
				((S_AXI_BVALID)(_open))
				((S_AXI_BREADY)(_open))
				((S_AXI_ARID)(_open))
				((S_AXI_ARADDR)(_open))
				((S_AXI_ARLEN)(_open))
				((S_AXI_ARSIZE)(_open))
				((S_AXI_ARBURST)(_open))
				((S_AXI_ARVALID)(_open))
				((S_AXI_ARREADY)(_open))
				((S_AXI_RID)(_open))
				((S_AXI_RDATA)(_open))
				((S_AXI_RRESP)(_open))
				((S_AXI_RLAST)(_open))
				((S_AXI_RVALID)(_open))
				((S_AXI_RREADY)(_open))
				((S_AXI_INJECTSBITERR)(_open))
				((S_AXI_INJECTDBITERR)(_open))
				((S_AXI_SBITERR)(_open))
				((S_AXI_DBITERR)(_open))
				((S_AXI_RDADDRECC)(_open))
			)
		)
	)
	(_object
		(_port (_internal clka ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{14~downto~0}~12 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 14)(i 0))))))
		(_port (_internal addra ~STD_LOGIC_VECTOR{14~downto~0}~12 0 46 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal douta ~STD_LOGIC_VECTOR{7~downto~0}~12 0 47 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{14~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 14)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
V 000048 55 3220          1398291630472 fonts_a
(_unit VHDL (fonts 0 43 (fonts_a 0 50 ))
	(_version vb4)
	(_time 1398291630473 2014.04.23 18:20:30)
	(_source (\./../src/fonts.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 00530506565701170006135a570656065507040703)
	(_entity
		(_time 1398289037846)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(wrapped_fonts
			(_object
				(_port (_internal addr ~STD_LOGIC_VECTOR{11~downto~0}~13 0 54 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56 (_entity (_out ))))
			)
		)
	)
	(_instantiation U0 0 96 (_component wrapped_fonts )
		(_port
			((addr)(addr))
			((clk)(clk))
			((dout)(dout))
		)
		(_use (_entity xilinxcorelib blkmemsp_v6_2 behavioral)
			(_generic
				((c_addr_width)((i 12)))
				((c_default_data)(_string \"0"\))
				((c_depth)((i 4096)))
				((c_enable_rlocs)((i 0)))
				((c_has_default_data)((i 0)))
				((c_has_din)((i 0)))
				((c_has_en)((i 0)))
				((c_has_limit_data_pitch)((i 0)))
				((c_has_nd)((i 0)))
				((c_has_rdy)((i 0)))
				((c_has_rfd)((i 0)))
				((c_has_sinit)((i 0)))
				((c_has_we)((i 0)))
				((c_limit_data_pitch)((i 18)))
				((c_mem_init_file)(_string \"fonts.mif"\))
				((c_pipe_stages)((i 0)))
				((c_reg_inputs)((i 0)))
				((c_sinit_value)(_string \"0"\))
				((c_width)((i 8)))
				((c_write_mode)((i 0)))
				((c_ybottom_addr)(_string \"0"\))
				((c_yclk_is_rising)((i 1)))
				((c_yhierarchy)(_string \"hierarchy1"\))
				((c_ymake_bmm)((i 0)))
				((c_yen_is_high)((i 1)))
				((c_yprimitive_type)(_string \"16kx1"\))
				((c_ysinit_is_high)((i 1)))
				((c_ytop_addr)(_string \"1024"\))
				((c_yuse_single_primitive)((i 0)))
				((c_ywe_is_high)((i 1)))
				((c_yydisable_warnings)((i 1)))
			)
			(_port
				((DIN)(_open))
				((EN)(_open))
				((WE)(_open))
				((SINIT)(_open))
				((ND)(_open))
				((CLK)(clk))
				((RFD)(_open))
				((RDY)(_open))
				((ADDR)(addr))
				((DOUT)(dout))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~12 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{11~downto~0}~12 0 45 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{7~downto~0}~12 0 47 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000058 55 18336         1398291837691 vga_bsprite2a_top
(_unit VHDL (vga_bsprite2a_top 0 5 (vga_bsprite2a_top 0 35 ))
	(_version vb4)
	(_time 1398291837692 2014.04.23 18:23:57)
	(_source (\./../src/vga_bsprite2a_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 707725717727256526777024632b217772767977747675)
	(_entity
		(_time 1398008218323)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation U1 0 66 (_entity . clkdiv)
		(_port
			((mclk)(mclk))
			((clr)(clr))
			((clk25)(clk25))
			((clk190)(clk190))
		)
	)
	(_instantiation U2 0 74 (_entity . vga_640x480)
		(_port
			((clk)(clk25))
			((clr)(clr))
			((hsync)(hsync))
			((vsync)(vsync))
			((hc)(hc))
			((vc)(vc))
			((vidon)(vidon))
		)
	)
	(_instantiation U3 0 85 (_entity . vga_bsprite2a)
		(_port
			((vidon)(vidon))
			((tank1Turn)(sig_tank1))
			((tank2Turn)(sig_tank2))
			((hill1)(sig_hill1))
			((hill2)(sig_hill2))
			((hill3)(sig_hill3))
			((hill4)(sig_hill4))
			((hill5)(sig_hill5))
			((tank1Angle)(sig_tank1Angle))
			((tank2Angle)(sig_tank2Angle))
			((tank1_angle)(sig_tank1_angle_calc))
			((tank2_angle)(sig_tank2_angle_calc))
			((aBTN)(sig_gameA))
			((upBTN)(sig_gameUp))
			((downBTN)(sig_gameDown))
			((rightBTN)(sig_gameRight))
			((leftBTN)(sig_gameLeft))
			((hc)(hc))
			((vc)(vc))
			((M1)(M1))
			((M1a)(M1a))
			((M2)(M2))
			((M2a)(M2a))
			((sw)(sw))
			((clk)(mclk))
			((clr)(clr))
			((btn)(btns))
			((rom1_addr)(rom1_addr))
			((rom2_addr)(rom2_addr))
			((tank1rom10s)(sig_tank1rom10s))
			((tank1rom1s)(sig_tank1rom1s))
			((fontM)(sig_fontM))
			((red)(sig_gameRed))
			((green)(sig_gameGreen))
			((blue)(sig_gameBlue))
		)
	)
	(_instantiation U4 0 124 (_entity . tank_sprite)
		(_port
			((angle)(sig_tank1Angle))
			((addr)(rom1_addr))
			((M)(M1))
		)
	)
	(_instantiation U4fill 0 131 (_entity . tank_sprite2)
		(_port
			((angle)(sig_tank1Angle))
			((addr)(rom1_addr))
			((M)(M1a))
		)
	)
	(_instantiation U5 0 138 (_entity . tank_sprite)
		(_port
			((angle)(sig_tank2Angle))
			((addr)(rom2_addr))
			((M)(M2))
		)
	)
	(_instantiation U5fill 0 146 (_entity . tank_sprite2)
		(_port
			((angle)(sig_tank2Angle))
			((addr)(rom2_addr))
			((M)(M2a))
		)
	)
	(_instantiation who 0 153 (_entity . whosTurn)
		(_port
			((clr)(clr))
			((clk)(clk25))
			((a)(sig_gameA))
			((start)(sig_gameStart))
			((tank1)(sig_tank1))
			((tank2)(sig_tank2))
		)
	)
	(_instantiation nes 0 163 (_entity . nes_driver)
		(_port
			((clr)(clr))
			((clk25)(clk25))
			((nes_data)(ja1))
			((nes_clk)(ja3))
			((latch)(ja2))
			((nesBtns)(sig_nesBtns))
		)
	)
	(_instantiation x7 0 174 (_entity . x7segb)
		(_port
			((x(d_15_8))(sig_tank1_angle_calc))
			((x(d_7_0))(sig_tank2_angle_calc))
			((clk)(mclk))
			((clr)(clr))
			((a_to_g)(a_to_g))
			((an)(an))
			((dp)(dp))
		)
	)
	(_instantiation buttons 0 185 (_entity . buttonMux)
		(_port
			((screenSel)(sig_screenSel))
			((a)(sig_a))
			((b)(sig_b))
			((start)(sig_start))
			((sel)(sig_sel))
			((up)(sig_up))
			((down)(sig_down))
			((right)(sig_right))
			((left)(sig_left))
			((gameA)(sig_gameA))
			((gameB)(sig_gameB))
			((gameStart)(sig_gameStart))
			((gameSel)(sig_gameSel))
			((gameUp)(sig_gameUp))
			((gameDown)(sig_gameDown))
			((gameRight)(sig_gameRight))
			((gameLeft)(sig_gameLeft))
		)
	)
	(_instantiation selector 0 206 (_entity . screenSelector)
		(_port
			((screenSel)(sig_screenSel))
			((titleRed)(sig_titleRed))
			((titleGreen)(sig_titleGreen))
			((titleBlue)(sig_titleBlue))
			((gameRed)(sig_gameRed))
			((gameBlue)(sig_gameBlue))
			((gameGreen)(sig_gameGreen))
			((red)(red))
			((green)(green))
			((blue)(blue))
		)
	)
	(_instantiation screenstate 0 220 (_entity . screenState)
		(_port
			((start)(sig_start))
			((sel)(sig_sel))
			((up)(sig_up))
			((down)(sig_down))
			((left)(sig_left))
			((right)(sig_right))
			((b)(sig_b))
			((a)(sig_a))
			((clr)(clr))
			((clk)(mclk))
			((screenSel)(sig_screenSel))
			((current_state)(sig_current_state))
			((hill1)(sig_hill1))
			((hill2)(sig_hill2))
			((hill3)(sig_hill3))
			((hill4)(sig_hill4))
			((hill5)(sig_hill5))
		)
	)
	(_instantiation title 0 241 (_entity . titleScreen)
		(_port
			((vidon)(vidon))
			((hc)(hc))
			((vc)(vc))
			((MTitle)(sig_MTitle))
			((romTitle_addr14)(sig_romTitle_addr14))
			((red)(sig_titleRed))
			((green)(sig_titleGreen))
			((blue)(sig_titleBlue))
		)
	)
	(_instantiation t 0 253 (_entity . titleImage)
		(_port
			((clka)(clk25))
			((addra)(sig_romTitle_addr14))
			((douta)(sig_MTitle))
		)
	)
	(_instantiation bounce 0 260 (_entity . debounce)
		(_port
			((inp)(sig_nesBtns))
			((cclk)(clk190))
			((clr)(clr))
			((outp(7))(sig_left))
			((outp(6))(sig_down))
			((outp(5))(sig_up))
			((outp(4))(sig_right))
			((outp(3))(sig_sel))
			((outp(2))(sig_start))
			((outp(1))(sig_b))
			((outp(0))(sig_a))
		)
	)
	(_instantiation tank1font10s 0 276 (_entity . fonts)
		(_port
			((addr)(sig_tank1rom10s))
			((clk)(clk25))
			((dout)(sig_fontM))
		)
	)
	(_instantiation tank1font1s 0 283 (_entity . fonts)
		(_port
			((addr)(sig_tank1rom1s))
			((clk)(clk25))
			((dout)(sig_fontM))
		)
	)
	(_object
		(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal aBTN ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal upBTN ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal downBTN ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal rightBTN ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal leftBTN ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal ja1 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal ja2 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_port (_internal ja3 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal sw ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill1 ~STD_LOGIC_VECTOR{7~downto~0}~122 0 18 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill2 ~STD_LOGIC_VECTOR{7~downto~0}~124 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill3 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 20 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill4 ~STD_LOGIC_VECTOR{7~downto~0}~128 0 21 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill5 ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 22 (_entity (_in ))))
		(_port (_internal hsync ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
		(_port (_internal vsync ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~12 0 25 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1212 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~1212 0 26 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~12 0 27 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal a_to_g ~STD_LOGIC_VECTOR{6~downto~0}~12 0 28 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1214 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal an ~STD_LOGIC_VECTOR{3~downto~0}~1214 0 29 (_entity (_out ))))
		(_port (_internal dp ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1216 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ld ~STD_LOGIC_VECTOR{7~downto~0}~1216 0 31 (_entity (_out ))))
		(_signal (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal clk25 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal clk190 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_a ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_b ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_start ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_sel ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_right ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_left ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_up ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_down ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_tank1 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_tank2 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_gameA ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameB ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameStart ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameSel ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameUp ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameDown ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameLeft ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameRight ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_screenSel ~extieee.std_logic_1164.STD_LOGIC 0 41 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal sig_gameRed ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal sig_gameGreen ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal sig_titleRed ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal sig_titleGreen ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal sig_gameBlue ~STD_LOGIC_VECTOR{1~downto~0}~13 0 43 (_architecture (_uni ))))
		(_signal (_internal sig_titleBlue ~STD_LOGIC_VECTOR{1~downto~0}~13 0 43 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal sig_hill1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal sig_hill2 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal sig_hill3 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal sig_hill4 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal sig_hill5 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~13 0 45 (_architecture (_uni ))))
		(_signal (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~13 0 45 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~31}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 31))))))
		(_signal (_internal M1 ~STD_LOGIC_VECTOR{0~to~31}~13 0 46 (_architecture (_uni ))))
		(_signal (_internal M1a ~STD_LOGIC_VECTOR{0~to~31}~13 0 46 (_architecture (_uni ))))
		(_signal (_internal sig_init_M ~STD_LOGIC_VECTOR{0~to~31}~13 0 46 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~7}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 7))))))
		(_signal (_internal sig_fontM ~STD_LOGIC_VECTOR{0~to~7}~13 0 47 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal sig_tank1rom10s ~STD_LOGIC_VECTOR{11~downto~0}~13 0 48 (_architecture (_uni ))))
		(_signal (_internal sig_tank1rom1s ~STD_LOGIC_VECTOR{11~downto~0}~13 0 48 (_architecture (_uni ))))
		(_signal (_internal angle1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 49 (_architecture (_uni ))))
		(_signal (_internal angle2 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 49 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal M2 ~STD_LOGIC_VECTOR{31~downto~0}~13 0 50 (_architecture (_uni ))))
		(_signal (_internal M2a ~STD_LOGIC_VECTOR{31~downto~0}~13 0 50 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal btns ~STD_LOGIC_VECTOR{3~downto~0}~13 0 51 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal sig_x ~STD_LOGIC_VECTOR{15~downto~0}~13 0 52 (_architecture (_uni ))))
		(_signal (_internal sig_tank1Angle ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53 (_architecture (_uni ))))
		(_signal (_internal sig_tank2Angle ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53 (_architecture (_uni ))))
		(_signal (_internal sig_tank1_angle_calc ~STD_LOGIC_VECTOR{7~downto~0}~13 0 54 (_architecture (_uni ))))
		(_signal (_internal sig_tank2_angle_calc ~STD_LOGIC_VECTOR{7~downto~0}~13 0 54 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal rom1_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 55 (_architecture (_uni ))))
		(_signal (_internal rom2_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 55 (_architecture (_uni ))))
		(_signal (_internal rom3_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 55 (_architecture (_uni ))))
		(_signal (_internal rom4_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 55 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal rom1_addr ~STD_LOGIC_VECTOR{5~downto~0}~13 0 56 (_architecture (_uni ))))
		(_signal (_internal rom2_addr ~STD_LOGIC_VECTOR{5~downto~0}~13 0 56 (_architecture (_uni ))))
		(_signal (_internal sig_init_addr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 57 (_architecture (_uni ))))
		(_signal (_internal sig_current_state ~STD_LOGIC_VECTOR{7~downto~0}~13 0 58 (_architecture (_uni ))))
		(_signal (_internal sig_nesBtns ~STD_LOGIC_VECTOR{7~downto~0}~13 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{14~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 14)(i 0))))))
		(_signal (_internal sig_romTitle_addr14 ~STD_LOGIC_VECTOR{14~downto~0}~13 0 59 (_architecture (_uni ))))
		(_signal (_internal sig_MTitle ~STD_LOGIC_VECTOR{7~downto~0}~13 0 60 (_architecture (_uni ))))
		(_process
			(line__64(_architecture 0 0 64 (_assignment (_simple)(_alias((clr)(btn(3))))(_simpleassign BUF)(_target(25))(_sensitivity(9(3))))))
			(line__291(_architecture 1 0 291 (_assignment (_simple)(_alias((btns)(btn)))(_target(71))(_sensitivity(9)))))
			(line__292(_architecture 2 0 292 (_assignment (_simple)(_alias((ld(0))(sig_a)))(_target(24(0)))(_sensitivity(29)))))
			(line__293(_architecture 3 0 293 (_assignment (_simple)(_alias((ld(1))(sig_b)))(_target(24(1)))(_sensitivity(30)))))
			(line__294(_architecture 4 0 294 (_assignment (_simple)(_alias((ld(2))(sig_start)))(_target(24(2)))(_sensitivity(31)))))
			(line__295(_architecture 5 0 295 (_assignment (_simple)(_alias((ld(3))(sig_sel)))(_target(24(3)))(_sensitivity(32)))))
			(line__296(_architecture 6 0 296 (_assignment (_simple)(_alias((ld(4))(sig_right)))(_target(24(4)))(_sensitivity(33)))))
			(line__297(_architecture 7 0 297 (_assignment (_simple)(_alias((ld(5))(sig_up)))(_target(24(5)))(_sensitivity(35)))))
			(line__298(_architecture 8 0 298 (_assignment (_simple)(_alias((ld(6))(sig_down)))(_target(24(6)))(_sensitivity(36)))))
			(line__299(_architecture 9 0 299 (_assignment (_simple)(_alias((ld(7))(sig_left)))(_target(24(7)))(_sensitivity(34)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . vga_bsprite2a_top 10 -1
	)
)
I 000058 55 18336         1398291861082 vga_bsprite2a_top
(_unit VHDL (vga_bsprite2a_top 0 5 (vga_bsprite2a_top 0 35 ))
	(_version vb4)
	(_time 1398291861083 2014.04.23 18:24:21)
	(_source (\./../src/vga_bsprite2a_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d9d8d88bd78e8ccc8fded98dca8288dedbdfd0dedddfdc)
	(_entity
		(_time 1398008218323)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation U1 0 66 (_entity . clkdiv)
		(_port
			((mclk)(mclk))
			((clr)(clr))
			((clk25)(clk25))
			((clk190)(clk190))
		)
	)
	(_instantiation U2 0 74 (_entity . vga_640x480)
		(_port
			((clk)(clk25))
			((clr)(clr))
			((hsync)(hsync))
			((vsync)(vsync))
			((hc)(hc))
			((vc)(vc))
			((vidon)(vidon))
		)
	)
	(_instantiation U3 0 85 (_entity . vga_bsprite2a)
		(_port
			((vidon)(vidon))
			((tank1Turn)(sig_tank1))
			((tank2Turn)(sig_tank2))
			((hill1)(sig_hill1))
			((hill2)(sig_hill2))
			((hill3)(sig_hill3))
			((hill4)(sig_hill4))
			((hill5)(sig_hill5))
			((tank1Angle)(sig_tank1Angle))
			((tank2Angle)(sig_tank2Angle))
			((tank1_angle)(sig_tank1_angle_calc))
			((tank2_angle)(sig_tank2_angle_calc))
			((aBTN)(sig_gameA))
			((upBTN)(sig_gameUp))
			((downBTN)(sig_gameDown))
			((rightBTN)(sig_gameRight))
			((leftBTN)(sig_gameLeft))
			((hc)(hc))
			((vc)(vc))
			((M1)(M1))
			((M1a)(M1a))
			((M2)(M2))
			((M2a)(M2a))
			((sw)(sw))
			((clk)(mclk))
			((clr)(clr))
			((btn)(btns))
			((rom1_addr)(rom1_addr))
			((rom2_addr)(rom2_addr))
			((tank1rom10s)(sig_tank1rom10s))
			((tank1rom1s)(sig_tank1rom1s))
			((fontM)(sig_fontM))
			((red)(sig_gameRed))
			((green)(sig_gameGreen))
			((blue)(sig_gameBlue))
		)
	)
	(_instantiation U4 0 124 (_entity . tank_sprite)
		(_port
			((angle)(sig_tank1Angle))
			((addr)(rom1_addr))
			((M)(M1))
		)
	)
	(_instantiation U4fill 0 131 (_entity . tank_sprite2)
		(_port
			((angle)(sig_tank1Angle))
			((addr)(rom1_addr))
			((M)(M1a))
		)
	)
	(_instantiation U5 0 138 (_entity . tank_sprite)
		(_port
			((angle)(sig_tank2Angle))
			((addr)(rom2_addr))
			((M)(M2))
		)
	)
	(_instantiation U5fill 0 146 (_entity . tank_sprite2)
		(_port
			((angle)(sig_tank2Angle))
			((addr)(rom2_addr))
			((M)(M2a))
		)
	)
	(_instantiation who 0 153 (_entity . whosTurn)
		(_port
			((clr)(clr))
			((clk)(clk25))
			((a)(sig_gameA))
			((start)(sig_gameStart))
			((tank1)(sig_tank1))
			((tank2)(sig_tank2))
		)
	)
	(_instantiation nes 0 163 (_entity . nes_driver)
		(_port
			((clr)(clr))
			((clk25)(clk25))
			((nes_data)(ja1))
			((nes_clk)(ja3))
			((latch)(ja2))
			((nesBtns)(sig_nesBtns))
		)
	)
	(_instantiation x7 0 174 (_entity . x7segb)
		(_port
			((x(d_15_8))(sig_tank1_angle_calc))
			((x(d_7_0))(sig_tank2_angle_calc))
			((clk)(mclk))
			((clr)(clr))
			((a_to_g)(a_to_g))
			((an)(an))
			((dp)(dp))
		)
	)
	(_instantiation buttons 0 185 (_entity . buttonMux)
		(_port
			((screenSel)(sig_screenSel))
			((a)(sig_a))
			((b)(sig_b))
			((start)(sig_start))
			((sel)(sig_sel))
			((up)(sig_up))
			((down)(sig_down))
			((right)(sig_right))
			((left)(sig_left))
			((gameA)(sig_gameA))
			((gameB)(sig_gameB))
			((gameStart)(sig_gameStart))
			((gameSel)(sig_gameSel))
			((gameUp)(sig_gameUp))
			((gameDown)(sig_gameDown))
			((gameRight)(sig_gameRight))
			((gameLeft)(sig_gameLeft))
		)
	)
	(_instantiation selector 0 206 (_entity . screenSelector)
		(_port
			((screenSel)(sig_screenSel))
			((titleRed)(sig_titleRed))
			((titleGreen)(sig_titleGreen))
			((titleBlue)(sig_titleBlue))
			((gameRed)(sig_gameRed))
			((gameBlue)(sig_gameBlue))
			((gameGreen)(sig_gameGreen))
			((red)(red))
			((green)(green))
			((blue)(blue))
		)
	)
	(_instantiation screenstate 0 220 (_entity . screenState)
		(_port
			((start)(sig_start))
			((sel)(sig_sel))
			((up)(sig_up))
			((down)(sig_down))
			((left)(sig_left))
			((right)(sig_right))
			((b)(sig_b))
			((a)(sig_a))
			((clr)(clr))
			((clk)(mclk))
			((screenSel)(sig_screenSel))
			((current_state)(sig_current_state))
			((hill1)(sig_hill1))
			((hill2)(sig_hill2))
			((hill3)(sig_hill3))
			((hill4)(sig_hill4))
			((hill5)(sig_hill5))
		)
	)
	(_instantiation title 0 241 (_entity . titleScreen)
		(_port
			((vidon)(vidon))
			((hc)(hc))
			((vc)(vc))
			((MTitle)(sig_MTitle))
			((romTitle_addr14)(sig_romTitle_addr14))
			((red)(sig_titleRed))
			((green)(sig_titleGreen))
			((blue)(sig_titleBlue))
		)
	)
	(_instantiation t 0 253 (_entity . titleImage)
		(_port
			((clka)(clk25))
			((addra)(sig_romTitle_addr14))
			((douta)(sig_MTitle))
		)
	)
	(_instantiation bounce 0 260 (_entity . debounce)
		(_port
			((inp)(sig_nesBtns))
			((cclk)(clk190))
			((clr)(clr))
			((outp(7))(sig_left))
			((outp(6))(sig_down))
			((outp(5))(sig_up))
			((outp(4))(sig_right))
			((outp(3))(sig_sel))
			((outp(2))(sig_start))
			((outp(1))(sig_b))
			((outp(0))(sig_a))
		)
	)
	(_instantiation tank1font10s 0 276 (_entity . fonts)
		(_port
			((addr)(sig_tank1rom10s))
			((clk)(clk25))
			((dout)(sig_fontM))
		)
	)
	(_instantiation tank1font1s 0 283 (_entity . fonts)
		(_port
			((addr)(sig_tank1rom1s))
			((clk)(clk25))
			((dout)(sig_fontM))
		)
	)
	(_object
		(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal aBTN ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal upBTN ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal downBTN ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal rightBTN ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal leftBTN ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal ja1 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal ja2 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_port (_internal ja3 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal sw ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill1 ~STD_LOGIC_VECTOR{7~downto~0}~122 0 18 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill2 ~STD_LOGIC_VECTOR{7~downto~0}~124 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill3 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 20 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill4 ~STD_LOGIC_VECTOR{7~downto~0}~128 0 21 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill5 ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 22 (_entity (_in ))))
		(_port (_internal hsync ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
		(_port (_internal vsync ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~12 0 25 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1212 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~1212 0 26 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~12 0 27 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal a_to_g ~STD_LOGIC_VECTOR{6~downto~0}~12 0 28 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1214 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal an ~STD_LOGIC_VECTOR{3~downto~0}~1214 0 29 (_entity (_out ))))
		(_port (_internal dp ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1216 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ld ~STD_LOGIC_VECTOR{7~downto~0}~1216 0 31 (_entity (_out ))))
		(_signal (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal clk25 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal clk190 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_a ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_b ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_start ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_sel ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_right ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_left ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_up ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_down ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_tank1 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_tank2 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_gameA ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameB ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameStart ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameSel ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameUp ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameDown ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameLeft ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameRight ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_screenSel ~extieee.std_logic_1164.STD_LOGIC 0 41 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal sig_gameRed ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal sig_gameGreen ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal sig_titleRed ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal sig_titleGreen ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal sig_gameBlue ~STD_LOGIC_VECTOR{1~downto~0}~13 0 43 (_architecture (_uni ))))
		(_signal (_internal sig_titleBlue ~STD_LOGIC_VECTOR{1~downto~0}~13 0 43 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal sig_hill1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal sig_hill2 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal sig_hill3 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal sig_hill4 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal sig_hill5 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~13 0 45 (_architecture (_uni ))))
		(_signal (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~13 0 45 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~31}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 31))))))
		(_signal (_internal M1 ~STD_LOGIC_VECTOR{0~to~31}~13 0 46 (_architecture (_uni ))))
		(_signal (_internal M1a ~STD_LOGIC_VECTOR{0~to~31}~13 0 46 (_architecture (_uni ))))
		(_signal (_internal sig_init_M ~STD_LOGIC_VECTOR{0~to~31}~13 0 46 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~7}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 7))))))
		(_signal (_internal sig_fontM ~STD_LOGIC_VECTOR{0~to~7}~13 0 47 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal sig_tank1rom10s ~STD_LOGIC_VECTOR{11~downto~0}~13 0 48 (_architecture (_uni ))))
		(_signal (_internal sig_tank1rom1s ~STD_LOGIC_VECTOR{11~downto~0}~13 0 48 (_architecture (_uni ))))
		(_signal (_internal angle1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 49 (_architecture (_uni ))))
		(_signal (_internal angle2 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 49 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal M2 ~STD_LOGIC_VECTOR{31~downto~0}~13 0 50 (_architecture (_uni ))))
		(_signal (_internal M2a ~STD_LOGIC_VECTOR{31~downto~0}~13 0 50 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal btns ~STD_LOGIC_VECTOR{3~downto~0}~13 0 51 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal sig_x ~STD_LOGIC_VECTOR{15~downto~0}~13 0 52 (_architecture (_uni ))))
		(_signal (_internal sig_tank1Angle ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53 (_architecture (_uni ))))
		(_signal (_internal sig_tank2Angle ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53 (_architecture (_uni ))))
		(_signal (_internal sig_tank1_angle_calc ~STD_LOGIC_VECTOR{7~downto~0}~13 0 54 (_architecture (_uni ))))
		(_signal (_internal sig_tank2_angle_calc ~STD_LOGIC_VECTOR{7~downto~0}~13 0 54 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal rom1_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 55 (_architecture (_uni ))))
		(_signal (_internal rom2_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 55 (_architecture (_uni ))))
		(_signal (_internal rom3_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 55 (_architecture (_uni ))))
		(_signal (_internal rom4_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 55 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal rom1_addr ~STD_LOGIC_VECTOR{5~downto~0}~13 0 56 (_architecture (_uni ))))
		(_signal (_internal rom2_addr ~STD_LOGIC_VECTOR{5~downto~0}~13 0 56 (_architecture (_uni ))))
		(_signal (_internal sig_init_addr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 57 (_architecture (_uni ))))
		(_signal (_internal sig_current_state ~STD_LOGIC_VECTOR{7~downto~0}~13 0 58 (_architecture (_uni ))))
		(_signal (_internal sig_nesBtns ~STD_LOGIC_VECTOR{7~downto~0}~13 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{14~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 14)(i 0))))))
		(_signal (_internal sig_romTitle_addr14 ~STD_LOGIC_VECTOR{14~downto~0}~13 0 59 (_architecture (_uni ))))
		(_signal (_internal sig_MTitle ~STD_LOGIC_VECTOR{7~downto~0}~13 0 60 (_architecture (_uni ))))
		(_process
			(line__64(_architecture 0 0 64 (_assignment (_simple)(_alias((clr)(btn(3))))(_simpleassign BUF)(_target(25))(_sensitivity(9(3))))))
			(line__291(_architecture 1 0 291 (_assignment (_simple)(_alias((btns)(btn)))(_target(71))(_sensitivity(9)))))
			(line__292(_architecture 2 0 292 (_assignment (_simple)(_alias((ld(0))(sig_a)))(_target(24(0)))(_sensitivity(29)))))
			(line__293(_architecture 3 0 293 (_assignment (_simple)(_alias((ld(1))(sig_b)))(_target(24(1)))(_sensitivity(30)))))
			(line__294(_architecture 4 0 294 (_assignment (_simple)(_alias((ld(2))(sig_start)))(_target(24(2)))(_sensitivity(31)))))
			(line__295(_architecture 5 0 295 (_assignment (_simple)(_alias((ld(3))(sig_sel)))(_target(24(3)))(_sensitivity(32)))))
			(line__296(_architecture 6 0 296 (_assignment (_simple)(_alias((ld(4))(sig_right)))(_target(24(4)))(_sensitivity(33)))))
			(line__297(_architecture 7 0 297 (_assignment (_simple)(_alias((ld(5))(sig_up)))(_target(24(5)))(_sensitivity(35)))))
			(line__298(_architecture 8 0 298 (_assignment (_simple)(_alias((ld(6))(sig_down)))(_target(24(6)))(_sensitivity(36)))))
			(line__299(_architecture 9 0 299 (_assignment (_simple)(_alias((ld(7))(sig_left)))(_target(24(7)))(_sensitivity(34)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . vga_bsprite2a_top 10 -1
	)
)
I 000054 55 19080         1398291866362 vga_bsprite2a
(_unit VHDL (vga_bsprite2a 0 4 (vga_bsprite2a 0 45 ))
	(_version vb4)
	(_time 1398291866363 2014.04.23 18:24:26)
	(_source (\./../src/vga_bsprite2a.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 71712470772624642776767f622a207673777876757774)
	(_entity
		(_time 1398291149058)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal tank1Turn ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal tank2Turn ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill1 ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill2 ~STD_LOGIC_VECTOR{7~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill3 ~STD_LOGIC_VECTOR{7~downto~0}~124 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill4 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill5 ~STD_LOGIC_VECTOR{7~downto~0}~128 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal tank1Angle ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1210 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal tank2Angle ~STD_LOGIC_VECTOR{1~downto~0}~1210 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1212 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal tank1_angle ~STD_LOGIC_VECTOR{7~downto~0}~1212 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1214 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal tank2_angle ~STD_LOGIC_VECTOR{7~downto~0}~1214 0 16 (_entity (_out ))))
		(_port (_internal aBTN ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal upBTN ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal downBTN ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal rightBTN ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
		(_port (_internal leftBTN ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~12 0 22 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1216 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~1216 0 23 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~31}~12 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 31))))))
		(_port (_internal M1 ~STD_LOGIC_VECTOR{0~to~31}~12 0 24 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~31}~1218 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 31))))))
		(_port (_internal M1a ~STD_LOGIC_VECTOR{0~to~31}~1218 0 25 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal M2 ~STD_LOGIC_VECTOR{31~downto~0}~12 0 26 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1220 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal M2a ~STD_LOGIC_VECTOR{31~downto~0}~1220 0 27 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1222 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal sw ~STD_LOGIC_VECTOR{7~downto~0}~1222 0 28 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal rom1_addr ~STD_LOGIC_VECTOR{5~downto~0}~12 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1224 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal rom2_addr ~STD_LOGIC_VECTOR{5~downto~0}~1224 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_port (_internal tank1rom10s ~STD_LOGIC_VECTOR{11~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~1226 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_port (_internal tank1rom1s ~STD_LOGIC_VECTOR{11~downto~0}~1226 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~7}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 7))))))
		(_port (_internal fontM ~STD_LOGIC_VECTOR{0~to~7}~12 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~12 0 38 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1228 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~1228 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1230 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~1230 0 40 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal hbp ~STD_LOGIC_VECTOR{9~downto~0}~13 0 46 (_architecture (_string \"0010010000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal vbp ~STD_LOGIC_VECTOR{9~downto~0}~132 0 48 (_architecture (_string \"0000011111"\))))
		(_constant (_internal w ~extSTD.STANDARD.INTEGER 0 50 (_architecture ((i 4)))))
		(_constant (_internal h ~extSTD.STANDARD.INTEGER 0 51 (_architecture ((i 10)))))
		(_constant (_internal tw ~extSTD.STANDARD.INTEGER 0 52 (_architecture ((i 32)))))
		(_constant (_internal th ~extSTD.STANDARD.INTEGER 0 53 (_architecture ((i 29)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal zero ~STD_LOGIC_VECTOR{7~downto~0}~13 0 54 (_architecture (_string \"00000000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal thirty ~STD_LOGIC_VECTOR{7~downto~0}~134 0 55 (_architecture (_string \"00011110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal sixty ~STD_LOGIC_VECTOR{7~downto~0}~136 0 56 (_architecture (_string \"00111100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal ninety ~STD_LOGIC_VECTOR{7~downto~0}~138 0 57 (_architecture (_string \"01011010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal xpix1 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_architecture (_uni ))))
		(_signal (_internal xpix2 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_architecture (_uni ))))
		(_signal (_internal xpix3 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_architecture (_uni ))))
		(_signal (_internal xpix4 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_architecture (_uni ))))
		(_signal (_internal ypix1 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_architecture (_uni ))))
		(_signal (_internal ypix2 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_architecture (_uni ))))
		(_signal (_internal ypix3 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_architecture (_uni ))))
		(_signal (_internal ypix4 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal rom_addr1 ~STD_LOGIC_VECTOR{16~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal rom_addr2 ~STD_LOGIC_VECTOR{16~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal C1 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 61 (_architecture (_uni (_string \"0001010100"\)))))
		(_signal (_internal C2 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 62 (_architecture (_uni (_string \"0111110100"\)))))
		(_signal (_internal C3 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 63 (_architecture (_uni ))))
		(_signal (_internal C4 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 63 (_architecture (_uni ))))
		(_signal (_internal R1 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 63 (_architecture (_uni ))))
		(_signal (_internal R2 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 63 (_architecture (_uni ))))
		(_signal (_internal R3 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 63 (_architecture (_uni ))))
		(_signal (_internal R4 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 63 (_architecture (_uni ))))
		(_signal (_internal C1a ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 64 (_architecture (_uni ))))
		(_signal (_internal C2a ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 64 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{23~downto~0}~13 0 65 (_architecture (_uni ))))
		(_signal (_internal tank1Angle10s ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal tank1Angle1s ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal spriteon1 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal spriteon1f ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal spriteon2 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal spriteon2f ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal spriteonGrnd ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal spriteonB1 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal spriteonB2 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal spriteonB3 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal spriteonB4 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal spriteonB5 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal clk3 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal rom_pix1 ~STD_LOGIC_VECTOR{10~downto~0}~13 0 69 (_architecture (_uni ))))
		(_signal (_internal rom_pix2 ~STD_LOGIC_VECTOR{10~downto~0}~13 0 69 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal tank1_angle_calc ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 70 (_architecture (_uni ))))
		(_signal (_internal tank2_angle_calc ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 70 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal rom_pix_font ~STD_LOGIC_VECTOR{11~downto~0}~13 0 71 (_architecture (_uni ))))
		(_signal (_internal CFont ~STD_LOGIC_VECTOR{11~downto~0}~13 0 71 (_architecture (_uni ))))
		(_signal (_internal RFont ~STD_LOGIC_VECTOR{11~downto~0}~13 0 71 (_architecture (_uni ))))
		(_signal (_internal tank1ascii10s ~STD_LOGIC_VECTOR{11~downto~0}~13 0 71 (_architecture (_uni ))))
		(_signal (_internal tank1ascii1s ~STD_LOGIC_VECTOR{11~downto~0}~13 0 71 (_architecture (_uni ))))
		(_variable (_internal i ~extSTD.STANDARD.INTEGER 0 227 (_process 39 )))
		(_variable (_internal j ~extSTD.STANDARD.INTEGER 0 227 (_process 39 )))
		(_variable (_internal f ~extSTD.STANDARD.INTEGER 0 227 (_process 39 )))
		(_process
			(line__76(_architecture 0 0 76 (_assignment (_simple)(_target(77)))))
			(line__77(_architecture 1 0 77 (_assignment (_simple)(_target(78)))))
			(line__79(_architecture 2 0 79 (_assignment (_simple)(_target(79))(_sensitivity(23(d_7_4))))))
			(line__80(_architecture 3 0 80 (_assignment (_simple)(_target(80))(_sensitivity(23(d_3_0))))))
			(line__81(_architecture 4 0 81 (_assignment (_simple)(_target(29))(_sensitivity(18)(49)(79)))))
			(line__82(_architecture 5 0 82 (_assignment (_simple)(_target(30))(_sensitivity(18)(49)(79)))))
			(line__83(_architecture 6 0 83 (_assignment (_simple)(_target(76))(_sensitivity(17)(45)))))
			(line__86(_architecture 7 0 86 (_assignment (_simple)(_target(56))(_sensitivity(17)(18)(77)(78)))))
			(line__88(_architecture 8 0 88 (_assignment (_simple)(_target(57))(_sensitivity(17)(18)(77)(78)))))
			(line__96(_architecture 9 0 96 (_assignment (_simple)(_target(48)))))
			(line__98(_architecture 10 0 98 (_assignment (_simple)(_target(49)))))
			(line__99(_architecture 11 0 99 (_assignment (_simple)(_target(50)))))
			(line__103(_architecture 12 0 103 (_process (_simple)(_target(55))(_sensitivity(24)(25))(_read(55)))))
			(line__111(_architecture 13 0 111 (_assignment (_simple)(_alias((clk3)(q(17))))(_simpleassign BUF)(_target(71))(_sensitivity(55(17))))))
			(line__113(_architecture 14 0 113 (_process (_target(45)(46)(74)(75))(_sensitivity(13)(14)(15)(16)(45)(46)(71)(1)(74)(75))(_dssslsensitivity 7))))
			(line__181(_architecture 15 0 181 (_assignment (_simple)(_target(39))(_sensitivity(18)(49)))))
			(line__182(_architecture 16 0 182 (_assignment (_simple)(_target(40))(_sensitivity(18)(50)))))
			(line__183(_architecture 17 0 183 (_assignment (_simple)(_target(41))(_sensitivity(18)(51)))))
			(line__184(_architecture 18 0 184 (_assignment (_simple)(_target(42))(_sensitivity(18)(52)))))
			(line__185(_architecture 19 0 185 (_assignment (_simple)(_target(35))(_sensitivity(17)(45)))))
			(line__186(_architecture 20 0 186 (_assignment (_simple)(_target(36))(_sensitivity(17)(46)))))
			(line__187(_architecture 21 0 187 (_assignment (_simple)(_target(37))(_sensitivity(17)(47)))))
			(line__188(_architecture 22 0 188 (_assignment (_simple)(_target(38))(_sensitivity(17)(48)))))
			(line__191(_architecture 23 0 191 (_assignment (_simple)(_target(58))(_sensitivity(17)(18)(45)(49)))))
			(line__192(_architecture 24 0 192 (_assignment (_simple)(_target(59))(_sensitivity(17)(18)(45)(49)))))
			(line__194(_architecture 25 0 194 (_assignment (_simple)(_target(60))(_sensitivity(17)(18)(46)(50)))))
			(line__195(_architecture 26 0 195 (_assignment (_simple)(_target(61))(_sensitivity(17)(18)(46)(50)))))
			(line__197(_architecture 27 0 197 (_assignment (_simple)(_target(62))(_sensitivity(17)(18)))))
			(line__198(_architecture 28 0 198 (_assignment (_simple)(_target(66))(_sensitivity(3)(17)(18)))))
			(line__199(_architecture 29 0 199 (_assignment (_simple)(_target(67))(_sensitivity(4)(17)(18)))))
			(line__200(_architecture 30 0 200 (_assignment (_simple)(_target(68))(_sensitivity(5)(17)(18)))))
			(line__201(_architecture 31 0 201 (_assignment (_simple)(_target(69))(_sensitivity(6)(17)(18)))))
			(line__202(_architecture 32 0 202 (_assignment (_simple)(_target(70))(_sensitivity(7)(17)(18)))))
			(line__216(_architecture 33 0 216 (_assignment (_simple)(_target(43))(_sensitivity(18)(49)))))
			(line__217(_architecture 34 0 217 (_assignment (_simple)(_target(44))(_sensitivity(18)(50)))))
			(line__219(_architecture 35 0 219 (_assignment (_simple)(_alias((rom1_addr)(rom_addr1(d_5_0))))(_target(27))(_sensitivity(43(d_5_0))))))
			(line__220(_architecture 36 0 220 (_assignment (_simple)(_alias((rom2_addr)(rom_addr2(d_5_0))))(_target(28))(_sensitivity(44(d_5_0))))))
			(line__222(_architecture 37 0 222 (_assignment (_simple)(_target(72))(_sensitivity(17)(45)))))
			(line__223(_architecture 38 0 223 (_assignment (_simple)(_target(73))(_sensitivity(17)(46)))))
			(line__225(_architecture 39 0 225 (_process (_simple)(_target(32)(33)(34)(63)(64)(65))(_sensitivity(0)(19)(20)(21)(22)(58)(59)(60)(61)(62)(66)(67)(68)(69)(70)(72)(73))(_monitor)(_read(31)(56)(57)(63)(64)(65)(76)))))
			(line__320(_architecture 40 0 320 (_process (_simple)(_target(8)(9))(_sensitivity(74)(75)))))
			(line__344(_architecture 41 0 344 (_assignment (_simple)(_alias((tank1_angle)(tank1_angle_calc)))(_target(10))(_sensitivity(74)))))
			(line__345(_architecture 42 0 345 (_assignment (_simple)(_alias((tank2_angle)(tank2_angle_calc)))(_target(11))(_sensitivity(75)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686019 2 )
		(33686018 )
		(131586 )
		(50529026 33686019 770 )
		(50463490 50529027 771 )
		(33686018 33686018 33686018 33686018 33686018 33686018 )
		(514 )
		(197379 )
		(131843 )
		(771 )
		(515 )
		(197122 )
		(197378 )
	)
	(_model . vga_bsprite2a 43 -1
	)
)
I 000054 55 19080         1398292168452 vga_bsprite2a
(_unit VHDL (vga_bsprite2a 0 4 (vga_bsprite2a 0 45 ))
	(_version vb4)
	(_time 1398292168453 2014.04.23 18:29:28)
	(_source (\./../src/vga_bsprite2a.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 81878f8f87d6d494d786868f92dad08683878886858784)
	(_entity
		(_time 1398291149058)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal tank1Turn ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal tank2Turn ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill1 ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill2 ~STD_LOGIC_VECTOR{7~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill3 ~STD_LOGIC_VECTOR{7~downto~0}~124 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill4 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill5 ~STD_LOGIC_VECTOR{7~downto~0}~128 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal tank1Angle ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1210 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal tank2Angle ~STD_LOGIC_VECTOR{1~downto~0}~1210 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1212 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal tank1_angle ~STD_LOGIC_VECTOR{7~downto~0}~1212 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1214 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal tank2_angle ~STD_LOGIC_VECTOR{7~downto~0}~1214 0 16 (_entity (_out ))))
		(_port (_internal aBTN ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal upBTN ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal downBTN ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal rightBTN ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
		(_port (_internal leftBTN ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~12 0 22 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1216 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~1216 0 23 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~31}~12 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 31))))))
		(_port (_internal M1 ~STD_LOGIC_VECTOR{0~to~31}~12 0 24 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~31}~1218 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 31))))))
		(_port (_internal M1a ~STD_LOGIC_VECTOR{0~to~31}~1218 0 25 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal M2 ~STD_LOGIC_VECTOR{31~downto~0}~12 0 26 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1220 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal M2a ~STD_LOGIC_VECTOR{31~downto~0}~1220 0 27 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1222 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal sw ~STD_LOGIC_VECTOR{7~downto~0}~1222 0 28 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal rom1_addr ~STD_LOGIC_VECTOR{5~downto~0}~12 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1224 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal rom2_addr ~STD_LOGIC_VECTOR{5~downto~0}~1224 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_port (_internal tank1rom10s ~STD_LOGIC_VECTOR{11~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~1226 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_port (_internal tank1rom1s ~STD_LOGIC_VECTOR{11~downto~0}~1226 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~7}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 7))))))
		(_port (_internal fontM ~STD_LOGIC_VECTOR{0~to~7}~12 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~12 0 38 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1228 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~1228 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1230 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~1230 0 40 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal hbp ~STD_LOGIC_VECTOR{9~downto~0}~13 0 46 (_architecture (_string \"0010010000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal vbp ~STD_LOGIC_VECTOR{9~downto~0}~132 0 48 (_architecture (_string \"0000011111"\))))
		(_constant (_internal w ~extSTD.STANDARD.INTEGER 0 50 (_architecture ((i 4)))))
		(_constant (_internal h ~extSTD.STANDARD.INTEGER 0 51 (_architecture ((i 10)))))
		(_constant (_internal tw ~extSTD.STANDARD.INTEGER 0 52 (_architecture ((i 32)))))
		(_constant (_internal th ~extSTD.STANDARD.INTEGER 0 53 (_architecture ((i 29)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal zero ~STD_LOGIC_VECTOR{7~downto~0}~13 0 54 (_architecture (_string \"00000000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal thirty ~STD_LOGIC_VECTOR{7~downto~0}~134 0 55 (_architecture (_string \"00011110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal sixty ~STD_LOGIC_VECTOR{7~downto~0}~136 0 56 (_architecture (_string \"00111100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal ninety ~STD_LOGIC_VECTOR{7~downto~0}~138 0 57 (_architecture (_string \"01011010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal xpix1 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_architecture (_uni ))))
		(_signal (_internal xpix2 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_architecture (_uni ))))
		(_signal (_internal xpix3 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_architecture (_uni ))))
		(_signal (_internal xpix4 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_architecture (_uni ))))
		(_signal (_internal ypix1 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_architecture (_uni ))))
		(_signal (_internal ypix2 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_architecture (_uni ))))
		(_signal (_internal ypix3 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_architecture (_uni ))))
		(_signal (_internal ypix4 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal rom_addr1 ~STD_LOGIC_VECTOR{16~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal rom_addr2 ~STD_LOGIC_VECTOR{16~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal C1 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 61 (_architecture (_uni (_string \"0001010100"\)))))
		(_signal (_internal C2 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 62 (_architecture (_uni (_string \"0111110100"\)))))
		(_signal (_internal C3 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 63 (_architecture (_uni ))))
		(_signal (_internal C4 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 63 (_architecture (_uni ))))
		(_signal (_internal R1 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 63 (_architecture (_uni ))))
		(_signal (_internal R2 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 63 (_architecture (_uni ))))
		(_signal (_internal R3 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 63 (_architecture (_uni ))))
		(_signal (_internal R4 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 63 (_architecture (_uni ))))
		(_signal (_internal C1a ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 64 (_architecture (_uni ))))
		(_signal (_internal C2a ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 64 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{23~downto~0}~13 0 65 (_architecture (_uni ))))
		(_signal (_internal tank1Angle10s ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal tank1Angle1s ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal spriteon1 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal spriteon1f ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal spriteon2 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal spriteon2f ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal spriteonGrnd ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal spriteonB1 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal spriteonB2 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal spriteonB3 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal spriteonB4 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal spriteonB5 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal clk3 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal rom_pix1 ~STD_LOGIC_VECTOR{10~downto~0}~13 0 69 (_architecture (_uni ))))
		(_signal (_internal rom_pix2 ~STD_LOGIC_VECTOR{10~downto~0}~13 0 69 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal tank1_angle_calc ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 70 (_architecture (_uni ))))
		(_signal (_internal tank2_angle_calc ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 70 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal rom_pix_font ~STD_LOGIC_VECTOR{11~downto~0}~13 0 71 (_architecture (_uni ))))
		(_signal (_internal CFont ~STD_LOGIC_VECTOR{11~downto~0}~13 0 71 (_architecture (_uni ))))
		(_signal (_internal RFont ~STD_LOGIC_VECTOR{11~downto~0}~13 0 71 (_architecture (_uni ))))
		(_signal (_internal tank1ascii10s ~STD_LOGIC_VECTOR{11~downto~0}~13 0 71 (_architecture (_uni ))))
		(_signal (_internal tank1ascii1s ~STD_LOGIC_VECTOR{11~downto~0}~13 0 71 (_architecture (_uni ))))
		(_variable (_internal i ~extSTD.STANDARD.INTEGER 0 227 (_process 39 )))
		(_variable (_internal j ~extSTD.STANDARD.INTEGER 0 227 (_process 39 )))
		(_variable (_internal f ~extSTD.STANDARD.INTEGER 0 227 (_process 39 )))
		(_process
			(line__76(_architecture 0 0 76 (_assignment (_simple)(_target(77)))))
			(line__77(_architecture 1 0 77 (_assignment (_simple)(_target(78)))))
			(line__79(_architecture 2 0 79 (_assignment (_simple)(_target(79))(_sensitivity(23(d_7_4))))))
			(line__80(_architecture 3 0 80 (_assignment (_simple)(_target(80))(_sensitivity(23(d_3_0))))))
			(line__81(_architecture 4 0 81 (_assignment (_simple)(_target(29))(_sensitivity(18)(49)(79)))))
			(line__82(_architecture 5 0 82 (_assignment (_simple)(_target(30))(_sensitivity(18)(49)(79)))))
			(line__83(_architecture 6 0 83 (_assignment (_simple)(_target(76))(_sensitivity(17)(77)))))
			(line__86(_architecture 7 0 86 (_assignment (_simple)(_target(56))(_sensitivity(17)(18)(77)(78)))))
			(line__88(_architecture 8 0 88 (_assignment (_simple)(_target(57))(_sensitivity(17)(18)(77)(78)))))
			(line__96(_architecture 9 0 96 (_assignment (_simple)(_target(48)))))
			(line__98(_architecture 10 0 98 (_assignment (_simple)(_target(49)))))
			(line__99(_architecture 11 0 99 (_assignment (_simple)(_target(50)))))
			(line__103(_architecture 12 0 103 (_process (_simple)(_target(55))(_sensitivity(24)(25))(_read(55)))))
			(line__111(_architecture 13 0 111 (_assignment (_simple)(_alias((clk3)(q(17))))(_simpleassign BUF)(_target(71))(_sensitivity(55(17))))))
			(line__113(_architecture 14 0 113 (_process (_target(45)(46)(74)(75))(_sensitivity(13)(14)(15)(16)(45)(46)(71)(1)(74)(75))(_dssslsensitivity 7))))
			(line__181(_architecture 15 0 181 (_assignment (_simple)(_target(39))(_sensitivity(18)(49)))))
			(line__182(_architecture 16 0 182 (_assignment (_simple)(_target(40))(_sensitivity(18)(50)))))
			(line__183(_architecture 17 0 183 (_assignment (_simple)(_target(41))(_sensitivity(18)(51)))))
			(line__184(_architecture 18 0 184 (_assignment (_simple)(_target(42))(_sensitivity(18)(52)))))
			(line__185(_architecture 19 0 185 (_assignment (_simple)(_target(35))(_sensitivity(17)(45)))))
			(line__186(_architecture 20 0 186 (_assignment (_simple)(_target(36))(_sensitivity(17)(46)))))
			(line__187(_architecture 21 0 187 (_assignment (_simple)(_target(37))(_sensitivity(17)(47)))))
			(line__188(_architecture 22 0 188 (_assignment (_simple)(_target(38))(_sensitivity(17)(48)))))
			(line__191(_architecture 23 0 191 (_assignment (_simple)(_target(58))(_sensitivity(17)(18)(45)(49)))))
			(line__192(_architecture 24 0 192 (_assignment (_simple)(_target(59))(_sensitivity(17)(18)(45)(49)))))
			(line__194(_architecture 25 0 194 (_assignment (_simple)(_target(60))(_sensitivity(17)(18)(46)(50)))))
			(line__195(_architecture 26 0 195 (_assignment (_simple)(_target(61))(_sensitivity(17)(18)(46)(50)))))
			(line__197(_architecture 27 0 197 (_assignment (_simple)(_target(62))(_sensitivity(17)(18)))))
			(line__198(_architecture 28 0 198 (_assignment (_simple)(_target(66))(_sensitivity(3)(17)(18)))))
			(line__199(_architecture 29 0 199 (_assignment (_simple)(_target(67))(_sensitivity(4)(17)(18)))))
			(line__200(_architecture 30 0 200 (_assignment (_simple)(_target(68))(_sensitivity(5)(17)(18)))))
			(line__201(_architecture 31 0 201 (_assignment (_simple)(_target(69))(_sensitivity(6)(17)(18)))))
			(line__202(_architecture 32 0 202 (_assignment (_simple)(_target(70))(_sensitivity(7)(17)(18)))))
			(line__216(_architecture 33 0 216 (_assignment (_simple)(_target(43))(_sensitivity(18)(49)))))
			(line__217(_architecture 34 0 217 (_assignment (_simple)(_target(44))(_sensitivity(18)(50)))))
			(line__219(_architecture 35 0 219 (_assignment (_simple)(_alias((rom1_addr)(rom_addr1(d_5_0))))(_target(27))(_sensitivity(43(d_5_0))))))
			(line__220(_architecture 36 0 220 (_assignment (_simple)(_alias((rom2_addr)(rom_addr2(d_5_0))))(_target(28))(_sensitivity(44(d_5_0))))))
			(line__222(_architecture 37 0 222 (_assignment (_simple)(_target(72))(_sensitivity(17)(45)))))
			(line__223(_architecture 38 0 223 (_assignment (_simple)(_target(73))(_sensitivity(17)(46)))))
			(line__225(_architecture 39 0 225 (_process (_simple)(_target(32)(33)(34)(63)(64)(65))(_sensitivity(0)(19)(20)(21)(22)(58)(59)(60)(61)(62)(66)(67)(68)(69)(70)(72)(73))(_monitor)(_read(31)(56)(57)(63)(64)(65)(76)))))
			(line__320(_architecture 40 0 320 (_process (_simple)(_target(8)(9))(_sensitivity(74)(75)))))
			(line__344(_architecture 41 0 344 (_assignment (_simple)(_alias((tank1_angle)(tank1_angle_calc)))(_target(10))(_sensitivity(74)))))
			(line__345(_architecture 42 0 345 (_assignment (_simple)(_alias((tank2_angle)(tank2_angle_calc)))(_target(11))(_sensitivity(75)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686019 2 )
		(33686018 )
		(131586 )
		(50529026 33686019 770 )
		(50463490 50529027 771 )
		(33686018 33686018 33686018 33686018 33686018 33686018 )
		(514 )
		(197379 )
		(131843 )
		(771 )
		(515 )
		(197122 )
		(197378 )
	)
	(_model . vga_bsprite2a 43 -1
	)
)
I 000054 55 19080         1398292190838 vga_bsprite2a
(_unit VHDL (vga_bsprite2a 0 4 (vga_bsprite2a 0 45 ))
	(_version vb4)
	(_time 1398292190839 2014.04.23 18:29:50)
	(_source (\./../src/vga_bsprite2a.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code f3f2a3a3f7a4a6e6a5f4f4fde0a8a2f4f1f5faf4f7f5f6)
	(_entity
		(_time 1398291149058)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal tank1Turn ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal tank2Turn ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill1 ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill2 ~STD_LOGIC_VECTOR{7~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill3 ~STD_LOGIC_VECTOR{7~downto~0}~124 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill4 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill5 ~STD_LOGIC_VECTOR{7~downto~0}~128 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal tank1Angle ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1210 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal tank2Angle ~STD_LOGIC_VECTOR{1~downto~0}~1210 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1212 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal tank1_angle ~STD_LOGIC_VECTOR{7~downto~0}~1212 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1214 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal tank2_angle ~STD_LOGIC_VECTOR{7~downto~0}~1214 0 16 (_entity (_out ))))
		(_port (_internal aBTN ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal upBTN ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal downBTN ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal rightBTN ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
		(_port (_internal leftBTN ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~12 0 22 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1216 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~1216 0 23 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~31}~12 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 31))))))
		(_port (_internal M1 ~STD_LOGIC_VECTOR{0~to~31}~12 0 24 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~31}~1218 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 31))))))
		(_port (_internal M1a ~STD_LOGIC_VECTOR{0~to~31}~1218 0 25 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal M2 ~STD_LOGIC_VECTOR{31~downto~0}~12 0 26 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1220 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal M2a ~STD_LOGIC_VECTOR{31~downto~0}~1220 0 27 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1222 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal sw ~STD_LOGIC_VECTOR{7~downto~0}~1222 0 28 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal rom1_addr ~STD_LOGIC_VECTOR{5~downto~0}~12 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1224 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal rom2_addr ~STD_LOGIC_VECTOR{5~downto~0}~1224 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_port (_internal tank1rom10s ~STD_LOGIC_VECTOR{11~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~1226 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_port (_internal tank1rom1s ~STD_LOGIC_VECTOR{11~downto~0}~1226 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~7}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 7))))))
		(_port (_internal fontM ~STD_LOGIC_VECTOR{0~to~7}~12 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~12 0 38 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1228 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~1228 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1230 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~1230 0 40 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal hbp ~STD_LOGIC_VECTOR{9~downto~0}~13 0 46 (_architecture (_string \"0010010000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal vbp ~STD_LOGIC_VECTOR{9~downto~0}~132 0 48 (_architecture (_string \"0000011111"\))))
		(_constant (_internal w ~extSTD.STANDARD.INTEGER 0 50 (_architecture ((i 4)))))
		(_constant (_internal h ~extSTD.STANDARD.INTEGER 0 51 (_architecture ((i 10)))))
		(_constant (_internal tw ~extSTD.STANDARD.INTEGER 0 52 (_architecture ((i 32)))))
		(_constant (_internal th ~extSTD.STANDARD.INTEGER 0 53 (_architecture ((i 29)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal zero ~STD_LOGIC_VECTOR{7~downto~0}~13 0 54 (_architecture (_string \"00000000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal thirty ~STD_LOGIC_VECTOR{7~downto~0}~134 0 55 (_architecture (_string \"00011110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal sixty ~STD_LOGIC_VECTOR{7~downto~0}~136 0 56 (_architecture (_string \"00111100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal ninety ~STD_LOGIC_VECTOR{7~downto~0}~138 0 57 (_architecture (_string \"01011010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal xpix1 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_architecture (_uni ))))
		(_signal (_internal xpix2 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_architecture (_uni ))))
		(_signal (_internal xpix3 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_architecture (_uni ))))
		(_signal (_internal xpix4 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_architecture (_uni ))))
		(_signal (_internal ypix1 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_architecture (_uni ))))
		(_signal (_internal ypix2 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_architecture (_uni ))))
		(_signal (_internal ypix3 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_architecture (_uni ))))
		(_signal (_internal ypix4 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal rom_addr1 ~STD_LOGIC_VECTOR{16~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal rom_addr2 ~STD_LOGIC_VECTOR{16~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal C1 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 61 (_architecture (_uni (_string \"0001010100"\)))))
		(_signal (_internal C2 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 62 (_architecture (_uni (_string \"0111110100"\)))))
		(_signal (_internal C3 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 63 (_architecture (_uni ))))
		(_signal (_internal C4 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 63 (_architecture (_uni ))))
		(_signal (_internal R1 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 63 (_architecture (_uni ))))
		(_signal (_internal R2 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 63 (_architecture (_uni ))))
		(_signal (_internal R3 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 63 (_architecture (_uni ))))
		(_signal (_internal R4 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 63 (_architecture (_uni ))))
		(_signal (_internal C1a ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 64 (_architecture (_uni ))))
		(_signal (_internal C2a ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 64 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{23~downto~0}~13 0 65 (_architecture (_uni ))))
		(_signal (_internal tank1Angle10s ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal tank1Angle1s ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal spriteon1 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal spriteon1f ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal spriteon2 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal spriteon2f ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal spriteonGrnd ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal spriteonB1 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal spriteonB2 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal spriteonB3 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal spriteonB4 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal spriteonB5 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal clk3 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal rom_pix1 ~STD_LOGIC_VECTOR{10~downto~0}~13 0 69 (_architecture (_uni ))))
		(_signal (_internal rom_pix2 ~STD_LOGIC_VECTOR{10~downto~0}~13 0 69 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal tank1_angle_calc ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 70 (_architecture (_uni ))))
		(_signal (_internal tank2_angle_calc ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 70 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal rom_pix_font ~STD_LOGIC_VECTOR{11~downto~0}~13 0 71 (_architecture (_uni ))))
		(_signal (_internal CFont ~STD_LOGIC_VECTOR{11~downto~0}~13 0 71 (_architecture (_uni ))))
		(_signal (_internal RFont ~STD_LOGIC_VECTOR{11~downto~0}~13 0 71 (_architecture (_uni ))))
		(_signal (_internal tank1ascii10s ~STD_LOGIC_VECTOR{11~downto~0}~13 0 71 (_architecture (_uni ))))
		(_signal (_internal tank1ascii1s ~STD_LOGIC_VECTOR{11~downto~0}~13 0 71 (_architecture (_uni ))))
		(_variable (_internal i ~extSTD.STANDARD.INTEGER 0 227 (_process 39 )))
		(_variable (_internal j ~extSTD.STANDARD.INTEGER 0 227 (_process 39 )))
		(_variable (_internal f ~extSTD.STANDARD.INTEGER 0 227 (_process 39 )))
		(_process
			(line__76(_architecture 0 0 76 (_assignment (_simple)(_target(77)))))
			(line__77(_architecture 1 0 77 (_assignment (_simple)(_target(78)))))
			(line__79(_architecture 2 0 79 (_assignment (_simple)(_target(79))(_sensitivity(23(d_7_4))))))
			(line__80(_architecture 3 0 80 (_assignment (_simple)(_target(80))(_sensitivity(23(d_3_0))))))
			(line__81(_architecture 4 0 81 (_assignment (_simple)(_target(29))(_sensitivity(18)(49)(79)))))
			(line__82(_architecture 5 0 82 (_assignment (_simple)(_target(30))(_sensitivity(18)(49)(79)))))
			(line__83(_architecture 6 0 83 (_assignment (_simple)(_target(76))(_sensitivity(17)(77)))))
			(line__86(_architecture 7 0 86 (_assignment (_simple)(_target(56))(_sensitivity(17)(18)(77)(78)))))
			(line__88(_architecture 8 0 88 (_assignment (_simple)(_target(57))(_sensitivity(17)(18)(77)(78)))))
			(line__96(_architecture 9 0 96 (_assignment (_simple)(_target(48)))))
			(line__98(_architecture 10 0 98 (_assignment (_simple)(_target(49)))))
			(line__99(_architecture 11 0 99 (_assignment (_simple)(_target(50)))))
			(line__103(_architecture 12 0 103 (_process (_simple)(_target(55))(_sensitivity(24)(25))(_read(55)))))
			(line__111(_architecture 13 0 111 (_assignment (_simple)(_alias((clk3)(q(17))))(_simpleassign BUF)(_target(71))(_sensitivity(55(17))))))
			(line__113(_architecture 14 0 113 (_process (_target(45)(46)(74)(75))(_sensitivity(13)(14)(15)(16)(45)(46)(71)(1)(74)(75))(_dssslsensitivity 7))))
			(line__181(_architecture 15 0 181 (_assignment (_simple)(_target(39))(_sensitivity(18)(49)))))
			(line__182(_architecture 16 0 182 (_assignment (_simple)(_target(40))(_sensitivity(18)(50)))))
			(line__183(_architecture 17 0 183 (_assignment (_simple)(_target(41))(_sensitivity(18)(51)))))
			(line__184(_architecture 18 0 184 (_assignment (_simple)(_target(42))(_sensitivity(18)(52)))))
			(line__185(_architecture 19 0 185 (_assignment (_simple)(_target(35))(_sensitivity(17)(45)))))
			(line__186(_architecture 20 0 186 (_assignment (_simple)(_target(36))(_sensitivity(17)(46)))))
			(line__187(_architecture 21 0 187 (_assignment (_simple)(_target(37))(_sensitivity(17)(47)))))
			(line__188(_architecture 22 0 188 (_assignment (_simple)(_target(38))(_sensitivity(17)(48)))))
			(line__191(_architecture 23 0 191 (_assignment (_simple)(_target(58))(_sensitivity(17)(18)(45)(49)))))
			(line__192(_architecture 24 0 192 (_assignment (_simple)(_target(59))(_sensitivity(17)(18)(45)(49)))))
			(line__194(_architecture 25 0 194 (_assignment (_simple)(_target(60))(_sensitivity(17)(18)(46)(50)))))
			(line__195(_architecture 26 0 195 (_assignment (_simple)(_target(61))(_sensitivity(17)(18)(46)(50)))))
			(line__197(_architecture 27 0 197 (_assignment (_simple)(_target(62))(_sensitivity(17)(18)))))
			(line__198(_architecture 28 0 198 (_assignment (_simple)(_target(66))(_sensitivity(3)(17)(18)))))
			(line__199(_architecture 29 0 199 (_assignment (_simple)(_target(67))(_sensitivity(4)(17)(18)))))
			(line__200(_architecture 30 0 200 (_assignment (_simple)(_target(68))(_sensitivity(5)(17)(18)))))
			(line__201(_architecture 31 0 201 (_assignment (_simple)(_target(69))(_sensitivity(6)(17)(18)))))
			(line__202(_architecture 32 0 202 (_assignment (_simple)(_target(70))(_sensitivity(7)(17)(18)))))
			(line__216(_architecture 33 0 216 (_assignment (_simple)(_target(43))(_sensitivity(18)(49)))))
			(line__217(_architecture 34 0 217 (_assignment (_simple)(_target(44))(_sensitivity(18)(50)))))
			(line__219(_architecture 35 0 219 (_assignment (_simple)(_alias((rom1_addr)(rom_addr1(d_5_0))))(_target(27))(_sensitivity(43(d_5_0))))))
			(line__220(_architecture 36 0 220 (_assignment (_simple)(_alias((rom2_addr)(rom_addr2(d_5_0))))(_target(28))(_sensitivity(44(d_5_0))))))
			(line__222(_architecture 37 0 222 (_assignment (_simple)(_target(72))(_sensitivity(17)(45)))))
			(line__223(_architecture 38 0 223 (_assignment (_simple)(_target(73))(_sensitivity(17)(46)))))
			(line__225(_architecture 39 0 225 (_process (_simple)(_target(32)(33)(34)(63)(64)(65))(_sensitivity(0)(19)(20)(21)(22)(58)(59)(60)(61)(62)(66)(67)(68)(69)(70)(72)(73))(_monitor)(_read(31)(56)(57)(63)(64)(65)(76)))))
			(line__320(_architecture 40 0 320 (_process (_simple)(_target(8)(9))(_sensitivity(74)(75)))))
			(line__344(_architecture 41 0 344 (_assignment (_simple)(_alias((tank1_angle)(tank1_angle_calc)))(_target(10))(_sensitivity(74)))))
			(line__345(_architecture 42 0 345 (_assignment (_simple)(_alias((tank2_angle)(tank2_angle_calc)))(_target(11))(_sensitivity(75)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686019 2 )
		(33686018 )
		(131586 )
		(50529026 33686019 770 )
		(50463490 50529027 771 )
		(33686018 33686018 33686018 33686018 33686018 33686018 )
		(514 )
		(197379 )
		(131843 )
		(771 )
		(515 )
		(197122 )
		(197378 )
	)
	(_model . vga_bsprite2a 43 -1
	)
)
I 000058 55 18336         1398292192914 vga_bsprite2a_top
(_unit VHDL (vga_bsprite2a_top 0 5 (vga_bsprite2a_top 0 35 ))
	(_version vb4)
	(_time 1398292192915 2014.04.23 18:29:52)
	(_source (\./../src/vga_bsprite2a_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0e0e00085c595b1b58090e5a1d555f090c0807090a080b)
	(_entity
		(_time 1398008218323)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation U1 0 66 (_entity . clkdiv)
		(_port
			((mclk)(mclk))
			((clr)(clr))
			((clk25)(clk25))
			((clk190)(clk190))
		)
	)
	(_instantiation U2 0 74 (_entity . vga_640x480)
		(_port
			((clk)(clk25))
			((clr)(clr))
			((hsync)(hsync))
			((vsync)(vsync))
			((hc)(hc))
			((vc)(vc))
			((vidon)(vidon))
		)
	)
	(_instantiation U3 0 85 (_entity . vga_bsprite2a)
		(_port
			((vidon)(vidon))
			((tank1Turn)(sig_tank1))
			((tank2Turn)(sig_tank2))
			((hill1)(sig_hill1))
			((hill2)(sig_hill2))
			((hill3)(sig_hill3))
			((hill4)(sig_hill4))
			((hill5)(sig_hill5))
			((tank1Angle)(sig_tank1Angle))
			((tank2Angle)(sig_tank2Angle))
			((tank1_angle)(sig_tank1_angle_calc))
			((tank2_angle)(sig_tank2_angle_calc))
			((aBTN)(sig_gameA))
			((upBTN)(sig_gameUp))
			((downBTN)(sig_gameDown))
			((rightBTN)(sig_gameRight))
			((leftBTN)(sig_gameLeft))
			((hc)(hc))
			((vc)(vc))
			((M1)(M1))
			((M1a)(M1a))
			((M2)(M2))
			((M2a)(M2a))
			((sw)(sw))
			((clk)(mclk))
			((clr)(clr))
			((btn)(btns))
			((rom1_addr)(rom1_addr))
			((rom2_addr)(rom2_addr))
			((tank1rom10s)(sig_tank1rom10s))
			((tank1rom1s)(sig_tank1rom1s))
			((fontM)(sig_fontM))
			((red)(sig_gameRed))
			((green)(sig_gameGreen))
			((blue)(sig_gameBlue))
		)
	)
	(_instantiation U4 0 124 (_entity . tank_sprite)
		(_port
			((angle)(sig_tank1Angle))
			((addr)(rom1_addr))
			((M)(M1))
		)
	)
	(_instantiation U4fill 0 131 (_entity . tank_sprite2)
		(_port
			((angle)(sig_tank1Angle))
			((addr)(rom1_addr))
			((M)(M1a))
		)
	)
	(_instantiation U5 0 138 (_entity . tank_sprite)
		(_port
			((angle)(sig_tank2Angle))
			((addr)(rom2_addr))
			((M)(M2))
		)
	)
	(_instantiation U5fill 0 146 (_entity . tank_sprite2)
		(_port
			((angle)(sig_tank2Angle))
			((addr)(rom2_addr))
			((M)(M2a))
		)
	)
	(_instantiation who 0 153 (_entity . whosTurn)
		(_port
			((clr)(clr))
			((clk)(clk25))
			((a)(sig_gameA))
			((start)(sig_gameStart))
			((tank1)(sig_tank1))
			((tank2)(sig_tank2))
		)
	)
	(_instantiation nes 0 163 (_entity . nes_driver)
		(_port
			((clr)(clr))
			((clk25)(clk25))
			((nes_data)(ja1))
			((nes_clk)(ja3))
			((latch)(ja2))
			((nesBtns)(sig_nesBtns))
		)
	)
	(_instantiation x7 0 174 (_entity . x7segb)
		(_port
			((x(d_15_8))(sig_tank1_angle_calc))
			((x(d_7_0))(sig_tank2_angle_calc))
			((clk)(mclk))
			((clr)(clr))
			((a_to_g)(a_to_g))
			((an)(an))
			((dp)(dp))
		)
	)
	(_instantiation buttons 0 185 (_entity . buttonMux)
		(_port
			((screenSel)(sig_screenSel))
			((a)(sig_a))
			((b)(sig_b))
			((start)(sig_start))
			((sel)(sig_sel))
			((up)(sig_up))
			((down)(sig_down))
			((right)(sig_right))
			((left)(sig_left))
			((gameA)(sig_gameA))
			((gameB)(sig_gameB))
			((gameStart)(sig_gameStart))
			((gameSel)(sig_gameSel))
			((gameUp)(sig_gameUp))
			((gameDown)(sig_gameDown))
			((gameRight)(sig_gameRight))
			((gameLeft)(sig_gameLeft))
		)
	)
	(_instantiation selector 0 206 (_entity . screenSelector)
		(_port
			((screenSel)(sig_screenSel))
			((titleRed)(sig_titleRed))
			((titleGreen)(sig_titleGreen))
			((titleBlue)(sig_titleBlue))
			((gameRed)(sig_gameRed))
			((gameBlue)(sig_gameBlue))
			((gameGreen)(sig_gameGreen))
			((red)(red))
			((green)(green))
			((blue)(blue))
		)
	)
	(_instantiation screenstate 0 220 (_entity . screenState)
		(_port
			((start)(sig_start))
			((sel)(sig_sel))
			((up)(sig_up))
			((down)(sig_down))
			((left)(sig_left))
			((right)(sig_right))
			((b)(sig_b))
			((a)(sig_a))
			((clr)(clr))
			((clk)(mclk))
			((screenSel)(sig_screenSel))
			((current_state)(sig_current_state))
			((hill1)(sig_hill1))
			((hill2)(sig_hill2))
			((hill3)(sig_hill3))
			((hill4)(sig_hill4))
			((hill5)(sig_hill5))
		)
	)
	(_instantiation title 0 241 (_entity . titleScreen)
		(_port
			((vidon)(vidon))
			((hc)(hc))
			((vc)(vc))
			((MTitle)(sig_MTitle))
			((romTitle_addr14)(sig_romTitle_addr14))
			((red)(sig_titleRed))
			((green)(sig_titleGreen))
			((blue)(sig_titleBlue))
		)
	)
	(_instantiation t 0 253 (_entity . titleImage)
		(_port
			((clka)(clk25))
			((addra)(sig_romTitle_addr14))
			((douta)(sig_MTitle))
		)
	)
	(_instantiation bounce 0 260 (_entity . debounce)
		(_port
			((inp)(sig_nesBtns))
			((cclk)(clk190))
			((clr)(clr))
			((outp(7))(sig_left))
			((outp(6))(sig_down))
			((outp(5))(sig_up))
			((outp(4))(sig_right))
			((outp(3))(sig_sel))
			((outp(2))(sig_start))
			((outp(1))(sig_b))
			((outp(0))(sig_a))
		)
	)
	(_instantiation tank1font10s 0 276 (_entity . fonts)
		(_port
			((addr)(sig_tank1rom10s))
			((clk)(clk25))
			((dout)(sig_fontM))
		)
	)
	(_instantiation tank1font1s 0 283 (_entity . fonts)
		(_port
			((addr)(sig_tank1rom1s))
			((clk)(clk25))
			((dout)(sig_fontM))
		)
	)
	(_object
		(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal aBTN ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal upBTN ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal downBTN ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal rightBTN ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal leftBTN ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal ja1 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal ja2 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_port (_internal ja3 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal sw ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill1 ~STD_LOGIC_VECTOR{7~downto~0}~122 0 18 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill2 ~STD_LOGIC_VECTOR{7~downto~0}~124 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill3 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 20 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill4 ~STD_LOGIC_VECTOR{7~downto~0}~128 0 21 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill5 ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 22 (_entity (_in ))))
		(_port (_internal hsync ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
		(_port (_internal vsync ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~12 0 25 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1212 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~1212 0 26 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~12 0 27 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal a_to_g ~STD_LOGIC_VECTOR{6~downto~0}~12 0 28 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1214 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal an ~STD_LOGIC_VECTOR{3~downto~0}~1214 0 29 (_entity (_out ))))
		(_port (_internal dp ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1216 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ld ~STD_LOGIC_VECTOR{7~downto~0}~1216 0 31 (_entity (_out ))))
		(_signal (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal clk25 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal clk190 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_a ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_b ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_start ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_sel ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_right ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_left ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_up ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_down ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_tank1 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_tank2 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_gameA ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameB ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameStart ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameSel ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameUp ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameDown ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameLeft ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameRight ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_screenSel ~extieee.std_logic_1164.STD_LOGIC 0 41 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal sig_gameRed ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal sig_gameGreen ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal sig_titleRed ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal sig_titleGreen ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal sig_gameBlue ~STD_LOGIC_VECTOR{1~downto~0}~13 0 43 (_architecture (_uni ))))
		(_signal (_internal sig_titleBlue ~STD_LOGIC_VECTOR{1~downto~0}~13 0 43 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal sig_hill1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal sig_hill2 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal sig_hill3 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal sig_hill4 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal sig_hill5 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~13 0 45 (_architecture (_uni ))))
		(_signal (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~13 0 45 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~31}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 31))))))
		(_signal (_internal M1 ~STD_LOGIC_VECTOR{0~to~31}~13 0 46 (_architecture (_uni ))))
		(_signal (_internal M1a ~STD_LOGIC_VECTOR{0~to~31}~13 0 46 (_architecture (_uni ))))
		(_signal (_internal sig_init_M ~STD_LOGIC_VECTOR{0~to~31}~13 0 46 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~7}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 7))))))
		(_signal (_internal sig_fontM ~STD_LOGIC_VECTOR{0~to~7}~13 0 47 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal sig_tank1rom10s ~STD_LOGIC_VECTOR{11~downto~0}~13 0 48 (_architecture (_uni ))))
		(_signal (_internal sig_tank1rom1s ~STD_LOGIC_VECTOR{11~downto~0}~13 0 48 (_architecture (_uni ))))
		(_signal (_internal angle1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 49 (_architecture (_uni ))))
		(_signal (_internal angle2 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 49 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal M2 ~STD_LOGIC_VECTOR{31~downto~0}~13 0 50 (_architecture (_uni ))))
		(_signal (_internal M2a ~STD_LOGIC_VECTOR{31~downto~0}~13 0 50 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal btns ~STD_LOGIC_VECTOR{3~downto~0}~13 0 51 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal sig_x ~STD_LOGIC_VECTOR{15~downto~0}~13 0 52 (_architecture (_uni ))))
		(_signal (_internal sig_tank1Angle ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53 (_architecture (_uni ))))
		(_signal (_internal sig_tank2Angle ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53 (_architecture (_uni ))))
		(_signal (_internal sig_tank1_angle_calc ~STD_LOGIC_VECTOR{7~downto~0}~13 0 54 (_architecture (_uni ))))
		(_signal (_internal sig_tank2_angle_calc ~STD_LOGIC_VECTOR{7~downto~0}~13 0 54 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal rom1_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 55 (_architecture (_uni ))))
		(_signal (_internal rom2_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 55 (_architecture (_uni ))))
		(_signal (_internal rom3_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 55 (_architecture (_uni ))))
		(_signal (_internal rom4_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 55 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal rom1_addr ~STD_LOGIC_VECTOR{5~downto~0}~13 0 56 (_architecture (_uni ))))
		(_signal (_internal rom2_addr ~STD_LOGIC_VECTOR{5~downto~0}~13 0 56 (_architecture (_uni ))))
		(_signal (_internal sig_init_addr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 57 (_architecture (_uni ))))
		(_signal (_internal sig_current_state ~STD_LOGIC_VECTOR{7~downto~0}~13 0 58 (_architecture (_uni ))))
		(_signal (_internal sig_nesBtns ~STD_LOGIC_VECTOR{7~downto~0}~13 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{14~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 14)(i 0))))))
		(_signal (_internal sig_romTitle_addr14 ~STD_LOGIC_VECTOR{14~downto~0}~13 0 59 (_architecture (_uni ))))
		(_signal (_internal sig_MTitle ~STD_LOGIC_VECTOR{7~downto~0}~13 0 60 (_architecture (_uni ))))
		(_process
			(line__64(_architecture 0 0 64 (_assignment (_simple)(_alias((clr)(btn(3))))(_simpleassign BUF)(_target(25))(_sensitivity(9(3))))))
			(line__291(_architecture 1 0 291 (_assignment (_simple)(_alias((btns)(btn)))(_target(71))(_sensitivity(9)))))
			(line__292(_architecture 2 0 292 (_assignment (_simple)(_alias((ld(0))(sig_a)))(_target(24(0)))(_sensitivity(29)))))
			(line__293(_architecture 3 0 293 (_assignment (_simple)(_alias((ld(1))(sig_b)))(_target(24(1)))(_sensitivity(30)))))
			(line__294(_architecture 4 0 294 (_assignment (_simple)(_alias((ld(2))(sig_start)))(_target(24(2)))(_sensitivity(31)))))
			(line__295(_architecture 5 0 295 (_assignment (_simple)(_alias((ld(3))(sig_sel)))(_target(24(3)))(_sensitivity(32)))))
			(line__296(_architecture 6 0 296 (_assignment (_simple)(_alias((ld(4))(sig_right)))(_target(24(4)))(_sensitivity(33)))))
			(line__297(_architecture 7 0 297 (_assignment (_simple)(_alias((ld(5))(sig_up)))(_target(24(5)))(_sensitivity(35)))))
			(line__298(_architecture 8 0 298 (_assignment (_simple)(_alias((ld(6))(sig_down)))(_target(24(6)))(_sensitivity(36)))))
			(line__299(_architecture 9 0 299 (_assignment (_simple)(_alias((ld(7))(sig_left)))(_target(24(7)))(_sensitivity(34)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . vga_bsprite2a_top 10 -1
	)
)
I 000054 55 19080         1398292588220 vga_bsprite2a
(_unit VHDL (vga_bsprite2a 0 4 (vga_bsprite2a 0 45 ))
	(_version vb4)
	(_time 1398292588221 2014.04.23 18:36:28)
	(_source (\./../src/vga_bsprite2a.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 39363f3c376e6c2c6f3e3e372a62683e3b3f303e3d3f3c)
	(_entity
		(_time 1398291149058)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal tank1Turn ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal tank2Turn ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill1 ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill2 ~STD_LOGIC_VECTOR{7~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill3 ~STD_LOGIC_VECTOR{7~downto~0}~124 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill4 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill5 ~STD_LOGIC_VECTOR{7~downto~0}~128 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal tank1Angle ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1210 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal tank2Angle ~STD_LOGIC_VECTOR{1~downto~0}~1210 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1212 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal tank1_angle ~STD_LOGIC_VECTOR{7~downto~0}~1212 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1214 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal tank2_angle ~STD_LOGIC_VECTOR{7~downto~0}~1214 0 16 (_entity (_out ))))
		(_port (_internal aBTN ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal upBTN ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal downBTN ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal rightBTN ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
		(_port (_internal leftBTN ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~12 0 22 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1216 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~1216 0 23 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~31}~12 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 31))))))
		(_port (_internal M1 ~STD_LOGIC_VECTOR{0~to~31}~12 0 24 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~31}~1218 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 31))))))
		(_port (_internal M1a ~STD_LOGIC_VECTOR{0~to~31}~1218 0 25 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal M2 ~STD_LOGIC_VECTOR{31~downto~0}~12 0 26 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1220 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal M2a ~STD_LOGIC_VECTOR{31~downto~0}~1220 0 27 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1222 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal sw ~STD_LOGIC_VECTOR{7~downto~0}~1222 0 28 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal rom1_addr ~STD_LOGIC_VECTOR{5~downto~0}~12 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1224 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal rom2_addr ~STD_LOGIC_VECTOR{5~downto~0}~1224 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_port (_internal tank1rom10s ~STD_LOGIC_VECTOR{11~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~1226 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_port (_internal tank1rom1s ~STD_LOGIC_VECTOR{11~downto~0}~1226 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~7}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 7))))))
		(_port (_internal fontM ~STD_LOGIC_VECTOR{0~to~7}~12 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~12 0 38 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1228 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~1228 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1230 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~1230 0 40 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal hbp ~STD_LOGIC_VECTOR{9~downto~0}~13 0 46 (_architecture (_string \"0010010000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal vbp ~STD_LOGIC_VECTOR{9~downto~0}~132 0 48 (_architecture (_string \"0000011111"\))))
		(_constant (_internal w ~extSTD.STANDARD.INTEGER 0 50 (_architecture ((i 4)))))
		(_constant (_internal h ~extSTD.STANDARD.INTEGER 0 51 (_architecture ((i 10)))))
		(_constant (_internal tw ~extSTD.STANDARD.INTEGER 0 52 (_architecture ((i 32)))))
		(_constant (_internal th ~extSTD.STANDARD.INTEGER 0 53 (_architecture ((i 29)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal zero ~STD_LOGIC_VECTOR{7~downto~0}~13 0 54 (_architecture (_string \"00000000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal thirty ~STD_LOGIC_VECTOR{7~downto~0}~134 0 55 (_architecture (_string \"00011110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal sixty ~STD_LOGIC_VECTOR{7~downto~0}~136 0 56 (_architecture (_string \"00111100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal ninety ~STD_LOGIC_VECTOR{7~downto~0}~138 0 57 (_architecture (_string \"01011010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal xpix1 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_architecture (_uni ))))
		(_signal (_internal xpix2 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_architecture (_uni ))))
		(_signal (_internal xpix3 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_architecture (_uni ))))
		(_signal (_internal xpix4 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_architecture (_uni ))))
		(_signal (_internal ypix1 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_architecture (_uni ))))
		(_signal (_internal ypix2 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_architecture (_uni ))))
		(_signal (_internal ypix3 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_architecture (_uni ))))
		(_signal (_internal ypix4 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal rom_addr1 ~STD_LOGIC_VECTOR{16~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal rom_addr2 ~STD_LOGIC_VECTOR{16~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal C1 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 61 (_architecture (_uni (_string \"0001010100"\)))))
		(_signal (_internal C2 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 62 (_architecture (_uni (_string \"0111110100"\)))))
		(_signal (_internal C3 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 63 (_architecture (_uni ))))
		(_signal (_internal C4 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 63 (_architecture (_uni ))))
		(_signal (_internal R1 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 63 (_architecture (_uni ))))
		(_signal (_internal R2 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 63 (_architecture (_uni ))))
		(_signal (_internal R3 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 63 (_architecture (_uni ))))
		(_signal (_internal R4 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 63 (_architecture (_uni ))))
		(_signal (_internal C1a ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 64 (_architecture (_uni ))))
		(_signal (_internal C2a ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 64 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{23~downto~0}~13 0 65 (_architecture (_uni ))))
		(_signal (_internal tank1Angle10s ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal tank1Angle1s ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal spriteon1 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal spriteon1f ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal spriteon2 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal spriteon2f ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal spriteonGrnd ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal spriteonB1 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal spriteonB2 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal spriteonB3 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal spriteonB4 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal spriteonB5 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal clk3 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal rom_pix1 ~STD_LOGIC_VECTOR{10~downto~0}~13 0 69 (_architecture (_uni ))))
		(_signal (_internal rom_pix2 ~STD_LOGIC_VECTOR{10~downto~0}~13 0 69 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal tank1_angle_calc ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 70 (_architecture (_uni ))))
		(_signal (_internal tank2_angle_calc ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 70 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal rom_pix_font ~STD_LOGIC_VECTOR{11~downto~0}~13 0 71 (_architecture (_uni ))))
		(_signal (_internal CFont ~STD_LOGIC_VECTOR{11~downto~0}~13 0 71 (_architecture (_uni ))))
		(_signal (_internal RFont ~STD_LOGIC_VECTOR{11~downto~0}~13 0 71 (_architecture (_uni ))))
		(_signal (_internal tank1ascii10s ~STD_LOGIC_VECTOR{11~downto~0}~13 0 71 (_architecture (_uni ))))
		(_signal (_internal tank1ascii1s ~STD_LOGIC_VECTOR{11~downto~0}~13 0 71 (_architecture (_uni ))))
		(_variable (_internal i ~extSTD.STANDARD.INTEGER 0 227 (_process 39 )))
		(_variable (_internal j ~extSTD.STANDARD.INTEGER 0 227 (_process 39 )))
		(_variable (_internal f ~extSTD.STANDARD.INTEGER 0 227 (_process 39 )))
		(_process
			(line__76(_architecture 0 0 76 (_assignment (_simple)(_target(77)))))
			(line__77(_architecture 1 0 77 (_assignment (_simple)(_target(78)))))
			(line__79(_architecture 2 0 79 (_assignment (_simple)(_target(79))(_sensitivity(23(d_7_4))))))
			(line__80(_architecture 3 0 80 (_assignment (_simple)(_target(80))(_sensitivity(23(d_3_0))))))
			(line__81(_architecture 4 0 81 (_assignment (_simple)(_target(29))(_sensitivity(18)(49)(79)))))
			(line__82(_architecture 5 0 82 (_assignment (_simple)(_target(30))(_sensitivity(18)(49)(79)))))
			(line__83(_architecture 6 0 83 (_assignment (_simple)(_target(76))(_sensitivity(17)(77)))))
			(line__86(_architecture 7 0 86 (_assignment (_simple)(_target(56))(_sensitivity(17)(18)(77)(78)))))
			(line__88(_architecture 8 0 88 (_assignment (_simple)(_target(57))(_sensitivity(17)(18)(77)(78)))))
			(line__96(_architecture 9 0 96 (_assignment (_simple)(_target(48)))))
			(line__98(_architecture 10 0 98 (_assignment (_simple)(_target(49)))))
			(line__99(_architecture 11 0 99 (_assignment (_simple)(_target(50)))))
			(line__103(_architecture 12 0 103 (_process (_simple)(_target(55))(_sensitivity(24)(25))(_read(55)))))
			(line__111(_architecture 13 0 111 (_assignment (_simple)(_alias((clk3)(q(17))))(_simpleassign BUF)(_target(71))(_sensitivity(55(17))))))
			(line__113(_architecture 14 0 113 (_process (_target(45)(46)(74)(75))(_sensitivity(13)(14)(15)(16)(45)(46)(71)(1)(74)(75))(_dssslsensitivity 7))))
			(line__181(_architecture 15 0 181 (_assignment (_simple)(_target(39))(_sensitivity(18)(49)))))
			(line__182(_architecture 16 0 182 (_assignment (_simple)(_target(40))(_sensitivity(18)(50)))))
			(line__183(_architecture 17 0 183 (_assignment (_simple)(_target(41))(_sensitivity(18)(51)))))
			(line__184(_architecture 18 0 184 (_assignment (_simple)(_target(42))(_sensitivity(18)(52)))))
			(line__185(_architecture 19 0 185 (_assignment (_simple)(_target(35))(_sensitivity(17)(45)))))
			(line__186(_architecture 20 0 186 (_assignment (_simple)(_target(36))(_sensitivity(17)(46)))))
			(line__187(_architecture 21 0 187 (_assignment (_simple)(_target(37))(_sensitivity(17)(47)))))
			(line__188(_architecture 22 0 188 (_assignment (_simple)(_target(38))(_sensitivity(17)(48)))))
			(line__191(_architecture 23 0 191 (_assignment (_simple)(_target(58))(_sensitivity(17)(18)(45)(49)))))
			(line__192(_architecture 24 0 192 (_assignment (_simple)(_target(59))(_sensitivity(17)(18)(45)(49)))))
			(line__194(_architecture 25 0 194 (_assignment (_simple)(_target(60))(_sensitivity(17)(18)(46)(50)))))
			(line__195(_architecture 26 0 195 (_assignment (_simple)(_target(61))(_sensitivity(17)(18)(46)(50)))))
			(line__197(_architecture 27 0 197 (_assignment (_simple)(_target(62))(_sensitivity(17)(18)))))
			(line__198(_architecture 28 0 198 (_assignment (_simple)(_target(66))(_sensitivity(3)(17)(18)))))
			(line__199(_architecture 29 0 199 (_assignment (_simple)(_target(67))(_sensitivity(4)(17)(18)))))
			(line__200(_architecture 30 0 200 (_assignment (_simple)(_target(68))(_sensitivity(5)(17)(18)))))
			(line__201(_architecture 31 0 201 (_assignment (_simple)(_target(69))(_sensitivity(6)(17)(18)))))
			(line__202(_architecture 32 0 202 (_assignment (_simple)(_target(70))(_sensitivity(7)(17)(18)))))
			(line__216(_architecture 33 0 216 (_assignment (_simple)(_target(43))(_sensitivity(18)(49)))))
			(line__217(_architecture 34 0 217 (_assignment (_simple)(_target(44))(_sensitivity(18)(50)))))
			(line__219(_architecture 35 0 219 (_assignment (_simple)(_alias((rom1_addr)(rom_addr1(d_5_0))))(_target(27))(_sensitivity(43(d_5_0))))))
			(line__220(_architecture 36 0 220 (_assignment (_simple)(_alias((rom2_addr)(rom_addr2(d_5_0))))(_target(28))(_sensitivity(44(d_5_0))))))
			(line__222(_architecture 37 0 222 (_assignment (_simple)(_target(72))(_sensitivity(17)(45)))))
			(line__223(_architecture 38 0 223 (_assignment (_simple)(_target(73))(_sensitivity(17)(46)))))
			(line__225(_architecture 39 0 225 (_process (_simple)(_target(32)(33)(34)(63)(64)(65))(_sensitivity(0)(19)(20)(21)(22)(58)(59)(60)(61)(62)(66)(67)(68)(69)(70)(72)(73))(_monitor)(_read(31)(56)(57)(63)(64)(65)(76)))))
			(line__320(_architecture 40 0 320 (_process (_simple)(_target(8)(9))(_sensitivity(74)(75)))))
			(line__344(_architecture 41 0 344 (_assignment (_simple)(_alias((tank1_angle)(tank1_angle_calc)))(_target(10))(_sensitivity(74)))))
			(line__345(_architecture 42 0 345 (_assignment (_simple)(_alias((tank2_angle)(tank2_angle_calc)))(_target(11))(_sensitivity(75)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686019 2 )
		(33686018 )
		(131586 )
		(50529026 33686019 770 )
		(50463490 50529027 771 )
		(33686018 33686018 33686018 33686018 33686018 33686018 )
		(514 )
		(197379 )
		(131843 )
		(771 )
		(515 )
		(197122 )
		(197378 )
	)
	(_model . vga_bsprite2a 43 -1
	)
)
I 000054 55 19296         1398292845117 vga_bsprite2a
(_unit VHDL (vga_bsprite2a 0 4 (vga_bsprite2a 0 46 ))
	(_version vb4)
	(_time 1398292845118 2014.04.23 18:40:45)
	(_source (\./../src/vga_bsprite2a.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code bfbeebebeee8eaaae9b8b8e9ace4eeb8bdb9b6b8bbb9ba)
	(_entity
		(_time 1398292805418)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal tank1Turn ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal tank2Turn ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill1 ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill2 ~STD_LOGIC_VECTOR{7~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill3 ~STD_LOGIC_VECTOR{7~downto~0}~124 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill4 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill5 ~STD_LOGIC_VECTOR{7~downto~0}~128 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal tank1Angle ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1210 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal tank2Angle ~STD_LOGIC_VECTOR{1~downto~0}~1210 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1212 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal tank1_angle ~STD_LOGIC_VECTOR{7~downto~0}~1212 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1214 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal tank2_angle ~STD_LOGIC_VECTOR{7~downto~0}~1214 0 16 (_entity (_out ))))
		(_port (_internal aBTN ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal upBTN ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal downBTN ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal rightBTN ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
		(_port (_internal leftBTN ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~12 0 22 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1216 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~1216 0 23 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~31}~12 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 31))))))
		(_port (_internal M1 ~STD_LOGIC_VECTOR{0~to~31}~12 0 24 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~31}~1218 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 31))))))
		(_port (_internal M1a ~STD_LOGIC_VECTOR{0~to~31}~1218 0 25 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal M2 ~STD_LOGIC_VECTOR{31~downto~0}~12 0 26 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1220 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal M2a ~STD_LOGIC_VECTOR{31~downto~0}~1220 0 27 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1222 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal sw ~STD_LOGIC_VECTOR{7~downto~0}~1222 0 28 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal rom1_addr ~STD_LOGIC_VECTOR{5~downto~0}~12 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1224 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal rom2_addr ~STD_LOGIC_VECTOR{5~downto~0}~1224 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_port (_internal tank1rom10s ~STD_LOGIC_VECTOR{11~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~1226 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_port (_internal tank1rom1s ~STD_LOGIC_VECTOR{11~downto~0}~1226 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~7}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 7))))))
		(_port (_internal tank110sM ~STD_LOGIC_VECTOR{0~to~7}~12 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~7}~1228 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 7))))))
		(_port (_internal tank11sM ~STD_LOGIC_VECTOR{0~to~7}~1228 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~12 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1230 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~1230 0 40 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1232 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~1232 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal hbp ~STD_LOGIC_VECTOR{9~downto~0}~13 0 47 (_architecture (_string \"0010010000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal vbp ~STD_LOGIC_VECTOR{9~downto~0}~132 0 49 (_architecture (_string \"0000011111"\))))
		(_constant (_internal w ~extSTD.STANDARD.INTEGER 0 51 (_architecture ((i 4)))))
		(_constant (_internal h ~extSTD.STANDARD.INTEGER 0 52 (_architecture ((i 10)))))
		(_constant (_internal tw ~extSTD.STANDARD.INTEGER 0 53 (_architecture ((i 32)))))
		(_constant (_internal th ~extSTD.STANDARD.INTEGER 0 54 (_architecture ((i 29)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal zero ~STD_LOGIC_VECTOR{7~downto~0}~13 0 55 (_architecture (_string \"00000000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal thirty ~STD_LOGIC_VECTOR{7~downto~0}~134 0 56 (_architecture (_string \"00011110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal sixty ~STD_LOGIC_VECTOR{7~downto~0}~136 0 57 (_architecture (_string \"00111100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal ninety ~STD_LOGIC_VECTOR{7~downto~0}~138 0 58 (_architecture (_string \"01011010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal xpix1 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 60 (_architecture (_uni ))))
		(_signal (_internal xpix2 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 60 (_architecture (_uni ))))
		(_signal (_internal xpix3 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 60 (_architecture (_uni ))))
		(_signal (_internal xpix4 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 60 (_architecture (_uni ))))
		(_signal (_internal ypix1 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 60 (_architecture (_uni ))))
		(_signal (_internal ypix2 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 60 (_architecture (_uni ))))
		(_signal (_internal ypix3 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 60 (_architecture (_uni ))))
		(_signal (_internal ypix4 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 60 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal rom_addr1 ~STD_LOGIC_VECTOR{16~downto~0}~13 0 61 (_architecture (_uni ))))
		(_signal (_internal rom_addr2 ~STD_LOGIC_VECTOR{16~downto~0}~13 0 61 (_architecture (_uni ))))
		(_signal (_internal C1 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 62 (_architecture (_uni (_string \"0001010100"\)))))
		(_signal (_internal C2 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 63 (_architecture (_uni (_string \"0111110100"\)))))
		(_signal (_internal C3 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 64 (_architecture (_uni ))))
		(_signal (_internal C4 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 64 (_architecture (_uni ))))
		(_signal (_internal R1 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 64 (_architecture (_uni ))))
		(_signal (_internal R2 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 64 (_architecture (_uni ))))
		(_signal (_internal R3 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 64 (_architecture (_uni ))))
		(_signal (_internal R4 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 64 (_architecture (_uni ))))
		(_signal (_internal C1a ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 65 (_architecture (_uni ))))
		(_signal (_internal C2a ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 65 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{23~downto~0}~13 0 66 (_architecture (_uni ))))
		(_signal (_internal tank1Angle10s ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal tank1Angle1s ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal spriteon1 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal spriteon1f ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal spriteon2 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal spriteon2f ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal spriteonGrnd ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal spriteonB1 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_signal (_internal spriteonB2 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_signal (_internal spriteonB3 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_signal (_internal spriteonB4 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_signal (_internal spriteonB5 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_signal (_internal clk3 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal rom_pix1 ~STD_LOGIC_VECTOR{10~downto~0}~13 0 70 (_architecture (_uni ))))
		(_signal (_internal rom_pix2 ~STD_LOGIC_VECTOR{10~downto~0}~13 0 70 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal tank1_angle_calc ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 71 (_architecture (_uni ))))
		(_signal (_internal tank2_angle_calc ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal rom_pix_font ~STD_LOGIC_VECTOR{11~downto~0}~13 0 72 (_architecture (_uni ))))
		(_signal (_internal CFont ~STD_LOGIC_VECTOR{11~downto~0}~13 0 72 (_architecture (_uni ))))
		(_signal (_internal RFont ~STD_LOGIC_VECTOR{11~downto~0}~13 0 72 (_architecture (_uni ))))
		(_signal (_internal tank1ascii10s ~STD_LOGIC_VECTOR{11~downto~0}~13 0 72 (_architecture (_uni ))))
		(_signal (_internal tank1ascii1s ~STD_LOGIC_VECTOR{11~downto~0}~13 0 72 (_architecture (_uni ))))
		(_variable (_internal i ~extSTD.STANDARD.INTEGER 0 228 (_process 39 )))
		(_variable (_internal j ~extSTD.STANDARD.INTEGER 0 228 (_process 39 )))
		(_variable (_internal f ~extSTD.STANDARD.INTEGER 0 228 (_process 39 )))
		(_process
			(line__77(_architecture 0 0 77 (_assignment (_simple)(_target(78)))))
			(line__78(_architecture 1 0 78 (_assignment (_simple)(_target(79)))))
			(line__80(_architecture 2 0 80 (_assignment (_simple)(_target(80))(_sensitivity(23(d_7_4))))))
			(line__81(_architecture 3 0 81 (_assignment (_simple)(_target(81))(_sensitivity(23(d_3_0))))))
			(line__82(_architecture 4 0 82 (_assignment (_simple)(_target(29))(_sensitivity(18)(50)(80)))))
			(line__83(_architecture 5 0 83 (_assignment (_simple)(_target(30))(_sensitivity(18)(50)(80)))))
			(line__84(_architecture 6 0 84 (_assignment (_simple)(_target(77))(_sensitivity(17)(78)))))
			(line__87(_architecture 7 0 87 (_assignment (_simple)(_target(57))(_sensitivity(17)(18)(78)(79)))))
			(line__89(_architecture 8 0 89 (_assignment (_simple)(_target(58))(_sensitivity(17)(18)(78)(79)))))
			(line__97(_architecture 9 0 97 (_assignment (_simple)(_target(49)))))
			(line__99(_architecture 10 0 99 (_assignment (_simple)(_target(50)))))
			(line__100(_architecture 11 0 100 (_assignment (_simple)(_target(51)))))
			(line__104(_architecture 12 0 104 (_process (_simple)(_target(56))(_sensitivity(24)(25))(_read(56)))))
			(line__112(_architecture 13 0 112 (_assignment (_simple)(_alias((clk3)(q(17))))(_simpleassign BUF)(_target(72))(_sensitivity(56(17))))))
			(line__114(_architecture 14 0 114 (_process (_target(46)(47)(75)(76))(_sensitivity(13)(14)(15)(16)(46)(47)(72)(1)(75)(76))(_dssslsensitivity 7))))
			(line__182(_architecture 15 0 182 (_assignment (_simple)(_target(40))(_sensitivity(18)(50)))))
			(line__183(_architecture 16 0 183 (_assignment (_simple)(_target(41))(_sensitivity(18)(51)))))
			(line__184(_architecture 17 0 184 (_assignment (_simple)(_target(42))(_sensitivity(18)(52)))))
			(line__185(_architecture 18 0 185 (_assignment (_simple)(_target(43))(_sensitivity(18)(53)))))
			(line__186(_architecture 19 0 186 (_assignment (_simple)(_target(36))(_sensitivity(17)(46)))))
			(line__187(_architecture 20 0 187 (_assignment (_simple)(_target(37))(_sensitivity(17)(47)))))
			(line__188(_architecture 21 0 188 (_assignment (_simple)(_target(38))(_sensitivity(17)(48)))))
			(line__189(_architecture 22 0 189 (_assignment (_simple)(_target(39))(_sensitivity(17)(49)))))
			(line__192(_architecture 23 0 192 (_assignment (_simple)(_target(59))(_sensitivity(17)(18)(46)(50)))))
			(line__193(_architecture 24 0 193 (_assignment (_simple)(_target(60))(_sensitivity(17)(18)(46)(50)))))
			(line__195(_architecture 25 0 195 (_assignment (_simple)(_target(61))(_sensitivity(17)(18)(47)(51)))))
			(line__196(_architecture 26 0 196 (_assignment (_simple)(_target(62))(_sensitivity(17)(18)(47)(51)))))
			(line__198(_architecture 27 0 198 (_assignment (_simple)(_target(63))(_sensitivity(17)(18)))))
			(line__199(_architecture 28 0 199 (_assignment (_simple)(_target(67))(_sensitivity(3)(17)(18)))))
			(line__200(_architecture 29 0 200 (_assignment (_simple)(_target(68))(_sensitivity(4)(17)(18)))))
			(line__201(_architecture 30 0 201 (_assignment (_simple)(_target(69))(_sensitivity(5)(17)(18)))))
			(line__202(_architecture 31 0 202 (_assignment (_simple)(_target(70))(_sensitivity(6)(17)(18)))))
			(line__203(_architecture 32 0 203 (_assignment (_simple)(_target(71))(_sensitivity(7)(17)(18)))))
			(line__217(_architecture 33 0 217 (_assignment (_simple)(_target(44))(_sensitivity(18)(50)))))
			(line__218(_architecture 34 0 218 (_assignment (_simple)(_target(45))(_sensitivity(18)(51)))))
			(line__220(_architecture 35 0 220 (_assignment (_simple)(_alias((rom1_addr)(rom_addr1(d_5_0))))(_target(27))(_sensitivity(44(d_5_0))))))
			(line__221(_architecture 36 0 221 (_assignment (_simple)(_alias((rom2_addr)(rom_addr2(d_5_0))))(_target(28))(_sensitivity(45(d_5_0))))))
			(line__223(_architecture 37 0 223 (_assignment (_simple)(_target(73))(_sensitivity(17)(46)))))
			(line__224(_architecture 38 0 224 (_assignment (_simple)(_target(74))(_sensitivity(17)(47)))))
			(line__226(_architecture 39 0 226 (_process (_simple)(_target(33)(34)(35)(64)(65)(66))(_sensitivity(0)(19)(20)(21)(22)(59)(60)(61)(62)(63)(67)(68)(69)(70)(71)(73)(74))(_monitor)(_read(31)(32)(57)(58)(64)(65)(66)(77)))))
			(line__321(_architecture 40 0 321 (_process (_simple)(_target(8)(9))(_sensitivity(75)(76)))))
			(line__345(_architecture 41 0 345 (_assignment (_simple)(_alias((tank1_angle)(tank1_angle_calc)))(_target(10))(_sensitivity(75)))))
			(line__346(_architecture 42 0 346 (_assignment (_simple)(_alias((tank2_angle)(tank2_angle_calc)))(_target(11))(_sensitivity(76)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686019 2 )
		(33686018 )
		(131586 )
		(50529026 33686019 770 )
		(50463490 50529027 771 )
		(33686018 33686018 33686018 33686018 33686018 33686018 )
		(514 )
		(197379 )
		(131843 )
		(771 )
		(515 )
		(197122 )
		(197378 )
	)
	(_model . vga_bsprite2a 43 -1
	)
)
V 000058 55 18482         1398292952908 vga_bsprite2a_top
(_unit VHDL (vga_bsprite2a_top 0 5 (vga_bsprite2a_top 0 35 ))
	(_version vb4)
	(_time 1398292952909 2014.04.23 18:42:32)
	(_source (\./../src/vga_bsprite2a_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c4c2c291c79391d192c3c497d79f95c3c6c2cdc3c0c2c1)
	(_entity
		(_time 1398008218323)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation U1 0 66 (_entity . clkdiv)
		(_port
			((mclk)(mclk))
			((clr)(clr))
			((clk25)(clk25))
			((clk190)(clk190))
		)
	)
	(_instantiation U2 0 74 (_entity . vga_640x480)
		(_port
			((clk)(clk25))
			((clr)(clr))
			((hsync)(hsync))
			((vsync)(vsync))
			((hc)(hc))
			((vc)(vc))
			((vidon)(vidon))
		)
	)
	(_instantiation U3 0 85 (_entity . vga_bsprite2a)
		(_port
			((vidon)(vidon))
			((tank1Turn)(sig_tank1))
			((tank2Turn)(sig_tank2))
			((hill1)(sig_hill1))
			((hill2)(sig_hill2))
			((hill3)(sig_hill3))
			((hill4)(sig_hill4))
			((hill5)(sig_hill5))
			((tank1Angle)(sig_tank1Angle))
			((tank2Angle)(sig_tank2Angle))
			((tank1_angle)(sig_tank1_angle_calc))
			((tank2_angle)(sig_tank2_angle_calc))
			((aBTN)(sig_gameA))
			((upBTN)(sig_gameUp))
			((downBTN)(sig_gameDown))
			((rightBTN)(sig_gameRight))
			((leftBTN)(sig_gameLeft))
			((hc)(hc))
			((vc)(vc))
			((M1)(M1))
			((M1a)(M1a))
			((M2)(M2))
			((M2a)(M2a))
			((sw)(sw))
			((clk)(mclk))
			((clr)(clr))
			((btn)(btns))
			((rom1_addr)(rom1_addr))
			((rom2_addr)(rom2_addr))
			((tank1rom10s)(sig_tank1rom10s))
			((tank1rom1s)(sig_tank1rom1s))
			((tank110sM)(sig_tank110sM))
			((tank11sM)(sig_tank11sM))
			((red)(sig_gameRed))
			((green)(sig_gameGreen))
			((blue)(sig_gameBlue))
		)
	)
	(_instantiation U4 0 125 (_entity . tank_sprite)
		(_port
			((angle)(sig_tank1Angle))
			((addr)(rom1_addr))
			((M)(M1))
		)
	)
	(_instantiation U4fill 0 132 (_entity . tank_sprite2)
		(_port
			((angle)(sig_tank1Angle))
			((addr)(rom1_addr))
			((M)(M1a))
		)
	)
	(_instantiation U5 0 139 (_entity . tank_sprite)
		(_port
			((angle)(sig_tank2Angle))
			((addr)(rom2_addr))
			((M)(M2))
		)
	)
	(_instantiation U5fill 0 147 (_entity . tank_sprite2)
		(_port
			((angle)(sig_tank2Angle))
			((addr)(rom2_addr))
			((M)(M2a))
		)
	)
	(_instantiation who 0 154 (_entity . whosTurn)
		(_port
			((clr)(clr))
			((clk)(clk25))
			((a)(sig_gameA))
			((start)(sig_gameStart))
			((tank1)(sig_tank1))
			((tank2)(sig_tank2))
		)
	)
	(_instantiation nes 0 164 (_entity . nes_driver)
		(_port
			((clr)(clr))
			((clk25)(clk25))
			((nes_data)(ja1))
			((nes_clk)(ja3))
			((latch)(ja2))
			((nesBtns)(sig_nesBtns))
		)
	)
	(_instantiation x7 0 175 (_entity . x7segb)
		(_port
			((x(d_15_8))(sig_tank1_angle_calc))
			((x(d_7_0))(sig_tank2_angle_calc))
			((clk)(mclk))
			((clr)(clr))
			((a_to_g)(a_to_g))
			((an)(an))
			((dp)(dp))
		)
	)
	(_instantiation buttons 0 186 (_entity . buttonMux)
		(_port
			((screenSel)(sig_screenSel))
			((a)(sig_a))
			((b)(sig_b))
			((start)(sig_start))
			((sel)(sig_sel))
			((up)(sig_up))
			((down)(sig_down))
			((right)(sig_right))
			((left)(sig_left))
			((gameA)(sig_gameA))
			((gameB)(sig_gameB))
			((gameStart)(sig_gameStart))
			((gameSel)(sig_gameSel))
			((gameUp)(sig_gameUp))
			((gameDown)(sig_gameDown))
			((gameRight)(sig_gameRight))
			((gameLeft)(sig_gameLeft))
		)
	)
	(_instantiation selector 0 207 (_entity . screenSelector)
		(_port
			((screenSel)(sig_screenSel))
			((titleRed)(sig_titleRed))
			((titleGreen)(sig_titleGreen))
			((titleBlue)(sig_titleBlue))
			((gameRed)(sig_gameRed))
			((gameBlue)(sig_gameBlue))
			((gameGreen)(sig_gameGreen))
			((red)(red))
			((green)(green))
			((blue)(blue))
		)
	)
	(_instantiation screenstate 0 221 (_entity . screenState)
		(_port
			((start)(sig_start))
			((sel)(sig_sel))
			((up)(sig_up))
			((down)(sig_down))
			((left)(sig_left))
			((right)(sig_right))
			((b)(sig_b))
			((a)(sig_a))
			((clr)(clr))
			((clk)(mclk))
			((screenSel)(sig_screenSel))
			((current_state)(sig_current_state))
			((hill1)(sig_hill1))
			((hill2)(sig_hill2))
			((hill3)(sig_hill3))
			((hill4)(sig_hill4))
			((hill5)(sig_hill5))
		)
	)
	(_instantiation title 0 242 (_entity . titleScreen)
		(_port
			((vidon)(vidon))
			((hc)(hc))
			((vc)(vc))
			((MTitle)(sig_MTitle))
			((romTitle_addr14)(sig_romTitle_addr14))
			((red)(sig_titleRed))
			((green)(sig_titleGreen))
			((blue)(sig_titleBlue))
		)
	)
	(_instantiation t 0 254 (_entity . titleImage)
		(_port
			((clka)(clk25))
			((addra)(sig_romTitle_addr14))
			((douta)(sig_MTitle))
		)
	)
	(_instantiation bounce 0 261 (_entity . debounce)
		(_port
			((inp)(sig_nesBtns))
			((cclk)(clk190))
			((clr)(clr))
			((outp(7))(sig_left))
			((outp(6))(sig_down))
			((outp(5))(sig_up))
			((outp(4))(sig_right))
			((outp(3))(sig_sel))
			((outp(2))(sig_start))
			((outp(1))(sig_b))
			((outp(0))(sig_a))
		)
	)
	(_instantiation tank1font10s 0 277 (_entity . fonts)
		(_port
			((addr)(sig_tank1rom10s))
			((clk)(clk25))
			((dout)(sig_tank110sM))
		)
	)
	(_instantiation tank1font1s 0 284 (_entity . fonts)
		(_port
			((addr)(sig_tank1rom1s))
			((clk)(clk25))
			((dout)(sig_tank11sM))
		)
	)
	(_object
		(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal aBTN ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal upBTN ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal downBTN ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal rightBTN ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal leftBTN ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal ja1 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal ja2 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_port (_internal ja3 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal sw ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill1 ~STD_LOGIC_VECTOR{7~downto~0}~122 0 18 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill2 ~STD_LOGIC_VECTOR{7~downto~0}~124 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill3 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 20 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill4 ~STD_LOGIC_VECTOR{7~downto~0}~128 0 21 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill5 ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 22 (_entity (_in ))))
		(_port (_internal hsync ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
		(_port (_internal vsync ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~12 0 25 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1212 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~1212 0 26 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~12 0 27 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal a_to_g ~STD_LOGIC_VECTOR{6~downto~0}~12 0 28 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1214 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal an ~STD_LOGIC_VECTOR{3~downto~0}~1214 0 29 (_entity (_out ))))
		(_port (_internal dp ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1216 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ld ~STD_LOGIC_VECTOR{7~downto~0}~1216 0 31 (_entity (_out ))))
		(_signal (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal clk25 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal clk190 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_a ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_b ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_start ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_sel ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_right ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_left ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_up ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_down ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_tank1 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_tank2 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_gameA ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameB ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameStart ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameSel ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameUp ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameDown ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameLeft ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_gameRight ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_screenSel ~extieee.std_logic_1164.STD_LOGIC 0 41 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal sig_gameRed ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal sig_gameGreen ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal sig_titleRed ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal sig_titleGreen ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal sig_gameBlue ~STD_LOGIC_VECTOR{1~downto~0}~13 0 43 (_architecture (_uni ))))
		(_signal (_internal sig_titleBlue ~STD_LOGIC_VECTOR{1~downto~0}~13 0 43 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal sig_hill1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal sig_hill2 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal sig_hill3 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal sig_hill4 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal sig_hill5 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~13 0 45 (_architecture (_uni ))))
		(_signal (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~13 0 45 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~31}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 31))))))
		(_signal (_internal M1 ~STD_LOGIC_VECTOR{0~to~31}~13 0 46 (_architecture (_uni ))))
		(_signal (_internal M1a ~STD_LOGIC_VECTOR{0~to~31}~13 0 46 (_architecture (_uni ))))
		(_signal (_internal sig_init_M ~STD_LOGIC_VECTOR{0~to~31}~13 0 46 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~7}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 7))))))
		(_signal (_internal sig_tank110sM ~STD_LOGIC_VECTOR{0~to~7}~13 0 47 (_architecture (_uni ))))
		(_signal (_internal sig_tank11sM ~STD_LOGIC_VECTOR{0~to~7}~13 0 47 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal sig_tank1rom10s ~STD_LOGIC_VECTOR{11~downto~0}~13 0 48 (_architecture (_uni ))))
		(_signal (_internal sig_tank1rom1s ~STD_LOGIC_VECTOR{11~downto~0}~13 0 48 (_architecture (_uni ))))
		(_signal (_internal angle1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 49 (_architecture (_uni ))))
		(_signal (_internal angle2 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 49 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal M2 ~STD_LOGIC_VECTOR{31~downto~0}~13 0 50 (_architecture (_uni ))))
		(_signal (_internal M2a ~STD_LOGIC_VECTOR{31~downto~0}~13 0 50 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal btns ~STD_LOGIC_VECTOR{3~downto~0}~13 0 51 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal sig_x ~STD_LOGIC_VECTOR{15~downto~0}~13 0 52 (_architecture (_uni ))))
		(_signal (_internal sig_tank1Angle ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53 (_architecture (_uni ))))
		(_signal (_internal sig_tank2Angle ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53 (_architecture (_uni ))))
		(_signal (_internal sig_tank1_angle_calc ~STD_LOGIC_VECTOR{7~downto~0}~13 0 54 (_architecture (_uni ))))
		(_signal (_internal sig_tank2_angle_calc ~STD_LOGIC_VECTOR{7~downto~0}~13 0 54 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal rom1_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 55 (_architecture (_uni ))))
		(_signal (_internal rom2_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 55 (_architecture (_uni ))))
		(_signal (_internal rom3_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 55 (_architecture (_uni ))))
		(_signal (_internal rom4_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 55 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal rom1_addr ~STD_LOGIC_VECTOR{5~downto~0}~13 0 56 (_architecture (_uni ))))
		(_signal (_internal rom2_addr ~STD_LOGIC_VECTOR{5~downto~0}~13 0 56 (_architecture (_uni ))))
		(_signal (_internal sig_init_addr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 57 (_architecture (_uni ))))
		(_signal (_internal sig_current_state ~STD_LOGIC_VECTOR{7~downto~0}~13 0 58 (_architecture (_uni ))))
		(_signal (_internal sig_nesBtns ~STD_LOGIC_VECTOR{7~downto~0}~13 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{14~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 14)(i 0))))))
		(_signal (_internal sig_romTitle_addr14 ~STD_LOGIC_VECTOR{14~downto~0}~13 0 59 (_architecture (_uni ))))
		(_signal (_internal sig_MTitle ~STD_LOGIC_VECTOR{7~downto~0}~13 0 60 (_architecture (_uni ))))
		(_process
			(line__64(_architecture 0 0 64 (_assignment (_simple)(_alias((clr)(btn(3))))(_simpleassign BUF)(_target(25))(_sensitivity(9(3))))))
			(line__292(_architecture 1 0 292 (_assignment (_simple)(_alias((btns)(btn)))(_target(72))(_sensitivity(9)))))
			(line__293(_architecture 2 0 293 (_assignment (_simple)(_alias((ld(0))(sig_a)))(_target(24(0)))(_sensitivity(29)))))
			(line__294(_architecture 3 0 294 (_assignment (_simple)(_alias((ld(1))(sig_b)))(_target(24(1)))(_sensitivity(30)))))
			(line__295(_architecture 4 0 295 (_assignment (_simple)(_alias((ld(2))(sig_start)))(_target(24(2)))(_sensitivity(31)))))
			(line__296(_architecture 5 0 296 (_assignment (_simple)(_alias((ld(3))(sig_sel)))(_target(24(3)))(_sensitivity(32)))))
			(line__297(_architecture 6 0 297 (_assignment (_simple)(_alias((ld(4))(sig_right)))(_target(24(4)))(_sensitivity(33)))))
			(line__298(_architecture 7 0 298 (_assignment (_simple)(_alias((ld(5))(sig_up)))(_target(24(5)))(_sensitivity(35)))))
			(line__299(_architecture 8 0 299 (_assignment (_simple)(_alias((ld(6))(sig_down)))(_target(24(6)))(_sensitivity(36)))))
			(line__300(_architecture 9 0 300 (_assignment (_simple)(_alias((ld(7))(sig_left)))(_target(24(7)))(_sensitivity(34)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . vga_bsprite2a_top 10 -1
	)
)
I 000054 55 19296         1398293204532 vga_bsprite2a
(_unit VHDL (vga_bsprite2a 0 4 (vga_bsprite2a 0 46 ))
	(_version vb4)
	(_time 1398293204533 2014.04.23 18:46:44)
	(_source (\./../src/vga_bsprite2a.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code b2e0b3e6b7e5e7a7e4b5b5e4a1e9e3b5b0b4bbb5b6b4b7)
	(_entity
		(_time 1398292805418)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal tank1Turn ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal tank2Turn ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill1 ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill2 ~STD_LOGIC_VECTOR{7~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill3 ~STD_LOGIC_VECTOR{7~downto~0}~124 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill4 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill5 ~STD_LOGIC_VECTOR{7~downto~0}~128 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal tank1Angle ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1210 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal tank2Angle ~STD_LOGIC_VECTOR{1~downto~0}~1210 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1212 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal tank1_angle ~STD_LOGIC_VECTOR{7~downto~0}~1212 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1214 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal tank2_angle ~STD_LOGIC_VECTOR{7~downto~0}~1214 0 16 (_entity (_out ))))
		(_port (_internal aBTN ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal upBTN ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal downBTN ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal rightBTN ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
		(_port (_internal leftBTN ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~12 0 22 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1216 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~1216 0 23 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~31}~12 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 31))))))
		(_port (_internal M1 ~STD_LOGIC_VECTOR{0~to~31}~12 0 24 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~31}~1218 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 31))))))
		(_port (_internal M1a ~STD_LOGIC_VECTOR{0~to~31}~1218 0 25 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal M2 ~STD_LOGIC_VECTOR{31~downto~0}~12 0 26 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1220 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal M2a ~STD_LOGIC_VECTOR{31~downto~0}~1220 0 27 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1222 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal sw ~STD_LOGIC_VECTOR{7~downto~0}~1222 0 28 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal rom1_addr ~STD_LOGIC_VECTOR{5~downto~0}~12 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1224 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal rom2_addr ~STD_LOGIC_VECTOR{5~downto~0}~1224 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_port (_internal tank1rom10s ~STD_LOGIC_VECTOR{11~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~1226 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_port (_internal tank1rom1s ~STD_LOGIC_VECTOR{11~downto~0}~1226 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~7}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 7))))))
		(_port (_internal tank110sM ~STD_LOGIC_VECTOR{0~to~7}~12 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~7}~1228 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 7))))))
		(_port (_internal tank11sM ~STD_LOGIC_VECTOR{0~to~7}~1228 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~12 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1230 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~1230 0 40 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1232 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~1232 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal hbp ~STD_LOGIC_VECTOR{9~downto~0}~13 0 47 (_architecture (_string \"0010010000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal vbp ~STD_LOGIC_VECTOR{9~downto~0}~132 0 49 (_architecture (_string \"0000011111"\))))
		(_constant (_internal w ~extSTD.STANDARD.INTEGER 0 51 (_architecture ((i 4)))))
		(_constant (_internal h ~extSTD.STANDARD.INTEGER 0 52 (_architecture ((i 10)))))
		(_constant (_internal tw ~extSTD.STANDARD.INTEGER 0 53 (_architecture ((i 32)))))
		(_constant (_internal th ~extSTD.STANDARD.INTEGER 0 54 (_architecture ((i 29)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal zero ~STD_LOGIC_VECTOR{7~downto~0}~13 0 55 (_architecture (_string \"00000000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal thirty ~STD_LOGIC_VECTOR{7~downto~0}~134 0 56 (_architecture (_string \"00011110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal sixty ~STD_LOGIC_VECTOR{7~downto~0}~136 0 57 (_architecture (_string \"00111100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal ninety ~STD_LOGIC_VECTOR{7~downto~0}~138 0 58 (_architecture (_string \"01011010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal xpix1 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 60 (_architecture (_uni ))))
		(_signal (_internal xpix2 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 60 (_architecture (_uni ))))
		(_signal (_internal xpix3 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 60 (_architecture (_uni ))))
		(_signal (_internal xpix4 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 60 (_architecture (_uni ))))
		(_signal (_internal ypix1 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 60 (_architecture (_uni ))))
		(_signal (_internal ypix2 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 60 (_architecture (_uni ))))
		(_signal (_internal ypix3 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 60 (_architecture (_uni ))))
		(_signal (_internal ypix4 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 60 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal rom_addr1 ~STD_LOGIC_VECTOR{16~downto~0}~13 0 61 (_architecture (_uni ))))
		(_signal (_internal rom_addr2 ~STD_LOGIC_VECTOR{16~downto~0}~13 0 61 (_architecture (_uni ))))
		(_signal (_internal C1 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 62 (_architecture (_uni (_string \"0001010100"\)))))
		(_signal (_internal C2 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 63 (_architecture (_uni (_string \"0111110100"\)))))
		(_signal (_internal C3 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 64 (_architecture (_uni ))))
		(_signal (_internal C4 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 64 (_architecture (_uni ))))
		(_signal (_internal R1 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 64 (_architecture (_uni ))))
		(_signal (_internal R2 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 64 (_architecture (_uni ))))
		(_signal (_internal R3 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 64 (_architecture (_uni ))))
		(_signal (_internal R4 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 64 (_architecture (_uni ))))
		(_signal (_internal C1a ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 65 (_architecture (_uni ))))
		(_signal (_internal C2a ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 65 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{23~downto~0}~13 0 66 (_architecture (_uni ))))
		(_signal (_internal tank1Angle10s ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal tank1Angle1s ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal spriteon1 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal spriteon1f ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal spriteon2 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal spriteon2f ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal spriteonGrnd ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal spriteonB1 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_signal (_internal spriteonB2 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_signal (_internal spriteonB3 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_signal (_internal spriteonB4 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_signal (_internal spriteonB5 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_signal (_internal clk3 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal rom_pix1 ~STD_LOGIC_VECTOR{10~downto~0}~13 0 70 (_architecture (_uni ))))
		(_signal (_internal rom_pix2 ~STD_LOGIC_VECTOR{10~downto~0}~13 0 70 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal tank1_angle_calc ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 71 (_architecture (_uni ))))
		(_signal (_internal tank2_angle_calc ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal rom_pix_font ~STD_LOGIC_VECTOR{11~downto~0}~13 0 72 (_architecture (_uni ))))
		(_signal (_internal CFont ~STD_LOGIC_VECTOR{11~downto~0}~13 0 72 (_architecture (_uni ))))
		(_signal (_internal RFont ~STD_LOGIC_VECTOR{11~downto~0}~13 0 72 (_architecture (_uni ))))
		(_signal (_internal tank1ascii10s ~STD_LOGIC_VECTOR{11~downto~0}~13 0 72 (_architecture (_uni ))))
		(_signal (_internal tank1ascii1s ~STD_LOGIC_VECTOR{11~downto~0}~13 0 72 (_architecture (_uni ))))
		(_variable (_internal i ~extSTD.STANDARD.INTEGER 0 228 (_process 39 )))
		(_variable (_internal j ~extSTD.STANDARD.INTEGER 0 228 (_process 39 )))
		(_variable (_internal f ~extSTD.STANDARD.INTEGER 0 228 (_process 39 )))
		(_process
			(line__77(_architecture 0 0 77 (_assignment (_simple)(_target(78)))))
			(line__78(_architecture 1 0 78 (_assignment (_simple)(_target(79)))))
			(line__80(_architecture 2 0 80 (_assignment (_simple)(_target(80))(_sensitivity(23(d_7_4))))))
			(line__81(_architecture 3 0 81 (_assignment (_simple)(_target(81))(_sensitivity(23(d_3_0))))))
			(line__82(_architecture 4 0 82 (_assignment (_simple)(_target(29))(_sensitivity(18)(50)(80)))))
			(line__83(_architecture 5 0 83 (_assignment (_simple)(_target(30))(_sensitivity(18)(50)(81)))))
			(line__84(_architecture 6 0 84 (_assignment (_simple)(_target(77))(_sensitivity(17)(78)))))
			(line__87(_architecture 7 0 87 (_assignment (_simple)(_target(57))(_sensitivity(17)(18)(78)(79)))))
			(line__89(_architecture 8 0 89 (_assignment (_simple)(_target(58))(_sensitivity(17)(18)(78)(79)))))
			(line__97(_architecture 9 0 97 (_assignment (_simple)(_target(49)))))
			(line__99(_architecture 10 0 99 (_assignment (_simple)(_target(50)))))
			(line__100(_architecture 11 0 100 (_assignment (_simple)(_target(51)))))
			(line__104(_architecture 12 0 104 (_process (_simple)(_target(56))(_sensitivity(24)(25))(_read(56)))))
			(line__112(_architecture 13 0 112 (_assignment (_simple)(_alias((clk3)(q(17))))(_simpleassign BUF)(_target(72))(_sensitivity(56(17))))))
			(line__114(_architecture 14 0 114 (_process (_target(46)(47)(75)(76))(_sensitivity(13)(14)(15)(16)(46)(47)(72)(1)(75)(76))(_dssslsensitivity 7))))
			(line__182(_architecture 15 0 182 (_assignment (_simple)(_target(40))(_sensitivity(18)(50)))))
			(line__183(_architecture 16 0 183 (_assignment (_simple)(_target(41))(_sensitivity(18)(51)))))
			(line__184(_architecture 17 0 184 (_assignment (_simple)(_target(42))(_sensitivity(18)(52)))))
			(line__185(_architecture 18 0 185 (_assignment (_simple)(_target(43))(_sensitivity(18)(53)))))
			(line__186(_architecture 19 0 186 (_assignment (_simple)(_target(36))(_sensitivity(17)(46)))))
			(line__187(_architecture 20 0 187 (_assignment (_simple)(_target(37))(_sensitivity(17)(47)))))
			(line__188(_architecture 21 0 188 (_assignment (_simple)(_target(38))(_sensitivity(17)(48)))))
			(line__189(_architecture 22 0 189 (_assignment (_simple)(_target(39))(_sensitivity(17)(49)))))
			(line__192(_architecture 23 0 192 (_assignment (_simple)(_target(59))(_sensitivity(17)(18)(46)(50)))))
			(line__193(_architecture 24 0 193 (_assignment (_simple)(_target(60))(_sensitivity(17)(18)(46)(50)))))
			(line__195(_architecture 25 0 195 (_assignment (_simple)(_target(61))(_sensitivity(17)(18)(47)(51)))))
			(line__196(_architecture 26 0 196 (_assignment (_simple)(_target(62))(_sensitivity(17)(18)(47)(51)))))
			(line__198(_architecture 27 0 198 (_assignment (_simple)(_target(63))(_sensitivity(17)(18)))))
			(line__199(_architecture 28 0 199 (_assignment (_simple)(_target(67))(_sensitivity(3)(17)(18)))))
			(line__200(_architecture 29 0 200 (_assignment (_simple)(_target(68))(_sensitivity(4)(17)(18)))))
			(line__201(_architecture 30 0 201 (_assignment (_simple)(_target(69))(_sensitivity(5)(17)(18)))))
			(line__202(_architecture 31 0 202 (_assignment (_simple)(_target(70))(_sensitivity(6)(17)(18)))))
			(line__203(_architecture 32 0 203 (_assignment (_simple)(_target(71))(_sensitivity(7)(17)(18)))))
			(line__217(_architecture 33 0 217 (_assignment (_simple)(_target(44))(_sensitivity(18)(50)))))
			(line__218(_architecture 34 0 218 (_assignment (_simple)(_target(45))(_sensitivity(18)(51)))))
			(line__220(_architecture 35 0 220 (_assignment (_simple)(_alias((rom1_addr)(rom_addr1(d_5_0))))(_target(27))(_sensitivity(44(d_5_0))))))
			(line__221(_architecture 36 0 221 (_assignment (_simple)(_alias((rom2_addr)(rom_addr2(d_5_0))))(_target(28))(_sensitivity(45(d_5_0))))))
			(line__223(_architecture 37 0 223 (_assignment (_simple)(_target(73))(_sensitivity(17)(46)))))
			(line__224(_architecture 38 0 224 (_assignment (_simple)(_target(74))(_sensitivity(17)(47)))))
			(line__226(_architecture 39 0 226 (_process (_simple)(_target(33)(34)(35)(64)(65)(66))(_sensitivity(0)(19)(20)(21)(22)(59)(60)(61)(62)(63)(67)(68)(69)(70)(71)(73)(74))(_monitor)(_read(31)(32)(57)(58)(64)(65)(66)(77)))))
			(line__321(_architecture 40 0 321 (_process (_simple)(_target(8)(9))(_sensitivity(75)(76)))))
			(line__345(_architecture 41 0 345 (_assignment (_simple)(_alias((tank1_angle)(tank1_angle_calc)))(_target(10))(_sensitivity(75)))))
			(line__346(_architecture 42 0 346 (_assignment (_simple)(_alias((tank2_angle)(tank2_angle_calc)))(_target(11))(_sensitivity(76)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686019 2 )
		(33686018 )
		(131586 )
		(50529026 33686019 770 )
		(50463490 50529027 771 )
		(33686018 33686018 33686018 33686018 33686018 33686018 )
		(514 )
		(197379 )
		(131843 )
		(771 )
		(515 )
		(197122 )
		(197378 )
	)
	(_model . vga_bsprite2a 43 -1
	)
)
I 000054 55 19296         1398293249332 vga_bsprite2a
(_unit VHDL (vga_bsprite2a 0 4 (vga_bsprite2a 0 46 ))
	(_version vb4)
	(_time 1398293249333 2014.04.23 18:47:29)
	(_source (\./../src/vga_bsprite2a.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code b5bbb5e1b7e2e0a0e3b2b2e3a6eee4b2b7b3bcb2b1b3b0)
	(_entity
		(_time 1398292805418)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal tank1Turn ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal tank2Turn ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill1 ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill2 ~STD_LOGIC_VECTOR{7~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill3 ~STD_LOGIC_VECTOR{7~downto~0}~124 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill4 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill5 ~STD_LOGIC_VECTOR{7~downto~0}~128 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal tank1Angle ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1210 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal tank2Angle ~STD_LOGIC_VECTOR{1~downto~0}~1210 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1212 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal tank1_angle ~STD_LOGIC_VECTOR{7~downto~0}~1212 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1214 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal tank2_angle ~STD_LOGIC_VECTOR{7~downto~0}~1214 0 16 (_entity (_out ))))
		(_port (_internal aBTN ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal upBTN ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal downBTN ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal rightBTN ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
		(_port (_internal leftBTN ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~12 0 22 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1216 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~1216 0 23 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~31}~12 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 31))))))
		(_port (_internal M1 ~STD_LOGIC_VECTOR{0~to~31}~12 0 24 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~31}~1218 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 31))))))
		(_port (_internal M1a ~STD_LOGIC_VECTOR{0~to~31}~1218 0 25 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal M2 ~STD_LOGIC_VECTOR{31~downto~0}~12 0 26 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1220 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal M2a ~STD_LOGIC_VECTOR{31~downto~0}~1220 0 27 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1222 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal sw ~STD_LOGIC_VECTOR{7~downto~0}~1222 0 28 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal rom1_addr ~STD_LOGIC_VECTOR{5~downto~0}~12 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1224 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal rom2_addr ~STD_LOGIC_VECTOR{5~downto~0}~1224 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_port (_internal tank1rom10s ~STD_LOGIC_VECTOR{11~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~1226 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_port (_internal tank1rom1s ~STD_LOGIC_VECTOR{11~downto~0}~1226 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~7}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 7))))))
		(_port (_internal tank110sM ~STD_LOGIC_VECTOR{0~to~7}~12 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~7}~1228 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 7))))))
		(_port (_internal tank11sM ~STD_LOGIC_VECTOR{0~to~7}~1228 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~12 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1230 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~1230 0 40 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1232 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~1232 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal hbp ~STD_LOGIC_VECTOR{9~downto~0}~13 0 47 (_architecture (_string \"0010010000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal vbp ~STD_LOGIC_VECTOR{9~downto~0}~132 0 49 (_architecture (_string \"0000011111"\))))
		(_constant (_internal w ~extSTD.STANDARD.INTEGER 0 51 (_architecture ((i 4)))))
		(_constant (_internal h ~extSTD.STANDARD.INTEGER 0 52 (_architecture ((i 10)))))
		(_constant (_internal tw ~extSTD.STANDARD.INTEGER 0 53 (_architecture ((i 32)))))
		(_constant (_internal th ~extSTD.STANDARD.INTEGER 0 54 (_architecture ((i 29)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal zero ~STD_LOGIC_VECTOR{7~downto~0}~13 0 55 (_architecture (_string \"00000000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal thirty ~STD_LOGIC_VECTOR{7~downto~0}~134 0 56 (_architecture (_string \"00011110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal sixty ~STD_LOGIC_VECTOR{7~downto~0}~136 0 57 (_architecture (_string \"00111100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal ninety ~STD_LOGIC_VECTOR{7~downto~0}~138 0 58 (_architecture (_string \"01011010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal xpix1 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 60 (_architecture (_uni ))))
		(_signal (_internal xpix2 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 60 (_architecture (_uni ))))
		(_signal (_internal xpix3 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 60 (_architecture (_uni ))))
		(_signal (_internal xpix4 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 60 (_architecture (_uni ))))
		(_signal (_internal ypix1 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 60 (_architecture (_uni ))))
		(_signal (_internal ypix2 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 60 (_architecture (_uni ))))
		(_signal (_internal ypix3 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 60 (_architecture (_uni ))))
		(_signal (_internal ypix4 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 60 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal rom_addr1 ~STD_LOGIC_VECTOR{16~downto~0}~13 0 61 (_architecture (_uni ))))
		(_signal (_internal rom_addr2 ~STD_LOGIC_VECTOR{16~downto~0}~13 0 61 (_architecture (_uni ))))
		(_signal (_internal C1 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 62 (_architecture (_uni (_string \"0001010100"\)))))
		(_signal (_internal C2 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 63 (_architecture (_uni (_string \"0111110100"\)))))
		(_signal (_internal C3 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 64 (_architecture (_uni ))))
		(_signal (_internal C4 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 64 (_architecture (_uni ))))
		(_signal (_internal R1 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 64 (_architecture (_uni ))))
		(_signal (_internal R2 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 64 (_architecture (_uni ))))
		(_signal (_internal R3 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 64 (_architecture (_uni ))))
		(_signal (_internal R4 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 64 (_architecture (_uni ))))
		(_signal (_internal C1a ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 65 (_architecture (_uni ))))
		(_signal (_internal C2a ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 65 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{23~downto~0}~13 0 66 (_architecture (_uni ))))
		(_signal (_internal tank1Angle10s ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal tank1Angle1s ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal spriteon1 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal spriteon1f ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal spriteon2 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal spriteon2f ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal spriteonGrnd ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal spriteonB1 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_signal (_internal spriteonB2 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_signal (_internal spriteonB3 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_signal (_internal spriteonB4 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_signal (_internal spriteonB5 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_signal (_internal clk3 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal rom_pix1 ~STD_LOGIC_VECTOR{10~downto~0}~13 0 70 (_architecture (_uni ))))
		(_signal (_internal rom_pix2 ~STD_LOGIC_VECTOR{10~downto~0}~13 0 70 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal tank1_angle_calc ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 71 (_architecture (_uni ))))
		(_signal (_internal tank2_angle_calc ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal rom_pix_font ~STD_LOGIC_VECTOR{11~downto~0}~13 0 72 (_architecture (_uni ))))
		(_signal (_internal CFont ~STD_LOGIC_VECTOR{11~downto~0}~13 0 72 (_architecture (_uni ))))
		(_signal (_internal RFont ~STD_LOGIC_VECTOR{11~downto~0}~13 0 72 (_architecture (_uni ))))
		(_signal (_internal tank1ascii10s ~STD_LOGIC_VECTOR{11~downto~0}~13 0 72 (_architecture (_uni ))))
		(_signal (_internal tank1ascii1s ~STD_LOGIC_VECTOR{11~downto~0}~13 0 72 (_architecture (_uni ))))
		(_variable (_internal i ~extSTD.STANDARD.INTEGER 0 228 (_process 39 )))
		(_variable (_internal j ~extSTD.STANDARD.INTEGER 0 228 (_process 39 )))
		(_variable (_internal f ~extSTD.STANDARD.INTEGER 0 228 (_process 39 )))
		(_process
			(line__77(_architecture 0 0 77 (_assignment (_simple)(_target(78)))))
			(line__78(_architecture 1 0 78 (_assignment (_simple)(_target(79)))))
			(line__80(_architecture 2 0 80 (_assignment (_simple)(_target(80))(_sensitivity(23(d_7_4))))))
			(line__81(_architecture 3 0 81 (_assignment (_simple)(_target(81))(_sensitivity(23(d_3_0))))))
			(line__82(_architecture 4 0 82 (_assignment (_simple)(_target(29))(_sensitivity(18)(50)(80)))))
			(line__83(_architecture 5 0 83 (_assignment (_simple)(_target(30))(_sensitivity(18)(50)(81)))))
			(line__84(_architecture 6 0 84 (_assignment (_simple)(_target(77))(_sensitivity(17)(78)))))
			(line__87(_architecture 7 0 87 (_assignment (_simple)(_target(57))(_sensitivity(17)(18)(78)(79)))))
			(line__89(_architecture 8 0 89 (_assignment (_simple)(_target(58))(_sensitivity(17)(18)(78)(79)))))
			(line__97(_architecture 9 0 97 (_assignment (_simple)(_target(49)))))
			(line__99(_architecture 10 0 99 (_assignment (_simple)(_target(50)))))
			(line__100(_architecture 11 0 100 (_assignment (_simple)(_target(51)))))
			(line__104(_architecture 12 0 104 (_process (_simple)(_target(56))(_sensitivity(24)(25))(_read(56)))))
			(line__112(_architecture 13 0 112 (_assignment (_simple)(_alias((clk3)(q(17))))(_simpleassign BUF)(_target(72))(_sensitivity(56(17))))))
			(line__114(_architecture 14 0 114 (_process (_target(46)(47)(75)(76))(_sensitivity(13)(14)(15)(16)(46)(47)(72)(1)(75)(76))(_dssslsensitivity 7))))
			(line__182(_architecture 15 0 182 (_assignment (_simple)(_target(40))(_sensitivity(18)(50)))))
			(line__183(_architecture 16 0 183 (_assignment (_simple)(_target(41))(_sensitivity(18)(51)))))
			(line__184(_architecture 17 0 184 (_assignment (_simple)(_target(42))(_sensitivity(18)(52)))))
			(line__185(_architecture 18 0 185 (_assignment (_simple)(_target(43))(_sensitivity(18)(53)))))
			(line__186(_architecture 19 0 186 (_assignment (_simple)(_target(36))(_sensitivity(17)(46)))))
			(line__187(_architecture 20 0 187 (_assignment (_simple)(_target(37))(_sensitivity(17)(47)))))
			(line__188(_architecture 21 0 188 (_assignment (_simple)(_target(38))(_sensitivity(17)(48)))))
			(line__189(_architecture 22 0 189 (_assignment (_simple)(_target(39))(_sensitivity(17)(49)))))
			(line__192(_architecture 23 0 192 (_assignment (_simple)(_target(59))(_sensitivity(17)(18)(46)(50)))))
			(line__193(_architecture 24 0 193 (_assignment (_simple)(_target(60))(_sensitivity(17)(18)(46)(50)))))
			(line__195(_architecture 25 0 195 (_assignment (_simple)(_target(61))(_sensitivity(17)(18)(47)(51)))))
			(line__196(_architecture 26 0 196 (_assignment (_simple)(_target(62))(_sensitivity(17)(18)(47)(51)))))
			(line__198(_architecture 27 0 198 (_assignment (_simple)(_target(63))(_sensitivity(17)(18)))))
			(line__199(_architecture 28 0 199 (_assignment (_simple)(_target(67))(_sensitivity(3)(17)(18)))))
			(line__200(_architecture 29 0 200 (_assignment (_simple)(_target(68))(_sensitivity(4)(17)(18)))))
			(line__201(_architecture 30 0 201 (_assignment (_simple)(_target(69))(_sensitivity(5)(17)(18)))))
			(line__202(_architecture 31 0 202 (_assignment (_simple)(_target(70))(_sensitivity(6)(17)(18)))))
			(line__203(_architecture 32 0 203 (_assignment (_simple)(_target(71))(_sensitivity(7)(17)(18)))))
			(line__217(_architecture 33 0 217 (_assignment (_simple)(_target(44))(_sensitivity(18)(50)))))
			(line__218(_architecture 34 0 218 (_assignment (_simple)(_target(45))(_sensitivity(18)(51)))))
			(line__220(_architecture 35 0 220 (_assignment (_simple)(_alias((rom1_addr)(rom_addr1(d_5_0))))(_target(27))(_sensitivity(44(d_5_0))))))
			(line__221(_architecture 36 0 221 (_assignment (_simple)(_alias((rom2_addr)(rom_addr2(d_5_0))))(_target(28))(_sensitivity(45(d_5_0))))))
			(line__223(_architecture 37 0 223 (_assignment (_simple)(_target(73))(_sensitivity(17)(46)))))
			(line__224(_architecture 38 0 224 (_assignment (_simple)(_target(74))(_sensitivity(17)(47)))))
			(line__226(_architecture 39 0 226 (_process (_simple)(_target(33)(34)(35)(64)(65)(66))(_sensitivity(0)(19)(20)(21)(22)(59)(60)(61)(62)(63)(67)(68)(69)(70)(71)(73)(74))(_monitor)(_read(31)(32)(57)(58)(64)(65)(66)(77)))))
			(line__321(_architecture 40 0 321 (_process (_simple)(_target(8)(9))(_sensitivity(75)(76)))))
			(line__345(_architecture 41 0 345 (_assignment (_simple)(_alias((tank1_angle)(tank1_angle_calc)))(_target(10))(_sensitivity(75)))))
			(line__346(_architecture 42 0 346 (_assignment (_simple)(_alias((tank2_angle)(tank2_angle_calc)))(_target(11))(_sensitivity(76)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686019 2 )
		(33686018 )
		(131586 )
		(50529026 33686019 770 )
		(50463490 50529027 771 )
		(33686018 33686018 33686018 33686018 33686018 33686018 )
		(514 )
		(197379 )
		(131843 )
		(771 )
		(515 )
		(197122 )
		(197378 )
	)
	(_model . vga_bsprite2a 43 -1
	)
)
I 000054 55 19499         1398293758831 vga_bsprite2a
(_unit VHDL (vga_bsprite2a 0 4 (vga_bsprite2a 0 46 ))
	(_version vb4)
	(_time 1398293758832 2014.04.23 18:55:58)
	(_source (\./../src/vga_bsprite2a.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code f1f3a4a1f7a6a4e4a7f6f6a5e2aaa0f6f3f7f8f6f5f7f4)
	(_entity
		(_time 1398292805418)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal tank1Turn ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal tank2Turn ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill1 ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill2 ~STD_LOGIC_VECTOR{7~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill3 ~STD_LOGIC_VECTOR{7~downto~0}~124 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill4 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill5 ~STD_LOGIC_VECTOR{7~downto~0}~128 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal tank1Angle ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1210 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal tank2Angle ~STD_LOGIC_VECTOR{1~downto~0}~1210 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1212 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal tank1_angle ~STD_LOGIC_VECTOR{7~downto~0}~1212 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1214 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal tank2_angle ~STD_LOGIC_VECTOR{7~downto~0}~1214 0 16 (_entity (_out ))))
		(_port (_internal aBTN ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal upBTN ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal downBTN ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal rightBTN ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
		(_port (_internal leftBTN ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~12 0 22 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1216 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~1216 0 23 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~31}~12 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 31))))))
		(_port (_internal M1 ~STD_LOGIC_VECTOR{0~to~31}~12 0 24 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~31}~1218 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 31))))))
		(_port (_internal M1a ~STD_LOGIC_VECTOR{0~to~31}~1218 0 25 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal M2 ~STD_LOGIC_VECTOR{31~downto~0}~12 0 26 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1220 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal M2a ~STD_LOGIC_VECTOR{31~downto~0}~1220 0 27 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1222 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal sw ~STD_LOGIC_VECTOR{7~downto~0}~1222 0 28 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal rom1_addr ~STD_LOGIC_VECTOR{5~downto~0}~12 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1224 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal rom2_addr ~STD_LOGIC_VECTOR{5~downto~0}~1224 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_port (_internal tank1rom10s ~STD_LOGIC_VECTOR{11~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~1226 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_port (_internal tank1rom1s ~STD_LOGIC_VECTOR{11~downto~0}~1226 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~7}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 7))))))
		(_port (_internal tank110sM ~STD_LOGIC_VECTOR{0~to~7}~12 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~7}~1228 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 7))))))
		(_port (_internal tank11sM ~STD_LOGIC_VECTOR{0~to~7}~1228 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~12 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1230 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~1230 0 40 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1232 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~1232 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal hbp ~STD_LOGIC_VECTOR{9~downto~0}~13 0 47 (_architecture (_string \"0010010000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal vbp ~STD_LOGIC_VECTOR{9~downto~0}~132 0 49 (_architecture (_string \"0000011111"\))))
		(_constant (_internal w ~extSTD.STANDARD.INTEGER 0 51 (_architecture ((i 4)))))
		(_constant (_internal h ~extSTD.STANDARD.INTEGER 0 52 (_architecture ((i 10)))))
		(_constant (_internal tw ~extSTD.STANDARD.INTEGER 0 53 (_architecture ((i 32)))))
		(_constant (_internal th ~extSTD.STANDARD.INTEGER 0 54 (_architecture ((i 29)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal zero ~STD_LOGIC_VECTOR{7~downto~0}~13 0 55 (_architecture (_string \"00000000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal thirty ~STD_LOGIC_VECTOR{7~downto~0}~134 0 56 (_architecture (_string \"00011110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal sixty ~STD_LOGIC_VECTOR{7~downto~0}~136 0 57 (_architecture (_string \"00111100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal ninety ~STD_LOGIC_VECTOR{7~downto~0}~138 0 58 (_architecture (_string \"01011010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal xpix1 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 60 (_architecture (_uni ))))
		(_signal (_internal xpix2 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 60 (_architecture (_uni ))))
		(_signal (_internal xpix3 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 60 (_architecture (_uni ))))
		(_signal (_internal xpix4 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 60 (_architecture (_uni ))))
		(_signal (_internal ypix1 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 60 (_architecture (_uni ))))
		(_signal (_internal ypix2 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 60 (_architecture (_uni ))))
		(_signal (_internal ypix3 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 60 (_architecture (_uni ))))
		(_signal (_internal ypix4 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 60 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal rom_addr1 ~STD_LOGIC_VECTOR{16~downto~0}~13 0 61 (_architecture (_uni ))))
		(_signal (_internal rom_addr2 ~STD_LOGIC_VECTOR{16~downto~0}~13 0 61 (_architecture (_uni ))))
		(_signal (_internal C1 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 62 (_architecture (_uni (_string \"0001010100"\)))))
		(_signal (_internal C2 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 63 (_architecture (_uni (_string \"0111110100"\)))))
		(_signal (_internal C3 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 64 (_architecture (_uni ))))
		(_signal (_internal C4 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 64 (_architecture (_uni ))))
		(_signal (_internal R1 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 64 (_architecture (_uni ))))
		(_signal (_internal R2 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 64 (_architecture (_uni ))))
		(_signal (_internal R3 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 64 (_architecture (_uni ))))
		(_signal (_internal R4 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 64 (_architecture (_uni ))))
		(_signal (_internal C1a ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 65 (_architecture (_uni ))))
		(_signal (_internal C2a ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 65 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{23~downto~0}~13 0 66 (_architecture (_uni ))))
		(_signal (_internal tank1Angle10s ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal tank1Angle1s ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal spriteon1 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal spriteon1f ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal spriteon2 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal spriteon2f ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal spriteonGrnd ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal spriteonB1 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_signal (_internal spriteonB2 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_signal (_internal spriteonB3 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_signal (_internal spriteonB4 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_signal (_internal spriteonB5 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_signal (_internal clk3 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal rom_pix1 ~STD_LOGIC_VECTOR{10~downto~0}~13 0 70 (_architecture (_uni ))))
		(_signal (_internal rom_pix2 ~STD_LOGIC_VECTOR{10~downto~0}~13 0 70 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal tank1_angle_calc ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 71 (_architecture (_uni ))))
		(_signal (_internal tank2_angle_calc ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal tank110sRomPix ~STD_LOGIC_VECTOR{11~downto~0}~13 0 72 (_architecture (_uni ))))
		(_signal (_internal tank11sRomPix ~STD_LOGIC_VECTOR{11~downto~0}~13 0 72 (_architecture (_uni ))))
		(_signal (_internal CFont ~STD_LOGIC_VECTOR{11~downto~0}~13 0 72 (_architecture (_uni ))))
		(_signal (_internal RFont ~STD_LOGIC_VECTOR{11~downto~0}~13 0 72 (_architecture (_uni ))))
		(_signal (_internal tank1ascii10s ~STD_LOGIC_VECTOR{11~downto~0}~13 0 72 (_architecture (_uni ))))
		(_signal (_internal tank1ascii1s ~STD_LOGIC_VECTOR{11~downto~0}~13 0 72 (_architecture (_uni ))))
		(_variable (_internal i ~extSTD.STANDARD.INTEGER 0 229 (_process 40 )))
		(_variable (_internal j ~extSTD.STANDARD.INTEGER 0 229 (_process 40 )))
		(_variable (_internal f ~extSTD.STANDARD.INTEGER 0 229 (_process 40 )))
		(_process
			(line__77(_architecture 0 0 77 (_assignment (_simple)(_target(79)))))
			(line__78(_architecture 1 0 78 (_assignment (_simple)(_target(80)))))
			(line__80(_architecture 2 0 80 (_assignment (_simple)(_target(81))(_sensitivity(23(d_7_4))))))
			(line__81(_architecture 3 0 81 (_assignment (_simple)(_target(82))(_sensitivity(23(d_3_0))))))
			(line__82(_architecture 4 0 82 (_assignment (_simple)(_target(29))(_sensitivity(18)(50)(81)))))
			(line__83(_architecture 5 0 83 (_assignment (_simple)(_target(30))(_sensitivity(18)(50)(82)))))
			(line__84(_architecture 6 0 84 (_assignment (_simple)(_target(77))(_sensitivity(17)(79)))))
			(line__85(_architecture 7 0 85 (_assignment (_simple)(_target(78))(_sensitivity(17)(79)))))
			(line__88(_architecture 8 0 88 (_assignment (_simple)(_target(57))(_sensitivity(17)(18)(79)(80)))))
			(line__90(_architecture 9 0 90 (_assignment (_simple)(_target(58))(_sensitivity(17)(18)(79)(80)))))
			(line__98(_architecture 10 0 98 (_assignment (_simple)(_target(49)))))
			(line__100(_architecture 11 0 100 (_assignment (_simple)(_target(50)))))
			(line__101(_architecture 12 0 101 (_assignment (_simple)(_target(51)))))
			(line__105(_architecture 13 0 105 (_process (_simple)(_target(56))(_sensitivity(24)(25))(_read(56)))))
			(line__113(_architecture 14 0 113 (_assignment (_simple)(_alias((clk3)(q(17))))(_simpleassign BUF)(_target(72))(_sensitivity(56(17))))))
			(line__115(_architecture 15 0 115 (_process (_target(46)(47)(75)(76))(_sensitivity(13)(14)(15)(16)(46)(47)(72)(1)(75)(76))(_dssslsensitivity 7))))
			(line__183(_architecture 16 0 183 (_assignment (_simple)(_target(40))(_sensitivity(18)(50)))))
			(line__184(_architecture 17 0 184 (_assignment (_simple)(_target(41))(_sensitivity(18)(51)))))
			(line__185(_architecture 18 0 185 (_assignment (_simple)(_target(42))(_sensitivity(18)(52)))))
			(line__186(_architecture 19 0 186 (_assignment (_simple)(_target(43))(_sensitivity(18)(53)))))
			(line__187(_architecture 20 0 187 (_assignment (_simple)(_target(36))(_sensitivity(17)(46)))))
			(line__188(_architecture 21 0 188 (_assignment (_simple)(_target(37))(_sensitivity(17)(47)))))
			(line__189(_architecture 22 0 189 (_assignment (_simple)(_target(38))(_sensitivity(17)(48)))))
			(line__190(_architecture 23 0 190 (_assignment (_simple)(_target(39))(_sensitivity(17)(49)))))
			(line__193(_architecture 24 0 193 (_assignment (_simple)(_target(59))(_sensitivity(17)(18)(46)(50)))))
			(line__194(_architecture 25 0 194 (_assignment (_simple)(_target(60))(_sensitivity(17)(18)(46)(50)))))
			(line__196(_architecture 26 0 196 (_assignment (_simple)(_target(61))(_sensitivity(17)(18)(47)(51)))))
			(line__197(_architecture 27 0 197 (_assignment (_simple)(_target(62))(_sensitivity(17)(18)(47)(51)))))
			(line__199(_architecture 28 0 199 (_assignment (_simple)(_target(63))(_sensitivity(17)(18)))))
			(line__200(_architecture 29 0 200 (_assignment (_simple)(_target(67))(_sensitivity(3)(17)(18)))))
			(line__201(_architecture 30 0 201 (_assignment (_simple)(_target(68))(_sensitivity(4)(17)(18)))))
			(line__202(_architecture 31 0 202 (_assignment (_simple)(_target(69))(_sensitivity(5)(17)(18)))))
			(line__203(_architecture 32 0 203 (_assignment (_simple)(_target(70))(_sensitivity(6)(17)(18)))))
			(line__204(_architecture 33 0 204 (_assignment (_simple)(_target(71))(_sensitivity(7)(17)(18)))))
			(line__218(_architecture 34 0 218 (_assignment (_simple)(_target(44))(_sensitivity(18)(50)))))
			(line__219(_architecture 35 0 219 (_assignment (_simple)(_target(45))(_sensitivity(18)(51)))))
			(line__221(_architecture 36 0 221 (_assignment (_simple)(_alias((rom1_addr)(rom_addr1(d_5_0))))(_target(27))(_sensitivity(44(d_5_0))))))
			(line__222(_architecture 37 0 222 (_assignment (_simple)(_alias((rom2_addr)(rom_addr2(d_5_0))))(_target(28))(_sensitivity(45(d_5_0))))))
			(line__224(_architecture 38 0 224 (_assignment (_simple)(_target(73))(_sensitivity(17)(46)))))
			(line__225(_architecture 39 0 225 (_assignment (_simple)(_target(74))(_sensitivity(17)(47)))))
			(line__227(_architecture 40 0 227 (_process (_simple)(_target(33)(34)(35)(64)(65)(66))(_sensitivity(0)(19)(20)(21)(22)(59)(60)(61)(62)(63)(67)(68)(69)(70)(71)(73)(74))(_monitor)(_read(31)(32)(57)(58)(64)(65)(66)(77)))))
			(line__323(_architecture 41 0 323 (_process (_simple)(_target(8)(9))(_sensitivity(75)(76)))))
			(line__347(_architecture 42 0 347 (_assignment (_simple)(_alias((tank1_angle)(tank1_angle_calc)))(_target(10))(_sensitivity(75)))))
			(line__348(_architecture 43 0 348 (_assignment (_simple)(_alias((tank2_angle)(tank2_angle_calc)))(_target(11))(_sensitivity(76)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686019 2 )
		(33686018 )
		(131586 )
		(50529026 33686019 770 )
		(50463490 50529027 771 )
		(33686018 33686018 33686018 33686018 33686018 33686018 )
		(514 )
		(197379 )
		(131843 )
		(771 )
		(515 )
		(197122 )
		(197378 )
	)
	(_model . vga_bsprite2a 44 -1
	)
)
I 000054 55 19578         1398293790827 vga_bsprite2a
(_unit VHDL (vga_bsprite2a 0 4 (vga_bsprite2a 0 46 ))
	(_version vb4)
	(_time 1398293790828 2014.04.23 18:56:30)
	(_source (\./../src/vga_bsprite2a.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code edbee2bebebab8f8bbeaeab9feb6bceaefebe4eae9ebe8)
	(_entity
		(_time 1398292805418)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal tank1Turn ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal tank2Turn ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill1 ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill2 ~STD_LOGIC_VECTOR{7~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill3 ~STD_LOGIC_VECTOR{7~downto~0}~124 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill4 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill5 ~STD_LOGIC_VECTOR{7~downto~0}~128 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal tank1Angle ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1210 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal tank2Angle ~STD_LOGIC_VECTOR{1~downto~0}~1210 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1212 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal tank1_angle ~STD_LOGIC_VECTOR{7~downto~0}~1212 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1214 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal tank2_angle ~STD_LOGIC_VECTOR{7~downto~0}~1214 0 16 (_entity (_out ))))
		(_port (_internal aBTN ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal upBTN ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal downBTN ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal rightBTN ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
		(_port (_internal leftBTN ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~12 0 22 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1216 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~1216 0 23 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~31}~12 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 31))))))
		(_port (_internal M1 ~STD_LOGIC_VECTOR{0~to~31}~12 0 24 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~31}~1218 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 31))))))
		(_port (_internal M1a ~STD_LOGIC_VECTOR{0~to~31}~1218 0 25 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal M2 ~STD_LOGIC_VECTOR{31~downto~0}~12 0 26 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1220 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal M2a ~STD_LOGIC_VECTOR{31~downto~0}~1220 0 27 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1222 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal sw ~STD_LOGIC_VECTOR{7~downto~0}~1222 0 28 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal rom1_addr ~STD_LOGIC_VECTOR{5~downto~0}~12 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1224 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal rom2_addr ~STD_LOGIC_VECTOR{5~downto~0}~1224 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_port (_internal tank1rom10s ~STD_LOGIC_VECTOR{11~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~1226 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_port (_internal tank1rom1s ~STD_LOGIC_VECTOR{11~downto~0}~1226 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~7}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 7))))))
		(_port (_internal tank110sM ~STD_LOGIC_VECTOR{0~to~7}~12 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~7}~1228 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 7))))))
		(_port (_internal tank11sM ~STD_LOGIC_VECTOR{0~to~7}~1228 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~12 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1230 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~1230 0 40 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1232 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~1232 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal hbp ~STD_LOGIC_VECTOR{9~downto~0}~13 0 47 (_architecture (_string \"0010010000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal vbp ~STD_LOGIC_VECTOR{9~downto~0}~132 0 49 (_architecture (_string \"0000011111"\))))
		(_constant (_internal w ~extSTD.STANDARD.INTEGER 0 51 (_architecture ((i 4)))))
		(_constant (_internal h ~extSTD.STANDARD.INTEGER 0 52 (_architecture ((i 10)))))
		(_constant (_internal tw ~extSTD.STANDARD.INTEGER 0 53 (_architecture ((i 32)))))
		(_constant (_internal th ~extSTD.STANDARD.INTEGER 0 54 (_architecture ((i 29)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal zero ~STD_LOGIC_VECTOR{7~downto~0}~13 0 55 (_architecture (_string \"00000000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal thirty ~STD_LOGIC_VECTOR{7~downto~0}~134 0 56 (_architecture (_string \"00011110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal sixty ~STD_LOGIC_VECTOR{7~downto~0}~136 0 57 (_architecture (_string \"00111100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal ninety ~STD_LOGIC_VECTOR{7~downto~0}~138 0 58 (_architecture (_string \"01011010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal xpix1 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 60 (_architecture (_uni ))))
		(_signal (_internal xpix2 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 60 (_architecture (_uni ))))
		(_signal (_internal xpix3 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 60 (_architecture (_uni ))))
		(_signal (_internal xpix4 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 60 (_architecture (_uni ))))
		(_signal (_internal ypix1 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 60 (_architecture (_uni ))))
		(_signal (_internal ypix2 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 60 (_architecture (_uni ))))
		(_signal (_internal ypix3 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 60 (_architecture (_uni ))))
		(_signal (_internal ypix4 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 60 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal rom_addr1 ~STD_LOGIC_VECTOR{16~downto~0}~13 0 61 (_architecture (_uni ))))
		(_signal (_internal rom_addr2 ~STD_LOGIC_VECTOR{16~downto~0}~13 0 61 (_architecture (_uni ))))
		(_signal (_internal C1 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 62 (_architecture (_uni (_string \"0001010100"\)))))
		(_signal (_internal C2 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 63 (_architecture (_uni (_string \"0111110100"\)))))
		(_signal (_internal C3 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 64 (_architecture (_uni ))))
		(_signal (_internal C4 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 64 (_architecture (_uni ))))
		(_signal (_internal R1 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 64 (_architecture (_uni ))))
		(_signal (_internal R2 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 64 (_architecture (_uni ))))
		(_signal (_internal R3 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 64 (_architecture (_uni ))))
		(_signal (_internal R4 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 64 (_architecture (_uni ))))
		(_signal (_internal C1a ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 65 (_architecture (_uni ))))
		(_signal (_internal C2a ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 65 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{23~downto~0}~13 0 66 (_architecture (_uni ))))
		(_signal (_internal tank1Angle10s ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal tank1Angle1s ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal spriteon1 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal spriteon1f ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal spriteon2 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal spriteon2f ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal spriteonGrnd ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal spriteonB1 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_signal (_internal spriteonB2 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_signal (_internal spriteonB3 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_signal (_internal spriteonB4 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_signal (_internal spriteonB5 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_signal (_internal clk3 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal rom_pix1 ~STD_LOGIC_VECTOR{10~downto~0}~13 0 70 (_architecture (_uni ))))
		(_signal (_internal rom_pix2 ~STD_LOGIC_VECTOR{10~downto~0}~13 0 70 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal tank1_angle_calc ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 71 (_architecture (_uni ))))
		(_signal (_internal tank2_angle_calc ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal tank110sRomPix ~STD_LOGIC_VECTOR{11~downto~0}~13 0 72 (_architecture (_uni ))))
		(_signal (_internal tank11sRomPix ~STD_LOGIC_VECTOR{11~downto~0}~13 0 72 (_architecture (_uni ))))
		(_signal (_internal CFont ~STD_LOGIC_VECTOR{11~downto~0}~13 0 72 (_architecture (_uni ))))
		(_signal (_internal RFont ~STD_LOGIC_VECTOR{11~downto~0}~13 0 72 (_architecture (_uni ))))
		(_signal (_internal tank1ascii10s ~STD_LOGIC_VECTOR{11~downto~0}~13 0 72 (_architecture (_uni ))))
		(_signal (_internal tank1ascii1s ~STD_LOGIC_VECTOR{11~downto~0}~13 0 72 (_architecture (_uni ))))
		(_variable (_internal i ~extSTD.STANDARD.INTEGER 0 229 (_process 40 )))
		(_variable (_internal j ~extSTD.STANDARD.INTEGER 0 229 (_process 40 )))
		(_variable (_internal f ~extSTD.STANDARD.INTEGER 0 229 (_process 40 )))
		(_variable (_internal n ~extSTD.STANDARD.INTEGER 0 229 (_process 40 )))
		(_process
			(line__77(_architecture 0 0 77 (_assignment (_simple)(_target(79)))))
			(line__78(_architecture 1 0 78 (_assignment (_simple)(_target(80)))))
			(line__80(_architecture 2 0 80 (_assignment (_simple)(_target(81))(_sensitivity(23(d_7_4))))))
			(line__81(_architecture 3 0 81 (_assignment (_simple)(_target(82))(_sensitivity(23(d_3_0))))))
			(line__82(_architecture 4 0 82 (_assignment (_simple)(_target(29))(_sensitivity(18)(50)(81)))))
			(line__83(_architecture 5 0 83 (_assignment (_simple)(_target(30))(_sensitivity(18)(50)(82)))))
			(line__84(_architecture 6 0 84 (_assignment (_simple)(_target(77))(_sensitivity(17)(79)))))
			(line__85(_architecture 7 0 85 (_assignment (_simple)(_target(78))(_sensitivity(17)(79)))))
			(line__88(_architecture 8 0 88 (_assignment (_simple)(_target(57))(_sensitivity(17)(18)(79)(80)))))
			(line__90(_architecture 9 0 90 (_assignment (_simple)(_target(58))(_sensitivity(17)(18)(79)(80)))))
			(line__98(_architecture 10 0 98 (_assignment (_simple)(_target(49)))))
			(line__100(_architecture 11 0 100 (_assignment (_simple)(_target(50)))))
			(line__101(_architecture 12 0 101 (_assignment (_simple)(_target(51)))))
			(line__105(_architecture 13 0 105 (_process (_simple)(_target(56))(_sensitivity(24)(25))(_read(56)))))
			(line__113(_architecture 14 0 113 (_assignment (_simple)(_alias((clk3)(q(17))))(_simpleassign BUF)(_target(72))(_sensitivity(56(17))))))
			(line__115(_architecture 15 0 115 (_process (_target(46)(47)(75)(76))(_sensitivity(13)(14)(15)(16)(46)(47)(72)(1)(75)(76))(_dssslsensitivity 7))))
			(line__183(_architecture 16 0 183 (_assignment (_simple)(_target(40))(_sensitivity(18)(50)))))
			(line__184(_architecture 17 0 184 (_assignment (_simple)(_target(41))(_sensitivity(18)(51)))))
			(line__185(_architecture 18 0 185 (_assignment (_simple)(_target(42))(_sensitivity(18)(52)))))
			(line__186(_architecture 19 0 186 (_assignment (_simple)(_target(43))(_sensitivity(18)(53)))))
			(line__187(_architecture 20 0 187 (_assignment (_simple)(_target(36))(_sensitivity(17)(46)))))
			(line__188(_architecture 21 0 188 (_assignment (_simple)(_target(37))(_sensitivity(17)(47)))))
			(line__189(_architecture 22 0 189 (_assignment (_simple)(_target(38))(_sensitivity(17)(48)))))
			(line__190(_architecture 23 0 190 (_assignment (_simple)(_target(39))(_sensitivity(17)(49)))))
			(line__193(_architecture 24 0 193 (_assignment (_simple)(_target(59))(_sensitivity(17)(18)(46)(50)))))
			(line__194(_architecture 25 0 194 (_assignment (_simple)(_target(60))(_sensitivity(17)(18)(46)(50)))))
			(line__196(_architecture 26 0 196 (_assignment (_simple)(_target(61))(_sensitivity(17)(18)(47)(51)))))
			(line__197(_architecture 27 0 197 (_assignment (_simple)(_target(62))(_sensitivity(17)(18)(47)(51)))))
			(line__199(_architecture 28 0 199 (_assignment (_simple)(_target(63))(_sensitivity(17)(18)))))
			(line__200(_architecture 29 0 200 (_assignment (_simple)(_target(67))(_sensitivity(3)(17)(18)))))
			(line__201(_architecture 30 0 201 (_assignment (_simple)(_target(68))(_sensitivity(4)(17)(18)))))
			(line__202(_architecture 31 0 202 (_assignment (_simple)(_target(69))(_sensitivity(5)(17)(18)))))
			(line__203(_architecture 32 0 203 (_assignment (_simple)(_target(70))(_sensitivity(6)(17)(18)))))
			(line__204(_architecture 33 0 204 (_assignment (_simple)(_target(71))(_sensitivity(7)(17)(18)))))
			(line__218(_architecture 34 0 218 (_assignment (_simple)(_target(44))(_sensitivity(18)(50)))))
			(line__219(_architecture 35 0 219 (_assignment (_simple)(_target(45))(_sensitivity(18)(51)))))
			(line__221(_architecture 36 0 221 (_assignment (_simple)(_alias((rom1_addr)(rom_addr1(d_5_0))))(_target(27))(_sensitivity(44(d_5_0))))))
			(line__222(_architecture 37 0 222 (_assignment (_simple)(_alias((rom2_addr)(rom_addr2(d_5_0))))(_target(28))(_sensitivity(45(d_5_0))))))
			(line__224(_architecture 38 0 224 (_assignment (_simple)(_target(73))(_sensitivity(17)(46)))))
			(line__225(_architecture 39 0 225 (_assignment (_simple)(_target(74))(_sensitivity(17)(47)))))
			(line__227(_architecture 40 0 227 (_process (_simple)(_target(33)(34)(35)(64)(65)(66))(_sensitivity(0)(19)(20)(21)(22)(59)(60)(61)(62)(63)(67)(68)(69)(70)(71)(73)(74))(_monitor)(_read(31)(32)(57)(58)(64)(65)(66)(77)(78)))))
			(line__323(_architecture 41 0 323 (_process (_simple)(_target(8)(9))(_sensitivity(75)(76)))))
			(line__347(_architecture 42 0 347 (_assignment (_simple)(_alias((tank1_angle)(tank1_angle_calc)))(_target(10))(_sensitivity(75)))))
			(line__348(_architecture 43 0 348 (_assignment (_simple)(_alias((tank2_angle)(tank2_angle_calc)))(_target(11))(_sensitivity(76)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686019 2 )
		(33686018 )
		(131586 )
		(50529026 33686019 770 )
		(50463490 50529027 771 )
		(33686018 33686018 33686018 33686018 33686018 33686018 )
		(514 )
		(197379 )
		(131843 )
		(771 )
		(515 )
		(197122 )
		(197378 )
	)
	(_model . vga_bsprite2a 44 -1
	)
)
I 000054 55 19766         1398294082978 vga_bsprite2a
(_unit VHDL (vga_bsprite2a 0 4 (vga_bsprite2a 0 46 ))
	(_version vb4)
	(_time 1398294082979 2014.04.23 19:01:22)
	(_source (\./../src/vga_bsprite2a.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 1c1f4c1b484b49094a1b1b4f0f474d1b1e1a151b181a19)
	(_entity
		(_time 1398292805418)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal tank1Turn ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal tank2Turn ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill1 ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill2 ~STD_LOGIC_VECTOR{7~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill3 ~STD_LOGIC_VECTOR{7~downto~0}~124 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill4 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill5 ~STD_LOGIC_VECTOR{7~downto~0}~128 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal tank1Angle ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1210 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal tank2Angle ~STD_LOGIC_VECTOR{1~downto~0}~1210 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1212 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal tank1_angle ~STD_LOGIC_VECTOR{7~downto~0}~1212 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1214 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal tank2_angle ~STD_LOGIC_VECTOR{7~downto~0}~1214 0 16 (_entity (_out ))))
		(_port (_internal aBTN ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal upBTN ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal downBTN ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal rightBTN ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
		(_port (_internal leftBTN ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~12 0 22 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1216 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~1216 0 23 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~31}~12 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 31))))))
		(_port (_internal M1 ~STD_LOGIC_VECTOR{0~to~31}~12 0 24 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~31}~1218 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 31))))))
		(_port (_internal M1a ~STD_LOGIC_VECTOR{0~to~31}~1218 0 25 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal M2 ~STD_LOGIC_VECTOR{31~downto~0}~12 0 26 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1220 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal M2a ~STD_LOGIC_VECTOR{31~downto~0}~1220 0 27 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1222 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal sw ~STD_LOGIC_VECTOR{7~downto~0}~1222 0 28 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal rom1_addr ~STD_LOGIC_VECTOR{5~downto~0}~12 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1224 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal rom2_addr ~STD_LOGIC_VECTOR{5~downto~0}~1224 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_port (_internal tank1rom10s ~STD_LOGIC_VECTOR{11~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~1226 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_port (_internal tank1rom1s ~STD_LOGIC_VECTOR{11~downto~0}~1226 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~7}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 7))))))
		(_port (_internal tank110sM ~STD_LOGIC_VECTOR{0~to~7}~12 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~7}~1228 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 7))))))
		(_port (_internal tank11sM ~STD_LOGIC_VECTOR{0~to~7}~1228 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~12 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1230 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~1230 0 40 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1232 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~1232 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal hbp ~STD_LOGIC_VECTOR{9~downto~0}~13 0 47 (_architecture (_string \"0010010000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal vbp ~STD_LOGIC_VECTOR{9~downto~0}~132 0 49 (_architecture (_string \"0000011111"\))))
		(_constant (_internal w ~extSTD.STANDARD.INTEGER 0 51 (_architecture ((i 4)))))
		(_constant (_internal h ~extSTD.STANDARD.INTEGER 0 52 (_architecture ((i 10)))))
		(_constant (_internal tw ~extSTD.STANDARD.INTEGER 0 53 (_architecture ((i 32)))))
		(_constant (_internal th ~extSTD.STANDARD.INTEGER 0 54 (_architecture ((i 29)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal zero ~STD_LOGIC_VECTOR{7~downto~0}~13 0 55 (_architecture (_string \"00000000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal thirty ~STD_LOGIC_VECTOR{7~downto~0}~134 0 56 (_architecture (_string \"00011110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal sixty ~STD_LOGIC_VECTOR{7~downto~0}~136 0 57 (_architecture (_string \"00111100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal ninety ~STD_LOGIC_VECTOR{7~downto~0}~138 0 58 (_architecture (_string \"01011010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal xpix1 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 60 (_architecture (_uni ))))
		(_signal (_internal xpix2 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 60 (_architecture (_uni ))))
		(_signal (_internal xpix3 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 60 (_architecture (_uni ))))
		(_signal (_internal xpix4 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 60 (_architecture (_uni ))))
		(_signal (_internal ypix1 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 60 (_architecture (_uni ))))
		(_signal (_internal ypix2 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 60 (_architecture (_uni ))))
		(_signal (_internal ypix3 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 60 (_architecture (_uni ))))
		(_signal (_internal ypix4 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 60 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal rom_addr1 ~STD_LOGIC_VECTOR{16~downto~0}~13 0 61 (_architecture (_uni ))))
		(_signal (_internal rom_addr2 ~STD_LOGIC_VECTOR{16~downto~0}~13 0 61 (_architecture (_uni ))))
		(_signal (_internal C1 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 62 (_architecture (_uni (_string \"0001010100"\)))))
		(_signal (_internal C2 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 63 (_architecture (_uni (_string \"0111110100"\)))))
		(_signal (_internal C3 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 64 (_architecture (_uni ))))
		(_signal (_internal C4 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 64 (_architecture (_uni ))))
		(_signal (_internal R1 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 64 (_architecture (_uni ))))
		(_signal (_internal R2 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 64 (_architecture (_uni ))))
		(_signal (_internal R3 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 64 (_architecture (_uni ))))
		(_signal (_internal R4 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 64 (_architecture (_uni ))))
		(_signal (_internal C1a ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 65 (_architecture (_uni ))))
		(_signal (_internal C2a ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 65 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{23~downto~0}~13 0 66 (_architecture (_uni ))))
		(_signal (_internal tank1Angle10s ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal tank1Angle1s ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal spriteon1 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal spriteon1f ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal spriteon2 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal spriteon2f ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal spriteonGrnd ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal spriteonB1 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_signal (_internal spriteonB2 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_signal (_internal spriteonB3 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_signal (_internal spriteonB4 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_signal (_internal spriteonB5 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_signal (_internal clk3 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal rom_pix1 ~STD_LOGIC_VECTOR{10~downto~0}~13 0 70 (_architecture (_uni ))))
		(_signal (_internal rom_pix2 ~STD_LOGIC_VECTOR{10~downto~0}~13 0 70 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal tank1_angle_calc ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 71 (_architecture (_uni ))))
		(_signal (_internal tank2_angle_calc ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal tank110sRomPix ~STD_LOGIC_VECTOR{11~downto~0}~13 0 72 (_architecture (_uni ))))
		(_signal (_internal tank11sRomPix ~STD_LOGIC_VECTOR{11~downto~0}~13 0 72 (_architecture (_uni ))))
		(_signal (_internal CFont ~STD_LOGIC_VECTOR{11~downto~0}~13 0 72 (_architecture (_uni ))))
		(_signal (_internal CFont2 ~STD_LOGIC_VECTOR{11~downto~0}~13 0 72 (_architecture (_uni ))))
		(_signal (_internal RFont ~STD_LOGIC_VECTOR{11~downto~0}~13 0 72 (_architecture (_uni ))))
		(_signal (_internal tank1ascii10s ~STD_LOGIC_VECTOR{11~downto~0}~13 0 72 (_architecture (_uni ))))
		(_signal (_internal tank1ascii1s ~STD_LOGIC_VECTOR{11~downto~0}~13 0 72 (_architecture (_uni ))))
		(_variable (_internal i ~extSTD.STANDARD.INTEGER 0 230 (_process 41 )))
		(_variable (_internal j ~extSTD.STANDARD.INTEGER 0 230 (_process 41 )))
		(_variable (_internal f ~extSTD.STANDARD.INTEGER 0 230 (_process 41 )))
		(_variable (_internal n ~extSTD.STANDARD.INTEGER 0 230 (_process 41 )))
		(_process
			(line__77(_architecture 0 0 77 (_assignment (_simple)(_target(79)))))
			(line__78(_architecture 1 0 78 (_assignment (_simple)(_target(81)))))
			(line__79(_architecture 2 0 79 (_assignment (_simple)(_target(80))(_sensitivity(79)))))
			(line__81(_architecture 3 0 81 (_assignment (_simple)(_target(82))(_sensitivity(23(d_7_4))))))
			(line__82(_architecture 4 0 82 (_assignment (_simple)(_target(83))(_sensitivity(23(d_3_0))))))
			(line__83(_architecture 5 0 83 (_assignment (_simple)(_target(29))(_sensitivity(18)(50)(82)))))
			(line__84(_architecture 6 0 84 (_assignment (_simple)(_target(30))(_sensitivity(18)(50)(83)))))
			(line__85(_architecture 7 0 85 (_assignment (_simple)(_target(77))(_sensitivity(17)(79)))))
			(line__86(_architecture 8 0 86 (_assignment (_simple)(_target(78))(_sensitivity(17)(79)))))
			(line__89(_architecture 9 0 89 (_assignment (_simple)(_target(57))(_sensitivity(17)(18)(79)(81)))))
			(line__91(_architecture 10 0 91 (_assignment (_simple)(_target(58))(_sensitivity(17)(18)(80)(81)))))
			(line__99(_architecture 11 0 99 (_assignment (_simple)(_target(49)))))
			(line__101(_architecture 12 0 101 (_assignment (_simple)(_target(50)))))
			(line__102(_architecture 13 0 102 (_assignment (_simple)(_target(51)))))
			(line__106(_architecture 14 0 106 (_process (_simple)(_target(56))(_sensitivity(24)(25))(_read(56)))))
			(line__114(_architecture 15 0 114 (_assignment (_simple)(_alias((clk3)(q(17))))(_simpleassign BUF)(_target(72))(_sensitivity(56(17))))))
			(line__116(_architecture 16 0 116 (_process (_target(46)(47)(75)(76))(_sensitivity(13)(14)(15)(16)(46)(47)(72)(1)(75)(76))(_dssslsensitivity 7))))
			(line__184(_architecture 17 0 184 (_assignment (_simple)(_target(40))(_sensitivity(18)(50)))))
			(line__185(_architecture 18 0 185 (_assignment (_simple)(_target(41))(_sensitivity(18)(51)))))
			(line__186(_architecture 19 0 186 (_assignment (_simple)(_target(42))(_sensitivity(18)(52)))))
			(line__187(_architecture 20 0 187 (_assignment (_simple)(_target(43))(_sensitivity(18)(53)))))
			(line__188(_architecture 21 0 188 (_assignment (_simple)(_target(36))(_sensitivity(17)(46)))))
			(line__189(_architecture 22 0 189 (_assignment (_simple)(_target(37))(_sensitivity(17)(47)))))
			(line__190(_architecture 23 0 190 (_assignment (_simple)(_target(38))(_sensitivity(17)(48)))))
			(line__191(_architecture 24 0 191 (_assignment (_simple)(_target(39))(_sensitivity(17)(49)))))
			(line__194(_architecture 25 0 194 (_assignment (_simple)(_target(59))(_sensitivity(17)(18)(46)(50)))))
			(line__195(_architecture 26 0 195 (_assignment (_simple)(_target(60))(_sensitivity(17)(18)(46)(50)))))
			(line__197(_architecture 27 0 197 (_assignment (_simple)(_target(61))(_sensitivity(17)(18)(47)(51)))))
			(line__198(_architecture 28 0 198 (_assignment (_simple)(_target(62))(_sensitivity(17)(18)(47)(51)))))
			(line__200(_architecture 29 0 200 (_assignment (_simple)(_target(63))(_sensitivity(17)(18)))))
			(line__201(_architecture 30 0 201 (_assignment (_simple)(_target(67))(_sensitivity(3)(17)(18)))))
			(line__202(_architecture 31 0 202 (_assignment (_simple)(_target(68))(_sensitivity(4)(17)(18)))))
			(line__203(_architecture 32 0 203 (_assignment (_simple)(_target(69))(_sensitivity(5)(17)(18)))))
			(line__204(_architecture 33 0 204 (_assignment (_simple)(_target(70))(_sensitivity(6)(17)(18)))))
			(line__205(_architecture 34 0 205 (_assignment (_simple)(_target(71))(_sensitivity(7)(17)(18)))))
			(line__219(_architecture 35 0 219 (_assignment (_simple)(_target(44))(_sensitivity(18)(50)))))
			(line__220(_architecture 36 0 220 (_assignment (_simple)(_target(45))(_sensitivity(18)(51)))))
			(line__222(_architecture 37 0 222 (_assignment (_simple)(_alias((rom1_addr)(rom_addr1(d_5_0))))(_target(27))(_sensitivity(44(d_5_0))))))
			(line__223(_architecture 38 0 223 (_assignment (_simple)(_alias((rom2_addr)(rom_addr2(d_5_0))))(_target(28))(_sensitivity(45(d_5_0))))))
			(line__225(_architecture 39 0 225 (_assignment (_simple)(_target(73))(_sensitivity(17)(46)))))
			(line__226(_architecture 40 0 226 (_assignment (_simple)(_target(74))(_sensitivity(17)(47)))))
			(line__228(_architecture 41 0 228 (_process (_simple)(_target(33)(34)(35)(64)(65)(66))(_sensitivity(0)(19)(20)(21)(22)(59)(60)(61)(62)(63)(67)(68)(69)(70)(71)(73)(74))(_monitor)(_read(31)(32)(57)(58)(64)(65)(66)(77)(78)))))
			(line__324(_architecture 42 0 324 (_process (_simple)(_target(8)(9))(_sensitivity(75)(76)))))
			(line__348(_architecture 43 0 348 (_assignment (_simple)(_alias((tank1_angle)(tank1_angle_calc)))(_target(10))(_sensitivity(75)))))
			(line__349(_architecture 44 0 349 (_assignment (_simple)(_alias((tank2_angle)(tank2_angle_calc)))(_target(11))(_sensitivity(76)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686019 2 )
		(33686018 )
		(131586 )
		(50529026 33686019 770 )
		(50463490 50529027 771 )
		(33686018 33686018 33686018 33686018 33686018 33686018 )
		(514 )
		(197379 )
		(131843 )
		(771 )
		(515 )
		(197122 )
		(197378 )
	)
	(_model . vga_bsprite2a 45 -1
	)
)
V 000054 55 19766         1398294384319 vga_bsprite2a
(_unit VHDL (vga_bsprite2a 0 4 (vga_bsprite2a 0 46 ))
	(_version vb4)
	(_time 1398294384320 2014.04.23 19:06:24)
	(_source (\./../src/vga_bsprite2a.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 3f6d313a6e686a2a6938386c2c646e383d3936383b393a)
	(_entity
		(_time 1398292805418)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal tank1Turn ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal tank2Turn ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill1 ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill2 ~STD_LOGIC_VECTOR{7~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill3 ~STD_LOGIC_VECTOR{7~downto~0}~124 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill4 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hill5 ~STD_LOGIC_VECTOR{7~downto~0}~128 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal tank1Angle ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1210 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal tank2Angle ~STD_LOGIC_VECTOR{1~downto~0}~1210 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1212 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal tank1_angle ~STD_LOGIC_VECTOR{7~downto~0}~1212 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1214 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal tank2_angle ~STD_LOGIC_VECTOR{7~downto~0}~1214 0 16 (_entity (_out ))))
		(_port (_internal aBTN ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal upBTN ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal downBTN ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal rightBTN ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
		(_port (_internal leftBTN ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~12 0 22 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1216 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~1216 0 23 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~31}~12 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 31))))))
		(_port (_internal M1 ~STD_LOGIC_VECTOR{0~to~31}~12 0 24 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~31}~1218 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 31))))))
		(_port (_internal M1a ~STD_LOGIC_VECTOR{0~to~31}~1218 0 25 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal M2 ~STD_LOGIC_VECTOR{31~downto~0}~12 0 26 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1220 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal M2a ~STD_LOGIC_VECTOR{31~downto~0}~1220 0 27 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1222 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal sw ~STD_LOGIC_VECTOR{7~downto~0}~1222 0 28 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal rom1_addr ~STD_LOGIC_VECTOR{5~downto~0}~12 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1224 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal rom2_addr ~STD_LOGIC_VECTOR{5~downto~0}~1224 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_port (_internal tank1rom10s ~STD_LOGIC_VECTOR{11~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~1226 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_port (_internal tank1rom1s ~STD_LOGIC_VECTOR{11~downto~0}~1226 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~7}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 7))))))
		(_port (_internal tank110sM ~STD_LOGIC_VECTOR{0~to~7}~12 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~7}~1228 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 7))))))
		(_port (_internal tank11sM ~STD_LOGIC_VECTOR{0~to~7}~1228 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~12 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1230 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~1230 0 40 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1232 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~1232 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal hbp ~STD_LOGIC_VECTOR{9~downto~0}~13 0 47 (_architecture (_string \"0010010000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal vbp ~STD_LOGIC_VECTOR{9~downto~0}~132 0 49 (_architecture (_string \"0000011111"\))))
		(_constant (_internal w ~extSTD.STANDARD.INTEGER 0 51 (_architecture ((i 4)))))
		(_constant (_internal h ~extSTD.STANDARD.INTEGER 0 52 (_architecture ((i 10)))))
		(_constant (_internal tw ~extSTD.STANDARD.INTEGER 0 53 (_architecture ((i 32)))))
		(_constant (_internal th ~extSTD.STANDARD.INTEGER 0 54 (_architecture ((i 29)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal zero ~STD_LOGIC_VECTOR{7~downto~0}~13 0 55 (_architecture (_string \"00000000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal thirty ~STD_LOGIC_VECTOR{7~downto~0}~134 0 56 (_architecture (_string \"00011110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal sixty ~STD_LOGIC_VECTOR{7~downto~0}~136 0 57 (_architecture (_string \"00111100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal ninety ~STD_LOGIC_VECTOR{7~downto~0}~138 0 58 (_architecture (_string \"01011010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal xpix1 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 60 (_architecture (_uni ))))
		(_signal (_internal xpix2 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 60 (_architecture (_uni ))))
		(_signal (_internal xpix3 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 60 (_architecture (_uni ))))
		(_signal (_internal xpix4 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 60 (_architecture (_uni ))))
		(_signal (_internal ypix1 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 60 (_architecture (_uni ))))
		(_signal (_internal ypix2 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 60 (_architecture (_uni ))))
		(_signal (_internal ypix3 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 60 (_architecture (_uni ))))
		(_signal (_internal ypix4 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 60 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal rom_addr1 ~STD_LOGIC_VECTOR{16~downto~0}~13 0 61 (_architecture (_uni ))))
		(_signal (_internal rom_addr2 ~STD_LOGIC_VECTOR{16~downto~0}~13 0 61 (_architecture (_uni ))))
		(_signal (_internal C1 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 62 (_architecture (_uni (_string \"0001010100"\)))))
		(_signal (_internal C2 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 63 (_architecture (_uni (_string \"0111110100"\)))))
		(_signal (_internal C3 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 64 (_architecture (_uni ))))
		(_signal (_internal C4 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 64 (_architecture (_uni ))))
		(_signal (_internal R1 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 64 (_architecture (_uni ))))
		(_signal (_internal R2 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 64 (_architecture (_uni ))))
		(_signal (_internal R3 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 64 (_architecture (_uni ))))
		(_signal (_internal R4 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 64 (_architecture (_uni ))))
		(_signal (_internal C1a ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 65 (_architecture (_uni ))))
		(_signal (_internal C2a ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 65 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{23~downto~0}~13 0 66 (_architecture (_uni ))))
		(_signal (_internal tank1Angle10s ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal tank1Angle1s ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal spriteon1 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal spriteon1f ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal spriteon2 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal spriteon2f ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal spriteonGrnd ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal spriteonB1 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_signal (_internal spriteonB2 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_signal (_internal spriteonB3 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_signal (_internal spriteonB4 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_signal (_internal spriteonB5 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_signal (_internal clk3 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal rom_pix1 ~STD_LOGIC_VECTOR{10~downto~0}~13 0 70 (_architecture (_uni ))))
		(_signal (_internal rom_pix2 ~STD_LOGIC_VECTOR{10~downto~0}~13 0 70 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal tank1_angle_calc ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 71 (_architecture (_uni ))))
		(_signal (_internal tank2_angle_calc ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal tank110sRomPix ~STD_LOGIC_VECTOR{11~downto~0}~13 0 72 (_architecture (_uni ))))
		(_signal (_internal tank11sRomPix ~STD_LOGIC_VECTOR{11~downto~0}~13 0 72 (_architecture (_uni ))))
		(_signal (_internal CFont ~STD_LOGIC_VECTOR{11~downto~0}~13 0 72 (_architecture (_uni ))))
		(_signal (_internal CFont2 ~STD_LOGIC_VECTOR{11~downto~0}~13 0 72 (_architecture (_uni ))))
		(_signal (_internal RFont ~STD_LOGIC_VECTOR{11~downto~0}~13 0 72 (_architecture (_uni ))))
		(_signal (_internal tank1ascii10s ~STD_LOGIC_VECTOR{11~downto~0}~13 0 72 (_architecture (_uni ))))
		(_signal (_internal tank1ascii1s ~STD_LOGIC_VECTOR{11~downto~0}~13 0 72 (_architecture (_uni ))))
		(_variable (_internal i ~extSTD.STANDARD.INTEGER 0 230 (_process 41 )))
		(_variable (_internal j ~extSTD.STANDARD.INTEGER 0 230 (_process 41 )))
		(_variable (_internal f ~extSTD.STANDARD.INTEGER 0 230 (_process 41 )))
		(_variable (_internal n ~extSTD.STANDARD.INTEGER 0 230 (_process 41 )))
		(_process
			(line__77(_architecture 0 0 77 (_assignment (_simple)(_target(79)))))
			(line__78(_architecture 1 0 78 (_assignment (_simple)(_target(81)))))
			(line__79(_architecture 2 0 79 (_assignment (_simple)(_target(80))(_sensitivity(79)))))
			(line__81(_architecture 3 0 81 (_assignment (_simple)(_target(82))(_sensitivity(23(d_7_4))))))
			(line__82(_architecture 4 0 82 (_assignment (_simple)(_target(83))(_sensitivity(23(d_3_0))))))
			(line__83(_architecture 5 0 83 (_assignment (_simple)(_target(29))(_sensitivity(18)(50)(82)))))
			(line__84(_architecture 6 0 84 (_assignment (_simple)(_target(30))(_sensitivity(18)(50)(83)))))
			(line__85(_architecture 7 0 85 (_assignment (_simple)(_target(77))(_sensitivity(17)(79)))))
			(line__86(_architecture 8 0 86 (_assignment (_simple)(_target(78))(_sensitivity(17)(80)))))
			(line__89(_architecture 9 0 89 (_assignment (_simple)(_target(57))(_sensitivity(17)(18)(79)(81)))))
			(line__91(_architecture 10 0 91 (_assignment (_simple)(_target(58))(_sensitivity(17)(18)(80)(81)))))
			(line__99(_architecture 11 0 99 (_assignment (_simple)(_target(49)))))
			(line__101(_architecture 12 0 101 (_assignment (_simple)(_target(50)))))
			(line__102(_architecture 13 0 102 (_assignment (_simple)(_target(51)))))
			(line__106(_architecture 14 0 106 (_process (_simple)(_target(56))(_sensitivity(24)(25))(_read(56)))))
			(line__114(_architecture 15 0 114 (_assignment (_simple)(_alias((clk3)(q(17))))(_simpleassign BUF)(_target(72))(_sensitivity(56(17))))))
			(line__116(_architecture 16 0 116 (_process (_target(46)(47)(75)(76))(_sensitivity(13)(14)(15)(16)(46)(47)(72)(1)(75)(76))(_dssslsensitivity 7))))
			(line__184(_architecture 17 0 184 (_assignment (_simple)(_target(40))(_sensitivity(18)(50)))))
			(line__185(_architecture 18 0 185 (_assignment (_simple)(_target(41))(_sensitivity(18)(51)))))
			(line__186(_architecture 19 0 186 (_assignment (_simple)(_target(42))(_sensitivity(18)(52)))))
			(line__187(_architecture 20 0 187 (_assignment (_simple)(_target(43))(_sensitivity(18)(53)))))
			(line__188(_architecture 21 0 188 (_assignment (_simple)(_target(36))(_sensitivity(17)(46)))))
			(line__189(_architecture 22 0 189 (_assignment (_simple)(_target(37))(_sensitivity(17)(47)))))
			(line__190(_architecture 23 0 190 (_assignment (_simple)(_target(38))(_sensitivity(17)(48)))))
			(line__191(_architecture 24 0 191 (_assignment (_simple)(_target(39))(_sensitivity(17)(49)))))
			(line__194(_architecture 25 0 194 (_assignment (_simple)(_target(59))(_sensitivity(17)(18)(46)(50)))))
			(line__195(_architecture 26 0 195 (_assignment (_simple)(_target(60))(_sensitivity(17)(18)(46)(50)))))
			(line__197(_architecture 27 0 197 (_assignment (_simple)(_target(61))(_sensitivity(17)(18)(47)(51)))))
			(line__198(_architecture 28 0 198 (_assignment (_simple)(_target(62))(_sensitivity(17)(18)(47)(51)))))
			(line__200(_architecture 29 0 200 (_assignment (_simple)(_target(63))(_sensitivity(17)(18)))))
			(line__201(_architecture 30 0 201 (_assignment (_simple)(_target(67))(_sensitivity(3)(17)(18)))))
			(line__202(_architecture 31 0 202 (_assignment (_simple)(_target(68))(_sensitivity(4)(17)(18)))))
			(line__203(_architecture 32 0 203 (_assignment (_simple)(_target(69))(_sensitivity(5)(17)(18)))))
			(line__204(_architecture 33 0 204 (_assignment (_simple)(_target(70))(_sensitivity(6)(17)(18)))))
			(line__205(_architecture 34 0 205 (_assignment (_simple)(_target(71))(_sensitivity(7)(17)(18)))))
			(line__219(_architecture 35 0 219 (_assignment (_simple)(_target(44))(_sensitivity(18)(50)))))
			(line__220(_architecture 36 0 220 (_assignment (_simple)(_target(45))(_sensitivity(18)(51)))))
			(line__222(_architecture 37 0 222 (_assignment (_simple)(_alias((rom1_addr)(rom_addr1(d_5_0))))(_target(27))(_sensitivity(44(d_5_0))))))
			(line__223(_architecture 38 0 223 (_assignment (_simple)(_alias((rom2_addr)(rom_addr2(d_5_0))))(_target(28))(_sensitivity(45(d_5_0))))))
			(line__225(_architecture 39 0 225 (_assignment (_simple)(_target(73))(_sensitivity(17)(46)))))
			(line__226(_architecture 40 0 226 (_assignment (_simple)(_target(74))(_sensitivity(17)(47)))))
			(line__228(_architecture 41 0 228 (_process (_simple)(_target(33)(34)(35)(64)(65)(66))(_sensitivity(0)(19)(20)(21)(22)(59)(60)(61)(62)(63)(67)(68)(69)(70)(71)(73)(74))(_monitor)(_read(31)(32)(57)(58)(64)(65)(66)(77)(78)))))
			(line__324(_architecture 42 0 324 (_process (_simple)(_target(8)(9))(_sensitivity(75)(76)))))
			(line__348(_architecture 43 0 348 (_assignment (_simple)(_alias((tank1_angle)(tank1_angle_calc)))(_target(10))(_sensitivity(75)))))
			(line__349(_architecture 44 0 349 (_assignment (_simple)(_alias((tank2_angle)(tank2_angle_calc)))(_target(11))(_sensitivity(76)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686019 2 )
		(33686018 )
		(131586 )
		(50529026 33686019 770 )
		(50463490 50529027 771 )
		(33686018 33686018 33686018 33686018 33686018 33686018 )
		(514 )
		(197379 )
		(131843 )
		(771 )
		(515 )
		(197122 )
		(197378 )
	)
	(_model . vga_bsprite2a 45 -1
	)
)
