<?xml version="1.0" encoding="utf-8"?>
<BindInfo>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln15_fu_109_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:15" VARIABLE="icmp_ln15" MODULE="gramschmidt_Pipeline_VITIS_LOOP_15_2" LOOP="VITIS_LOOP_15_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_fu_115_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:15" VARIABLE="add_ln15" MODULE="gramschmidt_Pipeline_VITIS_LOOP_15_2" LOOP="VITIS_LOOP_15_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="newFirst_fu_141_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:16" VARIABLE="newFirst" MODULE="gramschmidt_Pipeline_VITIS_LOOP_15_2" LOOP="VITIS_LOOP_15_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="newSecond_fu_147_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:16" VARIABLE="newSecond" MODULE="gramschmidt_Pipeline_VITIS_LOOP_15_2" LOOP="VITIS_LOOP_15_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln18_fu_108_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:18" VARIABLE="icmp_ln18" MODULE="gramschmidt_Pipeline_VITIS_LOOP_18_3" LOOP="VITIS_LOOP_18_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_fu_114_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:18" VARIABLE="add_ln18" MODULE="gramschmidt_Pipeline_VITIS_LOOP_18_3" LOOP="VITIS_LOOP_18_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln19_fu_140_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:19" VARIABLE="sub_ln19" MODULE="gramschmidt_Pipeline_VITIS_LOOP_18_3" LOOP="VITIS_LOOP_18_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln19_fu_146_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:19" VARIABLE="add_ln19" MODULE="gramschmidt_Pipeline_VITIS_LOOP_18_3" LOOP="VITIS_LOOP_18_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op ddiv" ID="" IMPL="fabric" LATENCY="21" OPTYPE="ddiv" PRAGMA="" RTLNAME="ddiv_64ns_64ns_64_22_no_dsp_1_U6" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:19" VARIABLE="div" MODULE="gramschmidt_Pipeline_VITIS_LOOP_18_3" LOOP="VITIS_LOOP_18_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln20_fu_659_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:20" VARIABLE="icmp_ln20" MODULE="gramschmidt_Pipeline_VITIS_LOOP_20_4" LOOP="VITIS_LOOP_20_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_fu_689_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23" VARIABLE="add_ln23" MODULE="gramschmidt_Pipeline_VITIS_LOOP_20_4" LOOP="VITIS_LOOP_20_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_1_fu_708_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23" VARIABLE="add_ln23_1" MODULE="gramschmidt_Pipeline_VITIS_LOOP_20_4" LOOP="VITIS_LOOP_20_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_2_fu_719_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23" VARIABLE="add_ln23_2" MODULE="gramschmidt_Pipeline_VITIS_LOOP_20_4" LOOP="VITIS_LOOP_20_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_3_fu_733_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23" VARIABLE="add_ln23_3" MODULE="gramschmidt_Pipeline_VITIS_LOOP_20_4" LOOP="VITIS_LOOP_20_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_4_fu_744_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23" VARIABLE="add_ln23_4" MODULE="gramschmidt_Pipeline_VITIS_LOOP_20_4" LOOP="VITIS_LOOP_20_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_5_fu_755_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23" VARIABLE="add_ln23_5" MODULE="gramschmidt_Pipeline_VITIS_LOOP_20_4" LOOP="VITIS_LOOP_20_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_6_fu_765_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23" VARIABLE="add_ln23_6" MODULE="gramschmidt_Pipeline_VITIS_LOOP_20_4" LOOP="VITIS_LOOP_20_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_7_fu_792_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23" VARIABLE="add_ln23_7" MODULE="gramschmidt_Pipeline_VITIS_LOOP_20_4" LOOP="VITIS_LOOP_20_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_8_fu_803_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23" VARIABLE="add_ln23_8" MODULE="gramschmidt_Pipeline_VITIS_LOOP_20_4" LOOP="VITIS_LOOP_20_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_9_fu_824_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23" VARIABLE="add_ln23_9" MODULE="gramschmidt_Pipeline_VITIS_LOOP_20_4" LOOP="VITIS_LOOP_20_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_10_fu_834_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23" VARIABLE="add_ln23_10" MODULE="gramschmidt_Pipeline_VITIS_LOOP_20_4" LOOP="VITIS_LOOP_20_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_11_fu_854_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23" VARIABLE="add_ln23_11" MODULE="gramschmidt_Pipeline_VITIS_LOOP_20_4" LOOP="VITIS_LOOP_20_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_12_fu_864_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23" VARIABLE="add_ln23_12" MODULE="gramschmidt_Pipeline_VITIS_LOOP_20_4" LOOP="VITIS_LOOP_20_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_13_fu_888_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23" VARIABLE="add_ln23_13" MODULE="gramschmidt_Pipeline_VITIS_LOOP_20_4" LOOP="VITIS_LOOP_20_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_14_fu_902_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23" VARIABLE="add_ln23_14" MODULE="gramschmidt_Pipeline_VITIS_LOOP_20_4" LOOP="VITIS_LOOP_20_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_15_fu_945_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23" VARIABLE="add_ln23_15" MODULE="gramschmidt_Pipeline_VITIS_LOOP_20_4" LOOP="VITIS_LOOP_20_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_16_fu_966_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23" VARIABLE="add_ln23_16" MODULE="gramschmidt_Pipeline_VITIS_LOOP_20_4" LOOP="VITIS_LOOP_20_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_17_fu_976_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23" VARIABLE="add_ln23_17" MODULE="gramschmidt_Pipeline_VITIS_LOOP_20_4" LOOP="VITIS_LOOP_20_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_986_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:21" VARIABLE="add_ln21" MODULE="gramschmidt_Pipeline_VITIS_LOOP_20_4" LOOP="VITIS_LOOP_20_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op dmul" ID="" IMPL="maxdsp" LATENCY="4" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_max_dsp_1_U33" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23" VARIABLE="mul1_3" MODULE="gramschmidt_Pipeline_VITIS_LOOP_20_4" LOOP="VITIS_LOOP_20_4" BUNDLEDNAME="" DSP="8" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op dmul" ID="" IMPL="maxdsp" LATENCY="4" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_max_dsp_1_U33" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23" VARIABLE="mul1_5" MODULE="gramschmidt_Pipeline_VITIS_LOOP_20_4" LOOP="VITIS_LOOP_20_4" BUNDLEDNAME="" DSP="8" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op dmul" ID="" IMPL="maxdsp" LATENCY="4" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_max_dsp_1_U33" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23" VARIABLE="mul1_7" MODULE="gramschmidt_Pipeline_VITIS_LOOP_20_4" LOOP="VITIS_LOOP_20_4" BUNDLEDNAME="" DSP="8" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op dmul" ID="" IMPL="maxdsp" LATENCY="4" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_max_dsp_1_U33" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23" VARIABLE="mul1_9" MODULE="gramschmidt_Pipeline_VITIS_LOOP_20_4" LOOP="VITIS_LOOP_20_4" BUNDLEDNAME="" DSP="8" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op dmul" ID="" IMPL="maxdsp" LATENCY="4" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_max_dsp_1_U33" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23" VARIABLE="mul1_10" MODULE="gramschmidt_Pipeline_VITIS_LOOP_20_4" LOOP="VITIS_LOOP_20_4" BUNDLEDNAME="" DSP="8" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op dmul" ID="" IMPL="maxdsp" LATENCY="4" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_max_dsp_1_U33" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23" VARIABLE="mul1_12" MODULE="gramschmidt_Pipeline_VITIS_LOOP_20_4" LOOP="VITIS_LOOP_20_4" BUNDLEDNAME="" DSP="8" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op dmul" ID="" IMPL="maxdsp" LATENCY="4" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_max_dsp_1_U33" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23" VARIABLE="mul1_14" MODULE="gramschmidt_Pipeline_VITIS_LOOP_20_4" LOOP="VITIS_LOOP_20_4" BUNDLEDNAME="" DSP="8" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op dmul" ID="" IMPL="maxdsp" LATENCY="4" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_max_dsp_1_U33" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23" VARIABLE="mul1_16" MODULE="gramschmidt_Pipeline_VITIS_LOOP_20_4" LOOP="VITIS_LOOP_20_4" BUNDLEDNAME="" DSP="8" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op dmul" ID="" IMPL="maxdsp" LATENCY="4" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_max_dsp_1_U33" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23" VARIABLE="mul1_18" MODULE="gramschmidt_Pipeline_VITIS_LOOP_20_4" LOOP="VITIS_LOOP_20_4" BUNDLEDNAME="" DSP="8" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op dmul" ID="" IMPL="maxdsp" LATENCY="4" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_max_dsp_1_U33" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25" VARIABLE="mul2_1" MODULE="gramschmidt_Pipeline_VITIS_LOOP_20_4" LOOP="VITIS_LOOP_20_4" BUNDLEDNAME="" DSP="8" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op dsub" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="dsub" PRAGMA="" RTLNAME="dsub_64ns_64ns_64_5_full_dsp_1_U13" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25" VARIABLE="sub_1" MODULE="gramschmidt_Pipeline_VITIS_LOOP_20_4" LOOP="VITIS_LOOP_20_4" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op dmul" ID="" IMPL="maxdsp" LATENCY="4" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_max_dsp_1_U34" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25" VARIABLE="mul2_2" MODULE="gramschmidt_Pipeline_VITIS_LOOP_20_4" LOOP="VITIS_LOOP_20_4" BUNDLEDNAME="" DSP="8" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op dsub" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="dsub" PRAGMA="" RTLNAME="dsub_64ns_64ns_64_5_full_dsp_1_U14" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25" VARIABLE="sub_2" MODULE="gramschmidt_Pipeline_VITIS_LOOP_20_4" LOOP="VITIS_LOOP_20_4" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op dmul" ID="" IMPL="maxdsp" LATENCY="4" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_max_dsp_1_U35" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25" VARIABLE="mul2_3" MODULE="gramschmidt_Pipeline_VITIS_LOOP_20_4" LOOP="VITIS_LOOP_20_4" BUNDLEDNAME="" DSP="8" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op dsub" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="dsub" PRAGMA="" RTLNAME="dsub_64ns_64ns_64_5_full_dsp_1_U15" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25" VARIABLE="sub_3" MODULE="gramschmidt_Pipeline_VITIS_LOOP_20_4" LOOP="VITIS_LOOP_20_4" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op dmul" ID="" IMPL="maxdsp" LATENCY="4" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_max_dsp_1_U36" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25" VARIABLE="mul2_4" MODULE="gramschmidt_Pipeline_VITIS_LOOP_20_4" LOOP="VITIS_LOOP_20_4" BUNDLEDNAME="" DSP="8" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op dsub" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="dsub" PRAGMA="" RTLNAME="dsub_64ns_64ns_64_5_full_dsp_1_U16" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25" VARIABLE="sub_4" MODULE="gramschmidt_Pipeline_VITIS_LOOP_20_4" LOOP="VITIS_LOOP_20_4" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op dmul" ID="" IMPL="maxdsp" LATENCY="4" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_max_dsp_1_U37" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25" VARIABLE="mul2_5" MODULE="gramschmidt_Pipeline_VITIS_LOOP_20_4" LOOP="VITIS_LOOP_20_4" BUNDLEDNAME="" DSP="8" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op dsub" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="dsub" PRAGMA="" RTLNAME="dsub_64ns_64ns_64_5_full_dsp_1_U17" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25" VARIABLE="sub_5" MODULE="gramschmidt_Pipeline_VITIS_LOOP_20_4" LOOP="VITIS_LOOP_20_4" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op dmul" ID="" IMPL="maxdsp" LATENCY="4" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_max_dsp_1_U38" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25" VARIABLE="mul2_6" MODULE="gramschmidt_Pipeline_VITIS_LOOP_20_4" LOOP="VITIS_LOOP_20_4" BUNDLEDNAME="" DSP="8" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op dsub" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="dsub" PRAGMA="" RTLNAME="dsub_64ns_64ns_64_5_full_dsp_1_U18" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25" VARIABLE="sub_6" MODULE="gramschmidt_Pipeline_VITIS_LOOP_20_4" LOOP="VITIS_LOOP_20_4" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op dmul" ID="" IMPL="maxdsp" LATENCY="4" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_max_dsp_1_U39" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25" VARIABLE="mul2_7" MODULE="gramschmidt_Pipeline_VITIS_LOOP_20_4" LOOP="VITIS_LOOP_20_4" BUNDLEDNAME="" DSP="8" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op dsub" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="dsub" PRAGMA="" RTLNAME="dsub_64ns_64ns_64_5_full_dsp_1_U19" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25" VARIABLE="sub_7" MODULE="gramschmidt_Pipeline_VITIS_LOOP_20_4" LOOP="VITIS_LOOP_20_4" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op dmul" ID="" IMPL="maxdsp" LATENCY="4" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_max_dsp_1_U40" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25" VARIABLE="mul2_8" MODULE="gramschmidt_Pipeline_VITIS_LOOP_20_4" LOOP="VITIS_LOOP_20_4" BUNDLEDNAME="" DSP="8" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op dsub" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="dsub" PRAGMA="" RTLNAME="dsub_64ns_64ns_64_5_full_dsp_1_U20" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25" VARIABLE="sub_8" MODULE="gramschmidt_Pipeline_VITIS_LOOP_20_4" LOOP="VITIS_LOOP_20_4" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op dmul" ID="" IMPL="maxdsp" LATENCY="4" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_max_dsp_1_U41" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25" VARIABLE="mul2_9" MODULE="gramschmidt_Pipeline_VITIS_LOOP_20_4" LOOP="VITIS_LOOP_20_4" BUNDLEDNAME="" DSP="8" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op dsub" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="dsub" PRAGMA="" RTLNAME="dsub_64ns_64ns_64_5_full_dsp_1_U21" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25" VARIABLE="sub_9" MODULE="gramschmidt_Pipeline_VITIS_LOOP_20_4" LOOP="VITIS_LOOP_20_4" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op dmul" ID="" IMPL="maxdsp" LATENCY="4" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_max_dsp_1_U42" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25" VARIABLE="mul2_s" MODULE="gramschmidt_Pipeline_VITIS_LOOP_20_4" LOOP="VITIS_LOOP_20_4" BUNDLEDNAME="" DSP="8" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op dsub" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="dsub" PRAGMA="" RTLNAME="dsub_64ns_64ns_64_5_full_dsp_1_U22" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25" VARIABLE="sub_s" MODULE="gramschmidt_Pipeline_VITIS_LOOP_20_4" LOOP="VITIS_LOOP_20_4" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op dmul" ID="" IMPL="maxdsp" LATENCY="4" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_max_dsp_1_U43" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25" VARIABLE="mul2_10" MODULE="gramschmidt_Pipeline_VITIS_LOOP_20_4" LOOP="VITIS_LOOP_20_4" BUNDLEDNAME="" DSP="8" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op dsub" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="dsub" PRAGMA="" RTLNAME="dsub_64ns_64ns_64_5_full_dsp_1_U23" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25" VARIABLE="sub_10" MODULE="gramschmidt_Pipeline_VITIS_LOOP_20_4" LOOP="VITIS_LOOP_20_4" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op dmul" ID="" IMPL="maxdsp" LATENCY="4" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_max_dsp_1_U44" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25" VARIABLE="mul2_11" MODULE="gramschmidt_Pipeline_VITIS_LOOP_20_4" LOOP="VITIS_LOOP_20_4" BUNDLEDNAME="" DSP="8" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op dsub" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="dsub" PRAGMA="" RTLNAME="dsub_64ns_64ns_64_5_full_dsp_1_U24" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25" VARIABLE="sub_11" MODULE="gramschmidt_Pipeline_VITIS_LOOP_20_4" LOOP="VITIS_LOOP_20_4" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op dmul" ID="" IMPL="maxdsp" LATENCY="4" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_max_dsp_1_U45" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25" VARIABLE="mul2_12" MODULE="gramschmidt_Pipeline_VITIS_LOOP_20_4" LOOP="VITIS_LOOP_20_4" BUNDLEDNAME="" DSP="8" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op dsub" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="dsub" PRAGMA="" RTLNAME="dsub_64ns_64ns_64_5_full_dsp_1_U25" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25" VARIABLE="sub_12" MODULE="gramschmidt_Pipeline_VITIS_LOOP_20_4" LOOP="VITIS_LOOP_20_4" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op dmul" ID="" IMPL="maxdsp" LATENCY="4" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_max_dsp_1_U46" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25" VARIABLE="mul2_13" MODULE="gramschmidt_Pipeline_VITIS_LOOP_20_4" LOOP="VITIS_LOOP_20_4" BUNDLEDNAME="" DSP="8" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op dsub" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="dsub" PRAGMA="" RTLNAME="dsub_64ns_64ns_64_5_full_dsp_1_U26" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25" VARIABLE="sub_13" MODULE="gramschmidt_Pipeline_VITIS_LOOP_20_4" LOOP="VITIS_LOOP_20_4" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op dmul" ID="" IMPL="maxdsp" LATENCY="4" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_max_dsp_1_U47" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25" VARIABLE="mul2_14" MODULE="gramschmidt_Pipeline_VITIS_LOOP_20_4" LOOP="VITIS_LOOP_20_4" BUNDLEDNAME="" DSP="8" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op dsub" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="dsub" PRAGMA="" RTLNAME="dsub_64ns_64ns_64_5_full_dsp_1_U27" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25" VARIABLE="sub_14" MODULE="gramschmidt_Pipeline_VITIS_LOOP_20_4" LOOP="VITIS_LOOP_20_4" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op dmul" ID="" IMPL="maxdsp" LATENCY="4" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_max_dsp_1_U48" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25" VARIABLE="mul2_15" MODULE="gramschmidt_Pipeline_VITIS_LOOP_20_4" LOOP="VITIS_LOOP_20_4" BUNDLEDNAME="" DSP="8" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op dsub" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="dsub" PRAGMA="" RTLNAME="dsub_64ns_64ns_64_5_full_dsp_1_U28" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25" VARIABLE="sub_15" MODULE="gramschmidt_Pipeline_VITIS_LOOP_20_4" LOOP="VITIS_LOOP_20_4" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op dmul" ID="" IMPL="maxdsp" LATENCY="4" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_max_dsp_1_U49" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25" VARIABLE="mul2_16" MODULE="gramschmidt_Pipeline_VITIS_LOOP_20_4" LOOP="VITIS_LOOP_20_4" BUNDLEDNAME="" DSP="8" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op dsub" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="dsub" PRAGMA="" RTLNAME="dsub_64ns_64ns_64_5_full_dsp_1_U29" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25" VARIABLE="sub_16" MODULE="gramschmidt_Pipeline_VITIS_LOOP_20_4" LOOP="VITIS_LOOP_20_4" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op dmul" ID="" IMPL="maxdsp" LATENCY="4" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_max_dsp_1_U50" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25" VARIABLE="mul2_17" MODULE="gramschmidt_Pipeline_VITIS_LOOP_20_4" LOOP="VITIS_LOOP_20_4" BUNDLEDNAME="" DSP="8" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op dsub" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="dsub" PRAGMA="" RTLNAME="dsub_64ns_64ns_64_5_full_dsp_1_U30" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25" VARIABLE="sub_17" MODULE="gramschmidt_Pipeline_VITIS_LOOP_20_4" LOOP="VITIS_LOOP_20_4" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op dmul" ID="" IMPL="maxdsp" LATENCY="4" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_max_dsp_1_U51" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25" VARIABLE="mul2_18" MODULE="gramschmidt_Pipeline_VITIS_LOOP_20_4" LOOP="VITIS_LOOP_20_4" BUNDLEDNAME="" DSP="8" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op dsub" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="dsub" PRAGMA="" RTLNAME="dsub_64ns_64ns_64_5_full_dsp_1_U31" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25" VARIABLE="sub_18" MODULE="gramschmidt_Pipeline_VITIS_LOOP_20_4" LOOP="VITIS_LOOP_20_4" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_670_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:20" VARIABLE="add_ln20" MODULE="gramschmidt_Pipeline_VITIS_LOOP_20_4" LOOP="VITIS_LOOP_20_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln20_fu_357_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:20" VARIABLE="icmp_ln20" MODULE="gramschmidt" LOOP="VITIS_LOOP_13_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_363_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:20" VARIABLE="add_ln20" MODULE="gramschmidt" LOOP="VITIS_LOOP_13_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln17_fu_399_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:17" VARIABLE="sub_ln17" MODULE="gramschmidt" LOOP="VITIS_LOOP_13_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln17_fu_405_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:17" VARIABLE="add_ln17" MODULE="gramschmidt" LOOP="VITIS_LOOP_13_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_fu_427_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23" VARIABLE="add_ln23" MODULE="gramschmidt" LOOP="VITIS_LOOP_13_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_1_fu_441_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23" VARIABLE="add_ln23_1" MODULE="gramschmidt" LOOP="VITIS_LOOP_13_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_2_fu_452_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23" VARIABLE="add_ln23_2" MODULE="gramschmidt" LOOP="VITIS_LOOP_13_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_3_fu_466_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23" VARIABLE="add_ln23_3" MODULE="gramschmidt" LOOP="VITIS_LOOP_13_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_4_fu_477_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23" VARIABLE="add_ln23_4" MODULE="gramschmidt" LOOP="VITIS_LOOP_13_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_5_fu_488_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23" VARIABLE="add_ln23_5" MODULE="gramschmidt" LOOP="VITIS_LOOP_13_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_6_fu_498_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23" VARIABLE="add_ln23_6" MODULE="gramschmidt" LOOP="VITIS_LOOP_13_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_7_fu_515_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23" VARIABLE="add_ln23_7" MODULE="gramschmidt" LOOP="VITIS_LOOP_13_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_8_fu_526_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23" VARIABLE="add_ln23_8" MODULE="gramschmidt" LOOP="VITIS_LOOP_13_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_9_fu_537_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23" VARIABLE="add_ln23_9" MODULE="gramschmidt" LOOP="VITIS_LOOP_13_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_10_fu_547_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23" VARIABLE="add_ln23_10" MODULE="gramschmidt" LOOP="VITIS_LOOP_13_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_11_fu_557_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23" VARIABLE="add_ln23_11" MODULE="gramschmidt" LOOP="VITIS_LOOP_13_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_12_fu_567_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23" VARIABLE="add_ln23_12" MODULE="gramschmidt" LOOP="VITIS_LOOP_13_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_13_fu_581_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23" VARIABLE="add_ln23_13" MODULE="gramschmidt" LOOP="VITIS_LOOP_13_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_14_fu_595_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23" VARIABLE="add_ln23_14" MODULE="gramschmidt" LOOP="VITIS_LOOP_13_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_15_fu_625_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23" VARIABLE="add_ln23_15" MODULE="gramschmidt" LOOP="VITIS_LOOP_13_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_16_fu_635_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23" VARIABLE="add_ln23_16" MODULE="gramschmidt" LOOP="VITIS_LOOP_13_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_17_fu_645_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23" VARIABLE="add_ln23_17" MODULE="gramschmidt" LOOP="VITIS_LOOP_13_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op dsqrt" ID="" IMPL="fabric" LATENCY="16" OPTYPE="dsqrt" PRAGMA="" RTLNAME="dsqrt_64ns_64ns_64_17_no_dsp_1_U77" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:17" VARIABLE="tmp" MODULE="gramschmidt" LOOP="VITIS_LOOP_13_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op ram" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U78" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23" VARIABLE="Q_load_13" MODULE="gramschmidt" LOOP="VITIS_LOOP_13_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op ram" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U78" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23" VARIABLE="Q_load_15" MODULE="gramschmidt" LOOP="VITIS_LOOP_13_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op ram" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U78" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23" VARIABLE="Q_load_17" MODULE="gramschmidt" LOOP="VITIS_LOOP_13_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op ram" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U78" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23" VARIABLE="Q_load_19" MODULE="gramschmidt" LOOP="VITIS_LOOP_13_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_max_dsp_1_U79" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:13" VARIABLE="add_ln13" MODULE="gramschmidt" LOOP="VITIS_LOOP_13_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
</BindInfo>
