

================================================================
== Vivado HLS Report for 'roundRobin'
================================================================
* Date:           Sun Jul  2 20:16:52 2017

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        roundRobin
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku115-flva1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      3.10|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|         3|          -|          -|  inf |    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+--------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT  |
+---------------------+---------+-------+---------+--------+
|DSP                  |        -|      -|        -|       -|
|Expression           |        -|      -|        0|      44|
|FIFO                 |        -|      -|        -|       -|
|Instance             |        -|      -|        -|       -|
|Memory               |        -|      -|        -|       -|
|Multiplexer          |        -|      -|        -|     185|
|Register             |        -|      -|      343|       -|
+---------------------+---------+-------+---------+--------+
|Total                |        0|      0|      343|     229|
+---------------------+---------+-------+---------+--------+
|Available SLR        |     2160|   2760|   663360|  331680|
+---------------------+---------+-------+---------+--------+
|Utilization SLR (%)  |        0|      0|    ~0   |   ~0   |
+---------------------+---------+-------+---------+--------+
|Available            |     4320|   5520|  1326720|  663360|
+---------------------+---------+-------+---------+--------+
|Utilization (%)      |        0|      0|    ~0   |   ~0   |
+---------------------+---------+-------+---------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |             Variable Name             | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |index_1_cast_fu_125_p2                 |     +    |      0|  0|   9|           1|           9|
    |packetIn_V_last_V_0_load_A             |    and   |      0|  0|   1|           1|           1|
    |packetIn_V_last_V_0_load_B             |    and   |      0|  0|   1|           1|           1|
    |packetIn_V_packet_V_0_load_A           |    and   |      0|  0|   1|           1|           1|
    |packetIn_V_packet_V_0_load_B           |    and   |      0|  0|   1|           1|           1|
    |packetOut_V_dest_V_1_load_A            |    and   |      0|  0|   1|           1|           1|
    |packetOut_V_dest_V_1_load_B            |    and   |      0|  0|   1|           1|           1|
    |packetOut_V_last_V_1_load_A            |    and   |      0|  0|   1|           1|           1|
    |packetOut_V_last_V_1_load_B            |    and   |      0|  0|   1|           1|           1|
    |packetOut_V_packet_V_1_load_A          |    and   |      0|  0|   1|           1|           1|
    |packetOut_V_packet_V_1_load_B          |    and   |      0|  0|   1|           1|           1|
    |packetIn_V_last_V_0_state_cmp_full     |   icmp   |      0|  0|   1|           2|           1|
    |packetIn_V_packet_V_0_state_cmp_full   |   icmp   |      0|  0|   1|           2|           1|
    |packetOut_V_dest_V_1_state_cmp_full    |   icmp   |      0|  0|   1|           2|           1|
    |packetOut_V_last_V_1_state_cmp_full    |   icmp   |      0|  0|   1|           2|           1|
    |packetOut_V_packet_V_1_state_cmp_full  |   icmp   |      0|  0|   1|           2|           1|
    |tmp_1_fu_115_p2                        |   icmp   |      0|  0|  11|          32|          32|
    |index_1_index_fu_131_p3                |  select  |      0|  0|   9|           1|           9|
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                  |          |      0|  0|  44|          54|          65|
    +---------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                        |   1|          5|    1|          5|
    |packetIn_TDATA_blk_n             |   1|          2|    1|          2|
    |packetIn_V_dest_V_0_state        |   2|          3|    2|          6|
    |packetIn_V_last_V_0_data_out     |   1|          2|    1|          2|
    |packetIn_V_last_V_0_state        |   2|          3|    2|          6|
    |packetIn_V_packet_V_0_data_out   |  64|          2|   64|        128|
    |packetIn_V_packet_V_0_state      |   2|          3|    2|          6|
    |packetOut_TDATA_blk_n            |   1|          2|    1|          2|
    |packetOut_V_dest_V_1_data_out    |   8|          2|    8|         16|
    |packetOut_V_dest_V_1_state       |   2|          3|    2|          6|
    |packetOut_V_last_V_1_data_out    |   1|          2|    1|          2|
    |packetOut_V_last_V_1_state       |   2|          3|    2|          6|
    |packetOut_V_packet_V_1_data_out  |  64|          2|   64|        128|
    |packetOut_V_packet_V_1_state     |   2|          3|    2|          6|
    |val_assign_fu_46                 |  32|          2|   32|         64|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            | 185|         39|  185|        385|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   4|   0|    4|          0|
    |index_cast_reg_159                |   9|   0|    9|          0|
    |packetIn_V_dest_V_0_state         |   2|   0|    2|          0|
    |packetIn_V_last_V_0_payload_A     |   1|   0|    1|          0|
    |packetIn_V_last_V_0_payload_B     |   1|   0|    1|          0|
    |packetIn_V_last_V_0_sel_rd        |   1|   0|    1|          0|
    |packetIn_V_last_V_0_sel_wr        |   1|   0|    1|          0|
    |packetIn_V_last_V_0_state         |   2|   0|    2|          0|
    |packetIn_V_packet_V_0_payload_A   |  64|   0|   64|          0|
    |packetIn_V_packet_V_0_payload_B   |  64|   0|   64|          0|
    |packetIn_V_packet_V_0_sel_rd      |   1|   0|    1|          0|
    |packetIn_V_packet_V_0_sel_wr      |   1|   0|    1|          0|
    |packetIn_V_packet_V_0_state       |   2|   0|    2|          0|
    |packetOut_V_dest_V_1_payload_A    |   8|   0|    8|          0|
    |packetOut_V_dest_V_1_payload_B    |   8|   0|    8|          0|
    |packetOut_V_dest_V_1_sel_rd       |   1|   0|    1|          0|
    |packetOut_V_dest_V_1_sel_wr       |   1|   0|    1|          0|
    |packetOut_V_dest_V_1_state        |   2|   0|    2|          0|
    |packetOut_V_last_V_1_payload_A    |   1|   0|    1|          0|
    |packetOut_V_last_V_1_payload_B    |   1|   0|    1|          0|
    |packetOut_V_last_V_1_sel_rd       |   1|   0|    1|          0|
    |packetOut_V_last_V_1_sel_wr       |   1|   0|    1|          0|
    |packetOut_V_last_V_1_state        |   2|   0|    2|          0|
    |packetOut_V_packet_V_1_payload_A  |  64|   0|   64|          0|
    |packetOut_V_packet_V_1_payload_B  |  64|   0|   64|          0|
    |packetOut_V_packet_V_1_sel_rd     |   1|   0|    1|          0|
    |packetOut_V_packet_V_1_sel_wr     |   1|   0|    1|          0|
    |packetOut_V_packet_V_1_state      |   2|   0|    2|          0|
    |val_assign_fu_46                  |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 343|   0|  343|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+--------------+----------------------+--------------+
|     RTL Ports    | Dir | Bits|   Protocol   |     Source Object    |    C Type    |
+------------------+-----+-----+--------------+----------------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_none |      roundRobin      | return value |
|ap_rst_n          |  in |    1| ap_ctrl_none |      roundRobin      | return value |
|packetIn_TDATA    |  in |   64|     axis     |  packetIn_V_packet_V |    pointer   |
|packetIn_TVALID   |  in |    1|     axis     |   packetIn_V_dest_V  |    pointer   |
|packetIn_TREADY   | out |    1|     axis     |   packetIn_V_dest_V  |    pointer   |
|packetIn_TDEST    |  in |    8|     axis     |   packetIn_V_dest_V  |    pointer   |
|packetIn_TLAST    |  in |    1|     axis     |   packetIn_V_last_V  |    pointer   |
|packetOut_TDATA   | out |   64|     axis     | packetOut_V_packet_V |    pointer   |
|packetOut_TVALID  | out |    1|     axis     |  packetOut_V_dest_V  |    pointer   |
|packetOut_TREADY  |  in |    1|     axis     |  packetOut_V_dest_V  |    pointer   |
|packetOut_TDEST   | out |    8|     axis     |  packetOut_V_dest_V  |    pointer   |
|packetOut_TLAST   | out |    1|     axis     |  packetOut_V_last_V  |    pointer   |
|base_V            |  in |    8|    ap_none   |        base_V        |    pointer   |
|max_V             |  in |    8|    ap_none   |         max_V        |    pointer   |
+------------------+-----+-----+--------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 4
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	2  / true
* FSM state operations: 

 <State 1>: 0.89ns
ST_1: val_assign (9)  [1/1] 0.00ns
:0  %val_assign = alloca i32

ST_1: StgValue_6 (10)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i64* %packetIn_V_packet_V), !map !48

ST_1: StgValue_7 (11)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i1* %packetIn_V_last_V), !map !52

ST_1: StgValue_8 (12)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i8* %packetIn_V_dest_V), !map !56

ST_1: StgValue_9 (13)  [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i64* %packetOut_V_packet_V), !map !60

ST_1: StgValue_10 (14)  [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i1* %packetOut_V_last_V), !map !64

ST_1: StgValue_11 (15)  [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i8* %packetOut_V_dest_V), !map !68

ST_1: StgValue_12 (16)  [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(i8* %base_V), !map !72

ST_1: StgValue_13 (17)  [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecBitsMap(i8* %max_V), !map !76

ST_1: StgValue_14 (18)  [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @roundRobin_str) nounwind

ST_1: StgValue_15 (19)  [1/1] 0.00ns  loc: ../hlsSources/srcs/roundRobin.cpp:31
:10  call void (...)* @_ssdm_op_SpecInterface(i8* %max_V, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_16 (20)  [1/1] 0.00ns  loc: ../hlsSources/srcs/roundRobin.cpp:31
:11  call void (...)* @_ssdm_op_SpecInterface(i8* %base_V, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_17 (21)  [1/1] 0.00ns  loc: ../hlsSources/srcs/roundRobin.cpp:31
:12  call void (...)* @_ssdm_op_SpecInterface(i64* %packetOut_V_packet_V, i1* %packetOut_V_last_V, i8* %packetOut_V_dest_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_18 (22)  [1/1] 0.00ns  loc: ../hlsSources/srcs/roundRobin.cpp:31
:13  call void (...)* @_ssdm_op_SpecInterface(i64* %packetIn_V_packet_V, i1* %packetIn_V_last_V, i8* %packetIn_V_dest_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_19 (23)  [1/1] 0.00ns  loc: ../hlsSources/srcs/roundRobin.cpp:31
:14  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: base_V_read (24)  [1/1] 0.00ns  loc: ../hlsSources/srcs/roundRobin.cpp:36
:15  %base_V_read = call i8 @_ssdm_op_Read.ap_none.i8P(i8* %base_V)

ST_1: index (25)  [1/1] 0.00ns  loc: ../hlsSources/srcs/roundRobin.cpp:36
:16  %index = sext i8 %base_V_read to i32

ST_1: index_cast (26)  [1/1] 0.00ns  loc: ../hlsSources/srcs/roundRobin.cpp:50
:17  %index_cast = sext i8 %base_V_read to i9

ST_1: StgValue_23 (27)  [1/1] 0.89ns  loc: ../hlsSources/srcs/roundRobin.cpp:50
:18  store i32 %index, i32* %val_assign

ST_1: StgValue_24 (28)  [1/1] 0.00ns  loc: ../hlsSources/srcs/roundRobin.cpp:37
:19  br label %1


 <State 2>: 0.00ns
ST_2: empty (31)  [2/2] 0.00ns  loc: ../hlsSources/srcs/roundRobin.cpp:42
:1  %empty = call { i64, i1, i8 } @_ssdm_op_Read.axis.volatile.i64P.i1P.i8P(i64* %packetIn_V_packet_V, i1* %packetIn_V_last_V, i8* %packetIn_V_dest_V)


 <State 3>: 3.10ns
ST_3: val_assign_load (30)  [1/1] 0.00ns  loc: ../hlsSources/srcs/roundRobin.cpp:44
:0  %val_assign_load = load i32* %val_assign

ST_3: empty (31)  [1/2] 0.00ns  loc: ../hlsSources/srcs/roundRobin.cpp:42
:1  %empty = call { i64, i1, i8 } @_ssdm_op_Read.axis.volatile.i64P.i1P.i8P(i64* %packetIn_V_packet_V, i1* %packetIn_V_last_V, i8* %packetIn_V_dest_V)

ST_3: tmp_packet_V (32)  [1/1] 0.00ns  loc: ../hlsSources/srcs/roundRobin.cpp:42
:2  %tmp_packet_V = extractvalue { i64, i1, i8 } %empty, 0

ST_3: tmp_last_V (33)  [1/1] 0.00ns  loc: ../hlsSources/srcs/roundRobin.cpp:42
:3  %tmp_last_V = extractvalue { i64, i1, i8 } %empty, 1

ST_3: StgValue_30 (34)  [1/1] 0.00ns  loc: ../hlsSources/srcs/roundRobin.cpp:46
:4  br i1 %tmp_last_V, label %2, label %._crit_edge

ST_3: max_V_read (36)  [1/1] 0.00ns  loc: ../hlsSources/srcs/roundRobin.cpp:47
:0  %max_V_read = call i8 @_ssdm_op_Read.ap_none.i8P(i8* %max_V)

ST_3: tmp (37)  [1/1] 0.00ns  loc: ../hlsSources/srcs/roundRobin.cpp:47
:1  %tmp = sext i8 %max_V_read to i32

ST_3: tmp_1 (38)  [1/1] 1.50ns  loc: ../hlsSources/srcs/roundRobin.cpp:47
:2  %tmp_1 = icmp eq i32 %val_assign_load, %tmp

ST_3: tmp_2 (39)  [1/1] 0.00ns  loc: ../hlsSources/srcs/roundRobin.cpp:48
:3  %tmp_2 = trunc i32 %val_assign_load to i9

ST_3: index_1_cast (40)  [1/1] 1.30ns  loc: ../hlsSources/srcs/roundRobin.cpp:48
:4  %index_1_cast = add i9 1, %tmp_2

ST_3: index_1_index (41)  [1/1] 0.71ns  loc: ../hlsSources/srcs/roundRobin.cpp:47
:5  %index_1_index = select i1 %tmp_1, i9 %index_1_cast, i9 %index_cast

ST_3: index_1_index_cast (42)  [1/1] 0.00ns  loc: ../hlsSources/srcs/roundRobin.cpp:47
:6  %index_1_index_cast = sext i9 %index_1_index to i32

ST_3: StgValue_38 (43)  [1/1] 0.89ns  loc: ../hlsSources/srcs/roundRobin.cpp:47
:7  store i32 %index_1_index_cast, i32* %val_assign

ST_3: StgValue_39 (44)  [1/1] 0.00ns  loc: ../hlsSources/srcs/roundRobin.cpp:47
:8  br label %._crit_edge

ST_3: tmp_3 (46)  [1/1] 0.00ns  loc: ../hlsSources/srcs/roundRobin.cpp:44
._crit_edge:0  %tmp_3 = trunc i32 %val_assign_load to i8

ST_3: StgValue_41 (47)  [2/2] 0.00ns  loc: ../hlsSources/srcs/roundRobin.cpp:53
._crit_edge:1  call void @_ssdm_op_Write.axis.volatile.i64P.i1P.i8P(i64* %packetOut_V_packet_V, i1* %packetOut_V_last_V, i8* %packetOut_V_dest_V, i64 %tmp_packet_V, i1 %tmp_last_V, i8 %tmp_3)


 <State 4>: 0.00ns
ST_4: StgValue_42 (47)  [1/2] 0.00ns  loc: ../hlsSources/srcs/roundRobin.cpp:53
._crit_edge:1  call void @_ssdm_op_Write.axis.volatile.i64P.i1P.i8P(i64* %packetOut_V_packet_V, i1* %packetOut_V_last_V, i8* %packetOut_V_dest_V, i64 %tmp_packet_V, i1 %tmp_last_V, i8 %tmp_3)

ST_4: StgValue_43 (48)  [1/1] 0.00ns  loc: ../hlsSources/srcs/roundRobin.cpp:55
._crit_edge:2  br label %1



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ packetIn_V_packet_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ packetIn_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ packetIn_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ packetOut_V_packet_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ packetOut_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ packetOut_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ base_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ max_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
val_assign         (alloca       ) [ 01111]
StgValue_6         (specbitsmap  ) [ 00000]
StgValue_7         (specbitsmap  ) [ 00000]
StgValue_8         (specbitsmap  ) [ 00000]
StgValue_9         (specbitsmap  ) [ 00000]
StgValue_10        (specbitsmap  ) [ 00000]
StgValue_11        (specbitsmap  ) [ 00000]
StgValue_12        (specbitsmap  ) [ 00000]
StgValue_13        (specbitsmap  ) [ 00000]
StgValue_14        (spectopmodule) [ 00000]
StgValue_15        (specinterface) [ 00000]
StgValue_16        (specinterface) [ 00000]
StgValue_17        (specinterface) [ 00000]
StgValue_18        (specinterface) [ 00000]
StgValue_19        (specinterface) [ 00000]
base_V_read        (read         ) [ 00000]
index              (sext         ) [ 00000]
index_cast         (sext         ) [ 00111]
StgValue_23        (store        ) [ 00000]
StgValue_24        (br           ) [ 00000]
val_assign_load    (load         ) [ 00000]
empty              (read         ) [ 00000]
tmp_packet_V       (extractvalue ) [ 00001]
tmp_last_V         (extractvalue ) [ 00111]
StgValue_30        (br           ) [ 00000]
max_V_read         (read         ) [ 00000]
tmp                (sext         ) [ 00000]
tmp_1              (icmp         ) [ 00000]
tmp_2              (trunc        ) [ 00000]
index_1_cast       (add          ) [ 00000]
index_1_index      (select       ) [ 00000]
index_1_index_cast (sext         ) [ 00000]
StgValue_38        (store        ) [ 00000]
StgValue_39        (br           ) [ 00000]
tmp_3              (trunc        ) [ 00001]
StgValue_42        (write        ) [ 00000]
StgValue_43        (br           ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="packetIn_V_packet_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="packetIn_V_packet_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="packetIn_V_last_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="packetIn_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="packetIn_V_dest_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="packetIn_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="packetOut_V_packet_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="packetOut_V_packet_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="packetOut_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="packetOut_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="packetOut_V_dest_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="packetOut_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="base_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="base_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="max_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="roundRobin_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i8P"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i64P.i1P.i8P"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i64P.i1P.i8P"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="val_assign_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="val_assign/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="base_V_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="8" slack="0"/>
<pin id="52" dir="0" index="1" bw="8" slack="0"/>
<pin id="53" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="base_V_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="grp_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="73" slack="0"/>
<pin id="58" dir="0" index="1" bw="64" slack="0"/>
<pin id="59" dir="0" index="2" bw="1" slack="0"/>
<pin id="60" dir="0" index="3" bw="8" slack="0"/>
<pin id="61" dir="1" index="4" bw="73" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="66" class="1004" name="max_V_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="8" slack="0"/>
<pin id="68" dir="0" index="1" bw="8" slack="0"/>
<pin id="69" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="max_V_read/3 "/>
</bind>
</comp>

<comp id="72" class="1004" name="grp_write_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="0" slack="0"/>
<pin id="74" dir="0" index="1" bw="64" slack="0"/>
<pin id="75" dir="0" index="2" bw="1" slack="0"/>
<pin id="76" dir="0" index="3" bw="8" slack="0"/>
<pin id="77" dir="0" index="4" bw="64" slack="0"/>
<pin id="78" dir="0" index="5" bw="1" slack="0"/>
<pin id="79" dir="0" index="6" bw="8" slack="0"/>
<pin id="80" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_41/3 "/>
</bind>
</comp>

<comp id="85" class="1004" name="index_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="8" slack="0"/>
<pin id="87" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="index/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="index_cast_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="8" slack="0"/>
<pin id="91" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="index_cast/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="StgValue_23_store_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="8" slack="0"/>
<pin id="95" dir="0" index="1" bw="32" slack="0"/>
<pin id="96" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_23/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="val_assign_load_load_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="2"/>
<pin id="100" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="val_assign_load/3 "/>
</bind>
</comp>

<comp id="101" class="1004" name="tmp_packet_V_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="73" slack="0"/>
<pin id="103" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_packet_V/3 "/>
</bind>
</comp>

<comp id="106" class="1004" name="tmp_last_V_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="73" slack="0"/>
<pin id="108" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V/3 "/>
</bind>
</comp>

<comp id="111" class="1004" name="tmp_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="8" slack="0"/>
<pin id="113" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="115" class="1004" name="tmp_1_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="0"/>
<pin id="117" dir="0" index="1" bw="32" slack="0"/>
<pin id="118" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="121" class="1004" name="tmp_2_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="0"/>
<pin id="123" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="125" class="1004" name="index_1_cast_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="1" slack="0"/>
<pin id="127" dir="0" index="1" bw="9" slack="0"/>
<pin id="128" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="index_1_cast/3 "/>
</bind>
</comp>

<comp id="131" class="1004" name="index_1_index_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="1" slack="0"/>
<pin id="133" dir="0" index="1" bw="9" slack="0"/>
<pin id="134" dir="0" index="2" bw="9" slack="2"/>
<pin id="135" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="index_1_index/3 "/>
</bind>
</comp>

<comp id="138" class="1004" name="index_1_index_cast_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="9" slack="0"/>
<pin id="140" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="index_1_index_cast/3 "/>
</bind>
</comp>

<comp id="142" class="1004" name="StgValue_38_store_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="9" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="2"/>
<pin id="145" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_38/3 "/>
</bind>
</comp>

<comp id="147" class="1004" name="tmp_3_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="0"/>
<pin id="149" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="152" class="1005" name="val_assign_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="val_assign "/>
</bind>
</comp>

<comp id="159" class="1005" name="index_cast_reg_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="9" slack="2"/>
<pin id="161" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="index_cast "/>
</bind>
</comp>

<comp id="164" class="1005" name="tmp_packet_V_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="64" slack="1"/>
<pin id="166" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_packet_V "/>
</bind>
</comp>

<comp id="169" class="1005" name="tmp_last_V_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="1"/>
<pin id="171" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="174" class="1005" name="tmp_3_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="8" slack="1"/>
<pin id="176" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="16" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="54"><net_src comp="38" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="12" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="62"><net_src comp="40" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="0" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="64"><net_src comp="2" pin="0"/><net_sink comp="56" pin=2"/></net>

<net id="65"><net_src comp="4" pin="0"/><net_sink comp="56" pin=3"/></net>

<net id="70"><net_src comp="38" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="14" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="81"><net_src comp="44" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="82"><net_src comp="6" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="83"><net_src comp="8" pin="0"/><net_sink comp="72" pin=2"/></net>

<net id="84"><net_src comp="10" pin="0"/><net_sink comp="72" pin=3"/></net>

<net id="88"><net_src comp="50" pin="2"/><net_sink comp="85" pin=0"/></net>

<net id="92"><net_src comp="50" pin="2"/><net_sink comp="89" pin=0"/></net>

<net id="97"><net_src comp="85" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="104"><net_src comp="56" pin="4"/><net_sink comp="101" pin=0"/></net>

<net id="105"><net_src comp="101" pin="1"/><net_sink comp="72" pin=4"/></net>

<net id="109"><net_src comp="56" pin="4"/><net_sink comp="106" pin=0"/></net>

<net id="110"><net_src comp="106" pin="1"/><net_sink comp="72" pin=5"/></net>

<net id="114"><net_src comp="66" pin="2"/><net_sink comp="111" pin=0"/></net>

<net id="119"><net_src comp="98" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="120"><net_src comp="111" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="124"><net_src comp="98" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="129"><net_src comp="42" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="130"><net_src comp="121" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="136"><net_src comp="115" pin="2"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="125" pin="2"/><net_sink comp="131" pin=1"/></net>

<net id="141"><net_src comp="131" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="146"><net_src comp="138" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="150"><net_src comp="98" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="151"><net_src comp="147" pin="1"/><net_sink comp="72" pin=6"/></net>

<net id="155"><net_src comp="46" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="156"><net_src comp="152" pin="1"/><net_sink comp="93" pin=1"/></net>

<net id="157"><net_src comp="152" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="158"><net_src comp="152" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="162"><net_src comp="89" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="163"><net_src comp="159" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="167"><net_src comp="101" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="168"><net_src comp="164" pin="1"/><net_sink comp="72" pin=4"/></net>

<net id="172"><net_src comp="106" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="173"><net_src comp="169" pin="1"/><net_sink comp="72" pin=5"/></net>

<net id="177"><net_src comp="147" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="178"><net_src comp="174" pin="1"/><net_sink comp="72" pin=6"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: packetOut_V_packet_V | {4 }
	Port: packetOut_V_last_V | {4 }
	Port: packetOut_V_dest_V | {4 }
 - Input state : 
	Port: roundRobin : packetIn_V_packet_V | {2 }
	Port: roundRobin : packetIn_V_last_V | {2 }
	Port: roundRobin : packetIn_V_dest_V | {2 }
	Port: roundRobin : base_V | {1 }
	Port: roundRobin : max_V | {3 }
  - Chain level:
	State 1
		StgValue_23 : 1
	State 2
	State 3
		StgValue_30 : 1
		tmp_1 : 1
		tmp_2 : 1
		index_1_cast : 2
		index_1_index : 2
		index_1_index_cast : 3
		StgValue_38 : 4
		tmp_3 : 1
		StgValue_41 : 1
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|   icmp   |        tmp_1_fu_115       |    0    |    11   |
|----------|---------------------------|---------|---------|
|    add   |    index_1_cast_fu_125    |    0    |    9    |
|----------|---------------------------|---------|---------|
|  select  |    index_1_index_fu_131   |    0    |    9    |
|----------|---------------------------|---------|---------|
|          |   base_V_read_read_fu_50  |    0    |    0    |
|   read   |       grp_read_fu_56      |    0    |    0    |
|          |   max_V_read_read_fu_66   |    0    |    0    |
|----------|---------------------------|---------|---------|
|   write  |      grp_write_fu_72      |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |        index_fu_85        |    0    |    0    |
|   sext   |      index_cast_fu_89     |    0    |    0    |
|          |         tmp_fu_111        |    0    |    0    |
|          | index_1_index_cast_fu_138 |    0    |    0    |
|----------|---------------------------|---------|---------|
|extractvalue|    tmp_packet_V_fu_101    |    0    |    0    |
|          |     tmp_last_V_fu_106     |    0    |    0    |
|----------|---------------------------|---------|---------|
|   trunc  |        tmp_2_fu_121       |    0    |    0    |
|          |        tmp_3_fu_147       |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |    29   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
| index_cast_reg_159 |    9   |
|    tmp_3_reg_174   |    8   |
| tmp_last_V_reg_169 |    1   |
|tmp_packet_V_reg_164|   64   |
| val_assign_reg_152 |   32   |
+--------------------+--------+
|        Total       |   114  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_72 |  p4  |   2  |  64  |   128  ||    64   |
| grp_write_fu_72 |  p5  |   2  |   1  |    2   ||    1    |
| grp_write_fu_72 |  p6  |   2  |   8  |   16   ||    8    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   146  ||  2.676  ||    73   |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   29   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    -   |   73   |
|  Register |    -   |   114  |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |   114  |   102  |
+-----------+--------+--------+--------+
