INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/imports/545/b01_shifter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module b01_shifter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_line_en.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module generic_sram_line_en
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_byte_en.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module generic_sram_byte_en
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/imports/545/b01_tagstore.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module b01_tagstore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/imports/545/b01_reservation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module b01_reservation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/imports/545/b01_register_bank.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module b01_register_bank
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/imports/545/b01_barrel_shift.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module b01_barrel_shift
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/imports/545/b01_alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module b01_alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/imports/amber25/a25_wishbone_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a25_wishbone_buf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/imports/amber25/a25_icache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a25_icache
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/imports/545/b01_decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module b01_decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/imports/545/b01_execute_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module b01_execute_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/imports/545/b01_dispatch.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module b01_dispatch
WARNING: [VRFC 10-756] identifier reg_bank_psr_reg_valid is used before its declaration [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/imports/545/b01_dispatch.sv:173]
WARNING: [VRFC 10-756] identifier condition_stall is used before its declaration [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/imports/545/b01_dispatch.sv:184]
WARNING: [VRFC 10-756] identifier reg_bank_psr_reg_data is used before its declaration [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/imports/545/b01_dispatch.sv:187]
WARNING: [VRFC 10-756] identifier reg_bank_psr_reg_data is used before its declaration [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/imports/545/b01_dispatch.sv:188]
WARNING: [VRFC 10-756] identifier reg_bank_psr_reg_data is used before its declaration [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/imports/545/b01_dispatch.sv:189]
WARNING: [VRFC 10-756] identifier reg_bank_psr_reg_data is used before its declaration [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/imports/545/b01_dispatch.sv:190]
WARNING: [VRFC 10-756] identifier reg_bank_psr_reg_valid is used before its declaration [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/imports/545/b01_dispatch.sv:246]
WARNING: [VRFC 10-756] identifier reg_bank_psr_reg_valid is used before its declaration [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/imports/545/b01_dispatch.sv:248]
WARNING: [VRFC 10-756] identifier reg_bank_psr_reg_valid is used before its declaration [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/imports/545/b01_dispatch.sv:249]
WARNING: [VRFC 10-756] identifier reg_bank_psr_reg_valid is used before its declaration [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/imports/545/b01_dispatch.sv:253]
WARNING: [VRFC 10-756] identifier reg_bank_psr_reg_valid is used before its declaration [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/imports/545/b01_dispatch.sv:257]
WARNING: [VRFC 10-756] identifier reg_bank_psr_reg_valid is used before its declaration [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/imports/545/b01_dispatch.sv:262]
WARNING: [VRFC 10-756] identifier reg_bank_psr_reg_valid is used before its declaration [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/imports/545/b01_dispatch.sv:264]
WARNING: [VRFC 10-756] identifier reg_bank_psr_reg_valid is used before its declaration [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/imports/545/b01_dispatch.sv:266]
WARNING: [VRFC 10-756] identifier reg_bank_psr_reg_valid is used before its declaration [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/imports/545/b01_dispatch.sv:268]
WARNING: [VRFC 10-756] identifier reg_bank_psr_reg_valid is used before its declaration [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/imports/545/b01_dispatch.sv:269]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/imports/545/b01_execute_multiply.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module b01_execute_multiply
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/imports/545/b01_execute_alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module b01_execute_alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/imports/amber25/a25_wishbone.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a25_wishbone
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/imports/amber25/a25_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a25_fetch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/imports/system/wishbone_arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wishbone_arbiter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/imports/system/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/imports/system/timer_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/imports/system/test_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/imports/system/interrupt_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interrupt_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v" into library blk_mem_gen_v8_2
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_2
INFO: [VRFC 10-311] analyzing module write_netlist_v8_2
INFO: [VRFC 10-311] analyzing module read_netlist_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_2
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_output_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/sim/blk_mem_gen_bootrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_bootrom
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/imports/545/b01_core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module b01_core
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/imports/system/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system
WARNING: [VRFC 10-1315] redeclaration of ansi port ps2_data is not allowed [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/imports/system/system.v:112]
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/imports/tb/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
