# source verilog files
SYNTH_SOURCES=divider_unsigned.sv
TOP_SYNTH_MODULE=divider

include ../common/make/fpga.mk
