

================================================================
== Vivado HLS Report for 'pitchshifting'
================================================================
* Date:           Wed Dec 10 22:44:43 2014

* Version:        2013.2 (build date: Thu Jun 13 16:07:59 PM 2013)
* Project:        hls.prj
* Solution:       solution2
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.75|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------+--------+-----+-----+-----+-----+----------+
        |                   |        |  Latency  |  Interval | Pipeline |
        |      Instance     | Module | min | max | min | max |   Type   |
        +-------------------+--------+-----+-----+-----+-----+----------+
        |grp_cordic_fu_290  |cordic  |   17|   17|    1|    1| function |
        |grp_IFFT_fu_295    |IFFT    |    ?|    ?|    ?|    ?|   none   |
        +-------------------+--------+-----+-----+-----+-----+----------+

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  1034|  1034|        12|          1|          1|  1024|    yes   |
        |- Loop 2  |  1058|  1058|        36|          1|          1|  1024|    yes   |
        |- Loop 3  |  1029|  1029|         7|          1|          1|  1024|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|   1070|
|FIFO             |        -|      -|       -|      -|
|Instance         |        2|     46|    4098|   8523|
|Memory           |        9|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    287|
|Register         |        -|      -|     925|      -|
|ShiftMemory      |        -|      -|       0|    116|
+-----------------+---------+-------+--------+-------+
|Total            |       11|     46|    5023|   9996|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        3|     20|       4|     18|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------------+-----------------------+---------+-------+------+------+
    |          Instance         |         Module        | BRAM_18K| DSP48E|  FF  |  LUT |
    +---------------------------+-----------------------+---------+-------+------+------+
    |grp_IFFT_fu_295            |IFFT                   |        2|     20|  2726|  2985|
    |grp_cordic_fu_290          |cordic                 |        0|      0|  1174|  5442|
    |top_mul_32s_32s_38_6_U40   |top_mul_32s_32s_38_6   |        0|      4|    45|    21|
    |top_mul_32s_32s_38_6_U41   |top_mul_32s_32s_38_6   |        0|      4|    45|    21|
    |top_mul_32s_9ns_38_3_U37   |top_mul_32s_9ns_38_3   |        0|      2|     0|     0|
    |top_mul_32s_9ns_38_3_U39   |top_mul_32s_9ns_38_3   |        0|      2|     0|     0|
    |top_mul_38s_39ns_77_5_U36  |top_mul_38s_39ns_77_5  |        0|      5|    54|    27|
    |top_mul_38s_39ns_77_5_U38  |top_mul_38s_39ns_77_5  |        0|      5|    54|    27|
    |top_mul_38s_6ns_44_3_U43   |top_mul_38s_6ns_44_3   |        0|      2|     0|     0|
    |top_mul_6ns_32s_38_3_U42   |top_mul_6ns_32s_38_3   |        0|      2|     0|     0|
    +---------------------------+-----------------------+---------+-------+------+------+
    |Total                      |                       |        2|     46|  4098|  8523|
    +---------------------------+-----------------------+---------+-------+------+------+

    * Memory: 
    +---------------------+---------------------------------+---------+------+-----+------+-------------+
    |        Memory       |              Module             | BRAM_18K| Words| Bits| Banks| W*Bits*Banks|
    +---------------------+---------------------------------+---------+------+-----+------+-------------+
    |phaseCumulative_V_U  |pitchshifting_phaseCumulative_V  |        2|  1024|   32|     1|        32768|
    |previousPhase_V_U    |pitchshifting_previousPhase_V    |        2|  1024|   32|     1|        32768|
    |real_V_U             |pitchshifting_real_V             |        2|  1024|   32|     1|        32768|
    |imag_V_U             |pitchshifting_real_V             |        2|  1024|   32|     1|        32768|
    |wn_V_U               |pitchshifting_wn_V               |        1|  1024|    6|     1|         6144|
    +---------------------+---------------------------------+---------+------+-----+------+-------------+
    |Total                |                                 |        9|  5120|  134|     5|       137216|
    +---------------------+---------------------------------+---------+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Shift register: 
    +----------------------------------+---+----+-----+-----------+
    |               Name               | FF| LUT| Bits| Const Bits|
    +----------------------------------+---+----+-----+-----------+
    |exitcond5_reg_1041                |  0|   1|    1|          0|
    |exitcond6_reg_922                 |  0|   2|    1|          0|
    |exitcond7_reg_850                 |  0|   1|    1|          0|
    |phaseCumulative_V_addr_1_reg_869  |  0|  10|   10|          0|
    |t_V_63_reg_943                    |  0|  32|   38|          6|
    |t_V_reg_875                       |  0|  32|   38|          6|
    |tmp_125_reg_885                   |  0|   1|    1|          0|
    |tmp_131_reg_953                   |  0|   1|    1|          0|
    |tmp_4_reg_931                     |  0|  22|   64|         53|
    |tmp_61_i_reg_1016                 |  0|   1|    1|          0|
    |tmp_i_112_reg_1012                |  0|   1|    1|          0|
    |tmp_i_reg_1008                    |  0|   1|    1|          0|
    |tmp_reg_1050                      |  0|  11|   64|         53|
    +----------------------------------+---+----+-----+-----------+
    |Total                             |  0| 116|  222|        118|
    +----------------------------------+---+----+-----+-----------+

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |i_fu_359_p2           |     +    |      0|  0|  11|          11|           1|
    |j_1_fu_520_p2         |     +    |      0|  0|  11|          11|           1|
    |m_1_fu_804_p2         |     +    |      0|  0|  11|          11|           1|
    |r_V_148_fu_711_p2     |     +    |      0|  0|  37|          37|          16|
    |r_V_68_i_fu_732_p2    |     +    |      0|  0|  31|          31|           9|
    |r_V_i_fu_742_p2       |     +    |      0|  0|   7|           7|           5|
    |ret_V_1_i1_fu_611_p2  |     +    |      0|  0|  32|          32|           1|
    |ret_V_1_i_fu_456_p2   |     +    |      0|  0|  32|          32|           1|
    |grp_fu_317_p2         |     -    |      0|  0|  32|           1|          32|
    |grp_fu_323_p2         |     -    |      0|  0|  32|           1|          32|
    |neg_mul_i1_fu_549_p2  |     -    |      0|  0|  77|           1|          77|
    |neg_mul_i_fu_394_p2   |     -    |      0|  0|  77|           1|          77|
    |neg_ti_i1_fu_574_p2   |     -    |      0|  0|  31|           1|          31|
    |neg_ti_i_fu_419_p2    |     -    |      0|  0|  31|           1|          31|
    |r_V_146_fu_499_p2     |     -    |      0|  0|  38|          38|          38|
    |r_V_147_fu_654_p2     |     -    |      0|  0|  38|          38|          38|
    |p_i1_fu_623_p3        |  Select  |      0|  0|  32|           1|          32|
    |p_i_fu_468_p3         |  Select  |      0|  0|  32|           1|          32|
    |result_1_fu_631_p3    |  Select  |      0|  0|  32|           1|          32|
    |result_fu_476_p3      |  Select  |      0|  0|  32|           1|          32|
    |sel_i1_fu_554_p3      |  Select  |      0|  0|  77|           1|          77|
    |sel_i_fu_399_p3       |  Select  |      0|  0|  77|           1|          77|
    |tmp_i1_fu_425_p3      |  Select  |      0|  0|  31|           1|          31|
    |tmp_i2_fu_580_p3      |  Select  |      0|  0|  31|           1|          31|
    |ap_sig_bdd_1415       |    and   |      0|  0|   2|           1|           1|
    |ap_sig_bdd_1416       |    and   |      0|  0|   2|           1|           1|
    |ap_sig_bdd_1418       |    and   |      0|  0|   2|           1|           1|
    |ap_sig_bdd_1422       |    and   |      0|  0|   2|           1|           1|
    |ap_sig_bdd_1424       |    and   |      0|  0|   2|           1|           1|
    |ap_sig_bdd_1426       |    and   |      0|  0|   2|           1|           1|
    |ap_sig_bdd_176        |    and   |      0|  0|   2|           1|           1|
    |ap_sig_bdd_468        |    and   |      0|  0|   2|           1|           1|
    |ap_sig_bdd_87         |    and   |      0|  0|   2|           1|           1|
    |exitcond5_fu_798_p2   |   icmp   |      0|  0|  14|          11|          12|
    |exitcond6_fu_514_p2   |   icmp   |      0|  0|  14|          11|          12|
    |exitcond7_fu_353_p2   |   icmp   |      0|  0|  14|          11|          12|
    |tmp_1_i1_fu_617_p2    |   icmp   |      0|  0|   6|           6|           1|
    |tmp_1_i_fu_462_p2     |   icmp   |      0|  0|   6|           6|           1|
    |tmp_61_i_fu_705_p2    |   icmp   |      0|  0|  46|          37|          15|
    |tmp_i_112_fu_693_p2   |   icmp   |      0|  0|  40|          32|           8|
    |tmp_i_fu_688_p2       |   icmp   |      0|  0|  40|          32|           7|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0|1070|         417|         812|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------+----+-----------+-----+-----------+
    |                     Name                     | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------+----+-----------+-----+-----------+
    |ap_reg_phiprechg_cos_value_V_reg_265pp1_it30  |  32|          2|   32|         64|
    |ap_reg_phiprechg_sin_value_V_reg_252pp1_it30  |  32|          2|   32|         64|
    |cos_value_V_phi_fu_268_p8                     |  32|          4|   32|        128|
    |grp_cordic_fu_290_theta_V                     |  32|          4|   32|        128|
    |i_6_reg_230                                   |  11|          2|   11|         22|
    |imag_V_address0                               |  10|          2|   10|         20|
    |imag_V_d0                                     |  32|          2|   32|         64|
    |j_reg_241                                     |  11|          2|   11|         22|
    |m_reg_278                                     |  11|          2|   11|         22|
    |phaseCumulative_V_address0                    |  10|          2|   10|         20|
    |real_V_address0                               |  10|          3|   10|         30|
    |real_V_d0                                     |  32|          2|   32|         64|
    |sin_value_V_phi_fu_255_p8                     |  32|          4|   32|        128|
    +----------------------------------------------+----+-----------+-----+-----------+
    |Total                                         | 287|         33|  287|        776|
    +----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+----+-----+-----------+
    |                     Name                     | FF | Bits| Const Bits|
    +----------------------------------------------+----+-----+-----------+
    |OP2_V_reg_859                                 |  11|   64|         53|
    |agg_result_V_i86_cast1_reg_997                |  31|   31|          0|
    |agg_result_V_i86_cast_reg_1003                |   7|    7|          0|
    |ap_CS_fsm                                     |   3|    3|          0|
    |ap_reg_phiprechg_cos_value_V_reg_265pp1_it30  |  32|   32|          0|
    |ap_reg_phiprechg_sin_value_V_reg_252pp1_it30  |  32|   32|          0|
    |ap_reg_ppiten_pp0_it0                         |   1|    1|          0|
    |ap_reg_ppiten_pp0_it1                         |   1|    1|          0|
    |ap_reg_ppiten_pp0_it10                        |   1|    1|          0|
    |ap_reg_ppiten_pp0_it11                        |   1|    1|          0|
    |ap_reg_ppiten_pp0_it2                         |   1|    1|          0|
    |ap_reg_ppiten_pp0_it3                         |   1|    1|          0|
    |ap_reg_ppiten_pp0_it4                         |   1|    1|          0|
    |ap_reg_ppiten_pp0_it5                         |   1|    1|          0|
    |ap_reg_ppiten_pp0_it6                         |   1|    1|          0|
    |ap_reg_ppiten_pp0_it7                         |   1|    1|          0|
    |ap_reg_ppiten_pp0_it8                         |   1|    1|          0|
    |ap_reg_ppiten_pp0_it9                         |   1|    1|          0|
    |ap_reg_ppiten_pp1_it0                         |   1|    1|          0|
    |ap_reg_ppiten_pp1_it1                         |   1|    1|          0|
    |ap_reg_ppiten_pp1_it10                        |   1|    1|          0|
    |ap_reg_ppiten_pp1_it11                        |   1|    1|          0|
    |ap_reg_ppiten_pp1_it12                        |   1|    1|          0|
    |ap_reg_ppiten_pp1_it13                        |   1|    1|          0|
    |ap_reg_ppiten_pp1_it14                        |   1|    1|          0|
    |ap_reg_ppiten_pp1_it15                        |   1|    1|          0|
    |ap_reg_ppiten_pp1_it16                        |   1|    1|          0|
    |ap_reg_ppiten_pp1_it17                        |   1|    1|          0|
    |ap_reg_ppiten_pp1_it18                        |   1|    1|          0|
    |ap_reg_ppiten_pp1_it19                        |   1|    1|          0|
    |ap_reg_ppiten_pp1_it2                         |   1|    1|          0|
    |ap_reg_ppiten_pp1_it20                        |   1|    1|          0|
    |ap_reg_ppiten_pp1_it21                        |   1|    1|          0|
    |ap_reg_ppiten_pp1_it22                        |   1|    1|          0|
    |ap_reg_ppiten_pp1_it23                        |   1|    1|          0|
    |ap_reg_ppiten_pp1_it24                        |   1|    1|          0|
    |ap_reg_ppiten_pp1_it25                        |   1|    1|          0|
    |ap_reg_ppiten_pp1_it26                        |   1|    1|          0|
    |ap_reg_ppiten_pp1_it27                        |   1|    1|          0|
    |ap_reg_ppiten_pp1_it28                        |   1|    1|          0|
    |ap_reg_ppiten_pp1_it29                        |   1|    1|          0|
    |ap_reg_ppiten_pp1_it3                         |   1|    1|          0|
    |ap_reg_ppiten_pp1_it30                        |   1|    1|          0|
    |ap_reg_ppiten_pp1_it31                        |   1|    1|          0|
    |ap_reg_ppiten_pp1_it32                        |   1|    1|          0|
    |ap_reg_ppiten_pp1_it33                        |   1|    1|          0|
    |ap_reg_ppiten_pp1_it34                        |   1|    1|          0|
    |ap_reg_ppiten_pp1_it35                        |   1|    1|          0|
    |ap_reg_ppiten_pp1_it4                         |   1|    1|          0|
    |ap_reg_ppiten_pp1_it5                         |   1|    1|          0|
    |ap_reg_ppiten_pp1_it6                         |   1|    1|          0|
    |ap_reg_ppiten_pp1_it7                         |   1|    1|          0|
    |ap_reg_ppiten_pp1_it8                         |   1|    1|          0|
    |ap_reg_ppiten_pp1_it9                         |   1|    1|          0|
    |ap_reg_ppiten_pp2_it0                         |   1|    1|          0|
    |ap_reg_ppiten_pp2_it1                         |   1|    1|          0|
    |ap_reg_ppiten_pp2_it2                         |   1|    1|          0|
    |ap_reg_ppiten_pp2_it3                         |   1|    1|          0|
    |ap_reg_ppiten_pp2_it4                         |   1|    1|          0|
    |ap_reg_ppiten_pp2_it5                         |   1|    1|          0|
    |ap_reg_ppiten_pp2_it6                         |   1|    1|          0|
    |exitcond5_reg_1041                            |   1|    1|          0|
    |exitcond6_reg_922                             |   1|    1|          0|
    |exitcond7_reg_850                             |   1|    1|          0|
    |grp_IFFT_fu_295_ap_start_ap_start_reg         |   1|    1|          0|
    |i_6_reg_230                                   |  11|   11|          0|
    |j_reg_241                                     |  11|   11|          0|
    |m_reg_278                                     |  11|   11|          0|
    |mul_i1_reg_959                                |  77|   77|          0|
    |mul_i_reg_891                                 |  77|   77|          0|
    |neg_ti_i1_reg_970                             |  31|   31|          0|
    |neg_ti_i_reg_902                              |  31|   31|          0|
    |phaseCumulative_V_addr_1_reg_869              |  10|   10|          0|
    |r_V_reg_1075                                  |  38|   38|          0|
    |real_angle_V_reg_990                          |  32|   32|          0|
    |reg_329                                       |  32|   32|          0|
    |reg_335                                       |  32|   32|          0|
    |reg_341                                       |  32|   32|          0|
    |reg_347                                       |  32|   32|          0|
    |result_1_reg_975                              |  32|   32|          0|
    |result_reg_907                                |  32|   32|          0|
    |rhs_V3_i56_cast_reg_917                       |  38|   38|          0|
    |rhs_V3_i83_cast_reg_985                       |  38|   38|          0|
    |t_V_63_reg_943                                |  32|   38|          6|
    |t_V_reg_875                                   |  32|   38|          6|
    |tmp_125_reg_885                               |   1|    1|          0|
    |tmp_131_reg_953                               |   1|    1|          0|
    |tmp_4_reg_931                                 |  11|   64|         53|
    |tmp_61_i_reg_1016                             |   1|    1|          0|
    |tmp_i_112_reg_1012                            |   1|    1|          0|
    |tmp_i_reg_1008                                |   1|    1|          0|
    |tmp_reg_1050                                  |  11|   64|         53|
    |trunc_i1_cast_reg_965                         |  31|   31|          0|
    |trunc_i_cast_reg_897                          |  31|   31|          0|
    +----------------------------------------------+----+-----+-----------+
    |Total                                         | 925| 1096|        171|
    +----------------------------------------------+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+-----------+----------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol |  Source Object |    C Type    |
+-------------------------+-----+-----+-----------+----------------+--------------+
|ap_clk                   |  in |    1|          -|  pitchshifting | return value |
|ap_rst                   |  in |    1|          -|  pitchshifting | return value |
|ap_start                 |  in |    1|          -|  pitchshifting | return value |
|ap_done                  | out |    1|          -|  pitchshifting | return value |
|ap_idle                  | out |    1|          -|  pitchshifting | return value |
|ap_ready                 | out |    1|          -|  pitchshifting | return value |
|amplitude_V_address0     | out |   10| ap_memory |   amplitude_V  |     array    |
|amplitude_V_ce0          | out |    1| ap_memory |   amplitude_V  |     array    |
|amplitude_V_q0           |  in |   32| ap_memory |   amplitude_V  |     array    |
|angle_V_address0         | out |   10| ap_memory |     angle_V    |     array    |
|angle_V_ce0              | out |    1| ap_memory |     angle_V    |     array    |
|angle_V_q0               |  in |   11| ap_memory |     angle_V    |     array    |
|output_array_V_address0  | out |   10| ap_memory | output_array_V |     array    |
|output_array_V_ce0       | out |    1| ap_memory | output_array_V |     array    |
|output_array_V_we0       | out |    1| ap_memory | output_array_V |     array    |
|output_array_V_d0        | out |   32| ap_memory | output_array_V |     array    |
+-------------------------+-----+-----+-----------+----------------+--------------+

