# UART-Tx-Rx
UART project in VERILOG. This project implements a Tx , Rx (where both of them are considered as shift registers ) FIFO for both Tx and Rx and Baud rate Generator 
