/* Generated by Yosys 0.16+31 (git sha1 81edda473, clang 6.0.0-1ubuntu2 -fPIC -Os) */

(* top =  1  *)
(* src = "../vtr/verilog/mkSMAdapter4B.v:68.1-3187.10" *)
module mkSMAdapter4B(wciS0_Clk, wciS0_MReset_n, wciS0_MCmd, wciS0_MAddrSpace, wciS0_MByteEn, wciS0_MAddr, wciS0_MData, wciS0_SResp, wciS0_SData, wciS0_SThreadBusy, wciS0_SFlag, wciS0_MFlag, wmiM_MCmd, wmiM_MReqLast, wmiM_MReqInfo, wmiM_MAddrSpace, wmiM_MAddr, wmiM_MBurstLength, wmiM_MDataValid, wmiM_MDataLast, wmiM_MData
, wmiM_MDataByteEn, wmiM_SResp, wmiM_SData, wmiM_SThreadBusy, wmiM_SDataThreadBusy, wmiM_SRespLast, wmiM_SFlag, wmiM_MFlag, wmiM_MReset_n, wmiM_SReset_n, wsiM1_MCmd, wsiM1_MReqLast, wsiM1_MBurstPrecise, wsiM1_MBurstLength, wsiM1_MData, wsiM1_MByteEn, wsiM1_MReqInfo, wsiM1_SThreadBusy, wsiM1_MReset_n, wsiM1_SReset_n, wsiS1_MCmd
, wsiS1_MReqLast, wsiS1_MBurstPrecise, wsiS1_MBurstLength, wsiS1_MData, wsiS1_MByteEn, wsiS1_MReqInfo, wsiS1_SThreadBusy, wsiS1_SReset_n, wsiS1_MReset_n, prevent_sweep_node);
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1822.3-1838.6" *)
  wire [33:0] _0000_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1926.3-1943.6" *)
  wire [31:0] _0001_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  wire [31:0] _0002_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  wire _0003_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  wire _0004_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  wire [31:0] _0005_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  wire [3:0] _0006_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  wire [13:0] _0007_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  wire [13:0] _0008_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  wire _0009_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  wire _0010_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2180.3-2188.10" *)
  wire _0011_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  wire [31:0] _0012_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  wire [31:0] _0013_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2207.3-2219.6" *)
  wire [31:0] _0014_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  wire [13:0] _0015_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  wire [14:0] _0016_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2226.3-2239.10" *)
  wire [14:0] _0017_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  wire _0018_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  wire [13:0] _0019_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  wire _0020_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  wire _0021_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  wire [8:0] _0022_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2282.3-2290.10" *)
  wire [8:0] _0023_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  wire _0024_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2297.3-2304.10" *)
  wire _0025_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  wire _0026_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2311.3-2319.10" *)
  wire _0027_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  wire _0028_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  wire [31:0] _0029_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  wire [31:0] _0030_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2336.3-2352.6" *)
  wire [31:0] _0031_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  wire [15:0] _0032_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  wire [31:0] _0033_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2938.3-2953.6" *)
  wire [31:0] _0034_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  wire [2:0] _0035_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  wire [2:0] _0036_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  wire _0037_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  wire _0038_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  wire _0039_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  wire [2:0] _0040_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2402.3-2410.6" *)
  wire [2:0] _0041_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  wire [1:0] _0042_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  wire [1:0] _0043_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  wire [33:0] _0044_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2441.3-2455.6" *)
  wire [33:0] _0045_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  wire [33:0] _0046_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2462.3-2475.6" *)
  wire [33:0] _0047_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  wire _0048_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  wire _0049_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  wire _0050_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  wire [1:0] _0051_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  wire [37:0] _0052_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2498.3-2512.6" *)
  wire [37:0] _0053_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  wire [37:0] _0054_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2519.3-2532.6" *)
  wire [37:0] _0055_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  wire [1:0] _0056_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  wire [31:0] _0057_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2548.3-2560.6" *)
  wire [31:0] _0058_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  wire [31:0] _0059_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2567.3-2579.6" *)
  wire [31:0] _0060_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  wire _0061_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  wire _0062_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  wire [1:0] _0063_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  wire [31:0] _0064_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2602.3-2616.6" *)
  wire [31:0] _0065_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  wire [31:0] _0066_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2623.3-2636.6" *)
  wire [31:0] _0067_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  wire _0068_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  wire [31:0] _0069_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  wire _0070_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  wire [1:0] _0071_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  wire _0072_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  wire [31:0] _0073_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  wire _0074_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  wire [31:0] _0075_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  wire _0076_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  wire [1:0] _0077_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  wire [60:0] _0078_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2708.3-2724.6" *)
  wire [60:0] _0079_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  wire [60:0] _0080_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2731.3-2747.6" *)
  wire [60:0] _0081_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  wire _0082_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  wire [7:0] _0083_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  wire [31:0] _0084_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  wire _0085_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  wire [1:0] _0086_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  wire _0087_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  wire [31:0] _0088_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  wire _0089_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  wire [31:0] _0090_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  wire _0091_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  wire [1:0] _0092_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  wire [7:0] _0093_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  wire [31:0] _0094_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  wire _0095_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  wire [11:0] _0096_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2914.3-2937.6" *)
  wire [31:0] _0097_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  wire _0098_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1822.3-1838.6" *)
  wire [33:0] _0099_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1926.3-1943.6" *)
  wire [31:0] _0100_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2180.3-2188.10" *)
  wire _0101_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2207.3-2219.6" *)
  wire [31:0] _0102_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2226.3-2239.10" *)
  wire [14:0] _0103_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2282.3-2290.10" *)
  wire [8:0] _0104_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2297.3-2304.10" *)
  wire _0105_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2311.3-2319.10" *)
  wire _0106_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2336.3-2352.6" *)
  wire [31:0] _0107_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2938.3-2953.6" *)
  wire [31:0] _0108_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2402.3-2410.6" *)
  wire [2:0] _0109_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2441.3-2455.6" *)
  wire [33:0] _0110_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2462.3-2475.6" *)
  wire [33:0] _0111_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2498.3-2512.6" *)
  wire [37:0] _0112_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2519.3-2532.6" *)
  wire [37:0] _0113_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2548.3-2560.6" *)
  wire [31:0] _0114_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2567.3-2579.6" *)
  wire [31:0] _0115_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2602.3-2616.6" *)
  wire [31:0] _0116_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2623.3-2636.6" *)
  wire [31:0] _0117_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2708.3-2724.6" *)
  wire [60:0] _0118_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2731.3-2747.6" *)
  wire [60:0] _0119_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2914.3-2937.6" *)
  wire [31:0] _0120_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1799.46-1799.67" *)
  wire [1:0] _0121_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1820.49-1820.73" *)
  wire [1:0] _0122_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1866.7-1867.63" *)
  wire [3:0] _0123_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1866.7-1868.62" *)
  wire [3:0] _0124_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1872.42-1872.90" *)
  wire [31:0] _0125_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1879.7-1879.52" *)
  wire [13:0] _0126_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1889.44-1889.63" *)
  wire [1:0] _0127_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1910.47-1910.69" *)
  wire [1:0] _0128_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1920.45-1920.65" *)
  wire [1:0] _0129_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2134.29-2134.78" *)
  wire [31:0] _0130_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2148.27-2148.74" *)
  wire [31:0] _0131_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2369.28-2369.76" *)
  wire [31:0] _0132_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2424.9-2424.34" *)
  wire [1:0] _0133_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2671.34-2671.88" *)
  wire [31:0] _0134_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2683.34-2683.88" *)
  wire [31:0] _0135_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2766.34-2766.88" *)
  wire [31:0] _0136_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2792.34-2792.88" *)
  wire [31:0] _0137_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2802.34-2802.88" *)
  wire [31:0] _0138_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2814.9-2814.38" *)
  wire [1:0] _0139_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2835.34-2835.88" *)
  wire [31:0] _0140_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2896.25-2896.61" *)
  wire [13:0] _0141_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1309.29-1309.44" *)
  wire _0142_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1309.29-1309.53" *)
  wire _0143_;
  wire _0144_;
  wire _0145_;
  wire _0146_;
  wire _0147_;
  wire _0148_;
  wire _0149_;
  wire _0150_;
  wire _0151_;
  wire _0152_;
  wire _0153_;
  wire _0154_;
  wire _0155_;
  wire _0156_;
  wire _0157_;
  wire _0158_;
  wire _0159_;
  wire _0160_;
  wire _0161_;
  wire _0162_;
  wire _0163_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1381.7-1381.27" *)
  wire _0164_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1382.8-1382.28" *)
  wire _0165_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1382.32-1382.52" *)
  wire _0166_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1383.8-1383.28" *)
  wire _0167_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1390.7-1390.27" *)
  wire _0168_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1391.8-1391.28" *)
  wire _0169_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1391.32-1391.52" *)
  wire _0170_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1392.8-1392.28" *)
  wire _0171_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1402.7-1402.27" *)
  wire _0172_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1403.8-1403.28" *)
  wire _0173_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1403.32-1403.52" *)
  wire _0174_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1404.8-1404.28" *)
  wire _0175_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1407.7-1407.40" *)
  wire _0176_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1420.7-1420.27" *)
  wire _0177_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1421.7-1421.39" *)
  wire _0178_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1427.7-1427.27" *)
  wire _0179_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1428.7-1428.39" *)
  wire _0180_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1460.7-1460.41" *)
  wire _0181_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1490.42-1490.62" *)
  wire _0182_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1491.43-1491.63" *)
  wire _0183_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1504.7-1504.27" *)
  wire _0184_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1505.8-1505.28" *)
  wire _0185_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1505.32-1505.52" *)
  wire _0186_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1506.8-1506.28" *)
  wire _0187_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1515.7-1515.27" *)
  wire _0188_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1516.8-1516.28" *)
  wire _0189_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1516.32-1516.52" *)
  wire _0190_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1527.7-1527.27" *)
  wire _0191_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1528.8-1528.28" *)
  wire _0192_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1528.32-1528.52" *)
  wire _0193_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1541.7-1541.27" *)
  wire _0194_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1542.8-1542.28" *)
  wire _0195_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1542.32-1542.52" *)
  wire _0196_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1551.7-1551.27" *)
  wire _0197_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1552.8-1552.28" *)
  wire _0198_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1552.32-1552.52" *)
  wire _0199_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1555.24-1555.58" *)
  wire _0200_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1562.32-1562.52" *)
  wire _0201_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1563.8-1563.28" *)
  wire _0202_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1563.32-1563.52" *)
  wire _0203_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1575.7-1575.27" *)
  wire _0204_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1576.8-1576.28" *)
  wire _0205_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1576.32-1576.52" *)
  wire _0206_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1596.7-1596.27" *)
  wire _0207_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1597.8-1597.28" *)
  wire _0208_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1597.32-1597.52" *)
  wire _0209_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1625.9-1625.34" *)
  wire _0210_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1639.9-1639.34" *)
  wire _0211_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1657.7-1657.27" *)
  wire _0212_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1658.7-1658.39" *)
  wire _0213_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1672.9-1672.31" *)
  wire _0214_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1686.9-1686.31" *)
  wire _0215_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1730.9-1730.29" *)
  wire _0216_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1739.9-1739.29" *)
  wire _0217_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1748.9-1748.32" *)
  wire _0218_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1762.9-1762.32" *)
  wire _0219_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1771.9-1771.30" *)
  wire _0220_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1780.9-1780.30" *)
  wire _0221_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1804.8-1804.40" *)
  wire _0222_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1805.8-1805.40" *)
  wire _0223_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1807.8-1807.40" *)
  wire _0224_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1808.8-1808.40" *)
  wire _0225_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1811.8-1811.40" *)
  wire _0226_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1812.8-1812.40" *)
  wire _0227_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1813.8-1813.40" *)
  wire _0228_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1814.8-1814.40" *)
  wire _0229_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1816.40-1816.62" *)
  wire _0230_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1818.40-1818.62" *)
  wire _0231_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1840.8-1840.30" *)
  wire _0232_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1844.8-1844.30" *)
  wire _0233_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1848.43-1848.68" *)
  wire _0234_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1850.43-1850.68" *)
  wire _0235_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1858.45-1858.78" *)
  wire _0236_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1870.8-1870.58" *)
  wire _0237_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1874.8-1874.44" *)
  wire _0238_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1887.8-1887.58" *)
  wire _0239_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1892.9-1892.43" *)
  wire _0240_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1902.8-1902.28" *)
  wire _0241_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1906.8-1906.28" *)
  wire _0242_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1916.8-1916.31" *)
  wire _0243_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1918.8-1918.31" *)
  wire _0244_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1945.8-1945.29" *)
  wire _0245_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1949.8-1949.29" *)
  wire _0246_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1954.9-1954.42" *)
  wire _0247_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1965.8-1965.33" *)
  wire _0248_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1969.8-1969.33" *)
  wire _0249_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1974.39-1974.60" *)
  wire _0250_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1976.39-1976.60" *)
  wire _0251_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1978.41-1978.64" *)
  wire _0252_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1980.41-1980.64" *)
  wire _0253_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1982.38-1982.58" *)
  wire _0254_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1984.38-1984.58" *)
  wire _0255_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2003.7-2003.39" *)
  wire _0256_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2006.7-2006.39" *)
  wire _0257_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2009.7-2009.39" *)
  wire _0258_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2027.34-2027.54" *)
  wire _0259_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2044.34-2044.54" *)
  wire _0260_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2109.33-2109.53" *)
  wire _0261_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2221.45-2221.78" *)
  wire _0262_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2333.49-2333.79" *)
  wire _0263_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2413.8-2413.40" *)
  wire _0264_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2413.44-2413.64" *)
  wire _0265_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2414.8-2414.40" *)
  wire _0266_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2415.9-2415.29" *)
  wire _0267_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2415.33-2415.53" *)
  wire _0268_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2416.8-2416.40" *)
  wire _0269_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2416.44-2416.64" *)
  wire _0270_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2417.8-2417.40" *)
  wire _0271_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2418.9-2418.29" *)
  wire _0272_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2418.33-2418.53" *)
  wire _0273_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2419.9-2419.29" *)
  wire _0274_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2438.40-2438.62" *)
  wire _0275_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2459.40-2459.62" *)
  wire _0276_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2515.38-2515.58" *)
  wire _0277_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2535.38-2535.58" *)
  wire _0278_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2563.41-2563.64" *)
  wire _0279_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2582.41-2582.64" *)
  wire _0280_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2586.31-2586.51" *)
  wire _0281_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2618.39-2618.60" *)
  wire _0282_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2638.39-2638.60" *)
  wire _0283_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2656.8-2656.31" *)
  wire _0284_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2661.7-2661.40" *)
  wire _0285_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2662.8-2662.31" *)
  wire _0286_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2663.8-2663.31" *)
  wire _0287_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2664.8-2664.31" *)
  wire _0288_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2664.35-2664.78" *)
  wire _0289_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2674.7-2674.40" *)
  wire _0290_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2675.7-2675.30" *)
  wire _0291_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2676.7-2676.50" *)
  wire _0292_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2679.32-2679.52" *)
  wire _0293_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2686.7-2686.40" *)
  wire _0294_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2687.7-2687.30" *)
  wire _0295_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2706.43-2706.68" *)
  wire _0296_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2729.43-2729.68" *)
  wire _0297_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2773.7-2773.40" *)
  wire _0298_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2777.8-2777.31" *)
  wire _0299_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2782.8-2782.31" *)
  wire _0300_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2783.8-2783.31" *)
  wire _0301_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2784.8-2784.31" *)
  wire _0302_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2784.35-2784.79" *)
  wire _0303_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2794.40-2794.63" *)
  wire _0304_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2795.7-2795.51" *)
  wire _0305_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2798.32-2798.52" *)
  wire _0306_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2804.40-2804.63" *)
  wire _0307_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2852.33-2852.69" *)
  wire _0308_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2904.22-2904.68" *)
  wire _0309_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2905.22-2905.54" *)
  wire _0310_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2907.8-2907.46" *)
  wire _0311_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2907.64-2907.97" *)
  wire _0312_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2910.30-2910.68" *)
  wire _0313_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3546.1-3553.49|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *)
  wire [6:0] _0314_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3560.1-3567.50|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *)
  wire _0315_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3527.1-3534.58|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *)
  wire _0316_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3569.1-3576.54|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *)
  wire _0317_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3518.1-3525.57|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *)
  wire _0318_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3509.1-3516.36|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *)
  wire _0319_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3494.1-3501.24|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *)
  wire _0320_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3476.1-3481.24|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *)
  wire [5:0] _0321_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3466.1-3471.24|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *)
  wire [5:0] _0322_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3473.17-3473.41|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *)
  wire [5:0] _0323_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3474.17-3474.41|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *)
  wire [5:0] _0324_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3483.17-3483.41|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *)
  wire [5:0] _0325_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3551.24-3551.43|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *)
  wire [6:0] _0326_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3553.24-3553.48|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *)
  wire [6:0] _0327_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3490.17-3490.33|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *)
  wire _0328_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3491.17-3491.33|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *)
  wire _0329_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3499.5-3499.24|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *)
  wire _0330_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3514.5-3514.24|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *)
  wire _0331_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3516.5-3516.20|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *)
  wire _0332_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3523.11-3523.31|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *)
  wire _0333_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3523.5-3523.32|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *)
  wire _0334_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3523.5-3523.38|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *)
  wire _0335_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3525.5-3525.33|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *)
  wire _0336_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3525.5-3525.39|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *)
  wire _0337_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3532.5-3532.32|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *)
  wire _0338_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3532.5-3532.38|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *)
  wire _0339_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3534.11-3534.32|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *)
  wire _0340_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3534.5-3534.33|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *)
  wire _0341_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3534.5-3534.39|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *)
  wire _0342_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3551.6-3551.14|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *)
  wire _0343_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3553.5-3553.14|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *)
  wire _0344_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3565.5-3565.26|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *)
  wire _0345_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3565.5-3565.32|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *)
  wire _0346_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3567.5-3567.22|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *)
  wire _0347_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3567.5-3567.28|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *)
  wire _0348_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3574.5-3574.27|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *)
  wire _0349_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3574.5-3574.33|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *)
  wire _0350_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3576.5-3576.28|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *)
  wire _0351_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3576.5-3576.34|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *)
  wire _0352_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3490.18-3490.26|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *)
  wire _0353_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3491.18-3491.26|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *)
  wire _0354_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3499.6-3499.18|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *)
  wire _0355_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3514.6-3514.18|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *)
  wire _0356_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3523.12-3523.24|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *)
  wire _0357_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3534.12-3534.24|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *)
  wire _0358_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3565.11-3565.24|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *)
  wire _0359_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3574.11-3574.25|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *)
  wire _0360_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3567.11-3567.20|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *)
  wire _0361_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3576.11-3576.27|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *)
  wire _0362_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3467.5-3467.9|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *)
  wire _0363_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3477.5-3477.9|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *)
  wire _0364_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3490.30-3490.33|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *)
  wire _0365_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3495.5-3495.9|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *)
  wire _0366_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3510.5-3510.9|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *)
  wire _0367_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3519.5-3519.9|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *)
  wire _0368_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3523.35-3523.38|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *)
  wire _0369_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3525.28-3525.32|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *)
  wire _0370_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3525.36-3525.39|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *)
  wire _0371_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3528.5-3528.9|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *)
  wire _0372_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3532.35-3532.38|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *)
  wire _0373_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3534.28-3534.32|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *)
  wire _0374_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3534.36-3534.39|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *)
  wire _0375_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3542.18-3542.36|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *)
  wire _0376_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3547.5-3547.9|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *)
  wire _0377_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3551.11-3551.14|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *)
  wire _0378_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3553.5-3553.8|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *)
  wire _0379_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3561.5-3561.9|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *)
  wire _0380_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3565.29-3565.32|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *)
  wire _0381_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3567.25-3567.28|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *)
  wire _0382_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3570.5-3570.9|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *)
  wire _0383_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3574.30-3574.33|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *)
  wire _0384_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3576.31-3576.34|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *)
  wire _0385_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3541.18-3541.26|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *)
  wire _0386_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3542.20-3542.35|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *)
  wire _0387_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3516.6-3516.14|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *)
  wire _0388_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3525.12-3525.24|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *)
  wire _0389_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3532.12-3532.24|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *)
  wire _0390_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3525.11-3525.32|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *)
  wire _0391_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3532.11-3532.31|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *)
  wire _0392_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3543.16-3543.51|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *)
  wire [1:0] _0393_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3935.1-3942.47|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *)
  wire [2:0] _0394_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3949.1-3956.50|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *)
  wire _0395_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3916.1-3923.58|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *)
  wire _0396_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3958.1-3965.54|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *)
  wire _0397_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3907.1-3914.57|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *)
  wire _0398_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3898.1-3905.36|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *)
  wire _0399_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3883.1-3890.24|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *)
  wire _0400_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3865.1-3870.24|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *)
  wire [1:0] _0401_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3855.1-3860.24|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *)
  wire [1:0] _0402_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3862.17-3862.37|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *)
  wire [1:0] _0403_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3863.17-3863.31|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *)
  wire [1:0] _0404_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3872.17-3872.37|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *)
  wire [1:0] _0405_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3940.24-3940.39|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *)
  wire [2:0] _0406_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3942.24-3942.46|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *)
  wire [2:0] _0407_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3879.17-3879.33|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *)
  wire _0408_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3880.17-3880.33|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *)
  wire _0409_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3888.5-3888.24|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *)
  wire _0410_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3903.5-3903.24|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *)
  wire _0411_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3905.5-3905.20|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *)
  wire _0412_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3912.11-3912.31|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *)
  wire _0413_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3912.5-3912.32|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *)
  wire _0414_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3912.5-3912.38|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *)
  wire _0415_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3914.5-3914.33|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *)
  wire _0416_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3914.5-3914.39|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *)
  wire _0417_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3921.5-3921.32|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *)
  wire _0418_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3921.5-3921.38|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *)
  wire _0419_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3923.11-3923.32|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *)
  wire _0420_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3923.5-3923.33|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *)
  wire _0421_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3923.5-3923.39|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *)
  wire _0422_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3940.6-3940.14|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *)
  wire _0423_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3942.5-3942.14|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *)
  wire _0424_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3954.5-3954.26|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *)
  wire _0425_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3954.5-3954.32|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *)
  wire _0426_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3956.5-3956.22|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *)
  wire _0427_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3956.5-3956.28|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *)
  wire _0428_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3963.5-3963.27|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *)
  wire _0429_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3963.5-3963.33|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *)
  wire _0430_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3965.5-3965.28|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *)
  wire _0431_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3965.5-3965.34|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *)
  wire _0432_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3879.18-3879.26|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *)
  wire _0433_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3880.18-3880.26|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *)
  wire _0434_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3888.6-3888.18|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *)
  wire _0435_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3903.6-3903.18|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *)
  wire _0436_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3912.12-3912.24|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *)
  wire _0437_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3923.12-3923.24|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *)
  wire _0438_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3954.11-3954.24|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *)
  wire _0439_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3963.11-3963.25|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *)
  wire _0440_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3956.11-3956.20|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *)
  wire _0441_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3965.11-3965.27|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *)
  wire _0442_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3856.5-3856.9|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *)
  wire _0443_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3866.5-3866.9|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *)
  wire _0444_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3879.30-3879.33|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *)
  wire _0445_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3884.5-3884.9|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *)
  wire _0446_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3899.5-3899.9|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *)
  wire _0447_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3908.5-3908.9|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *)
  wire _0448_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3912.35-3912.38|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *)
  wire _0449_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3914.28-3914.32|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *)
  wire _0450_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3914.36-3914.39|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *)
  wire _0451_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3917.5-3917.9|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *)
  wire _0452_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3921.35-3921.38|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *)
  wire _0453_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3923.28-3923.32|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *)
  wire _0454_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3923.36-3923.39|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *)
  wire _0455_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3931.18-3931.36|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *)
  wire _0456_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3936.5-3936.9|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *)
  wire _0457_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3940.11-3940.14|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *)
  wire _0458_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3942.5-3942.8|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *)
  wire _0459_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3950.5-3950.9|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *)
  wire _0460_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3954.29-3954.32|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *)
  wire _0461_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3956.25-3956.28|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *)
  wire _0462_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3959.5-3959.9|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *)
  wire _0463_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3963.30-3963.33|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *)
  wire _0464_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3965.31-3965.34|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *)
  wire _0465_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3930.18-3930.26|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *)
  wire _0466_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3931.20-3931.35|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *)
  wire _0467_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3905.6-3905.14|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *)
  wire _0468_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3914.12-3914.24|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *)
  wire _0469_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3921.12-3921.24|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *)
  wire _0470_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3914.11-3914.32|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *)
  wire _0471_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3921.11-3921.31|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *)
  wire _0472_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3932.16-3932.51|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *)
  wire [1:0] _0473_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4326.1-4333.48|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *)
  wire [3:0] _0474_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4340.1-4347.50|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *)
  wire _0475_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4307.1-4314.58|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *)
  wire _0476_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4349.1-4356.54|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *)
  wire _0477_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4298.1-4305.57|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *)
  wire _0478_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4289.1-4296.36|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *)
  wire _0479_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4274.1-4281.24|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *)
  wire _0480_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4256.1-4261.24|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *)
  wire [2:0] _0481_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4246.1-4251.24|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *)
  wire [2:0] _0482_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4253.17-4253.38|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *)
  wire [2:0] _0483_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4254.17-4254.39|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *)
  wire [2:0] _0484_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4263.17-4263.38|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *)
  wire [2:0] _0485_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4331.24-4331.40|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *)
  wire [3:0] _0486_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4333.24-4333.47|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *)
  wire [3:0] _0487_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4270.17-4270.33|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *)
  wire _0488_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4271.17-4271.33|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *)
  wire _0489_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4279.5-4279.24|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *)
  wire _0490_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4294.5-4294.24|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *)
  wire _0491_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4296.5-4296.20|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *)
  wire _0492_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4303.11-4303.31|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *)
  wire _0493_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4303.5-4303.32|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *)
  wire _0494_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4303.5-4303.38|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *)
  wire _0495_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4305.5-4305.33|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *)
  wire _0496_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4305.5-4305.39|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *)
  wire _0497_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4312.5-4312.32|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *)
  wire _0498_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4312.5-4312.38|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *)
  wire _0499_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4314.11-4314.32|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *)
  wire _0500_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4314.5-4314.33|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *)
  wire _0501_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4314.5-4314.39|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *)
  wire _0502_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4331.6-4331.14|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *)
  wire _0503_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4333.5-4333.14|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *)
  wire _0504_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4345.5-4345.26|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *)
  wire _0505_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4345.5-4345.32|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *)
  wire _0506_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4347.5-4347.22|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *)
  wire _0507_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4347.5-4347.28|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *)
  wire _0508_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4354.5-4354.27|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *)
  wire _0509_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4354.5-4354.33|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *)
  wire _0510_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4356.5-4356.28|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *)
  wire _0511_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4356.5-4356.34|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *)
  wire _0512_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4270.18-4270.26|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *)
  wire _0513_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4271.18-4271.26|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *)
  wire _0514_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4279.6-4279.18|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *)
  wire _0515_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4294.6-4294.18|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *)
  wire _0516_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4303.12-4303.24|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *)
  wire _0517_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4314.12-4314.24|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *)
  wire _0518_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4345.11-4345.24|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *)
  wire _0519_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4354.11-4354.25|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *)
  wire _0520_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4347.11-4347.20|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *)
  wire _0521_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4356.11-4356.27|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *)
  wire _0522_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4247.5-4247.9|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *)
  wire _0523_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4257.5-4257.9|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *)
  wire _0524_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4270.30-4270.33|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *)
  wire _0525_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4275.5-4275.9|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *)
  wire _0526_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4290.5-4290.9|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *)
  wire _0527_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4299.5-4299.9|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *)
  wire _0528_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4303.35-4303.38|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *)
  wire _0529_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4305.28-4305.32|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *)
  wire _0530_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4305.36-4305.39|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *)
  wire _0531_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4308.5-4308.9|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *)
  wire _0532_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4312.35-4312.38|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *)
  wire _0533_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4314.28-4314.32|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *)
  wire _0534_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4314.36-4314.39|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *)
  wire _0535_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4322.18-4322.36|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *)
  wire _0536_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4327.5-4327.9|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *)
  wire _0537_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4331.11-4331.14|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *)
  wire _0538_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4333.5-4333.8|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *)
  wire _0539_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4341.5-4341.9|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *)
  wire _0540_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4345.29-4345.32|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *)
  wire _0541_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4347.25-4347.28|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *)
  wire _0542_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4350.5-4350.9|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *)
  wire _0543_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4354.30-4354.33|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *)
  wire _0544_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4356.31-4356.34|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *)
  wire _0545_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4321.18-4321.26|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *)
  wire _0546_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4322.20-4322.35|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *)
  wire _0547_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4296.6-4296.14|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *)
  wire _0548_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4305.12-4305.24|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *)
  wire _0549_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4312.12-4312.24|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *)
  wire _0550_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4305.11-4305.32|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *)
  wire _0551_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4312.11-4312.31|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *)
  wire _0552_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4323.16-4323.51|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *)
  wire [1:0] _0553_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1290.15-1290.72|../vtr/verilog/mkSMAdapter4B.v:4367.1-4373.4" *)
  wire _0554_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1290.15-1290.72|../vtr/verilog/mkSMAdapter4B.v:4367.1-4373.4" *)
  wire _0555_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1290.15-1290.72|../vtr/verilog/mkSMAdapter4B.v:4370.5-4370.13" *)
  wire _0556_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1312.15-1312.72|../vtr/verilog/mkSMAdapter4B.v:4367.1-4373.4" *)
  wire _0557_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1312.15-1312.72|../vtr/verilog/mkSMAdapter4B.v:4367.1-4373.4" *)
  wire _0558_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1312.15-1312.72|../vtr/verilog/mkSMAdapter4B.v:4370.5-4370.13" *)
  wire _0559_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1330.15-1330.74|../vtr/verilog/mkSMAdapter4B.v:4367.1-4373.4" *)
  wire _0560_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1330.15-1330.74|../vtr/verilog/mkSMAdapter4B.v:4367.1-4373.4" *)
  wire _0561_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1330.15-1330.74|../vtr/verilog/mkSMAdapter4B.v:4370.5-4370.13" *)
  wire _0562_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1333.15-1333.74|../vtr/verilog/mkSMAdapter4B.v:4367.1-4373.4" *)
  wire _0563_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1333.15-1333.74|../vtr/verilog/mkSMAdapter4B.v:4367.1-4373.4" *)
  wire _0564_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1333.15-1333.74|../vtr/verilog/mkSMAdapter4B.v:4370.5-4370.13" *)
  wire _0565_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1137.30-1137.55" *)
  wire _0566_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1394.7-1394.45" *)
  wire _0567_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2880.7-2880.36" *)
  wire _0568_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2163.8-2163.35" *)
  wire _0569_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1165.28-1165.69" *)
  wire _0570_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1204.26-1204.59" *)
  wire _0571_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1214.27-1214.70" *)
  wire _0572_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1217.32-1217.75" *)
  wire _0573_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1237.27-1237.62" *)
  wire _0574_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1283.27-1283.62" *)
  wire _0575_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1372.7-1372.50" *)
  wire _0576_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1372.7-1373.28" *)
  wire _0577_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1375.7-1375.61" *)
  wire _0578_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1375.7-1376.40" *)
  wire _0579_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1380.7-1381.27" *)
  wire _0580_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1380.7-1383.29" *)
  wire _0581_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1380.7-1384.21" *)
  wire _0582_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1390.7-1392.29" *)
  wire _0583_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1390.7-1393.43" *)
  wire _0584_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1390.7-1394.45" *)
  wire _0585_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1390.7-1395.16" *)
  wire _0586_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1397.7-1398.41" *)
  wire _0587_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1402.7-1404.29" *)
  wire _0588_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1402.7-1405.25" *)
  wire _0589_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1402.7-1406.29" *)
  wire _0590_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1402.7-1407.40" *)
  wire _0591_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1412.7-1412.49" *)
  wire _0592_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1414.7-1415.40" *)
  wire _0593_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1419.7-1419.61" *)
  wire _0594_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1419.7-1420.27" *)
  wire _0595_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1419.7-1421.39" *)
  wire _0596_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1426.7-1426.61" *)
  wire _0597_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1426.7-1427.27" *)
  wire _0598_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1426.7-1428.39" *)
  wire _0599_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1453.7-1453.40" *)
  wire _0600_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1453.7-1454.51" *)
  wire _0601_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1459.7-1459.40" *)
  wire _0602_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1459.7-1460.41" *)
  wire _0603_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1473.7-1473.40" *)
  wire _0604_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1473.7-1473.62" *)
  wire _0605_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1478.7-1478.55" *)
  wire _0606_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1503.7-1503.70" *)
  wire _0607_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1503.7-1504.27" *)
  wire _0608_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1503.7-1506.29" *)
  wire _0609_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1503.7-1507.40" *)
  wire _0610_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1513.7-1513.52" *)
  wire _0611_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1513.7-1514.64" *)
  wire _0612_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1513.7-1515.27" *)
  wire _0613_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1513.7-1516.53" *)
  wire _0614_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1513.7-1517.18" *)
  wire _0615_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1513.7-1518.21" *)
  wire _0616_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1520.7-1521.41" *)
  wire _0617_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1525.7-1525.52" *)
  wire _0618_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1525.7-1525.68" *)
  wire _0619_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1525.7-1526.22" *)
  wire _0620_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1525.7-1527.27" *)
  wire _0621_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1525.7-1528.53" *)
  wire _0622_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1525.7-1529.41" *)
  wire _0623_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1525.7-1530.19" *)
  wire _0624_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1525.7-1531.19" *)
  wire _0625_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1533.7-1534.46" *)
  wire _0626_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1533.7-1535.41" *)
  wire _0627_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1539.7-1539.55" *)
  wire _0628_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1539.7-1539.71" *)
  wire _0629_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1539.7-1540.22" *)
  wire _0630_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1539.7-1541.27" *)
  wire _0631_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1539.7-1542.53" *)
  wire _0632_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1539.7-1543.21" *)
  wire _0633_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1539.7-1544.19" *)
  wire _0634_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1546.7-1547.46" *)
  wire _0635_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1551.7-1552.53" *)
  wire _0636_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1551.7-1553.21" *)
  wire _0637_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1551.7-1554.15" *)
  wire _0638_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1551.7-1556.39" *)
  wire _0639_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1555.8-1555.58" *)
  wire _0640_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1556.8-1556.38" *)
  wire _0641_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1562.7-1562.52" *)
  wire _0642_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1562.7-1563.53" *)
  wire _0643_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1562.7-1564.25" *)
  wire _0644_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1562.7-1565.29" *)
  wire _0645_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1562.7-1566.17" *)
  wire _0646_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1568.7-1569.44" *)
  wire _0647_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1568.7-1570.46" *)
  wire _0648_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1568.7-1571.41" *)
  wire _0649_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1575.7-1576.53" *)
  wire _0650_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1575.7-1577.14" *)
  wire _0651_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1594.7-1595.48" *)
  wire _0652_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1594.7-1596.27" *)
  wire _0653_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1594.7-1597.53" *)
  wire _0654_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1599.7-1600.44" *)
  wire _0655_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1599.7-1601.46" *)
  wire _0656_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1605.7-1605.50" *)
  wire _0657_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1605.7-1606.28" *)
  wire _0658_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1608.7-1608.61" *)
  wire _0659_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1608.7-1609.40" *)
  wire _0660_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1625.7-1628.35" *)
  wire _0661_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1625.7-1629.36" *)
  wire _0662_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1634.7-1634.69" *)
  wire _0663_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1639.7-1642.36" *)
  wire _0664_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1639.7-1643.36" *)
  wire _0665_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1656.7-1656.61" *)
  wire _0666_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1656.7-1657.27" *)
  wire _0667_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1656.7-1658.39" *)
  wire _0668_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1663.7-1663.48" *)
  wire _0669_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1663.7-1663.65" *)
  wire _0670_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1672.7-1675.29" *)
  wire _0671_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1672.7-1676.33" *)
  wire _0672_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1681.7-1681.60" *)
  wire _0673_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1686.7-1689.33" *)
  wire _0674_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1686.7-1690.32" *)
  wire _0675_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1699.7-1699.40" *)
  wire _0676_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1699.7-1699.59" *)
  wire _0677_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1699.7-1700.44" *)
  wire _0678_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1725.7-1725.60" *)
  wire _0679_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1730.7-1733.31" *)
  wire _0680_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1730.7-1734.31" *)
  wire _0681_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1739.7-1742.31" *)
  wire _0682_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1739.7-1743.32" *)
  wire _0683_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1748.7-1751.34" *)
  wire _0684_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1748.7-1752.34" *)
  wire _0685_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1757.7-1757.66" *)
  wire _0686_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1762.7-1765.34" *)
  wire _0687_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1762.7-1766.35" *)
  wire _0688_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1771.7-1774.32" *)
  wire _0689_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1771.7-1775.32" *)
  wire _0690_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1780.7-1783.32" *)
  wire _0691_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1780.7-1784.33" *)
  wire _0692_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1789.7-1789.62" *)
  wire _0693_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1794.7-1794.58" *)
  wire _0694_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1796.7-1796.75" *)
  wire _0695_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1796.7-1797.39" *)
  wire _0696_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1803.7-1814.41" *)
  wire _0697_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1804.8-1804.64" *)
  wire _0698_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1805.8-1805.64" *)
  wire _0699_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1805.8-1806.28" *)
  wire _0700_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1807.8-1807.64" *)
  wire _0701_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1808.8-1808.64" *)
  wire _0702_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1808.8-1809.28" *)
  wire _0703_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1808.8-1810.28" *)
  wire _0704_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1816.7-1816.62" *)
  wire _0705_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1818.7-1818.62" *)
  wire _0706_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1848.7-1848.68" *)
  wire _0707_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1850.7-1850.68" *)
  wire _0708_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1852.7-1852.58" *)
  wire _0709_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1854.7-1854.62" *)
  wire _0710_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1858.7-1858.78" *)
  wire _0711_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1860.7-1860.61" *)
  wire _0712_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1862.7-1862.53" *)
  wire _0713_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1864.7-1864.56" *)
  wire _0714_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1974.7-1974.60" *)
  wire _0715_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1976.7-1976.60" *)
  wire _0716_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1978.7-1978.64" *)
  wire _0717_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1980.7-1980.64" *)
  wire _0718_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1982.7-1982.58" *)
  wire _0719_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1984.7-1984.58" *)
  wire _0720_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2002.7-2002.47" *)
  wire _0721_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2002.7-2003.39" *)
  wire _0722_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2005.7-2005.47" *)
  wire _0723_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2005.7-2006.39" *)
  wire _0724_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2008.7-2008.48" *)
  wire _0725_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2008.7-2009.39" *)
  wire _0726_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2064.7-2066.18" *)
  wire _0727_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2068.7-2068.56" *)
  wire _0728_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2069.7-2069.56" *)
  wire _0729_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2085.7-2085.57" *)
  wire _0730_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2088.7-2088.58" *)
  wire _0731_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2089.7-2089.53" *)
  wire _0732_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2093.7-2093.52" *)
  wire _0733_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2093.7-2094.30" *)
  wire _0734_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2101.7-2101.55" *)
  wire _0735_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2144.7-2144.58" *)
  wire _0736_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2150.7-2151.46" *)
  wire _0737_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2150.7-2152.59" *)
  wire _0738_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2190.7-2190.62" *)
  wire _0739_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2201.7-2201.58" *)
  wire _0740_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2221.7-2221.78" *)
  wire _0741_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2241.7-2241.58" *)
  wire _0742_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2242.7-2242.61" *)
  wire _0743_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2250.7-2250.62" *)
  wire _0744_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2306.7-2306.61" *)
  wire _0745_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2321.7-2321.58" *)
  wire _0746_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2322.7-2322.62" *)
  wire _0747_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2328.7-2328.61" *)
  wire _0748_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2333.24-2333.79" *)
  wire _0749_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2354.7-2354.58" *)
  wire _0750_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2371.7-2372.59" *)
  wire _0751_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2381.7-2381.59" *)
  wire _0752_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2395.7-2396.42" *)
  wire _0753_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2398.7-2398.58" *)
  wire _0754_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2412.7-2419.31" *)
  wire _0755_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2413.8-2413.64" *)
  wire _0756_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2414.8-2415.54" *)
  wire _0757_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2416.8-2416.64" *)
  wire _0758_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2417.8-2419.30" *)
  wire _0759_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2438.7-2438.62" *)
  wire _0760_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2459.7-2459.62" *)
  wire _0761_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2515.7-2515.58" *)
  wire _0762_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2535.7-2535.58" *)
  wire _0763_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2563.7-2563.64" *)
  wire _0764_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2582.7-2582.64" *)
  wire _0765_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2618.7-2618.60" *)
  wire _0766_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2638.7-2638.60" *)
  wire _0767_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2660.7-2661.40" *)
  wire _0768_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2660.7-2664.79" *)
  wire _0769_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2663.8-2663.55" *)
  wire _0770_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2664.8-2664.78" *)
  wire _0771_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2673.7-2674.40" *)
  wire _0772_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2673.7-2675.30" *)
  wire _0773_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2673.7-2676.50" *)
  wire _0774_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2685.7-2686.40" *)
  wire _0775_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2685.7-2687.30" *)
  wire _0776_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2685.7-2688.27" *)
  wire _0777_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2706.7-2706.68" *)
  wire _0778_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2729.7-2729.68" *)
  wire _0779_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2772.7-2773.40" *)
  wire _0780_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2781.7-2784.80" *)
  wire _0781_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2783.8-2783.56" *)
  wire _0782_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2784.8-2784.79" *)
  wire _0783_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2789.7-2789.61" *)
  wire _0784_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2794.7-2794.63" *)
  wire _0785_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2794.7-2795.51" *)
  wire _0786_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2804.7-2804.63" *)
  wire _0787_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2804.7-2805.28" *)
  wire _0788_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2848.7-2848.61" *)
  wire _0789_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2877.7-2877.44" *)
  wire _0790_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2877.7-2877.63" *)
  wire _0791_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2877.7-2878.46" *)
  wire _0792_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2901.7-2901.44" *)
  wire _0793_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2901.7-2901.63" *)
  wire _0794_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2901.7-2902.46" *)
  wire _0795_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2907.50-2907.97" *)
  wire _0796_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1165.28-1165.50" *)
  wire _0797_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1204.26-1204.43" *)
  wire _0798_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1214.27-1214.46" *)
  wire _0799_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1217.32-1217.51" *)
  wire _0800_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1237.27-1237.45" *)
  wire _0801_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1279.7-1279.21" *)
  wire _0802_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1280.7-1280.24" *)
  wire _0803_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1283.27-1283.45" *)
  wire _0804_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1375.31-1375.61" *)
  wire _0805_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1376.7-1376.40" *)
  wire _0806_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1398.7-1398.41" *)
  wire _0807_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1405.7-1405.25" *)
  wire _0808_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1406.7-1406.29" *)
  wire _0809_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1415.7-1415.40" *)
  wire _0810_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1478.36-1478.55" *)
  wire _0811_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1521.7-1521.41" *)
  wire _0812_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1534.7-1534.46" *)
  wire _0813_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1535.7-1535.41" *)
  wire _0814_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1547.7-1547.46" *)
  wire _0815_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1554.7-1554.15" *)
  wire _0816_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1564.7-1564.25" *)
  wire _0817_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1565.7-1565.29" *)
  wire _0818_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1566.7-1566.17" *)
  wire _0819_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1569.7-1569.44" *)
  wire _0820_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1570.7-1570.46" *)
  wire _0821_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1571.7-1571.41" *)
  wire _0822_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1600.7-1600.44" *)
  wire _0823_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1601.7-1601.46" *)
  wire _0824_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1608.31-1608.61" *)
  wire _0825_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1609.7-1609.40" *)
  wire _0826_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1634.39-1634.69" *)
  wire _0827_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1643.7-1643.36" *)
  wire _0828_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1681.33-1681.60" *)
  wire _0829_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1690.7-1690.32" *)
  wire _0830_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1694.36-1694.58" *)
  wire _0831_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1704.37-1704.55" *)
  wire _0832_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1725.35-1725.60" *)
  wire _0833_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1743.7-1743.32" *)
  wire _0834_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1757.38-1757.66" *)
  wire _0835_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1766.7-1766.35" *)
  wire _0836_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1784.7-1784.33" *)
  wire _0837_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1789.36-1789.62" *)
  wire _0838_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1854.38-1854.62" *)
  wire _0839_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1864.45-1864.56" *)
  wire _0840_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1955.9-1955.20" *)
  wire _0841_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2008.28-2008.48" *)
  wire _0842_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2066.7-2066.18" *)
  wire _0843_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2068.45-2068.56" *)
  wire _0844_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2069.45-2069.56" *)
  wire _0845_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2152.8-2152.18" *)
  wire _0846_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2190.38-2190.62" *)
  wire _0847_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2250.38-2250.62" *)
  wire _0848_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2276.31-2276.65" *)
  wire _0849_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2322.38-2322.62" *)
  wire _0850_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2372.8-2372.18" *)
  wire _0851_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2381.43-2381.59" *)
  wire _0852_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2388.34-2388.67" *)
  wire _0853_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2395.7-2395.43" *)
  wire _0854_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2756.9-2756.26" *)
  wire _0855_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2757.9-2757.23" *)
  wire _0856_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2789.40-2789.61" *)
  wire _0857_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2823.9-2823.26" *)
  wire _0858_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2824.9-2824.23" *)
  wire _0859_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2829.9-2829.23" *)
  wire _0860_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2830.9-2830.26" *)
  wire _0861_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2878.8-2878.18" *)
  wire _0862_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2902.8-2902.18" *)
  wire _0863_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2959.9-2959.24" *)
  wire _0864_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1137.30-1137.75" *)
  wire _0865_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1277.7-1278.24" *)
  wire _0866_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1277.7-1279.21" *)
  wire _0867_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1277.7-1280.24" *)
  wire _0868_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1382.8-1382.52" *)
  wire _0869_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1382.8-1383.28" *)
  wire _0870_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1391.8-1391.52" *)
  wire _0871_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1391.8-1392.28" *)
  wire _0872_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1403.8-1403.52" *)
  wire _0873_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1403.8-1404.28" *)
  wire _0874_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1503.30-1503.69" *)
  wire _0875_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1505.8-1505.52" *)
  wire _0876_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1505.8-1506.28" *)
  wire _0877_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1516.8-1516.52" *)
  wire _0878_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1528.8-1528.52" *)
  wire _0879_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1542.8-1542.52" *)
  wire _0880_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1552.8-1552.52" *)
  wire _0881_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1555.8-1556.38" *)
  wire _0882_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1563.8-1563.52" *)
  wire _0883_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1576.8-1576.52" *)
  wire _0884_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1595.8-1595.47" *)
  wire _0885_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1597.8-1597.52" *)
  wire _0886_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1627.3-1627.57" *)
  wire _0887_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1641.3-1641.57" *)
  wire _0888_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1674.3-1674.51" *)
  wire _0889_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1688.3-1688.51" *)
  wire _0890_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1732.3-1732.51" *)
  wire _0891_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1741.3-1741.51" *)
  wire _0892_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1750.3-1750.57" *)
  wire _0893_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1764.3-1764.57" *)
  wire _0894_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1773.3-1773.49" *)
  wire _0895_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1782.3-1782.49" *)
  wire _0896_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1804.8-1806.28" *)
  wire _0897_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1804.8-1807.64" *)
  wire _0898_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1804.8-1810.28" *)
  wire _0899_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1804.8-1811.40" *)
  wire _0900_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1804.8-1812.40" *)
  wire _0901_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1804.8-1813.40" *)
  wire _0902_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1804.8-1814.40" *)
  wire _0903_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1856.7-1856.70" *)
  wire _0904_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2011.7-2011.53" *)
  wire _0905_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2011.7-2012.36" *)
  wire _0906_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2014.7-2014.53" *)
  wire _0907_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2014.7-2015.39" *)
  wire _0908_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2017.7-2017.64" *)
  wire _0909_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2017.7-2018.28" *)
  wire _0910_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2022.7-2022.61" *)
  wire _0911_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2022.7-2023.32" *)
  wire _0912_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2064.8-2065.42" *)
  wire _0913_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2068.7-2069.56" *)
  wire _0914_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2071.7-2072.43" *)
  wire _0915_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2071.7-2073.45" *)
  wire _0916_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2076.7-2077.45" *)
  wire _0917_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2076.7-2078.40" *)
  wire _0918_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2081.7-2082.40" *)
  wire _0919_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2081.7-2083.45" *)
  wire _0920_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2088.7-2089.53" *)
  wire _0921_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2088.7-2090.39" *)
  wire _0922_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2096.7-2097.45" *)
  wire _0923_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2144.7-2145.40" *)
  wire _0924_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2152.8-2152.58" *)
  wire _0925_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2172.7-2173.40" *)
  wire _0926_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2190.7-2191.40" *)
  wire _0927_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2190.7-2192.32" *)
  wire _0928_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2196.8-2197.36" *)
  wire _0929_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2201.7-2202.39" *)
  wire _0930_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2201.7-2203.34" *)
  wire _0931_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2201.7-2204.32" *)
  wire _0932_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2221.7-2222.40" *)
  wire _0933_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2221.7-2223.32" *)
  wire _0934_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2241.7-2242.61" *)
  wire _0935_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2241.7-2243.40" *)
  wire _0936_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2241.7-2244.32" *)
  wire _0937_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2250.7-2251.45" *)
  wire _0938_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2263.7-2264.34" *)
  wire _0939_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2268.7-2269.34" *)
  wire _0940_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2271.7-2272.34" *)
  wire _0941_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2271.7-2273.41" *)
  wire _0942_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2278.7-2279.39" *)
  wire _0943_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2292.7-2293.40" *)
  wire _0944_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2292.7-2294.32" *)
  wire _0945_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2306.7-2307.40" *)
  wire _0946_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2306.7-2308.32" *)
  wire _0947_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2321.7-2322.62" *)
  wire _0948_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2321.7-2323.32" *)
  wire _0949_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2328.7-2329.39" *)
  wire _0950_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2354.7-2355.34" *)
  wire _0951_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2354.7-2356.39" *)
  wire _0952_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2354.7-2357.32" *)
  wire _0953_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2365.7-2366.41" *)
  wire _0954_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2372.8-2372.58" *)
  wire _0955_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2390.7-2391.36" *)
  wire _0956_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2398.7-2399.42" *)
  wire _0957_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2413.8-2415.54" *)
  wire _0958_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2413.8-2416.64" *)
  wire _0959_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2413.8-2419.30" *)
  wire _0960_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2415.9-2415.53" *)
  wire _0961_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2418.9-2418.53" *)
  wire _0962_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2418.9-2419.29" *)
  wire _0963_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2434.7-2434.69" *)
  wire _0964_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2438.7-2439.34" *)
  wire _0965_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2438.7-2440.36" *)
  wire _0966_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2459.7-2460.34" *)
  wire _0967_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2459.7-2461.36" *)
  wire _0968_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2495.7-2495.65" *)
  wire _0969_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2514.7-2515.58" *)
  wire _0970_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2514.7-2516.34" *)
  wire _0971_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2534.7-2535.58" *)
  wire _0972_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2534.7-2536.34" *)
  wire _0973_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2544.7-2545.37" *)
  wire _0974_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2562.7-2563.64" *)
  wire _0975_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2562.7-2564.37" *)
  wire _0976_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2581.7-2582.64" *)
  wire _0977_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2581.7-2583.37" *)
  wire _0978_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2599.7-2599.67" *)
  wire _0979_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2618.7-2619.33" *)
  wire _0980_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2618.7-2620.35" *)
  wire _0981_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2638.7-2639.33" *)
  wire _0982_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2638.7-2640.35" *)
  wire _0983_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2662.8-2663.55" *)
  wire _0984_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2662.8-2664.78" *)
  wire _0985_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2700.7-2701.39" *)
  wire _0986_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2705.7-2706.68" *)
  wire _0987_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2705.7-2707.39" *)
  wire _0988_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2728.7-2729.68" *)
  wire _0989_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2728.7-2730.39" *)
  wire _0990_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2782.8-2783.56" *)
  wire _0991_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2782.8-2784.79" *)
  wire _0992_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2827.9-2828.26" *)
  wire _0993_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2827.9-2829.23" *)
  wire _0994_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2827.9-2830.26" *)
  wire _0995_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2848.7-2849.43" *)
  wire _0996_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2878.8-2878.45" *)
  wire _0997_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2902.8-2902.45" *)
  wire _0998_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2907.8-2907.97" *)
  wire _0999_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1372.7-1372.29" *)
  wire _1000_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1393.7-1393.43" *)
  wire _1001_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1478.7-1478.32" *)
  wire _1002_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1503.44-1503.69" *)
  wire _1003_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1507.7-1507.40" *)
  wire _1004_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1513.7-1513.28" *)
  wire _1005_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1513.32-1513.52" *)
  wire _1006_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1525.7-1525.27" *)
  wire _1007_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1529.7-1529.41" *)
  wire _1008_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1539.7-1539.28" *)
  wire _1009_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1539.32-1539.55" *)
  wire _1010_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1589.37-1589.70" *)
  wire _1011_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1595.22-1595.47" *)
  wire _1012_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1605.7-1605.29" *)
  wire _1013_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1613.8-1613.41" *)
  wire _1014_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1613.7-1613.66" *)
  wire _1015_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1619.7-1619.63" *)
  wire _1016_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1627.3-1627.28" *)
  wire _1017_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1641.3-1641.28" *)
  wire _1018_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1663.7-1663.29" *)
  wire _1019_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1674.3-1674.25" *)
  wire _1020_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1675.7-1675.29" *)
  wire _1021_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1681.7-1681.29" *)
  wire _1022_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1688.3-1688.25" *)
  wire _1023_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1690.9-1690.31" *)
  wire _1024_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1700.7-1700.44" *)
  wire _1025_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1732.3-1732.23" *)
  wire _1026_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1741.3-1741.23" *)
  wire _1027_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1750.3-1750.26" *)
  wire _1028_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1764.3-1764.26" *)
  wire _1029_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1773.3-1773.24" *)
  wire _1030_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1782.3-1782.24" *)
  wire _1031_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1796.7-1796.39" *)
  wire _1032_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1796.43-1796.75" *)
  wire _1033_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1797.7-1797.39" *)
  wire _1034_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1804.44-1804.64" *)
  wire _1035_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1805.44-1805.64" *)
  wire _1036_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1806.8-1806.28" *)
  wire _1037_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1807.44-1807.64" *)
  wire _1038_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1808.44-1808.64" *)
  wire _1039_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1809.8-1809.28" *)
  wire _1040_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1810.8-1810.28" *)
  wire _1041_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1996.39-1996.61" *)
  wire _1042_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2085.36-2085.57" *)
  wire _1043_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2094.7-2094.30" *)
  wire _1044_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2101.35-2101.55" *)
  wire _1045_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2151.7-2151.46" *)
  wire _1046_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2152.22-2152.58" *)
  wire _1047_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2372.22-2372.58" *)
  wire _1048_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2423.8-2423.41" *)
  wire _1049_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2759.9-2759.32" *)
  wire _1050_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2826.9-2826.32" *)
  wire _1051_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2877.7-2877.28" *)
  wire _1052_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2878.22-2878.45" *)
  wire _1053_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2902.22-2902.45" *)
  wire _1054_;
  wire _1055_;
  wire _1056_;
  wire _1057_;
  wire _1058_;
  wire _1059_;
  wire _1060_;
  wire _1061_;
  wire _1062_;
  wire _1063_;
  wire _1064_;
  wire _1065_;
  wire _1066_;
  wire _1067_;
  wire _1068_;
  wire _1069_;
  wire _1070_;
  wire [3:0] _1071_;
  wire _1072_;
  wire [3:0] _1073_;
  wire _1074_;
  wire [3:0] _1075_;
  wire _1076_;
  wire [3:0] _1077_;
  wire _1078_;
  wire _1079_;
  wire _1080_;
  wire _1081_;
  wire _1082_;
  wire _1083_;
  wire _1084_;
  wire _1085_;
  wire _1086_;
  wire _1087_;
  wire _1088_;
  wire _1089_;
  wire _1090_;
  wire _1091_;
  wire _1092_;
  wire _1093_;
  wire _1094_;
  wire _1095_;
  wire _1096_;
  wire _1097_;
  wire _1098_;
  wire _1099_;
  wire _1100_;
  wire _1101_;
  wire _1102_;
  wire _1103_;
  wire _1104_;
  wire _1105_;
  wire _1106_;
  wire _1107_;
  wire _1108_;
  wire _1109_;
  wire _1110_;
  wire [2:0] _1111_;
  wire _1112_;
  wire [2:0] _1113_;
  wire _1114_;
  wire [2:0] _1115_;
  wire _1116_;
  wire [2:0] _1117_;
  wire _1118_;
  wire [2:0] _1119_;
  wire _1120_;
  wire [2:0] _1121_;
  wire _1122_;
  wire _1123_;
  wire _1124_;
  wire _1125_;
  wire _1126_;
  wire _1127_;
  wire _1128_;
  wire _1129_;
  wire _1130_;
  wire _1131_;
  wire _1132_;
  wire _1133_;
  wire _1134_;
  wire _1135_;
  wire _1136_;
  wire _1137_;
  wire _1138_;
  wire _1139_;
  wire _1140_;
  wire _1141_;
  wire _1142_;
  wire [2:0] _1143_;
  wire _1144_;
  wire [2:0] _1145_;
  wire _1146_;
  wire [2:0] _1147_;
  wire _1148_;
  wire [2:0] _1149_;
  wire _1150_;
  wire _1151_;
  wire _1152_;
  wire _1153_;
  wire _1154_;
  wire _1155_;
  wire _1156_;
  wire _1157_;
  wire _1158_;
  wire _1159_;
  wire _1160_;
  wire _1161_;
  wire _1162_;
  wire _1163_;
  wire _1164_;
  wire _1165_;
  wire _1166_;
  wire _1167_;
  wire _1168_;
  wire _1169_;
  wire _1170_;
  wire _1171_;
  wire _1172_;
  wire _1173_;
  wire _1174_;
  wire _1175_;
  wire _1176_;
  wire _1177_;
  wire _1178_;
  wire _1179_;
  wire _1180_;
  wire _1181_;
  wire _1182_;
  wire [1:0] _1183_;
  wire _1184_;
  wire [1:0] _1185_;
  wire _1186_;
  wire [1:0] _1187_;
  wire _1188_;
  wire [1:0] _1189_;
  wire _1190_;
  wire [1:0] _1191_;
  wire _1192_;
  wire [1:0] _1193_;
  wire _1194_;
  wire _1195_;
  wire _1196_;
  wire _1197_;
  wire _1198_;
  wire _1199_;
  wire _1200_;
  wire _1201_;
  wire _1202_;
  wire _1203_;
  wire _1204_;
  wire _1205_;
  wire _1206_;
  wire _1207_;
  wire _1208_;
  wire _1209_;
  wire _1210_;
  wire _1211_;
  wire _1212_;
  wire [6:0] _1213_;
  wire _1214_;
  wire [6:0] _1215_;
  wire _1216_;
  wire [6:0] _1217_;
  wire _1218_;
  wire [6:0] _1219_;
  wire _1220_;
  wire _1221_;
  wire _1222_;
  wire _1223_;
  wire _1224_;
  wire _1225_;
  wire _1226_;
  wire _1227_;
  wire _1228_;
  wire _1229_;
  wire _1230_;
  wire _1231_;
  wire _1232_;
  wire _1233_;
  wire _1234_;
  wire _1235_;
  wire _1236_;
  wire _1237_;
  wire _1238_;
  wire _1239_;
  wire _1240_;
  wire _1241_;
  wire _1242_;
  wire _1243_;
  wire _1244_;
  wire _1245_;
  wire _1246_;
  wire _1247_;
  wire _1248_;
  wire _1249_;
  wire _1250_;
  wire _1251_;
  wire _1252_;
  wire [5:0] _1253_;
  wire _1254_;
  wire [5:0] _1255_;
  wire _1256_;
  wire [5:0] _1257_;
  wire _1258_;
  wire [5:0] _1259_;
  wire _1260_;
  wire [5:0] _1261_;
  wire _1262_;
  wire [5:0] _1263_;
  wire _1264_;
  wire _1265_;
  wire _1266_;
  wire _1267_;
  wire _1268_;
  wire _1269_;
  wire _1270_;
  wire [11:0] _1271_;
  wire _1272_;
  wire [11:0] _1273_;
  wire _1274_;
  wire _1275_;
  wire _1276_;
  wire _1277_;
  wire _1278_;
  wire [31:0] _1279_;
  wire _1280_;
  wire [31:0] _1281_;
  wire _1282_;
  wire [7:0] _1283_;
  wire _1284_;
  wire [1:0] _1285_;
  wire _1286_;
  wire [1:0] _1287_;
  wire _1288_;
  wire _1289_;
  wire _1290_;
  wire _1291_;
  wire _1292_;
  wire [31:0] _1293_;
  wire _1294_;
  wire [31:0] _1295_;
  wire _1296_;
  wire _1297_;
  wire _1298_;
  wire _1299_;
  wire _1300_;
  wire [31:0] _1301_;
  wire _1302_;
  wire [31:0] _1303_;
  wire _1304_;
  wire _1305_;
  wire _1306_;
  wire _1307_;
  wire _1308_;
  wire [1:0] _1309_;
  wire _1310_;
  wire [1:0] _1311_;
  wire _1312_;
  wire _1313_;
  wire _1314_;
  wire _1315_;
  wire _1316_;
  wire [31:0] _1317_;
  wire _1318_;
  wire [31:0] _1319_;
  wire _1320_;
  wire [7:0] _1321_;
  wire _1322_;
  wire _1323_;
  wire _1324_;
  wire _1325_;
  wire _1326_;
  wire [60:0] _1327_;
  wire _1328_;
  wire [60:0] _1329_;
  wire _1330_;
  wire [60:0] _1331_;
  wire _1332_;
  wire [60:0] _1333_;
  wire _1334_;
  wire [1:0] _1335_;
  wire _1336_;
  wire [1:0] _1337_;
  wire _1338_;
  wire _1339_;
  wire _1340_;
  wire _1341_;
  wire _1342_;
  wire [31:0] _1343_;
  wire _1344_;
  wire [31:0] _1345_;
  wire _1346_;
  wire _1347_;
  wire _1348_;
  wire _1349_;
  wire _1350_;
  wire [31:0] _1351_;
  wire _1352_;
  wire [31:0] _1353_;
  wire _1354_;
  wire _1355_;
  wire _1356_;
  wire _1357_;
  wire _1358_;
  wire [1:0] _1359_;
  wire _1360_;
  wire [1:0] _1361_;
  wire _1362_;
  wire _1363_;
  wire _1364_;
  wire _1365_;
  wire _1366_;
  wire [31:0] _1367_;
  wire _1368_;
  wire [31:0] _1369_;
  wire _1370_;
  wire _1371_;
  wire _1372_;
  wire _1373_;
  wire _1374_;
  wire [31:0] _1375_;
  wire _1376_;
  wire [31:0] _1377_;
  wire _1378_;
  wire [31:0] _1379_;
  wire _1380_;
  wire [31:0] _1381_;
  wire _1382_;
  wire [1:0] _1383_;
  wire _1384_;
  wire [1:0] _1385_;
  wire _1386_;
  wire _1387_;
  wire _1388_;
  wire _1389_;
  wire _1390_;
  wire _1391_;
  wire _1392_;
  wire _1393_;
  wire _1394_;
  wire [31:0] _1395_;
  wire _1396_;
  wire [31:0] _1397_;
  wire _1398_;
  wire [31:0] _1399_;
  wire _1400_;
  wire [31:0] _1401_;
  wire _1402_;
  wire [1:0] _1403_;
  wire _1404_;
  wire [1:0] _1405_;
  wire _1406_;
  wire [37:0] _1407_;
  wire _1408_;
  wire [37:0] _1409_;
  wire _1410_;
  wire [37:0] _1411_;
  wire _1412_;
  wire [37:0] _1413_;
  wire _1414_;
  wire [1:0] _1415_;
  wire _1416_;
  wire [1:0] _1417_;
  wire _1418_;
  wire _1419_;
  wire _1420_;
  wire _1421_;
  wire _1422_;
  wire _1423_;
  wire _1424_;
  wire _1425_;
  wire _1426_;
  wire _1427_;
  wire _1428_;
  wire _1429_;
  wire _1430_;
  wire [33:0] _1431_;
  wire _1432_;
  wire [33:0] _1433_;
  wire _1434_;
  wire [33:0] _1435_;
  wire _1436_;
  wire [33:0] _1437_;
  wire _1438_;
  wire [1:0] _1439_;
  wire _1440_;
  wire [1:0] _1441_;
  wire _1442_;
  wire [1:0] _1443_;
  wire _1444_;
  wire [1:0] _1445_;
  wire _1446_;
  wire [2:0] _1447_;
  wire _1448_;
  wire [2:0] _1449_;
  wire _1450_;
  wire _1451_;
  wire _1452_;
  wire _1453_;
  wire _1454_;
  wire _1455_;
  wire _1456_;
  wire _1457_;
  wire _1458_;
  wire _1459_;
  wire _1460_;
  wire _1461_;
  wire _1462_;
  wire [2:0] _1463_;
  wire _1464_;
  wire [2:0] _1465_;
  wire _1466_;
  wire [2:0] _1467_;
  wire _1468_;
  wire [2:0] _1469_;
  wire _1470_;
  wire [31:0] _1471_;
  wire _1472_;
  wire [31:0] _1473_;
  wire _1474_;
  wire [15:0] _1475_;
  wire _1476_;
  wire [15:0] _1477_;
  wire _1478_;
  wire [31:0] _1479_;
  wire _1480_;
  wire [31:0] _1481_;
  wire _1482_;
  wire [31:0] _1483_;
  wire _1484_;
  wire [31:0] _1485_;
  wire _1486_;
  wire _1487_;
  wire _1488_;
  wire _1489_;
  wire _1490_;
  wire _1491_;
  wire _1492_;
  wire _1493_;
  wire _1494_;
  wire _1495_;
  wire _1496_;
  wire _1497_;
  wire _1498_;
  wire [8:0] _1499_;
  wire _1500_;
  wire [8:0] _1501_;
  wire _1502_;
  wire _1503_;
  wire _1504_;
  wire _1505_;
  wire _1506_;
  wire _1507_;
  wire _1508_;
  wire _1509_;
  wire _1510_;
  wire [13:0] _1511_;
  wire _1512_;
  wire _1513_;
  wire _1514_;
  wire _1515_;
  wire _1516_;
  wire [13:0] _1517_;
  wire _1518_;
  wire [13:0] _1519_;
  wire _1520_;
  wire [14:0] _1521_;
  wire _1522_;
  wire [14:0] _1523_;
  wire _1524_;
  wire [31:0] _1525_;
  wire _1526_;
  wire [31:0] _1527_;
  wire _1528_;
  wire [31:0] _1529_;
  wire _1530_;
  wire [31:0] _1531_;
  wire _1532_;
  wire _1533_;
  wire _1534_;
  wire _1535_;
  wire _1536_;
  wire _1537_;
  wire _1538_;
  wire _1539_;
  wire _1540_;
  wire [13:0] _1541_;
  wire _1542_;
  wire [13:0] _1543_;
  wire _1544_;
  wire [13:0] _1545_;
  wire _1546_;
  wire [3:0] _1547_;
  wire _1548_;
  wire [3:0] _1549_;
  wire _1550_;
  wire [31:0] _1551_;
  wire _1552_;
  wire [31:0] _1553_;
  wire _1554_;
  wire _1555_;
  wire _1556_;
  wire _1557_;
  wire _1558_;
  wire _1559_;
  wire _1560_;
  wire _1561_;
  wire _1562_;
  wire [31:0] _1563_;
  wire _1564_;
  wire [31:0] _1565_;
  wire _1566_;
  wire [31:0] _1567_;
  wire _1568_;
  wire _1569_;
  wire [31:0] _1570_;
  wire _1571_;
  wire _1572_;
  wire _1573_;
  wire _1574_;
  wire _1575_;
  wire _1576_;
  wire _1577_;
  wire _1578_;
  wire _1579_;
  wire _1580_;
  wire _1581_;
  wire _1582_;
  wire [60:0] _1583_;
  wire _1584_;
  wire _1585_;
  wire _1586_;
  wire [60:0] _1587_;
  wire _1588_;
  wire _1589_;
  wire _1590_;
  wire [31:0] _1591_;
  wire _1592_;
  wire _1593_;
  wire _1594_;
  wire [31:0] _1595_;
  wire _1596_;
  wire _1597_;
  wire _1598_;
  wire [31:0] _1599_;
  wire _1600_;
  wire _1601_;
  wire _1602_;
  wire [31:0] _1603_;
  wire _1604_;
  wire _1605_;
  wire _1606_;
  wire [37:0] _1607_;
  wire _1608_;
  wire _1609_;
  wire _1610_;
  wire [37:0] _1611_;
  wire _1612_;
  wire _1613_;
  wire _1614_;
  wire [33:0] _1615_;
  wire _1616_;
  wire _1617_;
  wire _1618_;
  wire [33:0] _1619_;
  wire _1620_;
  wire _1621_;
  wire _1622_;
  wire [2:0] _1623_;
  wire _1624_;
  wire _1625_;
  wire _1626_;
  wire [31:0] _1627_;
  wire _1628_;
  wire _1629_;
  wire _1630_;
  wire _1631_;
  wire _1632_;
  wire _1633_;
  wire _1634_;
  wire _1635_;
  wire _1636_;
  wire _1637_;
  wire _1638_;
  wire _1639_;
  wire [8:0] _1640_;
  wire _1641_;
  wire [8:0] _1642_;
  wire _1643_;
  wire [14:0] _1644_;
  wire _1645_;
  wire [14:0] _1646_;
  wire _1647_;
  wire [14:0] _1648_;
  wire _1649_;
  wire [14:0] _1650_;
  wire _1651_;
  wire [31:0] _1652_;
  wire _1653_;
  wire _1654_;
  wire _1655_;
  wire _1656_;
  wire _1657_;
  wire _1658_;
  wire _1659_;
  wire [31:0] _1660_;
  wire _1661_;
  wire _1662_;
  wire _1663_;
  wire [33:0] _1664_;
  wire _1665_;
  wire _1666_;
  wire _1667_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1308.17-1308.33" *)
  wire _1668_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1327.17-1327.34" *)
  wire _1669_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1355.17-1355.37" *)
  wire _1670_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1798.46-1798.67" *)
  wire [1:0] _1671_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1819.49-1819.73" *)
  wire [1:0] _1672_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1871.47-1871.78" *)
  wire [13:0] _1673_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1885.42-1885.74" *)
  wire [15:0] _1674_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1888.44-1888.63" *)
  wire [1:0] _1675_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1909.47-1909.69" *)
  wire [1:0] _1676_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1919.45-1919.65" *)
  wire [1:0] _1677_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1972.47-1972.80" *)
  wire [11:0] _1678_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2425.9-2425.34" *)
  wire [1:0] _1679_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2815.9-2815.38" *)
  wire [1:0] _1680_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1147.22-1147.70" *)
  wire [2:0] _1681_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1201.23-1201.96" *)
  wire [31:0] _1682_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1211.23-1211.76" *)
  wire [2:0] _1683_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1221.7-1221.70" *)
  wire [11:0] _1684_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1230.27-1230.83" *)
  wire [7:0] _1685_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1625.8-1627.57" *)
  wire _1686_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1639.8-1641.57" *)
  wire _1687_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1672.8-1674.51" *)
  wire _1688_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1686.8-1688.51" *)
  wire _1689_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1730.8-1732.51" *)
  wire _1690_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1739.8-1741.51" *)
  wire _1691_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1748.8-1750.57" *)
  wire _1692_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1762.8-1764.57" *)
  wire _1693_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1771.8-1773.49" *)
  wire _1694_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1780.8-1782.49" *)
  wire _1695_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1801.7-1801.54" *)
  wire [33:0] _1696_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1840.7-1842.22" *)
  wire [33:0] _1697_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1844.7-1846.22" *)
  wire [33:0] _1698_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1867.8-1867.62" *)
  wire [3:0] _1699_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1868.8-1868.61" *)
  wire [3:0] _1700_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1870.7-1870.101" *)
  wire [13:0] _1701_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1874.7-1876.52" *)
  wire [14:0] _1702_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1887.7-1887.103" *)
  wire [15:0] _1703_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1898.7-1900.42" *)
  wire [37:0] _1704_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1902.7-1904.20" *)
  wire [37:0] _1705_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1906.7-1908.23" *)
  wire [37:0] _1706_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1916.7-1916.64" *)
  wire [31:0] _1707_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1918.7-1918.86" *)
  wire [31:0] _1708_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1945.7-1947.21" *)
  wire [31:0] _1709_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1949.7-1951.45" *)
  wire [31:0] _1710_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1961.7-1963.28" *)
  wire [60:0] _1711_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1965.7-1967.25" *)
  wire [60:0] _1712_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1969.7-1971.29" *)
  wire [60:0] _1713_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2156.7-2158.48" *)
  wire [3:0] _1714_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2163.7-2163.65" *)
  wire [13:0] _1715_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2168.7-2170.43" *)
  wire [13:0] _1716_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2196.7-2199.21" *)
  wire [31:0] _1717_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2248.7-2248.77" *)
  wire [13:0] _1718_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2259.7-2261.40" *)
  wire [13:0] _1719_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2361.7-2363.38" *)
  wire [15:0] _1720_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2423.7-2425.34" *)
  wire [1:0] _1721_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2430.7-2432.42" *)
  wire [1:0] _1722_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2491.7-2493.40" *)
  wire [1:0] _1723_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2540.7-2542.43" *)
  wire [1:0] _1724_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2595.7-2597.41" *)
  wire [1:0] _1725_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2656.7-2658.14" *)
  wire [1:0] _1726_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2657.10-2657.46" *)
  wire [1:0] _1727_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2696.7-2698.45" *)
  wire [1:0] _1728_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2777.7-2779.14" *)
  wire [1:0] _1729_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2778.10-2778.47" *)
  wire [1:0] _1730_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2813.7-2815.38" *)
  wire [1:0] _1731_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2844.7-2846.43" *)
  wire [11:0] _1732_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2875.7-2875.61" *)
  wire [13:0] _1733_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2887.7-2889.72" *)
  wire [11:0] _1734_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2894.37-2894.74" *)
  wire [7:0] _1735_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2899.7-2899.68" *)
  wire [15:0] _1736_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2907.7-2909.71" *)
  wire [11:0] _1737_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2909.10-2909.70" *)
  wire [11:0] _1738_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2910.29-2910.89" *)
  wire [3:0] _1739_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1394.8-1394.34" *)
  wire [3:0] _1740_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:832.8-832.44" *)
  wire CAN_FIRE_RL_fabRespCredit_accumulate;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:833.8-833.47" *)
  wire CAN_FIRE_RL_mesgPreRequest__dreg_update;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:834.8-834.37" *)
  wire CAN_FIRE_RL_operating_actions;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:835.8-835.39" *)
  wire CAN_FIRE_RL_wci_Es_doAlways_Req;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:836.8-836.28" *)
  wire CAN_FIRE_RL_wci_cfrd;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:837.8-837.28" *)
  wire CAN_FIRE_RL_wci_cfwr;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:838.8-838.46" *)
  wire CAN_FIRE_RL_wci_ctlAckReg__dreg_update;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:839.8-839.39" *)
  wire CAN_FIRE_RL_wci_ctl_op_complete;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:840.8-840.36" *)
  wire CAN_FIRE_RL_wci_ctl_op_start;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:841.8-841.32" *)
  wire CAN_FIRE_RL_wci_ctrl_EiI;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:842.8-842.32" *)
  wire CAN_FIRE_RL_wci_ctrl_IsO;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:843.8-843.32" *)
  wire CAN_FIRE_RL_wci_ctrl_OrE;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:844.8-844.48" *)
  wire CAN_FIRE_RL_wci_reqF__updateLevelCounter;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:845.8-845.32" *)
  wire CAN_FIRE_RL_wci_reqF_enq;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:846.8-846.38" *)
  wire CAN_FIRE_RL_wci_request_decode;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:847.8-847.34" *)
  wire CAN_FIRE_RL_wci_respF_both;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:848.8-848.36" *)
  wire CAN_FIRE_RL_wci_respF_decCtr;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:849.8-849.33" *)
  wire CAN_FIRE_RL_wci_respF_deq;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:850.8-850.36" *)
  wire CAN_FIRE_RL_wci_respF_incCtr;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:851.8-851.45" *)
  wire CAN_FIRE_RL_wci_sFlagReg__dreg_update;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:852.8-852.39" *)
  wire CAN_FIRE_RL_wci_sThreadBusy_reg;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:853.8-853.35" *)
  wire CAN_FIRE_RL_wmi_Em_doAlways;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:854.8-854.32" *)
  wire CAN_FIRE_RL_wmi_dhF_both;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:855.8-855.34" *)
  wire CAN_FIRE_RL_wmi_dhF_decCtr;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:856.8-856.31" *)
  wire CAN_FIRE_RL_wmi_dhF_deq;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:857.8-857.34" *)
  wire CAN_FIRE_RL_wmi_dhF_incCtr;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:858.8-858.35" *)
  wire CAN_FIRE_RL_wmi_mFlagF_both;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:859.8-859.37" *)
  wire CAN_FIRE_RL_wmi_mFlagF_decCtr;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:860.8-860.37" *)
  wire CAN_FIRE_RL_wmi_mFlagF_incCtr;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:861.8-861.45" *)
  wire CAN_FIRE_RL_wmi_operateD__dreg_update;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:862.8-862.48" *)
  wire CAN_FIRE_RL_wmi_peerIsReady__dreg_update;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:863.8-863.33" *)
  wire CAN_FIRE_RL_wmi_reqF_both;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:864.8-864.35" *)
  wire CAN_FIRE_RL_wmi_reqF_decCtr;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:865.8-865.32" *)
  wire CAN_FIRE_RL_wmi_reqF_deq;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:866.8-866.35" *)
  wire CAN_FIRE_RL_wmi_reqF_incCtr;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:867.8-867.35" *)
  wire CAN_FIRE_RL_wmi_respAdvance;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:868.8-868.54" *)
  wire CAN_FIRE_RL_wmi_sDataThreadBusy_d__dreg_update;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:869.8-869.50" *)
  wire CAN_FIRE_RL_wmi_sThreadBusy_d__dreg_update;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:870.8-870.34" *)
  wire CAN_FIRE_RL_wmrd_mesgBegin;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:871.8-871.43" *)
  wire CAN_FIRE_RL_wmrd_mesgBodyPreRequest;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:872.8-872.40" *)
  wire CAN_FIRE_RL_wmrd_mesgBodyRequest;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:873.8-873.41" *)
  wire CAN_FIRE_RL_wmrd_mesgBodyResponse;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:874.8-874.32" *)
  wire CAN_FIRE_RL_wmwt_doAbort;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:875.8-875.34" *)
  wire CAN_FIRE_RL_wmwt_mesgBegin;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:876.8-876.40" *)
  wire CAN_FIRE_RL_wmwt_messageFinalize;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:877.8-877.45" *)
  wire CAN_FIRE_RL_wmwt_messagePushImprecise;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:878.8-878.43" *)
  wire CAN_FIRE_RL_wmwt_messagePushPrecise;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:879.8-879.39" *)
  wire CAN_FIRE_RL_wmwt_requestPrecise;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:880.8-880.42" *)
  wire CAN_FIRE_RL_wsiM_ext_status_assign;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:881.8-881.39" *)
  wire CAN_FIRE_RL_wsiM_inc_tBusyCount;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:882.8-882.46" *)
  wire CAN_FIRE_RL_wsiM_operateD__dreg_update;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:883.8-883.49" *)
  wire CAN_FIRE_RL_wsiM_peerIsReady__dreg_update;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:884.8-884.37" *)
  wire CAN_FIRE_RL_wsiM_reqFifo_both;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:885.8-885.39" *)
  wire CAN_FIRE_RL_wsiM_reqFifo_decCtr;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:886.8-886.36" *)
  wire CAN_FIRE_RL_wsiM_reqFifo_deq;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:887.8-887.39" *)
  wire CAN_FIRE_RL_wsiM_reqFifo_incCtr;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:888.8-888.40" *)
  wire CAN_FIRE_RL_wsiM_sThreadBusy_reg;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:889.8-889.39" *)
  wire CAN_FIRE_RL_wsiM_update_statusR;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:890.8-890.42" *)
  wire CAN_FIRE_RL_wsiS_ext_status_assign;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:891.8-891.39" *)
  wire CAN_FIRE_RL_wsiS_inc_tBusyCount;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:892.8-892.46" *)
  wire CAN_FIRE_RL_wsiS_operateD__dreg_update;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:893.8-893.49" *)
  wire CAN_FIRE_RL_wsiS_peerIsReady__dreg_update;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:894.8-894.52" *)
  wire CAN_FIRE_RL_wsiS_reqFifo__updateLevelCounter;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:895.8-895.36" *)
  wire CAN_FIRE_RL_wsiS_reqFifo_enq;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:896.8-896.39" *)
  wire CAN_FIRE_RL_wsiS_update_statusR;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:897.8-897.35" *)
  wire CAN_FIRE_RL_wsi_Es_doAlways;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:898.8-898.41" *)
  wire CAN_FIRE_RL_wsipass_doMessagePush;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:899.8-899.28" *)
  wire CAN_FIRE_wciS0_mAddr;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:900.8-900.33" *)
  wire CAN_FIRE_wciS0_mAddrSpace;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:901.8-901.30" *)
  wire CAN_FIRE_wciS0_mByteEn;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:902.8-902.27" *)
  wire CAN_FIRE_wciS0_mCmd;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:903.8-903.28" *)
  wire CAN_FIRE_wciS0_mData;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:904.8-904.28" *)
  wire CAN_FIRE_wciS0_mFlag;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:905.8-905.27" *)
  wire CAN_FIRE_wmiM_sData;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:906.8-906.37" *)
  wire CAN_FIRE_wmiM_sDataThreadBusy;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:907.8-907.27" *)
  wire CAN_FIRE_wmiM_sFlag;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:908.8-908.30" *)
  wire CAN_FIRE_wmiM_sReset_n;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:909.8-909.27" *)
  wire CAN_FIRE_wmiM_sResp;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:910.8-910.31" *)
  wire CAN_FIRE_wmiM_sRespLast;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:911.8-911.33" *)
  wire CAN_FIRE_wmiM_sThreadBusy;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:912.8-912.31" *)
  wire CAN_FIRE_wsiM1_sReset_n;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:913.8-913.34" *)
  wire CAN_FIRE_wsiM1_sThreadBusy;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:914.8-914.35" *)
  wire CAN_FIRE_wsiS1_mBurstLength;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:915.8-915.36" *)
  wire CAN_FIRE_wsiS1_mBurstPrecise;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:916.8-916.30" *)
  wire CAN_FIRE_wsiS1_mByteEn;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:917.8-917.27" *)
  wire CAN_FIRE_wsiS1_mCmd;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:918.8-918.28" *)
  wire CAN_FIRE_wsiS1_mData;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:919.8-919.32" *)
  wire CAN_FIRE_wsiS1_mDataInfo;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:920.8-920.31" *)
  wire CAN_FIRE_wsiS1_mReqInfo;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:921.8-921.31" *)
  wire CAN_FIRE_wsiS1_mReqLast;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:922.8-922.31" *)
  wire CAN_FIRE_wsiS1_mReset_n;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1096.17-1096.74" *)
  wire [13:0] IF_mesgLength_22_BIT_14_23_THEN_mesgLength_22__ETC___d753;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1061.8-1061.40" *)
  wire MUX_endOfMessage__write_1__SEL_1;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1050.16-1050.55" *)
  wire [3:0] MUX_fabRespCredit_value__write_1__VAL_2;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1045.17-1045.51" *)
  wire [13:0] MUX_fabWordsRemain__write_1__VAL_1;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1046.3-1046.37" *)
  wire [13:0] MUX_fabWordsRemain__write_1__VAL_2;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1062.8-1062.42" *)
  wire MUX_impreciseBurst__write_1__SEL_2;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1063.8-1063.36" *)
  wire MUX_lastMesg__write_1__SEL_2;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1064.8-1064.37" *)
  wire MUX_mesgCount__write_1__SEL_1;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1031.17-1031.46" *)
  wire [31:0] MUX_mesgCount__write_1__VAL_1;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1065.8-1065.38" *)
  wire MUX_mesgLength__write_1__SEL_2;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1044.17-1044.47" *)
  wire [14:0] MUX_mesgLength__write_1__VAL_2;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1044.49-1044.79" *)
  wire [14:0] MUX_mesgLength__write_1__VAL_4;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1047.3-1047.34" *)
  wire [13:0] MUX_mesgReqAddr__write_1__VAL_2;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1049.16-1049.42" *)
  wire [8:0] MUX_opcode__write_1__VAL_2;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1032.3-1032.31" *)
  wire [31:0] MUX_thisMesg__write_1__VAL_1;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1033.3-1033.31" *)
  wire [31:0] MUX_thisMesg__write_1__VAL_2;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1043.17-1043.46" *)
  wire [15:0] MUX_unrollCnt__write_1__VAL_1;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1043.48-1043.77" *)
  wire [15:0] MUX_unrollCnt__write_1__VAL_2;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1066.8-1066.43" *)
  wire MUX_wci_illegalEdge__write_1__SEL_1;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1067.8-1067.43" *)
  wire MUX_wci_illegalEdge__write_1__SEL_2;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1068.8-1068.43" *)
  wire MUX_wci_illegalEdge__write_1__VAL_2;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1051.16-1051.49" *)
  wire [1:0] MUX_wci_respF_c_r__write_1__VAL_1;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1052.9-1052.42" *)
  wire [1:0] MUX_wci_respF_c_r__write_1__VAL_2;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1069.8-1069.41" *)
  wire MUX_wci_respF_q_0__write_1__SEL_1;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1016.16-1016.49" *)
  wire [33:0] MUX_wci_respF_q_0__write_1__VAL_1;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1027.17-1027.50" *)
  wire [33:0] MUX_wci_respF_q_0__write_1__VAL_2;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1070.8-1070.41" *)
  wire MUX_wci_respF_q_1__write_1__SEL_1;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1028.3-1028.36" *)
  wire [33:0] MUX_wci_respF_q_1__write_1__VAL_2;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1029.3-1029.38" *)
  wire [33:0] MUX_wci_respF_x_wire__wset_1__VAL_1;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1030.3-1030.38" *)
  wire [33:0] MUX_wci_respF_x_wire__wset_1__VAL_2;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1053.9-1053.40" *)
  wire [1:0] MUX_wmi_dhF_c_r__write_1__VAL_1;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1054.9-1054.40" *)
  wire [1:0] MUX_wmi_dhF_c_r__write_1__VAL_2;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1071.8-1071.39" *)
  wire MUX_wmi_dhF_q_0__write_1__SEL_2;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1022.17-1022.48" *)
  wire [37:0] MUX_wmi_dhF_q_0__write_1__VAL_1;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1023.3-1023.34" *)
  wire [37:0] MUX_wmi_dhF_q_0__write_1__VAL_2;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1072.8-1072.39" *)
  wire MUX_wmi_dhF_q_1__write_1__SEL_2;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1024.3-1024.34" *)
  wire [37:0] MUX_wmi_dhF_q_1__write_1__VAL_1;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1025.3-1025.36" *)
  wire [37:0] MUX_wmi_dhF_x_wire__wset_1__VAL_1;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1026.3-1026.36" *)
  wire [37:0] MUX_wmi_dhF_x_wire__wset_1__VAL_2;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1055.9-1055.43" *)
  wire [1:0] MUX_wmi_mFlagF_c_r__write_1__VAL_1;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1056.9-1056.43" *)
  wire [1:0] MUX_wmi_mFlagF_c_r__write_1__VAL_2;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1073.8-1073.42" *)
  wire MUX_wmi_mFlagF_q_0__write_1__SEL_2;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1034.3-1034.37" *)
  wire [31:0] MUX_wmi_mFlagF_q_0__write_1__VAL_1;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1074.8-1074.42" *)
  wire MUX_wmi_mFlagF_q_1__write_1__SEL_2;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1035.3-1035.37" *)
  wire [31:0] MUX_wmi_mFlagF_q_1__write_1__VAL_1;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1075.8-1075.44" *)
  wire MUX_wmi_mFlagF_x_wire__wset_1__SEL_2;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1036.3-1036.39" *)
  wire [31:0] MUX_wmi_mFlagF_x_wire__wset_1__VAL_1;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1037.3-1037.39" *)
  wire [31:0] MUX_wmi_mFlagF_x_wire__wset_1__VAL_3;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1057.9-1057.41" *)
  wire [1:0] MUX_wmi_reqF_c_r__write_1__VAL_1;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1058.9-1058.41" *)
  wire [1:0] MUX_wmi_reqF_c_r__write_1__VAL_2;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1076.8-1076.40" *)
  wire MUX_wmi_reqF_q_0__write_1__SEL_1;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1017.16-1017.48" *)
  wire [31:0] MUX_wmi_reqF_q_0__write_1__VAL_1;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1038.3-1038.35" *)
  wire [31:0] MUX_wmi_reqF_q_0__write_1__VAL_2;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1077.8-1077.40" *)
  wire MUX_wmi_reqF_q_1__write_1__SEL_1;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1039.3-1039.35" *)
  wire [31:0] MUX_wmi_reqF_q_1__write_1__VAL_2;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1040.3-1040.37" *)
  wire [31:0] MUX_wmi_reqF_x_wire__wset_1__VAL_1;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1041.3-1041.37" *)
  wire [31:0] MUX_wmi_reqF_x_wire__wset_1__VAL_2;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1042.3-1042.37" *)
  wire [31:0] MUX_wmi_reqF_x_wire__wset_1__VAL_3;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1059.9-1059.45" *)
  wire [1:0] MUX_wsiM_reqFifo_c_r__write_1__VAL_1;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1060.9-1060.45" *)
  wire [1:0] MUX_wsiM_reqFifo_c_r__write_1__VAL_2;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1078.8-1078.44" *)
  wire MUX_wsiM_reqFifo_q_0__write_1__SEL_2;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1018.17-1018.53" *)
  wire [60:0] MUX_wsiM_reqFifo_q_0__write_1__VAL_1;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1019.3-1019.39" *)
  wire [60:0] MUX_wsiM_reqFifo_q_0__write_1__VAL_2;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1079.8-1079.44" *)
  wire MUX_wsiM_reqFifo_q_1__write_1__SEL_2;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1020.3-1020.39" *)
  wire [60:0] MUX_wsiM_reqFifo_q_1__write_1__VAL_1;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1080.8-1080.46" *)
  wire MUX_wsiM_reqFifo_x_wire__wset_1__SEL_1;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1021.3-1021.41" *)
  wire [60:0] MUX_wsiM_reqFifo_x_wire__wset_1__VAL_1;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1048.17-1048.51" *)
  wire [11:0] MUX_wsiWordsRemain__write_1__VAL_2;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1104.8-1104.65" *)
  wire NOT_wmi_reqF_c_r_46_EQ_2_47_48_AND_wmi_operate_ETC___d290;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1105.8-1105.52" *)
  wire NOT_wsiS_reqFifo_countReg_53_ULE_1_54___d355;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:923.8-923.45" *)
  wire WILL_FIRE_RL_fabRespCredit_accumulate;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:924.8-924.48" *)
  wire WILL_FIRE_RL_mesgPreRequest__dreg_update;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:925.8-925.38" *)
  wire WILL_FIRE_RL_operating_actions;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:926.8-926.40" *)
  wire WILL_FIRE_RL_wci_Es_doAlways_Req;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:927.8-927.29" *)
  wire WILL_FIRE_RL_wci_cfrd;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:928.8-928.29" *)
  wire WILL_FIRE_RL_wci_cfwr;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:929.8-929.47" *)
  wire WILL_FIRE_RL_wci_ctlAckReg__dreg_update;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:930.8-930.40" *)
  wire WILL_FIRE_RL_wci_ctl_op_complete;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:931.8-931.37" *)
  wire WILL_FIRE_RL_wci_ctl_op_start;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:932.8-932.33" *)
  wire WILL_FIRE_RL_wci_ctrl_EiI;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:933.8-933.33" *)
  wire WILL_FIRE_RL_wci_ctrl_IsO;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:934.8-934.33" *)
  wire WILL_FIRE_RL_wci_ctrl_OrE;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:935.8-935.49" *)
  wire WILL_FIRE_RL_wci_reqF__updateLevelCounter;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:936.8-936.33" *)
  wire WILL_FIRE_RL_wci_reqF_enq;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:937.8-937.39" *)
  wire WILL_FIRE_RL_wci_request_decode;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:938.8-938.35" *)
  wire WILL_FIRE_RL_wci_respF_both;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:939.8-939.37" *)
  wire WILL_FIRE_RL_wci_respF_decCtr;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:940.8-940.34" *)
  wire WILL_FIRE_RL_wci_respF_deq;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:941.8-941.37" *)
  wire WILL_FIRE_RL_wci_respF_incCtr;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:942.8-942.46" *)
  wire WILL_FIRE_RL_wci_sFlagReg__dreg_update;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:943.8-943.40" *)
  wire WILL_FIRE_RL_wci_sThreadBusy_reg;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:944.8-944.36" *)
  wire WILL_FIRE_RL_wmi_Em_doAlways;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:945.8-945.33" *)
  wire WILL_FIRE_RL_wmi_dhF_both;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:946.8-946.35" *)
  wire WILL_FIRE_RL_wmi_dhF_decCtr;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:947.8-947.32" *)
  wire WILL_FIRE_RL_wmi_dhF_deq;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:948.8-948.35" *)
  wire WILL_FIRE_RL_wmi_dhF_incCtr;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:949.8-949.36" *)
  wire WILL_FIRE_RL_wmi_mFlagF_both;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:950.8-950.38" *)
  wire WILL_FIRE_RL_wmi_mFlagF_decCtr;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:951.8-951.38" *)
  wire WILL_FIRE_RL_wmi_mFlagF_incCtr;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:952.8-952.46" *)
  wire WILL_FIRE_RL_wmi_operateD__dreg_update;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:953.8-953.49" *)
  wire WILL_FIRE_RL_wmi_peerIsReady__dreg_update;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:954.8-954.34" *)
  wire WILL_FIRE_RL_wmi_reqF_both;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:955.8-955.36" *)
  wire WILL_FIRE_RL_wmi_reqF_decCtr;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:956.8-956.33" *)
  wire WILL_FIRE_RL_wmi_reqF_deq;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:957.8-957.36" *)
  wire WILL_FIRE_RL_wmi_reqF_incCtr;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:958.8-958.36" *)
  wire WILL_FIRE_RL_wmi_respAdvance;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:959.8-959.55" *)
  wire WILL_FIRE_RL_wmi_sDataThreadBusy_d__dreg_update;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:960.8-960.51" *)
  wire WILL_FIRE_RL_wmi_sThreadBusy_d__dreg_update;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:961.8-961.35" *)
  wire WILL_FIRE_RL_wmrd_mesgBegin;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:962.8-962.44" *)
  wire WILL_FIRE_RL_wmrd_mesgBodyPreRequest;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:963.8-963.41" *)
  wire WILL_FIRE_RL_wmrd_mesgBodyRequest;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:964.8-964.42" *)
  wire WILL_FIRE_RL_wmrd_mesgBodyResponse;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:965.8-965.33" *)
  wire WILL_FIRE_RL_wmwt_doAbort;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:966.8-966.35" *)
  wire WILL_FIRE_RL_wmwt_mesgBegin;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:967.8-967.41" *)
  wire WILL_FIRE_RL_wmwt_messageFinalize;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:968.8-968.46" *)
  wire WILL_FIRE_RL_wmwt_messagePushImprecise;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:969.8-969.44" *)
  wire WILL_FIRE_RL_wmwt_messagePushPrecise;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:970.8-970.40" *)
  wire WILL_FIRE_RL_wmwt_requestPrecise;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:971.8-971.43" *)
  wire WILL_FIRE_RL_wsiM_ext_status_assign;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:972.8-972.40" *)
  wire WILL_FIRE_RL_wsiM_inc_tBusyCount;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:973.8-973.47" *)
  wire WILL_FIRE_RL_wsiM_operateD__dreg_update;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:974.8-974.50" *)
  wire WILL_FIRE_RL_wsiM_peerIsReady__dreg_update;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:975.8-975.38" *)
  wire WILL_FIRE_RL_wsiM_reqFifo_both;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:976.8-976.40" *)
  wire WILL_FIRE_RL_wsiM_reqFifo_decCtr;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:977.8-977.37" *)
  wire WILL_FIRE_RL_wsiM_reqFifo_deq;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:978.8-978.40" *)
  wire WILL_FIRE_RL_wsiM_reqFifo_incCtr;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:979.8-979.41" *)
  wire WILL_FIRE_RL_wsiM_sThreadBusy_reg;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:980.8-980.40" *)
  wire WILL_FIRE_RL_wsiM_update_statusR;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:981.8-981.43" *)
  wire WILL_FIRE_RL_wsiS_ext_status_assign;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:982.8-982.40" *)
  wire WILL_FIRE_RL_wsiS_inc_tBusyCount;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:983.8-983.47" *)
  wire WILL_FIRE_RL_wsiS_operateD__dreg_update;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:984.8-984.50" *)
  wire WILL_FIRE_RL_wsiS_peerIsReady__dreg_update;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:985.8-985.53" *)
  wire WILL_FIRE_RL_wsiS_reqFifo__updateLevelCounter;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:986.8-986.37" *)
  wire WILL_FIRE_RL_wsiS_reqFifo_enq;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:987.8-987.40" *)
  wire WILL_FIRE_RL_wsiS_update_statusR;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:988.8-988.36" *)
  wire WILL_FIRE_RL_wsi_Es_doAlways;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:989.8-989.42" *)
  wire WILL_FIRE_RL_wsipass_doMessagePush;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:990.8-990.29" *)
  wire WILL_FIRE_wciS0_mAddr;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:991.8-991.34" *)
  wire WILL_FIRE_wciS0_mAddrSpace;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:992.8-992.31" *)
  wire WILL_FIRE_wciS0_mByteEn;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:993.8-993.28" *)
  wire WILL_FIRE_wciS0_mCmd;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:994.8-994.29" *)
  wire WILL_FIRE_wciS0_mData;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:995.8-995.29" *)
  wire WILL_FIRE_wciS0_mFlag;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:996.8-996.28" *)
  wire WILL_FIRE_wmiM_sData;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:997.8-997.38" *)
  wire WILL_FIRE_wmiM_sDataThreadBusy;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:998.8-998.28" *)
  wire WILL_FIRE_wmiM_sFlag;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:999.8-999.31" *)
  wire WILL_FIRE_wmiM_sReset_n;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1000.8-1000.28" *)
  wire WILL_FIRE_wmiM_sResp;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1001.8-1001.32" *)
  wire WILL_FIRE_wmiM_sRespLast;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1002.8-1002.34" *)
  wire WILL_FIRE_wmiM_sThreadBusy;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1003.8-1003.32" *)
  wire WILL_FIRE_wsiM1_sReset_n;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1004.8-1004.35" *)
  wire WILL_FIRE_wsiM1_sThreadBusy;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1005.8-1005.36" *)
  wire WILL_FIRE_wsiS1_mBurstLength;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1006.8-1006.37" *)
  wire WILL_FIRE_wsiS1_mBurstPrecise;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1007.8-1007.31" *)
  wire WILL_FIRE_wsiS1_mByteEn;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1008.8-1008.28" *)
  wire WILL_FIRE_wsiS1_mCmd;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1009.8-1009.29" *)
  wire WILL_FIRE_wsiS1_mData;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1010.8-1010.33" *)
  wire WILL_FIRE_wsiS1_mDataInfo;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1011.8-1011.32" *)
  wire WILL_FIRE_wsiS1_mReqInfo;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1012.8-1012.32" *)
  wire WILL_FIRE_wsiS1_mReqLast;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1013.8-1013.32" *)
  wire WILL_FIRE_wsiS1_mReset_n;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:441.16-441.26" *)
  reg [31:0] abortCount;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:442.17-442.33" *)
  wire [31:0] abortCount__D_IN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:443.8-443.22" *)
  wire abortCount__EN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1097.3-1097.15" *)
  wire [13:0] addr__h16647;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1103.16-1103.25" *)
  wire [3:0] b__h13937;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1098.3-1098.12" *)
  wire [13:0] b__h19084;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1101.17-1101.27" *)
  wire [11:0] bl__h17580;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:446.7-446.14" *)
  reg doAbort;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:447.8-447.21" *)
  wire doAbort__D_IN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:447.23-447.34" *)
  wire doAbort__EN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1307.6-1307.12" *)
  wire dummy1;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1326.6-1326.12" *)
  wire dummy2;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1354.6-1354.12" *)
  wire dummy3;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:450.7-450.19" *)
  reg endOfMessage;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:451.8-451.26" *)
  wire endOfMessage__D_IN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:451.28-451.44" *)
  wire endOfMessage__EN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:454.16-454.24" *)
  reg [31:0] errCount;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:455.17-455.31" *)
  wire [31:0] errCount__D_IN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:456.8-456.20" *)
  wire errCount__EN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:363.16-363.42" *)
  wire [3:0] fabRespCredit_acc_v1__wget;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:369.8-369.34" *)
  wire fabRespCredit_acc_v1__whas;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:364.9-364.35" *)
  wire [3:0] fabRespCredit_acc_v2__wget;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:370.8-370.34" *)
  wire fabRespCredit_acc_v2__whas;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:459.15-459.34" *)
  reg [3:0] fabRespCredit_value;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:460.16-460.41" *)
  wire [3:0] fabRespCredit_value__D_IN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:461.8-461.31" *)
  wire fabRespCredit_value__EN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:464.16-464.30" *)
  reg [13:0] fabWordsCurReq;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:465.17-465.37" *)
  wire [13:0] fabWordsCurReq__D_IN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:466.8-466.26" *)
  wire fabWordsCurReq__EN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:469.16-469.30" *)
  reg [13:0] fabWordsRemain;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:470.17-470.37" *)
  wire [13:0] fabWordsRemain__D_IN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:471.8-471.26" *)
  wire fabWordsRemain__EN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:474.7-474.18" *)
  reg firstMsgReq;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:475.8-475.25" *)
  wire firstMsgReq__D_IN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:475.27-475.42" *)
  wire firstMsgReq__EN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1293.6-1293.19" *)
  wire full_not_used;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:478.7-478.21" *)
  reg impreciseBurst;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:479.7-479.27" *)
  wire impreciseBurst__D_IN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:480.8-480.26" *)
  wire impreciseBurst__EN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:483.16-483.24" *)
  reg [31:0] lastMesg;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:484.17-484.31" *)
  wire [31:0] lastMesg__D_IN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:485.8-485.20" *)
  wire lastMesg__EN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:488.16-488.25" *)
  reg [31:0] mesgCount;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:489.16-489.31" *)
  wire [31:0] mesgCount__D_IN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:490.8-490.21" *)
  wire mesgCount__EN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:493.16-493.26" *)
  reg [14:0] mesgLength;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:498.16-498.31" *)
  reg [13:0] mesgLengthSoFar;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:499.17-499.38" *)
  wire [13:0] mesgLengthSoFar__D_IN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:500.8-500.27" *)
  wire mesgLengthSoFar__EN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:494.16-494.32" *)
  wire [14:0] mesgLength__D_IN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:495.8-495.22" *)
  wire mesgLength__EN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1094.17-1094.41" *)
  wire [23:0] mesgMetaF_length__h16810;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1094.43-1094.67" *)
  wire [23:0] mesgMetaF_length__h17723;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1102.16-1102.40" *)
  wire [7:0] mesgMetaF_opcode__h16809;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:503.7-503.21" *)
  reg mesgPreRequest;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:371.8-371.30" *)
  wire mesgPreRequest_1__wget;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:372.8-372.30" *)
  wire mesgPreRequest_1__whas;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:504.8-504.28" *)
  wire mesgPreRequest__D_IN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:504.30-504.48" *)
  wire mesgPreRequest__EN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:507.16-507.27" *)
  reg [13:0] mesgReqAddr;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:508.17-508.34" *)
  wire [13:0] mesgReqAddr__D_IN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:509.8-509.23" *)
  wire mesgReqAddr__EN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:512.7-512.16" *)
  reg mesgReqOK;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:513.8-513.23" *)
  wire mesgReqOK__D_IN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:513.25-513.38" *)
  wire mesgReqOK__EN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:516.7-516.19" *)
  reg mesgReqValid;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:517.8-517.26" *)
  wire mesgReqValid__D_IN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:517.28-517.44" *)
  wire mesgReqValid__EN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1099.3-1099.16" *)
  wire [13:0] mlp1B__h16631;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1100.3-1100.15" *)
  wire [13:0] mlp1__h16630;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:520.15-520.21" *)
  reg [8:0] opcode;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:521.15-521.27" *)
  wire [8:0] opcode__D_IN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:522.8-522.18" *)
  wire opcode__EN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:525.7-525.19" *)
  reg preciseBurst;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:526.7-526.25" *)
  wire preciseBurst__D_IN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:527.8-527.24" *)
  wire preciseBurst__EN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:173.10-173.28" *)
  output prevent_sweep_node;
  wire prevent_sweep_node;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1093.17-1093.29" *)
  wire [31:0] rdat__h15540;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:530.7-530.18" *)
  reg readyToPush;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:531.7-531.24" *)
  wire readyToPush__D_IN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:532.8-532.23" *)
  wire readyToPush__EN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:535.7-535.21" *)
  reg readyToRequest;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:536.8-536.28" *)
  wire readyToRequest__D_IN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:536.30-536.48" *)
  wire readyToRequest__EN;
  (* hdlname = "size_fifoA CLK" *)
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3196.7-3196.10" *)
  wire \size_fifoA.CLK ;
  (* hdlname = "size_fifoA CLR" *)
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3200.7-3200.10" *)
  wire \size_fifoA.CLR ;
  (* hdlname = "size_fifoA DEQ" *)
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3199.7-3199.10" *)
  wire \size_fifoA.DEQ ;
  (* hdlname = "size_fifoA D_IN" *)
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3197.14-3197.18" *)
  wire [59:0] \size_fifoA.D_IN ;
  (* hdlname = "size_fifoA D_OUT" *)
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3201.15-3201.20" *)
  wire [59:0] \size_fifoA.D_OUT ;
  (* hdlname = "size_fifoA EMPTY_N" *)
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3203.8-3203.15" *)
  wire \size_fifoA.EMPTY_N ;
  (* hdlname = "size_fifoA ENQ" *)
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3198.7-3198.10" *)
  wire \size_fifoA.ENQ ;
  (* hdlname = "size_fifoA FULL_N" *)
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3202.8-3202.14" *)
  wire \size_fifoA.FULL_N ;
  (* hdlname = "size_fifoA always_one" *)
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3211.6-3211.16" *)
  wire \size_fifoA.always_one ;
  (* hdlname = "size_fifoA always_zero" *)
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3212.6-3212.17" *)
  wire \size_fifoA.always_zero ;
  (* hdlname = "size_fifoA emptyn" *)
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3209.6-3209.12" *)
  wire \size_fifoA.emptyn ;
  (* hdlname = "size_fifoA fifo_1 always_zero" *)
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3440.7-3440.18|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *)
  wire \size_fifoA.fifo_1.always_zero ;
  (* hdlname = "size_fifoA fifo_1 clk" *)
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3407.9-3407.12|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *)
  wire \size_fifoA.fifo_1.clk ;
  (* hdlname = "size_fifoA fifo_1 clr" *)
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3407.19-3407.22|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *)
  wire \size_fifoA.fifo_1.clr ;
  (* hdlname = "size_fifoA fifo_1 cnt" *)
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3432.12-3432.15|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *)
  reg [6:0] \size_fifoA.fifo_1.cnt ;
  (* hdlname = "size_fifoA fifo_1 din" *)
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3408.16-3408.19|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *)
  wire [59:0] \size_fifoA.fifo_1.din ;
  (* hdlname = "size_fifoA fifo_1 dout" *)
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3410.17-3410.21|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *)
  wire [59:0] \size_fifoA.fifo_1.dout ;
  (* hdlname = "size_fifoA fifo_1 empty" *)
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3413.8-3413.13|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *)
  wire \size_fifoA.fifo_1.empty ;
  (* hdlname = "size_fifoA fifo_1 empty_n" *)
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3415.8-3415.15|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *)
  wire \size_fifoA.fifo_1.empty_n ;
  (* hdlname = "size_fifoA fifo_1 empty_n_r" *)
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3415.24-3415.33|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *)
  reg \size_fifoA.fifo_1.empty_n_r ;
  (* hdlname = "size_fifoA fifo_1 empty_r" *)
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3413.22-3413.29|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *)
  reg \size_fifoA.fifo_1.empty_r ;
  (* hdlname = "size_fifoA fifo_1 full" *)
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3412.8-3412.12|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *)
  wire \size_fifoA.fifo_1.full ;
  (* hdlname = "size_fifoA fifo_1 full_n" *)
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3414.8-3414.14|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *)
  wire \size_fifoA.fifo_1.full_n ;
  (* hdlname = "size_fifoA fifo_1 full_n_r" *)
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3414.23-3414.31|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *)
  reg \size_fifoA.fifo_1.full_n_r ;
  (* hdlname = "size_fifoA fifo_1 full_r" *)
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3412.21-3412.27|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *)
  reg \size_fifoA.fifo_1.full_r ;
  (* hdlname = "size_fifoA fifo_1 gb" *)
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3430.7-3430.9|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *)
  reg \size_fifoA.fifo_1.gb ;
  (* hdlname = "size_fifoA fifo_1 gb2" *)
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3431.7-3431.10|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *)
  reg \size_fifoA.fifo_1.gb2 ;
  (* hdlname = "size_fifoA fifo_1 junk_in" *)
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3444.16-3444.23|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *)
  wire [59:0] \size_fifoA.fifo_1.junk_in ;
  (* hdlname = "size_fifoA fifo_1 junk_out" *)
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3442.16-3442.24|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *)
  wire [59:0] \size_fifoA.fifo_1.junk_out ;
  (* hdlname = "size_fifoA fifo_1 level" *)
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3416.13-3416.18|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *)
  wire [1:0] \size_fifoA.fifo_1.level ;
  (* hdlname = "size_fifoA fifo_1 re" *)
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3411.9-3411.11|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *)
  wire \size_fifoA.fifo_1.re ;
  (* hdlname = "size_fifoA fifo_1 rp" *)
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3426.13-3426.15|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *)
  reg [5:0] \size_fifoA.fifo_1.rp ;
  (* hdlname = "size_fifoA fifo_1 rp_pl1" *)
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3427.14-3427.20|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *)
  wire [5:0] \size_fifoA.fifo_1.rp_pl1 ;
  (* hdlname = "size_fifoA fifo_1 rst" *)
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3407.14-3407.17|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *)
  wire \size_fifoA.fifo_1.rst ;
  (* hdlname = "size_fifoA fifo_1 we" *)
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3409.9-3409.11|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *)
  wire \size_fifoA.fifo_1.we ;
  (* hdlname = "size_fifoA fifo_1 wp" *)
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3423.13-3423.15|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *)
  reg [5:0] \size_fifoA.fifo_1.wp ;
  (* hdlname = "size_fifoA fifo_1 wp_pl1" *)
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3424.14-3424.20|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *)
  wire [5:0] \size_fifoA.fifo_1.wp_pl1 ;
  (* hdlname = "size_fifoA fifo_1 wp_pl2" *)
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3425.14-3425.20|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *)
  wire [5:0] \size_fifoA.fifo_1.wp_pl2 ;
  (* hdlname = "size_fifoA fulln" *)
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3208.6-3208.11" *)
  wire \size_fifoA.fulln ;
  (* hdlname = "size_fifoB CLK" *)
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3585.7-3585.10" *)
  wire \size_fifoB.CLK ;
  (* hdlname = "size_fifoB CLR" *)
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3589.7-3589.10" *)
  wire \size_fifoB.CLR ;
  (* hdlname = "size_fifoB DEQ" *)
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3588.7-3588.10" *)
  wire \size_fifoB.DEQ ;
  (* hdlname = "size_fifoB D_IN" *)
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3586.14-3586.18" *)
  wire [31:0] \size_fifoB.D_IN ;
  (* hdlname = "size_fifoB D_OUT" *)
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3590.15-3590.20" *)
  wire [31:0] \size_fifoB.D_OUT ;
  (* hdlname = "size_fifoB EMPTY_N" *)
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3592.8-3592.15" *)
  wire \size_fifoB.EMPTY_N ;
  (* hdlname = "size_fifoB ENQ" *)
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3587.7-3587.10" *)
  wire \size_fifoB.ENQ ;
  (* hdlname = "size_fifoB FULL_N" *)
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3591.8-3591.14" *)
  wire \size_fifoB.FULL_N ;
  (* hdlname = "size_fifoB always_one" *)
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3600.6-3600.16" *)
  wire \size_fifoB.always_one ;
  (* hdlname = "size_fifoB always_zero" *)
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3601.6-3601.17" *)
  wire \size_fifoB.always_zero ;
  (* hdlname = "size_fifoB emptyn" *)
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3598.6-3598.12" *)
  wire \size_fifoB.emptyn ;
  (* hdlname = "size_fifoB fifo_1 always_zero" *)
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3829.7-3829.18|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *)
  wire \size_fifoB.fifo_1.always_zero ;
  (* hdlname = "size_fifoB fifo_1 clk" *)
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3796.9-3796.12|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *)
  wire \size_fifoB.fifo_1.clk ;
  (* hdlname = "size_fifoB fifo_1 clr" *)
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3796.19-3796.22|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *)
  wire \size_fifoB.fifo_1.clr ;
  (* hdlname = "size_fifoB fifo_1 cnt" *)
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3821.12-3821.15|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *)
  reg [2:0] \size_fifoB.fifo_1.cnt ;
  (* hdlname = "size_fifoB fifo_1 din" *)
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3797.16-3797.19|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *)
  wire [31:0] \size_fifoB.fifo_1.din ;
  (* hdlname = "size_fifoB fifo_1 dout" *)
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3799.17-3799.21|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *)
  wire [31:0] \size_fifoB.fifo_1.dout ;
  (* hdlname = "size_fifoB fifo_1 empty" *)
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3802.8-3802.13|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *)
  wire \size_fifoB.fifo_1.empty ;
  (* hdlname = "size_fifoB fifo_1 empty_n" *)
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3804.8-3804.15|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *)
  wire \size_fifoB.fifo_1.empty_n ;
  (* hdlname = "size_fifoB fifo_1 empty_n_r" *)
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3804.24-3804.33|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *)
  reg \size_fifoB.fifo_1.empty_n_r ;
  (* hdlname = "size_fifoB fifo_1 empty_r" *)
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3802.22-3802.29|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *)
  reg \size_fifoB.fifo_1.empty_r ;
  (* hdlname = "size_fifoB fifo_1 full" *)
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3801.8-3801.12|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *)
  wire \size_fifoB.fifo_1.full ;
  (* hdlname = "size_fifoB fifo_1 full_n" *)
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3803.8-3803.14|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *)
  wire \size_fifoB.fifo_1.full_n ;
  (* hdlname = "size_fifoB fifo_1 full_n_r" *)
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3803.23-3803.31|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *)
  reg \size_fifoB.fifo_1.full_n_r ;
  (* hdlname = "size_fifoB fifo_1 full_r" *)
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3801.21-3801.27|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *)
  reg \size_fifoB.fifo_1.full_r ;
  (* hdlname = "size_fifoB fifo_1 gb" *)
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3819.7-3819.9|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *)
  reg \size_fifoB.fifo_1.gb ;
  (* hdlname = "size_fifoB fifo_1 gb2" *)
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3820.7-3820.10|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *)
  reg \size_fifoB.fifo_1.gb2 ;
  (* hdlname = "size_fifoB fifo_1 junk_in" *)
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3833.16-3833.23|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *)
  wire [31:0] \size_fifoB.fifo_1.junk_in ;
  (* hdlname = "size_fifoB fifo_1 junk_out" *)
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3831.16-3831.24|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *)
  wire [31:0] \size_fifoB.fifo_1.junk_out ;
  (* hdlname = "size_fifoB fifo_1 level" *)
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3805.13-3805.18|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *)
  wire [1:0] \size_fifoB.fifo_1.level ;
  (* hdlname = "size_fifoB fifo_1 re" *)
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3800.9-3800.11|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *)
  wire \size_fifoB.fifo_1.re ;
  (* hdlname = "size_fifoB fifo_1 rp" *)
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3815.13-3815.15|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *)
  reg [1:0] \size_fifoB.fifo_1.rp ;
  (* hdlname = "size_fifoB fifo_1 rp_pl1" *)
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3816.14-3816.20|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *)
  wire [1:0] \size_fifoB.fifo_1.rp_pl1 ;
  (* hdlname = "size_fifoB fifo_1 rst" *)
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3796.14-3796.17|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *)
  wire \size_fifoB.fifo_1.rst ;
  (* hdlname = "size_fifoB fifo_1 we" *)
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3798.9-3798.11|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *)
  wire \size_fifoB.fifo_1.we ;
  (* hdlname = "size_fifoB fifo_1 wp" *)
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3812.13-3812.15|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *)
  reg [1:0] \size_fifoB.fifo_1.wp ;
  (* hdlname = "size_fifoB fifo_1 wp_pl1" *)
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3813.14-3813.20|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *)
  wire [1:0] \size_fifoB.fifo_1.wp_pl1 ;
  (* hdlname = "size_fifoB fifo_1 wp_pl2" *)
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3814.14-3814.20|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *)
  wire [1:0] \size_fifoB.fifo_1.wp_pl2 ;
  (* hdlname = "size_fifoB fulln" *)
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3597.6-3597.11" *)
  wire \size_fifoB.fulln ;
  (* hdlname = "size_fifoc CLK" *)
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:3976.7-3976.10" *)
  wire \size_fifoc.CLK ;
  (* hdlname = "size_fifoc CLR" *)
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:3980.7-3980.10" *)
  wire \size_fifoc.CLR ;
  (* hdlname = "size_fifoc DEQ" *)
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:3979.7-3979.10" *)
  wire \size_fifoc.DEQ ;
  (* hdlname = "size_fifoc D_IN" *)
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:3977.14-3977.18" *)
  wire [60:0] \size_fifoc.D_IN ;
  (* hdlname = "size_fifoc D_OUT" *)
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:3981.15-3981.20" *)
  wire [60:0] \size_fifoc.D_OUT ;
  (* hdlname = "size_fifoc EMPTY_N" *)
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:3983.8-3983.15" *)
  wire \size_fifoc.EMPTY_N ;
  (* hdlname = "size_fifoc ENQ" *)
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:3978.7-3978.10" *)
  wire \size_fifoc.ENQ ;
  (* hdlname = "size_fifoc FULL_N" *)
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:3982.8-3982.14" *)
  wire \size_fifoc.FULL_N ;
  (* hdlname = "size_fifoc always_one" *)
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:3991.6-3991.16" *)
  wire \size_fifoc.always_one ;
  (* hdlname = "size_fifoc always_zero" *)
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:3992.6-3992.17" *)
  wire \size_fifoc.always_zero ;
  (* hdlname = "size_fifoc emptyn" *)
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:3989.6-3989.12" *)
  wire \size_fifoc.emptyn ;
  (* hdlname = "size_fifoc fifo_1 always_zero" *)
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4220.7-4220.18|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *)
  wire \size_fifoc.fifo_1.always_zero ;
  (* hdlname = "size_fifoc fifo_1 clk" *)
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4187.9-4187.12|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *)
  wire \size_fifoc.fifo_1.clk ;
  (* hdlname = "size_fifoc fifo_1 clr" *)
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4187.19-4187.22|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *)
  wire \size_fifoc.fifo_1.clr ;
  (* hdlname = "size_fifoc fifo_1 cnt" *)
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4212.12-4212.15|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *)
  reg [3:0] \size_fifoc.fifo_1.cnt ;
  (* hdlname = "size_fifoc fifo_1 din" *)
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4188.16-4188.19|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *)
  wire [60:0] \size_fifoc.fifo_1.din ;
  (* hdlname = "size_fifoc fifo_1 dout" *)
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4190.17-4190.21|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *)
  wire [60:0] \size_fifoc.fifo_1.dout ;
  (* hdlname = "size_fifoc fifo_1 empty" *)
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4193.8-4193.13|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *)
  wire \size_fifoc.fifo_1.empty ;
  (* hdlname = "size_fifoc fifo_1 empty_n" *)
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4195.8-4195.15|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *)
  wire \size_fifoc.fifo_1.empty_n ;
  (* hdlname = "size_fifoc fifo_1 empty_n_r" *)
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4195.24-4195.33|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *)
  reg \size_fifoc.fifo_1.empty_n_r ;
  (* hdlname = "size_fifoc fifo_1 empty_r" *)
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4193.22-4193.29|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *)
  reg \size_fifoc.fifo_1.empty_r ;
  (* hdlname = "size_fifoc fifo_1 full" *)
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4192.8-4192.12|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *)
  wire \size_fifoc.fifo_1.full ;
  (* hdlname = "size_fifoc fifo_1 full_n" *)
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4194.8-4194.14|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *)
  wire \size_fifoc.fifo_1.full_n ;
  (* hdlname = "size_fifoc fifo_1 full_n_r" *)
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4194.23-4194.31|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *)
  reg \size_fifoc.fifo_1.full_n_r ;
  (* hdlname = "size_fifoc fifo_1 full_r" *)
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4192.21-4192.27|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *)
  reg \size_fifoc.fifo_1.full_r ;
  (* hdlname = "size_fifoc fifo_1 gb" *)
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4210.7-4210.9|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *)
  reg \size_fifoc.fifo_1.gb ;
  (* hdlname = "size_fifoc fifo_1 gb2" *)
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4211.7-4211.10|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *)
  reg \size_fifoc.fifo_1.gb2 ;
  (* hdlname = "size_fifoc fifo_1 junk_in" *)
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4224.16-4224.23|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *)
  wire [60:0] \size_fifoc.fifo_1.junk_in ;
  (* hdlname = "size_fifoc fifo_1 junk_out" *)
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4222.16-4222.24|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *)
  wire [60:0] \size_fifoc.fifo_1.junk_out ;
  (* hdlname = "size_fifoc fifo_1 level" *)
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4196.13-4196.18|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *)
  wire [1:0] \size_fifoc.fifo_1.level ;
  (* hdlname = "size_fifoc fifo_1 re" *)
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4191.9-4191.11|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *)
  wire \size_fifoc.fifo_1.re ;
  (* hdlname = "size_fifoc fifo_1 rp" *)
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4206.13-4206.15|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *)
  reg [2:0] \size_fifoc.fifo_1.rp ;
  (* hdlname = "size_fifoc fifo_1 rp_pl1" *)
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4207.14-4207.20|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *)
  wire [2:0] \size_fifoc.fifo_1.rp_pl1 ;
  (* hdlname = "size_fifoc fifo_1 rst" *)
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4187.14-4187.17|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *)
  wire \size_fifoc.fifo_1.rst ;
  (* hdlname = "size_fifoc fifo_1 we" *)
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4189.9-4189.11|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *)
  wire \size_fifoc.fifo_1.we ;
  (* hdlname = "size_fifoc fifo_1 wp" *)
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4203.13-4203.15|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *)
  reg [2:0] \size_fifoc.fifo_1.wp ;
  (* hdlname = "size_fifoc fifo_1 wp_pl1" *)
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4204.14-4204.20|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *)
  wire [2:0] \size_fifoc.fifo_1.wp_pl1 ;
  (* hdlname = "size_fifoc fifo_1 wp_pl2" *)
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4205.14-4205.20|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *)
  wire [2:0] \size_fifoc.fifo_1.wp_pl2 ;
  (* hdlname = "size_fifoc fulln" *)
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:3988.6-3988.11" *)
  wire \size_fifoc.fulln ;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:539.16-539.23" *)
  reg [31:0] smaCtrl;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:540.17-540.30" *)
  wire [31:0] smaCtrl__D_IN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:541.8-541.19" *)
  wire smaCtrl__EN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:544.16-544.24" *)
  reg [31:0] thisMesg;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:545.16-545.30" *)
  wire [31:0] thisMesg__D_IN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:546.8-546.20" *)
  wire thisMesg__EN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:549.16-549.25" *)
  reg [15:0] unrollCnt;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:550.17-550.32" *)
  wire [15:0] unrollCnt__D_IN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:551.8-551.21" *)
  wire unrollCnt__EN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1083.16-1083.25" *)
  wire [63:0] v__h15314;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1084.9-1084.18" *)
  wire [63:0] v__h16237;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1085.9-1085.18" *)
  wire [63:0] v__h16483;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1086.9-1086.18" *)
  wire [63:0] v__h18176;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1087.9-1087.18" *)
  wire [63:0] v__h18253;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1088.9-1088.18" *)
  wire [63:0] v__h19470;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1089.9-1089.17" *)
  wire [63:0] v__h2653;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1090.9-1090.17" *)
  wire [63:0] v__h2800;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1091.9-1091.17" *)
  wire [63:0] v__h3699;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:554.16-554.25" *)
  reg [31:0] valExpect;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:555.17-555.32" *)
  wire [31:0] valExpect__D_IN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:556.8-556.21" *)
  wire valExpect__EN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1092.16-1092.28" *)
  wire [31:0] value__h6065;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:171.10-171.19" *)
  input wciS0_Clk;
  wire wciS0_Clk;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:185.19-185.30" *)
  input [19:0] wciS0_MAddr;
  wire [19:0] wciS0_MAddr;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:179.10-179.26" *)
  input wciS0_MAddrSpace;
  wire wciS0_MAddrSpace;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:182.18-182.31" *)
  input [3:0] wciS0_MByteEn;
  wire [3:0] wciS0_MByteEn;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:176.18-176.28" *)
  input [2:0] wciS0_MCmd;
  wire [2:0] wciS0_MCmd;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:188.19-188.30" *)
  input [31:0] wciS0_MData;
  wire [31:0] wciS0_MData;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:203.18-203.29" *)
  input [1:0] wciS0_MFlag;
  wire [1:0] wciS0_MFlag;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:172.10-172.24" *)
  input wciS0_MReset_n;
  wire wciS0_MReset_n;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:194.19-194.30" *)
  output [31:0] wciS0_SData;
  wire [31:0] wciS0_SData;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:200.18-200.29" *)
  output [1:0] wciS0_SFlag;
  wire [1:0] wciS0_SFlag;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:191.18-191.29" *)
  output [1:0] wciS0_SResp;
  wire [1:0] wciS0_SResp;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:197.10-197.27" *)
  output wciS0_SThreadBusy;
  wire wciS0_SThreadBusy;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:373.8-373.33" *)
  wire wci_Es_mAddrSpace_w__wget;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:374.8-374.33" *)
  wire wci_Es_mAddrSpace_w__whas;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:360.17-360.37" *)
  wire [19:0] wci_Es_mAddr_w__wget;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:375.8-375.28" *)
  wire wci_Es_mAddr_w__whas;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:365.9-365.31" *)
  wire [3:0] wci_Es_mByteEn_w__wget;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:376.8-376.30" *)
  wire wci_Es_mByteEn_w__whas;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:367.16-367.35" *)
  wire [2:0] wci_Es_mCmd_w__wget;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:377.8-377.27" *)
  wire wci_Es_mCmd_w__whas;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:355.17-355.37" *)
  wire [31:0] wci_Es_mData_w__wget;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:378.8-378.28" *)
  wire wci_Es_mData_w__whas;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:559.15-559.24" *)
  reg [2:0] wci_cEdge;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:560.16-560.31" *)
  wire [2:0] wci_cEdge__D_IN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:561.8-561.21" *)
  wire wci_cEdge__EN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:564.15-564.25" *)
  reg [2:0] wci_cState;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:565.16-565.32" *)
  wire [2:0] wci_cState__D_IN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:566.8-566.22" *)
  wire wci_cState__EN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:569.7-569.20" *)
  reg wci_ctlAckReg;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:379.8-379.29" *)
  wire wci_ctlAckReg_1__wget;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:380.8-380.29" *)
  wire wci_ctlAckReg_1__whas;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:570.8-570.27" *)
  wire wci_ctlAckReg__D_IN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:570.29-570.46" *)
  wire wci_ctlAckReg__EN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:573.7-573.22" *)
  reg wci_ctlOpActive;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:574.8-574.29" *)
  wire wci_ctlOpActive__D_IN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:574.31-574.50" *)
  wire wci_ctlOpActive__EN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:577.7-577.22" *)
  reg wci_illegalEdge;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:578.8-578.29" *)
  wire wci_illegalEdge__D_IN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:578.31-578.50" *)
  wire wci_illegalEdge__EN;
  (* hdlname = "wci_isReset RST" *)
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1290.15-1290.72|../vtr/verilog/mkSMAdapter4B.v:4363.7-4363.10" *)
  wire \wci_isReset.RST ;
  (* hdlname = "wci_isReset VAL" *)
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1290.15-1290.72|../vtr/verilog/mkSMAdapter4B.v:4364.8-4364.11" *)
  reg \wci_isReset.VAL ;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:799.8-799.24" *)
  wire wci_isReset__VAL;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:581.15-581.25" *)
  reg [2:0] wci_nState;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:582.15-582.31" *)
  wire [2:0] wci_nState__D_IN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:583.8-583.22" *)
  wire wci_nState__EN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:803.8-803.21" *)
  wire wci_reqF__CLR;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:803.23-803.36" *)
  wire wci_reqF__DEQ;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:802.17-802.31" *)
  wire [59:0] wci_reqF__D_IN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:802.33-802.48" *)
  wire [59:0] wci_reqF__D_OUT;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:803.38-803.55" *)
  wire wci_reqF__EMPTY_N;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:803.57-803.70" *)
  wire wci_reqF__ENQ;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:586.15-586.32" *)
  reg [1:0] wci_reqF_countReg;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:587.16-587.39" *)
  wire [1:0] wci_reqF_countReg__D_IN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:588.8-588.29" *)
  wire wci_reqF_countReg__EN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:381.8-381.28" *)
  wire wci_reqF_r_clr__whas;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:382.8-382.28" *)
  wire wci_reqF_r_deq__whas;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:383.8-383.28" *)
  wire wci_reqF_r_enq__whas;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:591.15-591.28" *)
  reg [1:0] wci_respF_c_r;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:592.16-592.35" *)
  wire [1:0] wci_respF_c_r__D_IN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:593.8-593.25" *)
  wire wci_respF_c_r__EN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:384.8-384.34" *)
  wire wci_respF_dequeueing__whas;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:385.8-385.34" *)
  wire wci_respF_enqueueing__whas;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:596.16-596.29" *)
  reg [33:0] wci_respF_q_0;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:597.16-597.35" *)
  wire [33:0] wci_respF_q_0__D_IN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:598.8-598.25" *)
  wire wci_respF_q_0__EN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:601.16-601.29" *)
  reg [33:0] wci_respF_q_1;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:602.16-602.35" *)
  wire [33:0] wci_respF_q_1__D_IN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:603.8-603.25" *)
  wire wci_respF_q_1__EN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:354.17-354.39" *)
  wire [33:0] wci_respF_x_wire__wget;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:386.8-386.30" *)
  wire wci_respF_x_wire__whas;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:606.7-606.19" *)
  reg wci_sFlagReg;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:387.8-387.28" *)
  wire wci_sFlagReg_1__wget;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:388.8-388.28" *)
  wire wci_sFlagReg_1__whas;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:607.8-607.26" *)
  wire wci_sFlagReg__D_IN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:607.28-607.44" *)
  wire wci_sFlagReg__EN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:610.7-610.24" *)
  reg wci_sThreadBusy_d;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:611.8-611.31" *)
  wire wci_sThreadBusy_d__D_IN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:611.33-611.54" *)
  wire wci_sThreadBusy_d__EN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:389.8-389.32" *)
  wire wci_sThreadBusy_pw__whas;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:367.37-367.52" *)
  wire [2:0] wci_wEdge__wget;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:390.8-390.23" *)
  wire wci_wEdge__whas;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:352.17-352.33" *)
  wire [59:0] wci_wciReq__wget;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:391.8-391.24" *)
  wire wci_wciReq__whas;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:392.8-392.29" *)
  wire wci_wci_cfrd_pw__whas;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:393.8-393.29" *)
  wire wci_wci_cfwr_pw__whas;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:394.8-394.29" *)
  wire wci_wci_ctrl_pw__whas;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:218.19-218.29" *)
  output [13:0] wmiM_MAddr;
  wire [13:0] wmiM_MAddr;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:215.10-215.25" *)
  output wmiM_MAddrSpace;
  wire wmiM_MAddrSpace;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:221.19-221.36" *)
  output [11:0] wmiM_MBurstLength;
  wire [11:0] wmiM_MBurstLength;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:206.18-206.27" *)
  output [2:0] wmiM_MCmd;
  wire [2:0] wmiM_MCmd;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:230.19-230.29" *)
  output [31:0] wmiM_MData;
  wire [31:0] wmiM_MData;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:235.18-235.34" *)
  output [3:0] wmiM_MDataByteEn;
  wire [3:0] wmiM_MDataByteEn;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:227.10-227.24" *)
  output wmiM_MDataLast;
  wire wmiM_MDataLast;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:224.10-224.25" *)
  output wmiM_MDataValid;
  wire wmiM_MDataValid;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:256.19-256.29" *)
  output [31:0] wmiM_MFlag;
  wire [31:0] wmiM_MFlag;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:212.10-212.23" *)
  output wmiM_MReqInfo;
  wire wmiM_MReqInfo;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:209.10-209.23" *)
  output wmiM_MReqLast;
  wire wmiM_MReqLast;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:259.10-259.23" *)
  output wmiM_MReset_n;
  wire wmiM_MReset_n;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:241.19-241.29" *)
  input [31:0] wmiM_SData;
  wire [31:0] wmiM_SData;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:247.10-247.30" *)
  input wmiM_SDataThreadBusy;
  wire wmiM_SDataThreadBusy;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:253.19-253.29" *)
  input [31:0] wmiM_SFlag;
  wire [31:0] wmiM_SFlag;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:262.10-262.23" *)
  input wmiM_SReset_n;
  wire wmiM_SReset_n;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:238.18-238.28" *)
  input [1:0] wmiM_SResp;
  wire [1:0] wmiM_SResp;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:250.10-250.24" *)
  input wmiM_SRespLast;
  wire wmiM_SRespLast;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:244.10-244.26" *)
  input wmiM_SThreadBusy;
  wire wmiM_SThreadBusy;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:356.3-356.23" *)
  wire [31:0] wmi_Em_sData_w__wget;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:395.8-395.28" *)
  wire wmi_Em_sData_w__whas;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:368.16-368.36" *)
  wire [1:0] wmi_Em_sResp_w__wget;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:396.8-396.28" *)
  wire wmi_Em_sResp_w__whas;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:614.7-614.26" *)
  reg wmi_busyWithMessage;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:615.8-615.33" *)
  wire wmi_busyWithMessage__D_IN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:615.35-615.58" *)
  wire wmi_busyWithMessage__EN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:618.15-618.26" *)
  reg [1:0] wmi_dhF_c_r;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:619.16-619.33" *)
  wire [1:0] wmi_dhF_c_r__D_IN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:620.8-620.23" *)
  wire wmi_dhF_c_r__EN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:397.8-397.32" *)
  wire wmi_dhF_dequeueing__whas;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:398.8-398.32" *)
  wire wmi_dhF_enqueueing__whas;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:623.16-623.27" *)
  reg [37:0] wmi_dhF_q_0;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:624.16-624.33" *)
  wire [37:0] wmi_dhF_q_0__D_IN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:625.8-625.23" *)
  wire wmi_dhF_q_0__EN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:628.16-628.27" *)
  reg [37:0] wmi_dhF_q_1;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:629.16-629.33" *)
  wire [37:0] wmi_dhF_q_1__D_IN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:630.8-630.23" *)
  wire wmi_dhF_q_1__EN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:353.17-353.37" *)
  wire [37:0] wmi_dhF_x_wire__wget;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:399.8-399.28" *)
  wire wmi_dhF_x_wire__whas;
  (* hdlname = "wmi_isReset RST" *)
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1312.15-1312.72|../vtr/verilog/mkSMAdapter4B.v:4363.7-4363.10" *)
  wire \wmi_isReset.RST ;
  (* hdlname = "wmi_isReset VAL" *)
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1312.15-1312.72|../vtr/verilog/mkSMAdapter4B.v:4364.8-4364.11" *)
  reg \wmi_isReset.VAL ;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:806.8-806.24" *)
  wire wmi_isReset__VAL;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:633.15-633.29" *)
  reg [1:0] wmi_mFlagF_c_r;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:634.16-634.36" *)
  wire [1:0] wmi_mFlagF_c_r__D_IN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:635.8-635.26" *)
  wire wmi_mFlagF_c_r__EN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:400.8-400.35" *)
  wire wmi_mFlagF_dequeueing__whas;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:401.8-401.35" *)
  wire wmi_mFlagF_enqueueing__whas;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:638.16-638.30" *)
  reg [31:0] wmi_mFlagF_q_0;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:639.16-639.36" *)
  wire [31:0] wmi_mFlagF_q_0__D_IN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:640.8-640.26" *)
  wire wmi_mFlagF_q_0__EN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:643.16-643.30" *)
  reg [31:0] wmi_mFlagF_q_1;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:644.16-644.36" *)
  wire [31:0] wmi_mFlagF_q_1__D_IN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:645.8-645.26" *)
  wire wmi_mFlagF_q_1__EN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:357.3-357.26" *)
  wire [31:0] wmi_mFlagF_x_wire__wget;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:402.8-402.31" *)
  wire wmi_mFlagF_x_wire__whas;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:648.7-648.19" *)
  reg wmi_operateD;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:403.8-403.28" *)
  wire wmi_operateD_1__wget;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:404.8-404.28" *)
  wire wmi_operateD_1__whas;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:649.8-649.26" *)
  wire wmi_operateD__D_IN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:649.28-649.44" *)
  wire wmi_operateD__EN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:652.7-652.22" *)
  reg wmi_peerIsReady;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:405.8-405.31" *)
  wire wmi_peerIsReady_1__wget;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:406.8-406.31" *)
  wire wmi_peerIsReady_1__whas;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:653.8-653.29" *)
  wire wmi_peerIsReady__D_IN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:653.31-653.50" *)
  wire wmi_peerIsReady__EN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:656.15-656.27" *)
  reg [1:0] wmi_reqF_c_r;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:657.16-657.34" *)
  wire [1:0] wmi_reqF_c_r__D_IN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:658.8-658.24" *)
  wire wmi_reqF_c_r__EN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:407.8-407.33" *)
  wire wmi_reqF_dequeueing__whas;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:408.8-408.33" *)
  wire wmi_reqF_enqueueing__whas;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:661.16-661.28" *)
  reg [31:0] wmi_reqF_q_0;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:662.16-662.34" *)
  wire [31:0] wmi_reqF_q_0__D_IN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:663.8-663.24" *)
  wire wmi_reqF_q_0__EN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:666.16-666.28" *)
  reg [31:0] wmi_reqF_q_1;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:667.16-667.34" *)
  wire [31:0] wmi_reqF_q_1__D_IN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:668.8-668.24" *)
  wire wmi_reqF_q_1__EN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:358.3-358.24" *)
  wire [31:0] wmi_reqF_x_wire__wget;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:409.8-409.29" *)
  wire wmi_reqF_x_wire__whas;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:811.8-811.22" *)
  wire wmi_respF__CLR;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:812.8-812.22" *)
  wire wmi_respF__DEQ;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:809.17-809.32" *)
  wire [31:0] wmi_respF__D_IN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:810.16-810.32" *)
  wire [31:0] wmi_respF__D_OUT;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:813.8-813.26" *)
  wire wmi_respF__EMPTY_N;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:814.8-814.22" *)
  wire wmi_respF__ENQ;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:815.8-815.25" *)
  wire wmi_respF__FULL_N;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:671.7-671.28" *)
  reg wmi_sDataThreadBusy_d;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:410.8-410.37" *)
  wire wmi_sDataThreadBusy_d_1__wget;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:411.8-411.37" *)
  wire wmi_sDataThreadBusy_d_1__whas;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:672.8-672.35" *)
  wire wmi_sDataThreadBusy_d__D_IN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:672.37-672.62" *)
  wire wmi_sDataThreadBusy_d__EN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:675.16-675.28" *)
  reg [31:0] wmi_sFlagReg;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:676.17-676.35" *)
  wire [31:0] wmi_sFlagReg__D_IN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:677.8-677.24" *)
  wire wmi_sFlagReg__EN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:680.7-680.24" *)
  reg wmi_sThreadBusy_d;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:412.8-412.33" *)
  wire wmi_sThreadBusy_d_1__wget;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:413.8-413.33" *)
  wire wmi_sThreadBusy_d_1__whas;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:681.8-681.31" *)
  wire wmi_sThreadBusy_d__D_IN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:681.33-681.54" *)
  wire wmi_sThreadBusy_d__EN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:354.41-354.62" *)
  wire [33:0] wmi_wmiResponse__wget;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:414.8-414.29" *)
  wire wmi_wmiResponse__whas;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1095.17-1095.39" *)
  wire [15:0] wsiBurstLength__h18454;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:274.19-274.37" *)
  output [11:0] wsiM1_MBurstLength;
  wire [11:0] wsiM1_MBurstLength;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:271.10-271.29" *)
  output wsiM1_MBurstPrecise;
  wire wsiM1_MBurstPrecise;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:280.18-280.31" *)
  output [3:0] wsiM1_MByteEn;
  wire [3:0] wsiM1_MByteEn;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:265.18-265.28" *)
  output [2:0] wsiM1_MCmd;
  wire [2:0] wsiM1_MCmd;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:277.19-277.30" *)
  output [31:0] wsiM1_MData;
  wire [31:0] wsiM1_MData;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:283.18-283.32" *)
  output [7:0] wsiM1_MReqInfo;
  wire [7:0] wsiM1_MReqInfo;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:268.10-268.24" *)
  output wsiM1_MReqLast;
  wire wsiM1_MReqLast;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:291.10-291.24" *)
  output wsiM1_MReset_n;
  wire wsiM1_MReset_n;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:294.10-294.24" *)
  input wsiM1_SReset_n;
  wire wsiM1_SReset_n;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:288.10-288.27" *)
  input wsiM1_SThreadBusy;
  wire wsiM1_SThreadBusy;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:684.15-684.29" *)
  reg [1:0] wsiM_burstKind;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:685.16-685.36" *)
  wire [1:0] wsiM_burstKind__D_IN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:686.8-686.26" *)
  wire wsiM_burstKind__EN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:689.7-689.23" *)
  reg wsiM_errorSticky;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:690.8-690.30" *)
  wire wsiM_errorSticky__D_IN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:690.32-690.52" *)
  wire wsiM_errorSticky__EN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:350.17-350.38" *)
  wire [95:0] wsiM_extStatusW__wget;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:693.16-693.31" *)
  reg [31:0] wsiM_iMesgCount;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:694.17-694.38" *)
  wire [31:0] wsiM_iMesgCount__D_IN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:695.8-695.27" *)
  wire wsiM_iMesgCount__EN;
  (* hdlname = "wsiM_isReset RST" *)
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1330.15-1330.74|../vtr/verilog/mkSMAdapter4B.v:4363.7-4363.10" *)
  wire \wsiM_isReset.RST ;
  (* hdlname = "wsiM_isReset VAL" *)
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1330.15-1330.74|../vtr/verilog/mkSMAdapter4B.v:4364.8-4364.11" *)
  reg \wsiM_isReset.VAL ;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:818.8-818.25" *)
  wire wsiM_isReset__VAL;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:698.7-698.20" *)
  reg wsiM_operateD;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:415.8-415.29" *)
  wire wsiM_operateD_1__wget;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:416.8-416.29" *)
  wire wsiM_operateD_1__whas;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:699.8-699.27" *)
  wire wsiM_operateD__D_IN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:699.29-699.46" *)
  wire wsiM_operateD__EN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:702.16-702.31" *)
  reg [31:0] wsiM_pMesgCount;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:703.17-703.38" *)
  wire [31:0] wsiM_pMesgCount__D_IN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:704.8-704.27" *)
  wire wsiM_pMesgCount__EN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:707.7-707.23" *)
  reg wsiM_peerIsReady;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:417.8-417.32" *)
  wire wsiM_peerIsReady_1__wget;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:418.8-418.32" *)
  wire wsiM_peerIsReady_1__whas;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:708.8-708.30" *)
  wire wsiM_peerIsReady__D_IN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:708.32-708.52" *)
  wire wsiM_peerIsReady__EN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:711.15-711.31" *)
  reg [1:0] wsiM_reqFifo_c_r;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:712.16-712.38" *)
  wire [1:0] wsiM_reqFifo_c_r__D_IN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:713.8-713.28" *)
  wire wsiM_reqFifo_c_r__EN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:419.8-419.37" *)
  wire wsiM_reqFifo_dequeueing__whas;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:420.8-420.37" *)
  wire wsiM_reqFifo_enqueueing__whas;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:716.16-716.32" *)
  reg [60:0] wsiM_reqFifo_q_0;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:717.16-717.38" *)
  wire [60:0] wsiM_reqFifo_q_0__D_IN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:718.8-718.28" *)
  wire wsiM_reqFifo_q_0__EN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:721.16-721.32" *)
  reg [60:0] wsiM_reqFifo_q_1;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:722.16-722.38" *)
  wire [60:0] wsiM_reqFifo_q_1__D_IN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:723.8-723.28" *)
  wire wsiM_reqFifo_q_1__EN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:351.17-351.42" *)
  wire [60:0] wsiM_reqFifo_x_wire__wget;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:421.8-421.33" *)
  wire wsiM_reqFifo_x_wire__whas;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:726.7-726.25" *)
  reg wsiM_sThreadBusy_d;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:727.8-727.32" *)
  wire wsiM_sThreadBusy_d__D_IN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:727.34-727.56" *)
  wire wsiM_sThreadBusy_d__EN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:422.8-422.33" *)
  wire wsiM_sThreadBusy_pw__whas;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:730.15-730.27" *)
  reg [7:0] wsiM_statusR;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:731.16-731.34" *)
  wire [7:0] wsiM_statusR__D_IN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:732.8-732.24" *)
  wire wsiM_statusR__EN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:735.16-735.31" *)
  reg [31:0] wsiM_tBusyCount;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:736.17-736.38" *)
  wire [31:0] wsiM_tBusyCount__D_IN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:737.8-737.27" *)
  wire wsiM_tBusyCount__EN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:740.7-740.25" *)
  reg wsiM_trafficSticky;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:741.8-741.32" *)
  wire wsiM_trafficSticky__D_IN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:741.34-741.56" *)
  wire wsiM_trafficSticky__EN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:306.19-306.37" *)
  input [11:0] wsiS1_MBurstLength;
  wire [11:0] wsiS1_MBurstLength;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:303.10-303.29" *)
  input wsiS1_MBurstPrecise;
  wire wsiS1_MBurstPrecise;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:312.18-312.31" *)
  input [3:0] wsiS1_MByteEn;
  wire [3:0] wsiS1_MByteEn;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:297.18-297.28" *)
  input [2:0] wsiS1_MCmd;
  wire [2:0] wsiS1_MCmd;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:309.19-309.30" *)
  input [31:0] wsiS1_MData;
  wire [31:0] wsiS1_MData;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:315.18-315.32" *)
  input [7:0] wsiS1_MReqInfo;
  wire [7:0] wsiS1_MReqInfo;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:300.10-300.24" *)
  input wsiS1_MReqLast;
  wire wsiS1_MReqLast;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:326.10-326.24" *)
  input wsiS1_MReset_n;
  wire wsiS1_MReset_n;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:323.10-323.24" *)
  output wsiS1_SReset_n;
  wire wsiS1_SReset_n;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:320.10-320.27" *)
  output wsiS1_SThreadBusy;
  wire wsiS1_SThreadBusy;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:744.15-744.29" *)
  reg [1:0] wsiS_burstKind;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:745.16-745.36" *)
  wire [1:0] wsiS_burstKind__D_IN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:746.8-746.26" *)
  wire wsiS_burstKind__EN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:749.7-749.23" *)
  reg wsiS_errorSticky;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:750.8-750.30" *)
  wire wsiS_errorSticky__D_IN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:750.32-750.52" *)
  wire wsiS_errorSticky__EN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:350.40-350.61" *)
  wire [95:0] wsiS_extStatusW__wget;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:753.16-753.31" *)
  reg [31:0] wsiS_iMesgCount;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:754.17-754.38" *)
  wire [31:0] wsiS_iMesgCount__D_IN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:755.8-755.27" *)
  wire wsiS_iMesgCount__EN;
  (* hdlname = "wsiS_isReset RST" *)
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1333.15-1333.74|../vtr/verilog/mkSMAdapter4B.v:4363.7-4363.10" *)
  wire \wsiS_isReset.RST ;
  (* hdlname = "wsiS_isReset VAL" *)
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1333.15-1333.74|../vtr/verilog/mkSMAdapter4B.v:4364.8-4364.11" *)
  reg \wsiS_isReset.VAL ;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:821.8-821.25" *)
  wire wsiS_isReset__VAL;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:758.7-758.20" *)
  reg wsiS_operateD;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:423.8-423.29" *)
  wire wsiS_operateD_1__wget;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:424.8-424.29" *)
  wire wsiS_operateD_1__whas;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:759.8-759.27" *)
  wire wsiS_operateD__D_IN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:759.29-759.46" *)
  wire wsiS_operateD__EN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:762.16-762.31" *)
  reg [31:0] wsiS_pMesgCount;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:763.17-763.38" *)
  wire [31:0] wsiS_pMesgCount__D_IN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:764.8-764.27" *)
  wire wsiS_pMesgCount__EN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:767.7-767.23" *)
  reg wsiS_peerIsReady;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:425.8-425.32" *)
  wire wsiS_peerIsReady_1__wget;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:426.8-426.32" *)
  wire wsiS_peerIsReady_1__whas;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:768.8-768.30" *)
  wire wsiS_peerIsReady__D_IN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:768.32-768.52" *)
  wire wsiS_peerIsReady__EN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:825.8-825.25" *)
  wire wsiS_reqFifo__CLR;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:826.8-826.25" *)
  wire wsiS_reqFifo__DEQ;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:824.17-824.35" *)
  wire [60:0] wsiS_reqFifo__D_IN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:824.37-824.56" *)
  wire [60:0] wsiS_reqFifo__D_OUT;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:827.8-827.29" *)
  wire wsiS_reqFifo__EMPTY_N;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:828.8-828.25" *)
  wire wsiS_reqFifo__ENQ;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:829.8-829.28" *)
  wire wsiS_reqFifo__FULL_N;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:771.15-771.36" *)
  reg [1:0] wsiS_reqFifo_countReg;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:772.16-772.43" *)
  wire [1:0] wsiS_reqFifo_countReg__D_IN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:773.8-773.33" *)
  wire wsiS_reqFifo_countReg__EN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1106.8-1106.65" *)
  wire wsiS_reqFifo_i_notEmpty__52_AND_wmi_operateD_5_ETC___d165;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:427.8-427.32" *)
  wire wsiS_reqFifo_r_clr__whas;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:428.8-428.32" *)
  wire wsiS_reqFifo_r_deq__whas;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:429.8-429.32" *)
  wire wsiS_reqFifo_r_enq__whas;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:776.15-776.27" *)
  reg [7:0] wsiS_statusR;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:777.16-777.34" *)
  wire [7:0] wsiS_statusR__D_IN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:778.8-778.24" *)
  wire wsiS_statusR__EN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:781.16-781.31" *)
  reg [31:0] wsiS_tBusyCount;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:782.17-782.38" *)
  wire [31:0] wsiS_tBusyCount__D_IN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:783.8-783.27" *)
  wire wsiS_tBusyCount__EN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:786.7-786.25" *)
  reg wsiS_trafficSticky;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:787.8-787.32" *)
  wire wsiS_trafficSticky__D_IN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:787.34-787.56" *)
  wire wsiS_trafficSticky__EN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:351.44-351.61" *)
  wire [60:0] wsiS_wsiReq__wget;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:430.8-430.25" *)
  wire wsiS_wsiReq__whas;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:790.16-790.30" *)
  reg [11:0] wsiWordsRemain;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:791.17-791.37" *)
  wire [11:0] wsiWordsRemain__D_IN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:792.8-792.26" *)
  wire wsiWordsRemain__EN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:361.17-361.44" *)
  wire [11:0] wsi_Es_mBurstLength_w__wget;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:431.8-431.35" *)
  wire wsi_Es_mBurstLength_w__whas;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:432.8-432.36" *)
  wire wsi_Es_mBurstPrecise_w__whas;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:366.9-366.31" *)
  wire [3:0] wsi_Es_mByteEn_w__wget;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:433.8-433.30" *)
  wire wsi_Es_mByteEn_w__whas;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:367.54-367.73" *)
  wire [2:0] wsi_Es_mCmd_w__wget;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:434.8-434.27" *)
  wire wsi_Es_mCmd_w__whas;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:435.8-435.32" *)
  wire wsi_Es_mDataInfo_w__whas;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:359.3-359.23" *)
  wire [31:0] wsi_Es_mData_w__wget;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:436.8-436.28" *)
  wire wsi_Es_mData_w__whas;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:362.16-362.39" *)
  wire [7:0] wsi_Es_mReqInfo_w__wget;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:437.8-437.31" *)
  wire wsi_Es_mReqInfo_w__whas;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:438.8-438.31" *)
  wire wsi_Es_mReqLast_w__whas;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1095.41-1095.50" *)
  wire [15:0] x__h15543;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1107.8-1107.17" *)
  wire x__h16715;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1108.8-1108.17" *)
  wire x__h18884;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1101.29-1101.50" *)
  wire [11:0] x_burstLength__h18559;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1103.27-1103.43" *)
  wire [3:0] x_byteEn__h18561;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1092.30-1092.44" *)
  wire [31:0] x_data__h15447;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1095.52-1095.68" *)
  wire [15:0] x_length__h17087;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:795.7-795.21" *)
  reg zeroLengthMesg;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:796.8-796.28" *)
  wire zeroLengthMesg__D_IN;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:796.30-796.48" *)
  wire zeroLengthMesg__EN;
  assign _0121_ = wci_respF_c_r + (* src = "../vtr/verilog/mkSMAdapter4B.v:1799.46-1799.67" *) 2'h1;
  assign _0122_ = wsiM_reqFifo_c_r + (* src = "../vtr/verilog/mkSMAdapter4B.v:1820.49-1820.73" *) 2'h1;
  assign _0123_ = fabRespCredit_value + (* src = "../vtr/verilog/mkSMAdapter4B.v:1866.7-1867.63" *) _1699_;
  assign _0124_ = _0123_ + (* src = "../vtr/verilog/mkSMAdapter4B.v:1866.7-1868.62" *) _1700_;
  assign _0125_ = mesgCount + (* src = "../vtr/verilog/mkSMAdapter4B.v:1872.42-1872.90" *) 32'd1;
  assign _0126_ = mesgReqAddr + (* src = "../vtr/verilog/mkSMAdapter4B.v:1879.7-1879.52" *) { fabWordsCurReq[11:0], 2'h0 };
  assign _0127_ = wmi_dhF_c_r + (* src = "../vtr/verilog/mkSMAdapter4B.v:1889.44-1889.63" *) 2'h1;
  assign _0128_ = wmi_mFlagF_c_r + (* src = "../vtr/verilog/mkSMAdapter4B.v:1910.47-1910.69" *) 2'h1;
  assign _0129_ = wmi_reqF_c_r + (* src = "../vtr/verilog/mkSMAdapter4B.v:1920.45-1920.65" *) 2'h1;
  assign _0130_ = abortCount + (* src = "../vtr/verilog/mkSMAdapter4B.v:2134.29-2134.78" *) 32'd1;
  assign _0131_ = errCount + (* src = "../vtr/verilog/mkSMAdapter4B.v:2148.27-2148.74" *) 32'd1;
  assign _0132_ = valExpect + (* src = "../vtr/verilog/mkSMAdapter4B.v:2369.28-2369.76" *) 32'd1;
  assign _0133_ = wci_reqF_countReg + (* src = "../vtr/verilog/mkSMAdapter4B.v:2424.9-2424.34" *) 2'h1;
  assign _0134_ = wsiM_iMesgCount + (* src = "../vtr/verilog/mkSMAdapter4B.v:2671.34-2671.88" *) 32'd1;
  assign _0135_ = wsiM_pMesgCount + (* src = "../vtr/verilog/mkSMAdapter4B.v:2683.34-2683.88" *) 32'd1;
  assign _0136_ = wsiM_tBusyCount + (* src = "../vtr/verilog/mkSMAdapter4B.v:2766.34-2766.88" *) 32'd1;
  assign _0137_ = wsiS_iMesgCount + (* src = "../vtr/verilog/mkSMAdapter4B.v:2792.34-2792.88" *) 32'd1;
  assign _0138_ = wsiS_pMesgCount + (* src = "../vtr/verilog/mkSMAdapter4B.v:2802.34-2802.88" *) 32'd1;
  assign _0139_ = wsiS_reqFifo_countReg + (* src = "../vtr/verilog/mkSMAdapter4B.v:2814.9-2814.38" *) 2'h1;
  assign _0140_ = wsiS_tBusyCount + (* src = "../vtr/verilog/mkSMAdapter4B.v:2835.34-2835.88" *) 32'd1;
  assign _0141_ = mesgLengthSoFar + (* src = "../vtr/verilog/mkSMAdapter4B.v:2896.25-2896.61" *) 14'h0001;
  assign _0142_ = dummy1 & (* src = "../vtr/verilog/mkSMAdapter4B.v:1309.29-1309.44" *) dummy2;
  assign _0143_ = _0142_ & (* src = "../vtr/verilog/mkSMAdapter4B.v:1309.29-1309.53" *) dummy3;
  assign _0144_ = ~ (* src = "../vtr/verilog/mkSMAdapter4B.v:1333.15-1333.74|../vtr/verilog/mkSMAdapter4B.v:4367.1-4373.4" *) _0565_;
  assign _0146_ = ~ (* src = "../vtr/verilog/mkSMAdapter4B.v:1330.15-1330.74|../vtr/verilog/mkSMAdapter4B.v:4367.1-4373.4" *) _0562_;
  assign _0148_ = ~ (* src = "../vtr/verilog/mkSMAdapter4B.v:1312.15-1312.72|../vtr/verilog/mkSMAdapter4B.v:4367.1-4373.4" *) _0559_;
  assign _0150_ = ~ (* src = "../vtr/verilog/mkSMAdapter4B.v:1290.15-1290.72|../vtr/verilog/mkSMAdapter4B.v:4367.1-4373.4" *) _0556_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1333.15-1333.74|../vtr/verilog/mkSMAdapter4B.v:4367.1-4373.4" *)
  always @*
    if (_0145_) \wsiS_isReset.VAL  = 1'h0;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1330.15-1330.74|../vtr/verilog/mkSMAdapter4B.v:4367.1-4373.4" *)
  always @*
    if (_0147_) \wsiM_isReset.VAL  = 1'h0;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1312.15-1312.72|../vtr/verilog/mkSMAdapter4B.v:4367.1-4373.4" *)
  always @*
    if (_0149_) \wmi_isReset.VAL  = 1'h0;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1290.15-1290.72|../vtr/verilog/mkSMAdapter4B.v:4367.1-4373.4" *)
  always @*
    if (_0151_) \wci_isReset.VAL  = 1'h0;
  assign _0164_ = wci_cState == (* src = "../vtr/verilog/mkSMAdapter4B.v:1381.7-1381.27" *) 3'h2;
  assign _0165_ = smaCtrl[3:0] == (* src = "../vtr/verilog/mkSMAdapter4B.v:1382.8-1382.28" *) 4'h1;
  assign _0166_ = smaCtrl[3:0] == (* src = "../vtr/verilog/mkSMAdapter4B.v:1382.32-1382.52" *) 4'h4;
  assign _0167_ = smaCtrl[3:0] == (* src = "../vtr/verilog/mkSMAdapter4B.v:1383.8-1383.28" *) 4'h9;
  assign _0168_ = wci_cState == (* src = "../vtr/verilog/mkSMAdapter4B.v:1390.7-1390.27" *) 3'h2;
  assign _0169_ = smaCtrl[3:0] == (* src = "../vtr/verilog/mkSMAdapter4B.v:1391.8-1391.28" *) 4'h1;
  assign _0170_ = smaCtrl[3:0] == (* src = "../vtr/verilog/mkSMAdapter4B.v:1391.32-1391.52" *) 4'h4;
  assign _0171_ = smaCtrl[3:0] == (* src = "../vtr/verilog/mkSMAdapter4B.v:1392.8-1392.28" *) 4'h9;
  assign _0172_ = wci_cState == (* src = "../vtr/verilog/mkSMAdapter4B.v:1402.7-1402.27" *) 3'h2;
  assign _0173_ = smaCtrl[3:0] == (* src = "../vtr/verilog/mkSMAdapter4B.v:1403.8-1403.28" *) 4'h1;
  assign _0174_ = smaCtrl[3:0] == (* src = "../vtr/verilog/mkSMAdapter4B.v:1403.32-1403.52" *) 4'h4;
  assign _0175_ = smaCtrl[3:0] == (* src = "../vtr/verilog/mkSMAdapter4B.v:1404.8-1404.28" *) 4'h9;
  assign _0176_ = ! (* src = "../vtr/verilog/mkSMAdapter4B.v:1407.7-1407.40" *) unrollCnt;
  assign _0177_ = ! (* src = "../vtr/verilog/mkSMAdapter4B.v:1420.7-1420.27" *) wci_cState;
  assign _0178_ = ! (* src = "../vtr/verilog/mkSMAdapter4B.v:1421.7-1421.39" *) wci_reqF__D_OUT[36:34];
  assign _0179_ = wci_cState == (* src = "../vtr/verilog/mkSMAdapter4B.v:1427.7-1427.27" *) 3'h2;
  assign _0180_ = wci_reqF__D_OUT[36:34] == (* src = "../vtr/verilog/mkSMAdapter4B.v:1428.7-1428.39" *) 3'h3;
  assign _0181_ = wsiS_wsiReq__wget[60:58] == (* src = "../vtr/verilog/mkSMAdapter4B.v:1460.7-1460.41" *) 3'h1;
  assign _0182_ = wci_cState == (* src = "../vtr/verilog/mkSMAdapter4B.v:1490.42-1490.62" *) 3'h2;
  assign _0183_ = wci_cState == (* src = "../vtr/verilog/mkSMAdapter4B.v:1491.43-1491.63" *) 3'h2;
  assign _0184_ = wci_cState == (* src = "../vtr/verilog/mkSMAdapter4B.v:1504.7-1504.27" *) 3'h2;
  assign _0185_ = smaCtrl[3:0] == (* src = "../vtr/verilog/mkSMAdapter4B.v:1505.8-1505.28" *) 4'h1;
  assign _0186_ = smaCtrl[3:0] == (* src = "../vtr/verilog/mkSMAdapter4B.v:1505.32-1505.52" *) 4'h4;
  assign _0187_ = smaCtrl[3:0] == (* src = "../vtr/verilog/mkSMAdapter4B.v:1506.8-1506.28" *) 4'h9;
  assign _0188_ = wci_cState == (* src = "../vtr/verilog/mkSMAdapter4B.v:1515.7-1515.27" *) 3'h2;
  assign _0189_ = smaCtrl[3:0] == (* src = "../vtr/verilog/mkSMAdapter4B.v:1516.8-1516.28" *) 4'h2;
  assign _0190_ = smaCtrl[3:0] == (* src = "../vtr/verilog/mkSMAdapter4B.v:1516.32-1516.52" *) 4'h3;
  assign _0191_ = wci_cState == (* src = "../vtr/verilog/mkSMAdapter4B.v:1527.7-1527.27" *) 3'h2;
  assign _0192_ = smaCtrl[3:0] == (* src = "../vtr/verilog/mkSMAdapter4B.v:1528.8-1528.28" *) 4'h2;
  assign _0193_ = smaCtrl[3:0] == (* src = "../vtr/verilog/mkSMAdapter4B.v:1528.32-1528.52" *) 4'h3;
  assign _0194_ = wci_cState == (* src = "../vtr/verilog/mkSMAdapter4B.v:1541.7-1541.27" *) 3'h2;
  assign _0195_ = smaCtrl[3:0] == (* src = "../vtr/verilog/mkSMAdapter4B.v:1542.8-1542.28" *) 4'h2;
  assign _0196_ = smaCtrl[3:0] == (* src = "../vtr/verilog/mkSMAdapter4B.v:1542.32-1542.52" *) 4'h3;
  assign _0197_ = wci_cState == (* src = "../vtr/verilog/mkSMAdapter4B.v:1551.7-1551.27" *) 3'h2;
  assign _0198_ = smaCtrl[3:0] == (* src = "../vtr/verilog/mkSMAdapter4B.v:1552.8-1552.28" *) 4'h2;
  assign _0199_ = smaCtrl[3:0] == (* src = "../vtr/verilog/mkSMAdapter4B.v:1552.32-1552.52" *) 4'h3;
  assign _0200_ = ! (* src = "../vtr/verilog/mkSMAdapter4B.v:1555.24-1555.58" *) wsiWordsRemain;
  assign _0201_ = wci_cState == (* src = "../vtr/verilog/mkSMAdapter4B.v:1562.32-1562.52" *) 3'h2;
  assign _0202_ = smaCtrl[3:0] == (* src = "../vtr/verilog/mkSMAdapter4B.v:1563.8-1563.28" *) 4'h2;
  assign _0203_ = smaCtrl[3:0] == (* src = "../vtr/verilog/mkSMAdapter4B.v:1563.32-1563.52" *) 4'h3;
  assign _0204_ = wci_cState == (* src = "../vtr/verilog/mkSMAdapter4B.v:1575.7-1575.27" *) 3'h2;
  assign _0205_ = smaCtrl[3:0] == (* src = "../vtr/verilog/mkSMAdapter4B.v:1576.8-1576.28" *) 4'h2;
  assign _0206_ = smaCtrl[3:0] == (* src = "../vtr/verilog/mkSMAdapter4B.v:1576.32-1576.52" *) 4'h3;
  assign _0207_ = wci_cState == (* src = "../vtr/verilog/mkSMAdapter4B.v:1596.7-1596.27" *) 3'h2;
  assign _0208_ = ! (* src = "../vtr/verilog/mkSMAdapter4B.v:1597.8-1597.28" *) smaCtrl[3:0];
  assign _0209_ = smaCtrl[3:0] == (* src = "../vtr/verilog/mkSMAdapter4B.v:1597.32-1597.52" *) 4'h3;
  assign _0210_ = wsiM_reqFifo_c_r == (* src = "../vtr/verilog/mkSMAdapter4B.v:1625.9-1625.34" *) 2'h1;
  assign _0211_ = ! (* src = "../vtr/verilog/mkSMAdapter4B.v:1639.9-1639.34" *) wsiM_reqFifo_c_r;
  assign _0212_ = wci_cState == (* src = "../vtr/verilog/mkSMAdapter4B.v:1657.7-1657.27" *) 3'h1;
  assign _0213_ = wci_reqF__D_OUT[36:34] == (* src = "../vtr/verilog/mkSMAdapter4B.v:1658.7-1658.39" *) 3'h1;
  assign _0214_ = wci_respF_c_r == (* src = "../vtr/verilog/mkSMAdapter4B.v:1672.9-1672.31" *) 2'h1;
  assign _0215_ = ! (* src = "../vtr/verilog/mkSMAdapter4B.v:1686.9-1686.31" *) wci_respF_c_r;
  assign _0216_ = wmi_dhF_c_r == (* src = "../vtr/verilog/mkSMAdapter4B.v:1730.9-1730.29" *) 2'h1;
  assign _0217_ = ! (* src = "../vtr/verilog/mkSMAdapter4B.v:1739.9-1739.29" *) wmi_dhF_c_r;
  assign _0218_ = wmi_mFlagF_c_r == (* src = "../vtr/verilog/mkSMAdapter4B.v:1748.9-1748.32" *) 2'h1;
  assign _0219_ = ! (* src = "../vtr/verilog/mkSMAdapter4B.v:1762.9-1762.32" *) wmi_mFlagF_c_r;
  assign _0220_ = wmi_reqF_c_r == (* src = "../vtr/verilog/mkSMAdapter4B.v:1771.9-1771.30" *) 2'h1;
  assign _0221_ = ! (* src = "../vtr/verilog/mkSMAdapter4B.v:1780.9-1780.30" *) wmi_reqF_c_r;
  assign _0222_ = ! (* src = "../vtr/verilog/mkSMAdapter4B.v:1804.8-1804.40" *) wci_reqF__D_OUT[36:34];
  assign _0223_ = wci_reqF__D_OUT[36:34] == (* src = "../vtr/verilog/mkSMAdapter4B.v:1805.8-1805.40" *) 3'h1;
  assign _0224_ = wci_reqF__D_OUT[36:34] == (* src = "../vtr/verilog/mkSMAdapter4B.v:1807.8-1807.40" *) 3'h2;
  assign _0225_ = wci_reqF__D_OUT[36:34] == (* src = "../vtr/verilog/mkSMAdapter4B.v:1808.8-1808.40" *) 3'h3;
  assign _0226_ = wci_reqF__D_OUT[36:34] == (* src = "../vtr/verilog/mkSMAdapter4B.v:1811.8-1811.40" *) 3'h4;
  assign _0227_ = wci_reqF__D_OUT[36:34] == (* src = "../vtr/verilog/mkSMAdapter4B.v:1812.8-1812.40" *) 3'h5;
  assign _0228_ = wci_reqF__D_OUT[36:34] == (* src = "../vtr/verilog/mkSMAdapter4B.v:1813.8-1813.40" *) 3'h6;
  assign _0229_ = wci_reqF__D_OUT[36:34] == (* src = "../vtr/verilog/mkSMAdapter4B.v:1814.8-1814.40" *) 3'h7;
  assign _0230_ = ! (* src = "../vtr/verilog/mkSMAdapter4B.v:1816.40-1816.62" *) wci_respF_c_r;
  assign _0231_ = wci_respF_c_r == (* src = "../vtr/verilog/mkSMAdapter4B.v:1818.40-1818.62" *) 2'h1;
  assign _0232_ = wci_respF_c_r == (* src = "../vtr/verilog/mkSMAdapter4B.v:1840.8-1840.30" *) 2'h1;
  assign _0233_ = wci_respF_c_r == (* src = "../vtr/verilog/mkSMAdapter4B.v:1844.8-1844.30" *) 2'h2;
  assign _0234_ = ! (* src = "../vtr/verilog/mkSMAdapter4B.v:1848.43-1848.68" *) wsiM_reqFifo_c_r;
  assign _0235_ = wsiM_reqFifo_c_r == (* src = "../vtr/verilog/mkSMAdapter4B.v:1850.43-1850.68" *) 2'h1;
  assign _0236_ = unrollCnt == (* src = "../vtr/verilog/mkSMAdapter4B.v:1858.45-1858.78" *) 16'h0001;
  assign _0237_ = ! (* src = "../vtr/verilog/mkSMAdapter4B.v:1870.8-1870.58" *) wmi_sFlagReg[23:0];
  assign _0238_ = ! (* src = "../vtr/verilog/mkSMAdapter4B.v:1874.8-1874.44" *) wsiS_reqFifo__D_OUT[11:8];
  assign _0239_ = ! (* src = "../vtr/verilog/mkSMAdapter4B.v:1887.8-1887.58" *) wmi_sFlagReg[23:0];
  assign _0240_ = wsiWordsRemain == (* src = "../vtr/verilog/mkSMAdapter4B.v:1892.9-1892.43" *) 12'h001;
  assign _0241_ = wmi_dhF_c_r == (* src = "../vtr/verilog/mkSMAdapter4B.v:1902.8-1902.28" *) 2'h1;
  assign _0242_ = wmi_dhF_c_r == (* src = "../vtr/verilog/mkSMAdapter4B.v:1906.8-1906.28" *) 2'h2;
  assign _0243_ = wmi_mFlagF_c_r == (* src = "../vtr/verilog/mkSMAdapter4B.v:1916.8-1916.31" *) 2'h1;
  assign _0244_ = wmi_mFlagF_c_r == (* src = "../vtr/verilog/mkSMAdapter4B.v:1918.8-1918.31" *) 2'h2;
  assign _0245_ = wmi_reqF_c_r == (* src = "../vtr/verilog/mkSMAdapter4B.v:1945.8-1945.29" *) 2'h1;
  assign _0246_ = wmi_reqF_c_r == (* src = "../vtr/verilog/mkSMAdapter4B.v:1949.8-1949.29" *) 2'h2;
  assign _0247_ = unrollCnt == (* src = "../vtr/verilog/mkSMAdapter4B.v:1954.9-1954.42" *) 16'h0001;
  assign _0248_ = wsiM_reqFifo_c_r == (* src = "../vtr/verilog/mkSMAdapter4B.v:1965.8-1965.33" *) 2'h1;
  assign _0249_ = wsiM_reqFifo_c_r == (* src = "../vtr/verilog/mkSMAdapter4B.v:1969.8-1969.33" *) 2'h2;
  assign _0250_ = ! (* src = "../vtr/verilog/mkSMAdapter4B.v:1974.39-1974.60" *) wmi_reqF_c_r;
  assign _0251_ = wmi_reqF_c_r == (* src = "../vtr/verilog/mkSMAdapter4B.v:1976.39-1976.60" *) 2'h1;
  assign _0252_ = ! (* src = "../vtr/verilog/mkSMAdapter4B.v:1978.41-1978.64" *) wmi_mFlagF_c_r;
  assign _0253_ = wmi_mFlagF_c_r == (* src = "../vtr/verilog/mkSMAdapter4B.v:1980.41-1980.64" *) 2'h1;
  assign _0254_ = ! (* src = "../vtr/verilog/mkSMAdapter4B.v:1982.38-1982.58" *) wmi_dhF_c_r;
  assign _0255_ = wmi_dhF_c_r == (* src = "../vtr/verilog/mkSMAdapter4B.v:1984.38-1984.58" *) 2'h1;
  assign _0256_ = wci_reqF__D_OUT[59:57] == (* src = "../vtr/verilog/mkSMAdapter4B.v:2003.7-2003.39" *) 3'h1;
  assign _0257_ = wci_reqF__D_OUT[59:57] == (* src = "../vtr/verilog/mkSMAdapter4B.v:2006.7-2006.39" *) 3'h2;
  assign _0258_ = wci_reqF__D_OUT[59:57] == (* src = "../vtr/verilog/mkSMAdapter4B.v:2009.7-2009.39" *) 3'h2;
  assign _0259_ = wci_cState == (* src = "../vtr/verilog/mkSMAdapter4B.v:2027.34-2027.54" *) 3'h2;
  assign _0260_ = wci_cState == (* src = "../vtr/verilog/mkSMAdapter4B.v:2044.34-2044.54" *) 3'h2;
  assign _0261_ = wci_cState == (* src = "../vtr/verilog/mkSMAdapter4B.v:2109.33-2109.53" *) 3'h2;
  assign _0262_ = unrollCnt == (* src = "../vtr/verilog/mkSMAdapter4B.v:2221.45-2221.78" *) 16'h0001;
  assign _0263_ = ! (* src = "../vtr/verilog/mkSMAdapter4B.v:2333.49-2333.79" *) wci_reqF__D_OUT[39:32];
  assign _0264_ = ! (* src = "../vtr/verilog/mkSMAdapter4B.v:2413.8-2413.40" *) wci_reqF__D_OUT[36:34];
  assign _0265_ = ! (* src = "../vtr/verilog/mkSMAdapter4B.v:2413.44-2413.64" *) wci_cState;
  assign _0266_ = wci_reqF__D_OUT[36:34] == (* src = "../vtr/verilog/mkSMAdapter4B.v:2414.8-2414.40" *) 3'h1;
  assign _0267_ = wci_cState == (* src = "../vtr/verilog/mkSMAdapter4B.v:2415.9-2415.29" *) 3'h1;
  assign _0268_ = wci_cState == (* src = "../vtr/verilog/mkSMAdapter4B.v:2415.33-2415.53" *) 3'h3;
  assign _0269_ = wci_reqF__D_OUT[36:34] == (* src = "../vtr/verilog/mkSMAdapter4B.v:2416.8-2416.40" *) 3'h2;
  assign _0270_ = wci_cState == (* src = "../vtr/verilog/mkSMAdapter4B.v:2416.44-2416.64" *) 3'h2;
  assign _0271_ = wci_reqF__D_OUT[36:34] == (* src = "../vtr/verilog/mkSMAdapter4B.v:2417.8-2417.40" *) 3'h3;
  assign _0272_ = wci_cState == (* src = "../vtr/verilog/mkSMAdapter4B.v:2418.9-2418.29" *) 3'h3;
  assign _0273_ = wci_cState == (* src = "../vtr/verilog/mkSMAdapter4B.v:2418.33-2418.53" *) 3'h2;
  assign _0274_ = wci_cState == (* src = "../vtr/verilog/mkSMAdapter4B.v:2419.9-2419.29" *) 3'h1;
  assign _0275_ = ! (* src = "../vtr/verilog/mkSMAdapter4B.v:2438.40-2438.62" *) wci_respF_c_r;
  assign _0276_ = wci_respF_c_r == (* src = "../vtr/verilog/mkSMAdapter4B.v:2459.40-2459.62" *) 2'h1;
  assign _0277_ = ! (* src = "../vtr/verilog/mkSMAdapter4B.v:2515.38-2515.58" *) wmi_dhF_c_r;
  assign _0278_ = wmi_dhF_c_r == (* src = "../vtr/verilog/mkSMAdapter4B.v:2535.38-2535.58" *) 2'h1;
  assign _0279_ = ! (* src = "../vtr/verilog/mkSMAdapter4B.v:2563.41-2563.64" *) wmi_mFlagF_c_r;
  assign _0280_ = wmi_mFlagF_c_r == (* src = "../vtr/verilog/mkSMAdapter4B.v:2582.41-2582.64" *) 2'h1;
  assign _0281_ = wci_cState == (* src = "../vtr/verilog/mkSMAdapter4B.v:2586.31-2586.51" *) 3'h2;
  assign _0282_ = ! (* src = "../vtr/verilog/mkSMAdapter4B.v:2618.39-2618.60" *) wmi_reqF_c_r;
  assign _0283_ = wmi_reqF_c_r == (* src = "../vtr/verilog/mkSMAdapter4B.v:2638.39-2638.60" *) 2'h1;
  assign _0284_ = ! (* src = "../vtr/verilog/mkSMAdapter4B.v:2656.8-2656.31" *) wsiM_burstKind;
  assign _0285_ = wsiM_reqFifo_q_0[60:58] == (* src = "../vtr/verilog/mkSMAdapter4B.v:2661.7-2661.40" *) 3'h1;
  assign _0286_ = ! (* src = "../vtr/verilog/mkSMAdapter4B.v:2662.8-2662.31" *) wsiM_burstKind;
  assign _0287_ = wsiM_burstKind == (* src = "../vtr/verilog/mkSMAdapter4B.v:2663.8-2663.31" *) 2'h1;
  assign _0288_ = wsiM_burstKind == (* src = "../vtr/verilog/mkSMAdapter4B.v:2664.8-2664.31" *) 2'h2;
  assign _0289_ = wsiM_reqFifo_q_0[55:44] == (* src = "../vtr/verilog/mkSMAdapter4B.v:2664.35-2664.78" *) 12'h001;
  assign _0290_ = wsiM_reqFifo_q_0[60:58] == (* src = "../vtr/verilog/mkSMAdapter4B.v:2674.7-2674.40" *) 3'h1;
  assign _0291_ = wsiM_burstKind == (* src = "../vtr/verilog/mkSMAdapter4B.v:2675.7-2675.30" *) 2'h2;
  assign _0292_ = wsiM_reqFifo_q_0[55:44] == (* src = "../vtr/verilog/mkSMAdapter4B.v:2676.7-2676.50" *) 12'h001;
  assign _0293_ = wci_cState == (* src = "../vtr/verilog/mkSMAdapter4B.v:2679.32-2679.52" *) 3'h2;
  assign _0294_ = wsiM_reqFifo_q_0[60:58] == (* src = "../vtr/verilog/mkSMAdapter4B.v:2686.7-2686.40" *) 3'h1;
  assign _0295_ = wsiM_burstKind == (* src = "../vtr/verilog/mkSMAdapter4B.v:2687.7-2687.30" *) 2'h1;
  assign _0296_ = ! (* src = "../vtr/verilog/mkSMAdapter4B.v:2706.43-2706.68" *) wsiM_reqFifo_c_r;
  assign _0297_ = wsiM_reqFifo_c_r == (* src = "../vtr/verilog/mkSMAdapter4B.v:2729.43-2729.68" *) 2'h1;
  assign _0298_ = wsiM_reqFifo_q_0[60:58] == (* src = "../vtr/verilog/mkSMAdapter4B.v:2773.7-2773.40" *) 3'h1;
  assign _0299_ = ! (* src = "../vtr/verilog/mkSMAdapter4B.v:2777.8-2777.31" *) wsiS_burstKind;
  assign _0300_ = ! (* src = "../vtr/verilog/mkSMAdapter4B.v:2782.8-2782.31" *) wsiS_burstKind;
  assign _0301_ = wsiS_burstKind == (* src = "../vtr/verilog/mkSMAdapter4B.v:2783.8-2783.31" *) 2'h1;
  assign _0302_ = wsiS_burstKind == (* src = "../vtr/verilog/mkSMAdapter4B.v:2784.8-2784.31" *) 2'h2;
  assign _0303_ = wsiS_wsiReq__wget[55:44] == (* src = "../vtr/verilog/mkSMAdapter4B.v:2784.35-2784.79" *) 12'h001;
  assign _0304_ = wsiS_burstKind == (* src = "../vtr/verilog/mkSMAdapter4B.v:2794.40-2794.63" *) 2'h2;
  assign _0305_ = wsiS_wsiReq__wget[55:44] == (* src = "../vtr/verilog/mkSMAdapter4B.v:2795.7-2795.51" *) 12'h001;
  assign _0306_ = wci_cState == (* src = "../vtr/verilog/mkSMAdapter4B.v:2798.32-2798.52" *) 3'h2;
  assign _0307_ = wsiS_burstKind == (* src = "../vtr/verilog/mkSMAdapter4B.v:2804.40-2804.63" *) 2'h1;
  assign _0308_ = ! (* src = "../vtr/verilog/mkSMAdapter4B.v:2852.33-2852.69" *) wsiS_reqFifo__D_OUT[11:8];
  assign _0309_ = wsiS_reqFifo__D_OUT[55:44] == (* src = "../vtr/verilog/mkSMAdapter4B.v:2904.22-2904.68" *) 12'h001;
  assign _0310_ = fabWordsRemain == (* src = "../vtr/verilog/mkSMAdapter4B.v:2905.22-2905.54" *) fabWordsCurReq;
  assign _0311_ = ! (* src = "../vtr/verilog/mkSMAdapter4B.v:2907.8-2907.46" *) thisMesg[15:0];
  assign _0312_ = unrollCnt == (* src = "../vtr/verilog/mkSMAdapter4B.v:2907.64-2907.97" *) 16'h0001;
  assign _0313_ = ! (* src = "../vtr/verilog/mkSMAdapter4B.v:2910.30-2910.68" *) thisMesg[15:0];
  assign _0323_ = \size_fifoA.fifo_1.wp  + (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3473.17-3473.41|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *) 6'h01;
  assign _0324_ = \size_fifoA.fifo_1.wp  + (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3474.17-3474.41|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *) 6'h02;
  assign _0325_ = \size_fifoA.fifo_1.rp  + (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3483.17-3483.41|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *) 6'h01;
  assign _0326_ = \size_fifoA.fifo_1.cnt  + (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3551.24-3551.43|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *) 7'h7f;
  assign _0327_ = \size_fifoA.fifo_1.cnt  + (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3553.24-3553.48|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *) 7'h01;
  assign _0328_ = _0353_ & (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3490.17-3490.33|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *) _0365_;
  assign _0329_ = _0354_ & (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3491.17-3491.33|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *) \size_fifoA.fifo_1.gb ;
  assign _0330_ = _0355_ & (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3499.5-3499.24|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *) \size_fifoA.fifo_1.we ;
  assign _0331_ = _0356_ & (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3514.5-3514.24|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *) \size_fifoA.fifo_1.we ;
  assign _0332_ = _0388_ & (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3516.5-3516.20|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *) \size_fifoA.fifo_1.re ;
  assign _0333_ = _0357_ & (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3523.11-3523.31|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *) \size_fifoA.fifo_1.gb2 ;
  assign _0334_ = \size_fifoA.fifo_1.we  & (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3523.5-3523.32|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *) _0333_;
  assign _0335_ = _0334_ & (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3523.5-3523.38|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *) _0369_;
  assign _0336_ = \size_fifoA.fifo_1.re  & (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3525.5-3525.33|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *) _0391_;
  assign _0337_ = _0336_ & (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3525.5-3525.39|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *) _0371_;
  assign _0338_ = \size_fifoA.fifo_1.we  & (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3532.5-3532.32|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *) _0392_;
  assign _0339_ = _0338_ & (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3532.5-3532.38|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *) _0373_;
  assign _0340_ = _0358_ & (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3534.11-3534.32|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *) _0374_;
  assign _0341_ = \size_fifoA.fifo_1.re  & (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3534.5-3534.33|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *) _0340_;
  assign _0342_ = _0341_ & (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3534.5-3534.39|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *) _0375_;
  assign _0343_ = \size_fifoA.fifo_1.re  & (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3551.6-3551.14|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *) _0378_;
  assign _0344_ = _0379_ & (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3553.5-3553.14|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *) \size_fifoA.fifo_1.we ;
  assign _0345_ = \size_fifoA.fifo_1.we  & (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3565.5-3565.26|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *) _0359_;
  assign _0346_ = _0345_ & (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3565.5-3565.32|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *) _0381_;
  assign _0347_ = \size_fifoA.fifo_1.re  & (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3567.5-3567.22|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *) _0361_;
  assign _0348_ = _0347_ & (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3567.5-3567.28|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *) _0382_;
  assign _0349_ = \size_fifoA.fifo_1.we  & (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3574.5-3574.27|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *) _0360_;
  assign _0350_ = _0349_ & (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3574.5-3574.33|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *) _0384_;
  assign _0351_ = \size_fifoA.fifo_1.re  & (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3576.5-3576.28|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *) _0362_;
  assign _0352_ = _0351_ & (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3576.5-3576.34|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *) _0385_;
  assign _0353_ = \size_fifoA.fifo_1.wp  == (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3490.18-3490.26|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *) \size_fifoA.fifo_1.rp ;
  assign _0354_ = \size_fifoA.fifo_1.wp  == (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3491.18-3491.26|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *) \size_fifoA.fifo_1.rp ;
  assign _0355_ = \size_fifoA.fifo_1.wp_pl1  == (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3499.6-3499.18|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *) \size_fifoA.fifo_1.rp ;
  assign _0356_ = \size_fifoA.fifo_1.wp_pl2  == (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3514.6-3514.18|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *) \size_fifoA.fifo_1.rp ;
  assign _0357_ = \size_fifoA.fifo_1.wp_pl1  == (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3523.12-3523.24|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *) \size_fifoA.fifo_1.rp ;
  assign _0358_ = \size_fifoA.fifo_1.wp  == (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3534.12-3534.24|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *) \size_fifoA.fifo_1.rp_pl1 ;
  assign _0359_ = \size_fifoA.fifo_1.cnt  >= (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3565.11-3565.24|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *) 32'd31;
  assign _0360_ = \size_fifoA.fifo_1.cnt  >= (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3574.11-3574.25|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *) 32'd4294967294;
  assign _0361_ = \size_fifoA.fifo_1.cnt  <= (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3567.11-3567.20|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *) 32'd32;
  assign _0362_ = \size_fifoA.fifo_1.cnt  <= (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3576.11-3576.27|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *) 32'd4294967295;
  assign _0365_ = ! (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3490.30-3490.33|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *) \size_fifoA.fifo_1.gb ;
  assign _0369_ = ! (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3523.35-3523.38|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *) \size_fifoA.fifo_1.re ;
  assign _0370_ = ! (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3525.28-3525.32|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *) \size_fifoA.fifo_1.gb2 ;
  assign _0371_ = ! (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3525.36-3525.39|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *) \size_fifoA.fifo_1.we ;
  assign _0373_ = ! (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3532.35-3532.38|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *) \size_fifoA.fifo_1.re ;
  assign _0374_ = ! (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3534.28-3534.32|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *) \size_fifoA.fifo_1.gb2 ;
  assign _0375_ = ! (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3534.36-3534.39|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *) \size_fifoA.fifo_1.we ;
  assign _0376_ = ! (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3542.18-3542.36|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *) _0387_;
  assign _0378_ = ! (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3551.11-3551.14|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *) \size_fifoA.fifo_1.we ;
  assign _0379_ = ! (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3553.5-3553.8|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *) \size_fifoA.fifo_1.re ;
  assign _0381_ = ! (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3565.29-3565.32|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *) \size_fifoA.fifo_1.re ;
  assign _0382_ = ! (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3567.25-3567.28|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *) \size_fifoA.fifo_1.we ;
  assign _0384_ = ! (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3574.30-3574.33|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *) \size_fifoA.fifo_1.re ;
  assign _0385_ = ! (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3576.31-3576.34|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *) \size_fifoA.fifo_1.we ;
  assign _0386_ = \size_fifoA.fifo_1.cnt  < (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3541.18-3541.26|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *) 32'd32;
  assign _0387_ = \size_fifoA.fifo_1.cnt  < (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3542.20-3542.35|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *) 32'd4294967295;
  assign _0388_ = \size_fifoA.fifo_1.wp  != (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3516.6-3516.14|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *) \size_fifoA.fifo_1.rp ;
  assign _0389_ = \size_fifoA.fifo_1.wp_pl1  != (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3525.12-3525.24|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *) \size_fifoA.fifo_1.rp ;
  assign _0390_ = \size_fifoA.fifo_1.wp  != (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3532.12-3532.24|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *) \size_fifoA.fifo_1.rp_pl1 ;
  assign _0391_ = _0389_ | (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3525.11-3525.32|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *) _0370_;
  assign _0392_ = _0390_ | (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3532.11-3532.31|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *) \size_fifoA.fifo_1.gb2 ;
  assign _0393_ = { \size_fifoA.fifo_1.cnt [6], \size_fifoA.fifo_1.cnt [6] } | (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3543.16-3543.51|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *) \size_fifoA.fifo_1.cnt [5:4];
  assign _0403_ = \size_fifoB.fifo_1.wp  + (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3862.17-3862.37|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *) 2'h1;
  assign _0404_ = \size_fifoB.fifo_1.wp  + (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3863.17-3863.31|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *) 2'h2;
  assign _0405_ = \size_fifoB.fifo_1.rp  + (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3872.17-3872.37|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *) 2'h1;
  assign _0406_ = \size_fifoB.fifo_1.cnt  + (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3940.24-3940.39|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *) 3'h7;
  assign _0407_ = \size_fifoB.fifo_1.cnt  + (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3942.24-3942.46|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *) 3'h1;
  assign _0408_ = _0433_ & (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3879.17-3879.33|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *) _0445_;
  assign _0409_ = _0434_ & (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3880.17-3880.33|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *) \size_fifoB.fifo_1.gb ;
  assign _0410_ = _0435_ & (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3888.5-3888.24|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *) \size_fifoB.fifo_1.we ;
  assign _0411_ = _0436_ & (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3903.5-3903.24|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *) \size_fifoB.fifo_1.we ;
  assign _0412_ = _0468_ & (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3905.5-3905.20|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *) \size_fifoB.fifo_1.re ;
  assign _0413_ = _0437_ & (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3912.11-3912.31|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *) \size_fifoB.fifo_1.gb2 ;
  assign _0414_ = \size_fifoB.fifo_1.we  & (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3912.5-3912.32|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *) _0413_;
  assign _0415_ = _0414_ & (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3912.5-3912.38|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *) _0449_;
  assign _0416_ = \size_fifoB.fifo_1.re  & (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3914.5-3914.33|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *) _0471_;
  assign _0417_ = _0416_ & (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3914.5-3914.39|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *) _0451_;
  assign _0418_ = \size_fifoB.fifo_1.we  & (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3921.5-3921.32|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *) _0472_;
  assign _0419_ = _0418_ & (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3921.5-3921.38|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *) _0453_;
  assign _0420_ = _0438_ & (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3923.11-3923.32|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *) _0454_;
  assign _0421_ = \size_fifoB.fifo_1.re  & (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3923.5-3923.33|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *) _0420_;
  assign _0422_ = _0421_ & (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3923.5-3923.39|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *) _0455_;
  assign _0423_ = \size_fifoB.fifo_1.re  & (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3940.6-3940.14|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *) _0458_;
  assign _0424_ = _0459_ & (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3942.5-3942.14|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *) \size_fifoB.fifo_1.we ;
  assign _0425_ = \size_fifoB.fifo_1.we  & (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3954.5-3954.26|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *) _0439_;
  assign _0426_ = _0425_ & (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3954.5-3954.32|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *) _0461_;
  assign _0427_ = \size_fifoB.fifo_1.re  & (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3956.5-3956.22|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *) _0441_;
  assign _0428_ = _0427_ & (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3956.5-3956.28|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *) _0462_;
  assign _0429_ = \size_fifoB.fifo_1.we  & (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3963.5-3963.27|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *) _0440_;
  assign _0430_ = _0429_ & (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3963.5-3963.33|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *) _0464_;
  assign _0431_ = \size_fifoB.fifo_1.re  & (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3965.5-3965.28|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *) _0442_;
  assign _0432_ = _0431_ & (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3965.5-3965.34|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *) _0465_;
  assign _0433_ = \size_fifoB.fifo_1.wp  == (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3879.18-3879.26|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *) \size_fifoB.fifo_1.rp ;
  assign _0434_ = \size_fifoB.fifo_1.wp  == (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3880.18-3880.26|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *) \size_fifoB.fifo_1.rp ;
  assign _0435_ = \size_fifoB.fifo_1.wp_pl1  == (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3888.6-3888.18|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *) \size_fifoB.fifo_1.rp ;
  assign _0436_ = \size_fifoB.fifo_1.wp_pl2  == (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3903.6-3903.18|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *) \size_fifoB.fifo_1.rp ;
  assign _0437_ = \size_fifoB.fifo_1.wp_pl1  == (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3912.12-3912.24|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *) \size_fifoB.fifo_1.rp ;
  assign _0438_ = \size_fifoB.fifo_1.wp  == (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3923.12-3923.24|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *) \size_fifoB.fifo_1.rp_pl1 ;
  assign _0439_ = \size_fifoB.fifo_1.cnt  >= (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3954.11-3954.24|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *) 32'd31;
  assign _0440_ = \size_fifoB.fifo_1.cnt  >= (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3963.11-3963.25|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *) 32'd4294967294;
  assign _0441_ = \size_fifoB.fifo_1.cnt  <= (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3956.11-3956.20|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *) 32'd32;
  assign _0442_ = \size_fifoB.fifo_1.cnt  <= (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3965.11-3965.27|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *) 32'd4294967295;
  assign _0445_ = ! (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3879.30-3879.33|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *) \size_fifoB.fifo_1.gb ;
  assign _0449_ = ! (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3912.35-3912.38|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *) \size_fifoB.fifo_1.re ;
  assign _0450_ = ! (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3914.28-3914.32|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *) \size_fifoB.fifo_1.gb2 ;
  assign _0451_ = ! (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3914.36-3914.39|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *) \size_fifoB.fifo_1.we ;
  assign _0453_ = ! (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3921.35-3921.38|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *) \size_fifoB.fifo_1.re ;
  assign _0454_ = ! (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3923.28-3923.32|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *) \size_fifoB.fifo_1.gb2 ;
  assign _0455_ = ! (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3923.36-3923.39|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *) \size_fifoB.fifo_1.we ;
  assign _0456_ = ! (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3931.18-3931.36|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *) _0467_;
  assign _0458_ = ! (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3940.11-3940.14|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *) \size_fifoB.fifo_1.we ;
  assign _0459_ = ! (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3942.5-3942.8|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *) \size_fifoB.fifo_1.re ;
  assign _0461_ = ! (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3954.29-3954.32|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *) \size_fifoB.fifo_1.re ;
  assign _0462_ = ! (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3956.25-3956.28|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *) \size_fifoB.fifo_1.we ;
  assign _0464_ = ! (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3963.30-3963.33|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *) \size_fifoB.fifo_1.re ;
  assign _0465_ = ! (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3965.31-3965.34|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *) \size_fifoB.fifo_1.we ;
  assign _0466_ = \size_fifoB.fifo_1.cnt  < (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3930.18-3930.26|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *) 32'd32;
  assign _0467_ = \size_fifoB.fifo_1.cnt  < (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3931.20-3931.35|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *) 32'd4294967295;
  assign _0468_ = \size_fifoB.fifo_1.wp  != (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3905.6-3905.14|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *) \size_fifoB.fifo_1.rp ;
  assign _0469_ = \size_fifoB.fifo_1.wp_pl1  != (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3914.12-3914.24|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *) \size_fifoB.fifo_1.rp ;
  assign _0470_ = \size_fifoB.fifo_1.wp  != (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3921.12-3921.24|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *) \size_fifoB.fifo_1.rp_pl1 ;
  assign _0471_ = _0469_ | (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3914.11-3914.32|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *) _0450_;
  assign _0472_ = _0470_ | (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3921.11-3921.31|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *) \size_fifoB.fifo_1.gb2 ;
  assign _0473_ = { \size_fifoB.fifo_1.cnt [2], \size_fifoB.fifo_1.cnt [2] } | (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3932.16-3932.51|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *) \size_fifoB.fifo_1.cnt [1:0];
  assign _0483_ = \size_fifoc.fifo_1.wp  + (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4253.17-4253.38|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *) 3'h1;
  assign _0484_ = \size_fifoc.fifo_1.wp  + (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4254.17-4254.39|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *) 3'h2;
  assign _0485_ = \size_fifoc.fifo_1.rp  + (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4263.17-4263.38|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *) 3'h1;
  assign _0486_ = \size_fifoc.fifo_1.cnt  + (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4331.24-4331.40|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *) 4'hf;
  assign _0487_ = \size_fifoc.fifo_1.cnt  + (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4333.24-4333.47|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *) 4'h1;
  assign _0488_ = _0513_ & (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4270.17-4270.33|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *) _0525_;
  assign _0489_ = _0514_ & (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4271.17-4271.33|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *) \size_fifoc.fifo_1.gb ;
  assign _0490_ = _0515_ & (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4279.5-4279.24|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *) \size_fifoc.fifo_1.we ;
  assign _0491_ = _0516_ & (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4294.5-4294.24|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *) \size_fifoc.fifo_1.we ;
  assign _0492_ = _0548_ & (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4296.5-4296.20|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *) \size_fifoc.fifo_1.re ;
  assign _0493_ = _0517_ & (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4303.11-4303.31|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *) \size_fifoc.fifo_1.gb2 ;
  assign _0494_ = \size_fifoc.fifo_1.we  & (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4303.5-4303.32|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *) _0493_;
  assign _0495_ = _0494_ & (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4303.5-4303.38|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *) _0529_;
  assign _0496_ = \size_fifoc.fifo_1.re  & (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4305.5-4305.33|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *) _0551_;
  assign _0497_ = _0496_ & (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4305.5-4305.39|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *) _0531_;
  assign _0498_ = \size_fifoc.fifo_1.we  & (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4312.5-4312.32|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *) _0552_;
  assign _0499_ = _0498_ & (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4312.5-4312.38|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *) _0533_;
  assign _0500_ = _0518_ & (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4314.11-4314.32|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *) _0534_;
  assign _0501_ = \size_fifoc.fifo_1.re  & (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4314.5-4314.33|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *) _0500_;
  assign _0502_ = _0501_ & (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4314.5-4314.39|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *) _0535_;
  assign _0503_ = \size_fifoc.fifo_1.re  & (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4331.6-4331.14|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *) _0538_;
  assign _0504_ = _0539_ & (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4333.5-4333.14|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *) \size_fifoc.fifo_1.we ;
  assign _0505_ = \size_fifoc.fifo_1.we  & (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4345.5-4345.26|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *) _0519_;
  assign _0506_ = _0505_ & (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4345.5-4345.32|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *) _0541_;
  assign _0507_ = \size_fifoc.fifo_1.re  & (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4347.5-4347.22|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *) _0521_;
  assign _0508_ = _0507_ & (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4347.5-4347.28|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *) _0542_;
  assign _0509_ = \size_fifoc.fifo_1.we  & (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4354.5-4354.27|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *) _0520_;
  assign _0510_ = _0509_ & (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4354.5-4354.33|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *) _0544_;
  assign _0511_ = \size_fifoc.fifo_1.re  & (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4356.5-4356.28|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *) _0522_;
  assign _0512_ = _0511_ & (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4356.5-4356.34|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *) _0545_;
  assign _0513_ = \size_fifoc.fifo_1.wp  == (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4270.18-4270.26|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *) \size_fifoc.fifo_1.rp ;
  assign _0514_ = \size_fifoc.fifo_1.wp  == (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4271.18-4271.26|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *) \size_fifoc.fifo_1.rp ;
  assign _0515_ = \size_fifoc.fifo_1.wp_pl1  == (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4279.6-4279.18|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *) \size_fifoc.fifo_1.rp ;
  assign _0516_ = \size_fifoc.fifo_1.wp_pl2  == (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4294.6-4294.18|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *) \size_fifoc.fifo_1.rp ;
  assign _0517_ = \size_fifoc.fifo_1.wp_pl1  == (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4303.12-4303.24|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *) \size_fifoc.fifo_1.rp ;
  assign _0518_ = \size_fifoc.fifo_1.wp  == (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4314.12-4314.24|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *) \size_fifoc.fifo_1.rp_pl1 ;
  assign _0519_ = \size_fifoc.fifo_1.cnt  >= (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4345.11-4345.24|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *) 32'd31;
  assign _0520_ = \size_fifoc.fifo_1.cnt  >= (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4354.11-4354.25|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *) 32'd4294967294;
  assign _0521_ = \size_fifoc.fifo_1.cnt  <= (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4347.11-4347.20|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *) 32'd32;
  assign _0522_ = \size_fifoc.fifo_1.cnt  <= (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4356.11-4356.27|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *) 32'd4294967295;
  assign _0525_ = ! (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4270.30-4270.33|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *) \size_fifoc.fifo_1.gb ;
  assign _0529_ = ! (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4303.35-4303.38|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *) \size_fifoc.fifo_1.re ;
  assign _0530_ = ! (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4305.28-4305.32|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *) \size_fifoc.fifo_1.gb2 ;
  assign _0531_ = ! (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4305.36-4305.39|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *) \size_fifoc.fifo_1.we ;
  assign _0533_ = ! (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4312.35-4312.38|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *) \size_fifoc.fifo_1.re ;
  assign _0534_ = ! (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4314.28-4314.32|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *) \size_fifoc.fifo_1.gb2 ;
  assign _0535_ = ! (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4314.36-4314.39|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *) \size_fifoc.fifo_1.we ;
  assign _0536_ = ! (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4322.18-4322.36|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *) _0547_;
  assign _0538_ = ! (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4331.11-4331.14|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *) \size_fifoc.fifo_1.we ;
  assign _0539_ = ! (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4333.5-4333.8|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *) \size_fifoc.fifo_1.re ;
  assign _0541_ = ! (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4345.29-4345.32|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *) \size_fifoc.fifo_1.re ;
  assign _0542_ = ! (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4347.25-4347.28|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *) \size_fifoc.fifo_1.we ;
  assign _0544_ = ! (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4354.30-4354.33|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *) \size_fifoc.fifo_1.re ;
  assign _0545_ = ! (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4356.31-4356.34|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *) \size_fifoc.fifo_1.we ;
  assign _0546_ = \size_fifoc.fifo_1.cnt  < (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4321.18-4321.26|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *) 32'd32;
  assign _0547_ = \size_fifoc.fifo_1.cnt  < (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4322.20-4322.35|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *) 32'd4294967295;
  assign _0548_ = \size_fifoc.fifo_1.wp  != (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4296.6-4296.14|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *) \size_fifoc.fifo_1.rp ;
  assign _0549_ = \size_fifoc.fifo_1.wp_pl1  != (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4305.12-4305.24|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *) \size_fifoc.fifo_1.rp ;
  assign _0550_ = \size_fifoc.fifo_1.wp  != (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4312.12-4312.24|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *) \size_fifoc.fifo_1.rp_pl1 ;
  assign _0551_ = _0549_ | (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4305.11-4305.32|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *) _0530_;
  assign _0552_ = _0550_ | (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4312.11-4312.31|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *) \size_fifoc.fifo_1.gb2 ;
  assign _0553_ = { \size_fifoc.fifo_1.cnt [3], \size_fifoc.fifo_1.cnt [3] } | (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4323.16-4323.51|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *) \size_fifoc.fifo_1.cnt [2:1];
  assign _0566_ = wci_reqF_countReg > (* src = "../vtr/verilog/mkSMAdapter4B.v:1137.30-1137.55" *) 2'h1;
  assign _0567_ = _1740_ > (* src = "../vtr/verilog/mkSMAdapter4B.v:1394.7-1394.45" *) 4'h8;
  assign _0568_ = wsiS_reqFifo_countReg > (* src = "../vtr/verilog/mkSMAdapter4B.v:2880.7-2880.36" *) 2'h1;
  assign _0569_ = fabWordsRemain <= (* src = "../vtr/verilog/mkSMAdapter4B.v:2163.8-2163.35" *) b__h19084;
  assign _0570_ = _0797_ && (* src = "../vtr/verilog/mkSMAdapter4B.v:1165.28-1165.69" *) wmi_dhF_q_0[37];
  assign _0571_ = _0798_ && (* src = "../vtr/verilog/mkSMAdapter4B.v:1204.26-1204.59" *) wmi_operateD;
  assign _0572_ = _0799_ && (* src = "../vtr/verilog/mkSMAdapter4B.v:1214.27-1214.70" *) wsiM_reqFifo_q_0[57];
  assign _0573_ = _0800_ && (* src = "../vtr/verilog/mkSMAdapter4B.v:1217.32-1217.75" *) wsiM_reqFifo_q_0[56];
  assign _0574_ = _0801_ && (* src = "../vtr/verilog/mkSMAdapter4B.v:1237.27-1237.62" *) wsiM_operateD;
  assign _0575_ = _0804_ && (* src = "../vtr/verilog/mkSMAdapter4B.v:1283.27-1283.62" *) wsiS_operateD;
  assign _0576_ = _1000_ && (* src = "../vtr/verilog/mkSMAdapter4B.v:1372.7-1372.50" *) wci_reqF__EMPTY_N;
  assign _0577_ = _0576_ && (* src = "../vtr/verilog/mkSMAdapter4B.v:1372.7-1373.28" *) wci_wci_cfrd_pw__whas;
  assign _0578_ = CAN_FIRE_RL_wci_cfrd && (* src = "../vtr/verilog/mkSMAdapter4B.v:1375.7-1375.61" *) _0805_;
  assign _0579_ = _0578_ && (* src = "../vtr/verilog/mkSMAdapter4B.v:1375.7-1376.40" *) _0806_;
  assign _0580_ = NOT_wmi_reqF_c_r_46_EQ_2_47_48_AND_wmi_operate_ETC___d290 && (* src = "../vtr/verilog/mkSMAdapter4B.v:1380.7-1381.27" *) _0164_;
  assign _0581_ = _0580_ && (* src = "../vtr/verilog/mkSMAdapter4B.v:1380.7-1383.29" *) _0870_;
  assign _0582_ = _0581_ && (* src = "../vtr/verilog/mkSMAdapter4B.v:1380.7-1384.21" *) mesgPreRequest;
  assign _0583_ = _0168_ && (* src = "../vtr/verilog/mkSMAdapter4B.v:1390.7-1392.29" *) _0872_;
  assign _0584_ = _0583_ && (* src = "../vtr/verilog/mkSMAdapter4B.v:1390.7-1393.43" *) _1001_;
  assign _0585_ = _0584_ && (* src = "../vtr/verilog/mkSMAdapter4B.v:1390.7-1394.45" *) _0567_;
  assign _0586_ = _0585_ && (* src = "../vtr/verilog/mkSMAdapter4B.v:1390.7-1395.16" *) mesgReqOK;
  assign _0587_ = CAN_FIRE_RL_wmrd_mesgBodyPreRequest && (* src = "../vtr/verilog/mkSMAdapter4B.v:1397.7-1398.41" *) _0807_;
  assign _0588_ = _0172_ && (* src = "../vtr/verilog/mkSMAdapter4B.v:1402.7-1404.29" *) _0874_;
  assign _0589_ = _0588_ && (* src = "../vtr/verilog/mkSMAdapter4B.v:1402.7-1405.25" *) _0808_;
  assign _0590_ = _0589_ && (* src = "../vtr/verilog/mkSMAdapter4B.v:1402.7-1406.29" *) _0809_;
  assign _0591_ = _0590_ && (* src = "../vtr/verilog/mkSMAdapter4B.v:1402.7-1407.40" *) _0176_;
  assign _0592_ = wci_reqF__EMPTY_N && (* src = "../vtr/verilog/mkSMAdapter4B.v:1412.7-1412.49" *) wci_wci_ctrl_pw__whas;
  assign _0593_ = CAN_FIRE_RL_wci_ctl_op_start && (* src = "../vtr/verilog/mkSMAdapter4B.v:1414.7-1415.40" *) _0810_;
  assign _0594_ = wci_wci_ctrl_pw__whas && (* src = "../vtr/verilog/mkSMAdapter4B.v:1419.7-1419.61" *) WILL_FIRE_RL_wci_ctl_op_start;
  assign _0595_ = _0594_ && (* src = "../vtr/verilog/mkSMAdapter4B.v:1419.7-1420.27" *) _0177_;
  assign _0596_ = _0595_ && (* src = "../vtr/verilog/mkSMAdapter4B.v:1419.7-1421.39" *) _0178_;
  assign _0597_ = wci_wci_ctrl_pw__whas && (* src = "../vtr/verilog/mkSMAdapter4B.v:1426.7-1426.61" *) WILL_FIRE_RL_wci_ctl_op_start;
  assign _0598_ = _0597_ && (* src = "../vtr/verilog/mkSMAdapter4B.v:1426.7-1427.27" *) _0179_;
  assign _0599_ = _0598_ && (* src = "../vtr/verilog/mkSMAdapter4B.v:1426.7-1428.39" *) _0180_;
  assign _0600_ = wsiS_operateD && (* src = "../vtr/verilog/mkSMAdapter4B.v:1453.7-1453.40" *) wsiS_peerIsReady;
  assign _0601_ = _0600_ && (* src = "../vtr/verilog/mkSMAdapter4B.v:1453.7-1454.51" *) NOT_wsiS_reqFifo_countReg_53_ULE_1_54___d355;
  assign _0602_ = wsiS_operateD && (* src = "../vtr/verilog/mkSMAdapter4B.v:1459.7-1459.40" *) wsiS_peerIsReady;
  assign _0603_ = _0602_ && (* src = "../vtr/verilog/mkSMAdapter4B.v:1459.7-1460.41" *) _0181_;
  assign _0604_ = wsiM_operateD && (* src = "../vtr/verilog/mkSMAdapter4B.v:1473.7-1473.40" *) wsiM_peerIsReady;
  assign _0605_ = _0604_ && (* src = "../vtr/verilog/mkSMAdapter4B.v:1473.7-1473.62" *) wsiM_sThreadBusy_d;
  assign _0606_ = _1002_ && (* src = "../vtr/verilog/mkSMAdapter4B.v:1478.7-1478.55" *) _0811_;
  assign _0607_ = wmi_respF__EMPTY_N && (* src = "../vtr/verilog/mkSMAdapter4B.v:1503.7-1503.70" *) _0875_;
  assign _0608_ = _0607_ && (* src = "../vtr/verilog/mkSMAdapter4B.v:1503.7-1504.27" *) _0184_;
  assign _0609_ = _0608_ && (* src = "../vtr/verilog/mkSMAdapter4B.v:1503.7-1506.29" *) _0877_;
  assign _0610_ = _0609_ && (* src = "../vtr/verilog/mkSMAdapter4B.v:1503.7-1507.40" *) _1004_;
  assign _0611_ = _1005_ && (* src = "../vtr/verilog/mkSMAdapter4B.v:1513.7-1513.52" *) _1006_;
  assign _0612_ = _0611_ && (* src = "../vtr/verilog/mkSMAdapter4B.v:1513.7-1514.64" *) wsiS_reqFifo_i_notEmpty__52_AND_wmi_operateD_5_ETC___d165;
  assign _0613_ = _0612_ && (* src = "../vtr/verilog/mkSMAdapter4B.v:1513.7-1515.27" *) _0188_;
  assign _0614_ = _0613_ && (* src = "../vtr/verilog/mkSMAdapter4B.v:1513.7-1516.53" *) _0878_;
  assign _0615_ = _0614_ && (* src = "../vtr/verilog/mkSMAdapter4B.v:1513.7-1517.18" *) readyToPush;
  assign _0616_ = _0615_ && (* src = "../vtr/verilog/mkSMAdapter4B.v:1513.7-1518.21" *) impreciseBurst;
  assign _0617_ = CAN_FIRE_RL_wmwt_messagePushImprecise && (* src = "../vtr/verilog/mkSMAdapter4B.v:1520.7-1521.41" *) _0812_;
  assign _0618_ = _1007_ && (* src = "../vtr/verilog/mkSMAdapter4B.v:1525.7-1525.52" *) wsiS_reqFifo__EMPTY_N;
  assign _0619_ = _0618_ && (* src = "../vtr/verilog/mkSMAdapter4B.v:1525.7-1525.68" *) wmi_operateD;
  assign _0620_ = _0619_ && (* src = "../vtr/verilog/mkSMAdapter4B.v:1525.7-1526.22" *) wmi_peerIsReady;
  assign _0621_ = _0620_ && (* src = "../vtr/verilog/mkSMAdapter4B.v:1525.7-1527.27" *) _0191_;
  assign _0622_ = _0621_ && (* src = "../vtr/verilog/mkSMAdapter4B.v:1525.7-1528.53" *) _0879_;
  assign _0623_ = _0622_ && (* src = "../vtr/verilog/mkSMAdapter4B.v:1525.7-1529.41" *) _1008_;
  assign _0624_ = _0623_ && (* src = "../vtr/verilog/mkSMAdapter4B.v:1525.7-1530.19" *) mesgReqValid;
  assign _0625_ = _0624_ && (* src = "../vtr/verilog/mkSMAdapter4B.v:1525.7-1531.19" *) preciseBurst;
  assign _0626_ = CAN_FIRE_RL_wmwt_messagePushPrecise && (* src = "../vtr/verilog/mkSMAdapter4B.v:1533.7-1534.46" *) _0813_;
  assign _0627_ = _0626_ && (* src = "../vtr/verilog/mkSMAdapter4B.v:1533.7-1535.41" *) _0814_;
  assign _0628_ = _1009_ && (* src = "../vtr/verilog/mkSMAdapter4B.v:1539.7-1539.55" *) _1010_;
  assign _0629_ = _0628_ && (* src = "../vtr/verilog/mkSMAdapter4B.v:1539.7-1539.71" *) wmi_operateD;
  assign _0630_ = _0629_ && (* src = "../vtr/verilog/mkSMAdapter4B.v:1539.7-1540.22" *) wmi_peerIsReady;
  assign _0631_ = _0630_ && (* src = "../vtr/verilog/mkSMAdapter4B.v:1539.7-1541.27" *) _0194_;
  assign _0632_ = _0631_ && (* src = "../vtr/verilog/mkSMAdapter4B.v:1539.7-1542.53" *) _0880_;
  assign _0633_ = _0632_ && (* src = "../vtr/verilog/mkSMAdapter4B.v:1539.7-1543.21" *) readyToRequest;
  assign _0634_ = _0633_ && (* src = "../vtr/verilog/mkSMAdapter4B.v:1539.7-1544.19" *) preciseBurst;
  assign _0635_ = CAN_FIRE_RL_wmwt_requestPrecise && (* src = "../vtr/verilog/mkSMAdapter4B.v:1546.7-1547.46" *) _0815_;
  assign _0636_ = _0197_ && (* src = "../vtr/verilog/mkSMAdapter4B.v:1551.7-1552.53" *) _0881_;
  assign _0637_ = _0636_ && (* src = "../vtr/verilog/mkSMAdapter4B.v:1551.7-1553.21" *) mesgLength[14];
  assign _0638_ = _0637_ && (* src = "../vtr/verilog/mkSMAdapter4B.v:1551.7-1554.15" *) _0816_;
  assign _0639_ = _0638_ && (* src = "../vtr/verilog/mkSMAdapter4B.v:1551.7-1556.39" *) _0882_;
  assign _0640_ = preciseBurst && (* src = "../vtr/verilog/mkSMAdapter4B.v:1555.8-1555.58" *) _0200_;
  assign _0641_ = impreciseBurst && (* src = "../vtr/verilog/mkSMAdapter4B.v:1556.8-1556.38" *) endOfMessage;
  assign _0642_ = wsiS_reqFifo__EMPTY_N && (* src = "../vtr/verilog/mkSMAdapter4B.v:1562.7-1562.52" *) _0201_;
  assign _0643_ = _0642_ && (* src = "../vtr/verilog/mkSMAdapter4B.v:1562.7-1563.53" *) _0883_;
  assign _0644_ = _0643_ && (* src = "../vtr/verilog/mkSMAdapter4B.v:1562.7-1564.25" *) _0817_;
  assign _0645_ = _0644_ && (* src = "../vtr/verilog/mkSMAdapter4B.v:1562.7-1565.29" *) _0818_;
  assign _0646_ = _0645_ && (* src = "../vtr/verilog/mkSMAdapter4B.v:1562.7-1566.17" *) _0819_;
  assign _0647_ = CAN_FIRE_RL_wmwt_mesgBegin && (* src = "../vtr/verilog/mkSMAdapter4B.v:1568.7-1569.44" *) _0820_;
  assign _0648_ = _0647_ && (* src = "../vtr/verilog/mkSMAdapter4B.v:1568.7-1570.46" *) _0821_;
  assign _0649_ = _0648_ && (* src = "../vtr/verilog/mkSMAdapter4B.v:1568.7-1571.41" *) _0822_;
  assign _0650_ = _0204_ && (* src = "../vtr/verilog/mkSMAdapter4B.v:1575.7-1576.53" *) _0884_;
  assign _0651_ = _0650_ && (* src = "../vtr/verilog/mkSMAdapter4B.v:1575.7-1577.14" *) doAbort;
  assign _0652_ = wsiS_reqFifo__EMPTY_N && (* src = "../vtr/verilog/mkSMAdapter4B.v:1594.7-1595.48" *) _0885_;
  assign _0653_ = _0652_ && (* src = "../vtr/verilog/mkSMAdapter4B.v:1594.7-1596.27" *) _0207_;
  assign _0654_ = _0653_ && (* src = "../vtr/verilog/mkSMAdapter4B.v:1594.7-1597.53" *) _0886_;
  assign _0655_ = CAN_FIRE_RL_wsipass_doMessagePush && (* src = "../vtr/verilog/mkSMAdapter4B.v:1599.7-1600.44" *) _0823_;
  assign _0656_ = _0655_ && (* src = "../vtr/verilog/mkSMAdapter4B.v:1599.7-1601.46" *) _0824_;
  assign _0657_ = _1013_ && (* src = "../vtr/verilog/mkSMAdapter4B.v:1605.7-1605.50" *) wci_reqF__EMPTY_N;
  assign _0658_ = _0657_ && (* src = "../vtr/verilog/mkSMAdapter4B.v:1605.7-1606.28" *) wci_wci_cfwr_pw__whas;
  assign _0659_ = CAN_FIRE_RL_wci_cfwr && (* src = "../vtr/verilog/mkSMAdapter4B.v:1608.7-1608.61" *) _0825_;
  assign _0660_ = _0659_ && (* src = "../vtr/verilog/mkSMAdapter4B.v:1608.7-1609.40" *) _0826_;
  assign _0661_ = _1686_ && (* src = "../vtr/verilog/mkSMAdapter4B.v:1625.7-1628.35" *) CAN_FIRE_RL_wsiM_reqFifo_deq;
  assign _0662_ = _0661_ && (* src = "../vtr/verilog/mkSMAdapter4B.v:1625.7-1629.36" *) wsiM_reqFifo_enqueueing__whas;
  assign _0663_ = CAN_FIRE_RL_wsiM_reqFifo_deq && (* src = "../vtr/verilog/mkSMAdapter4B.v:1634.7-1634.69" *) _0827_;
  assign _0664_ = _1687_ && (* src = "../vtr/verilog/mkSMAdapter4B.v:1639.7-1642.36" *) wsiM_reqFifo_enqueueing__whas;
  assign _0665_ = _0664_ && (* src = "../vtr/verilog/mkSMAdapter4B.v:1639.7-1643.36" *) _0828_;
  assign _0666_ = wci_wci_ctrl_pw__whas && (* src = "../vtr/verilog/mkSMAdapter4B.v:1656.7-1656.61" *) WILL_FIRE_RL_wci_ctl_op_start;
  assign _0667_ = _0666_ && (* src = "../vtr/verilog/mkSMAdapter4B.v:1656.7-1657.27" *) _0212_;
  assign _0668_ = _0667_ && (* src = "../vtr/verilog/mkSMAdapter4B.v:1656.7-1658.39" *) _0213_;
  assign _0669_ = _1019_ && (* src = "../vtr/verilog/mkSMAdapter4B.v:1663.7-1663.48" *) wci_ctlOpActive;
  assign _0670_ = _0669_ && (* src = "../vtr/verilog/mkSMAdapter4B.v:1663.7-1663.65" *) wci_ctlAckReg;
  assign _0671_ = _1688_ && (* src = "../vtr/verilog/mkSMAdapter4B.v:1672.7-1675.29" *) _1021_;
  assign _0672_ = _0671_ && (* src = "../vtr/verilog/mkSMAdapter4B.v:1672.7-1676.33" *) wci_respF_enqueueing__whas;
  assign _0673_ = _1022_ && (* src = "../vtr/verilog/mkSMAdapter4B.v:1681.7-1681.60" *) _0829_;
  assign _0674_ = _1689_ && (* src = "../vtr/verilog/mkSMAdapter4B.v:1686.7-1689.33" *) wci_respF_enqueueing__whas;
  assign _0675_ = _0674_ && (* src = "../vtr/verilog/mkSMAdapter4B.v:1686.7-1690.32" *) _0830_;
  assign _0676_ = wmi_respF__FULL_N && (* src = "../vtr/verilog/mkSMAdapter4B.v:1699.7-1699.40" *) wmi_operateD;
  assign _0677_ = _0676_ && (* src = "../vtr/verilog/mkSMAdapter4B.v:1699.7-1699.59" *) wmi_peerIsReady;
  assign _0678_ = _0677_ && (* src = "../vtr/verilog/mkSMAdapter4B.v:1699.7-1700.44" *) _1025_;
  assign _0679_ = wmi_dhF_dequeueing__whas && (* src = "../vtr/verilog/mkSMAdapter4B.v:1725.7-1725.60" *) _0833_;
  assign _0680_ = _1690_ && (* src = "../vtr/verilog/mkSMAdapter4B.v:1730.7-1733.31" *) wmi_dhF_dequeueing__whas;
  assign _0681_ = _0680_ && (* src = "../vtr/verilog/mkSMAdapter4B.v:1730.7-1734.31" *) wmi_dhF_enqueueing__whas;
  assign _0682_ = _1691_ && (* src = "../vtr/verilog/mkSMAdapter4B.v:1739.7-1742.31" *) wmi_dhF_enqueueing__whas;
  assign _0683_ = _0682_ && (* src = "../vtr/verilog/mkSMAdapter4B.v:1739.7-1743.32" *) _0834_;
  assign _0684_ = _1692_ && (* src = "../vtr/verilog/mkSMAdapter4B.v:1748.7-1751.34" *) wmi_mFlagF_dequeueing__whas;
  assign _0685_ = _0684_ && (* src = "../vtr/verilog/mkSMAdapter4B.v:1748.7-1752.34" *) wmi_mFlagF_enqueueing__whas;
  assign _0686_ = wmi_mFlagF_dequeueing__whas && (* src = "../vtr/verilog/mkSMAdapter4B.v:1757.7-1757.66" *) _0835_;
  assign _0687_ = _1693_ && (* src = "../vtr/verilog/mkSMAdapter4B.v:1762.7-1765.34" *) wmi_mFlagF_enqueueing__whas;
  assign _0688_ = _0687_ && (* src = "../vtr/verilog/mkSMAdapter4B.v:1762.7-1766.35" *) _0836_;
  assign _0689_ = _1694_ && (* src = "../vtr/verilog/mkSMAdapter4B.v:1771.7-1774.32" *) wmi_reqF_dequeueing__whas;
  assign _0690_ = _0689_ && (* src = "../vtr/verilog/mkSMAdapter4B.v:1771.7-1775.32" *) wmi_reqF_enqueueing__whas;
  assign _0691_ = _1695_ && (* src = "../vtr/verilog/mkSMAdapter4B.v:1780.7-1783.32" *) wmi_reqF_enqueueing__whas;
  assign _0692_ = _0691_ && (* src = "../vtr/verilog/mkSMAdapter4B.v:1780.7-1784.33" *) _0837_;
  assign _0693_ = wmi_reqF_dequeueing__whas && (* src = "../vtr/verilog/mkSMAdapter4B.v:1789.7-1789.62" *) _0838_;
  assign _0694_ = WILL_FIRE_RL_wci_ctl_op_complete && (* src = "../vtr/verilog/mkSMAdapter4B.v:1794.7-1794.58" *) wci_illegalEdge;
  assign _0695_ = _1032_ && (* src = "../vtr/verilog/mkSMAdapter4B.v:1796.7-1796.75" *) _1033_;
  assign _0696_ = _0695_ && (* src = "../vtr/verilog/mkSMAdapter4B.v:1796.7-1797.39" *) _1034_;
  assign _0697_ = WILL_FIRE_RL_wci_ctl_op_start && (* src = "../vtr/verilog/mkSMAdapter4B.v:1803.7-1814.41" *) _0903_;
  assign _0698_ = _0222_ && (* src = "../vtr/verilog/mkSMAdapter4B.v:1804.8-1804.64" *) _1035_;
  assign _0699_ = _0223_ && (* src = "../vtr/verilog/mkSMAdapter4B.v:1805.8-1805.64" *) _1036_;
  assign _0700_ = _0699_ && (* src = "../vtr/verilog/mkSMAdapter4B.v:1805.8-1806.28" *) _1037_;
  assign _0701_ = _0224_ && (* src = "../vtr/verilog/mkSMAdapter4B.v:1807.8-1807.64" *) _1038_;
  assign _0702_ = _0225_ && (* src = "../vtr/verilog/mkSMAdapter4B.v:1808.8-1808.64" *) _1039_;
  assign _0703_ = _0702_ && (* src = "../vtr/verilog/mkSMAdapter4B.v:1808.8-1809.28" *) _1040_;
  assign _0704_ = _0703_ && (* src = "../vtr/verilog/mkSMAdapter4B.v:1808.8-1810.28" *) _1041_;
  assign _0705_ = WILL_FIRE_RL_wci_respF_incCtr && (* src = "../vtr/verilog/mkSMAdapter4B.v:1816.7-1816.62" *) _0230_;
  assign _0706_ = WILL_FIRE_RL_wci_respF_incCtr && (* src = "../vtr/verilog/mkSMAdapter4B.v:1818.7-1818.62" *) _0231_;
  assign _0707_ = WILL_FIRE_RL_wsiM_reqFifo_incCtr && (* src = "../vtr/verilog/mkSMAdapter4B.v:1848.7-1848.68" *) _0234_;
  assign _0708_ = WILL_FIRE_RL_wsiM_reqFifo_incCtr && (* src = "../vtr/verilog/mkSMAdapter4B.v:1850.7-1850.68" *) _0235_;
  assign _0709_ = WILL_FIRE_RL_wmwt_messagePushImprecise && (* src = "../vtr/verilog/mkSMAdapter4B.v:1852.7-1852.58" *) x__h16715;
  assign _0710_ = WILL_FIRE_RL_wmwt_mesgBegin && (* src = "../vtr/verilog/mkSMAdapter4B.v:1854.7-1854.62" *) _0839_;
  assign _0711_ = WILL_FIRE_RL_wmrd_mesgBodyResponse && (* src = "../vtr/verilog/mkSMAdapter4B.v:1858.7-1858.78" *) _0236_;
  assign _0712_ = WILL_FIRE_RL_wmwt_mesgBegin && (* src = "../vtr/verilog/mkSMAdapter4B.v:1860.7-1860.61" *) wsiS_reqFifo__D_OUT[56];
  assign _0713_ = WILL_FIRE_RL_wmrd_mesgBodyRequest && (* src = "../vtr/verilog/mkSMAdapter4B.v:1862.7-1862.53" *) x__h18884;
  assign _0714_ = WILL_FIRE_RL_wmrd_mesgBodyResponse && (* src = "../vtr/verilog/mkSMAdapter4B.v:1864.7-1864.56" *) _0840_;
  assign _0715_ = WILL_FIRE_RL_wmi_reqF_incCtr && (* src = "../vtr/verilog/mkSMAdapter4B.v:1974.7-1974.60" *) _0250_;
  assign _0716_ = WILL_FIRE_RL_wmi_reqF_incCtr && (* src = "../vtr/verilog/mkSMAdapter4B.v:1976.7-1976.60" *) _0251_;
  assign _0717_ = WILL_FIRE_RL_wmi_mFlagF_incCtr && (* src = "../vtr/verilog/mkSMAdapter4B.v:1978.7-1978.64" *) _0252_;
  assign _0718_ = WILL_FIRE_RL_wmi_mFlagF_incCtr && (* src = "../vtr/verilog/mkSMAdapter4B.v:1980.7-1980.64" *) _0253_;
  assign _0719_ = WILL_FIRE_RL_wmi_dhF_incCtr && (* src = "../vtr/verilog/mkSMAdapter4B.v:1982.7-1982.58" *) _0254_;
  assign _0720_ = WILL_FIRE_RL_wmi_dhF_incCtr && (* src = "../vtr/verilog/mkSMAdapter4B.v:1984.7-1984.58" *) _0255_;
  assign _0721_ = wci_reqF__EMPTY_N && (* src = "../vtr/verilog/mkSMAdapter4B.v:2002.7-2002.47" *) wci_reqF__D_OUT[56];
  assign _0722_ = _0721_ && (* src = "../vtr/verilog/mkSMAdapter4B.v:2002.7-2003.39" *) _0256_;
  assign _0723_ = wci_reqF__EMPTY_N && (* src = "../vtr/verilog/mkSMAdapter4B.v:2005.7-2005.47" *) wci_reqF__D_OUT[56];
  assign _0724_ = _0723_ && (* src = "../vtr/verilog/mkSMAdapter4B.v:2005.7-2006.39" *) _0257_;
  assign _0725_ = wci_reqF__EMPTY_N && (* src = "../vtr/verilog/mkSMAdapter4B.v:2008.7-2008.48" *) _0842_;
  assign _0726_ = _0725_ && (* src = "../vtr/verilog/mkSMAdapter4B.v:2008.7-2009.39" *) _0258_;
  assign _0727_ = _0913_ && (* src = "../vtr/verilog/mkSMAdapter4B.v:2064.7-2066.18" *) _0843_;
  assign _0728_ = WILL_FIRE_RL_wmrd_mesgBodyResponse && (* src = "../vtr/verilog/mkSMAdapter4B.v:2068.7-2068.56" *) _0844_;
  assign _0729_ = WILL_FIRE_RL_wsipass_doMessagePush && (* src = "../vtr/verilog/mkSMAdapter4B.v:2069.7-2069.56" *) _0845_;
  assign _0730_ = WILL_FIRE_RL_wmi_reqF_deq && (* src = "../vtr/verilog/mkSMAdapter4B.v:2085.7-2085.57" *) _1043_;
  assign _0731_ = WILL_FIRE_RL_wmwt_messagePushImprecise && (* src = "../vtr/verilog/mkSMAdapter4B.v:2088.7-2088.58" *) x__h16715;
  assign _0732_ = WILL_FIRE_RL_wmrd_mesgBodyRequest && (* src = "../vtr/verilog/mkSMAdapter4B.v:2089.7-2089.53" *) x__h18884;
  assign _0733_ = WILL_FIRE_RL_wmi_reqF_deq && (* src = "../vtr/verilog/mkSMAdapter4B.v:2093.7-2093.52" *) wmi_reqF_q_0[27];
  assign _0734_ = _0733_ && (* src = "../vtr/verilog/mkSMAdapter4B.v:2093.7-2094.30" *) _1044_;
  assign _0735_ = WILL_FIRE_RL_wmi_dhF_deq && (* src = "../vtr/verilog/mkSMAdapter4B.v:2101.7-2101.55" *) _1045_;
  assign _0736_ = WILL_FIRE_RL_wmwt_messagePushImprecise && (* src = "../vtr/verilog/mkSMAdapter4B.v:2144.7-2144.58" *) x__h16715;
  assign _0737_ = WILL_FIRE_RL_wmwt_messagePushImprecise && (* src = "../vtr/verilog/mkSMAdapter4B.v:2150.7-2151.46" *) _1046_;
  assign _0738_ = _0737_ && (* src = "../vtr/verilog/mkSMAdapter4B.v:2150.7-2152.59" *) _0925_;
  assign _0739_ = WILL_FIRE_RL_wmwt_mesgBegin && (* src = "../vtr/verilog/mkSMAdapter4B.v:2190.7-2190.62" *) _0847_;
  assign _0740_ = WILL_FIRE_RL_wmwt_messagePushImprecise && (* src = "../vtr/verilog/mkSMAdapter4B.v:2201.7-2201.58" *) x__h16715;
  assign _0741_ = WILL_FIRE_RL_wmrd_mesgBodyResponse && (* src = "../vtr/verilog/mkSMAdapter4B.v:2221.7-2221.78" *) _0262_;
  assign _0742_ = WILL_FIRE_RL_wmwt_messagePushImprecise && (* src = "../vtr/verilog/mkSMAdapter4B.v:2241.7-2241.58" *) x__h16715;
  assign _0743_ = WILL_FIRE_RL_wmwt_mesgBegin && (* src = "../vtr/verilog/mkSMAdapter4B.v:2242.7-2242.61" *) wsiS_reqFifo__D_OUT[56];
  assign _0744_ = WILL_FIRE_RL_wmwt_mesgBegin && (* src = "../vtr/verilog/mkSMAdapter4B.v:2250.7-2250.62" *) _0848_;
  assign _0745_ = WILL_FIRE_RL_wmwt_mesgBegin && (* src = "../vtr/verilog/mkSMAdapter4B.v:2306.7-2306.61" *) wsiS_reqFifo__D_OUT[56];
  assign _0746_ = WILL_FIRE_RL_wmwt_messagePushImprecise && (* src = "../vtr/verilog/mkSMAdapter4B.v:2321.7-2321.58" *) x__h16715;
  assign _0747_ = WILL_FIRE_RL_wmwt_mesgBegin && (* src = "../vtr/verilog/mkSMAdapter4B.v:2322.7-2322.62" *) _0850_;
  assign _0748_ = WILL_FIRE_RL_wmwt_mesgBegin && (* src = "../vtr/verilog/mkSMAdapter4B.v:2328.7-2328.61" *) wsiS_reqFifo__D_OUT[56];
  assign _0749_ = WILL_FIRE_RL_wci_cfwr && (* src = "../vtr/verilog/mkSMAdapter4B.v:2333.24-2333.79" *) _0263_;
  assign _0750_ = WILL_FIRE_RL_wmwt_messagePushImprecise && (* src = "../vtr/verilog/mkSMAdapter4B.v:2354.7-2354.58" *) x__h16715;
  assign _0751_ = WILL_FIRE_RL_wmwt_messagePushImprecise && (* src = "../vtr/verilog/mkSMAdapter4B.v:2371.7-2372.59" *) _0955_;
  assign _0752_ = WILL_FIRE_RL_wci_ctl_op_complete && (* src = "../vtr/verilog/mkSMAdapter4B.v:2381.7-2381.59" *) _0852_;
  assign _0753_ = _0854_ && (* src = "../vtr/verilog/mkSMAdapter4B.v:2395.7-2396.42" *) MUX_wci_illegalEdge__write_1__VAL_2;
  assign _0754_ = WILL_FIRE_RL_wci_ctl_op_complete && (* src = "../vtr/verilog/mkSMAdapter4B.v:2398.7-2398.58" *) wci_illegalEdge;
  assign _0755_ = WILL_FIRE_RL_wci_ctl_op_start && (* src = "../vtr/verilog/mkSMAdapter4B.v:2412.7-2419.31" *) _0960_;
  assign _0756_ = _0264_ && (* src = "../vtr/verilog/mkSMAdapter4B.v:2413.8-2413.64" *) _0265_;
  assign _0757_ = _0266_ && (* src = "../vtr/verilog/mkSMAdapter4B.v:2414.8-2415.54" *) _0961_;
  assign _0758_ = _0269_ && (* src = "../vtr/verilog/mkSMAdapter4B.v:2416.8-2416.64" *) _0270_;
  assign _0759_ = _0271_ && (* src = "../vtr/verilog/mkSMAdapter4B.v:2417.8-2419.30" *) _0963_;
  assign _0760_ = WILL_FIRE_RL_wci_respF_incCtr && (* src = "../vtr/verilog/mkSMAdapter4B.v:2438.7-2438.62" *) _0275_;
  assign _0761_ = WILL_FIRE_RL_wci_respF_incCtr && (* src = "../vtr/verilog/mkSMAdapter4B.v:2459.7-2459.62" *) _0276_;
  assign _0762_ = WILL_FIRE_RL_wmi_dhF_incCtr && (* src = "../vtr/verilog/mkSMAdapter4B.v:2515.7-2515.58" *) _0277_;
  assign _0763_ = WILL_FIRE_RL_wmi_dhF_incCtr && (* src = "../vtr/verilog/mkSMAdapter4B.v:2535.7-2535.58" *) _0278_;
  assign _0764_ = WILL_FIRE_RL_wmi_mFlagF_incCtr && (* src = "../vtr/verilog/mkSMAdapter4B.v:2563.7-2563.64" *) _0279_;
  assign _0765_ = WILL_FIRE_RL_wmi_mFlagF_incCtr && (* src = "../vtr/verilog/mkSMAdapter4B.v:2582.7-2582.64" *) _0280_;
  assign _0766_ = WILL_FIRE_RL_wmi_reqF_incCtr && (* src = "../vtr/verilog/mkSMAdapter4B.v:2618.7-2618.60" *) _0282_;
  assign _0767_ = WILL_FIRE_RL_wmi_reqF_incCtr && (* src = "../vtr/verilog/mkSMAdapter4B.v:2638.7-2638.60" *) _0283_;
  assign _0768_ = WILL_FIRE_RL_wsiM_reqFifo_deq && (* src = "../vtr/verilog/mkSMAdapter4B.v:2660.7-2661.40" *) _0285_;
  assign _0769_ = _0768_ && (* src = "../vtr/verilog/mkSMAdapter4B.v:2660.7-2664.79" *) _0985_;
  assign _0770_ = _0287_ && (* src = "../vtr/verilog/mkSMAdapter4B.v:2663.8-2663.55" *) wsiM_reqFifo_q_0[57];
  assign _0771_ = _0288_ && (* src = "../vtr/verilog/mkSMAdapter4B.v:2664.8-2664.78" *) _0289_;
  assign _0772_ = WILL_FIRE_RL_wsiM_reqFifo_deq && (* src = "../vtr/verilog/mkSMAdapter4B.v:2673.7-2674.40" *) _0290_;
  assign _0773_ = _0772_ && (* src = "../vtr/verilog/mkSMAdapter4B.v:2673.7-2675.30" *) _0291_;
  assign _0774_ = _0773_ && (* src = "../vtr/verilog/mkSMAdapter4B.v:2673.7-2676.50" *) _0292_;
  assign _0775_ = WILL_FIRE_RL_wsiM_reqFifo_deq && (* src = "../vtr/verilog/mkSMAdapter4B.v:2685.7-2686.40" *) _0294_;
  assign _0776_ = _0775_ && (* src = "../vtr/verilog/mkSMAdapter4B.v:2685.7-2687.30" *) _0295_;
  assign _0777_ = _0776_ && (* src = "../vtr/verilog/mkSMAdapter4B.v:2685.7-2688.27" *) wsiM_reqFifo_q_0[57];
  assign _0778_ = WILL_FIRE_RL_wsiM_reqFifo_incCtr && (* src = "../vtr/verilog/mkSMAdapter4B.v:2706.7-2706.68" *) _0296_;
  assign _0779_ = WILL_FIRE_RL_wsiM_reqFifo_incCtr && (* src = "../vtr/verilog/mkSMAdapter4B.v:2729.7-2729.68" *) _0297_;
  assign _0780_ = WILL_FIRE_RL_wsiM_reqFifo_deq && (* src = "../vtr/verilog/mkSMAdapter4B.v:2772.7-2773.40" *) _0298_;
  assign _0781_ = WILL_FIRE_RL_wsiS_reqFifo_enq && (* src = "../vtr/verilog/mkSMAdapter4B.v:2781.7-2784.80" *) _0992_;
  assign _0782_ = _0301_ && (* src = "../vtr/verilog/mkSMAdapter4B.v:2783.8-2783.56" *) wsiS_wsiReq__wget[57];
  assign _0783_ = _0302_ && (* src = "../vtr/verilog/mkSMAdapter4B.v:2784.8-2784.79" *) _0303_;
  assign _0784_ = WILL_FIRE_RL_wsiS_reqFifo_enq && (* src = "../vtr/verilog/mkSMAdapter4B.v:2789.7-2789.61" *) _0857_;
  assign _0785_ = WILL_FIRE_RL_wsiS_reqFifo_enq && (* src = "../vtr/verilog/mkSMAdapter4B.v:2794.7-2794.63" *) _0304_;
  assign _0786_ = _0785_ && (* src = "../vtr/verilog/mkSMAdapter4B.v:2794.7-2795.51" *) _0305_;
  assign _0787_ = WILL_FIRE_RL_wsiS_reqFifo_enq && (* src = "../vtr/verilog/mkSMAdapter4B.v:2804.7-2804.63" *) _0307_;
  assign _0788_ = _0787_ && (* src = "../vtr/verilog/mkSMAdapter4B.v:2804.7-2805.28" *) wsiS_wsiReq__wget[57];
  assign _0789_ = WILL_FIRE_RL_wmwt_mesgBegin && (* src = "../vtr/verilog/mkSMAdapter4B.v:2848.7-2848.61" *) wsiS_reqFifo__D_OUT[56];
  assign _0790_ = _1052_ && (* src = "../vtr/verilog/mkSMAdapter4B.v:2877.7-2877.44" *) wmi_operateD;
  assign _0791_ = _0790_ && (* src = "../vtr/verilog/mkSMAdapter4B.v:2877.7-2877.63" *) wmi_peerIsReady;
  assign _0792_ = _0791_ && (* src = "../vtr/verilog/mkSMAdapter4B.v:2877.7-2878.46" *) _0997_;
  assign _0793_ = wsiS_reqFifo__EMPTY_N && (* src = "../vtr/verilog/mkSMAdapter4B.v:2901.7-2901.44" *) wmi_operateD;
  assign _0794_ = _0793_ && (* src = "../vtr/verilog/mkSMAdapter4B.v:2901.7-2901.63" *) wmi_peerIsReady;
  assign _0795_ = _0794_ && (* src = "../vtr/verilog/mkSMAdapter4B.v:2901.7-2902.46" *) _0998_;
  assign _0796_ = smaCtrl[5] && (* src = "../vtr/verilog/mkSMAdapter4B.v:2907.50-2907.97" *) _0312_;
  assign _0797_ = ! (* src = "../vtr/verilog/mkSMAdapter4B.v:1165.28-1165.50" *) wmi_sDataThreadBusy_d;
  assign _0798_ = ! (* src = "../vtr/verilog/mkSMAdapter4B.v:1204.26-1204.43" *) wmi_isReset__VAL;
  assign _0799_ = ! (* src = "../vtr/verilog/mkSMAdapter4B.v:1214.27-1214.46" *) wsiM_sThreadBusy_d;
  assign _0800_ = ! (* src = "../vtr/verilog/mkSMAdapter4B.v:1217.32-1217.51" *) wsiM_sThreadBusy_d;
  assign _0801_ = ! (* src = "../vtr/verilog/mkSMAdapter4B.v:1237.27-1237.45" *) wsiM_isReset__VAL;
  assign _0802_ = ! (* src = "../vtr/verilog/mkSMAdapter4B.v:1279.7-1279.21" *) wsiS_operateD;
  assign _0803_ = ! (* src = "../vtr/verilog/mkSMAdapter4B.v:1280.7-1280.24" *) wsiS_peerIsReady;
  assign _0804_ = ! (* src = "../vtr/verilog/mkSMAdapter4B.v:1283.27-1283.45" *) wsiS_isReset__VAL;
  assign _0805_ = ! (* src = "../vtr/verilog/mkSMAdapter4B.v:1375.31-1375.61" *) WILL_FIRE_RL_wci_ctl_op_start;
  assign _0806_ = ! (* src = "../vtr/verilog/mkSMAdapter4B.v:1376.7-1376.40" *) WILL_FIRE_RL_wci_ctl_op_complete;
  assign _0807_ = ! (* src = "../vtr/verilog/mkSMAdapter4B.v:1398.7-1398.41" *) WILL_FIRE_RL_wmrd_mesgBodyRequest;
  assign _0808_ = ! (* src = "../vtr/verilog/mkSMAdapter4B.v:1405.7-1405.25" *) wmi_sThreadBusy_d;
  assign _0809_ = ! (* src = "../vtr/verilog/mkSMAdapter4B.v:1406.7-1406.29" *) wmi_sDataThreadBusy_d;
  assign _0810_ = ! (* src = "../vtr/verilog/mkSMAdapter4B.v:1415.7-1415.40" *) WILL_FIRE_RL_wci_ctl_op_complete;
  assign _0811_ = ! (* src = "../vtr/verilog/mkSMAdapter4B.v:1478.36-1478.55" *) wsiM_sThreadBusy_d;
  assign _0812_ = ! (* src = "../vtr/verilog/mkSMAdapter4B.v:1521.7-1521.41" *) WILL_FIRE_RL_wmwt_messageFinalize;
  assign _0813_ = ! (* src = "../vtr/verilog/mkSMAdapter4B.v:1534.7-1534.46" *) WILL_FIRE_RL_wmwt_messagePushImprecise;
  assign _0814_ = ! (* src = "../vtr/verilog/mkSMAdapter4B.v:1535.7-1535.41" *) WILL_FIRE_RL_wmwt_messageFinalize;
  assign _0815_ = ! (* src = "../vtr/verilog/mkSMAdapter4B.v:1547.7-1547.46" *) WILL_FIRE_RL_wmwt_messagePushImprecise;
  assign _0816_ = ! (* src = "../vtr/verilog/mkSMAdapter4B.v:1554.7-1554.15" *) doAbort;
  assign _0817_ = ! (* src = "../vtr/verilog/mkSMAdapter4B.v:1564.7-1564.25" *) wmi_sThreadBusy_d;
  assign _0818_ = ! (* src = "../vtr/verilog/mkSMAdapter4B.v:1565.7-1565.29" *) wmi_sDataThreadBusy_d;
  assign _0819_ = ! (* src = "../vtr/verilog/mkSMAdapter4B.v:1566.7-1566.17" *) opcode[8];
  assign _0820_ = ! (* src = "../vtr/verilog/mkSMAdapter4B.v:1569.7-1569.44" *) WILL_FIRE_RL_wmwt_messagePushPrecise;
  assign _0821_ = ! (* src = "../vtr/verilog/mkSMAdapter4B.v:1570.7-1570.46" *) WILL_FIRE_RL_wmwt_messagePushImprecise;
  assign _0822_ = ! (* src = "../vtr/verilog/mkSMAdapter4B.v:1571.7-1571.41" *) WILL_FIRE_RL_wmwt_messageFinalize;
  assign _0823_ = ! (* src = "../vtr/verilog/mkSMAdapter4B.v:1600.7-1600.44" *) WILL_FIRE_RL_wmwt_messagePushPrecise;
  assign _0824_ = ! (* src = "../vtr/verilog/mkSMAdapter4B.v:1601.7-1601.46" *) WILL_FIRE_RL_wmwt_messagePushImprecise;
  assign _0825_ = ! (* src = "../vtr/verilog/mkSMAdapter4B.v:1608.31-1608.61" *) WILL_FIRE_RL_wci_ctl_op_start;
  assign _0826_ = ! (* src = "../vtr/verilog/mkSMAdapter4B.v:1609.7-1609.40" *) WILL_FIRE_RL_wci_ctl_op_complete;
  assign _0827_ = ! (* src = "../vtr/verilog/mkSMAdapter4B.v:1634.39-1634.69" *) wsiM_reqFifo_enqueueing__whas;
  assign _0828_ = ! (* src = "../vtr/verilog/mkSMAdapter4B.v:1643.7-1643.36" *) CAN_FIRE_RL_wsiM_reqFifo_deq;
  assign _0829_ = ! (* src = "../vtr/verilog/mkSMAdapter4B.v:1681.33-1681.60" *) wci_respF_enqueueing__whas;
  assign _0830_ = ! (* src = "../vtr/verilog/mkSMAdapter4B.v:1690.7-1690.32" *) _1024_;
  assign _0831_ = ! (* src = "../vtr/verilog/mkSMAdapter4B.v:1694.36-1694.58" *) wmi_sDataThreadBusy_d;
  assign _0832_ = ! (* src = "../vtr/verilog/mkSMAdapter4B.v:1704.37-1704.55" *) wmi_sThreadBusy_d;
  assign _0833_ = ! (* src = "../vtr/verilog/mkSMAdapter4B.v:1725.35-1725.60" *) wmi_dhF_enqueueing__whas;
  assign _0834_ = ! (* src = "../vtr/verilog/mkSMAdapter4B.v:1743.7-1743.32" *) wmi_dhF_dequeueing__whas;
  assign _0835_ = ! (* src = "../vtr/verilog/mkSMAdapter4B.v:1757.38-1757.66" *) wmi_mFlagF_enqueueing__whas;
  assign _0836_ = ! (* src = "../vtr/verilog/mkSMAdapter4B.v:1766.7-1766.35" *) wmi_mFlagF_dequeueing__whas;
  assign _0837_ = ! (* src = "../vtr/verilog/mkSMAdapter4B.v:1784.7-1784.33" *) wmi_reqF_dequeueing__whas;
  assign _0838_ = ! (* src = "../vtr/verilog/mkSMAdapter4B.v:1789.36-1789.62" *) wmi_reqF_enqueueing__whas;
  assign _0839_ = ! (* src = "../vtr/verilog/mkSMAdapter4B.v:1854.38-1854.62" *) wsiS_reqFifo__D_OUT[56];
  assign _0840_ = ! (* src = "../vtr/verilog/mkSMAdapter4B.v:1864.45-1864.56" *) smaCtrl[4];
  assign _0841_ = ! (* src = "../vtr/verilog/mkSMAdapter4B.v:1955.9-1955.20" *) smaCtrl[5];
  assign _0842_ = ! (* src = "../vtr/verilog/mkSMAdapter4B.v:2008.28-2008.48" *) wci_reqF__D_OUT[56];
  assign _0843_ = ! (* src = "../vtr/verilog/mkSMAdapter4B.v:2066.7-2066.18" *) smaCtrl[4];
  assign _0844_ = ! (* src = "../vtr/verilog/mkSMAdapter4B.v:2068.45-2068.56" *) smaCtrl[4];
  assign _0845_ = ! (* src = "../vtr/verilog/mkSMAdapter4B.v:2069.45-2069.56" *) smaCtrl[4];
  assign _0846_ = ! (* src = "../vtr/verilog/mkSMAdapter4B.v:2152.8-2152.18" *) x__h16715;
  assign _0847_ = ! (* src = "../vtr/verilog/mkSMAdapter4B.v:2190.38-2190.62" *) wsiS_reqFifo__D_OUT[56];
  assign _0848_ = ! (* src = "../vtr/verilog/mkSMAdapter4B.v:2250.38-2250.62" *) wsiS_reqFifo__D_OUT[56];
  assign _0849_ = ! (* src = "../vtr/verilog/mkSMAdapter4B.v:2276.31-2276.65" *) WILL_FIRE_RL_wmwt_messageFinalize;
  assign _0850_ = ! (* src = "../vtr/verilog/mkSMAdapter4B.v:2322.38-2322.62" *) wsiS_reqFifo__D_OUT[56];
  assign _0851_ = ! (* src = "../vtr/verilog/mkSMAdapter4B.v:2372.8-2372.18" *) x__h16715;
  assign _0852_ = ! (* src = "../vtr/verilog/mkSMAdapter4B.v:2381.43-2381.59" *) wci_illegalEdge;
  assign _0853_ = ! (* src = "../vtr/verilog/mkSMAdapter4B.v:2388.34-2388.67" *) WILL_FIRE_RL_wci_ctl_op_complete;
  assign _0854_ = ! (* src = "../vtr/verilog/mkSMAdapter4B.v:2395.7-2395.43" *) MUX_wci_illegalEdge__write_1__SEL_1;
  assign _0855_ = ! (* src = "../vtr/verilog/mkSMAdapter4B.v:2756.9-2756.26" *) wsiM_peerIsReady;
  assign _0856_ = ! (* src = "../vtr/verilog/mkSMAdapter4B.v:2757.9-2757.23" *) wsiM_operateD;
  assign _0857_ = ! (* src = "../vtr/verilog/mkSMAdapter4B.v:2789.40-2789.61" *) wsiS_reqFifo__FULL_N;
  assign _0858_ = ! (* src = "../vtr/verilog/mkSMAdapter4B.v:2823.9-2823.26" *) wsiS_peerIsReady;
  assign _0859_ = ! (* src = "../vtr/verilog/mkSMAdapter4B.v:2824.9-2824.23" *) wsiS_operateD;
  assign _0860_ = ! (* src = "../vtr/verilog/mkSMAdapter4B.v:2829.9-2829.23" *) wsiS_operateD;
  assign _0861_ = ! (* src = "../vtr/verilog/mkSMAdapter4B.v:2830.9-2830.26" *) wsiS_peerIsReady;
  assign _0862_ = ! (* src = "../vtr/verilog/mkSMAdapter4B.v:2878.8-2878.18" *) x__h18884;
  assign _0863_ = ! (* src = "../vtr/verilog/mkSMAdapter4B.v:2902.8-2902.18" *) x__h16715;
  assign _0864_ = ! (* src = "../vtr/verilog/mkSMAdapter4B.v:2959.9-2959.24" *) wciS0_MReset_n;
  assign _0865_ = _0566_ || (* src = "../vtr/verilog/mkSMAdapter4B.v:1137.30-1137.75" *) wci_isReset__VAL;
  assign _0866_ = NOT_wsiS_reqFifo_countReg_53_ULE_1_54___d355 || (* src = "../vtr/verilog/mkSMAdapter4B.v:1277.7-1278.24" *) wsiS_isReset__VAL;
  assign _0867_ = _0866_ || (* src = "../vtr/verilog/mkSMAdapter4B.v:1277.7-1279.21" *) _0802_;
  assign _0868_ = _0867_ || (* src = "../vtr/verilog/mkSMAdapter4B.v:1277.7-1280.24" *) _0803_;
  assign _0869_ = _0165_ || (* src = "../vtr/verilog/mkSMAdapter4B.v:1382.8-1382.52" *) _0166_;
  assign _0870_ = _0869_ || (* src = "../vtr/verilog/mkSMAdapter4B.v:1382.8-1383.28" *) _0167_;
  assign _0871_ = _0169_ || (* src = "../vtr/verilog/mkSMAdapter4B.v:1391.8-1391.52" *) _0170_;
  assign _0872_ = _0871_ || (* src = "../vtr/verilog/mkSMAdapter4B.v:1391.8-1392.28" *) _0171_;
  assign _0873_ = _0173_ || (* src = "../vtr/verilog/mkSMAdapter4B.v:1403.8-1403.52" *) _0174_;
  assign _0874_ = _0873_ || (* src = "../vtr/verilog/mkSMAdapter4B.v:1403.8-1404.28" *) _0175_;
  assign _0875_ = smaCtrl[4] || (* src = "../vtr/verilog/mkSMAdapter4B.v:1503.30-1503.69" *) _1003_;
  assign _0876_ = _0185_ || (* src = "../vtr/verilog/mkSMAdapter4B.v:1505.8-1505.52" *) _0186_;
  assign _0877_ = _0876_ || (* src = "../vtr/verilog/mkSMAdapter4B.v:1505.8-1506.28" *) _0187_;
  assign _0878_ = _0189_ || (* src = "../vtr/verilog/mkSMAdapter4B.v:1516.8-1516.52" *) _0190_;
  assign _0879_ = _0192_ || (* src = "../vtr/verilog/mkSMAdapter4B.v:1528.8-1528.52" *) _0193_;
  assign _0880_ = _0195_ || (* src = "../vtr/verilog/mkSMAdapter4B.v:1542.8-1542.52" *) _0196_;
  assign _0881_ = _0198_ || (* src = "../vtr/verilog/mkSMAdapter4B.v:1552.8-1552.52" *) _0199_;
  assign _0882_ = _0640_ || (* src = "../vtr/verilog/mkSMAdapter4B.v:1555.8-1556.38" *) _0641_;
  assign _0883_ = _0202_ || (* src = "../vtr/verilog/mkSMAdapter4B.v:1563.8-1563.52" *) _0203_;
  assign _0884_ = _0205_ || (* src = "../vtr/verilog/mkSMAdapter4B.v:1576.8-1576.52" *) _0206_;
  assign _0885_ = smaCtrl[4] || (* src = "../vtr/verilog/mkSMAdapter4B.v:1595.8-1595.47" *) _1012_;
  assign _0886_ = _0208_ || (* src = "../vtr/verilog/mkSMAdapter4B.v:1597.8-1597.52" *) _0209_;
  assign _0887_ = _1017_ || (* src = "../vtr/verilog/mkSMAdapter4B.v:1627.3-1627.57" *) wsiM_reqFifo_x_wire__whas;
  assign _0888_ = _1018_ || (* src = "../vtr/verilog/mkSMAdapter4B.v:1641.3-1641.57" *) wsiM_reqFifo_x_wire__whas;
  assign _0889_ = _1020_ || (* src = "../vtr/verilog/mkSMAdapter4B.v:1674.3-1674.51" *) wci_respF_x_wire__whas;
  assign _0890_ = _1023_ || (* src = "../vtr/verilog/mkSMAdapter4B.v:1688.3-1688.51" *) wci_respF_x_wire__whas;
  assign _0891_ = _1026_ || (* src = "../vtr/verilog/mkSMAdapter4B.v:1732.3-1732.51" *) wmi_dhF_enqueueing__whas;
  assign _0892_ = _1027_ || (* src = "../vtr/verilog/mkSMAdapter4B.v:1741.3-1741.51" *) wmi_dhF_enqueueing__whas;
  assign _0893_ = _1028_ || (* src = "../vtr/verilog/mkSMAdapter4B.v:1750.3-1750.57" *) wmi_mFlagF_enqueueing__whas;
  assign _0894_ = _1029_ || (* src = "../vtr/verilog/mkSMAdapter4B.v:1764.3-1764.57" *) wmi_mFlagF_enqueueing__whas;
  assign _0895_ = _1030_ || (* src = "../vtr/verilog/mkSMAdapter4B.v:1773.3-1773.49" *) wmi_reqF_x_wire__whas;
  assign _0896_ = _1031_ || (* src = "../vtr/verilog/mkSMAdapter4B.v:1782.3-1782.49" *) wmi_reqF_x_wire__whas;
  assign _0897_ = _0698_ || (* src = "../vtr/verilog/mkSMAdapter4B.v:1804.8-1806.28" *) _0700_;
  assign _0898_ = _0897_ || (* src = "../vtr/verilog/mkSMAdapter4B.v:1804.8-1807.64" *) _0701_;
  assign _0899_ = _0898_ || (* src = "../vtr/verilog/mkSMAdapter4B.v:1804.8-1810.28" *) _0704_;
  assign _0900_ = _0899_ || (* src = "../vtr/verilog/mkSMAdapter4B.v:1804.8-1811.40" *) _0226_;
  assign _0901_ = _0900_ || (* src = "../vtr/verilog/mkSMAdapter4B.v:1804.8-1812.40" *) _0227_;
  assign _0902_ = _0901_ || (* src = "../vtr/verilog/mkSMAdapter4B.v:1804.8-1813.40" *) _0228_;
  assign _0903_ = _0902_ || (* src = "../vtr/verilog/mkSMAdapter4B.v:1804.8-1814.40" *) _0229_;
  assign _0904_ = WILL_FIRE_RL_wmwt_requestPrecise || (* src = "../vtr/verilog/mkSMAdapter4B.v:1856.7-1856.70" *) WILL_FIRE_RL_wmrd_mesgBegin;
  assign _0905_ = WILL_FIRE_RL_wci_cfrd || (* src = "../vtr/verilog/mkSMAdapter4B.v:2011.7-2011.53" *) WILL_FIRE_RL_wci_cfwr;
  assign _0906_ = _0905_ || (* src = "../vtr/verilog/mkSMAdapter4B.v:2011.7-2012.36" *) WILL_FIRE_RL_wci_ctl_op_start;
  assign _0907_ = WILL_FIRE_RL_wci_cfrd || (* src = "../vtr/verilog/mkSMAdapter4B.v:2014.7-2014.53" *) WILL_FIRE_RL_wci_cfwr;
  assign _0908_ = _0907_ || (* src = "../vtr/verilog/mkSMAdapter4B.v:2014.7-2015.39" *) WILL_FIRE_RL_wci_ctl_op_complete;
  assign _0909_ = WILL_FIRE_RL_wci_ctl_op_complete || (* src = "../vtr/verilog/mkSMAdapter4B.v:2017.7-2017.64" *) WILL_FIRE_RL_wci_cfrd;
  assign _0910_ = _0909_ || (* src = "../vtr/verilog/mkSMAdapter4B.v:2017.7-2018.28" *) WILL_FIRE_RL_wci_cfwr;
  assign _0911_ = WILL_FIRE_RL_wci_ctrl_OrE || (* src = "../vtr/verilog/mkSMAdapter4B.v:2022.7-2022.61" *) WILL_FIRE_RL_wci_ctrl_IsO;
  assign _0912_ = _0911_ || (* src = "../vtr/verilog/mkSMAdapter4B.v:2022.7-2023.32" *) WILL_FIRE_RL_wci_ctrl_EiI;
  assign _0913_ = WILL_FIRE_RL_wsipass_doMessagePush || (* src = "../vtr/verilog/mkSMAdapter4B.v:2064.8-2065.42" *) WILL_FIRE_RL_wmrd_mesgBodyResponse;
  assign _0914_ = _0728_ || (* src = "../vtr/verilog/mkSMAdapter4B.v:2068.7-2069.56" *) _0729_;
  assign _0915_ = WILL_FIRE_RL_wsipass_doMessagePush || (* src = "../vtr/verilog/mkSMAdapter4B.v:2071.7-2072.43" *) WILL_FIRE_RL_wmwt_messagePushPrecise;
  assign _0916_ = _0915_ || (* src = "../vtr/verilog/mkSMAdapter4B.v:2071.7-2073.45" *) WILL_FIRE_RL_wmwt_messagePushImprecise;
  assign _0917_ = WILL_FIRE_RL_wmwt_requestPrecise || (* src = "../vtr/verilog/mkSMAdapter4B.v:2076.7-2077.45" *) WILL_FIRE_RL_wmwt_messagePushImprecise;
  assign _0918_ = _0917_ || (* src = "../vtr/verilog/mkSMAdapter4B.v:2076.7-2078.40" *) WILL_FIRE_RL_wmrd_mesgBodyRequest;
  assign _0919_ = WILL_FIRE_RL_wmwt_requestPrecise || (* src = "../vtr/verilog/mkSMAdapter4B.v:2081.7-2082.40" *) WILL_FIRE_RL_wmrd_mesgBodyRequest;
  assign _0920_ = _0919_ || (* src = "../vtr/verilog/mkSMAdapter4B.v:2081.7-2083.45" *) WILL_FIRE_RL_wmwt_messagePushImprecise;
  assign _0921_ = _0731_ || (* src = "../vtr/verilog/mkSMAdapter4B.v:2088.7-2089.53" *) _0732_;
  assign _0922_ = _0921_ || (* src = "../vtr/verilog/mkSMAdapter4B.v:2088.7-2090.39" *) WILL_FIRE_RL_wmwt_requestPrecise;
  assign _0923_ = WILL_FIRE_RL_wmwt_messagePushPrecise || (* src = "../vtr/verilog/mkSMAdapter4B.v:2096.7-2097.45" *) WILL_FIRE_RL_wmwt_messagePushImprecise;
  assign _0924_ = _0736_ || (* src = "../vtr/verilog/mkSMAdapter4B.v:2144.7-2145.40" *) WILL_FIRE_RL_wmwt_messageFinalize;
  assign _0925_ = _0846_ || (* src = "../vtr/verilog/mkSMAdapter4B.v:2152.8-2152.58" *) _1047_;
  assign _0926_ = WILL_FIRE_RL_wmrd_mesgBegin || (* src = "../vtr/verilog/mkSMAdapter4B.v:2172.7-2173.40" *) WILL_FIRE_RL_wmrd_mesgBodyRequest;
  assign _0927_ = _0739_ || (* src = "../vtr/verilog/mkSMAdapter4B.v:2190.7-2191.40" *) WILL_FIRE_RL_wmwt_messageFinalize;
  assign _0928_ = _0927_ || (* src = "../vtr/verilog/mkSMAdapter4B.v:2190.7-2192.32" *) WILL_FIRE_RL_wmwt_doAbort;
  assign _0929_ = MUX_endOfMessage__write_1__SEL_1 || (* src = "../vtr/verilog/mkSMAdapter4B.v:2196.8-2197.36" *) MUX_lastMesg__write_1__SEL_2;
  assign _0930_ = _0740_ || (* src = "../vtr/verilog/mkSMAdapter4B.v:2201.7-2202.39" *) WILL_FIRE_RL_wmwt_requestPrecise;
  assign _0931_ = _0930_ || (* src = "../vtr/verilog/mkSMAdapter4B.v:2201.7-2203.34" *) WILL_FIRE_RL_wmrd_mesgBegin;
  assign _0932_ = _0931_ || (* src = "../vtr/verilog/mkSMAdapter4B.v:2201.7-2204.32" *) WILL_FIRE_RL_wci_ctrl_IsO;
  assign _0933_ = _0741_ || (* src = "../vtr/verilog/mkSMAdapter4B.v:2221.7-2222.40" *) WILL_FIRE_RL_wmwt_messageFinalize;
  assign _0934_ = _0933_ || (* src = "../vtr/verilog/mkSMAdapter4B.v:2221.7-2223.32" *) WILL_FIRE_RL_wci_ctrl_IsO;
  assign _0935_ = _0742_ || (* src = "../vtr/verilog/mkSMAdapter4B.v:2241.7-2242.61" *) _0743_;
  assign _0936_ = _0935_ || (* src = "../vtr/verilog/mkSMAdapter4B.v:2241.7-2243.40" *) WILL_FIRE_RL_wmwt_messageFinalize;
  assign _0937_ = _0936_ || (* src = "../vtr/verilog/mkSMAdapter4B.v:2241.7-2244.32" *) WILL_FIRE_RL_wmwt_doAbort;
  assign _0938_ = _0744_ || (* src = "../vtr/verilog/mkSMAdapter4B.v:2250.7-2251.45" *) WILL_FIRE_RL_wmwt_messagePushImprecise;
  assign _0939_ = WILL_FIRE_RL_wmrd_mesgBodyRequest || (* src = "../vtr/verilog/mkSMAdapter4B.v:2263.7-2264.34" *) WILL_FIRE_RL_wmrd_mesgBegin;
  assign _0940_ = WILL_FIRE_RL_wmrd_mesgBodyResponse || (* src = "../vtr/verilog/mkSMAdapter4B.v:2268.7-2269.34" *) WILL_FIRE_RL_wmrd_mesgBegin;
  assign _0941_ = WILL_FIRE_RL_wmrd_mesgBodyPreRequest || (* src = "../vtr/verilog/mkSMAdapter4B.v:2271.7-2272.34" *) WILL_FIRE_RL_wmrd_mesgBegin;
  assign _0942_ = _0941_ || (* src = "../vtr/verilog/mkSMAdapter4B.v:2271.7-2273.41" *) WILL_FIRE_RL_wmrd_mesgBodyResponse;
  assign _0943_ = WILL_FIRE_RL_wmwt_messageFinalize || (* src = "../vtr/verilog/mkSMAdapter4B.v:2278.7-2279.39" *) WILL_FIRE_RL_wmwt_requestPrecise;
  assign _0944_ = WILL_FIRE_RL_wmwt_mesgBegin || (* src = "../vtr/verilog/mkSMAdapter4B.v:2292.7-2293.40" *) WILL_FIRE_RL_wmwt_messageFinalize;
  assign _0945_ = _0944_ || (* src = "../vtr/verilog/mkSMAdapter4B.v:2292.7-2294.32" *) WILL_FIRE_RL_wmwt_doAbort;
  assign _0946_ = _0745_ || (* src = "../vtr/verilog/mkSMAdapter4B.v:2306.7-2307.40" *) WILL_FIRE_RL_wmwt_messageFinalize;
  assign _0947_ = _0946_ || (* src = "../vtr/verilog/mkSMAdapter4B.v:2306.7-2308.32" *) WILL_FIRE_RL_wmwt_doAbort;
  assign _0948_ = _0746_ || (* src = "../vtr/verilog/mkSMAdapter4B.v:2321.7-2322.62" *) _0747_;
  assign _0949_ = _0948_ || (* src = "../vtr/verilog/mkSMAdapter4B.v:2321.7-2323.32" *) WILL_FIRE_RL_wmwt_doAbort;
  assign _0950_ = _0748_ || (* src = "../vtr/verilog/mkSMAdapter4B.v:2328.7-2329.39" *) WILL_FIRE_RL_wmwt_requestPrecise;
  assign _0951_ = _0750_ || (* src = "../vtr/verilog/mkSMAdapter4B.v:2354.7-2355.34" *) WILL_FIRE_RL_wmrd_mesgBegin;
  assign _0952_ = _0951_ || (* src = "../vtr/verilog/mkSMAdapter4B.v:2354.7-2356.39" *) WILL_FIRE_RL_wmwt_requestPrecise;
  assign _0953_ = _0952_ || (* src = "../vtr/verilog/mkSMAdapter4B.v:2354.7-2357.32" *) WILL_FIRE_RL_wci_ctrl_IsO;
  assign _0954_ = WILL_FIRE_RL_wmrd_mesgBegin || (* src = "../vtr/verilog/mkSMAdapter4B.v:2365.7-2366.41" *) WILL_FIRE_RL_wmrd_mesgBodyResponse;
  assign _0955_ = _0851_ || (* src = "../vtr/verilog/mkSMAdapter4B.v:2372.8-2372.58" *) _1048_;
  assign _0956_ = WILL_FIRE_RL_wci_ctl_op_complete || (* src = "../vtr/verilog/mkSMAdapter4B.v:2390.7-2391.36" *) WILL_FIRE_RL_wci_ctl_op_start;
  assign _0957_ = _0754_ || (* src = "../vtr/verilog/mkSMAdapter4B.v:2398.7-2399.42" *) MUX_wci_illegalEdge__write_1__SEL_2;
  assign _0958_ = _0756_ || (* src = "../vtr/verilog/mkSMAdapter4B.v:2413.8-2415.54" *) _0757_;
  assign _0959_ = _0958_ || (* src = "../vtr/verilog/mkSMAdapter4B.v:2413.8-2416.64" *) _0758_;
  assign _0960_ = _0959_ || (* src = "../vtr/verilog/mkSMAdapter4B.v:2413.8-2419.30" *) _0759_;
  assign _0961_ = _0267_ || (* src = "../vtr/verilog/mkSMAdapter4B.v:2415.9-2415.53" *) _0268_;
  assign _0962_ = _0272_ || (* src = "../vtr/verilog/mkSMAdapter4B.v:2418.9-2418.53" *) _0273_;
  assign _0963_ = _0962_ || (* src = "../vtr/verilog/mkSMAdapter4B.v:2418.9-2419.29" *) _0274_;
  assign _0964_ = WILL_FIRE_RL_wci_respF_decCtr || (* src = "../vtr/verilog/mkSMAdapter4B.v:2434.7-2434.69" *) WILL_FIRE_RL_wci_respF_incCtr;
  assign _0965_ = _0760_ || (* src = "../vtr/verilog/mkSMAdapter4B.v:2438.7-2439.34" *) WILL_FIRE_RL_wci_respF_both;
  assign _0966_ = _0965_ || (* src = "../vtr/verilog/mkSMAdapter4B.v:2438.7-2440.36" *) WILL_FIRE_RL_wci_respF_decCtr;
  assign _0967_ = _0761_ || (* src = "../vtr/verilog/mkSMAdapter4B.v:2459.7-2460.34" *) WILL_FIRE_RL_wci_respF_both;
  assign _0968_ = _0967_ || (* src = "../vtr/verilog/mkSMAdapter4B.v:2459.7-2461.36" *) WILL_FIRE_RL_wci_respF_decCtr;
  assign _0969_ = WILL_FIRE_RL_wmi_dhF_decCtr || (* src = "../vtr/verilog/mkSMAdapter4B.v:2495.7-2495.65" *) WILL_FIRE_RL_wmi_dhF_incCtr;
  assign _0970_ = WILL_FIRE_RL_wmi_dhF_both || (* src = "../vtr/verilog/mkSMAdapter4B.v:2514.7-2515.58" *) _0762_;
  assign _0971_ = _0970_ || (* src = "../vtr/verilog/mkSMAdapter4B.v:2514.7-2516.34" *) WILL_FIRE_RL_wmi_dhF_decCtr;
  assign _0972_ = WILL_FIRE_RL_wmi_dhF_both || (* src = "../vtr/verilog/mkSMAdapter4B.v:2534.7-2535.58" *) _0763_;
  assign _0973_ = _0972_ || (* src = "../vtr/verilog/mkSMAdapter4B.v:2534.7-2536.34" *) WILL_FIRE_RL_wmi_dhF_decCtr;
  assign _0974_ = WILL_FIRE_RL_wmi_mFlagF_decCtr || (* src = "../vtr/verilog/mkSMAdapter4B.v:2544.7-2545.37" *) WILL_FIRE_RL_wmi_mFlagF_incCtr;
  assign _0975_ = WILL_FIRE_RL_wmi_mFlagF_both || (* src = "../vtr/verilog/mkSMAdapter4B.v:2562.7-2563.64" *) _0764_;
  assign _0976_ = _0975_ || (* src = "../vtr/verilog/mkSMAdapter4B.v:2562.7-2564.37" *) WILL_FIRE_RL_wmi_mFlagF_decCtr;
  assign _0977_ = WILL_FIRE_RL_wmi_mFlagF_both || (* src = "../vtr/verilog/mkSMAdapter4B.v:2581.7-2582.64" *) _0765_;
  assign _0978_ = _0977_ || (* src = "../vtr/verilog/mkSMAdapter4B.v:2581.7-2583.37" *) WILL_FIRE_RL_wmi_mFlagF_decCtr;
  assign _0979_ = WILL_FIRE_RL_wmi_reqF_decCtr || (* src = "../vtr/verilog/mkSMAdapter4B.v:2599.7-2599.67" *) WILL_FIRE_RL_wmi_reqF_incCtr;
  assign _0980_ = _0766_ || (* src = "../vtr/verilog/mkSMAdapter4B.v:2618.7-2619.33" *) WILL_FIRE_RL_wmi_reqF_both;
  assign _0981_ = _0980_ || (* src = "../vtr/verilog/mkSMAdapter4B.v:2618.7-2620.35" *) WILL_FIRE_RL_wmi_reqF_decCtr;
  assign _0982_ = _0767_ || (* src = "../vtr/verilog/mkSMAdapter4B.v:2638.7-2639.33" *) WILL_FIRE_RL_wmi_reqF_both;
  assign _0983_ = _0982_ || (* src = "../vtr/verilog/mkSMAdapter4B.v:2638.7-2640.35" *) WILL_FIRE_RL_wmi_reqF_decCtr;
  assign _0984_ = _0286_ || (* src = "../vtr/verilog/mkSMAdapter4B.v:2662.8-2663.55" *) _0770_;
  assign _0985_ = _0984_ || (* src = "../vtr/verilog/mkSMAdapter4B.v:2662.8-2664.78" *) _0771_;
  assign _0986_ = WILL_FIRE_RL_wsiM_reqFifo_decCtr || (* src = "../vtr/verilog/mkSMAdapter4B.v:2700.7-2701.39" *) WILL_FIRE_RL_wsiM_reqFifo_incCtr;
  assign _0987_ = WILL_FIRE_RL_wsiM_reqFifo_both || (* src = "../vtr/verilog/mkSMAdapter4B.v:2705.7-2706.68" *) _0778_;
  assign _0988_ = _0987_ || (* src = "../vtr/verilog/mkSMAdapter4B.v:2705.7-2707.39" *) WILL_FIRE_RL_wsiM_reqFifo_decCtr;
  assign _0989_ = WILL_FIRE_RL_wsiM_reqFifo_both || (* src = "../vtr/verilog/mkSMAdapter4B.v:2728.7-2729.68" *) _0779_;
  assign _0990_ = _0989_ || (* src = "../vtr/verilog/mkSMAdapter4B.v:2728.7-2730.39" *) WILL_FIRE_RL_wsiM_reqFifo_decCtr;
  assign _0991_ = _0300_ || (* src = "../vtr/verilog/mkSMAdapter4B.v:2782.8-2783.56" *) _0782_;
  assign _0992_ = _0991_ || (* src = "../vtr/verilog/mkSMAdapter4B.v:2782.8-2784.79" *) _0783_;
  assign _0993_ = NOT_wsiS_reqFifo_countReg_53_ULE_1_54___d355 || (* src = "../vtr/verilog/mkSMAdapter4B.v:2827.9-2828.26" *) wsiS_isReset__VAL;
  assign _0994_ = _0993_ || (* src = "../vtr/verilog/mkSMAdapter4B.v:2827.9-2829.23" *) _0860_;
  assign _0995_ = _0994_ || (* src = "../vtr/verilog/mkSMAdapter4B.v:2827.9-2830.26" *) _0861_;
  assign _0996_ = _0789_ || (* src = "../vtr/verilog/mkSMAdapter4B.v:2848.7-2849.43" *) WILL_FIRE_RL_wmwt_messagePushPrecise;
  assign _0997_ = _0862_ || (* src = "../vtr/verilog/mkSMAdapter4B.v:2878.8-2878.45" *) _1053_;
  assign _0998_ = _0863_ || (* src = "../vtr/verilog/mkSMAdapter4B.v:2902.8-2902.45" *) _1054_;
  assign _0999_ = _0311_ || (* src = "../vtr/verilog/mkSMAdapter4B.v:2907.8-2907.97" *) _0796_;
  assign _1000_ = wci_respF_c_r != (* src = "../vtr/verilog/mkSMAdapter4B.v:1372.7-1372.29" *) 2'h2;
  assign _1001_ = | (* src = "../vtr/verilog/mkSMAdapter4B.v:1393.7-1393.43" *) fabWordsRemain;
  assign _1002_ = | (* src = "../vtr/verilog/mkSMAdapter4B.v:1478.7-1478.32" *) wsiM_reqFifo_c_r;
  assign _1003_ = wsiM_reqFifo_c_r != (* src = "../vtr/verilog/mkSMAdapter4B.v:1503.44-1503.69" *) 2'h2;
  assign _1004_ = | (* src = "../vtr/verilog/mkSMAdapter4B.v:1507.7-1507.40" *) unrollCnt;
  assign _1005_ = wmi_reqF_c_r != (* src = "../vtr/verilog/mkSMAdapter4B.v:1513.7-1513.28" *) 2'h2;
  assign _1006_ = wmi_dhF_c_r != (* src = "../vtr/verilog/mkSMAdapter4B.v:1513.32-1513.52" *) 2'h2;
  assign _1007_ = wmi_dhF_c_r != (* src = "../vtr/verilog/mkSMAdapter4B.v:1525.7-1525.27" *) 2'h2;
  assign _1008_ = | (* src = "../vtr/verilog/mkSMAdapter4B.v:1529.7-1529.41" *) wsiWordsRemain;
  assign _1009_ = wmi_reqF_c_r != (* src = "../vtr/verilog/mkSMAdapter4B.v:1539.7-1539.28" *) 2'h2;
  assign _1010_ = wmi_mFlagF_c_r != (* src = "../vtr/verilog/mkSMAdapter4B.v:1539.32-1539.55" *) 2'h2;
  assign _1011_ = | (* src = "../vtr/verilog/mkSMAdapter4B.v:1589.37-1589.70" *) wci_wciReq__wget[59:57];
  assign _1012_ = wsiM_reqFifo_c_r != (* src = "../vtr/verilog/mkSMAdapter4B.v:1595.22-1595.47" *) 2'h2;
  assign _1013_ = wci_respF_c_r != (* src = "../vtr/verilog/mkSMAdapter4B.v:1605.7-1605.29" *) 2'h2;
  assign _1014_ = | (* src = "../vtr/verilog/mkSMAdapter4B.v:1613.8-1613.41" *) wci_wciReq__wget[59:57];
  assign _1015_ = _1014_ != (* src = "../vtr/verilog/mkSMAdapter4B.v:1613.7-1613.66" *) wci_reqF_r_deq__whas;
  assign _1016_ = CAN_FIRE_RL_wsiS_reqFifo_enq != (* src = "../vtr/verilog/mkSMAdapter4B.v:1619.7-1619.63" *) wsiS_reqFifo_r_deq__whas;
  assign _1017_ = wsiM_reqFifo_c_r != (* src = "../vtr/verilog/mkSMAdapter4B.v:1627.3-1627.28" *) 2'h2;
  assign _1018_ = wsiM_reqFifo_c_r != (* src = "../vtr/verilog/mkSMAdapter4B.v:1641.3-1641.28" *) 2'h1;
  assign _1019_ = wci_respF_c_r != (* src = "../vtr/verilog/mkSMAdapter4B.v:1663.7-1663.29" *) 2'h2;
  assign _1020_ = wci_respF_c_r != (* src = "../vtr/verilog/mkSMAdapter4B.v:1674.3-1674.25" *) 2'h2;
  assign _1021_ = | (* src = "../vtr/verilog/mkSMAdapter4B.v:1675.7-1675.29" *) wci_respF_c_r;
  assign _1022_ = | (* src = "../vtr/verilog/mkSMAdapter4B.v:1681.7-1681.29" *) wci_respF_c_r;
  assign _1023_ = wci_respF_c_r != (* src = "../vtr/verilog/mkSMAdapter4B.v:1688.3-1688.25" *) 2'h1;
  assign _1024_ = | (* src = "../vtr/verilog/mkSMAdapter4B.v:1690.9-1690.31" *) wci_respF_c_r;
  assign _1025_ = | (* src = "../vtr/verilog/mkSMAdapter4B.v:1700.7-1700.44" *) wmi_wmiResponse__wget[33:32];
  assign _1026_ = wmi_dhF_c_r != (* src = "../vtr/verilog/mkSMAdapter4B.v:1732.3-1732.23" *) 2'h2;
  assign _1027_ = wmi_dhF_c_r != (* src = "../vtr/verilog/mkSMAdapter4B.v:1741.3-1741.23" *) 2'h1;
  assign _1028_ = wmi_mFlagF_c_r != (* src = "../vtr/verilog/mkSMAdapter4B.v:1750.3-1750.26" *) 2'h2;
  assign _1029_ = wmi_mFlagF_c_r != (* src = "../vtr/verilog/mkSMAdapter4B.v:1764.3-1764.26" *) 2'h1;
  assign _1030_ = wmi_reqF_c_r != (* src = "../vtr/verilog/mkSMAdapter4B.v:1773.3-1773.24" *) 2'h2;
  assign _1031_ = wmi_reqF_c_r != (* src = "../vtr/verilog/mkSMAdapter4B.v:1782.3-1782.24" *) 2'h1;
  assign _1032_ = wci_reqF__D_OUT[36:34] != (* src = "../vtr/verilog/mkSMAdapter4B.v:1796.7-1796.39" *) 3'h4;
  assign _1033_ = wci_reqF__D_OUT[36:34] != (* src = "../vtr/verilog/mkSMAdapter4B.v:1796.43-1796.75" *) 3'h5;
  assign _1034_ = wci_reqF__D_OUT[36:34] != (* src = "../vtr/verilog/mkSMAdapter4B.v:1797.7-1797.39" *) 3'h6;
  assign _1035_ = | (* src = "../vtr/verilog/mkSMAdapter4B.v:1804.44-1804.64" *) wci_cState;
  assign _1036_ = wci_cState != (* src = "../vtr/verilog/mkSMAdapter4B.v:1805.44-1805.64" *) 3'h1;
  assign _1037_ = wci_cState != (* src = "../vtr/verilog/mkSMAdapter4B.v:1806.8-1806.28" *) 3'h3;
  assign _1038_ = wci_cState != (* src = "../vtr/verilog/mkSMAdapter4B.v:1807.44-1807.64" *) 3'h2;
  assign _1039_ = wci_cState != (* src = "../vtr/verilog/mkSMAdapter4B.v:1808.44-1808.64" *) 3'h3;
  assign _1040_ = wci_cState != (* src = "../vtr/verilog/mkSMAdapter4B.v:1809.8-1809.28" *) 3'h2;
  assign _1041_ = wci_cState != (* src = "../vtr/verilog/mkSMAdapter4B.v:1810.8-1810.28" *) 3'h1;
  assign _1042_ = | (* src = "../vtr/verilog/mkSMAdapter4B.v:1996.39-1996.61" *) wci_respF_c_r;
  assign _1043_ = | (* src = "../vtr/verilog/mkSMAdapter4B.v:2085.36-2085.57" *) wmi_reqF_c_r;
  assign _1044_ = | (* src = "../vtr/verilog/mkSMAdapter4B.v:2094.7-2094.30" *) wmi_mFlagF_c_r;
  assign _1045_ = | (* src = "../vtr/verilog/mkSMAdapter4B.v:2101.35-2101.55" *) wmi_dhF_c_r;
  assign _1046_ = wsiS_reqFifo__D_OUT[43:12] != (* src = "../vtr/verilog/mkSMAdapter4B.v:2151.7-2151.46" *) valExpect;
  assign _1047_ = | (* src = "../vtr/verilog/mkSMAdapter4B.v:2152.22-2152.58" *) wsiS_reqFifo__D_OUT[11:8];
  assign _1048_ = | (* src = "../vtr/verilog/mkSMAdapter4B.v:2372.22-2372.58" *) wsiS_reqFifo__D_OUT[11:8];
  assign _1049_ = | (* src = "../vtr/verilog/mkSMAdapter4B.v:2423.8-2423.41" *) wci_wciReq__wget[59:57];
  assign _1050_ = | (* src = "../vtr/verilog/mkSMAdapter4B.v:2759.9-2759.32" *) wsiM_burstKind;
  assign _1051_ = | (* src = "../vtr/verilog/mkSMAdapter4B.v:2826.9-2826.32" *) wsiS_burstKind;
  assign _1052_ = wmi_reqF_c_r != (* src = "../vtr/verilog/mkSMAdapter4B.v:2877.7-2877.28" *) 2'h2;
  assign _1053_ = wmi_mFlagF_c_r != (* src = "../vtr/verilog/mkSMAdapter4B.v:2878.22-2878.45" *) 2'h2;
  assign _1054_ = wmi_mFlagF_c_r != (* src = "../vtr/verilog/mkSMAdapter4B.v:2902.22-2902.45" *) 2'h2;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4349.1-4356.54|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *)
  always @(posedge \size_fifoc.fifo_1.clk )
    \size_fifoc.fifo_1.full_n_r  <= _1061_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4340.1-4347.50|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *)
  always @(posedge \size_fifoc.fifo_1.clk )
    \size_fifoc.fifo_1.empty_n_r  <= _1069_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4326.1-4333.48|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *)
  always @(posedge \size_fifoc.fifo_1.clk )
    \size_fifoc.fifo_1.cnt  <= _1077_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4307.1-4314.58|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *)
  always @(posedge \size_fifoc.fifo_1.clk )
    \size_fifoc.fifo_1.empty_r  <= _1085_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4298.1-4305.57|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *)
  always @(posedge \size_fifoc.fifo_1.clk )
    \size_fifoc.fifo_1.full_r  <= _1093_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4289.1-4296.36|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *)
  always @(posedge \size_fifoc.fifo_1.clk )
    \size_fifoc.fifo_1.gb2  <= _1101_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4274.1-4281.24|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *)
  always @(posedge \size_fifoc.fifo_1.clk )
    \size_fifoc.fifo_1.gb  <= _1109_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4256.1-4261.24|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *)
  always @(posedge \size_fifoc.fifo_1.clk )
    \size_fifoc.fifo_1.rp  <= _1115_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1342.17-1352.8|../vtr/verilog/mkSMAdapter4B.v:4246.1-4251.24|../vtr/verilog/mkSMAdapter4B.v:3997.19-4009.3" *)
  always @(posedge \size_fifoc.fifo_1.clk )
    \size_fifoc.fifo_1.wp  <= _1121_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3958.1-3965.54|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *)
  always @(posedge \size_fifoB.fifo_1.clk )
    \size_fifoB.fifo_1.full_n_r  <= 1'h0;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3949.1-3956.50|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *)
  always @(posedge \size_fifoB.fifo_1.clk )
    \size_fifoB.fifo_1.empty_n_r  <= 1'h1;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3935.1-3942.47|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *)
  always @(posedge \size_fifoB.fifo_1.clk )
    \size_fifoB.fifo_1.cnt  <= 3'h0;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3916.1-3923.58|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *)
  always @(posedge \size_fifoB.fifo_1.clk )
    \size_fifoB.fifo_1.empty_r  <= 1'h1;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3907.1-3914.57|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *)
  always @(posedge \size_fifoB.fifo_1.clk )
    \size_fifoB.fifo_1.full_r  <= 1'h0;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3898.1-3905.36|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *)
  always @(posedge \size_fifoB.fifo_1.clk )
    \size_fifoB.fifo_1.gb2  <= 1'h0;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3883.1-3890.24|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *)
  always @(posedge \size_fifoB.fifo_1.clk )
    \size_fifoB.fifo_1.gb  <= 1'h0;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3865.1-3870.24|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *)
  always @(posedge \size_fifoB.fifo_1.clk )
    \size_fifoB.fifo_1.rp  <= 2'h0;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1316.15-1325.10|../vtr/verilog/mkSMAdapter4B.v:3855.1-3860.24|../vtr/verilog/mkSMAdapter4B.v:3606.19-3618.3" *)
  always @(posedge \size_fifoB.fifo_1.clk )
    \size_fifoB.fifo_1.wp  <= 2'h0;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3569.1-3576.54|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *)
  always @(posedge \size_fifoA.fifo_1.clk )
    \size_fifoA.fifo_1.full_n_r  <= 1'h0;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3560.1-3567.50|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *)
  always @(posedge \size_fifoA.fifo_1.clk )
    \size_fifoA.fifo_1.empty_n_r  <= 1'h1;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3546.1-3553.49|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *)
  always @(posedge \size_fifoA.fifo_1.clk )
    \size_fifoA.fifo_1.cnt  <= 7'h00;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3527.1-3534.58|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *)
  always @(posedge \size_fifoA.fifo_1.clk )
    \size_fifoA.fifo_1.empty_r  <= 1'h1;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3518.1-3525.57|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *)
  always @(posedge \size_fifoA.fifo_1.clk )
    \size_fifoA.fifo_1.full_r  <= 1'h0;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3509.1-3516.36|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *)
  always @(posedge \size_fifoA.fifo_1.clk )
    \size_fifoA.fifo_1.gb2  <= 1'h0;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3494.1-3501.24|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *)
  always @(posedge \size_fifoA.fifo_1.clk )
    \size_fifoA.fifo_1.gb  <= 1'h0;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3476.1-3481.24|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *)
  always @(posedge \size_fifoA.fifo_1.clk )
    \size_fifoA.fifo_1.rp  <= 6'h00;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:1295.15-1305.7|../vtr/verilog/mkSMAdapter4B.v:3466.1-3471.24|../vtr/verilog/mkSMAdapter4B.v:3217.19-3229.3" *)
  always @(posedge \size_fifoA.fifo_1.clk )
    \size_fifoA.fifo_1.wp  <= 6'h00;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  always @(posedge wciS0_Clk)
    abortCount <= _1565_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  always @(posedge wciS0_Clk)
    doAbort <= _1561_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  always @(posedge wciS0_Clk)
    endOfMessage <= _1557_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  always @(posedge wciS0_Clk)
    errCount <= _1553_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  always @(posedge wciS0_Clk)
    fabRespCredit_value <= _1549_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  always @(posedge wciS0_Clk)
    fabWordsCurReq <= _1545_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  always @(posedge wciS0_Clk)
    fabWordsRemain <= _1543_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  always @(posedge wciS0_Clk)
    firstMsgReq <= _1539_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  always @(posedge wciS0_Clk)
    impreciseBurst <= _1535_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  always @(posedge wciS0_Clk)
    lastMesg <= _1531_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  always @(posedge wciS0_Clk)
    mesgCount <= _1527_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  always @(posedge wciS0_Clk)
    mesgLength <= _1523_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  always @(posedge wciS0_Clk)
    mesgLengthSoFar <= _1519_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  always @(posedge wciS0_Clk)
    mesgPreRequest <= _1515_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  always @(posedge wciS0_Clk)
    mesgReqAddr <= _1511_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  always @(posedge wciS0_Clk)
    mesgReqOK <= _1509_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  always @(posedge wciS0_Clk)
    mesgReqValid <= _1505_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  always @(posedge wciS0_Clk)
    opcode <= _1501_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  always @(posedge wciS0_Clk)
    preciseBurst <= _1497_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  always @(posedge wciS0_Clk)
    readyToPush <= _1493_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  always @(posedge wciS0_Clk)
    readyToRequest <= _1489_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  always @(posedge wciS0_Clk)
    smaCtrl <= _1485_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  always @(posedge wciS0_Clk)
    thisMesg <= _1481_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  always @(posedge wciS0_Clk)
    unrollCnt <= _1477_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  always @(posedge wciS0_Clk)
    valExpect <= _1473_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  always @(posedge wciS0_Clk)
    wci_cEdge <= _1469_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  always @(posedge wciS0_Clk)
    wci_cState <= _1465_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  always @(posedge wciS0_Clk)
    wci_ctlAckReg <= _1461_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  always @(posedge wciS0_Clk)
    wci_ctlOpActive <= _1457_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  always @(posedge wciS0_Clk)
    wci_illegalEdge <= _1453_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  always @(posedge wciS0_Clk)
    wci_nState <= _1449_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  always @(posedge wciS0_Clk)
    wci_reqF_countReg <= _1445_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  always @(posedge wciS0_Clk)
    wci_respF_c_r <= _1441_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  always @(posedge wciS0_Clk)
    wci_respF_q_0 <= _1437_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  always @(posedge wciS0_Clk)
    wci_respF_q_1 <= _1433_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  always @(posedge wciS0_Clk)
    wci_sFlagReg <= 1'h0;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  always @(posedge wciS0_Clk)
    wci_sThreadBusy_d <= _1425_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  always @(posedge wciS0_Clk)
    wmi_busyWithMessage <= _1421_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  always @(posedge wciS0_Clk)
    wmi_dhF_c_r <= _1417_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  always @(posedge wciS0_Clk)
    wmi_dhF_q_0 <= _1413_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  always @(posedge wciS0_Clk)
    wmi_dhF_q_1 <= _1409_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  always @(posedge wciS0_Clk)
    wmi_mFlagF_c_r <= _1405_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  always @(posedge wciS0_Clk)
    wmi_mFlagF_q_0 <= _1401_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  always @(posedge wciS0_Clk)
    wmi_mFlagF_q_1 <= _1397_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  always @(posedge wciS0_Clk)
    wmi_operateD <= _1393_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  always @(posedge wciS0_Clk)
    wmi_peerIsReady <= _1389_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  always @(posedge wciS0_Clk)
    wmi_reqF_c_r <= _1385_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  always @(posedge wciS0_Clk)
    wmi_reqF_q_0 <= _1381_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  always @(posedge wciS0_Clk)
    wmi_reqF_q_1 <= _1377_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  always @(posedge wciS0_Clk)
    wmi_sDataThreadBusy_d <= _1373_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  always @(posedge wciS0_Clk)
    wmi_sFlagReg <= _1369_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  always @(posedge wciS0_Clk)
    wmi_sThreadBusy_d <= _1365_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  always @(posedge wciS0_Clk)
    wsiM_burstKind <= _1361_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  always @(posedge wciS0_Clk)
    wsiM_errorSticky <= _1357_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  always @(posedge wciS0_Clk)
    wsiM_iMesgCount <= _1353_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  always @(posedge wciS0_Clk)
    wsiM_operateD <= _1349_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  always @(posedge wciS0_Clk)
    wsiM_pMesgCount <= _1345_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  always @(posedge wciS0_Clk)
    wsiM_peerIsReady <= _1341_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  always @(posedge wciS0_Clk)
    wsiM_reqFifo_c_r <= _1337_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  always @(posedge wciS0_Clk)
    wsiM_reqFifo_q_0 <= _1333_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  always @(posedge wciS0_Clk)
    wsiM_reqFifo_q_1 <= _1329_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  always @(posedge wciS0_Clk)
    wsiM_sThreadBusy_d <= _1325_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  always @(posedge wciS0_Clk)
    wsiM_statusR <= _1321_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  always @(posedge wciS0_Clk)
    wsiM_tBusyCount <= _1319_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  always @(posedge wciS0_Clk)
    wsiM_trafficSticky <= _1315_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  always @(posedge wciS0_Clk)
    wsiS_burstKind <= _1311_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  always @(posedge wciS0_Clk)
    wsiS_errorSticky <= _1307_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  always @(posedge wciS0_Clk)
    wsiS_iMesgCount <= _1303_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  always @(posedge wciS0_Clk)
    wsiS_operateD <= _1299_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  always @(posedge wciS0_Clk)
    wsiS_pMesgCount <= _1295_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  always @(posedge wciS0_Clk)
    wsiS_peerIsReady <= _1291_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  always @(posedge wciS0_Clk)
    wsiS_reqFifo_countReg <= _1287_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  always @(posedge wciS0_Clk)
    wsiS_statusR <= _1283_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  always @(posedge wciS0_Clk)
    wsiS_tBusyCount <= _1281_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  always @(posedge wciS0_Clk)
    wsiS_trafficSticky <= _1277_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  always @(posedge wciS0_Clk)
    wsiWordsRemain <= _1273_;
  (* src = "../vtr/verilog/mkSMAdapter4B.v:2957.3-3184.6" *)
  always @(posedge wciS0_Clk)
    zeroLengthMesg <= _1269_;
  assign _1055_ = _1056_ ? (* src = "../vtr/verilog/mkSMAdapter4B.v:4356.2-4356.54" *) 1'h0 : \size_fifoc.fifo_1.full_n_r ;
  assign _1057_ = _1058_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/mkSMAdapter4B.v:4354.2-4356.54" *) 1'h1 : _1055_;
  assign _1063_ = _1064_ ? (* src = "../vtr/verilog/mkSMAdapter4B.v:4347.2-4347.50" *) 1'h1 : \size_fifoc.fifo_1.empty_n_r ;
  assign _1065_ = _1066_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/mkSMAdapter4B.v:4345.2-4347.50" *) 1'h0 : _1063_;
  assign _1071_ = _1072_ ? (* src = "../vtr/verilog/mkSMAdapter4B.v:4333.2-4333.48" *) _0487_ : \size_fifoc.fifo_1.cnt ;
  assign _1073_ = _1074_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/mkSMAdapter4B.v:4331.2-4333.48" *) _0486_ : _1071_;
  assign _1079_ = _1080_ ? (* src = "../vtr/verilog/mkSMAdapter4B.v:4314.2-4314.58" *) 1'h1 : \size_fifoc.fifo_1.empty_r ;
  assign _1081_ = _1082_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/mkSMAdapter4B.v:4312.2-4314.58" *) 1'h0 : _1079_;
  assign _1087_ = _1088_ ? (* src = "../vtr/verilog/mkSMAdapter4B.v:4305.2-4305.57" *) 1'h0 : \size_fifoc.fifo_1.full_r ;
  assign _1089_ = _1090_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/mkSMAdapter4B.v:4303.2-4305.57" *) 1'h1 : _1087_;
  assign _1095_ = _1096_ ? (* src = "../vtr/verilog/mkSMAdapter4B.v:4296.2-4296.36" *) 1'h0 : \size_fifoc.fifo_1.gb2 ;
  assign _1097_ = _1098_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/mkSMAdapter4B.v:4294.2-4296.36" *) 1'h1 : _1095_;
  assign _1103_ = _1104_ ? (* src = "../vtr/verilog/mkSMAdapter4B.v:4281.2-4281.24" *) 1'h0 : \size_fifoc.fifo_1.gb ;
  assign _1105_ = _1106_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/mkSMAdapter4B.v:4279.2-4281.24" *) 1'h1 : _1103_;
  assign _1111_ = _1112_ ? (* src = "../vtr/verilog/mkSMAdapter4B.v:4261.2-4261.24" *) _0485_ : \size_fifoc.fifo_1.rp ;
  assign _1117_ = _1118_ ? (* src = "../vtr/verilog/mkSMAdapter4B.v:4251.2-4251.24" *) _0483_ : \size_fifoc.fifo_1.wp ;
  assign _1127_ = _1128_ ? (* src = "../vtr/verilog/mkSMAdapter4B.v:3965.2-3965.54" *) 1'h0 : \size_fifoB.fifo_1.full_n_r ;
  assign _1129_ = _1130_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/mkSMAdapter4B.v:3963.2-3965.54" *) 1'h1 : _1127_;
  assign _1135_ = _1136_ ? (* src = "../vtr/verilog/mkSMAdapter4B.v:3956.2-3956.50" *) 1'h1 : \size_fifoB.fifo_1.empty_n_r ;
  assign _1137_ = _1138_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/mkSMAdapter4B.v:3954.2-3956.50" *) 1'h0 : _1135_;
  assign _1143_ = _1144_ ? (* src = "../vtr/verilog/mkSMAdapter4B.v:3942.2-3942.47" *) _0407_ : \size_fifoB.fifo_1.cnt ;
  assign _1145_ = _1146_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/mkSMAdapter4B.v:3940.2-3942.47" *) _0406_ : _1143_;
  assign _1151_ = _1152_ ? (* src = "../vtr/verilog/mkSMAdapter4B.v:3923.2-3923.58" *) 1'h1 : \size_fifoB.fifo_1.empty_r ;
  assign _1153_ = _1154_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/mkSMAdapter4B.v:3921.2-3923.58" *) 1'h0 : _1151_;
  assign _1159_ = _1160_ ? (* src = "../vtr/verilog/mkSMAdapter4B.v:3914.2-3914.57" *) 1'h0 : \size_fifoB.fifo_1.full_r ;
  assign _1161_ = _1162_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/mkSMAdapter4B.v:3912.2-3914.57" *) 1'h1 : _1159_;
  assign _1167_ = _1168_ ? (* src = "../vtr/verilog/mkSMAdapter4B.v:3905.2-3905.36" *) 1'h0 : \size_fifoB.fifo_1.gb2 ;
  assign _1169_ = _1170_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/mkSMAdapter4B.v:3903.2-3905.36" *) 1'h1 : _1167_;
  assign _1175_ = _1176_ ? (* src = "../vtr/verilog/mkSMAdapter4B.v:3890.2-3890.24" *) 1'h0 : \size_fifoB.fifo_1.gb ;
  assign _1177_ = _1178_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/mkSMAdapter4B.v:3888.2-3890.24" *) 1'h1 : _1175_;
  assign _1183_ = _1184_ ? (* src = "../vtr/verilog/mkSMAdapter4B.v:3870.2-3870.24" *) _0405_ : \size_fifoB.fifo_1.rp ;
  assign _1189_ = _1190_ ? (* src = "../vtr/verilog/mkSMAdapter4B.v:3860.2-3860.24" *) _0403_ : \size_fifoB.fifo_1.wp ;
  assign _1197_ = _1198_ ? (* src = "../vtr/verilog/mkSMAdapter4B.v:3576.2-3576.54" *) 1'h0 : \size_fifoA.fifo_1.full_n_r ;
  assign _1199_ = _1200_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/mkSMAdapter4B.v:3574.2-3576.54" *) 1'h1 : _1197_;
  assign _1205_ = _1206_ ? (* src = "../vtr/verilog/mkSMAdapter4B.v:3567.2-3567.50" *) 1'h1 : \size_fifoA.fifo_1.empty_n_r ;
  assign _1207_ = _1208_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/mkSMAdapter4B.v:3565.2-3567.50" *) 1'h0 : _1205_;
  assign _1213_ = _1214_ ? (* src = "../vtr/verilog/mkSMAdapter4B.v:3553.2-3553.49" *) _0327_ : \size_fifoA.fifo_1.cnt ;
  assign _1215_ = _1216_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/mkSMAdapter4B.v:3551.2-3553.49" *) _0326_ : _1213_;
  assign _1221_ = _1222_ ? (* src = "../vtr/verilog/mkSMAdapter4B.v:3534.2-3534.58" *) 1'h1 : \size_fifoA.fifo_1.empty_r ;
  assign _1223_ = _1224_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/mkSMAdapter4B.v:3532.2-3534.58" *) 1'h0 : _1221_;
  assign _1229_ = _1230_ ? (* src = "../vtr/verilog/mkSMAdapter4B.v:3525.2-3525.57" *) 1'h0 : \size_fifoA.fifo_1.full_r ;
  assign _1231_ = _1232_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/mkSMAdapter4B.v:3523.2-3525.57" *) 1'h1 : _1229_;
  assign _1237_ = _1238_ ? (* src = "../vtr/verilog/mkSMAdapter4B.v:3516.2-3516.36" *) 1'h0 : \size_fifoA.fifo_1.gb2 ;
  assign _1239_ = _1240_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/mkSMAdapter4B.v:3514.2-3516.36" *) 1'h1 : _1237_;
  assign _1245_ = _1246_ ? (* src = "../vtr/verilog/mkSMAdapter4B.v:3501.2-3501.24" *) 1'h0 : \size_fifoA.fifo_1.gb ;
  assign _1247_ = _1248_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/mkSMAdapter4B.v:3499.2-3501.24" *) 1'h1 : _1245_;
  assign _1253_ = _1254_ ? (* src = "../vtr/verilog/mkSMAdapter4B.v:3481.2-3481.24" *) _0325_ : \size_fifoA.fifo_1.rp ;
  assign _1259_ = _1260_ ? (* src = "../vtr/verilog/mkSMAdapter4B.v:3471.2-3471.24" *) _0323_ : \size_fifoA.fifo_1.wp ;
  assign _1267_ = _1268_ ? (* src = "../vtr/verilog/mkSMAdapter4B.v:3174.6-3174.24|../vtr/verilog/mkSMAdapter4B.v:3174.2-3175.44" *) _0308_ : zeroLengthMesg;
  assign _1269_ = wciS0_MReset_n ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/mkSMAdapter4B.v:2959.9-2959.24|../vtr/verilog/mkSMAdapter4B.v:2959.5-3176.10" *) _1267_ : 1'h0;
  assign _1271_ = _1272_ ? (* src = "../vtr/verilog/mkSMAdapter4B.v:3172.6-3172.24|../vtr/verilog/mkSMAdapter4B.v:3172.2-3173.44" *) _1732_ : wsiWordsRemain;
  assign _1273_ = wciS0_MReset_n ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/mkSMAdapter4B.v:2959.9-2959.24|../vtr/verilog/mkSMAdapter4B.v:2959.5-3176.10" *) _1271_ : 12'h000;
  assign _1275_ = _1276_ ? (* src = "../vtr/verilog/mkSMAdapter4B.v:3170.6-3170.28|../vtr/verilog/mkSMAdapter4B.v:3170.2-3171.52" *) 1'h1 : wsiS_trafficSticky;
  assign _1277_ = wciS0_MReset_n ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/mkSMAdapter4B.v:2959.9-2959.24|../vtr/verilog/mkSMAdapter4B.v:2959.5-3176.10" *) _1275_ : 1'h0;
  assign _1279_ = _1280_ ? (* src = "../vtr/verilog/mkSMAdapter4B.v:3168.6-3168.25|../vtr/verilog/mkSMAdapter4B.v:3168.2-3169.46" *) _0140_ : wsiS_tBusyCount;
  assign _1281_ = wciS0_MReset_n ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/mkSMAdapter4B.v:2959.9-2959.24|../vtr/verilog/mkSMAdapter4B.v:2959.5-3176.10" *) _1279_ : 32'd0;
  assign _1285_ = _1286_ ? (* src = "../vtr/verilog/mkSMAdapter4B.v:3165.6-3165.31|../vtr/verilog/mkSMAdapter4B.v:3165.2-3167.36" *) _1731_ : wsiS_reqFifo_countReg;
  assign _1287_ = wciS0_MReset_n ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/mkSMAdapter4B.v:2959.9-2959.24|../vtr/verilog/mkSMAdapter4B.v:2959.5-3176.10" *) _1285_ : 2'h0;
  assign _1291_ = wciS0_MReset_n ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/mkSMAdapter4B.v:2959.9-2959.24|../vtr/verilog/mkSMAdapter4B.v:2959.5-3176.10" *) _1289_ : 1'h0;
  assign _1293_ = _1294_ ? (* src = "../vtr/verilog/mkSMAdapter4B.v:3161.6-3161.25|../vtr/verilog/mkSMAdapter4B.v:3161.2-3162.46" *) _0138_ : wsiS_pMesgCount;
  assign _1295_ = wciS0_MReset_n ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/mkSMAdapter4B.v:2959.9-2959.24|../vtr/verilog/mkSMAdapter4B.v:2959.5-3176.10" *) _1293_ : 32'd0;
  assign _1299_ = wciS0_MReset_n ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/mkSMAdapter4B.v:2959.9-2959.24|../vtr/verilog/mkSMAdapter4B.v:2959.5-3176.10" *) _1297_ : 1'h0;
  assign _1301_ = _1302_ ? (* src = "../vtr/verilog/mkSMAdapter4B.v:3157.6-3157.25|../vtr/verilog/mkSMAdapter4B.v:3157.2-3158.46" *) _0137_ : wsiS_iMesgCount;
  assign _1303_ = wciS0_MReset_n ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/mkSMAdapter4B.v:2959.9-2959.24|../vtr/verilog/mkSMAdapter4B.v:2959.5-3176.10" *) _1301_ : 32'd0;
  assign _1305_ = _1306_ ? (* src = "../vtr/verilog/mkSMAdapter4B.v:3155.6-3155.26|../vtr/verilog/mkSMAdapter4B.v:3155.2-3156.48" *) 1'h1 : wsiS_errorSticky;
  assign _1307_ = wciS0_MReset_n ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/mkSMAdapter4B.v:2959.9-2959.24|../vtr/verilog/mkSMAdapter4B.v:2959.5-3176.10" *) _1305_ : 1'h0;
  assign _1309_ = _1310_ ? (* src = "../vtr/verilog/mkSMAdapter4B.v:3153.6-3153.24|../vtr/verilog/mkSMAdapter4B.v:3153.2-3154.44" *) _1729_ : wsiS_burstKind;
  assign _1311_ = wciS0_MReset_n ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/mkSMAdapter4B.v:2959.9-2959.24|../vtr/verilog/mkSMAdapter4B.v:2959.5-3176.10" *) _1309_ : 2'h0;
  assign _1313_ = _1314_ ? (* src = "../vtr/verilog/mkSMAdapter4B.v:3151.6-3151.28|../vtr/verilog/mkSMAdapter4B.v:3151.2-3152.52" *) 1'h1 : wsiM_trafficSticky;
  assign _1315_ = wciS0_MReset_n ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/mkSMAdapter4B.v:2959.9-2959.24|../vtr/verilog/mkSMAdapter4B.v:2959.5-3176.10" *) _1313_ : 1'h0;
  assign _1317_ = _1318_ ? (* src = "../vtr/verilog/mkSMAdapter4B.v:3149.6-3149.25|../vtr/verilog/mkSMAdapter4B.v:3149.2-3150.46" *) _0136_ : wsiM_tBusyCount;
  assign _1319_ = wciS0_MReset_n ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/mkSMAdapter4B.v:2959.9-2959.24|../vtr/verilog/mkSMAdapter4B.v:2959.5-3176.10" *) _1317_ : 32'd0;
  assign _1325_ = wciS0_MReset_n ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/mkSMAdapter4B.v:2959.9-2959.24|../vtr/verilog/mkSMAdapter4B.v:2959.5-3176.10" *) _1323_ : 1'h1;
  assign _1327_ = _1328_ ? (* src = "../vtr/verilog/mkSMAdapter4B.v:3145.6-3145.26|../vtr/verilog/mkSMAdapter4B.v:3145.2-3146.48" *) wsiM_reqFifo_q_1__D_IN : wsiM_reqFifo_q_1;
  assign _1329_ = wciS0_MReset_n ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/mkSMAdapter4B.v:2959.9-2959.24|../vtr/verilog/mkSMAdapter4B.v:2959.5-3176.10" *) _1327_ : 61'h00000aaaaaaaaa00;
  assign _1331_ = _1332_ ? (* src = "../vtr/verilog/mkSMAdapter4B.v:3143.6-3143.26|../vtr/verilog/mkSMAdapter4B.v:3143.2-3144.48" *) wsiM_reqFifo_q_0__D_IN : wsiM_reqFifo_q_0;
  assign _1333_ = wciS0_MReset_n ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/mkSMAdapter4B.v:2959.9-2959.24|../vtr/verilog/mkSMAdapter4B.v:2959.5-3176.10" *) _1331_ : 61'h00000aaaaaaaaa00;
  assign _1335_ = _1336_ ? (* src = "../vtr/verilog/mkSMAdapter4B.v:3141.6-3141.26|../vtr/verilog/mkSMAdapter4B.v:3141.2-3142.48" *) _1728_ : wsiM_reqFifo_c_r;
  assign _1337_ = wciS0_MReset_n ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/mkSMAdapter4B.v:2959.9-2959.24|../vtr/verilog/mkSMAdapter4B.v:2959.5-3176.10" *) _1335_ : 2'h0;
  assign _1341_ = wciS0_MReset_n ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/mkSMAdapter4B.v:2959.9-2959.24|../vtr/verilog/mkSMAdapter4B.v:2959.5-3176.10" *) _1339_ : 1'h0;
  assign _1343_ = _1344_ ? (* src = "../vtr/verilog/mkSMAdapter4B.v:3137.6-3137.25|../vtr/verilog/mkSMAdapter4B.v:3137.2-3138.46" *) _0135_ : wsiM_pMesgCount;
  assign _1345_ = wciS0_MReset_n ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/mkSMAdapter4B.v:2959.9-2959.24|../vtr/verilog/mkSMAdapter4B.v:2959.5-3176.10" *) _1343_ : 32'd0;
  assign _1349_ = wciS0_MReset_n ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/mkSMAdapter4B.v:2959.9-2959.24|../vtr/verilog/mkSMAdapter4B.v:2959.5-3176.10" *) _1347_ : 1'h0;
  assign _1351_ = _1352_ ? (* src = "../vtr/verilog/mkSMAdapter4B.v:3133.6-3133.25|../vtr/verilog/mkSMAdapter4B.v:3133.2-3134.46" *) _0134_ : wsiM_iMesgCount;
  assign _1353_ = wciS0_MReset_n ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/mkSMAdapter4B.v:2959.9-2959.24|../vtr/verilog/mkSMAdapter4B.v:2959.5-3176.10" *) _1351_ : 32'd0;
  assign _1357_ = wciS0_MReset_n ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/mkSMAdapter4B.v:2959.9-2959.24|../vtr/verilog/mkSMAdapter4B.v:2959.5-3176.10" *) _1355_ : 1'h0;
  assign _1359_ = _1360_ ? (* src = "../vtr/verilog/mkSMAdapter4B.v:3129.6-3129.24|../vtr/verilog/mkSMAdapter4B.v:3129.2-3130.44" *) _1726_ : wsiM_burstKind;
  assign _1361_ = wciS0_MReset_n ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/mkSMAdapter4B.v:2959.9-2959.24|../vtr/verilog/mkSMAdapter4B.v:2959.5-3176.10" *) _1359_ : 2'h0;
  assign _1365_ = wciS0_MReset_n ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/mkSMAdapter4B.v:2959.9-2959.24|../vtr/verilog/mkSMAdapter4B.v:2959.5-3176.10" *) _1363_ : 1'h0;
  assign _1369_ = wciS0_MReset_n ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/mkSMAdapter4B.v:2959.9-2959.24|../vtr/verilog/mkSMAdapter4B.v:2959.5-3176.10" *) _1367_ : 32'd0;
  assign _1373_ = wciS0_MReset_n ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/mkSMAdapter4B.v:2959.9-2959.24|../vtr/verilog/mkSMAdapter4B.v:2959.5-3176.10" *) _1371_ : 1'h0;
  assign _1375_ = _1376_ ? (* src = "../vtr/verilog/mkSMAdapter4B.v:3120.6-3120.22|../vtr/verilog/mkSMAdapter4B.v:3120.2-3121.40" *) wmi_reqF_q_1__D_IN : wmi_reqF_q_1;
  assign _1377_ = wciS0_MReset_n ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/mkSMAdapter4B.v:2959.9-2959.24|../vtr/verilog/mkSMAdapter4B.v:2959.5-3176.10" *) _1375_ : 32'd178956970;
  assign _1379_ = _1380_ ? (* src = "../vtr/verilog/mkSMAdapter4B.v:3118.6-3118.22|../vtr/verilog/mkSMAdapter4B.v:3118.2-3119.40" *) wmi_reqF_q_0__D_IN : wmi_reqF_q_0;
  assign _1381_ = wciS0_MReset_n ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/mkSMAdapter4B.v:2959.9-2959.24|../vtr/verilog/mkSMAdapter4B.v:2959.5-3176.10" *) _1379_ : 32'd178956970;
  assign _1383_ = _1384_ ? (* src = "../vtr/verilog/mkSMAdapter4B.v:3116.6-3116.22|../vtr/verilog/mkSMAdapter4B.v:3116.2-3117.40" *) _1725_ : wmi_reqF_c_r;
  assign _1385_ = wciS0_MReset_n ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/mkSMAdapter4B.v:2959.9-2959.24|../vtr/verilog/mkSMAdapter4B.v:2959.5-3176.10" *) _1383_ : 2'h0;
  assign _1389_ = wciS0_MReset_n ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/mkSMAdapter4B.v:2959.9-2959.24|../vtr/verilog/mkSMAdapter4B.v:2959.5-3176.10" *) _1387_ : 1'h0;
  assign _1393_ = wciS0_MReset_n ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/mkSMAdapter4B.v:2959.9-2959.24|../vtr/verilog/mkSMAdapter4B.v:2959.5-3176.10" *) _1391_ : 1'h0;
  assign _1395_ = _1396_ ? (* src = "../vtr/verilog/mkSMAdapter4B.v:3110.6-3110.24|../vtr/verilog/mkSMAdapter4B.v:3110.2-3111.44" *) wmi_mFlagF_q_1__D_IN : wmi_mFlagF_q_1;
  assign _1397_ = wciS0_MReset_n ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/mkSMAdapter4B.v:2959.9-2959.24|../vtr/verilog/mkSMAdapter4B.v:2959.5-3176.10" *) _1395_ : 32'd0;
  assign _1399_ = _1400_ ? (* src = "../vtr/verilog/mkSMAdapter4B.v:3108.6-3108.24|../vtr/verilog/mkSMAdapter4B.v:3108.2-3109.44" *) wmi_mFlagF_q_0__D_IN : wmi_mFlagF_q_0;
  assign _1401_ = wciS0_MReset_n ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/mkSMAdapter4B.v:2959.9-2959.24|../vtr/verilog/mkSMAdapter4B.v:2959.5-3176.10" *) _1399_ : 32'd0;
  assign _1403_ = _1404_ ? (* src = "../vtr/verilog/mkSMAdapter4B.v:3106.6-3106.24|../vtr/verilog/mkSMAdapter4B.v:3106.2-3107.44" *) _1724_ : wmi_mFlagF_c_r;
  assign _1405_ = wciS0_MReset_n ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/mkSMAdapter4B.v:2959.9-2959.24|../vtr/verilog/mkSMAdapter4B.v:2959.5-3176.10" *) _1403_ : 2'h0;
  assign _1407_ = _1408_ ? (* src = "../vtr/verilog/mkSMAdapter4B.v:3104.6-3104.21|../vtr/verilog/mkSMAdapter4B.v:3104.2-3105.38" *) wmi_dhF_q_1__D_IN : wmi_dhF_q_1;
  assign _1409_ = wciS0_MReset_n ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/mkSMAdapter4B.v:2959.9-2959.24|../vtr/verilog/mkSMAdapter4B.v:2959.5-3176.10" *) _1407_ : 38'h0aaaaaaaaa;
  assign _1411_ = _1412_ ? (* src = "../vtr/verilog/mkSMAdapter4B.v:3102.6-3102.21|../vtr/verilog/mkSMAdapter4B.v:3102.2-3103.38" *) wmi_dhF_q_0__D_IN : wmi_dhF_q_0;
  assign _1413_ = wciS0_MReset_n ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/mkSMAdapter4B.v:2959.9-2959.24|../vtr/verilog/mkSMAdapter4B.v:2959.5-3176.10" *) _1411_ : 38'h0aaaaaaaaa;
  assign _1415_ = _1416_ ? (* src = "../vtr/verilog/mkSMAdapter4B.v:3100.6-3100.21|../vtr/verilog/mkSMAdapter4B.v:3100.2-3101.38" *) _1723_ : wmi_dhF_c_r;
  assign _1417_ = wciS0_MReset_n ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/mkSMAdapter4B.v:2959.9-2959.24|../vtr/verilog/mkSMAdapter4B.v:2959.5-3176.10" *) _1415_ : 2'h0;
  assign _1421_ = wciS0_MReset_n ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/mkSMAdapter4B.v:2959.9-2959.24|../vtr/verilog/mkSMAdapter4B.v:2959.5-3176.10" *) _1419_ : 1'h0;
  assign _1425_ = wciS0_MReset_n ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/mkSMAdapter4B.v:2959.9-2959.24|../vtr/verilog/mkSMAdapter4B.v:2959.5-3176.10" *) 1'h0 : 1'h1;
  assign _1431_ = _1432_ ? (* src = "../vtr/verilog/mkSMAdapter4B.v:3091.6-3091.23|../vtr/verilog/mkSMAdapter4B.v:3091.2-3092.42" *) wci_respF_q_1__D_IN : wci_respF_q_1;
  assign _1433_ = wciS0_MReset_n ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/mkSMAdapter4B.v:2959.9-2959.24|../vtr/verilog/mkSMAdapter4B.v:2959.5-3176.10" *) _1431_ : 34'h0aaaaaaaa;
  assign _1435_ = _1436_ ? (* src = "../vtr/verilog/mkSMAdapter4B.v:3089.6-3089.23|../vtr/verilog/mkSMAdapter4B.v:3089.2-3090.42" *) wci_respF_q_0__D_IN : wci_respF_q_0;
  assign _1437_ = wciS0_MReset_n ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/mkSMAdapter4B.v:2959.9-2959.24|../vtr/verilog/mkSMAdapter4B.v:2959.5-3176.10" *) _1435_ : 34'h0aaaaaaaa;
  assign _1439_ = _1440_ ? (* src = "../vtr/verilog/mkSMAdapter4B.v:3087.6-3087.23|../vtr/verilog/mkSMAdapter4B.v:3087.2-3088.42" *) _1722_ : wci_respF_c_r;
  assign _1441_ = wciS0_MReset_n ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/mkSMAdapter4B.v:2959.9-2959.24|../vtr/verilog/mkSMAdapter4B.v:2959.5-3176.10" *) _1439_ : 2'h0;
  assign _1443_ = _1444_ ? (* src = "../vtr/verilog/mkSMAdapter4B.v:3085.6-3085.27|../vtr/verilog/mkSMAdapter4B.v:3085.2-3086.50" *) _1721_ : wci_reqF_countReg;
  assign _1445_ = wciS0_MReset_n ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/mkSMAdapter4B.v:2959.9-2959.24|../vtr/verilog/mkSMAdapter4B.v:2959.5-3176.10" *) _1443_ : 2'h0;
  assign _1447_ = _1448_ ? (* src = "../vtr/verilog/mkSMAdapter4B.v:3083.6-3083.20|../vtr/verilog/mkSMAdapter4B.v:3083.2-3084.36" *) wci_nState__D_IN : wci_nState;
  assign _1449_ = wciS0_MReset_n ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/mkSMAdapter4B.v:2959.9-2959.24|../vtr/verilog/mkSMAdapter4B.v:2959.5-3176.10" *) _1447_ : 3'h0;
  assign _1451_ = _1452_ ? (* src = "../vtr/verilog/mkSMAdapter4B.v:3081.6-3081.25|../vtr/verilog/mkSMAdapter4B.v:3081.2-3082.46" *) _0753_ : wci_illegalEdge;
  assign _1453_ = wciS0_MReset_n ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/mkSMAdapter4B.v:2959.9-2959.24|../vtr/verilog/mkSMAdapter4B.v:2959.5-3176.10" *) _1451_ : 1'h0;
  assign _1455_ = _1456_ ? (* src = "../vtr/verilog/mkSMAdapter4B.v:3079.6-3079.25|../vtr/verilog/mkSMAdapter4B.v:3079.2-3080.46" *) _0853_ : wci_ctlOpActive;
  assign _1457_ = wciS0_MReset_n ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/mkSMAdapter4B.v:2959.9-2959.24|../vtr/verilog/mkSMAdapter4B.v:2959.5-3176.10" *) _1455_ : 1'h0;
  assign _1461_ = wciS0_MReset_n ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/mkSMAdapter4B.v:2959.9-2959.24|../vtr/verilog/mkSMAdapter4B.v:2959.5-3176.10" *) _1459_ : 1'h0;
  assign _1463_ = _1464_ ? (* src = "../vtr/verilog/mkSMAdapter4B.v:3075.6-3075.20|../vtr/verilog/mkSMAdapter4B.v:3075.2-3076.36" *) wci_nState : wci_cState;
  assign _1465_ = wciS0_MReset_n ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/mkSMAdapter4B.v:2959.9-2959.24|../vtr/verilog/mkSMAdapter4B.v:2959.5-3176.10" *) _1463_ : 3'h0;
  assign _1467_ = _1468_ ? (* src = "../vtr/verilog/mkSMAdapter4B.v:3074.6-3074.19|../vtr/verilog/mkSMAdapter4B.v:3074.2-3074.51" *) \size_fifoA.fifo_1.dout [36:34] : wci_cEdge;
  assign _1469_ = wciS0_MReset_n ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/mkSMAdapter4B.v:2959.9-2959.24|../vtr/verilog/mkSMAdapter4B.v:2959.5-3176.10" *) _1467_ : 3'h7;
  assign _1471_ = _1472_ ? (* src = "../vtr/verilog/mkSMAdapter4B.v:3073.6-3073.19|../vtr/verilog/mkSMAdapter4B.v:3073.2-3073.51" *) _0132_ : valExpect;
  assign _1473_ = wciS0_MReset_n ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/mkSMAdapter4B.v:2959.9-2959.24|../vtr/verilog/mkSMAdapter4B.v:2959.5-3176.10" *) _1471_ : 32'd0;
  assign _1475_ = _1476_ ? (* src = "../vtr/verilog/mkSMAdapter4B.v:3072.6-3072.19|../vtr/verilog/mkSMAdapter4B.v:3072.2-3072.51" *) _1720_ : unrollCnt;
  assign _1477_ = wciS0_MReset_n ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/mkSMAdapter4B.v:2959.9-2959.24|../vtr/verilog/mkSMAdapter4B.v:2959.5-3176.10" *) _1475_ : 16'h0000;
  assign _1479_ = _1480_ ? (* src = "../vtr/verilog/mkSMAdapter4B.v:3071.6-3071.18|../vtr/verilog/mkSMAdapter4B.v:3071.2-3071.48" *) thisMesg__D_IN : thisMesg;
  assign _1481_ = wciS0_MReset_n ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/mkSMAdapter4B.v:2959.9-2959.24|../vtr/verilog/mkSMAdapter4B.v:2959.5-3176.10" *) _1479_ : 32'd4278124542;
  assign _1483_ = _1484_ ? (* src = "../vtr/verilog/mkSMAdapter4B.v:3070.6-3070.17|../vtr/verilog/mkSMAdapter4B.v:3070.2-3070.45" *) \size_fifoA.fifo_1.dout [31:0] : smaCtrl;
  assign _1485_ = wciS0_MReset_n ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/mkSMAdapter4B.v:2959.9-2959.24|../vtr/verilog/mkSMAdapter4B.v:2959.5-3176.10" *) _1483_ : 32'd0;
  assign _1487_ = _1488_ ? (* src = "../vtr/verilog/mkSMAdapter4B.v:3068.6-3068.24|../vtr/verilog/mkSMAdapter4B.v:3068.2-3069.44" *) _0712_ : readyToRequest;
  assign _1489_ = wciS0_MReset_n ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/mkSMAdapter4B.v:2959.9-2959.24|../vtr/verilog/mkSMAdapter4B.v:2959.5-3176.10" *) _1487_ : 1'h0;
  assign _1491_ = _1492_ ? (* src = "../vtr/verilog/mkSMAdapter4B.v:3066.6-3066.21|../vtr/verilog/mkSMAdapter4B.v:3066.2-3067.38" *) readyToPush__D_IN : readyToPush;
  assign _1493_ = wciS0_MReset_n ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/mkSMAdapter4B.v:2959.9-2959.24|../vtr/verilog/mkSMAdapter4B.v:2959.5-3176.10" *) _1491_ : 1'h0;
  assign _1495_ = _1496_ ? (* src = "../vtr/verilog/mkSMAdapter4B.v:3064.6-3064.22|../vtr/verilog/mkSMAdapter4B.v:3064.2-3065.40" *) preciseBurst__D_IN : preciseBurst;
  assign _1497_ = wciS0_MReset_n ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/mkSMAdapter4B.v:2959.9-2959.24|../vtr/verilog/mkSMAdapter4B.v:2959.5-3176.10" *) _1495_ : 1'h0;
  assign _1499_ = _1500_ ? (* src = "../vtr/verilog/mkSMAdapter4B.v:3063.6-3063.16|../vtr/verilog/mkSMAdapter4B.v:3063.2-3063.42" *) opcode__D_IN : opcode;
  assign _1501_ = wciS0_MReset_n ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/mkSMAdapter4B.v:2959.9-2959.24|../vtr/verilog/mkSMAdapter4B.v:2959.5-3176.10" *) _1499_ : 9'h0aa;
  assign _1503_ = _1504_ ? (* src = "../vtr/verilog/mkSMAdapter4B.v:3061.6-3061.22|../vtr/verilog/mkSMAdapter4B.v:3061.2-3062.40" *) _0849_ : mesgReqValid;
  assign _1505_ = wciS0_MReset_n ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/mkSMAdapter4B.v:2959.9-2959.24|../vtr/verilog/mkSMAdapter4B.v:2959.5-3176.10" *) _1503_ : 1'h0;
  assign _1507_ = _1508_ ? (* src = "../vtr/verilog/mkSMAdapter4B.v:3060.6-3060.19|../vtr/verilog/mkSMAdapter4B.v:3060.2-3060.51" *) _0940_ : mesgReqOK;
  assign _1509_ = wciS0_MReset_n ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/mkSMAdapter4B.v:2959.9-2959.24|../vtr/verilog/mkSMAdapter4B.v:2959.5-3176.10" *) _1507_ : 1'h0;
  assign _1511_ = _1512_ ? (* src = "../vtr/verilog/mkSMAdapter4B.v:3179.9-3179.24|../vtr/verilog/mkSMAdapter4B.v:3179.5-3179.60" *) _1719_ : mesgReqAddr;
  assign _1515_ = wciS0_MReset_n ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/mkSMAdapter4B.v:2959.9-2959.24|../vtr/verilog/mkSMAdapter4B.v:2959.5-3176.10" *) _1513_ : 1'h0;
  assign _1517_ = _1518_ ? (* src = "../vtr/verilog/mkSMAdapter4B.v:3056.6-3056.25|../vtr/verilog/mkSMAdapter4B.v:3056.2-3057.46" *) _1718_ : mesgLengthSoFar;
  assign _1519_ = wciS0_MReset_n ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/mkSMAdapter4B.v:2959.9-2959.24|../vtr/verilog/mkSMAdapter4B.v:2959.5-3176.10" *) _1517_ : 14'h0000;
  assign _1521_ = _1522_ ? (* src = "../vtr/verilog/mkSMAdapter4B.v:3054.6-3054.20|../vtr/verilog/mkSMAdapter4B.v:3054.2-3055.36" *) mesgLength__D_IN : mesgLength;
  assign _1523_ = wciS0_MReset_n ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/mkSMAdapter4B.v:2959.9-2959.24|../vtr/verilog/mkSMAdapter4B.v:2959.5-3176.10" *) _1521_ : 15'h2aaa;
  assign _1525_ = _1526_ ? (* src = "../vtr/verilog/mkSMAdapter4B.v:3053.6-3053.19|../vtr/verilog/mkSMAdapter4B.v:3053.2-3053.51" *) mesgCount__D_IN : mesgCount;
  assign _1527_ = wciS0_MReset_n ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/mkSMAdapter4B.v:2959.9-2959.24|../vtr/verilog/mkSMAdapter4B.v:2959.5-3176.10" *) _1525_ : 32'd0;
  assign _1529_ = _1530_ ? (* src = "../vtr/verilog/mkSMAdapter4B.v:3052.6-3052.18|../vtr/verilog/mkSMAdapter4B.v:3052.2-3052.48" *) _1717_ : lastMesg;
  assign _1531_ = wciS0_MReset_n ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/mkSMAdapter4B.v:2959.9-2959.24|../vtr/verilog/mkSMAdapter4B.v:2959.5-3176.10" *) _1529_ : 32'd4278124542;
  assign _1533_ = _1534_ ? (* src = "../vtr/verilog/mkSMAdapter4B.v:3050.6-3050.24|../vtr/verilog/mkSMAdapter4B.v:3050.2-3051.44" *) impreciseBurst__D_IN : impreciseBurst;
  assign _1535_ = wciS0_MReset_n ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/mkSMAdapter4B.v:2959.9-2959.24|../vtr/verilog/mkSMAdapter4B.v:2959.5-3176.10" *) _1533_ : 1'h0;
  assign _1539_ = wciS0_MReset_n ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/mkSMAdapter4B.v:2959.9-2959.24|../vtr/verilog/mkSMAdapter4B.v:2959.5-3176.10" *) _1537_ : 1'h0;
  assign _1541_ = _1542_ ? (* src = "../vtr/verilog/mkSMAdapter4B.v:3046.6-3046.24|../vtr/verilog/mkSMAdapter4B.v:3046.2-3047.44" *) _1716_ : fabWordsRemain;
  assign _1543_ = wciS0_MReset_n ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/mkSMAdapter4B.v:2959.9-2959.24|../vtr/verilog/mkSMAdapter4B.v:2959.5-3176.10" *) _1541_ : 14'h0000;
  assign _1545_ = _1546_ ? (* src = "../vtr/verilog/mkSMAdapter4B.v:3177.9-3177.27|../vtr/verilog/mkSMAdapter4B.v:3177.5-3178.47" *) _1715_ : fabWordsCurReq;
  assign _1549_ = wciS0_MReset_n ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/mkSMAdapter4B.v:2959.9-2959.24|../vtr/verilog/mkSMAdapter4B.v:2959.5-3176.10" *) _1547_ : 4'h0;
  assign _1551_ = _1552_ ? (* src = "../vtr/verilog/mkSMAdapter4B.v:3042.6-3042.18|../vtr/verilog/mkSMAdapter4B.v:3042.2-3042.48" *) _0131_ : errCount;
  assign _1553_ = wciS0_MReset_n ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/mkSMAdapter4B.v:2959.9-2959.24|../vtr/verilog/mkSMAdapter4B.v:2959.5-3176.10" *) _1551_ : 32'd0;
  assign _1555_ = _1556_ ? (* src = "../vtr/verilog/mkSMAdapter4B.v:3040.6-3040.22|../vtr/verilog/mkSMAdapter4B.v:3040.2-3041.40" *) _0709_ : endOfMessage;
  assign _1557_ = wciS0_MReset_n ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/mkSMAdapter4B.v:2959.9-2959.24|../vtr/verilog/mkSMAdapter4B.v:2959.5-3176.10" *) _1555_ : 1'h0;
  assign _1559_ = _1560_ ? (* src = "../vtr/verilog/mkSMAdapter4B.v:3039.6-3039.17|../vtr/verilog/mkSMAdapter4B.v:3039.2-3039.45" *) 1'h0 : doAbort;
  assign _1561_ = wciS0_MReset_n ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/mkSMAdapter4B.v:2959.9-2959.24|../vtr/verilog/mkSMAdapter4B.v:2959.5-3176.10" *) _1559_ : 1'h0;
  assign _1563_ = _1564_ ? (* src = "../vtr/verilog/mkSMAdapter4B.v:3037.13-3037.27|../vtr/verilog/mkSMAdapter4B.v:3037.9-3038.36" *) _0130_ : abortCount;
  assign _1565_ = wciS0_MReset_n ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/mkSMAdapter4B.v:2959.9-2959.24|../vtr/verilog/mkSMAdapter4B.v:2959.5-3176.10" *) _1563_ : 32'd0;
  function [31:0] _2878_;
    input [31:0] a;
    input [63:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* parallel_case = 32'd1 *)
    (* src = "../vtr/verilog/mkSMAdapter4B.v:0.0-0.0|../vtr/verilog/mkSMAdapter4B.v:2944.5-2952.12" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _2878_ = b[31:0];
      2'b1?:
        _2878_ = b[63:32];
      default:
        _2878_ = a;
    endcase
  endfunction
  assign _1567_ = _2878_(32'd2863311530, { _1735_, 10'h000, _0141_[11:0], 2'h0, _1735_, 10'h000, _1733_ }, { _1569_, _1568_ });
  function [31:0] _2879_;
    input [31:0] a;
    input [383:0] b;
    input [11:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/mkSMAdapter4B.v:0.0-0.0|../vtr/verilog/mkSMAdapter4B.v:2922.5-2936.12" *)
    (* parallel_case *)
    casez (s)
      12'b???????????1:
        _2879_ = b[31:0];
      12'b??????????1?:
        _2879_ = b[63:32];
      12'b?????????1??:
        _2879_ = b[95:64];
      12'b????????1???:
        _2879_ = b[127:96];
      12'b???????1????:
        _2879_ = b[159:128];
      12'b??????1?????:
        _2879_ = b[191:160];
      12'b?????1??????:
        _2879_ = b[223:192];
      12'b????1???????:
        _2879_ = b[255:224];
      12'b???1????????:
        _2879_ = b[287:256];
      12'b??1?????????:
        _2879_ = b[319:288];
      12'b?1??????????:
        _2879_ = b[351:320];
      12'b1???????????:
        _2879_ = b[383:352];
      default:
        _2879_ = a;
    endcase
  endfunction
  assign _1570_ = _2879_(32'd0, { smaCtrl, mesgCount, abortCount, thisMesg, lastMesg, 16'h0000, wsiS_statusR, wsiM_statusR, wsiS_pMesgCount, wsiS_iMesgCount, wsiS_tBusyCount, wsiM_pMesgCount, wsiM_iMesgCount, wsiM_tBusyCount }, { _1582_, _1581_, _1580_, _1579_, _1578_, _1577_, _1576_, _1575_, _1574_, _1573_, _1572_, _1571_ });
  assign _1571_ = wci_reqF__D_OUT[39:32] == (* full_case = 32'd1 *) (* src = "../vtr/verilog/mkSMAdapter4B.v:0.0-0.0|../vtr/verilog/mkSMAdapter4B.v:2922.5-2936.12" *) 8'h34;
  assign _1572_ = wci_reqF__D_OUT[39:32] == (* full_case = 32'd1 *) (* src = "../vtr/verilog/mkSMAdapter4B.v:0.0-0.0|../vtr/verilog/mkSMAdapter4B.v:2922.5-2936.12" *) 8'h30;
  assign _1573_ = wci_reqF__D_OUT[39:32] == (* full_case = 32'd1 *) (* src = "../vtr/verilog/mkSMAdapter4B.v:0.0-0.0|../vtr/verilog/mkSMAdapter4B.v:2922.5-2936.12" *) 8'h2c;
  assign _1574_ = wci_reqF__D_OUT[39:32] == (* full_case = 32'd1 *) (* src = "../vtr/verilog/mkSMAdapter4B.v:0.0-0.0|../vtr/verilog/mkSMAdapter4B.v:2922.5-2936.12" *) 8'h28;
  assign _1575_ = wci_reqF__D_OUT[39:32] == (* full_case = 32'd1 *) (* src = "../vtr/verilog/mkSMAdapter4B.v:0.0-0.0|../vtr/verilog/mkSMAdapter4B.v:2922.5-2936.12" *) 8'h24;
  assign _1576_ = wci_reqF__D_OUT[39:32] == (* full_case = 32'd1 *) (* src = "../vtr/verilog/mkSMAdapter4B.v:0.0-0.0|../vtr/verilog/mkSMAdapter4B.v:2922.5-2936.12" *) 8'h20;
  assign _1577_ = wci_reqF__D_OUT[39:32] == (* full_case = 32'd1 *) (* src = "../vtr/verilog/mkSMAdapter4B.v:0.0-0.0|../vtr/verilog/mkSMAdapter4B.v:2922.5-2936.12" *) 8'h18;
  assign _1578_ = wci_reqF__D_OUT[39:32] == (* full_case = 32'd1 *) (* src = "../vtr/verilog/mkSMAdapter4B.v:0.0-0.0|../vtr/verilog/mkSMAdapter4B.v:2922.5-2936.12" *) 8'h14;
  assign _1579_ = wci_reqF__D_OUT[39:32] == (* full_case = 32'd1 *) (* src = "../vtr/verilog/mkSMAdapter4B.v:0.0-0.0|../vtr/verilog/mkSMAdapter4B.v:2922.5-2936.12" *) 8'h10;
  assign _1580_ = wci_reqF__D_OUT[39:32] == (* full_case = 32'd1 *) (* src = "../vtr/verilog/mkSMAdapter4B.v:0.0-0.0|../vtr/verilog/mkSMAdapter4B.v:2922.5-2936.12" *) 8'h08;
  assign _1581_ = wci_reqF__D_OUT[39:32] == (* full_case = 32'd1 *) (* src = "../vtr/verilog/mkSMAdapter4B.v:0.0-0.0|../vtr/verilog/mkSMAdapter4B.v:2922.5-2936.12" *) 8'h04;
  assign _1582_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/mkSMAdapter4B.v:0.0-0.0|../vtr/verilog/mkSMAdapter4B.v:2922.5-2936.12" *) wci_reqF__D_OUT[39:32];
  function [60:0] _2892_;
    input [60:0] a;
    input [182:0] b;
    input [2:0] s;
    (* full_case = 32'd1 *)
    (* parallel_case = 32'd1 *)
    (* src = "../vtr/verilog/mkSMAdapter4B.v:0.0-0.0|../vtr/verilog/mkSMAdapter4B.v:2737.5-2746.12" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _2892_ = b[60:0];
      3'b?1?:
        _2892_ = b[121:61];
      3'b1??:
        _2892_ = b[182:122];
      default:
        _2892_ = a;
    endcase
  endfunction
  assign _1583_ = _2892_(61'h0aaaaaaaaaaaaaaa, { _1713_, _1711_, 61'h00000aaaaaaaaa00 }, { _1586_, _1585_, _1584_ });
  function [60:0] _2893_;
    input [60:0] a;
    input [182:0] b;
    input [2:0] s;
    (* full_case = 32'd1 *)
    (* parallel_case = 32'd1 *)
    (* src = "../vtr/verilog/mkSMAdapter4B.v:0.0-0.0|../vtr/verilog/mkSMAdapter4B.v:2714.5-2723.12" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _2893_ = b[60:0];
      3'b?1?:
        _2893_ = b[121:61];
      3'b1??:
        _2893_ = b[182:122];
      default:
        _2893_ = a;
    endcase
  endfunction
  assign _1587_ = _2893_(61'h0aaaaaaaaaaaaaaa, { _1712_, _1711_, wsiM_reqFifo_q_1 }, { _1590_, _1589_, _1588_ });
  function [31:0] _2894_;
    input [31:0] a;
    input [95:0] b;
    input [2:0] s;
    (* full_case = 32'd1 *)
    (* parallel_case = 32'd1 *)
    (* src = "../vtr/verilog/mkSMAdapter4B.v:0.0-0.0|../vtr/verilog/mkSMAdapter4B.v:2628.5-2635.12" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _2894_ = b[31:0];
      3'b?1?:
        _2894_ = b[63:32];
      3'b1??:
        _2894_ = b[95:64];
      default:
        _2894_ = a;
    endcase
  endfunction
  assign _1591_ = _2894_(32'd2863311530, { MUX_wmi_reqF_q_0__write_1__VAL_1, _1710_, 32'h0aaaaaaa }, { _1594_, _1593_, _1592_ });
  function [31:0] _2895_;
    input [31:0] a;
    input [95:0] b;
    input [2:0] s;
    (* full_case = 32'd1 *)
    (* parallel_case = 32'd1 *)
    (* src = "../vtr/verilog/mkSMAdapter4B.v:0.0-0.0|../vtr/verilog/mkSMAdapter4B.v:2608.5-2615.12" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _2895_ = b[31:0];
      3'b?1?:
        _2895_ = b[63:32];
      3'b1??:
        _2895_ = b[95:64];
      default:
        _2895_ = a;
    endcase
  endfunction
  assign _1595_ = _2895_(32'd2863311530, { MUX_wmi_reqF_q_0__write_1__VAL_1, _1709_, wmi_reqF_q_1 }, { _1598_, _1597_, _1596_ });
  function [31:0] _2896_;
    input [31:0] a;
    input [95:0] b;
    input [2:0] s;
    (* full_case = 32'd1 *)
    (* parallel_case = 32'd1 *)
    (* src = "../vtr/verilog/mkSMAdapter4B.v:0.0-0.0|../vtr/verilog/mkSMAdapter4B.v:2572.5-2578.12" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _2896_ = b[31:0];
      3'b?1?:
        _2896_ = b[63:32];
      3'b1??:
        _2896_ = b[95:64];
      default:
        _2896_ = a;
    endcase
  endfunction
  assign _1599_ = _2896_(32'd2863311530, { _1708_, value__h6065, 32'h00000000 }, { _1602_, _1601_, _1600_ });
  function [31:0] _2897_;
    input [31:0] a;
    input [95:0] b;
    input [2:0] s;
    (* full_case = 32'd1 *)
    (* parallel_case = 32'd1 *)
    (* src = "../vtr/verilog/mkSMAdapter4B.v:0.0-0.0|../vtr/verilog/mkSMAdapter4B.v:2553.5-2559.12" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _2897_ = b[31:0];
      3'b?1?:
        _2897_ = b[63:32];
      3'b1??:
        _2897_ = b[95:64];
      default:
        _2897_ = a;
    endcase
  endfunction
  assign _1603_ = _2897_(32'd2863311530, { _1707_, value__h6065, wmi_mFlagF_q_1 }, { _1606_, _1605_, _1604_ });
  function [37:0] _2898_;
    input [37:0] a;
    input [113:0] b;
    input [2:0] s;
    (* full_case = 32'd1 *)
    (* parallel_case = 32'd1 *)
    (* src = "../vtr/verilog/mkSMAdapter4B.v:0.0-0.0|../vtr/verilog/mkSMAdapter4B.v:2524.5-2531.12" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _2898_ = b[37:0];
      3'b?1?:
        _2898_ = b[75:38];
      3'b1??:
        _2898_ = b[113:76];
      default:
        _2898_ = a;
    endcase
  endfunction
  assign _1607_ = _2898_(38'h2aaaaaaaaa, { _1706_, _1704_, 38'h0aaaaaaaaa }, { _1610_, _1609_, _1608_ });
  function [37:0] _2899_;
    input [37:0] a;
    input [113:0] b;
    input [2:0] s;
    (* full_case = 32'd1 *)
    (* parallel_case = 32'd1 *)
    (* src = "../vtr/verilog/mkSMAdapter4B.v:0.0-0.0|../vtr/verilog/mkSMAdapter4B.v:2504.5-2511.12" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _2899_ = b[37:0];
      3'b?1?:
        _2899_ = b[75:38];
      3'b1??:
        _2899_ = b[113:76];
      default:
        _2899_ = a;
    endcase
  endfunction
  assign _1611_ = _2899_(38'h2aaaaaaaaa, { _1705_, _1704_, wmi_dhF_q_1 }, { _1614_, _1613_, _1612_ });
  function [33:0] _2900_;
    input [33:0] a;
    input [101:0] b;
    input [2:0] s;
    (* full_case = 32'd1 *)
    (* parallel_case = 32'd1 *)
    (* src = "../vtr/verilog/mkSMAdapter4B.v:0.0-0.0|../vtr/verilog/mkSMAdapter4B.v:2467.5-2474.12" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _2900_ = b[33:0];
      3'b?1?:
        _2900_ = b[67:34];
      3'b1??:
        _2900_ = b[101:68];
      default:
        _2900_ = a;
    endcase
  endfunction
  assign _1615_ = _2900_(34'h2aaaaaaaa, { MUX_wci_respF_q_0__write_1__VAL_1, _1698_, 34'h0aaaaaaaa }, { _1618_, _1617_, _1616_ });
  function [33:0] _2901_;
    input [33:0] a;
    input [101:0] b;
    input [2:0] s;
    (* full_case = 32'd1 *)
    (* parallel_case = 32'd1 *)
    (* src = "../vtr/verilog/mkSMAdapter4B.v:0.0-0.0|../vtr/verilog/mkSMAdapter4B.v:2447.5-2454.12" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _2901_ = b[33:0];
      3'b?1?:
        _2901_ = b[67:34];
      3'b1??:
        _2901_ = b[101:68];
      default:
        _2901_ = a;
    endcase
  endfunction
  assign _1619_ = _2901_(34'h2aaaaaaaa, { MUX_wci_respF_q_0__write_1__VAL_1, _1697_, wci_respF_q_1 }, { _1622_, _1621_, _1620_ });
  function [2:0] _2902_;
    input [2:0] a;
    input [8:0] b;
    input [2:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/mkSMAdapter4B.v:0.0-0.0|../vtr/verilog/mkSMAdapter4B.v:2404.5-2409.12" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _2902_ = b[2:0];
      3'b?1?:
        _2902_ = b[5:3];
      3'b1??:
        _2902_ = b[8:6];
      default:
        _2902_ = a;
    endcase
  endfunction
  assign _1623_ = _2902_(3'h0, 9'h053, { _1626_, _1625_, _1624_ });
  assign _1624_ = wci_reqF__D_OUT[36:34] == (* full_case = 32'd1 *) (* src = "../vtr/verilog/mkSMAdapter4B.v:0.0-0.0|../vtr/verilog/mkSMAdapter4B.v:2404.5-2409.12" *) 3'h2;
  assign _1625_ = wci_reqF__D_OUT[36:34] == (* full_case = 32'd1 *) (* src = "../vtr/verilog/mkSMAdapter4B.v:0.0-0.0|../vtr/verilog/mkSMAdapter4B.v:2404.5-2409.12" *) 3'h1;
  assign _1626_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/mkSMAdapter4B.v:0.0-0.0|../vtr/verilog/mkSMAdapter4B.v:2404.5-2409.12" *) wci_reqF__D_OUT[36:34];
  function [31:0] _2906_;
    input [31:0] a;
    input [127:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* parallel_case = 32'd1 *)
    (* src = "../vtr/verilog/mkSMAdapter4B.v:0.0-0.0|../vtr/verilog/mkSMAdapter4B.v:2342.5-2351.12" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _2906_ = b[31:0];
      4'b??1?:
        _2906_ = b[63:32];
      4'b?1??:
        _2906_ = b[95:64];
      4'b1???:
        _2906_ = b[127:96];
      default:
        _2906_ = a;
    endcase
  endfunction
  assign _1627_ = _2906_(32'd2863311530, { mesgCount[7:0], _1735_, 2'h0, _1733_, mesgCount[7:0], wmi_sFlagReg[31:24], wmi_sFlagReg[15:0], mesgCount[7:0], _1735_, 2'h0, _1733_, 32'hfefefffe }, { _1631_, _1630_, _1629_, _1628_ });
  assign _1632_ = _1633_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/mkSMAdapter4B.v:0.0-0.0|../vtr/verilog/mkSMAdapter4B.v:2314.3-2319.10" *) 1'h1 : 1'h0;
  assign _1634_ = _1635_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/mkSMAdapter4B.v:0.0-0.0|../vtr/verilog/mkSMAdapter4B.v:2314.3-2319.10" *) 1'h0 : _1632_;
  assign _1636_ = _1637_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/mkSMAdapter4B.v:0.0-0.0|../vtr/verilog/mkSMAdapter4B.v:2299.3-2304.10" *) 1'h1 : 1'h0;
  assign _1638_ = _1639_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/mkSMAdapter4B.v:0.0-0.0|../vtr/verilog/mkSMAdapter4B.v:2299.3-2304.10" *) 1'h0 : _1636_;
  assign _1640_ = _1641_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/mkSMAdapter4B.v:0.0-0.0|../vtr/verilog/mkSMAdapter4B.v:2285.3-2290.10" *) { 1'h1, \size_fifoc.fifo_1.dout [7:0] } : 9'h0aa;
  assign _1642_ = _1643_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/mkSMAdapter4B.v:0.0-0.0|../vtr/verilog/mkSMAdapter4B.v:2285.3-2290.10" *) 9'h0aa : _1640_;
  assign _1644_ = _1645_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/mkSMAdapter4B.v:0.0-0.0|../vtr/verilog/mkSMAdapter4B.v:2231.3-2239.10" *) { 1'h1, _0141_[11:0], 2'h0 } : 15'h2aaa;
  assign _1646_ = _1647_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/mkSMAdapter4B.v:0.0-0.0|../vtr/verilog/mkSMAdapter4B.v:2231.3-2239.10" *) 15'h2aaa : _1644_;
  assign _1648_ = _1649_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/mkSMAdapter4B.v:0.0-0.0|../vtr/verilog/mkSMAdapter4B.v:2231.3-2239.10" *) _1702_ : _1646_;
  assign _1650_ = _1651_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/mkSMAdapter4B.v:0.0-0.0|../vtr/verilog/mkSMAdapter4B.v:2231.3-2239.10" *) 15'h2aaa : _1648_;
  function [31:0] _2917_;
    input [31:0] a;
    input [95:0] b;
    input [2:0] s;
    (* full_case = 32'd1 *)
    (* parallel_case = 32'd1 *)
    (* src = "../vtr/verilog/mkSMAdapter4B.v:0.0-0.0|../vtr/verilog/mkSMAdapter4B.v:2211.5-2218.12" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _2917_ = b[31:0];
      3'b?1?:
        _2917_ = b[63:32];
      3'b1??:
        _2917_ = b[95:64];
      default:
        _2917_ = a;
    endcase
  endfunction
  assign _1652_ = _2917_(32'd2863311530, { _0125_, _0125_, 32'h00000000 }, { _1655_, _1654_, _1653_ });
  assign _1656_ = _1657_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/mkSMAdapter4B.v:0.0-0.0|../vtr/verilog/mkSMAdapter4B.v:2183.3-2188.10" *) 1'h1 : 1'h0;
  assign _1658_ = _1659_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/mkSMAdapter4B.v:0.0-0.0|../vtr/verilog/mkSMAdapter4B.v:2183.3-2188.10" *) 1'h0 : _1656_;
  function [31:0] _2920_;
    input [31:0] a;
    input [95:0] b;
    input [2:0] s;
    (* full_case = 32'd1 *)
    (* parallel_case = 32'd1 *)
    (* src = "../vtr/verilog/mkSMAdapter4B.v:0.0-0.0|../vtr/verilog/mkSMAdapter4B.v:1933.5-1942.12" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _2920_ = b[31:0];
      3'b?1?:
        _2920_ = b[63:32];
      3'b1??:
        _2920_ = b[95:64];
      default:
        _2920_ = a;
    endcase
  endfunction
  assign _1660_ = _2920_(32'd2863311530, { 20'h38000, _1734_, 4'h5, _0310_, 1'h0, mesgReqAddr, fabWordsCurReq[11:0], 4'h3, _0309_, 1'h0, mesgLengthSoFar[11:0], 14'h0001 }, { _1663_, _1662_, _1661_ });
  function [33:0] _2921_;
    input [33:0] a;
    input [101:0] b;
    input [2:0] s;
    (* full_case = 32'd1 *)
    (* parallel_case = 32'd1 *)
    (* src = "../vtr/verilog/mkSMAdapter4B.v:0.0-0.0|../vtr/verilog/mkSMAdapter4B.v:1827.5-1837.12" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _2921_ = b[33:0];
      3'b?1?:
        _2921_ = b[67:34];
      3'b1??:
        _2921_ = b[101:68];
      default:
        _2921_ = a;
    endcase
  endfunction
  assign _1664_ = _2921_(34'h2aaaaaaaa, { _1696_, 2'h1, x_data__h15447, 34'h1c0de4201 }, { _1667_, _1666_, _1665_ });
  assign _1668_ = & (* src = "../vtr/verilog/mkSMAdapter4B.v:1308.17-1308.33" *) wci_reqF__D_OUT;
  assign _1669_ = & (* src = "../vtr/verilog/mkSMAdapter4B.v:1327.17-1327.34" *) wmi_respF__D_OUT;
  assign _1670_ = & (* src = "../vtr/verilog/mkSMAdapter4B.v:1355.17-1355.37" *) wsiS_reqFifo__D_OUT;
  assign _1671_ = wci_respF_c_r - (* src = "../vtr/verilog/mkSMAdapter4B.v:1798.46-1798.67" *) 2'h1;
  assign _1672_ = wsiM_reqFifo_c_r - (* src = "../vtr/verilog/mkSMAdapter4B.v:1819.49-1819.73" *) 2'h1;
  assign _1673_ = fabWordsRemain - (* src = "../vtr/verilog/mkSMAdapter4B.v:1871.47-1871.78" *) fabWordsCurReq;
  assign _1674_ = unrollCnt - (* src = "../vtr/verilog/mkSMAdapter4B.v:1885.42-1885.74" *) 16'h0001;
  assign _1675_ = wmi_dhF_c_r - (* src = "../vtr/verilog/mkSMAdapter4B.v:1888.44-1888.63" *) 2'h1;
  assign _1676_ = wmi_mFlagF_c_r - (* src = "../vtr/verilog/mkSMAdapter4B.v:1909.47-1909.69" *) 2'h1;
  assign _1677_ = wmi_reqF_c_r - (* src = "../vtr/verilog/mkSMAdapter4B.v:1919.45-1919.65" *) 2'h1;
  assign _1678_ = wsiWordsRemain - (* src = "../vtr/verilog/mkSMAdapter4B.v:1972.47-1972.80" *) 12'h001;
  assign _1679_ = wci_reqF_countReg - (* src = "../vtr/verilog/mkSMAdapter4B.v:2425.9-2425.34" *) 2'h1;
  assign _1680_ = wsiS_reqFifo_countReg - (* src = "../vtr/verilog/mkSMAdapter4B.v:2815.9-2815.38" *) 2'h1;
  assign _1681_ = wmi_sThreadBusy_d ? (* src = "../vtr/verilog/mkSMAdapter4B.v:1147.22-1147.70" *) 3'h0 : wmi_reqF_q_0[31:29];
  assign _1682_ = wmi_sThreadBusy_d ? (* src = "../vtr/verilog/mkSMAdapter4B.v:1201.23-1201.96" *) 32'd0 : wmi_mFlagF_q_0;
  assign _1683_ = wsiM_sThreadBusy_d ? (* src = "../vtr/verilog/mkSMAdapter4B.v:1211.23-1211.76" *) 3'h0 : wsiM_reqFifo_q_0[60:58];
  assign _1684_ = wsiM_sThreadBusy_d ? (* src = "../vtr/verilog/mkSMAdapter4B.v:1221.7-1221.70" *) 12'h000 : wsiM_reqFifo_q_0[55:44];
  assign _1685_ = wsiM_sThreadBusy_d ? (* src = "../vtr/verilog/mkSMAdapter4B.v:1230.27-1230.83" *) 8'h00 : wsiM_reqFifo_q_0[7:0];
  assign _1686_ = _0210_ ? (* src = "../vtr/verilog/mkSMAdapter4B.v:1625.8-1627.57" *) wsiM_reqFifo_x_wire__whas : _0887_;
  assign _1687_ = _0211_ ? (* src = "../vtr/verilog/mkSMAdapter4B.v:1639.8-1641.57" *) wsiM_reqFifo_x_wire__whas : _0888_;
  assign _1688_ = _0214_ ? (* src = "../vtr/verilog/mkSMAdapter4B.v:1672.8-1674.51" *) wci_respF_x_wire__whas : _0889_;
  assign _1689_ = _0215_ ? (* src = "../vtr/verilog/mkSMAdapter4B.v:1686.8-1688.51" *) wci_respF_x_wire__whas : _0890_;
  assign _1690_ = _0216_ ? (* src = "../vtr/verilog/mkSMAdapter4B.v:1730.8-1732.51" *) wmi_dhF_enqueueing__whas : _0891_;
  assign _1691_ = _0217_ ? (* src = "../vtr/verilog/mkSMAdapter4B.v:1739.8-1741.51" *) wmi_dhF_enqueueing__whas : _0892_;
  assign _1692_ = _0218_ ? (* src = "../vtr/verilog/mkSMAdapter4B.v:1748.8-1750.57" *) wmi_mFlagF_enqueueing__whas : _0893_;
  assign _1693_ = _0219_ ? (* src = "../vtr/verilog/mkSMAdapter4B.v:1762.8-1764.57" *) wmi_mFlagF_enqueueing__whas : _0894_;
  assign _1694_ = _0220_ ? (* src = "../vtr/verilog/mkSMAdapter4B.v:1771.8-1773.49" *) wmi_reqF_x_wire__whas : _0895_;
  assign _1695_ = _0221_ ? (* src = "../vtr/verilog/mkSMAdapter4B.v:1780.8-1782.49" *) wmi_reqF_x_wire__whas : _0896_;
  assign _1696_ = wci_illegalEdge ? (* src = "../vtr/verilog/mkSMAdapter4B.v:1801.7-1801.54" *) 34'h3c0de4202 : 34'h1c0de4201;
  assign _1697_ = _0232_ ? (* src = "../vtr/verilog/mkSMAdapter4B.v:1840.7-1842.22" *) MUX_wci_respF_q_0__write_1__VAL_1 : wci_respF_q_1;
  assign _1698_ = _0233_ ? (* src = "../vtr/verilog/mkSMAdapter4B.v:1844.7-1846.22" *) MUX_wci_respF_q_0__write_1__VAL_1 : 34'h0aaaaaaaa;
  assign _1699_ = CAN_FIRE_RL_wmrd_mesgBodyRequest ? (* src = "../vtr/verilog/mkSMAdapter4B.v:1867.8-1867.62" *) b__h13937 : 4'h0;
  assign _1700_ = CAN_FIRE_RL_wmrd_mesgBodyResponse ? (* src = "../vtr/verilog/mkSMAdapter4B.v:1868.8-1868.61" *) 4'h1 : 4'h0;
  assign _1701_ = _0237_ ? (* src = "../vtr/verilog/mkSMAdapter4B.v:1870.7-1870.101" *) 14'h0001 : wmi_sFlagReg[15:2];
  assign _1702_ = _0238_ ? (* src = "../vtr/verilog/mkSMAdapter4B.v:1874.7-1876.52" *) 15'h4000 : { 1'h1, wsiS_reqFifo__D_OUT[55:44], 2'h0 };
  assign _1703_ = _0239_ ? (* src = "../vtr/verilog/mkSMAdapter4B.v:1887.7-1887.103" *) 16'h0001 : wmi_sFlagReg[17:2];
  assign _1704_ = WILL_FIRE_RL_wmwt_messagePushPrecise ? (* src = "../vtr/verilog/mkSMAdapter4B.v:1898.7-1900.42" *) MUX_wmi_dhF_x_wire__wset_1__VAL_1 : MUX_wmi_dhF_x_wire__wset_1__VAL_2;
  assign _1705_ = _0241_ ? (* src = "../vtr/verilog/mkSMAdapter4B.v:1902.7-1904.20" *) MUX_wmi_dhF_q_0__write_1__VAL_2 : wmi_dhF_q_1;
  assign _1706_ = _0242_ ? (* src = "../vtr/verilog/mkSMAdapter4B.v:1906.7-1908.23" *) MUX_wmi_dhF_q_0__write_1__VAL_2 : 38'h0aaaaaaaaa;
  assign _1707_ = _0243_ ? (* src = "../vtr/verilog/mkSMAdapter4B.v:1916.7-1916.64" *) value__h6065 : wmi_mFlagF_q_1;
  assign _1708_ = _0244_ ? (* src = "../vtr/verilog/mkSMAdapter4B.v:1918.7-1918.86" *) value__h6065 : 32'd0;
  assign _1709_ = _0245_ ? (* src = "../vtr/verilog/mkSMAdapter4B.v:1945.7-1947.21" *) MUX_wmi_reqF_q_0__write_1__VAL_1 : wmi_reqF_q_1;
  assign _1710_ = _0246_ ? (* src = "../vtr/verilog/mkSMAdapter4B.v:1949.7-1951.45" *) MUX_wmi_reqF_q_0__write_1__VAL_1 : 32'd178956970;
  assign _1711_ = MUX_wsiM_reqFifo_x_wire__wset_1__SEL_1 ? (* src = "../vtr/verilog/mkSMAdapter4B.v:1961.7-1963.28" *) MUX_wsiM_reqFifo_x_wire__wset_1__VAL_1 : wsiS_reqFifo__D_OUT;
  assign _1712_ = _0248_ ? (* src = "../vtr/verilog/mkSMAdapter4B.v:1965.7-1967.25" *) MUX_wsiM_reqFifo_q_0__write_1__VAL_2 : wsiM_reqFifo_q_1;
  assign _1713_ = _0249_ ? (* src = "../vtr/verilog/mkSMAdapter4B.v:1969.7-1971.29" *) MUX_wsiM_reqFifo_q_0__write_1__VAL_2 : 61'h00000aaaaaaaaa00;
  assign _1714_ = WILL_FIRE_RL_wci_ctrl_IsO ? (* src = "../vtr/verilog/mkSMAdapter4B.v:2156.7-2158.48" *) 4'h2 : MUX_fabRespCredit_value__write_1__VAL_2;
  assign _1715_ = _0569_ ? (* src = "../vtr/verilog/mkSMAdapter4B.v:2163.7-2163.65" *) fabWordsRemain : b__h19084;
  assign _1716_ = WILL_FIRE_RL_wmrd_mesgBegin ? (* src = "../vtr/verilog/mkSMAdapter4B.v:2168.7-2170.43" *) MUX_fabWordsRemain__write_1__VAL_1 : MUX_fabWordsRemain__write_1__VAL_2;
  assign _1717_ = _0929_ ? (* src = "../vtr/verilog/mkSMAdapter4B.v:2196.7-2199.21" *) thisMesg : 32'd4278124542;
  assign _1718_ = MUX_impreciseBurst__write_1__SEL_2 ? (* src = "../vtr/verilog/mkSMAdapter4B.v:2248.7-2248.77" *) 14'h0000 : mlp1__h16630;
  assign _1719_ = WILL_FIRE_RL_wmrd_mesgBegin ? (* src = "../vtr/verilog/mkSMAdapter4B.v:2259.7-2261.40" *) 14'h0000 : MUX_mesgReqAddr__write_1__VAL_2;
  assign _1720_ = WILL_FIRE_RL_wmrd_mesgBegin ? (* src = "../vtr/verilog/mkSMAdapter4B.v:2361.7-2363.38" *) MUX_unrollCnt__write_1__VAL_1 : MUX_unrollCnt__write_1__VAL_2;
  assign _1721_ = _1049_ ? (* src = "../vtr/verilog/mkSMAdapter4B.v:2423.7-2425.34" *) _0133_ : _1679_;
  assign _1722_ = WILL_FIRE_RL_wci_respF_decCtr ? (* src = "../vtr/verilog/mkSMAdapter4B.v:2430.7-2432.42" *) MUX_wci_respF_c_r__write_1__VAL_1 : MUX_wci_respF_c_r__write_1__VAL_2;
  assign _1723_ = WILL_FIRE_RL_wmi_dhF_decCtr ? (* src = "../vtr/verilog/mkSMAdapter4B.v:2491.7-2493.40" *) MUX_wmi_dhF_c_r__write_1__VAL_1 : MUX_wmi_dhF_c_r__write_1__VAL_2;
  assign _1724_ = WILL_FIRE_RL_wmi_mFlagF_decCtr ? (* src = "../vtr/verilog/mkSMAdapter4B.v:2540.7-2542.43" *) MUX_wmi_mFlagF_c_r__write_1__VAL_1 : MUX_wmi_mFlagF_c_r__write_1__VAL_2;
  assign _1725_ = WILL_FIRE_RL_wmi_reqF_decCtr ? (* src = "../vtr/verilog/mkSMAdapter4B.v:2595.7-2597.41" *) MUX_wmi_reqF_c_r__write_1__VAL_1 : MUX_wmi_reqF_c_r__write_1__VAL_2;
  assign _1726_ = _0284_ ? (* src = "../vtr/verilog/mkSMAdapter4B.v:2656.7-2658.14" *) _1727_ : 2'h0;
  assign _1727_ = wsiM_reqFifo_q_0[56] ? (* src = "../vtr/verilog/mkSMAdapter4B.v:2657.10-2657.46" *) 2'h1 : 2'h2;
  assign _1728_ = WILL_FIRE_RL_wsiM_reqFifo_decCtr ? (* src = "../vtr/verilog/mkSMAdapter4B.v:2696.7-2698.45" *) MUX_wsiM_reqFifo_c_r__write_1__VAL_1 : MUX_wsiM_reqFifo_c_r__write_1__VAL_2;
  assign _1729_ = _0299_ ? (* src = "../vtr/verilog/mkSMAdapter4B.v:2777.7-2779.14" *) _1730_ : 2'h0;
  assign _1730_ = wsiS_wsiReq__wget[56] ? (* src = "../vtr/verilog/mkSMAdapter4B.v:2778.10-2778.47" *) 2'h1 : 2'h2;
  assign _1731_ = CAN_FIRE_RL_wsiS_reqFifo_enq ? (* src = "../vtr/verilog/mkSMAdapter4B.v:2813.7-2815.38" *) _0139_ : _1680_;
  assign _1732_ = MUX_mesgLength__write_1__SEL_2 ? (* src = "../vtr/verilog/mkSMAdapter4B.v:2844.7-2846.43" *) wsiS_reqFifo__D_OUT[55:44] : MUX_wsiWordsRemain__write_1__VAL_2;
  assign _1733_ = mesgLength[14] ? (* src = "../vtr/verilog/mkSMAdapter4B.v:2875.7-2875.61" *) mesgLength[13:0] : 14'h0000;
  assign _1734_ = zeroLengthMesg ? (* src = "../vtr/verilog/mkSMAdapter4B.v:2887.7-2889.72" *) 12'h001 : IF_mesgLength_22_BIT_14_23_THEN_mesgLength_22__ETC___d753[13:2];
  assign _1735_ = opcode[8] ? (* src = "../vtr/verilog/mkSMAdapter4B.v:2894.37-2894.74" *) opcode[7:0] : 8'h00;
  assign _1736_ = smaCtrl[5] ? (* src = "../vtr/verilog/mkSMAdapter4B.v:2899.7-2899.68" *) 16'h0002 : { 2'h0, thisMesg[15:2] };
  assign _1737_ = _0999_ ? (* src = "../vtr/verilog/mkSMAdapter4B.v:2907.7-2909.71" *) 12'h001 : _1738_;
  assign _1738_ = smaCtrl[5] ? (* src = "../vtr/verilog/mkSMAdapter4B.v:2909.10-2909.70" *) 12'hfff : wsiBurstLength__h18454[11:0];
  assign _1739_ = _0313_ ? (* src = "../vtr/verilog/mkSMAdapter4B.v:2910.29-2910.89" *) 4'h0 : 4'hf;
  assign _1740_ = fabRespCredit_value ^ (* src = "../vtr/verilog/mkSMAdapter4B.v:1394.8-1394.34" *) 4'h8;
  assign CAN_FIRE_wciS0_mCmd = 1'h1;
  assign WILL_FIRE_wciS0_mCmd = 1'h1;
  assign CAN_FIRE_wciS0_mAddrSpace = 1'h1;
  assign WILL_FIRE_wciS0_mAddrSpace = 1'h1;
  assign CAN_FIRE_wciS0_mByteEn = 1'h1;
  assign WILL_FIRE_wciS0_mByteEn = 1'h1;
  assign CAN_FIRE_wciS0_mAddr = 1'h1;
  assign WILL_FIRE_wciS0_mAddr = 1'h1;
  assign CAN_FIRE_wciS0_mData = 1'h1;
  assign WILL_FIRE_wciS0_mData = 1'h1;
  assign wciS0_SResp = wci_respF_q_0[33:32];
  assign wciS0_SData = wci_respF_q_0[31:0];
  assign wciS0_SThreadBusy = _0865_;
  assign wciS0_SFlag = { 1'h1, wci_sFlagReg };
  assign CAN_FIRE_wciS0_mFlag = 1'h1;
  assign WILL_FIRE_wciS0_mFlag = 1'h1;
  assign wmiM_MCmd = _1681_;
  assign wmiM_MReqLast = wmi_reqF_q_0[28];
  assign wmiM_MReqInfo = wmi_reqF_q_0[27];
  assign wmiM_MAddrSpace = wmi_reqF_q_0[26];
  assign wmiM_MAddr = wmi_reqF_q_0[25:12];
  assign wmiM_MBurstLength = wmi_reqF_q_0[11:0];
  assign wmiM_MDataValid = _0570_;
  assign wmiM_MDataLast = wmi_dhF_q_0[36];
  assign wmiM_MData = wmi_dhF_q_0[35:4];
  assign wmiM_MDataByteEn = wmi_dhF_q_0[3:0];
  assign CAN_FIRE_wmiM_sResp = 1'h1;
  assign WILL_FIRE_wmiM_sResp = 1'h1;
  assign CAN_FIRE_wmiM_sData = 1'h1;
  assign WILL_FIRE_wmiM_sData = 1'h1;
  assign CAN_FIRE_wmiM_sThreadBusy = 1'h1;
  assign WILL_FIRE_wmiM_sThreadBusy = wmiM_SThreadBusy;
  assign CAN_FIRE_wmiM_sDataThreadBusy = 1'h1;
  assign WILL_FIRE_wmiM_sDataThreadBusy = wmiM_SDataThreadBusy;
  assign CAN_FIRE_wmiM_sRespLast = 1'h1;
  assign WILL_FIRE_wmiM_sRespLast = wmiM_SRespLast;
  assign CAN_FIRE_wmiM_sFlag = 1'h1;
  assign WILL_FIRE_wmiM_sFlag = 1'h1;
  assign wmiM_MFlag = _1682_;
  assign wmiM_MReset_n = _0571_;
  assign CAN_FIRE_wmiM_sReset_n = 1'h1;
  assign WILL_FIRE_wmiM_sReset_n = wmiM_SReset_n;
  assign wsiM1_MCmd = _1683_;
  assign wsiM1_MReqLast = _0572_;
  assign wsiM1_MBurstPrecise = _0573_;
  assign wsiM1_MBurstLength = _1684_;
  assign wsiM1_MData = wsiM_reqFifo_q_0[43:12];
  assign wsiM1_MByteEn = wsiM_reqFifo_q_0[11:8];
  assign wsiM1_MReqInfo = _1685_;
  assign CAN_FIRE_wsiM1_sThreadBusy = 1'h1;
  assign WILL_FIRE_wsiM1_sThreadBusy = wsiM1_SThreadBusy;
  assign wsiM1_MReset_n = _0574_;
  assign CAN_FIRE_wsiM1_sReset_n = 1'h1;
  assign WILL_FIRE_wsiM1_sReset_n = wsiM1_SReset_n;
  assign CAN_FIRE_wsiS1_mCmd = 1'h1;
  assign WILL_FIRE_wsiS1_mCmd = 1'h1;
  assign CAN_FIRE_wsiS1_mReqLast = 1'h1;
  assign WILL_FIRE_wsiS1_mReqLast = wsiS1_MReqLast;
  assign CAN_FIRE_wsiS1_mBurstPrecise = 1'h1;
  assign WILL_FIRE_wsiS1_mBurstPrecise = wsiS1_MBurstPrecise;
  assign CAN_FIRE_wsiS1_mBurstLength = 1'h1;
  assign WILL_FIRE_wsiS1_mBurstLength = 1'h1;
  assign CAN_FIRE_wsiS1_mData = 1'h1;
  assign WILL_FIRE_wsiS1_mData = 1'h1;
  assign CAN_FIRE_wsiS1_mByteEn = 1'h1;
  assign WILL_FIRE_wsiS1_mByteEn = 1'h1;
  assign CAN_FIRE_wsiS1_mReqInfo = 1'h1;
  assign WILL_FIRE_wsiS1_mReqInfo = 1'h1;
  assign CAN_FIRE_wsiS1_mDataInfo = 1'h1;
  assign WILL_FIRE_wsiS1_mDataInfo = 1'h1;
  assign wsiS1_SThreadBusy = _0868_;
  assign wsiS1_SReset_n = _0575_;
  assign CAN_FIRE_wsiS1_mReset_n = 1'h1;
  assign WILL_FIRE_wsiS1_mReset_n = wsiS1_MReset_n;
  assign dummy1 = _1668_;
  assign prevent_sweep_node = _0143_;
  assign dummy2 = _1669_;
  assign dummy3 = _1670_;
  assign CAN_FIRE_RL_wci_request_decode = wci_reqF__EMPTY_N;
  assign WILL_FIRE_RL_wci_request_decode = wci_reqF__EMPTY_N;
  assign CAN_FIRE_RL_wsiS_ext_status_assign = 1'h1;
  assign WILL_FIRE_RL_wsiS_ext_status_assign = 1'h1;
  assign CAN_FIRE_RL_wsiM_ext_status_assign = 1'h1;
  assign WILL_FIRE_RL_wsiM_ext_status_assign = 1'h1;
  assign CAN_FIRE_RL_wci_cfrd = _0577_;
  assign WILL_FIRE_RL_wci_cfrd = _0579_;
  assign CAN_FIRE_RL_wmrd_mesgBodyRequest = _0582_;
  assign WILL_FIRE_RL_wmrd_mesgBodyRequest = CAN_FIRE_RL_wmrd_mesgBodyRequest;
  assign CAN_FIRE_RL_wmrd_mesgBodyPreRequest = _0586_;
  assign WILL_FIRE_RL_wmrd_mesgBodyPreRequest = _0587_;
  assign CAN_FIRE_RL_wmrd_mesgBegin = _0591_;
  assign WILL_FIRE_RL_wmrd_mesgBegin = CAN_FIRE_RL_wmrd_mesgBegin;
  assign CAN_FIRE_RL_wci_ctl_op_start = _0592_;
  assign WILL_FIRE_RL_wci_ctl_op_start = _0593_;
  assign CAN_FIRE_RL_wci_ctrl_EiI = _0596_;
  assign WILL_FIRE_RL_wci_ctrl_EiI = CAN_FIRE_RL_wci_ctrl_EiI;
  assign CAN_FIRE_RL_wci_ctrl_OrE = _0599_;
  assign WILL_FIRE_RL_wci_ctrl_OrE = CAN_FIRE_RL_wci_ctrl_OrE;
  assign CAN_FIRE_RL_wci_respF_deq = 1'h1;
  assign WILL_FIRE_RL_wci_respF_deq = 1'h1;
  assign CAN_FIRE_RL_wci_sThreadBusy_reg = 1'h1;
  assign WILL_FIRE_RL_wci_sThreadBusy_reg = 1'h1;
  assign CAN_FIRE_RL_wci_sFlagReg__dreg_update = 1'h1;
  assign WILL_FIRE_RL_wci_sFlagReg__dreg_update = 1'h1;
  assign CAN_FIRE_RL_wsi_Es_doAlways = 1'h1;
  assign WILL_FIRE_RL_wsi_Es_doAlways = 1'h1;
  assign CAN_FIRE_RL_wsiS_update_statusR = 1'h1;
  assign WILL_FIRE_RL_wsiS_update_statusR = 1'h1;
  assign CAN_FIRE_RL_wsiS_inc_tBusyCount = _0601_;
  assign WILL_FIRE_RL_wsiS_inc_tBusyCount = CAN_FIRE_RL_wsiS_inc_tBusyCount;
  assign CAN_FIRE_RL_wsiS_reqFifo_enq = _0603_;
  assign WILL_FIRE_RL_wsiS_reqFifo_enq = CAN_FIRE_RL_wsiS_reqFifo_enq;
  assign CAN_FIRE_RL_wsiS_peerIsReady__dreg_update = 1'h1;
  assign WILL_FIRE_RL_wsiS_peerIsReady__dreg_update = 1'h1;
  assign CAN_FIRE_RL_wsiM_update_statusR = 1'h1;
  assign WILL_FIRE_RL_wsiM_update_statusR = 1'h1;
  assign CAN_FIRE_RL_wsiM_inc_tBusyCount = _0605_;
  assign WILL_FIRE_RL_wsiM_inc_tBusyCount = CAN_FIRE_RL_wsiM_inc_tBusyCount;
  assign CAN_FIRE_RL_wsiM_reqFifo_deq = _0606_;
  assign WILL_FIRE_RL_wsiM_reqFifo_deq = CAN_FIRE_RL_wsiM_reqFifo_deq;
  assign CAN_FIRE_RL_wsiM_sThreadBusy_reg = 1'h1;
  assign WILL_FIRE_RL_wsiM_sThreadBusy_reg = 1'h1;
  assign CAN_FIRE_RL_wsiM_peerIsReady__dreg_update = 1'h1;
  assign WILL_FIRE_RL_wsiM_peerIsReady__dreg_update = 1'h1;
  assign CAN_FIRE_RL_operating_actions = _0182_;
  assign WILL_FIRE_RL_operating_actions = _0183_;
  assign CAN_FIRE_RL_wsiS_operateD__dreg_update = 1'h1;
  assign WILL_FIRE_RL_wsiS_operateD__dreg_update = 1'h1;
  assign CAN_FIRE_RL_wsiM_operateD__dreg_update = 1'h1;
  assign WILL_FIRE_RL_wsiM_operateD__dreg_update = 1'h1;
  assign CAN_FIRE_RL_wmrd_mesgBodyResponse = _0610_;
  assign WILL_FIRE_RL_wmrd_mesgBodyResponse = CAN_FIRE_RL_wmrd_mesgBodyResponse;
  assign CAN_FIRE_RL_wmwt_messagePushImprecise = _0616_;
  assign WILL_FIRE_RL_wmwt_messagePushImprecise = _0617_;
  assign CAN_FIRE_RL_wmwt_messagePushPrecise = _0625_;
  assign WILL_FIRE_RL_wmwt_messagePushPrecise = _0627_;
  assign CAN_FIRE_RL_wmwt_requestPrecise = _0634_;
  assign WILL_FIRE_RL_wmwt_requestPrecise = _0635_;
  assign CAN_FIRE_RL_wmwt_messageFinalize = _0639_;
  assign WILL_FIRE_RL_wmwt_messageFinalize = CAN_FIRE_RL_wmwt_messageFinalize;
  assign CAN_FIRE_RL_wmwt_mesgBegin = _0646_;
  assign WILL_FIRE_RL_wmwt_mesgBegin = _0649_;
  assign CAN_FIRE_RL_wmwt_doAbort = _0651_;
  assign WILL_FIRE_RL_wmwt_doAbort = CAN_FIRE_RL_wmwt_doAbort;
  assign CAN_FIRE_RL_wmi_Em_doAlways = 1'h1;
  assign WILL_FIRE_RL_wmi_Em_doAlways = 1'h1;
  assign CAN_FIRE_RL_wci_Es_doAlways_Req = 1'h1;
  assign WILL_FIRE_RL_wci_Es_doAlways_Req = 1'h1;
  assign CAN_FIRE_RL_wci_reqF_enq = _1011_;
  assign WILL_FIRE_RL_wci_reqF_enq = CAN_FIRE_RL_wci_reqF_enq;
  assign CAN_FIRE_RL_wsipass_doMessagePush = _0654_;
  assign WILL_FIRE_RL_wsipass_doMessagePush = _0656_;
  assign CAN_FIRE_RL_wci_cfwr = _0658_;
  assign WILL_FIRE_RL_wci_cfwr = _0660_;
  assign CAN_FIRE_RL_wci_reqF__updateLevelCounter = _1015_;
  assign WILL_FIRE_RL_wci_reqF__updateLevelCounter = CAN_FIRE_RL_wci_reqF__updateLevelCounter;
  assign CAN_FIRE_RL_wsiS_reqFifo__updateLevelCounter = _1016_;
  assign WILL_FIRE_RL_wsiS_reqFifo__updateLevelCounter = CAN_FIRE_RL_wsiS_reqFifo__updateLevelCounter;
  assign CAN_FIRE_RL_wsiM_reqFifo_both = _0662_;
  assign WILL_FIRE_RL_wsiM_reqFifo_both = CAN_FIRE_RL_wsiM_reqFifo_both;
  assign CAN_FIRE_RL_wsiM_reqFifo_decCtr = _0663_;
  assign WILL_FIRE_RL_wsiM_reqFifo_decCtr = CAN_FIRE_RL_wsiM_reqFifo_decCtr;
  assign CAN_FIRE_RL_wsiM_reqFifo_incCtr = _0665_;
  assign WILL_FIRE_RL_wsiM_reqFifo_incCtr = CAN_FIRE_RL_wsiM_reqFifo_incCtr;
  assign CAN_FIRE_RL_mesgPreRequest__dreg_update = 1'h1;
  assign WILL_FIRE_RL_mesgPreRequest__dreg_update = 1'h1;
  assign CAN_FIRE_RL_fabRespCredit_accumulate = 1'h1;
  assign WILL_FIRE_RL_fabRespCredit_accumulate = 1'h1;
  assign CAN_FIRE_RL_wci_ctrl_IsO = _0668_;
  assign WILL_FIRE_RL_wci_ctrl_IsO = CAN_FIRE_RL_wci_ctrl_IsO;
  assign CAN_FIRE_RL_wci_ctl_op_complete = _0670_;
  assign WILL_FIRE_RL_wci_ctl_op_complete = CAN_FIRE_RL_wci_ctl_op_complete;
  assign CAN_FIRE_RL_wci_ctlAckReg__dreg_update = 1'h1;
  assign WILL_FIRE_RL_wci_ctlAckReg__dreg_update = 1'h1;
  assign CAN_FIRE_RL_wci_respF_both = _0672_;
  assign WILL_FIRE_RL_wci_respF_both = CAN_FIRE_RL_wci_respF_both;
  assign CAN_FIRE_RL_wci_respF_decCtr = _0673_;
  assign WILL_FIRE_RL_wci_respF_decCtr = CAN_FIRE_RL_wci_respF_decCtr;
  assign CAN_FIRE_RL_wci_respF_incCtr = _0675_;
  assign WILL_FIRE_RL_wci_respF_incCtr = CAN_FIRE_RL_wci_respF_incCtr;
  assign CAN_FIRE_RL_wmi_dhF_deq = _0831_;
  assign WILL_FIRE_RL_wmi_dhF_deq = CAN_FIRE_RL_wmi_dhF_deq;
  assign CAN_FIRE_RL_wmi_respAdvance = _0678_;
  assign WILL_FIRE_RL_wmi_respAdvance = CAN_FIRE_RL_wmi_respAdvance;
  assign CAN_FIRE_RL_wmi_reqF_deq = _0832_;
  assign WILL_FIRE_RL_wmi_reqF_deq = CAN_FIRE_RL_wmi_reqF_deq;
  assign CAN_FIRE_RL_wmi_peerIsReady__dreg_update = 1'h1;
  assign WILL_FIRE_RL_wmi_peerIsReady__dreg_update = 1'h1;
  assign CAN_FIRE_RL_wmi_operateD__dreg_update = 1'h1;
  assign WILL_FIRE_RL_wmi_operateD__dreg_update = 1'h1;
  assign CAN_FIRE_RL_wmi_sDataThreadBusy_d__dreg_update = 1'h1;
  assign WILL_FIRE_RL_wmi_sDataThreadBusy_d__dreg_update = 1'h1;
  assign CAN_FIRE_RL_wmi_sThreadBusy_d__dreg_update = 1'h1;
  assign WILL_FIRE_RL_wmi_sThreadBusy_d__dreg_update = 1'h1;
  assign CAN_FIRE_RL_wmi_dhF_decCtr = _0679_;
  assign WILL_FIRE_RL_wmi_dhF_decCtr = CAN_FIRE_RL_wmi_dhF_decCtr;
  assign CAN_FIRE_RL_wmi_dhF_both = _0681_;
  assign WILL_FIRE_RL_wmi_dhF_both = CAN_FIRE_RL_wmi_dhF_both;
  assign CAN_FIRE_RL_wmi_dhF_incCtr = _0683_;
  assign WILL_FIRE_RL_wmi_dhF_incCtr = CAN_FIRE_RL_wmi_dhF_incCtr;
  assign CAN_FIRE_RL_wmi_mFlagF_both = _0685_;
  assign WILL_FIRE_RL_wmi_mFlagF_both = CAN_FIRE_RL_wmi_mFlagF_both;
  assign CAN_FIRE_RL_wmi_mFlagF_decCtr = _0686_;
  assign WILL_FIRE_RL_wmi_mFlagF_decCtr = CAN_FIRE_RL_wmi_mFlagF_decCtr;
  assign CAN_FIRE_RL_wmi_mFlagF_incCtr = _0688_;
  assign WILL_FIRE_RL_wmi_mFlagF_incCtr = CAN_FIRE_RL_wmi_mFlagF_incCtr;
  assign CAN_FIRE_RL_wmi_reqF_both = _0690_;
  assign WILL_FIRE_RL_wmi_reqF_both = CAN_FIRE_RL_wmi_reqF_both;
  assign CAN_FIRE_RL_wmi_reqF_incCtr = _0692_;
  assign WILL_FIRE_RL_wmi_reqF_incCtr = CAN_FIRE_RL_wmi_reqF_incCtr;
  assign CAN_FIRE_RL_wmi_reqF_decCtr = _0693_;
  assign WILL_FIRE_RL_wmi_reqF_decCtr = CAN_FIRE_RL_wmi_reqF_decCtr;
  assign MUX_wci_illegalEdge__write_1__SEL_1 = _0694_;
  assign MUX_wci_illegalEdge__write_1__VAL_2 = _0696_;
  assign MUX_wci_respF_c_r__write_1__VAL_1 = _1671_;
  assign MUX_wci_respF_c_r__write_1__VAL_2 = _0121_;
  assign MUX_wci_respF_x_wire__wset_1__VAL_1 = _1696_;
  assign MUX_wci_illegalEdge__write_1__SEL_2 = _0697_;
  assign MUX_wci_respF_q_0__write_1__SEL_1 = _0705_;
  assign MUX_wci_respF_q_1__write_1__SEL_1 = _0706_;
  assign MUX_wsiM_reqFifo_c_r__write_1__VAL_1 = _1672_;
  assign MUX_wsiM_reqFifo_c_r__write_1__VAL_2 = _0122_;
  assign MUX_wci_respF_x_wire__wset_1__VAL_2 = { 2'h1, x_data__h15447 };
  assign MUX_wci_respF_q_0__write_1__VAL_2 = _1697_;
  assign MUX_wci_respF_q_1__write_1__VAL_2 = _1698_;
  assign MUX_wsiM_reqFifo_q_0__write_1__SEL_2 = _0707_;
  assign MUX_wsiM_reqFifo_q_1__write_1__SEL_2 = _0708_;
  assign MUX_endOfMessage__write_1__SEL_1 = _0709_;
  assign MUX_impreciseBurst__write_1__SEL_2 = _0710_;
  assign MUX_lastMesg__write_1__SEL_2 = _0904_;
  assign MUX_mesgCount__write_1__SEL_1 = _0711_;
  assign MUX_mesgLength__write_1__SEL_2 = _0712_;
  assign MUX_wmi_mFlagF_x_wire__wset_1__SEL_2 = _0713_;
  assign MUX_wsiM_reqFifo_x_wire__wset_1__SEL_1 = _0714_;
  assign MUX_fabRespCredit_value__write_1__VAL_2 = _0124_;
  assign MUX_fabWordsRemain__write_1__VAL_1 = _1701_;
  assign MUX_fabWordsRemain__write_1__VAL_2 = _1673_;
  assign MUX_mesgCount__write_1__VAL_1 = _0125_;
  assign MUX_mesgLength__write_1__VAL_2 = _1702_;
  assign MUX_mesgLength__write_1__VAL_4 = { 1'h1, mlp1B__h16631 };
  assign MUX_mesgReqAddr__write_1__VAL_2 = _0126_;
  assign MUX_opcode__write_1__VAL_2 = { 1'h1, wsiS_reqFifo__D_OUT[7:0] };
  assign MUX_thisMesg__write_1__VAL_1 = { mesgCount[7:0], mesgMetaF_opcode__h16809, x_length__h17087 };
  assign MUX_thisMesg__write_1__VAL_2 = { mesgCount[7:0], wmi_sFlagReg[31:24], wmi_sFlagReg[15:0] };
  assign MUX_unrollCnt__write_1__VAL_2 = _1674_;
  assign MUX_unrollCnt__write_1__VAL_1 = _1703_;
  assign MUX_wmi_dhF_c_r__write_1__VAL_1 = _1675_;
  assign MUX_wmi_dhF_c_r__write_1__VAL_2 = _0127_;
  assign MUX_wmi_dhF_x_wire__wset_1__VAL_1 = { 1'h1, _0240_, wsiS_reqFifo__D_OUT[43:12], 4'hf };
  assign MUX_wmi_dhF_x_wire__wset_1__VAL_2 = { 1'h1, x__h16715, wsiS_reqFifo__D_OUT[43:12], 4'hf };
  assign MUX_wmi_dhF_q_0__write_1__VAL_2 = _1704_;
  assign MUX_wmi_dhF_q_0__write_1__VAL_1 = _1705_;
  assign MUX_wmi_dhF_q_1__write_1__VAL_1 = _1706_;
  assign MUX_wmi_mFlagF_c_r__write_1__VAL_1 = _1676_;
  assign MUX_wmi_mFlagF_c_r__write_1__VAL_2 = _0128_;
  assign MUX_wmi_mFlagF_x_wire__wset_1__VAL_1 = { mesgMetaF_opcode__h16809, mesgMetaF_length__h16810 };
  assign MUX_wmi_mFlagF_x_wire__wset_1__VAL_3 = { mesgMetaF_opcode__h16809, mesgMetaF_length__h17723 };
  assign MUX_wmi_mFlagF_q_0__write_1__VAL_1 = _1707_;
  assign MUX_wmi_mFlagF_q_1__write_1__VAL_1 = _1708_;
  assign MUX_wmi_reqF_c_r__write_1__VAL_1 = _1677_;
  assign MUX_wmi_reqF_c_r__write_1__VAL_2 = _0129_;
  assign MUX_wmi_reqF_x_wire__wset_1__VAL_1 = { 20'h38000, bl__h17580 };
  assign MUX_wmi_reqF_x_wire__wset_1__VAL_2 = { 4'h5, x__h18884, 1'h0, mesgReqAddr, fabWordsCurReq[11:0] };
  assign MUX_wmi_reqF_x_wire__wset_1__VAL_3 = { 4'h3, x__h16715, 1'h0, addr__h16647, 12'h001 };
  assign MUX_wmi_reqF_q_0__write_1__VAL_2 = _1709_;
  assign MUX_wmi_reqF_q_1__write_1__VAL_2 = _1710_;
  assign MUX_wsiM_reqFifo_x_wire__wset_1__VAL_1 = { 3'h1, _0247_, _0841_, x_burstLength__h18559, wmi_respF__D_OUT, x_byteEn__h18561, thisMesg[23:16] };
  assign MUX_wsiM_reqFifo_q_0__write_1__VAL_2 = _1711_;
  assign MUX_wsiM_reqFifo_q_0__write_1__VAL_1 = _1712_;
  assign MUX_wsiM_reqFifo_q_1__write_1__VAL_1 = _1713_;
  assign MUX_wsiWordsRemain__write_1__VAL_2 = _1678_;
  assign MUX_wmi_reqF_q_0__write_1__SEL_1 = _0715_;
  assign MUX_wmi_reqF_q_1__write_1__SEL_1 = _0716_;
  assign MUX_wmi_mFlagF_q_0__write_1__SEL_2 = _0717_;
  assign MUX_wmi_mFlagF_q_1__write_1__SEL_2 = _0718_;
  assign MUX_wmi_dhF_q_0__write_1__SEL_2 = _0719_;
  assign MUX_wmi_dhF_q_1__write_1__SEL_2 = _0720_;
  assign wci_wciReq__wget = { wciS0_MCmd, wciS0_MAddrSpace, wciS0_MByteEn, wciS0_MAddr, wciS0_MData };
  assign wci_wciReq__whas = 1'h1;
  assign wci_reqF_r_enq__whas = CAN_FIRE_RL_wci_reqF_enq;
  assign wci_reqF_r_clr__whas = 1'h0;
  assign wci_respF_dequeueing__whas = _1042_;
  assign wci_wEdge__wget = wci_reqF__D_OUT[36:34];
  assign wci_sThreadBusy_pw__whas = 1'h0;
  assign wci_sFlagReg_1__wget = 1'h0;
  assign wci_sFlagReg_1__whas = 1'h0;
  assign wci_wci_cfwr_pw__whas = _0722_;
  assign wci_wci_cfrd_pw__whas = _0724_;
  assign wci_wci_ctrl_pw__whas = _0726_;
  assign wci_reqF_r_deq__whas = _0906_;
  assign wci_respF_enqueueing__whas = _0908_;
  assign wci_respF_x_wire__whas = _0910_;
  assign wci_ctlAckReg_1__wget = 1'h1;
  assign wci_wEdge__whas = WILL_FIRE_RL_wci_ctl_op_start;
  assign wci_ctlAckReg_1__whas = _0912_;
  assign wsiM_reqFifo_dequeueing__whas = CAN_FIRE_RL_wsiM_reqFifo_deq;
  assign wsiM_sThreadBusy_pw__whas = wsiM1_SThreadBusy;
  assign wsiM_operateD_1__wget = 1'h1;
  assign wsiM_operateD_1__whas = _0259_;
  assign wsiM_peerIsReady_1__wget = 1'h1;
  assign wsiM_peerIsReady_1__whas = wsiM1_SReset_n;
  assign wsiM_extStatusW__wget = { wsiM_pMesgCount, wsiM_iMesgCount, wsiM_tBusyCount };
  assign wsiS_wsiReq__wget = { wsiS1_MCmd, wsiS1_MReqLast, wsiS1_MBurstPrecise, wsiS1_MBurstLength, wsiS1_MData, wsiS1_MByteEn, wsiS1_MReqInfo };
  assign wsiS_wsiReq__whas = 1'h1;
  assign wsiS_reqFifo_r_enq__whas = CAN_FIRE_RL_wsiS_reqFifo_enq;
  assign wsiS_reqFifo_r_clr__whas = 1'h0;
  assign wsiS_operateD_1__wget = 1'h1;
  assign wsiS_operateD_1__whas = _0260_;
  assign wsiS_peerIsReady_1__wget = 1'h1;
  assign wsiS_extStatusW__wget = { wsiS_pMesgCount, wsiS_iMesgCount, wsiS_tBusyCount };
  assign wsiS_peerIsReady_1__whas = wsiS1_MReset_n;
  assign wsi_Es_mCmd_w__wget = wsiS1_MCmd;
  assign wsi_Es_mReqLast_w__whas = wsiS1_MReqLast;
  assign wsi_Es_mCmd_w__whas = 1'h1;
  assign wsi_Es_mBurstPrecise_w__whas = wsiS1_MBurstPrecise;
  assign wsi_Es_mBurstLength_w__whas = 1'h1;
  assign wsi_Es_mBurstLength_w__wget = wsiS1_MBurstLength;
  assign wsi_Es_mData_w__wget = wsiS1_MData;
  assign wsi_Es_mData_w__whas = 1'h1;
  assign wsi_Es_mByteEn_w__wget = wsiS1_MByteEn;
  assign wsi_Es_mByteEn_w__whas = 1'h1;
  assign wsi_Es_mReqInfo_w__whas = 1'h1;
  assign wsi_Es_mReqInfo_w__wget = wsiS1_MReqInfo;
  assign wsi_Es_mDataInfo_w__whas = 1'h1;
  assign wci_respF_x_wire__wget = MUX_wci_respF_q_0__write_1__VAL_1;
  assign wsiM_reqFifo_enqueueing__whas = _0727_;
  assign wsiM_reqFifo_x_wire__whas = _0914_;
  assign wsiS_reqFifo_r_deq__whas = _0916_;
  assign wsiM_reqFifo_x_wire__wget = MUX_wsiM_reqFifo_q_0__write_1__VAL_2;
  assign wmi_reqF_enqueueing__whas = _0918_;
  assign wmi_reqF_x_wire__wget = MUX_wmi_reqF_q_0__write_1__VAL_1;
  assign wmi_reqF_x_wire__whas = _0920_;
  assign wmi_reqF_dequeueing__whas = _0730_;
  assign wmi_mFlagF_x_wire__wget = value__h6065;
  assign wmi_mFlagF_enqueueing__whas = _0922_;
  assign wmi_mFlagF_x_wire__whas = wmi_mFlagF_enqueueing__whas;
  assign wmi_mFlagF_dequeueing__whas = _0734_;
  assign wmi_dhF_enqueueing__whas = _0923_;
  assign wmi_dhF_x_wire__wget = MUX_wmi_dhF_q_0__write_1__VAL_2;
  assign wmi_dhF_x_wire__whas = wmi_dhF_enqueueing__whas;
  assign wmi_dhF_dequeueing__whas = _0735_;
  assign wmi_wmiResponse__wget = { wmiM_SResp, wmiM_SData };
  assign wmi_wmiResponse__whas = 1'h1;
  assign wmi_sThreadBusy_d_1__wget = 1'h1;
  assign wmi_sThreadBusy_d_1__whas = wmiM_SThreadBusy;
  assign wmi_sDataThreadBusy_d_1__wget = 1'h1;
  assign wmi_operateD_1__wget = 1'h1;
  assign wmi_sDataThreadBusy_d_1__whas = wmiM_SDataThreadBusy;
  assign wmi_operateD_1__whas = _0261_;
  assign wmi_peerIsReady_1__whas = wmiM_SReset_n;
  assign wmi_peerIsReady_1__wget = 1'h1;
  assign fabRespCredit_acc_v1__wget = b__h13937;
  assign fabRespCredit_acc_v2__wget = 4'h1;
  assign fabRespCredit_acc_v1__whas = CAN_FIRE_RL_wmrd_mesgBodyRequest;
  assign fabRespCredit_acc_v2__whas = CAN_FIRE_RL_wmrd_mesgBodyResponse;
  assign mesgPreRequest_1__wget = 1'h1;
  assign mesgPreRequest_1__whas = WILL_FIRE_RL_wmrd_mesgBodyPreRequest;
  assign wci_Es_mCmd_w__wget = wciS0_MCmd;
  assign wci_Es_mAddrSpace_w__wget = wciS0_MAddrSpace;
  assign wci_Es_mCmd_w__whas = 1'h1;
  assign wci_Es_mAddrSpace_w__whas = 1'h1;
  assign wci_Es_mAddr_w__wget = wciS0_MAddr;
  assign wci_Es_mAddr_w__whas = 1'h1;
  assign wci_Es_mData_w__wget = wciS0_MData;
  assign wci_Es_mData_w__whas = 1'h1;
  assign wci_Es_mByteEn_w__whas = 1'h1;
  assign wci_Es_mByteEn_w__wget = wciS0_MByteEn;
  assign wmi_Em_sResp_w__wget = wmiM_SResp;
  assign wmi_Em_sResp_w__whas = 1'h1;
  assign wmi_Em_sData_w__wget = wmiM_SData;
  assign wmi_Em_sData_w__whas = 1'h1;
  assign abortCount__D_IN = _0130_;
  assign abortCount__EN = CAN_FIRE_RL_wmwt_doAbort;
  assign doAbort__D_IN = 1'h0;
  assign doAbort__EN = CAN_FIRE_RL_wmwt_doAbort;
  assign endOfMessage__D_IN = MUX_endOfMessage__write_1__SEL_1;
  assign endOfMessage__EN = _0924_;
  assign errCount__D_IN = _0131_;
  assign errCount__EN = _0738_;
  assign fabRespCredit_value__D_IN = _1714_;
  assign fabRespCredit_value__EN = 1'h1;
  assign fabWordsCurReq__D_IN = _1715_;
  assign fabWordsCurReq__EN = WILL_FIRE_RL_wmrd_mesgBodyPreRequest;
  assign fabWordsRemain__D_IN = _1716_;
  assign fabWordsRemain__EN = _0926_;
  assign firstMsgReq__EN = 1'h0;
  assign firstMsgReq__D_IN = 1'h0;
  assign impreciseBurst__EN = _0928_;
  assign lastMesg__D_IN = _1717_;
  assign lastMesg__EN = _0932_;
  assign mesgCount__EN = _0934_;
  assign mesgLength__EN = _0937_;
  assign mesgLengthSoFar__D_IN = _1718_;
  assign mesgLengthSoFar__EN = _0938_;
  assign mesgPreRequest__D_IN = WILL_FIRE_RL_wmrd_mesgBodyPreRequest;
  assign mesgPreRequest__EN = 1'h1;
  assign mesgReqAddr__D_IN = _1719_;
  assign mesgReqAddr__EN = _0939_;
  assign mesgReqOK__D_IN = _0940_;
  assign mesgReqOK__EN = _0942_;
  assign mesgReqValid__D_IN = _0849_;
  assign mesgReqValid__EN = _0943_;
  assign opcode__EN = _0945_;
  assign preciseBurst__EN = _0947_;
  assign readyToPush__EN = _0949_;
  assign readyToRequest__D_IN = MUX_mesgLength__write_1__SEL_2;
  assign readyToRequest__EN = _0950_;
  assign smaCtrl__D_IN = wci_reqF__D_OUT[31:0];
  assign smaCtrl__EN = _0749_;
  assign thisMesg__EN = _0953_;
  assign unrollCnt__D_IN = _1720_;
  assign unrollCnt__EN = _0954_;
  assign valExpect__D_IN = _0132_;
  assign valExpect__EN = _0751_;
  assign wci_cEdge__D_IN = wci_reqF__D_OUT[36:34];
  assign wci_cEdge__EN = WILL_FIRE_RL_wci_ctl_op_start;
  assign wci_cState__D_IN = wci_nState;
  assign wci_cState__EN = _0752_;
  assign wci_ctlAckReg__D_IN = wci_ctlAckReg_1__whas;
  assign wci_ctlAckReg__EN = 1'h1;
  assign wci_ctlOpActive__D_IN = _0853_;
  assign wci_ctlOpActive__EN = _0956_;
  assign wci_illegalEdge__D_IN = _0753_;
  assign wci_illegalEdge__EN = _0957_;
  assign wci_nState__EN = _0755_;
  assign wci_reqF_countReg__D_IN = _1721_;
  assign wci_reqF_countReg__EN = CAN_FIRE_RL_wci_reqF__updateLevelCounter;
  assign wci_respF_c_r__D_IN = _1722_;
  assign wci_respF_c_r__EN = _0964_;
  assign wci_respF_q_0__EN = _0966_;
  assign wci_respF_q_1__EN = _0968_;
  assign wci_sFlagReg__D_IN = 1'h0;
  assign wci_sFlagReg__EN = 1'h1;
  assign wci_sThreadBusy_d__D_IN = 1'h0;
  assign wci_sThreadBusy_d__EN = 1'h1;
  assign wmi_busyWithMessage__D_IN = 1'h0;
  assign wmi_busyWithMessage__EN = 1'h0;
  assign wmi_dhF_c_r__D_IN = _1723_;
  assign wmi_dhF_c_r__EN = _0969_;
  assign wmi_dhF_q_0__EN = _0971_;
  assign wmi_dhF_q_1__EN = _0973_;
  assign wmi_mFlagF_c_r__D_IN = _1724_;
  assign wmi_mFlagF_c_r__EN = _0974_;
  assign wmi_mFlagF_q_0__EN = _0976_;
  assign wmi_mFlagF_q_1__EN = _0978_;
  assign wmi_operateD__D_IN = _0281_;
  assign wmi_operateD__EN = 1'h1;
  assign wmi_peerIsReady__D_IN = wmiM_SReset_n;
  assign wmi_peerIsReady__EN = 1'h1;
  assign wmi_reqF_c_r__D_IN = _1725_;
  assign wmi_reqF_c_r__EN = _0979_;
  assign wmi_reqF_q_0__EN = _0981_;
  assign wmi_reqF_q_1__EN = _0983_;
  assign wmi_sDataThreadBusy_d__D_IN = wmiM_SDataThreadBusy;
  assign wmi_sDataThreadBusy_d__EN = 1'h1;
  assign wmi_sFlagReg__D_IN = wmiM_SFlag;
  assign wmi_sFlagReg__EN = 1'h1;
  assign wmi_sThreadBusy_d__D_IN = wmiM_SThreadBusy;
  assign wmi_sThreadBusy_d__EN = 1'h1;
  assign wsiM_burstKind__D_IN = _1726_;
  assign wsiM_burstKind__EN = _0769_;
  assign wsiM_errorSticky__D_IN = 1'h0;
  assign wsiM_errorSticky__EN = 1'h0;
  assign wsiM_iMesgCount__D_IN = _0134_;
  assign wsiM_iMesgCount__EN = _0774_;
  assign wsiM_operateD__D_IN = _0293_;
  assign wsiM_operateD__EN = 1'h1;
  assign wsiM_pMesgCount__D_IN = _0135_;
  assign wsiM_pMesgCount__EN = _0777_;
  assign wsiM_peerIsReady__D_IN = wsiM1_SReset_n;
  assign wsiM_peerIsReady__EN = 1'h1;
  assign wsiM_reqFifo_c_r__D_IN = _1728_;
  assign wsiM_reqFifo_c_r__EN = _0986_;
  assign wsiM_reqFifo_q_0__EN = _0988_;
  assign wsiM_reqFifo_q_1__EN = _0990_;
  assign wsiM_sThreadBusy_d__D_IN = wsiM1_SThreadBusy;
  assign wsiM_sThreadBusy_d__EN = 1'h1;
  assign wsiM_statusR__D_IN = { wsiM_isReset__VAL, _0855_, _0856_, wsiM_errorSticky, _1050_, wsiM_sThreadBusy_d, 1'h0, wsiM_trafficSticky };
  assign wsiM_statusR__EN = 1'h1;
  assign wsiM_tBusyCount__D_IN = _0136_;
  assign wsiM_tBusyCount__EN = CAN_FIRE_RL_wsiM_inc_tBusyCount;
  assign wsiM_trafficSticky__D_IN = 1'h1;
  assign wsiM_trafficSticky__EN = _0780_;
  assign wsiS_burstKind__D_IN = _1729_;
  assign wsiS_burstKind__EN = _0781_;
  assign wsiS_errorSticky__D_IN = 1'h1;
  assign wsiS_errorSticky__EN = _0784_;
  assign wsiS_iMesgCount__D_IN = _0137_;
  assign wsiS_iMesgCount__EN = _0786_;
  assign wsiS_operateD__D_IN = _0306_;
  assign wsiS_operateD__EN = 1'h1;
  assign wsiS_pMesgCount__D_IN = _0138_;
  assign wsiS_pMesgCount__EN = _0788_;
  assign wsiS_peerIsReady__D_IN = wsiS1_MReset_n;
  assign wsiS_peerIsReady__EN = 1'h1;
  assign wsiS_reqFifo_countReg__D_IN = _1731_;
  assign wsiS_reqFifo_countReg__EN = CAN_FIRE_RL_wsiS_reqFifo__updateLevelCounter;
  assign wsiS_statusR__EN = 1'h1;
  assign wsiS_statusR__D_IN = { wsiS_isReset__VAL, _0858_, _0859_, wsiS_errorSticky, _1051_, _0995_, 1'h0, wsiS_trafficSticky };
  assign wsiS_tBusyCount__D_IN = _0140_;
  assign wsiS_tBusyCount__EN = CAN_FIRE_RL_wsiS_inc_tBusyCount;
  assign wsiS_trafficSticky__D_IN = 1'h1;
  assign wsiS_trafficSticky__EN = CAN_FIRE_RL_wsiS_reqFifo_enq;
  assign wsiWordsRemain__D_IN = _1732_;
  assign wsiWordsRemain__EN = _0996_;
  assign zeroLengthMesg__D_IN = _0308_;
  assign zeroLengthMesg__EN = MUX_mesgLength__write_1__SEL_2;
  assign wci_reqF__D_IN = wci_wciReq__wget;
  assign wci_reqF__DEQ = wci_reqF_r_deq__whas;
  assign wci_reqF__ENQ = CAN_FIRE_RL_wci_reqF_enq;
  assign wci_reqF__CLR = 1'h0;
  assign wmi_respF__D_IN = wmi_wmiResponse__wget[31:0];
  assign wmi_respF__DEQ = CAN_FIRE_RL_wmrd_mesgBodyResponse;
  assign wmi_respF__ENQ = CAN_FIRE_RL_wmi_respAdvance;
  assign wmi_respF__CLR = 1'h0;
  assign wsiS_reqFifo__D_IN = wsiS_wsiReq__wget;
  assign wsiS_reqFifo__ENQ = CAN_FIRE_RL_wsiS_reqFifo_enq;
  assign wsiS_reqFifo__CLR = 1'h0;
  assign wsiS_reqFifo__DEQ = wsiS_reqFifo_r_deq__whas;
  assign IF_mesgLength_22_BIT_14_23_THEN_mesgLength_22__ETC___d753 = _1733_;
  assign NOT_wmi_reqF_c_r_46_EQ_2_47_48_AND_wmi_operate_ETC___d290 = _0792_;
  assign NOT_wsiS_reqFifo_countReg_53_ULE_1_54___d355 = _0568_;
  assign addr__h16647 = { mesgLengthSoFar[11:0], 2'h0 };
  assign b__h13937 = fabWordsCurReq[3:0];
  assign b__h19084 = { fabRespCredit_value[3], fabRespCredit_value[3], fabRespCredit_value[3], fabRespCredit_value[3], fabRespCredit_value[3], fabRespCredit_value[3], fabRespCredit_value[3], fabRespCredit_value[3], fabRespCredit_value[3], fabRespCredit_value[3], fabRespCredit_value };
  assign bl__h17580 = _1734_;
  assign mesgMetaF_length__h16810 = { 10'h000, mlp1B__h16631 };
  assign mesgMetaF_length__h17723 = { 10'h000, IF_mesgLength_22_BIT_14_23_THEN_mesgLength_22__ETC___d753 };
  assign mesgMetaF_opcode__h16809 = _1735_;
  assign mlp1B__h16631 = { mlp1__h16630[11:0], 2'h0 };
  assign mlp1__h16630 = _0141_;
  assign rdat__h15540 = { 16'h0000, x__h15543 };
  assign wsiBurstLength__h18454 = _1736_;
  assign wsiS_reqFifo_i_notEmpty__52_AND_wmi_operateD_5_ETC___d165 = _0795_;
  assign x__h15543 = { wsiS_statusR, wsiM_statusR };
  assign x__h16715 = _0309_;
  assign x__h18884 = _0310_;
  assign x_burstLength__h18559 = _1737_;
  assign x_byteEn__h18561 = _1739_;
  assign x_length__h17087 = { 2'h0, IF_mesgLength_22_BIT_14_23_THEN_mesgLength_22__ETC___d753 };
  assign wci_isReset__VAL = \wci_isReset.VAL ;
  assign \wci_isReset.RST  = wciS0_MReset_n;
  assign \size_fifoA.always_one  = 1'h1;
  assign \size_fifoA.always_zero  = 1'h0;
  assign \size_fifoA.fifo_1.always_zero  = 1'h0;
  assign \size_fifoA.fifo_1.junk_in  = 60'h000000000000000;
  assign \size_fifoA.fifo_1.wp_pl1  = _0323_;
  assign \size_fifoA.fifo_1.wp_pl2  = _0324_;
  assign \size_fifoA.fifo_1.rp_pl1  = _0325_;
  assign \size_fifoA.fifo_1.empty  = _0328_;
  assign \size_fifoA.fifo_1.full  = _0329_;
  assign \size_fifoA.fifo_1.empty_n  = _0386_;
  assign \size_fifoA.fifo_1.full_n  = _0376_;
  assign \size_fifoA.fifo_1.level  = _0393_;
  assign \size_fifoA.emptyn  = \size_fifoA.fifo_1.empty_n_r ;
  assign \size_fifoA.fulln  = \size_fifoA.fifo_1.full_n_r ;
  assign \size_fifoA.EMPTY_N  = \size_fifoA.fifo_1.empty_r ;
  assign \size_fifoA.FULL_N  = \size_fifoA.fifo_1.full_r ;
  assign \size_fifoA.fifo_1.re  = \size_fifoA.DEQ ;
  assign \size_fifoA.D_OUT  = \size_fifoA.fifo_1.dout ;
  assign \size_fifoA.fifo_1.we  = \size_fifoA.ENQ ;
  assign \size_fifoA.fifo_1.din  = \size_fifoA.D_IN ;
  assign \size_fifoA.fifo_1.clr  = \size_fifoA.CLR ;
  assign \size_fifoA.fifo_1.rst  = \size_fifoA.CLR ;
  assign \size_fifoA.fifo_1.clk  = \size_fifoA.CLK ;
  assign wci_reqF__EMPTY_N = \size_fifoA.EMPTY_N ;
  assign full_not_used = \size_fifoA.FULL_N ;
  assign wci_reqF__D_OUT = \size_fifoA.D_OUT ;
  assign \size_fifoA.CLR  = wci_reqF__CLR;
  assign \size_fifoA.DEQ  = wci_reqF__DEQ;
  assign \size_fifoA.ENQ  = wci_reqF__ENQ;
  assign \size_fifoA.D_IN  = wci_reqF__D_IN;
  assign \size_fifoA.CLK  = wciS0_Clk;
  assign wmi_isReset__VAL = \wmi_isReset.VAL ;
  assign \wmi_isReset.RST  = wciS0_MReset_n;
  assign \size_fifoB.always_one  = 1'h1;
  assign \size_fifoB.always_zero  = 1'h0;
  assign \size_fifoB.fifo_1.always_zero  = 1'h0;
  assign \size_fifoB.fifo_1.junk_in  = 32'd0;
  assign \size_fifoB.fifo_1.wp_pl1  = _0403_;
  assign \size_fifoB.fifo_1.wp_pl2  = _0404_;
  assign \size_fifoB.fifo_1.rp_pl1  = _0405_;
  assign \size_fifoB.fifo_1.empty  = _0408_;
  assign \size_fifoB.fifo_1.full  = _0409_;
  assign \size_fifoB.fifo_1.empty_n  = _0466_;
  assign \size_fifoB.fifo_1.full_n  = _0456_;
  assign \size_fifoB.fifo_1.level  = _0473_;
  assign \size_fifoB.emptyn  = \size_fifoB.fifo_1.empty_n_r ;
  assign \size_fifoB.fulln  = \size_fifoB.fifo_1.full_n_r ;
  assign \size_fifoB.EMPTY_N  = \size_fifoB.fifo_1.empty_r ;
  assign \size_fifoB.FULL_N  = \size_fifoB.fifo_1.full_r ;
  assign \size_fifoB.fifo_1.re  = \size_fifoB.DEQ ;
  assign \size_fifoB.D_OUT  = \size_fifoB.fifo_1.dout ;
  assign \size_fifoB.fifo_1.we  = \size_fifoB.ENQ ;
  assign \size_fifoB.fifo_1.din  = \size_fifoB.D_IN ;
  assign \size_fifoB.fifo_1.clr  = \size_fifoB.CLR ;
  assign \size_fifoB.fifo_1.rst  = \size_fifoB.CLR ;
  assign \size_fifoB.fifo_1.clk  = \size_fifoB.CLK ;
  assign wmi_respF__EMPTY_N = \size_fifoB.EMPTY_N ;
  assign wmi_respF__FULL_N = \size_fifoB.FULL_N ;
  assign wmi_respF__D_OUT = \size_fifoB.D_OUT ;
  assign \size_fifoB.CLR  = wmi_respF__CLR;
  assign \size_fifoB.DEQ  = wmi_respF__DEQ;
  assign \size_fifoB.ENQ  = wmi_respF__ENQ;
  assign \size_fifoB.D_IN  = wmi_respF__D_IN;
  assign \size_fifoB.CLK  = wciS0_Clk;
  assign wsiM_isReset__VAL = \wsiM_isReset.VAL ;
  assign \wsiM_isReset.RST  = wciS0_MReset_n;
  assign wsiS_isReset__VAL = \wsiS_isReset.VAL ;
  assign \wsiS_isReset.RST  = wciS0_MReset_n;
  assign \size_fifoc.always_one  = 1'h1;
  assign \size_fifoc.always_zero  = 1'h0;
  assign \size_fifoc.fifo_1.always_zero  = 1'h0;
  assign \size_fifoc.fifo_1.junk_in  = 61'h0000000000000000;
  assign \size_fifoc.fifo_1.wp_pl1  = _0483_;
  assign \size_fifoc.fifo_1.wp_pl2  = _0484_;
  assign \size_fifoc.fifo_1.rp_pl1  = _0485_;
  assign \size_fifoc.fifo_1.empty  = _0488_;
  assign \size_fifoc.fifo_1.full  = _0489_;
  assign \size_fifoc.fifo_1.empty_n  = _0546_;
  assign \size_fifoc.fifo_1.full_n  = _0536_;
  assign \size_fifoc.fifo_1.level  = _0553_;
  assign \size_fifoc.emptyn  = \size_fifoc.fifo_1.empty_n_r ;
  assign \size_fifoc.fulln  = \size_fifoc.fifo_1.full_n_r ;
  assign \size_fifoc.EMPTY_N  = \size_fifoc.fifo_1.empty_r ;
  assign \size_fifoc.FULL_N  = \size_fifoc.fifo_1.full_r ;
  assign \size_fifoc.fifo_1.re  = \size_fifoc.DEQ ;
  assign \size_fifoc.D_OUT  = \size_fifoc.fifo_1.dout ;
  assign \size_fifoc.fifo_1.we  = \size_fifoc.ENQ ;
  assign \size_fifoc.fifo_1.din  = \size_fifoc.D_IN ;
  assign \size_fifoc.fifo_1.clr  = \size_fifoc.CLR ;
  assign \size_fifoc.fifo_1.rst  = \size_fifoc.always_one ;
  assign \size_fifoc.fifo_1.clk  = \size_fifoc.CLK ;
  assign wsiS_reqFifo__EMPTY_N = \size_fifoc.EMPTY_N ;
  assign wsiS_reqFifo__FULL_N = \size_fifoc.FULL_N ;
  assign wsiS_reqFifo__D_OUT = \size_fifoc.D_OUT ;
  assign \size_fifoc.CLR  = wsiS_reqFifo__CLR;
  assign \size_fifoc.DEQ  = wsiS_reqFifo__DEQ;
  assign \size_fifoc.ENQ  = wsiS_reqFifo__ENQ;
  assign \size_fifoc.D_IN  = wsiS_reqFifo__D_IN;
  assign \size_fifoc.CLK  = wciS0_Clk;
  assign _0563_ = _0564_;
  assign _0560_ = _0561_;
  assign _0557_ = _0558_;
  assign _0554_ = _0555_;
  assign _0034_ = _0108_;
  assign _0097_ = _0120_;
  assign _0081_ = _0119_;
  assign _0079_ = _0118_;
  assign _0067_ = _0117_;
  assign _0065_ = _0116_;
  assign _0060_ = _0115_;
  assign _0058_ = _0114_;
  assign _0055_ = _0113_;
  assign _0053_ = _0112_;
  assign _0047_ = _0111_;
  assign _0045_ = _0110_;
  assign _0041_ = _0109_;
  assign _0031_ = _0107_;
  assign _0027_ = _0106_;
  assign _0025_ = _0105_;
  assign _0023_ = _0104_;
  assign _0017_ = _0103_;
  assign _0014_ = _0102_;
  assign _0011_ = _0101_;
  assign _0001_ = _0100_;
  assign _0000_ = _0099_;
  assign _1056_ = _0512_;
  assign _1058_ = _0510_;
  assign _1060_ = \size_fifoc.fifo_1.clr ;
  assign _1062_ = _0543_;
  assign _0477_ = _1061_;
  assign _1064_ = _0508_;
  assign _1066_ = _0506_;
  assign _1068_ = \size_fifoc.fifo_1.clr ;
  assign _1070_ = _0540_;
  assign _0475_ = _1069_;
  assign _1072_ = _0504_;
  assign _1074_ = _0503_;
  assign _1076_ = \size_fifoc.fifo_1.clr ;
  assign _1078_ = _0537_;
  assign _0474_ = _1077_;
  assign _1080_ = _0502_;
  assign _1082_ = _0499_;
  assign _1084_ = \size_fifoc.fifo_1.clr ;
  assign _1086_ = _0532_;
  assign _0476_ = _1085_;
  assign _1088_ = _0497_;
  assign _1090_ = _0495_;
  assign _1092_ = \size_fifoc.fifo_1.clr ;
  assign _1094_ = _0528_;
  assign _0478_ = _1093_;
  assign _1096_ = _0492_;
  assign _1098_ = _0491_;
  assign _1100_ = \size_fifoc.fifo_1.clr ;
  assign _1102_ = _0527_;
  assign _0479_ = _1101_;
  assign _1104_ = \size_fifoc.fifo_1.re ;
  assign _1106_ = _0490_;
  assign _1108_ = \size_fifoc.fifo_1.clr ;
  assign _1110_ = _0526_;
  assign _0480_ = _1109_;
  assign _1112_ = \size_fifoc.fifo_1.re ;
  assign _1114_ = \size_fifoc.fifo_1.clr ;
  assign _1116_ = _0524_;
  assign _0481_ = _1115_;
  assign _1118_ = \size_fifoc.fifo_1.we ;
  assign _1120_ = \size_fifoc.fifo_1.clr ;
  assign _1122_ = _0523_;
  assign _0482_ = _1121_;
  assign _1124_ = _0565_;
  assign _0564_ = _1123_;
  assign _1126_ = _0562_;
  assign _0561_ = _1125_;
  assign _1128_ = _0432_;
  assign _1130_ = _0430_;
  assign _1132_ = \size_fifoB.fifo_1.clr ;
  assign _1134_ = _0463_;
  assign _0397_ = _1133_;
  assign _1136_ = _0428_;
  assign _1138_ = _0426_;
  assign _1140_ = \size_fifoB.fifo_1.clr ;
  assign _1142_ = _0460_;
  assign _0395_ = _1141_;
  assign _1144_ = _0424_;
  assign _1146_ = _0423_;
  assign _1148_ = \size_fifoB.fifo_1.clr ;
  assign _1150_ = _0457_;
  assign _0394_ = _1149_;
  assign _1152_ = _0422_;
  assign _1154_ = _0419_;
  assign _1156_ = \size_fifoB.fifo_1.clr ;
  assign _1158_ = _0452_;
  assign _0396_ = _1157_;
  assign _1160_ = _0417_;
  assign _1162_ = _0415_;
  assign _1164_ = \size_fifoB.fifo_1.clr ;
  assign _1166_ = _0448_;
  assign _0398_ = _1165_;
  assign _1168_ = _0412_;
  assign _1170_ = _0411_;
  assign _1172_ = \size_fifoB.fifo_1.clr ;
  assign _1174_ = _0447_;
  assign _0399_ = _1173_;
  assign _1176_ = \size_fifoB.fifo_1.re ;
  assign _1178_ = _0410_;
  assign _1180_ = \size_fifoB.fifo_1.clr ;
  assign _1182_ = _0446_;
  assign _0400_ = _1181_;
  assign _1184_ = \size_fifoB.fifo_1.re ;
  assign _1186_ = \size_fifoB.fifo_1.clr ;
  assign _1188_ = _0444_;
  assign _0401_ = _1187_;
  assign _1190_ = \size_fifoB.fifo_1.we ;
  assign _1192_ = \size_fifoB.fifo_1.clr ;
  assign _1194_ = _0443_;
  assign _0402_ = _1193_;
  assign _1196_ = _0559_;
  assign _0558_ = _1195_;
  assign _1198_ = _0352_;
  assign _1200_ = _0350_;
  assign _1202_ = \size_fifoA.fifo_1.clr ;
  assign _1204_ = _0383_;
  assign _0317_ = _1203_;
  assign _1206_ = _0348_;
  assign _1208_ = _0346_;
  assign _1210_ = \size_fifoA.fifo_1.clr ;
  assign _1212_ = _0380_;
  assign _0315_ = _1211_;
  assign _1214_ = _0344_;
  assign _1216_ = _0343_;
  assign _1218_ = \size_fifoA.fifo_1.clr ;
  assign _1220_ = _0377_;
  assign _0314_ = _1219_;
  assign _1222_ = _0342_;
  assign _1224_ = _0339_;
  assign _1226_ = \size_fifoA.fifo_1.clr ;
  assign _1228_ = _0372_;
  assign _0316_ = _1227_;
  assign _1230_ = _0337_;
  assign _1232_ = _0335_;
  assign _1234_ = \size_fifoA.fifo_1.clr ;
  assign _1236_ = _0368_;
  assign _0318_ = _1235_;
  assign _1238_ = _0332_;
  assign _1240_ = _0331_;
  assign _1242_ = \size_fifoA.fifo_1.clr ;
  assign _1244_ = _0367_;
  assign _0319_ = _1243_;
  assign _1246_ = \size_fifoA.fifo_1.re ;
  assign _1248_ = _0330_;
  assign _1250_ = \size_fifoA.fifo_1.clr ;
  assign _1252_ = _0366_;
  assign _0320_ = _1251_;
  assign _1254_ = \size_fifoA.fifo_1.re ;
  assign _1256_ = \size_fifoA.fifo_1.clr ;
  assign _1258_ = _0364_;
  assign _0321_ = _1257_;
  assign _1260_ = \size_fifoA.fifo_1.we ;
  assign _1262_ = \size_fifoA.fifo_1.clr ;
  assign _1264_ = _0363_;
  assign _0322_ = _1263_;
  assign _1266_ = _0556_;
  assign _0555_ = _1265_;
  assign _1268_ = zeroLengthMesg__EN;
  assign _1270_ = _0864_;
  assign _0098_ = _1269_;
  assign _1272_ = wsiWordsRemain__EN;
  assign _1274_ = _0864_;
  assign _0096_ = _1273_;
  assign _1276_ = wsiS_trafficSticky__EN;
  assign _1278_ = _0864_;
  assign _0095_ = _1277_;
  assign _1280_ = wsiS_tBusyCount__EN;
  assign _1282_ = _0864_;
  assign _0094_ = _1281_;
  assign _1284_ = wsiS_statusR__EN;
  assign _0093_ = _1283_;
  assign _1286_ = wsiS_reqFifo_countReg__EN;
  assign _1288_ = _0864_;
  assign _0092_ = _1287_;
  assign _1290_ = wsiS_peerIsReady__EN;
  assign _1292_ = _0864_;
  assign _0091_ = _1291_;
  assign _1294_ = wsiS_pMesgCount__EN;
  assign _1296_ = _0864_;
  assign _0090_ = _1295_;
  assign _1298_ = wsiS_operateD__EN;
  assign _1300_ = _0864_;
  assign _0089_ = _1299_;
  assign _1302_ = wsiS_iMesgCount__EN;
  assign _1304_ = _0864_;
  assign _0088_ = _1303_;
  assign _1306_ = wsiS_errorSticky__EN;
  assign _1308_ = _0864_;
  assign _0087_ = _1307_;
  assign _1310_ = wsiS_burstKind__EN;
  assign _1312_ = _0864_;
  assign _0086_ = _1311_;
  assign _1314_ = wsiM_trafficSticky__EN;
  assign _1316_ = _0864_;
  assign _0085_ = _1315_;
  assign _1318_ = wsiM_tBusyCount__EN;
  assign _1320_ = _0864_;
  assign _0084_ = _1319_;
  assign _1322_ = wsiM_statusR__EN;
  assign _0083_ = _1321_;
  assign _1324_ = wsiM_sThreadBusy_d__EN;
  assign _1326_ = _0864_;
  assign _0082_ = _1325_;
  assign _1328_ = wsiM_reqFifo_q_1__EN;
  assign _1330_ = _0864_;
  assign _0080_ = _1329_;
  assign _1332_ = wsiM_reqFifo_q_0__EN;
  assign _1334_ = _0864_;
  assign _0078_ = _1333_;
  assign _1336_ = wsiM_reqFifo_c_r__EN;
  assign _1338_ = _0864_;
  assign _0077_ = _1337_;
  assign _1340_ = wsiM_peerIsReady__EN;
  assign _1342_ = _0864_;
  assign _0076_ = _1341_;
  assign _1344_ = wsiM_pMesgCount__EN;
  assign _1346_ = _0864_;
  assign _0075_ = _1345_;
  assign _1348_ = wsiM_operateD__EN;
  assign _1350_ = _0864_;
  assign _0074_ = _1349_;
  assign _1352_ = wsiM_iMesgCount__EN;
  assign _1354_ = _0864_;
  assign _0073_ = _1353_;
  assign _1356_ = wsiM_errorSticky__EN;
  assign _1358_ = _0864_;
  assign _0072_ = _1357_;
  assign _1360_ = wsiM_burstKind__EN;
  assign _1362_ = _0864_;
  assign _0071_ = _1361_;
  assign _1364_ = wmi_sThreadBusy_d__EN;
  assign _1366_ = _0864_;
  assign _0070_ = _1365_;
  assign _1368_ = wmi_sFlagReg__EN;
  assign _1370_ = _0864_;
  assign _0069_ = _1369_;
  assign _1372_ = wmi_sDataThreadBusy_d__EN;
  assign _1374_ = _0864_;
  assign _0068_ = _1373_;
  assign _1376_ = wmi_reqF_q_1__EN;
  assign _1378_ = _0864_;
  assign _0066_ = _1377_;
  assign _1380_ = wmi_reqF_q_0__EN;
  assign _1382_ = _0864_;
  assign _0064_ = _1381_;
  assign _1384_ = wmi_reqF_c_r__EN;
  assign _1386_ = _0864_;
  assign _0063_ = _1385_;
  assign _1388_ = wmi_peerIsReady__EN;
  assign _1390_ = _0864_;
  assign _0062_ = _1389_;
  assign _1392_ = wmi_operateD__EN;
  assign _1394_ = _0864_;
  assign _0061_ = _1393_;
  assign _1396_ = wmi_mFlagF_q_1__EN;
  assign _1398_ = _0864_;
  assign _0059_ = _1397_;
  assign _1400_ = wmi_mFlagF_q_0__EN;
  assign _1402_ = _0864_;
  assign _0057_ = _1401_;
  assign _1404_ = wmi_mFlagF_c_r__EN;
  assign _1406_ = _0864_;
  assign _0056_ = _1405_;
  assign _1408_ = wmi_dhF_q_1__EN;
  assign _1410_ = _0864_;
  assign _0054_ = _1409_;
  assign _1412_ = wmi_dhF_q_0__EN;
  assign _1414_ = _0864_;
  assign _0052_ = _1413_;
  assign _1416_ = wmi_dhF_c_r__EN;
  assign _1418_ = _0864_;
  assign _0051_ = _1417_;
  assign _1420_ = wmi_busyWithMessage__EN;
  assign _1422_ = _0864_;
  assign _0050_ = _1421_;
  assign _1424_ = wci_sThreadBusy_d__EN;
  assign _1426_ = _0864_;
  assign _0049_ = _1425_;
  assign _1428_ = wci_sFlagReg__EN;
  assign _1430_ = _0864_;
  assign _0048_ = _1429_;
  assign _1432_ = wci_respF_q_1__EN;
  assign _1434_ = _0864_;
  assign _0046_ = _1433_;
  assign _1436_ = wci_respF_q_0__EN;
  assign _1438_ = _0864_;
  assign _0044_ = _1437_;
  assign _1440_ = wci_respF_c_r__EN;
  assign _1442_ = _0864_;
  assign _0043_ = _1441_;
  assign _1444_ = wci_reqF_countReg__EN;
  assign _1446_ = _0864_;
  assign _0042_ = _1445_;
  assign _1448_ = wci_nState__EN;
  assign _1450_ = _0864_;
  assign _0040_ = _1449_;
  assign _1452_ = wci_illegalEdge__EN;
  assign _1454_ = _0864_;
  assign _0039_ = _1453_;
  assign _1456_ = wci_ctlOpActive__EN;
  assign _1458_ = _0864_;
  assign _0038_ = _1457_;
  assign _1460_ = wci_ctlAckReg__EN;
  assign _1462_ = _0864_;
  assign _0037_ = _1461_;
  assign _1464_ = wci_cState__EN;
  assign _1466_ = _0864_;
  assign _0036_ = _1465_;
  assign _1468_ = wci_cEdge__EN;
  assign _1470_ = _0864_;
  assign _0035_ = _1469_;
  assign _1472_ = valExpect__EN;
  assign _1474_ = _0864_;
  assign _0033_ = _1473_;
  assign _1476_ = unrollCnt__EN;
  assign _1478_ = _0864_;
  assign _0032_ = _1477_;
  assign _1480_ = thisMesg__EN;
  assign _1482_ = _0864_;
  assign _0030_ = _1481_;
  assign _1484_ = smaCtrl__EN;
  assign _1486_ = _0864_;
  assign _0029_ = _1485_;
  assign _1488_ = readyToRequest__EN;
  assign _1490_ = _0864_;
  assign _0028_ = _1489_;
  assign _1492_ = readyToPush__EN;
  assign _1494_ = _0864_;
  assign _0026_ = _1493_;
  assign _1496_ = preciseBurst__EN;
  assign _1498_ = _0864_;
  assign _0024_ = _1497_;
  assign _1500_ = opcode__EN;
  assign _1502_ = _0864_;
  assign _0022_ = _1501_;
  assign _1504_ = mesgReqValid__EN;
  assign _1506_ = _0864_;
  assign _0021_ = _1505_;
  assign _1508_ = mesgReqOK__EN;
  assign _1510_ = _0864_;
  assign _0020_ = _1509_;
  assign _1512_ = mesgReqAddr__EN;
  assign _0019_ = _1511_;
  assign _1514_ = mesgPreRequest__EN;
  assign _1516_ = _0864_;
  assign _0018_ = _1515_;
  assign _1518_ = mesgLengthSoFar__EN;
  assign _1520_ = _0864_;
  assign _0015_ = _1519_;
  assign _1522_ = mesgLength__EN;
  assign _1524_ = _0864_;
  assign _0016_ = _1523_;
  assign _1526_ = mesgCount__EN;
  assign _1528_ = _0864_;
  assign _0013_ = _1527_;
  assign _1530_ = lastMesg__EN;
  assign _1532_ = _0864_;
  assign _0012_ = _1531_;
  assign _1534_ = impreciseBurst__EN;
  assign _1536_ = _0864_;
  assign _0010_ = _1535_;
  assign _1538_ = firstMsgReq__EN;
  assign _1540_ = _0864_;
  assign _0009_ = _1539_;
  assign _1542_ = fabWordsRemain__EN;
  assign _1544_ = _0864_;
  assign _0008_ = _1543_;
  assign _1546_ = fabWordsCurReq__EN;
  assign _0007_ = _1545_;
  assign _1548_ = fabRespCredit_value__EN;
  assign _1550_ = _0864_;
  assign _0006_ = _1549_;
  assign _1552_ = errCount__EN;
  assign _1554_ = _0864_;
  assign _0005_ = _1553_;
  assign _1556_ = endOfMessage__EN;
  assign _1558_ = _0864_;
  assign _0004_ = _1557_;
  assign _1560_ = doAbort__EN;
  assign _1562_ = _0864_;
  assign _0003_ = _1561_;
  assign _1564_ = abortCount__EN;
  assign _1566_ = _0864_;
  assign _0002_ = _1565_;
  assign _0108_ = _1567_;
  assign _0120_ = _1570_;
  assign _0119_ = _1583_;
  assign _0118_ = _1587_;
  assign _0117_ = _1591_;
  assign _0116_ = _1595_;
  assign _0115_ = _1599_;
  assign _0114_ = _1603_;
  assign _0113_ = _1607_;
  assign _0112_ = _1611_;
  assign _0111_ = _1615_;
  assign _0110_ = _1619_;
  assign _0109_ = _1623_;
  assign _0107_ = _1627_;
  assign _0106_ = _1634_;
  assign _0105_ = _1638_;
  assign _0104_ = _1642_;
  assign _0103_ = _1650_;
  assign _0102_ = _1652_;
  assign _0101_ = _1658_;
  assign _0100_ = _1660_;
  assign _0099_ = _1664_;
  assign value__h6065 = _1567_;
  assign x_data__h15447 = _1570_;
  assign wsiM_reqFifo_q_1__D_IN = _1583_;
  assign wsiM_reqFifo_q_0__D_IN = _1587_;
  assign wmi_reqF_q_1__D_IN = _1591_;
  assign wmi_reqF_q_0__D_IN = _1595_;
  assign wmi_mFlagF_q_1__D_IN = _1599_;
  assign wmi_mFlagF_q_0__D_IN = _1603_;
  assign wmi_dhF_q_1__D_IN = _1607_;
  assign wmi_dhF_q_0__D_IN = _1611_;
  assign wci_respF_q_1__D_IN = _1615_;
  assign wci_respF_q_0__D_IN = _1619_;
  assign wci_nState__D_IN = _1623_;
  assign thisMesg__D_IN = _1627_;
  assign readyToPush__D_IN = _1634_;
  assign preciseBurst__D_IN = _1638_;
  assign opcode__D_IN = _1642_;
  assign mesgLength__D_IN = _1650_;
  assign mesgCount__D_IN = _1652_;
  assign impreciseBurst__D_IN = _1658_;
  assign MUX_wmi_reqF_q_0__write_1__VAL_1 = _1660_;
  assign MUX_wci_respF_q_0__write_1__VAL_1 = _1664_;
  assign _0158_ = 1'h1;
  assign _0556_ = \wci_isReset.RST ;
  assign _0163_ = _0150_;
  assign _0159_ = _0150_;
  assign _0559_ = \wmi_isReset.RST ;
  assign _1179_ = _1177_;
  assign _1131_ = _1129_;
  assign _0562_ = \wsiM_isReset.RST ;
  assign _1610_ = _0681_;
  assign _1609_ = _0720_;
  assign _1608_ = _0679_;
  assign _1667_ = _0670_;
  assign _1666_ = _0579_;
  assign _1665_ = _0660_;
  assign _1569_ = _0709_;
  assign _1568_ = _0635_;
  assign _1663_ = _0635_;
  assign _1662_ = _0582_;
  assign _1661_ = _0617_;
  assign _1125_ = 1'h0;
  assign _1255_ = _1253_;
  assign _1249_ = _1247_;
  assign _0366_ = 1'h1;
  assign _1251_ = 1'h0;
  assign _1241_ = _1239_;
  assign _0367_ = 1'h1;
  assign _1243_ = 1'h0;
  assign _1233_ = _1231_;
  assign _0368_ = 1'h1;
  assign _1235_ = 1'h0;
  assign _1297_ = _0306_;
  assign _1225_ = _1223_;
  assign _0372_ = 1'h1;
  assign _1227_ = 1'h1;
  assign _1289_ = wsiS1_MReset_n;
  assign _1217_ = _1215_;
  assign _0377_ = 1'h1;
  assign _1219_ = 7'h00;
  assign _1283_ = { \wsiS_isReset.VAL , _0858_, _0859_, wsiS_errorSticky, _1051_, _0995_, 1'h0, wsiS_trafficSticky };
  assign _1209_ = _1207_;
  assign _0380_ = 1'h1;
  assign _1211_ = 1'h1;
  assign _1201_ = _1199_;
  assign _0383_ = 1'h1;
  assign _1203_ = 1'h0;
  assign _1265_ = 1'h0;
  assign _1195_ = 1'h0;
  assign _1261_ = _1259_;
  assign _0363_ = 1'h1;
  assign _1263_ = 6'h00;
  assign _1191_ = _1189_;
  assign _0443_ = 1'h1;
  assign _1193_ = 2'h0;
  assign _1185_ = _1183_;
  assign _0444_ = 1'h1;
  assign _1187_ = 2'h0;
  assign _0364_ = 1'h1;
  assign _1257_ = 6'h00;
  assign _1459_ = _0912_;
  assign _1513_ = _0587_;
  assign _1643_ = _0651_;
  assign _1641_ = _0649_;
  assign _1639_ = _0651_;
  assign _1637_ = _0712_;
  assign _1635_ = _0651_;
  assign _1633_ = _0710_;
  assign _1622_ = _0705_;
  assign _1621_ = _0672_;
  assign _1620_ = _0673_;
  assign _1618_ = _0706_;
  assign _1617_ = _0672_;
  assign _1616_ = _0673_;
  assign _1631_ = _0709_;
  assign _1630_ = _0591_;
  assign _1629_ = _0635_;
  assign _1628_ = _0668_;
  assign _1427_ = 1'h0;
  assign _1423_ = 1'h0;
  assign _1419_ = wmi_busyWithMessage;
  assign _0151_ = _0556_;
  assign _1645_ = _0709_;
  assign _0156_ = 1'h1;
  assign _0162_ = _0148_;
  assign _0157_ = _0148_;
  assign _0149_ = _0559_;
  assign _0154_ = 1'h1;
  assign _0161_ = _0146_;
  assign _0155_ = _0146_;
  assign _0147_ = _0562_;
  assign _0152_ = 1'h1;
  assign _0565_ = \wsiS_isReset.RST ;
  assign _0160_ = _0144_;
  assign _0153_ = _0144_;
  assign _0145_ = _0565_;
  assign _1659_ = _0651_;
  assign _1657_ = _0710_;
  assign _1655_ = _0711_;
  assign _1654_ = _0639_;
  assign _1653_ = _0668_;
  assign _1651_ = _0651_;
  assign _1649_ = _0712_;
  assign _1647_ = _0639_;
  assign _1614_ = _0681_;
  assign _1613_ = _0719_;
  assign _1612_ = _0679_;
  assign _1123_ = 1'h0;
  assign _1119_ = _1117_;
  assign _0523_ = 1'h0;
  assign _1121_ = _1119_;
  assign _1113_ = _1111_;
  assign _0524_ = 1'h0;
  assign _1115_ = _1113_;
  assign _1107_ = _1105_;
  assign _0526_ = 1'h0;
  assign _1109_ = _1107_;
  assign _1099_ = _1097_;
  assign _0527_ = 1'h0;
  assign _1101_ = _1099_;
  assign _1091_ = _1089_;
  assign _0528_ = 1'h0;
  assign _1093_ = _1091_;
  assign _1083_ = _1081_;
  assign _0532_ = 1'h0;
  assign _1085_ = _1083_;
  assign _1075_ = _1073_;
  assign _0537_ = 1'h0;
  assign _1077_ = _1075_;
  assign _1067_ = _1065_;
  assign _0540_ = 1'h0;
  assign _1069_ = _1067_;
  assign _1059_ = _1057_;
  assign _0543_ = 1'h0;
  assign _1061_ = _1059_;
  assign _1355_ = wsiM_errorSticky;
  assign _0446_ = 1'h1;
  assign _1181_ = 1'h0;
  assign _1171_ = _1169_;
  assign _0447_ = 1'h1;
  assign _1173_ = 1'h0;
  assign _1163_ = _1161_;
  assign _0448_ = 1'h1;
  assign _1165_ = 1'h0;
  assign _1155_ = _1153_;
  assign _0452_ = 1'h1;
  assign _1157_ = 1'h1;
  assign _1147_ = _1145_;
  assign _0457_ = 1'h1;
  assign _1149_ = 3'h0;
  assign _1139_ = _1137_;
  assign _0460_ = 1'h1;
  assign _1141_ = 1'h1;
  assign _0463_ = 1'h1;
  assign _1133_ = 1'h0;
  assign _1347_ = _0293_;
  assign _1339_ = wsiM1_SReset_n;
  assign _1590_ = _0662_;
  assign _1589_ = _0707_;
  assign _1588_ = _0663_;
  assign _1586_ = _0662_;
  assign _1585_ = _0708_;
  assign _1584_ = _0663_;
  assign _1323_ = wsiM1_SThreadBusy;
  assign _1321_ = { \wsiM_isReset.VAL , _0855_, _0856_, wsiM_errorSticky, _1050_, wsiM_sThreadBusy_d, 1'h0, wsiM_trafficSticky };
  assign _1606_ = _0685_;
  assign _1605_ = _0717_;
  assign _1604_ = _0686_;
  assign _1601_ = _0718_;
  assign _1600_ = _0686_;
  assign _1602_ = _0685_;
  assign _1391_ = _0281_;
  assign _1387_ = wmiM_SReset_n;
  assign _1598_ = _0715_;
  assign _1597_ = _0690_;
  assign _1596_ = _0693_;
  assign _1594_ = _0716_;
  assign _1593_ = _0690_;
  assign _1592_ = _0693_;
  assign _1371_ = wmiM_SDataThreadBusy;
  assign _1367_ = wmiM_SFlag;
  assign _1363_ = wmiM_SThreadBusy;
  assign _1547_ = _1714_;
  assign _1537_ = firstMsgReq;
  assign _1429_ = 1'h0;
endmodule
