// Seed: 1062348
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign {id_6, id_6} = id_1;
endmodule
module module_0 (
    input tri0 id_0,
    input tri id_1,
    output wand id_2,
    output wire id_3,
    input uwire id_4,
    input tri1 id_5,
    output tri id_6,
    input supply0 id_7,
    output uwire id_8,
    input tri0 id_9,
    input wor id_10,
    output tri0 id_11,
    input wand id_12,
    input supply0 id_13
    , id_21,
    output wor module_1,
    output tri1 id_15,
    input uwire id_16,
    output wire id_17,
    input tri0 id_18,
    input wor id_19
);
  wire  id_22;
  logic id_23;
  wire  id_24;
  ;
  logic id_25;
  module_0 modCall_1 (
      id_21,
      id_21,
      id_21,
      id_21,
      id_24,
      id_25
  );
  id_26 :
  assert property (@(posedge id_19) 1)
  else $unsigned(61);
  ;
endmodule
