

================================================================
== Vivado HLS Report for 'k2c_dot'
================================================================
* Date:           Sat Apr 20 22:09:13 2024

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        FaceClassifier
* Solution:       solution1
* Product family: virtexu
* Target device:  xcvu160-flgc2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.539|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------+-------------+-----+-----+-----+-----+---------+
        |                        |             |  Latency  |  Interval | Pipeline|
        |        Instance        |    Module   | min | max | min | max |   Type  |
        +------------------------+-------------+-----+-----+-----+-----+---------+
        |grp_k2c_idx2sub_fu_676  |k2c_idx2sub  |    ?|    ?|    ?|    ?|   none  |
        |grp_k2c_sub2idx_fu_687  |k2c_sub2idx  |    ?|    ?|    ?|    ?|   none  |
        +------------------------+-------------+-----+-----+-----+-----+---------+

        * Loop: 
        +--------------+-----+-----+----------+-----------+-----------+------+----------+
        |              |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1      |    ?|    ?|         1|          -|          -|     ?|    no    |
        |- Loop 2      |    ?|    ?|         1|          -|          -|     ?|    no    |
        |- Loop 3      |    ?|    ?|         2|          1|          1|     ?|    yes   |
        |- Loop 4      |    ?|    ?|         2|          1|          1|     ?|    yes   |
        |- Loop 5      |    ?|    ?|         2|          1|          1|     ?|    yes   |
        |- Loop 6      |    ?|    ?|         3|          1|          1|     ?|    yes   |
        |- Loop 7      |    ?|    ?|         3|          1|          1|     ?|    yes   |
        |- Loop 8      |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 8.1   |    ?|    ?|         3|          1|          1|     ?|    yes   |
        |- Loop 9      |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 9.1   |    ?|    ?|         3|          1|          1|     ?|    yes   |
        |- Loop 10     |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 10.1  |    ?|    ?|         8|          4|          1|     ?|    yes   |
        +--------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+--------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT  |
+---------------------+---------+-------+---------+--------+
|DSP                  |        -|      3|        -|       -|
|Expression           |        -|     10|        0|    1754|
|FIFO                 |        -|      -|        -|       -|
|Instance             |        -|     15|    19783|   15189|
|Memory               |        0|      -|     1024|      40|
|Multiplexer          |        -|      -|        -|    1331|
|Register             |        -|      -|     2039|       -|
+---------------------+---------+-------+---------+--------+
|Total                |        0|     28|    22846|   18314|
+---------------------+---------+-------+---------+--------+
|Available SLR        |     2184|    520|   617600|  308800|
+---------------------+---------+-------+---------+--------+
|Utilization SLR (%)  |        0|      5|        3|       5|
+---------------------+---------+-------+---------+--------+
|Available            |     6552|   1560|  1852800|  926400|
+---------------------+---------+-------+---------+--------+
|Utilization (%)      |        0|      1|        1|       1|
+---------------------+---------+-------+---------+--------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-------+-------+
    |         Instance         |        Module        | BRAM_18K| DSP48E|   FF  |  LUT  |
    +--------------------------+----------------------+---------+-------+-------+-------+
    |face_classifier_cdEe_U91  |face_classifier_cdEe  |        0|      2|    227|    214|
    |face_classifier_ceOg_U92  |face_classifier_ceOg  |        0|      3|    128|    135|
    |face_classifier_cfYi_U93  |face_classifier_cfYi  |        0|      0|    779|    469|
    |face_classifier_cvdy_U94  |face_classifier_cvdy  |        0|      0|    779|    469|
    |grp_k2c_idx2sub_fu_676    |k2c_idx2sub           |        0|      0|  17532|  13588|
    |grp_k2c_sub2idx_fu_687    |k2c_sub2idx           |        0|     10|    338|    314|
    +--------------------------+----------------------+---------+-------+-------+-------+
    |Total                     |                      |        0|     15|  19783|  15189|
    +--------------------------+----------------------+---------+-------+-------+-------+

    * DSP48: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |face_classifier_chbi_U95  |face_classifier_chbi  | i0 + i1 * i2 |
    |face_classifier_cwdI_U96  |face_classifier_cwdI  |    i0 * i1   |
    |face_classifier_cxdS_U97  |face_classifier_cxdS  | i0 * i1 + i2 |
    +--------------------------+----------------------+--------------+

    * Memory: 
    +-----------+-----------------+---------+-----+----+------+-----+------+-------------+
    |   Memory  |      Module     | BRAM_18K|  FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +-----------+-----------------+---------+-----+----+------+-----+------+-------------+
    |permA_U    |k2c_dot_1_permA  |        0|  128|   5|     5|   64|     1|          320|
    |permB_U    |k2c_dot_1_permA  |        0|  128|   5|     5|   64|     1|          320|
    |freeA_U    |k2c_dot_1_permA  |        0|  128|   5|     5|   64|     1|          320|
    |freeB_U    |k2c_dot_1_permA  |        0|  128|   5|     5|   64|     1|          320|
    |newshpA_U  |k2c_dot_1_permA  |        0|  128|   5|     5|   64|     1|          320|
    |newshpB_U  |k2c_dot_1_permA  |        0|  128|   5|     5|   64|     1|          320|
    |Asub_U     |k2c_dot_1_permA  |        0|  128|   5|     5|   64|     1|          320|
    |Bsub_U     |k2c_dot_1_permA  |        0|  128|   5|     5|   64|     1|          320|
    +-----------+-----------------+---------+-----+----+------+-----+------+-------------+
    |Total      |                 |        0| 1024|  40|    40|  512|     8|         2560|
    +-----------+-----------------+---------+-----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+-----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+-----+------------+------------+
    |bound_fu_957_p2                |     *    |     10|  0|   45|          64|          64|
    |count_6_fu_734_p2              |     +    |      0|  0|   71|          64|           1|
    |count_7_fu_771_p2              |     +    |      0|  0|   71|          64|           1|
    |i_26_fu_719_p2                 |     +    |      0|  0|   71|          64|           1|
    |i_28_fu_755_p2                 |     +    |      0|  0|   71|          64|           1|
    |i_29_cast_fu_812_p2            |     +    |      0|  0|   11|           2|           3|
    |i_29_fu_807_p2                 |     +    |      0|  0|   71|           2|          64|
    |i_30_fu_828_p2                 |     +    |      0|  0|   11|           3|           1|
    |i_31_fu_849_p2                 |     +    |      0|  0|   11|           3|           1|
    |i_32_fu_870_p2                 |     +    |      0|  0|   11|           3|           1|
    |i_33_fu_886_p2                 |     +    |      0|  0|   11|           3|           1|
    |i_34_fu_902_p2                 |     +    |      0|  0|   11|           3|           1|
    |i_35_fu_913_p2                 |     +    |      0|  0|   19|          12|           1|
    |i_36_fu_945_p2                 |     +    |      0|  0|   71|          64|           1|
    |i_37_fu_1017_p2                |     +    |      0|  0|   71|           1|          64|
    |indvar_flatten_next_fu_998_p2  |     +    |      0|  0|  135|         128|           1|
    |j_10_fu_843_p2                 |     +    |      0|  0|   71|          64|           1|
    |j_11_fu_864_p2                 |     +    |      0|  0|   71|          64|           1|
    |j_12_fu_934_p2                 |     +    |      0|  0|   11|           3|           1|
    |j_13_fu_973_p2                 |     +    |      0|  0|   11|           3|           1|
    |j_14_fu_1085_p2                |     +    |      0|  0|   71|          64|           1|
    |k_2_fu_1056_p2                 |     +    |      0|  0|   71|          64|           1|
    |sum3_fu_1076_p2                |     +    |      0|  0|   19|          12|          12|
    |sum9_fu_983_p2                 |     +    |      0|  0|   19|          12|          12|
    |sum_fu_1066_p2                 |     +    |      0|  0|   19|          12|          12|
    |exitcond10_fu_929_p2           |   icmp   |      0|  0|   29|          64|          64|
    |exitcond11_fu_897_p2           |   icmp   |      0|  0|   29|          64|          64|
    |exitcond12_fu_881_p2           |   icmp   |      0|  0|   29|          64|          64|
    |exitcond13_fu_714_p2           |   icmp   |      0|  0|   29|          64|          64|
    |exitcond14_fu_823_p2           |   icmp   |      0|  0|   29|          64|          64|
    |exitcond15_fu_750_p2           |   icmp   |      0|  0|   29|          64|          64|
    |exitcond4_fu_940_p2            |   icmp   |      0|  0|   29|          64|          64|
    |exitcond5_fu_908_p2            |   icmp   |      0|  0|   13|          12|          12|
    |exitcond9_fu_968_p2            |   icmp   |      0|  0|   29|          64|          64|
    |exitcond_flatten_fu_993_p2     |   icmp   |      0|  0|   50|         128|         128|
    |exitcond_fu_1051_p2            |   icmp   |      0|  0|   29|          64|          64|
    |tmp_18_fu_725_p2               |   icmp   |      0|  0|   29|          64|          64|
    |tmp_20_fu_838_p2               |   icmp   |      0|  0|   29|          64|          64|
    |tmp_21_fu_859_p2               |   icmp   |      0|  0|   29|          64|          64|
    |tmp_37_fu_1004_p2              |   icmp   |      0|  0|   29|          64|          64|
    |tmp_fu_761_p2                  |   icmp   |      0|  0|   29|          64|           1|
    |j9_mid2_fu_1009_p3             |  select  |      0|  0|   64|           1|          64|
    |tmp_25_mid2_v_v_fu_1023_p3     |  select  |      0|  0|   64|           1|          64|
    |ap_enable_pp0                  |    xor   |      0|  0|    2|           1|           2|
    |ap_enable_pp1                  |    xor   |      0|  0|    2|           1|           2|
    |ap_enable_pp2                  |    xor   |      0|  0|    2|           1|           2|
    |ap_enable_pp3                  |    xor   |      0|  0|    2|           1|           2|
    |ap_enable_pp4                  |    xor   |      0|  0|    2|           1|           2|
    |ap_enable_pp5                  |    xor   |      0|  0|    2|           1|           2|
    |ap_enable_pp6                  |    xor   |      0|  0|    2|           1|           2|
    |ap_enable_pp7                  |    xor   |      0|  0|    2|           1|           2|
    |ap_enable_reg_pp0_iter1        |    xor   |      0|  0|    2|           2|           1|
    |ap_enable_reg_pp1_iter1        |    xor   |      0|  0|    2|           2|           1|
    |ap_enable_reg_pp2_iter1        |    xor   |      0|  0|    2|           2|           1|
    |ap_enable_reg_pp3_iter1        |    xor   |      0|  0|    2|           2|           1|
    |ap_enable_reg_pp4_iter1        |    xor   |      0|  0|    2|           2|           1|
    |ap_enable_reg_pp5_iter1        |    xor   |      0|  0|    2|           2|           1|
    |ap_enable_reg_pp6_iter1        |    xor   |      0|  0|    2|           2|           1|
    |ap_enable_reg_pp7_iter1        |    xor   |      0|  0|    2|           2|           1|
    +-------------------------------+----------+-------+---+-----+------------+------------+
    |Total                          |          |     10|  0| 1754|        1904|        1374|
    +-------------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +---------------------------------+-----+-----------+-----+-----------+
    |               Name              | LUT | Input Size| Bits| Total Bits|
    +---------------------------------+-----+-----------+-----+-----------+
    |Ar_shape_address0                |   21|          4|    3|         12|
    |Ar_shape_ce0                     |   15|          3|    1|          3|
    |Asub_address0                    |   27|          5|    3|         15|
    |Asub_ce0                         |   21|          4|    1|          4|
    |Asub_d0                          |   15|          3|   64|        192|
    |Asub_we0                         |   15|          3|    1|          3|
    |B_shape_address0                 |   21|          4|    3|         12|
    |B_shape_ce0                      |   15|          3|    1|          3|
    |Bsub_address0                    |   27|          5|    3|         15|
    |Bsub_ce0                         |   21|          4|    1|          4|
    |Bsub_d0                          |   15|          3|   64|        192|
    |Bsub_we0                         |   15|          3|    1|          3|
    |C_array_address0                 |   15|          3|   12|         36|
    |C_array_d0                       |   15|          3|   32|         96|
    |ap_NS_fsm                        |  437|         99|    1|         99|
    |ap_enable_reg_pp0_iter1          |   15|          3|    1|          3|
    |ap_enable_reg_pp1_iter1          |   15|          3|    1|          3|
    |ap_enable_reg_pp2_iter1          |   15|          3|    1|          3|
    |ap_enable_reg_pp3_iter1          |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter2          |    9|          2|    1|          2|
    |ap_enable_reg_pp4_iter1          |    9|          2|    1|          2|
    |ap_enable_reg_pp4_iter2          |    9|          2|    1|          2|
    |ap_enable_reg_pp5_iter1          |    9|          2|    1|          2|
    |ap_enable_reg_pp5_iter2          |    9|          2|    1|          2|
    |ap_enable_reg_pp6_iter1          |    9|          2|    1|          2|
    |ap_enable_reg_pp6_iter2          |    9|          2|    1|          2|
    |ap_enable_reg_pp7_iter1          |   15|          3|    1|          3|
    |ap_phi_mux_k_phi_fu_669_p4       |    9|          2|   64|        128|
    |axesA_address0                   |   15|          3|    1|          3|
    |count_2_fu_118                   |    9|          2|   64|        128|
    |count_fu_82                      |    9|          2|   64|        128|
    |freeA_address0                   |   15|          3|    3|          9|
    |freeB_address0                   |   15|          3|    3|          9|
    |fwork_address0                   |   21|          4|   11|         44|
    |fwork_d0                         |   15|          3|   32|         96|
    |grp_k2c_idx2sub_fu_676_idx       |   15|          3|   64|        192|
    |grp_k2c_idx2sub_fu_676_ndim      |   15|          3|   64|        192|
    |grp_k2c_idx2sub_fu_676_shape_q0  |   15|          3|   64|        192|
    |grp_k2c_sub2idx_fu_687_ndim      |   15|          3|   64|        192|
    |grp_k2c_sub2idx_fu_687_shape_q0  |   15|          3|   64|        192|
    |grp_k2c_sub2idx_fu_687_sub_q0    |   15|          3|   64|        192|
    |i_10_reg_574                     |    9|          2|   12|         24|
    |i_11_reg_596                     |    9|          2|   64|        128|
    |i_1_reg_485                      |    9|          2|   64|        128|
    |i_4_reg_497                      |    9|          2|    3|          6|
    |i_5_reg_508                      |    9|          2|    3|          6|
    |i_7_reg_529                      |    9|          2|    3|          6|
    |i_8_reg_552                      |    9|          2|    3|          6|
    |i_9_reg_563                      |    9|          2|    3|          6|
    |i_reg_473                        |    9|          2|   64|        128|
    |i_s_reg_631                      |    9|          2|   64|        128|
    |indvar_flatten_reg_620           |    9|          2|  128|        256|
    |j3_reg_585                       |    9|          2|    3|          6|
    |j4_reg_609                       |    9|          2|    3|          6|
    |j9_reg_642                       |    9|          2|   64|        128|
    |j_1_reg_540                      |    9|          2|   64|        128|
    |j_reg_517                        |    9|          2|   64|        128|
    |k_reg_665                        |    9|          2|   64|        128|
    |newshpA_address0                 |   15|          3|    3|          9|
    |newshpA_ce0                      |   15|          3|    1|          3|
    |newshpB_address0                 |   15|          3|    3|          9|
    |newshpB_ce0                      |   15|          3|    1|          3|
    |permA_address0                   |   27|          5|    3|         15|
    |permA_d0                         |   15|          3|   64|        192|
    |permB_address0                   |   27|          5|    3|         15|
    |permB_d0                         |   15|          3|   64|        192|
    |tmp_29_reg_653                   |    9|          2|   32|         64|
    +---------------------------------+-----+-----------+-----+-----------+
    |Total                            | 1331|        281| 1676|       4262|
    +---------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+-----+----+-----+-----------+
    |                 Name                |  FF | LUT| Bits| Const Bits|
    +-------------------------------------+-----+----+-----+-----------+
    |Ar_numel_read_cast_reg_1157          |   12|   0|   64|         52|
    |Ar_shape_load_reg_1212               |   64|   0|   64|          0|
    |C_array_addr_reg_1483                |   12|   0|   12|          0|
    |ap_CS_fsm                            |   98|   0|   98|          0|
    |ap_enable_reg_pp0_iter0              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1              |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0              |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1              |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0              |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1              |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2              |    1|   0|    1|          0|
    |ap_enable_reg_pp4_iter0              |    1|   0|    1|          0|
    |ap_enable_reg_pp4_iter1              |    1|   0|    1|          0|
    |ap_enable_reg_pp4_iter2              |    1|   0|    1|          0|
    |ap_enable_reg_pp5_iter0              |    1|   0|    1|          0|
    |ap_enable_reg_pp5_iter1              |    1|   0|    1|          0|
    |ap_enable_reg_pp5_iter2              |    1|   0|    1|          0|
    |ap_enable_reg_pp6_iter0              |    1|   0|    1|          0|
    |ap_enable_reg_pp6_iter1              |    1|   0|    1|          0|
    |ap_enable_reg_pp6_iter2              |    1|   0|    1|          0|
    |ap_enable_reg_pp7_iter0              |    1|   0|    1|          0|
    |ap_enable_reg_pp7_iter1              |    1|   0|    1|          0|
    |axesA_load_reg_1162                  |   64|   0|   64|          0|
    |bound_reg_1420                       |  128|   0|  128|          0|
    |count_2_fu_118                       |   64|   0|   64|          0|
    |count_fu_82                          |   64|   0|   64|          0|
    |exitcond10_reg_1388                  |    1|   0|    1|          0|
    |exitcond10_reg_1388_pp5_iter1_reg    |    1|   0|    1|          0|
    |exitcond11_reg_1350                  |    1|   0|    1|          0|
    |exitcond11_reg_1350_pp4_iter1_reg    |    1|   0|    1|          0|
    |exitcond12_reg_1326                  |    1|   0|    1|          0|
    |exitcond12_reg_1326_pp3_iter1_reg    |    1|   0|    1|          0|
    |exitcond14_reg_1259                  |    1|   0|    1|          0|
    |exitcond9_reg_1430                   |    1|   0|    1|          0|
    |exitcond9_reg_1430_pp6_iter1_reg     |    1|   0|    1|          0|
    |exitcond_reg_1488                    |    1|   0|    1|          0|
    |exitcond_reg_1488_pp7_iter1_reg      |    1|   0|    1|          0|
    |free_axesA_reg_1223                  |   64|   0|   64|          0|
    |free_axesB_reg_1228                  |   64|   0|   64|          0|
    |fwork_load_2_reg_1512                |   32|   0|   32|          0|
    |fwork_load_reg_1507                  |   32|   0|   32|          0|
    |grp_k2c_idx2sub_fu_676_ap_start_reg  |    1|   0|    1|          0|
    |grp_k2c_sub2idx_fu_687_ap_start_reg  |    1|   0|    1|          0|
    |i_10_cast6_reg_1377                  |   12|   0|   64|         52|
    |i_10_reg_574                         |   12|   0|   12|          0|
    |i_11_reg_596                         |   64|   0|   64|          0|
    |i_1_reg_485                          |   64|   0|   64|          0|
    |i_29_cast_reg_1249                   |    3|   0|    3|          0|
    |i_29_reg_1244                        |   64|   0|   64|          0|
    |i_35_reg_1372                        |   12|   0|   12|          0|
    |i_36_reg_1415                        |   64|   0|   64|          0|
    |i_4_cast_reg_1254                    |    3|   0|   64|         61|
    |i_4_reg_497                          |    3|   0|    3|          0|
    |i_5_cast_reg_1273                    |    3|   0|   64|         61|
    |i_5_reg_508                          |    3|   0|    3|          0|
    |i_7_cast_reg_1297                    |    3|   0|   64|         61|
    |i_7_reg_529                          |    3|   0|    3|          0|
    |i_8_cast_reg_1321                    |    3|   0|   64|         61|
    |i_8_cast_reg_1321_pp3_iter1_reg      |    3|   0|   64|         61|
    |i_8_reg_552                          |    3|   0|    3|          0|
    |i_9_cast_reg_1345                    |    3|   0|   64|         61|
    |i_9_cast_reg_1345_pp4_iter1_reg      |    3|   0|   64|         61|
    |i_9_reg_563                          |    3|   0|    3|          0|
    |i_reg_473                            |   64|   0|   64|          0|
    |i_s_reg_631                          |   64|   0|   64|          0|
    |indvar_flatten_next_reg_1458         |  128|   0|  128|          0|
    |indvar_flatten_reg_620               |  128|   0|  128|          0|
    |j3_cast_reg_1383                     |    3|   0|   64|         61|
    |j3_cast_reg_1383_pp5_iter1_reg       |    3|   0|   64|         61|
    |j3_reg_585                           |    3|   0|    3|          0|
    |j4_cast_reg_1425                     |    3|   0|   64|         61|
    |j4_cast_reg_1425_pp6_iter1_reg       |    3|   0|   64|         61|
    |j4_reg_609                           |    3|   0|    3|          0|
    |j9_mid2_reg_1463                     |   64|   0|   64|          0|
    |j9_reg_642                           |   64|   0|   64|          0|
    |j_1_reg_540                          |   64|   0|   64|          0|
    |j_reg_517                            |   64|   0|   64|          0|
    |k_2_reg_1492                         |   64|   0|   64|          0|
    |k_reg_665                            |   64|   0|   64|          0|
    |tmp_20_reg_1278                      |    1|   0|    1|          0|
    |tmp_21_reg_1302                      |    1|   0|    1|          0|
    |tmp_25_mid2_v_v_reg_1468             |   64|   0|   64|          0|
    |tmp_26_mid2_reg_1473                 |   12|   0|   12|          0|
    |tmp_29_reg_653                       |   32|   0|   32|          0|
    |tmp_33_reg_1517                      |   32|   0|   32|          0|
    |tmp_40_reg_1218                      |   12|   0|   12|          0|
    |tmp_41_reg_1234                      |   12|   0|   12|          0|
    |tmp_42_reg_1239                      |   13|   0|   13|          0|
    |tmp_46_reg_1478                      |   12|   0|   12|          0|
    +-------------------------------------+-----+----+-----+-----------+
    |Total                                | 2039|   0| 2814|        775|
    +-------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+---------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-------------------+-----+-----+------------+---------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |    k2c_dot    | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |    k2c_dot    | return value |
|ap_start           |  in |    1| ap_ctrl_hs |    k2c_dot    | return value |
|ap_done            | out |    1| ap_ctrl_hs |    k2c_dot    | return value |
|ap_idle            | out |    1| ap_ctrl_hs |    k2c_dot    | return value |
|ap_ready           | out |    1| ap_ctrl_hs |    k2c_dot    | return value |
|C_array_address0   | out |   12|  ap_memory |    C_array    |     array    |
|C_array_ce0        | out |    1|  ap_memory |    C_array    |     array    |
|C_array_we0        | out |    1|  ap_memory |    C_array    |     array    |
|C_array_d0         | out |   32|  ap_memory |    C_array    |     array    |
|Ar_array_address0  | out |   12|  ap_memory |    Ar_array   |     array    |
|Ar_array_ce0       | out |    1|  ap_memory |    Ar_array   |     array    |
|Ar_array_q0        |  in |   32|  ap_memory |    Ar_array   |     array    |
|Ar_ndim_read       |  in |   64|   ap_none  |  Ar_ndim_read |    scalar    |
|Ar_numel_read      |  in |   12|   ap_none  | Ar_numel_read |    scalar    |
|Ar_shape_address0  | out |    3|  ap_memory |    Ar_shape   |     array    |
|Ar_shape_ce0       | out |    1|  ap_memory |    Ar_shape   |     array    |
|Ar_shape_q0        |  in |   64|  ap_memory |    Ar_shape   |     array    |
|B_array_address0   | out |   19|  ap_memory |    B_array    |     array    |
|B_array_ce0        | out |    1|  ap_memory |    B_array    |     array    |
|B_array_q0         |  in |   32|  ap_memory |    B_array    |     array    |
|B_ndim_read        |  in |   64|   ap_none  |  B_ndim_read  |    scalar    |
|B_numel_read       |  in |   64|   ap_none  |  B_numel_read |    scalar    |
|B_shape_address0   | out |    3|  ap_memory |    B_shape    |     array    |
|B_shape_ce0        | out |    1|  ap_memory |    B_shape    |     array    |
|B_shape_q0         |  in |   64|  ap_memory |    B_shape    |     array    |
|axesA_address0     | out |    1|  ap_memory |     axesA     |     array    |
|axesA_ce0          | out |    1|  ap_memory |     axesA     |     array    |
|axesA_q0           |  in |   64|  ap_memory |     axesA     |     array    |
|fwork_address0     | out |   11|  ap_memory |     fwork     |     array    |
|fwork_ce0          | out |    1|  ap_memory |     fwork     |     array    |
|fwork_we0          | out |    1|  ap_memory |     fwork     |     array    |
|fwork_d0           | out |   32|  ap_memory |     fwork     |     array    |
|fwork_q0           |  in |   32|  ap_memory |     fwork     |     array    |
|fwork_address1     | out |   11|  ap_memory |     fwork     |     array    |
|fwork_ce1          | out |    1|  ap_memory |     fwork     |     array    |
|fwork_q1           |  in |   32|  ap_memory |     fwork     |     array    |
+-------------------+-----+-----+------------+---------------+--------------+

