INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/OExp01-ALU/OExp01-ALU.srcs/sources_1/ip/xor32_0/xor32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/OExp01-ALU/OExp01-ALU.srcs/sources_1/ip/xor32_0/sim/xor32_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor32_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/OExp01-ALU/OExp01-ALU.srcs/sources_1/ip/srl32_0/srl32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srl32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/OExp01-ALU/OExp01-ALU.srcs/sources_1/ip/srl32_0/sim/srl32_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srl32_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/OExp01-ALU/OExp01-ALU.srcs/sources_1/ip/or_bit_32_0/or_bit_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module or_bit_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/OExp01-ALU/OExp01-ALU.srcs/sources_1/ip/or_bit_32_0/sim/or_bit_32_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module or_bit_32_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/OExp01-ALU/OExp01-ALU.srcs/sources_1/ip/or32_0/or32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module or32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/OExp01-ALU/OExp01-ALU.srcs/sources_1/ip/or32_0/sim/or32_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module or32_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/OExp01-ALU/OExp01-ALU.srcs/sources_1/ip/nor32_0/nor32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nor32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/OExp01-ALU/OExp01-ALU.srcs/sources_1/ip/nor32_0/sim/nor32_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nor32_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/OExp01-ALU/OExp01-ALU.srcs/sources_1/ip/and32_0/and32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/OExp01-ALU/OExp01-ALU.srcs/sources_1/ip/and32_0/sim/and32_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and32_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/OExp01-ALU/OExp01-ALU.srcs/sources_1/ip/addc_32_0/addc_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addc_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/OExp01-ALU/OExp01-ALU.srcs/sources_1/ip/addc_32_0/sim/addc_32_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addc_32_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/OExp01-ALU/OExp01-ALU.srcs/sources_1/ip/SignalExt_32_0/SignalExt_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignalExt_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/OExp01-ALU/OExp01-ALU.srcs/sources_1/ip/SignalExt_32_0/sim/SignalExt_32_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignalExt_32_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/OExp01-ALU/OExp01-ALU.srcs/sources_1/ip/MUX8T1_32_0/MUX8T1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX8T1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/OExp01-ALU/OExp01-ALU.srcs/sources_1/ip/MUX8T1_32_0/sim/MUX8T1_32_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX8T1_32_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/OExp01-ALU/OExp01-ALU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/OExp01-ALU/OExp01-ALU.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/OExp01-ALU/OExp01-ALU.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
