Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu May  4 11:16:22 2023
| Host         : PC-633 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a50ti
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    10 |
|    Minimum number of control sets                        |    10 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    27 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    10 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     3 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              34 |           17 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              67 |           18 |
| Yes          | No                    | No                     |              36 |           16 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              28 |            7 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+-------------------------------+------------------------------------+------------------+----------------+--------------+
|     Clock Signal     |         Enable Signal         |          Set/Reset Signal          | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------+-------------------------------+------------------------------------+------------------+----------------+--------------+
|  clk_BUFG            | counter/cnt_timer/E[0]        | sig_res                            |                1 |              4 |         4.00 |
|  clk_BUFG            |                               | sig_res                            |                2 |              5 |         2.50 |
|  CLK100MHZ_IBUF_BUFG |                               |                                    |                5 |              6 |         1.20 |
|  clk_BUFG            | counter/sig_pause_en          | counter/sig_pause_rst              |                3 |             12 |         4.00 |
|  clk_BUFG            | counter/sig_timer_en          | counter/sig_timer_rst              |                3 |             12 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | sig_hex[3]_i_1_n_0            |                                    |                9 |             12 |         1.33 |
|  CLK100MHZ_IBUF_BUFG | sig_timer_limit_from_switches |                                    |                7 |             24 |         3.43 |
|  clk_BUFG            |                               |                                    |               12 |             28 |         2.33 |
|  CLK100MHZ_IBUF_BUFG |                               | counter/clk_en1/sig_cnt[0]_i_1_n_0 |                8 |             31 |         3.88 |
|  CLK100MHZ_IBUF_BUFG |                               | p_drive_7seg.iterator[31]_i_1_n_0  |                8 |             31 |         3.88 |
+----------------------+-------------------------------+------------------------------------+------------------+----------------+--------------+


