
<html><head><title>drivers</title>
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="jaini" />
<meta name="CreateDate" content="2023-03-01" />
<meta name="CreateTime" content="1677669087" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes the Virtuoso AMS Designer simulator and Xcelium Simulator with mixed-signal option that supports the Verilog-AMS,  VHDL-AMS, and SystemVerilog-AMS language standards." />
<meta name="DocTitle" content="Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="drivers" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="reference" />
<meta name="reference_type" content="command reference" />
<meta name="prod_feature" content="Analog Mixed-Signal,Digital Mixed-Signal," />
<meta name="prod_subfeature" content="Tcl Commands, Tcl Commands," />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="" />
<meta name="FileType" content="Chapter" />
<meta name="Keyword" content="ams_dms_simug" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2023-03-01" />
<meta name="ModifiedTime" content="1677669087" />
<meta name="NextFile" content="drivers_Command_Report_Format.html" />
<meta name="Group" content="Mixed-Signal Simulation" />
<meta name="Platform" content="Functional Verification," />
<meta name="PrevFile" content="describe.html" />
<meta name="c_product" content="Xcelium," />
<meta name="Product" content="Xcelium," />
<meta name="ProductFamily" content="Xcelium," />
<meta name="ProductVersion" content="22.09" />
<meta name="RightsManagement" content="Copyright 2023 Cadence Design Systems Inc." />
<meta name="Title" content="Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide -- drivers" />
<meta name="Version" content="22.09" />
<meta name="Renderer" content="WIKI" />
<meta name="SpaceKey" content="amssimug2209" />
<meta name="confluence-version" content="7.4.1" />
<meta name="ecms-plugin-version" content="04.10.026" />

        
        <link href="styles/site.css" rel="stylesheet" type="text/css" />
        <meta content="text/html; charset=UTF-8" http-equiv="Content-Type" />
    

    
<script>
  document.addEventListener("DOMContentLoaded", function(event) {
    document.querySelectorAll("img").forEach((img, index) => {
   img.addEventListener("click", (e) => { 
    document.querySelector("#cad_image_modal").classList.add("opac");
      document.querySelector("#cad_image_modal_center").innerHTML = `<img style="position:absolute;top:0;bottom:0;left:0;right:0; margin: auto;max-height: 96%;max-width: 96%;" src="${e.target.src}">`;});});});
</script>

<style>
 img{cursor:pointer;
 }
 #cad_image_modal{
 position:fixed;left:0;top:0;width:100%;background:#00000099;overflow:hidden;height:0;opacity:0;transition: height 0ms 1s, opacity 1s 0ms;
 }
 #cad_image_modal.opac{height: 100%;opacity: 1;transition: height 0ms 0ms, opacity 1s 0ms;
 }
 #cad_image_modal span{
  position:fixed;right:10px;top:10px;cursor:pointer;color:#fff;
 }
 </style>

</head><body style="background-color: #FFFFFF;"><!-- Begin Buttons --><header xmlns:html="http://www.w3.org/1999/xhtml"><div class="docHeadr">Product Documentation<img src="images/Cadence-Logo.jpg" /></div>
<nav class="blueHead"><ul><li><a class="content" href="ams_dms_simugTOC.html">Contents</a></li><li><a class="prev" href="describe.html" title="describe">describe</a></li><li style="float: right;"><a class="viewPrint" href="ams_dms_simug.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="drivers_Command_Report_Format.html" title="drivers_Command_Report_Format">drivers_Command_Report_Format</a></li></ul></nav></header><!-- End Buttons --><div xmlns:html="http://www.w3.org/1999/xhtml" style="font-size:14px;line-height:1.42857142857;margin:20px 0 0 0;font-weight:bold;"><center>Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide<br />Product Version 22.09, September 2022</center></div>
<div xmlns:html="http://www.w3.org/1999/xhtml" style="margin-left:5%;">
<p></p>

<p></p>
<div id="main-header">
                    
                    
                                                <h1 style="margin: 4px 0 4px;"><span>drivers</span></h1>

                    
                </div>
<div class="wiki-content group" id="main-content">
                    
<p><span class="confluence-anchor-link" id="drivers-1033155"></span> <span class="confluence-anchor-link" id="drivers-Tcl_drivers"></span>Displays a list of all contributors to the value of the specified digital objects.</p>
<div class="confluence-information-macro confluence-information-macro-note"><span class="aui-icon aui-icon-small aui-iconfont-warning confluence-information-macro-icon"></span><div class="confluence-information-macro-body">
<p>You cannot list drivers for analog nets, analog variables, or branches.</p>
</div>
</div>

<p>You can use the <code>scope -drivers </code> <code> [</code> <code>scope_name</code> <code>]</code>&#160;command to display the drivers of each digital object that is declared within a specified scope. See&#160;<a href="scope.html">scope</a>.</p>

<p>For Verilog, the <code>drivers</code>&#160;command cannot find the drivers of a wire or register unless the object has read and connectivity access. However, even if you have specified access to an object, its drivers might have been collapsed, combined, or optimized away. In this case, the output of the command might indicate that the object has no drivers. For details on specifying access to simulation objects, see <a href="Access_to_Digital_Simulation_Objects.html">Access to Digital Simulation Objects</a>.</p>

<p><span>When the simulator is stopped in a resolution function (</span><code>at_resfunc</code><span>), the TCL </span><code>drivers</code><span> command can be invoked without arguments. See </span><a href="stop.html#stop-at_resfunc">at_resfunc</a><span>.</span></p>

<p>The <code>drivers</code>&#160;command is supported on user-defined nettypes. For more information on user-defined nettypes, refer to<a href="Specifying_User-Defined_Nettype_and_Resolution_Function.html"> User-Defined Nettype and Resolution Function</a>.</p>
<h2 id="drivers-driversCommandSyntax">drivers Command Syntax</h2>

<p><code>drivers<br />&#160; &#160;[<a href="#drivers-show">-show</a>] object_name...<br /></code><code>&#160; &#160; &#160;[<a href="#drivers-effective">-effective</a>]</code> <br /><code>&#160; &#160; &#160;[<a href="#drivers-future">-future</a>]</code> <br /><code>&#160; &#160; &#160;[<a href="#drivers-novalue">-novalue</a>]</code> <br /><code>&#160; &#160; &#160;[<a href="#drivers-verbose">-verbose</a>] </code></p>
<h2 id="drivers-driversCommandOptions">drivers Command Options</h2>

<p>This section describes the options that you can use with the Tcl&#160;<code>drivers</code> command.</p>
<div class="table-wrap"><table class="confluenceTable cadenceTable" id="cadsmallfont" style="width: 100% ;"><colgroup><col style="width: 182px;" /><col style="width: 73%px;" /></colgroup><tbody><tr><td class="confluenceTd" style="border:none;"><div class="content-wrapper">
<p><span class="confluence-anchor-link" id="drivers-show"></span><code>-show&#160;object_name&#160;[object_name&#160;...]</code></p>
</div>
</td>
<td class="confluenceTd" style="border:none;">
<p><span style="">Displays a list of all contributors to the value of the specified object(s). You must specify at least one object.</span></p>

<p><span style="">The&#160;<code>-show</code>&#160;modifier is optional. The following two commands are equivalent:</span></p>

<p><span style=""><code>xcelium&gt; drivers -show f af<br />xcelium&gt; drivers f af</code></span></p>
</td>
</tr>
<tr><td class="confluenceTd" style="border:none;"><div class="content-wrapper">
<p><span class="confluence-anchor-link" id="drivers-effective"></span><code>-effective&#160;</code></p>
</div>
</td>
<td class="confluenceTd" style="border:none;">
<p><span style="">Displays contributions to the effective value of the signal. By default, the&#160;<code>drivers</code>&#160;command displays contributions to the driving value.</span></p>

<p><span style="">Only VHDL inout and linkage ports can have different driving and effective values.</span></p>
</td>
</tr>
<tr><td class="confluenceTd" style="border:none;"><div class="content-wrapper">
<p><span class="confluence-anchor-link" id="drivers-future"></span><code>-future&#160;</code></p>
</div>
</td>
<td class="confluenceTd" style="border:none;"><span style="">Displays the transactions that are scheduled on each driver.</span></td>
</tr>
<tr><td class="confluenceTd" style="border:none;"><div class="content-wrapper">
<p><span class="confluence-anchor-link" id="drivers-novalue"></span><code>-novalue&#160;</code></p>
</div>
</td>
<td class="confluenceTd" style="border:none;"><span style="">Suppresses the display of the current value of each driver.</span></td>
</tr>
<tr><td class="confluenceTd" style="border:none;"><div class="content-wrapper">
<p><span class="confluence-anchor-link" id="drivers-verbose"></span><code>-verbose</code></p>
</div>
</td>
<td class="confluenceTd" style="border:none;">
<p><span style="">Displays all of the processes (signal assignment statements), resolution functions, and type conversion functions that contribute to the value of the specified signal.</span></p>

<p><span style="">If you do not include the&#160;<code>-verbose</code>&#160;option, then&#160;resolution and type conversion function information is omitted from the output.</span></p>

<p>This option affects VHDL signals only.</p>
</td>
</tr>
</tbody></table></div>
<h2 id="drivers-1033277driversCommandExamples"><span class="confluence-anchor-link" id="drivers-1033277"></span>drivers Command&#160;Examples</h2>

<p><span style="">The following examples illustrate use cases for the<span>&#160;</span><code>drivers</code><span>&#160;</span>command:</span></p>
<ul><li><span style=""><a href="#drivers-driver_example_vams">Output for Digital Verilog-AMS Signals</a></span></li><li><span style=""><a href="#drivers-driver_example_vhdl">Output for VHDL Signals</a></span></li></ul><h4 id="drivers-driver_example_vamsOutputforDigitalVerilog-AMSSignals"><span class="confluence-anchor-link" id="drivers-driver_example_vams"></span>Output for Digital Verilog-AMS Signals</h4>

<p>The following command lists the drivers of a signal called<code> f.</code></p>

<p><code> xcelium&gt; drivers f</code> <br /><code>f..........wire (wire/tri) = StX</code> <br /><code>&#160;&#160;&#160;&#160;StX &lt;- (board.counter) assign fifteen = value[0] &amp; value[1] &amp;</code> <br /><code>&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;value[2] &amp; value[3] </code></p>

<p>The following command lists the drivers of two signals called<code> f </code>and<code> af.</code></p>

<p><code> xcelium&gt; drivers f af</code> <br /><code>f..........wire (wire/tri) = StX</code> <br /><code>&#160;&#160;&#160;&#160;StX &lt;- (board.counter) assign fifteen = value[0] &amp; value[1] &amp;</code> <br /><code>&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;value[2] &amp; value[3]</code> <br /><code>af.........wire (wire/tri) = StX</code> <br /><code>&#160;&#160;&#160;&#160;StX &lt;- (board.counter) assign altFifteen = &amp;value </code></p>

<p>The following command lists the drivers of a signal called <code>top.under_test.sum.</code></p>

<p><code> xcelium&gt; drivers  top.under_test.sum</code> <br /><code>top.under_test.sum...output [1:0] (wire/tri) = 2&#39;h0 (-W)</code> <br /><code>&#160;&#160;&#160;&#160;2&#39;h0 &lt;- (top.under_test) assign {c_out, sum} = a + b + c_in </code></p>

<p>The following command lists the drivers of a signal called<code> board.count.</code></p>

<p><code> xcelium&gt; drivers board.count </code></p>

<p><code> board.count......wire [3:0]<br />&#160;&#160;&#160;&#160;count[3] (wire/tri) = St1&#160;<br />&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;St1 &lt;- (board.counter.d) output port 1, bit 0 (.counter.v:10)<br />&#160;&#160;&#160;&#160;count[2] (wire/tri) = St0<br />&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;St0 &lt;- (board.counter.c) output port 1, bit 0 (./counter.v:9)<br />&#160;&#160;&#160;&#160;count[1] (wire/tri) = St1<br />&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;St1 &lt;- (board.counter.b) output port 1, bit 0 (./counter.v:8)<br />&#160;&#160;&#160;&#160;count[0] (wire/tri) = St0<br />&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;St0 &lt;- (board.counter.a) output port 1, bit 0 (./counter.v:7) </code></p>

<p>The following commands list the drivers of a mixed bus<code> w.</code></p>

<p><code> xcelium&gt; drivers w<br />xmsim: *E,MIXBOFF: Mixed discipline bus &#39;w&#39; needs an index.<br />xcelium&gt; drivers w[0]<br />xmsim: *E,TNODIA: No drivers exist for analog object: top.w[0].<br />xcelium&gt; drivers w[1]<br />w..........wire [0:2]<br /> w[1] (wire/tri) = StX<br />No drivers<br />xcelium&gt; drivers w[2]<br />w..........wire [0:2]<br />w[2] (wire/tri) = StX<br />No drivers </code></p>

<p>The following command shows the error message that the simulator displays if you run the <code>xmsim</code>&#160;simulator in regression mode and then use the <code>drivers</code>&#160;command to find the drivers of an object that does not have read and connectivity access.</p>

<p><code> xcelium&gt; drivers count<br />xmsim: *E,OBJACC: Object must have read and connectivity access:<br />&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;board.count. </code></p>

<p>The following examples illustrates the output of the <code>drivers</code>&#160;command when the actual driver is from a VHDL model:</p>

<p><code> xcelium&gt; drivers :u1.a </code></p>

<p><code> u1.a.......input (wire/tri) = St1<br />&#160;&#160;&#160;&#160;St1 &lt;- (:u1) driven by a VHDL model </code></p>

<p><code> xcelium&gt; drivers :u1.v.d </code></p>

<p><code> u1.v.d.....input (wire/tri) = St1<br />&#160;&#160;&#160;&#160;St1 &lt;- (:u1) port &#39;a&#39; in module &#39;and2&#39; [File: ./verilog.v],<br />&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;driven by a VHDL model </code></p>

<p><code> xcelium&gt; </code></p>

<p>This report indicates that the signal <code>:u1.v.d</code>&#160;is ultimately driven by a port (connected to port <code>a</code>&#160;of the module <code>and2</code>) on a module whose body is an imported VHDL model.</p>

<p>Drivers within the scope of automatically inserted connect modules are listed by giving the automatically inserted module name only. The <code>verilog_source_line_of_the_driver</code>&#160;does not list the source line. For example:</p>

<p><code> xcelium&gt; drivers result<br />result.....input (wire/tri) = StX<br />&#160;&#160;StX &lt;- (top.analogResultelect_to_logiclogic) module top </code></p>

<p>where <code>top.analogResultelect_to_logiclogic</code>&#160;is the auto-generated instance name for an auto-inserted connect module</p>
<h4 id="drivers-driver_example_vhdlOutputforVHDLSignals"><span style=""><span class="confluence-anchor-link" id="drivers-driver_example_vhdl"></span></span>Output for VHDL Signals</h4>

<p>The following examples use the VHDL model shown in the &quot;drivers.vhd&quot; section of the &quot;Code Examples&quot; appendix in<span style=""> <em> Cadence Verilog Simulation User Guide</em>.</span>&#160;A <code>run</code>&#160;command has been issued after invoking the simulator.</p>

<p>The following command shows the drivers of signal<code> s.</code> The string <code>[verbose report available .....] </code>indicates that type conversion functions or resolution functions are part of the hierarchy of drivers. Use the <code>-verbose</code>&#160;option to display this additional information.</p>

<p><code> xcelium&gt; drivers s<br />s..........signal : std_logic = &#39;0&#39;<br />&#160;&#160;&#160;&#160;[verbose report available.....]<br />&#160;&#160;&#160;&#160;&#39;0&#39; &lt;- (:GATE:p)<br />&#160;&#160;&#160;&#160;&#39;0&#39; &lt;- (:) s &lt;= &#39;0&#39; after 1 ns </code></p>

<p>The following command includes the<code> -novalue </code>option, which suppresses the display of the current value of each driver.</p>

<p><code> xcelium&gt; drivers s -novalue </code></p>

<p><code> s..........signal : std_logic</code> <br /><code>&#160; &#160; [verbose report available.....]</code> <br /><code>&#160; &#160; (:GATE:p)</code> <br /><code>&#160; &#160; (:) s &lt;= &#39;0&#39; after 1 ns</code></p>

<p>The following command includes the&#160;<code>-verbose</code>&#160;option, which causes the inclusion of resolution function and type conversion function information. This report shows that the port <code>:GATE:q </code>is one of the contributing drivers, and that there is a type conversion function <code>bit_to_std</code>&#160;through which the port&#39;s value is routed before being assigned to the signal <code>:s.</code> The report also shows that there is a concurrent signal assignment statement contributing as one of the sources to the resolution function.</p>

<p><code> xcelium&gt; drivers s -verbose<br />s..........signal : std_logic = &#39;0&#39;<br />&#160;&#160;&#160;&#160;&#39;0&#39; &lt;-[resolution function @ieee.std_logic_1164:resolved()]<br />&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&lt;src 1&gt;<br />&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#39;0&#39; &lt;- (:GATE)  [type conversion function<br />&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;bit_to_std(&lt;formal&gt;)]<br />&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&lt;formal&gt; connected to port q </code></p>

<p><code> &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;:GATE:q....port : inout BIT = &#39;1&#39;<br />&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#39;0&#39; &lt;- (:GATE:p)<br />&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&lt;src 2&gt;<br />&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#39;0&#39; &lt;- (:) s &lt;= &#39;0&#39; after 1 ns </code></p>

<p>The following command shows the drivers <code>:gate:q.</code></p>

<p><code> xcelium&gt; drivers :gate:q<br />GATE:q.....port : inout BIT = &#39;1&#39;<br />&#160;&#160;&#160;&#160;&#39;0&#39; &lt;- (:GATE:p) </code></p>

<p>The following command includes the <code>-effective</code>&#160;option, which displays contributions to the effective value of the signal instead of to the driving value.</p>

<p><code> xcelium&gt; drivers :GATE:q -effective </code></p>

<p><code> GATE:q.....port : inout BIT = &#39;1&#39;</code> <br /><code>&#160; &#160; [verbose report available.....]</code> <br /><code>&#160; &#160; &#39;0&#39; &lt;- (:GATE:p)</code> <br /><code>&#160; &#160; &#39;0&#39; &lt;- (:) s &lt;= &#39;0&#39; after 1 ns</code></p>

<p>The following command includes the <code>-verbose</code>&#160;option, which helps you to understand where the effective value of <code>1</code>&#160;in the previous example comes from.</p>

<p><code> xcelium&gt; drivers :GATE:q -effective -verbose </code></p>

<p><code> GATE:q.....port : inout BIT = &#39;1&#39;<br />&#160;&#160;&#160;&#160;&#39;1&#39; &lt;- (:GATE)  [type conversion function std_to_bit(&lt;actual&gt;)]<br />&#160;&#160;&#160;&#160;&lt;actual&gt; connected to signal s </code></p>

<p><code>&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;:s.........signal : std_logic = &#39;0&#39;<br />&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#39;0&#39; &lt;-[resolution function @ieee.std_logic_1164:resolved()]<br /> &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&lt;src 1&gt;<br />&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#39;0&#39; &lt;- (:GATE)  [type conversion function&#160;<br />&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;bit_to_std(&lt;formal&gt;)]<br />&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&lt;formal&gt; connected to port q&#160;&#160;<br />&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;:GATE:q....port : inout BIT = &#39;1&#39;<br />&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#39;0&#39; &lt;- (:GATE:p)<br /> &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&lt;src 2&gt;&#160;<br />&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#39;0&#39; &lt;- (:) s &lt;= &#39;0&#39; after 1 ns </code></p>

<p>The following command shows the output of the <code>drivers</code>&#160;command when the driver is from a Verilog model.</p>

<p><code> xcelium&gt; drivers -effective i1:a<br />i1:a.......port : in std_logic = &#39;1&#39;<br />&#160;&#160;&#160;&#160;&#39;1&#39; &lt;- (and2_top.i1) driven by a Verilog model </code></p>

<p><code> xcelium&gt; drivers -effective i1:i1:port1<br />i1:i1:port1...port : in std_logic = &#39;1&#39;<br />&#160;&#160;&#160;&#160;&#39;1&#39; &lt;- (and2_top.i1) port &#39;a&#39; in and2(and2_bot) [File:<br />&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;./and2.vhd], driven by a Verilog model</code></p>
<h5 id="drivers-RelatedTopic">Related Topic</h5><ul><li><a href="drivers_Command_Report_Format.html">drivers Command Report Format</a></li></ul>
                    </div>
<br /><br /></div>
<footer xmlns:html="http://www.w3.org/1999/xhtml"><nav class="navigation"><b><em><a href="describe.html" id="prev" title="describe">describe</a></em></b><b><em><a href="drivers_Command_Report_Format.html" id="nex" title="drivers_Command_Report_Format">drivers_Command_Report_Format</a></em></b></nav><div>
          For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2023, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved.
        </div>
</footer><br xmlns:html="http://www.w3.org/1999/xhtml" />
<div id="cad_image_modal" style="background-color: rgba(0, 0, 0, 0.6);"><center id="cad_image_modal_center">&#160;&#10240;</center><span style="margin-right:50px;margin-top:100px;font-weight:bold;font-size:20px;background:#e5e5e5;border:1px solid #e5e5e5;border-radius:25px;height:30px;width:20px;padding-left:6px;padding-top:2px;color: black;" onclick="document.querySelector('#cad_image_modal').classList.remove('opac');">X</span></div>

</body></html>