#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Aug 22 15:21:29 2020
# Process ID: 32632
# Current directory: C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/dynamicMatrixAccel/dynamicMatrixAccel.runs/synth_1
# Command line: vivado.exe -log matrixAccelerator.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source matrixAccelerator.tcl
# Log file: C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/dynamicMatrixAccel/dynamicMatrixAccel.runs/synth_1/matrixAccelerator.vds
# Journal file: C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/dynamicMatrixAccel/dynamicMatrixAccel.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source matrixAccelerator.tcl -notrace
Command: synth_design -top matrixAccelerator -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 28676 
WARNING: [Synth 8-6901] identifier 'o_rdata' is used before its declaration [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/General/aFIFO.v:94]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 983.699 ; gain = 239.582
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'matrixAccelerator' [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccelerator.v:4]
INFO: [Synth 8-6157] synthesizing module 'floatmultiplyComputePynq' [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/dynamicMatrixAccel/dynamicMatrixAccel.runs/synth_1/.Xil/Vivado-32632-DESKTOP-D9F9TPQ/realtime/floatmultiplyComputePynq_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'floatmultiplyComputePynq' (1#1) [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/dynamicMatrixAccel/dynamicMatrixAccel.runs/synth_1/.Xil/Vivado-32632-DESKTOP-D9F9TPQ/realtime/floatmultiplyComputePynq_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'adderFloat' [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/dynamicMatrixAccel/dynamicMatrixAccel.runs/synth_1/.Xil/Vivado-32632-DESKTOP-D9F9TPQ/realtime/adderFloat_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'adderFloat' (2#1) [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/dynamicMatrixAccel/dynamicMatrixAccel.runs/synth_1/.Xil/Vivado-32632-DESKTOP-D9F9TPQ/realtime/adderFloat_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'XBar2' [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/General/XBar2.v:19]
WARNING: [Synth 8-567] referenced signal 'AddressSave' should be on the sensitivity list [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/General/XBar2.v:53]
WARNING: [Synth 8-6014] Unused sequential element rowCheck_reg was removed.  [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/General/XBar2.v:86]
WARNING: [Synth 8-6014] Unused sequential element rowSet_reg was removed.  [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/General/XBar2.v:87]
WARNING: [Synth 8-6014] Unused sequential element selectRow_reg was removed.  [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/General/XBar2.v:89]
WARNING: [Synth 8-6014] Unused sequential element selectColomn_reg was removed.  [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/General/XBar2.v:91]
INFO: [Synth 8-6155] done synthesizing module 'XBar2' (3#1) [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/General/XBar2.v:19]
INFO: [Synth 8-6155] done synthesizing module 'matrixAccelerator' (4#1) [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccelerator.v:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1031.070 ; gain = 286.953
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1031.070 ; gain = 286.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1031.070 ; gain = 286.953
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1031.070 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/dynamicMatrixAccel/dynamicMatrixAccel.runs/adderFloat_synth_1/adderFloat/adderFloat_in_context.xdc] for cell 'finalAdder'
Finished Parsing XDC File [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/dynamicMatrixAccel/dynamicMatrixAccel.runs/adderFloat_synth_1/adderFloat/adderFloat_in_context.xdc] for cell 'finalAdder'
Parsing XDC File [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/dynamicMatrixAccel/dynamicMatrixAccel.runs/adderFloat_synth_1/adderFloat/adderFloat_in_context.xdc] for cell 'genblk4[0].outputAdder'
Finished Parsing XDC File [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/dynamicMatrixAccel/dynamicMatrixAccel.runs/adderFloat_synth_1/adderFloat/adderFloat_in_context.xdc] for cell 'genblk4[0].outputAdder'
Parsing XDC File [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/dynamicMatrixAccel/dynamicMatrixAccel.runs/adderFloat_synth_1/adderFloat/adderFloat_in_context.xdc] for cell 'genblk4[1].outputAdder'
Finished Parsing XDC File [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/dynamicMatrixAccel/dynamicMatrixAccel.runs/adderFloat_synth_1/adderFloat/adderFloat_in_context.xdc] for cell 'genblk4[1].outputAdder'
Parsing XDC File [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/dynamicMatrixAccel/dynamicMatrixAccel.runs/adderFloat_synth_1/adderFloat/adderFloat_in_context.xdc] for cell 'genblk4[2].outputAdder'
Finished Parsing XDC File [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/dynamicMatrixAccel/dynamicMatrixAccel.runs/adderFloat_synth_1/adderFloat/adderFloat_in_context.xdc] for cell 'genblk4[2].outputAdder'
Parsing XDC File [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/dynamicMatrixAccel/dynamicMatrixAccel.runs/Float_synth_1/floatmultiplyComputePynq/floatmultiplyComputePynq_in_context.xdc] for cell 'genblk3[0].inputMulti'
Finished Parsing XDC File [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/dynamicMatrixAccel/dynamicMatrixAccel.runs/Float_synth_1/floatmultiplyComputePynq/floatmultiplyComputePynq_in_context.xdc] for cell 'genblk3[0].inputMulti'
Parsing XDC File [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/dynamicMatrixAccel/dynamicMatrixAccel.runs/Float_synth_1/floatmultiplyComputePynq/floatmultiplyComputePynq_in_context.xdc] for cell 'genblk3[1].inputMulti'
Finished Parsing XDC File [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/dynamicMatrixAccel/dynamicMatrixAccel.runs/Float_synth_1/floatmultiplyComputePynq/floatmultiplyComputePynq_in_context.xdc] for cell 'genblk3[1].inputMulti'
Parsing XDC File [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/dynamicMatrixAccel/dynamicMatrixAccel.runs/Float_synth_1/floatmultiplyComputePynq/floatmultiplyComputePynq_in_context.xdc] for cell 'genblk3[2].inputMulti'
Finished Parsing XDC File [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/dynamicMatrixAccel/dynamicMatrixAccel.runs/Float_synth_1/floatmultiplyComputePynq/floatmultiplyComputePynq_in_context.xdc] for cell 'genblk3[2].inputMulti'
Parsing XDC File [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/dynamicMatrixAccel/dynamicMatrixAccel.runs/synth_1/hd_reconfig.xdc]
Finished Parsing XDC File [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/dynamicMatrixAccel/dynamicMatrixAccel.runs/synth_1/hd_reconfig.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1157.531 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1157.531 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1157.531 ; gain = 413.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1157.531 ; gain = 413.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for finalAdder. (constraint file  C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/dynamicMatrixAccel/dynamicMatrixAccel.runs/synth_1/hd_reconfig.xdc, line 4).
Applied set_property HD.RECONFIGURABLE = true for finalAdder. (constraint file  C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/dynamicMatrixAccel/dynamicMatrixAccel.runs/synth_1/hd_reconfig.xdc, line 4).
Applied set_property DONT_TOUCH = true for \genblk4[0].outputAdder . (constraint file  C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/dynamicMatrixAccel/dynamicMatrixAccel.runs/synth_1/hd_reconfig.xdc, line 4).
Applied set_property HD.RECONFIGURABLE = true for \genblk4[0].outputAdder . (constraint file  C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/dynamicMatrixAccel/dynamicMatrixAccel.runs/synth_1/hd_reconfig.xdc, line 4).
Applied set_property DONT_TOUCH = true for \genblk4[1].outputAdder . (constraint file  C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/dynamicMatrixAccel/dynamicMatrixAccel.runs/synth_1/hd_reconfig.xdc, line 4).
Applied set_property HD.RECONFIGURABLE = true for \genblk4[1].outputAdder . (constraint file  C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/dynamicMatrixAccel/dynamicMatrixAccel.runs/synth_1/hd_reconfig.xdc, line 4).
Applied set_property DONT_TOUCH = true for \genblk4[2].outputAdder . (constraint file  C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/dynamicMatrixAccel/dynamicMatrixAccel.runs/synth_1/hd_reconfig.xdc, line 4).
Applied set_property HD.RECONFIGURABLE = true for \genblk4[2].outputAdder . (constraint file  C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/dynamicMatrixAccel/dynamicMatrixAccel.runs/synth_1/hd_reconfig.xdc, line 4).
Applied set_property DONT_TOUCH = true for \genblk3[0].inputMulti . (constraint file  C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/dynamicMatrixAccel/dynamicMatrixAccel.runs/synth_1/hd_reconfig.xdc, line 5).
Applied set_property HD.RECONFIGURABLE = true for \genblk3[0].inputMulti . (constraint file  C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/dynamicMatrixAccel/dynamicMatrixAccel.runs/synth_1/hd_reconfig.xdc, line 5).
Applied set_property DONT_TOUCH = true for \genblk3[1].inputMulti . (constraint file  C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/dynamicMatrixAccel/dynamicMatrixAccel.runs/synth_1/hd_reconfig.xdc, line 5).
Applied set_property HD.RECONFIGURABLE = true for \genblk3[1].inputMulti . (constraint file  C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/dynamicMatrixAccel/dynamicMatrixAccel.runs/synth_1/hd_reconfig.xdc, line 5).
Applied set_property DONT_TOUCH = true for \genblk3[2].inputMulti . (constraint file  C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/dynamicMatrixAccel/dynamicMatrixAccel.runs/synth_1/hd_reconfig.xdc, line 5).
Applied set_property HD.RECONFIGURABLE = true for \genblk3[2].inputMulti . (constraint file  C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/dynamicMatrixAccel/dynamicMatrixAccel.runs/synth_1/hd_reconfig.xdc, line 5).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1157.531 ; gain = 413.414
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'OutputSave_reg[0]' [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/General/XBar2.v:49]
WARNING: [Synth 8-327] inferring latch for variable 'OutputSave_reg[1]' [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/General/XBar2.v:49]
WARNING: [Synth 8-327] inferring latch for variable 'OutputSave_reg[2]' [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/General/XBar2.v:49]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1157.531 ; gain = 413.414
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 19    
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 10    
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 26    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module matrixAccelerator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
Module XBar2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 18    
	   2 Input      3 Bit        Muxes := 10    
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 26    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3332] Sequential element (xbar2/OutputSave_reg[0][31]) is unused and will be removed from module matrixAccelerator.
WARNING: [Synth 8-3332] Sequential element (xbar2/OutputSave_reg[0][30]) is unused and will be removed from module matrixAccelerator.
WARNING: [Synth 8-3332] Sequential element (xbar2/OutputSave_reg[0][29]) is unused and will be removed from module matrixAccelerator.
WARNING: [Synth 8-3332] Sequential element (xbar2/OutputSave_reg[0][28]) is unused and will be removed from module matrixAccelerator.
WARNING: [Synth 8-3332] Sequential element (xbar2/OutputSave_reg[0][27]) is unused and will be removed from module matrixAccelerator.
WARNING: [Synth 8-3332] Sequential element (xbar2/OutputSave_reg[0][26]) is unused and will be removed from module matrixAccelerator.
WARNING: [Synth 8-3332] Sequential element (xbar2/OutputSave_reg[0][25]) is unused and will be removed from module matrixAccelerator.
WARNING: [Synth 8-3332] Sequential element (xbar2/OutputSave_reg[0][24]) is unused and will be removed from module matrixAccelerator.
WARNING: [Synth 8-3332] Sequential element (xbar2/OutputSave_reg[0][23]) is unused and will be removed from module matrixAccelerator.
WARNING: [Synth 8-3332] Sequential element (xbar2/OutputSave_reg[0][22]) is unused and will be removed from module matrixAccelerator.
WARNING: [Synth 8-3332] Sequential element (xbar2/OutputSave_reg[0][21]) is unused and will be removed from module matrixAccelerator.
WARNING: [Synth 8-3332] Sequential element (xbar2/OutputSave_reg[0][20]) is unused and will be removed from module matrixAccelerator.
WARNING: [Synth 8-3332] Sequential element (xbar2/OutputSave_reg[0][19]) is unused and will be removed from module matrixAccelerator.
WARNING: [Synth 8-3332] Sequential element (xbar2/OutputSave_reg[0][18]) is unused and will be removed from module matrixAccelerator.
WARNING: [Synth 8-3332] Sequential element (xbar2/OutputSave_reg[0][17]) is unused and will be removed from module matrixAccelerator.
WARNING: [Synth 8-3332] Sequential element (xbar2/OutputSave_reg[0][16]) is unused and will be removed from module matrixAccelerator.
WARNING: [Synth 8-3332] Sequential element (xbar2/OutputSave_reg[0][15]) is unused and will be removed from module matrixAccelerator.
WARNING: [Synth 8-3332] Sequential element (xbar2/OutputSave_reg[0][14]) is unused and will be removed from module matrixAccelerator.
WARNING: [Synth 8-3332] Sequential element (xbar2/OutputSave_reg[0][13]) is unused and will be removed from module matrixAccelerator.
WARNING: [Synth 8-3332] Sequential element (xbar2/OutputSave_reg[0][12]) is unused and will be removed from module matrixAccelerator.
WARNING: [Synth 8-3332] Sequential element (xbar2/OutputSave_reg[0][11]) is unused and will be removed from module matrixAccelerator.
WARNING: [Synth 8-3332] Sequential element (xbar2/OutputSave_reg[0][10]) is unused and will be removed from module matrixAccelerator.
WARNING: [Synth 8-3332] Sequential element (xbar2/OutputSave_reg[0][9]) is unused and will be removed from module matrixAccelerator.
WARNING: [Synth 8-3332] Sequential element (xbar2/OutputSave_reg[0][8]) is unused and will be removed from module matrixAccelerator.
WARNING: [Synth 8-3332] Sequential element (xbar2/OutputSave_reg[0][7]) is unused and will be removed from module matrixAccelerator.
WARNING: [Synth 8-3332] Sequential element (xbar2/OutputSave_reg[0][6]) is unused and will be removed from module matrixAccelerator.
WARNING: [Synth 8-3332] Sequential element (xbar2/OutputSave_reg[0][5]) is unused and will be removed from module matrixAccelerator.
WARNING: [Synth 8-3332] Sequential element (xbar2/OutputSave_reg[0][4]) is unused and will be removed from module matrixAccelerator.
WARNING: [Synth 8-3332] Sequential element (xbar2/OutputSave_reg[0][3]) is unused and will be removed from module matrixAccelerator.
WARNING: [Synth 8-3332] Sequential element (xbar2/OutputSave_reg[0][2]) is unused and will be removed from module matrixAccelerator.
WARNING: [Synth 8-3332] Sequential element (xbar2/OutputSave_reg[0][1]) is unused and will be removed from module matrixAccelerator.
WARNING: [Synth 8-3332] Sequential element (xbar2/OutputSave_reg[0][0]) is unused and will be removed from module matrixAccelerator.
WARNING: [Synth 8-3332] Sequential element (xbar2/OutputSave_reg[1][31]) is unused and will be removed from module matrixAccelerator.
WARNING: [Synth 8-3332] Sequential element (xbar2/OutputSave_reg[1][30]) is unused and will be removed from module matrixAccelerator.
WARNING: [Synth 8-3332] Sequential element (xbar2/OutputSave_reg[1][29]) is unused and will be removed from module matrixAccelerator.
WARNING: [Synth 8-3332] Sequential element (xbar2/OutputSave_reg[1][28]) is unused and will be removed from module matrixAccelerator.
WARNING: [Synth 8-3332] Sequential element (xbar2/OutputSave_reg[1][27]) is unused and will be removed from module matrixAccelerator.
WARNING: [Synth 8-3332] Sequential element (xbar2/OutputSave_reg[1][26]) is unused and will be removed from module matrixAccelerator.
WARNING: [Synth 8-3332] Sequential element (xbar2/OutputSave_reg[1][25]) is unused and will be removed from module matrixAccelerator.
WARNING: [Synth 8-3332] Sequential element (xbar2/OutputSave_reg[1][24]) is unused and will be removed from module matrixAccelerator.
WARNING: [Synth 8-3332] Sequential element (xbar2/OutputSave_reg[1][23]) is unused and will be removed from module matrixAccelerator.
WARNING: [Synth 8-3332] Sequential element (xbar2/OutputSave_reg[1][22]) is unused and will be removed from module matrixAccelerator.
WARNING: [Synth 8-3332] Sequential element (xbar2/OutputSave_reg[1][21]) is unused and will be removed from module matrixAccelerator.
WARNING: [Synth 8-3332] Sequential element (xbar2/OutputSave_reg[1][20]) is unused and will be removed from module matrixAccelerator.
WARNING: [Synth 8-3332] Sequential element (xbar2/OutputSave_reg[1][19]) is unused and will be removed from module matrixAccelerator.
WARNING: [Synth 8-3332] Sequential element (xbar2/OutputSave_reg[1][18]) is unused and will be removed from module matrixAccelerator.
WARNING: [Synth 8-3332] Sequential element (xbar2/OutputSave_reg[1][17]) is unused and will be removed from module matrixAccelerator.
WARNING: [Synth 8-3332] Sequential element (xbar2/OutputSave_reg[1][16]) is unused and will be removed from module matrixAccelerator.
WARNING: [Synth 8-3332] Sequential element (xbar2/OutputSave_reg[1][15]) is unused and will be removed from module matrixAccelerator.
WARNING: [Synth 8-3332] Sequential element (xbar2/OutputSave_reg[1][14]) is unused and will be removed from module matrixAccelerator.
WARNING: [Synth 8-3332] Sequential element (xbar2/OutputSave_reg[1][13]) is unused and will be removed from module matrixAccelerator.
WARNING: [Synth 8-3332] Sequential element (xbar2/OutputSave_reg[1][12]) is unused and will be removed from module matrixAccelerator.
WARNING: [Synth 8-3332] Sequential element (xbar2/OutputSave_reg[1][11]) is unused and will be removed from module matrixAccelerator.
WARNING: [Synth 8-3332] Sequential element (xbar2/OutputSave_reg[1][10]) is unused and will be removed from module matrixAccelerator.
WARNING: [Synth 8-3332] Sequential element (xbar2/OutputSave_reg[1][9]) is unused and will be removed from module matrixAccelerator.
WARNING: [Synth 8-3332] Sequential element (xbar2/OutputSave_reg[1][8]) is unused and will be removed from module matrixAccelerator.
WARNING: [Synth 8-3332] Sequential element (xbar2/OutputSave_reg[1][7]) is unused and will be removed from module matrixAccelerator.
WARNING: [Synth 8-3332] Sequential element (xbar2/OutputSave_reg[1][6]) is unused and will be removed from module matrixAccelerator.
WARNING: [Synth 8-3332] Sequential element (xbar2/OutputSave_reg[1][5]) is unused and will be removed from module matrixAccelerator.
WARNING: [Synth 8-3332] Sequential element (xbar2/OutputSave_reg[1][4]) is unused and will be removed from module matrixAccelerator.
WARNING: [Synth 8-3332] Sequential element (xbar2/OutputSave_reg[1][3]) is unused and will be removed from module matrixAccelerator.
WARNING: [Synth 8-3332] Sequential element (xbar2/OutputSave_reg[1][2]) is unused and will be removed from module matrixAccelerator.
WARNING: [Synth 8-3332] Sequential element (xbar2/OutputSave_reg[1][1]) is unused and will be removed from module matrixAccelerator.
WARNING: [Synth 8-3332] Sequential element (xbar2/OutputSave_reg[1][0]) is unused and will be removed from module matrixAccelerator.
WARNING: [Synth 8-3332] Sequential element (xbar2/OutputSave_reg[2][31]) is unused and will be removed from module matrixAccelerator.
WARNING: [Synth 8-3332] Sequential element (xbar2/OutputSave_reg[2][30]) is unused and will be removed from module matrixAccelerator.
WARNING: [Synth 8-3332] Sequential element (xbar2/OutputSave_reg[2][29]) is unused and will be removed from module matrixAccelerator.
WARNING: [Synth 8-3332] Sequential element (xbar2/OutputSave_reg[2][28]) is unused and will be removed from module matrixAccelerator.
WARNING: [Synth 8-3332] Sequential element (xbar2/OutputSave_reg[2][27]) is unused and will be removed from module matrixAccelerator.
WARNING: [Synth 8-3332] Sequential element (xbar2/OutputSave_reg[2][26]) is unused and will be removed from module matrixAccelerator.
WARNING: [Synth 8-3332] Sequential element (xbar2/OutputSave_reg[2][25]) is unused and will be removed from module matrixAccelerator.
WARNING: [Synth 8-3332] Sequential element (xbar2/OutputSave_reg[2][24]) is unused and will be removed from module matrixAccelerator.
WARNING: [Synth 8-3332] Sequential element (xbar2/OutputSave_reg[2][23]) is unused and will be removed from module matrixAccelerator.
WARNING: [Synth 8-3332] Sequential element (xbar2/OutputSave_reg[2][22]) is unused and will be removed from module matrixAccelerator.
WARNING: [Synth 8-3332] Sequential element (xbar2/OutputSave_reg[2][21]) is unused and will be removed from module matrixAccelerator.
WARNING: [Synth 8-3332] Sequential element (xbar2/OutputSave_reg[2][20]) is unused and will be removed from module matrixAccelerator.
WARNING: [Synth 8-3332] Sequential element (xbar2/OutputSave_reg[2][19]) is unused and will be removed from module matrixAccelerator.
WARNING: [Synth 8-3332] Sequential element (xbar2/OutputSave_reg[2][18]) is unused and will be removed from module matrixAccelerator.
WARNING: [Synth 8-3332] Sequential element (xbar2/OutputSave_reg[2][17]) is unused and will be removed from module matrixAccelerator.
WARNING: [Synth 8-3332] Sequential element (xbar2/OutputSave_reg[2][16]) is unused and will be removed from module matrixAccelerator.
WARNING: [Synth 8-3332] Sequential element (xbar2/OutputSave_reg[2][15]) is unused and will be removed from module matrixAccelerator.
WARNING: [Synth 8-3332] Sequential element (xbar2/OutputSave_reg[2][14]) is unused and will be removed from module matrixAccelerator.
WARNING: [Synth 8-3332] Sequential element (xbar2/OutputSave_reg[2][13]) is unused and will be removed from module matrixAccelerator.
WARNING: [Synth 8-3332] Sequential element (xbar2/OutputSave_reg[2][12]) is unused and will be removed from module matrixAccelerator.
WARNING: [Synth 8-3332] Sequential element (xbar2/OutputSave_reg[2][11]) is unused and will be removed from module matrixAccelerator.
WARNING: [Synth 8-3332] Sequential element (xbar2/OutputSave_reg[2][10]) is unused and will be removed from module matrixAccelerator.
WARNING: [Synth 8-3332] Sequential element (xbar2/OutputSave_reg[2][9]) is unused and will be removed from module matrixAccelerator.
WARNING: [Synth 8-3332] Sequential element (xbar2/OutputSave_reg[2][8]) is unused and will be removed from module matrixAccelerator.
WARNING: [Synth 8-3332] Sequential element (xbar2/OutputSave_reg[2][7]) is unused and will be removed from module matrixAccelerator.
WARNING: [Synth 8-3332] Sequential element (xbar2/OutputSave_reg[2][6]) is unused and will be removed from module matrixAccelerator.
WARNING: [Synth 8-3332] Sequential element (xbar2/OutputSave_reg[2][5]) is unused and will be removed from module matrixAccelerator.
WARNING: [Synth 8-3332] Sequential element (xbar2/OutputSave_reg[2][4]) is unused and will be removed from module matrixAccelerator.
WARNING: [Synth 8-3332] Sequential element (xbar2/OutputSave_reg[2][3]) is unused and will be removed from module matrixAccelerator.
WARNING: [Synth 8-3332] Sequential element (xbar2/OutputSave_reg[2][2]) is unused and will be removed from module matrixAccelerator.
WARNING: [Synth 8-3332] Sequential element (xbar2/OutputSave_reg[2][1]) is unused and will be removed from module matrixAccelerator.
WARNING: [Synth 8-3332] Sequential element (xbar2/OutputSave_reg[2][0]) is unused and will be removed from module matrixAccelerator.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1157.531 ; gain = 413.414
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1157.531 ; gain = 413.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1157.531 ; gain = 413.414
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'addPointer_reg[3]' (FDCE) to 'addPointer_reg[2]'
INFO: [Synth 8-3886] merging instance 'addPointer_reg[4]' (FDCE) to 'addPointer_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\addPointer_reg[2] )
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1157.531 ; gain = 413.414
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1161.586 ; gain = 417.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1161.586 ; gain = 417.469
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1161.586 ; gain = 417.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1161.586 ; gain = 417.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1161.586 ; gain = 417.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1161.586 ; gain = 417.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------+----------+
|      |BlackBox name            |Instances |
+------+-------------------------+----------+
|1     |adderFloat               |         4|
|2     |floatmultiplyComputePynq |         3|
+------+-------------------------+----------+

Report Cell Usage: 
+------+----------------------------+------+
|      |Cell                        |Count |
+------+----------------------------+------+
|1     |adderFloat                  |     1|
|2     |adderFloat__1               |     1|
|3     |adderFloat__2               |     1|
|4     |adderFloat__3               |     1|
|5     |floatmultiplyComputePynq    |     1|
|6     |floatmultiplyComputePynq__1 |     1|
|7     |floatmultiplyComputePynq__2 |     1|
|8     |BUFG                        |     1|
|9     |LUT2                        |    45|
|10    |LUT3                        |     3|
|11    |LUT4                        |     2|
|12    |LUT5                        |    35|
|13    |LUT6                        |   109|
|14    |FDCE                        |    12|
|15    |IBUF                        |     8|
|16    |OBUF                        |    33|
+------+----------------------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   475|
|2     |  xbar2  |XBar2  |   135|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1161.586 ; gain = 417.469
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 99 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 1161.586 ; gain = 291.008
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1161.586 ; gain = 417.469
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1172.594 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1177.707 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1177.707 ; gain = 747.254
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1177.707 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/dynamicMatrixAccel/dynamicMatrixAccel.runs/synth_1/matrixAccelerator.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file matrixAccelerator_utilization_synth.rpt -pb matrixAccelerator_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Aug 22 15:21:56 2020...
