
allears_EVK_TEST.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000aee4  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000468  0800b074  0800b074  0001b074  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b4dc  0800b4dc  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  0800b4dc  0800b4dc  0001b4dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b4e4  0800b4e4  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b4e4  0800b4e4  0001b4e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b4e8  0800b4e8  0001b4e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  0800b4ec  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003fc  20000070  0800b55c  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00001004  2000046c  0800b55c  0002046c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001e625  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000424e  00000000  00000000  0003e6c5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001880  00000000  00000000  00042913  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001678  00000000  00000000  00044193  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000264a6  00000000  00000000  0004580b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00024af2  00000000  00000000  0006bcb1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e2035  00000000  00000000  000907a3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001727d8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006b7c  00000000  00000000  00172828  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000070 	.word	0x20000070
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800b05c 	.word	0x0800b05c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000074 	.word	0x20000074
 80001cc:	0800b05c 	.word	0x0800b05c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b974 	b.w	8000570 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	4604      	mov	r4, r0
 80002a8:	468e      	mov	lr, r1
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	d14d      	bne.n	800034a <__udivmoddi4+0xaa>
 80002ae:	428a      	cmp	r2, r1
 80002b0:	4694      	mov	ip, r2
 80002b2:	d969      	bls.n	8000388 <__udivmoddi4+0xe8>
 80002b4:	fab2 f282 	clz	r2, r2
 80002b8:	b152      	cbz	r2, 80002d0 <__udivmoddi4+0x30>
 80002ba:	fa01 f302 	lsl.w	r3, r1, r2
 80002be:	f1c2 0120 	rsb	r1, r2, #32
 80002c2:	fa20 f101 	lsr.w	r1, r0, r1
 80002c6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002ca:	ea41 0e03 	orr.w	lr, r1, r3
 80002ce:	4094      	lsls	r4, r2
 80002d0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002d4:	0c21      	lsrs	r1, r4, #16
 80002d6:	fbbe f6f8 	udiv	r6, lr, r8
 80002da:	fa1f f78c 	uxth.w	r7, ip
 80002de:	fb08 e316 	mls	r3, r8, r6, lr
 80002e2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80002e6:	fb06 f107 	mul.w	r1, r6, r7
 80002ea:	4299      	cmp	r1, r3
 80002ec:	d90a      	bls.n	8000304 <__udivmoddi4+0x64>
 80002ee:	eb1c 0303 	adds.w	r3, ip, r3
 80002f2:	f106 30ff 	add.w	r0, r6, #4294967295
 80002f6:	f080 811f 	bcs.w	8000538 <__udivmoddi4+0x298>
 80002fa:	4299      	cmp	r1, r3
 80002fc:	f240 811c 	bls.w	8000538 <__udivmoddi4+0x298>
 8000300:	3e02      	subs	r6, #2
 8000302:	4463      	add	r3, ip
 8000304:	1a5b      	subs	r3, r3, r1
 8000306:	b2a4      	uxth	r4, r4
 8000308:	fbb3 f0f8 	udiv	r0, r3, r8
 800030c:	fb08 3310 	mls	r3, r8, r0, r3
 8000310:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000314:	fb00 f707 	mul.w	r7, r0, r7
 8000318:	42a7      	cmp	r7, r4
 800031a:	d90a      	bls.n	8000332 <__udivmoddi4+0x92>
 800031c:	eb1c 0404 	adds.w	r4, ip, r4
 8000320:	f100 33ff 	add.w	r3, r0, #4294967295
 8000324:	f080 810a 	bcs.w	800053c <__udivmoddi4+0x29c>
 8000328:	42a7      	cmp	r7, r4
 800032a:	f240 8107 	bls.w	800053c <__udivmoddi4+0x29c>
 800032e:	4464      	add	r4, ip
 8000330:	3802      	subs	r0, #2
 8000332:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000336:	1be4      	subs	r4, r4, r7
 8000338:	2600      	movs	r6, #0
 800033a:	b11d      	cbz	r5, 8000344 <__udivmoddi4+0xa4>
 800033c:	40d4      	lsrs	r4, r2
 800033e:	2300      	movs	r3, #0
 8000340:	e9c5 4300 	strd	r4, r3, [r5]
 8000344:	4631      	mov	r1, r6
 8000346:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800034a:	428b      	cmp	r3, r1
 800034c:	d909      	bls.n	8000362 <__udivmoddi4+0xc2>
 800034e:	2d00      	cmp	r5, #0
 8000350:	f000 80ef 	beq.w	8000532 <__udivmoddi4+0x292>
 8000354:	2600      	movs	r6, #0
 8000356:	e9c5 0100 	strd	r0, r1, [r5]
 800035a:	4630      	mov	r0, r6
 800035c:	4631      	mov	r1, r6
 800035e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000362:	fab3 f683 	clz	r6, r3
 8000366:	2e00      	cmp	r6, #0
 8000368:	d14a      	bne.n	8000400 <__udivmoddi4+0x160>
 800036a:	428b      	cmp	r3, r1
 800036c:	d302      	bcc.n	8000374 <__udivmoddi4+0xd4>
 800036e:	4282      	cmp	r2, r0
 8000370:	f200 80f9 	bhi.w	8000566 <__udivmoddi4+0x2c6>
 8000374:	1a84      	subs	r4, r0, r2
 8000376:	eb61 0303 	sbc.w	r3, r1, r3
 800037a:	2001      	movs	r0, #1
 800037c:	469e      	mov	lr, r3
 800037e:	2d00      	cmp	r5, #0
 8000380:	d0e0      	beq.n	8000344 <__udivmoddi4+0xa4>
 8000382:	e9c5 4e00 	strd	r4, lr, [r5]
 8000386:	e7dd      	b.n	8000344 <__udivmoddi4+0xa4>
 8000388:	b902      	cbnz	r2, 800038c <__udivmoddi4+0xec>
 800038a:	deff      	udf	#255	; 0xff
 800038c:	fab2 f282 	clz	r2, r2
 8000390:	2a00      	cmp	r2, #0
 8000392:	f040 8092 	bne.w	80004ba <__udivmoddi4+0x21a>
 8000396:	eba1 010c 	sub.w	r1, r1, ip
 800039a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800039e:	fa1f fe8c 	uxth.w	lr, ip
 80003a2:	2601      	movs	r6, #1
 80003a4:	0c20      	lsrs	r0, r4, #16
 80003a6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003aa:	fb07 1113 	mls	r1, r7, r3, r1
 80003ae:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003b2:	fb0e f003 	mul.w	r0, lr, r3
 80003b6:	4288      	cmp	r0, r1
 80003b8:	d908      	bls.n	80003cc <__udivmoddi4+0x12c>
 80003ba:	eb1c 0101 	adds.w	r1, ip, r1
 80003be:	f103 38ff 	add.w	r8, r3, #4294967295
 80003c2:	d202      	bcs.n	80003ca <__udivmoddi4+0x12a>
 80003c4:	4288      	cmp	r0, r1
 80003c6:	f200 80cb 	bhi.w	8000560 <__udivmoddi4+0x2c0>
 80003ca:	4643      	mov	r3, r8
 80003cc:	1a09      	subs	r1, r1, r0
 80003ce:	b2a4      	uxth	r4, r4
 80003d0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003d4:	fb07 1110 	mls	r1, r7, r0, r1
 80003d8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003dc:	fb0e fe00 	mul.w	lr, lr, r0
 80003e0:	45a6      	cmp	lr, r4
 80003e2:	d908      	bls.n	80003f6 <__udivmoddi4+0x156>
 80003e4:	eb1c 0404 	adds.w	r4, ip, r4
 80003e8:	f100 31ff 	add.w	r1, r0, #4294967295
 80003ec:	d202      	bcs.n	80003f4 <__udivmoddi4+0x154>
 80003ee:	45a6      	cmp	lr, r4
 80003f0:	f200 80bb 	bhi.w	800056a <__udivmoddi4+0x2ca>
 80003f4:	4608      	mov	r0, r1
 80003f6:	eba4 040e 	sub.w	r4, r4, lr
 80003fa:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80003fe:	e79c      	b.n	800033a <__udivmoddi4+0x9a>
 8000400:	f1c6 0720 	rsb	r7, r6, #32
 8000404:	40b3      	lsls	r3, r6
 8000406:	fa22 fc07 	lsr.w	ip, r2, r7
 800040a:	ea4c 0c03 	orr.w	ip, ip, r3
 800040e:	fa20 f407 	lsr.w	r4, r0, r7
 8000412:	fa01 f306 	lsl.w	r3, r1, r6
 8000416:	431c      	orrs	r4, r3
 8000418:	40f9      	lsrs	r1, r7
 800041a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800041e:	fa00 f306 	lsl.w	r3, r0, r6
 8000422:	fbb1 f8f9 	udiv	r8, r1, r9
 8000426:	0c20      	lsrs	r0, r4, #16
 8000428:	fa1f fe8c 	uxth.w	lr, ip
 800042c:	fb09 1118 	mls	r1, r9, r8, r1
 8000430:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000434:	fb08 f00e 	mul.w	r0, r8, lr
 8000438:	4288      	cmp	r0, r1
 800043a:	fa02 f206 	lsl.w	r2, r2, r6
 800043e:	d90b      	bls.n	8000458 <__udivmoddi4+0x1b8>
 8000440:	eb1c 0101 	adds.w	r1, ip, r1
 8000444:	f108 3aff 	add.w	sl, r8, #4294967295
 8000448:	f080 8088 	bcs.w	800055c <__udivmoddi4+0x2bc>
 800044c:	4288      	cmp	r0, r1
 800044e:	f240 8085 	bls.w	800055c <__udivmoddi4+0x2bc>
 8000452:	f1a8 0802 	sub.w	r8, r8, #2
 8000456:	4461      	add	r1, ip
 8000458:	1a09      	subs	r1, r1, r0
 800045a:	b2a4      	uxth	r4, r4
 800045c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000460:	fb09 1110 	mls	r1, r9, r0, r1
 8000464:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000468:	fb00 fe0e 	mul.w	lr, r0, lr
 800046c:	458e      	cmp	lr, r1
 800046e:	d908      	bls.n	8000482 <__udivmoddi4+0x1e2>
 8000470:	eb1c 0101 	adds.w	r1, ip, r1
 8000474:	f100 34ff 	add.w	r4, r0, #4294967295
 8000478:	d26c      	bcs.n	8000554 <__udivmoddi4+0x2b4>
 800047a:	458e      	cmp	lr, r1
 800047c:	d96a      	bls.n	8000554 <__udivmoddi4+0x2b4>
 800047e:	3802      	subs	r0, #2
 8000480:	4461      	add	r1, ip
 8000482:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000486:	fba0 9402 	umull	r9, r4, r0, r2
 800048a:	eba1 010e 	sub.w	r1, r1, lr
 800048e:	42a1      	cmp	r1, r4
 8000490:	46c8      	mov	r8, r9
 8000492:	46a6      	mov	lr, r4
 8000494:	d356      	bcc.n	8000544 <__udivmoddi4+0x2a4>
 8000496:	d053      	beq.n	8000540 <__udivmoddi4+0x2a0>
 8000498:	b15d      	cbz	r5, 80004b2 <__udivmoddi4+0x212>
 800049a:	ebb3 0208 	subs.w	r2, r3, r8
 800049e:	eb61 010e 	sbc.w	r1, r1, lr
 80004a2:	fa01 f707 	lsl.w	r7, r1, r7
 80004a6:	fa22 f306 	lsr.w	r3, r2, r6
 80004aa:	40f1      	lsrs	r1, r6
 80004ac:	431f      	orrs	r7, r3
 80004ae:	e9c5 7100 	strd	r7, r1, [r5]
 80004b2:	2600      	movs	r6, #0
 80004b4:	4631      	mov	r1, r6
 80004b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	40d8      	lsrs	r0, r3
 80004c0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004c4:	fa21 f303 	lsr.w	r3, r1, r3
 80004c8:	4091      	lsls	r1, r2
 80004ca:	4301      	orrs	r1, r0
 80004cc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004d0:	fa1f fe8c 	uxth.w	lr, ip
 80004d4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004d8:	fb07 3610 	mls	r6, r7, r0, r3
 80004dc:	0c0b      	lsrs	r3, r1, #16
 80004de:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80004e2:	fb00 f60e 	mul.w	r6, r0, lr
 80004e6:	429e      	cmp	r6, r3
 80004e8:	fa04 f402 	lsl.w	r4, r4, r2
 80004ec:	d908      	bls.n	8000500 <__udivmoddi4+0x260>
 80004ee:	eb1c 0303 	adds.w	r3, ip, r3
 80004f2:	f100 38ff 	add.w	r8, r0, #4294967295
 80004f6:	d22f      	bcs.n	8000558 <__udivmoddi4+0x2b8>
 80004f8:	429e      	cmp	r6, r3
 80004fa:	d92d      	bls.n	8000558 <__udivmoddi4+0x2b8>
 80004fc:	3802      	subs	r0, #2
 80004fe:	4463      	add	r3, ip
 8000500:	1b9b      	subs	r3, r3, r6
 8000502:	b289      	uxth	r1, r1
 8000504:	fbb3 f6f7 	udiv	r6, r3, r7
 8000508:	fb07 3316 	mls	r3, r7, r6, r3
 800050c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000510:	fb06 f30e 	mul.w	r3, r6, lr
 8000514:	428b      	cmp	r3, r1
 8000516:	d908      	bls.n	800052a <__udivmoddi4+0x28a>
 8000518:	eb1c 0101 	adds.w	r1, ip, r1
 800051c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000520:	d216      	bcs.n	8000550 <__udivmoddi4+0x2b0>
 8000522:	428b      	cmp	r3, r1
 8000524:	d914      	bls.n	8000550 <__udivmoddi4+0x2b0>
 8000526:	3e02      	subs	r6, #2
 8000528:	4461      	add	r1, ip
 800052a:	1ac9      	subs	r1, r1, r3
 800052c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000530:	e738      	b.n	80003a4 <__udivmoddi4+0x104>
 8000532:	462e      	mov	r6, r5
 8000534:	4628      	mov	r0, r5
 8000536:	e705      	b.n	8000344 <__udivmoddi4+0xa4>
 8000538:	4606      	mov	r6, r0
 800053a:	e6e3      	b.n	8000304 <__udivmoddi4+0x64>
 800053c:	4618      	mov	r0, r3
 800053e:	e6f8      	b.n	8000332 <__udivmoddi4+0x92>
 8000540:	454b      	cmp	r3, r9
 8000542:	d2a9      	bcs.n	8000498 <__udivmoddi4+0x1f8>
 8000544:	ebb9 0802 	subs.w	r8, r9, r2
 8000548:	eb64 0e0c 	sbc.w	lr, r4, ip
 800054c:	3801      	subs	r0, #1
 800054e:	e7a3      	b.n	8000498 <__udivmoddi4+0x1f8>
 8000550:	4646      	mov	r6, r8
 8000552:	e7ea      	b.n	800052a <__udivmoddi4+0x28a>
 8000554:	4620      	mov	r0, r4
 8000556:	e794      	b.n	8000482 <__udivmoddi4+0x1e2>
 8000558:	4640      	mov	r0, r8
 800055a:	e7d1      	b.n	8000500 <__udivmoddi4+0x260>
 800055c:	46d0      	mov	r8, sl
 800055e:	e77b      	b.n	8000458 <__udivmoddi4+0x1b8>
 8000560:	3b02      	subs	r3, #2
 8000562:	4461      	add	r1, ip
 8000564:	e732      	b.n	80003cc <__udivmoddi4+0x12c>
 8000566:	4630      	mov	r0, r6
 8000568:	e709      	b.n	800037e <__udivmoddi4+0xde>
 800056a:	4464      	add	r4, ip
 800056c:	3802      	subs	r0, #2
 800056e:	e742      	b.n	80003f6 <__udivmoddi4+0x156>

08000570 <__aeabi_idiv0>:
 8000570:	4770      	bx	lr
 8000572:	bf00      	nop

08000574 <HAL_GPIO_EXTI_Callback>:

/*
 * STIM LIB :: EXTI CALLBACK
 * */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000574:	b580      	push	{r7, lr}
 8000576:	b082      	sub	sp, #8
 8000578:	af00      	add	r7, sp, #0
 800057a:	4603      	mov	r3, r0
 800057c:	80fb      	strh	r3, [r7, #6]
	/*
	 * Trigger Input External Interrupt Process
	 * */
	stimLib_trgInput_callback(GPIO_Pin);
 800057e:	88fb      	ldrh	r3, [r7, #6]
 8000580:	4618      	mov	r0, r3
 8000582:	f007 ff69 	bl	8008458 <stimLib_trgInput_callback>

	/* Application Code */
}
 8000586:	bf00      	nop
 8000588:	3708      	adds	r7, #8
 800058a:	46bd      	mov	sp, r7
 800058c:	bd80      	pop	{r7, pc}
	...

08000590 <HAL_TIM_ErrorCallback>:

/*
 * STIM LIB :: PULSE FINISH INTERRUPT
 * */
void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8000590:	b580      	push	{r7, lr}
 8000592:	b082      	sub	sp, #8
 8000594:	af00      	add	r7, sp, #0
 8000596:	6078      	str	r0, [r7, #4]
	stimLib_timError_callback(htim);
 8000598:	6878      	ldr	r0, [r7, #4]
 800059a:	f007 ff9f 	bl	80084dc <stimLib_timError_callback>
	TD_DEBUG_PRINT(("HAL_TIM_ErrorCallback\n"));
 800059e:	4803      	ldr	r0, [pc, #12]	; (80005ac <HAL_TIM_ErrorCallback+0x1c>)
 80005a0:	f009 fdde 	bl	800a160 <puts>
}
 80005a4:	bf00      	nop
 80005a6:	3708      	adds	r7, #8
 80005a8:	46bd      	mov	sp, r7
 80005aa:	bd80      	pop	{r7, pc}
 80005ac:	0800b074 	.word	0x0800b074

080005b0 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:

void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 80005b0:	b580      	push	{r7, lr}
 80005b2:	b082      	sub	sp, #8
 80005b4:	af00      	add	r7, sp, #0
 80005b6:	6078      	str	r0, [r7, #4]
	TD_DEBUG_PRINT(("HAL_TIM_PWM_PulseFinishedHalfCpltCallback\n"));
 80005b8:	4803      	ldr	r0, [pc, #12]	; (80005c8 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x18>)
 80005ba:	f009 fdd1 	bl	800a160 <puts>
}
 80005be:	bf00      	nop
 80005c0:	3708      	adds	r7, #8
 80005c2:	46bd      	mov	sp, r7
 80005c4:	bd80      	pop	{r7, pc}
 80005c6:	bf00      	nop
 80005c8:	0800b08c 	.word	0x0800b08c

080005cc <HAL_TIM_PWM_PulseFinishedCallback>:

void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80005cc:	b580      	push	{r7, lr}
 80005ce:	b082      	sub	sp, #8
 80005d0:	af00      	add	r7, sp, #0
 80005d2:	6078      	str	r0, [r7, #4]
	stimLib_timPwmPluseFinished_callback(htim);
 80005d4:	6878      	ldr	r0, [r7, #4]
 80005d6:	f007 ff8b 	bl	80084f0 <stimLib_timPwmPluseFinished_callback>
	TD_DEBUG_PRINT(("HAL_TIM_PWM_PulseFinishedCallback\n"));
 80005da:	4803      	ldr	r0, [pc, #12]	; (80005e8 <HAL_TIM_PWM_PulseFinishedCallback+0x1c>)
 80005dc:	f009 fdc0 	bl	800a160 <puts>
}
 80005e0:	bf00      	nop
 80005e2:	3708      	adds	r7, #8
 80005e4:	46bd      	mov	sp, r7
 80005e6:	bd80      	pop	{r7, pc}
 80005e8:	0800b0b8 	.word	0x0800b0b8

080005ec <HAL_TIM_PeriodElapsedCallback>:

/*
 * TIMER INTERRUPT :: STEPUP SCHEDULER
 * */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80005ec:	b580      	push	{r7, lr}
 80005ee:	b082      	sub	sp, #8
 80005f0:	af00      	add	r7, sp, #0
 80005f2:	6078      	str	r0, [r7, #4]
	stimLib_stepup_ctrlCallback(htim);
 80005f4:	6878      	ldr	r0, [r7, #4]
 80005f6:	f007 ff1d 	bl	8008434 <stimLib_stepup_ctrlCallback>
}
 80005fa:	bf00      	nop
 80005fc:	3708      	adds	r7, #8
 80005fe:	46bd      	mov	sp, r7
 8000600:	bd80      	pop	{r7, pc}

08000602 <HAL_ADC_ErrorCallback>:

/*
 * STIM LIB :: ADC Error Callback
 * */
void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8000602:	b580      	push	{r7, lr}
 8000604:	b082      	sub	sp, #8
 8000606:	af00      	add	r7, sp, #0
 8000608:	6078      	str	r0, [r7, #4]
	stimLib_adcError_callback();
 800060a:	f007 ff07 	bl	800841c <stimLib_adcError_callback>
}
 800060e:	bf00      	nop
 8000610:	3708      	adds	r7, #8
 8000612:	46bd      	mov	sp, r7
 8000614:	bd80      	pop	{r7, pc}

08000616 <HAL_ADC_LevelOutOfWindowCallback>:

/*
 * STIM LIB :: Ste-up ADC watchdog
 * */
void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8000616:	b580      	push	{r7, lr}
 8000618:	b082      	sub	sp, #8
 800061a:	af00      	add	r7, sp, #0
 800061c:	6078      	str	r0, [r7, #4]
	stimLib_adcWatchdoc_callback();
 800061e:	f007 feed 	bl	80083fc <stimLib_adcWatchdoc_callback>
}
 8000622:	bf00      	nop
 8000624:	3708      	adds	r7, #8
 8000626:	46bd      	mov	sp, r7
 8000628:	bd80      	pop	{r7, pc}

0800062a <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 800062a:	b580      	push	{r7, lr}
 800062c:	b086      	sub	sp, #24
 800062e:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000630:	f000 fd0a 	bl	8001048 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000634:	f000 f823 	bl	800067e <SystemClock_Config>

	/* USER CODE BEGIN SysInit */
	MX_USART3_UART_Init();
 8000638:	f000 f872 	bl	8000720 <MX_USART3_UART_Init>
	stimLib_stimInit();
 800063c:	f007 fd20 	bl	8008080 <stimLib_stimInit>
#endif
	stim_signal_cfg_t pulse_data;

	stim_trg_cfg_t trg_data;

	pulse_data.freq = 10;
 8000640:	230a      	movs	r3, #10
 8000642:	733b      	strb	r3, [r7, #12]
	pulse_data.pulse_width = 1000;
 8000644:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000648:	81fb      	strh	r3, [r7, #14]
	pulse_data.degree = 1;
 800064a:	2301      	movs	r3, #1
 800064c:	743b      	strb	r3, [r7, #16]
	stimLib_stimSignalConfig(&pulse_data);
 800064e:	f107 030c 	add.w	r3, r7, #12
 8000652:	4618      	mov	r0, r3
 8000654:	f007 fd32 	bl	80080bc <stimLib_stimSignalConfig>

	trg_data.volt_prestart = true;
 8000658:	2301      	movs	r3, #1
 800065a:	713b      	strb	r3, [r7, #4]
	trg_data.trg_out_enable = false;
 800065c:	2300      	movs	r3, #0
 800065e:	717b      	strb	r3, [r7, #5]
	trg_data.trg_out_active_pol = 1;
 8000660:	2301      	movs	r3, #1
 8000662:	71bb      	strb	r3, [r7, #6]
	trg_data.trg_in_enable = true;
 8000664:	2301      	movs	r3, #1
 8000666:	71fb      	strb	r3, [r7, #7]
	trg_data.trg_in_active_pol = 1;
 8000668:	2301      	movs	r3, #1
 800066a:	723b      	strb	r3, [r7, #8]
	trg_data.trg_in_toggled = true;
 800066c:	2301      	movs	r3, #1
 800066e:	727b      	strb	r3, [r7, #9]
	stimLib_stimTriggerConfig(&trg_data);
 8000670:	1d3b      	adds	r3, r7, #4
 8000672:	4618      	mov	r0, r3
 8000674:	f007 fd43 	bl	80080fe <stimLib_stimTriggerConfig>

	stimLib_stimSessionStart();
 8000678:	f007 fd62 	bl	8008140 <stimLib_stimSessionStart>

	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1)
 800067c:	e7fe      	b.n	800067c <main+0x52>

0800067e <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 800067e:	b580      	push	{r7, lr}
 8000680:	b096      	sub	sp, #88	; 0x58
 8000682:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct =
 8000684:	f107 0314 	add.w	r3, r7, #20
 8000688:	2244      	movs	r2, #68	; 0x44
 800068a:	2100      	movs	r1, #0
 800068c:	4618      	mov	r0, r3
 800068e:	f009 fcd9 	bl	800a044 <memset>
	{ 0 };
	RCC_ClkInitTypeDef RCC_ClkInitStruct =
 8000692:	463b      	mov	r3, r7
 8000694:	2200      	movs	r2, #0
 8000696:	601a      	str	r2, [r3, #0]
 8000698:	605a      	str	r2, [r3, #4]
 800069a:	609a      	str	r2, [r3, #8]
 800069c:	60da      	str	r2, [r3, #12]
 800069e:	611a      	str	r2, [r3, #16]
	{ 0 };

	/** Configure the main internal regulator output voltage
	 */
	if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80006a0:	f44f 7000 	mov.w	r0, #512	; 0x200
 80006a4:	f003 fe60 	bl	8004368 <HAL_PWREx_ControlVoltageScaling>
 80006a8:	4603      	mov	r3, r0
 80006aa:	2b00      	cmp	r3, #0
 80006ac:	d001      	beq.n	80006b2 <SystemClock_Config+0x34>
	{
		Error_Handler();
 80006ae:	f000 f867 	bl	8000780 <Error_Handler>
	}

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80006b2:	2310      	movs	r3, #16
 80006b4:	617b      	str	r3, [r7, #20]
	RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80006b6:	2301      	movs	r3, #1
 80006b8:	633b      	str	r3, [r7, #48]	; 0x30
	RCC_OscInitStruct.MSICalibrationValue = 0;
 80006ba:	2300      	movs	r3, #0
 80006bc:	637b      	str	r3, [r7, #52]	; 0x34
	RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80006be:	2360      	movs	r3, #96	; 0x60
 80006c0:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006c2:	2302      	movs	r3, #2
 80006c4:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80006c6:	2301      	movs	r3, #1
 80006c8:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLM = 1;
 80006ca:	2301      	movs	r3, #1
 80006cc:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLN = 40;
 80006ce:	2328      	movs	r3, #40	; 0x28
 80006d0:	64fb      	str	r3, [r7, #76]	; 0x4c
	RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80006d2:	2302      	movs	r3, #2
 80006d4:	653b      	str	r3, [r7, #80]	; 0x50
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80006d6:	2302      	movs	r3, #2
 80006d8:	657b      	str	r3, [r7, #84]	; 0x54
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006da:	f107 0314 	add.w	r3, r7, #20
 80006de:	4618      	mov	r0, r3
 80006e0:	f003 fe98 	bl	8004414 <HAL_RCC_OscConfig>
 80006e4:	4603      	mov	r3, r0
 80006e6:	2b00      	cmp	r3, #0
 80006e8:	d001      	beq.n	80006ee <SystemClock_Config+0x70>
	{
		Error_Handler();
 80006ea:	f000 f849 	bl	8000780 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 80006ee:	230f      	movs	r3, #15
 80006f0:	603b      	str	r3, [r7, #0]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006f2:	2303      	movs	r3, #3
 80006f4:	607b      	str	r3, [r7, #4]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006f6:	2300      	movs	r3, #0
 80006f8:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80006fa:	2300      	movs	r3, #0
 80006fc:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006fe:	2300      	movs	r3, #0
 8000700:	613b      	str	r3, [r7, #16]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000702:	463b      	mov	r3, r7
 8000704:	2104      	movs	r1, #4
 8000706:	4618      	mov	r0, r3
 8000708:	f004 fae6 	bl	8004cd8 <HAL_RCC_ClockConfig>
 800070c:	4603      	mov	r3, r0
 800070e:	2b00      	cmp	r3, #0
 8000710:	d001      	beq.n	8000716 <SystemClock_Config+0x98>
	{
		Error_Handler();
 8000712:	f000 f835 	bl	8000780 <Error_Handler>
	}
}
 8000716:	bf00      	nop
 8000718:	3758      	adds	r7, #88	; 0x58
 800071a:	46bd      	mov	sp, r7
 800071c:	bd80      	pop	{r7, pc}
	...

08000720 <MX_USART3_UART_Init>:
 * @brief USART3 Initialization Function
 * @param None
 * @retval None
 */
void MX_USART3_UART_Init(void)
{
 8000720:	b580      	push	{r7, lr}
 8000722:	af00      	add	r7, sp, #0
	/* USER CODE END USART3_Init 0 */

	/* USER CODE BEGIN USART3_Init 1 */

	/* USER CODE END USART3_Init 1 */
	huart3.Instance = USART3;
 8000724:	4b14      	ldr	r3, [pc, #80]	; (8000778 <MX_USART3_UART_Init+0x58>)
 8000726:	4a15      	ldr	r2, [pc, #84]	; (800077c <MX_USART3_UART_Init+0x5c>)
 8000728:	601a      	str	r2, [r3, #0]
	huart3.Init.BaudRate = 115200;
 800072a:	4b13      	ldr	r3, [pc, #76]	; (8000778 <MX_USART3_UART_Init+0x58>)
 800072c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000730:	605a      	str	r2, [r3, #4]
	huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000732:	4b11      	ldr	r3, [pc, #68]	; (8000778 <MX_USART3_UART_Init+0x58>)
 8000734:	2200      	movs	r2, #0
 8000736:	609a      	str	r2, [r3, #8]
	huart3.Init.StopBits = UART_STOPBITS_1;
 8000738:	4b0f      	ldr	r3, [pc, #60]	; (8000778 <MX_USART3_UART_Init+0x58>)
 800073a:	2200      	movs	r2, #0
 800073c:	60da      	str	r2, [r3, #12]
	huart3.Init.Parity = UART_PARITY_NONE;
 800073e:	4b0e      	ldr	r3, [pc, #56]	; (8000778 <MX_USART3_UART_Init+0x58>)
 8000740:	2200      	movs	r2, #0
 8000742:	611a      	str	r2, [r3, #16]
	huart3.Init.Mode = UART_MODE_TX_RX;
 8000744:	4b0c      	ldr	r3, [pc, #48]	; (8000778 <MX_USART3_UART_Init+0x58>)
 8000746:	220c      	movs	r2, #12
 8000748:	615a      	str	r2, [r3, #20]
	huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800074a:	4b0b      	ldr	r3, [pc, #44]	; (8000778 <MX_USART3_UART_Init+0x58>)
 800074c:	2200      	movs	r2, #0
 800074e:	619a      	str	r2, [r3, #24]
	huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000750:	4b09      	ldr	r3, [pc, #36]	; (8000778 <MX_USART3_UART_Init+0x58>)
 8000752:	2200      	movs	r2, #0
 8000754:	61da      	str	r2, [r3, #28]
	huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000756:	4b08      	ldr	r3, [pc, #32]	; (8000778 <MX_USART3_UART_Init+0x58>)
 8000758:	2200      	movs	r2, #0
 800075a:	621a      	str	r2, [r3, #32]
	huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800075c:	4b06      	ldr	r3, [pc, #24]	; (8000778 <MX_USART3_UART_Init+0x58>)
 800075e:	2200      	movs	r2, #0
 8000760:	625a      	str	r2, [r3, #36]	; 0x24
	if (HAL_UART_Init(&huart3) != HAL_OK)
 8000762:	4805      	ldr	r0, [pc, #20]	; (8000778 <MX_USART3_UART_Init+0x58>)
 8000764:	f006 fc86 	bl	8007074 <HAL_UART_Init>
 8000768:	4603      	mov	r3, r0
 800076a:	2b00      	cmp	r3, #0
 800076c:	d001      	beq.n	8000772 <MX_USART3_UART_Init+0x52>
	{
		Error_Handler();
 800076e:	f000 f807 	bl	8000780 <Error_Handler>
	}
	/* USER CODE BEGIN USART3_Init 2 */

	/* USER CODE END USART3_Init 2 */

}
 8000772:	bf00      	nop
 8000774:	bd80      	pop	{r7, pc}
 8000776:	bf00      	nop
 8000778:	20000358 	.word	0x20000358
 800077c:	40004800 	.word	0x40004800

08000780 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8000780:	b480      	push	{r7}
 8000782:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000784:	b672      	cpsid	i
}
 8000786:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8000788:	e7fe      	b.n	8000788 <Error_Handler+0x8>
	...

0800078c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800078c:	b480      	push	{r7}
 800078e:	b083      	sub	sp, #12
 8000790:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000792:	4b0f      	ldr	r3, [pc, #60]	; (80007d0 <HAL_MspInit+0x44>)
 8000794:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000796:	4a0e      	ldr	r2, [pc, #56]	; (80007d0 <HAL_MspInit+0x44>)
 8000798:	f043 0301 	orr.w	r3, r3, #1
 800079c:	6613      	str	r3, [r2, #96]	; 0x60
 800079e:	4b0c      	ldr	r3, [pc, #48]	; (80007d0 <HAL_MspInit+0x44>)
 80007a0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80007a2:	f003 0301 	and.w	r3, r3, #1
 80007a6:	607b      	str	r3, [r7, #4]
 80007a8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80007aa:	4b09      	ldr	r3, [pc, #36]	; (80007d0 <HAL_MspInit+0x44>)
 80007ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80007ae:	4a08      	ldr	r2, [pc, #32]	; (80007d0 <HAL_MspInit+0x44>)
 80007b0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80007b4:	6593      	str	r3, [r2, #88]	; 0x58
 80007b6:	4b06      	ldr	r3, [pc, #24]	; (80007d0 <HAL_MspInit+0x44>)
 80007b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80007ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80007be:	603b      	str	r3, [r7, #0]
 80007c0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80007c2:	bf00      	nop
 80007c4:	370c      	adds	r7, #12
 80007c6:	46bd      	mov	sp, r7
 80007c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007cc:	4770      	bx	lr
 80007ce:	bf00      	nop
 80007d0:	40021000 	.word	0x40021000

080007d4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80007d4:	b580      	push	{r7, lr}
 80007d6:	b08c      	sub	sp, #48	; 0x30
 80007d8:	af00      	add	r7, sp, #0
 80007da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007dc:	f107 031c 	add.w	r3, r7, #28
 80007e0:	2200      	movs	r2, #0
 80007e2:	601a      	str	r2, [r3, #0]
 80007e4:	605a      	str	r2, [r3, #4]
 80007e6:	609a      	str	r2, [r3, #8]
 80007e8:	60da      	str	r2, [r3, #12]
 80007ea:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80007ec:	687b      	ldr	r3, [r7, #4]
 80007ee:	681b      	ldr	r3, [r3, #0]
 80007f0:	4a67      	ldr	r2, [pc, #412]	; (8000990 <HAL_ADC_MspInit+0x1bc>)
 80007f2:	4293      	cmp	r3, r2
 80007f4:	d161      	bne.n	80008ba <HAL_ADC_MspInit+0xe6>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_ADC_CLK_ENABLED++;
 80007f6:	4b67      	ldr	r3, [pc, #412]	; (8000994 <HAL_ADC_MspInit+0x1c0>)
 80007f8:	681b      	ldr	r3, [r3, #0]
 80007fa:	3301      	adds	r3, #1
 80007fc:	4a65      	ldr	r2, [pc, #404]	; (8000994 <HAL_ADC_MspInit+0x1c0>)
 80007fe:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC_CLK_ENABLED==1){
 8000800:	4b64      	ldr	r3, [pc, #400]	; (8000994 <HAL_ADC_MspInit+0x1c0>)
 8000802:	681b      	ldr	r3, [r3, #0]
 8000804:	2b01      	cmp	r3, #1
 8000806:	d10b      	bne.n	8000820 <HAL_ADC_MspInit+0x4c>
      __HAL_RCC_ADC_CLK_ENABLE();
 8000808:	4b63      	ldr	r3, [pc, #396]	; (8000998 <HAL_ADC_MspInit+0x1c4>)
 800080a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800080c:	4a62      	ldr	r2, [pc, #392]	; (8000998 <HAL_ADC_MspInit+0x1c4>)
 800080e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000812:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000814:	4b60      	ldr	r3, [pc, #384]	; (8000998 <HAL_ADC_MspInit+0x1c4>)
 8000816:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000818:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800081c:	61bb      	str	r3, [r7, #24]
 800081e:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000820:	4b5d      	ldr	r3, [pc, #372]	; (8000998 <HAL_ADC_MspInit+0x1c4>)
 8000822:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000824:	4a5c      	ldr	r2, [pc, #368]	; (8000998 <HAL_ADC_MspInit+0x1c4>)
 8000826:	f043 0301 	orr.w	r3, r3, #1
 800082a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800082c:	4b5a      	ldr	r3, [pc, #360]	; (8000998 <HAL_ADC_MspInit+0x1c4>)
 800082e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000830:	f003 0301 	and.w	r3, r3, #1
 8000834:	617b      	str	r3, [r7, #20]
 8000836:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PA4     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = STEP_UP_FEEDBACK_Pin;
 8000838:	2310      	movs	r3, #16
 800083a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 800083c:	230b      	movs	r3, #11
 800083e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000840:	2300      	movs	r3, #0
 8000842:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(STEP_UP_FEEDBACK_GPIO_Port, &GPIO_InitStruct);
 8000844:	f107 031c 	add.w	r3, r7, #28
 8000848:	4619      	mov	r1, r3
 800084a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800084e:	f003 faf1 	bl	8003e34 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Channel3;
 8000852:	4b52      	ldr	r3, [pc, #328]	; (800099c <HAL_ADC_MspInit+0x1c8>)
 8000854:	4a52      	ldr	r2, [pc, #328]	; (80009a0 <HAL_ADC_MspInit+0x1cc>)
 8000856:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_0;
 8000858:	4b50      	ldr	r3, [pc, #320]	; (800099c <HAL_ADC_MspInit+0x1c8>)
 800085a:	2200      	movs	r2, #0
 800085c:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800085e:	4b4f      	ldr	r3, [pc, #316]	; (800099c <HAL_ADC_MspInit+0x1c8>)
 8000860:	2200      	movs	r2, #0
 8000862:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000864:	4b4d      	ldr	r3, [pc, #308]	; (800099c <HAL_ADC_MspInit+0x1c8>)
 8000866:	2200      	movs	r2, #0
 8000868:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800086a:	4b4c      	ldr	r3, [pc, #304]	; (800099c <HAL_ADC_MspInit+0x1c8>)
 800086c:	2280      	movs	r2, #128	; 0x80
 800086e:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000870:	4b4a      	ldr	r3, [pc, #296]	; (800099c <HAL_ADC_MspInit+0x1c8>)
 8000872:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000876:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000878:	4b48      	ldr	r3, [pc, #288]	; (800099c <HAL_ADC_MspInit+0x1c8>)
 800087a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800087e:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000880:	4b46      	ldr	r3, [pc, #280]	; (800099c <HAL_ADC_MspInit+0x1c8>)
 8000882:	2220      	movs	r2, #32
 8000884:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000886:	4b45      	ldr	r3, [pc, #276]	; (800099c <HAL_ADC_MspInit+0x1c8>)
 8000888:	2200      	movs	r2, #0
 800088a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800088c:	4843      	ldr	r0, [pc, #268]	; (800099c <HAL_ADC_MspInit+0x1c8>)
 800088e:	f002 ffc9 	bl	8003824 <HAL_DMA_Init>
 8000892:	4603      	mov	r3, r0
 8000894:	2b00      	cmp	r3, #0
 8000896:	d001      	beq.n	800089c <HAL_ADC_MspInit+0xc8>
    {
      Error_Handler();
 8000898:	f7ff ff72 	bl	8000780 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800089c:	687b      	ldr	r3, [r7, #4]
 800089e:	4a3f      	ldr	r2, [pc, #252]	; (800099c <HAL_ADC_MspInit+0x1c8>)
 80008a0:	64da      	str	r2, [r3, #76]	; 0x4c
 80008a2:	4a3e      	ldr	r2, [pc, #248]	; (800099c <HAL_ADC_MspInit+0x1c8>)
 80008a4:	687b      	ldr	r3, [r7, #4]
 80008a6:	6293      	str	r3, [r2, #40]	; 0x28

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 1, 0);
 80008a8:	2200      	movs	r2, #0
 80008aa:	2101      	movs	r1, #1
 80008ac:	2012      	movs	r0, #18
 80008ae:	f002 ff74 	bl	800379a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 80008b2:	2012      	movs	r0, #18
 80008b4:	f002 ff8d 	bl	80037d2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 80008b8:	e065      	b.n	8000986 <HAL_ADC_MspInit+0x1b2>
  else if(hadc->Instance==ADC2)
 80008ba:	687b      	ldr	r3, [r7, #4]
 80008bc:	681b      	ldr	r3, [r3, #0]
 80008be:	4a39      	ldr	r2, [pc, #228]	; (80009a4 <HAL_ADC_MspInit+0x1d0>)
 80008c0:	4293      	cmp	r3, r2
 80008c2:	d160      	bne.n	8000986 <HAL_ADC_MspInit+0x1b2>
    HAL_RCC_ADC_CLK_ENABLED++;
 80008c4:	4b33      	ldr	r3, [pc, #204]	; (8000994 <HAL_ADC_MspInit+0x1c0>)
 80008c6:	681b      	ldr	r3, [r3, #0]
 80008c8:	3301      	adds	r3, #1
 80008ca:	4a32      	ldr	r2, [pc, #200]	; (8000994 <HAL_ADC_MspInit+0x1c0>)
 80008cc:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC_CLK_ENABLED==1){
 80008ce:	4b31      	ldr	r3, [pc, #196]	; (8000994 <HAL_ADC_MspInit+0x1c0>)
 80008d0:	681b      	ldr	r3, [r3, #0]
 80008d2:	2b01      	cmp	r3, #1
 80008d4:	d10b      	bne.n	80008ee <HAL_ADC_MspInit+0x11a>
      __HAL_RCC_ADC_CLK_ENABLE();
 80008d6:	4b30      	ldr	r3, [pc, #192]	; (8000998 <HAL_ADC_MspInit+0x1c4>)
 80008d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008da:	4a2f      	ldr	r2, [pc, #188]	; (8000998 <HAL_ADC_MspInit+0x1c4>)
 80008dc:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80008e0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80008e2:	4b2d      	ldr	r3, [pc, #180]	; (8000998 <HAL_ADC_MspInit+0x1c4>)
 80008e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008e6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80008ea:	613b      	str	r3, [r7, #16]
 80008ec:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80008ee:	4b2a      	ldr	r3, [pc, #168]	; (8000998 <HAL_ADC_MspInit+0x1c4>)
 80008f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008f2:	4a29      	ldr	r2, [pc, #164]	; (8000998 <HAL_ADC_MspInit+0x1c4>)
 80008f4:	f043 0301 	orr.w	r3, r3, #1
 80008f8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80008fa:	4b27      	ldr	r3, [pc, #156]	; (8000998 <HAL_ADC_MspInit+0x1c4>)
 80008fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008fe:	f003 0301 	and.w	r3, r3, #1
 8000902:	60fb      	str	r3, [r7, #12]
 8000904:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = PEAK_DETECTION_R_Pin|PEAK_DETECTION_L_Pin;
 8000906:	23c0      	movs	r3, #192	; 0xc0
 8000908:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 800090a:	230b      	movs	r3, #11
 800090c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800090e:	2300      	movs	r3, #0
 8000910:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000912:	f107 031c 	add.w	r3, r7, #28
 8000916:	4619      	mov	r1, r3
 8000918:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800091c:	f003 fa8a 	bl	8003e34 <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA1_Channel2;
 8000920:	4b21      	ldr	r3, [pc, #132]	; (80009a8 <HAL_ADC_MspInit+0x1d4>)
 8000922:	4a22      	ldr	r2, [pc, #136]	; (80009ac <HAL_ADC_MspInit+0x1d8>)
 8000924:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Request = DMA_REQUEST_0;
 8000926:	4b20      	ldr	r3, [pc, #128]	; (80009a8 <HAL_ADC_MspInit+0x1d4>)
 8000928:	2200      	movs	r2, #0
 800092a:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800092c:	4b1e      	ldr	r3, [pc, #120]	; (80009a8 <HAL_ADC_MspInit+0x1d4>)
 800092e:	2200      	movs	r2, #0
 8000930:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 8000932:	4b1d      	ldr	r3, [pc, #116]	; (80009a8 <HAL_ADC_MspInit+0x1d4>)
 8000934:	2200      	movs	r2, #0
 8000936:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 8000938:	4b1b      	ldr	r3, [pc, #108]	; (80009a8 <HAL_ADC_MspInit+0x1d4>)
 800093a:	2280      	movs	r2, #128	; 0x80
 800093c:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800093e:	4b1a      	ldr	r3, [pc, #104]	; (80009a8 <HAL_ADC_MspInit+0x1d4>)
 8000940:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000944:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000946:	4b18      	ldr	r3, [pc, #96]	; (80009a8 <HAL_ADC_MspInit+0x1d4>)
 8000948:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800094c:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 800094e:	4b16      	ldr	r3, [pc, #88]	; (80009a8 <HAL_ADC_MspInit+0x1d4>)
 8000950:	2220      	movs	r2, #32
 8000952:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 8000954:	4b14      	ldr	r3, [pc, #80]	; (80009a8 <HAL_ADC_MspInit+0x1d4>)
 8000956:	2200      	movs	r2, #0
 8000958:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 800095a:	4813      	ldr	r0, [pc, #76]	; (80009a8 <HAL_ADC_MspInit+0x1d4>)
 800095c:	f002 ff62 	bl	8003824 <HAL_DMA_Init>
 8000960:	4603      	mov	r3, r0
 8000962:	2b00      	cmp	r3, #0
 8000964:	d001      	beq.n	800096a <HAL_ADC_MspInit+0x196>
      Error_Handler();
 8000966:	f7ff ff0b 	bl	8000780 <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 800096a:	687b      	ldr	r3, [r7, #4]
 800096c:	4a0e      	ldr	r2, [pc, #56]	; (80009a8 <HAL_ADC_MspInit+0x1d4>)
 800096e:	64da      	str	r2, [r3, #76]	; 0x4c
 8000970:	4a0d      	ldr	r2, [pc, #52]	; (80009a8 <HAL_ADC_MspInit+0x1d4>)
 8000972:	687b      	ldr	r3, [r7, #4]
 8000974:	6293      	str	r3, [r2, #40]	; 0x28
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 1, 0);
 8000976:	2200      	movs	r2, #0
 8000978:	2101      	movs	r1, #1
 800097a:	2012      	movs	r0, #18
 800097c:	f002 ff0d 	bl	800379a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8000980:	2012      	movs	r0, #18
 8000982:	f002 ff26 	bl	80037d2 <HAL_NVIC_EnableIRQ>
}
 8000986:	bf00      	nop
 8000988:	3730      	adds	r7, #48	; 0x30
 800098a:	46bd      	mov	sp, r7
 800098c:	bd80      	pop	{r7, pc}
 800098e:	bf00      	nop
 8000990:	50040000 	.word	0x50040000
 8000994:	200003dc 	.word	0x200003dc
 8000998:	40021000 	.word	0x40021000
 800099c:	20000154 	.word	0x20000154
 80009a0:	40020430 	.word	0x40020430
 80009a4:	50040100 	.word	0x50040100
 80009a8:	2000019c 	.word	0x2000019c
 80009ac:	4002001c 	.word	0x4002001c

080009b0 <HAL_ADC_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspDeInit(ADC_HandleTypeDef* hadc)
{
 80009b0:	b580      	push	{r7, lr}
 80009b2:	b082      	sub	sp, #8
 80009b4:	af00      	add	r7, sp, #0
 80009b6:	6078      	str	r0, [r7, #4]
  if(hadc->Instance==ADC1)
 80009b8:	687b      	ldr	r3, [r7, #4]
 80009ba:	681b      	ldr	r3, [r3, #0]
 80009bc:	4a1f      	ldr	r2, [pc, #124]	; (8000a3c <HAL_ADC_MspDeInit+0x8c>)
 80009be:	4293      	cmp	r3, r2
 80009c0:	d119      	bne.n	80009f6 <HAL_ADC_MspDeInit+0x46>
  {
  /* USER CODE BEGIN ADC1_MspDeInit 0 */

  /* USER CODE END ADC1_MspDeInit 0 */
    /* Peripheral clock disable */
    HAL_RCC_ADC_CLK_ENABLED--;
 80009c2:	4b1f      	ldr	r3, [pc, #124]	; (8000a40 <HAL_ADC_MspDeInit+0x90>)
 80009c4:	681b      	ldr	r3, [r3, #0]
 80009c6:	3b01      	subs	r3, #1
 80009c8:	4a1d      	ldr	r2, [pc, #116]	; (8000a40 <HAL_ADC_MspDeInit+0x90>)
 80009ca:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC_CLK_ENABLED==0){
 80009cc:	4b1c      	ldr	r3, [pc, #112]	; (8000a40 <HAL_ADC_MspDeInit+0x90>)
 80009ce:	681b      	ldr	r3, [r3, #0]
 80009d0:	2b00      	cmp	r3, #0
 80009d2:	d105      	bne.n	80009e0 <HAL_ADC_MspDeInit+0x30>
      __HAL_RCC_ADC_CLK_DISABLE();
 80009d4:	4b1b      	ldr	r3, [pc, #108]	; (8000a44 <HAL_ADC_MspDeInit+0x94>)
 80009d6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80009d8:	4a1a      	ldr	r2, [pc, #104]	; (8000a44 <HAL_ADC_MspDeInit+0x94>)
 80009da:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80009de:	64d3      	str	r3, [r2, #76]	; 0x4c
    }

    /**ADC1 GPIO Configuration
    PA4     ------> ADC1_IN9
    */
    HAL_GPIO_DeInit(STEP_UP_FEEDBACK_GPIO_Port, STEP_UP_FEEDBACK_Pin);
 80009e0:	2110      	movs	r1, #16
 80009e2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80009e6:	f003 fb97 	bl	8004118 <HAL_GPIO_DeInit>

    /* ADC1 DMA DeInit */
    HAL_DMA_DeInit(hadc->DMA_Handle);
 80009ea:	687b      	ldr	r3, [r7, #4]
 80009ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80009ee:	4618      	mov	r0, r3
 80009f0:	f002 ffd0 	bl	8003994 <HAL_DMA_DeInit>
  /* USER CODE BEGIN ADC2_MspDeInit 1 */

  /* USER CODE END ADC2_MspDeInit 1 */
  }

}
 80009f4:	e01d      	b.n	8000a32 <HAL_ADC_MspDeInit+0x82>
  else if(hadc->Instance==ADC2)
 80009f6:	687b      	ldr	r3, [r7, #4]
 80009f8:	681b      	ldr	r3, [r3, #0]
 80009fa:	4a13      	ldr	r2, [pc, #76]	; (8000a48 <HAL_ADC_MspDeInit+0x98>)
 80009fc:	4293      	cmp	r3, r2
 80009fe:	d118      	bne.n	8000a32 <HAL_ADC_MspDeInit+0x82>
    HAL_RCC_ADC_CLK_ENABLED--;
 8000a00:	4b0f      	ldr	r3, [pc, #60]	; (8000a40 <HAL_ADC_MspDeInit+0x90>)
 8000a02:	681b      	ldr	r3, [r3, #0]
 8000a04:	3b01      	subs	r3, #1
 8000a06:	4a0e      	ldr	r2, [pc, #56]	; (8000a40 <HAL_ADC_MspDeInit+0x90>)
 8000a08:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC_CLK_ENABLED==0){
 8000a0a:	4b0d      	ldr	r3, [pc, #52]	; (8000a40 <HAL_ADC_MspDeInit+0x90>)
 8000a0c:	681b      	ldr	r3, [r3, #0]
 8000a0e:	2b00      	cmp	r3, #0
 8000a10:	d105      	bne.n	8000a1e <HAL_ADC_MspDeInit+0x6e>
      __HAL_RCC_ADC_CLK_DISABLE();
 8000a12:	4b0c      	ldr	r3, [pc, #48]	; (8000a44 <HAL_ADC_MspDeInit+0x94>)
 8000a14:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a16:	4a0b      	ldr	r2, [pc, #44]	; (8000a44 <HAL_ADC_MspDeInit+0x94>)
 8000a18:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8000a1c:	64d3      	str	r3, [r2, #76]	; 0x4c
    HAL_GPIO_DeInit(GPIOA, PEAK_DETECTION_R_Pin|PEAK_DETECTION_L_Pin);
 8000a1e:	21c0      	movs	r1, #192	; 0xc0
 8000a20:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000a24:	f003 fb78 	bl	8004118 <HAL_GPIO_DeInit>
    HAL_DMA_DeInit(hadc->DMA_Handle);
 8000a28:	687b      	ldr	r3, [r7, #4]
 8000a2a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a2c:	4618      	mov	r0, r3
 8000a2e:	f002 ffb1 	bl	8003994 <HAL_DMA_DeInit>
}
 8000a32:	bf00      	nop
 8000a34:	3708      	adds	r7, #8
 8000a36:	46bd      	mov	sp, r7
 8000a38:	bd80      	pop	{r7, pc}
 8000a3a:	bf00      	nop
 8000a3c:	50040000 	.word	0x50040000
 8000a40:	200003dc 	.word	0x200003dc
 8000a44:	40021000 	.word	0x40021000
 8000a48:	50040100 	.word	0x50040100

08000a4c <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8000a4c:	b580      	push	{r7, lr}
 8000a4e:	b084      	sub	sp, #16
 8000a50:	af00      	add	r7, sp, #0
 8000a52:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8000a54:	687b      	ldr	r3, [r7, #4]
 8000a56:	681b      	ldr	r3, [r3, #0]
 8000a58:	4a49      	ldr	r2, [pc, #292]	; (8000b80 <HAL_TIM_PWM_MspInit+0x134>)
 8000a5a:	4293      	cmp	r3, r2
 8000a5c:	d114      	bne.n	8000a88 <HAL_TIM_PWM_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000a5e:	4b49      	ldr	r3, [pc, #292]	; (8000b84 <HAL_TIM_PWM_MspInit+0x138>)
 8000a60:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000a62:	4a48      	ldr	r2, [pc, #288]	; (8000b84 <HAL_TIM_PWM_MspInit+0x138>)
 8000a64:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000a68:	6613      	str	r3, [r2, #96]	; 0x60
 8000a6a:	4b46      	ldr	r3, [pc, #280]	; (8000b84 <HAL_TIM_PWM_MspInit+0x138>)
 8000a6c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000a6e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000a72:	60fb      	str	r3, [r7, #12]
 8000a74:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 2, 0);
 8000a76:	2200      	movs	r2, #0
 8000a78:	2102      	movs	r1, #2
 8000a7a:	2019      	movs	r0, #25
 8000a7c:	f002 fe8d 	bl	800379a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8000a80:	2019      	movs	r0, #25
 8000a82:	f002 fea6 	bl	80037d2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8000a86:	e076      	b.n	8000b76 <HAL_TIM_PWM_MspInit+0x12a>
  else if(htim_pwm->Instance==TIM2)
 8000a88:	687b      	ldr	r3, [r7, #4]
 8000a8a:	681b      	ldr	r3, [r3, #0]
 8000a8c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000a90:	d171      	bne.n	8000b76 <HAL_TIM_PWM_MspInit+0x12a>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000a92:	4b3c      	ldr	r3, [pc, #240]	; (8000b84 <HAL_TIM_PWM_MspInit+0x138>)
 8000a94:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000a96:	4a3b      	ldr	r2, [pc, #236]	; (8000b84 <HAL_TIM_PWM_MspInit+0x138>)
 8000a98:	f043 0301 	orr.w	r3, r3, #1
 8000a9c:	6593      	str	r3, [r2, #88]	; 0x58
 8000a9e:	4b39      	ldr	r3, [pc, #228]	; (8000b84 <HAL_TIM_PWM_MspInit+0x138>)
 8000aa0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000aa2:	f003 0301 	and.w	r3, r3, #1
 8000aa6:	60bb      	str	r3, [r7, #8]
 8000aa8:	68bb      	ldr	r3, [r7, #8]
    hdma_tim2_ch2_ch4.Instance = DMA1_Channel7;
 8000aaa:	4b37      	ldr	r3, [pc, #220]	; (8000b88 <HAL_TIM_PWM_MspInit+0x13c>)
 8000aac:	4a37      	ldr	r2, [pc, #220]	; (8000b8c <HAL_TIM_PWM_MspInit+0x140>)
 8000aae:	601a      	str	r2, [r3, #0]
    hdma_tim2_ch2_ch4.Init.Request = DMA_REQUEST_4;
 8000ab0:	4b35      	ldr	r3, [pc, #212]	; (8000b88 <HAL_TIM_PWM_MspInit+0x13c>)
 8000ab2:	2204      	movs	r2, #4
 8000ab4:	605a      	str	r2, [r3, #4]
    hdma_tim2_ch2_ch4.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000ab6:	4b34      	ldr	r3, [pc, #208]	; (8000b88 <HAL_TIM_PWM_MspInit+0x13c>)
 8000ab8:	2210      	movs	r2, #16
 8000aba:	609a      	str	r2, [r3, #8]
    hdma_tim2_ch2_ch4.Init.PeriphInc = DMA_PINC_DISABLE;
 8000abc:	4b32      	ldr	r3, [pc, #200]	; (8000b88 <HAL_TIM_PWM_MspInit+0x13c>)
 8000abe:	2200      	movs	r2, #0
 8000ac0:	60da      	str	r2, [r3, #12]
    hdma_tim2_ch2_ch4.Init.MemInc = DMA_MINC_ENABLE;
 8000ac2:	4b31      	ldr	r3, [pc, #196]	; (8000b88 <HAL_TIM_PWM_MspInit+0x13c>)
 8000ac4:	2280      	movs	r2, #128	; 0x80
 8000ac6:	611a      	str	r2, [r3, #16]
    hdma_tim2_ch2_ch4.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000ac8:	4b2f      	ldr	r3, [pc, #188]	; (8000b88 <HAL_TIM_PWM_MspInit+0x13c>)
 8000aca:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000ace:	615a      	str	r2, [r3, #20]
    hdma_tim2_ch2_ch4.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000ad0:	4b2d      	ldr	r3, [pc, #180]	; (8000b88 <HAL_TIM_PWM_MspInit+0x13c>)
 8000ad2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000ad6:	619a      	str	r2, [r3, #24]
    hdma_tim2_ch2_ch4.Init.Mode = DMA_CIRCULAR;
 8000ad8:	4b2b      	ldr	r3, [pc, #172]	; (8000b88 <HAL_TIM_PWM_MspInit+0x13c>)
 8000ada:	2220      	movs	r2, #32
 8000adc:	61da      	str	r2, [r3, #28]
    hdma_tim2_ch2_ch4.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8000ade:	4b2a      	ldr	r3, [pc, #168]	; (8000b88 <HAL_TIM_PWM_MspInit+0x13c>)
 8000ae0:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 8000ae4:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim2_ch2_ch4) != HAL_OK)
 8000ae6:	4828      	ldr	r0, [pc, #160]	; (8000b88 <HAL_TIM_PWM_MspInit+0x13c>)
 8000ae8:	f002 fe9c 	bl	8003824 <HAL_DMA_Init>
 8000aec:	4603      	mov	r3, r0
 8000aee:	2b00      	cmp	r3, #0
 8000af0:	d001      	beq.n	8000af6 <HAL_TIM_PWM_MspInit+0xaa>
      Error_Handler();
 8000af2:	f7ff fe45 	bl	8000780 <Error_Handler>
    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_CC2],hdma_tim2_ch2_ch4);
 8000af6:	687b      	ldr	r3, [r7, #4]
 8000af8:	4a23      	ldr	r2, [pc, #140]	; (8000b88 <HAL_TIM_PWM_MspInit+0x13c>)
 8000afa:	629a      	str	r2, [r3, #40]	; 0x28
 8000afc:	4a22      	ldr	r2, [pc, #136]	; (8000b88 <HAL_TIM_PWM_MspInit+0x13c>)
 8000afe:	687b      	ldr	r3, [r7, #4]
 8000b00:	6293      	str	r3, [r2, #40]	; 0x28
    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_CC4],hdma_tim2_ch2_ch4);
 8000b02:	687b      	ldr	r3, [r7, #4]
 8000b04:	4a20      	ldr	r2, [pc, #128]	; (8000b88 <HAL_TIM_PWM_MspInit+0x13c>)
 8000b06:	631a      	str	r2, [r3, #48]	; 0x30
 8000b08:	4a1f      	ldr	r2, [pc, #124]	; (8000b88 <HAL_TIM_PWM_MspInit+0x13c>)
 8000b0a:	687b      	ldr	r3, [r7, #4]
 8000b0c:	6293      	str	r3, [r2, #40]	; 0x28
    hdma_tim2_ch3.Instance = DMA1_Channel1;
 8000b0e:	4b20      	ldr	r3, [pc, #128]	; (8000b90 <HAL_TIM_PWM_MspInit+0x144>)
 8000b10:	4a20      	ldr	r2, [pc, #128]	; (8000b94 <HAL_TIM_PWM_MspInit+0x148>)
 8000b12:	601a      	str	r2, [r3, #0]
    hdma_tim2_ch3.Init.Request = DMA_REQUEST_4;
 8000b14:	4b1e      	ldr	r3, [pc, #120]	; (8000b90 <HAL_TIM_PWM_MspInit+0x144>)
 8000b16:	2204      	movs	r2, #4
 8000b18:	605a      	str	r2, [r3, #4]
    hdma_tim2_ch3.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000b1a:	4b1d      	ldr	r3, [pc, #116]	; (8000b90 <HAL_TIM_PWM_MspInit+0x144>)
 8000b1c:	2210      	movs	r2, #16
 8000b1e:	609a      	str	r2, [r3, #8]
    hdma_tim2_ch3.Init.PeriphInc = DMA_PINC_DISABLE;
 8000b20:	4b1b      	ldr	r3, [pc, #108]	; (8000b90 <HAL_TIM_PWM_MspInit+0x144>)
 8000b22:	2200      	movs	r2, #0
 8000b24:	60da      	str	r2, [r3, #12]
    hdma_tim2_ch3.Init.MemInc = DMA_MINC_ENABLE;
 8000b26:	4b1a      	ldr	r3, [pc, #104]	; (8000b90 <HAL_TIM_PWM_MspInit+0x144>)
 8000b28:	2280      	movs	r2, #128	; 0x80
 8000b2a:	611a      	str	r2, [r3, #16]
    hdma_tim2_ch3.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000b2c:	4b18      	ldr	r3, [pc, #96]	; (8000b90 <HAL_TIM_PWM_MspInit+0x144>)
 8000b2e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000b32:	615a      	str	r2, [r3, #20]
    hdma_tim2_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000b34:	4b16      	ldr	r3, [pc, #88]	; (8000b90 <HAL_TIM_PWM_MspInit+0x144>)
 8000b36:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000b3a:	619a      	str	r2, [r3, #24]
    hdma_tim2_ch3.Init.Mode = DMA_CIRCULAR;
 8000b3c:	4b14      	ldr	r3, [pc, #80]	; (8000b90 <HAL_TIM_PWM_MspInit+0x144>)
 8000b3e:	2220      	movs	r2, #32
 8000b40:	61da      	str	r2, [r3, #28]
    hdma_tim2_ch3.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8000b42:	4b13      	ldr	r3, [pc, #76]	; (8000b90 <HAL_TIM_PWM_MspInit+0x144>)
 8000b44:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 8000b48:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim2_ch3) != HAL_OK)
 8000b4a:	4811      	ldr	r0, [pc, #68]	; (8000b90 <HAL_TIM_PWM_MspInit+0x144>)
 8000b4c:	f002 fe6a 	bl	8003824 <HAL_DMA_Init>
 8000b50:	4603      	mov	r3, r0
 8000b52:	2b00      	cmp	r3, #0
 8000b54:	d001      	beq.n	8000b5a <HAL_TIM_PWM_MspInit+0x10e>
      Error_Handler();
 8000b56:	f7ff fe13 	bl	8000780 <Error_Handler>
    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_CC3],hdma_tim2_ch3);
 8000b5a:	687b      	ldr	r3, [r7, #4]
 8000b5c:	4a0c      	ldr	r2, [pc, #48]	; (8000b90 <HAL_TIM_PWM_MspInit+0x144>)
 8000b5e:	62da      	str	r2, [r3, #44]	; 0x2c
 8000b60:	4a0b      	ldr	r2, [pc, #44]	; (8000b90 <HAL_TIM_PWM_MspInit+0x144>)
 8000b62:	687b      	ldr	r3, [r7, #4]
 8000b64:	6293      	str	r3, [r2, #40]	; 0x28
    HAL_NVIC_SetPriority(TIM2_IRQn, 2, 0);
 8000b66:	2200      	movs	r2, #0
 8000b68:	2102      	movs	r1, #2
 8000b6a:	201c      	movs	r0, #28
 8000b6c:	f002 fe15 	bl	800379a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000b70:	201c      	movs	r0, #28
 8000b72:	f002 fe2e 	bl	80037d2 <HAL_NVIC_EnableIRQ>
}
 8000b76:	bf00      	nop
 8000b78:	3710      	adds	r7, #16
 8000b7a:	46bd      	mov	sp, r7
 8000b7c:	bd80      	pop	{r7, pc}
 8000b7e:	bf00      	nop
 8000b80:	40012c00 	.word	0x40012c00
 8000b84:	40021000 	.word	0x40021000
 8000b88:	200002c8 	.word	0x200002c8
 8000b8c:	40020080 	.word	0x40020080
 8000b90:	20000310 	.word	0x20000310
 8000b94:	40020008 	.word	0x40020008

08000b98 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000b98:	b580      	push	{r7, lr}
 8000b9a:	b084      	sub	sp, #16
 8000b9c:	af00      	add	r7, sp, #0
 8000b9e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	681b      	ldr	r3, [r3, #0]
 8000ba4:	4a0d      	ldr	r2, [pc, #52]	; (8000bdc <HAL_TIM_Base_MspInit+0x44>)
 8000ba6:	4293      	cmp	r3, r2
 8000ba8:	d113      	bne.n	8000bd2 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8000baa:	4b0d      	ldr	r3, [pc, #52]	; (8000be0 <HAL_TIM_Base_MspInit+0x48>)
 8000bac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000bae:	4a0c      	ldr	r2, [pc, #48]	; (8000be0 <HAL_TIM_Base_MspInit+0x48>)
 8000bb0:	f043 0310 	orr.w	r3, r3, #16
 8000bb4:	6593      	str	r3, [r2, #88]	; 0x58
 8000bb6:	4b0a      	ldr	r3, [pc, #40]	; (8000be0 <HAL_TIM_Base_MspInit+0x48>)
 8000bb8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000bba:	f003 0310 	and.w	r3, r3, #16
 8000bbe:	60fb      	str	r3, [r7, #12]
 8000bc0:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_IRQn, 2, 0);
 8000bc2:	2200      	movs	r2, #0
 8000bc4:	2102      	movs	r1, #2
 8000bc6:	2036      	movs	r0, #54	; 0x36
 8000bc8:	f002 fde7 	bl	800379a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_IRQn);
 8000bcc:	2036      	movs	r0, #54	; 0x36
 8000bce:	f002 fe00 	bl	80037d2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 8000bd2:	bf00      	nop
 8000bd4:	3710      	adds	r7, #16
 8000bd6:	46bd      	mov	sp, r7
 8000bd8:	bd80      	pop	{r7, pc}
 8000bda:	bf00      	nop
 8000bdc:	40001000 	.word	0x40001000
 8000be0:	40021000 	.word	0x40021000

08000be4 <HAL_TIM_PWM_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspDeInit(TIM_HandleTypeDef* htim_pwm)
{
 8000be4:	b580      	push	{r7, lr}
 8000be6:	b082      	sub	sp, #8
 8000be8:	af00      	add	r7, sp, #0
 8000bea:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8000bec:	687b      	ldr	r3, [r7, #4]
 8000bee:	681b      	ldr	r3, [r3, #0]
 8000bf0:	4a16      	ldr	r2, [pc, #88]	; (8000c4c <HAL_TIM_PWM_MspDeInit+0x68>)
 8000bf2:	4293      	cmp	r3, r2
 8000bf4:	d109      	bne.n	8000c0a <HAL_TIM_PWM_MspDeInit+0x26>
  {
  /* USER CODE BEGIN TIM1_MspDeInit 0 */

  /* USER CODE END TIM1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_TIM1_CLK_DISABLE();
 8000bf6:	4b16      	ldr	r3, [pc, #88]	; (8000c50 <HAL_TIM_PWM_MspDeInit+0x6c>)
 8000bf8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000bfa:	4a15      	ldr	r2, [pc, #84]	; (8000c50 <HAL_TIM_PWM_MspDeInit+0x6c>)
 8000bfc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000c00:	6613      	str	r3, [r2, #96]	; 0x60

    /* TIM1 interrupt DeInit */
    HAL_NVIC_DisableIRQ(TIM1_UP_TIM16_IRQn);
 8000c02:	2019      	movs	r0, #25
 8000c04:	f002 fdf3 	bl	80037ee <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN TIM2_MspDeInit 1 */

  /* USER CODE END TIM2_MspDeInit 1 */
  }

}
 8000c08:	e01c      	b.n	8000c44 <HAL_TIM_PWM_MspDeInit+0x60>
  else if(htim_pwm->Instance==TIM2)
 8000c0a:	687b      	ldr	r3, [r7, #4]
 8000c0c:	681b      	ldr	r3, [r3, #0]
 8000c0e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000c12:	d117      	bne.n	8000c44 <HAL_TIM_PWM_MspDeInit+0x60>
    __HAL_RCC_TIM2_CLK_DISABLE();
 8000c14:	4b0e      	ldr	r3, [pc, #56]	; (8000c50 <HAL_TIM_PWM_MspDeInit+0x6c>)
 8000c16:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000c18:	4a0d      	ldr	r2, [pc, #52]	; (8000c50 <HAL_TIM_PWM_MspDeInit+0x6c>)
 8000c1a:	f023 0301 	bic.w	r3, r3, #1
 8000c1e:	6593      	str	r3, [r2, #88]	; 0x58
    HAL_DMA_DeInit(htim_pwm->hdma[TIM_DMA_ID_CC2]);
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000c24:	4618      	mov	r0, r3
 8000c26:	f002 feb5 	bl	8003994 <HAL_DMA_DeInit>
    HAL_DMA_DeInit(htim_pwm->hdma[TIM_DMA_ID_CC4]);
 8000c2a:	687b      	ldr	r3, [r7, #4]
 8000c2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c2e:	4618      	mov	r0, r3
 8000c30:	f002 feb0 	bl	8003994 <HAL_DMA_DeInit>
    HAL_DMA_DeInit(htim_pwm->hdma[TIM_DMA_ID_CC3]);
 8000c34:	687b      	ldr	r3, [r7, #4]
 8000c36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000c38:	4618      	mov	r0, r3
 8000c3a:	f002 feab 	bl	8003994 <HAL_DMA_DeInit>
    HAL_NVIC_DisableIRQ(TIM2_IRQn);
 8000c3e:	201c      	movs	r0, #28
 8000c40:	f002 fdd5 	bl	80037ee <HAL_NVIC_DisableIRQ>
}
 8000c44:	bf00      	nop
 8000c46:	3708      	adds	r7, #8
 8000c48:	46bd      	mov	sp, r7
 8000c4a:	bd80      	pop	{r7, pc}
 8000c4c:	40012c00 	.word	0x40012c00
 8000c50:	40021000 	.word	0x40021000

08000c54 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000c54:	b580      	push	{r7, lr}
 8000c56:	b096      	sub	sp, #88	; 0x58
 8000c58:	af00      	add	r7, sp, #0
 8000c5a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c5c:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8000c60:	2200      	movs	r2, #0
 8000c62:	601a      	str	r2, [r3, #0]
 8000c64:	605a      	str	r2, [r3, #4]
 8000c66:	609a      	str	r2, [r3, #8]
 8000c68:	60da      	str	r2, [r3, #12]
 8000c6a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000c6c:	f107 0310 	add.w	r3, r7, #16
 8000c70:	2234      	movs	r2, #52	; 0x34
 8000c72:	2100      	movs	r1, #0
 8000c74:	4618      	mov	r0, r3
 8000c76:	f009 f9e5 	bl	800a044 <memset>
  if(huart->Instance==USART3)
 8000c7a:	687b      	ldr	r3, [r7, #4]
 8000c7c:	681b      	ldr	r3, [r3, #0]
 8000c7e:	4a23      	ldr	r2, [pc, #140]	; (8000d0c <HAL_UART_MspInit+0xb8>)
 8000c80:	4293      	cmp	r3, r2
 8000c82:	d13e      	bne.n	8000d02 <HAL_UART_MspInit+0xae>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8000c84:	2304      	movs	r3, #4
 8000c86:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8000c88:	2300      	movs	r3, #0
 8000c8a:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000c8c:	f107 0310 	add.w	r3, r7, #16
 8000c90:	4618      	mov	r0, r3
 8000c92:	f004 fa45 	bl	8005120 <HAL_RCCEx_PeriphCLKConfig>
 8000c96:	4603      	mov	r3, r0
 8000c98:	2b00      	cmp	r3, #0
 8000c9a:	d001      	beq.n	8000ca0 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000c9c:	f7ff fd70 	bl	8000780 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000ca0:	4b1b      	ldr	r3, [pc, #108]	; (8000d10 <HAL_UART_MspInit+0xbc>)
 8000ca2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000ca4:	4a1a      	ldr	r2, [pc, #104]	; (8000d10 <HAL_UART_MspInit+0xbc>)
 8000ca6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000caa:	6593      	str	r3, [r2, #88]	; 0x58
 8000cac:	4b18      	ldr	r3, [pc, #96]	; (8000d10 <HAL_UART_MspInit+0xbc>)
 8000cae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000cb0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000cb4:	60fb      	str	r3, [r7, #12]
 8000cb6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000cb8:	4b15      	ldr	r3, [pc, #84]	; (8000d10 <HAL_UART_MspInit+0xbc>)
 8000cba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000cbc:	4a14      	ldr	r2, [pc, #80]	; (8000d10 <HAL_UART_MspInit+0xbc>)
 8000cbe:	f043 0302 	orr.w	r3, r3, #2
 8000cc2:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000cc4:	4b12      	ldr	r3, [pc, #72]	; (8000d10 <HAL_UART_MspInit+0xbc>)
 8000cc6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000cc8:	f003 0302 	and.w	r3, r3, #2
 8000ccc:	60bb      	str	r3, [r7, #8]
 8000cce:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8000cd0:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8000cd4:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cd6:	2302      	movs	r3, #2
 8000cd8:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cda:	2300      	movs	r3, #0
 8000cdc:	64fb      	str	r3, [r7, #76]	; 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000cde:	2303      	movs	r3, #3
 8000ce0:	653b      	str	r3, [r7, #80]	; 0x50
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000ce2:	2307      	movs	r3, #7
 8000ce4:	657b      	str	r3, [r7, #84]	; 0x54
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ce6:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8000cea:	4619      	mov	r1, r3
 8000cec:	4809      	ldr	r0, [pc, #36]	; (8000d14 <HAL_UART_MspInit+0xc0>)
 8000cee:	f003 f8a1 	bl	8003e34 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8000cf2:	2200      	movs	r2, #0
 8000cf4:	2100      	movs	r1, #0
 8000cf6:	2027      	movs	r0, #39	; 0x27
 8000cf8:	f002 fd4f 	bl	800379a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8000cfc:	2027      	movs	r0, #39	; 0x27
 8000cfe:	f002 fd68 	bl	80037d2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8000d02:	bf00      	nop
 8000d04:	3758      	adds	r7, #88	; 0x58
 8000d06:	46bd      	mov	sp, r7
 8000d08:	bd80      	pop	{r7, pc}
 8000d0a:	bf00      	nop
 8000d0c:	40004800 	.word	0x40004800
 8000d10:	40021000 	.word	0x40021000
 8000d14:	48000400 	.word	0x48000400

08000d18 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d18:	b480      	push	{r7}
 8000d1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000d1c:	e7fe      	b.n	8000d1c <NMI_Handler+0x4>

08000d1e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d1e:	b480      	push	{r7}
 8000d20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d22:	e7fe      	b.n	8000d22 <HardFault_Handler+0x4>

08000d24 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000d24:	b480      	push	{r7}
 8000d26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000d28:	e7fe      	b.n	8000d28 <MemManage_Handler+0x4>

08000d2a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000d2a:	b480      	push	{r7}
 8000d2c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000d2e:	e7fe      	b.n	8000d2e <BusFault_Handler+0x4>

08000d30 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000d30:	b480      	push	{r7}
 8000d32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000d34:	e7fe      	b.n	8000d34 <UsageFault_Handler+0x4>

08000d36 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000d36:	b480      	push	{r7}
 8000d38:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000d3a:	bf00      	nop
 8000d3c:	46bd      	mov	sp, r7
 8000d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d42:	4770      	bx	lr

08000d44 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000d44:	b480      	push	{r7}
 8000d46:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000d48:	bf00      	nop
 8000d4a:	46bd      	mov	sp, r7
 8000d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d50:	4770      	bx	lr

08000d52 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000d52:	b480      	push	{r7}
 8000d54:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000d56:	bf00      	nop
 8000d58:	46bd      	mov	sp, r7
 8000d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d5e:	4770      	bx	lr

08000d60 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000d60:	b580      	push	{r7, lr}
 8000d62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000d64:	f000 f9cc 	bl	8001100 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000d68:	bf00      	nop
 8000d6a:	bd80      	pop	{r7, pc}

08000d6c <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8000d6c:	b580      	push	{r7, lr}
 8000d6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(STIM_TRIGGER_INPUT_Pin);
 8000d70:	2001      	movs	r0, #1
 8000d72:	f003 fad3 	bl	800431c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8000d76:	bf00      	nop
 8000d78:	bd80      	pop	{r7, pc}
	...

08000d7c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8000d7c:	b580      	push	{r7, lr}
 8000d7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_ch3);
 8000d80:	4802      	ldr	r0, [pc, #8]	; (8000d8c <DMA1_Channel1_IRQHandler+0x10>)
 8000d82:	f002 ff78 	bl	8003c76 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8000d86:	bf00      	nop
 8000d88:	bd80      	pop	{r7, pc}
 8000d8a:	bf00      	nop
 8000d8c:	20000310 	.word	0x20000310

08000d90 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8000d90:	b580      	push	{r7, lr}
 8000d92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 8000d94:	4802      	ldr	r0, [pc, #8]	; (8000da0 <DMA1_Channel2_IRQHandler+0x10>)
 8000d96:	f002 ff6e 	bl	8003c76 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8000d9a:	bf00      	nop
 8000d9c:	bd80      	pop	{r7, pc}
 8000d9e:	bf00      	nop
 8000da0:	2000019c 	.word	0x2000019c

08000da4 <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 8000da4:	b580      	push	{r7, lr}
 8000da6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_ch2_ch4);
 8000da8:	4802      	ldr	r0, [pc, #8]	; (8000db4 <DMA1_Channel7_IRQHandler+0x10>)
 8000daa:	f002 ff64 	bl	8003c76 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 8000dae:	bf00      	nop
 8000db0:	bd80      	pop	{r7, pc}
 8000db2:	bf00      	nop
 8000db4:	200002c8 	.word	0x200002c8

08000db8 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 8000db8:	b580      	push	{r7, lr}
 8000dba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8000dbc:	4803      	ldr	r0, [pc, #12]	; (8000dcc <ADC1_2_IRQHandler+0x14>)
 8000dbe:	f001 f885 	bl	8001ecc <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc2);
 8000dc2:	4803      	ldr	r0, [pc, #12]	; (8000dd0 <ADC1_2_IRQHandler+0x18>)
 8000dc4:	f001 f882 	bl	8001ecc <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8000dc8:	bf00      	nop
 8000dca:	bd80      	pop	{r7, pc}
 8000dcc:	2000008c 	.word	0x2000008c
 8000dd0:	200000f0 	.word	0x200000f0

08000dd4 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8000dd4:	b580      	push	{r7, lr}
 8000dd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000dd8:	4802      	ldr	r0, [pc, #8]	; (8000de4 <TIM1_UP_TIM16_IRQHandler+0x10>)
 8000dda:	f005 f983 	bl	80060e4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8000dde:	bf00      	nop
 8000de0:	bd80      	pop	{r7, pc}
 8000de2:	bf00      	nop
 8000de4:	200001e4 	.word	0x200001e4

08000de8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000de8:	b580      	push	{r7, lr}
 8000dea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000dec:	4802      	ldr	r0, [pc, #8]	; (8000df8 <TIM2_IRQHandler+0x10>)
 8000dee:	f005 f979 	bl	80060e4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000df2:	bf00      	nop
 8000df4:	bd80      	pop	{r7, pc}
 8000df6:	bf00      	nop
 8000df8:	20000230 	.word	0x20000230

08000dfc <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8000dfc:	b580      	push	{r7, lr}
 8000dfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8000e00:	4802      	ldr	r0, [pc, #8]	; (8000e0c <USART3_IRQHandler+0x10>)
 8000e02:	f006 f985 	bl	8007110 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8000e06:	bf00      	nop
 8000e08:	bd80      	pop	{r7, pc}
 8000e0a:	bf00      	nop
 8000e0c:	20000358 	.word	0x20000358

08000e10 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000e10:	b580      	push	{r7, lr}
 8000e12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(QCC_CTRL0_Pin);
 8000e14:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8000e18:	f003 fa80 	bl	800431c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(QCC_CTRL1_Pin);
 8000e1c:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8000e20:	f003 fa7c 	bl	800431c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000e24:	bf00      	nop
 8000e26:	bd80      	pop	{r7, pc}

08000e28 <TIM6_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt.
  */
void TIM6_IRQHandler(void)
{
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_IRQn 0 */

  /* USER CODE END TIM6_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000e2c:	4802      	ldr	r0, [pc, #8]	; (8000e38 <TIM6_IRQHandler+0x10>)
 8000e2e:	f005 f959 	bl	80060e4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_IRQn 1 */

  /* USER CODE END TIM6_IRQn 1 */
}
 8000e32:	bf00      	nop
 8000e34:	bd80      	pop	{r7, pc}
 8000e36:	bf00      	nop
 8000e38:	2000027c 	.word	0x2000027c

08000e3c <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000e3c:	b580      	push	{r7, lr}
 8000e3e:	b086      	sub	sp, #24
 8000e40:	af00      	add	r7, sp, #0
 8000e42:	60f8      	str	r0, [r7, #12]
 8000e44:	60b9      	str	r1, [r7, #8]
 8000e46:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e48:	2300      	movs	r3, #0
 8000e4a:	617b      	str	r3, [r7, #20]
 8000e4c:	e00a      	b.n	8000e64 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000e4e:	f3af 8000 	nop.w
 8000e52:	4601      	mov	r1, r0
 8000e54:	68bb      	ldr	r3, [r7, #8]
 8000e56:	1c5a      	adds	r2, r3, #1
 8000e58:	60ba      	str	r2, [r7, #8]
 8000e5a:	b2ca      	uxtb	r2, r1
 8000e5c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e5e:	697b      	ldr	r3, [r7, #20]
 8000e60:	3301      	adds	r3, #1
 8000e62:	617b      	str	r3, [r7, #20]
 8000e64:	697a      	ldr	r2, [r7, #20]
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	429a      	cmp	r2, r3
 8000e6a:	dbf0      	blt.n	8000e4e <_read+0x12>
  }

  return len;
 8000e6c:	687b      	ldr	r3, [r7, #4]
}
 8000e6e:	4618      	mov	r0, r3
 8000e70:	3718      	adds	r7, #24
 8000e72:	46bd      	mov	sp, r7
 8000e74:	bd80      	pop	{r7, pc}

08000e76 <_close>:
  }
  return len;
}

int _close(int file)
{
 8000e76:	b480      	push	{r7}
 8000e78:	b083      	sub	sp, #12
 8000e7a:	af00      	add	r7, sp, #0
 8000e7c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000e7e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000e82:	4618      	mov	r0, r3
 8000e84:	370c      	adds	r7, #12
 8000e86:	46bd      	mov	sp, r7
 8000e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e8c:	4770      	bx	lr

08000e8e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000e8e:	b480      	push	{r7}
 8000e90:	b083      	sub	sp, #12
 8000e92:	af00      	add	r7, sp, #0
 8000e94:	6078      	str	r0, [r7, #4]
 8000e96:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000e98:	683b      	ldr	r3, [r7, #0]
 8000e9a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000e9e:	605a      	str	r2, [r3, #4]
  return 0;
 8000ea0:	2300      	movs	r3, #0
}
 8000ea2:	4618      	mov	r0, r3
 8000ea4:	370c      	adds	r7, #12
 8000ea6:	46bd      	mov	sp, r7
 8000ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eac:	4770      	bx	lr

08000eae <_isatty>:

int _isatty(int file)
{
 8000eae:	b480      	push	{r7}
 8000eb0:	b083      	sub	sp, #12
 8000eb2:	af00      	add	r7, sp, #0
 8000eb4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000eb6:	2301      	movs	r3, #1
}
 8000eb8:	4618      	mov	r0, r3
 8000eba:	370c      	adds	r7, #12
 8000ebc:	46bd      	mov	sp, r7
 8000ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec2:	4770      	bx	lr

08000ec4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000ec4:	b480      	push	{r7}
 8000ec6:	b085      	sub	sp, #20
 8000ec8:	af00      	add	r7, sp, #0
 8000eca:	60f8      	str	r0, [r7, #12]
 8000ecc:	60b9      	str	r1, [r7, #8]
 8000ece:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000ed0:	2300      	movs	r3, #0
}
 8000ed2:	4618      	mov	r0, r3
 8000ed4:	3714      	adds	r7, #20
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000edc:	4770      	bx	lr
	...

08000ee0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	b086      	sub	sp, #24
 8000ee4:	af00      	add	r7, sp, #0
 8000ee6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000ee8:	4a14      	ldr	r2, [pc, #80]	; (8000f3c <_sbrk+0x5c>)
 8000eea:	4b15      	ldr	r3, [pc, #84]	; (8000f40 <_sbrk+0x60>)
 8000eec:	1ad3      	subs	r3, r2, r3
 8000eee:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000ef0:	697b      	ldr	r3, [r7, #20]
 8000ef2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000ef4:	4b13      	ldr	r3, [pc, #76]	; (8000f44 <_sbrk+0x64>)
 8000ef6:	681b      	ldr	r3, [r3, #0]
 8000ef8:	2b00      	cmp	r3, #0
 8000efa:	d102      	bne.n	8000f02 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000efc:	4b11      	ldr	r3, [pc, #68]	; (8000f44 <_sbrk+0x64>)
 8000efe:	4a12      	ldr	r2, [pc, #72]	; (8000f48 <_sbrk+0x68>)
 8000f00:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000f02:	4b10      	ldr	r3, [pc, #64]	; (8000f44 <_sbrk+0x64>)
 8000f04:	681a      	ldr	r2, [r3, #0]
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	4413      	add	r3, r2
 8000f0a:	693a      	ldr	r2, [r7, #16]
 8000f0c:	429a      	cmp	r2, r3
 8000f0e:	d207      	bcs.n	8000f20 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000f10:	f009 f86e 	bl	8009ff0 <__errno>
 8000f14:	4603      	mov	r3, r0
 8000f16:	220c      	movs	r2, #12
 8000f18:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000f1a:	f04f 33ff 	mov.w	r3, #4294967295
 8000f1e:	e009      	b.n	8000f34 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000f20:	4b08      	ldr	r3, [pc, #32]	; (8000f44 <_sbrk+0x64>)
 8000f22:	681b      	ldr	r3, [r3, #0]
 8000f24:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000f26:	4b07      	ldr	r3, [pc, #28]	; (8000f44 <_sbrk+0x64>)
 8000f28:	681a      	ldr	r2, [r3, #0]
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	4413      	add	r3, r2
 8000f2e:	4a05      	ldr	r2, [pc, #20]	; (8000f44 <_sbrk+0x64>)
 8000f30:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000f32:	68fb      	ldr	r3, [r7, #12]
}
 8000f34:	4618      	mov	r0, r3
 8000f36:	3718      	adds	r7, #24
 8000f38:	46bd      	mov	sp, r7
 8000f3a:	bd80      	pop	{r7, pc}
 8000f3c:	2000a000 	.word	0x2000a000
 8000f40:	000007ff 	.word	0x000007ff
 8000f44:	200003e0 	.word	0x200003e0
 8000f48:	20000470 	.word	0x20000470

08000f4c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000f4c:	b480      	push	{r7}
 8000f4e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000f50:	4b06      	ldr	r3, [pc, #24]	; (8000f6c <SystemInit+0x20>)
 8000f52:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000f56:	4a05      	ldr	r2, [pc, #20]	; (8000f6c <SystemInit+0x20>)
 8000f58:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000f5c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8000f60:	bf00      	nop
 8000f62:	46bd      	mov	sp, r7
 8000f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f68:	4770      	bx	lr
 8000f6a:	bf00      	nop
 8000f6c:	e000ed00 	.word	0xe000ed00

08000f70 <_write>:

int __io_putchar(int ch);

/* With GCC, printf calls _write() */
int _write(int file, char *ptr, int len)
{
 8000f70:	b580      	push	{r7, lr}
 8000f72:	b086      	sub	sp, #24
 8000f74:	af00      	add	r7, sp, #0
 8000f76:	60f8      	str	r0, [r7, #12]
 8000f78:	60b9      	str	r1, [r7, #8]
 8000f7a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f7c:	2300      	movs	r3, #0
 8000f7e:	617b      	str	r3, [r7, #20]
 8000f80:	e009      	b.n	8000f96 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000f82:	68bb      	ldr	r3, [r7, #8]
 8000f84:	1c5a      	adds	r2, r3, #1
 8000f86:	60ba      	str	r2, [r7, #8]
 8000f88:	781b      	ldrb	r3, [r3, #0]
 8000f8a:	4618      	mov	r0, r3
 8000f8c:	f000 f80c 	bl	8000fa8 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f90:	697b      	ldr	r3, [r7, #20]
 8000f92:	3301      	adds	r3, #1
 8000f94:	617b      	str	r3, [r7, #20]
 8000f96:	697a      	ldr	r2, [r7, #20]
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	429a      	cmp	r2, r3
 8000f9c:	dbf1      	blt.n	8000f82 <_write+0x12>
	}
	return len;
 8000f9e:	687b      	ldr	r3, [r7, #4]
}
 8000fa0:	4618      	mov	r0, r3
 8000fa2:	3718      	adds	r7, #24
 8000fa4:	46bd      	mov	sp, r7
 8000fa6:	bd80      	pop	{r7, pc}

08000fa8 <__io_putchar>:
FILE __stdin;

int fputc(int ch, FILE *f)

#endif /* __GNUC__ */
{
 8000fa8:	b480      	push	{r7}
 8000faa:	b083      	sub	sp, #12
 8000fac:	af00      	add	r7, sp, #0
 8000fae:	6078      	str	r0, [r7, #4]
	if (ch == '\n')
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	2b0a      	cmp	r3, #10
 8000fb4:	d109      	bne.n	8000fca <__io_putchar+0x22>
	{
		/* output CR  */
		while (!(TD_RETARGET_UART->ISR & UART_FLAG_TXE))
 8000fb6:	bf00      	nop
 8000fb8:	4b0d      	ldr	r3, [pc, #52]	; (8000ff0 <__io_putchar+0x48>)
 8000fba:	69db      	ldr	r3, [r3, #28]
 8000fbc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000fc0:	2b00      	cmp	r3, #0
 8000fc2:	d0f9      	beq.n	8000fb8 <__io_putchar+0x10>
			;

		TD_RETARGET_UART->TDR = '\r';
 8000fc4:	4b0a      	ldr	r3, [pc, #40]	; (8000ff0 <__io_putchar+0x48>)
 8000fc6:	220d      	movs	r2, #13
 8000fc8:	851a      	strh	r2, [r3, #40]	; 0x28
	}

	while (!(TD_RETARGET_UART->ISR & UART_FLAG_TXE))
 8000fca:	bf00      	nop
 8000fcc:	4b08      	ldr	r3, [pc, #32]	; (8000ff0 <__io_putchar+0x48>)
 8000fce:	69db      	ldr	r3, [r3, #28]
 8000fd0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000fd4:	2b00      	cmp	r3, #0
 8000fd6:	d0f9      	beq.n	8000fcc <__io_putchar+0x24>
		;

	TD_RETARGET_UART->TDR = (uint8_t) ch;
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	b2da      	uxtb	r2, r3
 8000fdc:	4b04      	ldr	r3, [pc, #16]	; (8000ff0 <__io_putchar+0x48>)
 8000fde:	b292      	uxth	r2, r2
 8000fe0:	851a      	strh	r2, [r3, #40]	; 0x28

	return ch;
 8000fe2:	687b      	ldr	r3, [r7, #4]
}
 8000fe4:	4618      	mov	r0, r3
 8000fe6:	370c      	adds	r7, #12
 8000fe8:	46bd      	mov	sp, r7
 8000fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fee:	4770      	bx	lr
 8000ff0:	40004800 	.word	0x40004800

08000ff4 <Reset_Handler>:
 8000ff4:	f8df d034 	ldr.w	sp, [pc, #52]	; 800102c <LoopForever+0x2>
 8000ff8:	f7ff ffa8 	bl	8000f4c <SystemInit>
 8000ffc:	480c      	ldr	r0, [pc, #48]	; (8001030 <LoopForever+0x6>)
 8000ffe:	490d      	ldr	r1, [pc, #52]	; (8001034 <LoopForever+0xa>)
 8001000:	4a0d      	ldr	r2, [pc, #52]	; (8001038 <LoopForever+0xe>)
 8001002:	2300      	movs	r3, #0
 8001004:	e002      	b.n	800100c <LoopCopyDataInit>

08001006 <CopyDataInit>:
 8001006:	58d4      	ldr	r4, [r2, r3]
 8001008:	50c4      	str	r4, [r0, r3]
 800100a:	3304      	adds	r3, #4

0800100c <LoopCopyDataInit>:
 800100c:	18c4      	adds	r4, r0, r3
 800100e:	428c      	cmp	r4, r1
 8001010:	d3f9      	bcc.n	8001006 <CopyDataInit>
 8001012:	4a0a      	ldr	r2, [pc, #40]	; (800103c <LoopForever+0x12>)
 8001014:	4c0a      	ldr	r4, [pc, #40]	; (8001040 <LoopForever+0x16>)
 8001016:	2300      	movs	r3, #0
 8001018:	e001      	b.n	800101e <LoopFillZerobss>

0800101a <FillZerobss>:
 800101a:	6013      	str	r3, [r2, #0]
 800101c:	3204      	adds	r2, #4

0800101e <LoopFillZerobss>:
 800101e:	42a2      	cmp	r2, r4
 8001020:	d3fb      	bcc.n	800101a <FillZerobss>
 8001022:	f008 ffeb 	bl	8009ffc <__libc_init_array>
 8001026:	f7ff fb00 	bl	800062a <main>

0800102a <LoopForever>:
 800102a:	e7fe      	b.n	800102a <LoopForever>
 800102c:	2000a000 	.word	0x2000a000
 8001030:	20000000 	.word	0x20000000
 8001034:	20000070 	.word	0x20000070
 8001038:	0800b4ec 	.word	0x0800b4ec
 800103c:	20000070 	.word	0x20000070
 8001040:	2000046c 	.word	0x2000046c

08001044 <COMP_IRQHandler>:
 8001044:	e7fe      	b.n	8001044 <COMP_IRQHandler>
	...

08001048 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001048:	b580      	push	{r7, lr}
 800104a:	b082      	sub	sp, #8
 800104c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800104e:	2300      	movs	r3, #0
 8001050:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001052:	4b0c      	ldr	r3, [pc, #48]	; (8001084 <HAL_Init+0x3c>)
 8001054:	681b      	ldr	r3, [r3, #0]
 8001056:	4a0b      	ldr	r2, [pc, #44]	; (8001084 <HAL_Init+0x3c>)
 8001058:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800105c:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800105e:	2003      	movs	r0, #3
 8001060:	f002 fb90 	bl	8003784 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001064:	2000      	movs	r0, #0
 8001066:	f000 f80f 	bl	8001088 <HAL_InitTick>
 800106a:	4603      	mov	r3, r0
 800106c:	2b00      	cmp	r3, #0
 800106e:	d002      	beq.n	8001076 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001070:	2301      	movs	r3, #1
 8001072:	71fb      	strb	r3, [r7, #7]
 8001074:	e001      	b.n	800107a <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001076:	f7ff fb89 	bl	800078c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800107a:	79fb      	ldrb	r3, [r7, #7]
}
 800107c:	4618      	mov	r0, r3
 800107e:	3708      	adds	r7, #8
 8001080:	46bd      	mov	sp, r7
 8001082:	bd80      	pop	{r7, pc}
 8001084:	40022000 	.word	0x40022000

08001088 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001088:	b580      	push	{r7, lr}
 800108a:	b084      	sub	sp, #16
 800108c:	af00      	add	r7, sp, #0
 800108e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001090:	2300      	movs	r3, #0
 8001092:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001094:	4b17      	ldr	r3, [pc, #92]	; (80010f4 <HAL_InitTick+0x6c>)
 8001096:	781b      	ldrb	r3, [r3, #0]
 8001098:	2b00      	cmp	r3, #0
 800109a:	d023      	beq.n	80010e4 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 800109c:	4b16      	ldr	r3, [pc, #88]	; (80010f8 <HAL_InitTick+0x70>)
 800109e:	681a      	ldr	r2, [r3, #0]
 80010a0:	4b14      	ldr	r3, [pc, #80]	; (80010f4 <HAL_InitTick+0x6c>)
 80010a2:	781b      	ldrb	r3, [r3, #0]
 80010a4:	4619      	mov	r1, r3
 80010a6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80010aa:	fbb3 f3f1 	udiv	r3, r3, r1
 80010ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80010b2:	4618      	mov	r0, r3
 80010b4:	f002 fba9 	bl	800380a <HAL_SYSTICK_Config>
 80010b8:	4603      	mov	r3, r0
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d10f      	bne.n	80010de <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	2b0f      	cmp	r3, #15
 80010c2:	d809      	bhi.n	80010d8 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80010c4:	2200      	movs	r2, #0
 80010c6:	6879      	ldr	r1, [r7, #4]
 80010c8:	f04f 30ff 	mov.w	r0, #4294967295
 80010cc:	f002 fb65 	bl	800379a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80010d0:	4a0a      	ldr	r2, [pc, #40]	; (80010fc <HAL_InitTick+0x74>)
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	6013      	str	r3, [r2, #0]
 80010d6:	e007      	b.n	80010e8 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80010d8:	2301      	movs	r3, #1
 80010da:	73fb      	strb	r3, [r7, #15]
 80010dc:	e004      	b.n	80010e8 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80010de:	2301      	movs	r3, #1
 80010e0:	73fb      	strb	r3, [r7, #15]
 80010e2:	e001      	b.n	80010e8 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80010e4:	2301      	movs	r3, #1
 80010e6:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80010e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80010ea:	4618      	mov	r0, r3
 80010ec:	3710      	adds	r7, #16
 80010ee:	46bd      	mov	sp, r7
 80010f0:	bd80      	pop	{r7, pc}
 80010f2:	bf00      	nop
 80010f4:	20000008 	.word	0x20000008
 80010f8:	20000000 	.word	0x20000000
 80010fc:	20000004 	.word	0x20000004

08001100 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001100:	b480      	push	{r7}
 8001102:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001104:	4b06      	ldr	r3, [pc, #24]	; (8001120 <HAL_IncTick+0x20>)
 8001106:	781b      	ldrb	r3, [r3, #0]
 8001108:	461a      	mov	r2, r3
 800110a:	4b06      	ldr	r3, [pc, #24]	; (8001124 <HAL_IncTick+0x24>)
 800110c:	681b      	ldr	r3, [r3, #0]
 800110e:	4413      	add	r3, r2
 8001110:	4a04      	ldr	r2, [pc, #16]	; (8001124 <HAL_IncTick+0x24>)
 8001112:	6013      	str	r3, [r2, #0]
}
 8001114:	bf00      	nop
 8001116:	46bd      	mov	sp, r7
 8001118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800111c:	4770      	bx	lr
 800111e:	bf00      	nop
 8001120:	20000008 	.word	0x20000008
 8001124:	200003e4 	.word	0x200003e4

08001128 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001128:	b480      	push	{r7}
 800112a:	af00      	add	r7, sp, #0
  return uwTick;
 800112c:	4b03      	ldr	r3, [pc, #12]	; (800113c <HAL_GetTick+0x14>)
 800112e:	681b      	ldr	r3, [r3, #0]
}
 8001130:	4618      	mov	r0, r3
 8001132:	46bd      	mov	sp, r7
 8001134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001138:	4770      	bx	lr
 800113a:	bf00      	nop
 800113c:	200003e4 	.word	0x200003e4

08001140 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001140:	b480      	push	{r7}
 8001142:	b083      	sub	sp, #12
 8001144:	af00      	add	r7, sp, #0
 8001146:	6078      	str	r0, [r7, #4]
 8001148:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	689b      	ldr	r3, [r3, #8]
 800114e:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8001152:	683b      	ldr	r3, [r7, #0]
 8001154:	431a      	orrs	r2, r3
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	609a      	str	r2, [r3, #8]
}
 800115a:	bf00      	nop
 800115c:	370c      	adds	r7, #12
 800115e:	46bd      	mov	sp, r7
 8001160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001164:	4770      	bx	lr

08001166 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001166:	b480      	push	{r7}
 8001168:	b083      	sub	sp, #12
 800116a:	af00      	add	r7, sp, #0
 800116c:	6078      	str	r0, [r7, #4]
 800116e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	689b      	ldr	r3, [r3, #8]
 8001174:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8001178:	683b      	ldr	r3, [r7, #0]
 800117a:	431a      	orrs	r2, r3
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	609a      	str	r2, [r3, #8]
}
 8001180:	bf00      	nop
 8001182:	370c      	adds	r7, #12
 8001184:	46bd      	mov	sp, r7
 8001186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800118a:	4770      	bx	lr

0800118c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 800118c:	b480      	push	{r7}
 800118e:	b083      	sub	sp, #12
 8001190:	af00      	add	r7, sp, #0
 8001192:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	689b      	ldr	r3, [r3, #8]
 8001198:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 800119c:	4618      	mov	r0, r3
 800119e:	370c      	adds	r7, #12
 80011a0:	46bd      	mov	sp, r7
 80011a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a6:	4770      	bx	lr

080011a8 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80011a8:	b480      	push	{r7}
 80011aa:	b087      	sub	sp, #28
 80011ac:	af00      	add	r7, sp, #0
 80011ae:	60f8      	str	r0, [r7, #12]
 80011b0:	60b9      	str	r1, [r7, #8]
 80011b2:	607a      	str	r2, [r7, #4]
 80011b4:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80011b6:	68fb      	ldr	r3, [r7, #12]
 80011b8:	3360      	adds	r3, #96	; 0x60
 80011ba:	461a      	mov	r2, r3
 80011bc:	68bb      	ldr	r3, [r7, #8]
 80011be:	009b      	lsls	r3, r3, #2
 80011c0:	4413      	add	r3, r2
 80011c2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80011c4:	697b      	ldr	r3, [r7, #20]
 80011c6:	681a      	ldr	r2, [r3, #0]
 80011c8:	4b08      	ldr	r3, [pc, #32]	; (80011ec <LL_ADC_SetOffset+0x44>)
 80011ca:	4013      	ands	r3, r2
 80011cc:	687a      	ldr	r2, [r7, #4]
 80011ce:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 80011d2:	683a      	ldr	r2, [r7, #0]
 80011d4:	430a      	orrs	r2, r1
 80011d6:	4313      	orrs	r3, r2
 80011d8:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80011dc:	697b      	ldr	r3, [r7, #20]
 80011de:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80011e0:	bf00      	nop
 80011e2:	371c      	adds	r7, #28
 80011e4:	46bd      	mov	sp, r7
 80011e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ea:	4770      	bx	lr
 80011ec:	03fff000 	.word	0x03fff000

080011f0 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80011f0:	b480      	push	{r7}
 80011f2:	b085      	sub	sp, #20
 80011f4:	af00      	add	r7, sp, #0
 80011f6:	6078      	str	r0, [r7, #4]
 80011f8:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	3360      	adds	r3, #96	; 0x60
 80011fe:	461a      	mov	r2, r3
 8001200:	683b      	ldr	r3, [r7, #0]
 8001202:	009b      	lsls	r3, r3, #2
 8001204:	4413      	add	r3, r2
 8001206:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001208:	68fb      	ldr	r3, [r7, #12]
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8001210:	4618      	mov	r0, r3
 8001212:	3714      	adds	r7, #20
 8001214:	46bd      	mov	sp, r7
 8001216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800121a:	4770      	bx	lr

0800121c <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 800121c:	b480      	push	{r7}
 800121e:	b087      	sub	sp, #28
 8001220:	af00      	add	r7, sp, #0
 8001222:	60f8      	str	r0, [r7, #12]
 8001224:	60b9      	str	r1, [r7, #8]
 8001226:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001228:	68fb      	ldr	r3, [r7, #12]
 800122a:	3360      	adds	r3, #96	; 0x60
 800122c:	461a      	mov	r2, r3
 800122e:	68bb      	ldr	r3, [r7, #8]
 8001230:	009b      	lsls	r3, r3, #2
 8001232:	4413      	add	r3, r2
 8001234:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001236:	697b      	ldr	r3, [r7, #20]
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	431a      	orrs	r2, r3
 8001242:	697b      	ldr	r3, [r7, #20]
 8001244:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8001246:	bf00      	nop
 8001248:	371c      	adds	r7, #28
 800124a:	46bd      	mov	sp, r7
 800124c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001250:	4770      	bx	lr

08001252 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8001252:	b480      	push	{r7}
 8001254:	b083      	sub	sp, #12
 8001256:	af00      	add	r7, sp, #0
 8001258:	6078      	str	r0, [r7, #4]
 800125a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	695b      	ldr	r3, [r3, #20]
 8001260:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8001264:	683b      	ldr	r3, [r7, #0]
 8001266:	431a      	orrs	r2, r3
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	615a      	str	r2, [r3, #20]
}
 800126c:	bf00      	nop
 800126e:	370c      	adds	r7, #12
 8001270:	46bd      	mov	sp, r7
 8001272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001276:	4770      	bx	lr

08001278 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8001278:	b480      	push	{r7}
 800127a:	b083      	sub	sp, #12
 800127c:	af00      	add	r7, sp, #0
 800127e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	68db      	ldr	r3, [r3, #12]
 8001284:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8001288:	2b00      	cmp	r3, #0
 800128a:	d101      	bne.n	8001290 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 800128c:	2301      	movs	r3, #1
 800128e:	e000      	b.n	8001292 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8001290:	2300      	movs	r3, #0
}
 8001292:	4618      	mov	r0, r3
 8001294:	370c      	adds	r7, #12
 8001296:	46bd      	mov	sp, r7
 8001298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800129c:	4770      	bx	lr

0800129e <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800129e:	b480      	push	{r7}
 80012a0:	b087      	sub	sp, #28
 80012a2:	af00      	add	r7, sp, #0
 80012a4:	60f8      	str	r0, [r7, #12]
 80012a6:	60b9      	str	r1, [r7, #8]
 80012a8:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 80012aa:	68fb      	ldr	r3, [r7, #12]
 80012ac:	3330      	adds	r3, #48	; 0x30
 80012ae:	461a      	mov	r2, r3
 80012b0:	68bb      	ldr	r3, [r7, #8]
 80012b2:	0a1b      	lsrs	r3, r3, #8
 80012b4:	009b      	lsls	r3, r3, #2
 80012b6:	f003 030c 	and.w	r3, r3, #12
 80012ba:	4413      	add	r3, r2
 80012bc:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80012be:	697b      	ldr	r3, [r7, #20]
 80012c0:	681a      	ldr	r2, [r3, #0]
 80012c2:	68bb      	ldr	r3, [r7, #8]
 80012c4:	f003 031f 	and.w	r3, r3, #31
 80012c8:	211f      	movs	r1, #31
 80012ca:	fa01 f303 	lsl.w	r3, r1, r3
 80012ce:	43db      	mvns	r3, r3
 80012d0:	401a      	ands	r2, r3
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	0e9b      	lsrs	r3, r3, #26
 80012d6:	f003 011f 	and.w	r1, r3, #31
 80012da:	68bb      	ldr	r3, [r7, #8]
 80012dc:	f003 031f 	and.w	r3, r3, #31
 80012e0:	fa01 f303 	lsl.w	r3, r1, r3
 80012e4:	431a      	orrs	r2, r3
 80012e6:	697b      	ldr	r3, [r7, #20]
 80012e8:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80012ea:	bf00      	nop
 80012ec:	371c      	adds	r7, #28
 80012ee:	46bd      	mov	sp, r7
 80012f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f4:	4770      	bx	lr

080012f6 <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 80012f6:	b480      	push	{r7}
 80012f8:	b083      	sub	sp, #12
 80012fa:	af00      	add	r7, sp, #0
 80012fc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001302:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8001306:	2b00      	cmp	r3, #0
 8001308:	d101      	bne.n	800130e <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 800130a:	2301      	movs	r3, #1
 800130c:	e000      	b.n	8001310 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 800130e:	2300      	movs	r3, #0
}
 8001310:	4618      	mov	r0, r3
 8001312:	370c      	adds	r7, #12
 8001314:	46bd      	mov	sp, r7
 8001316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800131a:	4770      	bx	lr

0800131c <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800131c:	b480      	push	{r7}
 800131e:	b087      	sub	sp, #28
 8001320:	af00      	add	r7, sp, #0
 8001322:	60f8      	str	r0, [r7, #12]
 8001324:	60b9      	str	r1, [r7, #8]
 8001326:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8001328:	68fb      	ldr	r3, [r7, #12]
 800132a:	3314      	adds	r3, #20
 800132c:	461a      	mov	r2, r3
 800132e:	68bb      	ldr	r3, [r7, #8]
 8001330:	0e5b      	lsrs	r3, r3, #25
 8001332:	009b      	lsls	r3, r3, #2
 8001334:	f003 0304 	and.w	r3, r3, #4
 8001338:	4413      	add	r3, r2
 800133a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800133c:	697b      	ldr	r3, [r7, #20]
 800133e:	681a      	ldr	r2, [r3, #0]
 8001340:	68bb      	ldr	r3, [r7, #8]
 8001342:	0d1b      	lsrs	r3, r3, #20
 8001344:	f003 031f 	and.w	r3, r3, #31
 8001348:	2107      	movs	r1, #7
 800134a:	fa01 f303 	lsl.w	r3, r1, r3
 800134e:	43db      	mvns	r3, r3
 8001350:	401a      	ands	r2, r3
 8001352:	68bb      	ldr	r3, [r7, #8]
 8001354:	0d1b      	lsrs	r3, r3, #20
 8001356:	f003 031f 	and.w	r3, r3, #31
 800135a:	6879      	ldr	r1, [r7, #4]
 800135c:	fa01 f303 	lsl.w	r3, r1, r3
 8001360:	431a      	orrs	r2, r3
 8001362:	697b      	ldr	r3, [r7, #20]
 8001364:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8001366:	bf00      	nop
 8001368:	371c      	adds	r7, #28
 800136a:	46bd      	mov	sp, r7
 800136c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001370:	4770      	bx	lr
	...

08001374 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001374:	b480      	push	{r7}
 8001376:	b085      	sub	sp, #20
 8001378:	af00      	add	r7, sp, #0
 800137a:	60f8      	str	r0, [r7, #12]
 800137c:	60b9      	str	r1, [r7, #8]
 800137e:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001380:	68fb      	ldr	r3, [r7, #12]
 8001382:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8001386:	68bb      	ldr	r3, [r7, #8]
 8001388:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800138c:	43db      	mvns	r3, r3
 800138e:	401a      	ands	r2, r3
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	f003 0318 	and.w	r3, r3, #24
 8001396:	4908      	ldr	r1, [pc, #32]	; (80013b8 <LL_ADC_SetChannelSingleDiff+0x44>)
 8001398:	40d9      	lsrs	r1, r3
 800139a:	68bb      	ldr	r3, [r7, #8]
 800139c:	400b      	ands	r3, r1
 800139e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80013a2:	431a      	orrs	r2, r3
 80013a4:	68fb      	ldr	r3, [r7, #12]
 80013a6:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80013aa:	bf00      	nop
 80013ac:	3714      	adds	r7, #20
 80013ae:	46bd      	mov	sp, r7
 80013b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b4:	4770      	bx	lr
 80013b6:	bf00      	nop
 80013b8:	0007ffff 	.word	0x0007ffff

080013bc <LL_ADC_SetAnalogWDMonitChannels>:
  *         (5) On STM32L4, parameter available on devices with only 1 ADC instance.\n
  *         (6) On STM32L4, parameter available on devices with several ADC instances.
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetAnalogWDMonitChannels(ADC_TypeDef *ADCx, uint32_t AWDy, uint32_t AWDChannelGroup)
{
 80013bc:	b480      	push	{r7}
 80013be:	b087      	sub	sp, #28
 80013c0:	af00      	add	r7, sp, #0
 80013c2:	60f8      	str	r0, [r7, #12]
 80013c4:	60b9      	str	r1, [r7, #8]
 80013c6:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "AWDChannelGroup" with bits position  */
  /* in register and register position depending on parameter "AWDy".         */
  /* Parameters "AWDChannelGroup" and "AWDy" are used with masks because      */
  /* containing other bits reserved for other purpose.                        */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->CFGR, ((AWDy & ADC_AWD_CRX_REGOFFSET_MASK) >> ADC_AWD_CRX_REGOFFSET_POS)
 80013c8:	68fb      	ldr	r3, [r7, #12]
 80013ca:	330c      	adds	r3, #12
 80013cc:	4618      	mov	r0, r3
 80013ce:	68bb      	ldr	r3, [r7, #8]
 80013d0:	0d1b      	lsrs	r3, r3, #20
 80013d2:	f003 0103 	and.w	r1, r3, #3
 80013d6:	68bb      	ldr	r3, [r7, #8]
 80013d8:	f003 0201 	and.w	r2, r3, #1
 80013dc:	4613      	mov	r3, r2
 80013de:	00db      	lsls	r3, r3, #3
 80013e0:	4413      	add	r3, r2
 80013e2:	009b      	lsls	r3, r3, #2
 80013e4:	440b      	add	r3, r1
 80013e6:	009b      	lsls	r3, r3, #2
 80013e8:	4403      	add	r3, r0
 80013ea:	617b      	str	r3, [r7, #20]
                                             + ((AWDy & ADC_AWD_CR12_REGOFFSETGAP_MASK) * ADC_AWD_CR12_REGOFFSETGAP_VAL));

  MODIFY_REG(*preg,
 80013ec:	697b      	ldr	r3, [r7, #20]
 80013ee:	681a      	ldr	r2, [r3, #0]
 80013f0:	68bb      	ldr	r3, [r7, #8]
 80013f2:	f023 4302 	bic.w	r3, r3, #2181038080	; 0x82000000
 80013f6:	f423 1360 	bic.w	r3, r3, #3670016	; 0x380000
 80013fa:	43db      	mvns	r3, r3
 80013fc:	401a      	ands	r2, r3
 80013fe:	6879      	ldr	r1, [r7, #4]
 8001400:	68bb      	ldr	r3, [r7, #8]
 8001402:	400b      	ands	r3, r1
 8001404:	431a      	orrs	r2, r3
 8001406:	697b      	ldr	r3, [r7, #20]
 8001408:	601a      	str	r2, [r3, #0]
             (AWDy & ADC_AWD_CR_ALL_CHANNEL_MASK),
             AWDChannelGroup & AWDy);
}
 800140a:	bf00      	nop
 800140c:	371c      	adds	r7, #28
 800140e:	46bd      	mov	sp, r7
 8001410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001414:	4770      	bx	lr

08001416 <LL_ADC_ConfigAnalogWDThresholds>:
  * @param  AWDThresholdLowValue Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ConfigAnalogWDThresholds(ADC_TypeDef *ADCx, uint32_t AWDy, uint32_t AWDThresholdHighValue,
                                                     uint32_t AWDThresholdLowValue)
{
 8001416:	b480      	push	{r7}
 8001418:	b087      	sub	sp, #28
 800141a:	af00      	add	r7, sp, #0
 800141c:	60f8      	str	r0, [r7, #12]
 800141e:	60b9      	str	r1, [r7, #8]
 8001420:	607a      	str	r2, [r7, #4]
 8001422:	603b      	str	r3, [r7, #0]
  /* Set bits with content of parameter "AWDThresholdxxxValue" with bits      */
  /* position in register and register position depending on parameter        */
  /* "AWDy".                                                                  */
  /* Parameters "AWDy" and "AWDThresholdxxxValue" are used with masks because */
  /* containing other bits reserved for other purpose.                        */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->TR1, ((AWDy & ADC_AWD_TRX_REGOFFSET_MASK) >> ADC_AWD_TRX_REGOFFSET_POS));
 8001424:	68fb      	ldr	r3, [r7, #12]
 8001426:	3320      	adds	r3, #32
 8001428:	461a      	mov	r2, r3
 800142a:	68bb      	ldr	r3, [r7, #8]
 800142c:	0d1b      	lsrs	r3, r3, #20
 800142e:	009b      	lsls	r3, r3, #2
 8001430:	f003 030c 	and.w	r3, r3, #12
 8001434:	4413      	add	r3, r2
 8001436:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001438:	697b      	ldr	r3, [r7, #20]
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	f003 22f0 	and.w	r2, r3, #4026593280	; 0xf000f000
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	0419      	lsls	r1, r3, #16
 8001444:	683b      	ldr	r3, [r7, #0]
 8001446:	430b      	orrs	r3, r1
 8001448:	431a      	orrs	r2, r3
 800144a:	697b      	ldr	r3, [r7, #20]
 800144c:	601a      	str	r2, [r3, #0]
             ADC_TR1_HT1 | ADC_TR1_LT1,
             (AWDThresholdHighValue << ADC_TR1_HT1_BITOFFSET_POS) | AWDThresholdLowValue);
}
 800144e:	bf00      	nop
 8001450:	371c      	adds	r7, #28
 8001452:	46bd      	mov	sp, r7
 8001454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001458:	4770      	bx	lr

0800145a <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 800145a:	b480      	push	{r7}
 800145c:	b083      	sub	sp, #12
 800145e:	af00      	add	r7, sp, #0
 8001460:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	689b      	ldr	r3, [r3, #8]
 8001466:	f003 031f 	and.w	r3, r3, #31
}
 800146a:	4618      	mov	r0, r3
 800146c:	370c      	adds	r7, #12
 800146e:	46bd      	mov	sp, r7
 8001470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001474:	4770      	bx	lr

08001476 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001476:	b480      	push	{r7}
 8001478:	b083      	sub	sp, #12
 800147a:	af00      	add	r7, sp, #0
 800147c:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	689b      	ldr	r3, [r3, #8]
 8001482:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 8001486:	4618      	mov	r0, r3
 8001488:	370c      	adds	r7, #12
 800148a:	46bd      	mov	sp, r7
 800148c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001490:	4770      	bx	lr

08001492 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001492:	b480      	push	{r7}
 8001494:	b083      	sub	sp, #12
 8001496:	af00      	add	r7, sp, #0
 8001498:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	689b      	ldr	r3, [r3, #8]
 800149e:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 80014a2:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80014a6:	687a      	ldr	r2, [r7, #4]
 80014a8:	6093      	str	r3, [r2, #8]
}
 80014aa:	bf00      	nop
 80014ac:	370c      	adds	r7, #12
 80014ae:	46bd      	mov	sp, r7
 80014b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b4:	4770      	bx	lr

080014b6 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 80014b6:	b480      	push	{r7}
 80014b8:	b083      	sub	sp, #12
 80014ba:	af00      	add	r7, sp, #0
 80014bc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	689b      	ldr	r3, [r3, #8]
 80014c2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80014c6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80014ca:	d101      	bne.n	80014d0 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80014cc:	2301      	movs	r3, #1
 80014ce:	e000      	b.n	80014d2 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80014d0:	2300      	movs	r3, #0
}
 80014d2:	4618      	mov	r0, r3
 80014d4:	370c      	adds	r7, #12
 80014d6:	46bd      	mov	sp, r7
 80014d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014dc:	4770      	bx	lr

080014de <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80014de:	b480      	push	{r7}
 80014e0:	b083      	sub	sp, #12
 80014e2:	af00      	add	r7, sp, #0
 80014e4:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	689b      	ldr	r3, [r3, #8]
 80014ea:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 80014ee:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80014f2:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80014fa:	bf00      	nop
 80014fc:	370c      	adds	r7, #12
 80014fe:	46bd      	mov	sp, r7
 8001500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001504:	4770      	bx	lr

08001506 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8001506:	b480      	push	{r7}
 8001508:	b083      	sub	sp, #12
 800150a:	af00      	add	r7, sp, #0
 800150c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	689b      	ldr	r3, [r3, #8]
 8001512:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001516:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800151a:	d101      	bne.n	8001520 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800151c:	2301      	movs	r3, #1
 800151e:	e000      	b.n	8001522 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8001520:	2300      	movs	r3, #0
}
 8001522:	4618      	mov	r0, r3
 8001524:	370c      	adds	r7, #12
 8001526:	46bd      	mov	sp, r7
 8001528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800152c:	4770      	bx	lr

0800152e <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 800152e:	b480      	push	{r7}
 8001530:	b083      	sub	sp, #12
 8001532:	af00      	add	r7, sp, #0
 8001534:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	689b      	ldr	r3, [r3, #8]
 800153a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800153e:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001542:	f043 0201 	orr.w	r2, r3, #1
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 800154a:	bf00      	nop
 800154c:	370c      	adds	r7, #12
 800154e:	46bd      	mov	sp, r7
 8001550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001554:	4770      	bx	lr

08001556 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8001556:	b480      	push	{r7}
 8001558:	b083      	sub	sp, #12
 800155a:	af00      	add	r7, sp, #0
 800155c:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	689b      	ldr	r3, [r3, #8]
 8001562:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001566:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800156a:	f043 0202 	orr.w	r2, r3, #2
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8001572:	bf00      	nop
 8001574:	370c      	adds	r7, #12
 8001576:	46bd      	mov	sp, r7
 8001578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800157c:	4770      	bx	lr

0800157e <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 800157e:	b480      	push	{r7}
 8001580:	b083      	sub	sp, #12
 8001582:	af00      	add	r7, sp, #0
 8001584:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	689b      	ldr	r3, [r3, #8]
 800158a:	f003 0301 	and.w	r3, r3, #1
 800158e:	2b01      	cmp	r3, #1
 8001590:	d101      	bne.n	8001596 <LL_ADC_IsEnabled+0x18>
 8001592:	2301      	movs	r3, #1
 8001594:	e000      	b.n	8001598 <LL_ADC_IsEnabled+0x1a>
 8001596:	2300      	movs	r3, #0
}
 8001598:	4618      	mov	r0, r3
 800159a:	370c      	adds	r7, #12
 800159c:	46bd      	mov	sp, r7
 800159e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a2:	4770      	bx	lr

080015a4 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 80015a4:	b480      	push	{r7}
 80015a6:	b083      	sub	sp, #12
 80015a8:	af00      	add	r7, sp, #0
 80015aa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	689b      	ldr	r3, [r3, #8]
 80015b0:	f003 0302 	and.w	r3, r3, #2
 80015b4:	2b02      	cmp	r3, #2
 80015b6:	d101      	bne.n	80015bc <LL_ADC_IsDisableOngoing+0x18>
 80015b8:	2301      	movs	r3, #1
 80015ba:	e000      	b.n	80015be <LL_ADC_IsDisableOngoing+0x1a>
 80015bc:	2300      	movs	r3, #0
}
 80015be:	4618      	mov	r0, r3
 80015c0:	370c      	adds	r7, #12
 80015c2:	46bd      	mov	sp, r7
 80015c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c8:	4770      	bx	lr

080015ca <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80015ca:	b480      	push	{r7}
 80015cc:	b083      	sub	sp, #12
 80015ce:	af00      	add	r7, sp, #0
 80015d0:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	689b      	ldr	r3, [r3, #8]
 80015d6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80015da:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80015de:	f043 0204 	orr.w	r2, r3, #4
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80015e6:	bf00      	nop
 80015e8:	370c      	adds	r7, #12
 80015ea:	46bd      	mov	sp, r7
 80015ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f0:	4770      	bx	lr

080015f2 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 80015f2:	b480      	push	{r7}
 80015f4:	b083      	sub	sp, #12
 80015f6:	af00      	add	r7, sp, #0
 80015f8:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	689b      	ldr	r3, [r3, #8]
 80015fe:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001602:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001606:	f043 0210 	orr.w	r2, r3, #16
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 800160e:	bf00      	nop
 8001610:	370c      	adds	r7, #12
 8001612:	46bd      	mov	sp, r7
 8001614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001618:	4770      	bx	lr

0800161a <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 800161a:	b480      	push	{r7}
 800161c:	b083      	sub	sp, #12
 800161e:	af00      	add	r7, sp, #0
 8001620:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	689b      	ldr	r3, [r3, #8]
 8001626:	f003 0304 	and.w	r3, r3, #4
 800162a:	2b04      	cmp	r3, #4
 800162c:	d101      	bne.n	8001632 <LL_ADC_REG_IsConversionOngoing+0x18>
 800162e:	2301      	movs	r3, #1
 8001630:	e000      	b.n	8001634 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001632:	2300      	movs	r3, #0
}
 8001634:	4618      	mov	r0, r3
 8001636:	370c      	adds	r7, #12
 8001638:	46bd      	mov	sp, r7
 800163a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800163e:	4770      	bx	lr

08001640 <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 8001640:	b480      	push	{r7}
 8001642:	b083      	sub	sp, #12
 8001644:	af00      	add	r7, sp, #0
 8001646:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	689b      	ldr	r3, [r3, #8]
 800164c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001650:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001654:	f043 0220 	orr.w	r2, r3, #32
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 800165c:	bf00      	nop
 800165e:	370c      	adds	r7, #12
 8001660:	46bd      	mov	sp, r7
 8001662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001666:	4770      	bx	lr

08001668 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8001668:	b480      	push	{r7}
 800166a:	b083      	sub	sp, #12
 800166c:	af00      	add	r7, sp, #0
 800166e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	689b      	ldr	r3, [r3, #8]
 8001674:	f003 0308 	and.w	r3, r3, #8
 8001678:	2b08      	cmp	r3, #8
 800167a:	d101      	bne.n	8001680 <LL_ADC_INJ_IsConversionOngoing+0x18>
 800167c:	2301      	movs	r3, #1
 800167e:	e000      	b.n	8001682 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001680:	2300      	movs	r3, #0
}
 8001682:	4618      	mov	r0, r3
 8001684:	370c      	adds	r7, #12
 8001686:	46bd      	mov	sp, r7
 8001688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800168c:	4770      	bx	lr

0800168e <LL_ADC_ClearFlag_AWD1>:
  * @rmtoll ISR      AWD1           LL_ADC_ClearFlag_AWD1
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ClearFlag_AWD1(ADC_TypeDef *ADCx)
{
 800168e:	b480      	push	{r7}
 8001690:	b083      	sub	sp, #12
 8001692:	af00      	add	r7, sp, #0
 8001694:	6078      	str	r0, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_AWD1);
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	2280      	movs	r2, #128	; 0x80
 800169a:	601a      	str	r2, [r3, #0]
}
 800169c:	bf00      	nop
 800169e:	370c      	adds	r7, #12
 80016a0:	46bd      	mov	sp, r7
 80016a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a6:	4770      	bx	lr

080016a8 <LL_ADC_ClearFlag_AWD2>:
  * @rmtoll ISR      AWD2           LL_ADC_ClearFlag_AWD2
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ClearFlag_AWD2(ADC_TypeDef *ADCx)
{
 80016a8:	b480      	push	{r7}
 80016aa:	b083      	sub	sp, #12
 80016ac:	af00      	add	r7, sp, #0
 80016ae:	6078      	str	r0, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_AWD2);
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	f44f 7280 	mov.w	r2, #256	; 0x100
 80016b6:	601a      	str	r2, [r3, #0]
}
 80016b8:	bf00      	nop
 80016ba:	370c      	adds	r7, #12
 80016bc:	46bd      	mov	sp, r7
 80016be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c2:	4770      	bx	lr

080016c4 <LL_ADC_ClearFlag_AWD3>:
  * @rmtoll ISR      AWD3           LL_ADC_ClearFlag_AWD3
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ClearFlag_AWD3(ADC_TypeDef *ADCx)
{
 80016c4:	b480      	push	{r7}
 80016c6:	b083      	sub	sp, #12
 80016c8:	af00      	add	r7, sp, #0
 80016ca:	6078      	str	r0, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_AWD3);
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	f44f 7200 	mov.w	r2, #512	; 0x200
 80016d2:	601a      	str	r2, [r3, #0]
}
 80016d4:	bf00      	nop
 80016d6:	370c      	adds	r7, #12
 80016d8:	46bd      	mov	sp, r7
 80016da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016de:	4770      	bx	lr

080016e0 <LL_ADC_EnableIT_AWD1>:
  * @rmtoll IER      AWD1IE         LL_ADC_EnableIT_AWD1
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableIT_AWD1(ADC_TypeDef *ADCx)
{
 80016e0:	b480      	push	{r7}
 80016e2:	b083      	sub	sp, #12
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->IER, LL_ADC_IT_AWD1);
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	685b      	ldr	r3, [r3, #4]
 80016ec:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	605a      	str	r2, [r3, #4]
}
 80016f4:	bf00      	nop
 80016f6:	370c      	adds	r7, #12
 80016f8:	46bd      	mov	sp, r7
 80016fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016fe:	4770      	bx	lr

08001700 <LL_ADC_EnableIT_AWD2>:
  * @rmtoll IER      AWD2IE         LL_ADC_EnableIT_AWD2
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableIT_AWD2(ADC_TypeDef *ADCx)
{
 8001700:	b480      	push	{r7}
 8001702:	b083      	sub	sp, #12
 8001704:	af00      	add	r7, sp, #0
 8001706:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->IER, LL_ADC_IT_AWD2);
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	685b      	ldr	r3, [r3, #4]
 800170c:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	605a      	str	r2, [r3, #4]
}
 8001714:	bf00      	nop
 8001716:	370c      	adds	r7, #12
 8001718:	46bd      	mov	sp, r7
 800171a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800171e:	4770      	bx	lr

08001720 <LL_ADC_EnableIT_AWD3>:
  * @rmtoll IER      AWD3IE         LL_ADC_EnableIT_AWD3
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableIT_AWD3(ADC_TypeDef *ADCx)
{
 8001720:	b480      	push	{r7}
 8001722:	b083      	sub	sp, #12
 8001724:	af00      	add	r7, sp, #0
 8001726:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->IER, LL_ADC_IT_AWD3);
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	685b      	ldr	r3, [r3, #4]
 800172c:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	605a      	str	r2, [r3, #4]
}
 8001734:	bf00      	nop
 8001736:	370c      	adds	r7, #12
 8001738:	46bd      	mov	sp, r7
 800173a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800173e:	4770      	bx	lr

08001740 <LL_ADC_DisableIT_AWD1>:
  * @rmtoll IER      AWD1IE         LL_ADC_DisableIT_AWD1
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_AWD1(ADC_TypeDef *ADCx)
{
 8001740:	b480      	push	{r7}
 8001742:	b083      	sub	sp, #12
 8001744:	af00      	add	r7, sp, #0
 8001746:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_AWD1);
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	685b      	ldr	r3, [r3, #4]
 800174c:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	605a      	str	r2, [r3, #4]
}
 8001754:	bf00      	nop
 8001756:	370c      	adds	r7, #12
 8001758:	46bd      	mov	sp, r7
 800175a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800175e:	4770      	bx	lr

08001760 <LL_ADC_DisableIT_AWD2>:
  * @rmtoll IER      AWD2IE         LL_ADC_DisableIT_AWD2
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_AWD2(ADC_TypeDef *ADCx)
{
 8001760:	b480      	push	{r7}
 8001762:	b083      	sub	sp, #12
 8001764:	af00      	add	r7, sp, #0
 8001766:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_AWD2);
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	685b      	ldr	r3, [r3, #4]
 800176c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	605a      	str	r2, [r3, #4]
}
 8001774:	bf00      	nop
 8001776:	370c      	adds	r7, #12
 8001778:	46bd      	mov	sp, r7
 800177a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800177e:	4770      	bx	lr

08001780 <LL_ADC_DisableIT_AWD3>:
  * @rmtoll IER      AWD3IE         LL_ADC_DisableIT_AWD3
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_AWD3(ADC_TypeDef *ADCx)
{
 8001780:	b480      	push	{r7}
 8001782:	b083      	sub	sp, #12
 8001784:	af00      	add	r7, sp, #0
 8001786:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_AWD3);
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	685b      	ldr	r3, [r3, #4]
 800178c:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	605a      	str	r2, [r3, #4]
}
 8001794:	bf00      	nop
 8001796:	370c      	adds	r7, #12
 8001798:	46bd      	mov	sp, r7
 800179a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800179e:	4770      	bx	lr

080017a0 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80017a0:	b590      	push	{r4, r7, lr}
 80017a2:	b089      	sub	sp, #36	; 0x24
 80017a4:	af00      	add	r7, sp, #0
 80017a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80017a8:	2300      	movs	r3, #0
 80017aa:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80017ac:	2300      	movs	r3, #0
 80017ae:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	d101      	bne.n	80017ba <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80017b6:	2301      	movs	r3, #1
 80017b8:	e131      	b.n	8001a1e <HAL_ADC_Init+0x27e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	691b      	ldr	r3, [r3, #16]
 80017be:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d109      	bne.n	80017dc <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80017c8:	6878      	ldr	r0, [r7, #4]
 80017ca:	f7ff f803 	bl	80007d4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	2200      	movs	r2, #0
 80017d2:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	2200      	movs	r2, #0
 80017d8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	4618      	mov	r0, r3
 80017e2:	f7ff fe68 	bl	80014b6 <LL_ADC_IsDeepPowerDownEnabled>
 80017e6:	4603      	mov	r3, r0
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d004      	beq.n	80017f6 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	4618      	mov	r0, r3
 80017f2:	f7ff fe4e 	bl	8001492 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	4618      	mov	r0, r3
 80017fc:	f7ff fe83 	bl	8001506 <LL_ADC_IsInternalRegulatorEnabled>
 8001800:	4603      	mov	r3, r0
 8001802:	2b00      	cmp	r3, #0
 8001804:	d115      	bne.n	8001832 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	4618      	mov	r0, r3
 800180c:	f7ff fe67 	bl	80014de <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001810:	4b85      	ldr	r3, [pc, #532]	; (8001a28 <HAL_ADC_Init+0x288>)
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	099b      	lsrs	r3, r3, #6
 8001816:	4a85      	ldr	r2, [pc, #532]	; (8001a2c <HAL_ADC_Init+0x28c>)
 8001818:	fba2 2303 	umull	r2, r3, r2, r3
 800181c:	099b      	lsrs	r3, r3, #6
 800181e:	3301      	adds	r3, #1
 8001820:	005b      	lsls	r3, r3, #1
 8001822:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8001824:	e002      	b.n	800182c <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8001826:	68bb      	ldr	r3, [r7, #8]
 8001828:	3b01      	subs	r3, #1
 800182a:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800182c:	68bb      	ldr	r3, [r7, #8]
 800182e:	2b00      	cmp	r3, #0
 8001830:	d1f9      	bne.n	8001826 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	4618      	mov	r0, r3
 8001838:	f7ff fe65 	bl	8001506 <LL_ADC_IsInternalRegulatorEnabled>
 800183c:	4603      	mov	r3, r0
 800183e:	2b00      	cmp	r3, #0
 8001840:	d10d      	bne.n	800185e <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001846:	f043 0210 	orr.w	r2, r3, #16
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001852:	f043 0201 	orr.w	r2, r3, #1
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 800185a:	2301      	movs	r3, #1
 800185c:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	4618      	mov	r0, r3
 8001864:	f7ff fed9 	bl	800161a <LL_ADC_REG_IsConversionOngoing>
 8001868:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800186e:	f003 0310 	and.w	r3, r3, #16
 8001872:	2b00      	cmp	r3, #0
 8001874:	f040 80ca 	bne.w	8001a0c <HAL_ADC_Init+0x26c>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8001878:	697b      	ldr	r3, [r7, #20]
 800187a:	2b00      	cmp	r3, #0
 800187c:	f040 80c6 	bne.w	8001a0c <HAL_ADC_Init+0x26c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001884:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8001888:	f043 0202 	orr.w	r2, r3, #2
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	4618      	mov	r0, r3
 8001896:	f7ff fe72 	bl	800157e <LL_ADC_IsEnabled>
 800189a:	4603      	mov	r3, r0
 800189c:	2b00      	cmp	r3, #0
 800189e:	d110      	bne.n	80018c2 <HAL_ADC_Init+0x122>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80018a0:	4863      	ldr	r0, [pc, #396]	; (8001a30 <HAL_ADC_Init+0x290>)
 80018a2:	f7ff fe6c 	bl	800157e <LL_ADC_IsEnabled>
 80018a6:	4604      	mov	r4, r0
 80018a8:	4862      	ldr	r0, [pc, #392]	; (8001a34 <HAL_ADC_Init+0x294>)
 80018aa:	f7ff fe68 	bl	800157e <LL_ADC_IsEnabled>
 80018ae:	4603      	mov	r3, r0
 80018b0:	4323      	orrs	r3, r4
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d105      	bne.n	80018c2 <HAL_ADC_Init+0x122>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	685b      	ldr	r3, [r3, #4]
 80018ba:	4619      	mov	r1, r3
 80018bc:	485e      	ldr	r0, [pc, #376]	; (8001a38 <HAL_ADC_Init+0x298>)
 80018be:	f7ff fc3f 	bl	8001140 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	7e5b      	ldrb	r3, [r3, #25]
 80018c6:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80018cc:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 80018d2:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 80018d8:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	f893 3020 	ldrb.w	r3, [r3, #32]
 80018e0:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80018e2:	4313      	orrs	r3, r2
 80018e4:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80018ec:	2b01      	cmp	r3, #1
 80018ee:	d106      	bne.n	80018fe <HAL_ADC_Init+0x15e>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018f4:	3b01      	subs	r3, #1
 80018f6:	045b      	lsls	r3, r3, #17
 80018f8:	69ba      	ldr	r2, [r7, #24]
 80018fa:	4313      	orrs	r3, r2
 80018fc:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001902:	2b00      	cmp	r3, #0
 8001904:	d009      	beq.n	800191a <HAL_ADC_Init+0x17a>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800190a:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001912:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001914:	69ba      	ldr	r2, [r7, #24]
 8001916:	4313      	orrs	r3, r2
 8001918:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	68da      	ldr	r2, [r3, #12]
 8001920:	4b46      	ldr	r3, [pc, #280]	; (8001a3c <HAL_ADC_Init+0x29c>)
 8001922:	4013      	ands	r3, r2
 8001924:	687a      	ldr	r2, [r7, #4]
 8001926:	6812      	ldr	r2, [r2, #0]
 8001928:	69b9      	ldr	r1, [r7, #24]
 800192a:	430b      	orrs	r3, r1
 800192c:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	4618      	mov	r0, r3
 8001934:	f7ff fe71 	bl	800161a <LL_ADC_REG_IsConversionOngoing>
 8001938:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	4618      	mov	r0, r3
 8001940:	f7ff fe92 	bl	8001668 <LL_ADC_INJ_IsConversionOngoing>
 8001944:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001946:	693b      	ldr	r3, [r7, #16]
 8001948:	2b00      	cmp	r3, #0
 800194a:	d13d      	bne.n	80019c8 <HAL_ADC_Init+0x228>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800194c:	68fb      	ldr	r3, [r7, #12]
 800194e:	2b00      	cmp	r3, #0
 8001950:	d13a      	bne.n	80019c8 <HAL_ADC_Init+0x228>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	7e1b      	ldrb	r3, [r3, #24]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8001956:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800195e:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8001960:	4313      	orrs	r3, r2
 8001962:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	68db      	ldr	r3, [r3, #12]
 800196a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800196e:	f023 0302 	bic.w	r3, r3, #2
 8001972:	687a      	ldr	r2, [r7, #4]
 8001974:	6812      	ldr	r2, [r2, #0]
 8001976:	69b9      	ldr	r1, [r7, #24]
 8001978:	430b      	orrs	r3, r1
 800197a:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001982:	2b01      	cmp	r3, #1
 8001984:	d118      	bne.n	80019b8 <HAL_ADC_Init+0x218>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	691b      	ldr	r3, [r3, #16]
 800198c:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8001990:	f023 0304 	bic.w	r3, r3, #4
 8001994:	687a      	ldr	r2, [r7, #4]
 8001996:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 8001998:	687a      	ldr	r2, [r7, #4]
 800199a:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800199c:	4311      	orrs	r1, r2
 800199e:	687a      	ldr	r2, [r7, #4]
 80019a0:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80019a2:	4311      	orrs	r1, r2
 80019a4:	687a      	ldr	r2, [r7, #4]
 80019a6:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80019a8:	430a      	orrs	r2, r1
 80019aa:	431a      	orrs	r2, r3
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	f042 0201 	orr.w	r2, r2, #1
 80019b4:	611a      	str	r2, [r3, #16]
 80019b6:	e007      	b.n	80019c8 <HAL_ADC_Init+0x228>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	691a      	ldr	r2, [r3, #16]
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	f022 0201 	bic.w	r2, r2, #1
 80019c6:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	691b      	ldr	r3, [r3, #16]
 80019cc:	2b01      	cmp	r3, #1
 80019ce:	d10c      	bne.n	80019ea <HAL_ADC_Init+0x24a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019d6:	f023 010f 	bic.w	r1, r3, #15
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	69db      	ldr	r3, [r3, #28]
 80019de:	1e5a      	subs	r2, r3, #1
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	430a      	orrs	r2, r1
 80019e6:	631a      	str	r2, [r3, #48]	; 0x30
 80019e8:	e007      	b.n	80019fa <HAL_ADC_Init+0x25a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	f022 020f 	bic.w	r2, r2, #15
 80019f8:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80019fe:	f023 0303 	bic.w	r3, r3, #3
 8001a02:	f043 0201 	orr.w	r2, r3, #1
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	655a      	str	r2, [r3, #84]	; 0x54
 8001a0a:	e007      	b.n	8001a1c <HAL_ADC_Init+0x27c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001a10:	f043 0210 	orr.w	r2, r3, #16
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8001a18:	2301      	movs	r3, #1
 8001a1a:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8001a1c:	7ffb      	ldrb	r3, [r7, #31]
}
 8001a1e:	4618      	mov	r0, r3
 8001a20:	3724      	adds	r7, #36	; 0x24
 8001a22:	46bd      	mov	sp, r7
 8001a24:	bd90      	pop	{r4, r7, pc}
 8001a26:	bf00      	nop
 8001a28:	20000000 	.word	0x20000000
 8001a2c:	053e2d63 	.word	0x053e2d63
 8001a30:	50040000 	.word	0x50040000
 8001a34:	50040100 	.word	0x50040100
 8001a38:	50040300 	.word	0x50040300
 8001a3c:	fff0c007 	.word	0xfff0c007

08001a40 <HAL_ADC_DeInit>:
  *         and is particularly interesting before entering MCU low-power modes.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_DeInit(ADC_HandleTypeDef *hadc)
{
 8001a40:	b590      	push	{r4, r7, lr}
 8001a42:	b085      	sub	sp, #20
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;

  /* Check ADC handle */
  if (hadc == NULL)
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d101      	bne.n	8001a52 <HAL_ADC_DeInit+0x12>
  {
    return HAL_ERROR;
 8001a4e:	2301      	movs	r3, #1
 8001a50:	e111      	b.n	8001c76 <HAL_ADC_DeInit+0x236>

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL);
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001a56:	f043 0202 	orr.w	r2, r3, #2
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	655a      	str	r2, [r3, #84]	; 0x54

  /* Stop potential conversion on going */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8001a5e:	2103      	movs	r1, #3
 8001a60:	6878      	ldr	r0, [r7, #4]
 8001a62:	f001 fa69 	bl	8002f38 <ADC_ConversionStop>
 8001a66:	4603      	mov	r3, r0
 8001a68:	73fb      	strb	r3, [r7, #15]
  /* Flush register JSQR: reset the queue sequencer when injected             */
  /* queue sequencer is enabled and ADC disabled.                             */
  /* The software and hardware triggers of the injected sequence are both     */
  /* internally disabled just after the completion of the last valid          */
  /* injected sequence.                                                       */
  SET_BIT(hadc->Instance->CFGR, ADC_CFGR_JQM);
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	68da      	ldr	r2, [r3, #12]
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 8001a78:	60da      	str	r2, [r3, #12]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8001a7a:	7bfb      	ldrb	r3, [r7, #15]
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d10a      	bne.n	8001a96 <HAL_ADC_DeInit+0x56>
  {
    /* Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8001a80:	6878      	ldr	r0, [r7, #4]
 8001a82:	f001 fb9b 	bl	80031bc <ADC_Disable>
 8001a86:	4603      	mov	r3, r0
 8001a88:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8001a8a:	7bfb      	ldrb	r3, [r7, #15]
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d102      	bne.n	8001a96 <HAL_ADC_DeInit+0x56>
    {
      /* Change ADC state */
      hadc->State = HAL_ADC_STATE_READY;
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	2201      	movs	r2, #1
 8001a94:	655a      	str	r2, [r3, #84]	; 0x54
  /*       in HAL_ADC_MspDeInit() to reset the ADC peripheral using           */
  /*       system RCC hard reset.                                             */

  /* ========== Reset ADC registers ========== */
  /* Reset register IER */
  __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_AWD3  | ADC_IT_AWD2 | ADC_IT_AWD1 |
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	685b      	ldr	r3, [r3, #4]
 8001a9c:	687a      	ldr	r2, [r7, #4]
 8001a9e:	6812      	ldr	r2, [r2, #0]
 8001aa0:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8001aa4:	f023 0307 	bic.w	r3, r3, #7
 8001aa8:	6053      	str	r3, [r2, #4]
                              ADC_IT_JEOS  | ADC_IT_JEOC |
                              ADC_IT_EOS   | ADC_IT_EOC  |
                              ADC_IT_EOSMP | ADC_IT_RDY));

  /* Reset register ISR */
  __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_AWD3  | ADC_FLAG_AWD2 | ADC_FLAG_AWD1 |
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8001ab2:	601a      	str	r2, [r3, #0]
  /* Reset register CR */
  /* Bits ADC_CR_JADSTP, ADC_CR_ADSTP, ADC_CR_JADSTART, ADC_CR_ADSTART,
     ADC_CR_ADCAL, ADC_CR_ADDIS and ADC_CR_ADEN are in access mode "read-set":
     no direct reset applicable.
     Update CR register to reset value where doable by software */
  CLEAR_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN | ADC_CR_ADCALDIF);
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	689a      	ldr	r2, [r3, #8]
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	f022 42a0 	bic.w	r2, r2, #1342177280	; 0x50000000
 8001ac2:	609a      	str	r2, [r3, #8]
  SET_BIT(hadc->Instance->CR, ADC_CR_DEEPPWD);
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	689a      	ldr	r2, [r3, #8]
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8001ad2:	609a      	str	r2, [r3, #8]

  /* Reset register CFGR */
  CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_FIELDS);
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	68d9      	ldr	r1, [r3, #12]
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	681a      	ldr	r2, [r3, #0]
 8001ade:	4b68      	ldr	r3, [pc, #416]	; (8001c80 <HAL_ADC_DeInit+0x240>)
 8001ae0:	400b      	ands	r3, r1
 8001ae2:	60d3      	str	r3, [r2, #12]
  SET_BIT(hadc->Instance->CFGR, ADC_CFGR_JQDIS);
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	68da      	ldr	r2, [r3, #12]
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8001af2:	60da      	str	r2, [r3, #12]

  /* Reset register CFGR2 */
  CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSM  | ADC_CFGR2_TROVS   | ADC_CFGR2_OVSS |
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	691b      	ldr	r3, [r3, #16]
 8001afa:	687a      	ldr	r2, [r7, #4]
 8001afc:	6812      	ldr	r2, [r2, #0]
 8001afe:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8001b02:	f023 0307 	bic.w	r3, r3, #7
 8001b06:	6113      	str	r3, [r2, #16]
            ADC_CFGR2_OVSR  | ADC_CFGR2_JOVSE | ADC_CFGR2_ROVSE);

  /* Reset register SMPR1 */
  CLEAR_BIT(hadc->Instance->SMPR1, ADC_SMPR1_FIELDS);
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	695a      	ldr	r2, [r3, #20]
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8001b16:	615a      	str	r2, [r3, #20]

  /* Reset register SMPR2 */
  CLEAR_BIT(hadc->Instance->SMPR2, ADC_SMPR2_SMP18 | ADC_SMPR2_SMP17 | ADC_SMPR2_SMP16 |
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	699a      	ldr	r2, [r3, #24]
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	f002 4278 	and.w	r2, r2, #4160749568	; 0xf8000000
 8001b26:	619a      	str	r2, [r3, #24]
            ADC_SMPR2_SMP15 | ADC_SMPR2_SMP14 | ADC_SMPR2_SMP13 |
            ADC_SMPR2_SMP12 | ADC_SMPR2_SMP11 | ADC_SMPR2_SMP10);

  /* Reset register TR1 */
  CLEAR_BIT(hadc->Instance->TR1, ADC_TR1_HT1 | ADC_TR1_LT1);
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	6a1a      	ldr	r2, [r3, #32]
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	f002 22f0 	and.w	r2, r2, #4026593280	; 0xf000f000
 8001b36:	621a      	str	r2, [r3, #32]

  /* Reset register TR2 */
  CLEAR_BIT(hadc->Instance->TR2, ADC_TR2_HT2 | ADC_TR2_LT2);
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	f002 22ff 	and.w	r2, r2, #4278255360	; 0xff00ff00
 8001b46:	625a      	str	r2, [r3, #36]	; 0x24

  /* Reset register TR3 */
  CLEAR_BIT(hadc->Instance->TR3, ADC_TR3_HT3 | ADC_TR3_LT3);
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	f002 22ff 	and.w	r2, r2, #4278255360	; 0xff00ff00
 8001b56:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset register SQR1 */
  CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_SQ4 | ADC_SQR1_SQ3 | ADC_SQR1_SQ2 |
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	681a      	ldr	r2, [r3, #0]
 8001b62:	4b48      	ldr	r3, [pc, #288]	; (8001c84 <HAL_ADC_DeInit+0x244>)
 8001b64:	400b      	ands	r3, r1
 8001b66:	6313      	str	r3, [r2, #48]	; 0x30
            ADC_SQR1_SQ1 | ADC_SQR1_L);

  /* Reset register SQR2 */
  CLEAR_BIT(hadc->Instance->SQR2, ADC_SQR2_SQ9 | ADC_SQR2_SQ8 | ADC_SQR2_SQ7 |
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	681a      	ldr	r2, [r3, #0]
 8001b72:	4b45      	ldr	r3, [pc, #276]	; (8001c88 <HAL_ADC_DeInit+0x248>)
 8001b74:	400b      	ands	r3, r1
 8001b76:	6353      	str	r3, [r2, #52]	; 0x34
            ADC_SQR2_SQ6 | ADC_SQR2_SQ5);

  /* Reset register SQR3 */
  CLEAR_BIT(hadc->Instance->SQR3, ADC_SQR3_SQ14 | ADC_SQR3_SQ13 | ADC_SQR3_SQ12 |
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	681a      	ldr	r2, [r3, #0]
 8001b82:	4b41      	ldr	r3, [pc, #260]	; (8001c88 <HAL_ADC_DeInit+0x248>)
 8001b84:	400b      	ands	r3, r1
 8001b86:	6393      	str	r3, [r2, #56]	; 0x38
            ADC_SQR3_SQ11 | ADC_SQR3_SQ10);

  /* Reset register SQR4 */
  CLEAR_BIT(hadc->Instance->SQR4, ADC_SQR4_SQ16 | ADC_SQR4_SQ15);
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001b8e:	687a      	ldr	r2, [r7, #4]
 8001b90:	6812      	ldr	r2, [r2, #0]
 8001b92:	f423 63fb 	bic.w	r3, r3, #2008	; 0x7d8
 8001b96:	f023 0307 	bic.w	r3, r3, #7
 8001b9a:	63d3      	str	r3, [r2, #60]	; 0x3c

  /* Reset register DR */
  /* bits in access mode read only, no direct reset applicable*/

  /* Reset register OFR1 */
  CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1);
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	6e19      	ldr	r1, [r3, #96]	; 0x60
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	681a      	ldr	r2, [r3, #0]
 8001ba6:	4b39      	ldr	r3, [pc, #228]	; (8001c8c <HAL_ADC_DeInit+0x24c>)
 8001ba8:	400b      	ands	r3, r1
 8001baa:	6613      	str	r3, [r2, #96]	; 0x60
  /* Reset register OFR2 */
  CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN | ADC_OFR2_OFFSET2_CH | ADC_OFR2_OFFSET2);
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	6e59      	ldr	r1, [r3, #100]	; 0x64
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	681a      	ldr	r2, [r3, #0]
 8001bb6:	4b35      	ldr	r3, [pc, #212]	; (8001c8c <HAL_ADC_DeInit+0x24c>)
 8001bb8:	400b      	ands	r3, r1
 8001bba:	6653      	str	r3, [r2, #100]	; 0x64
  /* Reset register OFR3 */
  CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN | ADC_OFR3_OFFSET3_CH | ADC_OFR3_OFFSET3);
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	6e99      	ldr	r1, [r3, #104]	; 0x68
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	681a      	ldr	r2, [r3, #0]
 8001bc6:	4b31      	ldr	r3, [pc, #196]	; (8001c8c <HAL_ADC_DeInit+0x24c>)
 8001bc8:	400b      	ands	r3, r1
 8001bca:	6693      	str	r3, [r2, #104]	; 0x68
  /* Reset register OFR4 */
  CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN | ADC_OFR4_OFFSET4_CH | ADC_OFR4_OFFSET4);
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	6ed9      	ldr	r1, [r3, #108]	; 0x6c
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	681a      	ldr	r2, [r3, #0]
 8001bd6:	4b2d      	ldr	r3, [pc, #180]	; (8001c8c <HAL_ADC_DeInit+0x24c>)
 8001bd8:	400b      	ands	r3, r1
 8001bda:	66d3      	str	r3, [r2, #108]	; 0x6c

  /* Reset registers JDR1, JDR2, JDR3, JDR4 */
  /* bits in access mode read only, no direct reset applicable*/

  /* Reset register AWD2CR */
  CLEAR_BIT(hadc->Instance->AWD2CR, ADC_AWD2CR_AWD2CH);
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8001be4:	687a      	ldr	r2, [r7, #4]
 8001be6:	6812      	ldr	r2, [r2, #0]
 8001be8:	0cdb      	lsrs	r3, r3, #19
 8001bea:	04db      	lsls	r3, r3, #19
 8001bec:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0

  /* Reset register AWD3CR */
  CLEAR_BIT(hadc->Instance->AWD3CR, ADC_AWD3CR_AWD3CH);
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8001bf8:	687a      	ldr	r2, [r7, #4]
 8001bfa:	6812      	ldr	r2, [r2, #0]
 8001bfc:	0cdb      	lsrs	r3, r3, #19
 8001bfe:	04db      	lsls	r3, r3, #19
 8001c00:	f8c2 30a4 	str.w	r3, [r2, #164]	; 0xa4

  /* Reset register DIFSEL */
  CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_DIFSEL);
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8001c0c:	687a      	ldr	r2, [r7, #4]
 8001c0e:	6812      	ldr	r2, [r2, #0]
 8001c10:	0cdb      	lsrs	r3, r3, #19
 8001c12:	04db      	lsls	r3, r3, #19
 8001c14:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0

  /* Reset register CALFACT */
  CLEAR_BIT(hadc->Instance->CALFACT, ADC_CALFACT_CALFACT_D | ADC_CALFACT_CALFACT_S);
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	f8d3 20b4 	ldr.w	r2, [r3, #180]	; 0xb4
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	f022 127f 	bic.w	r2, r2, #8323199	; 0x7f007f
 8001c28:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4

  /* ========== Reset common ADC registers ========== */

  /* Software is allowed to change common parameters only when all the other
     ADCs are disabled.   */
  if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001c2c:	4818      	ldr	r0, [pc, #96]	; (8001c90 <HAL_ADC_DeInit+0x250>)
 8001c2e:	f7ff fca6 	bl	800157e <LL_ADC_IsEnabled>
 8001c32:	4604      	mov	r4, r0
 8001c34:	4817      	ldr	r0, [pc, #92]	; (8001c94 <HAL_ADC_DeInit+0x254>)
 8001c36:	f7ff fca2 	bl	800157e <LL_ADC_IsEnabled>
 8001c3a:	4603      	mov	r3, r0
 8001c3c:	4323      	orrs	r3, r4
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d108      	bne.n	8001c54 <HAL_ADC_DeInit+0x214>
      - multimode related parameters (when this feature is available): MDMA,
        DMACFG, DELAY, DUAL (set by HAL_ADCEx_MultiModeConfigChannel() API)
      - internal measurement paths: Vbat, temperature sensor, Vref (set into
        HAL_ADC_ConfigChannel() or HAL_ADCEx_InjectedConfigChannel() )
    */
    ADC_CLEAR_COMMON_CONTROL_REGISTER(hadc);
 8001c42:	4b15      	ldr	r3, [pc, #84]	; (8001c98 <HAL_ADC_DeInit+0x258>)
 8001c44:	689a      	ldr	r2, [r3, #8]
 8001c46:	4914      	ldr	r1, [pc, #80]	; (8001c98 <HAL_ADC_DeInit+0x258>)
 8001c48:	4b14      	ldr	r3, [pc, #80]	; (8001c9c <HAL_ADC_DeInit+0x25c>)
 8001c4a:	4013      	ands	r3, r2
 8001c4c:	608b      	str	r3, [r1, #8]

    /* DeInit the low level hardware */
    hadc->MspDeInitCallback(hadc);
#else
    /* DeInit the low level hardware */
    HAL_ADC_MspDeInit(hadc);
 8001c4e:	6878      	ldr	r0, [r7, #4]
 8001c50:	f7fe feae 	bl	80009b0 <HAL_ADC_MspDeInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

  /* Set ADC error code to none */
  ADC_CLEAR_ERRORCODE(hadc);
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	2200      	movs	r2, #0
 8001c58:	659a      	str	r2, [r3, #88]	; 0x58

  /* Reset injected channel configuration parameters */
  hadc->InjectionConfig.ContextQueue = 0;
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	2200      	movs	r2, #0
 8001c5e:	65da      	str	r2, [r3, #92]	; 0x5c
  hadc->InjectionConfig.ChannelCount = 0;
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	2200      	movs	r2, #0
 8001c64:	661a      	str	r2, [r3, #96]	; 0x60

  /* Set ADC state */
  hadc->State = HAL_ADC_STATE_RESET;
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	2200      	movs	r2, #0
 8001c6a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	2200      	movs	r2, #0
 8001c70:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8001c74:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c76:	4618      	mov	r0, r3
 8001c78:	3714      	adds	r7, #20
 8001c7a:	46bd      	mov	sp, r7
 8001c7c:	bd90      	pop	{r4, r7, pc}
 8001c7e:	bf00      	nop
 8001c80:	80008004 	.word	0x80008004
 8001c84:	e0820830 	.word	0xe0820830
 8001c88:	e0820820 	.word	0xe0820820
 8001c8c:	03fff000 	.word	0x03fff000
 8001c90:	50040000 	.word	0x50040000
 8001c94:	50040100 	.word	0x50040100
 8001c98:	50040300 	.word	0x50040300
 8001c9c:	fe0010e0 	.word	0xfe0010e0

08001ca0 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	b086      	sub	sp, #24
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	60f8      	str	r0, [r7, #12]
 8001ca8:	60b9      	str	r1, [r7, #8]
 8001caa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001cac:	4850      	ldr	r0, [pc, #320]	; (8001df0 <HAL_ADC_Start_DMA+0x150>)
 8001cae:	f7ff fbd4 	bl	800145a <LL_ADC_GetMultimode>
 8001cb2:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001cb4:	68fb      	ldr	r3, [r7, #12]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	4618      	mov	r0, r3
 8001cba:	f7ff fcae 	bl	800161a <LL_ADC_REG_IsConversionOngoing>
 8001cbe:	4603      	mov	r3, r0
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	f040 808e 	bne.w	8001de2 <HAL_ADC_Start_DMA+0x142>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001cc6:	68fb      	ldr	r3, [r7, #12]
 8001cc8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8001ccc:	2b01      	cmp	r3, #1
 8001cce:	d101      	bne.n	8001cd4 <HAL_ADC_Start_DMA+0x34>
 8001cd0:	2302      	movs	r3, #2
 8001cd2:	e089      	b.n	8001de8 <HAL_ADC_Start_DMA+0x148>
 8001cd4:	68fb      	ldr	r3, [r7, #12]
 8001cd6:	2201      	movs	r2, #1
 8001cd8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8001cdc:	693b      	ldr	r3, [r7, #16]
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d005      	beq.n	8001cee <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8001ce2:	693b      	ldr	r3, [r7, #16]
 8001ce4:	2b05      	cmp	r3, #5
 8001ce6:	d002      	beq.n	8001cee <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8001ce8:	693b      	ldr	r3, [r7, #16]
 8001cea:	2b09      	cmp	r3, #9
 8001cec:	d172      	bne.n	8001dd4 <HAL_ADC_Start_DMA+0x134>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8001cee:	68f8      	ldr	r0, [r7, #12]
 8001cf0:	f001 f9de 	bl	80030b0 <ADC_Enable>
 8001cf4:	4603      	mov	r3, r0
 8001cf6:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8001cf8:	7dfb      	ldrb	r3, [r7, #23]
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d165      	bne.n	8001dca <HAL_ADC_Start_DMA+0x12a>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8001cfe:	68fb      	ldr	r3, [r7, #12]
 8001d00:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001d02:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001d06:	f023 0301 	bic.w	r3, r3, #1
 8001d0a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001d0e:	68fb      	ldr	r3, [r7, #12]
 8001d10:	655a      	str	r2, [r3, #84]	; 0x54

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001d12:	68fb      	ldr	r3, [r7, #12]
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	4a37      	ldr	r2, [pc, #220]	; (8001df4 <HAL_ADC_Start_DMA+0x154>)
 8001d18:	4293      	cmp	r3, r2
 8001d1a:	d002      	beq.n	8001d22 <HAL_ADC_Start_DMA+0x82>
 8001d1c:	68fb      	ldr	r3, [r7, #12]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	e000      	b.n	8001d24 <HAL_ADC_Start_DMA+0x84>
 8001d22:	4b35      	ldr	r3, [pc, #212]	; (8001df8 <HAL_ADC_Start_DMA+0x158>)
 8001d24:	68fa      	ldr	r2, [r7, #12]
 8001d26:	6812      	ldr	r2, [r2, #0]
 8001d28:	4293      	cmp	r3, r2
 8001d2a:	d002      	beq.n	8001d32 <HAL_ADC_Start_DMA+0x92>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001d2c:	693b      	ldr	r3, [r7, #16]
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d105      	bne.n	8001d3e <HAL_ADC_Start_DMA+0x9e>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001d32:	68fb      	ldr	r3, [r7, #12]
 8001d34:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001d36:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8001d3a:	68fb      	ldr	r3, [r7, #12]
 8001d3c:	655a      	str	r2, [r3, #84]	; 0x54
        }
#endif

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8001d3e:	68fb      	ldr	r3, [r7, #12]
 8001d40:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001d42:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d006      	beq.n	8001d58 <HAL_ADC_Start_DMA+0xb8>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001d4a:	68fb      	ldr	r3, [r7, #12]
 8001d4c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d4e:	f023 0206 	bic.w	r2, r3, #6
 8001d52:	68fb      	ldr	r3, [r7, #12]
 8001d54:	659a      	str	r2, [r3, #88]	; 0x58
 8001d56:	e002      	b.n	8001d5e <HAL_ADC_Start_DMA+0xbe>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8001d58:	68fb      	ldr	r3, [r7, #12]
 8001d5a:	2200      	movs	r2, #0
 8001d5c:	659a      	str	r2, [r3, #88]	; 0x58
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001d5e:	68fb      	ldr	r3, [r7, #12]
 8001d60:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d62:	4a26      	ldr	r2, [pc, #152]	; (8001dfc <HAL_ADC_Start_DMA+0x15c>)
 8001d64:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001d66:	68fb      	ldr	r3, [r7, #12]
 8001d68:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d6a:	4a25      	ldr	r2, [pc, #148]	; (8001e00 <HAL_ADC_Start_DMA+0x160>)
 8001d6c:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001d6e:	68fb      	ldr	r3, [r7, #12]
 8001d70:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d72:	4a24      	ldr	r2, [pc, #144]	; (8001e04 <HAL_ADC_Start_DMA+0x164>)
 8001d74:	635a      	str	r2, [r3, #52]	; 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001d76:	68fb      	ldr	r3, [r7, #12]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	221c      	movs	r2, #28
 8001d7c:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8001d7e:	68fb      	ldr	r3, [r7, #12]
 8001d80:	2200      	movs	r2, #0
 8001d82:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001d86:	68fb      	ldr	r3, [r7, #12]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	685a      	ldr	r2, [r3, #4]
 8001d8c:	68fb      	ldr	r3, [r7, #12]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	f042 0210 	orr.w	r2, r2, #16
 8001d94:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8001d96:	68fb      	ldr	r3, [r7, #12]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	68da      	ldr	r2, [r3, #12]
 8001d9c:	68fb      	ldr	r3, [r7, #12]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	f042 0201 	orr.w	r2, r2, #1
 8001da4:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001da6:	68fb      	ldr	r3, [r7, #12]
 8001da8:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 8001daa:	68fb      	ldr	r3, [r7, #12]
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	3340      	adds	r3, #64	; 0x40
 8001db0:	4619      	mov	r1, r3
 8001db2:	68ba      	ldr	r2, [r7, #8]
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	f001 fe7f 	bl	8003ab8 <HAL_DMA_Start_IT>
 8001dba:	4603      	mov	r3, r0
 8001dbc:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8001dbe:	68fb      	ldr	r3, [r7, #12]
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	4618      	mov	r0, r3
 8001dc4:	f7ff fc01 	bl	80015ca <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8001dc8:	e00d      	b.n	8001de6 <HAL_ADC_Start_DMA+0x146>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8001dca:	68fb      	ldr	r3, [r7, #12]
 8001dcc:	2200      	movs	r2, #0
 8001dce:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      if (tmp_hal_status == HAL_OK)
 8001dd2:	e008      	b.n	8001de6 <HAL_ADC_Start_DMA+0x146>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 8001dd4:	2301      	movs	r3, #1
 8001dd6:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8001dd8:	68fb      	ldr	r3, [r7, #12]
 8001dda:	2200      	movs	r2, #0
 8001ddc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 8001de0:	e001      	b.n	8001de6 <HAL_ADC_Start_DMA+0x146>
    }
#endif
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001de2:	2302      	movs	r3, #2
 8001de4:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8001de6:	7dfb      	ldrb	r3, [r7, #23]
}
 8001de8:	4618      	mov	r0, r3
 8001dea:	3718      	adds	r7, #24
 8001dec:	46bd      	mov	sp, r7
 8001dee:	bd80      	pop	{r7, pc}
 8001df0:	50040300 	.word	0x50040300
 8001df4:	50040100 	.word	0x50040100
 8001df8:	50040000 	.word	0x50040000
 8001dfc:	0800327b 	.word	0x0800327b
 8001e00:	08003353 	.word	0x08003353
 8001e04:	0800336f 	.word	0x0800336f

08001e08 <HAL_ADC_Stop_DMA>:
  *         For multimode, the dedicated HAL_ADCEx_MultiModeStop_DMA() API must be used.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef *hadc)
{
 8001e08:	b580      	push	{r7, lr}
 8001e0a:	b084      	sub	sp, #16
 8001e0c:	af00      	add	r7, sp, #0
 8001e0e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8001e16:	2b01      	cmp	r3, #1
 8001e18:	d101      	bne.n	8001e1e <HAL_ADC_Stop_DMA+0x16>
 8001e1a:	2302      	movs	r3, #2
 8001e1c:	e051      	b.n	8001ec2 <HAL_ADC_Stop_DMA+0xba>
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	2201      	movs	r2, #1
 8001e22:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* 1. Stop potential ADC group regular conversion on going */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8001e26:	2103      	movs	r1, #3
 8001e28:	6878      	ldr	r0, [r7, #4]
 8001e2a:	f001 f885 	bl	8002f38 <ADC_ConversionStop>
 8001e2e:	4603      	mov	r3, r0
 8001e30:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8001e32:	7bfb      	ldrb	r3, [r7, #15]
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d13f      	bne.n	8001eb8 <HAL_ADC_Stop_DMA+0xb0>
  {
    /* Disable ADC DMA (ADC DMA configuration of continuous requests is kept) */
    CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	68da      	ldr	r2, [r3, #12]
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	f022 0201 	bic.w	r2, r2, #1
 8001e46:	60da      	str	r2, [r3, #12]

    /* Disable the DMA channel (in case of DMA in circular mode or stop       */
    /* while DMA transfer is on going)                                        */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e4c:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001e50:	b2db      	uxtb	r3, r3
 8001e52:	2b02      	cmp	r3, #2
 8001e54:	d10f      	bne.n	8001e76 <HAL_ADC_Stop_DMA+0x6e>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e5a:	4618      	mov	r0, r3
 8001e5c:	f001 fe8c 	bl	8003b78 <HAL_DMA_Abort>
 8001e60:	4603      	mov	r3, r0
 8001e62:	73fb      	strb	r3, [r7, #15]

      /* Check if DMA channel effectively disabled */
      if (tmp_hal_status != HAL_OK)
 8001e64:	7bfb      	ldrb	r3, [r7, #15]
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d005      	beq.n	8001e76 <HAL_ADC_Stop_DMA+0x6e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001e6e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }

    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	685a      	ldr	r2, [r3, #4]
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	f022 0210 	bic.w	r2, r2, #16
 8001e84:	605a      	str	r2, [r3, #4]

    /* 2. Disable the ADC peripheral */
    /* Update "tmp_hal_status" only if DMA channel disabling passed,          */
    /* to keep in memory a potential failing status.                          */
    if (tmp_hal_status == HAL_OK)
 8001e86:	7bfb      	ldrb	r3, [r7, #15]
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d105      	bne.n	8001e98 <HAL_ADC_Stop_DMA+0x90>
    {
      tmp_hal_status = ADC_Disable(hadc);
 8001e8c:	6878      	ldr	r0, [r7, #4]
 8001e8e:	f001 f995 	bl	80031bc <ADC_Disable>
 8001e92:	4603      	mov	r3, r0
 8001e94:	73fb      	strb	r3, [r7, #15]
 8001e96:	e002      	b.n	8001e9e <HAL_ADC_Stop_DMA+0x96>
    }
    else
    {
      (void)ADC_Disable(hadc);
 8001e98:	6878      	ldr	r0, [r7, #4]
 8001e9a:	f001 f98f 	bl	80031bc <ADC_Disable>
    }

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8001e9e:	7bfb      	ldrb	r3, [r7, #15]
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d109      	bne.n	8001eb8 <HAL_ADC_Stop_DMA+0xb0>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001ea8:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001eac:	f023 0301 	bic.w	r3, r3, #1
 8001eb0:	f043 0201 	orr.w	r2, r3, #1
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	655a      	str	r2, [r3, #84]	; 0x54
    }

  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	2200      	movs	r2, #0
 8001ebc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8001ec0:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ec2:	4618      	mov	r0, r3
 8001ec4:	3710      	adds	r7, #16
 8001ec6:	46bd      	mov	sp, r7
 8001ec8:	bd80      	pop	{r7, pc}
	...

08001ecc <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8001ecc:	b580      	push	{r7, lr}
 8001ece:	b08a      	sub	sp, #40	; 0x28
 8001ed0:	af00      	add	r7, sp, #0
 8001ed2:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8001ed4:	2300      	movs	r3, #0
 8001ed6:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	685b      	ldr	r3, [r3, #4]
 8001ee6:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001ee8:	4882      	ldr	r0, [pc, #520]	; (80020f4 <HAL_ADC_IRQHandler+0x228>)
 8001eea:	f7ff fab6 	bl	800145a <LL_ADC_GetMultimode>
 8001eee:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8001ef0:	69fb      	ldr	r3, [r7, #28]
 8001ef2:	f003 0302 	and.w	r3, r3, #2
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d017      	beq.n	8001f2a <HAL_ADC_IRQHandler+0x5e>
 8001efa:	69bb      	ldr	r3, [r7, #24]
 8001efc:	f003 0302 	and.w	r3, r3, #2
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d012      	beq.n	8001f2a <HAL_ADC_IRQHandler+0x5e>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001f08:	f003 0310 	and.w	r3, r3, #16
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d105      	bne.n	8001f1c <HAL_ADC_IRQHandler+0x50>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001f14:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	655a      	str	r2, [r3, #84]	; 0x54

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8001f1c:	6878      	ldr	r0, [r7, #4]
 8001f1e:	f001 fa8e 	bl	800343e <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	2202      	movs	r2, #2
 8001f28:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8001f2a:	69fb      	ldr	r3, [r7, #28]
 8001f2c:	f003 0304 	and.w	r3, r3, #4
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d004      	beq.n	8001f3e <HAL_ADC_IRQHandler+0x72>
 8001f34:	69bb      	ldr	r3, [r7, #24]
 8001f36:	f003 0304 	and.w	r3, r3, #4
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d10a      	bne.n	8001f54 <HAL_ADC_IRQHandler+0x88>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8001f3e:	69fb      	ldr	r3, [r7, #28]
 8001f40:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	f000 8083 	beq.w	8002050 <HAL_ADC_IRQHandler+0x184>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8001f4a:	69bb      	ldr	r3, [r7, #24]
 8001f4c:	f003 0308 	and.w	r3, r3, #8
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d07d      	beq.n	8002050 <HAL_ADC_IRQHandler+0x184>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001f58:	f003 0310 	and.w	r3, r3, #16
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d105      	bne.n	8001f6c <HAL_ADC_IRQHandler+0xa0>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001f64:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	4618      	mov	r0, r3
 8001f72:	f7ff f981 	bl	8001278 <LL_ADC_REG_IsTriggerSourceSWStart>
 8001f76:	4603      	mov	r3, r0
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d062      	beq.n	8002042 <HAL_ADC_IRQHandler+0x176>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	4a5d      	ldr	r2, [pc, #372]	; (80020f8 <HAL_ADC_IRQHandler+0x22c>)
 8001f82:	4293      	cmp	r3, r2
 8001f84:	d002      	beq.n	8001f8c <HAL_ADC_IRQHandler+0xc0>
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	e000      	b.n	8001f8e <HAL_ADC_IRQHandler+0xc2>
 8001f8c:	4b5b      	ldr	r3, [pc, #364]	; (80020fc <HAL_ADC_IRQHandler+0x230>)
 8001f8e:	687a      	ldr	r2, [r7, #4]
 8001f90:	6812      	ldr	r2, [r2, #0]
 8001f92:	4293      	cmp	r3, r2
 8001f94:	d008      	beq.n	8001fa8 <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001f96:	697b      	ldr	r3, [r7, #20]
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d005      	beq.n	8001fa8 <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8001f9c:	697b      	ldr	r3, [r7, #20]
 8001f9e:	2b05      	cmp	r3, #5
 8001fa0:	d002      	beq.n	8001fa8 <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8001fa2:	697b      	ldr	r3, [r7, #20]
 8001fa4:	2b09      	cmp	r3, #9
 8001fa6:	d104      	bne.n	8001fb2 <HAL_ADC_IRQHandler+0xe6>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	68db      	ldr	r3, [r3, #12]
 8001fae:	623b      	str	r3, [r7, #32]
 8001fb0:	e00c      	b.n	8001fcc <HAL_ADC_IRQHandler+0x100>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	4a50      	ldr	r2, [pc, #320]	; (80020f8 <HAL_ADC_IRQHandler+0x22c>)
 8001fb8:	4293      	cmp	r3, r2
 8001fba:	d002      	beq.n	8001fc2 <HAL_ADC_IRQHandler+0xf6>
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	e000      	b.n	8001fc4 <HAL_ADC_IRQHandler+0xf8>
 8001fc2:	4b4e      	ldr	r3, [pc, #312]	; (80020fc <HAL_ADC_IRQHandler+0x230>)
 8001fc4:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8001fc6:	693b      	ldr	r3, [r7, #16]
 8001fc8:	68db      	ldr	r3, [r3, #12]
 8001fca:	623b      	str	r3, [r7, #32]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8001fcc:	6a3b      	ldr	r3, [r7, #32]
 8001fce:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d135      	bne.n	8002042 <HAL_ADC_IRQHandler+0x176>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	f003 0308 	and.w	r3, r3, #8
 8001fe0:	2b08      	cmp	r3, #8
 8001fe2:	d12e      	bne.n	8002042 <HAL_ADC_IRQHandler+0x176>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	4618      	mov	r0, r3
 8001fea:	f7ff fb16 	bl	800161a <LL_ADC_REG_IsConversionOngoing>
 8001fee:	4603      	mov	r3, r0
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	d11a      	bne.n	800202a <HAL_ADC_IRQHandler+0x15e>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	685a      	ldr	r2, [r3, #4]
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	f022 020c 	bic.w	r2, r2, #12
 8002002:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002008:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	655a      	str	r2, [r3, #84]	; 0x54

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002014:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002018:	2b00      	cmp	r3, #0
 800201a:	d112      	bne.n	8002042 <HAL_ADC_IRQHandler+0x176>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002020:	f043 0201 	orr.w	r2, r3, #1
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	655a      	str	r2, [r3, #84]	; 0x54
 8002028:	e00b      	b.n	8002042 <HAL_ADC_IRQHandler+0x176>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800202e:	f043 0210 	orr.w	r2, r3, #16
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	655a      	str	r2, [r3, #84]	; 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800203a:	f043 0201 	orr.w	r2, r3, #1
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	659a      	str	r2, [r3, #88]	; 0x58
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002042:	6878      	ldr	r0, [r7, #4]
 8002044:	f000 f95c 	bl	8002300 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	220c      	movs	r2, #12
 800204e:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8002050:	69fb      	ldr	r3, [r7, #28]
 8002052:	f003 0320 	and.w	r3, r3, #32
 8002056:	2b00      	cmp	r3, #0
 8002058:	d004      	beq.n	8002064 <HAL_ADC_IRQHandler+0x198>
 800205a:	69bb      	ldr	r3, [r7, #24]
 800205c:	f003 0320 	and.w	r3, r3, #32
 8002060:	2b00      	cmp	r3, #0
 8002062:	d10b      	bne.n	800207c <HAL_ADC_IRQHandler+0x1b0>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8002064:	69fb      	ldr	r3, [r7, #28]
 8002066:	f003 0340 	and.w	r3, r3, #64	; 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 800206a:	2b00      	cmp	r3, #0
 800206c:	f000 809f 	beq.w	80021ae <HAL_ADC_IRQHandler+0x2e2>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8002070:	69bb      	ldr	r3, [r7, #24]
 8002072:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002076:	2b00      	cmp	r3, #0
 8002078:	f000 8099 	beq.w	80021ae <HAL_ADC_IRQHandler+0x2e2>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002080:	f003 0310 	and.w	r3, r3, #16
 8002084:	2b00      	cmp	r3, #0
 8002086:	d105      	bne.n	8002094 <HAL_ADC_IRQHandler+0x1c8>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800208c:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	4618      	mov	r0, r3
 800209a:	f7ff f92c 	bl	80012f6 <LL_ADC_INJ_IsTriggerSourceSWStart>
 800209e:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	4618      	mov	r0, r3
 80020a6:	f7ff f8e7 	bl	8001278 <LL_ADC_REG_IsTriggerSourceSWStart>
 80020aa:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	4a11      	ldr	r2, [pc, #68]	; (80020f8 <HAL_ADC_IRQHandler+0x22c>)
 80020b2:	4293      	cmp	r3, r2
 80020b4:	d002      	beq.n	80020bc <HAL_ADC_IRQHandler+0x1f0>
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	e000      	b.n	80020be <HAL_ADC_IRQHandler+0x1f2>
 80020bc:	4b0f      	ldr	r3, [pc, #60]	; (80020fc <HAL_ADC_IRQHandler+0x230>)
 80020be:	687a      	ldr	r2, [r7, #4]
 80020c0:	6812      	ldr	r2, [r2, #0]
 80020c2:	4293      	cmp	r3, r2
 80020c4:	d008      	beq.n	80020d8 <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80020c6:	697b      	ldr	r3, [r7, #20]
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d005      	beq.n	80020d8 <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 80020cc:	697b      	ldr	r3, [r7, #20]
 80020ce:	2b06      	cmp	r3, #6
 80020d0:	d002      	beq.n	80020d8 <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 80020d2:	697b      	ldr	r3, [r7, #20]
 80020d4:	2b07      	cmp	r3, #7
 80020d6:	d104      	bne.n	80020e2 <HAL_ADC_IRQHandler+0x216>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	68db      	ldr	r3, [r3, #12]
 80020de:	623b      	str	r3, [r7, #32]
 80020e0:	e013      	b.n	800210a <HAL_ADC_IRQHandler+0x23e>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	4a04      	ldr	r2, [pc, #16]	; (80020f8 <HAL_ADC_IRQHandler+0x22c>)
 80020e8:	4293      	cmp	r3, r2
 80020ea:	d009      	beq.n	8002100 <HAL_ADC_IRQHandler+0x234>
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	e007      	b.n	8002102 <HAL_ADC_IRQHandler+0x236>
 80020f2:	bf00      	nop
 80020f4:	50040300 	.word	0x50040300
 80020f8:	50040100 	.word	0x50040100
 80020fc:	50040000 	.word	0x50040000
 8002100:	4b7d      	ldr	r3, [pc, #500]	; (80022f8 <HAL_ADC_IRQHandler+0x42c>)
 8002102:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8002104:	693b      	ldr	r3, [r7, #16]
 8002106:	68db      	ldr	r3, [r3, #12]
 8002108:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 800210a:	68fb      	ldr	r3, [r7, #12]
 800210c:	2b00      	cmp	r3, #0
 800210e:	d047      	beq.n	80021a0 <HAL_ADC_IRQHandler+0x2d4>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8002110:	6a3b      	ldr	r3, [r7, #32]
 8002112:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002116:	2b00      	cmp	r3, #0
 8002118:	d007      	beq.n	800212a <HAL_ADC_IRQHandler+0x25e>
 800211a:	68bb      	ldr	r3, [r7, #8]
 800211c:	2b00      	cmp	r3, #0
 800211e:	d03f      	beq.n	80021a0 <HAL_ADC_IRQHandler+0x2d4>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8002120:	6a3b      	ldr	r3, [r7, #32]
 8002122:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8002126:	2b00      	cmp	r3, #0
 8002128:	d13a      	bne.n	80021a0 <HAL_ADC_IRQHandler+0x2d4>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002134:	2b40      	cmp	r3, #64	; 0x40
 8002136:	d133      	bne.n	80021a0 <HAL_ADC_IRQHandler+0x2d4>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8002138:	6a3b      	ldr	r3, [r7, #32]
 800213a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800213e:	2b00      	cmp	r3, #0
 8002140:	d12e      	bne.n	80021a0 <HAL_ADC_IRQHandler+0x2d4>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	4618      	mov	r0, r3
 8002148:	f7ff fa8e 	bl	8001668 <LL_ADC_INJ_IsConversionOngoing>
 800214c:	4603      	mov	r3, r0
 800214e:	2b00      	cmp	r3, #0
 8002150:	d11a      	bne.n	8002188 <HAL_ADC_IRQHandler+0x2bc>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	685a      	ldr	r2, [r3, #4]
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8002160:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002166:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	655a      	str	r2, [r3, #84]	; 0x54

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002172:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002176:	2b00      	cmp	r3, #0
 8002178:	d112      	bne.n	80021a0 <HAL_ADC_IRQHandler+0x2d4>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800217e:	f043 0201 	orr.w	r2, r3, #1
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	655a      	str	r2, [r3, #84]	; 0x54
 8002186:	e00b      	b.n	80021a0 <HAL_ADC_IRQHandler+0x2d4>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800218c:	f043 0210 	orr.w	r2, r3, #16
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	655a      	str	r2, [r3, #84]	; 0x54

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002198:	f043 0201 	orr.w	r2, r3, #1
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	659a      	str	r2, [r3, #88]	; 0x58
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80021a0:	6878      	ldr	r0, [r7, #4]
 80021a2:	f001 f924 	bl	80033ee <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	2260      	movs	r2, #96	; 0x60
 80021ac:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 80021ae:	69fb      	ldr	r3, [r7, #28]
 80021b0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d011      	beq.n	80021dc <HAL_ADC_IRQHandler+0x310>
 80021b8:	69bb      	ldr	r3, [r7, #24]
 80021ba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d00c      	beq.n	80021dc <HAL_ADC_IRQHandler+0x310>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80021c6:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	655a      	str	r2, [r3, #84]	; 0x54

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 80021ce:	6878      	ldr	r0, [r7, #4]
 80021d0:	f7fe fa21 	bl	8000616 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	2280      	movs	r2, #128	; 0x80
 80021da:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 80021dc:	69fb      	ldr	r3, [r7, #28]
 80021de:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d012      	beq.n	800220c <HAL_ADC_IRQHandler+0x340>
 80021e6:	69bb      	ldr	r3, [r7, #24]
 80021e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d00d      	beq.n	800220c <HAL_ADC_IRQHandler+0x340>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80021f4:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	655a      	str	r2, [r3, #84]	; 0x54

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 80021fc:	6878      	ldr	r0, [r7, #4]
 80021fe:	f001 f90a 	bl	8003416 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	f44f 7280 	mov.w	r2, #256	; 0x100
 800220a:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 800220c:	69fb      	ldr	r3, [r7, #28]
 800220e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002212:	2b00      	cmp	r3, #0
 8002214:	d012      	beq.n	800223c <HAL_ADC_IRQHandler+0x370>
 8002216:	69bb      	ldr	r3, [r7, #24]
 8002218:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800221c:	2b00      	cmp	r3, #0
 800221e:	d00d      	beq.n	800223c <HAL_ADC_IRQHandler+0x370>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002224:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	655a      	str	r2, [r3, #84]	; 0x54

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 800222c:	6878      	ldr	r0, [r7, #4]
 800222e:	f001 f8fc 	bl	800342a <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	f44f 7200 	mov.w	r2, #512	; 0x200
 800223a:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 800223c:	69fb      	ldr	r3, [r7, #28]
 800223e:	f003 0310 	and.w	r3, r3, #16
 8002242:	2b00      	cmp	r3, #0
 8002244:	d036      	beq.n	80022b4 <HAL_ADC_IRQHandler+0x3e8>
 8002246:	69bb      	ldr	r3, [r7, #24]
 8002248:	f003 0310 	and.w	r3, r3, #16
 800224c:	2b00      	cmp	r3, #0
 800224e:	d031      	beq.n	80022b4 <HAL_ADC_IRQHandler+0x3e8>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002254:	2b00      	cmp	r3, #0
 8002256:	d102      	bne.n	800225e <HAL_ADC_IRQHandler+0x392>
    {
      overrun_error = 1UL;
 8002258:	2301      	movs	r3, #1
 800225a:	627b      	str	r3, [r7, #36]	; 0x24
 800225c:	e014      	b.n	8002288 <HAL_ADC_IRQHandler+0x3bc>
    }
    else
    {
      /* Check DMA configuration */
#if defined(ADC_MULTIMODE_SUPPORT)
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 800225e:	697b      	ldr	r3, [r7, #20]
 8002260:	2b00      	cmp	r3, #0
 8002262:	d008      	beq.n	8002276 <HAL_ADC_IRQHandler+0x3aa>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8002264:	4825      	ldr	r0, [pc, #148]	; (80022fc <HAL_ADC_IRQHandler+0x430>)
 8002266:	f7ff f906 	bl	8001476 <LL_ADC_GetMultiDMATransfer>
 800226a:	4603      	mov	r3, r0
 800226c:	2b00      	cmp	r3, #0
 800226e:	d00b      	beq.n	8002288 <HAL_ADC_IRQHandler+0x3bc>
        {
          overrun_error = 1UL;
 8002270:	2301      	movs	r3, #1
 8002272:	627b      	str	r3, [r7, #36]	; 0x24
 8002274:	e008      	b.n	8002288 <HAL_ADC_IRQHandler+0x3bc>
      }
      else
#endif
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	68db      	ldr	r3, [r3, #12]
 800227c:	f003 0301 	and.w	r3, r3, #1
 8002280:	2b00      	cmp	r3, #0
 8002282:	d001      	beq.n	8002288 <HAL_ADC_IRQHandler+0x3bc>
        {
          overrun_error = 1UL;
 8002284:	2301      	movs	r3, #1
 8002286:	627b      	str	r3, [r7, #36]	; 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 8002288:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800228a:	2b01      	cmp	r3, #1
 800228c:	d10e      	bne.n	80022ac <HAL_ADC_IRQHandler+0x3e0>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002292:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800229e:	f043 0202 	orr.w	r2, r3, #2
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	659a      	str	r2, [r3, #88]	; 0x58
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 80022a6:	6878      	ldr	r0, [r7, #4]
 80022a8:	f7fe f9ab 	bl	8000602 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	2210      	movs	r2, #16
 80022b2:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 80022b4:	69fb      	ldr	r3, [r7, #28]
 80022b6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d018      	beq.n	80022f0 <HAL_ADC_IRQHandler+0x424>
 80022be:	69bb      	ldr	r3, [r7, #24]
 80022c0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d013      	beq.n	80022f0 <HAL_ADC_IRQHandler+0x424>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80022cc:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80022d8:	f043 0208 	orr.w	r2, r3, #8
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	659a      	str	r2, [r3, #88]	; 0x58

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80022e8:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 80022ea:	6878      	ldr	r0, [r7, #4]
 80022ec:	f001 f889 	bl	8003402 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 80022f0:	bf00      	nop
 80022f2:	3728      	adds	r7, #40	; 0x28
 80022f4:	46bd      	mov	sp, r7
 80022f6:	bd80      	pop	{r7, pc}
 80022f8:	50040000 	.word	0x50040000
 80022fc:	50040300 	.word	0x50040300

08002300 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002300:	b480      	push	{r7}
 8002302:	b083      	sub	sp, #12
 8002304:	af00      	add	r7, sp, #0
 8002306:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8002308:	bf00      	nop
 800230a:	370c      	adds	r7, #12
 800230c:	46bd      	mov	sp, r7
 800230e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002312:	4770      	bx	lr

08002314 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002314:	b480      	push	{r7}
 8002316:	b083      	sub	sp, #12
 8002318:	af00      	add	r7, sp, #0
 800231a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 800231c:	bf00      	nop
 800231e:	370c      	adds	r7, #12
 8002320:	46bd      	mov	sp, r7
 8002322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002326:	4770      	bx	lr

08002328 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002328:	b580      	push	{r7, lr}
 800232a:	b0b6      	sub	sp, #216	; 0xd8
 800232c:	af00      	add	r7, sp, #0
 800232e:	6078      	str	r0, [r7, #4]
 8002330:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002332:	2300      	movs	r3, #0
 8002334:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002338:	2300      	movs	r3, #0
 800233a:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002342:	2b01      	cmp	r3, #1
 8002344:	d101      	bne.n	800234a <HAL_ADC_ConfigChannel+0x22>
 8002346:	2302      	movs	r3, #2
 8002348:	e3d5      	b.n	8002af6 <HAL_ADC_ConfigChannel+0x7ce>
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	2201      	movs	r2, #1
 800234e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	4618      	mov	r0, r3
 8002358:	f7ff f95f 	bl	800161a <LL_ADC_REG_IsConversionOngoing>
 800235c:	4603      	mov	r3, r0
 800235e:	2b00      	cmp	r3, #0
 8002360:	f040 83ba 	bne.w	8002ad8 <HAL_ADC_ConfigChannel+0x7b0>
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (sConfig->Rank <= 5U)
 8002364:	683b      	ldr	r3, [r7, #0]
 8002366:	685b      	ldr	r3, [r3, #4]
 8002368:	2b05      	cmp	r3, #5
 800236a:	d824      	bhi.n	80023b6 <HAL_ADC_ConfigChannel+0x8e>
    {
      switch (sConfig->Rank)
 800236c:	683b      	ldr	r3, [r7, #0]
 800236e:	685b      	ldr	r3, [r3, #4]
 8002370:	3b02      	subs	r3, #2
 8002372:	2b03      	cmp	r3, #3
 8002374:	d81b      	bhi.n	80023ae <HAL_ADC_ConfigChannel+0x86>
 8002376:	a201      	add	r2, pc, #4	; (adr r2, 800237c <HAL_ADC_ConfigChannel+0x54>)
 8002378:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800237c:	0800238d 	.word	0x0800238d
 8002380:	08002395 	.word	0x08002395
 8002384:	0800239d 	.word	0x0800239d
 8002388:	080023a5 	.word	0x080023a5
      {
        case 2U:
          sConfig->Rank = ADC_REGULAR_RANK_2;
 800238c:	683b      	ldr	r3, [r7, #0]
 800238e:	220c      	movs	r2, #12
 8002390:	605a      	str	r2, [r3, #4]
          break;
 8002392:	e011      	b.n	80023b8 <HAL_ADC_ConfigChannel+0x90>
        case 3U:
          sConfig->Rank = ADC_REGULAR_RANK_3;
 8002394:	683b      	ldr	r3, [r7, #0]
 8002396:	2212      	movs	r2, #18
 8002398:	605a      	str	r2, [r3, #4]
          break;
 800239a:	e00d      	b.n	80023b8 <HAL_ADC_ConfigChannel+0x90>
        case 4U:
          sConfig->Rank = ADC_REGULAR_RANK_4;
 800239c:	683b      	ldr	r3, [r7, #0]
 800239e:	2218      	movs	r2, #24
 80023a0:	605a      	str	r2, [r3, #4]
          break;
 80023a2:	e009      	b.n	80023b8 <HAL_ADC_ConfigChannel+0x90>
        case 5U:
          sConfig->Rank = ADC_REGULAR_RANK_5;
 80023a4:	683b      	ldr	r3, [r7, #0]
 80023a6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80023aa:	605a      	str	r2, [r3, #4]
          break;
 80023ac:	e004      	b.n	80023b8 <HAL_ADC_ConfigChannel+0x90>
        /* case 1U */
        default:
          sConfig->Rank = ADC_REGULAR_RANK_1;
 80023ae:	683b      	ldr	r3, [r7, #0]
 80023b0:	2206      	movs	r2, #6
 80023b2:	605a      	str	r2, [r3, #4]
          break;
 80023b4:	e000      	b.n	80023b8 <HAL_ADC_ConfigChannel+0x90>
      }
    }
 80023b6:	bf00      	nop
#endif

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	6818      	ldr	r0, [r3, #0]
 80023bc:	683b      	ldr	r3, [r7, #0]
 80023be:	6859      	ldr	r1, [r3, #4]
 80023c0:	683b      	ldr	r3, [r7, #0]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	461a      	mov	r2, r3
 80023c6:	f7fe ff6a 	bl	800129e <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	4618      	mov	r0, r3
 80023d0:	f7ff f923 	bl	800161a <LL_ADC_REG_IsConversionOngoing>
 80023d4:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	4618      	mov	r0, r3
 80023de:	f7ff f943 	bl	8001668 <LL_ADC_INJ_IsConversionOngoing>
 80023e2:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80023e6:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	f040 81c1 	bne.w	8002772 <HAL_ADC_ConfigChannel+0x44a>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80023f0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	f040 81bc 	bne.w	8002772 <HAL_ADC_ConfigChannel+0x44a>
       )
    {
#if defined(ADC_SMPR1_SMPPLUS)
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80023fa:	683b      	ldr	r3, [r7, #0]
 80023fc:	689b      	ldr	r3, [r3, #8]
 80023fe:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8002402:	d10f      	bne.n	8002424 <HAL_ADC_ConfigChannel+0xfc>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	6818      	ldr	r0, [r3, #0]
 8002408:	683b      	ldr	r3, [r7, #0]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	2200      	movs	r2, #0
 800240e:	4619      	mov	r1, r3
 8002410:	f7fe ff84 	bl	800131c <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 800241c:	4618      	mov	r0, r3
 800241e:	f7fe ff18 	bl	8001252 <LL_ADC_SetSamplingTimeCommonConfig>
 8002422:	e00e      	b.n	8002442 <HAL_ADC_ConfigChannel+0x11a>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	6818      	ldr	r0, [r3, #0]
 8002428:	683b      	ldr	r3, [r7, #0]
 800242a:	6819      	ldr	r1, [r3, #0]
 800242c:	683b      	ldr	r3, [r7, #0]
 800242e:	689b      	ldr	r3, [r3, #8]
 8002430:	461a      	mov	r2, r3
 8002432:	f7fe ff73 	bl	800131c <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	2100      	movs	r1, #0
 800243c:	4618      	mov	r0, r3
 800243e:	f7fe ff08 	bl	8001252 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8002442:	683b      	ldr	r3, [r7, #0]
 8002444:	695a      	ldr	r2, [r3, #20]
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	68db      	ldr	r3, [r3, #12]
 800244c:	08db      	lsrs	r3, r3, #3
 800244e:	f003 0303 	and.w	r3, r3, #3
 8002452:	005b      	lsls	r3, r3, #1
 8002454:	fa02 f303 	lsl.w	r3, r2, r3
 8002458:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 800245c:	683b      	ldr	r3, [r7, #0]
 800245e:	691b      	ldr	r3, [r3, #16]
 8002460:	2b04      	cmp	r3, #4
 8002462:	d00a      	beq.n	800247a <HAL_ADC_ConfigChannel+0x152>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	6818      	ldr	r0, [r3, #0]
 8002468:	683b      	ldr	r3, [r7, #0]
 800246a:	6919      	ldr	r1, [r3, #16]
 800246c:	683b      	ldr	r3, [r7, #0]
 800246e:	681a      	ldr	r2, [r3, #0]
 8002470:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8002474:	f7fe fe98 	bl	80011a8 <LL_ADC_SetOffset>
 8002478:	e17b      	b.n	8002772 <HAL_ADC_ConfigChannel+0x44a>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	2100      	movs	r1, #0
 8002480:	4618      	mov	r0, r3
 8002482:	f7fe feb5 	bl	80011f0 <LL_ADC_GetOffsetChannel>
 8002486:	4603      	mov	r3, r0
 8002488:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800248c:	2b00      	cmp	r3, #0
 800248e:	d10a      	bne.n	80024a6 <HAL_ADC_ConfigChannel+0x17e>
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	2100      	movs	r1, #0
 8002496:	4618      	mov	r0, r3
 8002498:	f7fe feaa 	bl	80011f0 <LL_ADC_GetOffsetChannel>
 800249c:	4603      	mov	r3, r0
 800249e:	0e9b      	lsrs	r3, r3, #26
 80024a0:	f003 021f 	and.w	r2, r3, #31
 80024a4:	e01e      	b.n	80024e4 <HAL_ADC_ConfigChannel+0x1bc>
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	2100      	movs	r1, #0
 80024ac:	4618      	mov	r0, r3
 80024ae:	f7fe fe9f 	bl	80011f0 <LL_ADC_GetOffsetChannel>
 80024b2:	4603      	mov	r3, r0
 80024b4:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024b8:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80024bc:	fa93 f3a3 	rbit	r3, r3
 80024c0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80024c4:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80024c8:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80024cc:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d101      	bne.n	80024d8 <HAL_ADC_ConfigChannel+0x1b0>
  {
    return 32U;
 80024d4:	2320      	movs	r3, #32
 80024d6:	e004      	b.n	80024e2 <HAL_ADC_ConfigChannel+0x1ba>
  }
  return __builtin_clz(value);
 80024d8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80024dc:	fab3 f383 	clz	r3, r3
 80024e0:	b2db      	uxtb	r3, r3
 80024e2:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80024e4:	683b      	ldr	r3, [r7, #0]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d105      	bne.n	80024fc <HAL_ADC_ConfigChannel+0x1d4>
 80024f0:	683b      	ldr	r3, [r7, #0]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	0e9b      	lsrs	r3, r3, #26
 80024f6:	f003 031f 	and.w	r3, r3, #31
 80024fa:	e018      	b.n	800252e <HAL_ADC_ConfigChannel+0x206>
 80024fc:	683b      	ldr	r3, [r7, #0]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002504:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8002508:	fa93 f3a3 	rbit	r3, r3
 800250c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 8002510:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002514:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 8002518:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800251c:	2b00      	cmp	r3, #0
 800251e:	d101      	bne.n	8002524 <HAL_ADC_ConfigChannel+0x1fc>
    return 32U;
 8002520:	2320      	movs	r3, #32
 8002522:	e004      	b.n	800252e <HAL_ADC_ConfigChannel+0x206>
  return __builtin_clz(value);
 8002524:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8002528:	fab3 f383 	clz	r3, r3
 800252c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800252e:	429a      	cmp	r2, r3
 8002530:	d106      	bne.n	8002540 <HAL_ADC_ConfigChannel+0x218>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	2200      	movs	r2, #0
 8002538:	2100      	movs	r1, #0
 800253a:	4618      	mov	r0, r3
 800253c:	f7fe fe6e 	bl	800121c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	2101      	movs	r1, #1
 8002546:	4618      	mov	r0, r3
 8002548:	f7fe fe52 	bl	80011f0 <LL_ADC_GetOffsetChannel>
 800254c:	4603      	mov	r3, r0
 800254e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002552:	2b00      	cmp	r3, #0
 8002554:	d10a      	bne.n	800256c <HAL_ADC_ConfigChannel+0x244>
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	2101      	movs	r1, #1
 800255c:	4618      	mov	r0, r3
 800255e:	f7fe fe47 	bl	80011f0 <LL_ADC_GetOffsetChannel>
 8002562:	4603      	mov	r3, r0
 8002564:	0e9b      	lsrs	r3, r3, #26
 8002566:	f003 021f 	and.w	r2, r3, #31
 800256a:	e01e      	b.n	80025aa <HAL_ADC_ConfigChannel+0x282>
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	2101      	movs	r1, #1
 8002572:	4618      	mov	r0, r3
 8002574:	f7fe fe3c 	bl	80011f0 <LL_ADC_GetOffsetChannel>
 8002578:	4603      	mov	r3, r0
 800257a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800257e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8002582:	fa93 f3a3 	rbit	r3, r3
 8002586:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 800258a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800258e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 8002592:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8002596:	2b00      	cmp	r3, #0
 8002598:	d101      	bne.n	800259e <HAL_ADC_ConfigChannel+0x276>
    return 32U;
 800259a:	2320      	movs	r3, #32
 800259c:	e004      	b.n	80025a8 <HAL_ADC_ConfigChannel+0x280>
  return __builtin_clz(value);
 800259e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80025a2:	fab3 f383 	clz	r3, r3
 80025a6:	b2db      	uxtb	r3, r3
 80025a8:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80025aa:	683b      	ldr	r3, [r7, #0]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d105      	bne.n	80025c2 <HAL_ADC_ConfigChannel+0x29a>
 80025b6:	683b      	ldr	r3, [r7, #0]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	0e9b      	lsrs	r3, r3, #26
 80025bc:	f003 031f 	and.w	r3, r3, #31
 80025c0:	e018      	b.n	80025f4 <HAL_ADC_ConfigChannel+0x2cc>
 80025c2:	683b      	ldr	r3, [r7, #0]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025ca:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80025ce:	fa93 f3a3 	rbit	r3, r3
 80025d2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 80025d6:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80025da:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 80025de:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d101      	bne.n	80025ea <HAL_ADC_ConfigChannel+0x2c2>
    return 32U;
 80025e6:	2320      	movs	r3, #32
 80025e8:	e004      	b.n	80025f4 <HAL_ADC_ConfigChannel+0x2cc>
  return __builtin_clz(value);
 80025ea:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80025ee:	fab3 f383 	clz	r3, r3
 80025f2:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80025f4:	429a      	cmp	r2, r3
 80025f6:	d106      	bne.n	8002606 <HAL_ADC_ConfigChannel+0x2de>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	2200      	movs	r2, #0
 80025fe:	2101      	movs	r1, #1
 8002600:	4618      	mov	r0, r3
 8002602:	f7fe fe0b 	bl	800121c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	2102      	movs	r1, #2
 800260c:	4618      	mov	r0, r3
 800260e:	f7fe fdef 	bl	80011f0 <LL_ADC_GetOffsetChannel>
 8002612:	4603      	mov	r3, r0
 8002614:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002618:	2b00      	cmp	r3, #0
 800261a:	d10a      	bne.n	8002632 <HAL_ADC_ConfigChannel+0x30a>
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	2102      	movs	r1, #2
 8002622:	4618      	mov	r0, r3
 8002624:	f7fe fde4 	bl	80011f0 <LL_ADC_GetOffsetChannel>
 8002628:	4603      	mov	r3, r0
 800262a:	0e9b      	lsrs	r3, r3, #26
 800262c:	f003 021f 	and.w	r2, r3, #31
 8002630:	e01e      	b.n	8002670 <HAL_ADC_ConfigChannel+0x348>
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	2102      	movs	r1, #2
 8002638:	4618      	mov	r0, r3
 800263a:	f7fe fdd9 	bl	80011f0 <LL_ADC_GetOffsetChannel>
 800263e:	4603      	mov	r3, r0
 8002640:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002644:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002648:	fa93 f3a3 	rbit	r3, r3
 800264c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 8002650:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002654:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 8002658:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800265c:	2b00      	cmp	r3, #0
 800265e:	d101      	bne.n	8002664 <HAL_ADC_ConfigChannel+0x33c>
    return 32U;
 8002660:	2320      	movs	r3, #32
 8002662:	e004      	b.n	800266e <HAL_ADC_ConfigChannel+0x346>
  return __builtin_clz(value);
 8002664:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002668:	fab3 f383 	clz	r3, r3
 800266c:	b2db      	uxtb	r3, r3
 800266e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002670:	683b      	ldr	r3, [r7, #0]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002678:	2b00      	cmp	r3, #0
 800267a:	d105      	bne.n	8002688 <HAL_ADC_ConfigChannel+0x360>
 800267c:	683b      	ldr	r3, [r7, #0]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	0e9b      	lsrs	r3, r3, #26
 8002682:	f003 031f 	and.w	r3, r3, #31
 8002686:	e016      	b.n	80026b6 <HAL_ADC_ConfigChannel+0x38e>
 8002688:	683b      	ldr	r3, [r7, #0]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002690:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8002694:	fa93 f3a3 	rbit	r3, r3
 8002698:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 800269a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800269c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 80026a0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d101      	bne.n	80026ac <HAL_ADC_ConfigChannel+0x384>
    return 32U;
 80026a8:	2320      	movs	r3, #32
 80026aa:	e004      	b.n	80026b6 <HAL_ADC_ConfigChannel+0x38e>
  return __builtin_clz(value);
 80026ac:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80026b0:	fab3 f383 	clz	r3, r3
 80026b4:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80026b6:	429a      	cmp	r2, r3
 80026b8:	d106      	bne.n	80026c8 <HAL_ADC_ConfigChannel+0x3a0>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	2200      	movs	r2, #0
 80026c0:	2102      	movs	r1, #2
 80026c2:	4618      	mov	r0, r3
 80026c4:	f7fe fdaa 	bl	800121c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	2103      	movs	r1, #3
 80026ce:	4618      	mov	r0, r3
 80026d0:	f7fe fd8e 	bl	80011f0 <LL_ADC_GetOffsetChannel>
 80026d4:	4603      	mov	r3, r0
 80026d6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d10a      	bne.n	80026f4 <HAL_ADC_ConfigChannel+0x3cc>
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	2103      	movs	r1, #3
 80026e4:	4618      	mov	r0, r3
 80026e6:	f7fe fd83 	bl	80011f0 <LL_ADC_GetOffsetChannel>
 80026ea:	4603      	mov	r3, r0
 80026ec:	0e9b      	lsrs	r3, r3, #26
 80026ee:	f003 021f 	and.w	r2, r3, #31
 80026f2:	e017      	b.n	8002724 <HAL_ADC_ConfigChannel+0x3fc>
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	2103      	movs	r1, #3
 80026fa:	4618      	mov	r0, r3
 80026fc:	f7fe fd78 	bl	80011f0 <LL_ADC_GetOffsetChannel>
 8002700:	4603      	mov	r3, r0
 8002702:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002704:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002706:	fa93 f3a3 	rbit	r3, r3
 800270a:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 800270c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800270e:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 8002710:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002712:	2b00      	cmp	r3, #0
 8002714:	d101      	bne.n	800271a <HAL_ADC_ConfigChannel+0x3f2>
    return 32U;
 8002716:	2320      	movs	r3, #32
 8002718:	e003      	b.n	8002722 <HAL_ADC_ConfigChannel+0x3fa>
  return __builtin_clz(value);
 800271a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800271c:	fab3 f383 	clz	r3, r3
 8002720:	b2db      	uxtb	r3, r3
 8002722:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002724:	683b      	ldr	r3, [r7, #0]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800272c:	2b00      	cmp	r3, #0
 800272e:	d105      	bne.n	800273c <HAL_ADC_ConfigChannel+0x414>
 8002730:	683b      	ldr	r3, [r7, #0]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	0e9b      	lsrs	r3, r3, #26
 8002736:	f003 031f 	and.w	r3, r3, #31
 800273a:	e011      	b.n	8002760 <HAL_ADC_ConfigChannel+0x438>
 800273c:	683b      	ldr	r3, [r7, #0]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002742:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002744:	fa93 f3a3 	rbit	r3, r3
 8002748:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 800274a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800274c:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 800274e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002750:	2b00      	cmp	r3, #0
 8002752:	d101      	bne.n	8002758 <HAL_ADC_ConfigChannel+0x430>
    return 32U;
 8002754:	2320      	movs	r3, #32
 8002756:	e003      	b.n	8002760 <HAL_ADC_ConfigChannel+0x438>
  return __builtin_clz(value);
 8002758:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800275a:	fab3 f383 	clz	r3, r3
 800275e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002760:	429a      	cmp	r2, r3
 8002762:	d106      	bne.n	8002772 <HAL_ADC_ConfigChannel+0x44a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	2200      	movs	r2, #0
 800276a:	2103      	movs	r1, #3
 800276c:	4618      	mov	r0, r3
 800276e:	f7fe fd55 	bl	800121c <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	4618      	mov	r0, r3
 8002778:	f7fe ff01 	bl	800157e <LL_ADC_IsEnabled>
 800277c:	4603      	mov	r3, r0
 800277e:	2b00      	cmp	r3, #0
 8002780:	f040 8140 	bne.w	8002a04 <HAL_ADC_ConfigChannel+0x6dc>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	6818      	ldr	r0, [r3, #0]
 8002788:	683b      	ldr	r3, [r7, #0]
 800278a:	6819      	ldr	r1, [r3, #0]
 800278c:	683b      	ldr	r3, [r7, #0]
 800278e:	68db      	ldr	r3, [r3, #12]
 8002790:	461a      	mov	r2, r3
 8002792:	f7fe fdef 	bl	8001374 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002796:	683b      	ldr	r3, [r7, #0]
 8002798:	68db      	ldr	r3, [r3, #12]
 800279a:	4a8f      	ldr	r2, [pc, #572]	; (80029d8 <HAL_ADC_ConfigChannel+0x6b0>)
 800279c:	4293      	cmp	r3, r2
 800279e:	f040 8131 	bne.w	8002a04 <HAL_ADC_ConfigChannel+0x6dc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80027a6:	683b      	ldr	r3, [r7, #0]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d10b      	bne.n	80027ca <HAL_ADC_ConfigChannel+0x4a2>
 80027b2:	683b      	ldr	r3, [r7, #0]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	0e9b      	lsrs	r3, r3, #26
 80027b8:	3301      	adds	r3, #1
 80027ba:	f003 031f 	and.w	r3, r3, #31
 80027be:	2b09      	cmp	r3, #9
 80027c0:	bf94      	ite	ls
 80027c2:	2301      	movls	r3, #1
 80027c4:	2300      	movhi	r3, #0
 80027c6:	b2db      	uxtb	r3, r3
 80027c8:	e019      	b.n	80027fe <HAL_ADC_ConfigChannel+0x4d6>
 80027ca:	683b      	ldr	r3, [r7, #0]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027d0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80027d2:	fa93 f3a3 	rbit	r3, r3
 80027d6:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 80027d8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80027da:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 80027dc:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d101      	bne.n	80027e6 <HAL_ADC_ConfigChannel+0x4be>
    return 32U;
 80027e2:	2320      	movs	r3, #32
 80027e4:	e003      	b.n	80027ee <HAL_ADC_ConfigChannel+0x4c6>
  return __builtin_clz(value);
 80027e6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80027e8:	fab3 f383 	clz	r3, r3
 80027ec:	b2db      	uxtb	r3, r3
 80027ee:	3301      	adds	r3, #1
 80027f0:	f003 031f 	and.w	r3, r3, #31
 80027f4:	2b09      	cmp	r3, #9
 80027f6:	bf94      	ite	ls
 80027f8:	2301      	movls	r3, #1
 80027fa:	2300      	movhi	r3, #0
 80027fc:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d079      	beq.n	80028f6 <HAL_ADC_ConfigChannel+0x5ce>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002802:	683b      	ldr	r3, [r7, #0]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800280a:	2b00      	cmp	r3, #0
 800280c:	d107      	bne.n	800281e <HAL_ADC_ConfigChannel+0x4f6>
 800280e:	683b      	ldr	r3, [r7, #0]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	0e9b      	lsrs	r3, r3, #26
 8002814:	3301      	adds	r3, #1
 8002816:	069b      	lsls	r3, r3, #26
 8002818:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800281c:	e015      	b.n	800284a <HAL_ADC_ConfigChannel+0x522>
 800281e:	683b      	ldr	r3, [r7, #0]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002824:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002826:	fa93 f3a3 	rbit	r3, r3
 800282a:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 800282c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800282e:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 8002830:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002832:	2b00      	cmp	r3, #0
 8002834:	d101      	bne.n	800283a <HAL_ADC_ConfigChannel+0x512>
    return 32U;
 8002836:	2320      	movs	r3, #32
 8002838:	e003      	b.n	8002842 <HAL_ADC_ConfigChannel+0x51a>
  return __builtin_clz(value);
 800283a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800283c:	fab3 f383 	clz	r3, r3
 8002840:	b2db      	uxtb	r3, r3
 8002842:	3301      	adds	r3, #1
 8002844:	069b      	lsls	r3, r3, #26
 8002846:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800284a:	683b      	ldr	r3, [r7, #0]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002852:	2b00      	cmp	r3, #0
 8002854:	d109      	bne.n	800286a <HAL_ADC_ConfigChannel+0x542>
 8002856:	683b      	ldr	r3, [r7, #0]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	0e9b      	lsrs	r3, r3, #26
 800285c:	3301      	adds	r3, #1
 800285e:	f003 031f 	and.w	r3, r3, #31
 8002862:	2101      	movs	r1, #1
 8002864:	fa01 f303 	lsl.w	r3, r1, r3
 8002868:	e017      	b.n	800289a <HAL_ADC_ConfigChannel+0x572>
 800286a:	683b      	ldr	r3, [r7, #0]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002870:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002872:	fa93 f3a3 	rbit	r3, r3
 8002876:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 8002878:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800287a:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 800287c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800287e:	2b00      	cmp	r3, #0
 8002880:	d101      	bne.n	8002886 <HAL_ADC_ConfigChannel+0x55e>
    return 32U;
 8002882:	2320      	movs	r3, #32
 8002884:	e003      	b.n	800288e <HAL_ADC_ConfigChannel+0x566>
  return __builtin_clz(value);
 8002886:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002888:	fab3 f383 	clz	r3, r3
 800288c:	b2db      	uxtb	r3, r3
 800288e:	3301      	adds	r3, #1
 8002890:	f003 031f 	and.w	r3, r3, #31
 8002894:	2101      	movs	r1, #1
 8002896:	fa01 f303 	lsl.w	r3, r1, r3
 800289a:	ea42 0103 	orr.w	r1, r2, r3
 800289e:	683b      	ldr	r3, [r7, #0]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d10a      	bne.n	80028c0 <HAL_ADC_ConfigChannel+0x598>
 80028aa:	683b      	ldr	r3, [r7, #0]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	0e9b      	lsrs	r3, r3, #26
 80028b0:	3301      	adds	r3, #1
 80028b2:	f003 021f 	and.w	r2, r3, #31
 80028b6:	4613      	mov	r3, r2
 80028b8:	005b      	lsls	r3, r3, #1
 80028ba:	4413      	add	r3, r2
 80028bc:	051b      	lsls	r3, r3, #20
 80028be:	e018      	b.n	80028f2 <HAL_ADC_ConfigChannel+0x5ca>
 80028c0:	683b      	ldr	r3, [r7, #0]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80028c8:	fa93 f3a3 	rbit	r3, r3
 80028cc:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 80028ce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80028d0:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 80028d2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d101      	bne.n	80028dc <HAL_ADC_ConfigChannel+0x5b4>
    return 32U;
 80028d8:	2320      	movs	r3, #32
 80028da:	e003      	b.n	80028e4 <HAL_ADC_ConfigChannel+0x5bc>
  return __builtin_clz(value);
 80028dc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80028de:	fab3 f383 	clz	r3, r3
 80028e2:	b2db      	uxtb	r3, r3
 80028e4:	3301      	adds	r3, #1
 80028e6:	f003 021f 	and.w	r2, r3, #31
 80028ea:	4613      	mov	r3, r2
 80028ec:	005b      	lsls	r3, r3, #1
 80028ee:	4413      	add	r3, r2
 80028f0:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80028f2:	430b      	orrs	r3, r1
 80028f4:	e081      	b.n	80029fa <HAL_ADC_ConfigChannel+0x6d2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80028f6:	683b      	ldr	r3, [r7, #0]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d107      	bne.n	8002912 <HAL_ADC_ConfigChannel+0x5ea>
 8002902:	683b      	ldr	r3, [r7, #0]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	0e9b      	lsrs	r3, r3, #26
 8002908:	3301      	adds	r3, #1
 800290a:	069b      	lsls	r3, r3, #26
 800290c:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002910:	e015      	b.n	800293e <HAL_ADC_ConfigChannel+0x616>
 8002912:	683b      	ldr	r3, [r7, #0]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002918:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800291a:	fa93 f3a3 	rbit	r3, r3
 800291e:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 8002920:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002922:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 8002924:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002926:	2b00      	cmp	r3, #0
 8002928:	d101      	bne.n	800292e <HAL_ADC_ConfigChannel+0x606>
    return 32U;
 800292a:	2320      	movs	r3, #32
 800292c:	e003      	b.n	8002936 <HAL_ADC_ConfigChannel+0x60e>
  return __builtin_clz(value);
 800292e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002930:	fab3 f383 	clz	r3, r3
 8002934:	b2db      	uxtb	r3, r3
 8002936:	3301      	adds	r3, #1
 8002938:	069b      	lsls	r3, r3, #26
 800293a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800293e:	683b      	ldr	r3, [r7, #0]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002946:	2b00      	cmp	r3, #0
 8002948:	d109      	bne.n	800295e <HAL_ADC_ConfigChannel+0x636>
 800294a:	683b      	ldr	r3, [r7, #0]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	0e9b      	lsrs	r3, r3, #26
 8002950:	3301      	adds	r3, #1
 8002952:	f003 031f 	and.w	r3, r3, #31
 8002956:	2101      	movs	r1, #1
 8002958:	fa01 f303 	lsl.w	r3, r1, r3
 800295c:	e017      	b.n	800298e <HAL_ADC_ConfigChannel+0x666>
 800295e:	683b      	ldr	r3, [r7, #0]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002964:	6a3b      	ldr	r3, [r7, #32]
 8002966:	fa93 f3a3 	rbit	r3, r3
 800296a:	61fb      	str	r3, [r7, #28]
  return result;
 800296c:	69fb      	ldr	r3, [r7, #28]
 800296e:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8002970:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002972:	2b00      	cmp	r3, #0
 8002974:	d101      	bne.n	800297a <HAL_ADC_ConfigChannel+0x652>
    return 32U;
 8002976:	2320      	movs	r3, #32
 8002978:	e003      	b.n	8002982 <HAL_ADC_ConfigChannel+0x65a>
  return __builtin_clz(value);
 800297a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800297c:	fab3 f383 	clz	r3, r3
 8002980:	b2db      	uxtb	r3, r3
 8002982:	3301      	adds	r3, #1
 8002984:	f003 031f 	and.w	r3, r3, #31
 8002988:	2101      	movs	r1, #1
 800298a:	fa01 f303 	lsl.w	r3, r1, r3
 800298e:	ea42 0103 	orr.w	r1, r2, r3
 8002992:	683b      	ldr	r3, [r7, #0]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800299a:	2b00      	cmp	r3, #0
 800299c:	d10d      	bne.n	80029ba <HAL_ADC_ConfigChannel+0x692>
 800299e:	683b      	ldr	r3, [r7, #0]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	0e9b      	lsrs	r3, r3, #26
 80029a4:	3301      	adds	r3, #1
 80029a6:	f003 021f 	and.w	r2, r3, #31
 80029aa:	4613      	mov	r3, r2
 80029ac:	005b      	lsls	r3, r3, #1
 80029ae:	4413      	add	r3, r2
 80029b0:	3b1e      	subs	r3, #30
 80029b2:	051b      	lsls	r3, r3, #20
 80029b4:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80029b8:	e01e      	b.n	80029f8 <HAL_ADC_ConfigChannel+0x6d0>
 80029ba:	683b      	ldr	r3, [r7, #0]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029c0:	697b      	ldr	r3, [r7, #20]
 80029c2:	fa93 f3a3 	rbit	r3, r3
 80029c6:	613b      	str	r3, [r7, #16]
  return result;
 80029c8:	693b      	ldr	r3, [r7, #16]
 80029ca:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80029cc:	69bb      	ldr	r3, [r7, #24]
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d104      	bne.n	80029dc <HAL_ADC_ConfigChannel+0x6b4>
    return 32U;
 80029d2:	2320      	movs	r3, #32
 80029d4:	e006      	b.n	80029e4 <HAL_ADC_ConfigChannel+0x6bc>
 80029d6:	bf00      	nop
 80029d8:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 80029dc:	69bb      	ldr	r3, [r7, #24]
 80029de:	fab3 f383 	clz	r3, r3
 80029e2:	b2db      	uxtb	r3, r3
 80029e4:	3301      	adds	r3, #1
 80029e6:	f003 021f 	and.w	r2, r3, #31
 80029ea:	4613      	mov	r3, r2
 80029ec:	005b      	lsls	r3, r3, #1
 80029ee:	4413      	add	r3, r2
 80029f0:	3b1e      	subs	r3, #30
 80029f2:	051b      	lsls	r3, r3, #20
 80029f4:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80029f8:	430b      	orrs	r3, r1
 80029fa:	683a      	ldr	r2, [r7, #0]
 80029fc:	6892      	ldr	r2, [r2, #8]
 80029fe:	4619      	mov	r1, r3
 8002a00:	f7fe fc8c 	bl	800131c <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8002a04:	683b      	ldr	r3, [r7, #0]
 8002a06:	681a      	ldr	r2, [r3, #0]
 8002a08:	4b3d      	ldr	r3, [pc, #244]	; (8002b00 <HAL_ADC_ConfigChannel+0x7d8>)
 8002a0a:	4013      	ands	r3, r2
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d06c      	beq.n	8002aea <HAL_ADC_ConfigChannel+0x7c2>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002a10:	483c      	ldr	r0, [pc, #240]	; (8002b04 <HAL_ADC_ConfigChannel+0x7dc>)
 8002a12:	f7fe fbbb 	bl	800118c <LL_ADC_GetCommonPathInternalCh>
 8002a16:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002a1a:	683b      	ldr	r3, [r7, #0]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	4a3a      	ldr	r2, [pc, #232]	; (8002b08 <HAL_ADC_ConfigChannel+0x7e0>)
 8002a20:	4293      	cmp	r3, r2
 8002a22:	d127      	bne.n	8002a74 <HAL_ADC_ConfigChannel+0x74c>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002a24:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002a28:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d121      	bne.n	8002a74 <HAL_ADC_ConfigChannel+0x74c>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	4a35      	ldr	r2, [pc, #212]	; (8002b0c <HAL_ADC_ConfigChannel+0x7e4>)
 8002a36:	4293      	cmp	r3, r2
 8002a38:	d157      	bne.n	8002aea <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002a3a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002a3e:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002a42:	4619      	mov	r1, r3
 8002a44:	482f      	ldr	r0, [pc, #188]	; (8002b04 <HAL_ADC_ConfigChannel+0x7dc>)
 8002a46:	f7fe fb8e 	bl	8001166 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002a4a:	4b31      	ldr	r3, [pc, #196]	; (8002b10 <HAL_ADC_ConfigChannel+0x7e8>)
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	099b      	lsrs	r3, r3, #6
 8002a50:	4a30      	ldr	r2, [pc, #192]	; (8002b14 <HAL_ADC_ConfigChannel+0x7ec>)
 8002a52:	fba2 2303 	umull	r2, r3, r2, r3
 8002a56:	099b      	lsrs	r3, r3, #6
 8002a58:	1c5a      	adds	r2, r3, #1
 8002a5a:	4613      	mov	r3, r2
 8002a5c:	005b      	lsls	r3, r3, #1
 8002a5e:	4413      	add	r3, r2
 8002a60:	009b      	lsls	r3, r3, #2
 8002a62:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002a64:	e002      	b.n	8002a6c <HAL_ADC_ConfigChannel+0x744>
          {
            wait_loop_index--;
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	3b01      	subs	r3, #1
 8002a6a:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d1f9      	bne.n	8002a66 <HAL_ADC_ConfigChannel+0x73e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002a72:	e03a      	b.n	8002aea <HAL_ADC_ConfigChannel+0x7c2>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002a74:	683b      	ldr	r3, [r7, #0]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	4a27      	ldr	r2, [pc, #156]	; (8002b18 <HAL_ADC_ConfigChannel+0x7f0>)
 8002a7a:	4293      	cmp	r3, r2
 8002a7c:	d113      	bne.n	8002aa6 <HAL_ADC_ConfigChannel+0x77e>
 8002a7e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002a82:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d10d      	bne.n	8002aa6 <HAL_ADC_ConfigChannel+0x77e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	4a1f      	ldr	r2, [pc, #124]	; (8002b0c <HAL_ADC_ConfigChannel+0x7e4>)
 8002a90:	4293      	cmp	r3, r2
 8002a92:	d12a      	bne.n	8002aea <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002a94:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002a98:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002a9c:	4619      	mov	r1, r3
 8002a9e:	4819      	ldr	r0, [pc, #100]	; (8002b04 <HAL_ADC_ConfigChannel+0x7dc>)
 8002aa0:	f7fe fb61 	bl	8001166 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002aa4:	e021      	b.n	8002aea <HAL_ADC_ConfigChannel+0x7c2>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8002aa6:	683b      	ldr	r3, [r7, #0]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	4a1c      	ldr	r2, [pc, #112]	; (8002b1c <HAL_ADC_ConfigChannel+0x7f4>)
 8002aac:	4293      	cmp	r3, r2
 8002aae:	d11c      	bne.n	8002aea <HAL_ADC_ConfigChannel+0x7c2>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002ab0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002ab4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d116      	bne.n	8002aea <HAL_ADC_ConfigChannel+0x7c2>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	4a12      	ldr	r2, [pc, #72]	; (8002b0c <HAL_ADC_ConfigChannel+0x7e4>)
 8002ac2:	4293      	cmp	r3, r2
 8002ac4:	d111      	bne.n	8002aea <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002ac6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002aca:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002ace:	4619      	mov	r1, r3
 8002ad0:	480c      	ldr	r0, [pc, #48]	; (8002b04 <HAL_ADC_ConfigChannel+0x7dc>)
 8002ad2:	f7fe fb48 	bl	8001166 <LL_ADC_SetCommonPathInternalCh>
 8002ad6:	e008      	b.n	8002aea <HAL_ADC_ConfigChannel+0x7c2>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002adc:	f043 0220 	orr.w	r2, r3, #32
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8002ae4:	2301      	movs	r3, #1
 8002ae6:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	2200      	movs	r2, #0
 8002aee:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8002af2:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8002af6:	4618      	mov	r0, r3
 8002af8:	37d8      	adds	r7, #216	; 0xd8
 8002afa:	46bd      	mov	sp, r7
 8002afc:	bd80      	pop	{r7, pc}
 8002afe:	bf00      	nop
 8002b00:	80080000 	.word	0x80080000
 8002b04:	50040300 	.word	0x50040300
 8002b08:	c7520000 	.word	0xc7520000
 8002b0c:	50040000 	.word	0x50040000
 8002b10:	20000000 	.word	0x20000000
 8002b14:	053e2d63 	.word	0x053e2d63
 8002b18:	cb840000 	.word	0xcb840000
 8002b1c:	80000001 	.word	0x80000001

08002b20 <HAL_ADC_AnalogWDGConfig>:
  * @param hadc ADC handle
  * @param AnalogWDGConfig Structure of ADC analog watchdog configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_AnalogWDGConfig(ADC_HandleTypeDef *hadc, ADC_AnalogWDGConfTypeDef *AnalogWDGConfig)
{
 8002b20:	b580      	push	{r7, lr}
 8002b22:	b08e      	sub	sp, #56	; 0x38
 8002b24:	af00      	add	r7, sp, #0
 8002b26:	6078      	str	r0, [r7, #4]
 8002b28:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002b2a:	2300      	movs	r3, #0
 8002b2c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_ANALOG_WATCHDOG_NUMBER(AnalogWDGConfig->WatchdogNumber));
  assert_param(IS_ADC_ANALOG_WATCHDOG_MODE(AnalogWDGConfig->WatchdogMode));
  assert_param(IS_FUNCTIONAL_STATE(AnalogWDGConfig->ITMode));

  if ((AnalogWDGConfig->WatchdogMode == ADC_ANALOGWATCHDOG_SINGLE_REG)     ||
 8002b30:	683b      	ldr	r3, [r7, #0]
 8002b32:	685b      	ldr	r3, [r3, #4]
 8002b34:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002b38:	d003      	beq.n	8002b42 <HAL_ADC_AnalogWDGConfig+0x22>
      (AnalogWDGConfig->WatchdogMode == ADC_ANALOGWATCHDOG_SINGLE_INJEC)   ||
 8002b3a:	683b      	ldr	r3, [r7, #0]
 8002b3c:	685b      	ldr	r3, [r3, #4]
  if ((AnalogWDGConfig->WatchdogMode == ADC_ANALOGWATCHDOG_SINGLE_REG)     ||
 8002b3e:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
    assert_param(IS_ADC_RANGE(ADC_GET_RESOLUTION(hadc), AnalogWDGConfig->HighThreshold));
    assert_param(IS_ADC_RANGE(ADC_GET_RESOLUTION(hadc), AnalogWDGConfig->LowThreshold));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002b48:	2b01      	cmp	r3, #1
 8002b4a:	d101      	bne.n	8002b50 <HAL_ADC_AnalogWDGConfig+0x30>
 8002b4c:	2302      	movs	r3, #2
 8002b4e:	e1ec      	b.n	8002f2a <HAL_ADC_AnalogWDGConfig+0x40a>
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	2201      	movs	r2, #1
 8002b54:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on ADC groups regular and injected:                  */
  /*  - Analog watchdog channels                                              */
  /*  - Analog watchdog thresholds                                            */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	4618      	mov	r0, r3
 8002b5e:	f7fe fd5c 	bl	800161a <LL_ADC_REG_IsConversionOngoing>
 8002b62:	6338      	str	r0, [r7, #48]	; 0x30
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	4618      	mov	r0, r3
 8002b6a:	f7fe fd7d 	bl	8001668 <LL_ADC_INJ_IsConversionOngoing>
 8002b6e:	62f8      	str	r0, [r7, #44]	; 0x2c
  if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002b70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	f040 81ca 	bne.w	8002f0c <HAL_ADC_AnalogWDGConfig+0x3ec>
      && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002b78:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	f040 81c6 	bne.w	8002f0c <HAL_ADC_AnalogWDGConfig+0x3ec>
     )
  {
    /* Analog watchdog configuration */
    if (AnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_1)
 8002b80:	683b      	ldr	r3, [r7, #0]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	4a9b      	ldr	r2, [pc, #620]	; (8002df4 <HAL_ADC_AnalogWDGConfig+0x2d4>)
 8002b86:	4293      	cmp	r3, r2
 8002b88:	f040 80a2 	bne.w	8002cd0 <HAL_ADC_AnalogWDGConfig+0x1b0>
    {
      /* Configuration of analog watchdog:                                    */
      /*  - Set the analog watchdog enable mode: one or overall group of      */
      /*    channels, on groups regular and-or injected.                      */
      switch (AnalogWDGConfig->WatchdogMode)
 8002b8c:	683b      	ldr	r3, [r7, #0]
 8002b8e:	685b      	ldr	r3, [r3, #4]
 8002b90:	f1b3 7fe0 	cmp.w	r3, #29360128	; 0x1c00000
 8002b94:	d034      	beq.n	8002c00 <HAL_ADC_AnalogWDGConfig+0xe0>
 8002b96:	f1b3 7fe0 	cmp.w	r3, #29360128	; 0x1c00000
 8002b9a:	d856      	bhi.n	8002c4a <HAL_ADC_AnalogWDGConfig+0x12a>
 8002b9c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002ba0:	d04b      	beq.n	8002c3a <HAL_ADC_AnalogWDGConfig+0x11a>
 8002ba2:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002ba6:	d850      	bhi.n	8002c4a <HAL_ADC_AnalogWDGConfig+0x12a>
 8002ba8:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 8002bac:	d01b      	beq.n	8002be6 <HAL_ADC_AnalogWDGConfig+0xc6>
 8002bae:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 8002bb2:	d84a      	bhi.n	8002c4a <HAL_ADC_AnalogWDGConfig+0x12a>
 8002bb4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002bb8:	d037      	beq.n	8002c2a <HAL_ADC_AnalogWDGConfig+0x10a>
 8002bba:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002bbe:	d844      	bhi.n	8002c4a <HAL_ADC_AnalogWDGConfig+0x12a>
 8002bc0:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002bc4:	d029      	beq.n	8002c1a <HAL_ADC_AnalogWDGConfig+0xfa>
 8002bc6:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002bca:	d13e      	bne.n	8002c4a <HAL_ADC_AnalogWDGConfig+0x12a>
      {
        case ADC_ANALOGWATCHDOG_SINGLE_REG:
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1, __LL_ADC_ANALOGWD_CHANNEL_GROUP(AnalogWDGConfig->Channel,
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	6818      	ldr	r0, [r3, #0]
 8002bd0:	683b      	ldr	r3, [r7, #0]
 8002bd2:	689b      	ldr	r3, [r3, #8]
 8002bd4:	f023 737c 	bic.w	r3, r3, #66060288	; 0x3f00000
 8002bd8:	f443 0340 	orr.w	r3, r3, #12582912	; 0xc00000
 8002bdc:	461a      	mov	r2, r3
 8002bde:	4985      	ldr	r1, [pc, #532]	; (8002df4 <HAL_ADC_AnalogWDGConfig+0x2d4>)
 8002be0:	f7fe fbec 	bl	80013bc <LL_ADC_SetAnalogWDMonitChannels>
                                          LL_ADC_GROUP_REGULAR));
          break;
 8002be4:	e039      	b.n	8002c5a <HAL_ADC_AnalogWDGConfig+0x13a>

        case ADC_ANALOGWATCHDOG_SINGLE_INJEC:
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1, __LL_ADC_ANALOGWD_CHANNEL_GROUP(AnalogWDGConfig->Channel,
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	6818      	ldr	r0, [r3, #0]
 8002bea:	683b      	ldr	r3, [r7, #0]
 8002bec:	689b      	ldr	r3, [r3, #8]
 8002bee:	f023 737c 	bic.w	r3, r3, #66060288	; 0x3f00000
 8002bf2:	f043 73a0 	orr.w	r3, r3, #20971520	; 0x1400000
 8002bf6:	461a      	mov	r2, r3
 8002bf8:	497e      	ldr	r1, [pc, #504]	; (8002df4 <HAL_ADC_AnalogWDGConfig+0x2d4>)
 8002bfa:	f7fe fbdf 	bl	80013bc <LL_ADC_SetAnalogWDMonitChannels>
                                          LL_ADC_GROUP_INJECTED));
          break;
 8002bfe:	e02c      	b.n	8002c5a <HAL_ADC_AnalogWDGConfig+0x13a>

        case ADC_ANALOGWATCHDOG_SINGLE_REGINJEC:
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1, __LL_ADC_ANALOGWD_CHANNEL_GROUP(AnalogWDGConfig->Channel,
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	6818      	ldr	r0, [r3, #0]
 8002c04:	683b      	ldr	r3, [r7, #0]
 8002c06:	689b      	ldr	r3, [r3, #8]
 8002c08:	f023 737c 	bic.w	r3, r3, #66060288	; 0x3f00000
 8002c0c:	f043 73e0 	orr.w	r3, r3, #29360128	; 0x1c00000
 8002c10:	461a      	mov	r2, r3
 8002c12:	4978      	ldr	r1, [pc, #480]	; (8002df4 <HAL_ADC_AnalogWDGConfig+0x2d4>)
 8002c14:	f7fe fbd2 	bl	80013bc <LL_ADC_SetAnalogWDMonitChannels>
                                          LL_ADC_GROUP_REGULAR_INJECTED));
          break;
 8002c18:	e01f      	b.n	8002c5a <HAL_ADC_AnalogWDGConfig+0x13a>

        case ADC_ANALOGWATCHDOG_ALL_REG:
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1, LL_ADC_AWD_ALL_CHANNELS_REG);
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	4a76      	ldr	r2, [pc, #472]	; (8002df8 <HAL_ADC_AnalogWDGConfig+0x2d8>)
 8002c20:	4974      	ldr	r1, [pc, #464]	; (8002df4 <HAL_ADC_AnalogWDGConfig+0x2d4>)
 8002c22:	4618      	mov	r0, r3
 8002c24:	f7fe fbca 	bl	80013bc <LL_ADC_SetAnalogWDMonitChannels>
          break;
 8002c28:	e017      	b.n	8002c5a <HAL_ADC_AnalogWDGConfig+0x13a>

        case ADC_ANALOGWATCHDOG_ALL_INJEC:
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1, LL_ADC_AWD_ALL_CHANNELS_INJ);
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	4a73      	ldr	r2, [pc, #460]	; (8002dfc <HAL_ADC_AnalogWDGConfig+0x2dc>)
 8002c30:	4970      	ldr	r1, [pc, #448]	; (8002df4 <HAL_ADC_AnalogWDGConfig+0x2d4>)
 8002c32:	4618      	mov	r0, r3
 8002c34:	f7fe fbc2 	bl	80013bc <LL_ADC_SetAnalogWDMonitChannels>
          break;
 8002c38:	e00f      	b.n	8002c5a <HAL_ADC_AnalogWDGConfig+0x13a>

        case ADC_ANALOGWATCHDOG_ALL_REGINJEC:
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1, LL_ADC_AWD_ALL_CHANNELS_REG_INJ);
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	4a70      	ldr	r2, [pc, #448]	; (8002e00 <HAL_ADC_AnalogWDGConfig+0x2e0>)
 8002c40:	496c      	ldr	r1, [pc, #432]	; (8002df4 <HAL_ADC_AnalogWDGConfig+0x2d4>)
 8002c42:	4618      	mov	r0, r3
 8002c44:	f7fe fbba 	bl	80013bc <LL_ADC_SetAnalogWDMonitChannels>
          break;
 8002c48:	e007      	b.n	8002c5a <HAL_ADC_AnalogWDGConfig+0x13a>

        default: /* ADC_ANALOGWATCHDOG_NONE */
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1, LL_ADC_AWD_DISABLE);
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	2200      	movs	r2, #0
 8002c50:	4968      	ldr	r1, [pc, #416]	; (8002df4 <HAL_ADC_AnalogWDGConfig+0x2d4>)
 8002c52:	4618      	mov	r0, r3
 8002c54:	f7fe fbb2 	bl	80013bc <LL_ADC_SetAnalogWDMonitChannels>
          break;
 8002c58:	bf00      	nop
      }

      /* Shift the offset in function of the selected ADC resolution:         */
      /* Thresholds have to be left-aligned on bit 11, the LSB (right bits)   */
      /* are set to 0                                                         */
      tmpAWDHighThresholdShifted = ADC_AWD1THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->HighThreshold);
 8002c5a:	683b      	ldr	r3, [r7, #0]
 8002c5c:	691a      	ldr	r2, [r3, #16]
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	68db      	ldr	r3, [r3, #12]
 8002c64:	08db      	lsrs	r3, r3, #3
 8002c66:	f003 0303 	and.w	r3, r3, #3
 8002c6a:	005b      	lsls	r3, r3, #1
 8002c6c:	fa02 f303 	lsl.w	r3, r2, r3
 8002c70:	62bb      	str	r3, [r7, #40]	; 0x28
      tmpAWDLowThresholdShifted  = ADC_AWD1THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->LowThreshold);
 8002c72:	683b      	ldr	r3, [r7, #0]
 8002c74:	695a      	ldr	r2, [r3, #20]
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	68db      	ldr	r3, [r3, #12]
 8002c7c:	08db      	lsrs	r3, r3, #3
 8002c7e:	f003 0303 	and.w	r3, r3, #3
 8002c82:	005b      	lsls	r3, r3, #1
 8002c84:	fa02 f303 	lsl.w	r3, r2, r3
 8002c88:	627b      	str	r3, [r7, #36]	; 0x24

      /* Set ADC analog watchdog thresholds value of both thresholds high and low */
      LL_ADC_ConfigAnalogWDThresholds(hadc->Instance, AnalogWDGConfig->WatchdogNumber, tmpAWDHighThresholdShifted,
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	6818      	ldr	r0, [r3, #0]
 8002c8e:	683b      	ldr	r3, [r7, #0]
 8002c90:	6819      	ldr	r1, [r3, #0]
 8002c92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c94:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002c96:	f7fe fbbe 	bl	8001416 <LL_ADC_ConfigAnalogWDThresholds>
                                      tmpAWDLowThresholdShifted);

      /* Update state, clear previous result related to AWD1 */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c9e:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	655a      	str	r2, [r3, #84]	; 0x54

      /* Clear flag ADC analog watchdog */
      /* Note: Flag cleared Clear the ADC Analog watchdog flag to be ready  */
      /* to use for HAL_ADC_IRQHandler() or HAL_ADC_PollForEvent()          */
      /* (in case left enabled by previous ADC operations).                 */
      LL_ADC_ClearFlag_AWD1(hadc->Instance);
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	4618      	mov	r0, r3
 8002cac:	f7fe fcef 	bl	800168e <LL_ADC_ClearFlag_AWD1>

      /* Configure ADC analog watchdog interrupt */
      if (AnalogWDGConfig->ITMode == ENABLE)
 8002cb0:	683b      	ldr	r3, [r7, #0]
 8002cb2:	7b1b      	ldrb	r3, [r3, #12]
 8002cb4:	2b01      	cmp	r3, #1
 8002cb6:	d105      	bne.n	8002cc4 <HAL_ADC_AnalogWDGConfig+0x1a4>
      {
        LL_ADC_EnableIT_AWD1(hadc->Instance);
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	4618      	mov	r0, r3
 8002cbe:	f7fe fd0f 	bl	80016e0 <LL_ADC_EnableIT_AWD1>
    if (AnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_1)
 8002cc2:	e12c      	b.n	8002f1e <HAL_ADC_AnalogWDGConfig+0x3fe>
      }
      else
      {
        LL_ADC_DisableIT_AWD1(hadc->Instance);
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	4618      	mov	r0, r3
 8002cca:	f7fe fd39 	bl	8001740 <LL_ADC_DisableIT_AWD1>
    if (AnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_1)
 8002cce:	e126      	b.n	8002f1e <HAL_ADC_AnalogWDGConfig+0x3fe>
      }
    }
    /* Case of ADC_ANALOGWATCHDOG_2 or ADC_ANALOGWATCHDOG_3 */
    else
    {
      switch (AnalogWDGConfig->WatchdogMode)
 8002cd0:	683b      	ldr	r3, [r7, #0]
 8002cd2:	685b      	ldr	r3, [r3, #4]
 8002cd4:	f1b3 7fe0 	cmp.w	r3, #29360128	; 0x1c00000
 8002cd8:	d01d      	beq.n	8002d16 <HAL_ADC_AnalogWDGConfig+0x1f6>
 8002cda:	f1b3 7fe0 	cmp.w	r3, #29360128	; 0x1c00000
 8002cde:	f200 8093 	bhi.w	8002e08 <HAL_ADC_AnalogWDGConfig+0x2e8>
 8002ce2:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002ce6:	d07b      	beq.n	8002de0 <HAL_ADC_AnalogWDGConfig+0x2c0>
 8002ce8:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002cec:	f200 808c 	bhi.w	8002e08 <HAL_ADC_AnalogWDGConfig+0x2e8>
 8002cf0:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 8002cf4:	d00f      	beq.n	8002d16 <HAL_ADC_AnalogWDGConfig+0x1f6>
 8002cf6:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 8002cfa:	f200 8085 	bhi.w	8002e08 <HAL_ADC_AnalogWDGConfig+0x2e8>
 8002cfe:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002d02:	d06d      	beq.n	8002de0 <HAL_ADC_AnalogWDGConfig+0x2c0>
 8002d04:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002d08:	d87e      	bhi.n	8002e08 <HAL_ADC_AnalogWDGConfig+0x2e8>
 8002d0a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002d0e:	d067      	beq.n	8002de0 <HAL_ADC_AnalogWDGConfig+0x2c0>
 8002d10:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002d14:	d178      	bne.n	8002e08 <HAL_ADC_AnalogWDGConfig+0x2e8>
        case ADC_ANALOGWATCHDOG_SINGLE_REG:
        case ADC_ANALOGWATCHDOG_SINGLE_INJEC:
        case ADC_ANALOGWATCHDOG_SINGLE_REGINJEC:
          /* Update AWD by bitfield to keep the possibility to monitor        */
          /* several channels by successive calls of this function.           */
          if (AnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_2)
 8002d16:	683b      	ldr	r3, [r7, #0]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	4a3a      	ldr	r2, [pc, #232]	; (8002e04 <HAL_ADC_AnalogWDGConfig+0x2e4>)
 8002d1c:	4293      	cmp	r3, r2
 8002d1e:	d12f      	bne.n	8002d80 <HAL_ADC_AnalogWDGConfig+0x260>
          {
            SET_BIT(hadc->Instance->AWD2CR, (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(AnalogWDGConfig->Channel) & 0x1FUL)));
 8002d20:	683b      	ldr	r3, [r7, #0]
 8002d22:	689b      	ldr	r3, [r3, #8]
 8002d24:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d108      	bne.n	8002d3e <HAL_ADC_AnalogWDGConfig+0x21e>
 8002d2c:	683b      	ldr	r3, [r7, #0]
 8002d2e:	689b      	ldr	r3, [r3, #8]
 8002d30:	0e9b      	lsrs	r3, r3, #26
 8002d32:	f003 031f 	and.w	r3, r3, #31
 8002d36:	2201      	movs	r2, #1
 8002d38:	fa02 f303 	lsl.w	r3, r2, r3
 8002d3c:	e016      	b.n	8002d6c <HAL_ADC_AnalogWDGConfig+0x24c>
 8002d3e:	683b      	ldr	r3, [r7, #0]
 8002d40:	689b      	ldr	r3, [r3, #8]
 8002d42:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d44:	69fb      	ldr	r3, [r7, #28]
 8002d46:	fa93 f3a3 	rbit	r3, r3
 8002d4a:	61bb      	str	r3, [r7, #24]
  return result;
 8002d4c:	69bb      	ldr	r3, [r7, #24]
 8002d4e:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8002d50:	6a3b      	ldr	r3, [r7, #32]
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d101      	bne.n	8002d5a <HAL_ADC_AnalogWDGConfig+0x23a>
    return 32U;
 8002d56:	2320      	movs	r3, #32
 8002d58:	e003      	b.n	8002d62 <HAL_ADC_AnalogWDGConfig+0x242>
  return __builtin_clz(value);
 8002d5a:	6a3b      	ldr	r3, [r7, #32]
 8002d5c:	fab3 f383 	clz	r3, r3
 8002d60:	b2db      	uxtb	r3, r3
 8002d62:	f003 031f 	and.w	r3, r3, #31
 8002d66:	2201      	movs	r2, #1
 8002d68:	fa02 f303 	lsl.w	r3, r2, r3
 8002d6c:	687a      	ldr	r2, [r7, #4]
 8002d6e:	6812      	ldr	r2, [r2, #0]
 8002d70:	f8d2 10a0 	ldr.w	r1, [r2, #160]	; 0xa0
 8002d74:	687a      	ldr	r2, [r7, #4]
 8002d76:	6812      	ldr	r2, [r2, #0]
 8002d78:	430b      	orrs	r3, r1
 8002d7a:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0
          }
          else
          {
            SET_BIT(hadc->Instance->AWD3CR, (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(AnalogWDGConfig->Channel) & 0x1FUL)));
          }
          break;
 8002d7e:	e04c      	b.n	8002e1a <HAL_ADC_AnalogWDGConfig+0x2fa>
            SET_BIT(hadc->Instance->AWD3CR, (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(AnalogWDGConfig->Channel) & 0x1FUL)));
 8002d80:	683b      	ldr	r3, [r7, #0]
 8002d82:	689b      	ldr	r3, [r3, #8]
 8002d84:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d108      	bne.n	8002d9e <HAL_ADC_AnalogWDGConfig+0x27e>
 8002d8c:	683b      	ldr	r3, [r7, #0]
 8002d8e:	689b      	ldr	r3, [r3, #8]
 8002d90:	0e9b      	lsrs	r3, r3, #26
 8002d92:	f003 031f 	and.w	r3, r3, #31
 8002d96:	2201      	movs	r2, #1
 8002d98:	fa02 f303 	lsl.w	r3, r2, r3
 8002d9c:	e016      	b.n	8002dcc <HAL_ADC_AnalogWDGConfig+0x2ac>
 8002d9e:	683b      	ldr	r3, [r7, #0]
 8002da0:	689b      	ldr	r3, [r3, #8]
 8002da2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002da4:	693b      	ldr	r3, [r7, #16]
 8002da6:	fa93 f3a3 	rbit	r3, r3
 8002daa:	60fb      	str	r3, [r7, #12]
  return result;
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8002db0:	697b      	ldr	r3, [r7, #20]
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d101      	bne.n	8002dba <HAL_ADC_AnalogWDGConfig+0x29a>
    return 32U;
 8002db6:	2320      	movs	r3, #32
 8002db8:	e003      	b.n	8002dc2 <HAL_ADC_AnalogWDGConfig+0x2a2>
  return __builtin_clz(value);
 8002dba:	697b      	ldr	r3, [r7, #20]
 8002dbc:	fab3 f383 	clz	r3, r3
 8002dc0:	b2db      	uxtb	r3, r3
 8002dc2:	f003 031f 	and.w	r3, r3, #31
 8002dc6:	2201      	movs	r2, #1
 8002dc8:	fa02 f303 	lsl.w	r3, r2, r3
 8002dcc:	687a      	ldr	r2, [r7, #4]
 8002dce:	6812      	ldr	r2, [r2, #0]
 8002dd0:	f8d2 10a4 	ldr.w	r1, [r2, #164]	; 0xa4
 8002dd4:	687a      	ldr	r2, [r7, #4]
 8002dd6:	6812      	ldr	r2, [r2, #0]
 8002dd8:	430b      	orrs	r3, r1
 8002dda:	f8c2 30a4 	str.w	r3, [r2, #164]	; 0xa4
          break;
 8002dde:	e01c      	b.n	8002e1a <HAL_ADC_AnalogWDGConfig+0x2fa>

        case ADC_ANALOGWATCHDOG_ALL_REG:
        case ADC_ANALOGWATCHDOG_ALL_INJEC:
        case ADC_ANALOGWATCHDOG_ALL_REGINJEC:
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, AnalogWDGConfig->WatchdogNumber, LL_ADC_AWD_ALL_CHANNELS_REG_INJ);
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	6818      	ldr	r0, [r3, #0]
 8002de4:	683b      	ldr	r3, [r7, #0]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	4a05      	ldr	r2, [pc, #20]	; (8002e00 <HAL_ADC_AnalogWDGConfig+0x2e0>)
 8002dea:	4619      	mov	r1, r3
 8002dec:	f7fe fae6 	bl	80013bc <LL_ADC_SetAnalogWDMonitChannels>
          break;
 8002df0:	e013      	b.n	8002e1a <HAL_ADC_AnalogWDGConfig+0x2fa>
 8002df2:	bf00      	nop
 8002df4:	7dc00000 	.word	0x7dc00000
 8002df8:	0087ffff 	.word	0x0087ffff
 8002dfc:	0107ffff 	.word	0x0107ffff
 8002e00:	0187ffff 	.word	0x0187ffff
 8002e04:	0017ffff 	.word	0x0017ffff

        default: /* ADC_ANALOGWATCHDOG_NONE */
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, AnalogWDGConfig->WatchdogNumber, LL_ADC_AWD_DISABLE);
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	6818      	ldr	r0, [r3, #0]
 8002e0c:	683b      	ldr	r3, [r7, #0]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	2200      	movs	r2, #0
 8002e12:	4619      	mov	r1, r3
 8002e14:	f7fe fad2 	bl	80013bc <LL_ADC_SetAnalogWDMonitChannels>
          break;
 8002e18:	bf00      	nop
      }

      /* Shift the thresholds in function of the selected ADC resolution      */
      /* have to be left-aligned on bit 7, the LSB (right bits) are set to 0  */
      tmpAWDHighThresholdShifted = ADC_AWD23THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->HighThreshold);
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	68db      	ldr	r3, [r3, #12]
 8002e20:	f003 0318 	and.w	r3, r3, #24
 8002e24:	2b18      	cmp	r3, #24
 8002e26:	d00f      	beq.n	8002e48 <HAL_ADC_AnalogWDGConfig+0x328>
 8002e28:	683b      	ldr	r3, [r7, #0]
 8002e2a:	691a      	ldr	r2, [r3, #16]
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	68db      	ldr	r3, [r3, #12]
 8002e32:	08db      	lsrs	r3, r3, #3
 8002e34:	f003 0303 	and.w	r3, r3, #3
 8002e38:	f1c3 0302 	rsb	r3, r3, #2
 8002e3c:	005b      	lsls	r3, r3, #1
 8002e3e:	f003 031e 	and.w	r3, r3, #30
 8002e42:	fa22 f303 	lsr.w	r3, r2, r3
 8002e46:	e002      	b.n	8002e4e <HAL_ADC_AnalogWDGConfig+0x32e>
 8002e48:	683b      	ldr	r3, [r7, #0]
 8002e4a:	691b      	ldr	r3, [r3, #16]
 8002e4c:	009b      	lsls	r3, r3, #2
 8002e4e:	62bb      	str	r3, [r7, #40]	; 0x28
      tmpAWDLowThresholdShifted  = ADC_AWD23THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->LowThreshold);
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	68db      	ldr	r3, [r3, #12]
 8002e56:	f003 0318 	and.w	r3, r3, #24
 8002e5a:	2b18      	cmp	r3, #24
 8002e5c:	d00f      	beq.n	8002e7e <HAL_ADC_AnalogWDGConfig+0x35e>
 8002e5e:	683b      	ldr	r3, [r7, #0]
 8002e60:	695a      	ldr	r2, [r3, #20]
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	68db      	ldr	r3, [r3, #12]
 8002e68:	08db      	lsrs	r3, r3, #3
 8002e6a:	f003 0303 	and.w	r3, r3, #3
 8002e6e:	f1c3 0302 	rsb	r3, r3, #2
 8002e72:	005b      	lsls	r3, r3, #1
 8002e74:	f003 031e 	and.w	r3, r3, #30
 8002e78:	fa22 f303 	lsr.w	r3, r2, r3
 8002e7c:	e002      	b.n	8002e84 <HAL_ADC_AnalogWDGConfig+0x364>
 8002e7e:	683b      	ldr	r3, [r7, #0]
 8002e80:	695b      	ldr	r3, [r3, #20]
 8002e82:	009b      	lsls	r3, r3, #2
 8002e84:	627b      	str	r3, [r7, #36]	; 0x24

      /* Set ADC analog watchdog thresholds value of both thresholds high and low */
      LL_ADC_ConfigAnalogWDThresholds(hadc->Instance, AnalogWDGConfig->WatchdogNumber, tmpAWDHighThresholdShifted,
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	6818      	ldr	r0, [r3, #0]
 8002e8a:	683b      	ldr	r3, [r7, #0]
 8002e8c:	6819      	ldr	r1, [r3, #0]
 8002e8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e90:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002e92:	f7fe fac0 	bl	8001416 <LL_ADC_ConfigAnalogWDThresholds>
                                      tmpAWDLowThresholdShifted);

      if (AnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_2)
 8002e96:	683b      	ldr	r3, [r7, #0]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	4a26      	ldr	r2, [pc, #152]	; (8002f34 <HAL_ADC_AnalogWDGConfig+0x414>)
 8002e9c:	4293      	cmp	r3, r2
 8002e9e:	d11a      	bne.n	8002ed6 <HAL_ADC_AnalogWDGConfig+0x3b6>
      {
        /* Update state, clear previous result related to AWD2 */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ea4:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	655a      	str	r2, [r3, #84]	; 0x54

        /* Clear flag ADC analog watchdog */
        /* Note: Flag cleared Clear the ADC Analog watchdog flag to be ready  */
        /* to use for HAL_ADC_IRQHandler() or HAL_ADC_PollForEvent()          */
        /* (in case left enabled by previous ADC operations).                 */
        LL_ADC_ClearFlag_AWD2(hadc->Instance);
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	4618      	mov	r0, r3
 8002eb2:	f7fe fbf9 	bl	80016a8 <LL_ADC_ClearFlag_AWD2>

        /* Configure ADC analog watchdog interrupt */
        if (AnalogWDGConfig->ITMode == ENABLE)
 8002eb6:	683b      	ldr	r3, [r7, #0]
 8002eb8:	7b1b      	ldrb	r3, [r3, #12]
 8002eba:	2b01      	cmp	r3, #1
 8002ebc:	d105      	bne.n	8002eca <HAL_ADC_AnalogWDGConfig+0x3aa>
        {
          LL_ADC_EnableIT_AWD2(hadc->Instance);
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	4618      	mov	r0, r3
 8002ec4:	f7fe fc1c 	bl	8001700 <LL_ADC_EnableIT_AWD2>
    if (AnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_1)
 8002ec8:	e029      	b.n	8002f1e <HAL_ADC_AnalogWDGConfig+0x3fe>
        }
        else
        {
          LL_ADC_DisableIT_AWD2(hadc->Instance);
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	4618      	mov	r0, r3
 8002ed0:	f7fe fc46 	bl	8001760 <LL_ADC_DisableIT_AWD2>
    if (AnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_1)
 8002ed4:	e023      	b.n	8002f1e <HAL_ADC_AnalogWDGConfig+0x3fe>
      }
      /* (AnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_3) */
      else
      {
        /* Update state, clear previous result related to AWD3 */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002eda:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	655a      	str	r2, [r3, #84]	; 0x54

        /* Clear flag ADC analog watchdog */
        /* Note: Flag cleared Clear the ADC Analog watchdog flag to be ready  */
        /* to use for HAL_ADC_IRQHandler() or HAL_ADC_PollForEvent()          */
        /* (in case left enabled by previous ADC operations).                 */
        LL_ADC_ClearFlag_AWD3(hadc->Instance);
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	4618      	mov	r0, r3
 8002ee8:	f7fe fbec 	bl	80016c4 <LL_ADC_ClearFlag_AWD3>

        /* Configure ADC analog watchdog interrupt */
        if (AnalogWDGConfig->ITMode == ENABLE)
 8002eec:	683b      	ldr	r3, [r7, #0]
 8002eee:	7b1b      	ldrb	r3, [r3, #12]
 8002ef0:	2b01      	cmp	r3, #1
 8002ef2:	d105      	bne.n	8002f00 <HAL_ADC_AnalogWDGConfig+0x3e0>
        {
          LL_ADC_EnableIT_AWD3(hadc->Instance);
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	4618      	mov	r0, r3
 8002efa:	f7fe fc11 	bl	8001720 <LL_ADC_EnableIT_AWD3>
    if (AnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_1)
 8002efe:	e00e      	b.n	8002f1e <HAL_ADC_AnalogWDGConfig+0x3fe>
        }
        else
        {
          LL_ADC_DisableIT_AWD3(hadc->Instance);
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	4618      	mov	r0, r3
 8002f06:	f7fe fc3b 	bl	8001780 <LL_ADC_DisableIT_AWD3>
    if (AnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_1)
 8002f0a:	e008      	b.n	8002f1e <HAL_ADC_AnalogWDGConfig+0x3fe>
  /* If a conversion is on going on ADC group regular or injected, no update  */
  /* could be done on neither of the AWD configuration structure parameters.  */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f10:	f043 0220 	orr.w	r2, r3, #32
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8002f18:	2301      	movs	r3, #1
 8002f1a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  }
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	2200      	movs	r2, #0
 8002f22:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8002f26:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
}
 8002f2a:	4618      	mov	r0, r3
 8002f2c:	3738      	adds	r7, #56	; 0x38
 8002f2e:	46bd      	mov	sp, r7
 8002f30:	bd80      	pop	{r7, pc}
 8002f32:	bf00      	nop
 8002f34:	0017ffff 	.word	0x0017ffff

08002f38 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 8002f38:	b580      	push	{r7, lr}
 8002f3a:	b088      	sub	sp, #32
 8002f3c:	af00      	add	r7, sp, #0
 8002f3e:	6078      	str	r0, [r7, #4]
 8002f40:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 8002f42:	2300      	movs	r3, #0
 8002f44:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 8002f46:	683b      	ldr	r3, [r7, #0]
 8002f48:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	4618      	mov	r0, r3
 8002f50:	f7fe fb63 	bl	800161a <LL_ADC_REG_IsConversionOngoing>
 8002f54:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	4618      	mov	r0, r3
 8002f5c:	f7fe fb84 	bl	8001668 <LL_ADC_INJ_IsConversionOngoing>
 8002f60:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 8002f62:	693b      	ldr	r3, [r7, #16]
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d103      	bne.n	8002f70 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	f000 8098 	beq.w	80030a0 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	68db      	ldr	r3, [r3, #12]
 8002f76:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d02a      	beq.n	8002fd4 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	7e5b      	ldrb	r3, [r3, #25]
 8002f82:	2b01      	cmp	r3, #1
 8002f84:	d126      	bne.n	8002fd4 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	7e1b      	ldrb	r3, [r3, #24]
 8002f8a:	2b01      	cmp	r3, #1
 8002f8c:	d122      	bne.n	8002fd4 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 8002f8e:	2301      	movs	r3, #1
 8002f90:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8002f92:	e014      	b.n	8002fbe <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8002f94:	69fb      	ldr	r3, [r7, #28]
 8002f96:	4a45      	ldr	r2, [pc, #276]	; (80030ac <ADC_ConversionStop+0x174>)
 8002f98:	4293      	cmp	r3, r2
 8002f9a:	d90d      	bls.n	8002fb8 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002fa0:	f043 0210 	orr.w	r2, r3, #16
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002fac:	f043 0201 	orr.w	r2, r3, #1
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 8002fb4:	2301      	movs	r3, #1
 8002fb6:	e074      	b.n	80030a2 <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 8002fb8:	69fb      	ldr	r3, [r7, #28]
 8002fba:	3301      	adds	r3, #1
 8002fbc:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002fc8:	2b40      	cmp	r3, #64	; 0x40
 8002fca:	d1e3      	bne.n	8002f94 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	2240      	movs	r2, #64	; 0x40
 8002fd2:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8002fd4:	69bb      	ldr	r3, [r7, #24]
 8002fd6:	2b02      	cmp	r3, #2
 8002fd8:	d014      	beq.n	8003004 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	4618      	mov	r0, r3
 8002fe0:	f7fe fb1b 	bl	800161a <LL_ADC_REG_IsConversionOngoing>
 8002fe4:	4603      	mov	r3, r0
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d00c      	beq.n	8003004 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	4618      	mov	r0, r3
 8002ff0:	f7fe fad8 	bl	80015a4 <LL_ADC_IsDisableOngoing>
 8002ff4:	4603      	mov	r3, r0
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d104      	bne.n	8003004 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	4618      	mov	r0, r3
 8003000:	f7fe faf7 	bl	80015f2 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8003004:	69bb      	ldr	r3, [r7, #24]
 8003006:	2b01      	cmp	r3, #1
 8003008:	d014      	beq.n	8003034 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	4618      	mov	r0, r3
 8003010:	f7fe fb2a 	bl	8001668 <LL_ADC_INJ_IsConversionOngoing>
 8003014:	4603      	mov	r3, r0
 8003016:	2b00      	cmp	r3, #0
 8003018:	d00c      	beq.n	8003034 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	4618      	mov	r0, r3
 8003020:	f7fe fac0 	bl	80015a4 <LL_ADC_IsDisableOngoing>
 8003024:	4603      	mov	r3, r0
 8003026:	2b00      	cmp	r3, #0
 8003028:	d104      	bne.n	8003034 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	4618      	mov	r0, r3
 8003030:	f7fe fb06 	bl	8001640 <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 8003034:	69bb      	ldr	r3, [r7, #24]
 8003036:	2b02      	cmp	r3, #2
 8003038:	d005      	beq.n	8003046 <ADC_ConversionStop+0x10e>
 800303a:	69bb      	ldr	r3, [r7, #24]
 800303c:	2b03      	cmp	r3, #3
 800303e:	d105      	bne.n	800304c <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8003040:	230c      	movs	r3, #12
 8003042:	617b      	str	r3, [r7, #20]
        break;
 8003044:	e005      	b.n	8003052 <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8003046:	2308      	movs	r3, #8
 8003048:	617b      	str	r3, [r7, #20]
        break;
 800304a:	e002      	b.n	8003052 <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 800304c:	2304      	movs	r3, #4
 800304e:	617b      	str	r3, [r7, #20]
        break;
 8003050:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8003052:	f7fe f869 	bl	8001128 <HAL_GetTick>
 8003056:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8003058:	e01b      	b.n	8003092 <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 800305a:	f7fe f865 	bl	8001128 <HAL_GetTick>
 800305e:	4602      	mov	r2, r0
 8003060:	68bb      	ldr	r3, [r7, #8]
 8003062:	1ad3      	subs	r3, r2, r3
 8003064:	2b05      	cmp	r3, #5
 8003066:	d914      	bls.n	8003092 <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	689a      	ldr	r2, [r3, #8]
 800306e:	697b      	ldr	r3, [r7, #20]
 8003070:	4013      	ands	r3, r2
 8003072:	2b00      	cmp	r3, #0
 8003074:	d00d      	beq.n	8003092 <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800307a:	f043 0210 	orr.w	r2, r3, #16
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003086:	f043 0201 	orr.w	r2, r3, #1
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 800308e:	2301      	movs	r3, #1
 8003090:	e007      	b.n	80030a2 <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	689a      	ldr	r2, [r3, #8]
 8003098:	697b      	ldr	r3, [r7, #20]
 800309a:	4013      	ands	r3, r2
 800309c:	2b00      	cmp	r3, #0
 800309e:	d1dc      	bne.n	800305a <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 80030a0:	2300      	movs	r3, #0
}
 80030a2:	4618      	mov	r0, r3
 80030a4:	3720      	adds	r7, #32
 80030a6:	46bd      	mov	sp, r7
 80030a8:	bd80      	pop	{r7, pc}
 80030aa:	bf00      	nop
 80030ac:	a33fffff 	.word	0xa33fffff

080030b0 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80030b0:	b580      	push	{r7, lr}
 80030b2:	b084      	sub	sp, #16
 80030b4:	af00      	add	r7, sp, #0
 80030b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 80030b8:	2300      	movs	r3, #0
 80030ba:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	4618      	mov	r0, r3
 80030c2:	f7fe fa5c 	bl	800157e <LL_ADC_IsEnabled>
 80030c6:	4603      	mov	r3, r0
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d169      	bne.n	80031a0 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	689a      	ldr	r2, [r3, #8]
 80030d2:	4b36      	ldr	r3, [pc, #216]	; (80031ac <ADC_Enable+0xfc>)
 80030d4:	4013      	ands	r3, r2
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d00d      	beq.n	80030f6 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80030de:	f043 0210 	orr.w	r2, r3, #16
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030ea:	f043 0201 	orr.w	r2, r3, #1
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 80030f2:	2301      	movs	r3, #1
 80030f4:	e055      	b.n	80031a2 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	4618      	mov	r0, r3
 80030fc:	f7fe fa17 	bl	800152e <LL_ADC_Enable>

    if((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8003100:	482b      	ldr	r0, [pc, #172]	; (80031b0 <ADC_Enable+0x100>)
 8003102:	f7fe f843 	bl	800118c <LL_ADC_GetCommonPathInternalCh>
 8003106:	4603      	mov	r3, r0
 8003108:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800310c:	2b00      	cmp	r3, #0
 800310e:	d013      	beq.n	8003138 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003110:	4b28      	ldr	r3, [pc, #160]	; (80031b4 <ADC_Enable+0x104>)
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	099b      	lsrs	r3, r3, #6
 8003116:	4a28      	ldr	r2, [pc, #160]	; (80031b8 <ADC_Enable+0x108>)
 8003118:	fba2 2303 	umull	r2, r3, r2, r3
 800311c:	099b      	lsrs	r3, r3, #6
 800311e:	1c5a      	adds	r2, r3, #1
 8003120:	4613      	mov	r3, r2
 8003122:	005b      	lsls	r3, r3, #1
 8003124:	4413      	add	r3, r2
 8003126:	009b      	lsls	r3, r3, #2
 8003128:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 800312a:	e002      	b.n	8003132 <ADC_Enable+0x82>
      {
        wait_loop_index--;
 800312c:	68bb      	ldr	r3, [r7, #8]
 800312e:	3b01      	subs	r3, #1
 8003130:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 8003132:	68bb      	ldr	r3, [r7, #8]
 8003134:	2b00      	cmp	r3, #0
 8003136:	d1f9      	bne.n	800312c <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8003138:	f7fd fff6 	bl	8001128 <HAL_GetTick>
 800313c:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800313e:	e028      	b.n	8003192 <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	4618      	mov	r0, r3
 8003146:	f7fe fa1a 	bl	800157e <LL_ADC_IsEnabled>
 800314a:	4603      	mov	r3, r0
 800314c:	2b00      	cmp	r3, #0
 800314e:	d104      	bne.n	800315a <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	4618      	mov	r0, r3
 8003156:	f7fe f9ea 	bl	800152e <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800315a:	f7fd ffe5 	bl	8001128 <HAL_GetTick>
 800315e:	4602      	mov	r2, r0
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	1ad3      	subs	r3, r2, r3
 8003164:	2b02      	cmp	r3, #2
 8003166:	d914      	bls.n	8003192 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	f003 0301 	and.w	r3, r3, #1
 8003172:	2b01      	cmp	r3, #1
 8003174:	d00d      	beq.n	8003192 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800317a:	f043 0210 	orr.w	r2, r3, #16
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003186:	f043 0201 	orr.w	r2, r3, #1
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 800318e:	2301      	movs	r3, #1
 8003190:	e007      	b.n	80031a2 <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	f003 0301 	and.w	r3, r3, #1
 800319c:	2b01      	cmp	r3, #1
 800319e:	d1cf      	bne.n	8003140 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80031a0:	2300      	movs	r3, #0
}
 80031a2:	4618      	mov	r0, r3
 80031a4:	3710      	adds	r7, #16
 80031a6:	46bd      	mov	sp, r7
 80031a8:	bd80      	pop	{r7, pc}
 80031aa:	bf00      	nop
 80031ac:	8000003f 	.word	0x8000003f
 80031b0:	50040300 	.word	0x50040300
 80031b4:	20000000 	.word	0x20000000
 80031b8:	053e2d63 	.word	0x053e2d63

080031bc <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 80031bc:	b580      	push	{r7, lr}
 80031be:	b084      	sub	sp, #16
 80031c0:	af00      	add	r7, sp, #0
 80031c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	4618      	mov	r0, r3
 80031ca:	f7fe f9eb 	bl	80015a4 <LL_ADC_IsDisableOngoing>
 80031ce:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	4618      	mov	r0, r3
 80031d6:	f7fe f9d2 	bl	800157e <LL_ADC_IsEnabled>
 80031da:	4603      	mov	r3, r0
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d047      	beq.n	8003270 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d144      	bne.n	8003270 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	689b      	ldr	r3, [r3, #8]
 80031ec:	f003 030d 	and.w	r3, r3, #13
 80031f0:	2b01      	cmp	r3, #1
 80031f2:	d10c      	bne.n	800320e <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	4618      	mov	r0, r3
 80031fa:	f7fe f9ac 	bl	8001556 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	2203      	movs	r2, #3
 8003204:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003206:	f7fd ff8f 	bl	8001128 <HAL_GetTick>
 800320a:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800320c:	e029      	b.n	8003262 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003212:	f043 0210 	orr.w	r2, r3, #16
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	655a      	str	r2, [r3, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800321e:	f043 0201 	orr.w	r2, r3, #1
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	659a      	str	r2, [r3, #88]	; 0x58
      return HAL_ERROR;
 8003226:	2301      	movs	r3, #1
 8003228:	e023      	b.n	8003272 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800322a:	f7fd ff7d 	bl	8001128 <HAL_GetTick>
 800322e:	4602      	mov	r2, r0
 8003230:	68bb      	ldr	r3, [r7, #8]
 8003232:	1ad3      	subs	r3, r2, r3
 8003234:	2b02      	cmp	r3, #2
 8003236:	d914      	bls.n	8003262 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	689b      	ldr	r3, [r3, #8]
 800323e:	f003 0301 	and.w	r3, r3, #1
 8003242:	2b00      	cmp	r3, #0
 8003244:	d00d      	beq.n	8003262 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800324a:	f043 0210 	orr.w	r2, r3, #16
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003256:	f043 0201 	orr.w	r2, r3, #1
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 800325e:	2301      	movs	r3, #1
 8003260:	e007      	b.n	8003272 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	689b      	ldr	r3, [r3, #8]
 8003268:	f003 0301 	and.w	r3, r3, #1
 800326c:	2b00      	cmp	r3, #0
 800326e:	d1dc      	bne.n	800322a <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003270:	2300      	movs	r3, #0
}
 8003272:	4618      	mov	r0, r3
 8003274:	3710      	adds	r7, #16
 8003276:	46bd      	mov	sp, r7
 8003278:	bd80      	pop	{r7, pc}

0800327a <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800327a:	b580      	push	{r7, lr}
 800327c:	b084      	sub	sp, #16
 800327e:	af00      	add	r7, sp, #0
 8003280:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003286:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800328c:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003290:	2b00      	cmp	r3, #0
 8003292:	d14b      	bne.n	800332c <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003298:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	655a      	str	r2, [r3, #84]	; 0x54

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	f003 0308 	and.w	r3, r3, #8
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d021      	beq.n	80032f2 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	4618      	mov	r0, r3
 80032b4:	f7fd ffe0 	bl	8001278 <LL_ADC_REG_IsTriggerSourceSWStart>
 80032b8:	4603      	mov	r3, r0
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d032      	beq.n	8003324 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	68db      	ldr	r3, [r3, #12]
 80032c4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d12b      	bne.n	8003324 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80032d0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	655a      	str	r2, [r3, #84]	; 0x54
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80032dc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d11f      	bne.n	8003324 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80032e8:	f043 0201 	orr.w	r2, r3, #1
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	655a      	str	r2, [r3, #84]	; 0x54
 80032f0:	e018      	b.n	8003324 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	68db      	ldr	r3, [r3, #12]
 80032f8:	f003 0302 	and.w	r3, r3, #2
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d111      	bne.n	8003324 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003304:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	655a      	str	r2, [r3, #84]	; 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003310:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003314:	2b00      	cmp	r3, #0
 8003316:	d105      	bne.n	8003324 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800331c:	f043 0201 	orr.w	r2, r3, #1
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	655a      	str	r2, [r3, #84]	; 0x54

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003324:	68f8      	ldr	r0, [r7, #12]
 8003326:	f7fe ffeb 	bl	8002300 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800332a:	e00e      	b.n	800334a <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003330:	f003 0310 	and.w	r3, r3, #16
 8003334:	2b00      	cmp	r3, #0
 8003336:	d003      	beq.n	8003340 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8003338:	68f8      	ldr	r0, [r7, #12]
 800333a:	f7fd f962 	bl	8000602 <HAL_ADC_ErrorCallback>
}
 800333e:	e004      	b.n	800334a <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003344:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003346:	6878      	ldr	r0, [r7, #4]
 8003348:	4798      	blx	r3
}
 800334a:	bf00      	nop
 800334c:	3710      	adds	r7, #16
 800334e:	46bd      	mov	sp, r7
 8003350:	bd80      	pop	{r7, pc}

08003352 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8003352:	b580      	push	{r7, lr}
 8003354:	b084      	sub	sp, #16
 8003356:	af00      	add	r7, sp, #0
 8003358:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800335e:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003360:	68f8      	ldr	r0, [r7, #12]
 8003362:	f7fe ffd7 	bl	8002314 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003366:	bf00      	nop
 8003368:	3710      	adds	r7, #16
 800336a:	46bd      	mov	sp, r7
 800336c:	bd80      	pop	{r7, pc}

0800336e <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 800336e:	b580      	push	{r7, lr}
 8003370:	b084      	sub	sp, #16
 8003372:	af00      	add	r7, sp, #0
 8003374:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800337a:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003380:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800338c:	f043 0204 	orr.w	r2, r3, #4
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	659a      	str	r2, [r3, #88]	; 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003394:	68f8      	ldr	r0, [r7, #12]
 8003396:	f7fd f934 	bl	8000602 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800339a:	bf00      	nop
 800339c:	3710      	adds	r7, #16
 800339e:	46bd      	mov	sp, r7
 80033a0:	bd80      	pop	{r7, pc}

080033a2 <LL_ADC_IsEnabled>:
{
 80033a2:	b480      	push	{r7}
 80033a4:	b083      	sub	sp, #12
 80033a6:	af00      	add	r7, sp, #0
 80033a8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	689b      	ldr	r3, [r3, #8]
 80033ae:	f003 0301 	and.w	r3, r3, #1
 80033b2:	2b01      	cmp	r3, #1
 80033b4:	d101      	bne.n	80033ba <LL_ADC_IsEnabled+0x18>
 80033b6:	2301      	movs	r3, #1
 80033b8:	e000      	b.n	80033bc <LL_ADC_IsEnabled+0x1a>
 80033ba:	2300      	movs	r3, #0
}
 80033bc:	4618      	mov	r0, r3
 80033be:	370c      	adds	r7, #12
 80033c0:	46bd      	mov	sp, r7
 80033c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033c6:	4770      	bx	lr

080033c8 <LL_ADC_REG_IsConversionOngoing>:
{
 80033c8:	b480      	push	{r7}
 80033ca:	b083      	sub	sp, #12
 80033cc:	af00      	add	r7, sp, #0
 80033ce:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	689b      	ldr	r3, [r3, #8]
 80033d4:	f003 0304 	and.w	r3, r3, #4
 80033d8:	2b04      	cmp	r3, #4
 80033da:	d101      	bne.n	80033e0 <LL_ADC_REG_IsConversionOngoing+0x18>
 80033dc:	2301      	movs	r3, #1
 80033de:	e000      	b.n	80033e2 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80033e0:	2300      	movs	r3, #0
}
 80033e2:	4618      	mov	r0, r3
 80033e4:	370c      	adds	r7, #12
 80033e6:	46bd      	mov	sp, r7
 80033e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ec:	4770      	bx	lr

080033ee <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80033ee:	b480      	push	{r7}
 80033f0:	b083      	sub	sp, #12
 80033f2:	af00      	add	r7, sp, #0
 80033f4:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 80033f6:	bf00      	nop
 80033f8:	370c      	adds	r7, #12
 80033fa:	46bd      	mov	sp, r7
 80033fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003400:	4770      	bx	lr

08003402 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8003402:	b480      	push	{r7}
 8003404:	b083      	sub	sp, #12
 8003406:	af00      	add	r7, sp, #0
 8003408:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 800340a:	bf00      	nop
 800340c:	370c      	adds	r7, #12
 800340e:	46bd      	mov	sp, r7
 8003410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003414:	4770      	bx	lr

08003416 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8003416:	b480      	push	{r7}
 8003418:	b083      	sub	sp, #12
 800341a:	af00      	add	r7, sp, #0
 800341c:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 800341e:	bf00      	nop
 8003420:	370c      	adds	r7, #12
 8003422:	46bd      	mov	sp, r7
 8003424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003428:	4770      	bx	lr

0800342a <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 800342a:	b480      	push	{r7}
 800342c:	b083      	sub	sp, #12
 800342e:	af00      	add	r7, sp, #0
 8003430:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8003432:	bf00      	nop
 8003434:	370c      	adds	r7, #12
 8003436:	46bd      	mov	sp, r7
 8003438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800343c:	4770      	bx	lr

0800343e <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 800343e:	b480      	push	{r7}
 8003440:	b083      	sub	sp, #12
 8003442:	af00      	add	r7, sp, #0
 8003444:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8003446:	bf00      	nop
 8003448:	370c      	adds	r7, #12
 800344a:	46bd      	mov	sp, r7
 800344c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003450:	4770      	bx	lr
	...

08003454 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8003454:	b590      	push	{r4, r7, lr}
 8003456:	b09f      	sub	sp, #124	; 0x7c
 8003458:	af00      	add	r7, sp, #0
 800345a:	6078      	str	r0, [r7, #4]
 800345c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800345e:	2300      	movs	r3, #0
 8003460:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800346a:	2b01      	cmp	r3, #1
 800346c:	d101      	bne.n	8003472 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 800346e:	2302      	movs	r3, #2
 8003470:	e089      	b.n	8003586 <HAL_ADCEx_MultiModeConfigChannel+0x132>
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	2201      	movs	r2, #1
 8003476:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 800347a:	2300      	movs	r3, #0
 800347c:	65fb      	str	r3, [r7, #92]	; 0x5c
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);
 800347e:	2300      	movs	r3, #0
 8003480:	663b      	str	r3, [r7, #96]	; 0x60

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	4a42      	ldr	r2, [pc, #264]	; (8003590 <HAL_ADCEx_MultiModeConfigChannel+0x13c>)
 8003488:	4293      	cmp	r3, r2
 800348a:	d102      	bne.n	8003492 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 800348c:	4b41      	ldr	r3, [pc, #260]	; (8003594 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 800348e:	60bb      	str	r3, [r7, #8]
 8003490:	e001      	b.n	8003496 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8003492:	2300      	movs	r3, #0
 8003494:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 8003496:	68bb      	ldr	r3, [r7, #8]
 8003498:	2b00      	cmp	r3, #0
 800349a:	d10b      	bne.n	80034b4 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80034a0:	f043 0220 	orr.w	r2, r3, #32
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	2200      	movs	r2, #0
 80034ac:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    return HAL_ERROR;
 80034b0:	2301      	movs	r3, #1
 80034b2:	e068      	b.n	8003586 <HAL_ADCEx_MultiModeConfigChannel+0x132>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 80034b4:	68bb      	ldr	r3, [r7, #8]
 80034b6:	4618      	mov	r0, r3
 80034b8:	f7ff ff86 	bl	80033c8 <LL_ADC_REG_IsConversionOngoing>
 80034bc:	6738      	str	r0, [r7, #112]	; 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	4618      	mov	r0, r3
 80034c4:	f7ff ff80 	bl	80033c8 <LL_ADC_REG_IsConversionOngoing>
 80034c8:	4603      	mov	r3, r0
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d14a      	bne.n	8003564 <HAL_ADCEx_MultiModeConfigChannel+0x110>
      && (tmphadcSlave_conversion_on_going == 0UL))
 80034ce:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d147      	bne.n	8003564 <HAL_ADCEx_MultiModeConfigChannel+0x110>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80034d4:	4b30      	ldr	r3, [pc, #192]	; (8003598 <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 80034d6:	66fb      	str	r3, [r7, #108]	; 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80034d8:	683b      	ldr	r3, [r7, #0]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d027      	beq.n	8003530 <HAL_ADCEx_MultiModeConfigChannel+0xdc>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 80034e0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80034e2:	689b      	ldr	r3, [r3, #8]
 80034e4:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80034e8:	683b      	ldr	r3, [r7, #0]
 80034ea:	6859      	ldr	r1, [r3, #4]
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80034f2:	035b      	lsls	r3, r3, #13
 80034f4:	430b      	orrs	r3, r1
 80034f6:	431a      	orrs	r2, r3
 80034f8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80034fa:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80034fc:	4824      	ldr	r0, [pc, #144]	; (8003590 <HAL_ADCEx_MultiModeConfigChannel+0x13c>)
 80034fe:	f7ff ff50 	bl	80033a2 <LL_ADC_IsEnabled>
 8003502:	4604      	mov	r4, r0
 8003504:	4823      	ldr	r0, [pc, #140]	; (8003594 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8003506:	f7ff ff4c 	bl	80033a2 <LL_ADC_IsEnabled>
 800350a:	4603      	mov	r3, r0
 800350c:	4323      	orrs	r3, r4
 800350e:	2b00      	cmp	r3, #0
 8003510:	d132      	bne.n	8003578 <HAL_ADCEx_MultiModeConfigChannel+0x124>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8003512:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003514:	689b      	ldr	r3, [r3, #8]
 8003516:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 800351a:	f023 030f 	bic.w	r3, r3, #15
 800351e:	683a      	ldr	r2, [r7, #0]
 8003520:	6811      	ldr	r1, [r2, #0]
 8003522:	683a      	ldr	r2, [r7, #0]
 8003524:	6892      	ldr	r2, [r2, #8]
 8003526:	430a      	orrs	r2, r1
 8003528:	431a      	orrs	r2, r3
 800352a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800352c:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800352e:	e023      	b.n	8003578 <HAL_ADCEx_MultiModeConfigChannel+0x124>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8003530:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003532:	689b      	ldr	r3, [r3, #8]
 8003534:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003538:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800353a:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800353c:	4814      	ldr	r0, [pc, #80]	; (8003590 <HAL_ADCEx_MultiModeConfigChannel+0x13c>)
 800353e:	f7ff ff30 	bl	80033a2 <LL_ADC_IsEnabled>
 8003542:	4604      	mov	r4, r0
 8003544:	4813      	ldr	r0, [pc, #76]	; (8003594 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8003546:	f7ff ff2c 	bl	80033a2 <LL_ADC_IsEnabled>
 800354a:	4603      	mov	r3, r0
 800354c:	4323      	orrs	r3, r4
 800354e:	2b00      	cmp	r3, #0
 8003550:	d112      	bne.n	8003578 <HAL_ADCEx_MultiModeConfigChannel+0x124>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8003552:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003554:	689b      	ldr	r3, [r3, #8]
 8003556:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 800355a:	f023 030f 	bic.w	r3, r3, #15
 800355e:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8003560:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003562:	e009      	b.n	8003578 <HAL_ADCEx_MultiModeConfigChannel+0x124>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003568:	f043 0220 	orr.w	r2, r3, #32
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8003570:	2301      	movs	r3, #1
 8003572:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 8003576:	e000      	b.n	800357a <HAL_ADCEx_MultiModeConfigChannel+0x126>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003578:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	2200      	movs	r2, #0
 800357e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8003582:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 8003586:	4618      	mov	r0, r3
 8003588:	377c      	adds	r7, #124	; 0x7c
 800358a:	46bd      	mov	sp, r7
 800358c:	bd90      	pop	{r4, r7, pc}
 800358e:	bf00      	nop
 8003590:	50040000 	.word	0x50040000
 8003594:	50040100 	.word	0x50040100
 8003598:	50040300 	.word	0x50040300

0800359c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800359c:	b480      	push	{r7}
 800359e:	b085      	sub	sp, #20
 80035a0:	af00      	add	r7, sp, #0
 80035a2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	f003 0307 	and.w	r3, r3, #7
 80035aa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80035ac:	4b0c      	ldr	r3, [pc, #48]	; (80035e0 <__NVIC_SetPriorityGrouping+0x44>)
 80035ae:	68db      	ldr	r3, [r3, #12]
 80035b0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80035b2:	68ba      	ldr	r2, [r7, #8]
 80035b4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80035b8:	4013      	ands	r3, r2
 80035ba:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80035c0:	68bb      	ldr	r3, [r7, #8]
 80035c2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80035c4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80035c8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80035cc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80035ce:	4a04      	ldr	r2, [pc, #16]	; (80035e0 <__NVIC_SetPriorityGrouping+0x44>)
 80035d0:	68bb      	ldr	r3, [r7, #8]
 80035d2:	60d3      	str	r3, [r2, #12]
}
 80035d4:	bf00      	nop
 80035d6:	3714      	adds	r7, #20
 80035d8:	46bd      	mov	sp, r7
 80035da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035de:	4770      	bx	lr
 80035e0:	e000ed00 	.word	0xe000ed00

080035e4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80035e4:	b480      	push	{r7}
 80035e6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80035e8:	4b04      	ldr	r3, [pc, #16]	; (80035fc <__NVIC_GetPriorityGrouping+0x18>)
 80035ea:	68db      	ldr	r3, [r3, #12]
 80035ec:	0a1b      	lsrs	r3, r3, #8
 80035ee:	f003 0307 	and.w	r3, r3, #7
}
 80035f2:	4618      	mov	r0, r3
 80035f4:	46bd      	mov	sp, r7
 80035f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035fa:	4770      	bx	lr
 80035fc:	e000ed00 	.word	0xe000ed00

08003600 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003600:	b480      	push	{r7}
 8003602:	b083      	sub	sp, #12
 8003604:	af00      	add	r7, sp, #0
 8003606:	4603      	mov	r3, r0
 8003608:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800360a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800360e:	2b00      	cmp	r3, #0
 8003610:	db0b      	blt.n	800362a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003612:	79fb      	ldrb	r3, [r7, #7]
 8003614:	f003 021f 	and.w	r2, r3, #31
 8003618:	4907      	ldr	r1, [pc, #28]	; (8003638 <__NVIC_EnableIRQ+0x38>)
 800361a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800361e:	095b      	lsrs	r3, r3, #5
 8003620:	2001      	movs	r0, #1
 8003622:	fa00 f202 	lsl.w	r2, r0, r2
 8003626:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800362a:	bf00      	nop
 800362c:	370c      	adds	r7, #12
 800362e:	46bd      	mov	sp, r7
 8003630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003634:	4770      	bx	lr
 8003636:	bf00      	nop
 8003638:	e000e100 	.word	0xe000e100

0800363c <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800363c:	b480      	push	{r7}
 800363e:	b083      	sub	sp, #12
 8003640:	af00      	add	r7, sp, #0
 8003642:	4603      	mov	r3, r0
 8003644:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003646:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800364a:	2b00      	cmp	r3, #0
 800364c:	db12      	blt.n	8003674 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800364e:	79fb      	ldrb	r3, [r7, #7]
 8003650:	f003 021f 	and.w	r2, r3, #31
 8003654:	490a      	ldr	r1, [pc, #40]	; (8003680 <__NVIC_DisableIRQ+0x44>)
 8003656:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800365a:	095b      	lsrs	r3, r3, #5
 800365c:	2001      	movs	r0, #1
 800365e:	fa00 f202 	lsl.w	r2, r0, r2
 8003662:	3320      	adds	r3, #32
 8003664:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8003668:	f3bf 8f4f 	dsb	sy
}
 800366c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800366e:	f3bf 8f6f 	isb	sy
}
 8003672:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8003674:	bf00      	nop
 8003676:	370c      	adds	r7, #12
 8003678:	46bd      	mov	sp, r7
 800367a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800367e:	4770      	bx	lr
 8003680:	e000e100 	.word	0xe000e100

08003684 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003684:	b480      	push	{r7}
 8003686:	b083      	sub	sp, #12
 8003688:	af00      	add	r7, sp, #0
 800368a:	4603      	mov	r3, r0
 800368c:	6039      	str	r1, [r7, #0]
 800368e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003690:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003694:	2b00      	cmp	r3, #0
 8003696:	db0a      	blt.n	80036ae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003698:	683b      	ldr	r3, [r7, #0]
 800369a:	b2da      	uxtb	r2, r3
 800369c:	490c      	ldr	r1, [pc, #48]	; (80036d0 <__NVIC_SetPriority+0x4c>)
 800369e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036a2:	0112      	lsls	r2, r2, #4
 80036a4:	b2d2      	uxtb	r2, r2
 80036a6:	440b      	add	r3, r1
 80036a8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80036ac:	e00a      	b.n	80036c4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80036ae:	683b      	ldr	r3, [r7, #0]
 80036b0:	b2da      	uxtb	r2, r3
 80036b2:	4908      	ldr	r1, [pc, #32]	; (80036d4 <__NVIC_SetPriority+0x50>)
 80036b4:	79fb      	ldrb	r3, [r7, #7]
 80036b6:	f003 030f 	and.w	r3, r3, #15
 80036ba:	3b04      	subs	r3, #4
 80036bc:	0112      	lsls	r2, r2, #4
 80036be:	b2d2      	uxtb	r2, r2
 80036c0:	440b      	add	r3, r1
 80036c2:	761a      	strb	r2, [r3, #24]
}
 80036c4:	bf00      	nop
 80036c6:	370c      	adds	r7, #12
 80036c8:	46bd      	mov	sp, r7
 80036ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ce:	4770      	bx	lr
 80036d0:	e000e100 	.word	0xe000e100
 80036d4:	e000ed00 	.word	0xe000ed00

080036d8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80036d8:	b480      	push	{r7}
 80036da:	b089      	sub	sp, #36	; 0x24
 80036dc:	af00      	add	r7, sp, #0
 80036de:	60f8      	str	r0, [r7, #12]
 80036e0:	60b9      	str	r1, [r7, #8]
 80036e2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	f003 0307 	and.w	r3, r3, #7
 80036ea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80036ec:	69fb      	ldr	r3, [r7, #28]
 80036ee:	f1c3 0307 	rsb	r3, r3, #7
 80036f2:	2b04      	cmp	r3, #4
 80036f4:	bf28      	it	cs
 80036f6:	2304      	movcs	r3, #4
 80036f8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80036fa:	69fb      	ldr	r3, [r7, #28]
 80036fc:	3304      	adds	r3, #4
 80036fe:	2b06      	cmp	r3, #6
 8003700:	d902      	bls.n	8003708 <NVIC_EncodePriority+0x30>
 8003702:	69fb      	ldr	r3, [r7, #28]
 8003704:	3b03      	subs	r3, #3
 8003706:	e000      	b.n	800370a <NVIC_EncodePriority+0x32>
 8003708:	2300      	movs	r3, #0
 800370a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800370c:	f04f 32ff 	mov.w	r2, #4294967295
 8003710:	69bb      	ldr	r3, [r7, #24]
 8003712:	fa02 f303 	lsl.w	r3, r2, r3
 8003716:	43da      	mvns	r2, r3
 8003718:	68bb      	ldr	r3, [r7, #8]
 800371a:	401a      	ands	r2, r3
 800371c:	697b      	ldr	r3, [r7, #20]
 800371e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003720:	f04f 31ff 	mov.w	r1, #4294967295
 8003724:	697b      	ldr	r3, [r7, #20]
 8003726:	fa01 f303 	lsl.w	r3, r1, r3
 800372a:	43d9      	mvns	r1, r3
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003730:	4313      	orrs	r3, r2
         );
}
 8003732:	4618      	mov	r0, r3
 8003734:	3724      	adds	r7, #36	; 0x24
 8003736:	46bd      	mov	sp, r7
 8003738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800373c:	4770      	bx	lr
	...

08003740 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003740:	b580      	push	{r7, lr}
 8003742:	b082      	sub	sp, #8
 8003744:	af00      	add	r7, sp, #0
 8003746:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	3b01      	subs	r3, #1
 800374c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003750:	d301      	bcc.n	8003756 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003752:	2301      	movs	r3, #1
 8003754:	e00f      	b.n	8003776 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003756:	4a0a      	ldr	r2, [pc, #40]	; (8003780 <SysTick_Config+0x40>)
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	3b01      	subs	r3, #1
 800375c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800375e:	210f      	movs	r1, #15
 8003760:	f04f 30ff 	mov.w	r0, #4294967295
 8003764:	f7ff ff8e 	bl	8003684 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003768:	4b05      	ldr	r3, [pc, #20]	; (8003780 <SysTick_Config+0x40>)
 800376a:	2200      	movs	r2, #0
 800376c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800376e:	4b04      	ldr	r3, [pc, #16]	; (8003780 <SysTick_Config+0x40>)
 8003770:	2207      	movs	r2, #7
 8003772:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003774:	2300      	movs	r3, #0
}
 8003776:	4618      	mov	r0, r3
 8003778:	3708      	adds	r7, #8
 800377a:	46bd      	mov	sp, r7
 800377c:	bd80      	pop	{r7, pc}
 800377e:	bf00      	nop
 8003780:	e000e010 	.word	0xe000e010

08003784 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003784:	b580      	push	{r7, lr}
 8003786:	b082      	sub	sp, #8
 8003788:	af00      	add	r7, sp, #0
 800378a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800378c:	6878      	ldr	r0, [r7, #4]
 800378e:	f7ff ff05 	bl	800359c <__NVIC_SetPriorityGrouping>
}
 8003792:	bf00      	nop
 8003794:	3708      	adds	r7, #8
 8003796:	46bd      	mov	sp, r7
 8003798:	bd80      	pop	{r7, pc}

0800379a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800379a:	b580      	push	{r7, lr}
 800379c:	b086      	sub	sp, #24
 800379e:	af00      	add	r7, sp, #0
 80037a0:	4603      	mov	r3, r0
 80037a2:	60b9      	str	r1, [r7, #8]
 80037a4:	607a      	str	r2, [r7, #4]
 80037a6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80037a8:	2300      	movs	r3, #0
 80037aa:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80037ac:	f7ff ff1a 	bl	80035e4 <__NVIC_GetPriorityGrouping>
 80037b0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80037b2:	687a      	ldr	r2, [r7, #4]
 80037b4:	68b9      	ldr	r1, [r7, #8]
 80037b6:	6978      	ldr	r0, [r7, #20]
 80037b8:	f7ff ff8e 	bl	80036d8 <NVIC_EncodePriority>
 80037bc:	4602      	mov	r2, r0
 80037be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80037c2:	4611      	mov	r1, r2
 80037c4:	4618      	mov	r0, r3
 80037c6:	f7ff ff5d 	bl	8003684 <__NVIC_SetPriority>
}
 80037ca:	bf00      	nop
 80037cc:	3718      	adds	r7, #24
 80037ce:	46bd      	mov	sp, r7
 80037d0:	bd80      	pop	{r7, pc}

080037d2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80037d2:	b580      	push	{r7, lr}
 80037d4:	b082      	sub	sp, #8
 80037d6:	af00      	add	r7, sp, #0
 80037d8:	4603      	mov	r3, r0
 80037da:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80037dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037e0:	4618      	mov	r0, r3
 80037e2:	f7ff ff0d 	bl	8003600 <__NVIC_EnableIRQ>
}
 80037e6:	bf00      	nop
 80037e8:	3708      	adds	r7, #8
 80037ea:	46bd      	mov	sp, r7
 80037ec:	bd80      	pop	{r7, pc}

080037ee <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80037ee:	b580      	push	{r7, lr}
 80037f0:	b082      	sub	sp, #8
 80037f2:	af00      	add	r7, sp, #0
 80037f4:	4603      	mov	r3, r0
 80037f6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 80037f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037fc:	4618      	mov	r0, r3
 80037fe:	f7ff ff1d 	bl	800363c <__NVIC_DisableIRQ>
}
 8003802:	bf00      	nop
 8003804:	3708      	adds	r7, #8
 8003806:	46bd      	mov	sp, r7
 8003808:	bd80      	pop	{r7, pc}

0800380a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800380a:	b580      	push	{r7, lr}
 800380c:	b082      	sub	sp, #8
 800380e:	af00      	add	r7, sp, #0
 8003810:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003812:	6878      	ldr	r0, [r7, #4]
 8003814:	f7ff ff94 	bl	8003740 <SysTick_Config>
 8003818:	4603      	mov	r3, r0
}
 800381a:	4618      	mov	r0, r3
 800381c:	3708      	adds	r7, #8
 800381e:	46bd      	mov	sp, r7
 8003820:	bd80      	pop	{r7, pc}
	...

08003824 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003824:	b480      	push	{r7}
 8003826:	b085      	sub	sp, #20
 8003828:	af00      	add	r7, sp, #0
 800382a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	2b00      	cmp	r3, #0
 8003830:	d101      	bne.n	8003836 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8003832:	2301      	movs	r3, #1
 8003834:	e098      	b.n	8003968 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	461a      	mov	r2, r3
 800383c:	4b4d      	ldr	r3, [pc, #308]	; (8003974 <HAL_DMA_Init+0x150>)
 800383e:	429a      	cmp	r2, r3
 8003840:	d80f      	bhi.n	8003862 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	461a      	mov	r2, r3
 8003848:	4b4b      	ldr	r3, [pc, #300]	; (8003978 <HAL_DMA_Init+0x154>)
 800384a:	4413      	add	r3, r2
 800384c:	4a4b      	ldr	r2, [pc, #300]	; (800397c <HAL_DMA_Init+0x158>)
 800384e:	fba2 2303 	umull	r2, r3, r2, r3
 8003852:	091b      	lsrs	r3, r3, #4
 8003854:	009a      	lsls	r2, r3, #2
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	4a48      	ldr	r2, [pc, #288]	; (8003980 <HAL_DMA_Init+0x15c>)
 800385e:	641a      	str	r2, [r3, #64]	; 0x40
 8003860:	e00e      	b.n	8003880 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	461a      	mov	r2, r3
 8003868:	4b46      	ldr	r3, [pc, #280]	; (8003984 <HAL_DMA_Init+0x160>)
 800386a:	4413      	add	r3, r2
 800386c:	4a43      	ldr	r2, [pc, #268]	; (800397c <HAL_DMA_Init+0x158>)
 800386e:	fba2 2303 	umull	r2, r3, r2, r3
 8003872:	091b      	lsrs	r3, r3, #4
 8003874:	009a      	lsls	r2, r3, #2
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	4a42      	ldr	r2, [pc, #264]	; (8003988 <HAL_DMA_Init+0x164>)
 800387e:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	2202      	movs	r2, #2
 8003884:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8003896:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800389a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80038a4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	691b      	ldr	r3, [r3, #16]
 80038aa:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80038b0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	699b      	ldr	r3, [r3, #24]
 80038b6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80038bc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	6a1b      	ldr	r3, [r3, #32]
 80038c2:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80038c4:	68fa      	ldr	r2, [r7, #12]
 80038c6:	4313      	orrs	r3, r2
 80038c8:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	68fa      	ldr	r2, [r7, #12]
 80038d0:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	689b      	ldr	r3, [r3, #8]
 80038d6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80038da:	d039      	beq.n	8003950 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038e0:	4a27      	ldr	r2, [pc, #156]	; (8003980 <HAL_DMA_Init+0x15c>)
 80038e2:	4293      	cmp	r3, r2
 80038e4:	d11a      	bne.n	800391c <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80038e6:	4b29      	ldr	r3, [pc, #164]	; (800398c <HAL_DMA_Init+0x168>)
 80038e8:	681a      	ldr	r2, [r3, #0]
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80038ee:	f003 031c 	and.w	r3, r3, #28
 80038f2:	210f      	movs	r1, #15
 80038f4:	fa01 f303 	lsl.w	r3, r1, r3
 80038f8:	43db      	mvns	r3, r3
 80038fa:	4924      	ldr	r1, [pc, #144]	; (800398c <HAL_DMA_Init+0x168>)
 80038fc:	4013      	ands	r3, r2
 80038fe:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8003900:	4b22      	ldr	r3, [pc, #136]	; (800398c <HAL_DMA_Init+0x168>)
 8003902:	681a      	ldr	r2, [r3, #0]
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	6859      	ldr	r1, [r3, #4]
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800390c:	f003 031c 	and.w	r3, r3, #28
 8003910:	fa01 f303 	lsl.w	r3, r1, r3
 8003914:	491d      	ldr	r1, [pc, #116]	; (800398c <HAL_DMA_Init+0x168>)
 8003916:	4313      	orrs	r3, r2
 8003918:	600b      	str	r3, [r1, #0]
 800391a:	e019      	b.n	8003950 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 800391c:	4b1c      	ldr	r3, [pc, #112]	; (8003990 <HAL_DMA_Init+0x16c>)
 800391e:	681a      	ldr	r2, [r3, #0]
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003924:	f003 031c 	and.w	r3, r3, #28
 8003928:	210f      	movs	r1, #15
 800392a:	fa01 f303 	lsl.w	r3, r1, r3
 800392e:	43db      	mvns	r3, r3
 8003930:	4917      	ldr	r1, [pc, #92]	; (8003990 <HAL_DMA_Init+0x16c>)
 8003932:	4013      	ands	r3, r2
 8003934:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8003936:	4b16      	ldr	r3, [pc, #88]	; (8003990 <HAL_DMA_Init+0x16c>)
 8003938:	681a      	ldr	r2, [r3, #0]
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	6859      	ldr	r1, [r3, #4]
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003942:	f003 031c 	and.w	r3, r3, #28
 8003946:	fa01 f303 	lsl.w	r3, r1, r3
 800394a:	4911      	ldr	r1, [pc, #68]	; (8003990 <HAL_DMA_Init+0x16c>)
 800394c:	4313      	orrs	r3, r2
 800394e:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	2200      	movs	r2, #0
 8003954:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	2201      	movs	r2, #1
 800395a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	2200      	movs	r2, #0
 8003962:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8003966:	2300      	movs	r3, #0
}
 8003968:	4618      	mov	r0, r3
 800396a:	3714      	adds	r7, #20
 800396c:	46bd      	mov	sp, r7
 800396e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003972:	4770      	bx	lr
 8003974:	40020407 	.word	0x40020407
 8003978:	bffdfff8 	.word	0xbffdfff8
 800397c:	cccccccd 	.word	0xcccccccd
 8003980:	40020000 	.word	0x40020000
 8003984:	bffdfbf8 	.word	0xbffdfbf8
 8003988:	40020400 	.word	0x40020400
 800398c:	400200a8 	.word	0x400200a8
 8003990:	400204a8 	.word	0x400204a8

08003994 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8003994:	b480      	push	{r7}
 8003996:	b083      	sub	sp, #12
 8003998:	af00      	add	r7, sp, #0
 800399a:	6078      	str	r0, [r7, #4]

  /* Check the DMA handle allocation */
  if (NULL == hdma )
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d101      	bne.n	80039a6 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 80039a2:	2301      	movs	r3, #1
 80039a4:	e072      	b.n	8003a8c <HAL_DMA_DeInit+0xf8>

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Channelx */
  __HAL_DMA_DISABLE(hdma);
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	681a      	ldr	r2, [r3, #0]
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	f022 0201 	bic.w	r2, r2, #1
 80039b4:	601a      	str	r2, [r3, #0]

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	461a      	mov	r2, r3
 80039bc:	4b36      	ldr	r3, [pc, #216]	; (8003a98 <HAL_DMA_DeInit+0x104>)
 80039be:	429a      	cmp	r2, r3
 80039c0:	d80f      	bhi.n	80039e2 <HAL_DMA_DeInit+0x4e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	461a      	mov	r2, r3
 80039c8:	4b34      	ldr	r3, [pc, #208]	; (8003a9c <HAL_DMA_DeInit+0x108>)
 80039ca:	4413      	add	r3, r2
 80039cc:	4a34      	ldr	r2, [pc, #208]	; (8003aa0 <HAL_DMA_DeInit+0x10c>)
 80039ce:	fba2 2303 	umull	r2, r3, r2, r3
 80039d2:	091b      	lsrs	r3, r3, #4
 80039d4:	009a      	lsls	r2, r3, #2
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	4a31      	ldr	r2, [pc, #196]	; (8003aa4 <HAL_DMA_DeInit+0x110>)
 80039de:	641a      	str	r2, [r3, #64]	; 0x40
 80039e0:	e00e      	b.n	8003a00 <HAL_DMA_DeInit+0x6c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	461a      	mov	r2, r3
 80039e8:	4b2f      	ldr	r3, [pc, #188]	; (8003aa8 <HAL_DMA_DeInit+0x114>)
 80039ea:	4413      	add	r3, r2
 80039ec:	4a2c      	ldr	r2, [pc, #176]	; (8003aa0 <HAL_DMA_DeInit+0x10c>)
 80039ee:	fba2 2303 	umull	r2, r3, r2, r3
 80039f2:	091b      	lsrs	r3, r3, #4
 80039f4:	009a      	lsls	r2, r3, #2
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	4a2b      	ldr	r2, [pc, #172]	; (8003aac <HAL_DMA_DeInit+0x118>)
 80039fe:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Reset DMA Channel control register */
  hdma->Instance->CCR = 0U;
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	2200      	movs	r2, #0
 8003a06:	601a      	str	r2, [r3, #0]

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a0c:	f003 021c 	and.w	r2, r3, #28
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a14:	2101      	movs	r1, #1
 8003a16:	fa01 f202 	lsl.w	r2, r1, r2
 8003a1a:	605a      	str	r2, [r3, #4]

#if !defined (DMAMUX1)

  /* Reset DMA channel selection register */
  if (DMA1 == hdma->DmaBaseAddress)
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a20:	4a20      	ldr	r2, [pc, #128]	; (8003aa4 <HAL_DMA_DeInit+0x110>)
 8003a22:	4293      	cmp	r3, r2
 8003a24:	d10d      	bne.n	8003a42 <HAL_DMA_DeInit+0xae>
  {
    /* DMA1 */
    DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8003a26:	4b22      	ldr	r3, [pc, #136]	; (8003ab0 <HAL_DMA_DeInit+0x11c>)
 8003a28:	681a      	ldr	r2, [r3, #0]
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a2e:	f003 031c 	and.w	r3, r3, #28
 8003a32:	210f      	movs	r1, #15
 8003a34:	fa01 f303 	lsl.w	r3, r1, r3
 8003a38:	43db      	mvns	r3, r3
 8003a3a:	491d      	ldr	r1, [pc, #116]	; (8003ab0 <HAL_DMA_DeInit+0x11c>)
 8003a3c:	4013      	ands	r3, r2
 8003a3e:	600b      	str	r3, [r1, #0]
 8003a40:	e00c      	b.n	8003a5c <HAL_DMA_DeInit+0xc8>
  }
  else
  {
    /* DMA2 */
    DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8003a42:	4b1c      	ldr	r3, [pc, #112]	; (8003ab4 <HAL_DMA_DeInit+0x120>)
 8003a44:	681a      	ldr	r2, [r3, #0]
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a4a:	f003 031c 	and.w	r3, r3, #28
 8003a4e:	210f      	movs	r1, #15
 8003a50:	fa01 f303 	lsl.w	r3, r1, r3
 8003a54:	43db      	mvns	r3, r3
 8003a56:	4917      	ldr	r1, [pc, #92]	; (8003ab4 <HAL_DMA_DeInit+0x120>)
 8003a58:	4013      	ands	r3, r2
 8003a5a:	600b      	str	r3, [r1, #0]
  hdma->DMAmuxRequestGenStatusMask = 0U;

#endif /* DMAMUX1 */

  /* Clean callbacks */
  hdma->XferCpltCallback = NULL;
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	2200      	movs	r2, #0
 8003a60:	62da      	str	r2, [r3, #44]	; 0x2c
  hdma->XferHalfCpltCallback = NULL;
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	2200      	movs	r2, #0
 8003a66:	631a      	str	r2, [r3, #48]	; 0x30
  hdma->XferErrorCallback = NULL;
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	2200      	movs	r2, #0
 8003a6c:	635a      	str	r2, [r3, #52]	; 0x34
  hdma->XferAbortCallback = NULL;
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	2200      	movs	r2, #0
 8003a72:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	2200      	movs	r2, #0
 8003a78:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	2200      	movs	r2, #0
 8003a7e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	2200      	movs	r2, #0
 8003a86:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8003a8a:	2300      	movs	r3, #0
}
 8003a8c:	4618      	mov	r0, r3
 8003a8e:	370c      	adds	r7, #12
 8003a90:	46bd      	mov	sp, r7
 8003a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a96:	4770      	bx	lr
 8003a98:	40020407 	.word	0x40020407
 8003a9c:	bffdfff8 	.word	0xbffdfff8
 8003aa0:	cccccccd 	.word	0xcccccccd
 8003aa4:	40020000 	.word	0x40020000
 8003aa8:	bffdfbf8 	.word	0xbffdfbf8
 8003aac:	40020400 	.word	0x40020400
 8003ab0:	400200a8 	.word	0x400200a8
 8003ab4:	400204a8 	.word	0x400204a8

08003ab8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003ab8:	b580      	push	{r7, lr}
 8003aba:	b086      	sub	sp, #24
 8003abc:	af00      	add	r7, sp, #0
 8003abe:	60f8      	str	r0, [r7, #12]
 8003ac0:	60b9      	str	r1, [r7, #8]
 8003ac2:	607a      	str	r2, [r7, #4]
 8003ac4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003ac6:	2300      	movs	r3, #0
 8003ac8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003ad0:	2b01      	cmp	r3, #1
 8003ad2:	d101      	bne.n	8003ad8 <HAL_DMA_Start_IT+0x20>
 8003ad4:	2302      	movs	r3, #2
 8003ad6:	e04b      	b.n	8003b70 <HAL_DMA_Start_IT+0xb8>
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	2201      	movs	r2, #1
 8003adc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003ae6:	b2db      	uxtb	r3, r3
 8003ae8:	2b01      	cmp	r3, #1
 8003aea:	d13a      	bne.n	8003b62 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	2202      	movs	r2, #2
 8003af0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	2200      	movs	r2, #0
 8003af8:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	681a      	ldr	r2, [r3, #0]
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	f022 0201 	bic.w	r2, r2, #1
 8003b08:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003b0a:	683b      	ldr	r3, [r7, #0]
 8003b0c:	687a      	ldr	r2, [r7, #4]
 8003b0e:	68b9      	ldr	r1, [r7, #8]
 8003b10:	68f8      	ldr	r0, [r7, #12]
 8003b12:	f000 f95f 	bl	8003dd4 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d008      	beq.n	8003b30 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	681a      	ldr	r2, [r3, #0]
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	f042 020e 	orr.w	r2, r2, #14
 8003b2c:	601a      	str	r2, [r3, #0]
 8003b2e:	e00f      	b.n	8003b50 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	681a      	ldr	r2, [r3, #0]
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	f022 0204 	bic.w	r2, r2, #4
 8003b3e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	681a      	ldr	r2, [r3, #0]
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	f042 020a 	orr.w	r2, r2, #10
 8003b4e:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	681a      	ldr	r2, [r3, #0]
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	f042 0201 	orr.w	r2, r2, #1
 8003b5e:	601a      	str	r2, [r3, #0]
 8003b60:	e005      	b.n	8003b6e <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	2200      	movs	r2, #0
 8003b66:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8003b6a:	2302      	movs	r3, #2
 8003b6c:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8003b6e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003b70:	4618      	mov	r0, r3
 8003b72:	3718      	adds	r7, #24
 8003b74:	46bd      	mov	sp, r7
 8003b76:	bd80      	pop	{r7, pc}

08003b78 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003b78:	b480      	push	{r7}
 8003b7a:	b085      	sub	sp, #20
 8003b7c:	af00      	add	r7, sp, #0
 8003b7e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003b80:	2300      	movs	r3, #0
 8003b82:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003b8a:	b2db      	uxtb	r3, r3
 8003b8c:	2b02      	cmp	r3, #2
 8003b8e:	d008      	beq.n	8003ba2 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	2204      	movs	r2, #4
 8003b94:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	2200      	movs	r2, #0
 8003b9a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003b9e:	2301      	movs	r3, #1
 8003ba0:	e022      	b.n	8003be8 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	681a      	ldr	r2, [r3, #0]
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	f022 020e 	bic.w	r2, r2, #14
 8003bb0:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	681a      	ldr	r2, [r3, #0]
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	f022 0201 	bic.w	r2, r2, #1
 8003bc0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003bc6:	f003 021c 	and.w	r2, r3, #28
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bce:	2101      	movs	r1, #1
 8003bd0:	fa01 f202 	lsl.w	r2, r1, r2
 8003bd4:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	2201      	movs	r2, #1
 8003bda:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	2200      	movs	r2, #0
 8003be2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 8003be6:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8003be8:	4618      	mov	r0, r3
 8003bea:	3714      	adds	r7, #20
 8003bec:	46bd      	mov	sp, r7
 8003bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bf2:	4770      	bx	lr

08003bf4 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003bf4:	b580      	push	{r7, lr}
 8003bf6:	b084      	sub	sp, #16
 8003bf8:	af00      	add	r7, sp, #0
 8003bfa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003bfc:	2300      	movs	r3, #0
 8003bfe:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003c06:	b2db      	uxtb	r3, r3
 8003c08:	2b02      	cmp	r3, #2
 8003c0a:	d005      	beq.n	8003c18 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	2204      	movs	r2, #4
 8003c10:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8003c12:	2301      	movs	r3, #1
 8003c14:	73fb      	strb	r3, [r7, #15]
 8003c16:	e029      	b.n	8003c6c <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	681a      	ldr	r2, [r3, #0]
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	f022 020e 	bic.w	r2, r2, #14
 8003c26:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	681a      	ldr	r2, [r3, #0]
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	f022 0201 	bic.w	r2, r2, #1
 8003c36:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c3c:	f003 021c 	and.w	r2, r3, #28
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c44:	2101      	movs	r1, #1
 8003c46:	fa01 f202 	lsl.w	r2, r1, r2
 8003c4a:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	2201      	movs	r2, #1
 8003c50:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	2200      	movs	r2, #0
 8003c58:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d003      	beq.n	8003c6c <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c68:	6878      	ldr	r0, [r7, #4]
 8003c6a:	4798      	blx	r3
    }
  }
  return status;
 8003c6c:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c6e:	4618      	mov	r0, r3
 8003c70:	3710      	adds	r7, #16
 8003c72:	46bd      	mov	sp, r7
 8003c74:	bd80      	pop	{r7, pc}

08003c76 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003c76:	b580      	push	{r7, lr}
 8003c78:	b084      	sub	sp, #16
 8003c7a:	af00      	add	r7, sp, #0
 8003c7c:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c92:	f003 031c 	and.w	r3, r3, #28
 8003c96:	2204      	movs	r2, #4
 8003c98:	409a      	lsls	r2, r3
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	4013      	ands	r3, r2
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d026      	beq.n	8003cf0 <HAL_DMA_IRQHandler+0x7a>
 8003ca2:	68bb      	ldr	r3, [r7, #8]
 8003ca4:	f003 0304 	and.w	r3, r3, #4
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d021      	beq.n	8003cf0 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	f003 0320 	and.w	r3, r3, #32
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d107      	bne.n	8003cca <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	681a      	ldr	r2, [r3, #0]
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	f022 0204 	bic.w	r2, r2, #4
 8003cc8:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003cce:	f003 021c 	and.w	r2, r3, #28
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cd6:	2104      	movs	r1, #4
 8003cd8:	fa01 f202 	lsl.w	r2, r1, r2
 8003cdc:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d071      	beq.n	8003dca <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cea:	6878      	ldr	r0, [r7, #4]
 8003cec:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 8003cee:	e06c      	b.n	8003dca <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003cf4:	f003 031c 	and.w	r3, r3, #28
 8003cf8:	2202      	movs	r2, #2
 8003cfa:	409a      	lsls	r2, r3
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	4013      	ands	r3, r2
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d02e      	beq.n	8003d62 <HAL_DMA_IRQHandler+0xec>
 8003d04:	68bb      	ldr	r3, [r7, #8]
 8003d06:	f003 0302 	and.w	r3, r3, #2
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d029      	beq.n	8003d62 <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	f003 0320 	and.w	r3, r3, #32
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d10b      	bne.n	8003d34 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	681a      	ldr	r2, [r3, #0]
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	f022 020a 	bic.w	r2, r2, #10
 8003d2a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	2201      	movs	r2, #1
 8003d30:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d38:	f003 021c 	and.w	r2, r3, #28
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d40:	2102      	movs	r1, #2
 8003d42:	fa01 f202 	lsl.w	r2, r1, r2
 8003d46:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	2200      	movs	r2, #0
 8003d4c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d038      	beq.n	8003dca <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d5c:	6878      	ldr	r0, [r7, #4]
 8003d5e:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8003d60:	e033      	b.n	8003dca <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d66:	f003 031c 	and.w	r3, r3, #28
 8003d6a:	2208      	movs	r2, #8
 8003d6c:	409a      	lsls	r2, r3
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	4013      	ands	r3, r2
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d02a      	beq.n	8003dcc <HAL_DMA_IRQHandler+0x156>
 8003d76:	68bb      	ldr	r3, [r7, #8]
 8003d78:	f003 0308 	and.w	r3, r3, #8
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	d025      	beq.n	8003dcc <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	681a      	ldr	r2, [r3, #0]
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	f022 020e 	bic.w	r2, r2, #14
 8003d8e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d94:	f003 021c 	and.w	r2, r3, #28
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d9c:	2101      	movs	r1, #1
 8003d9e:	fa01 f202 	lsl.w	r2, r1, r2
 8003da2:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	2201      	movs	r2, #1
 8003da8:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	2201      	movs	r2, #1
 8003dae:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	2200      	movs	r2, #0
 8003db6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d004      	beq.n	8003dcc <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003dc6:	6878      	ldr	r0, [r7, #4]
 8003dc8:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8003dca:	bf00      	nop
 8003dcc:	bf00      	nop
}
 8003dce:	3710      	adds	r7, #16
 8003dd0:	46bd      	mov	sp, r7
 8003dd2:	bd80      	pop	{r7, pc}

08003dd4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003dd4:	b480      	push	{r7}
 8003dd6:	b085      	sub	sp, #20
 8003dd8:	af00      	add	r7, sp, #0
 8003dda:	60f8      	str	r0, [r7, #12]
 8003ddc:	60b9      	str	r1, [r7, #8]
 8003dde:	607a      	str	r2, [r7, #4]
 8003de0:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003de6:	f003 021c 	and.w	r2, r3, #28
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dee:	2101      	movs	r1, #1
 8003df0:	fa01 f202 	lsl.w	r2, r1, r2
 8003df4:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	683a      	ldr	r2, [r7, #0]
 8003dfc:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	689b      	ldr	r3, [r3, #8]
 8003e02:	2b10      	cmp	r3, #16
 8003e04:	d108      	bne.n	8003e18 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	687a      	ldr	r2, [r7, #4]
 8003e0c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	68ba      	ldr	r2, [r7, #8]
 8003e14:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003e16:	e007      	b.n	8003e28 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	68ba      	ldr	r2, [r7, #8]
 8003e1e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	687a      	ldr	r2, [r7, #4]
 8003e26:	60da      	str	r2, [r3, #12]
}
 8003e28:	bf00      	nop
 8003e2a:	3714      	adds	r7, #20
 8003e2c:	46bd      	mov	sp, r7
 8003e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e32:	4770      	bx	lr

08003e34 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003e34:	b480      	push	{r7}
 8003e36:	b087      	sub	sp, #28
 8003e38:	af00      	add	r7, sp, #0
 8003e3a:	6078      	str	r0, [r7, #4]
 8003e3c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003e3e:	2300      	movs	r3, #0
 8003e40:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003e42:	e14e      	b.n	80040e2 <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003e44:	683b      	ldr	r3, [r7, #0]
 8003e46:	681a      	ldr	r2, [r3, #0]
 8003e48:	2101      	movs	r1, #1
 8003e4a:	697b      	ldr	r3, [r7, #20]
 8003e4c:	fa01 f303 	lsl.w	r3, r1, r3
 8003e50:	4013      	ands	r3, r2
 8003e52:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	f000 8140 	beq.w	80040dc <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003e5c:	683b      	ldr	r3, [r7, #0]
 8003e5e:	685b      	ldr	r3, [r3, #4]
 8003e60:	f003 0303 	and.w	r3, r3, #3
 8003e64:	2b01      	cmp	r3, #1
 8003e66:	d005      	beq.n	8003e74 <HAL_GPIO_Init+0x40>
 8003e68:	683b      	ldr	r3, [r7, #0]
 8003e6a:	685b      	ldr	r3, [r3, #4]
 8003e6c:	f003 0303 	and.w	r3, r3, #3
 8003e70:	2b02      	cmp	r3, #2
 8003e72:	d130      	bne.n	8003ed6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	689b      	ldr	r3, [r3, #8]
 8003e78:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003e7a:	697b      	ldr	r3, [r7, #20]
 8003e7c:	005b      	lsls	r3, r3, #1
 8003e7e:	2203      	movs	r2, #3
 8003e80:	fa02 f303 	lsl.w	r3, r2, r3
 8003e84:	43db      	mvns	r3, r3
 8003e86:	693a      	ldr	r2, [r7, #16]
 8003e88:	4013      	ands	r3, r2
 8003e8a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003e8c:	683b      	ldr	r3, [r7, #0]
 8003e8e:	68da      	ldr	r2, [r3, #12]
 8003e90:	697b      	ldr	r3, [r7, #20]
 8003e92:	005b      	lsls	r3, r3, #1
 8003e94:	fa02 f303 	lsl.w	r3, r2, r3
 8003e98:	693a      	ldr	r2, [r7, #16]
 8003e9a:	4313      	orrs	r3, r2
 8003e9c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	693a      	ldr	r2, [r7, #16]
 8003ea2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	685b      	ldr	r3, [r3, #4]
 8003ea8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003eaa:	2201      	movs	r2, #1
 8003eac:	697b      	ldr	r3, [r7, #20]
 8003eae:	fa02 f303 	lsl.w	r3, r2, r3
 8003eb2:	43db      	mvns	r3, r3
 8003eb4:	693a      	ldr	r2, [r7, #16]
 8003eb6:	4013      	ands	r3, r2
 8003eb8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003eba:	683b      	ldr	r3, [r7, #0]
 8003ebc:	685b      	ldr	r3, [r3, #4]
 8003ebe:	091b      	lsrs	r3, r3, #4
 8003ec0:	f003 0201 	and.w	r2, r3, #1
 8003ec4:	697b      	ldr	r3, [r7, #20]
 8003ec6:	fa02 f303 	lsl.w	r3, r2, r3
 8003eca:	693a      	ldr	r2, [r7, #16]
 8003ecc:	4313      	orrs	r3, r2
 8003ece:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	693a      	ldr	r2, [r7, #16]
 8003ed4:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003ed6:	683b      	ldr	r3, [r7, #0]
 8003ed8:	685b      	ldr	r3, [r3, #4]
 8003eda:	f003 0303 	and.w	r3, r3, #3
 8003ede:	2b03      	cmp	r3, #3
 8003ee0:	d017      	beq.n	8003f12 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	68db      	ldr	r3, [r3, #12]
 8003ee6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003ee8:	697b      	ldr	r3, [r7, #20]
 8003eea:	005b      	lsls	r3, r3, #1
 8003eec:	2203      	movs	r2, #3
 8003eee:	fa02 f303 	lsl.w	r3, r2, r3
 8003ef2:	43db      	mvns	r3, r3
 8003ef4:	693a      	ldr	r2, [r7, #16]
 8003ef6:	4013      	ands	r3, r2
 8003ef8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003efa:	683b      	ldr	r3, [r7, #0]
 8003efc:	689a      	ldr	r2, [r3, #8]
 8003efe:	697b      	ldr	r3, [r7, #20]
 8003f00:	005b      	lsls	r3, r3, #1
 8003f02:	fa02 f303 	lsl.w	r3, r2, r3
 8003f06:	693a      	ldr	r2, [r7, #16]
 8003f08:	4313      	orrs	r3, r2
 8003f0a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	693a      	ldr	r2, [r7, #16]
 8003f10:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003f12:	683b      	ldr	r3, [r7, #0]
 8003f14:	685b      	ldr	r3, [r3, #4]
 8003f16:	f003 0303 	and.w	r3, r3, #3
 8003f1a:	2b02      	cmp	r3, #2
 8003f1c:	d123      	bne.n	8003f66 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003f1e:	697b      	ldr	r3, [r7, #20]
 8003f20:	08da      	lsrs	r2, r3, #3
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	3208      	adds	r2, #8
 8003f26:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003f2a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003f2c:	697b      	ldr	r3, [r7, #20]
 8003f2e:	f003 0307 	and.w	r3, r3, #7
 8003f32:	009b      	lsls	r3, r3, #2
 8003f34:	220f      	movs	r2, #15
 8003f36:	fa02 f303 	lsl.w	r3, r2, r3
 8003f3a:	43db      	mvns	r3, r3
 8003f3c:	693a      	ldr	r2, [r7, #16]
 8003f3e:	4013      	ands	r3, r2
 8003f40:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003f42:	683b      	ldr	r3, [r7, #0]
 8003f44:	691a      	ldr	r2, [r3, #16]
 8003f46:	697b      	ldr	r3, [r7, #20]
 8003f48:	f003 0307 	and.w	r3, r3, #7
 8003f4c:	009b      	lsls	r3, r3, #2
 8003f4e:	fa02 f303 	lsl.w	r3, r2, r3
 8003f52:	693a      	ldr	r2, [r7, #16]
 8003f54:	4313      	orrs	r3, r2
 8003f56:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003f58:	697b      	ldr	r3, [r7, #20]
 8003f5a:	08da      	lsrs	r2, r3, #3
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	3208      	adds	r2, #8
 8003f60:	6939      	ldr	r1, [r7, #16]
 8003f62:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003f6c:	697b      	ldr	r3, [r7, #20]
 8003f6e:	005b      	lsls	r3, r3, #1
 8003f70:	2203      	movs	r2, #3
 8003f72:	fa02 f303 	lsl.w	r3, r2, r3
 8003f76:	43db      	mvns	r3, r3
 8003f78:	693a      	ldr	r2, [r7, #16]
 8003f7a:	4013      	ands	r3, r2
 8003f7c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003f7e:	683b      	ldr	r3, [r7, #0]
 8003f80:	685b      	ldr	r3, [r3, #4]
 8003f82:	f003 0203 	and.w	r2, r3, #3
 8003f86:	697b      	ldr	r3, [r7, #20]
 8003f88:	005b      	lsls	r3, r3, #1
 8003f8a:	fa02 f303 	lsl.w	r3, r2, r3
 8003f8e:	693a      	ldr	r2, [r7, #16]
 8003f90:	4313      	orrs	r3, r2
 8003f92:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	693a      	ldr	r2, [r7, #16]
 8003f98:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003f9a:	683b      	ldr	r3, [r7, #0]
 8003f9c:	685b      	ldr	r3, [r3, #4]
 8003f9e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	f000 809a 	beq.w	80040dc <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003fa8:	4b55      	ldr	r3, [pc, #340]	; (8004100 <HAL_GPIO_Init+0x2cc>)
 8003faa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003fac:	4a54      	ldr	r2, [pc, #336]	; (8004100 <HAL_GPIO_Init+0x2cc>)
 8003fae:	f043 0301 	orr.w	r3, r3, #1
 8003fb2:	6613      	str	r3, [r2, #96]	; 0x60
 8003fb4:	4b52      	ldr	r3, [pc, #328]	; (8004100 <HAL_GPIO_Init+0x2cc>)
 8003fb6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003fb8:	f003 0301 	and.w	r3, r3, #1
 8003fbc:	60bb      	str	r3, [r7, #8]
 8003fbe:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003fc0:	4a50      	ldr	r2, [pc, #320]	; (8004104 <HAL_GPIO_Init+0x2d0>)
 8003fc2:	697b      	ldr	r3, [r7, #20]
 8003fc4:	089b      	lsrs	r3, r3, #2
 8003fc6:	3302      	adds	r3, #2
 8003fc8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003fcc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003fce:	697b      	ldr	r3, [r7, #20]
 8003fd0:	f003 0303 	and.w	r3, r3, #3
 8003fd4:	009b      	lsls	r3, r3, #2
 8003fd6:	220f      	movs	r2, #15
 8003fd8:	fa02 f303 	lsl.w	r3, r2, r3
 8003fdc:	43db      	mvns	r3, r3
 8003fde:	693a      	ldr	r2, [r7, #16]
 8003fe0:	4013      	ands	r3, r2
 8003fe2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8003fea:	d013      	beq.n	8004014 <HAL_GPIO_Init+0x1e0>
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	4a46      	ldr	r2, [pc, #280]	; (8004108 <HAL_GPIO_Init+0x2d4>)
 8003ff0:	4293      	cmp	r3, r2
 8003ff2:	d00d      	beq.n	8004010 <HAL_GPIO_Init+0x1dc>
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	4a45      	ldr	r2, [pc, #276]	; (800410c <HAL_GPIO_Init+0x2d8>)
 8003ff8:	4293      	cmp	r3, r2
 8003ffa:	d007      	beq.n	800400c <HAL_GPIO_Init+0x1d8>
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	4a44      	ldr	r2, [pc, #272]	; (8004110 <HAL_GPIO_Init+0x2dc>)
 8004000:	4293      	cmp	r3, r2
 8004002:	d101      	bne.n	8004008 <HAL_GPIO_Init+0x1d4>
 8004004:	2303      	movs	r3, #3
 8004006:	e006      	b.n	8004016 <HAL_GPIO_Init+0x1e2>
 8004008:	2307      	movs	r3, #7
 800400a:	e004      	b.n	8004016 <HAL_GPIO_Init+0x1e2>
 800400c:	2302      	movs	r3, #2
 800400e:	e002      	b.n	8004016 <HAL_GPIO_Init+0x1e2>
 8004010:	2301      	movs	r3, #1
 8004012:	e000      	b.n	8004016 <HAL_GPIO_Init+0x1e2>
 8004014:	2300      	movs	r3, #0
 8004016:	697a      	ldr	r2, [r7, #20]
 8004018:	f002 0203 	and.w	r2, r2, #3
 800401c:	0092      	lsls	r2, r2, #2
 800401e:	4093      	lsls	r3, r2
 8004020:	693a      	ldr	r2, [r7, #16]
 8004022:	4313      	orrs	r3, r2
 8004024:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8004026:	4937      	ldr	r1, [pc, #220]	; (8004104 <HAL_GPIO_Init+0x2d0>)
 8004028:	697b      	ldr	r3, [r7, #20]
 800402a:	089b      	lsrs	r3, r3, #2
 800402c:	3302      	adds	r3, #2
 800402e:	693a      	ldr	r2, [r7, #16]
 8004030:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004034:	4b37      	ldr	r3, [pc, #220]	; (8004114 <HAL_GPIO_Init+0x2e0>)
 8004036:	689b      	ldr	r3, [r3, #8]
 8004038:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	43db      	mvns	r3, r3
 800403e:	693a      	ldr	r2, [r7, #16]
 8004040:	4013      	ands	r3, r2
 8004042:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004044:	683b      	ldr	r3, [r7, #0]
 8004046:	685b      	ldr	r3, [r3, #4]
 8004048:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800404c:	2b00      	cmp	r3, #0
 800404e:	d003      	beq.n	8004058 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8004050:	693a      	ldr	r2, [r7, #16]
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	4313      	orrs	r3, r2
 8004056:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004058:	4a2e      	ldr	r2, [pc, #184]	; (8004114 <HAL_GPIO_Init+0x2e0>)
 800405a:	693b      	ldr	r3, [r7, #16]
 800405c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800405e:	4b2d      	ldr	r3, [pc, #180]	; (8004114 <HAL_GPIO_Init+0x2e0>)
 8004060:	68db      	ldr	r3, [r3, #12]
 8004062:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	43db      	mvns	r3, r3
 8004068:	693a      	ldr	r2, [r7, #16]
 800406a:	4013      	ands	r3, r2
 800406c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800406e:	683b      	ldr	r3, [r7, #0]
 8004070:	685b      	ldr	r3, [r3, #4]
 8004072:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004076:	2b00      	cmp	r3, #0
 8004078:	d003      	beq.n	8004082 <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 800407a:	693a      	ldr	r2, [r7, #16]
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	4313      	orrs	r3, r2
 8004080:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8004082:	4a24      	ldr	r2, [pc, #144]	; (8004114 <HAL_GPIO_Init+0x2e0>)
 8004084:	693b      	ldr	r3, [r7, #16]
 8004086:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8004088:	4b22      	ldr	r3, [pc, #136]	; (8004114 <HAL_GPIO_Init+0x2e0>)
 800408a:	685b      	ldr	r3, [r3, #4]
 800408c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	43db      	mvns	r3, r3
 8004092:	693a      	ldr	r2, [r7, #16]
 8004094:	4013      	ands	r3, r2
 8004096:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004098:	683b      	ldr	r3, [r7, #0]
 800409a:	685b      	ldr	r3, [r3, #4]
 800409c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d003      	beq.n	80040ac <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 80040a4:	693a      	ldr	r2, [r7, #16]
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	4313      	orrs	r3, r2
 80040aa:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80040ac:	4a19      	ldr	r2, [pc, #100]	; (8004114 <HAL_GPIO_Init+0x2e0>)
 80040ae:	693b      	ldr	r3, [r7, #16]
 80040b0:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80040b2:	4b18      	ldr	r3, [pc, #96]	; (8004114 <HAL_GPIO_Init+0x2e0>)
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	43db      	mvns	r3, r3
 80040bc:	693a      	ldr	r2, [r7, #16]
 80040be:	4013      	ands	r3, r2
 80040c0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80040c2:	683b      	ldr	r3, [r7, #0]
 80040c4:	685b      	ldr	r3, [r3, #4]
 80040c6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d003      	beq.n	80040d6 <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 80040ce:	693a      	ldr	r2, [r7, #16]
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	4313      	orrs	r3, r2
 80040d4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80040d6:	4a0f      	ldr	r2, [pc, #60]	; (8004114 <HAL_GPIO_Init+0x2e0>)
 80040d8:	693b      	ldr	r3, [r7, #16]
 80040da:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80040dc:	697b      	ldr	r3, [r7, #20]
 80040de:	3301      	adds	r3, #1
 80040e0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80040e2:	683b      	ldr	r3, [r7, #0]
 80040e4:	681a      	ldr	r2, [r3, #0]
 80040e6:	697b      	ldr	r3, [r7, #20]
 80040e8:	fa22 f303 	lsr.w	r3, r2, r3
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	f47f aea9 	bne.w	8003e44 <HAL_GPIO_Init+0x10>
  }
}
 80040f2:	bf00      	nop
 80040f4:	bf00      	nop
 80040f6:	371c      	adds	r7, #28
 80040f8:	46bd      	mov	sp, r7
 80040fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040fe:	4770      	bx	lr
 8004100:	40021000 	.word	0x40021000
 8004104:	40010000 	.word	0x40010000
 8004108:	48000400 	.word	0x48000400
 800410c:	48000800 	.word	0x48000800
 8004110:	48000c00 	.word	0x48000c00
 8004114:	40010400 	.word	0x40010400

08004118 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8004118:	b480      	push	{r7}
 800411a:	b087      	sub	sp, #28
 800411c:	af00      	add	r7, sp, #0
 800411e:	6078      	str	r0, [r7, #4]
 8004120:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004122:	2300      	movs	r3, #0
 8004124:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 8004126:	e0b1      	b.n	800428c <HAL_GPIO_DeInit+0x174>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8004128:	2201      	movs	r2, #1
 800412a:	697b      	ldr	r3, [r7, #20]
 800412c:	fa02 f303 	lsl.w	r3, r2, r3
 8004130:	683a      	ldr	r2, [r7, #0]
 8004132:	4013      	ands	r3, r2
 8004134:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 8004136:	693b      	ldr	r3, [r7, #16]
 8004138:	2b00      	cmp	r3, #0
 800413a:	f000 80a4 	beq.w	8004286 <HAL_GPIO_DeInit+0x16e>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 800413e:	4a5a      	ldr	r2, [pc, #360]	; (80042a8 <HAL_GPIO_DeInit+0x190>)
 8004140:	697b      	ldr	r3, [r7, #20]
 8004142:	089b      	lsrs	r3, r3, #2
 8004144:	3302      	adds	r3, #2
 8004146:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800414a:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 800414c:	697b      	ldr	r3, [r7, #20]
 800414e:	f003 0303 	and.w	r3, r3, #3
 8004152:	009b      	lsls	r3, r3, #2
 8004154:	220f      	movs	r2, #15
 8004156:	fa02 f303 	lsl.w	r3, r2, r3
 800415a:	68fa      	ldr	r2, [r7, #12]
 800415c:	4013      	ands	r3, r2
 800415e:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8004166:	d013      	beq.n	8004190 <HAL_GPIO_DeInit+0x78>
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	4a50      	ldr	r2, [pc, #320]	; (80042ac <HAL_GPIO_DeInit+0x194>)
 800416c:	4293      	cmp	r3, r2
 800416e:	d00d      	beq.n	800418c <HAL_GPIO_DeInit+0x74>
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	4a4f      	ldr	r2, [pc, #316]	; (80042b0 <HAL_GPIO_DeInit+0x198>)
 8004174:	4293      	cmp	r3, r2
 8004176:	d007      	beq.n	8004188 <HAL_GPIO_DeInit+0x70>
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	4a4e      	ldr	r2, [pc, #312]	; (80042b4 <HAL_GPIO_DeInit+0x19c>)
 800417c:	4293      	cmp	r3, r2
 800417e:	d101      	bne.n	8004184 <HAL_GPIO_DeInit+0x6c>
 8004180:	2303      	movs	r3, #3
 8004182:	e006      	b.n	8004192 <HAL_GPIO_DeInit+0x7a>
 8004184:	2307      	movs	r3, #7
 8004186:	e004      	b.n	8004192 <HAL_GPIO_DeInit+0x7a>
 8004188:	2302      	movs	r3, #2
 800418a:	e002      	b.n	8004192 <HAL_GPIO_DeInit+0x7a>
 800418c:	2301      	movs	r3, #1
 800418e:	e000      	b.n	8004192 <HAL_GPIO_DeInit+0x7a>
 8004190:	2300      	movs	r3, #0
 8004192:	697a      	ldr	r2, [r7, #20]
 8004194:	f002 0203 	and.w	r2, r2, #3
 8004198:	0092      	lsls	r2, r2, #2
 800419a:	4093      	lsls	r3, r2
 800419c:	68fa      	ldr	r2, [r7, #12]
 800419e:	429a      	cmp	r2, r3
 80041a0:	d132      	bne.n	8004208 <HAL_GPIO_DeInit+0xf0>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 80041a2:	4b45      	ldr	r3, [pc, #276]	; (80042b8 <HAL_GPIO_DeInit+0x1a0>)
 80041a4:	681a      	ldr	r2, [r3, #0]
 80041a6:	693b      	ldr	r3, [r7, #16]
 80041a8:	43db      	mvns	r3, r3
 80041aa:	4943      	ldr	r1, [pc, #268]	; (80042b8 <HAL_GPIO_DeInit+0x1a0>)
 80041ac:	4013      	ands	r3, r2
 80041ae:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 80041b0:	4b41      	ldr	r3, [pc, #260]	; (80042b8 <HAL_GPIO_DeInit+0x1a0>)
 80041b2:	685a      	ldr	r2, [r3, #4]
 80041b4:	693b      	ldr	r3, [r7, #16]
 80041b6:	43db      	mvns	r3, r3
 80041b8:	493f      	ldr	r1, [pc, #252]	; (80042b8 <HAL_GPIO_DeInit+0x1a0>)
 80041ba:	4013      	ands	r3, r2
 80041bc:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 80041be:	4b3e      	ldr	r3, [pc, #248]	; (80042b8 <HAL_GPIO_DeInit+0x1a0>)
 80041c0:	68da      	ldr	r2, [r3, #12]
 80041c2:	693b      	ldr	r3, [r7, #16]
 80041c4:	43db      	mvns	r3, r3
 80041c6:	493c      	ldr	r1, [pc, #240]	; (80042b8 <HAL_GPIO_DeInit+0x1a0>)
 80041c8:	4013      	ands	r3, r2
 80041ca:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR1 &= ~(iocurrent);
 80041cc:	4b3a      	ldr	r3, [pc, #232]	; (80042b8 <HAL_GPIO_DeInit+0x1a0>)
 80041ce:	689a      	ldr	r2, [r3, #8]
 80041d0:	693b      	ldr	r3, [r7, #16]
 80041d2:	43db      	mvns	r3, r3
 80041d4:	4938      	ldr	r1, [pc, #224]	; (80042b8 <HAL_GPIO_DeInit+0x1a0>)
 80041d6:	4013      	ands	r3, r2
 80041d8:	608b      	str	r3, [r1, #8]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 80041da:	697b      	ldr	r3, [r7, #20]
 80041dc:	f003 0303 	and.w	r3, r3, #3
 80041e0:	009b      	lsls	r3, r3, #2
 80041e2:	220f      	movs	r2, #15
 80041e4:	fa02 f303 	lsl.w	r3, r2, r3
 80041e8:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 80041ea:	4a2f      	ldr	r2, [pc, #188]	; (80042a8 <HAL_GPIO_DeInit+0x190>)
 80041ec:	697b      	ldr	r3, [r7, #20]
 80041ee:	089b      	lsrs	r3, r3, #2
 80041f0:	3302      	adds	r3, #2
 80041f2:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	43da      	mvns	r2, r3
 80041fa:	482b      	ldr	r0, [pc, #172]	; (80042a8 <HAL_GPIO_DeInit+0x190>)
 80041fc:	697b      	ldr	r3, [r7, #20]
 80041fe:	089b      	lsrs	r3, r3, #2
 8004200:	400a      	ands	r2, r1
 8004202:	3302      	adds	r3, #2
 8004204:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681a      	ldr	r2, [r3, #0]
 800420c:	697b      	ldr	r3, [r7, #20]
 800420e:	005b      	lsls	r3, r3, #1
 8004210:	2103      	movs	r1, #3
 8004212:	fa01 f303 	lsl.w	r3, r1, r3
 8004216:	431a      	orrs	r2, r3
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 800421c:	697b      	ldr	r3, [r7, #20]
 800421e:	08da      	lsrs	r2, r3, #3
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	3208      	adds	r2, #8
 8004224:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004228:	697b      	ldr	r3, [r7, #20]
 800422a:	f003 0307 	and.w	r3, r3, #7
 800422e:	009b      	lsls	r3, r3, #2
 8004230:	220f      	movs	r2, #15
 8004232:	fa02 f303 	lsl.w	r3, r2, r3
 8004236:	43db      	mvns	r3, r3
 8004238:	697a      	ldr	r2, [r7, #20]
 800423a:	08d2      	lsrs	r2, r2, #3
 800423c:	4019      	ands	r1, r3
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	3208      	adds	r2, #8
 8004242:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	689a      	ldr	r2, [r3, #8]
 800424a:	697b      	ldr	r3, [r7, #20]
 800424c:	005b      	lsls	r3, r3, #1
 800424e:	2103      	movs	r1, #3
 8004250:	fa01 f303 	lsl.w	r3, r1, r3
 8004254:	43db      	mvns	r3, r3
 8004256:	401a      	ands	r2, r3
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	685a      	ldr	r2, [r3, #4]
 8004260:	2101      	movs	r1, #1
 8004262:	697b      	ldr	r3, [r7, #20]
 8004264:	fa01 f303 	lsl.w	r3, r1, r3
 8004268:	43db      	mvns	r3, r3
 800426a:	401a      	ands	r2, r3
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	68da      	ldr	r2, [r3, #12]
 8004274:	697b      	ldr	r3, [r7, #20]
 8004276:	005b      	lsls	r3, r3, #1
 8004278:	2103      	movs	r1, #3
 800427a:	fa01 f303 	lsl.w	r3, r1, r3
 800427e:	43db      	mvns	r3, r3
 8004280:	401a      	ands	r2, r3
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	60da      	str	r2, [r3, #12]
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 8004286:	697b      	ldr	r3, [r7, #20]
 8004288:	3301      	adds	r3, #1
 800428a:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 800428c:	683a      	ldr	r2, [r7, #0]
 800428e:	697b      	ldr	r3, [r7, #20]
 8004290:	fa22 f303 	lsr.w	r3, r2, r3
 8004294:	2b00      	cmp	r3, #0
 8004296:	f47f af47 	bne.w	8004128 <HAL_GPIO_DeInit+0x10>
  }
}
 800429a:	bf00      	nop
 800429c:	bf00      	nop
 800429e:	371c      	adds	r7, #28
 80042a0:	46bd      	mov	sp, r7
 80042a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042a6:	4770      	bx	lr
 80042a8:	40010000 	.word	0x40010000
 80042ac:	48000400 	.word	0x48000400
 80042b0:	48000800 	.word	0x48000800
 80042b4:	48000c00 	.word	0x48000c00
 80042b8:	40010400 	.word	0x40010400

080042bc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80042bc:	b480      	push	{r7}
 80042be:	b085      	sub	sp, #20
 80042c0:	af00      	add	r7, sp, #0
 80042c2:	6078      	str	r0, [r7, #4]
 80042c4:	460b      	mov	r3, r1
 80042c6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	691a      	ldr	r2, [r3, #16]
 80042cc:	887b      	ldrh	r3, [r7, #2]
 80042ce:	4013      	ands	r3, r2
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d002      	beq.n	80042da <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80042d4:	2301      	movs	r3, #1
 80042d6:	73fb      	strb	r3, [r7, #15]
 80042d8:	e001      	b.n	80042de <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80042da:	2300      	movs	r3, #0
 80042dc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80042de:	7bfb      	ldrb	r3, [r7, #15]
}
 80042e0:	4618      	mov	r0, r3
 80042e2:	3714      	adds	r7, #20
 80042e4:	46bd      	mov	sp, r7
 80042e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ea:	4770      	bx	lr

080042ec <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80042ec:	b480      	push	{r7}
 80042ee:	b083      	sub	sp, #12
 80042f0:	af00      	add	r7, sp, #0
 80042f2:	6078      	str	r0, [r7, #4]
 80042f4:	460b      	mov	r3, r1
 80042f6:	807b      	strh	r3, [r7, #2]
 80042f8:	4613      	mov	r3, r2
 80042fa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80042fc:	787b      	ldrb	r3, [r7, #1]
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d003      	beq.n	800430a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004302:	887a      	ldrh	r2, [r7, #2]
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004308:	e002      	b.n	8004310 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800430a:	887a      	ldrh	r2, [r7, #2]
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8004310:	bf00      	nop
 8004312:	370c      	adds	r7, #12
 8004314:	46bd      	mov	sp, r7
 8004316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800431a:	4770      	bx	lr

0800431c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800431c:	b580      	push	{r7, lr}
 800431e:	b082      	sub	sp, #8
 8004320:	af00      	add	r7, sp, #0
 8004322:	4603      	mov	r3, r0
 8004324:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8004326:	4b08      	ldr	r3, [pc, #32]	; (8004348 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004328:	695a      	ldr	r2, [r3, #20]
 800432a:	88fb      	ldrh	r3, [r7, #6]
 800432c:	4013      	ands	r3, r2
 800432e:	2b00      	cmp	r3, #0
 8004330:	d006      	beq.n	8004340 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004332:	4a05      	ldr	r2, [pc, #20]	; (8004348 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004334:	88fb      	ldrh	r3, [r7, #6]
 8004336:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004338:	88fb      	ldrh	r3, [r7, #6]
 800433a:	4618      	mov	r0, r3
 800433c:	f7fc f91a 	bl	8000574 <HAL_GPIO_EXTI_Callback>
  }
}
 8004340:	bf00      	nop
 8004342:	3708      	adds	r7, #8
 8004344:	46bd      	mov	sp, r7
 8004346:	bd80      	pop	{r7, pc}
 8004348:	40010400 	.word	0x40010400

0800434c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800434c:	b480      	push	{r7}
 800434e:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8004350:	4b04      	ldr	r3, [pc, #16]	; (8004364 <HAL_PWREx_GetVoltageRange+0x18>)
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8004358:	4618      	mov	r0, r3
 800435a:	46bd      	mov	sp, r7
 800435c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004360:	4770      	bx	lr
 8004362:	bf00      	nop
 8004364:	40007000 	.word	0x40007000

08004368 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004368:	b480      	push	{r7}
 800436a:	b085      	sub	sp, #20
 800436c:	af00      	add	r7, sp, #0
 800436e:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004376:	d130      	bne.n	80043da <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8004378:	4b23      	ldr	r3, [pc, #140]	; (8004408 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004380:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004384:	d038      	beq.n	80043f8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004386:	4b20      	ldr	r3, [pc, #128]	; (8004408 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800438e:	4a1e      	ldr	r2, [pc, #120]	; (8004408 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004390:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004394:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004396:	4b1d      	ldr	r3, [pc, #116]	; (800440c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	2232      	movs	r2, #50	; 0x32
 800439c:	fb02 f303 	mul.w	r3, r2, r3
 80043a0:	4a1b      	ldr	r2, [pc, #108]	; (8004410 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80043a2:	fba2 2303 	umull	r2, r3, r2, r3
 80043a6:	0c9b      	lsrs	r3, r3, #18
 80043a8:	3301      	adds	r3, #1
 80043aa:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80043ac:	e002      	b.n	80043b4 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	3b01      	subs	r3, #1
 80043b2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80043b4:	4b14      	ldr	r3, [pc, #80]	; (8004408 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80043b6:	695b      	ldr	r3, [r3, #20]
 80043b8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80043bc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80043c0:	d102      	bne.n	80043c8 <HAL_PWREx_ControlVoltageScaling+0x60>
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d1f2      	bne.n	80043ae <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80043c8:	4b0f      	ldr	r3, [pc, #60]	; (8004408 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80043ca:	695b      	ldr	r3, [r3, #20]
 80043cc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80043d0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80043d4:	d110      	bne.n	80043f8 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80043d6:	2303      	movs	r3, #3
 80043d8:	e00f      	b.n	80043fa <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80043da:	4b0b      	ldr	r3, [pc, #44]	; (8004408 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80043e2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80043e6:	d007      	beq.n	80043f8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80043e8:	4b07      	ldr	r3, [pc, #28]	; (8004408 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80043f0:	4a05      	ldr	r2, [pc, #20]	; (8004408 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80043f2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80043f6:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80043f8:	2300      	movs	r3, #0
}
 80043fa:	4618      	mov	r0, r3
 80043fc:	3714      	adds	r7, #20
 80043fe:	46bd      	mov	sp, r7
 8004400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004404:	4770      	bx	lr
 8004406:	bf00      	nop
 8004408:	40007000 	.word	0x40007000
 800440c:	20000000 	.word	0x20000000
 8004410:	431bde83 	.word	0x431bde83

08004414 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004414:	b580      	push	{r7, lr}
 8004416:	b08a      	sub	sp, #40	; 0x28
 8004418:	af00      	add	r7, sp, #0
 800441a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	2b00      	cmp	r3, #0
 8004420:	d102      	bne.n	8004428 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8004422:	2301      	movs	r3, #1
 8004424:	f000 bc4f 	b.w	8004cc6 <HAL_RCC_OscConfig+0x8b2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004428:	4b97      	ldr	r3, [pc, #604]	; (8004688 <HAL_RCC_OscConfig+0x274>)
 800442a:	689b      	ldr	r3, [r3, #8]
 800442c:	f003 030c 	and.w	r3, r3, #12
 8004430:	623b      	str	r3, [r7, #32]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004432:	4b95      	ldr	r3, [pc, #596]	; (8004688 <HAL_RCC_OscConfig+0x274>)
 8004434:	68db      	ldr	r3, [r3, #12]
 8004436:	f003 0303 	and.w	r3, r3, #3
 800443a:	61fb      	str	r3, [r7, #28]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	f003 0310 	and.w	r3, r3, #16
 8004444:	2b00      	cmp	r3, #0
 8004446:	f000 80e6 	beq.w	8004616 <HAL_RCC_OscConfig+0x202>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800444a:	6a3b      	ldr	r3, [r7, #32]
 800444c:	2b00      	cmp	r3, #0
 800444e:	d007      	beq.n	8004460 <HAL_RCC_OscConfig+0x4c>
 8004450:	6a3b      	ldr	r3, [r7, #32]
 8004452:	2b0c      	cmp	r3, #12
 8004454:	f040 808d 	bne.w	8004572 <HAL_RCC_OscConfig+0x15e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8004458:	69fb      	ldr	r3, [r7, #28]
 800445a:	2b01      	cmp	r3, #1
 800445c:	f040 8089 	bne.w	8004572 <HAL_RCC_OscConfig+0x15e>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004460:	4b89      	ldr	r3, [pc, #548]	; (8004688 <HAL_RCC_OscConfig+0x274>)
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	f003 0302 	and.w	r3, r3, #2
 8004468:	2b00      	cmp	r3, #0
 800446a:	d006      	beq.n	800447a <HAL_RCC_OscConfig+0x66>
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	69db      	ldr	r3, [r3, #28]
 8004470:	2b00      	cmp	r3, #0
 8004472:	d102      	bne.n	800447a <HAL_RCC_OscConfig+0x66>
      {
        return HAL_ERROR;
 8004474:	2301      	movs	r3, #1
 8004476:	f000 bc26 	b.w	8004cc6 <HAL_RCC_OscConfig+0x8b2>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800447e:	4b82      	ldr	r3, [pc, #520]	; (8004688 <HAL_RCC_OscConfig+0x274>)
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	f003 0308 	and.w	r3, r3, #8
 8004486:	2b00      	cmp	r3, #0
 8004488:	d004      	beq.n	8004494 <HAL_RCC_OscConfig+0x80>
 800448a:	4b7f      	ldr	r3, [pc, #508]	; (8004688 <HAL_RCC_OscConfig+0x274>)
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004492:	e005      	b.n	80044a0 <HAL_RCC_OscConfig+0x8c>
 8004494:	4b7c      	ldr	r3, [pc, #496]	; (8004688 <HAL_RCC_OscConfig+0x274>)
 8004496:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800449a:	091b      	lsrs	r3, r3, #4
 800449c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80044a0:	4293      	cmp	r3, r2
 80044a2:	d224      	bcs.n	80044ee <HAL_RCC_OscConfig+0xda>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044a8:	4618      	mov	r0, r3
 80044aa:	f000 fdd9 	bl	8005060 <RCC_SetFlashLatencyFromMSIRange>
 80044ae:	4603      	mov	r3, r0
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d002      	beq.n	80044ba <HAL_RCC_OscConfig+0xa6>
          {
            return HAL_ERROR;
 80044b4:	2301      	movs	r3, #1
 80044b6:	f000 bc06 	b.w	8004cc6 <HAL_RCC_OscConfig+0x8b2>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80044ba:	4b73      	ldr	r3, [pc, #460]	; (8004688 <HAL_RCC_OscConfig+0x274>)
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	4a72      	ldr	r2, [pc, #456]	; (8004688 <HAL_RCC_OscConfig+0x274>)
 80044c0:	f043 0308 	orr.w	r3, r3, #8
 80044c4:	6013      	str	r3, [r2, #0]
 80044c6:	4b70      	ldr	r3, [pc, #448]	; (8004688 <HAL_RCC_OscConfig+0x274>)
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044d2:	496d      	ldr	r1, [pc, #436]	; (8004688 <HAL_RCC_OscConfig+0x274>)
 80044d4:	4313      	orrs	r3, r2
 80044d6:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80044d8:	4b6b      	ldr	r3, [pc, #428]	; (8004688 <HAL_RCC_OscConfig+0x274>)
 80044da:	685b      	ldr	r3, [r3, #4]
 80044dc:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	6a1b      	ldr	r3, [r3, #32]
 80044e4:	021b      	lsls	r3, r3, #8
 80044e6:	4968      	ldr	r1, [pc, #416]	; (8004688 <HAL_RCC_OscConfig+0x274>)
 80044e8:	4313      	orrs	r3, r2
 80044ea:	604b      	str	r3, [r1, #4]
 80044ec:	e025      	b.n	800453a <HAL_RCC_OscConfig+0x126>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80044ee:	4b66      	ldr	r3, [pc, #408]	; (8004688 <HAL_RCC_OscConfig+0x274>)
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	4a65      	ldr	r2, [pc, #404]	; (8004688 <HAL_RCC_OscConfig+0x274>)
 80044f4:	f043 0308 	orr.w	r3, r3, #8
 80044f8:	6013      	str	r3, [r2, #0]
 80044fa:	4b63      	ldr	r3, [pc, #396]	; (8004688 <HAL_RCC_OscConfig+0x274>)
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004506:	4960      	ldr	r1, [pc, #384]	; (8004688 <HAL_RCC_OscConfig+0x274>)
 8004508:	4313      	orrs	r3, r2
 800450a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800450c:	4b5e      	ldr	r3, [pc, #376]	; (8004688 <HAL_RCC_OscConfig+0x274>)
 800450e:	685b      	ldr	r3, [r3, #4]
 8004510:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	6a1b      	ldr	r3, [r3, #32]
 8004518:	021b      	lsls	r3, r3, #8
 800451a:	495b      	ldr	r1, [pc, #364]	; (8004688 <HAL_RCC_OscConfig+0x274>)
 800451c:	4313      	orrs	r3, r2
 800451e:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004520:	6a3b      	ldr	r3, [r7, #32]
 8004522:	2b00      	cmp	r3, #0
 8004524:	d109      	bne.n	800453a <HAL_RCC_OscConfig+0x126>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800452a:	4618      	mov	r0, r3
 800452c:	f000 fd98 	bl	8005060 <RCC_SetFlashLatencyFromMSIRange>
 8004530:	4603      	mov	r3, r0
 8004532:	2b00      	cmp	r3, #0
 8004534:	d001      	beq.n	800453a <HAL_RCC_OscConfig+0x126>
            {
              return HAL_ERROR;
 8004536:	2301      	movs	r3, #1
 8004538:	e3c5      	b.n	8004cc6 <HAL_RCC_OscConfig+0x8b2>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800453a:	f000 fccd 	bl	8004ed8 <HAL_RCC_GetSysClockFreq>
 800453e:	4602      	mov	r2, r0
 8004540:	4b51      	ldr	r3, [pc, #324]	; (8004688 <HAL_RCC_OscConfig+0x274>)
 8004542:	689b      	ldr	r3, [r3, #8]
 8004544:	091b      	lsrs	r3, r3, #4
 8004546:	f003 030f 	and.w	r3, r3, #15
 800454a:	4950      	ldr	r1, [pc, #320]	; (800468c <HAL_RCC_OscConfig+0x278>)
 800454c:	5ccb      	ldrb	r3, [r1, r3]
 800454e:	f003 031f 	and.w	r3, r3, #31
 8004552:	fa22 f303 	lsr.w	r3, r2, r3
 8004556:	4a4e      	ldr	r2, [pc, #312]	; (8004690 <HAL_RCC_OscConfig+0x27c>)
 8004558:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800455a:	4b4e      	ldr	r3, [pc, #312]	; (8004694 <HAL_RCC_OscConfig+0x280>)
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	4618      	mov	r0, r3
 8004560:	f7fc fd92 	bl	8001088 <HAL_InitTick>
 8004564:	4603      	mov	r3, r0
 8004566:	75fb      	strb	r3, [r7, #23]
        if(status != HAL_OK)
 8004568:	7dfb      	ldrb	r3, [r7, #23]
 800456a:	2b00      	cmp	r3, #0
 800456c:	d052      	beq.n	8004614 <HAL_RCC_OscConfig+0x200>
        {
          return status;
 800456e:	7dfb      	ldrb	r3, [r7, #23]
 8004570:	e3a9      	b.n	8004cc6 <HAL_RCC_OscConfig+0x8b2>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	69db      	ldr	r3, [r3, #28]
 8004576:	2b00      	cmp	r3, #0
 8004578:	d032      	beq.n	80045e0 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800457a:	4b43      	ldr	r3, [pc, #268]	; (8004688 <HAL_RCC_OscConfig+0x274>)
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	4a42      	ldr	r2, [pc, #264]	; (8004688 <HAL_RCC_OscConfig+0x274>)
 8004580:	f043 0301 	orr.w	r3, r3, #1
 8004584:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004586:	f7fc fdcf 	bl	8001128 <HAL_GetTick>
 800458a:	61b8      	str	r0, [r7, #24]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800458c:	e008      	b.n	80045a0 <HAL_RCC_OscConfig+0x18c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800458e:	f7fc fdcb 	bl	8001128 <HAL_GetTick>
 8004592:	4602      	mov	r2, r0
 8004594:	69bb      	ldr	r3, [r7, #24]
 8004596:	1ad3      	subs	r3, r2, r3
 8004598:	2b02      	cmp	r3, #2
 800459a:	d901      	bls.n	80045a0 <HAL_RCC_OscConfig+0x18c>
          {
            return HAL_TIMEOUT;
 800459c:	2303      	movs	r3, #3
 800459e:	e392      	b.n	8004cc6 <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80045a0:	4b39      	ldr	r3, [pc, #228]	; (8004688 <HAL_RCC_OscConfig+0x274>)
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	f003 0302 	and.w	r3, r3, #2
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d0f0      	beq.n	800458e <HAL_RCC_OscConfig+0x17a>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80045ac:	4b36      	ldr	r3, [pc, #216]	; (8004688 <HAL_RCC_OscConfig+0x274>)
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	4a35      	ldr	r2, [pc, #212]	; (8004688 <HAL_RCC_OscConfig+0x274>)
 80045b2:	f043 0308 	orr.w	r3, r3, #8
 80045b6:	6013      	str	r3, [r2, #0]
 80045b8:	4b33      	ldr	r3, [pc, #204]	; (8004688 <HAL_RCC_OscConfig+0x274>)
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045c4:	4930      	ldr	r1, [pc, #192]	; (8004688 <HAL_RCC_OscConfig+0x274>)
 80045c6:	4313      	orrs	r3, r2
 80045c8:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80045ca:	4b2f      	ldr	r3, [pc, #188]	; (8004688 <HAL_RCC_OscConfig+0x274>)
 80045cc:	685b      	ldr	r3, [r3, #4]
 80045ce:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	6a1b      	ldr	r3, [r3, #32]
 80045d6:	021b      	lsls	r3, r3, #8
 80045d8:	492b      	ldr	r1, [pc, #172]	; (8004688 <HAL_RCC_OscConfig+0x274>)
 80045da:	4313      	orrs	r3, r2
 80045dc:	604b      	str	r3, [r1, #4]
 80045de:	e01a      	b.n	8004616 <HAL_RCC_OscConfig+0x202>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80045e0:	4b29      	ldr	r3, [pc, #164]	; (8004688 <HAL_RCC_OscConfig+0x274>)
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	4a28      	ldr	r2, [pc, #160]	; (8004688 <HAL_RCC_OscConfig+0x274>)
 80045e6:	f023 0301 	bic.w	r3, r3, #1
 80045ea:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80045ec:	f7fc fd9c 	bl	8001128 <HAL_GetTick>
 80045f0:	61b8      	str	r0, [r7, #24]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80045f2:	e008      	b.n	8004606 <HAL_RCC_OscConfig+0x1f2>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80045f4:	f7fc fd98 	bl	8001128 <HAL_GetTick>
 80045f8:	4602      	mov	r2, r0
 80045fa:	69bb      	ldr	r3, [r7, #24]
 80045fc:	1ad3      	subs	r3, r2, r3
 80045fe:	2b02      	cmp	r3, #2
 8004600:	d901      	bls.n	8004606 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8004602:	2303      	movs	r3, #3
 8004604:	e35f      	b.n	8004cc6 <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004606:	4b20      	ldr	r3, [pc, #128]	; (8004688 <HAL_RCC_OscConfig+0x274>)
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	f003 0302 	and.w	r3, r3, #2
 800460e:	2b00      	cmp	r3, #0
 8004610:	d1f0      	bne.n	80045f4 <HAL_RCC_OscConfig+0x1e0>
 8004612:	e000      	b.n	8004616 <HAL_RCC_OscConfig+0x202>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004614:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	f003 0301 	and.w	r3, r3, #1
 800461e:	2b00      	cmp	r3, #0
 8004620:	d073      	beq.n	800470a <HAL_RCC_OscConfig+0x2f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8004622:	6a3b      	ldr	r3, [r7, #32]
 8004624:	2b08      	cmp	r3, #8
 8004626:	d005      	beq.n	8004634 <HAL_RCC_OscConfig+0x220>
 8004628:	6a3b      	ldr	r3, [r7, #32]
 800462a:	2b0c      	cmp	r3, #12
 800462c:	d10e      	bne.n	800464c <HAL_RCC_OscConfig+0x238>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800462e:	69fb      	ldr	r3, [r7, #28]
 8004630:	2b03      	cmp	r3, #3
 8004632:	d10b      	bne.n	800464c <HAL_RCC_OscConfig+0x238>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004634:	4b14      	ldr	r3, [pc, #80]	; (8004688 <HAL_RCC_OscConfig+0x274>)
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800463c:	2b00      	cmp	r3, #0
 800463e:	d063      	beq.n	8004708 <HAL_RCC_OscConfig+0x2f4>
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	685b      	ldr	r3, [r3, #4]
 8004644:	2b00      	cmp	r3, #0
 8004646:	d15f      	bne.n	8004708 <HAL_RCC_OscConfig+0x2f4>
      {
        return HAL_ERROR;
 8004648:	2301      	movs	r3, #1
 800464a:	e33c      	b.n	8004cc6 <HAL_RCC_OscConfig+0x8b2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	685b      	ldr	r3, [r3, #4]
 8004650:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004654:	d106      	bne.n	8004664 <HAL_RCC_OscConfig+0x250>
 8004656:	4b0c      	ldr	r3, [pc, #48]	; (8004688 <HAL_RCC_OscConfig+0x274>)
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	4a0b      	ldr	r2, [pc, #44]	; (8004688 <HAL_RCC_OscConfig+0x274>)
 800465c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004660:	6013      	str	r3, [r2, #0]
 8004662:	e025      	b.n	80046b0 <HAL_RCC_OscConfig+0x29c>
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	685b      	ldr	r3, [r3, #4]
 8004668:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800466c:	d114      	bne.n	8004698 <HAL_RCC_OscConfig+0x284>
 800466e:	4b06      	ldr	r3, [pc, #24]	; (8004688 <HAL_RCC_OscConfig+0x274>)
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	4a05      	ldr	r2, [pc, #20]	; (8004688 <HAL_RCC_OscConfig+0x274>)
 8004674:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004678:	6013      	str	r3, [r2, #0]
 800467a:	4b03      	ldr	r3, [pc, #12]	; (8004688 <HAL_RCC_OscConfig+0x274>)
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	4a02      	ldr	r2, [pc, #8]	; (8004688 <HAL_RCC_OscConfig+0x274>)
 8004680:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004684:	6013      	str	r3, [r2, #0]
 8004686:	e013      	b.n	80046b0 <HAL_RCC_OscConfig+0x29c>
 8004688:	40021000 	.word	0x40021000
 800468c:	0800b294 	.word	0x0800b294
 8004690:	20000000 	.word	0x20000000
 8004694:	20000004 	.word	0x20000004
 8004698:	4b8f      	ldr	r3, [pc, #572]	; (80048d8 <HAL_RCC_OscConfig+0x4c4>)
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	4a8e      	ldr	r2, [pc, #568]	; (80048d8 <HAL_RCC_OscConfig+0x4c4>)
 800469e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80046a2:	6013      	str	r3, [r2, #0]
 80046a4:	4b8c      	ldr	r3, [pc, #560]	; (80048d8 <HAL_RCC_OscConfig+0x4c4>)
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	4a8b      	ldr	r2, [pc, #556]	; (80048d8 <HAL_RCC_OscConfig+0x4c4>)
 80046aa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80046ae:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	685b      	ldr	r3, [r3, #4]
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d013      	beq.n	80046e0 <HAL_RCC_OscConfig+0x2cc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046b8:	f7fc fd36 	bl	8001128 <HAL_GetTick>
 80046bc:	61b8      	str	r0, [r7, #24]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80046be:	e008      	b.n	80046d2 <HAL_RCC_OscConfig+0x2be>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80046c0:	f7fc fd32 	bl	8001128 <HAL_GetTick>
 80046c4:	4602      	mov	r2, r0
 80046c6:	69bb      	ldr	r3, [r7, #24]
 80046c8:	1ad3      	subs	r3, r2, r3
 80046ca:	2b64      	cmp	r3, #100	; 0x64
 80046cc:	d901      	bls.n	80046d2 <HAL_RCC_OscConfig+0x2be>
          {
            return HAL_TIMEOUT;
 80046ce:	2303      	movs	r3, #3
 80046d0:	e2f9      	b.n	8004cc6 <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80046d2:	4b81      	ldr	r3, [pc, #516]	; (80048d8 <HAL_RCC_OscConfig+0x4c4>)
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d0f0      	beq.n	80046c0 <HAL_RCC_OscConfig+0x2ac>
 80046de:	e014      	b.n	800470a <HAL_RCC_OscConfig+0x2f6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046e0:	f7fc fd22 	bl	8001128 <HAL_GetTick>
 80046e4:	61b8      	str	r0, [r7, #24]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80046e6:	e008      	b.n	80046fa <HAL_RCC_OscConfig+0x2e6>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80046e8:	f7fc fd1e 	bl	8001128 <HAL_GetTick>
 80046ec:	4602      	mov	r2, r0
 80046ee:	69bb      	ldr	r3, [r7, #24]
 80046f0:	1ad3      	subs	r3, r2, r3
 80046f2:	2b64      	cmp	r3, #100	; 0x64
 80046f4:	d901      	bls.n	80046fa <HAL_RCC_OscConfig+0x2e6>
          {
            return HAL_TIMEOUT;
 80046f6:	2303      	movs	r3, #3
 80046f8:	e2e5      	b.n	8004cc6 <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80046fa:	4b77      	ldr	r3, [pc, #476]	; (80048d8 <HAL_RCC_OscConfig+0x4c4>)
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004702:	2b00      	cmp	r3, #0
 8004704:	d1f0      	bne.n	80046e8 <HAL_RCC_OscConfig+0x2d4>
 8004706:	e000      	b.n	800470a <HAL_RCC_OscConfig+0x2f6>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004708:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	f003 0302 	and.w	r3, r3, #2
 8004712:	2b00      	cmp	r3, #0
 8004714:	d060      	beq.n	80047d8 <HAL_RCC_OscConfig+0x3c4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8004716:	6a3b      	ldr	r3, [r7, #32]
 8004718:	2b04      	cmp	r3, #4
 800471a:	d005      	beq.n	8004728 <HAL_RCC_OscConfig+0x314>
 800471c:	6a3b      	ldr	r3, [r7, #32]
 800471e:	2b0c      	cmp	r3, #12
 8004720:	d119      	bne.n	8004756 <HAL_RCC_OscConfig+0x342>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8004722:	69fb      	ldr	r3, [r7, #28]
 8004724:	2b02      	cmp	r3, #2
 8004726:	d116      	bne.n	8004756 <HAL_RCC_OscConfig+0x342>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004728:	4b6b      	ldr	r3, [pc, #428]	; (80048d8 <HAL_RCC_OscConfig+0x4c4>)
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004730:	2b00      	cmp	r3, #0
 8004732:	d005      	beq.n	8004740 <HAL_RCC_OscConfig+0x32c>
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	68db      	ldr	r3, [r3, #12]
 8004738:	2b00      	cmp	r3, #0
 800473a:	d101      	bne.n	8004740 <HAL_RCC_OscConfig+0x32c>
      {
        return HAL_ERROR;
 800473c:	2301      	movs	r3, #1
 800473e:	e2c2      	b.n	8004cc6 <HAL_RCC_OscConfig+0x8b2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004740:	4b65      	ldr	r3, [pc, #404]	; (80048d8 <HAL_RCC_OscConfig+0x4c4>)
 8004742:	685b      	ldr	r3, [r3, #4]
 8004744:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	691b      	ldr	r3, [r3, #16]
 800474c:	061b      	lsls	r3, r3, #24
 800474e:	4962      	ldr	r1, [pc, #392]	; (80048d8 <HAL_RCC_OscConfig+0x4c4>)
 8004750:	4313      	orrs	r3, r2
 8004752:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004754:	e040      	b.n	80047d8 <HAL_RCC_OscConfig+0x3c4>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	68db      	ldr	r3, [r3, #12]
 800475a:	2b00      	cmp	r3, #0
 800475c:	d023      	beq.n	80047a6 <HAL_RCC_OscConfig+0x392>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800475e:	4b5e      	ldr	r3, [pc, #376]	; (80048d8 <HAL_RCC_OscConfig+0x4c4>)
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	4a5d      	ldr	r2, [pc, #372]	; (80048d8 <HAL_RCC_OscConfig+0x4c4>)
 8004764:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004768:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800476a:	f7fc fcdd 	bl	8001128 <HAL_GetTick>
 800476e:	61b8      	str	r0, [r7, #24]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004770:	e008      	b.n	8004784 <HAL_RCC_OscConfig+0x370>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004772:	f7fc fcd9 	bl	8001128 <HAL_GetTick>
 8004776:	4602      	mov	r2, r0
 8004778:	69bb      	ldr	r3, [r7, #24]
 800477a:	1ad3      	subs	r3, r2, r3
 800477c:	2b02      	cmp	r3, #2
 800477e:	d901      	bls.n	8004784 <HAL_RCC_OscConfig+0x370>
          {
            return HAL_TIMEOUT;
 8004780:	2303      	movs	r3, #3
 8004782:	e2a0      	b.n	8004cc6 <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004784:	4b54      	ldr	r3, [pc, #336]	; (80048d8 <HAL_RCC_OscConfig+0x4c4>)
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800478c:	2b00      	cmp	r3, #0
 800478e:	d0f0      	beq.n	8004772 <HAL_RCC_OscConfig+0x35e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004790:	4b51      	ldr	r3, [pc, #324]	; (80048d8 <HAL_RCC_OscConfig+0x4c4>)
 8004792:	685b      	ldr	r3, [r3, #4]
 8004794:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	691b      	ldr	r3, [r3, #16]
 800479c:	061b      	lsls	r3, r3, #24
 800479e:	494e      	ldr	r1, [pc, #312]	; (80048d8 <HAL_RCC_OscConfig+0x4c4>)
 80047a0:	4313      	orrs	r3, r2
 80047a2:	604b      	str	r3, [r1, #4]
 80047a4:	e018      	b.n	80047d8 <HAL_RCC_OscConfig+0x3c4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80047a6:	4b4c      	ldr	r3, [pc, #304]	; (80048d8 <HAL_RCC_OscConfig+0x4c4>)
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	4a4b      	ldr	r2, [pc, #300]	; (80048d8 <HAL_RCC_OscConfig+0x4c4>)
 80047ac:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80047b0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80047b2:	f7fc fcb9 	bl	8001128 <HAL_GetTick>
 80047b6:	61b8      	str	r0, [r7, #24]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80047b8:	e008      	b.n	80047cc <HAL_RCC_OscConfig+0x3b8>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80047ba:	f7fc fcb5 	bl	8001128 <HAL_GetTick>
 80047be:	4602      	mov	r2, r0
 80047c0:	69bb      	ldr	r3, [r7, #24]
 80047c2:	1ad3      	subs	r3, r2, r3
 80047c4:	2b02      	cmp	r3, #2
 80047c6:	d901      	bls.n	80047cc <HAL_RCC_OscConfig+0x3b8>
          {
            return HAL_TIMEOUT;
 80047c8:	2303      	movs	r3, #3
 80047ca:	e27c      	b.n	8004cc6 <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80047cc:	4b42      	ldr	r3, [pc, #264]	; (80048d8 <HAL_RCC_OscConfig+0x4c4>)
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d1f0      	bne.n	80047ba <HAL_RCC_OscConfig+0x3a6>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	f003 0308 	and.w	r3, r3, #8
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	f000 8082 	beq.w	80048ea <HAL_RCC_OscConfig+0x4d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	695b      	ldr	r3, [r3, #20]
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d05f      	beq.n	80048ae <HAL_RCC_OscConfig+0x49a>
    {
#if defined(RCC_CSR_LSIPREDIV)
      uint32_t csr_temp = RCC->CSR;
 80047ee:	4b3a      	ldr	r3, [pc, #232]	; (80048d8 <HAL_RCC_OscConfig+0x4c4>)
 80047f0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80047f4:	613b      	str	r3, [r7, #16]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));

      if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPREDIV))
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	699a      	ldr	r2, [r3, #24]
 80047fa:	693b      	ldr	r3, [r7, #16]
 80047fc:	f003 0310 	and.w	r3, r3, #16
 8004800:	429a      	cmp	r2, r3
 8004802:	d037      	beq.n	8004874 <HAL_RCC_OscConfig+0x460>
      {
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8004804:	693b      	ldr	r3, [r7, #16]
 8004806:	f003 0302 	and.w	r3, r3, #2
 800480a:	2b00      	cmp	r3, #0
 800480c:	d006      	beq.n	800481c <HAL_RCC_OscConfig+0x408>
            ((csr_temp & RCC_CSR_LSION) != RCC_CSR_LSION))
 800480e:	693b      	ldr	r3, [r7, #16]
 8004810:	f003 0301 	and.w	r3, r3, #1
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8004814:	2b00      	cmp	r3, #0
 8004816:	d101      	bne.n	800481c <HAL_RCC_OscConfig+0x408>
        {
           /* If LSIRDY is set while LSION is not enabled,
              LSIPREDIV can't be updated  */
          return HAL_ERROR;
 8004818:	2301      	movs	r3, #1
 800481a:	e254      	b.n	8004cc6 <HAL_RCC_OscConfig+0x8b2>
        }

        /* Turn off LSI before changing RCC_CSR_LSIPREDIV */
        if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION)
 800481c:	693b      	ldr	r3, [r7, #16]
 800481e:	f003 0301 	and.w	r3, r3, #1
 8004822:	2b00      	cmp	r3, #0
 8004824:	d01b      	beq.n	800485e <HAL_RCC_OscConfig+0x44a>
        {
          __HAL_RCC_LSI_DISABLE();
 8004826:	4b2c      	ldr	r3, [pc, #176]	; (80048d8 <HAL_RCC_OscConfig+0x4c4>)
 8004828:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800482c:	4a2a      	ldr	r2, [pc, #168]	; (80048d8 <HAL_RCC_OscConfig+0x4c4>)
 800482e:	f023 0301 	bic.w	r3, r3, #1
 8004832:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004836:	f7fc fc77 	bl	8001128 <HAL_GetTick>
 800483a:	61b8      	str	r0, [r7, #24]

          /* Wait till LSI is disabled */
          while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800483c:	e008      	b.n	8004850 <HAL_RCC_OscConfig+0x43c>
          {
            if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800483e:	f7fc fc73 	bl	8001128 <HAL_GetTick>
 8004842:	4602      	mov	r2, r0
 8004844:	69bb      	ldr	r3, [r7, #24]
 8004846:	1ad3      	subs	r3, r2, r3
 8004848:	2b11      	cmp	r3, #17
 800484a:	d901      	bls.n	8004850 <HAL_RCC_OscConfig+0x43c>
            {
              return HAL_TIMEOUT;
 800484c:	2303      	movs	r3, #3
 800484e:	e23a      	b.n	8004cc6 <HAL_RCC_OscConfig+0x8b2>
          while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004850:	4b21      	ldr	r3, [pc, #132]	; (80048d8 <HAL_RCC_OscConfig+0x4c4>)
 8004852:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004856:	f003 0302 	and.w	r3, r3, #2
 800485a:	2b00      	cmp	r3, #0
 800485c:	d1ef      	bne.n	800483e <HAL_RCC_OscConfig+0x42a>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
 800485e:	4b1e      	ldr	r3, [pc, #120]	; (80048d8 <HAL_RCC_OscConfig+0x4c4>)
 8004860:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004864:	f023 0210 	bic.w	r2, r3, #16
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	699b      	ldr	r3, [r3, #24]
 800486c:	491a      	ldr	r1, [pc, #104]	; (80048d8 <HAL_RCC_OscConfig+0x4c4>)
 800486e:	4313      	orrs	r3, r2
 8004870:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004874:	4b18      	ldr	r3, [pc, #96]	; (80048d8 <HAL_RCC_OscConfig+0x4c4>)
 8004876:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800487a:	4a17      	ldr	r2, [pc, #92]	; (80048d8 <HAL_RCC_OscConfig+0x4c4>)
 800487c:	f043 0301 	orr.w	r3, r3, #1
 8004880:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004884:	f7fc fc50 	bl	8001128 <HAL_GetTick>
 8004888:	61b8      	str	r0, [r7, #24]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800488a:	e008      	b.n	800489e <HAL_RCC_OscConfig+0x48a>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800488c:	f7fc fc4c 	bl	8001128 <HAL_GetTick>
 8004890:	4602      	mov	r2, r0
 8004892:	69bb      	ldr	r3, [r7, #24]
 8004894:	1ad3      	subs	r3, r2, r3
 8004896:	2b11      	cmp	r3, #17
 8004898:	d901      	bls.n	800489e <HAL_RCC_OscConfig+0x48a>
        {
          return HAL_TIMEOUT;
 800489a:	2303      	movs	r3, #3
 800489c:	e213      	b.n	8004cc6 <HAL_RCC_OscConfig+0x8b2>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800489e:	4b0e      	ldr	r3, [pc, #56]	; (80048d8 <HAL_RCC_OscConfig+0x4c4>)
 80048a0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80048a4:	f003 0302 	and.w	r3, r3, #2
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d0ef      	beq.n	800488c <HAL_RCC_OscConfig+0x478>
 80048ac:	e01d      	b.n	80048ea <HAL_RCC_OscConfig+0x4d6>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80048ae:	4b0a      	ldr	r3, [pc, #40]	; (80048d8 <HAL_RCC_OscConfig+0x4c4>)
 80048b0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80048b4:	4a08      	ldr	r2, [pc, #32]	; (80048d8 <HAL_RCC_OscConfig+0x4c4>)
 80048b6:	f023 0301 	bic.w	r3, r3, #1
 80048ba:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80048be:	f7fc fc33 	bl	8001128 <HAL_GetTick>
 80048c2:	61b8      	str	r0, [r7, #24]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80048c4:	e00a      	b.n	80048dc <HAL_RCC_OscConfig+0x4c8>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80048c6:	f7fc fc2f 	bl	8001128 <HAL_GetTick>
 80048ca:	4602      	mov	r2, r0
 80048cc:	69bb      	ldr	r3, [r7, #24]
 80048ce:	1ad3      	subs	r3, r2, r3
 80048d0:	2b11      	cmp	r3, #17
 80048d2:	d903      	bls.n	80048dc <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_TIMEOUT;
 80048d4:	2303      	movs	r3, #3
 80048d6:	e1f6      	b.n	8004cc6 <HAL_RCC_OscConfig+0x8b2>
 80048d8:	40021000 	.word	0x40021000
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80048dc:	4ba9      	ldr	r3, [pc, #676]	; (8004b84 <HAL_RCC_OscConfig+0x770>)
 80048de:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80048e2:	f003 0302 	and.w	r3, r3, #2
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d1ed      	bne.n	80048c6 <HAL_RCC_OscConfig+0x4b2>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	f003 0304 	and.w	r3, r3, #4
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	f000 80bd 	beq.w	8004a72 <HAL_RCC_OscConfig+0x65e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80048f8:	2300      	movs	r3, #0
 80048fa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80048fe:	4ba1      	ldr	r3, [pc, #644]	; (8004b84 <HAL_RCC_OscConfig+0x770>)
 8004900:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004902:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004906:	2b00      	cmp	r3, #0
 8004908:	d10e      	bne.n	8004928 <HAL_RCC_OscConfig+0x514>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800490a:	4b9e      	ldr	r3, [pc, #632]	; (8004b84 <HAL_RCC_OscConfig+0x770>)
 800490c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800490e:	4a9d      	ldr	r2, [pc, #628]	; (8004b84 <HAL_RCC_OscConfig+0x770>)
 8004910:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004914:	6593      	str	r3, [r2, #88]	; 0x58
 8004916:	4b9b      	ldr	r3, [pc, #620]	; (8004b84 <HAL_RCC_OscConfig+0x770>)
 8004918:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800491a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800491e:	60fb      	str	r3, [r7, #12]
 8004920:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8004922:	2301      	movs	r3, #1
 8004924:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004928:	4b97      	ldr	r3, [pc, #604]	; (8004b88 <HAL_RCC_OscConfig+0x774>)
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004930:	2b00      	cmp	r3, #0
 8004932:	d118      	bne.n	8004966 <HAL_RCC_OscConfig+0x552>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004934:	4b94      	ldr	r3, [pc, #592]	; (8004b88 <HAL_RCC_OscConfig+0x774>)
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	4a93      	ldr	r2, [pc, #588]	; (8004b88 <HAL_RCC_OscConfig+0x774>)
 800493a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800493e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004940:	f7fc fbf2 	bl	8001128 <HAL_GetTick>
 8004944:	61b8      	str	r0, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004946:	e008      	b.n	800495a <HAL_RCC_OscConfig+0x546>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004948:	f7fc fbee 	bl	8001128 <HAL_GetTick>
 800494c:	4602      	mov	r2, r0
 800494e:	69bb      	ldr	r3, [r7, #24]
 8004950:	1ad3      	subs	r3, r2, r3
 8004952:	2b02      	cmp	r3, #2
 8004954:	d901      	bls.n	800495a <HAL_RCC_OscConfig+0x546>
        {
          return HAL_TIMEOUT;
 8004956:	2303      	movs	r3, #3
 8004958:	e1b5      	b.n	8004cc6 <HAL_RCC_OscConfig+0x8b2>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800495a:	4b8b      	ldr	r3, [pc, #556]	; (8004b88 <HAL_RCC_OscConfig+0x774>)
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004962:	2b00      	cmp	r3, #0
 8004964:	d0f0      	beq.n	8004948 <HAL_RCC_OscConfig+0x534>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
#if defined(RCC_BDCR_LSESYSDIS)
    if((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	689b      	ldr	r3, [r3, #8]
 800496a:	f003 0301 	and.w	r3, r3, #1
 800496e:	2b00      	cmp	r3, #0
 8004970:	d02c      	beq.n	80049cc <HAL_RCC_OscConfig+0x5b8>
    {
      /* Set LSESYSDIS bit according to LSE propagation option (enabled or disabled) */
      MODIFY_REG(RCC->BDCR, RCC_BDCR_LSESYSDIS, (RCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSDIS));
 8004972:	4b84      	ldr	r3, [pc, #528]	; (8004b84 <HAL_RCC_OscConfig+0x770>)
 8004974:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004978:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	689b      	ldr	r3, [r3, #8]
 8004980:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004984:	497f      	ldr	r1, [pc, #508]	; (8004b84 <HAL_RCC_OscConfig+0x770>)
 8004986:	4313      	orrs	r3, r2
 8004988:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

      if((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	689b      	ldr	r3, [r3, #8]
 8004990:	f003 0304 	and.w	r3, r3, #4
 8004994:	2b00      	cmp	r3, #0
 8004996:	d010      	beq.n	80049ba <HAL_RCC_OscConfig+0x5a6>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8004998:	4b7a      	ldr	r3, [pc, #488]	; (8004b84 <HAL_RCC_OscConfig+0x770>)
 800499a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800499e:	4a79      	ldr	r2, [pc, #484]	; (8004b84 <HAL_RCC_OscConfig+0x770>)
 80049a0:	f043 0304 	orr.w	r3, r3, #4
 80049a4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80049a8:	4b76      	ldr	r3, [pc, #472]	; (8004b84 <HAL_RCC_OscConfig+0x770>)
 80049aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80049ae:	4a75      	ldr	r2, [pc, #468]	; (8004b84 <HAL_RCC_OscConfig+0x770>)
 80049b0:	f043 0301 	orr.w	r3, r3, #1
 80049b4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80049b8:	e018      	b.n	80049ec <HAL_RCC_OscConfig+0x5d8>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80049ba:	4b72      	ldr	r3, [pc, #456]	; (8004b84 <HAL_RCC_OscConfig+0x770>)
 80049bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80049c0:	4a70      	ldr	r2, [pc, #448]	; (8004b84 <HAL_RCC_OscConfig+0x770>)
 80049c2:	f043 0301 	orr.w	r3, r3, #1
 80049c6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80049ca:	e00f      	b.n	80049ec <HAL_RCC_OscConfig+0x5d8>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80049cc:	4b6d      	ldr	r3, [pc, #436]	; (8004b84 <HAL_RCC_OscConfig+0x770>)
 80049ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80049d2:	4a6c      	ldr	r2, [pc, #432]	; (8004b84 <HAL_RCC_OscConfig+0x770>)
 80049d4:	f023 0301 	bic.w	r3, r3, #1
 80049d8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 80049dc:	4b69      	ldr	r3, [pc, #420]	; (8004b84 <HAL_RCC_OscConfig+0x770>)
 80049de:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80049e2:	4a68      	ldr	r2, [pc, #416]	; (8004b84 <HAL_RCC_OscConfig+0x770>)
 80049e4:	f023 0304 	bic.w	r3, r3, #4
 80049e8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	689b      	ldr	r3, [r3, #8]
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	d016      	beq.n	8004a22 <HAL_RCC_OscConfig+0x60e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80049f4:	f7fc fb98 	bl	8001128 <HAL_GetTick>
 80049f8:	61b8      	str	r0, [r7, #24]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80049fa:	e00a      	b.n	8004a12 <HAL_RCC_OscConfig+0x5fe>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80049fc:	f7fc fb94 	bl	8001128 <HAL_GetTick>
 8004a00:	4602      	mov	r2, r0
 8004a02:	69bb      	ldr	r3, [r7, #24]
 8004a04:	1ad3      	subs	r3, r2, r3
 8004a06:	f241 3288 	movw	r2, #5000	; 0x1388
 8004a0a:	4293      	cmp	r3, r2
 8004a0c:	d901      	bls.n	8004a12 <HAL_RCC_OscConfig+0x5fe>
        {
          return HAL_TIMEOUT;
 8004a0e:	2303      	movs	r3, #3
 8004a10:	e159      	b.n	8004cc6 <HAL_RCC_OscConfig+0x8b2>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004a12:	4b5c      	ldr	r3, [pc, #368]	; (8004b84 <HAL_RCC_OscConfig+0x770>)
 8004a14:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004a18:	f003 0302 	and.w	r3, r3, #2
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d0ed      	beq.n	80049fc <HAL_RCC_OscConfig+0x5e8>
 8004a20:	e01d      	b.n	8004a5e <HAL_RCC_OscConfig+0x64a>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a22:	f7fc fb81 	bl	8001128 <HAL_GetTick>
 8004a26:	61b8      	str	r0, [r7, #24]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004a28:	e00a      	b.n	8004a40 <HAL_RCC_OscConfig+0x62c>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004a2a:	f7fc fb7d 	bl	8001128 <HAL_GetTick>
 8004a2e:	4602      	mov	r2, r0
 8004a30:	69bb      	ldr	r3, [r7, #24]
 8004a32:	1ad3      	subs	r3, r2, r3
 8004a34:	f241 3288 	movw	r2, #5000	; 0x1388
 8004a38:	4293      	cmp	r3, r2
 8004a3a:	d901      	bls.n	8004a40 <HAL_RCC_OscConfig+0x62c>
        {
          return HAL_TIMEOUT;
 8004a3c:	2303      	movs	r3, #3
 8004a3e:	e142      	b.n	8004cc6 <HAL_RCC_OscConfig+0x8b2>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004a40:	4b50      	ldr	r3, [pc, #320]	; (8004b84 <HAL_RCC_OscConfig+0x770>)
 8004a42:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004a46:	f003 0302 	and.w	r3, r3, #2
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d1ed      	bne.n	8004a2a <HAL_RCC_OscConfig+0x616>
        }
      }

#if defined(RCC_BDCR_LSESYSDIS)
      /* By default, stop disabling LSE propagation */
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
 8004a4e:	4b4d      	ldr	r3, [pc, #308]	; (8004b84 <HAL_RCC_OscConfig+0x770>)
 8004a50:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004a54:	4a4b      	ldr	r2, [pc, #300]	; (8004b84 <HAL_RCC_OscConfig+0x770>)
 8004a56:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004a5a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004a5e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004a62:	2b01      	cmp	r3, #1
 8004a64:	d105      	bne.n	8004a72 <HAL_RCC_OscConfig+0x65e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004a66:	4b47      	ldr	r3, [pc, #284]	; (8004b84 <HAL_RCC_OscConfig+0x770>)
 8004a68:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a6a:	4a46      	ldr	r2, [pc, #280]	; (8004b84 <HAL_RCC_OscConfig+0x770>)
 8004a6c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004a70:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	f003 0320 	and.w	r3, r3, #32
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d03c      	beq.n	8004af8 <HAL_RCC_OscConfig+0x6e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d01c      	beq.n	8004ac0 <HAL_RCC_OscConfig+0x6ac>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004a86:	4b3f      	ldr	r3, [pc, #252]	; (8004b84 <HAL_RCC_OscConfig+0x770>)
 8004a88:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004a8c:	4a3d      	ldr	r2, [pc, #244]	; (8004b84 <HAL_RCC_OscConfig+0x770>)
 8004a8e:	f043 0301 	orr.w	r3, r3, #1
 8004a92:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a96:	f7fc fb47 	bl	8001128 <HAL_GetTick>
 8004a9a:	61b8      	str	r0, [r7, #24]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004a9c:	e008      	b.n	8004ab0 <HAL_RCC_OscConfig+0x69c>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004a9e:	f7fc fb43 	bl	8001128 <HAL_GetTick>
 8004aa2:	4602      	mov	r2, r0
 8004aa4:	69bb      	ldr	r3, [r7, #24]
 8004aa6:	1ad3      	subs	r3, r2, r3
 8004aa8:	2b02      	cmp	r3, #2
 8004aaa:	d901      	bls.n	8004ab0 <HAL_RCC_OscConfig+0x69c>
        {
          return HAL_TIMEOUT;
 8004aac:	2303      	movs	r3, #3
 8004aae:	e10a      	b.n	8004cc6 <HAL_RCC_OscConfig+0x8b2>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004ab0:	4b34      	ldr	r3, [pc, #208]	; (8004b84 <HAL_RCC_OscConfig+0x770>)
 8004ab2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004ab6:	f003 0302 	and.w	r3, r3, #2
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d0ef      	beq.n	8004a9e <HAL_RCC_OscConfig+0x68a>
 8004abe:	e01b      	b.n	8004af8 <HAL_RCC_OscConfig+0x6e4>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004ac0:	4b30      	ldr	r3, [pc, #192]	; (8004b84 <HAL_RCC_OscConfig+0x770>)
 8004ac2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004ac6:	4a2f      	ldr	r2, [pc, #188]	; (8004b84 <HAL_RCC_OscConfig+0x770>)
 8004ac8:	f023 0301 	bic.w	r3, r3, #1
 8004acc:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ad0:	f7fc fb2a 	bl	8001128 <HAL_GetTick>
 8004ad4:	61b8      	str	r0, [r7, #24]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004ad6:	e008      	b.n	8004aea <HAL_RCC_OscConfig+0x6d6>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004ad8:	f7fc fb26 	bl	8001128 <HAL_GetTick>
 8004adc:	4602      	mov	r2, r0
 8004ade:	69bb      	ldr	r3, [r7, #24]
 8004ae0:	1ad3      	subs	r3, r2, r3
 8004ae2:	2b02      	cmp	r3, #2
 8004ae4:	d901      	bls.n	8004aea <HAL_RCC_OscConfig+0x6d6>
        {
          return HAL_TIMEOUT;
 8004ae6:	2303      	movs	r3, #3
 8004ae8:	e0ed      	b.n	8004cc6 <HAL_RCC_OscConfig+0x8b2>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004aea:	4b26      	ldr	r3, [pc, #152]	; (8004b84 <HAL_RCC_OscConfig+0x770>)
 8004aec:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004af0:	f003 0302 	and.w	r3, r3, #2
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d1ef      	bne.n	8004ad8 <HAL_RCC_OscConfig+0x6c4>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	f000 80e1 	beq.w	8004cc4 <HAL_RCC_OscConfig+0x8b0>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b06:	2b02      	cmp	r3, #2
 8004b08:	f040 80b5 	bne.w	8004c76 <HAL_RCC_OscConfig+0x862>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8004b0c:	4b1d      	ldr	r3, [pc, #116]	; (8004b84 <HAL_RCC_OscConfig+0x770>)
 8004b0e:	68db      	ldr	r3, [r3, #12]
 8004b10:	61fb      	str	r3, [r7, #28]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004b12:	69fb      	ldr	r3, [r7, #28]
 8004b14:	f003 0203 	and.w	r2, r3, #3
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b1c:	429a      	cmp	r2, r3
 8004b1e:	d124      	bne.n	8004b6a <HAL_RCC_OscConfig+0x756>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004b20:	69fb      	ldr	r3, [r7, #28]
 8004b22:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004b2a:	3b01      	subs	r3, #1
 8004b2c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004b2e:	429a      	cmp	r2, r3
 8004b30:	d11b      	bne.n	8004b6a <HAL_RCC_OscConfig+0x756>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004b32:	69fb      	ldr	r3, [r7, #28]
 8004b34:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b3c:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004b3e:	429a      	cmp	r2, r3
 8004b40:	d113      	bne.n	8004b6a <HAL_RCC_OscConfig+0x756>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004b42:	69fb      	ldr	r3, [r7, #28]
 8004b44:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b4c:	085b      	lsrs	r3, r3, #1
 8004b4e:	3b01      	subs	r3, #1
 8004b50:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004b52:	429a      	cmp	r2, r3
 8004b54:	d109      	bne.n	8004b6a <HAL_RCC_OscConfig+0x756>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004b56:	69fb      	ldr	r3, [r7, #28]
 8004b58:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b60:	085b      	lsrs	r3, r3, #1
 8004b62:	3b01      	subs	r3, #1
 8004b64:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004b66:	429a      	cmp	r2, r3
 8004b68:	d05f      	beq.n	8004c2a <HAL_RCC_OscConfig+0x816>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004b6a:	6a3b      	ldr	r3, [r7, #32]
 8004b6c:	2b0c      	cmp	r3, #12
 8004b6e:	d05a      	beq.n	8004c26 <HAL_RCC_OscConfig+0x812>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8004b70:	4b04      	ldr	r3, [pc, #16]	; (8004b84 <HAL_RCC_OscConfig+0x770>)
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	4a03      	ldr	r2, [pc, #12]	; (8004b84 <HAL_RCC_OscConfig+0x770>)
 8004b76:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004b7a:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004b7c:	f7fc fad4 	bl	8001128 <HAL_GetTick>
 8004b80:	61b8      	str	r0, [r7, #24]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004b82:	e00c      	b.n	8004b9e <HAL_RCC_OscConfig+0x78a>
 8004b84:	40021000 	.word	0x40021000
 8004b88:	40007000 	.word	0x40007000
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004b8c:	f7fc facc 	bl	8001128 <HAL_GetTick>
 8004b90:	4602      	mov	r2, r0
 8004b92:	69bb      	ldr	r3, [r7, #24]
 8004b94:	1ad3      	subs	r3, r2, r3
 8004b96:	2b02      	cmp	r3, #2
 8004b98:	d901      	bls.n	8004b9e <HAL_RCC_OscConfig+0x78a>
              {
                return HAL_TIMEOUT;
 8004b9a:	2303      	movs	r3, #3
 8004b9c:	e093      	b.n	8004cc6 <HAL_RCC_OscConfig+0x8b2>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004b9e:	4b4c      	ldr	r3, [pc, #304]	; (8004cd0 <HAL_RCC_OscConfig+0x8bc>)
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d1f0      	bne.n	8004b8c <HAL_RCC_OscConfig+0x778>
                                 RCC_OscInitStruct->PLL.PLLN,
                                 RCC_OscInitStruct->PLL.PLLP,
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#else
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004baa:	4b49      	ldr	r3, [pc, #292]	; (8004cd0 <HAL_RCC_OscConfig+0x8bc>)
 8004bac:	68da      	ldr	r2, [r3, #12]
 8004bae:	4b49      	ldr	r3, [pc, #292]	; (8004cd4 <HAL_RCC_OscConfig+0x8c0>)
 8004bb0:	4013      	ands	r3, r2
 8004bb2:	687a      	ldr	r2, [r7, #4]
 8004bb4:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8004bb6:	687a      	ldr	r2, [r7, #4]
 8004bb8:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004bba:	3a01      	subs	r2, #1
 8004bbc:	0112      	lsls	r2, r2, #4
 8004bbe:	4311      	orrs	r1, r2
 8004bc0:	687a      	ldr	r2, [r7, #4]
 8004bc2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004bc4:	0212      	lsls	r2, r2, #8
 8004bc6:	4311      	orrs	r1, r2
 8004bc8:	687a      	ldr	r2, [r7, #4]
 8004bca:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8004bcc:	0852      	lsrs	r2, r2, #1
 8004bce:	3a01      	subs	r2, #1
 8004bd0:	0552      	lsls	r2, r2, #21
 8004bd2:	4311      	orrs	r1, r2
 8004bd4:	687a      	ldr	r2, [r7, #4]
 8004bd6:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8004bd8:	0852      	lsrs	r2, r2, #1
 8004bda:	3a01      	subs	r2, #1
 8004bdc:	0652      	lsls	r2, r2, #25
 8004bde:	430a      	orrs	r2, r1
 8004be0:	493b      	ldr	r1, [pc, #236]	; (8004cd0 <HAL_RCC_OscConfig+0x8bc>)
 8004be2:	4313      	orrs	r3, r2
 8004be4:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8004be6:	4b3a      	ldr	r3, [pc, #232]	; (8004cd0 <HAL_RCC_OscConfig+0x8bc>)
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	4a39      	ldr	r2, [pc, #228]	; (8004cd0 <HAL_RCC_OscConfig+0x8bc>)
 8004bec:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004bf0:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004bf2:	4b37      	ldr	r3, [pc, #220]	; (8004cd0 <HAL_RCC_OscConfig+0x8bc>)
 8004bf4:	68db      	ldr	r3, [r3, #12]
 8004bf6:	4a36      	ldr	r2, [pc, #216]	; (8004cd0 <HAL_RCC_OscConfig+0x8bc>)
 8004bf8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004bfc:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004bfe:	f7fc fa93 	bl	8001128 <HAL_GetTick>
 8004c02:	61b8      	str	r0, [r7, #24]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004c04:	e008      	b.n	8004c18 <HAL_RCC_OscConfig+0x804>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004c06:	f7fc fa8f 	bl	8001128 <HAL_GetTick>
 8004c0a:	4602      	mov	r2, r0
 8004c0c:	69bb      	ldr	r3, [r7, #24]
 8004c0e:	1ad3      	subs	r3, r2, r3
 8004c10:	2b02      	cmp	r3, #2
 8004c12:	d901      	bls.n	8004c18 <HAL_RCC_OscConfig+0x804>
              {
                return HAL_TIMEOUT;
 8004c14:	2303      	movs	r3, #3
 8004c16:	e056      	b.n	8004cc6 <HAL_RCC_OscConfig+0x8b2>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004c18:	4b2d      	ldr	r3, [pc, #180]	; (8004cd0 <HAL_RCC_OscConfig+0x8bc>)
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d0f0      	beq.n	8004c06 <HAL_RCC_OscConfig+0x7f2>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004c24:	e04e      	b.n	8004cc4 <HAL_RCC_OscConfig+0x8b0>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8004c26:	2301      	movs	r3, #1
 8004c28:	e04d      	b.n	8004cc6 <HAL_RCC_OscConfig+0x8b2>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004c2a:	4b29      	ldr	r3, [pc, #164]	; (8004cd0 <HAL_RCC_OscConfig+0x8bc>)
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	d146      	bne.n	8004cc4 <HAL_RCC_OscConfig+0x8b0>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8004c36:	4b26      	ldr	r3, [pc, #152]	; (8004cd0 <HAL_RCC_OscConfig+0x8bc>)
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	4a25      	ldr	r2, [pc, #148]	; (8004cd0 <HAL_RCC_OscConfig+0x8bc>)
 8004c3c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004c40:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004c42:	4b23      	ldr	r3, [pc, #140]	; (8004cd0 <HAL_RCC_OscConfig+0x8bc>)
 8004c44:	68db      	ldr	r3, [r3, #12]
 8004c46:	4a22      	ldr	r2, [pc, #136]	; (8004cd0 <HAL_RCC_OscConfig+0x8bc>)
 8004c48:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004c4c:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004c4e:	f7fc fa6b 	bl	8001128 <HAL_GetTick>
 8004c52:	61b8      	str	r0, [r7, #24]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004c54:	e008      	b.n	8004c68 <HAL_RCC_OscConfig+0x854>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004c56:	f7fc fa67 	bl	8001128 <HAL_GetTick>
 8004c5a:	4602      	mov	r2, r0
 8004c5c:	69bb      	ldr	r3, [r7, #24]
 8004c5e:	1ad3      	subs	r3, r2, r3
 8004c60:	2b02      	cmp	r3, #2
 8004c62:	d901      	bls.n	8004c68 <HAL_RCC_OscConfig+0x854>
            {
              return HAL_TIMEOUT;
 8004c64:	2303      	movs	r3, #3
 8004c66:	e02e      	b.n	8004cc6 <HAL_RCC_OscConfig+0x8b2>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004c68:	4b19      	ldr	r3, [pc, #100]	; (8004cd0 <HAL_RCC_OscConfig+0x8bc>)
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	d0f0      	beq.n	8004c56 <HAL_RCC_OscConfig+0x842>
 8004c74:	e026      	b.n	8004cc4 <HAL_RCC_OscConfig+0x8b0>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004c76:	6a3b      	ldr	r3, [r7, #32]
 8004c78:	2b0c      	cmp	r3, #12
 8004c7a:	d021      	beq.n	8004cc0 <HAL_RCC_OscConfig+0x8ac>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004c7c:	4b14      	ldr	r3, [pc, #80]	; (8004cd0 <HAL_RCC_OscConfig+0x8bc>)
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	4a13      	ldr	r2, [pc, #76]	; (8004cd0 <HAL_RCC_OscConfig+0x8bc>)
 8004c82:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004c86:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c88:	f7fc fa4e 	bl	8001128 <HAL_GetTick>
 8004c8c:	61b8      	str	r0, [r7, #24]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004c8e:	e008      	b.n	8004ca2 <HAL_RCC_OscConfig+0x88e>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004c90:	f7fc fa4a 	bl	8001128 <HAL_GetTick>
 8004c94:	4602      	mov	r2, r0
 8004c96:	69bb      	ldr	r3, [r7, #24]
 8004c98:	1ad3      	subs	r3, r2, r3
 8004c9a:	2b02      	cmp	r3, #2
 8004c9c:	d901      	bls.n	8004ca2 <HAL_RCC_OscConfig+0x88e>
          {
            return HAL_TIMEOUT;
 8004c9e:	2303      	movs	r3, #3
 8004ca0:	e011      	b.n	8004cc6 <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004ca2:	4b0b      	ldr	r3, [pc, #44]	; (8004cd0 <HAL_RCC_OscConfig+0x8bc>)
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d1f0      	bne.n	8004c90 <HAL_RCC_OscConfig+0x87c>
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
#else
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
 8004cae:	4b08      	ldr	r3, [pc, #32]	; (8004cd0 <HAL_RCC_OscConfig+0x8bc>)
 8004cb0:	68db      	ldr	r3, [r3, #12]
 8004cb2:	4a07      	ldr	r2, [pc, #28]	; (8004cd0 <HAL_RCC_OscConfig+0x8bc>)
 8004cb4:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8004cb8:	f023 0303 	bic.w	r3, r3, #3
 8004cbc:	60d3      	str	r3, [r2, #12]
 8004cbe:	e001      	b.n	8004cc4 <HAL_RCC_OscConfig+0x8b0>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8004cc0:	2301      	movs	r3, #1
 8004cc2:	e000      	b.n	8004cc6 <HAL_RCC_OscConfig+0x8b2>
      }
    }
  }
  return HAL_OK;
 8004cc4:	2300      	movs	r3, #0
}
 8004cc6:	4618      	mov	r0, r3
 8004cc8:	3728      	adds	r7, #40	; 0x28
 8004cca:	46bd      	mov	sp, r7
 8004ccc:	bd80      	pop	{r7, pc}
 8004cce:	bf00      	nop
 8004cd0:	40021000 	.word	0x40021000
 8004cd4:	f99f808c 	.word	0xf99f808c

08004cd8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004cd8:	b580      	push	{r7, lr}
 8004cda:	b084      	sub	sp, #16
 8004cdc:	af00      	add	r7, sp, #0
 8004cde:	6078      	str	r0, [r7, #4]
 8004ce0:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d101      	bne.n	8004cec <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004ce8:	2301      	movs	r3, #1
 8004cea:	e0e7      	b.n	8004ebc <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004cec:	4b75      	ldr	r3, [pc, #468]	; (8004ec4 <HAL_RCC_ClockConfig+0x1ec>)
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	f003 0307 	and.w	r3, r3, #7
 8004cf4:	683a      	ldr	r2, [r7, #0]
 8004cf6:	429a      	cmp	r2, r3
 8004cf8:	d910      	bls.n	8004d1c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004cfa:	4b72      	ldr	r3, [pc, #456]	; (8004ec4 <HAL_RCC_ClockConfig+0x1ec>)
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	f023 0207 	bic.w	r2, r3, #7
 8004d02:	4970      	ldr	r1, [pc, #448]	; (8004ec4 <HAL_RCC_ClockConfig+0x1ec>)
 8004d04:	683b      	ldr	r3, [r7, #0]
 8004d06:	4313      	orrs	r3, r2
 8004d08:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004d0a:	4b6e      	ldr	r3, [pc, #440]	; (8004ec4 <HAL_RCC_ClockConfig+0x1ec>)
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	f003 0307 	and.w	r3, r3, #7
 8004d12:	683a      	ldr	r2, [r7, #0]
 8004d14:	429a      	cmp	r2, r3
 8004d16:	d001      	beq.n	8004d1c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004d18:	2301      	movs	r3, #1
 8004d1a:	e0cf      	b.n	8004ebc <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	f003 0302 	and.w	r3, r3, #2
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d010      	beq.n	8004d4a <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	689a      	ldr	r2, [r3, #8]
 8004d2c:	4b66      	ldr	r3, [pc, #408]	; (8004ec8 <HAL_RCC_ClockConfig+0x1f0>)
 8004d2e:	689b      	ldr	r3, [r3, #8]
 8004d30:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004d34:	429a      	cmp	r2, r3
 8004d36:	d908      	bls.n	8004d4a <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004d38:	4b63      	ldr	r3, [pc, #396]	; (8004ec8 <HAL_RCC_ClockConfig+0x1f0>)
 8004d3a:	689b      	ldr	r3, [r3, #8]
 8004d3c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	689b      	ldr	r3, [r3, #8]
 8004d44:	4960      	ldr	r1, [pc, #384]	; (8004ec8 <HAL_RCC_ClockConfig+0x1f0>)
 8004d46:	4313      	orrs	r3, r2
 8004d48:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	f003 0301 	and.w	r3, r3, #1
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d04c      	beq.n	8004df0 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	685b      	ldr	r3, [r3, #4]
 8004d5a:	2b03      	cmp	r3, #3
 8004d5c:	d107      	bne.n	8004d6e <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004d5e:	4b5a      	ldr	r3, [pc, #360]	; (8004ec8 <HAL_RCC_ClockConfig+0x1f0>)
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d121      	bne.n	8004dae <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8004d6a:	2301      	movs	r3, #1
 8004d6c:	e0a6      	b.n	8004ebc <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	685b      	ldr	r3, [r3, #4]
 8004d72:	2b02      	cmp	r3, #2
 8004d74:	d107      	bne.n	8004d86 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004d76:	4b54      	ldr	r3, [pc, #336]	; (8004ec8 <HAL_RCC_ClockConfig+0x1f0>)
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d115      	bne.n	8004dae <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004d82:	2301      	movs	r3, #1
 8004d84:	e09a      	b.n	8004ebc <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	685b      	ldr	r3, [r3, #4]
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d107      	bne.n	8004d9e <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004d8e:	4b4e      	ldr	r3, [pc, #312]	; (8004ec8 <HAL_RCC_ClockConfig+0x1f0>)
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	f003 0302 	and.w	r3, r3, #2
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d109      	bne.n	8004dae <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004d9a:	2301      	movs	r3, #1
 8004d9c:	e08e      	b.n	8004ebc <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004d9e:	4b4a      	ldr	r3, [pc, #296]	; (8004ec8 <HAL_RCC_ClockConfig+0x1f0>)
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d101      	bne.n	8004dae <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004daa:	2301      	movs	r3, #1
 8004dac:	e086      	b.n	8004ebc <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004dae:	4b46      	ldr	r3, [pc, #280]	; (8004ec8 <HAL_RCC_ClockConfig+0x1f0>)
 8004db0:	689b      	ldr	r3, [r3, #8]
 8004db2:	f023 0203 	bic.w	r2, r3, #3
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	685b      	ldr	r3, [r3, #4]
 8004dba:	4943      	ldr	r1, [pc, #268]	; (8004ec8 <HAL_RCC_ClockConfig+0x1f0>)
 8004dbc:	4313      	orrs	r3, r2
 8004dbe:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004dc0:	f7fc f9b2 	bl	8001128 <HAL_GetTick>
 8004dc4:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004dc6:	e00a      	b.n	8004dde <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004dc8:	f7fc f9ae 	bl	8001128 <HAL_GetTick>
 8004dcc:	4602      	mov	r2, r0
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	1ad3      	subs	r3, r2, r3
 8004dd2:	f241 3288 	movw	r2, #5000	; 0x1388
 8004dd6:	4293      	cmp	r3, r2
 8004dd8:	d901      	bls.n	8004dde <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8004dda:	2303      	movs	r3, #3
 8004ddc:	e06e      	b.n	8004ebc <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004dde:	4b3a      	ldr	r3, [pc, #232]	; (8004ec8 <HAL_RCC_ClockConfig+0x1f0>)
 8004de0:	689b      	ldr	r3, [r3, #8]
 8004de2:	f003 020c 	and.w	r2, r3, #12
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	685b      	ldr	r3, [r3, #4]
 8004dea:	009b      	lsls	r3, r3, #2
 8004dec:	429a      	cmp	r2, r3
 8004dee:	d1eb      	bne.n	8004dc8 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	f003 0302 	and.w	r3, r3, #2
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	d010      	beq.n	8004e1e <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	689a      	ldr	r2, [r3, #8]
 8004e00:	4b31      	ldr	r3, [pc, #196]	; (8004ec8 <HAL_RCC_ClockConfig+0x1f0>)
 8004e02:	689b      	ldr	r3, [r3, #8]
 8004e04:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004e08:	429a      	cmp	r2, r3
 8004e0a:	d208      	bcs.n	8004e1e <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004e0c:	4b2e      	ldr	r3, [pc, #184]	; (8004ec8 <HAL_RCC_ClockConfig+0x1f0>)
 8004e0e:	689b      	ldr	r3, [r3, #8]
 8004e10:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	689b      	ldr	r3, [r3, #8]
 8004e18:	492b      	ldr	r1, [pc, #172]	; (8004ec8 <HAL_RCC_ClockConfig+0x1f0>)
 8004e1a:	4313      	orrs	r3, r2
 8004e1c:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004e1e:	4b29      	ldr	r3, [pc, #164]	; (8004ec4 <HAL_RCC_ClockConfig+0x1ec>)
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	f003 0307 	and.w	r3, r3, #7
 8004e26:	683a      	ldr	r2, [r7, #0]
 8004e28:	429a      	cmp	r2, r3
 8004e2a:	d210      	bcs.n	8004e4e <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004e2c:	4b25      	ldr	r3, [pc, #148]	; (8004ec4 <HAL_RCC_ClockConfig+0x1ec>)
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	f023 0207 	bic.w	r2, r3, #7
 8004e34:	4923      	ldr	r1, [pc, #140]	; (8004ec4 <HAL_RCC_ClockConfig+0x1ec>)
 8004e36:	683b      	ldr	r3, [r7, #0]
 8004e38:	4313      	orrs	r3, r2
 8004e3a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004e3c:	4b21      	ldr	r3, [pc, #132]	; (8004ec4 <HAL_RCC_ClockConfig+0x1ec>)
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	f003 0307 	and.w	r3, r3, #7
 8004e44:	683a      	ldr	r2, [r7, #0]
 8004e46:	429a      	cmp	r2, r3
 8004e48:	d001      	beq.n	8004e4e <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8004e4a:	2301      	movs	r3, #1
 8004e4c:	e036      	b.n	8004ebc <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	f003 0304 	and.w	r3, r3, #4
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d008      	beq.n	8004e6c <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004e5a:	4b1b      	ldr	r3, [pc, #108]	; (8004ec8 <HAL_RCC_ClockConfig+0x1f0>)
 8004e5c:	689b      	ldr	r3, [r3, #8]
 8004e5e:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	68db      	ldr	r3, [r3, #12]
 8004e66:	4918      	ldr	r1, [pc, #96]	; (8004ec8 <HAL_RCC_ClockConfig+0x1f0>)
 8004e68:	4313      	orrs	r3, r2
 8004e6a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	f003 0308 	and.w	r3, r3, #8
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d009      	beq.n	8004e8c <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004e78:	4b13      	ldr	r3, [pc, #76]	; (8004ec8 <HAL_RCC_ClockConfig+0x1f0>)
 8004e7a:	689b      	ldr	r3, [r3, #8]
 8004e7c:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	691b      	ldr	r3, [r3, #16]
 8004e84:	00db      	lsls	r3, r3, #3
 8004e86:	4910      	ldr	r1, [pc, #64]	; (8004ec8 <HAL_RCC_ClockConfig+0x1f0>)
 8004e88:	4313      	orrs	r3, r2
 8004e8a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004e8c:	f000 f824 	bl	8004ed8 <HAL_RCC_GetSysClockFreq>
 8004e90:	4602      	mov	r2, r0
 8004e92:	4b0d      	ldr	r3, [pc, #52]	; (8004ec8 <HAL_RCC_ClockConfig+0x1f0>)
 8004e94:	689b      	ldr	r3, [r3, #8]
 8004e96:	091b      	lsrs	r3, r3, #4
 8004e98:	f003 030f 	and.w	r3, r3, #15
 8004e9c:	490b      	ldr	r1, [pc, #44]	; (8004ecc <HAL_RCC_ClockConfig+0x1f4>)
 8004e9e:	5ccb      	ldrb	r3, [r1, r3]
 8004ea0:	f003 031f 	and.w	r3, r3, #31
 8004ea4:	fa22 f303 	lsr.w	r3, r2, r3
 8004ea8:	4a09      	ldr	r2, [pc, #36]	; (8004ed0 <HAL_RCC_ClockConfig+0x1f8>)
 8004eaa:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004eac:	4b09      	ldr	r3, [pc, #36]	; (8004ed4 <HAL_RCC_ClockConfig+0x1fc>)
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	4618      	mov	r0, r3
 8004eb2:	f7fc f8e9 	bl	8001088 <HAL_InitTick>
 8004eb6:	4603      	mov	r3, r0
 8004eb8:	72fb      	strb	r3, [r7, #11]

  return status;
 8004eba:	7afb      	ldrb	r3, [r7, #11]
}
 8004ebc:	4618      	mov	r0, r3
 8004ebe:	3710      	adds	r7, #16
 8004ec0:	46bd      	mov	sp, r7
 8004ec2:	bd80      	pop	{r7, pc}
 8004ec4:	40022000 	.word	0x40022000
 8004ec8:	40021000 	.word	0x40021000
 8004ecc:	0800b294 	.word	0x0800b294
 8004ed0:	20000000 	.word	0x20000000
 8004ed4:	20000004 	.word	0x20000004

08004ed8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004ed8:	b480      	push	{r7}
 8004eda:	b089      	sub	sp, #36	; 0x24
 8004edc:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8004ede:	2300      	movs	r3, #0
 8004ee0:	61fb      	str	r3, [r7, #28]
 8004ee2:	2300      	movs	r3, #0
 8004ee4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004ee6:	4b3e      	ldr	r3, [pc, #248]	; (8004fe0 <HAL_RCC_GetSysClockFreq+0x108>)
 8004ee8:	689b      	ldr	r3, [r3, #8]
 8004eea:	f003 030c 	and.w	r3, r3, #12
 8004eee:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004ef0:	4b3b      	ldr	r3, [pc, #236]	; (8004fe0 <HAL_RCC_GetSysClockFreq+0x108>)
 8004ef2:	68db      	ldr	r3, [r3, #12]
 8004ef4:	f003 0303 	and.w	r3, r3, #3
 8004ef8:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004efa:	693b      	ldr	r3, [r7, #16]
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	d005      	beq.n	8004f0c <HAL_RCC_GetSysClockFreq+0x34>
 8004f00:	693b      	ldr	r3, [r7, #16]
 8004f02:	2b0c      	cmp	r3, #12
 8004f04:	d121      	bne.n	8004f4a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	2b01      	cmp	r3, #1
 8004f0a:	d11e      	bne.n	8004f4a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004f0c:	4b34      	ldr	r3, [pc, #208]	; (8004fe0 <HAL_RCC_GetSysClockFreq+0x108>)
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	f003 0308 	and.w	r3, r3, #8
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	d107      	bne.n	8004f28 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004f18:	4b31      	ldr	r3, [pc, #196]	; (8004fe0 <HAL_RCC_GetSysClockFreq+0x108>)
 8004f1a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004f1e:	0a1b      	lsrs	r3, r3, #8
 8004f20:	f003 030f 	and.w	r3, r3, #15
 8004f24:	61fb      	str	r3, [r7, #28]
 8004f26:	e005      	b.n	8004f34 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004f28:	4b2d      	ldr	r3, [pc, #180]	; (8004fe0 <HAL_RCC_GetSysClockFreq+0x108>)
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	091b      	lsrs	r3, r3, #4
 8004f2e:	f003 030f 	and.w	r3, r3, #15
 8004f32:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8004f34:	4a2b      	ldr	r2, [pc, #172]	; (8004fe4 <HAL_RCC_GetSysClockFreq+0x10c>)
 8004f36:	69fb      	ldr	r3, [r7, #28]
 8004f38:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004f3c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004f3e:	693b      	ldr	r3, [r7, #16]
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	d10d      	bne.n	8004f60 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8004f44:	69fb      	ldr	r3, [r7, #28]
 8004f46:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004f48:	e00a      	b.n	8004f60 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8004f4a:	693b      	ldr	r3, [r7, #16]
 8004f4c:	2b04      	cmp	r3, #4
 8004f4e:	d102      	bne.n	8004f56 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004f50:	4b25      	ldr	r3, [pc, #148]	; (8004fe8 <HAL_RCC_GetSysClockFreq+0x110>)
 8004f52:	61bb      	str	r3, [r7, #24]
 8004f54:	e004      	b.n	8004f60 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8004f56:	693b      	ldr	r3, [r7, #16]
 8004f58:	2b08      	cmp	r3, #8
 8004f5a:	d101      	bne.n	8004f60 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004f5c:	4b23      	ldr	r3, [pc, #140]	; (8004fec <HAL_RCC_GetSysClockFreq+0x114>)
 8004f5e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004f60:	693b      	ldr	r3, [r7, #16]
 8004f62:	2b0c      	cmp	r3, #12
 8004f64:	d134      	bne.n	8004fd0 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004f66:	4b1e      	ldr	r3, [pc, #120]	; (8004fe0 <HAL_RCC_GetSysClockFreq+0x108>)
 8004f68:	68db      	ldr	r3, [r3, #12]
 8004f6a:	f003 0303 	and.w	r3, r3, #3
 8004f6e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004f70:	68bb      	ldr	r3, [r7, #8]
 8004f72:	2b02      	cmp	r3, #2
 8004f74:	d003      	beq.n	8004f7e <HAL_RCC_GetSysClockFreq+0xa6>
 8004f76:	68bb      	ldr	r3, [r7, #8]
 8004f78:	2b03      	cmp	r3, #3
 8004f7a:	d003      	beq.n	8004f84 <HAL_RCC_GetSysClockFreq+0xac>
 8004f7c:	e005      	b.n	8004f8a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8004f7e:	4b1a      	ldr	r3, [pc, #104]	; (8004fe8 <HAL_RCC_GetSysClockFreq+0x110>)
 8004f80:	617b      	str	r3, [r7, #20]
      break;
 8004f82:	e005      	b.n	8004f90 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8004f84:	4b19      	ldr	r3, [pc, #100]	; (8004fec <HAL_RCC_GetSysClockFreq+0x114>)
 8004f86:	617b      	str	r3, [r7, #20]
      break;
 8004f88:	e002      	b.n	8004f90 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8004f8a:	69fb      	ldr	r3, [r7, #28]
 8004f8c:	617b      	str	r3, [r7, #20]
      break;
 8004f8e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004f90:	4b13      	ldr	r3, [pc, #76]	; (8004fe0 <HAL_RCC_GetSysClockFreq+0x108>)
 8004f92:	68db      	ldr	r3, [r3, #12]
 8004f94:	091b      	lsrs	r3, r3, #4
 8004f96:	f003 0307 	and.w	r3, r3, #7
 8004f9a:	3301      	adds	r3, #1
 8004f9c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004f9e:	4b10      	ldr	r3, [pc, #64]	; (8004fe0 <HAL_RCC_GetSysClockFreq+0x108>)
 8004fa0:	68db      	ldr	r3, [r3, #12]
 8004fa2:	0a1b      	lsrs	r3, r3, #8
 8004fa4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004fa8:	697a      	ldr	r2, [r7, #20]
 8004faa:	fb03 f202 	mul.w	r2, r3, r2
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	fbb2 f3f3 	udiv	r3, r2, r3
 8004fb4:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004fb6:	4b0a      	ldr	r3, [pc, #40]	; (8004fe0 <HAL_RCC_GetSysClockFreq+0x108>)
 8004fb8:	68db      	ldr	r3, [r3, #12]
 8004fba:	0e5b      	lsrs	r3, r3, #25
 8004fbc:	f003 0303 	and.w	r3, r3, #3
 8004fc0:	3301      	adds	r3, #1
 8004fc2:	005b      	lsls	r3, r3, #1
 8004fc4:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8004fc6:	697a      	ldr	r2, [r7, #20]
 8004fc8:	683b      	ldr	r3, [r7, #0]
 8004fca:	fbb2 f3f3 	udiv	r3, r2, r3
 8004fce:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8004fd0:	69bb      	ldr	r3, [r7, #24]
}
 8004fd2:	4618      	mov	r0, r3
 8004fd4:	3724      	adds	r7, #36	; 0x24
 8004fd6:	46bd      	mov	sp, r7
 8004fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fdc:	4770      	bx	lr
 8004fde:	bf00      	nop
 8004fe0:	40021000 	.word	0x40021000
 8004fe4:	0800b2ac 	.word	0x0800b2ac
 8004fe8:	00f42400 	.word	0x00f42400
 8004fec:	007a1200 	.word	0x007a1200

08004ff0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004ff0:	b480      	push	{r7}
 8004ff2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004ff4:	4b03      	ldr	r3, [pc, #12]	; (8005004 <HAL_RCC_GetHCLKFreq+0x14>)
 8004ff6:	681b      	ldr	r3, [r3, #0]
}
 8004ff8:	4618      	mov	r0, r3
 8004ffa:	46bd      	mov	sp, r7
 8004ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005000:	4770      	bx	lr
 8005002:	bf00      	nop
 8005004:	20000000 	.word	0x20000000

08005008 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005008:	b580      	push	{r7, lr}
 800500a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800500c:	f7ff fff0 	bl	8004ff0 <HAL_RCC_GetHCLKFreq>
 8005010:	4602      	mov	r2, r0
 8005012:	4b06      	ldr	r3, [pc, #24]	; (800502c <HAL_RCC_GetPCLK1Freq+0x24>)
 8005014:	689b      	ldr	r3, [r3, #8]
 8005016:	0a1b      	lsrs	r3, r3, #8
 8005018:	f003 0307 	and.w	r3, r3, #7
 800501c:	4904      	ldr	r1, [pc, #16]	; (8005030 <HAL_RCC_GetPCLK1Freq+0x28>)
 800501e:	5ccb      	ldrb	r3, [r1, r3]
 8005020:	f003 031f 	and.w	r3, r3, #31
 8005024:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005028:	4618      	mov	r0, r3
 800502a:	bd80      	pop	{r7, pc}
 800502c:	40021000 	.word	0x40021000
 8005030:	0800b2a4 	.word	0x0800b2a4

08005034 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005034:	b580      	push	{r7, lr}
 8005036:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005038:	f7ff ffda 	bl	8004ff0 <HAL_RCC_GetHCLKFreq>
 800503c:	4602      	mov	r2, r0
 800503e:	4b06      	ldr	r3, [pc, #24]	; (8005058 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005040:	689b      	ldr	r3, [r3, #8]
 8005042:	0adb      	lsrs	r3, r3, #11
 8005044:	f003 0307 	and.w	r3, r3, #7
 8005048:	4904      	ldr	r1, [pc, #16]	; (800505c <HAL_RCC_GetPCLK2Freq+0x28>)
 800504a:	5ccb      	ldrb	r3, [r1, r3]
 800504c:	f003 031f 	and.w	r3, r3, #31
 8005050:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005054:	4618      	mov	r0, r3
 8005056:	bd80      	pop	{r7, pc}
 8005058:	40021000 	.word	0x40021000
 800505c:	0800b2a4 	.word	0x0800b2a4

08005060 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8005060:	b580      	push	{r7, lr}
 8005062:	b086      	sub	sp, #24
 8005064:	af00      	add	r7, sp, #0
 8005066:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8005068:	2300      	movs	r3, #0
 800506a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800506c:	4b2a      	ldr	r3, [pc, #168]	; (8005118 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800506e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005070:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005074:	2b00      	cmp	r3, #0
 8005076:	d003      	beq.n	8005080 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8005078:	f7ff f968 	bl	800434c <HAL_PWREx_GetVoltageRange>
 800507c:	6178      	str	r0, [r7, #20]
 800507e:	e014      	b.n	80050aa <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8005080:	4b25      	ldr	r3, [pc, #148]	; (8005118 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005082:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005084:	4a24      	ldr	r2, [pc, #144]	; (8005118 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005086:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800508a:	6593      	str	r3, [r2, #88]	; 0x58
 800508c:	4b22      	ldr	r3, [pc, #136]	; (8005118 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800508e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005090:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005094:	60fb      	str	r3, [r7, #12]
 8005096:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8005098:	f7ff f958 	bl	800434c <HAL_PWREx_GetVoltageRange>
 800509c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800509e:	4b1e      	ldr	r3, [pc, #120]	; (8005118 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80050a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80050a2:	4a1d      	ldr	r2, [pc, #116]	; (8005118 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80050a4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80050a8:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80050aa:	697b      	ldr	r3, [r7, #20]
 80050ac:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80050b0:	d10b      	bne.n	80050ca <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	2b80      	cmp	r3, #128	; 0x80
 80050b6:	d919      	bls.n	80050ec <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	2ba0      	cmp	r3, #160	; 0xa0
 80050bc:	d902      	bls.n	80050c4 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80050be:	2302      	movs	r3, #2
 80050c0:	613b      	str	r3, [r7, #16]
 80050c2:	e013      	b.n	80050ec <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80050c4:	2301      	movs	r3, #1
 80050c6:	613b      	str	r3, [r7, #16]
 80050c8:	e010      	b.n	80050ec <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	2b80      	cmp	r3, #128	; 0x80
 80050ce:	d902      	bls.n	80050d6 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80050d0:	2303      	movs	r3, #3
 80050d2:	613b      	str	r3, [r7, #16]
 80050d4:	e00a      	b.n	80050ec <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	2b80      	cmp	r3, #128	; 0x80
 80050da:	d102      	bne.n	80050e2 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80050dc:	2302      	movs	r3, #2
 80050de:	613b      	str	r3, [r7, #16]
 80050e0:	e004      	b.n	80050ec <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	2b70      	cmp	r3, #112	; 0x70
 80050e6:	d101      	bne.n	80050ec <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80050e8:	2301      	movs	r3, #1
 80050ea:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80050ec:	4b0b      	ldr	r3, [pc, #44]	; (800511c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	f023 0207 	bic.w	r2, r3, #7
 80050f4:	4909      	ldr	r1, [pc, #36]	; (800511c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80050f6:	693b      	ldr	r3, [r7, #16]
 80050f8:	4313      	orrs	r3, r2
 80050fa:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80050fc:	4b07      	ldr	r3, [pc, #28]	; (800511c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	f003 0307 	and.w	r3, r3, #7
 8005104:	693a      	ldr	r2, [r7, #16]
 8005106:	429a      	cmp	r2, r3
 8005108:	d001      	beq.n	800510e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800510a:	2301      	movs	r3, #1
 800510c:	e000      	b.n	8005110 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800510e:	2300      	movs	r3, #0
}
 8005110:	4618      	mov	r0, r3
 8005112:	3718      	adds	r7, #24
 8005114:	46bd      	mov	sp, r7
 8005116:	bd80      	pop	{r7, pc}
 8005118:	40021000 	.word	0x40021000
 800511c:	40022000 	.word	0x40022000

08005120 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005120:	b580      	push	{r7, lr}
 8005122:	b086      	sub	sp, #24
 8005124:	af00      	add	r7, sp, #0
 8005126:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005128:	2300      	movs	r3, #0
 800512a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800512c:	2300      	movs	r3, #0
 800512e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005138:	2b00      	cmp	r3, #0
 800513a:	f000 809e 	beq.w	800527a <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800513e:	2300      	movs	r3, #0
 8005140:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005142:	4b46      	ldr	r3, [pc, #280]	; (800525c <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8005144:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005146:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800514a:	2b00      	cmp	r3, #0
 800514c:	d101      	bne.n	8005152 <HAL_RCCEx_PeriphCLKConfig+0x32>
 800514e:	2301      	movs	r3, #1
 8005150:	e000      	b.n	8005154 <HAL_RCCEx_PeriphCLKConfig+0x34>
 8005152:	2300      	movs	r3, #0
 8005154:	2b00      	cmp	r3, #0
 8005156:	d00d      	beq.n	8005174 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005158:	4b40      	ldr	r3, [pc, #256]	; (800525c <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 800515a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800515c:	4a3f      	ldr	r2, [pc, #252]	; (800525c <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 800515e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005162:	6593      	str	r3, [r2, #88]	; 0x58
 8005164:	4b3d      	ldr	r3, [pc, #244]	; (800525c <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8005166:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005168:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800516c:	60bb      	str	r3, [r7, #8]
 800516e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005170:	2301      	movs	r3, #1
 8005172:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005174:	4b3a      	ldr	r3, [pc, #232]	; (8005260 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	4a39      	ldr	r2, [pc, #228]	; (8005260 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 800517a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800517e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005180:	f7fb ffd2 	bl	8001128 <HAL_GetTick>
 8005184:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005186:	e009      	b.n	800519c <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005188:	f7fb ffce 	bl	8001128 <HAL_GetTick>
 800518c:	4602      	mov	r2, r0
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	1ad3      	subs	r3, r2, r3
 8005192:	2b02      	cmp	r3, #2
 8005194:	d902      	bls.n	800519c <HAL_RCCEx_PeriphCLKConfig+0x7c>
      {
        ret = HAL_TIMEOUT;
 8005196:	2303      	movs	r3, #3
 8005198:	74fb      	strb	r3, [r7, #19]
        break;
 800519a:	e005      	b.n	80051a8 <HAL_RCCEx_PeriphCLKConfig+0x88>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800519c:	4b30      	ldr	r3, [pc, #192]	; (8005260 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	d0ef      	beq.n	8005188 <HAL_RCCEx_PeriphCLKConfig+0x68>
      }
    }

    if(ret == HAL_OK)
 80051a8:	7cfb      	ldrb	r3, [r7, #19]
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d15a      	bne.n	8005264 <HAL_RCCEx_PeriphCLKConfig+0x144>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80051ae:	4b2b      	ldr	r3, [pc, #172]	; (800525c <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 80051b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80051b4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80051b8:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80051ba:	697b      	ldr	r3, [r7, #20]
 80051bc:	2b00      	cmp	r3, #0
 80051be:	d01e      	beq.n	80051fe <HAL_RCCEx_PeriphCLKConfig+0xde>
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80051c4:	697a      	ldr	r2, [r7, #20]
 80051c6:	429a      	cmp	r2, r3
 80051c8:	d019      	beq.n	80051fe <HAL_RCCEx_PeriphCLKConfig+0xde>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80051ca:	4b24      	ldr	r3, [pc, #144]	; (800525c <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 80051cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80051d0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80051d4:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80051d6:	4b21      	ldr	r3, [pc, #132]	; (800525c <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 80051d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80051dc:	4a1f      	ldr	r2, [pc, #124]	; (800525c <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 80051de:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80051e2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80051e6:	4b1d      	ldr	r3, [pc, #116]	; (800525c <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 80051e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80051ec:	4a1b      	ldr	r2, [pc, #108]	; (800525c <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 80051ee:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80051f2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80051f6:	4a19      	ldr	r2, [pc, #100]	; (800525c <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 80051f8:	697b      	ldr	r3, [r7, #20]
 80051fa:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80051fe:	697b      	ldr	r3, [r7, #20]
 8005200:	f003 0301 	and.w	r3, r3, #1
 8005204:	2b00      	cmp	r3, #0
 8005206:	d016      	beq.n	8005236 <HAL_RCCEx_PeriphCLKConfig+0x116>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005208:	f7fb ff8e 	bl	8001128 <HAL_GetTick>
 800520c:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800520e:	e00b      	b.n	8005228 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005210:	f7fb ff8a 	bl	8001128 <HAL_GetTick>
 8005214:	4602      	mov	r2, r0
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	1ad3      	subs	r3, r2, r3
 800521a:	f241 3288 	movw	r2, #5000	; 0x1388
 800521e:	4293      	cmp	r3, r2
 8005220:	d902      	bls.n	8005228 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            ret = HAL_TIMEOUT;
 8005222:	2303      	movs	r3, #3
 8005224:	74fb      	strb	r3, [r7, #19]
            break;
 8005226:	e006      	b.n	8005236 <HAL_RCCEx_PeriphCLKConfig+0x116>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005228:	4b0c      	ldr	r3, [pc, #48]	; (800525c <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 800522a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800522e:	f003 0302 	and.w	r3, r3, #2
 8005232:	2b00      	cmp	r3, #0
 8005234:	d0ec      	beq.n	8005210 <HAL_RCCEx_PeriphCLKConfig+0xf0>
          }
        }
      }

      if(ret == HAL_OK)
 8005236:	7cfb      	ldrb	r3, [r7, #19]
 8005238:	2b00      	cmp	r3, #0
 800523a:	d10b      	bne.n	8005254 <HAL_RCCEx_PeriphCLKConfig+0x134>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800523c:	4b07      	ldr	r3, [pc, #28]	; (800525c <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 800523e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005242:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800524a:	4904      	ldr	r1, [pc, #16]	; (800525c <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 800524c:	4313      	orrs	r3, r2
 800524e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8005252:	e009      	b.n	8005268 <HAL_RCCEx_PeriphCLKConfig+0x148>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005254:	7cfb      	ldrb	r3, [r7, #19]
 8005256:	74bb      	strb	r3, [r7, #18]
 8005258:	e006      	b.n	8005268 <HAL_RCCEx_PeriphCLKConfig+0x148>
 800525a:	bf00      	nop
 800525c:	40021000 	.word	0x40021000
 8005260:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005264:	7cfb      	ldrb	r3, [r7, #19]
 8005266:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005268:	7c7b      	ldrb	r3, [r7, #17]
 800526a:	2b01      	cmp	r3, #1
 800526c:	d105      	bne.n	800527a <HAL_RCCEx_PeriphCLKConfig+0x15a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800526e:	4b6e      	ldr	r3, [pc, #440]	; (8005428 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8005270:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005272:	4a6d      	ldr	r2, [pc, #436]	; (8005428 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8005274:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005278:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	f003 0301 	and.w	r3, r3, #1
 8005282:	2b00      	cmp	r3, #0
 8005284:	d00a      	beq.n	800529c <HAL_RCCEx_PeriphCLKConfig+0x17c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005286:	4b68      	ldr	r3, [pc, #416]	; (8005428 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8005288:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800528c:	f023 0203 	bic.w	r2, r3, #3
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	685b      	ldr	r3, [r3, #4]
 8005294:	4964      	ldr	r1, [pc, #400]	; (8005428 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8005296:	4313      	orrs	r3, r2
 8005298:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	f003 0302 	and.w	r3, r3, #2
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	d00a      	beq.n	80052be <HAL_RCCEx_PeriphCLKConfig+0x19e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80052a8:	4b5f      	ldr	r3, [pc, #380]	; (8005428 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80052aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80052ae:	f023 020c 	bic.w	r2, r3, #12
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	689b      	ldr	r3, [r3, #8]
 80052b6:	495c      	ldr	r1, [pc, #368]	; (8005428 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80052b8:	4313      	orrs	r3, r2
 80052ba:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	f003 0304 	and.w	r3, r3, #4
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d00a      	beq.n	80052e0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80052ca:	4b57      	ldr	r3, [pc, #348]	; (8005428 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80052cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80052d0:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	68db      	ldr	r3, [r3, #12]
 80052d8:	4953      	ldr	r1, [pc, #332]	; (8005428 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80052da:	4313      	orrs	r3, r2
 80052dc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	f003 0320 	and.w	r3, r3, #32
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	d00a      	beq.n	8005302 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80052ec:	4b4e      	ldr	r3, [pc, #312]	; (8005428 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80052ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80052f2:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	691b      	ldr	r3, [r3, #16]
 80052fa:	494b      	ldr	r1, [pc, #300]	; (8005428 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80052fc:	4313      	orrs	r3, r2
 80052fe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800530a:	2b00      	cmp	r3, #0
 800530c:	d00a      	beq.n	8005324 <HAL_RCCEx_PeriphCLKConfig+0x204>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800530e:	4b46      	ldr	r3, [pc, #280]	; (8005428 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8005310:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005314:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	6a1b      	ldr	r3, [r3, #32]
 800531c:	4942      	ldr	r1, [pc, #264]	; (8005428 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800531e:	4313      	orrs	r3, r2
 8005320:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800532c:	2b00      	cmp	r3, #0
 800532e:	d00a      	beq.n	8005346 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005330:	4b3d      	ldr	r3, [pc, #244]	; (8005428 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8005332:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005336:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800533e:	493a      	ldr	r1, [pc, #232]	; (8005428 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8005340:	4313      	orrs	r3, r2
 8005342:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800534e:	2b00      	cmp	r3, #0
 8005350:	d00a      	beq.n	8005368 <HAL_RCCEx_PeriphCLKConfig+0x248>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005352:	4b35      	ldr	r3, [pc, #212]	; (8005428 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8005354:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005358:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	695b      	ldr	r3, [r3, #20]
 8005360:	4931      	ldr	r1, [pc, #196]	; (8005428 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8005362:	4313      	orrs	r3, r2
 8005364:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005370:	2b00      	cmp	r3, #0
 8005372:	d00a      	beq.n	800538a <HAL_RCCEx_PeriphCLKConfig+0x26a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005374:	4b2c      	ldr	r3, [pc, #176]	; (8005428 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8005376:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800537a:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	699b      	ldr	r3, [r3, #24]
 8005382:	4929      	ldr	r1, [pc, #164]	; (8005428 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8005384:	4313      	orrs	r3, r2
 8005386:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005392:	2b00      	cmp	r3, #0
 8005394:	d00a      	beq.n	80053ac <HAL_RCCEx_PeriphCLKConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005396:	4b24      	ldr	r3, [pc, #144]	; (8005428 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8005398:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800539c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	69db      	ldr	r3, [r3, #28]
 80053a4:	4920      	ldr	r1, [pc, #128]	; (8005428 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80053a6:	4313      	orrs	r3, r2
 80053a8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	d015      	beq.n	80053e4 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80053b8:	4b1b      	ldr	r3, [pc, #108]	; (8005428 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80053ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80053be:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80053c6:	4918      	ldr	r1, [pc, #96]	; (8005428 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80053c8:	4313      	orrs	r3, r2
 80053ca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80053d2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80053d6:	d105      	bne.n	80053e4 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80053d8:	4b13      	ldr	r3, [pc, #76]	; (8005428 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80053da:	68db      	ldr	r3, [r3, #12]
 80053dc:	4a12      	ldr	r2, [pc, #72]	; (8005428 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80053de:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80053e2:	60d3      	str	r3, [r2, #12]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	d015      	beq.n	800541c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80053f0:	4b0d      	ldr	r3, [pc, #52]	; (8005428 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80053f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80053f6:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053fe:	490a      	ldr	r1, [pc, #40]	; (8005428 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8005400:	4313      	orrs	r3, r2
 8005402:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800540a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800540e:	d105      	bne.n	800541c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005410:	4b05      	ldr	r3, [pc, #20]	; (8005428 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8005412:	68db      	ldr	r3, [r3, #12]
 8005414:	4a04      	ldr	r2, [pc, #16]	; (8005428 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8005416:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800541a:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800541c:	7cbb      	ldrb	r3, [r7, #18]
}
 800541e:	4618      	mov	r0, r3
 8005420:	3718      	adds	r7, #24
 8005422:	46bd      	mov	sp, r7
 8005424:	bd80      	pop	{r7, pc}
 8005426:	bf00      	nop
 8005428:	40021000 	.word	0x40021000

0800542c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800542c:	b580      	push	{r7, lr}
 800542e:	b082      	sub	sp, #8
 8005430:	af00      	add	r7, sp, #0
 8005432:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	2b00      	cmp	r3, #0
 8005438:	d101      	bne.n	800543e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800543a:	2301      	movs	r3, #1
 800543c:	e049      	b.n	80054d2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005444:	b2db      	uxtb	r3, r3
 8005446:	2b00      	cmp	r3, #0
 8005448:	d106      	bne.n	8005458 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	2200      	movs	r2, #0
 800544e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005452:	6878      	ldr	r0, [r7, #4]
 8005454:	f7fb fba0 	bl	8000b98 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	2202      	movs	r2, #2
 800545c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	681a      	ldr	r2, [r3, #0]
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	3304      	adds	r3, #4
 8005468:	4619      	mov	r1, r3
 800546a:	4610      	mov	r0, r2
 800546c:	f001 f9fe 	bl	800686c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	2201      	movs	r2, #1
 8005474:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	2201      	movs	r2, #1
 800547c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	2201      	movs	r2, #1
 8005484:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	2201      	movs	r2, #1
 800548c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	2201      	movs	r2, #1
 8005494:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	2201      	movs	r2, #1
 800549c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	2201      	movs	r2, #1
 80054a4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	2201      	movs	r2, #1
 80054ac:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	2201      	movs	r2, #1
 80054b4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	2201      	movs	r2, #1
 80054bc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	2201      	movs	r2, #1
 80054c4:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	2201      	movs	r2, #1
 80054cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80054d0:	2300      	movs	r3, #0
}
 80054d2:	4618      	mov	r0, r3
 80054d4:	3708      	adds	r7, #8
 80054d6:	46bd      	mov	sp, r7
 80054d8:	bd80      	pop	{r7, pc}

080054da <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 80054da:	b480      	push	{r7}
 80054dc:	b083      	sub	sp, #12
 80054de:	af00      	add	r7, sp, #0
 80054e0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	6a1a      	ldr	r2, [r3, #32]
 80054e8:	f241 1311 	movw	r3, #4369	; 0x1111
 80054ec:	4013      	ands	r3, r2
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d10f      	bne.n	8005512 <HAL_TIM_Base_Stop+0x38>
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	6a1a      	ldr	r2, [r3, #32]
 80054f8:	f240 4344 	movw	r3, #1092	; 0x444
 80054fc:	4013      	ands	r3, r2
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d107      	bne.n	8005512 <HAL_TIM_Base_Stop+0x38>
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	681a      	ldr	r2, [r3, #0]
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	f022 0201 	bic.w	r2, r2, #1
 8005510:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	2201      	movs	r2, #1
 8005516:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 800551a:	2300      	movs	r3, #0
}
 800551c:	4618      	mov	r0, r3
 800551e:	370c      	adds	r7, #12
 8005520:	46bd      	mov	sp, r7
 8005522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005526:	4770      	bx	lr

08005528 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005528:	b480      	push	{r7}
 800552a:	b085      	sub	sp, #20
 800552c:	af00      	add	r7, sp, #0
 800552e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005536:	b2db      	uxtb	r3, r3
 8005538:	2b01      	cmp	r3, #1
 800553a:	d001      	beq.n	8005540 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800553c:	2301      	movs	r3, #1
 800553e:	e03b      	b.n	80055b8 <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	2202      	movs	r2, #2
 8005544:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	68da      	ldr	r2, [r3, #12]
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	f042 0201 	orr.w	r2, r2, #1
 8005556:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	4a19      	ldr	r2, [pc, #100]	; (80055c4 <HAL_TIM_Base_Start_IT+0x9c>)
 800555e:	4293      	cmp	r3, r2
 8005560:	d009      	beq.n	8005576 <HAL_TIM_Base_Start_IT+0x4e>
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800556a:	d004      	beq.n	8005576 <HAL_TIM_Base_Start_IT+0x4e>
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	4a15      	ldr	r2, [pc, #84]	; (80055c8 <HAL_TIM_Base_Start_IT+0xa0>)
 8005572:	4293      	cmp	r3, r2
 8005574:	d115      	bne.n	80055a2 <HAL_TIM_Base_Start_IT+0x7a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	689a      	ldr	r2, [r3, #8]
 800557c:	4b13      	ldr	r3, [pc, #76]	; (80055cc <HAL_TIM_Base_Start_IT+0xa4>)
 800557e:	4013      	ands	r3, r2
 8005580:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	2b06      	cmp	r3, #6
 8005586:	d015      	beq.n	80055b4 <HAL_TIM_Base_Start_IT+0x8c>
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800558e:	d011      	beq.n	80055b4 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	681a      	ldr	r2, [r3, #0]
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	f042 0201 	orr.w	r2, r2, #1
 800559e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80055a0:	e008      	b.n	80055b4 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	681a      	ldr	r2, [r3, #0]
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	f042 0201 	orr.w	r2, r2, #1
 80055b0:	601a      	str	r2, [r3, #0]
 80055b2:	e000      	b.n	80055b6 <HAL_TIM_Base_Start_IT+0x8e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80055b4:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80055b6:	2300      	movs	r3, #0
}
 80055b8:	4618      	mov	r0, r3
 80055ba:	3714      	adds	r7, #20
 80055bc:	46bd      	mov	sp, r7
 80055be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055c2:	4770      	bx	lr
 80055c4:	40012c00 	.word	0x40012c00
 80055c8:	40014000 	.word	0x40014000
 80055cc:	00010007 	.word	0x00010007

080055d0 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 80055d0:	b480      	push	{r7}
 80055d2:	b083      	sub	sp, #12
 80055d4:	af00      	add	r7, sp, #0
 80055d6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	68da      	ldr	r2, [r3, #12]
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	f022 0201 	bic.w	r2, r2, #1
 80055e6:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	6a1a      	ldr	r2, [r3, #32]
 80055ee:	f241 1311 	movw	r3, #4369	; 0x1111
 80055f2:	4013      	ands	r3, r2
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	d10f      	bne.n	8005618 <HAL_TIM_Base_Stop_IT+0x48>
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	6a1a      	ldr	r2, [r3, #32]
 80055fe:	f240 4344 	movw	r3, #1092	; 0x444
 8005602:	4013      	ands	r3, r2
 8005604:	2b00      	cmp	r3, #0
 8005606:	d107      	bne.n	8005618 <HAL_TIM_Base_Stop_IT+0x48>
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	681a      	ldr	r2, [r3, #0]
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	f022 0201 	bic.w	r2, r2, #1
 8005616:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	2201      	movs	r2, #1
 800561c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8005620:	2300      	movs	r3, #0
}
 8005622:	4618      	mov	r0, r3
 8005624:	370c      	adds	r7, #12
 8005626:	46bd      	mov	sp, r7
 8005628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800562c:	4770      	bx	lr

0800562e <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 800562e:	b580      	push	{r7, lr}
 8005630:	b082      	sub	sp, #8
 8005632:	af00      	add	r7, sp, #0
 8005634:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	2b00      	cmp	r3, #0
 800563a:	d101      	bne.n	8005640 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 800563c:	2301      	movs	r3, #1
 800563e:	e049      	b.n	80056d4 <HAL_TIM_OC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005646:	b2db      	uxtb	r3, r3
 8005648:	2b00      	cmp	r3, #0
 800564a:	d106      	bne.n	800565a <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	2200      	movs	r2, #0
 8005650:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8005654:	6878      	ldr	r0, [r7, #4]
 8005656:	f000 f841 	bl	80056dc <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	2202      	movs	r2, #2
 800565e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	681a      	ldr	r2, [r3, #0]
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	3304      	adds	r3, #4
 800566a:	4619      	mov	r1, r3
 800566c:	4610      	mov	r0, r2
 800566e:	f001 f8fd 	bl	800686c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	2201      	movs	r2, #1
 8005676:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	2201      	movs	r2, #1
 800567e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	2201      	movs	r2, #1
 8005686:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	2201      	movs	r2, #1
 800568e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	2201      	movs	r2, #1
 8005696:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	2201      	movs	r2, #1
 800569e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	2201      	movs	r2, #1
 80056a6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	2201      	movs	r2, #1
 80056ae:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	2201      	movs	r2, #1
 80056b6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	2201      	movs	r2, #1
 80056be:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	2201      	movs	r2, #1
 80056c6:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	2201      	movs	r2, #1
 80056ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80056d2:	2300      	movs	r3, #0
}
 80056d4:	4618      	mov	r0, r3
 80056d6:	3708      	adds	r7, #8
 80056d8:	46bd      	mov	sp, r7
 80056da:	bd80      	pop	{r7, pc}

080056dc <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 80056dc:	b480      	push	{r7}
 80056de:	b083      	sub	sp, #12
 80056e0:	af00      	add	r7, sp, #0
 80056e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 80056e4:	bf00      	nop
 80056e6:	370c      	adds	r7, #12
 80056e8:	46bd      	mov	sp, r7
 80056ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ee:	4770      	bx	lr

080056f0 <HAL_TIM_OC_Start_DMA>:
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
                                       uint16_t Length)
{
 80056f0:	b580      	push	{r7, lr}
 80056f2:	b086      	sub	sp, #24
 80056f4:	af00      	add	r7, sp, #0
 80056f6:	60f8      	str	r0, [r7, #12]
 80056f8:	60b9      	str	r1, [r7, #8]
 80056fa:	607a      	str	r2, [r7, #4]
 80056fc:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 80056fe:	2300      	movs	r3, #0
 8005700:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 8005702:	68bb      	ldr	r3, [r7, #8]
 8005704:	2b00      	cmp	r3, #0
 8005706:	d109      	bne.n	800571c <HAL_TIM_OC_Start_DMA+0x2c>
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800570e:	b2db      	uxtb	r3, r3
 8005710:	2b02      	cmp	r3, #2
 8005712:	bf0c      	ite	eq
 8005714:	2301      	moveq	r3, #1
 8005716:	2300      	movne	r3, #0
 8005718:	b2db      	uxtb	r3, r3
 800571a:	e03c      	b.n	8005796 <HAL_TIM_OC_Start_DMA+0xa6>
 800571c:	68bb      	ldr	r3, [r7, #8]
 800571e:	2b04      	cmp	r3, #4
 8005720:	d109      	bne.n	8005736 <HAL_TIM_OC_Start_DMA+0x46>
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005728:	b2db      	uxtb	r3, r3
 800572a:	2b02      	cmp	r3, #2
 800572c:	bf0c      	ite	eq
 800572e:	2301      	moveq	r3, #1
 8005730:	2300      	movne	r3, #0
 8005732:	b2db      	uxtb	r3, r3
 8005734:	e02f      	b.n	8005796 <HAL_TIM_OC_Start_DMA+0xa6>
 8005736:	68bb      	ldr	r3, [r7, #8]
 8005738:	2b08      	cmp	r3, #8
 800573a:	d109      	bne.n	8005750 <HAL_TIM_OC_Start_DMA+0x60>
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005742:	b2db      	uxtb	r3, r3
 8005744:	2b02      	cmp	r3, #2
 8005746:	bf0c      	ite	eq
 8005748:	2301      	moveq	r3, #1
 800574a:	2300      	movne	r3, #0
 800574c:	b2db      	uxtb	r3, r3
 800574e:	e022      	b.n	8005796 <HAL_TIM_OC_Start_DMA+0xa6>
 8005750:	68bb      	ldr	r3, [r7, #8]
 8005752:	2b0c      	cmp	r3, #12
 8005754:	d109      	bne.n	800576a <HAL_TIM_OC_Start_DMA+0x7a>
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800575c:	b2db      	uxtb	r3, r3
 800575e:	2b02      	cmp	r3, #2
 8005760:	bf0c      	ite	eq
 8005762:	2301      	moveq	r3, #1
 8005764:	2300      	movne	r3, #0
 8005766:	b2db      	uxtb	r3, r3
 8005768:	e015      	b.n	8005796 <HAL_TIM_OC_Start_DMA+0xa6>
 800576a:	68bb      	ldr	r3, [r7, #8]
 800576c:	2b10      	cmp	r3, #16
 800576e:	d109      	bne.n	8005784 <HAL_TIM_OC_Start_DMA+0x94>
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8005776:	b2db      	uxtb	r3, r3
 8005778:	2b02      	cmp	r3, #2
 800577a:	bf0c      	ite	eq
 800577c:	2301      	moveq	r3, #1
 800577e:	2300      	movne	r3, #0
 8005780:	b2db      	uxtb	r3, r3
 8005782:	e008      	b.n	8005796 <HAL_TIM_OC_Start_DMA+0xa6>
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800578a:	b2db      	uxtb	r3, r3
 800578c:	2b02      	cmp	r3, #2
 800578e:	bf0c      	ite	eq
 8005790:	2301      	moveq	r3, #1
 8005792:	2300      	movne	r3, #0
 8005794:	b2db      	uxtb	r3, r3
 8005796:	2b00      	cmp	r3, #0
 8005798:	d001      	beq.n	800579e <HAL_TIM_OC_Start_DMA+0xae>
  {
    return HAL_BUSY;
 800579a:	2302      	movs	r3, #2
 800579c:	e18d      	b.n	8005aba <HAL_TIM_OC_Start_DMA+0x3ca>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 800579e:	68bb      	ldr	r3, [r7, #8]
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	d109      	bne.n	80057b8 <HAL_TIM_OC_Start_DMA+0xc8>
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80057aa:	b2db      	uxtb	r3, r3
 80057ac:	2b01      	cmp	r3, #1
 80057ae:	bf0c      	ite	eq
 80057b0:	2301      	moveq	r3, #1
 80057b2:	2300      	movne	r3, #0
 80057b4:	b2db      	uxtb	r3, r3
 80057b6:	e03c      	b.n	8005832 <HAL_TIM_OC_Start_DMA+0x142>
 80057b8:	68bb      	ldr	r3, [r7, #8]
 80057ba:	2b04      	cmp	r3, #4
 80057bc:	d109      	bne.n	80057d2 <HAL_TIM_OC_Start_DMA+0xe2>
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80057c4:	b2db      	uxtb	r3, r3
 80057c6:	2b01      	cmp	r3, #1
 80057c8:	bf0c      	ite	eq
 80057ca:	2301      	moveq	r3, #1
 80057cc:	2300      	movne	r3, #0
 80057ce:	b2db      	uxtb	r3, r3
 80057d0:	e02f      	b.n	8005832 <HAL_TIM_OC_Start_DMA+0x142>
 80057d2:	68bb      	ldr	r3, [r7, #8]
 80057d4:	2b08      	cmp	r3, #8
 80057d6:	d109      	bne.n	80057ec <HAL_TIM_OC_Start_DMA+0xfc>
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80057de:	b2db      	uxtb	r3, r3
 80057e0:	2b01      	cmp	r3, #1
 80057e2:	bf0c      	ite	eq
 80057e4:	2301      	moveq	r3, #1
 80057e6:	2300      	movne	r3, #0
 80057e8:	b2db      	uxtb	r3, r3
 80057ea:	e022      	b.n	8005832 <HAL_TIM_OC_Start_DMA+0x142>
 80057ec:	68bb      	ldr	r3, [r7, #8]
 80057ee:	2b0c      	cmp	r3, #12
 80057f0:	d109      	bne.n	8005806 <HAL_TIM_OC_Start_DMA+0x116>
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80057f8:	b2db      	uxtb	r3, r3
 80057fa:	2b01      	cmp	r3, #1
 80057fc:	bf0c      	ite	eq
 80057fe:	2301      	moveq	r3, #1
 8005800:	2300      	movne	r3, #0
 8005802:	b2db      	uxtb	r3, r3
 8005804:	e015      	b.n	8005832 <HAL_TIM_OC_Start_DMA+0x142>
 8005806:	68bb      	ldr	r3, [r7, #8]
 8005808:	2b10      	cmp	r3, #16
 800580a:	d109      	bne.n	8005820 <HAL_TIM_OC_Start_DMA+0x130>
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8005812:	b2db      	uxtb	r3, r3
 8005814:	2b01      	cmp	r3, #1
 8005816:	bf0c      	ite	eq
 8005818:	2301      	moveq	r3, #1
 800581a:	2300      	movne	r3, #0
 800581c:	b2db      	uxtb	r3, r3
 800581e:	e008      	b.n	8005832 <HAL_TIM_OC_Start_DMA+0x142>
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8005826:	b2db      	uxtb	r3, r3
 8005828:	2b01      	cmp	r3, #1
 800582a:	bf0c      	ite	eq
 800582c:	2301      	moveq	r3, #1
 800582e:	2300      	movne	r3, #0
 8005830:	b2db      	uxtb	r3, r3
 8005832:	2b00      	cmp	r3, #0
 8005834:	d034      	beq.n	80058a0 <HAL_TIM_OC_Start_DMA+0x1b0>
  {
    if ((pData == NULL) || (Length == 0U))
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	2b00      	cmp	r3, #0
 800583a:	d002      	beq.n	8005842 <HAL_TIM_OC_Start_DMA+0x152>
 800583c:	887b      	ldrh	r3, [r7, #2]
 800583e:	2b00      	cmp	r3, #0
 8005840:	d101      	bne.n	8005846 <HAL_TIM_OC_Start_DMA+0x156>
    {
      return HAL_ERROR;
 8005842:	2301      	movs	r3, #1
 8005844:	e139      	b.n	8005aba <HAL_TIM_OC_Start_DMA+0x3ca>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005846:	68bb      	ldr	r3, [r7, #8]
 8005848:	2b00      	cmp	r3, #0
 800584a:	d104      	bne.n	8005856 <HAL_TIM_OC_Start_DMA+0x166>
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	2202      	movs	r2, #2
 8005850:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005854:	e026      	b.n	80058a4 <HAL_TIM_OC_Start_DMA+0x1b4>
 8005856:	68bb      	ldr	r3, [r7, #8]
 8005858:	2b04      	cmp	r3, #4
 800585a:	d104      	bne.n	8005866 <HAL_TIM_OC_Start_DMA+0x176>
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	2202      	movs	r2, #2
 8005860:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005864:	e01e      	b.n	80058a4 <HAL_TIM_OC_Start_DMA+0x1b4>
 8005866:	68bb      	ldr	r3, [r7, #8]
 8005868:	2b08      	cmp	r3, #8
 800586a:	d104      	bne.n	8005876 <HAL_TIM_OC_Start_DMA+0x186>
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	2202      	movs	r2, #2
 8005870:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005874:	e016      	b.n	80058a4 <HAL_TIM_OC_Start_DMA+0x1b4>
 8005876:	68bb      	ldr	r3, [r7, #8]
 8005878:	2b0c      	cmp	r3, #12
 800587a:	d104      	bne.n	8005886 <HAL_TIM_OC_Start_DMA+0x196>
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	2202      	movs	r2, #2
 8005880:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005884:	e00e      	b.n	80058a4 <HAL_TIM_OC_Start_DMA+0x1b4>
 8005886:	68bb      	ldr	r3, [r7, #8]
 8005888:	2b10      	cmp	r3, #16
 800588a:	d104      	bne.n	8005896 <HAL_TIM_OC_Start_DMA+0x1a6>
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	2202      	movs	r2, #2
 8005890:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005894:	e006      	b.n	80058a4 <HAL_TIM_OC_Start_DMA+0x1b4>
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	2202      	movs	r2, #2
 800589a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800589e:	e001      	b.n	80058a4 <HAL_TIM_OC_Start_DMA+0x1b4>
    }
  }
  else
  {
    return HAL_ERROR;
 80058a0:	2301      	movs	r3, #1
 80058a2:	e10a      	b.n	8005aba <HAL_TIM_OC_Start_DMA+0x3ca>
  }

  switch (Channel)
 80058a4:	68bb      	ldr	r3, [r7, #8]
 80058a6:	2b0c      	cmp	r3, #12
 80058a8:	f200 80ae 	bhi.w	8005a08 <HAL_TIM_OC_Start_DMA+0x318>
 80058ac:	a201      	add	r2, pc, #4	; (adr r2, 80058b4 <HAL_TIM_OC_Start_DMA+0x1c4>)
 80058ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80058b2:	bf00      	nop
 80058b4:	080058e9 	.word	0x080058e9
 80058b8:	08005a09 	.word	0x08005a09
 80058bc:	08005a09 	.word	0x08005a09
 80058c0:	08005a09 	.word	0x08005a09
 80058c4:	08005931 	.word	0x08005931
 80058c8:	08005a09 	.word	0x08005a09
 80058cc:	08005a09 	.word	0x08005a09
 80058d0:	08005a09 	.word	0x08005a09
 80058d4:	08005979 	.word	0x08005979
 80058d8:	08005a09 	.word	0x08005a09
 80058dc:	08005a09 	.word	0x08005a09
 80058e0:	08005a09 	.word	0x08005a09
 80058e4:	080059c1 	.word	0x080059c1
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058ec:	4a75      	ldr	r2, [pc, #468]	; (8005ac4 <HAL_TIM_OC_Start_DMA+0x3d4>)
 80058ee:	62da      	str	r2, [r3, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058f4:	4a74      	ldr	r2, [pc, #464]	; (8005ac8 <HAL_TIM_OC_Start_DMA+0x3d8>)
 80058f6:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058fc:	4a73      	ldr	r2, [pc, #460]	; (8005acc <HAL_TIM_OC_Start_DMA+0x3dc>)
 80058fe:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8005904:	6879      	ldr	r1, [r7, #4]
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	3334      	adds	r3, #52	; 0x34
 800590c:	461a      	mov	r2, r3
 800590e:	887b      	ldrh	r3, [r7, #2]
 8005910:	f7fe f8d2 	bl	8003ab8 <HAL_DMA_Start_IT>
 8005914:	4603      	mov	r3, r0
 8005916:	2b00      	cmp	r3, #0
 8005918:	d001      	beq.n	800591e <HAL_TIM_OC_Start_DMA+0x22e>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800591a:	2301      	movs	r3, #1
 800591c:	e0cd      	b.n	8005aba <HAL_TIM_OC_Start_DMA+0x3ca>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	68da      	ldr	r2, [r3, #12]
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800592c:	60da      	str	r2, [r3, #12]
      break;
 800592e:	e06e      	b.n	8005a0e <HAL_TIM_OC_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005934:	4a63      	ldr	r2, [pc, #396]	; (8005ac4 <HAL_TIM_OC_Start_DMA+0x3d4>)
 8005936:	62da      	str	r2, [r3, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800593c:	4a62      	ldr	r2, [pc, #392]	; (8005ac8 <HAL_TIM_OC_Start_DMA+0x3d8>)
 800593e:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005944:	4a61      	ldr	r2, [pc, #388]	; (8005acc <HAL_TIM_OC_Start_DMA+0x3dc>)
 8005946:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	6a98      	ldr	r0, [r3, #40]	; 0x28
 800594c:	6879      	ldr	r1, [r7, #4]
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	3338      	adds	r3, #56	; 0x38
 8005954:	461a      	mov	r2, r3
 8005956:	887b      	ldrh	r3, [r7, #2]
 8005958:	f7fe f8ae 	bl	8003ab8 <HAL_DMA_Start_IT>
 800595c:	4603      	mov	r3, r0
 800595e:	2b00      	cmp	r3, #0
 8005960:	d001      	beq.n	8005966 <HAL_TIM_OC_Start_DMA+0x276>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8005962:	2301      	movs	r3, #1
 8005964:	e0a9      	b.n	8005aba <HAL_TIM_OC_Start_DMA+0x3ca>
      }

      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	68da      	ldr	r2, [r3, #12]
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005974:	60da      	str	r2, [r3, #12]
      break;
 8005976:	e04a      	b.n	8005a0e <HAL_TIM_OC_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800597c:	4a51      	ldr	r2, [pc, #324]	; (8005ac4 <HAL_TIM_OC_Start_DMA+0x3d4>)
 800597e:	62da      	str	r2, [r3, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005984:	4a50      	ldr	r2, [pc, #320]	; (8005ac8 <HAL_TIM_OC_Start_DMA+0x3d8>)
 8005986:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800598c:	4a4f      	ldr	r2, [pc, #316]	; (8005acc <HAL_TIM_OC_Start_DMA+0x3dc>)
 800598e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8005994:	6879      	ldr	r1, [r7, #4]
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	333c      	adds	r3, #60	; 0x3c
 800599c:	461a      	mov	r2, r3
 800599e:	887b      	ldrh	r3, [r7, #2]
 80059a0:	f7fe f88a 	bl	8003ab8 <HAL_DMA_Start_IT>
 80059a4:	4603      	mov	r3, r0
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d001      	beq.n	80059ae <HAL_TIM_OC_Start_DMA+0x2be>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 80059aa:	2301      	movs	r3, #1
 80059ac:	e085      	b.n	8005aba <HAL_TIM_OC_Start_DMA+0x3ca>
      }
      /* Enable the TIM Capture/Compare 3 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	68da      	ldr	r2, [r3, #12]
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80059bc:	60da      	str	r2, [r3, #12]
      break;
 80059be:	e026      	b.n	8005a0e <HAL_TIM_OC_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80059c4:	4a3f      	ldr	r2, [pc, #252]	; (8005ac4 <HAL_TIM_OC_Start_DMA+0x3d4>)
 80059c6:	62da      	str	r2, [r3, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80059cc:	4a3e      	ldr	r2, [pc, #248]	; (8005ac8 <HAL_TIM_OC_Start_DMA+0x3d8>)
 80059ce:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80059d4:	4a3d      	ldr	r2, [pc, #244]	; (8005acc <HAL_TIM_OC_Start_DMA+0x3dc>)
 80059d6:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80059dc:	6879      	ldr	r1, [r7, #4]
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	3340      	adds	r3, #64	; 0x40
 80059e4:	461a      	mov	r2, r3
 80059e6:	887b      	ldrh	r3, [r7, #2]
 80059e8:	f7fe f866 	bl	8003ab8 <HAL_DMA_Start_IT>
 80059ec:	4603      	mov	r3, r0
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	d001      	beq.n	80059f6 <HAL_TIM_OC_Start_DMA+0x306>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 80059f2:	2301      	movs	r3, #1
 80059f4:	e061      	b.n	8005aba <HAL_TIM_OC_Start_DMA+0x3ca>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	68da      	ldr	r2, [r3, #12]
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005a04:	60da      	str	r2, [r3, #12]
      break;
 8005a06:	e002      	b.n	8005a0e <HAL_TIM_OC_Start_DMA+0x31e>
    }

    default:
      status = HAL_ERROR;
 8005a08:	2301      	movs	r3, #1
 8005a0a:	75fb      	strb	r3, [r7, #23]
      break;
 8005a0c:	bf00      	nop
  }

  if (status == HAL_OK)
 8005a0e:	7dfb      	ldrb	r3, [r7, #23]
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	d151      	bne.n	8005ab8 <HAL_TIM_OC_Start_DMA+0x3c8>
  {
    /* Enable the Output compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	2201      	movs	r2, #1
 8005a1a:	68b9      	ldr	r1, [r7, #8]
 8005a1c:	4618      	mov	r0, r3
 8005a1e:	f001 fa07 	bl	8006e30 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	4a2a      	ldr	r2, [pc, #168]	; (8005ad0 <HAL_TIM_OC_Start_DMA+0x3e0>)
 8005a28:	4293      	cmp	r3, r2
 8005a2a:	d009      	beq.n	8005a40 <HAL_TIM_OC_Start_DMA+0x350>
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	4a28      	ldr	r2, [pc, #160]	; (8005ad4 <HAL_TIM_OC_Start_DMA+0x3e4>)
 8005a32:	4293      	cmp	r3, r2
 8005a34:	d004      	beq.n	8005a40 <HAL_TIM_OC_Start_DMA+0x350>
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	4a27      	ldr	r2, [pc, #156]	; (8005ad8 <HAL_TIM_OC_Start_DMA+0x3e8>)
 8005a3c:	4293      	cmp	r3, r2
 8005a3e:	d101      	bne.n	8005a44 <HAL_TIM_OC_Start_DMA+0x354>
 8005a40:	2301      	movs	r3, #1
 8005a42:	e000      	b.n	8005a46 <HAL_TIM_OC_Start_DMA+0x356>
 8005a44:	2300      	movs	r3, #0
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d007      	beq.n	8005a5a <HAL_TIM_OC_Start_DMA+0x36a>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005a58:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	4a1c      	ldr	r2, [pc, #112]	; (8005ad0 <HAL_TIM_OC_Start_DMA+0x3e0>)
 8005a60:	4293      	cmp	r3, r2
 8005a62:	d009      	beq.n	8005a78 <HAL_TIM_OC_Start_DMA+0x388>
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005a6c:	d004      	beq.n	8005a78 <HAL_TIM_OC_Start_DMA+0x388>
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	4a18      	ldr	r2, [pc, #96]	; (8005ad4 <HAL_TIM_OC_Start_DMA+0x3e4>)
 8005a74:	4293      	cmp	r3, r2
 8005a76:	d115      	bne.n	8005aa4 <HAL_TIM_OC_Start_DMA+0x3b4>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	689a      	ldr	r2, [r3, #8]
 8005a7e:	4b17      	ldr	r3, [pc, #92]	; (8005adc <HAL_TIM_OC_Start_DMA+0x3ec>)
 8005a80:	4013      	ands	r3, r2
 8005a82:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005a84:	693b      	ldr	r3, [r7, #16]
 8005a86:	2b06      	cmp	r3, #6
 8005a88:	d015      	beq.n	8005ab6 <HAL_TIM_OC_Start_DMA+0x3c6>
 8005a8a:	693b      	ldr	r3, [r7, #16]
 8005a8c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005a90:	d011      	beq.n	8005ab6 <HAL_TIM_OC_Start_DMA+0x3c6>
      {
        __HAL_TIM_ENABLE(htim);
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	681a      	ldr	r2, [r3, #0]
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	f042 0201 	orr.w	r2, r2, #1
 8005aa0:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005aa2:	e008      	b.n	8005ab6 <HAL_TIM_OC_Start_DMA+0x3c6>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	681a      	ldr	r2, [r3, #0]
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	f042 0201 	orr.w	r2, r2, #1
 8005ab2:	601a      	str	r2, [r3, #0]
 8005ab4:	e000      	b.n	8005ab8 <HAL_TIM_OC_Start_DMA+0x3c8>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005ab6:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 8005ab8:	7dfb      	ldrb	r3, [r7, #23]
}
 8005aba:	4618      	mov	r0, r3
 8005abc:	3718      	adds	r7, #24
 8005abe:	46bd      	mov	sp, r7
 8005ac0:	bd80      	pop	{r7, pc}
 8005ac2:	bf00      	nop
 8005ac4:	0800675d 	.word	0x0800675d
 8005ac8:	08006805 	.word	0x08006805
 8005acc:	080066cb 	.word	0x080066cb
 8005ad0:	40012c00 	.word	0x40012c00
 8005ad4:	40014000 	.word	0x40014000
 8005ad8:	40014400 	.word	0x40014400
 8005adc:	00010007 	.word	0x00010007

08005ae0 <HAL_TIM_OC_Stop_DMA>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005ae0:	b580      	push	{r7, lr}
 8005ae2:	b084      	sub	sp, #16
 8005ae4:	af00      	add	r7, sp, #0
 8005ae6:	6078      	str	r0, [r7, #4]
 8005ae8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005aea:	2300      	movs	r3, #0
 8005aec:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8005aee:	683b      	ldr	r3, [r7, #0]
 8005af0:	2b0c      	cmp	r3, #12
 8005af2:	d855      	bhi.n	8005ba0 <HAL_TIM_OC_Stop_DMA+0xc0>
 8005af4:	a201      	add	r2, pc, #4	; (adr r2, 8005afc <HAL_TIM_OC_Stop_DMA+0x1c>)
 8005af6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005afa:	bf00      	nop
 8005afc:	08005b31 	.word	0x08005b31
 8005b00:	08005ba1 	.word	0x08005ba1
 8005b04:	08005ba1 	.word	0x08005ba1
 8005b08:	08005ba1 	.word	0x08005ba1
 8005b0c:	08005b4d 	.word	0x08005b4d
 8005b10:	08005ba1 	.word	0x08005ba1
 8005b14:	08005ba1 	.word	0x08005ba1
 8005b18:	08005ba1 	.word	0x08005ba1
 8005b1c:	08005b69 	.word	0x08005b69
 8005b20:	08005ba1 	.word	0x08005ba1
 8005b24:	08005ba1 	.word	0x08005ba1
 8005b28:	08005ba1 	.word	0x08005ba1
 8005b2c:	08005b85 	.word	0x08005b85
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	68da      	ldr	r2, [r3, #12]
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8005b3e:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b44:	4618      	mov	r0, r3
 8005b46:	f7fe f855 	bl	8003bf4 <HAL_DMA_Abort_IT>
      break;
 8005b4a:	e02c      	b.n	8005ba6 <HAL_TIM_OC_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	68da      	ldr	r2, [r3, #12]
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005b5a:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b60:	4618      	mov	r0, r3
 8005b62:	f7fe f847 	bl	8003bf4 <HAL_DMA_Abort_IT>
      break;
 8005b66:	e01e      	b.n	8005ba6 <HAL_TIM_OC_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	68da      	ldr	r2, [r3, #12]
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005b76:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b7c:	4618      	mov	r0, r3
 8005b7e:	f7fe f839 	bl	8003bf4 <HAL_DMA_Abort_IT>
      break;
 8005b82:	e010      	b.n	8005ba6 <HAL_TIM_OC_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	68da      	ldr	r2, [r3, #12]
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005b92:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b98:	4618      	mov	r0, r3
 8005b9a:	f7fe f82b 	bl	8003bf4 <HAL_DMA_Abort_IT>
      break;
 8005b9e:	e002      	b.n	8005ba6 <HAL_TIM_OC_Stop_DMA+0xc6>
    }

    default:
      status = HAL_ERROR;
 8005ba0:	2301      	movs	r3, #1
 8005ba2:	73fb      	strb	r3, [r7, #15]
      break;
 8005ba4:	bf00      	nop
  }

  if (status == HAL_OK)
 8005ba6:	7bfb      	ldrb	r3, [r7, #15]
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	d176      	bne.n	8005c9a <HAL_TIM_OC_Stop_DMA+0x1ba>
  {
    /* Disable the Output compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	2200      	movs	r2, #0
 8005bb2:	6839      	ldr	r1, [r7, #0]
 8005bb4:	4618      	mov	r0, r3
 8005bb6:	f001 f93b 	bl	8006e30 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	4a39      	ldr	r2, [pc, #228]	; (8005ca4 <HAL_TIM_OC_Stop_DMA+0x1c4>)
 8005bc0:	4293      	cmp	r3, r2
 8005bc2:	d009      	beq.n	8005bd8 <HAL_TIM_OC_Stop_DMA+0xf8>
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	4a37      	ldr	r2, [pc, #220]	; (8005ca8 <HAL_TIM_OC_Stop_DMA+0x1c8>)
 8005bca:	4293      	cmp	r3, r2
 8005bcc:	d004      	beq.n	8005bd8 <HAL_TIM_OC_Stop_DMA+0xf8>
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	4a36      	ldr	r2, [pc, #216]	; (8005cac <HAL_TIM_OC_Stop_DMA+0x1cc>)
 8005bd4:	4293      	cmp	r3, r2
 8005bd6:	d101      	bne.n	8005bdc <HAL_TIM_OC_Stop_DMA+0xfc>
 8005bd8:	2301      	movs	r3, #1
 8005bda:	e000      	b.n	8005bde <HAL_TIM_OC_Stop_DMA+0xfe>
 8005bdc:	2300      	movs	r3, #0
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	d017      	beq.n	8005c12 <HAL_TIM_OC_Stop_DMA+0x132>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	6a1a      	ldr	r2, [r3, #32]
 8005be8:	f241 1311 	movw	r3, #4369	; 0x1111
 8005bec:	4013      	ands	r3, r2
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d10f      	bne.n	8005c12 <HAL_TIM_OC_Stop_DMA+0x132>
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	6a1a      	ldr	r2, [r3, #32]
 8005bf8:	f240 4344 	movw	r3, #1092	; 0x444
 8005bfc:	4013      	ands	r3, r2
 8005bfe:	2b00      	cmp	r3, #0
 8005c00:	d107      	bne.n	8005c12 <HAL_TIM_OC_Stop_DMA+0x132>
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005c10:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	6a1a      	ldr	r2, [r3, #32]
 8005c18:	f241 1311 	movw	r3, #4369	; 0x1111
 8005c1c:	4013      	ands	r3, r2
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d10f      	bne.n	8005c42 <HAL_TIM_OC_Stop_DMA+0x162>
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	6a1a      	ldr	r2, [r3, #32]
 8005c28:	f240 4344 	movw	r3, #1092	; 0x444
 8005c2c:	4013      	ands	r3, r2
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d107      	bne.n	8005c42 <HAL_TIM_OC_Stop_DMA+0x162>
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	681a      	ldr	r2, [r3, #0]
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	f022 0201 	bic.w	r2, r2, #1
 8005c40:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8005c42:	683b      	ldr	r3, [r7, #0]
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	d104      	bne.n	8005c52 <HAL_TIM_OC_Stop_DMA+0x172>
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	2201      	movs	r2, #1
 8005c4c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005c50:	e023      	b.n	8005c9a <HAL_TIM_OC_Stop_DMA+0x1ba>
 8005c52:	683b      	ldr	r3, [r7, #0]
 8005c54:	2b04      	cmp	r3, #4
 8005c56:	d104      	bne.n	8005c62 <HAL_TIM_OC_Stop_DMA+0x182>
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	2201      	movs	r2, #1
 8005c5c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005c60:	e01b      	b.n	8005c9a <HAL_TIM_OC_Stop_DMA+0x1ba>
 8005c62:	683b      	ldr	r3, [r7, #0]
 8005c64:	2b08      	cmp	r3, #8
 8005c66:	d104      	bne.n	8005c72 <HAL_TIM_OC_Stop_DMA+0x192>
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	2201      	movs	r2, #1
 8005c6c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005c70:	e013      	b.n	8005c9a <HAL_TIM_OC_Stop_DMA+0x1ba>
 8005c72:	683b      	ldr	r3, [r7, #0]
 8005c74:	2b0c      	cmp	r3, #12
 8005c76:	d104      	bne.n	8005c82 <HAL_TIM_OC_Stop_DMA+0x1a2>
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	2201      	movs	r2, #1
 8005c7c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005c80:	e00b      	b.n	8005c9a <HAL_TIM_OC_Stop_DMA+0x1ba>
 8005c82:	683b      	ldr	r3, [r7, #0]
 8005c84:	2b10      	cmp	r3, #16
 8005c86:	d104      	bne.n	8005c92 <HAL_TIM_OC_Stop_DMA+0x1b2>
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	2201      	movs	r2, #1
 8005c8c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005c90:	e003      	b.n	8005c9a <HAL_TIM_OC_Stop_DMA+0x1ba>
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	2201      	movs	r2, #1
 8005c96:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  }

  /* Return function status */
  return status;
 8005c9a:	7bfb      	ldrb	r3, [r7, #15]
}
 8005c9c:	4618      	mov	r0, r3
 8005c9e:	3710      	adds	r7, #16
 8005ca0:	46bd      	mov	sp, r7
 8005ca2:	bd80      	pop	{r7, pc}
 8005ca4:	40012c00 	.word	0x40012c00
 8005ca8:	40014000 	.word	0x40014000
 8005cac:	40014400 	.word	0x40014400

08005cb0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005cb0:	b580      	push	{r7, lr}
 8005cb2:	b082      	sub	sp, #8
 8005cb4:	af00      	add	r7, sp, #0
 8005cb6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	d101      	bne.n	8005cc2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005cbe:	2301      	movs	r3, #1
 8005cc0:	e049      	b.n	8005d56 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005cc8:	b2db      	uxtb	r3, r3
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	d106      	bne.n	8005cdc <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	2200      	movs	r2, #0
 8005cd2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005cd6:	6878      	ldr	r0, [r7, #4]
 8005cd8:	f7fa feb8 	bl	8000a4c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	2202      	movs	r2, #2
 8005ce0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	681a      	ldr	r2, [r3, #0]
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	3304      	adds	r3, #4
 8005cec:	4619      	mov	r1, r3
 8005cee:	4610      	mov	r0, r2
 8005cf0:	f000 fdbc 	bl	800686c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	2201      	movs	r2, #1
 8005cf8:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	2201      	movs	r2, #1
 8005d00:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	2201      	movs	r2, #1
 8005d08:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	2201      	movs	r2, #1
 8005d10:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	2201      	movs	r2, #1
 8005d18:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	2201      	movs	r2, #1
 8005d20:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	2201      	movs	r2, #1
 8005d28:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	2201      	movs	r2, #1
 8005d30:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	2201      	movs	r2, #1
 8005d38:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	2201      	movs	r2, #1
 8005d40:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	2201      	movs	r2, #1
 8005d48:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	2201      	movs	r2, #1
 8005d50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005d54:	2300      	movs	r3, #0
}
 8005d56:	4618      	mov	r0, r3
 8005d58:	3708      	adds	r7, #8
 8005d5a:	46bd      	mov	sp, r7
 8005d5c:	bd80      	pop	{r7, pc}

08005d5e <HAL_TIM_PWM_DeInit>:
  * @brief  DeInitializes the TIM peripheral
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_DeInit(TIM_HandleTypeDef *htim)
{
 8005d5e:	b580      	push	{r7, lr}
 8005d60:	b082      	sub	sp, #8
 8005d62:	af00      	add	r7, sp, #0
 8005d64:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  htim->State = HAL_TIM_STATE_BUSY;
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	2202      	movs	r2, #2
 8005d6a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the TIM Peripheral Clock */
  __HAL_TIM_DISABLE(htim);
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	6a1a      	ldr	r2, [r3, #32]
 8005d74:	f241 1311 	movw	r3, #4369	; 0x1111
 8005d78:	4013      	ands	r3, r2
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d10f      	bne.n	8005d9e <HAL_TIM_PWM_DeInit+0x40>
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	6a1a      	ldr	r2, [r3, #32]
 8005d84:	f240 4344 	movw	r3, #1092	; 0x444
 8005d88:	4013      	ands	r3, r2
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	d107      	bne.n	8005d9e <HAL_TIM_PWM_DeInit+0x40>
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	681a      	ldr	r2, [r3, #0]
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	f022 0201 	bic.w	r2, r2, #1
 8005d9c:	601a      	str	r2, [r3, #0]
  }
  /* DeInit the low level hardware */
  htim->PWM_MspDeInitCallback(htim);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC and DMA */
  HAL_TIM_PWM_MspDeInit(htim);
 8005d9e:	6878      	ldr	r0, [r7, #4]
 8005da0:	f7fa ff20 	bl	8000be4 <HAL_TIM_PWM_MspDeInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  /* Change the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_RESET;
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	2200      	movs	r2, #0
 8005da8:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Change the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_RESET);
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	2200      	movs	r2, #0
 8005db0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	2200      	movs	r2, #0
 8005db8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	2200      	movs	r2, #0
 8005dc0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	2200      	movs	r2, #0
 8005dc8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	2200      	movs	r2, #0
 8005dd0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	2200      	movs	r2, #0
 8005dd8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_RESET);
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	2200      	movs	r2, #0
 8005de0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	2200      	movs	r2, #0
 8005de8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	2200      	movs	r2, #0
 8005df0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	2200      	movs	r2, #0
 8005df8:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Change TIM state */
  htim->State = HAL_TIM_STATE_RESET;
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	2200      	movs	r2, #0
 8005e00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Release Lock */
  __HAL_UNLOCK(htim);
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	2200      	movs	r2, #0
 8005e08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005e0c:	2300      	movs	r3, #0
}
 8005e0e:	4618      	mov	r0, r3
 8005e10:	3708      	adds	r7, #8
 8005e12:	46bd      	mov	sp, r7
 8005e14:	bd80      	pop	{r7, pc}
	...

08005e18 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005e18:	b580      	push	{r7, lr}
 8005e1a:	b084      	sub	sp, #16
 8005e1c:	af00      	add	r7, sp, #0
 8005e1e:	6078      	str	r0, [r7, #4]
 8005e20:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005e22:	683b      	ldr	r3, [r7, #0]
 8005e24:	2b00      	cmp	r3, #0
 8005e26:	d109      	bne.n	8005e3c <HAL_TIM_PWM_Start+0x24>
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005e2e:	b2db      	uxtb	r3, r3
 8005e30:	2b01      	cmp	r3, #1
 8005e32:	bf14      	ite	ne
 8005e34:	2301      	movne	r3, #1
 8005e36:	2300      	moveq	r3, #0
 8005e38:	b2db      	uxtb	r3, r3
 8005e3a:	e03c      	b.n	8005eb6 <HAL_TIM_PWM_Start+0x9e>
 8005e3c:	683b      	ldr	r3, [r7, #0]
 8005e3e:	2b04      	cmp	r3, #4
 8005e40:	d109      	bne.n	8005e56 <HAL_TIM_PWM_Start+0x3e>
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005e48:	b2db      	uxtb	r3, r3
 8005e4a:	2b01      	cmp	r3, #1
 8005e4c:	bf14      	ite	ne
 8005e4e:	2301      	movne	r3, #1
 8005e50:	2300      	moveq	r3, #0
 8005e52:	b2db      	uxtb	r3, r3
 8005e54:	e02f      	b.n	8005eb6 <HAL_TIM_PWM_Start+0x9e>
 8005e56:	683b      	ldr	r3, [r7, #0]
 8005e58:	2b08      	cmp	r3, #8
 8005e5a:	d109      	bne.n	8005e70 <HAL_TIM_PWM_Start+0x58>
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005e62:	b2db      	uxtb	r3, r3
 8005e64:	2b01      	cmp	r3, #1
 8005e66:	bf14      	ite	ne
 8005e68:	2301      	movne	r3, #1
 8005e6a:	2300      	moveq	r3, #0
 8005e6c:	b2db      	uxtb	r3, r3
 8005e6e:	e022      	b.n	8005eb6 <HAL_TIM_PWM_Start+0x9e>
 8005e70:	683b      	ldr	r3, [r7, #0]
 8005e72:	2b0c      	cmp	r3, #12
 8005e74:	d109      	bne.n	8005e8a <HAL_TIM_PWM_Start+0x72>
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005e7c:	b2db      	uxtb	r3, r3
 8005e7e:	2b01      	cmp	r3, #1
 8005e80:	bf14      	ite	ne
 8005e82:	2301      	movne	r3, #1
 8005e84:	2300      	moveq	r3, #0
 8005e86:	b2db      	uxtb	r3, r3
 8005e88:	e015      	b.n	8005eb6 <HAL_TIM_PWM_Start+0x9e>
 8005e8a:	683b      	ldr	r3, [r7, #0]
 8005e8c:	2b10      	cmp	r3, #16
 8005e8e:	d109      	bne.n	8005ea4 <HAL_TIM_PWM_Start+0x8c>
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8005e96:	b2db      	uxtb	r3, r3
 8005e98:	2b01      	cmp	r3, #1
 8005e9a:	bf14      	ite	ne
 8005e9c:	2301      	movne	r3, #1
 8005e9e:	2300      	moveq	r3, #0
 8005ea0:	b2db      	uxtb	r3, r3
 8005ea2:	e008      	b.n	8005eb6 <HAL_TIM_PWM_Start+0x9e>
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8005eaa:	b2db      	uxtb	r3, r3
 8005eac:	2b01      	cmp	r3, #1
 8005eae:	bf14      	ite	ne
 8005eb0:	2301      	movne	r3, #1
 8005eb2:	2300      	moveq	r3, #0
 8005eb4:	b2db      	uxtb	r3, r3
 8005eb6:	2b00      	cmp	r3, #0
 8005eb8:	d001      	beq.n	8005ebe <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8005eba:	2301      	movs	r3, #1
 8005ebc:	e07e      	b.n	8005fbc <HAL_TIM_PWM_Start+0x1a4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005ebe:	683b      	ldr	r3, [r7, #0]
 8005ec0:	2b00      	cmp	r3, #0
 8005ec2:	d104      	bne.n	8005ece <HAL_TIM_PWM_Start+0xb6>
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	2202      	movs	r2, #2
 8005ec8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005ecc:	e023      	b.n	8005f16 <HAL_TIM_PWM_Start+0xfe>
 8005ece:	683b      	ldr	r3, [r7, #0]
 8005ed0:	2b04      	cmp	r3, #4
 8005ed2:	d104      	bne.n	8005ede <HAL_TIM_PWM_Start+0xc6>
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	2202      	movs	r2, #2
 8005ed8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005edc:	e01b      	b.n	8005f16 <HAL_TIM_PWM_Start+0xfe>
 8005ede:	683b      	ldr	r3, [r7, #0]
 8005ee0:	2b08      	cmp	r3, #8
 8005ee2:	d104      	bne.n	8005eee <HAL_TIM_PWM_Start+0xd6>
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	2202      	movs	r2, #2
 8005ee8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005eec:	e013      	b.n	8005f16 <HAL_TIM_PWM_Start+0xfe>
 8005eee:	683b      	ldr	r3, [r7, #0]
 8005ef0:	2b0c      	cmp	r3, #12
 8005ef2:	d104      	bne.n	8005efe <HAL_TIM_PWM_Start+0xe6>
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	2202      	movs	r2, #2
 8005ef8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005efc:	e00b      	b.n	8005f16 <HAL_TIM_PWM_Start+0xfe>
 8005efe:	683b      	ldr	r3, [r7, #0]
 8005f00:	2b10      	cmp	r3, #16
 8005f02:	d104      	bne.n	8005f0e <HAL_TIM_PWM_Start+0xf6>
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	2202      	movs	r2, #2
 8005f08:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005f0c:	e003      	b.n	8005f16 <HAL_TIM_PWM_Start+0xfe>
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	2202      	movs	r2, #2
 8005f12:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	2201      	movs	r2, #1
 8005f1c:	6839      	ldr	r1, [r7, #0]
 8005f1e:	4618      	mov	r0, r3
 8005f20:	f000 ff86 	bl	8006e30 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	4a26      	ldr	r2, [pc, #152]	; (8005fc4 <HAL_TIM_PWM_Start+0x1ac>)
 8005f2a:	4293      	cmp	r3, r2
 8005f2c:	d009      	beq.n	8005f42 <HAL_TIM_PWM_Start+0x12a>
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	4a25      	ldr	r2, [pc, #148]	; (8005fc8 <HAL_TIM_PWM_Start+0x1b0>)
 8005f34:	4293      	cmp	r3, r2
 8005f36:	d004      	beq.n	8005f42 <HAL_TIM_PWM_Start+0x12a>
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	4a23      	ldr	r2, [pc, #140]	; (8005fcc <HAL_TIM_PWM_Start+0x1b4>)
 8005f3e:	4293      	cmp	r3, r2
 8005f40:	d101      	bne.n	8005f46 <HAL_TIM_PWM_Start+0x12e>
 8005f42:	2301      	movs	r3, #1
 8005f44:	e000      	b.n	8005f48 <HAL_TIM_PWM_Start+0x130>
 8005f46:	2300      	movs	r3, #0
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	d007      	beq.n	8005f5c <HAL_TIM_PWM_Start+0x144>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005f5a:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	4a18      	ldr	r2, [pc, #96]	; (8005fc4 <HAL_TIM_PWM_Start+0x1ac>)
 8005f62:	4293      	cmp	r3, r2
 8005f64:	d009      	beq.n	8005f7a <HAL_TIM_PWM_Start+0x162>
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005f6e:	d004      	beq.n	8005f7a <HAL_TIM_PWM_Start+0x162>
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	4a14      	ldr	r2, [pc, #80]	; (8005fc8 <HAL_TIM_PWM_Start+0x1b0>)
 8005f76:	4293      	cmp	r3, r2
 8005f78:	d115      	bne.n	8005fa6 <HAL_TIM_PWM_Start+0x18e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	689a      	ldr	r2, [r3, #8]
 8005f80:	4b13      	ldr	r3, [pc, #76]	; (8005fd0 <HAL_TIM_PWM_Start+0x1b8>)
 8005f82:	4013      	ands	r3, r2
 8005f84:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	2b06      	cmp	r3, #6
 8005f8a:	d015      	beq.n	8005fb8 <HAL_TIM_PWM_Start+0x1a0>
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005f92:	d011      	beq.n	8005fb8 <HAL_TIM_PWM_Start+0x1a0>
    {
      __HAL_TIM_ENABLE(htim);
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	681a      	ldr	r2, [r3, #0]
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	f042 0201 	orr.w	r2, r2, #1
 8005fa2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005fa4:	e008      	b.n	8005fb8 <HAL_TIM_PWM_Start+0x1a0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	681a      	ldr	r2, [r3, #0]
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	f042 0201 	orr.w	r2, r2, #1
 8005fb4:	601a      	str	r2, [r3, #0]
 8005fb6:	e000      	b.n	8005fba <HAL_TIM_PWM_Start+0x1a2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005fb8:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005fba:	2300      	movs	r3, #0
}
 8005fbc:	4618      	mov	r0, r3
 8005fbe:	3710      	adds	r7, #16
 8005fc0:	46bd      	mov	sp, r7
 8005fc2:	bd80      	pop	{r7, pc}
 8005fc4:	40012c00 	.word	0x40012c00
 8005fc8:	40014000 	.word	0x40014000
 8005fcc:	40014400 	.word	0x40014400
 8005fd0:	00010007 	.word	0x00010007

08005fd4 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005fd4:	b580      	push	{r7, lr}
 8005fd6:	b082      	sub	sp, #8
 8005fd8:	af00      	add	r7, sp, #0
 8005fda:	6078      	str	r0, [r7, #4]
 8005fdc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	2200      	movs	r2, #0
 8005fe4:	6839      	ldr	r1, [r7, #0]
 8005fe6:	4618      	mov	r0, r3
 8005fe8:	f000 ff22 	bl	8006e30 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	4a39      	ldr	r2, [pc, #228]	; (80060d8 <HAL_TIM_PWM_Stop+0x104>)
 8005ff2:	4293      	cmp	r3, r2
 8005ff4:	d009      	beq.n	800600a <HAL_TIM_PWM_Stop+0x36>
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	4a38      	ldr	r2, [pc, #224]	; (80060dc <HAL_TIM_PWM_Stop+0x108>)
 8005ffc:	4293      	cmp	r3, r2
 8005ffe:	d004      	beq.n	800600a <HAL_TIM_PWM_Stop+0x36>
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	4a36      	ldr	r2, [pc, #216]	; (80060e0 <HAL_TIM_PWM_Stop+0x10c>)
 8006006:	4293      	cmp	r3, r2
 8006008:	d101      	bne.n	800600e <HAL_TIM_PWM_Stop+0x3a>
 800600a:	2301      	movs	r3, #1
 800600c:	e000      	b.n	8006010 <HAL_TIM_PWM_Stop+0x3c>
 800600e:	2300      	movs	r3, #0
 8006010:	2b00      	cmp	r3, #0
 8006012:	d017      	beq.n	8006044 <HAL_TIM_PWM_Stop+0x70>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	6a1a      	ldr	r2, [r3, #32]
 800601a:	f241 1311 	movw	r3, #4369	; 0x1111
 800601e:	4013      	ands	r3, r2
 8006020:	2b00      	cmp	r3, #0
 8006022:	d10f      	bne.n	8006044 <HAL_TIM_PWM_Stop+0x70>
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	6a1a      	ldr	r2, [r3, #32]
 800602a:	f240 4344 	movw	r3, #1092	; 0x444
 800602e:	4013      	ands	r3, r2
 8006030:	2b00      	cmp	r3, #0
 8006032:	d107      	bne.n	8006044 <HAL_TIM_PWM_Stop+0x70>
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006042:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	6a1a      	ldr	r2, [r3, #32]
 800604a:	f241 1311 	movw	r3, #4369	; 0x1111
 800604e:	4013      	ands	r3, r2
 8006050:	2b00      	cmp	r3, #0
 8006052:	d10f      	bne.n	8006074 <HAL_TIM_PWM_Stop+0xa0>
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	6a1a      	ldr	r2, [r3, #32]
 800605a:	f240 4344 	movw	r3, #1092	; 0x444
 800605e:	4013      	ands	r3, r2
 8006060:	2b00      	cmp	r3, #0
 8006062:	d107      	bne.n	8006074 <HAL_TIM_PWM_Stop+0xa0>
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	681a      	ldr	r2, [r3, #0]
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	f022 0201 	bic.w	r2, r2, #1
 8006072:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8006074:	683b      	ldr	r3, [r7, #0]
 8006076:	2b00      	cmp	r3, #0
 8006078:	d104      	bne.n	8006084 <HAL_TIM_PWM_Stop+0xb0>
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	2201      	movs	r2, #1
 800607e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006082:	e023      	b.n	80060cc <HAL_TIM_PWM_Stop+0xf8>
 8006084:	683b      	ldr	r3, [r7, #0]
 8006086:	2b04      	cmp	r3, #4
 8006088:	d104      	bne.n	8006094 <HAL_TIM_PWM_Stop+0xc0>
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	2201      	movs	r2, #1
 800608e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006092:	e01b      	b.n	80060cc <HAL_TIM_PWM_Stop+0xf8>
 8006094:	683b      	ldr	r3, [r7, #0]
 8006096:	2b08      	cmp	r3, #8
 8006098:	d104      	bne.n	80060a4 <HAL_TIM_PWM_Stop+0xd0>
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	2201      	movs	r2, #1
 800609e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80060a2:	e013      	b.n	80060cc <HAL_TIM_PWM_Stop+0xf8>
 80060a4:	683b      	ldr	r3, [r7, #0]
 80060a6:	2b0c      	cmp	r3, #12
 80060a8:	d104      	bne.n	80060b4 <HAL_TIM_PWM_Stop+0xe0>
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	2201      	movs	r2, #1
 80060ae:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80060b2:	e00b      	b.n	80060cc <HAL_TIM_PWM_Stop+0xf8>
 80060b4:	683b      	ldr	r3, [r7, #0]
 80060b6:	2b10      	cmp	r3, #16
 80060b8:	d104      	bne.n	80060c4 <HAL_TIM_PWM_Stop+0xf0>
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	2201      	movs	r2, #1
 80060be:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80060c2:	e003      	b.n	80060cc <HAL_TIM_PWM_Stop+0xf8>
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	2201      	movs	r2, #1
 80060c8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Return function status */
  return HAL_OK;
 80060cc:	2300      	movs	r3, #0
}
 80060ce:	4618      	mov	r0, r3
 80060d0:	3708      	adds	r7, #8
 80060d2:	46bd      	mov	sp, r7
 80060d4:	bd80      	pop	{r7, pc}
 80060d6:	bf00      	nop
 80060d8:	40012c00 	.word	0x40012c00
 80060dc:	40014000 	.word	0x40014000
 80060e0:	40014400 	.word	0x40014400

080060e4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80060e4:	b580      	push	{r7, lr}
 80060e6:	b082      	sub	sp, #8
 80060e8:	af00      	add	r7, sp, #0
 80060ea:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	691b      	ldr	r3, [r3, #16]
 80060f2:	f003 0302 	and.w	r3, r3, #2
 80060f6:	2b02      	cmp	r3, #2
 80060f8:	d122      	bne.n	8006140 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	68db      	ldr	r3, [r3, #12]
 8006100:	f003 0302 	and.w	r3, r3, #2
 8006104:	2b02      	cmp	r3, #2
 8006106:	d11b      	bne.n	8006140 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	f06f 0202 	mvn.w	r2, #2
 8006110:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	2201      	movs	r2, #1
 8006116:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	699b      	ldr	r3, [r3, #24]
 800611e:	f003 0303 	and.w	r3, r3, #3
 8006122:	2b00      	cmp	r3, #0
 8006124:	d003      	beq.n	800612e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006126:	6878      	ldr	r0, [r7, #4]
 8006128:	f000 fabb 	bl	80066a2 <HAL_TIM_IC_CaptureCallback>
 800612c:	e005      	b.n	800613a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800612e:	6878      	ldr	r0, [r7, #4]
 8006130:	f000 faad 	bl	800668e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006134:	6878      	ldr	r0, [r7, #4]
 8006136:	f7fa fa49 	bl	80005cc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	2200      	movs	r2, #0
 800613e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	691b      	ldr	r3, [r3, #16]
 8006146:	f003 0304 	and.w	r3, r3, #4
 800614a:	2b04      	cmp	r3, #4
 800614c:	d122      	bne.n	8006194 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	68db      	ldr	r3, [r3, #12]
 8006154:	f003 0304 	and.w	r3, r3, #4
 8006158:	2b04      	cmp	r3, #4
 800615a:	d11b      	bne.n	8006194 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	f06f 0204 	mvn.w	r2, #4
 8006164:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	2202      	movs	r2, #2
 800616a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	699b      	ldr	r3, [r3, #24]
 8006172:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006176:	2b00      	cmp	r3, #0
 8006178:	d003      	beq.n	8006182 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800617a:	6878      	ldr	r0, [r7, #4]
 800617c:	f000 fa91 	bl	80066a2 <HAL_TIM_IC_CaptureCallback>
 8006180:	e005      	b.n	800618e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006182:	6878      	ldr	r0, [r7, #4]
 8006184:	f000 fa83 	bl	800668e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006188:	6878      	ldr	r0, [r7, #4]
 800618a:	f7fa fa1f 	bl	80005cc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	2200      	movs	r2, #0
 8006192:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	691b      	ldr	r3, [r3, #16]
 800619a:	f003 0308 	and.w	r3, r3, #8
 800619e:	2b08      	cmp	r3, #8
 80061a0:	d122      	bne.n	80061e8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	68db      	ldr	r3, [r3, #12]
 80061a8:	f003 0308 	and.w	r3, r3, #8
 80061ac:	2b08      	cmp	r3, #8
 80061ae:	d11b      	bne.n	80061e8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	f06f 0208 	mvn.w	r2, #8
 80061b8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	2204      	movs	r2, #4
 80061be:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	69db      	ldr	r3, [r3, #28]
 80061c6:	f003 0303 	and.w	r3, r3, #3
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	d003      	beq.n	80061d6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80061ce:	6878      	ldr	r0, [r7, #4]
 80061d0:	f000 fa67 	bl	80066a2 <HAL_TIM_IC_CaptureCallback>
 80061d4:	e005      	b.n	80061e2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80061d6:	6878      	ldr	r0, [r7, #4]
 80061d8:	f000 fa59 	bl	800668e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80061dc:	6878      	ldr	r0, [r7, #4]
 80061de:	f7fa f9f5 	bl	80005cc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	2200      	movs	r2, #0
 80061e6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	691b      	ldr	r3, [r3, #16]
 80061ee:	f003 0310 	and.w	r3, r3, #16
 80061f2:	2b10      	cmp	r3, #16
 80061f4:	d122      	bne.n	800623c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	68db      	ldr	r3, [r3, #12]
 80061fc:	f003 0310 	and.w	r3, r3, #16
 8006200:	2b10      	cmp	r3, #16
 8006202:	d11b      	bne.n	800623c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	f06f 0210 	mvn.w	r2, #16
 800620c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	2208      	movs	r2, #8
 8006212:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	69db      	ldr	r3, [r3, #28]
 800621a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800621e:	2b00      	cmp	r3, #0
 8006220:	d003      	beq.n	800622a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006222:	6878      	ldr	r0, [r7, #4]
 8006224:	f000 fa3d 	bl	80066a2 <HAL_TIM_IC_CaptureCallback>
 8006228:	e005      	b.n	8006236 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800622a:	6878      	ldr	r0, [r7, #4]
 800622c:	f000 fa2f 	bl	800668e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006230:	6878      	ldr	r0, [r7, #4]
 8006232:	f7fa f9cb 	bl	80005cc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	2200      	movs	r2, #0
 800623a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	691b      	ldr	r3, [r3, #16]
 8006242:	f003 0301 	and.w	r3, r3, #1
 8006246:	2b01      	cmp	r3, #1
 8006248:	d10e      	bne.n	8006268 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	68db      	ldr	r3, [r3, #12]
 8006250:	f003 0301 	and.w	r3, r3, #1
 8006254:	2b01      	cmp	r3, #1
 8006256:	d107      	bne.n	8006268 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	f06f 0201 	mvn.w	r2, #1
 8006260:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006262:	6878      	ldr	r0, [r7, #4]
 8006264:	f7fa f9c2 	bl	80005ec <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	691b      	ldr	r3, [r3, #16]
 800626e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006272:	2b80      	cmp	r3, #128	; 0x80
 8006274:	d10e      	bne.n	8006294 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	68db      	ldr	r3, [r3, #12]
 800627c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006280:	2b80      	cmp	r3, #128	; 0x80
 8006282:	d107      	bne.n	8006294 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800628c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800628e:	6878      	ldr	r0, [r7, #4]
 8006290:	f000 fedc 	bl	800704c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	691b      	ldr	r3, [r3, #16]
 800629a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800629e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80062a2:	d10e      	bne.n	80062c2 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	68db      	ldr	r3, [r3, #12]
 80062aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80062ae:	2b80      	cmp	r3, #128	; 0x80
 80062b0:	d107      	bne.n	80062c2 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80062ba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80062bc:	6878      	ldr	r0, [r7, #4]
 80062be:	f000 fecf 	bl	8007060 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	691b      	ldr	r3, [r3, #16]
 80062c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80062cc:	2b40      	cmp	r3, #64	; 0x40
 80062ce:	d10e      	bne.n	80062ee <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	68db      	ldr	r3, [r3, #12]
 80062d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80062da:	2b40      	cmp	r3, #64	; 0x40
 80062dc:	d107      	bne.n	80062ee <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80062e6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80062e8:	6878      	ldr	r0, [r7, #4]
 80062ea:	f000 f9e4 	bl	80066b6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	691b      	ldr	r3, [r3, #16]
 80062f4:	f003 0320 	and.w	r3, r3, #32
 80062f8:	2b20      	cmp	r3, #32
 80062fa:	d10e      	bne.n	800631a <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	68db      	ldr	r3, [r3, #12]
 8006302:	f003 0320 	and.w	r3, r3, #32
 8006306:	2b20      	cmp	r3, #32
 8006308:	d107      	bne.n	800631a <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	f06f 0220 	mvn.w	r2, #32
 8006312:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006314:	6878      	ldr	r0, [r7, #4]
 8006316:	f000 fe8f 	bl	8007038 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800631a:	bf00      	nop
 800631c:	3708      	adds	r7, #8
 800631e:	46bd      	mov	sp, r7
 8006320:	bd80      	pop	{r7, pc}
	...

08006324 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8006324:	b580      	push	{r7, lr}
 8006326:	b086      	sub	sp, #24
 8006328:	af00      	add	r7, sp, #0
 800632a:	60f8      	str	r0, [r7, #12]
 800632c:	60b9      	str	r1, [r7, #8]
 800632e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006330:	2300      	movs	r3, #0
 8006332:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800633a:	2b01      	cmp	r3, #1
 800633c:	d101      	bne.n	8006342 <HAL_TIM_OC_ConfigChannel+0x1e>
 800633e:	2302      	movs	r3, #2
 8006340:	e066      	b.n	8006410 <HAL_TIM_OC_ConfigChannel+0xec>
 8006342:	68fb      	ldr	r3, [r7, #12]
 8006344:	2201      	movs	r2, #1
 8006346:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	2b14      	cmp	r3, #20
 800634e:	d857      	bhi.n	8006400 <HAL_TIM_OC_ConfigChannel+0xdc>
 8006350:	a201      	add	r2, pc, #4	; (adr r2, 8006358 <HAL_TIM_OC_ConfigChannel+0x34>)
 8006352:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006356:	bf00      	nop
 8006358:	080063ad 	.word	0x080063ad
 800635c:	08006401 	.word	0x08006401
 8006360:	08006401 	.word	0x08006401
 8006364:	08006401 	.word	0x08006401
 8006368:	080063bb 	.word	0x080063bb
 800636c:	08006401 	.word	0x08006401
 8006370:	08006401 	.word	0x08006401
 8006374:	08006401 	.word	0x08006401
 8006378:	080063c9 	.word	0x080063c9
 800637c:	08006401 	.word	0x08006401
 8006380:	08006401 	.word	0x08006401
 8006384:	08006401 	.word	0x08006401
 8006388:	080063d7 	.word	0x080063d7
 800638c:	08006401 	.word	0x08006401
 8006390:	08006401 	.word	0x08006401
 8006394:	08006401 	.word	0x08006401
 8006398:	080063e5 	.word	0x080063e5
 800639c:	08006401 	.word	0x08006401
 80063a0:	08006401 	.word	0x08006401
 80063a4:	08006401 	.word	0x08006401
 80063a8:	080063f3 	.word	0x080063f3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	68b9      	ldr	r1, [r7, #8]
 80063b2:	4618      	mov	r0, r3
 80063b4:	f000 fabe 	bl	8006934 <TIM_OC1_SetConfig>
      break;
 80063b8:	e025      	b.n	8006406 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	68b9      	ldr	r1, [r7, #8]
 80063c0:	4618      	mov	r0, r3
 80063c2:	f000 fb33 	bl	8006a2c <TIM_OC2_SetConfig>
      break;
 80063c6:	e01e      	b.n	8006406 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	68b9      	ldr	r1, [r7, #8]
 80063ce:	4618      	mov	r0, r3
 80063d0:	f000 fba6 	bl	8006b20 <TIM_OC3_SetConfig>
      break;
 80063d4:	e017      	b.n	8006406 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	68b9      	ldr	r1, [r7, #8]
 80063dc:	4618      	mov	r0, r3
 80063de:	f000 fc17 	bl	8006c10 <TIM_OC4_SetConfig>
      break;
 80063e2:	e010      	b.n	8006406 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 5 in Output Compare */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	68b9      	ldr	r1, [r7, #8]
 80063ea:	4618      	mov	r0, r3
 80063ec:	f000 fc6e 	bl	8006ccc <TIM_OC5_SetConfig>
      break;
 80063f0:	e009      	b.n	8006406 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 6 in Output Compare */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	68b9      	ldr	r1, [r7, #8]
 80063f8:	4618      	mov	r0, r3
 80063fa:	f000 fcbf 	bl	8006d7c <TIM_OC6_SetConfig>
      break;
 80063fe:	e002      	b.n	8006406 <HAL_TIM_OC_ConfigChannel+0xe2>
    }

    default:
      status = HAL_ERROR;
 8006400:	2301      	movs	r3, #1
 8006402:	75fb      	strb	r3, [r7, #23]
      break;
 8006404:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006406:	68fb      	ldr	r3, [r7, #12]
 8006408:	2200      	movs	r2, #0
 800640a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800640e:	7dfb      	ldrb	r3, [r7, #23]
}
 8006410:	4618      	mov	r0, r3
 8006412:	3718      	adds	r7, #24
 8006414:	46bd      	mov	sp, r7
 8006416:	bd80      	pop	{r7, pc}

08006418 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006418:	b580      	push	{r7, lr}
 800641a:	b086      	sub	sp, #24
 800641c:	af00      	add	r7, sp, #0
 800641e:	60f8      	str	r0, [r7, #12]
 8006420:	60b9      	str	r1, [r7, #8]
 8006422:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006424:	2300      	movs	r3, #0
 8006426:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800642e:	2b01      	cmp	r3, #1
 8006430:	d101      	bne.n	8006436 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006432:	2302      	movs	r3, #2
 8006434:	e0ff      	b.n	8006636 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8006436:	68fb      	ldr	r3, [r7, #12]
 8006438:	2201      	movs	r2, #1
 800643a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	2b14      	cmp	r3, #20
 8006442:	f200 80f0 	bhi.w	8006626 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8006446:	a201      	add	r2, pc, #4	; (adr r2, 800644c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006448:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800644c:	080064a1 	.word	0x080064a1
 8006450:	08006627 	.word	0x08006627
 8006454:	08006627 	.word	0x08006627
 8006458:	08006627 	.word	0x08006627
 800645c:	080064e1 	.word	0x080064e1
 8006460:	08006627 	.word	0x08006627
 8006464:	08006627 	.word	0x08006627
 8006468:	08006627 	.word	0x08006627
 800646c:	08006523 	.word	0x08006523
 8006470:	08006627 	.word	0x08006627
 8006474:	08006627 	.word	0x08006627
 8006478:	08006627 	.word	0x08006627
 800647c:	08006563 	.word	0x08006563
 8006480:	08006627 	.word	0x08006627
 8006484:	08006627 	.word	0x08006627
 8006488:	08006627 	.word	0x08006627
 800648c:	080065a5 	.word	0x080065a5
 8006490:	08006627 	.word	0x08006627
 8006494:	08006627 	.word	0x08006627
 8006498:	08006627 	.word	0x08006627
 800649c:	080065e5 	.word	0x080065e5
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	68b9      	ldr	r1, [r7, #8]
 80064a6:	4618      	mov	r0, r3
 80064a8:	f000 fa44 	bl	8006934 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	699a      	ldr	r2, [r3, #24]
 80064b2:	68fb      	ldr	r3, [r7, #12]
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	f042 0208 	orr.w	r2, r2, #8
 80064ba:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	699a      	ldr	r2, [r3, #24]
 80064c2:	68fb      	ldr	r3, [r7, #12]
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	f022 0204 	bic.w	r2, r2, #4
 80064ca:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	6999      	ldr	r1, [r3, #24]
 80064d2:	68bb      	ldr	r3, [r7, #8]
 80064d4:	691a      	ldr	r2, [r3, #16]
 80064d6:	68fb      	ldr	r3, [r7, #12]
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	430a      	orrs	r2, r1
 80064dc:	619a      	str	r2, [r3, #24]
      break;
 80064de:	e0a5      	b.n	800662c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	68b9      	ldr	r1, [r7, #8]
 80064e6:	4618      	mov	r0, r3
 80064e8:	f000 faa0 	bl	8006a2c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	699a      	ldr	r2, [r3, #24]
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80064fa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	699a      	ldr	r2, [r3, #24]
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800650a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	6999      	ldr	r1, [r3, #24]
 8006512:	68bb      	ldr	r3, [r7, #8]
 8006514:	691b      	ldr	r3, [r3, #16]
 8006516:	021a      	lsls	r2, r3, #8
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	430a      	orrs	r2, r1
 800651e:	619a      	str	r2, [r3, #24]
      break;
 8006520:	e084      	b.n	800662c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	68b9      	ldr	r1, [r7, #8]
 8006528:	4618      	mov	r0, r3
 800652a:	f000 faf9 	bl	8006b20 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800652e:	68fb      	ldr	r3, [r7, #12]
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	69da      	ldr	r2, [r3, #28]
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	f042 0208 	orr.w	r2, r2, #8
 800653c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	69da      	ldr	r2, [r3, #28]
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	f022 0204 	bic.w	r2, r2, #4
 800654c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	69d9      	ldr	r1, [r3, #28]
 8006554:	68bb      	ldr	r3, [r7, #8]
 8006556:	691a      	ldr	r2, [r3, #16]
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	430a      	orrs	r2, r1
 800655e:	61da      	str	r2, [r3, #28]
      break;
 8006560:	e064      	b.n	800662c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	68b9      	ldr	r1, [r7, #8]
 8006568:	4618      	mov	r0, r3
 800656a:	f000 fb51 	bl	8006c10 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	69da      	ldr	r2, [r3, #28]
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800657c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	69da      	ldr	r2, [r3, #28]
 8006584:	68fb      	ldr	r3, [r7, #12]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800658c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	69d9      	ldr	r1, [r3, #28]
 8006594:	68bb      	ldr	r3, [r7, #8]
 8006596:	691b      	ldr	r3, [r3, #16]
 8006598:	021a      	lsls	r2, r3, #8
 800659a:	68fb      	ldr	r3, [r7, #12]
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	430a      	orrs	r2, r1
 80065a0:	61da      	str	r2, [r3, #28]
      break;
 80065a2:	e043      	b.n	800662c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	68b9      	ldr	r1, [r7, #8]
 80065aa:	4618      	mov	r0, r3
 80065ac:	f000 fb8e 	bl	8006ccc <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	f042 0208 	orr.w	r2, r2, #8
 80065be:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	f022 0204 	bic.w	r2, r2, #4
 80065ce:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80065d6:	68bb      	ldr	r3, [r7, #8]
 80065d8:	691a      	ldr	r2, [r3, #16]
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	430a      	orrs	r2, r1
 80065e0:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80065e2:	e023      	b.n	800662c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	68b9      	ldr	r1, [r7, #8]
 80065ea:	4618      	mov	r0, r3
 80065ec:	f000 fbc6 	bl	8006d7c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80065fe:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800660e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8006616:	68bb      	ldr	r3, [r7, #8]
 8006618:	691b      	ldr	r3, [r3, #16]
 800661a:	021a      	lsls	r2, r3, #8
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	430a      	orrs	r2, r1
 8006622:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8006624:	e002      	b.n	800662c <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8006626:	2301      	movs	r3, #1
 8006628:	75fb      	strb	r3, [r7, #23]
      break;
 800662a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	2200      	movs	r2, #0
 8006630:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006634:	7dfb      	ldrb	r3, [r7, #23]
}
 8006636:	4618      	mov	r0, r3
 8006638:	3718      	adds	r7, #24
 800663a:	46bd      	mov	sp, r7
 800663c:	bd80      	pop	{r7, pc}
 800663e:	bf00      	nop

08006640 <HAL_TIM_GenerateEvent>:
  *         only for timer instances supporting break input(s).
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_TIM_GenerateEvent(TIM_HandleTypeDef *htim, uint32_t EventSource)
{
 8006640:	b480      	push	{r7}
 8006642:	b083      	sub	sp, #12
 8006644:	af00      	add	r7, sp, #0
 8006646:	6078      	str	r0, [r7, #4]
 8006648:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_EVENT_SOURCE(EventSource));

  /* Process Locked */
  __HAL_LOCK(htim);
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006650:	2b01      	cmp	r3, #1
 8006652:	d101      	bne.n	8006658 <HAL_TIM_GenerateEvent+0x18>
 8006654:	2302      	movs	r3, #2
 8006656:	e014      	b.n	8006682 <HAL_TIM_GenerateEvent+0x42>
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	2201      	movs	r2, #1
 800665c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	2202      	movs	r2, #2
 8006664:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the event sources */
  htim->Instance->EGR = EventSource;
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	683a      	ldr	r2, [r7, #0]
 800666e:	615a      	str	r2, [r3, #20]

  /* Change the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	2201      	movs	r2, #1
 8006674:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	2200      	movs	r2, #0
 800667c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return HAL_OK;
 8006680:	2300      	movs	r3, #0
}
 8006682:	4618      	mov	r0, r3
 8006684:	370c      	adds	r7, #12
 8006686:	46bd      	mov	sp, r7
 8006688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800668c:	4770      	bx	lr

0800668e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800668e:	b480      	push	{r7}
 8006690:	b083      	sub	sp, #12
 8006692:	af00      	add	r7, sp, #0
 8006694:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006696:	bf00      	nop
 8006698:	370c      	adds	r7, #12
 800669a:	46bd      	mov	sp, r7
 800669c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066a0:	4770      	bx	lr

080066a2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80066a2:	b480      	push	{r7}
 80066a4:	b083      	sub	sp, #12
 80066a6:	af00      	add	r7, sp, #0
 80066a8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80066aa:	bf00      	nop
 80066ac:	370c      	adds	r7, #12
 80066ae:	46bd      	mov	sp, r7
 80066b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066b4:	4770      	bx	lr

080066b6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80066b6:	b480      	push	{r7}
 80066b8:	b083      	sub	sp, #12
 80066ba:	af00      	add	r7, sp, #0
 80066bc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80066be:	bf00      	nop
 80066c0:	370c      	adds	r7, #12
 80066c2:	46bd      	mov	sp, r7
 80066c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066c8:	4770      	bx	lr

080066ca <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 80066ca:	b580      	push	{r7, lr}
 80066cc:	b084      	sub	sp, #16
 80066ce:	af00      	add	r7, sp, #0
 80066d0:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80066d6:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066dc:	687a      	ldr	r2, [r7, #4]
 80066de:	429a      	cmp	r2, r3
 80066e0:	d107      	bne.n	80066f2 <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	2201      	movs	r2, #1
 80066e6:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	2201      	movs	r2, #1
 80066ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80066f0:	e02a      	b.n	8006748 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 80066f2:	68fb      	ldr	r3, [r7, #12]
 80066f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80066f6:	687a      	ldr	r2, [r7, #4]
 80066f8:	429a      	cmp	r2, r3
 80066fa:	d107      	bne.n	800670c <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	2202      	movs	r2, #2
 8006700:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006702:	68fb      	ldr	r3, [r7, #12]
 8006704:	2201      	movs	r2, #1
 8006706:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800670a:	e01d      	b.n	8006748 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006710:	687a      	ldr	r2, [r7, #4]
 8006712:	429a      	cmp	r2, r3
 8006714:	d107      	bne.n	8006726 <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006716:	68fb      	ldr	r3, [r7, #12]
 8006718:	2204      	movs	r2, #4
 800671a:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	2201      	movs	r2, #1
 8006720:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006724:	e010      	b.n	8006748 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8006726:	68fb      	ldr	r3, [r7, #12]
 8006728:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800672a:	687a      	ldr	r2, [r7, #4]
 800672c:	429a      	cmp	r2, r3
 800672e:	d107      	bne.n	8006740 <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006730:	68fb      	ldr	r3, [r7, #12]
 8006732:	2208      	movs	r2, #8
 8006734:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8006736:	68fb      	ldr	r3, [r7, #12]
 8006738:	2201      	movs	r2, #1
 800673a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800673e:	e003      	b.n	8006748 <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	2201      	movs	r2, #1
 8006744:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 8006748:	68f8      	ldr	r0, [r7, #12]
 800674a:	f7f9 ff21 	bl	8000590 <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800674e:	68fb      	ldr	r3, [r7, #12]
 8006750:	2200      	movs	r2, #0
 8006752:	771a      	strb	r2, [r3, #28]
}
 8006754:	bf00      	nop
 8006756:	3710      	adds	r7, #16
 8006758:	46bd      	mov	sp, r7
 800675a:	bd80      	pop	{r7, pc}

0800675c <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 800675c:	b580      	push	{r7, lr}
 800675e:	b084      	sub	sp, #16
 8006760:	af00      	add	r7, sp, #0
 8006762:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006768:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800676a:	68fb      	ldr	r3, [r7, #12]
 800676c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800676e:	687a      	ldr	r2, [r7, #4]
 8006770:	429a      	cmp	r2, r3
 8006772:	d10b      	bne.n	800678c <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	2201      	movs	r2, #1
 8006778:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	69db      	ldr	r3, [r3, #28]
 800677e:	2b00      	cmp	r3, #0
 8006780:	d136      	bne.n	80067f0 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	2201      	movs	r2, #1
 8006786:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800678a:	e031      	b.n	80067f0 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800678c:	68fb      	ldr	r3, [r7, #12]
 800678e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006790:	687a      	ldr	r2, [r7, #4]
 8006792:	429a      	cmp	r2, r3
 8006794:	d10b      	bne.n	80067ae <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	2202      	movs	r2, #2
 800679a:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	69db      	ldr	r3, [r3, #28]
 80067a0:	2b00      	cmp	r3, #0
 80067a2:	d125      	bne.n	80067f0 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	2201      	movs	r2, #1
 80067a8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80067ac:	e020      	b.n	80067f0 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 80067ae:	68fb      	ldr	r3, [r7, #12]
 80067b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80067b2:	687a      	ldr	r2, [r7, #4]
 80067b4:	429a      	cmp	r2, r3
 80067b6:	d10b      	bne.n	80067d0 <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	2204      	movs	r2, #4
 80067bc:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	69db      	ldr	r3, [r3, #28]
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	d114      	bne.n	80067f0 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	2201      	movs	r2, #1
 80067ca:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80067ce:	e00f      	b.n	80067f0 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80067d4:	687a      	ldr	r2, [r7, #4]
 80067d6:	429a      	cmp	r2, r3
 80067d8:	d10a      	bne.n	80067f0 <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80067da:	68fb      	ldr	r3, [r7, #12]
 80067dc:	2208      	movs	r2, #8
 80067de:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	69db      	ldr	r3, [r3, #28]
 80067e4:	2b00      	cmp	r3, #0
 80067e6:	d103      	bne.n	80067f0 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 80067e8:	68fb      	ldr	r3, [r7, #12]
 80067ea:	2201      	movs	r2, #1
 80067ec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 80067f0:	68f8      	ldr	r0, [r7, #12]
 80067f2:	f7f9 feeb 	bl	80005cc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80067f6:	68fb      	ldr	r3, [r7, #12]
 80067f8:	2200      	movs	r2, #0
 80067fa:	771a      	strb	r2, [r3, #28]
}
 80067fc:	bf00      	nop
 80067fe:	3710      	adds	r7, #16
 8006800:	46bd      	mov	sp, r7
 8006802:	bd80      	pop	{r7, pc}

08006804 <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006804:	b580      	push	{r7, lr}
 8006806:	b084      	sub	sp, #16
 8006808:	af00      	add	r7, sp, #0
 800680a:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006810:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8006812:	68fb      	ldr	r3, [r7, #12]
 8006814:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006816:	687a      	ldr	r2, [r7, #4]
 8006818:	429a      	cmp	r2, r3
 800681a:	d103      	bne.n	8006824 <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	2201      	movs	r2, #1
 8006820:	771a      	strb	r2, [r3, #28]
 8006822:	e019      	b.n	8006858 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8006824:	68fb      	ldr	r3, [r7, #12]
 8006826:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006828:	687a      	ldr	r2, [r7, #4]
 800682a:	429a      	cmp	r2, r3
 800682c:	d103      	bne.n	8006836 <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800682e:	68fb      	ldr	r3, [r7, #12]
 8006830:	2202      	movs	r2, #2
 8006832:	771a      	strb	r2, [r3, #28]
 8006834:	e010      	b.n	8006858 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800683a:	687a      	ldr	r2, [r7, #4]
 800683c:	429a      	cmp	r2, r3
 800683e:	d103      	bne.n	8006848 <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	2204      	movs	r2, #4
 8006844:	771a      	strb	r2, [r3, #28]
 8006846:	e007      	b.n	8006858 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800684c:	687a      	ldr	r2, [r7, #4]
 800684e:	429a      	cmp	r2, r3
 8006850:	d102      	bne.n	8006858 <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	2208      	movs	r2, #8
 8006856:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 8006858:	68f8      	ldr	r0, [r7, #12]
 800685a:	f7f9 fea9 	bl	80005b0 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800685e:	68fb      	ldr	r3, [r7, #12]
 8006860:	2200      	movs	r2, #0
 8006862:	771a      	strb	r2, [r3, #28]
}
 8006864:	bf00      	nop
 8006866:	3710      	adds	r7, #16
 8006868:	46bd      	mov	sp, r7
 800686a:	bd80      	pop	{r7, pc}

0800686c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800686c:	b480      	push	{r7}
 800686e:	b085      	sub	sp, #20
 8006870:	af00      	add	r7, sp, #0
 8006872:	6078      	str	r0, [r7, #4]
 8006874:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	4a2a      	ldr	r2, [pc, #168]	; (8006928 <TIM_Base_SetConfig+0xbc>)
 8006880:	4293      	cmp	r3, r2
 8006882:	d003      	beq.n	800688c <TIM_Base_SetConfig+0x20>
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800688a:	d108      	bne.n	800689e <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006892:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006894:	683b      	ldr	r3, [r7, #0]
 8006896:	685b      	ldr	r3, [r3, #4]
 8006898:	68fa      	ldr	r2, [r7, #12]
 800689a:	4313      	orrs	r3, r2
 800689c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	4a21      	ldr	r2, [pc, #132]	; (8006928 <TIM_Base_SetConfig+0xbc>)
 80068a2:	4293      	cmp	r3, r2
 80068a4:	d00b      	beq.n	80068be <TIM_Base_SetConfig+0x52>
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80068ac:	d007      	beq.n	80068be <TIM_Base_SetConfig+0x52>
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	4a1e      	ldr	r2, [pc, #120]	; (800692c <TIM_Base_SetConfig+0xc0>)
 80068b2:	4293      	cmp	r3, r2
 80068b4:	d003      	beq.n	80068be <TIM_Base_SetConfig+0x52>
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	4a1d      	ldr	r2, [pc, #116]	; (8006930 <TIM_Base_SetConfig+0xc4>)
 80068ba:	4293      	cmp	r3, r2
 80068bc:	d108      	bne.n	80068d0 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80068be:	68fb      	ldr	r3, [r7, #12]
 80068c0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80068c4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80068c6:	683b      	ldr	r3, [r7, #0]
 80068c8:	68db      	ldr	r3, [r3, #12]
 80068ca:	68fa      	ldr	r2, [r7, #12]
 80068cc:	4313      	orrs	r3, r2
 80068ce:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80068d6:	683b      	ldr	r3, [r7, #0]
 80068d8:	695b      	ldr	r3, [r3, #20]
 80068da:	4313      	orrs	r3, r2
 80068dc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	68fa      	ldr	r2, [r7, #12]
 80068e2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80068e4:	683b      	ldr	r3, [r7, #0]
 80068e6:	689a      	ldr	r2, [r3, #8]
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80068ec:	683b      	ldr	r3, [r7, #0]
 80068ee:	681a      	ldr	r2, [r3, #0]
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	4a0c      	ldr	r2, [pc, #48]	; (8006928 <TIM_Base_SetConfig+0xbc>)
 80068f8:	4293      	cmp	r3, r2
 80068fa:	d007      	beq.n	800690c <TIM_Base_SetConfig+0xa0>
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	4a0b      	ldr	r2, [pc, #44]	; (800692c <TIM_Base_SetConfig+0xc0>)
 8006900:	4293      	cmp	r3, r2
 8006902:	d003      	beq.n	800690c <TIM_Base_SetConfig+0xa0>
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	4a0a      	ldr	r2, [pc, #40]	; (8006930 <TIM_Base_SetConfig+0xc4>)
 8006908:	4293      	cmp	r3, r2
 800690a:	d103      	bne.n	8006914 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800690c:	683b      	ldr	r3, [r7, #0]
 800690e:	691a      	ldr	r2, [r3, #16]
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	2201      	movs	r2, #1
 8006918:	615a      	str	r2, [r3, #20]
}
 800691a:	bf00      	nop
 800691c:	3714      	adds	r7, #20
 800691e:	46bd      	mov	sp, r7
 8006920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006924:	4770      	bx	lr
 8006926:	bf00      	nop
 8006928:	40012c00 	.word	0x40012c00
 800692c:	40014000 	.word	0x40014000
 8006930:	40014400 	.word	0x40014400

08006934 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006934:	b480      	push	{r7}
 8006936:	b087      	sub	sp, #28
 8006938:	af00      	add	r7, sp, #0
 800693a:	6078      	str	r0, [r7, #4]
 800693c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	6a1b      	ldr	r3, [r3, #32]
 8006942:	f023 0201 	bic.w	r2, r3, #1
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	6a1b      	ldr	r3, [r3, #32]
 800694e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	685b      	ldr	r3, [r3, #4]
 8006954:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	699b      	ldr	r3, [r3, #24]
 800695a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800695c:	68fb      	ldr	r3, [r7, #12]
 800695e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006962:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006966:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	f023 0303 	bic.w	r3, r3, #3
 800696e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006970:	683b      	ldr	r3, [r7, #0]
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	68fa      	ldr	r2, [r7, #12]
 8006976:	4313      	orrs	r3, r2
 8006978:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800697a:	697b      	ldr	r3, [r7, #20]
 800697c:	f023 0302 	bic.w	r3, r3, #2
 8006980:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006982:	683b      	ldr	r3, [r7, #0]
 8006984:	689b      	ldr	r3, [r3, #8]
 8006986:	697a      	ldr	r2, [r7, #20]
 8006988:	4313      	orrs	r3, r2
 800698a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	4a24      	ldr	r2, [pc, #144]	; (8006a20 <TIM_OC1_SetConfig+0xec>)
 8006990:	4293      	cmp	r3, r2
 8006992:	d007      	beq.n	80069a4 <TIM_OC1_SetConfig+0x70>
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	4a23      	ldr	r2, [pc, #140]	; (8006a24 <TIM_OC1_SetConfig+0xf0>)
 8006998:	4293      	cmp	r3, r2
 800699a:	d003      	beq.n	80069a4 <TIM_OC1_SetConfig+0x70>
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	4a22      	ldr	r2, [pc, #136]	; (8006a28 <TIM_OC1_SetConfig+0xf4>)
 80069a0:	4293      	cmp	r3, r2
 80069a2:	d10c      	bne.n	80069be <TIM_OC1_SetConfig+0x8a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80069a4:	697b      	ldr	r3, [r7, #20]
 80069a6:	f023 0308 	bic.w	r3, r3, #8
 80069aa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80069ac:	683b      	ldr	r3, [r7, #0]
 80069ae:	68db      	ldr	r3, [r3, #12]
 80069b0:	697a      	ldr	r2, [r7, #20]
 80069b2:	4313      	orrs	r3, r2
 80069b4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80069b6:	697b      	ldr	r3, [r7, #20]
 80069b8:	f023 0304 	bic.w	r3, r3, #4
 80069bc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	4a17      	ldr	r2, [pc, #92]	; (8006a20 <TIM_OC1_SetConfig+0xec>)
 80069c2:	4293      	cmp	r3, r2
 80069c4:	d007      	beq.n	80069d6 <TIM_OC1_SetConfig+0xa2>
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	4a16      	ldr	r2, [pc, #88]	; (8006a24 <TIM_OC1_SetConfig+0xf0>)
 80069ca:	4293      	cmp	r3, r2
 80069cc:	d003      	beq.n	80069d6 <TIM_OC1_SetConfig+0xa2>
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	4a15      	ldr	r2, [pc, #84]	; (8006a28 <TIM_OC1_SetConfig+0xf4>)
 80069d2:	4293      	cmp	r3, r2
 80069d4:	d111      	bne.n	80069fa <TIM_OC1_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80069d6:	693b      	ldr	r3, [r7, #16]
 80069d8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80069dc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80069de:	693b      	ldr	r3, [r7, #16]
 80069e0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80069e4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80069e6:	683b      	ldr	r3, [r7, #0]
 80069e8:	695b      	ldr	r3, [r3, #20]
 80069ea:	693a      	ldr	r2, [r7, #16]
 80069ec:	4313      	orrs	r3, r2
 80069ee:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80069f0:	683b      	ldr	r3, [r7, #0]
 80069f2:	699b      	ldr	r3, [r3, #24]
 80069f4:	693a      	ldr	r2, [r7, #16]
 80069f6:	4313      	orrs	r3, r2
 80069f8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	693a      	ldr	r2, [r7, #16]
 80069fe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	68fa      	ldr	r2, [r7, #12]
 8006a04:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006a06:	683b      	ldr	r3, [r7, #0]
 8006a08:	685a      	ldr	r2, [r3, #4]
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	697a      	ldr	r2, [r7, #20]
 8006a12:	621a      	str	r2, [r3, #32]
}
 8006a14:	bf00      	nop
 8006a16:	371c      	adds	r7, #28
 8006a18:	46bd      	mov	sp, r7
 8006a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a1e:	4770      	bx	lr
 8006a20:	40012c00 	.word	0x40012c00
 8006a24:	40014000 	.word	0x40014000
 8006a28:	40014400 	.word	0x40014400

08006a2c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006a2c:	b480      	push	{r7}
 8006a2e:	b087      	sub	sp, #28
 8006a30:	af00      	add	r7, sp, #0
 8006a32:	6078      	str	r0, [r7, #4]
 8006a34:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	6a1b      	ldr	r3, [r3, #32]
 8006a3a:	f023 0210 	bic.w	r2, r3, #16
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	6a1b      	ldr	r3, [r3, #32]
 8006a46:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	685b      	ldr	r3, [r3, #4]
 8006a4c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	699b      	ldr	r3, [r3, #24]
 8006a52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006a54:	68fb      	ldr	r3, [r7, #12]
 8006a56:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006a5a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006a5e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006a60:	68fb      	ldr	r3, [r7, #12]
 8006a62:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006a66:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006a68:	683b      	ldr	r3, [r7, #0]
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	021b      	lsls	r3, r3, #8
 8006a6e:	68fa      	ldr	r2, [r7, #12]
 8006a70:	4313      	orrs	r3, r2
 8006a72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006a74:	697b      	ldr	r3, [r7, #20]
 8006a76:	f023 0320 	bic.w	r3, r3, #32
 8006a7a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006a7c:	683b      	ldr	r3, [r7, #0]
 8006a7e:	689b      	ldr	r3, [r3, #8]
 8006a80:	011b      	lsls	r3, r3, #4
 8006a82:	697a      	ldr	r2, [r7, #20]
 8006a84:	4313      	orrs	r3, r2
 8006a86:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	4a22      	ldr	r2, [pc, #136]	; (8006b14 <TIM_OC2_SetConfig+0xe8>)
 8006a8c:	4293      	cmp	r3, r2
 8006a8e:	d10d      	bne.n	8006aac <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006a90:	697b      	ldr	r3, [r7, #20]
 8006a92:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006a96:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006a98:	683b      	ldr	r3, [r7, #0]
 8006a9a:	68db      	ldr	r3, [r3, #12]
 8006a9c:	011b      	lsls	r3, r3, #4
 8006a9e:	697a      	ldr	r2, [r7, #20]
 8006aa0:	4313      	orrs	r3, r2
 8006aa2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006aa4:	697b      	ldr	r3, [r7, #20]
 8006aa6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006aaa:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	4a19      	ldr	r2, [pc, #100]	; (8006b14 <TIM_OC2_SetConfig+0xe8>)
 8006ab0:	4293      	cmp	r3, r2
 8006ab2:	d007      	beq.n	8006ac4 <TIM_OC2_SetConfig+0x98>
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	4a18      	ldr	r2, [pc, #96]	; (8006b18 <TIM_OC2_SetConfig+0xec>)
 8006ab8:	4293      	cmp	r3, r2
 8006aba:	d003      	beq.n	8006ac4 <TIM_OC2_SetConfig+0x98>
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	4a17      	ldr	r2, [pc, #92]	; (8006b1c <TIM_OC2_SetConfig+0xf0>)
 8006ac0:	4293      	cmp	r3, r2
 8006ac2:	d113      	bne.n	8006aec <TIM_OC2_SetConfig+0xc0>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006ac4:	693b      	ldr	r3, [r7, #16]
 8006ac6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006aca:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006acc:	693b      	ldr	r3, [r7, #16]
 8006ace:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006ad2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006ad4:	683b      	ldr	r3, [r7, #0]
 8006ad6:	695b      	ldr	r3, [r3, #20]
 8006ad8:	009b      	lsls	r3, r3, #2
 8006ada:	693a      	ldr	r2, [r7, #16]
 8006adc:	4313      	orrs	r3, r2
 8006ade:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006ae0:	683b      	ldr	r3, [r7, #0]
 8006ae2:	699b      	ldr	r3, [r3, #24]
 8006ae4:	009b      	lsls	r3, r3, #2
 8006ae6:	693a      	ldr	r2, [r7, #16]
 8006ae8:	4313      	orrs	r3, r2
 8006aea:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	693a      	ldr	r2, [r7, #16]
 8006af0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	68fa      	ldr	r2, [r7, #12]
 8006af6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006af8:	683b      	ldr	r3, [r7, #0]
 8006afa:	685a      	ldr	r2, [r3, #4]
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	697a      	ldr	r2, [r7, #20]
 8006b04:	621a      	str	r2, [r3, #32]
}
 8006b06:	bf00      	nop
 8006b08:	371c      	adds	r7, #28
 8006b0a:	46bd      	mov	sp, r7
 8006b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b10:	4770      	bx	lr
 8006b12:	bf00      	nop
 8006b14:	40012c00 	.word	0x40012c00
 8006b18:	40014000 	.word	0x40014000
 8006b1c:	40014400 	.word	0x40014400

08006b20 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006b20:	b480      	push	{r7}
 8006b22:	b087      	sub	sp, #28
 8006b24:	af00      	add	r7, sp, #0
 8006b26:	6078      	str	r0, [r7, #4]
 8006b28:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	6a1b      	ldr	r3, [r3, #32]
 8006b2e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	6a1b      	ldr	r3, [r3, #32]
 8006b3a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	685b      	ldr	r3, [r3, #4]
 8006b40:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	69db      	ldr	r3, [r3, #28]
 8006b46:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006b4e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006b52:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006b54:	68fb      	ldr	r3, [r7, #12]
 8006b56:	f023 0303 	bic.w	r3, r3, #3
 8006b5a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006b5c:	683b      	ldr	r3, [r7, #0]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	68fa      	ldr	r2, [r7, #12]
 8006b62:	4313      	orrs	r3, r2
 8006b64:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006b66:	697b      	ldr	r3, [r7, #20]
 8006b68:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006b6c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006b6e:	683b      	ldr	r3, [r7, #0]
 8006b70:	689b      	ldr	r3, [r3, #8]
 8006b72:	021b      	lsls	r3, r3, #8
 8006b74:	697a      	ldr	r2, [r7, #20]
 8006b76:	4313      	orrs	r3, r2
 8006b78:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	4a21      	ldr	r2, [pc, #132]	; (8006c04 <TIM_OC3_SetConfig+0xe4>)
 8006b7e:	4293      	cmp	r3, r2
 8006b80:	d10d      	bne.n	8006b9e <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006b82:	697b      	ldr	r3, [r7, #20]
 8006b84:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006b88:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006b8a:	683b      	ldr	r3, [r7, #0]
 8006b8c:	68db      	ldr	r3, [r3, #12]
 8006b8e:	021b      	lsls	r3, r3, #8
 8006b90:	697a      	ldr	r2, [r7, #20]
 8006b92:	4313      	orrs	r3, r2
 8006b94:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006b96:	697b      	ldr	r3, [r7, #20]
 8006b98:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006b9c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	4a18      	ldr	r2, [pc, #96]	; (8006c04 <TIM_OC3_SetConfig+0xe4>)
 8006ba2:	4293      	cmp	r3, r2
 8006ba4:	d007      	beq.n	8006bb6 <TIM_OC3_SetConfig+0x96>
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	4a17      	ldr	r2, [pc, #92]	; (8006c08 <TIM_OC3_SetConfig+0xe8>)
 8006baa:	4293      	cmp	r3, r2
 8006bac:	d003      	beq.n	8006bb6 <TIM_OC3_SetConfig+0x96>
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	4a16      	ldr	r2, [pc, #88]	; (8006c0c <TIM_OC3_SetConfig+0xec>)
 8006bb2:	4293      	cmp	r3, r2
 8006bb4:	d113      	bne.n	8006bde <TIM_OC3_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006bb6:	693b      	ldr	r3, [r7, #16]
 8006bb8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006bbc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006bbe:	693b      	ldr	r3, [r7, #16]
 8006bc0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006bc4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006bc6:	683b      	ldr	r3, [r7, #0]
 8006bc8:	695b      	ldr	r3, [r3, #20]
 8006bca:	011b      	lsls	r3, r3, #4
 8006bcc:	693a      	ldr	r2, [r7, #16]
 8006bce:	4313      	orrs	r3, r2
 8006bd0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006bd2:	683b      	ldr	r3, [r7, #0]
 8006bd4:	699b      	ldr	r3, [r3, #24]
 8006bd6:	011b      	lsls	r3, r3, #4
 8006bd8:	693a      	ldr	r2, [r7, #16]
 8006bda:	4313      	orrs	r3, r2
 8006bdc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	693a      	ldr	r2, [r7, #16]
 8006be2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	68fa      	ldr	r2, [r7, #12]
 8006be8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006bea:	683b      	ldr	r3, [r7, #0]
 8006bec:	685a      	ldr	r2, [r3, #4]
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	697a      	ldr	r2, [r7, #20]
 8006bf6:	621a      	str	r2, [r3, #32]
}
 8006bf8:	bf00      	nop
 8006bfa:	371c      	adds	r7, #28
 8006bfc:	46bd      	mov	sp, r7
 8006bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c02:	4770      	bx	lr
 8006c04:	40012c00 	.word	0x40012c00
 8006c08:	40014000 	.word	0x40014000
 8006c0c:	40014400 	.word	0x40014400

08006c10 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006c10:	b480      	push	{r7}
 8006c12:	b087      	sub	sp, #28
 8006c14:	af00      	add	r7, sp, #0
 8006c16:	6078      	str	r0, [r7, #4]
 8006c18:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	6a1b      	ldr	r3, [r3, #32]
 8006c1e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	6a1b      	ldr	r3, [r3, #32]
 8006c2a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	685b      	ldr	r3, [r3, #4]
 8006c30:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	69db      	ldr	r3, [r3, #28]
 8006c36:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006c38:	68fb      	ldr	r3, [r7, #12]
 8006c3a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006c3e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006c42:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006c4a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006c4c:	683b      	ldr	r3, [r7, #0]
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	021b      	lsls	r3, r3, #8
 8006c52:	68fa      	ldr	r2, [r7, #12]
 8006c54:	4313      	orrs	r3, r2
 8006c56:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006c58:	693b      	ldr	r3, [r7, #16]
 8006c5a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006c5e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006c60:	683b      	ldr	r3, [r7, #0]
 8006c62:	689b      	ldr	r3, [r3, #8]
 8006c64:	031b      	lsls	r3, r3, #12
 8006c66:	693a      	ldr	r2, [r7, #16]
 8006c68:	4313      	orrs	r3, r2
 8006c6a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	4a14      	ldr	r2, [pc, #80]	; (8006cc0 <TIM_OC4_SetConfig+0xb0>)
 8006c70:	4293      	cmp	r3, r2
 8006c72:	d007      	beq.n	8006c84 <TIM_OC4_SetConfig+0x74>
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	4a13      	ldr	r2, [pc, #76]	; (8006cc4 <TIM_OC4_SetConfig+0xb4>)
 8006c78:	4293      	cmp	r3, r2
 8006c7a:	d003      	beq.n	8006c84 <TIM_OC4_SetConfig+0x74>
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	4a12      	ldr	r2, [pc, #72]	; (8006cc8 <TIM_OC4_SetConfig+0xb8>)
 8006c80:	4293      	cmp	r3, r2
 8006c82:	d109      	bne.n	8006c98 <TIM_OC4_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006c84:	697b      	ldr	r3, [r7, #20]
 8006c86:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006c8a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006c8c:	683b      	ldr	r3, [r7, #0]
 8006c8e:	695b      	ldr	r3, [r3, #20]
 8006c90:	019b      	lsls	r3, r3, #6
 8006c92:	697a      	ldr	r2, [r7, #20]
 8006c94:	4313      	orrs	r3, r2
 8006c96:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	697a      	ldr	r2, [r7, #20]
 8006c9c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	68fa      	ldr	r2, [r7, #12]
 8006ca2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006ca4:	683b      	ldr	r3, [r7, #0]
 8006ca6:	685a      	ldr	r2, [r3, #4]
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	693a      	ldr	r2, [r7, #16]
 8006cb0:	621a      	str	r2, [r3, #32]
}
 8006cb2:	bf00      	nop
 8006cb4:	371c      	adds	r7, #28
 8006cb6:	46bd      	mov	sp, r7
 8006cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cbc:	4770      	bx	lr
 8006cbe:	bf00      	nop
 8006cc0:	40012c00 	.word	0x40012c00
 8006cc4:	40014000 	.word	0x40014000
 8006cc8:	40014400 	.word	0x40014400

08006ccc <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006ccc:	b480      	push	{r7}
 8006cce:	b087      	sub	sp, #28
 8006cd0:	af00      	add	r7, sp, #0
 8006cd2:	6078      	str	r0, [r7, #4]
 8006cd4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	6a1b      	ldr	r3, [r3, #32]
 8006cda:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	6a1b      	ldr	r3, [r3, #32]
 8006ce6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	685b      	ldr	r3, [r3, #4]
 8006cec:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006cf2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006cfa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006cfe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006d00:	683b      	ldr	r3, [r7, #0]
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	68fa      	ldr	r2, [r7, #12]
 8006d06:	4313      	orrs	r3, r2
 8006d08:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8006d0a:	693b      	ldr	r3, [r7, #16]
 8006d0c:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8006d10:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8006d12:	683b      	ldr	r3, [r7, #0]
 8006d14:	689b      	ldr	r3, [r3, #8]
 8006d16:	041b      	lsls	r3, r3, #16
 8006d18:	693a      	ldr	r2, [r7, #16]
 8006d1a:	4313      	orrs	r3, r2
 8006d1c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	4a13      	ldr	r2, [pc, #76]	; (8006d70 <TIM_OC5_SetConfig+0xa4>)
 8006d22:	4293      	cmp	r3, r2
 8006d24:	d007      	beq.n	8006d36 <TIM_OC5_SetConfig+0x6a>
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	4a12      	ldr	r2, [pc, #72]	; (8006d74 <TIM_OC5_SetConfig+0xa8>)
 8006d2a:	4293      	cmp	r3, r2
 8006d2c:	d003      	beq.n	8006d36 <TIM_OC5_SetConfig+0x6a>
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	4a11      	ldr	r2, [pc, #68]	; (8006d78 <TIM_OC5_SetConfig+0xac>)
 8006d32:	4293      	cmp	r3, r2
 8006d34:	d109      	bne.n	8006d4a <TIM_OC5_SetConfig+0x7e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8006d36:	697b      	ldr	r3, [r7, #20]
 8006d38:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006d3c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006d3e:	683b      	ldr	r3, [r7, #0]
 8006d40:	695b      	ldr	r3, [r3, #20]
 8006d42:	021b      	lsls	r3, r3, #8
 8006d44:	697a      	ldr	r2, [r7, #20]
 8006d46:	4313      	orrs	r3, r2
 8006d48:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	697a      	ldr	r2, [r7, #20]
 8006d4e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	68fa      	ldr	r2, [r7, #12]
 8006d54:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8006d56:	683b      	ldr	r3, [r7, #0]
 8006d58:	685a      	ldr	r2, [r3, #4]
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	693a      	ldr	r2, [r7, #16]
 8006d62:	621a      	str	r2, [r3, #32]
}
 8006d64:	bf00      	nop
 8006d66:	371c      	adds	r7, #28
 8006d68:	46bd      	mov	sp, r7
 8006d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d6e:	4770      	bx	lr
 8006d70:	40012c00 	.word	0x40012c00
 8006d74:	40014000 	.word	0x40014000
 8006d78:	40014400 	.word	0x40014400

08006d7c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006d7c:	b480      	push	{r7}
 8006d7e:	b087      	sub	sp, #28
 8006d80:	af00      	add	r7, sp, #0
 8006d82:	6078      	str	r0, [r7, #4]
 8006d84:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	6a1b      	ldr	r3, [r3, #32]
 8006d8a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	6a1b      	ldr	r3, [r3, #32]
 8006d96:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	685b      	ldr	r3, [r3, #4]
 8006d9c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006da2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006da4:	68fb      	ldr	r3, [r7, #12]
 8006da6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006daa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006dae:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006db0:	683b      	ldr	r3, [r7, #0]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	021b      	lsls	r3, r3, #8
 8006db6:	68fa      	ldr	r2, [r7, #12]
 8006db8:	4313      	orrs	r3, r2
 8006dba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006dbc:	693b      	ldr	r3, [r7, #16]
 8006dbe:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8006dc2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006dc4:	683b      	ldr	r3, [r7, #0]
 8006dc6:	689b      	ldr	r3, [r3, #8]
 8006dc8:	051b      	lsls	r3, r3, #20
 8006dca:	693a      	ldr	r2, [r7, #16]
 8006dcc:	4313      	orrs	r3, r2
 8006dce:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	4a14      	ldr	r2, [pc, #80]	; (8006e24 <TIM_OC6_SetConfig+0xa8>)
 8006dd4:	4293      	cmp	r3, r2
 8006dd6:	d007      	beq.n	8006de8 <TIM_OC6_SetConfig+0x6c>
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	4a13      	ldr	r2, [pc, #76]	; (8006e28 <TIM_OC6_SetConfig+0xac>)
 8006ddc:	4293      	cmp	r3, r2
 8006dde:	d003      	beq.n	8006de8 <TIM_OC6_SetConfig+0x6c>
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	4a12      	ldr	r2, [pc, #72]	; (8006e2c <TIM_OC6_SetConfig+0xb0>)
 8006de4:	4293      	cmp	r3, r2
 8006de6:	d109      	bne.n	8006dfc <TIM_OC6_SetConfig+0x80>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006de8:	697b      	ldr	r3, [r7, #20]
 8006dea:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006dee:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006df0:	683b      	ldr	r3, [r7, #0]
 8006df2:	695b      	ldr	r3, [r3, #20]
 8006df4:	029b      	lsls	r3, r3, #10
 8006df6:	697a      	ldr	r2, [r7, #20]
 8006df8:	4313      	orrs	r3, r2
 8006dfa:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	697a      	ldr	r2, [r7, #20]
 8006e00:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	68fa      	ldr	r2, [r7, #12]
 8006e06:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006e08:	683b      	ldr	r3, [r7, #0]
 8006e0a:	685a      	ldr	r2, [r3, #4]
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	693a      	ldr	r2, [r7, #16]
 8006e14:	621a      	str	r2, [r3, #32]
}
 8006e16:	bf00      	nop
 8006e18:	371c      	adds	r7, #28
 8006e1a:	46bd      	mov	sp, r7
 8006e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e20:	4770      	bx	lr
 8006e22:	bf00      	nop
 8006e24:	40012c00 	.word	0x40012c00
 8006e28:	40014000 	.word	0x40014000
 8006e2c:	40014400 	.word	0x40014400

08006e30 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006e30:	b480      	push	{r7}
 8006e32:	b087      	sub	sp, #28
 8006e34:	af00      	add	r7, sp, #0
 8006e36:	60f8      	str	r0, [r7, #12]
 8006e38:	60b9      	str	r1, [r7, #8]
 8006e3a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006e3c:	68bb      	ldr	r3, [r7, #8]
 8006e3e:	f003 031f 	and.w	r3, r3, #31
 8006e42:	2201      	movs	r2, #1
 8006e44:	fa02 f303 	lsl.w	r3, r2, r3
 8006e48:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006e4a:	68fb      	ldr	r3, [r7, #12]
 8006e4c:	6a1a      	ldr	r2, [r3, #32]
 8006e4e:	697b      	ldr	r3, [r7, #20]
 8006e50:	43db      	mvns	r3, r3
 8006e52:	401a      	ands	r2, r3
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	6a1a      	ldr	r2, [r3, #32]
 8006e5c:	68bb      	ldr	r3, [r7, #8]
 8006e5e:	f003 031f 	and.w	r3, r3, #31
 8006e62:	6879      	ldr	r1, [r7, #4]
 8006e64:	fa01 f303 	lsl.w	r3, r1, r3
 8006e68:	431a      	orrs	r2, r3
 8006e6a:	68fb      	ldr	r3, [r7, #12]
 8006e6c:	621a      	str	r2, [r3, #32]
}
 8006e6e:	bf00      	nop
 8006e70:	371c      	adds	r7, #28
 8006e72:	46bd      	mov	sp, r7
 8006e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e78:	4770      	bx	lr
	...

08006e7c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006e7c:	b480      	push	{r7}
 8006e7e:	b085      	sub	sp, #20
 8006e80:	af00      	add	r7, sp, #0
 8006e82:	6078      	str	r0, [r7, #4]
 8006e84:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006e8c:	2b01      	cmp	r3, #1
 8006e8e:	d101      	bne.n	8006e94 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006e90:	2302      	movs	r3, #2
 8006e92:	e04f      	b.n	8006f34 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	2201      	movs	r2, #1
 8006e98:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	2202      	movs	r2, #2
 8006ea0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	685b      	ldr	r3, [r3, #4]
 8006eaa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	689b      	ldr	r3, [r3, #8]
 8006eb2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	4a21      	ldr	r2, [pc, #132]	; (8006f40 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8006eba:	4293      	cmp	r3, r2
 8006ebc:	d108      	bne.n	8006ed0 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006ebe:	68fb      	ldr	r3, [r7, #12]
 8006ec0:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8006ec4:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006ec6:	683b      	ldr	r3, [r7, #0]
 8006ec8:	685b      	ldr	r3, [r3, #4]
 8006eca:	68fa      	ldr	r2, [r7, #12]
 8006ecc:	4313      	orrs	r3, r2
 8006ece:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006ed0:	68fb      	ldr	r3, [r7, #12]
 8006ed2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006ed6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006ed8:	683b      	ldr	r3, [r7, #0]
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	68fa      	ldr	r2, [r7, #12]
 8006ede:	4313      	orrs	r3, r2
 8006ee0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	68fa      	ldr	r2, [r7, #12]
 8006ee8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	4a14      	ldr	r2, [pc, #80]	; (8006f40 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8006ef0:	4293      	cmp	r3, r2
 8006ef2:	d009      	beq.n	8006f08 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006efc:	d004      	beq.n	8006f08 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	4a10      	ldr	r2, [pc, #64]	; (8006f44 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8006f04:	4293      	cmp	r3, r2
 8006f06:	d10c      	bne.n	8006f22 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006f08:	68bb      	ldr	r3, [r7, #8]
 8006f0a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006f0e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006f10:	683b      	ldr	r3, [r7, #0]
 8006f12:	689b      	ldr	r3, [r3, #8]
 8006f14:	68ba      	ldr	r2, [r7, #8]
 8006f16:	4313      	orrs	r3, r2
 8006f18:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	68ba      	ldr	r2, [r7, #8]
 8006f20:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	2201      	movs	r2, #1
 8006f26:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	2200      	movs	r2, #0
 8006f2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006f32:	2300      	movs	r3, #0
}
 8006f34:	4618      	mov	r0, r3
 8006f36:	3714      	adds	r7, #20
 8006f38:	46bd      	mov	sp, r7
 8006f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f3e:	4770      	bx	lr
 8006f40:	40012c00 	.word	0x40012c00
 8006f44:	40014000 	.word	0x40014000

08006f48 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8006f48:	b480      	push	{r7}
 8006f4a:	b085      	sub	sp, #20
 8006f4c:	af00      	add	r7, sp, #0
 8006f4e:	6078      	str	r0, [r7, #4]
 8006f50:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8006f52:	2300      	movs	r3, #0
 8006f54:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006f5c:	2b01      	cmp	r3, #1
 8006f5e:	d101      	bne.n	8006f64 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8006f60:	2302      	movs	r3, #2
 8006f62:	e060      	b.n	8007026 <HAL_TIMEx_ConfigBreakDeadTime+0xde>
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	2201      	movs	r2, #1
 8006f68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8006f72:	683b      	ldr	r3, [r7, #0]
 8006f74:	68db      	ldr	r3, [r3, #12]
 8006f76:	4313      	orrs	r3, r2
 8006f78:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8006f7a:	68fb      	ldr	r3, [r7, #12]
 8006f7c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006f80:	683b      	ldr	r3, [r7, #0]
 8006f82:	689b      	ldr	r3, [r3, #8]
 8006f84:	4313      	orrs	r3, r2
 8006f86:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006f88:	68fb      	ldr	r3, [r7, #12]
 8006f8a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8006f8e:	683b      	ldr	r3, [r7, #0]
 8006f90:	685b      	ldr	r3, [r3, #4]
 8006f92:	4313      	orrs	r3, r2
 8006f94:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8006f9c:	683b      	ldr	r3, [r7, #0]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	4313      	orrs	r3, r2
 8006fa2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006fa4:	68fb      	ldr	r3, [r7, #12]
 8006fa6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006faa:	683b      	ldr	r3, [r7, #0]
 8006fac:	691b      	ldr	r3, [r3, #16]
 8006fae:	4313      	orrs	r3, r2
 8006fb0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006fb2:	68fb      	ldr	r3, [r7, #12]
 8006fb4:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8006fb8:	683b      	ldr	r3, [r7, #0]
 8006fba:	695b      	ldr	r3, [r3, #20]
 8006fbc:	4313      	orrs	r3, r2
 8006fbe:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006fc0:	68fb      	ldr	r3, [r7, #12]
 8006fc2:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8006fc6:	683b      	ldr	r3, [r7, #0]
 8006fc8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006fca:	4313      	orrs	r3, r2
 8006fcc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8006fd4:	683b      	ldr	r3, [r7, #0]
 8006fd6:	699b      	ldr	r3, [r3, #24]
 8006fd8:	041b      	lsls	r3, r3, #16
 8006fda:	4313      	orrs	r3, r2
 8006fdc:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	4a14      	ldr	r2, [pc, #80]	; (8007034 <HAL_TIMEx_ConfigBreakDeadTime+0xec>)
 8006fe4:	4293      	cmp	r3, r2
 8006fe6:	d115      	bne.n	8007014 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8006fe8:	68fb      	ldr	r3, [r7, #12]
 8006fea:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8006fee:	683b      	ldr	r3, [r7, #0]
 8006ff0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ff2:	051b      	lsls	r3, r3, #20
 8006ff4:	4313      	orrs	r3, r2
 8006ff6:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8006ffe:	683b      	ldr	r3, [r7, #0]
 8007000:	69db      	ldr	r3, [r3, #28]
 8007002:	4313      	orrs	r3, r2
 8007004:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8007006:	68fb      	ldr	r3, [r7, #12]
 8007008:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800700c:	683b      	ldr	r3, [r7, #0]
 800700e:	6a1b      	ldr	r3, [r3, #32]
 8007010:	4313      	orrs	r3, r2
 8007012:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	68fa      	ldr	r2, [r7, #12]
 800701a:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	2200      	movs	r2, #0
 8007020:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007024:	2300      	movs	r3, #0
}
 8007026:	4618      	mov	r0, r3
 8007028:	3714      	adds	r7, #20
 800702a:	46bd      	mov	sp, r7
 800702c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007030:	4770      	bx	lr
 8007032:	bf00      	nop
 8007034:	40012c00 	.word	0x40012c00

08007038 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007038:	b480      	push	{r7}
 800703a:	b083      	sub	sp, #12
 800703c:	af00      	add	r7, sp, #0
 800703e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007040:	bf00      	nop
 8007042:	370c      	adds	r7, #12
 8007044:	46bd      	mov	sp, r7
 8007046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800704a:	4770      	bx	lr

0800704c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800704c:	b480      	push	{r7}
 800704e:	b083      	sub	sp, #12
 8007050:	af00      	add	r7, sp, #0
 8007052:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007054:	bf00      	nop
 8007056:	370c      	adds	r7, #12
 8007058:	46bd      	mov	sp, r7
 800705a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800705e:	4770      	bx	lr

08007060 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8007060:	b480      	push	{r7}
 8007062:	b083      	sub	sp, #12
 8007064:	af00      	add	r7, sp, #0
 8007066:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8007068:	bf00      	nop
 800706a:	370c      	adds	r7, #12
 800706c:	46bd      	mov	sp, r7
 800706e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007072:	4770      	bx	lr

08007074 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007074:	b580      	push	{r7, lr}
 8007076:	b082      	sub	sp, #8
 8007078:	af00      	add	r7, sp, #0
 800707a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	2b00      	cmp	r3, #0
 8007080:	d101      	bne.n	8007086 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007082:	2301      	movs	r3, #1
 8007084:	e040      	b.n	8007108 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800708a:	2b00      	cmp	r3, #0
 800708c:	d106      	bne.n	800709c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	2200      	movs	r2, #0
 8007092:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007096:	6878      	ldr	r0, [r7, #4]
 8007098:	f7f9 fddc 	bl	8000c54 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	2224      	movs	r2, #36	; 0x24
 80070a0:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	681a      	ldr	r2, [r3, #0]
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	f022 0201 	bic.w	r2, r2, #1
 80070b0:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80070b2:	6878      	ldr	r0, [r7, #4]
 80070b4:	f000 fb2e 	bl	8007714 <UART_SetConfig>
 80070b8:	4603      	mov	r3, r0
 80070ba:	2b01      	cmp	r3, #1
 80070bc:	d101      	bne.n	80070c2 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80070be:	2301      	movs	r3, #1
 80070c0:	e022      	b.n	8007108 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070c6:	2b00      	cmp	r3, #0
 80070c8:	d002      	beq.n	80070d0 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80070ca:	6878      	ldr	r0, [r7, #4]
 80070cc:	f000 fd7c 	bl	8007bc8 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	681b      	ldr	r3, [r3, #0]
 80070d4:	685a      	ldr	r2, [r3, #4]
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80070de:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	689a      	ldr	r2, [r3, #8]
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80070ee:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	681a      	ldr	r2, [r3, #0]
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	f042 0201 	orr.w	r2, r2, #1
 80070fe:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007100:	6878      	ldr	r0, [r7, #4]
 8007102:	f000 fe03 	bl	8007d0c <UART_CheckIdleState>
 8007106:	4603      	mov	r3, r0
}
 8007108:	4618      	mov	r0, r3
 800710a:	3708      	adds	r7, #8
 800710c:	46bd      	mov	sp, r7
 800710e:	bd80      	pop	{r7, pc}

08007110 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007110:	b580      	push	{r7, lr}
 8007112:	b0ba      	sub	sp, #232	; 0xe8
 8007114:	af00      	add	r7, sp, #0
 8007116:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	69db      	ldr	r3, [r3, #28]
 800711e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	689b      	ldr	r3, [r3, #8]
 8007132:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8007136:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 800713a:	f640 030f 	movw	r3, #2063	; 0x80f
 800713e:	4013      	ands	r3, r2
 8007140:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8007144:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007148:	2b00      	cmp	r3, #0
 800714a:	d115      	bne.n	8007178 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800714c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007150:	f003 0320 	and.w	r3, r3, #32
 8007154:	2b00      	cmp	r3, #0
 8007156:	d00f      	beq.n	8007178 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8007158:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800715c:	f003 0320 	and.w	r3, r3, #32
 8007160:	2b00      	cmp	r3, #0
 8007162:	d009      	beq.n	8007178 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007168:	2b00      	cmp	r3, #0
 800716a:	f000 82a6 	beq.w	80076ba <HAL_UART_IRQHandler+0x5aa>
      {
        huart->RxISR(huart);
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007172:	6878      	ldr	r0, [r7, #4]
 8007174:	4798      	blx	r3
      }
      return;
 8007176:	e2a0      	b.n	80076ba <HAL_UART_IRQHandler+0x5aa>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8007178:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800717c:	2b00      	cmp	r3, #0
 800717e:	f000 8117 	beq.w	80073b0 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8007182:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007186:	f003 0301 	and.w	r3, r3, #1
 800718a:	2b00      	cmp	r3, #0
 800718c:	d106      	bne.n	800719c <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800718e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8007192:	4b85      	ldr	r3, [pc, #532]	; (80073a8 <HAL_UART_IRQHandler+0x298>)
 8007194:	4013      	ands	r3, r2
 8007196:	2b00      	cmp	r3, #0
 8007198:	f000 810a 	beq.w	80073b0 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800719c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80071a0:	f003 0301 	and.w	r3, r3, #1
 80071a4:	2b00      	cmp	r3, #0
 80071a6:	d011      	beq.n	80071cc <HAL_UART_IRQHandler+0xbc>
 80071a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80071ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80071b0:	2b00      	cmp	r3, #0
 80071b2:	d00b      	beq.n	80071cc <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	2201      	movs	r2, #1
 80071ba:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80071c2:	f043 0201 	orr.w	r2, r3, #1
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80071cc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80071d0:	f003 0302 	and.w	r3, r3, #2
 80071d4:	2b00      	cmp	r3, #0
 80071d6:	d011      	beq.n	80071fc <HAL_UART_IRQHandler+0xec>
 80071d8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80071dc:	f003 0301 	and.w	r3, r3, #1
 80071e0:	2b00      	cmp	r3, #0
 80071e2:	d00b      	beq.n	80071fc <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	2202      	movs	r2, #2
 80071ea:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80071f2:	f043 0204 	orr.w	r2, r3, #4
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80071fc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007200:	f003 0304 	and.w	r3, r3, #4
 8007204:	2b00      	cmp	r3, #0
 8007206:	d011      	beq.n	800722c <HAL_UART_IRQHandler+0x11c>
 8007208:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800720c:	f003 0301 	and.w	r3, r3, #1
 8007210:	2b00      	cmp	r3, #0
 8007212:	d00b      	beq.n	800722c <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	2204      	movs	r2, #4
 800721a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007222:	f043 0202 	orr.w	r2, r3, #2
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 800722c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007230:	f003 0308 	and.w	r3, r3, #8
 8007234:	2b00      	cmp	r3, #0
 8007236:	d017      	beq.n	8007268 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8007238:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800723c:	f003 0320 	and.w	r3, r3, #32
 8007240:	2b00      	cmp	r3, #0
 8007242:	d105      	bne.n	8007250 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8007244:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007248:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800724c:	2b00      	cmp	r3, #0
 800724e:	d00b      	beq.n	8007268 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	2208      	movs	r2, #8
 8007256:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800725e:	f043 0208 	orr.w	r2, r3, #8
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8007268:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800726c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007270:	2b00      	cmp	r3, #0
 8007272:	d012      	beq.n	800729a <HAL_UART_IRQHandler+0x18a>
 8007274:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007278:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800727c:	2b00      	cmp	r3, #0
 800727e:	d00c      	beq.n	800729a <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007288:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007290:	f043 0220 	orr.w	r2, r3, #32
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80072a0:	2b00      	cmp	r3, #0
 80072a2:	f000 820c 	beq.w	80076be <HAL_UART_IRQHandler+0x5ae>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80072a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80072aa:	f003 0320 	and.w	r3, r3, #32
 80072ae:	2b00      	cmp	r3, #0
 80072b0:	d00d      	beq.n	80072ce <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80072b2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80072b6:	f003 0320 	and.w	r3, r3, #32
 80072ba:	2b00      	cmp	r3, #0
 80072bc:	d007      	beq.n	80072ce <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80072c2:	2b00      	cmp	r3, #0
 80072c4:	d003      	beq.n	80072ce <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80072ca:	6878      	ldr	r0, [r7, #4]
 80072cc:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80072d4:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	689b      	ldr	r3, [r3, #8]
 80072de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80072e2:	2b40      	cmp	r3, #64	; 0x40
 80072e4:	d005      	beq.n	80072f2 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80072e6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80072ea:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80072ee:	2b00      	cmp	r3, #0
 80072f0:	d04f      	beq.n	8007392 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80072f2:	6878      	ldr	r0, [r7, #4]
 80072f4:	f000 fe17 	bl	8007f26 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	689b      	ldr	r3, [r3, #8]
 80072fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007302:	2b40      	cmp	r3, #64	; 0x40
 8007304:	d141      	bne.n	800738a <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	3308      	adds	r3, #8
 800730c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007310:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8007314:	e853 3f00 	ldrex	r3, [r3]
 8007318:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800731c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8007320:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007324:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	3308      	adds	r3, #8
 800732e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8007332:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8007336:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800733a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800733e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8007342:	e841 2300 	strex	r3, r2, [r1]
 8007346:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800734a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800734e:	2b00      	cmp	r3, #0
 8007350:	d1d9      	bne.n	8007306 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007356:	2b00      	cmp	r3, #0
 8007358:	d013      	beq.n	8007382 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800735e:	4a13      	ldr	r2, [pc, #76]	; (80073ac <HAL_UART_IRQHandler+0x29c>)
 8007360:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007366:	4618      	mov	r0, r3
 8007368:	f7fc fc44 	bl	8003bf4 <HAL_DMA_Abort_IT>
 800736c:	4603      	mov	r3, r0
 800736e:	2b00      	cmp	r3, #0
 8007370:	d017      	beq.n	80073a2 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007376:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007378:	687a      	ldr	r2, [r7, #4]
 800737a:	6f12      	ldr	r2, [r2, #112]	; 0x70
 800737c:	4610      	mov	r0, r2
 800737e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007380:	e00f      	b.n	80073a2 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007382:	6878      	ldr	r0, [r7, #4]
 8007384:	f000 f9b0 	bl	80076e8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007388:	e00b      	b.n	80073a2 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800738a:	6878      	ldr	r0, [r7, #4]
 800738c:	f000 f9ac 	bl	80076e8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007390:	e007      	b.n	80073a2 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007392:	6878      	ldr	r0, [r7, #4]
 8007394:	f000 f9a8 	bl	80076e8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	2200      	movs	r2, #0
 800739c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 80073a0:	e18d      	b.n	80076be <HAL_UART_IRQHandler+0x5ae>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80073a2:	bf00      	nop
    return;
 80073a4:	e18b      	b.n	80076be <HAL_UART_IRQHandler+0x5ae>
 80073a6:	bf00      	nop
 80073a8:	04000120 	.word	0x04000120
 80073ac:	08007fed 	.word	0x08007fed

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80073b4:	2b01      	cmp	r3, #1
 80073b6:	f040 8146 	bne.w	8007646 <HAL_UART_IRQHandler+0x536>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80073ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80073be:	f003 0310 	and.w	r3, r3, #16
 80073c2:	2b00      	cmp	r3, #0
 80073c4:	f000 813f 	beq.w	8007646 <HAL_UART_IRQHandler+0x536>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80073c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80073cc:	f003 0310 	and.w	r3, r3, #16
 80073d0:	2b00      	cmp	r3, #0
 80073d2:	f000 8138 	beq.w	8007646 <HAL_UART_IRQHandler+0x536>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	2210      	movs	r2, #16
 80073dc:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	689b      	ldr	r3, [r3, #8]
 80073e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80073e8:	2b40      	cmp	r3, #64	; 0x40
 80073ea:	f040 80b4 	bne.w	8007556 <HAL_UART_IRQHandler+0x446>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	685b      	ldr	r3, [r3, #4]
 80073f6:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80073fa:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80073fe:	2b00      	cmp	r3, #0
 8007400:	f000 815f 	beq.w	80076c2 <HAL_UART_IRQHandler+0x5b2>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800740a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800740e:	429a      	cmp	r2, r3
 8007410:	f080 8157 	bcs.w	80076c2 <HAL_UART_IRQHandler+0x5b2>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800741a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	f003 0320 	and.w	r3, r3, #32
 800742a:	2b00      	cmp	r3, #0
 800742c:	f040 8085 	bne.w	800753a <HAL_UART_IRQHandler+0x42a>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007438:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800743c:	e853 3f00 	ldrex	r3, [r3]
 8007440:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8007444:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8007448:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800744c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	461a      	mov	r2, r3
 8007456:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800745a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800745e:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007462:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8007466:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800746a:	e841 2300 	strex	r3, r2, [r1]
 800746e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8007472:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007476:	2b00      	cmp	r3, #0
 8007478:	d1da      	bne.n	8007430 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	3308      	adds	r3, #8
 8007480:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007482:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007484:	e853 3f00 	ldrex	r3, [r3]
 8007488:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800748a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800748c:	f023 0301 	bic.w	r3, r3, #1
 8007490:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	3308      	adds	r3, #8
 800749a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800749e:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80074a2:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074a4:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80074a6:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80074aa:	e841 2300 	strex	r3, r2, [r1]
 80074ae:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80074b0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80074b2:	2b00      	cmp	r3, #0
 80074b4:	d1e1      	bne.n	800747a <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	3308      	adds	r3, #8
 80074bc:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074be:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80074c0:	e853 3f00 	ldrex	r3, [r3]
 80074c4:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80074c6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80074c8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80074cc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	3308      	adds	r3, #8
 80074d6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80074da:	66fa      	str	r2, [r7, #108]	; 0x6c
 80074dc:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074de:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80074e0:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80074e2:	e841 2300 	strex	r3, r2, [r1]
 80074e6:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80074e8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80074ea:	2b00      	cmp	r3, #0
 80074ec:	d1e3      	bne.n	80074b6 <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	2220      	movs	r2, #32
 80074f2:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	2200      	movs	r2, #0
 80074f8:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	681b      	ldr	r3, [r3, #0]
 80074fe:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007500:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007502:	e853 3f00 	ldrex	r3, [r3]
 8007506:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8007508:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800750a:	f023 0310 	bic.w	r3, r3, #16
 800750e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	461a      	mov	r2, r3
 8007518:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800751c:	65bb      	str	r3, [r7, #88]	; 0x58
 800751e:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007520:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8007522:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007524:	e841 2300 	strex	r3, r2, [r1]
 8007528:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800752a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800752c:	2b00      	cmp	r3, #0
 800752e:	d1e4      	bne.n	80074fa <HAL_UART_IRQHandler+0x3ea>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007534:	4618      	mov	r0, r3
 8007536:	f7fc fb1f 	bl	8003b78 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007546:	b29b      	uxth	r3, r3
 8007548:	1ad3      	subs	r3, r2, r3
 800754a:	b29b      	uxth	r3, r3
 800754c:	4619      	mov	r1, r3
 800754e:	6878      	ldr	r0, [r7, #4]
 8007550:	f000 f8d4 	bl	80076fc <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007554:	e0b5      	b.n	80076c2 <HAL_UART_IRQHandler+0x5b2>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007562:	b29b      	uxth	r3, r3
 8007564:	1ad3      	subs	r3, r2, r3
 8007566:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007570:	b29b      	uxth	r3, r3
 8007572:	2b00      	cmp	r3, #0
 8007574:	f000 80a7 	beq.w	80076c6 <HAL_UART_IRQHandler+0x5b6>
          && (nb_rx_data > 0U))
 8007578:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800757c:	2b00      	cmp	r3, #0
 800757e:	f000 80a2 	beq.w	80076c6 <HAL_UART_IRQHandler+0x5b6>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	681b      	ldr	r3, [r3, #0]
 8007586:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007588:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800758a:	e853 3f00 	ldrex	r3, [r3]
 800758e:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8007590:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007592:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007596:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	681b      	ldr	r3, [r3, #0]
 800759e:	461a      	mov	r2, r3
 80075a0:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80075a4:	647b      	str	r3, [r7, #68]	; 0x44
 80075a6:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075a8:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80075aa:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80075ac:	e841 2300 	strex	r3, r2, [r1]
 80075b0:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80075b2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80075b4:	2b00      	cmp	r3, #0
 80075b6:	d1e4      	bne.n	8007582 <HAL_UART_IRQHandler+0x472>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	681b      	ldr	r3, [r3, #0]
 80075bc:	3308      	adds	r3, #8
 80075be:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075c2:	e853 3f00 	ldrex	r3, [r3]
 80075c6:	623b      	str	r3, [r7, #32]
   return(result);
 80075c8:	6a3b      	ldr	r3, [r7, #32]
 80075ca:	f023 0301 	bic.w	r3, r3, #1
 80075ce:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	3308      	adds	r3, #8
 80075d8:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80075dc:	633a      	str	r2, [r7, #48]	; 0x30
 80075de:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075e0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80075e2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80075e4:	e841 2300 	strex	r3, r2, [r1]
 80075e8:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80075ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80075ec:	2b00      	cmp	r3, #0
 80075ee:	d1e3      	bne.n	80075b8 <HAL_UART_IRQHandler+0x4a8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	2220      	movs	r2, #32
 80075f4:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	2200      	movs	r2, #0
 80075fa:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	2200      	movs	r2, #0
 8007600:	665a      	str	r2, [r3, #100]	; 0x64

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	681b      	ldr	r3, [r3, #0]
 8007606:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007608:	693b      	ldr	r3, [r7, #16]
 800760a:	e853 3f00 	ldrex	r3, [r3]
 800760e:	60fb      	str	r3, [r7, #12]
   return(result);
 8007610:	68fb      	ldr	r3, [r7, #12]
 8007612:	f023 0310 	bic.w	r3, r3, #16
 8007616:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	461a      	mov	r2, r3
 8007620:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8007624:	61fb      	str	r3, [r7, #28]
 8007626:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007628:	69b9      	ldr	r1, [r7, #24]
 800762a:	69fa      	ldr	r2, [r7, #28]
 800762c:	e841 2300 	strex	r3, r2, [r1]
 8007630:	617b      	str	r3, [r7, #20]
   return(result);
 8007632:	697b      	ldr	r3, [r7, #20]
 8007634:	2b00      	cmp	r3, #0
 8007636:	d1e4      	bne.n	8007602 <HAL_UART_IRQHandler+0x4f2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007638:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800763c:	4619      	mov	r1, r3
 800763e:	6878      	ldr	r0, [r7, #4]
 8007640:	f000 f85c 	bl	80076fc <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007644:	e03f      	b.n	80076c6 <HAL_UART_IRQHandler+0x5b6>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8007646:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800764a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800764e:	2b00      	cmp	r3, #0
 8007650:	d00e      	beq.n	8007670 <HAL_UART_IRQHandler+0x560>
 8007652:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007656:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800765a:	2b00      	cmp	r3, #0
 800765c:	d008      	beq.n	8007670 <HAL_UART_IRQHandler+0x560>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	681b      	ldr	r3, [r3, #0]
 8007662:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8007666:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8007668:	6878      	ldr	r0, [r7, #4]
 800766a:	f000 fcff 	bl	800806c <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800766e:	e02d      	b.n	80076cc <HAL_UART_IRQHandler+0x5bc>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8007670:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007674:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007678:	2b00      	cmp	r3, #0
 800767a:	d00e      	beq.n	800769a <HAL_UART_IRQHandler+0x58a>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800767c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007680:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007684:	2b00      	cmp	r3, #0
 8007686:	d008      	beq.n	800769a <HAL_UART_IRQHandler+0x58a>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800768c:	2b00      	cmp	r3, #0
 800768e:	d01c      	beq.n	80076ca <HAL_UART_IRQHandler+0x5ba>
    {
      huart->TxISR(huart);
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007694:	6878      	ldr	r0, [r7, #4]
 8007696:	4798      	blx	r3
    }
    return;
 8007698:	e017      	b.n	80076ca <HAL_UART_IRQHandler+0x5ba>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800769a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800769e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80076a2:	2b00      	cmp	r3, #0
 80076a4:	d012      	beq.n	80076cc <HAL_UART_IRQHandler+0x5bc>
 80076a6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80076aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80076ae:	2b00      	cmp	r3, #0
 80076b0:	d00c      	beq.n	80076cc <HAL_UART_IRQHandler+0x5bc>
  {
    UART_EndTransmit_IT(huart);
 80076b2:	6878      	ldr	r0, [r7, #4]
 80076b4:	f000 fcb0 	bl	8008018 <UART_EndTransmit_IT>
    return;
 80076b8:	e008      	b.n	80076cc <HAL_UART_IRQHandler+0x5bc>
      return;
 80076ba:	bf00      	nop
 80076bc:	e006      	b.n	80076cc <HAL_UART_IRQHandler+0x5bc>
    return;
 80076be:	bf00      	nop
 80076c0:	e004      	b.n	80076cc <HAL_UART_IRQHandler+0x5bc>
      return;
 80076c2:	bf00      	nop
 80076c4:	e002      	b.n	80076cc <HAL_UART_IRQHandler+0x5bc>
      return;
 80076c6:	bf00      	nop
 80076c8:	e000      	b.n	80076cc <HAL_UART_IRQHandler+0x5bc>
    return;
 80076ca:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 80076cc:	37e8      	adds	r7, #232	; 0xe8
 80076ce:	46bd      	mov	sp, r7
 80076d0:	bd80      	pop	{r7, pc}
 80076d2:	bf00      	nop

080076d4 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80076d4:	b480      	push	{r7}
 80076d6:	b083      	sub	sp, #12
 80076d8:	af00      	add	r7, sp, #0
 80076da:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80076dc:	bf00      	nop
 80076de:	370c      	adds	r7, #12
 80076e0:	46bd      	mov	sp, r7
 80076e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076e6:	4770      	bx	lr

080076e8 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80076e8:	b480      	push	{r7}
 80076ea:	b083      	sub	sp, #12
 80076ec:	af00      	add	r7, sp, #0
 80076ee:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80076f0:	bf00      	nop
 80076f2:	370c      	adds	r7, #12
 80076f4:	46bd      	mov	sp, r7
 80076f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076fa:	4770      	bx	lr

080076fc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80076fc:	b480      	push	{r7}
 80076fe:	b083      	sub	sp, #12
 8007700:	af00      	add	r7, sp, #0
 8007702:	6078      	str	r0, [r7, #4]
 8007704:	460b      	mov	r3, r1
 8007706:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007708:	bf00      	nop
 800770a:	370c      	adds	r7, #12
 800770c:	46bd      	mov	sp, r7
 800770e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007712:	4770      	bx	lr

08007714 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007714:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007718:	b08a      	sub	sp, #40	; 0x28
 800771a:	af00      	add	r7, sp, #0
 800771c:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800771e:	2300      	movs	r3, #0
 8007720:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007724:	68fb      	ldr	r3, [r7, #12]
 8007726:	689a      	ldr	r2, [r3, #8]
 8007728:	68fb      	ldr	r3, [r7, #12]
 800772a:	691b      	ldr	r3, [r3, #16]
 800772c:	431a      	orrs	r2, r3
 800772e:	68fb      	ldr	r3, [r7, #12]
 8007730:	695b      	ldr	r3, [r3, #20]
 8007732:	431a      	orrs	r2, r3
 8007734:	68fb      	ldr	r3, [r7, #12]
 8007736:	69db      	ldr	r3, [r3, #28]
 8007738:	4313      	orrs	r3, r2
 800773a:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800773c:	68fb      	ldr	r3, [r7, #12]
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	681a      	ldr	r2, [r3, #0]
 8007742:	4b9e      	ldr	r3, [pc, #632]	; (80079bc <UART_SetConfig+0x2a8>)
 8007744:	4013      	ands	r3, r2
 8007746:	68fa      	ldr	r2, [r7, #12]
 8007748:	6812      	ldr	r2, [r2, #0]
 800774a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800774c:	430b      	orrs	r3, r1
 800774e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007750:	68fb      	ldr	r3, [r7, #12]
 8007752:	681b      	ldr	r3, [r3, #0]
 8007754:	685b      	ldr	r3, [r3, #4]
 8007756:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800775a:	68fb      	ldr	r3, [r7, #12]
 800775c:	68da      	ldr	r2, [r3, #12]
 800775e:	68fb      	ldr	r3, [r7, #12]
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	430a      	orrs	r2, r1
 8007764:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007766:	68fb      	ldr	r3, [r7, #12]
 8007768:	699b      	ldr	r3, [r3, #24]
 800776a:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800776c:	68fb      	ldr	r3, [r7, #12]
 800776e:	681b      	ldr	r3, [r3, #0]
 8007770:	4a93      	ldr	r2, [pc, #588]	; (80079c0 <UART_SetConfig+0x2ac>)
 8007772:	4293      	cmp	r3, r2
 8007774:	d004      	beq.n	8007780 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007776:	68fb      	ldr	r3, [r7, #12]
 8007778:	6a1b      	ldr	r3, [r3, #32]
 800777a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800777c:	4313      	orrs	r3, r2
 800777e:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007780:	68fb      	ldr	r3, [r7, #12]
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	689b      	ldr	r3, [r3, #8]
 8007786:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800778a:	68fb      	ldr	r3, [r7, #12]
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007790:	430a      	orrs	r2, r1
 8007792:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007794:	68fb      	ldr	r3, [r7, #12]
 8007796:	681b      	ldr	r3, [r3, #0]
 8007798:	4a8a      	ldr	r2, [pc, #552]	; (80079c4 <UART_SetConfig+0x2b0>)
 800779a:	4293      	cmp	r3, r2
 800779c:	d126      	bne.n	80077ec <UART_SetConfig+0xd8>
 800779e:	4b8a      	ldr	r3, [pc, #552]	; (80079c8 <UART_SetConfig+0x2b4>)
 80077a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80077a4:	f003 0303 	and.w	r3, r3, #3
 80077a8:	2b03      	cmp	r3, #3
 80077aa:	d81b      	bhi.n	80077e4 <UART_SetConfig+0xd0>
 80077ac:	a201      	add	r2, pc, #4	; (adr r2, 80077b4 <UART_SetConfig+0xa0>)
 80077ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80077b2:	bf00      	nop
 80077b4:	080077c5 	.word	0x080077c5
 80077b8:	080077d5 	.word	0x080077d5
 80077bc:	080077cd 	.word	0x080077cd
 80077c0:	080077dd 	.word	0x080077dd
 80077c4:	2301      	movs	r3, #1
 80077c6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80077ca:	e0ab      	b.n	8007924 <UART_SetConfig+0x210>
 80077cc:	2302      	movs	r3, #2
 80077ce:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80077d2:	e0a7      	b.n	8007924 <UART_SetConfig+0x210>
 80077d4:	2304      	movs	r3, #4
 80077d6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80077da:	e0a3      	b.n	8007924 <UART_SetConfig+0x210>
 80077dc:	2308      	movs	r3, #8
 80077de:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80077e2:	e09f      	b.n	8007924 <UART_SetConfig+0x210>
 80077e4:	2310      	movs	r3, #16
 80077e6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80077ea:	e09b      	b.n	8007924 <UART_SetConfig+0x210>
 80077ec:	68fb      	ldr	r3, [r7, #12]
 80077ee:	681b      	ldr	r3, [r3, #0]
 80077f0:	4a76      	ldr	r2, [pc, #472]	; (80079cc <UART_SetConfig+0x2b8>)
 80077f2:	4293      	cmp	r3, r2
 80077f4:	d138      	bne.n	8007868 <UART_SetConfig+0x154>
 80077f6:	4b74      	ldr	r3, [pc, #464]	; (80079c8 <UART_SetConfig+0x2b4>)
 80077f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80077fc:	f003 030c 	and.w	r3, r3, #12
 8007800:	2b0c      	cmp	r3, #12
 8007802:	d82d      	bhi.n	8007860 <UART_SetConfig+0x14c>
 8007804:	a201      	add	r2, pc, #4	; (adr r2, 800780c <UART_SetConfig+0xf8>)
 8007806:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800780a:	bf00      	nop
 800780c:	08007841 	.word	0x08007841
 8007810:	08007861 	.word	0x08007861
 8007814:	08007861 	.word	0x08007861
 8007818:	08007861 	.word	0x08007861
 800781c:	08007851 	.word	0x08007851
 8007820:	08007861 	.word	0x08007861
 8007824:	08007861 	.word	0x08007861
 8007828:	08007861 	.word	0x08007861
 800782c:	08007849 	.word	0x08007849
 8007830:	08007861 	.word	0x08007861
 8007834:	08007861 	.word	0x08007861
 8007838:	08007861 	.word	0x08007861
 800783c:	08007859 	.word	0x08007859
 8007840:	2300      	movs	r3, #0
 8007842:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007846:	e06d      	b.n	8007924 <UART_SetConfig+0x210>
 8007848:	2302      	movs	r3, #2
 800784a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800784e:	e069      	b.n	8007924 <UART_SetConfig+0x210>
 8007850:	2304      	movs	r3, #4
 8007852:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007856:	e065      	b.n	8007924 <UART_SetConfig+0x210>
 8007858:	2308      	movs	r3, #8
 800785a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800785e:	e061      	b.n	8007924 <UART_SetConfig+0x210>
 8007860:	2310      	movs	r3, #16
 8007862:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007866:	e05d      	b.n	8007924 <UART_SetConfig+0x210>
 8007868:	68fb      	ldr	r3, [r7, #12]
 800786a:	681b      	ldr	r3, [r3, #0]
 800786c:	4a58      	ldr	r2, [pc, #352]	; (80079d0 <UART_SetConfig+0x2bc>)
 800786e:	4293      	cmp	r3, r2
 8007870:	d125      	bne.n	80078be <UART_SetConfig+0x1aa>
 8007872:	4b55      	ldr	r3, [pc, #340]	; (80079c8 <UART_SetConfig+0x2b4>)
 8007874:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007878:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800787c:	2b30      	cmp	r3, #48	; 0x30
 800787e:	d016      	beq.n	80078ae <UART_SetConfig+0x19a>
 8007880:	2b30      	cmp	r3, #48	; 0x30
 8007882:	d818      	bhi.n	80078b6 <UART_SetConfig+0x1a2>
 8007884:	2b20      	cmp	r3, #32
 8007886:	d00a      	beq.n	800789e <UART_SetConfig+0x18a>
 8007888:	2b20      	cmp	r3, #32
 800788a:	d814      	bhi.n	80078b6 <UART_SetConfig+0x1a2>
 800788c:	2b00      	cmp	r3, #0
 800788e:	d002      	beq.n	8007896 <UART_SetConfig+0x182>
 8007890:	2b10      	cmp	r3, #16
 8007892:	d008      	beq.n	80078a6 <UART_SetConfig+0x192>
 8007894:	e00f      	b.n	80078b6 <UART_SetConfig+0x1a2>
 8007896:	2300      	movs	r3, #0
 8007898:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800789c:	e042      	b.n	8007924 <UART_SetConfig+0x210>
 800789e:	2302      	movs	r3, #2
 80078a0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80078a4:	e03e      	b.n	8007924 <UART_SetConfig+0x210>
 80078a6:	2304      	movs	r3, #4
 80078a8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80078ac:	e03a      	b.n	8007924 <UART_SetConfig+0x210>
 80078ae:	2308      	movs	r3, #8
 80078b0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80078b4:	e036      	b.n	8007924 <UART_SetConfig+0x210>
 80078b6:	2310      	movs	r3, #16
 80078b8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80078bc:	e032      	b.n	8007924 <UART_SetConfig+0x210>
 80078be:	68fb      	ldr	r3, [r7, #12]
 80078c0:	681b      	ldr	r3, [r3, #0]
 80078c2:	4a3f      	ldr	r2, [pc, #252]	; (80079c0 <UART_SetConfig+0x2ac>)
 80078c4:	4293      	cmp	r3, r2
 80078c6:	d12a      	bne.n	800791e <UART_SetConfig+0x20a>
 80078c8:	4b3f      	ldr	r3, [pc, #252]	; (80079c8 <UART_SetConfig+0x2b4>)
 80078ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80078ce:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80078d2:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80078d6:	d01a      	beq.n	800790e <UART_SetConfig+0x1fa>
 80078d8:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80078dc:	d81b      	bhi.n	8007916 <UART_SetConfig+0x202>
 80078de:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80078e2:	d00c      	beq.n	80078fe <UART_SetConfig+0x1ea>
 80078e4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80078e8:	d815      	bhi.n	8007916 <UART_SetConfig+0x202>
 80078ea:	2b00      	cmp	r3, #0
 80078ec:	d003      	beq.n	80078f6 <UART_SetConfig+0x1e2>
 80078ee:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80078f2:	d008      	beq.n	8007906 <UART_SetConfig+0x1f2>
 80078f4:	e00f      	b.n	8007916 <UART_SetConfig+0x202>
 80078f6:	2300      	movs	r3, #0
 80078f8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80078fc:	e012      	b.n	8007924 <UART_SetConfig+0x210>
 80078fe:	2302      	movs	r3, #2
 8007900:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007904:	e00e      	b.n	8007924 <UART_SetConfig+0x210>
 8007906:	2304      	movs	r3, #4
 8007908:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800790c:	e00a      	b.n	8007924 <UART_SetConfig+0x210>
 800790e:	2308      	movs	r3, #8
 8007910:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007914:	e006      	b.n	8007924 <UART_SetConfig+0x210>
 8007916:	2310      	movs	r3, #16
 8007918:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800791c:	e002      	b.n	8007924 <UART_SetConfig+0x210>
 800791e:	2310      	movs	r3, #16
 8007920:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007924:	68fb      	ldr	r3, [r7, #12]
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	4a25      	ldr	r2, [pc, #148]	; (80079c0 <UART_SetConfig+0x2ac>)
 800792a:	4293      	cmp	r3, r2
 800792c:	f040 808a 	bne.w	8007a44 <UART_SetConfig+0x330>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007930:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007934:	2b08      	cmp	r3, #8
 8007936:	d824      	bhi.n	8007982 <UART_SetConfig+0x26e>
 8007938:	a201      	add	r2, pc, #4	; (adr r2, 8007940 <UART_SetConfig+0x22c>)
 800793a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800793e:	bf00      	nop
 8007940:	08007965 	.word	0x08007965
 8007944:	08007983 	.word	0x08007983
 8007948:	0800796d 	.word	0x0800796d
 800794c:	08007983 	.word	0x08007983
 8007950:	08007973 	.word	0x08007973
 8007954:	08007983 	.word	0x08007983
 8007958:	08007983 	.word	0x08007983
 800795c:	08007983 	.word	0x08007983
 8007960:	0800797b 	.word	0x0800797b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007964:	f7fd fb50 	bl	8005008 <HAL_RCC_GetPCLK1Freq>
 8007968:	61f8      	str	r0, [r7, #28]
        break;
 800796a:	e010      	b.n	800798e <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800796c:	4b19      	ldr	r3, [pc, #100]	; (80079d4 <UART_SetConfig+0x2c0>)
 800796e:	61fb      	str	r3, [r7, #28]
        break;
 8007970:	e00d      	b.n	800798e <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007972:	f7fd fab1 	bl	8004ed8 <HAL_RCC_GetSysClockFreq>
 8007976:	61f8      	str	r0, [r7, #28]
        break;
 8007978:	e009      	b.n	800798e <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800797a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800797e:	61fb      	str	r3, [r7, #28]
        break;
 8007980:	e005      	b.n	800798e <UART_SetConfig+0x27a>
      default:
        pclk = 0U;
 8007982:	2300      	movs	r3, #0
 8007984:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007986:	2301      	movs	r3, #1
 8007988:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800798c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800798e:	69fb      	ldr	r3, [r7, #28]
 8007990:	2b00      	cmp	r3, #0
 8007992:	f000 8109 	beq.w	8007ba8 <UART_SetConfig+0x494>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8007996:	68fb      	ldr	r3, [r7, #12]
 8007998:	685a      	ldr	r2, [r3, #4]
 800799a:	4613      	mov	r3, r2
 800799c:	005b      	lsls	r3, r3, #1
 800799e:	4413      	add	r3, r2
 80079a0:	69fa      	ldr	r2, [r7, #28]
 80079a2:	429a      	cmp	r2, r3
 80079a4:	d305      	bcc.n	80079b2 <UART_SetConfig+0x29e>
          (pclk > (4096U * huart->Init.BaudRate)))
 80079a6:	68fb      	ldr	r3, [r7, #12]
 80079a8:	685b      	ldr	r3, [r3, #4]
 80079aa:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80079ac:	69fa      	ldr	r2, [r7, #28]
 80079ae:	429a      	cmp	r2, r3
 80079b0:	d912      	bls.n	80079d8 <UART_SetConfig+0x2c4>
      {
        ret = HAL_ERROR;
 80079b2:	2301      	movs	r3, #1
 80079b4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80079b8:	e0f6      	b.n	8007ba8 <UART_SetConfig+0x494>
 80079ba:	bf00      	nop
 80079bc:	efff69f3 	.word	0xefff69f3
 80079c0:	40008000 	.word	0x40008000
 80079c4:	40013800 	.word	0x40013800
 80079c8:	40021000 	.word	0x40021000
 80079cc:	40004400 	.word	0x40004400
 80079d0:	40004800 	.word	0x40004800
 80079d4:	00f42400 	.word	0x00f42400
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80079d8:	69fb      	ldr	r3, [r7, #28]
 80079da:	2200      	movs	r2, #0
 80079dc:	461c      	mov	r4, r3
 80079de:	4615      	mov	r5, r2
 80079e0:	f04f 0200 	mov.w	r2, #0
 80079e4:	f04f 0300 	mov.w	r3, #0
 80079e8:	022b      	lsls	r3, r5, #8
 80079ea:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 80079ee:	0222      	lsls	r2, r4, #8
 80079f0:	68f9      	ldr	r1, [r7, #12]
 80079f2:	6849      	ldr	r1, [r1, #4]
 80079f4:	0849      	lsrs	r1, r1, #1
 80079f6:	2000      	movs	r0, #0
 80079f8:	4688      	mov	r8, r1
 80079fa:	4681      	mov	r9, r0
 80079fc:	eb12 0a08 	adds.w	sl, r2, r8
 8007a00:	eb43 0b09 	adc.w	fp, r3, r9
 8007a04:	68fb      	ldr	r3, [r7, #12]
 8007a06:	685b      	ldr	r3, [r3, #4]
 8007a08:	2200      	movs	r2, #0
 8007a0a:	603b      	str	r3, [r7, #0]
 8007a0c:	607a      	str	r2, [r7, #4]
 8007a0e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007a12:	4650      	mov	r0, sl
 8007a14:	4659      	mov	r1, fp
 8007a16:	f7f8 fc2b 	bl	8000270 <__aeabi_uldivmod>
 8007a1a:	4602      	mov	r2, r0
 8007a1c:	460b      	mov	r3, r1
 8007a1e:	4613      	mov	r3, r2
 8007a20:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007a22:	69bb      	ldr	r3, [r7, #24]
 8007a24:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007a28:	d308      	bcc.n	8007a3c <UART_SetConfig+0x328>
 8007a2a:	69bb      	ldr	r3, [r7, #24]
 8007a2c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007a30:	d204      	bcs.n	8007a3c <UART_SetConfig+0x328>
        {
          huart->Instance->BRR = usartdiv;
 8007a32:	68fb      	ldr	r3, [r7, #12]
 8007a34:	681b      	ldr	r3, [r3, #0]
 8007a36:	69ba      	ldr	r2, [r7, #24]
 8007a38:	60da      	str	r2, [r3, #12]
 8007a3a:	e0b5      	b.n	8007ba8 <UART_SetConfig+0x494>
        }
        else
        {
          ret = HAL_ERROR;
 8007a3c:	2301      	movs	r3, #1
 8007a3e:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8007a42:	e0b1      	b.n	8007ba8 <UART_SetConfig+0x494>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007a44:	68fb      	ldr	r3, [r7, #12]
 8007a46:	69db      	ldr	r3, [r3, #28]
 8007a48:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007a4c:	d15d      	bne.n	8007b0a <UART_SetConfig+0x3f6>
  {
    switch (clocksource)
 8007a4e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007a52:	2b08      	cmp	r3, #8
 8007a54:	d827      	bhi.n	8007aa6 <UART_SetConfig+0x392>
 8007a56:	a201      	add	r2, pc, #4	; (adr r2, 8007a5c <UART_SetConfig+0x348>)
 8007a58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a5c:	08007a81 	.word	0x08007a81
 8007a60:	08007a89 	.word	0x08007a89
 8007a64:	08007a91 	.word	0x08007a91
 8007a68:	08007aa7 	.word	0x08007aa7
 8007a6c:	08007a97 	.word	0x08007a97
 8007a70:	08007aa7 	.word	0x08007aa7
 8007a74:	08007aa7 	.word	0x08007aa7
 8007a78:	08007aa7 	.word	0x08007aa7
 8007a7c:	08007a9f 	.word	0x08007a9f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007a80:	f7fd fac2 	bl	8005008 <HAL_RCC_GetPCLK1Freq>
 8007a84:	61f8      	str	r0, [r7, #28]
        break;
 8007a86:	e014      	b.n	8007ab2 <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007a88:	f7fd fad4 	bl	8005034 <HAL_RCC_GetPCLK2Freq>
 8007a8c:	61f8      	str	r0, [r7, #28]
        break;
 8007a8e:	e010      	b.n	8007ab2 <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007a90:	4b4c      	ldr	r3, [pc, #304]	; (8007bc4 <UART_SetConfig+0x4b0>)
 8007a92:	61fb      	str	r3, [r7, #28]
        break;
 8007a94:	e00d      	b.n	8007ab2 <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007a96:	f7fd fa1f 	bl	8004ed8 <HAL_RCC_GetSysClockFreq>
 8007a9a:	61f8      	str	r0, [r7, #28]
        break;
 8007a9c:	e009      	b.n	8007ab2 <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007a9e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007aa2:	61fb      	str	r3, [r7, #28]
        break;
 8007aa4:	e005      	b.n	8007ab2 <UART_SetConfig+0x39e>
      default:
        pclk = 0U;
 8007aa6:	2300      	movs	r3, #0
 8007aa8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007aaa:	2301      	movs	r3, #1
 8007aac:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8007ab0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007ab2:	69fb      	ldr	r3, [r7, #28]
 8007ab4:	2b00      	cmp	r3, #0
 8007ab6:	d077      	beq.n	8007ba8 <UART_SetConfig+0x494>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8007ab8:	69fb      	ldr	r3, [r7, #28]
 8007aba:	005a      	lsls	r2, r3, #1
 8007abc:	68fb      	ldr	r3, [r7, #12]
 8007abe:	685b      	ldr	r3, [r3, #4]
 8007ac0:	085b      	lsrs	r3, r3, #1
 8007ac2:	441a      	add	r2, r3
 8007ac4:	68fb      	ldr	r3, [r7, #12]
 8007ac6:	685b      	ldr	r3, [r3, #4]
 8007ac8:	fbb2 f3f3 	udiv	r3, r2, r3
 8007acc:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007ace:	69bb      	ldr	r3, [r7, #24]
 8007ad0:	2b0f      	cmp	r3, #15
 8007ad2:	d916      	bls.n	8007b02 <UART_SetConfig+0x3ee>
 8007ad4:	69bb      	ldr	r3, [r7, #24]
 8007ad6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007ada:	d212      	bcs.n	8007b02 <UART_SetConfig+0x3ee>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007adc:	69bb      	ldr	r3, [r7, #24]
 8007ade:	b29b      	uxth	r3, r3
 8007ae0:	f023 030f 	bic.w	r3, r3, #15
 8007ae4:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007ae6:	69bb      	ldr	r3, [r7, #24]
 8007ae8:	085b      	lsrs	r3, r3, #1
 8007aea:	b29b      	uxth	r3, r3
 8007aec:	f003 0307 	and.w	r3, r3, #7
 8007af0:	b29a      	uxth	r2, r3
 8007af2:	8afb      	ldrh	r3, [r7, #22]
 8007af4:	4313      	orrs	r3, r2
 8007af6:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8007af8:	68fb      	ldr	r3, [r7, #12]
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	8afa      	ldrh	r2, [r7, #22]
 8007afe:	60da      	str	r2, [r3, #12]
 8007b00:	e052      	b.n	8007ba8 <UART_SetConfig+0x494>
      }
      else
      {
        ret = HAL_ERROR;
 8007b02:	2301      	movs	r3, #1
 8007b04:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8007b08:	e04e      	b.n	8007ba8 <UART_SetConfig+0x494>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007b0a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007b0e:	2b08      	cmp	r3, #8
 8007b10:	d827      	bhi.n	8007b62 <UART_SetConfig+0x44e>
 8007b12:	a201      	add	r2, pc, #4	; (adr r2, 8007b18 <UART_SetConfig+0x404>)
 8007b14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b18:	08007b3d 	.word	0x08007b3d
 8007b1c:	08007b45 	.word	0x08007b45
 8007b20:	08007b4d 	.word	0x08007b4d
 8007b24:	08007b63 	.word	0x08007b63
 8007b28:	08007b53 	.word	0x08007b53
 8007b2c:	08007b63 	.word	0x08007b63
 8007b30:	08007b63 	.word	0x08007b63
 8007b34:	08007b63 	.word	0x08007b63
 8007b38:	08007b5b 	.word	0x08007b5b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007b3c:	f7fd fa64 	bl	8005008 <HAL_RCC_GetPCLK1Freq>
 8007b40:	61f8      	str	r0, [r7, #28]
        break;
 8007b42:	e014      	b.n	8007b6e <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007b44:	f7fd fa76 	bl	8005034 <HAL_RCC_GetPCLK2Freq>
 8007b48:	61f8      	str	r0, [r7, #28]
        break;
 8007b4a:	e010      	b.n	8007b6e <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007b4c:	4b1d      	ldr	r3, [pc, #116]	; (8007bc4 <UART_SetConfig+0x4b0>)
 8007b4e:	61fb      	str	r3, [r7, #28]
        break;
 8007b50:	e00d      	b.n	8007b6e <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007b52:	f7fd f9c1 	bl	8004ed8 <HAL_RCC_GetSysClockFreq>
 8007b56:	61f8      	str	r0, [r7, #28]
        break;
 8007b58:	e009      	b.n	8007b6e <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007b5a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007b5e:	61fb      	str	r3, [r7, #28]
        break;
 8007b60:	e005      	b.n	8007b6e <UART_SetConfig+0x45a>
      default:
        pclk = 0U;
 8007b62:	2300      	movs	r3, #0
 8007b64:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007b66:	2301      	movs	r3, #1
 8007b68:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8007b6c:	bf00      	nop
    }

    if (pclk != 0U)
 8007b6e:	69fb      	ldr	r3, [r7, #28]
 8007b70:	2b00      	cmp	r3, #0
 8007b72:	d019      	beq.n	8007ba8 <UART_SetConfig+0x494>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007b74:	68fb      	ldr	r3, [r7, #12]
 8007b76:	685b      	ldr	r3, [r3, #4]
 8007b78:	085a      	lsrs	r2, r3, #1
 8007b7a:	69fb      	ldr	r3, [r7, #28]
 8007b7c:	441a      	add	r2, r3
 8007b7e:	68fb      	ldr	r3, [r7, #12]
 8007b80:	685b      	ldr	r3, [r3, #4]
 8007b82:	fbb2 f3f3 	udiv	r3, r2, r3
 8007b86:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007b88:	69bb      	ldr	r3, [r7, #24]
 8007b8a:	2b0f      	cmp	r3, #15
 8007b8c:	d909      	bls.n	8007ba2 <UART_SetConfig+0x48e>
 8007b8e:	69bb      	ldr	r3, [r7, #24]
 8007b90:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007b94:	d205      	bcs.n	8007ba2 <UART_SetConfig+0x48e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007b96:	69bb      	ldr	r3, [r7, #24]
 8007b98:	b29a      	uxth	r2, r3
 8007b9a:	68fb      	ldr	r3, [r7, #12]
 8007b9c:	681b      	ldr	r3, [r3, #0]
 8007b9e:	60da      	str	r2, [r3, #12]
 8007ba0:	e002      	b.n	8007ba8 <UART_SetConfig+0x494>
      }
      else
      {
        ret = HAL_ERROR;
 8007ba2:	2301      	movs	r3, #1
 8007ba4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007ba8:	68fb      	ldr	r3, [r7, #12]
 8007baa:	2200      	movs	r2, #0
 8007bac:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8007bae:	68fb      	ldr	r3, [r7, #12]
 8007bb0:	2200      	movs	r2, #0
 8007bb2:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8007bb4:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 8007bb8:	4618      	mov	r0, r3
 8007bba:	3728      	adds	r7, #40	; 0x28
 8007bbc:	46bd      	mov	sp, r7
 8007bbe:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007bc2:	bf00      	nop
 8007bc4:	00f42400 	.word	0x00f42400

08007bc8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007bc8:	b480      	push	{r7}
 8007bca:	b083      	sub	sp, #12
 8007bcc:	af00      	add	r7, sp, #0
 8007bce:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007bd4:	f003 0301 	and.w	r3, r3, #1
 8007bd8:	2b00      	cmp	r3, #0
 8007bda:	d00a      	beq.n	8007bf2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	685b      	ldr	r3, [r3, #4]
 8007be2:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	681b      	ldr	r3, [r3, #0]
 8007bee:	430a      	orrs	r2, r1
 8007bf0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007bf6:	f003 0302 	and.w	r3, r3, #2
 8007bfa:	2b00      	cmp	r3, #0
 8007bfc:	d00a      	beq.n	8007c14 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	685b      	ldr	r3, [r3, #4]
 8007c04:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	681b      	ldr	r3, [r3, #0]
 8007c10:	430a      	orrs	r2, r1
 8007c12:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c18:	f003 0304 	and.w	r3, r3, #4
 8007c1c:	2b00      	cmp	r3, #0
 8007c1e:	d00a      	beq.n	8007c36 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	681b      	ldr	r3, [r3, #0]
 8007c24:	685b      	ldr	r3, [r3, #4]
 8007c26:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	681b      	ldr	r3, [r3, #0]
 8007c32:	430a      	orrs	r2, r1
 8007c34:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c3a:	f003 0308 	and.w	r3, r3, #8
 8007c3e:	2b00      	cmp	r3, #0
 8007c40:	d00a      	beq.n	8007c58 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	681b      	ldr	r3, [r3, #0]
 8007c46:	685b      	ldr	r3, [r3, #4]
 8007c48:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	430a      	orrs	r2, r1
 8007c56:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c5c:	f003 0310 	and.w	r3, r3, #16
 8007c60:	2b00      	cmp	r3, #0
 8007c62:	d00a      	beq.n	8007c7a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	681b      	ldr	r3, [r3, #0]
 8007c68:	689b      	ldr	r3, [r3, #8]
 8007c6a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	681b      	ldr	r3, [r3, #0]
 8007c76:	430a      	orrs	r2, r1
 8007c78:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c7e:	f003 0320 	and.w	r3, r3, #32
 8007c82:	2b00      	cmp	r3, #0
 8007c84:	d00a      	beq.n	8007c9c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	681b      	ldr	r3, [r3, #0]
 8007c8a:	689b      	ldr	r3, [r3, #8]
 8007c8c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	430a      	orrs	r2, r1
 8007c9a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ca0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007ca4:	2b00      	cmp	r3, #0
 8007ca6:	d01a      	beq.n	8007cde <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	685b      	ldr	r3, [r3, #4]
 8007cae:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	430a      	orrs	r2, r1
 8007cbc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007cc2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007cc6:	d10a      	bne.n	8007cde <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	681b      	ldr	r3, [r3, #0]
 8007ccc:	685b      	ldr	r3, [r3, #4]
 8007cce:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	681b      	ldr	r3, [r3, #0]
 8007cda:	430a      	orrs	r2, r1
 8007cdc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ce2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007ce6:	2b00      	cmp	r3, #0
 8007ce8:	d00a      	beq.n	8007d00 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	681b      	ldr	r3, [r3, #0]
 8007cee:	685b      	ldr	r3, [r3, #4]
 8007cf0:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	681b      	ldr	r3, [r3, #0]
 8007cfc:	430a      	orrs	r2, r1
 8007cfe:	605a      	str	r2, [r3, #4]
  }
}
 8007d00:	bf00      	nop
 8007d02:	370c      	adds	r7, #12
 8007d04:	46bd      	mov	sp, r7
 8007d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d0a:	4770      	bx	lr

08007d0c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007d0c:	b580      	push	{r7, lr}
 8007d0e:	b086      	sub	sp, #24
 8007d10:	af02      	add	r7, sp, #8
 8007d12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	2200      	movs	r2, #0
 8007d18:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007d1c:	f7f9 fa04 	bl	8001128 <HAL_GetTick>
 8007d20:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	681b      	ldr	r3, [r3, #0]
 8007d28:	f003 0308 	and.w	r3, r3, #8
 8007d2c:	2b08      	cmp	r3, #8
 8007d2e:	d10e      	bne.n	8007d4e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007d30:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007d34:	9300      	str	r3, [sp, #0]
 8007d36:	68fb      	ldr	r3, [r7, #12]
 8007d38:	2200      	movs	r2, #0
 8007d3a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8007d3e:	6878      	ldr	r0, [r7, #4]
 8007d40:	f000 f82d 	bl	8007d9e <UART_WaitOnFlagUntilTimeout>
 8007d44:	4603      	mov	r3, r0
 8007d46:	2b00      	cmp	r3, #0
 8007d48:	d001      	beq.n	8007d4e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007d4a:	2303      	movs	r3, #3
 8007d4c:	e023      	b.n	8007d96 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	f003 0304 	and.w	r3, r3, #4
 8007d58:	2b04      	cmp	r3, #4
 8007d5a:	d10e      	bne.n	8007d7a <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007d5c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007d60:	9300      	str	r3, [sp, #0]
 8007d62:	68fb      	ldr	r3, [r7, #12]
 8007d64:	2200      	movs	r2, #0
 8007d66:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8007d6a:	6878      	ldr	r0, [r7, #4]
 8007d6c:	f000 f817 	bl	8007d9e <UART_WaitOnFlagUntilTimeout>
 8007d70:	4603      	mov	r3, r0
 8007d72:	2b00      	cmp	r3, #0
 8007d74:	d001      	beq.n	8007d7a <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007d76:	2303      	movs	r3, #3
 8007d78:	e00d      	b.n	8007d96 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	2220      	movs	r2, #32
 8007d7e:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	2220      	movs	r2, #32
 8007d84:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	2200      	movs	r2, #0
 8007d8a:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	2200      	movs	r2, #0
 8007d90:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8007d94:	2300      	movs	r3, #0
}
 8007d96:	4618      	mov	r0, r3
 8007d98:	3710      	adds	r7, #16
 8007d9a:	46bd      	mov	sp, r7
 8007d9c:	bd80      	pop	{r7, pc}

08007d9e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007d9e:	b580      	push	{r7, lr}
 8007da0:	b09c      	sub	sp, #112	; 0x70
 8007da2:	af00      	add	r7, sp, #0
 8007da4:	60f8      	str	r0, [r7, #12]
 8007da6:	60b9      	str	r1, [r7, #8]
 8007da8:	603b      	str	r3, [r7, #0]
 8007daa:	4613      	mov	r3, r2
 8007dac:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007dae:	e0a5      	b.n	8007efc <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007db0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007db2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007db6:	f000 80a1 	beq.w	8007efc <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007dba:	f7f9 f9b5 	bl	8001128 <HAL_GetTick>
 8007dbe:	4602      	mov	r2, r0
 8007dc0:	683b      	ldr	r3, [r7, #0]
 8007dc2:	1ad3      	subs	r3, r2, r3
 8007dc4:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8007dc6:	429a      	cmp	r2, r3
 8007dc8:	d302      	bcc.n	8007dd0 <UART_WaitOnFlagUntilTimeout+0x32>
 8007dca:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007dcc:	2b00      	cmp	r3, #0
 8007dce:	d13e      	bne.n	8007e4e <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007dd0:	68fb      	ldr	r3, [r7, #12]
 8007dd2:	681b      	ldr	r3, [r3, #0]
 8007dd4:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007dd6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007dd8:	e853 3f00 	ldrex	r3, [r3]
 8007ddc:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8007dde:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007de0:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8007de4:	667b      	str	r3, [r7, #100]	; 0x64
 8007de6:	68fb      	ldr	r3, [r7, #12]
 8007de8:	681b      	ldr	r3, [r3, #0]
 8007dea:	461a      	mov	r2, r3
 8007dec:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007dee:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007df0:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007df2:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007df4:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8007df6:	e841 2300 	strex	r3, r2, [r1]
 8007dfa:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8007dfc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007dfe:	2b00      	cmp	r3, #0
 8007e00:	d1e6      	bne.n	8007dd0 <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007e02:	68fb      	ldr	r3, [r7, #12]
 8007e04:	681b      	ldr	r3, [r3, #0]
 8007e06:	3308      	adds	r3, #8
 8007e08:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e0a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007e0c:	e853 3f00 	ldrex	r3, [r3]
 8007e10:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007e12:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e14:	f023 0301 	bic.w	r3, r3, #1
 8007e18:	663b      	str	r3, [r7, #96]	; 0x60
 8007e1a:	68fb      	ldr	r3, [r7, #12]
 8007e1c:	681b      	ldr	r3, [r3, #0]
 8007e1e:	3308      	adds	r3, #8
 8007e20:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8007e22:	64ba      	str	r2, [r7, #72]	; 0x48
 8007e24:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e26:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8007e28:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007e2a:	e841 2300 	strex	r3, r2, [r1]
 8007e2e:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8007e30:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007e32:	2b00      	cmp	r3, #0
 8007e34:	d1e5      	bne.n	8007e02 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8007e36:	68fb      	ldr	r3, [r7, #12]
 8007e38:	2220      	movs	r2, #32
 8007e3a:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8007e3c:	68fb      	ldr	r3, [r7, #12]
 8007e3e:	2220      	movs	r2, #32
 8007e40:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8007e42:	68fb      	ldr	r3, [r7, #12]
 8007e44:	2200      	movs	r2, #0
 8007e46:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8007e4a:	2303      	movs	r3, #3
 8007e4c:	e067      	b.n	8007f1e <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8007e4e:	68fb      	ldr	r3, [r7, #12]
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	681b      	ldr	r3, [r3, #0]
 8007e54:	f003 0304 	and.w	r3, r3, #4
 8007e58:	2b00      	cmp	r3, #0
 8007e5a:	d04f      	beq.n	8007efc <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007e5c:	68fb      	ldr	r3, [r7, #12]
 8007e5e:	681b      	ldr	r3, [r3, #0]
 8007e60:	69db      	ldr	r3, [r3, #28]
 8007e62:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007e66:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007e6a:	d147      	bne.n	8007efc <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007e6c:	68fb      	ldr	r3, [r7, #12]
 8007e6e:	681b      	ldr	r3, [r3, #0]
 8007e70:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007e74:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007e76:	68fb      	ldr	r3, [r7, #12]
 8007e78:	681b      	ldr	r3, [r3, #0]
 8007e7a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007e7e:	e853 3f00 	ldrex	r3, [r3]
 8007e82:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007e84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e86:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8007e8a:	66fb      	str	r3, [r7, #108]	; 0x6c
 8007e8c:	68fb      	ldr	r3, [r7, #12]
 8007e8e:	681b      	ldr	r3, [r3, #0]
 8007e90:	461a      	mov	r2, r3
 8007e92:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007e94:	637b      	str	r3, [r7, #52]	; 0x34
 8007e96:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e98:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8007e9a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007e9c:	e841 2300 	strex	r3, r2, [r1]
 8007ea0:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8007ea2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007ea4:	2b00      	cmp	r3, #0
 8007ea6:	d1e6      	bne.n	8007e76 <UART_WaitOnFlagUntilTimeout+0xd8>
#endif /* USART_CR1_FIFOEN */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007ea8:	68fb      	ldr	r3, [r7, #12]
 8007eaa:	681b      	ldr	r3, [r3, #0]
 8007eac:	3308      	adds	r3, #8
 8007eae:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007eb0:	697b      	ldr	r3, [r7, #20]
 8007eb2:	e853 3f00 	ldrex	r3, [r3]
 8007eb6:	613b      	str	r3, [r7, #16]
   return(result);
 8007eb8:	693b      	ldr	r3, [r7, #16]
 8007eba:	f023 0301 	bic.w	r3, r3, #1
 8007ebe:	66bb      	str	r3, [r7, #104]	; 0x68
 8007ec0:	68fb      	ldr	r3, [r7, #12]
 8007ec2:	681b      	ldr	r3, [r3, #0]
 8007ec4:	3308      	adds	r3, #8
 8007ec6:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8007ec8:	623a      	str	r2, [r7, #32]
 8007eca:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ecc:	69f9      	ldr	r1, [r7, #28]
 8007ece:	6a3a      	ldr	r2, [r7, #32]
 8007ed0:	e841 2300 	strex	r3, r2, [r1]
 8007ed4:	61bb      	str	r3, [r7, #24]
   return(result);
 8007ed6:	69bb      	ldr	r3, [r7, #24]
 8007ed8:	2b00      	cmp	r3, #0
 8007eda:	d1e5      	bne.n	8007ea8 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8007edc:	68fb      	ldr	r3, [r7, #12]
 8007ede:	2220      	movs	r2, #32
 8007ee0:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8007ee2:	68fb      	ldr	r3, [r7, #12]
 8007ee4:	2220      	movs	r2, #32
 8007ee6:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007ee8:	68fb      	ldr	r3, [r7, #12]
 8007eea:	2220      	movs	r2, #32
 8007eec:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007ef0:	68fb      	ldr	r3, [r7, #12]
 8007ef2:	2200      	movs	r2, #0
 8007ef4:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8007ef8:	2303      	movs	r3, #3
 8007efa:	e010      	b.n	8007f1e <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007efc:	68fb      	ldr	r3, [r7, #12]
 8007efe:	681b      	ldr	r3, [r3, #0]
 8007f00:	69da      	ldr	r2, [r3, #28]
 8007f02:	68bb      	ldr	r3, [r7, #8]
 8007f04:	4013      	ands	r3, r2
 8007f06:	68ba      	ldr	r2, [r7, #8]
 8007f08:	429a      	cmp	r2, r3
 8007f0a:	bf0c      	ite	eq
 8007f0c:	2301      	moveq	r3, #1
 8007f0e:	2300      	movne	r3, #0
 8007f10:	b2db      	uxtb	r3, r3
 8007f12:	461a      	mov	r2, r3
 8007f14:	79fb      	ldrb	r3, [r7, #7]
 8007f16:	429a      	cmp	r2, r3
 8007f18:	f43f af4a 	beq.w	8007db0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007f1c:	2300      	movs	r3, #0
}
 8007f1e:	4618      	mov	r0, r3
 8007f20:	3770      	adds	r7, #112	; 0x70
 8007f22:	46bd      	mov	sp, r7
 8007f24:	bd80      	pop	{r7, pc}

08007f26 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007f26:	b480      	push	{r7}
 8007f28:	b095      	sub	sp, #84	; 0x54
 8007f2a:	af00      	add	r7, sp, #0
 8007f2c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f34:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007f36:	e853 3f00 	ldrex	r3, [r3]
 8007f3a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8007f3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f3e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007f42:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	681b      	ldr	r3, [r3, #0]
 8007f48:	461a      	mov	r2, r3
 8007f4a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007f4c:	643b      	str	r3, [r7, #64]	; 0x40
 8007f4e:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f50:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8007f52:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007f54:	e841 2300 	strex	r3, r2, [r1]
 8007f58:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007f5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f5c:	2b00      	cmp	r3, #0
 8007f5e:	d1e6      	bne.n	8007f2e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	681b      	ldr	r3, [r3, #0]
 8007f64:	3308      	adds	r3, #8
 8007f66:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f68:	6a3b      	ldr	r3, [r7, #32]
 8007f6a:	e853 3f00 	ldrex	r3, [r3]
 8007f6e:	61fb      	str	r3, [r7, #28]
   return(result);
 8007f70:	69fb      	ldr	r3, [r7, #28]
 8007f72:	f023 0301 	bic.w	r3, r3, #1
 8007f76:	64bb      	str	r3, [r7, #72]	; 0x48
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	681b      	ldr	r3, [r3, #0]
 8007f7c:	3308      	adds	r3, #8
 8007f7e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007f80:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007f82:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f84:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007f86:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007f88:	e841 2300 	strex	r3, r2, [r1]
 8007f8c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007f8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f90:	2b00      	cmp	r3, #0
 8007f92:	d1e5      	bne.n	8007f60 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007f98:	2b01      	cmp	r3, #1
 8007f9a:	d118      	bne.n	8007fce <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	681b      	ldr	r3, [r3, #0]
 8007fa0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fa2:	68fb      	ldr	r3, [r7, #12]
 8007fa4:	e853 3f00 	ldrex	r3, [r3]
 8007fa8:	60bb      	str	r3, [r7, #8]
   return(result);
 8007faa:	68bb      	ldr	r3, [r7, #8]
 8007fac:	f023 0310 	bic.w	r3, r3, #16
 8007fb0:	647b      	str	r3, [r7, #68]	; 0x44
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	681b      	ldr	r3, [r3, #0]
 8007fb6:	461a      	mov	r2, r3
 8007fb8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007fba:	61bb      	str	r3, [r7, #24]
 8007fbc:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fbe:	6979      	ldr	r1, [r7, #20]
 8007fc0:	69ba      	ldr	r2, [r7, #24]
 8007fc2:	e841 2300 	strex	r3, r2, [r1]
 8007fc6:	613b      	str	r3, [r7, #16]
   return(result);
 8007fc8:	693b      	ldr	r3, [r7, #16]
 8007fca:	2b00      	cmp	r3, #0
 8007fcc:	d1e6      	bne.n	8007f9c <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	2220      	movs	r2, #32
 8007fd2:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	2200      	movs	r2, #0
 8007fd8:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	2200      	movs	r2, #0
 8007fde:	665a      	str	r2, [r3, #100]	; 0x64
}
 8007fe0:	bf00      	nop
 8007fe2:	3754      	adds	r7, #84	; 0x54
 8007fe4:	46bd      	mov	sp, r7
 8007fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fea:	4770      	bx	lr

08007fec <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007fec:	b580      	push	{r7, lr}
 8007fee:	b084      	sub	sp, #16
 8007ff0:	af00      	add	r7, sp, #0
 8007ff2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007ff8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8007ffa:	68fb      	ldr	r3, [r7, #12]
 8007ffc:	2200      	movs	r2, #0
 8007ffe:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8008002:	68fb      	ldr	r3, [r7, #12]
 8008004:	2200      	movs	r2, #0
 8008006:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800800a:	68f8      	ldr	r0, [r7, #12]
 800800c:	f7ff fb6c 	bl	80076e8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008010:	bf00      	nop
 8008012:	3710      	adds	r7, #16
 8008014:	46bd      	mov	sp, r7
 8008016:	bd80      	pop	{r7, pc}

08008018 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008018:	b580      	push	{r7, lr}
 800801a:	b088      	sub	sp, #32
 800801c:	af00      	add	r7, sp, #0
 800801e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	681b      	ldr	r3, [r3, #0]
 8008024:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008026:	68fb      	ldr	r3, [r7, #12]
 8008028:	e853 3f00 	ldrex	r3, [r3]
 800802c:	60bb      	str	r3, [r7, #8]
   return(result);
 800802e:	68bb      	ldr	r3, [r7, #8]
 8008030:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008034:	61fb      	str	r3, [r7, #28]
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	681b      	ldr	r3, [r3, #0]
 800803a:	461a      	mov	r2, r3
 800803c:	69fb      	ldr	r3, [r7, #28]
 800803e:	61bb      	str	r3, [r7, #24]
 8008040:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008042:	6979      	ldr	r1, [r7, #20]
 8008044:	69ba      	ldr	r2, [r7, #24]
 8008046:	e841 2300 	strex	r3, r2, [r1]
 800804a:	613b      	str	r3, [r7, #16]
   return(result);
 800804c:	693b      	ldr	r3, [r7, #16]
 800804e:	2b00      	cmp	r3, #0
 8008050:	d1e6      	bne.n	8008020 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	2220      	movs	r2, #32
 8008056:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	2200      	movs	r2, #0
 800805c:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800805e:	6878      	ldr	r0, [r7, #4]
 8008060:	f7ff fb38 	bl	80076d4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008064:	bf00      	nop
 8008066:	3720      	adds	r7, #32
 8008068:	46bd      	mov	sp, r7
 800806a:	bd80      	pop	{r7, pc}

0800806c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800806c:	b480      	push	{r7}
 800806e:	b083      	sub	sp, #12
 8008070:	af00      	add	r7, sp, #0
 8008072:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8008074:	bf00      	nop
 8008076:	370c      	adds	r7, #12
 8008078:	46bd      	mov	sp, r7
 800807a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800807e:	4770      	bx	lr

08008080 <stimLib_stimInit>:
/*
 BRIEF
 - Initalize stimulation library. Preempt system resources and peripherals.
 */
stim_lib_rsp_t stimLib_stimInit(void)
{
 8008080:	b580      	push	{r7, lr}
 8008082:	b082      	sub	sp, #8
 8008084:	af00      	add	r7, sp, #0
	stim_lib_rsp_t rslt;

	TD_DEBUG_PRINT(("STIM_LIB: stimLib_stimInit()\n"));
 8008086:	480c      	ldr	r0, [pc, #48]	; (80080b8 <stimLib_stimInit+0x38>)
 8008088:	f002 f86a 	bl	800a160 <puts>

	if (stimLib_stateGet() != stim_lib_state_uninitialized)
 800808c:	f001 f8a0 	bl	80091d0 <stimLib_stateGet>
 8008090:	4603      	mov	r3, r0
 8008092:	2b00      	cmp	r3, #0
 8008094:	d001      	beq.n	800809a <stimLib_stimInit+0x1a>
	{
		return stim_lib_stim_rsp_invalid_status;
 8008096:	2303      	movs	r3, #3
 8008098:	e00a      	b.n	80080b0 <stimLib_stimInit+0x30>
	}

	rslt = stimLib_initResrc();
 800809a:	f000 f92f 	bl	80082fc <stimLib_initResrc>
 800809e:	4603      	mov	r3, r0
 80080a0:	71fb      	strb	r3, [r7, #7]

	if (rslt == stim_lib_stim_rsp_ok)
 80080a2:	79fb      	ldrb	r3, [r7, #7]
 80080a4:	2b00      	cmp	r3, #0
 80080a6:	d102      	bne.n	80080ae <stimLib_stimInit+0x2e>
	{
		stimLib_stateSet(stim_lib_state_idle);
 80080a8:	2001      	movs	r0, #1
 80080aa:	f001 f89d 	bl	80091e8 <stimLib_stateSet>
	}

	return rslt;
 80080ae:	79fb      	ldrb	r3, [r7, #7]
}
 80080b0:	4618      	mov	r0, r3
 80080b2:	3708      	adds	r7, #8
 80080b4:	46bd      	mov	sp, r7
 80080b6:	bd80      	pop	{r7, pc}
 80080b8:	0800b0e8 	.word	0x0800b0e8

080080bc <stimLib_stimSignalConfig>:
/*
 BRIEF
 - Setup signal pusle of stimulation configuration.
 */
stim_lib_rsp_t stimLib_stimSignalConfig(stim_signal_cfg_t *signal_cfg)
{
 80080bc:	b580      	push	{r7, lr}
 80080be:	b082      	sub	sp, #8
 80080c0:	af00      	add	r7, sp, #0
 80080c2:	6078      	str	r0, [r7, #4]
	if (signal_cfg == NULL || stimLib_signalParamCheck(signal_cfg) == false)
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	2b00      	cmp	r3, #0
 80080c8:	d008      	beq.n	80080dc <stimLib_stimSignalConfig+0x20>
 80080ca:	6878      	ldr	r0, [r7, #4]
 80080cc:	f001 f98c 	bl	80093e8 <stimLib_signalParamCheck>
 80080d0:	4603      	mov	r3, r0
 80080d2:	f083 0301 	eor.w	r3, r3, #1
 80080d6:	b2db      	uxtb	r3, r3
 80080d8:	2b00      	cmp	r3, #0
 80080da:	d001      	beq.n	80080e0 <stimLib_stimSignalConfig+0x24>
	{
		return stim_lib_stim_rsp_invalid_parameter;
 80080dc:	2304      	movs	r3, #4
 80080de:	e00a      	b.n	80080f6 <stimLib_stimSignalConfig+0x3a>
	}

	if (stimLib_stateGet() == stim_lib_state_idle)
 80080e0:	f001 f876 	bl	80091d0 <stimLib_stateGet>
 80080e4:	4603      	mov	r3, r0
 80080e6:	2b01      	cmp	r3, #1
 80080e8:	d104      	bne.n	80080f4 <stimLib_stimSignalConfig+0x38>
	{
		stimLib_stateSigParamSet(signal_cfg);
 80080ea:	6878      	ldr	r0, [r7, #4]
 80080ec:	f001 f8ec 	bl	80092c8 <stimLib_stateSigParamSet>

		return stim_lib_stim_rsp_ok;
 80080f0:	2300      	movs	r3, #0
 80080f2:	e000      	b.n	80080f6 <stimLib_stimSignalConfig+0x3a>
	}
	else
	{
		return stim_lib_stim_rsp_invalid_status;
 80080f4:	2303      	movs	r3, #3
	}
}
 80080f6:	4618      	mov	r0, r3
 80080f8:	3708      	adds	r7, #8
 80080fa:	46bd      	mov	sp, r7
 80080fc:	bd80      	pop	{r7, pc}

080080fe <stimLib_stimTriggerConfig>:
/*
 BRIEF
 - Setup trigger of stimulation configuration.
 */
stim_lib_rsp_t stimLib_stimTriggerConfig(stim_trg_cfg_t *trg_cfg)
{
 80080fe:	b580      	push	{r7, lr}
 8008100:	b082      	sub	sp, #8
 8008102:	af00      	add	r7, sp, #0
 8008104:	6078      	str	r0, [r7, #4]
	if (trg_cfg == NULL || stimLib_triggerParamCheck(trg_cfg) == false)
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	2b00      	cmp	r3, #0
 800810a:	d008      	beq.n	800811e <stimLib_stimTriggerConfig+0x20>
 800810c:	6878      	ldr	r0, [r7, #4]
 800810e:	f001 f9a3 	bl	8009458 <stimLib_triggerParamCheck>
 8008112:	4603      	mov	r3, r0
 8008114:	f083 0301 	eor.w	r3, r3, #1
 8008118:	b2db      	uxtb	r3, r3
 800811a:	2b00      	cmp	r3, #0
 800811c:	d001      	beq.n	8008122 <stimLib_stimTriggerConfig+0x24>
	{
		return stim_lib_stim_rsp_invalid_parameter;
 800811e:	2304      	movs	r3, #4
 8008120:	e00a      	b.n	8008138 <stimLib_stimTriggerConfig+0x3a>
	}

	if (stimLib_stateGet() == stim_lib_state_idle)
 8008122:	f001 f855 	bl	80091d0 <stimLib_stateGet>
 8008126:	4603      	mov	r3, r0
 8008128:	2b01      	cmp	r3, #1
 800812a:	d104      	bne.n	8008136 <stimLib_stimTriggerConfig+0x38>
	{
		stimLib_stateTrgParamSet(trg_cfg);
 800812c:	6878      	ldr	r0, [r7, #4]
 800812e:	f001 f8ef 	bl	8009310 <stimLib_stateTrgParamSet>

		return stim_lib_stim_rsp_ok;
 8008132:	2300      	movs	r3, #0
 8008134:	e000      	b.n	8008138 <stimLib_stimTriggerConfig+0x3a>
	}
	else
	{
		return stim_lib_stim_rsp_invalid_status;
 8008136:	2303      	movs	r3, #3
	}

}
 8008138:	4618      	mov	r0, r3
 800813a:	3708      	adds	r7, #8
 800813c:	46bd      	mov	sp, r7
 800813e:	bd80      	pop	{r7, pc}

08008140 <stimLib_stimSessionStart>:
/*
 BRIEF
 - Start stimulation session.
 */
stim_lib_rsp_t stimLib_stimSessionStart(void)
{
 8008140:	b580      	push	{r7, lr}
 8008142:	b082      	sub	sp, #8
 8008144:	af00      	add	r7, sp, #0
	bool param_rslt;

	if (stimLib_stateGet() == stim_lib_state_idle)
 8008146:	f001 f843 	bl	80091d0 <stimLib_stateGet>
 800814a:	4603      	mov	r3, r0
 800814c:	2b01      	cmp	r3, #1
 800814e:	d11a      	bne.n	8008186 <stimLib_stimSessionStart+0x46>
	{
		param_rslt = stimLib_stateSigParamCheck();
 8008150:	f001 f90a 	bl	8009368 <stimLib_stateSigParamCheck>
 8008154:	4603      	mov	r3, r0
 8008156:	71fb      	strb	r3, [r7, #7]

		if (param_rslt == true)
 8008158:	79fb      	ldrb	r3, [r7, #7]
 800815a:	2b00      	cmp	r3, #0
 800815c:	d011      	beq.n	8008182 <stimLib_stimSessionStart+0x42>
		{
			param_rslt = stimLib_paramSetting();
 800815e:	f001 f98b 	bl	8009478 <stimLib_paramSetting>
 8008162:	4603      	mov	r3, r0
 8008164:	71fb      	strb	r3, [r7, #7]

			/* VOLTAGE CONTROL PRESTART */
			if (STIM_LIB_STATE_TRG_VOLT_PRESTART == true)
 8008166:	4b0a      	ldr	r3, [pc, #40]	; (8008190 <stimLib_stimSessionStart+0x50>)
 8008168:	7c1b      	ldrb	r3, [r3, #16]
 800816a:	2b00      	cmp	r3, #0
 800816c:	d001      	beq.n	8008172 <stimLib_stimSessionStart+0x32>
				 * STEP UP VOLTAGE CONTROL START
				 *
				 * START STEPUP PULSE TIMER :: TIMER 1
				 * START STEPUP FEEDBACK TIMER :: TIMER 6
				 * */
				stimLib_stepupStart();
 800816e:	f001 fe73 	bl	8009e58 <stimLib_stepupStart>
			}

			stimLib_stateSet(stim_lib_state_session_idle);
 8008172:	2002      	movs	r0, #2
 8008174:	f001 f838 	bl	80091e8 <stimLib_stateSet>
			TD_DEBUG_PRINT(("STIM_LIB: Session Start >> Session IDLE\n"));
 8008178:	4806      	ldr	r0, [pc, #24]	; (8008194 <stimLib_stimSessionStart+0x54>)
 800817a:	f001 fff1 	bl	800a160 <puts>

			return stim_lib_stim_rsp_ok;
 800817e:	2300      	movs	r3, #0
 8008180:	e002      	b.n	8008188 <stimLib_stimSessionStart+0x48>
		}
		else
		{
			return stim_lib_stim_rsp_invalid_parameter;
 8008182:	2304      	movs	r3, #4
 8008184:	e000      	b.n	8008188 <stimLib_stimSessionStart+0x48>
		}
	}

	else
	{
		return stim_lib_stim_rsp_invalid_status;
 8008186:	2303      	movs	r3, #3
	}
}
 8008188:	4618      	mov	r0, r3
 800818a:	3708      	adds	r7, #8
 800818c:	46bd      	mov	sp, r7
 800818e:	bd80      	pop	{r7, pc}
 8008190:	200003ec 	.word	0x200003ec
 8008194:	0800b108 	.word	0x0800b108

08008198 <stimLib_stimStart>:
/*
 BRIEF
 - Start stimulation signal output in a session.
 */
stim_lib_rsp_t stimLib_stimStart(void)
{
 8008198:	b580      	push	{r7, lr}
 800819a:	af00      	add	r7, sp, #0

	if (stimLib_stateGet() == stim_lib_state_session_idle)
 800819c:	f001 f818 	bl	80091d0 <stimLib_stateGet>
 80081a0:	4603      	mov	r3, r0
 80081a2:	2b02      	cmp	r3, #2
 80081a4:	d106      	bne.n	80081b4 <stimLib_stimStart+0x1c>
	{
		stimLib_stimPulseStart();
 80081a6:	f001 f981 	bl	80094ac <stimLib_stimPulseStart>
		stimLib_stateSet(stim_lib_state_stimulating);
 80081aa:	2003      	movs	r0, #3
 80081ac:	f001 f81c 	bl	80091e8 <stimLib_stateSet>

		return stim_lib_stim_rsp_ok;
 80081b0:	2300      	movs	r3, #0
 80081b2:	e000      	b.n	80081b6 <stimLib_stimStart+0x1e>
	}
	else
	{
		return stim_lib_stim_rsp_invalid_status;
 80081b4:	2303      	movs	r3, #3
	}
}
 80081b6:	4618      	mov	r0, r3
 80081b8:	bd80      	pop	{r7, pc}

080081ba <stimLib_chkSystem>:
#include "stim_lib_common.h"

#include "td_debug.h"

bool stimLib_chkSystem(void)
{
 80081ba:	b480      	push	{r7}
 80081bc:	af00      	add	r7, sp, #0
#ifdef	STM32L412xx
	return true;
 80081be:	2301      	movs	r3, #1
#else
	return false;
#endif

}
 80081c0:	4618      	mov	r0, r3
 80081c2:	46bd      	mov	sp, r7
 80081c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081c8:	4770      	bx	lr
	...

080081cc <stimLib_errorHandle>:
#include "stim_lib_error.h"

#include "td_debug.h"

void stimLib_errorHandle(void)
{
 80081cc:	b580      	push	{r7, lr}
 80081ce:	af00      	add	r7, sp, #0
	 1. Stop voltage
	 2. Stop Stimulation
	 3. Set state to error
	 ...
	 */
	stimLib_stepupStop();
 80081d0:	f001 fe52 	bl	8009e78 <stimLib_stepupStop>
	stimLib_stimPulseStop();
 80081d4:	f001 f984 	bl	80094e0 <stimLib_stimPulseStop>
	stimLib_paramClear();
 80081d8:	f001 f95f 	bl	800949a <stimLib_paramClear>
	stimLib_stateSet(stim_lib_state_error);
 80081dc:	2005      	movs	r0, #5
 80081de:	f001 f803 	bl	80091e8 <stimLib_stateSet>

	sitmLib_appErrorHandle_callback();
 80081e2:	f000 f807 	bl	80081f4 <sitmLib_appErrorHandle_callback>

	TD_DEBUG_PRINT(("STIM_LIB: ERROR!!\n"));
 80081e6:	4802      	ldr	r0, [pc, #8]	; (80081f0 <stimLib_errorHandle+0x24>)
 80081e8:	f001 ffba 	bl	800a160 <puts>
}
 80081ec:	bf00      	nop
 80081ee:	bd80      	pop	{r7, pc}
 80081f0:	0800b130 	.word	0x0800b130

080081f4 <sitmLib_appErrorHandle_callback>:

void sitmLib_appErrorHandle_callback(void)
{
 80081f4:	b480      	push	{r7}
 80081f6:	af00      	add	r7, sp, #0
}
 80081f8:	bf00      	nop
 80081fa:	46bd      	mov	sp, r7
 80081fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008200:	4770      	bx	lr
	...

08008204 <stimLib_initResource>:
#define STIM_LIB_RESOURCE_INIT_ERROR				false
#define STIM_LIB_RESOURCE_INIT_OK					true


static void stimLib_initResource(bool *resource_check)
{
 8008204:	b590      	push	{r4, r7, lr}
 8008206:	b085      	sub	sp, #20
 8008208:	af00      	add	r7, sp, #0
 800820a:	6078      	str	r0, [r7, #4]
	uint8_t i;

	if (resource_check == NULL)
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	2b00      	cmp	r3, #0
 8008210:	d06d      	beq.n	80082ee <stimLib_initResource+0xea>
	{
		return;
	}

	for (i = STIM_LIB_RESRC_START; i < stim_lib_resrc_max; i++)
 8008212:	2300      	movs	r3, #0
 8008214:	73fb      	strb	r3, [r7, #15]
 8008216:	e007      	b.n	8008228 <stimLib_initResource+0x24>
	{
		resource_check[i] = false;
 8008218:	7bfb      	ldrb	r3, [r7, #15]
 800821a:	687a      	ldr	r2, [r7, #4]
 800821c:	4413      	add	r3, r2
 800821e:	2200      	movs	r2, #0
 8008220:	701a      	strb	r2, [r3, #0]
	for (i = STIM_LIB_RESRC_START; i < stim_lib_resrc_max; i++)
 8008222:	7bfb      	ldrb	r3, [r7, #15]
 8008224:	3301      	adds	r3, #1
 8008226:	73fb      	strb	r3, [r7, #15]
 8008228:	7bfb      	ldrb	r3, [r7, #15]
 800822a:	2b06      	cmp	r3, #6
 800822c:	d9f4      	bls.n	8008218 <stimLib_initResource+0x14>
	}

	for (i = STIM_LIB_RESRC_START; i < stim_lib_resrc_max; i++)
 800822e:	2300      	movs	r3, #0
 8008230:	73fb      	strb	r3, [r7, #15]
 8008232:	e058      	b.n	80082e6 <stimLib_initResource+0xe2>
	{
		switch (i)
 8008234:	7bfb      	ldrb	r3, [r7, #15]
 8008236:	2b06      	cmp	r3, #6
 8008238:	d848      	bhi.n	80082cc <stimLib_initResource+0xc8>
 800823a:	a201      	add	r2, pc, #4	; (adr r2, 8008240 <stimLib_initResource+0x3c>)
 800823c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008240:	0800825d 	.word	0x0800825d
 8008244:	0800826d 	.word	0x0800826d
 8008248:	0800827d 	.word	0x0800827d
 800824c:	0800828d 	.word	0x0800828d
 8008250:	0800829d 	.word	0x0800829d
 8008254:	080082ad 	.word	0x080082ad
 8008258:	080082bd 	.word	0x080082bd
		{
		case stim_lib_resrc_dma:
			resource_check[i] = stimLib_dmaInit();
 800825c:	7bfb      	ldrb	r3, [r7, #15]
 800825e:	687a      	ldr	r2, [r7, #4]
 8008260:	18d4      	adds	r4, r2, r3
 8008262:	f000 fa31 	bl	80086c8 <stimLib_dmaInit>
 8008266:	4603      	mov	r3, r0
 8008268:	7023      	strb	r3, [r4, #0]
			break;
 800826a:	e030      	b.n	80082ce <stimLib_initResource+0xca>

		case stim_lib_resrc_tim1:
			resource_check[i] = stimLib_tim1_Init();
 800826c:	7bfb      	ldrb	r3, [r7, #15]
 800826e:	687a      	ldr	r2, [r7, #4]
 8008270:	18d4      	adds	r4, r2, r3
 8008272:	f000 fa63 	bl	800873c <stimLib_tim1_Init>
 8008276:	4603      	mov	r3, r0
 8008278:	7023      	strb	r3, [r4, #0]
			break;
 800827a:	e028      	b.n	80082ce <stimLib_initResource+0xca>

		case stim_lib_resrc_tim2:
			resource_check[i] = stimLib_tim2_Init();
 800827c:	7bfb      	ldrb	r3, [r7, #15]
 800827e:	687a      	ldr	r2, [r7, #4]
 8008280:	18d4      	adds	r4, r2, r3
 8008282:	f000 faef 	bl	8008864 <stimLib_tim2_Init>
 8008286:	4603      	mov	r3, r0
 8008288:	7023      	strb	r3, [r4, #0]
			break;
 800828a:	e020      	b.n	80082ce <stimLib_initResource+0xca>

		case stim_lib_resrc_tim6:
			resource_check[i] = stimLib_tim6_Init();
 800828c:	7bfb      	ldrb	r3, [r7, #15]
 800828e:	687a      	ldr	r2, [r7, #4]
 8008290:	18d4      	adds	r4, r2, r3
 8008292:	f000 fbb1 	bl	80089f8 <stimLib_tim6_Init>
 8008296:	4603      	mov	r3, r0
 8008298:	7023      	strb	r3, [r4, #0]
			break;
 800829a:	e018      	b.n	80082ce <stimLib_initResource+0xca>

		case stim_lib_resrc_adc1:
			resource_check[i] = stimLib_adc1_Init();
 800829c:	7bfb      	ldrb	r3, [r7, #15]
 800829e:	687a      	ldr	r2, [r7, #4]
 80082a0:	18d4      	adds	r4, r2, r3
 80082a2:	f000 fc07 	bl	8008ab4 <stimLib_adc1_Init>
 80082a6:	4603      	mov	r3, r0
 80082a8:	7023      	strb	r3, [r4, #0]
			break;
 80082aa:	e010      	b.n	80082ce <stimLib_initResource+0xca>

		case stim_lib_resrc_adc2:
			resource_check[i] = stimLib_adc2_Init();
 80082ac:	7bfb      	ldrb	r3, [r7, #15]
 80082ae:	687a      	ldr	r2, [r7, #4]
 80082b0:	18d4      	adds	r4, r2, r3
 80082b2:	f000 fca7 	bl	8008c04 <stimLib_adc2_Init>
 80082b6:	4603      	mov	r3, r0
 80082b8:	7023      	strb	r3, [r4, #0]
			break;
 80082ba:	e008      	b.n	80082ce <stimLib_initResource+0xca>

		case stim_lib_resrc_gpio:
			resource_check[i] = stimLib_gpioInit();
 80082bc:	7bfb      	ldrb	r3, [r7, #15]
 80082be:	687a      	ldr	r2, [r7, #4]
 80082c0:	18d4      	adds	r4, r2, r3
 80082c2:	f000 f993 	bl	80085ec <stimLib_gpioInit>
 80082c6:	4603      	mov	r3, r0
 80082c8:	7023      	strb	r3, [r4, #0]
			break;
 80082ca:	e000      	b.n	80082ce <stimLib_initResource+0xca>

		default:
			break;
 80082cc:	bf00      	nop
		}

		if (resource_check[i] == false)
 80082ce:	7bfb      	ldrb	r3, [r7, #15]
 80082d0:	687a      	ldr	r2, [r7, #4]
 80082d2:	4413      	add	r3, r2
 80082d4:	781b      	ldrb	r3, [r3, #0]
 80082d6:	f083 0301 	eor.w	r3, r3, #1
 80082da:	b2db      	uxtb	r3, r3
 80082dc:	2b00      	cmp	r3, #0
 80082de:	d108      	bne.n	80082f2 <stimLib_initResource+0xee>
	for (i = STIM_LIB_RESRC_START; i < stim_lib_resrc_max; i++)
 80082e0:	7bfb      	ldrb	r3, [r7, #15]
 80082e2:	3301      	adds	r3, #1
 80082e4:	73fb      	strb	r3, [r7, #15]
 80082e6:	7bfb      	ldrb	r3, [r7, #15]
 80082e8:	2b06      	cmp	r3, #6
 80082ea:	d9a3      	bls.n	8008234 <stimLib_initResource+0x30>
 80082ec:	e002      	b.n	80082f4 <stimLib_initResource+0xf0>
		return;
 80082ee:	bf00      	nop
 80082f0:	e000      	b.n	80082f4 <stimLib_initResource+0xf0>
		{
			break;
 80082f2:	bf00      	nop
		}
	}
}
 80082f4:	3714      	adds	r7, #20
 80082f6:	46bd      	mov	sp, r7
 80082f8:	bd90      	pop	{r4, r7, pc}
 80082fa:	bf00      	nop

080082fc <stimLib_initResrc>:

uint8_t stimLib_initResrc(void)
{
 80082fc:	b580      	push	{r7, lr}
 80082fe:	b082      	sub	sp, #8
 8008300:	af00      	add	r7, sp, #0
	uint8_t i;
	bool resrc_chk[stim_lib_resrc_max] =
 8008302:	463b      	mov	r3, r7
 8008304:	2200      	movs	r2, #0
 8008306:	601a      	str	r2, [r3, #0]
 8008308:	f8c3 2003 	str.w	r2, [r3, #3]
	{ false, };

	/* Check system environment */
	if (stimLib_chkSystem() == false)
 800830c:	f7ff ff55 	bl	80081ba <stimLib_chkSystem>
 8008310:	4603      	mov	r3, r0
 8008312:	f083 0301 	eor.w	r3, r3, #1
 8008316:	b2db      	uxtb	r3, r3
 8008318:	2b00      	cmp	r3, #0
 800831a:	d001      	beq.n	8008320 <stimLib_initResrc+0x24>
	{
		return stim_lib_stim_rsp_unsupported;
 800831c:	2305      	movs	r3, #5
 800831e:	e04f      	b.n	80083c0 <stimLib_initResrc+0xc4>
	}

	/* Check system clock */
	if (SystemCoreClock != STIM_LIB_SYSTEM_CLOCK_HZ)
 8008320:	4b29      	ldr	r3, [pc, #164]	; (80083c8 <stimLib_initResrc+0xcc>)
 8008322:	681b      	ldr	r3, [r3, #0]
 8008324:	4a29      	ldr	r2, [pc, #164]	; (80083cc <stimLib_initResrc+0xd0>)
 8008326:	4293      	cmp	r3, r2
 8008328:	d001      	beq.n	800832e <stimLib_initResrc+0x32>
	{
		return stim_lib_stim_rsp_unsupported;
 800832a:	2305      	movs	r3, #5
 800832c:	e048      	b.n	80083c0 <stimLib_initResrc+0xc4>
	}

	if (stimLib_stateGet() != stim_lib_state_uninitialized)
 800832e:	f000 ff4f 	bl	80091d0 <stimLib_stateGet>
 8008332:	4603      	mov	r3, r0
 8008334:	2b00      	cmp	r3, #0
 8008336:	d001      	beq.n	800833c <stimLib_initResrc+0x40>
	{
		return stim_lib_stim_rsp_invalid_status;
 8008338:	2303      	movs	r3, #3
 800833a:	e041      	b.n	80083c0 <stimLib_initResrc+0xc4>
	}
	else
	{
		/* Resource Init */
		stimLib_initResource(resrc_chk);
 800833c:	463b      	mov	r3, r7
 800833e:	4618      	mov	r0, r3
 8008340:	f7ff ff60 	bl	8008204 <stimLib_initResource>
	}

	for (i = STIM_LIB_RESRC_START; i < stim_lib_resrc_max; i++)
 8008344:	2300      	movs	r3, #0
 8008346:	71fb      	strb	r3, [r7, #7]
 8008348:	e00c      	b.n	8008364 <stimLib_initResrc+0x68>
	{
		if (resrc_chk[i] == false)
 800834a:	79fb      	ldrb	r3, [r7, #7]
 800834c:	3308      	adds	r3, #8
 800834e:	443b      	add	r3, r7
 8008350:	f813 3c08 	ldrb.w	r3, [r3, #-8]
 8008354:	f083 0301 	eor.w	r3, r3, #1
 8008358:	b2db      	uxtb	r3, r3
 800835a:	2b00      	cmp	r3, #0
 800835c:	d106      	bne.n	800836c <stimLib_initResrc+0x70>
	for (i = STIM_LIB_RESRC_START; i < stim_lib_resrc_max; i++)
 800835e:	79fb      	ldrb	r3, [r7, #7]
 8008360:	3301      	adds	r3, #1
 8008362:	71fb      	strb	r3, [r7, #7]
 8008364:	79fb      	ldrb	r3, [r7, #7]
 8008366:	2b06      	cmp	r3, #6
 8008368:	d9ef      	bls.n	800834a <stimLib_initResrc+0x4e>
 800836a:	e000      	b.n	800836e <stimLib_initResrc+0x72>
		{
			break;
 800836c:	bf00      	nop
		}
	}

	if (i == stim_lib_resrc_max)
 800836e:	79fb      	ldrb	r3, [r7, #7]
 8008370:	2b07      	cmp	r3, #7
 8008372:	d101      	bne.n	8008378 <stimLib_initResrc+0x7c>
	{
		return stim_lib_stim_rsp_ok;
 8008374:	2300      	movs	r3, #0
 8008376:	e023      	b.n	80083c0 <stimLib_initResrc+0xc4>
	}
	else
	{
		/* Keep the order of stim_lib_resrc_t elements */
		switch (i)
 8008378:	79fb      	ldrb	r3, [r7, #7]
 800837a:	2b06      	cmp	r3, #6
 800837c:	d81e      	bhi.n	80083bc <stimLib_initResrc+0xc0>
 800837e:	a201      	add	r2, pc, #4	; (adr r2, 8008384 <stimLib_initResrc+0x88>)
 8008380:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008384:	080083b9 	.word	0x080083b9
 8008388:	080083b5 	.word	0x080083b5
 800838c:	080083b1 	.word	0x080083b1
 8008390:	080083ad 	.word	0x080083ad
 8008394:	080083a9 	.word	0x080083a9
 8008398:	080083a5 	.word	0x080083a5
 800839c:	080083a1 	.word	0x080083a1
		{
		case stim_lib_resrc_gpio:
			stimLib_gpioDeinit();
 80083a0:	f000 fcb4 	bl	8008d0c <stimLib_gpioDeinit>

		case stim_lib_resrc_adc2:
			stimLib_adc2_Deinit();
 80083a4:	f000 fd0a 	bl	8008dbc <stimLib_adc2_Deinit>

		case stim_lib_resrc_adc1:
			stimLib_adc1_Deinit();
 80083a8:	f000 fcfe 	bl	8008da8 <stimLib_adc1_Deinit>

		case stim_lib_resrc_tim6:
			stimLib_tim6_Deinit();
 80083ac:	f000 fcf2 	bl	8008d94 <stimLib_tim6_Deinit>

		case stim_lib_resrc_tim2:
			stimLib_tim2_Deinit();
 80083b0:	f000 fce6 	bl	8008d80 <stimLib_tim2_Deinit>

		case stim_lib_resrc_tim1:
			stimLib_tim1_Deinit();
 80083b4:	f000 fcda 	bl	8008d6c <stimLib_tim1_Deinit>

		case stim_lib_resrc_dma:
			stimLib_dmaDeinit();
 80083b8:	f000 fcc0 	bl	8008d3c <stimLib_dmaDeinit>

		default:
			break;
 80083bc:	bf00      	nop
		}

		return stim_lib_stim_rsp_failed;
 80083be:	2301      	movs	r3, #1
	}

}
 80083c0:	4618      	mov	r0, r3
 80083c2:	3708      	adds	r7, #8
 80083c4:	46bd      	mov	sp, r7
 80083c6:	bd80      	pop	{r7, pc}
 80083c8:	20000000 	.word	0x20000000
 80083cc:	04c4b400 	.word	0x04c4b400

080083d0 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 80083d0:	b480      	push	{r7}
 80083d2:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80083d4:	f3bf 8f4f 	dsb	sy
}
 80083d8:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80083da:	4b06      	ldr	r3, [pc, #24]	; (80083f4 <__NVIC_SystemReset+0x24>)
 80083dc:	68db      	ldr	r3, [r3, #12]
 80083de:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80083e2:	4904      	ldr	r1, [pc, #16]	; (80083f4 <__NVIC_SystemReset+0x24>)
 80083e4:	4b04      	ldr	r3, [pc, #16]	; (80083f8 <__NVIC_SystemReset+0x28>)
 80083e6:	4313      	orrs	r3, r2
 80083e8:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 80083ea:	f3bf 8f4f 	dsb	sy
}
 80083ee:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 80083f0:	bf00      	nop
 80083f2:	e7fd      	b.n	80083f0 <__NVIC_SystemReset+0x20>
 80083f4:	e000ed00 	.word	0xe000ed00
 80083f8:	05fa0004 	.word	0x05fa0004

080083fc <stimLib_adcWatchdoc_callback>:
/*
 * ADC WATCH DOC INTERRUPT
 * Calling from "HAL_ADC_LevelOutOfWindowCallback()" Function
 * */
void stimLib_adcWatchdoc_callback(void)
{
 80083fc:	b580      	push	{r7, lr}
 80083fe:	af00      	add	r7, sp, #0
	TD_DEBUG_PRINT(
 8008400:	4804      	ldr	r0, [pc, #16]	; (8008414 <stimLib_adcWatchdoc_callback+0x18>)
 8008402:	f001 fead 	bl	800a160 <puts>
			("WATCH DOC INTERRUPT :: stimLib_adcWatchdoc_callback()\r\n"));
	TD_DEBUG_PRINT(("SYSTEM ALL STOP AND RESETs\r\n"));
 8008406:	4804      	ldr	r0, [pc, #16]	; (8008418 <stimLib_adcWatchdoc_callback+0x1c>)
 8008408:	f001 feaa 	bl	800a160 <puts>

	stimLib_errorHandle();
 800840c:	f7ff fede 	bl	80081cc <stimLib_errorHandle>
	/*
	 TODO:

	 Move to error handle
	 */
	NVIC_SystemReset();
 8008410:	f7ff ffde 	bl	80083d0 <__NVIC_SystemReset>
 8008414:	0800b144 	.word	0x0800b144
 8008418:	0800b17c 	.word	0x0800b17c

0800841c <stimLib_adcError_callback>:
/*
 * ADC WATCH DOC INTERRUPT
 * Calling from "HAL_ADC_ErrorCallback()" Function
 * */
void stimLib_adcError_callback(void)
{
 800841c:	b580      	push	{r7, lr}
 800841e:	af00      	add	r7, sp, #0
	TD_DEBUG_PRINT(("ADC ERROR :: stimLib_adcError_callback()\r\n"));
 8008420:	4803      	ldr	r0, [pc, #12]	; (8008430 <stimLib_adcError_callback+0x14>)
 8008422:	f001 fe9d 	bl	800a160 <puts>

	stimLib_errorHandle();
 8008426:	f7ff fed1 	bl	80081cc <stimLib_errorHandle>
	/*
	 TODO:

	 Move to error handle
	 */
	NVIC_SystemReset();
 800842a:	f7ff ffd1 	bl	80083d0 <__NVIC_SystemReset>
 800842e:	bf00      	nop
 8008430:	0800b198 	.word	0x0800b198

08008434 <stimLib_stepup_ctrlCallback>:
/*
 * STEPUP CONTROL CALLBACK
 * Calling from "HAL_TIM_PeriodElapsedCallback()" Function
 * */
void stimLib_stepup_ctrlCallback(TIM_HandleTypeDef *htim)
{
 8008434:	b580      	push	{r7, lr}
 8008436:	b082      	sub	sp, #8
 8008438:	af00      	add	r7, sp, #0
 800843a:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM6)
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	681b      	ldr	r3, [r3, #0]
 8008440:	4a04      	ldr	r2, [pc, #16]	; (8008454 <stimLib_stepup_ctrlCallback+0x20>)
 8008442:	4293      	cmp	r3, r2
 8008444:	d101      	bne.n	800844a <stimLib_stepup_ctrlCallback+0x16>
	{
		stimLib_stepup_ctrlScheduler();
 8008446:	f001 fa5b 	bl	8009900 <stimLib_stepup_ctrlScheduler>
	}
}
 800844a:	bf00      	nop
 800844c:	3708      	adds	r7, #8
 800844e:	46bd      	mov	sp, r7
 8008450:	bd80      	pop	{r7, pc}
 8008452:	bf00      	nop
 8008454:	40001000 	.word	0x40001000

08008458 <stimLib_trgInput_callback>:
/*
 * Trigger Input Callback
 * Calling from "HAL_GPIO_EXTI_Callback()" Function
 * */
void stimLib_trgInput_callback(uint16_t gpio_pin)
{
 8008458:	b580      	push	{r7, lr}
 800845a:	b082      	sub	sp, #8
 800845c:	af00      	add	r7, sp, #0
 800845e:	4603      	mov	r3, r0
 8008460:	80fb      	strh	r3, [r7, #6]
	if (STIM_LIB_TRG_INPUT_PIN_IS_ENABLED(gpio_pin))
 8008462:	88fb      	ldrh	r3, [r7, #6]
 8008464:	2b01      	cmp	r3, #1
 8008466:	d132      	bne.n	80084ce <stimLib_trgInput_callback+0x76>
 8008468:	4b1b      	ldr	r3, [pc, #108]	; (80084d8 <stimLib_trgInput_callback+0x80>)
 800846a:	7cdb      	ldrb	r3, [r3, #19]
 800846c:	2b00      	cmp	r3, #0
 800846e:	d02e      	beq.n	80084ce <stimLib_trgInput_callback+0x76>
	{
		if (STIM_LIB_TRG_INPUT_TOGGLE_IS_ACT_LOW())
 8008470:	4b19      	ldr	r3, [pc, #100]	; (80084d8 <stimLib_trgInput_callback+0x80>)
 8008472:	7d1b      	ldrb	r3, [r3, #20]
 8008474:	2b00      	cmp	r3, #0
 8008476:	d106      	bne.n	8008486 <stimLib_trgInput_callback+0x2e>
 8008478:	4b17      	ldr	r3, [pc, #92]	; (80084d8 <stimLib_trgInput_callback+0x80>)
 800847a:	7d5b      	ldrb	r3, [r3, #21]
 800847c:	2b00      	cmp	r3, #0
 800847e:	d002      	beq.n	8008486 <stimLib_trgInput_callback+0x2e>
		{
			stim_lib_trg_input_active_low_hanlde();
 8008480:	f000 f846 	bl	8008510 <stim_lib_trg_input_active_low_hanlde>
 8008484:	e023      	b.n	80084ce <stimLib_trgInput_callback+0x76>
		}

		else if (STIM_LIB_TRG_INPUT_TOGGLE_IS_ACT_HIGH())
 8008486:	4b14      	ldr	r3, [pc, #80]	; (80084d8 <stimLib_trgInput_callback+0x80>)
 8008488:	7d1b      	ldrb	r3, [r3, #20]
 800848a:	2b01      	cmp	r3, #1
 800848c:	d106      	bne.n	800849c <stimLib_trgInput_callback+0x44>
 800848e:	4b12      	ldr	r3, [pc, #72]	; (80084d8 <stimLib_trgInput_callback+0x80>)
 8008490:	7d5b      	ldrb	r3, [r3, #21]
 8008492:	2b00      	cmp	r3, #0
 8008494:	d002      	beq.n	800849c <stimLib_trgInput_callback+0x44>
		{
			stim_lib_trg_input_active_high_handle();
 8008496:	f000 f84d 	bl	8008534 <stim_lib_trg_input_active_high_handle>
 800849a:	e018      	b.n	80084ce <stimLib_trgInput_callback+0x76>
		}

		else if (STIM_LIB_TRG_INPUT_IS_FALLING_EDGE(
 800849c:	4b0e      	ldr	r3, [pc, #56]	; (80084d8 <stimLib_trgInput_callback+0x80>)
 800849e:	7d1b      	ldrb	r3, [r3, #20]
 80084a0:	2b00      	cmp	r3, #0
 80084a2:	d106      	bne.n	80084b2 <stimLib_trgInput_callback+0x5a>
 80084a4:	4b0c      	ldr	r3, [pc, #48]	; (80084d8 <stimLib_trgInput_callback+0x80>)
 80084a6:	7d5b      	ldrb	r3, [r3, #21]
 80084a8:	f083 0301 	eor.w	r3, r3, #1
 80084ac:	b2db      	uxtb	r3, r3
 80084ae:	2b00      	cmp	r3, #0
 80084b0:	d10a      	bne.n	80084c8 <stimLib_trgInput_callback+0x70>
		) || STIM_LIB_TRG_INPUT_IS_RISING_EDGE())
 80084b2:	4b09      	ldr	r3, [pc, #36]	; (80084d8 <stimLib_trgInput_callback+0x80>)
 80084b4:	7d1b      	ldrb	r3, [r3, #20]
 80084b6:	2b01      	cmp	r3, #1
 80084b8:	d109      	bne.n	80084ce <stimLib_trgInput_callback+0x76>
 80084ba:	4b07      	ldr	r3, [pc, #28]	; (80084d8 <stimLib_trgInput_callback+0x80>)
 80084bc:	7d5b      	ldrb	r3, [r3, #21]
 80084be:	f083 0301 	eor.w	r3, r3, #1
 80084c2:	b2db      	uxtb	r3, r3
 80084c4:	2b00      	cmp	r3, #0
 80084c6:	d002      	beq.n	80084ce <stimLib_trgInput_callback+0x76>
			/*
			 * STIM START
			 * Initiate stimulation by trigger input.
			 * RISING EDGE and FALLING EDGE
			 * */
			stimLib_stimStart();
 80084c8:	f7ff fe66 	bl	8008198 <stimLib_stimStart>
		}
	}
}
 80084cc:	e7ff      	b.n	80084ce <stimLib_trgInput_callback+0x76>
 80084ce:	bf00      	nop
 80084d0:	3708      	adds	r7, #8
 80084d2:	46bd      	mov	sp, r7
 80084d4:	bd80      	pop	{r7, pc}
 80084d6:	bf00      	nop
 80084d8:	200003ec 	.word	0x200003ec

080084dc <stimLib_timError_callback>:

void stimLib_timError_callback(TIM_HandleTypeDef *htim)
{
 80084dc:	b580      	push	{r7, lr}
 80084de:	b082      	sub	sp, #8
 80084e0:	af00      	add	r7, sp, #0
 80084e2:	6078      	str	r0, [r7, #4]
	stimLib_errorHandle();
 80084e4:	f7ff fe72 	bl	80081cc <stimLib_errorHandle>
}
 80084e8:	bf00      	nop
 80084ea:	3708      	adds	r7, #8
 80084ec:	46bd      	mov	sp, r7
 80084ee:	bd80      	pop	{r7, pc}

080084f0 <stimLib_timPwmPluseFinished_callback>:

void stimLib_timPwmPluseFinished_callback(TIM_HandleTypeDef *htim)
{
 80084f0:	b580      	push	{r7, lr}
 80084f2:	b082      	sub	sp, #8
 80084f4:	af00      	add	r7, sp, #0
 80084f6:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM2)
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	681b      	ldr	r3, [r3, #0]
 80084fc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008500:	d101      	bne.n	8008506 <stimLib_timPwmPluseFinished_callback+0x16>
	{
		stimLib_stimPulseStop();
 8008502:	f000 ffed 	bl	80094e0 <stimLib_stimPulseStop>
	}
}
 8008506:	bf00      	nop
 8008508:	3708      	adds	r7, #8
 800850a:	46bd      	mov	sp, r7
 800850c:	bd80      	pop	{r7, pc}
	...

08008510 <stim_lib_trg_input_active_low_hanlde>:

/* Define static functions */
static void stim_lib_trg_input_active_low_hanlde(void)
{
 8008510:	b580      	push	{r7, lr}
 8008512:	af00      	add	r7, sp, #0
	if (STIM_LIB_TRG_INPUT_PIN_IS_HIGH())
 8008514:	2101      	movs	r1, #1
 8008516:	4806      	ldr	r0, [pc, #24]	; (8008530 <stim_lib_trg_input_active_low_hanlde+0x20>)
 8008518:	f7fb fed0 	bl	80042bc <HAL_GPIO_ReadPin>
 800851c:	4603      	mov	r3, r0
 800851e:	2b01      	cmp	r3, #1
 8008520:	d102      	bne.n	8008528 <stim_lib_trg_input_active_low_hanlde+0x18>
		/*
		 * Force low of TIM PIO outputs
		 * CAUTION: OCREF must be normalized in PWM mode. Refer to TIM stop Function, stimLib_stimStopRaw()
		 * Stop when the toggle signal is HIGH.
		 * */
		stimLib_stimStopDelayRaw();
 8008522:	f000 f819 	bl	8008558 <stimLib_stimStopDelayRaw>
		 * Initiate stimulation by trigger input.
		 * Start when the toggle signal is LOW.
		 * */
		stimLib_stimStart();
	}
}
 8008526:	e001      	b.n	800852c <stim_lib_trg_input_active_low_hanlde+0x1c>
		stimLib_stimStart();
 8008528:	f7ff fe36 	bl	8008198 <stimLib_stimStart>
}
 800852c:	bf00      	nop
 800852e:	bd80      	pop	{r7, pc}
 8008530:	48000400 	.word	0x48000400

08008534 <stim_lib_trg_input_active_high_handle>:

static void stim_lib_trg_input_active_high_handle(void)
{
 8008534:	b580      	push	{r7, lr}
 8008536:	af00      	add	r7, sp, #0
	if (STIM_LIB_TRG_INPUT_PIN_IS_LOW())
 8008538:	2101      	movs	r1, #1
 800853a:	4806      	ldr	r0, [pc, #24]	; (8008554 <stim_lib_trg_input_active_high_handle+0x20>)
 800853c:	f7fb febe 	bl	80042bc <HAL_GPIO_ReadPin>
 8008540:	4603      	mov	r3, r0
 8008542:	2b00      	cmp	r3, #0
 8008544:	d102      	bne.n	800854c <stim_lib_trg_input_active_high_handle+0x18>
		/*
		 * Force low of TIM PIO outputs
		 * CAUTION: OCREF must be normalized in PWM mode. Refer to TIM stop Function, stimLib_stimStopRaw()
		 * Stop when the toggle signal is LOW.
		 * */
		stimLib_stimStopDelayRaw();
 8008546:	f000 f807 	bl	8008558 <stimLib_stimStopDelayRaw>
		 * Initiate stimulation by trigger input.
		 * Start when the toggle signal is HIGH.
		 * */
		stimLib_stimStart();
	}
}
 800854a:	e001      	b.n	8008550 <stim_lib_trg_input_active_high_handle+0x1c>
		stimLib_stimStart();
 800854c:	f7ff fe24 	bl	8008198 <stimLib_stimStart>
}
 8008550:	bf00      	nop
 8008552:	bd80      	pop	{r7, pc}
 8008554:	48000400 	.word	0x48000400

08008558 <stimLib_stimStopDelayRaw>:
#include "stim_lib_common.h"

#define STIM_LIB_PLUS_OUTPUT_OFF_TIME()						for (int i = 0; i < 0xffff; i++) /* Delay */

void stimLib_stimStopDelayRaw(void)
{
 8008558:	b580      	push	{r7, lr}
 800855a:	b082      	sub	sp, #8
 800855c:	af00      	add	r7, sp, #0
	if (stimLib_stateGet() == stim_lib_state_stimulating)
 800855e:	f000 fe37 	bl	80091d0 <stimLib_stateGet>
 8008562:	4603      	mov	r3, r0
 8008564:	2b03      	cmp	r3, #3
 8008566:	d139      	bne.n	80085dc <stimLib_stimStopDelayRaw+0x84>
	{
		/*
		 * I had a problem with not going straight to LOW when ending the pulse.
		 * At the end of the pulse, I change the OC mode immediately to drop the GPIO to the LOW level.
		 * */
		TIM2->CCMR1 &= ~(TIM_CCMR1_OC1M | TIM_CCMR1_OC2M);
 8008568:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800856c:	699a      	ldr	r2, [r3, #24]
 800856e:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8008572:	4b1c      	ldr	r3, [pc, #112]	; (80085e4 <stimLib_stimStopDelayRaw+0x8c>)
 8008574:	4013      	ands	r3, r2
 8008576:	618b      	str	r3, [r1, #24]
		TIM2->CCMR1 |= (TIM_OCMODE_FORCED_INACTIVE)
 8008578:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800857c:	699b      	ldr	r3, [r3, #24]
 800857e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8008582:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8008586:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800858a:	6193      	str	r3, [r2, #24]
				| (TIM_OCMODE_FORCED_INACTIVE << 8U);

		TIM2->CCMR2 &= ~(TIM_CCMR2_OC3M | TIM_CCMR2_OC4M);
 800858c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8008590:	69da      	ldr	r2, [r3, #28]
 8008592:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8008596:	4b13      	ldr	r3, [pc, #76]	; (80085e4 <stimLib_stimStopDelayRaw+0x8c>)
 8008598:	4013      	ands	r3, r2
 800859a:	61cb      	str	r3, [r1, #28]
		TIM2->CCMR2 |= (TIM_OCMODE_FORCED_INACTIVE)
 800859c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80085a0:	69db      	ldr	r3, [r3, #28]
 80085a2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80085a6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80085aa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80085ae:	61d3      	str	r3, [r2, #28]

		/*
		 * Since it must be used not only in the polling method but also inside the interrupt, the Delay function is avoided and replaced with a For statement.
		 * stimLib_delay(STIM_LIB_PLUS_OUTPUT_OFF_TIME);
		 * */
		STIM_LIB_PLUS_OUTPUT_OFF_TIME();
 80085b0:	2300      	movs	r3, #0
 80085b2:	607b      	str	r3, [r7, #4]
 80085b4:	e002      	b.n	80085bc <stimLib_stimStopDelayRaw+0x64>
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	3301      	adds	r3, #1
 80085ba:	607b      	str	r3, [r7, #4]
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 80085c2:	4293      	cmp	r3, r2
 80085c4:	ddf7      	ble.n	80085b6 <stimLib_stimStopDelayRaw+0x5e>

		/*
		 * TIM2 CH3 DMA TC INTERRUPT ENABLE
		 * */
		__HAL_DMA_ENABLE_IT(&hdma_tim2_ch3, (DMA_IT_TC));
 80085c6:	4b08      	ldr	r3, [pc, #32]	; (80085e8 <stimLib_stimStopDelayRaw+0x90>)
 80085c8:	681b      	ldr	r3, [r3, #0]
 80085ca:	681a      	ldr	r2, [r3, #0]
 80085cc:	4b06      	ldr	r3, [pc, #24]	; (80085e8 <stimLib_stimStopDelayRaw+0x90>)
 80085ce:	681b      	ldr	r3, [r3, #0]
 80085d0:	f042 0202 	orr.w	r2, r2, #2
 80085d4:	601a      	str	r2, [r3, #0]

		stimLib_stateSet(stim_lib_state_stim_stopping);
 80085d6:	2004      	movs	r0, #4
 80085d8:	f000 fe06 	bl	80091e8 <stimLib_stateSet>
	}
}
 80085dc:	bf00      	nop
 80085de:	3708      	adds	r7, #8
 80085e0:	46bd      	mov	sp, r7
 80085e2:	bd80      	pop	{r7, pc}
 80085e4:	fefe8f8f 	.word	0xfefe8f8f
 80085e8:	20000310 	.word	0x20000310

080085ec <stimLib_gpioInit>:
#include "stim_lib_stim_cfg.h"
#include "stim_lib_state.h"

/* INIT FUNCTION */
bool stimLib_gpioInit(void)
{
 80085ec:	b580      	push	{r7, lr}
 80085ee:	b08a      	sub	sp, #40	; 0x28
 80085f0:	af00      	add	r7, sp, #0
	/* GPIO INIT */
	GPIO_InitTypeDef GPIO_InitStruct =
 80085f2:	f107 0314 	add.w	r3, r7, #20
 80085f6:	2200      	movs	r2, #0
 80085f8:	601a      	str	r2, [r3, #0]
 80085fa:	605a      	str	r2, [r3, #4]
 80085fc:	609a      	str	r2, [r3, #8]
 80085fe:	60da      	str	r2, [r3, #12]
 8008600:	611a      	str	r2, [r3, #16]
	{ 0 };

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8008602:	4b2e      	ldr	r3, [pc, #184]	; (80086bc <stimLib_gpioInit+0xd0>)
 8008604:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008606:	4a2d      	ldr	r2, [pc, #180]	; (80086bc <stimLib_gpioInit+0xd0>)
 8008608:	f043 0304 	orr.w	r3, r3, #4
 800860c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800860e:	4b2b      	ldr	r3, [pc, #172]	; (80086bc <stimLib_gpioInit+0xd0>)
 8008610:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008612:	f003 0304 	and.w	r3, r3, #4
 8008616:	613b      	str	r3, [r7, #16]
 8008618:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 800861a:	4b28      	ldr	r3, [pc, #160]	; (80086bc <stimLib_gpioInit+0xd0>)
 800861c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800861e:	4a27      	ldr	r2, [pc, #156]	; (80086bc <stimLib_gpioInit+0xd0>)
 8008620:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008624:	64d3      	str	r3, [r2, #76]	; 0x4c
 8008626:	4b25      	ldr	r3, [pc, #148]	; (80086bc <stimLib_gpioInit+0xd0>)
 8008628:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800862a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800862e:	60fb      	str	r3, [r7, #12]
 8008630:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8008632:	4b22      	ldr	r3, [pc, #136]	; (80086bc <stimLib_gpioInit+0xd0>)
 8008634:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008636:	4a21      	ldr	r2, [pc, #132]	; (80086bc <stimLib_gpioInit+0xd0>)
 8008638:	f043 0301 	orr.w	r3, r3, #1
 800863c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800863e:	4b1f      	ldr	r3, [pc, #124]	; (80086bc <stimLib_gpioInit+0xd0>)
 8008640:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008642:	f003 0301 	and.w	r3, r3, #1
 8008646:	60bb      	str	r3, [r7, #8]
 8008648:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800864a:	4b1c      	ldr	r3, [pc, #112]	; (80086bc <stimLib_gpioInit+0xd0>)
 800864c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800864e:	4a1b      	ldr	r2, [pc, #108]	; (80086bc <stimLib_gpioInit+0xd0>)
 8008650:	f043 0302 	orr.w	r3, r3, #2
 8008654:	64d3      	str	r3, [r2, #76]	; 0x4c
 8008656:	4b19      	ldr	r3, [pc, #100]	; (80086bc <stimLib_gpioInit+0xd0>)
 8008658:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800865a:	f003 0302 	and.w	r3, r3, #2
 800865e:	607b      	str	r3, [r7, #4]
 8008660:	687b      	ldr	r3, [r7, #4]

	/* Configure GPIO pin Output Level */
	/* DAC and PEAK DISCHARGE SW */
	HAL_GPIO_WritePin(GPIOB,
 8008662:	2200      	movs	r2, #0
 8008664:	f241 11fe 	movw	r1, #4606	; 0x11fe
 8008668:	4815      	ldr	r0, [pc, #84]	; (80086c0 <stimLib_gpioInit+0xd4>)
 800866a:	f7fb fe3f 	bl	80042ec <HAL_GPIO_WritePin>
					| STIM_LIB_DAC_N3_PIN | STIM_LIB_DAC_N4_PIN
					| STIM_LIB_DAC_N5_PIN | STIM_LIB_DAC_N6_PIN
					| STIM_LIB_DAC_N7_PIN, GPIO_PIN_RESET);

	/* PEAK DETECTION */
	HAL_GPIO_WritePin(STIM_LIB_PEAK_DETECTION_PWR_SW_GPIO_PORT,
 800866e:	2200      	movs	r2, #0
 8008670:	2108      	movs	r1, #8
 8008672:	4814      	ldr	r0, [pc, #80]	; (80086c4 <stimLib_gpioInit+0xd8>)
 8008674:	f7fb fe3a 	bl	80042ec <HAL_GPIO_WritePin>
	STIM_LIB_PEAK_DETECTION_PWR_SW_PIN, GPIO_PIN_RESET);

	/* Configure GPIO pin : DAC and PEAK DISCHARGE SW */
	GPIO_InitStruct.Pin = STIM_LIB_DAC_N0_PIN | STIM_LIB_DAC_N1_PIN
 8008678:	f241 13fe 	movw	r3, #4606	; 0x11fe
 800867c:	617b      	str	r3, [r7, #20]
			| STIM_LIB_PEAK_DISCHG_SW_PIN | STIM_LIB_DAC_N2_PIN
			| STIM_LIB_DAC_N3_PIN | STIM_LIB_DAC_N4_PIN | STIM_LIB_DAC_N5_PIN
			| STIM_LIB_DAC_N6_PIN | STIM_LIB_DAC_N7_PIN;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800867e:	2301      	movs	r3, #1
 8008680:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008682:	2300      	movs	r3, #0
 8008684:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008686:	2300      	movs	r3, #0
 8008688:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800868a:	f107 0314 	add.w	r3, r7, #20
 800868e:	4619      	mov	r1, r3
 8008690:	480b      	ldr	r0, [pc, #44]	; (80086c0 <stimLib_gpioInit+0xd4>)
 8008692:	f7fb fbcf 	bl	8003e34 <HAL_GPIO_Init>

	/* Configure GPIO pin : PEAK_DETECTION_PWR_SW_Pin */
	GPIO_InitStruct.Pin = STIM_LIB_PEAK_DETECTION_PWR_SW_PIN;
 8008696:	2308      	movs	r3, #8
 8008698:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800869a:	2301      	movs	r3, #1
 800869c:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800869e:	2300      	movs	r3, #0
 80086a0:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80086a2:	2300      	movs	r3, #0
 80086a4:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(STIM_LIB_PEAK_DETECTION_PWR_SW_GPIO_PORT, &GPIO_InitStruct);
 80086a6:	f107 0314 	add.w	r3, r7, #20
 80086aa:	4619      	mov	r1, r3
 80086ac:	4805      	ldr	r0, [pc, #20]	; (80086c4 <stimLib_gpioInit+0xd8>)
 80086ae:	f7fb fbc1 	bl	8003e34 <HAL_GPIO_Init>

	return true;
 80086b2:	2301      	movs	r3, #1
}
 80086b4:	4618      	mov	r0, r3
 80086b6:	3728      	adds	r7, #40	; 0x28
 80086b8:	46bd      	mov	sp, r7
 80086ba:	bd80      	pop	{r7, pc}
 80086bc:	40021000 	.word	0x40021000
 80086c0:	48000400 	.word	0x48000400
 80086c4:	48001c00 	.word	0x48001c00

080086c8 <stimLib_dmaInit>:

bool stimLib_dmaInit(void)
{
 80086c8:	b580      	push	{r7, lr}
 80086ca:	b082      	sub	sp, #8
 80086cc:	af00      	add	r7, sp, #0
	/* DMA controller clock enable */
	__HAL_RCC_DMA1_CLK_ENABLE();
 80086ce:	4b1a      	ldr	r3, [pc, #104]	; (8008738 <stimLib_dmaInit+0x70>)
 80086d0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80086d2:	4a19      	ldr	r2, [pc, #100]	; (8008738 <stimLib_dmaInit+0x70>)
 80086d4:	f043 0301 	orr.w	r3, r3, #1
 80086d8:	6493      	str	r3, [r2, #72]	; 0x48
 80086da:	4b17      	ldr	r3, [pc, #92]	; (8008738 <stimLib_dmaInit+0x70>)
 80086dc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80086de:	f003 0301 	and.w	r3, r3, #1
 80086e2:	607b      	str	r3, [r7, #4]
 80086e4:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_DMA2_CLK_ENABLE();
 80086e6:	4b14      	ldr	r3, [pc, #80]	; (8008738 <stimLib_dmaInit+0x70>)
 80086e8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80086ea:	4a13      	ldr	r2, [pc, #76]	; (8008738 <stimLib_dmaInit+0x70>)
 80086ec:	f043 0302 	orr.w	r3, r3, #2
 80086f0:	6493      	str	r3, [r2, #72]	; 0x48
 80086f2:	4b11      	ldr	r3, [pc, #68]	; (8008738 <stimLib_dmaInit+0x70>)
 80086f4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80086f6:	f003 0302 	and.w	r3, r3, #2
 80086fa:	603b      	str	r3, [r7, #0]
 80086fc:	683b      	ldr	r3, [r7, #0]

	/* DMA interrupt init */

	/* DMA1_Channel1_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 1, 0);
 80086fe:	2200      	movs	r2, #0
 8008700:	2101      	movs	r1, #1
 8008702:	200b      	movs	r0, #11
 8008704:	f7fb f849 	bl	800379a <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8008708:	200b      	movs	r0, #11
 800870a:	f7fb f862 	bl	80037d2 <HAL_NVIC_EnableIRQ>
	/* DMA1_Channel7_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 1, 0);
 800870e:	2200      	movs	r2, #0
 8008710:	2101      	movs	r1, #1
 8008712:	2011      	movs	r0, #17
 8008714:	f7fb f841 	bl	800379a <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 8008718:	2011      	movs	r0, #17
 800871a:	f7fb f85a 	bl	80037d2 <HAL_NVIC_EnableIRQ>

	/* DMA1_Channel2_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 1, 0);
 800871e:	2200      	movs	r2, #0
 8008720:	2101      	movs	r1, #1
 8008722:	200c      	movs	r0, #12
 8008724:	f7fb f839 	bl	800379a <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8008728:	200c      	movs	r0, #12
 800872a:	f7fb f852 	bl	80037d2 <HAL_NVIC_EnableIRQ>

	return STIM_LIB_RESOURCE_INIT_OK;
 800872e:	2301      	movs	r3, #1
}
 8008730:	4618      	mov	r0, r3
 8008732:	3708      	adds	r7, #8
 8008734:	46bd      	mov	sp, r7
 8008736:	bd80      	pop	{r7, pc}
 8008738:	40021000 	.word	0x40021000

0800873c <stimLib_tim1_Init>:

bool stimLib_tim1_Init(void)
{
 800873c:	b580      	push	{r7, lr}
 800873e:	b096      	sub	sp, #88	; 0x58
 8008740:	af00      	add	r7, sp, #0
	TIM_MasterConfigTypeDef sMasterConfig =
 8008742:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8008746:	2200      	movs	r2, #0
 8008748:	601a      	str	r2, [r3, #0]
 800874a:	605a      	str	r2, [r3, #4]
 800874c:	609a      	str	r2, [r3, #8]
	{ 0 };
	TIM_OC_InitTypeDef sConfigOC =
 800874e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8008752:	2200      	movs	r2, #0
 8008754:	601a      	str	r2, [r3, #0]
 8008756:	605a      	str	r2, [r3, #4]
 8008758:	609a      	str	r2, [r3, #8]
 800875a:	60da      	str	r2, [r3, #12]
 800875c:	611a      	str	r2, [r3, #16]
 800875e:	615a      	str	r2, [r3, #20]
 8008760:	619a      	str	r2, [r3, #24]
	{ 0 };
	TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig =
 8008762:	1d3b      	adds	r3, r7, #4
 8008764:	222c      	movs	r2, #44	; 0x2c
 8008766:	2100      	movs	r1, #0
 8008768:	4618      	mov	r0, r3
 800876a:	f001 fc6b 	bl	800a044 <memset>
	{ 0 };

	htim1.Instance = TIM1;
 800876e:	4b3b      	ldr	r3, [pc, #236]	; (800885c <stimLib_tim1_Init+0x120>)
 8008770:	4a3b      	ldr	r2, [pc, #236]	; (8008860 <stimLib_tim1_Init+0x124>)
 8008772:	601a      	str	r2, [r3, #0]
	htim1.Init.Prescaler = 3;
 8008774:	4b39      	ldr	r3, [pc, #228]	; (800885c <stimLib_tim1_Init+0x120>)
 8008776:	2203      	movs	r2, #3
 8008778:	605a      	str	r2, [r3, #4]
	htim1.Init.CounterMode = TIM_COUNTERMODE_DOWN;
 800877a:	4b38      	ldr	r3, [pc, #224]	; (800885c <stimLib_tim1_Init+0x120>)
 800877c:	2210      	movs	r2, #16
 800877e:	609a      	str	r2, [r3, #8]
	htim1.Init.Period = 9999;
 8008780:	4b36      	ldr	r3, [pc, #216]	; (800885c <stimLib_tim1_Init+0x120>)
 8008782:	f242 720f 	movw	r2, #9999	; 0x270f
 8008786:	60da      	str	r2, [r3, #12]
	htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8008788:	4b34      	ldr	r3, [pc, #208]	; (800885c <stimLib_tim1_Init+0x120>)
 800878a:	2200      	movs	r2, #0
 800878c:	611a      	str	r2, [r3, #16]
	htim1.Init.RepetitionCounter = 0;
 800878e:	4b33      	ldr	r3, [pc, #204]	; (800885c <stimLib_tim1_Init+0x120>)
 8008790:	2200      	movs	r2, #0
 8008792:	615a      	str	r2, [r3, #20]
	htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8008794:	4b31      	ldr	r3, [pc, #196]	; (800885c <stimLib_tim1_Init+0x120>)
 8008796:	2280      	movs	r2, #128	; 0x80
 8008798:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800879a:	4830      	ldr	r0, [pc, #192]	; (800885c <stimLib_tim1_Init+0x120>)
 800879c:	f7fd fa88 	bl	8005cb0 <HAL_TIM_PWM_Init>
 80087a0:	4603      	mov	r3, r0
 80087a2:	2b00      	cmp	r3, #0
 80087a4:	d001      	beq.n	80087aa <stimLib_tim1_Init+0x6e>
	{
		return false;
 80087a6:	2300      	movs	r3, #0
 80087a8:	e053      	b.n	8008852 <stimLib_tim1_Init+0x116>
	}
	/* MSP :: Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
	stimLib_tim_pwmmspInit(&htim1);
 80087aa:	482c      	ldr	r0, [pc, #176]	; (800885c <stimLib_tim1_Init+0x120>)
 80087ac:	f000 fbec 	bl	8008f88 <stimLib_tim_pwmmspInit>

	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80087b0:	2300      	movs	r3, #0
 80087b2:	64fb      	str	r3, [r7, #76]	; 0x4c
	sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80087b4:	2300      	movs	r3, #0
 80087b6:	653b      	str	r3, [r7, #80]	; 0x50
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80087b8:	2300      	movs	r3, #0
 80087ba:	657b      	str	r3, [r7, #84]	; 0x54
	if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80087bc:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80087c0:	4619      	mov	r1, r3
 80087c2:	4826      	ldr	r0, [pc, #152]	; (800885c <stimLib_tim1_Init+0x120>)
 80087c4:	f7fe fb5a 	bl	8006e7c <HAL_TIMEx_MasterConfigSynchronization>
 80087c8:	4603      	mov	r3, r0
 80087ca:	2b00      	cmp	r3, #0
 80087cc:	d001      	beq.n	80087d2 <stimLib_tim1_Init+0x96>
	{
		return false;
 80087ce:	2300      	movs	r3, #0
 80087d0:	e03f      	b.n	8008852 <stimLib_tim1_Init+0x116>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80087d2:	2360      	movs	r3, #96	; 0x60
 80087d4:	633b      	str	r3, [r7, #48]	; 0x30
	sConfigOC.Pulse = 0;
 80087d6:	2300      	movs	r3, #0
 80087d8:	637b      	str	r3, [r7, #52]	; 0x34
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80087da:	2300      	movs	r3, #0
 80087dc:	63bb      	str	r3, [r7, #56]	; 0x38
	sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80087de:	2300      	movs	r3, #0
 80087e0:	63fb      	str	r3, [r7, #60]	; 0x3c
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80087e2:	2300      	movs	r3, #0
 80087e4:	643b      	str	r3, [r7, #64]	; 0x40
	sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80087e6:	2300      	movs	r3, #0
 80087e8:	647b      	str	r3, [r7, #68]	; 0x44
	sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80087ea:	2300      	movs	r3, #0
 80087ec:	64bb      	str	r3, [r7, #72]	; 0x48
	if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80087ee:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80087f2:	2200      	movs	r2, #0
 80087f4:	4619      	mov	r1, r3
 80087f6:	4819      	ldr	r0, [pc, #100]	; (800885c <stimLib_tim1_Init+0x120>)
 80087f8:	f7fd fe0e 	bl	8006418 <HAL_TIM_PWM_ConfigChannel>
 80087fc:	4603      	mov	r3, r0
 80087fe:	2b00      	cmp	r3, #0
 8008800:	d001      	beq.n	8008806 <stimLib_tim1_Init+0xca>
	{
		return false;
 8008802:	2300      	movs	r3, #0
 8008804:	e025      	b.n	8008852 <stimLib_tim1_Init+0x116>
	}
	sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8008806:	2300      	movs	r3, #0
 8008808:	607b      	str	r3, [r7, #4]
	sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800880a:	2300      	movs	r3, #0
 800880c:	60bb      	str	r3, [r7, #8]
	sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800880e:	2300      	movs	r3, #0
 8008810:	60fb      	str	r3, [r7, #12]
	sBreakDeadTimeConfig.DeadTime = 0;
 8008812:	2300      	movs	r3, #0
 8008814:	613b      	str	r3, [r7, #16]
	sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8008816:	2300      	movs	r3, #0
 8008818:	617b      	str	r3, [r7, #20]
	sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800881a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800881e:	61bb      	str	r3, [r7, #24]
	sBreakDeadTimeConfig.BreakFilter = 0;
 8008820:	2300      	movs	r3, #0
 8008822:	61fb      	str	r3, [r7, #28]
	sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8008824:	2300      	movs	r3, #0
 8008826:	623b      	str	r3, [r7, #32]
	sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8008828:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800882c:	627b      	str	r3, [r7, #36]	; 0x24
	sBreakDeadTimeConfig.Break2Filter = 0;
 800882e:	2300      	movs	r3, #0
 8008830:	62bb      	str	r3, [r7, #40]	; 0x28
	sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8008832:	2300      	movs	r3, #0
 8008834:	62fb      	str	r3, [r7, #44]	; 0x2c
	if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8008836:	1d3b      	adds	r3, r7, #4
 8008838:	4619      	mov	r1, r3
 800883a:	4808      	ldr	r0, [pc, #32]	; (800885c <stimLib_tim1_Init+0x120>)
 800883c:	f7fe fb84 	bl	8006f48 <HAL_TIMEx_ConfigBreakDeadTime>
 8008840:	4603      	mov	r3, r0
 8008842:	2b00      	cmp	r3, #0
 8008844:	d001      	beq.n	800884a <stimLib_tim1_Init+0x10e>
	{
		return false;
 8008846:	2300      	movs	r3, #0
 8008848:	e003      	b.n	8008852 <stimLib_tim1_Init+0x116>
	}

	/* MSP :: TIMER GPIO */
	stimLib_tim_msppostInit(&htim1);
 800884a:	4804      	ldr	r0, [pc, #16]	; (800885c <stimLib_tim1_Init+0x120>)
 800884c:	f000 fc5e 	bl	800910c <stimLib_tim_msppostInit>

	return STIM_LIB_RESOURCE_INIT_OK;
 8008850:	2301      	movs	r3, #1
}
 8008852:	4618      	mov	r0, r3
 8008854:	3758      	adds	r7, #88	; 0x58
 8008856:	46bd      	mov	sp, r7
 8008858:	bd80      	pop	{r7, pc}
 800885a:	bf00      	nop
 800885c:	200001e4 	.word	0x200001e4
 8008860:	40012c00 	.word	0x40012c00

08008864 <stimLib_tim2_Init>:

bool stimLib_tim2_Init(void)
{
 8008864:	b590      	push	{r4, r7, lr}
 8008866:	b08b      	sub	sp, #44	; 0x2c
 8008868:	af00      	add	r7, sp, #0
	/* TIMER2 SETTING */
	TIM_MasterConfigTypeDef sMasterConfig =
 800886a:	f107 031c 	add.w	r3, r7, #28
 800886e:	2200      	movs	r2, #0
 8008870:	601a      	str	r2, [r3, #0]
 8008872:	605a      	str	r2, [r3, #4]
 8008874:	609a      	str	r2, [r3, #8]
	{ 0 };
	TIM_OC_InitTypeDef sConfigOC =
 8008876:	463b      	mov	r3, r7
 8008878:	2200      	movs	r2, #0
 800887a:	601a      	str	r2, [r3, #0]
 800887c:	605a      	str	r2, [r3, #4]
 800887e:	609a      	str	r2, [r3, #8]
 8008880:	60da      	str	r2, [r3, #12]
 8008882:	611a      	str	r2, [r3, #16]
 8008884:	615a      	str	r2, [r3, #20]
 8008886:	619a      	str	r2, [r3, #24]
	{ 0 };
	htim2.Instance = TIM2;
 8008888:	4b58      	ldr	r3, [pc, #352]	; (80089ec <stimLib_tim2_Init+0x188>)
 800888a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800888e:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = STIM_LIB_SIGNAL_PSC_INPUT;
 8008890:	f7fc fbae 	bl	8004ff0 <HAL_RCC_GetHCLKFreq>
 8008894:	4603      	mov	r3, r0
 8008896:	4a56      	ldr	r2, [pc, #344]	; (80089f0 <stimLib_tim2_Init+0x18c>)
 8008898:	fbb2 f3f3 	udiv	r3, r2, r3
 800889c:	461a      	mov	r2, r3
 800889e:	2350      	movs	r3, #80	; 0x50
 80088a0:	fb93 f3f2 	sdiv	r3, r3, r2
 80088a4:	3b01      	subs	r3, #1
 80088a6:	461a      	mov	r2, r3
 80088a8:	4b50      	ldr	r3, [pc, #320]	; (80089ec <stimLib_tim2_Init+0x188>)
 80088aa:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80088ac:	4b4f      	ldr	r3, [pc, #316]	; (80089ec <stimLib_tim2_Init+0x188>)
 80088ae:	2200      	movs	r2, #0
 80088b0:	609a      	str	r2, [r3, #8]
	if (STIM_LIB_STATE_SIG_FREQ == 0)
 80088b2:	4b50      	ldr	r3, [pc, #320]	; (80089f4 <stimLib_tim2_Init+0x190>)
 80088b4:	791b      	ldrb	r3, [r3, #4]
 80088b6:	2b00      	cmp	r3, #0
 80088b8:	d102      	bne.n	80088c0 <stimLib_tim2_Init+0x5c>
	{
		STIM_LIB_STATE_SIG_FREQ = 1;
 80088ba:	4b4e      	ldr	r3, [pc, #312]	; (80089f4 <stimLib_tim2_Init+0x190>)
 80088bc:	2201      	movs	r2, #1
 80088be:	711a      	strb	r2, [r3, #4]
	}
	htim2.Init.Period = STIM_LIB_SIGNAL_ARR_INPUT;
 80088c0:	f7fc fb96 	bl	8004ff0 <HAL_RCC_GetHCLKFreq>
 80088c4:	4604      	mov	r4, r0
 80088c6:	f7fc fb93 	bl	8004ff0 <HAL_RCC_GetHCLKFreq>
 80088ca:	4603      	mov	r3, r0
 80088cc:	4a48      	ldr	r2, [pc, #288]	; (80089f0 <stimLib_tim2_Init+0x18c>)
 80088ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80088d2:	461a      	mov	r2, r3
 80088d4:	2350      	movs	r3, #80	; 0x50
 80088d6:	fb93 f3f2 	sdiv	r3, r3, r2
 80088da:	fbb4 f3f3 	udiv	r3, r4, r3
 80088de:	4a45      	ldr	r2, [pc, #276]	; (80089f4 <stimLib_tim2_Init+0x190>)
 80088e0:	7912      	ldrb	r2, [r2, #4]
 80088e2:	fbb3 f3f2 	udiv	r3, r3, r2
 80088e6:	3b01      	subs	r3, #1
 80088e8:	461a      	mov	r2, r3
 80088ea:	4b40      	ldr	r3, [pc, #256]	; (80089ec <stimLib_tim2_Init+0x188>)
 80088ec:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80088ee:	4b3f      	ldr	r3, [pc, #252]	; (80089ec <stimLib_tim2_Init+0x188>)
 80088f0:	2200      	movs	r2, #0
 80088f2:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80088f4:	4b3d      	ldr	r3, [pc, #244]	; (80089ec <stimLib_tim2_Init+0x188>)
 80088f6:	2280      	movs	r2, #128	; 0x80
 80088f8:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80088fa:	483c      	ldr	r0, [pc, #240]	; (80089ec <stimLib_tim2_Init+0x188>)
 80088fc:	f7fd f9d8 	bl	8005cb0 <HAL_TIM_PWM_Init>
 8008900:	4603      	mov	r3, r0
 8008902:	2b00      	cmp	r3, #0
 8008904:	d001      	beq.n	800890a <stimLib_tim2_Init+0xa6>
	{
		return false;
 8008906:	2300      	movs	r3, #0
 8008908:	e06b      	b.n	80089e2 <stimLib_tim2_Init+0x17e>
	}
	/* MSP :: Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
	stimLib_tim_pwmmspInit(&htim2);
 800890a:	4838      	ldr	r0, [pc, #224]	; (80089ec <stimLib_tim2_Init+0x188>)
 800890c:	f000 fb3c 	bl	8008f88 <stimLib_tim_pwmmspInit>

	if (HAL_TIM_OC_Init(&htim2) != HAL_OK)
 8008910:	4836      	ldr	r0, [pc, #216]	; (80089ec <stimLib_tim2_Init+0x188>)
 8008912:	f7fc fe8c 	bl	800562e <HAL_TIM_OC_Init>
 8008916:	4603      	mov	r3, r0
 8008918:	2b00      	cmp	r3, #0
 800891a:	d001      	beq.n	8008920 <stimLib_tim2_Init+0xbc>
	{
		return false;
 800891c:	2300      	movs	r3, #0
 800891e:	e060      	b.n	80089e2 <stimLib_tim2_Init+0x17e>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC2REF;
 8008920:	2350      	movs	r3, #80	; 0x50
 8008922:	61fb      	str	r3, [r7, #28]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8008924:	2300      	movs	r3, #0
 8008926:	627b      	str	r3, [r7, #36]	; 0x24
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8008928:	f107 031c 	add.w	r3, r7, #28
 800892c:	4619      	mov	r1, r3
 800892e:	482f      	ldr	r0, [pc, #188]	; (80089ec <stimLib_tim2_Init+0x188>)
 8008930:	f7fe faa4 	bl	8006e7c <HAL_TIMEx_MasterConfigSynchronization>
 8008934:	4603      	mov	r3, r0
 8008936:	2b00      	cmp	r3, #0
 8008938:	d001      	beq.n	800893e <stimLib_tim2_Init+0xda>
	{
		return false;
 800893a:	2300      	movs	r3, #0
 800893c:	e051      	b.n	80089e2 <stimLib_tim2_Init+0x17e>
	}

	/* CHANNEL 1 :: TRIGGER OUTPUT */
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800893e:	2360      	movs	r3, #96	; 0x60
 8008940:	603b      	str	r3, [r7, #0]
	sConfigOC.Pulse = STIM_LIB_TRG_OUTPUT_PULSE_TIME;
 8008942:	4b2c      	ldr	r3, [pc, #176]	; (80089f4 <stimLib_tim2_Init+0x190>)
 8008944:	88db      	ldrh	r3, [r3, #6]
 8008946:	330f      	adds	r3, #15
 8008948:	005b      	lsls	r3, r3, #1
 800894a:	607b      	str	r3, [r7, #4]

	if (STIM_LIB_STATE_TRG_OUT_ACT_POL == stim_lib_trg_output_active_low)
 800894c:	4b29      	ldr	r3, [pc, #164]	; (80089f4 <stimLib_tim2_Init+0x190>)
 800894e:	7c9b      	ldrb	r3, [r3, #18]
 8008950:	2b00      	cmp	r3, #0
 8008952:	d102      	bne.n	800895a <stimLib_tim2_Init+0xf6>
	{
		sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 8008954:	2302      	movs	r3, #2
 8008956:	60bb      	str	r3, [r7, #8]
 8008958:	e005      	b.n	8008966 <stimLib_tim2_Init+0x102>
	}
	else if (STIM_LIB_STATE_TRG_OUT_ACT_POL == stim_lib_trg_output_active_high)
 800895a:	4b26      	ldr	r3, [pc, #152]	; (80089f4 <stimLib_tim2_Init+0x190>)
 800895c:	7c9b      	ldrb	r3, [r3, #18]
 800895e:	2b01      	cmp	r3, #1
 8008960:	d101      	bne.n	8008966 <stimLib_tim2_Init+0x102>
	{
		sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8008962:	2300      	movs	r3, #0
 8008964:	60bb      	str	r3, [r7, #8]
	}

	if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC,
 8008966:	463b      	mov	r3, r7
 8008968:	2200      	movs	r2, #0
 800896a:	4619      	mov	r1, r3
 800896c:	481f      	ldr	r0, [pc, #124]	; (80089ec <stimLib_tim2_Init+0x188>)
 800896e:	f7fd fd53 	bl	8006418 <HAL_TIM_PWM_ConfigChannel>
 8008972:	4603      	mov	r3, r0
 8008974:	2b00      	cmp	r3, #0
 8008976:	d001      	beq.n	800897c <stimLib_tim2_Init+0x118>
			STIM_LIB_PULSE_TRG_OUT_TIM_CH) != HAL_OK)
	{
		return false;
 8008978:	2300      	movs	r3, #0
 800897a:	e032      	b.n	80089e2 <stimLib_tim2_Init+0x17e>
	}

	/* CHANNEL 2 :: ANODE PULSE */
	sConfigOC.Pulse = STIM_LIB_ANODE_PULSE_TIME;
 800897c:	4b1d      	ldr	r3, [pc, #116]	; (80089f4 <stimLib_tim2_Init+0x190>)
 800897e:	88db      	ldrh	r3, [r3, #6]
 8008980:	330a      	adds	r3, #10
 8008982:	607b      	str	r3, [r7, #4]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8008984:	2300      	movs	r3, #0
 8008986:	60bb      	str	r3, [r7, #8]
	if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC,
 8008988:	463b      	mov	r3, r7
 800898a:	2204      	movs	r2, #4
 800898c:	4619      	mov	r1, r3
 800898e:	4817      	ldr	r0, [pc, #92]	; (80089ec <stimLib_tim2_Init+0x188>)
 8008990:	f7fd fd42 	bl	8006418 <HAL_TIM_PWM_ConfigChannel>
 8008994:	4603      	mov	r3, r0
 8008996:	2b00      	cmp	r3, #0
 8008998:	d001      	beq.n	800899e <stimLib_tim2_Init+0x13a>
			STIM_LIB_PULSE_ANODE_TIM_CH) != HAL_OK)
	{
		return false;
 800899a:	2300      	movs	r3, #0
 800899c:	e021      	b.n	80089e2 <stimLib_tim2_Init+0x17e>
	}

	/* CHANNEL 3 :: CATHODE PULSE */
	sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 800899e:	2330      	movs	r3, #48	; 0x30
 80089a0:	603b      	str	r3, [r7, #0]
	sConfigOC.Pulse = STIM_LIB_CATHODE_PULSE_TIME1;
 80089a2:	4b14      	ldr	r3, [pc, #80]	; (80089f4 <stimLib_tim2_Init+0x190>)
 80089a4:	88db      	ldrh	r3, [r3, #6]
 80089a6:	3314      	adds	r3, #20
 80089a8:	607b      	str	r3, [r7, #4]
	if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC,
 80089aa:	463b      	mov	r3, r7
 80089ac:	2208      	movs	r2, #8
 80089ae:	4619      	mov	r1, r3
 80089b0:	480e      	ldr	r0, [pc, #56]	; (80089ec <stimLib_tim2_Init+0x188>)
 80089b2:	f7fd fcb7 	bl	8006324 <HAL_TIM_OC_ConfigChannel>
 80089b6:	4603      	mov	r3, r0
 80089b8:	2b00      	cmp	r3, #0
 80089ba:	d001      	beq.n	80089c0 <stimLib_tim2_Init+0x15c>
			STIM_LIB_PULSE_CATHODE_TIM_CH) != HAL_OK)
	{
		return false;
 80089bc:	2300      	movs	r3, #0
 80089be:	e010      	b.n	80089e2 <stimLib_tim2_Init+0x17e>
	}

	/* CHANNEL 4 :: DAC_ON_N PULSE or STIM DISCHARGE PULSE */
#if 1
	sConfigOC.Pulse = STIM_LIB_SIGNAL_GLICH_TIME;
 80089c0:	2305      	movs	r3, #5
 80089c2:	607b      	str	r3, [r7, #4]
#else
					sConfigOC.Pulse = STIM_LIB_DISCHARGE_PULSE_TIME1;
		#endif
	if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC,
 80089c4:	463b      	mov	r3, r7
 80089c6:	220c      	movs	r2, #12
 80089c8:	4619      	mov	r1, r3
 80089ca:	4808      	ldr	r0, [pc, #32]	; (80089ec <stimLib_tim2_Init+0x188>)
 80089cc:	f7fd fcaa 	bl	8006324 <HAL_TIM_OC_ConfigChannel>
 80089d0:	4603      	mov	r3, r0
 80089d2:	2b00      	cmp	r3, #0
 80089d4:	d001      	beq.n	80089da <stimLib_tim2_Init+0x176>
			STIM_LIB_PULSE_DAC_ON_TIM_CH) != HAL_OK)
	{
		return false;
 80089d6:	2300      	movs	r3, #0
 80089d8:	e003      	b.n	80089e2 <stimLib_tim2_Init+0x17e>
	}

	/* MSP :: TIMER GPIO */
	stimLib_tim_msppostInit(&htim2);
 80089da:	4804      	ldr	r0, [pc, #16]	; (80089ec <stimLib_tim2_Init+0x188>)
 80089dc:	f000 fb96 	bl	800910c <stimLib_tim_msppostInit>

	return STIM_LIB_RESOURCE_INIT_OK;
 80089e0:	2301      	movs	r3, #1
}
 80089e2:	4618      	mov	r0, r3
 80089e4:	372c      	adds	r7, #44	; 0x2c
 80089e6:	46bd      	mov	sp, r7
 80089e8:	bd90      	pop	{r4, r7, pc}
 80089ea:	bf00      	nop
 80089ec:	20000230 	.word	0x20000230
 80089f0:	04c4b400 	.word	0x04c4b400
 80089f4:	200003ec 	.word	0x200003ec

080089f8 <stimLib_tim6_Init>:

bool stimLib_tim6_Init(void)
{
 80089f8:	b590      	push	{r4, r7, lr}
 80089fa:	b085      	sub	sp, #20
 80089fc:	af00      	add	r7, sp, #0
	TIM_MasterConfigTypeDef sMasterConfig =
 80089fe:	1d3b      	adds	r3, r7, #4
 8008a00:	2200      	movs	r2, #0
 8008a02:	601a      	str	r2, [r3, #0]
 8008a04:	605a      	str	r2, [r3, #4]
 8008a06:	609a      	str	r2, [r3, #8]
	{ 0 };

	htim6.Instance = TIM6;
 8008a08:	4b26      	ldr	r3, [pc, #152]	; (8008aa4 <stimLib_tim6_Init+0xac>)
 8008a0a:	4a27      	ldr	r2, [pc, #156]	; (8008aa8 <stimLib_tim6_Init+0xb0>)
 8008a0c:	601a      	str	r2, [r3, #0]
	htim6.Init.Prescaler = STIM_LIB_STEPUP_PSC_INPUT;
 8008a0e:	f7fc faef 	bl	8004ff0 <HAL_RCC_GetHCLKFreq>
 8008a12:	4603      	mov	r3, r0
 8008a14:	4a25      	ldr	r2, [pc, #148]	; (8008aac <stimLib_tim6_Init+0xb4>)
 8008a16:	fbb2 f3f3 	udiv	r3, r2, r3
 8008a1a:	461a      	mov	r2, r3
 8008a1c:	f44f 7348 	mov.w	r3, #800	; 0x320
 8008a20:	fb93 f3f2 	sdiv	r3, r3, r2
 8008a24:	3b01      	subs	r3, #1
 8008a26:	461a      	mov	r2, r3
 8008a28:	4b1e      	ldr	r3, [pc, #120]	; (8008aa4 <stimLib_tim6_Init+0xac>)
 8008a2a:	605a      	str	r2, [r3, #4]
	htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8008a2c:	4b1d      	ldr	r3, [pc, #116]	; (8008aa4 <stimLib_tim6_Init+0xac>)
 8008a2e:	2200      	movs	r2, #0
 8008a30:	609a      	str	r2, [r3, #8]
	htim6.Init.Period = STIM_LIB_STEPUP_ARR_INPUT;
 8008a32:	f7fc fadd 	bl	8004ff0 <HAL_RCC_GetHCLKFreq>
 8008a36:	4604      	mov	r4, r0
 8008a38:	f7fc fada 	bl	8004ff0 <HAL_RCC_GetHCLKFreq>
 8008a3c:	4603      	mov	r3, r0
 8008a3e:	4a1b      	ldr	r2, [pc, #108]	; (8008aac <stimLib_tim6_Init+0xb4>)
 8008a40:	fbb2 f3f3 	udiv	r3, r2, r3
 8008a44:	461a      	mov	r2, r3
 8008a46:	f44f 7348 	mov.w	r3, #800	; 0x320
 8008a4a:	fb93 f3f2 	sdiv	r3, r3, r2
 8008a4e:	fbb4 f3f3 	udiv	r3, r4, r3
 8008a52:	4a17      	ldr	r2, [pc, #92]	; (8008ab0 <stimLib_tim6_Init+0xb8>)
 8008a54:	fba2 2303 	umull	r2, r3, r2, r3
 8008a58:	08db      	lsrs	r3, r3, #3
 8008a5a:	3b01      	subs	r3, #1
 8008a5c:	461a      	mov	r2, r3
 8008a5e:	4b11      	ldr	r3, [pc, #68]	; (8008aa4 <stimLib_tim6_Init+0xac>)
 8008a60:	60da      	str	r2, [r3, #12]
	htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8008a62:	4b10      	ldr	r3, [pc, #64]	; (8008aa4 <stimLib_tim6_Init+0xac>)
 8008a64:	2280      	movs	r2, #128	; 0x80
 8008a66:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8008a68:	480e      	ldr	r0, [pc, #56]	; (8008aa4 <stimLib_tim6_Init+0xac>)
 8008a6a:	f7fc fcdf 	bl	800542c <HAL_TIM_Base_Init>
 8008a6e:	4603      	mov	r3, r0
 8008a70:	2b00      	cmp	r3, #0
 8008a72:	d001      	beq.n	8008a78 <stimLib_tim6_Init+0x80>
	{
		return false;
 8008a74:	2300      	movs	r3, #0
 8008a76:	e011      	b.n	8008a9c <stimLib_tim6_Init+0xa4>
	}

	/* MSP :: TIMER 6 :: HAL_TIM_BASE_INIT >> HAL_TIM_Base_MspInit */
	stimLib_tim_basemspInit(&htim6);
 8008a78:	480a      	ldr	r0, [pc, #40]	; (8008aa4 <stimLib_tim6_Init+0xac>)
 8008a7a:	f000 fb21 	bl	80090c0 <stimLib_tim_basemspInit>

	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8008a7e:	2300      	movs	r3, #0
 8008a80:	607b      	str	r3, [r7, #4]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8008a82:	2300      	movs	r3, #0
 8008a84:	60fb      	str	r3, [r7, #12]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8008a86:	1d3b      	adds	r3, r7, #4
 8008a88:	4619      	mov	r1, r3
 8008a8a:	4806      	ldr	r0, [pc, #24]	; (8008aa4 <stimLib_tim6_Init+0xac>)
 8008a8c:	f7fe f9f6 	bl	8006e7c <HAL_TIMEx_MasterConfigSynchronization>
 8008a90:	4603      	mov	r3, r0
 8008a92:	2b00      	cmp	r3, #0
 8008a94:	d001      	beq.n	8008a9a <stimLib_tim6_Init+0xa2>
	{
		return false;
 8008a96:	2300      	movs	r3, #0
 8008a98:	e000      	b.n	8008a9c <stimLib_tim6_Init+0xa4>
	}

	return STIM_LIB_RESOURCE_INIT_OK;
 8008a9a:	2301      	movs	r3, #1
}
 8008a9c:	4618      	mov	r0, r3
 8008a9e:	3714      	adds	r7, #20
 8008aa0:	46bd      	mov	sp, r7
 8008aa2:	bd90      	pop	{r4, r7, pc}
 8008aa4:	2000027c 	.word	0x2000027c
 8008aa8:	40001000 	.word	0x40001000
 8008aac:	04c4b400 	.word	0x04c4b400
 8008ab0:	cccccccd 	.word	0xcccccccd

08008ab4 <stimLib_adc1_Init>:

bool stimLib_adc1_Init(void)
{
 8008ab4:	b580      	push	{r7, lr}
 8008ab6:	b090      	sub	sp, #64	; 0x40
 8008ab8:	af00      	add	r7, sp, #0
	ADC_MultiModeTypeDef multimode =
 8008aba:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8008abe:	2200      	movs	r2, #0
 8008ac0:	601a      	str	r2, [r3, #0]
 8008ac2:	605a      	str	r2, [r3, #4]
 8008ac4:	609a      	str	r2, [r3, #8]
	{ 0 };
	ADC_AnalogWDGConfTypeDef AnalogWDGConfig =
 8008ac6:	f107 031c 	add.w	r3, r7, #28
 8008aca:	2200      	movs	r2, #0
 8008acc:	601a      	str	r2, [r3, #0]
 8008ace:	605a      	str	r2, [r3, #4]
 8008ad0:	609a      	str	r2, [r3, #8]
 8008ad2:	60da      	str	r2, [r3, #12]
 8008ad4:	611a      	str	r2, [r3, #16]
 8008ad6:	615a      	str	r2, [r3, #20]
	{ 0 };
	ADC_ChannelConfTypeDef sConfig =
 8008ad8:	1d3b      	adds	r3, r7, #4
 8008ada:	2200      	movs	r2, #0
 8008adc:	601a      	str	r2, [r3, #0]
 8008ade:	605a      	str	r2, [r3, #4]
 8008ae0:	609a      	str	r2, [r3, #8]
 8008ae2:	60da      	str	r2, [r3, #12]
 8008ae4:	611a      	str	r2, [r3, #16]
 8008ae6:	615a      	str	r2, [r3, #20]
	{ 0 };

	/** Common config
	 */
	hadc1.Instance = ADC1;
 8008ae8:	4b42      	ldr	r3, [pc, #264]	; (8008bf4 <stimLib_adc1_Init+0x140>)
 8008aea:	4a43      	ldr	r2, [pc, #268]	; (8008bf8 <stimLib_adc1_Init+0x144>)
 8008aec:	601a      	str	r2, [r3, #0]
	hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8008aee:	4b41      	ldr	r3, [pc, #260]	; (8008bf4 <stimLib_adc1_Init+0x140>)
 8008af0:	2200      	movs	r2, #0
 8008af2:	605a      	str	r2, [r3, #4]
	hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8008af4:	4b3f      	ldr	r3, [pc, #252]	; (8008bf4 <stimLib_adc1_Init+0x140>)
 8008af6:	2200      	movs	r2, #0
 8008af8:	609a      	str	r2, [r3, #8]
	hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8008afa:	4b3e      	ldr	r3, [pc, #248]	; (8008bf4 <stimLib_adc1_Init+0x140>)
 8008afc:	2200      	movs	r2, #0
 8008afe:	60da      	str	r2, [r3, #12]
	hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8008b00:	4b3c      	ldr	r3, [pc, #240]	; (8008bf4 <stimLib_adc1_Init+0x140>)
 8008b02:	2200      	movs	r2, #0
 8008b04:	611a      	str	r2, [r3, #16]
	hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8008b06:	4b3b      	ldr	r3, [pc, #236]	; (8008bf4 <stimLib_adc1_Init+0x140>)
 8008b08:	2208      	movs	r2, #8
 8008b0a:	615a      	str	r2, [r3, #20]
	hadc1.Init.LowPowerAutoWait = DISABLE;
 8008b0c:	4b39      	ldr	r3, [pc, #228]	; (8008bf4 <stimLib_adc1_Init+0x140>)
 8008b0e:	2200      	movs	r2, #0
 8008b10:	761a      	strb	r2, [r3, #24]
	hadc1.Init.ContinuousConvMode = ENABLE;
 8008b12:	4b38      	ldr	r3, [pc, #224]	; (8008bf4 <stimLib_adc1_Init+0x140>)
 8008b14:	2201      	movs	r2, #1
 8008b16:	765a      	strb	r2, [r3, #25]
	hadc1.Init.NbrOfConversion = 1;
 8008b18:	4b36      	ldr	r3, [pc, #216]	; (8008bf4 <stimLib_adc1_Init+0x140>)
 8008b1a:	2201      	movs	r2, #1
 8008b1c:	61da      	str	r2, [r3, #28]
	hadc1.Init.DiscontinuousConvMode = DISABLE;
 8008b1e:	4b35      	ldr	r3, [pc, #212]	; (8008bf4 <stimLib_adc1_Init+0x140>)
 8008b20:	2200      	movs	r2, #0
 8008b22:	f883 2020 	strb.w	r2, [r3, #32]
	hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8008b26:	4b33      	ldr	r3, [pc, #204]	; (8008bf4 <stimLib_adc1_Init+0x140>)
 8008b28:	2200      	movs	r2, #0
 8008b2a:	629a      	str	r2, [r3, #40]	; 0x28
	hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8008b2c:	4b31      	ldr	r3, [pc, #196]	; (8008bf4 <stimLib_adc1_Init+0x140>)
 8008b2e:	2200      	movs	r2, #0
 8008b30:	62da      	str	r2, [r3, #44]	; 0x2c
	hadc1.Init.DMAContinuousRequests = ENABLE;
 8008b32:	4b30      	ldr	r3, [pc, #192]	; (8008bf4 <stimLib_adc1_Init+0x140>)
 8008b34:	2201      	movs	r2, #1
 8008b36:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8008b3a:	4b2e      	ldr	r3, [pc, #184]	; (8008bf4 <stimLib_adc1_Init+0x140>)
 8008b3c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8008b40:	635a      	str	r2, [r3, #52]	; 0x34
	hadc1.Init.OversamplingMode = DISABLE;
 8008b42:	4b2c      	ldr	r3, [pc, #176]	; (8008bf4 <stimLib_adc1_Init+0x140>)
 8008b44:	2200      	movs	r2, #0
 8008b46:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
	if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8008b4a:	482a      	ldr	r0, [pc, #168]	; (8008bf4 <stimLib_adc1_Init+0x140>)
 8008b4c:	f7f8 fe28 	bl	80017a0 <HAL_ADC_Init>
 8008b50:	4603      	mov	r3, r0
 8008b52:	2b00      	cmp	r3, #0
 8008b54:	d001      	beq.n	8008b5a <stimLib_adc1_Init+0xa6>
	{
		return false;
 8008b56:	2300      	movs	r3, #0
 8008b58:	e047      	b.n	8008bea <stimLib_adc1_Init+0x136>
	}

	/* MSP SETTING */
	stimLib_adc_mspInit(&hadc1);
 8008b5a:	4826      	ldr	r0, [pc, #152]	; (8008bf4 <stimLib_adc1_Init+0x140>)
 8008b5c:	f000 f938 	bl	8008dd0 <stimLib_adc_mspInit>
	/* Set ADC error code to none */
	ADC_CLEAR_ERRORCODE(&hadc1);
 8008b60:	4b24      	ldr	r3, [pc, #144]	; (8008bf4 <stimLib_adc1_Init+0x140>)
 8008b62:	2200      	movs	r2, #0
 8008b64:	659a      	str	r2, [r3, #88]	; 0x58
	/* Initialize Lock */
	hadc1.Lock = HAL_UNLOCKED;
 8008b66:	4b23      	ldr	r3, [pc, #140]	; (8008bf4 <stimLib_adc1_Init+0x140>)
 8008b68:	2200      	movs	r2, #0
 8008b6a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

	/** Configure the ADC multi-mode
	 */
	multimode.Mode = ADC_MODE_INDEPENDENT;
 8008b6e:	2300      	movs	r3, #0
 8008b70:	637b      	str	r3, [r7, #52]	; 0x34
	if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8008b72:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8008b76:	4619      	mov	r1, r3
 8008b78:	481e      	ldr	r0, [pc, #120]	; (8008bf4 <stimLib_adc1_Init+0x140>)
 8008b7a:	f7fa fc6b 	bl	8003454 <HAL_ADCEx_MultiModeConfigChannel>
 8008b7e:	4603      	mov	r3, r0
 8008b80:	2b00      	cmp	r3, #0
 8008b82:	d001      	beq.n	8008b88 <stimLib_adc1_Init+0xd4>
	{
		return false;
 8008b84:	2300      	movs	r3, #0
 8008b86:	e030      	b.n	8008bea <stimLib_adc1_Init+0x136>
	}

	/** Configure Analog WatchDog 1
	 */
	AnalogWDGConfig.WatchdogNumber = ADC_ANALOGWATCHDOG_1;
 8008b88:	4b1c      	ldr	r3, [pc, #112]	; (8008bfc <stimLib_adc1_Init+0x148>)
 8008b8a:	61fb      	str	r3, [r7, #28]
	AnalogWDGConfig.WatchdogMode = ADC_ANALOGWATCHDOG_SINGLE_REG;
 8008b8c:	f44f 0340 	mov.w	r3, #12582912	; 0xc00000
 8008b90:	623b      	str	r3, [r7, #32]
	AnalogWDGConfig.Channel = ADC_CHANNEL_9;
 8008b92:	4b1b      	ldr	r3, [pc, #108]	; (8008c00 <stimLib_adc1_Init+0x14c>)
 8008b94:	627b      	str	r3, [r7, #36]	; 0x24
	AnalogWDGConfig.ITMode = ENABLE;
 8008b96:	2301      	movs	r3, #1
 8008b98:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
	AnalogWDGConfig.HighThreshold = 2600;
 8008b9c:	f640 2328 	movw	r3, #2600	; 0xa28
 8008ba0:	62fb      	str	r3, [r7, #44]	; 0x2c
	AnalogWDGConfig.LowThreshold = 0;
 8008ba2:	2300      	movs	r3, #0
 8008ba4:	633b      	str	r3, [r7, #48]	; 0x30
	if (HAL_ADC_AnalogWDGConfig(&hadc1, &AnalogWDGConfig) != HAL_OK)
 8008ba6:	f107 031c 	add.w	r3, r7, #28
 8008baa:	4619      	mov	r1, r3
 8008bac:	4811      	ldr	r0, [pc, #68]	; (8008bf4 <stimLib_adc1_Init+0x140>)
 8008bae:	f7f9 ffb7 	bl	8002b20 <HAL_ADC_AnalogWDGConfig>
 8008bb2:	4603      	mov	r3, r0
 8008bb4:	2b00      	cmp	r3, #0
 8008bb6:	d001      	beq.n	8008bbc <stimLib_adc1_Init+0x108>
	{
		return false;
 8008bb8:	2300      	movs	r3, #0
 8008bba:	e016      	b.n	8008bea <stimLib_adc1_Init+0x136>
	}

	/** Configure Regular Channel
	 */
	sConfig.Channel = ADC_CHANNEL_9;
 8008bbc:	4b10      	ldr	r3, [pc, #64]	; (8008c00 <stimLib_adc1_Init+0x14c>)
 8008bbe:	607b      	str	r3, [r7, #4]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 8008bc0:	2306      	movs	r3, #6
 8008bc2:	60bb      	str	r3, [r7, #8]
	sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8008bc4:	2300      	movs	r3, #0
 8008bc6:	60fb      	str	r3, [r7, #12]
	sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8008bc8:	237f      	movs	r3, #127	; 0x7f
 8008bca:	613b      	str	r3, [r7, #16]
	sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8008bcc:	2304      	movs	r3, #4
 8008bce:	617b      	str	r3, [r7, #20]
	sConfig.Offset = 0;
 8008bd0:	2300      	movs	r3, #0
 8008bd2:	61bb      	str	r3, [r7, #24]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8008bd4:	1d3b      	adds	r3, r7, #4
 8008bd6:	4619      	mov	r1, r3
 8008bd8:	4806      	ldr	r0, [pc, #24]	; (8008bf4 <stimLib_adc1_Init+0x140>)
 8008bda:	f7f9 fba5 	bl	8002328 <HAL_ADC_ConfigChannel>
 8008bde:	4603      	mov	r3, r0
 8008be0:	2b00      	cmp	r3, #0
 8008be2:	d001      	beq.n	8008be8 <stimLib_adc1_Init+0x134>
	{
		return false;
 8008be4:	2300      	movs	r3, #0
 8008be6:	e000      	b.n	8008bea <stimLib_adc1_Init+0x136>
	}
	return STIM_LIB_RESOURCE_INIT_OK;
 8008be8:	2301      	movs	r3, #1
}
 8008bea:	4618      	mov	r0, r3
 8008bec:	3740      	adds	r7, #64	; 0x40
 8008bee:	46bd      	mov	sp, r7
 8008bf0:	bd80      	pop	{r7, pc}
 8008bf2:	bf00      	nop
 8008bf4:	2000008c 	.word	0x2000008c
 8008bf8:	50040000 	.word	0x50040000
 8008bfc:	7dc00000 	.word	0x7dc00000
 8008c00:	25b00200 	.word	0x25b00200

08008c04 <stimLib_adc2_Init>:

bool stimLib_adc2_Init(void)
{
 8008c04:	b580      	push	{r7, lr}
 8008c06:	b086      	sub	sp, #24
 8008c08:	af00      	add	r7, sp, #0
	ADC_ChannelConfTypeDef sConfig =
 8008c0a:	463b      	mov	r3, r7
 8008c0c:	2200      	movs	r2, #0
 8008c0e:	601a      	str	r2, [r3, #0]
 8008c10:	605a      	str	r2, [r3, #4]
 8008c12:	609a      	str	r2, [r3, #8]
 8008c14:	60da      	str	r2, [r3, #12]
 8008c16:	611a      	str	r2, [r3, #16]
 8008c18:	615a      	str	r2, [r3, #20]
	{ 0 };

	/** Common config
	 */
	hadc2.Instance = ADC2;
 8008c1a:	4b38      	ldr	r3, [pc, #224]	; (8008cfc <stimLib_adc2_Init+0xf8>)
 8008c1c:	4a38      	ldr	r2, [pc, #224]	; (8008d00 <stimLib_adc2_Init+0xfc>)
 8008c1e:	601a      	str	r2, [r3, #0]
	hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8008c20:	4b36      	ldr	r3, [pc, #216]	; (8008cfc <stimLib_adc2_Init+0xf8>)
 8008c22:	2200      	movs	r2, #0
 8008c24:	605a      	str	r2, [r3, #4]
	hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8008c26:	4b35      	ldr	r3, [pc, #212]	; (8008cfc <stimLib_adc2_Init+0xf8>)
 8008c28:	2200      	movs	r2, #0
 8008c2a:	609a      	str	r2, [r3, #8]
	hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8008c2c:	4b33      	ldr	r3, [pc, #204]	; (8008cfc <stimLib_adc2_Init+0xf8>)
 8008c2e:	2200      	movs	r2, #0
 8008c30:	60da      	str	r2, [r3, #12]
	hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8008c32:	4b32      	ldr	r3, [pc, #200]	; (8008cfc <stimLib_adc2_Init+0xf8>)
 8008c34:	2201      	movs	r2, #1
 8008c36:	611a      	str	r2, [r3, #16]
	hadc2.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8008c38:	4b30      	ldr	r3, [pc, #192]	; (8008cfc <stimLib_adc2_Init+0xf8>)
 8008c3a:	2208      	movs	r2, #8
 8008c3c:	615a      	str	r2, [r3, #20]
	hadc2.Init.LowPowerAutoWait = DISABLE;
 8008c3e:	4b2f      	ldr	r3, [pc, #188]	; (8008cfc <stimLib_adc2_Init+0xf8>)
 8008c40:	2200      	movs	r2, #0
 8008c42:	761a      	strb	r2, [r3, #24]
	hadc2.Init.ContinuousConvMode = DISABLE;
 8008c44:	4b2d      	ldr	r3, [pc, #180]	; (8008cfc <stimLib_adc2_Init+0xf8>)
 8008c46:	2200      	movs	r2, #0
 8008c48:	765a      	strb	r2, [r3, #25]
	hadc2.Init.NbrOfConversion = 2;
 8008c4a:	4b2c      	ldr	r3, [pc, #176]	; (8008cfc <stimLib_adc2_Init+0xf8>)
 8008c4c:	2202      	movs	r2, #2
 8008c4e:	61da      	str	r2, [r3, #28]
	hadc2.Init.DiscontinuousConvMode = DISABLE;
 8008c50:	4b2a      	ldr	r3, [pc, #168]	; (8008cfc <stimLib_adc2_Init+0xf8>)
 8008c52:	2200      	movs	r2, #0
 8008c54:	f883 2020 	strb.w	r2, [r3, #32]
	hadc2.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T2_TRGO;
 8008c58:	4b28      	ldr	r3, [pc, #160]	; (8008cfc <stimLib_adc2_Init+0xf8>)
 8008c5a:	f44f 62d8 	mov.w	r2, #1728	; 0x6c0
 8008c5e:	629a      	str	r2, [r3, #40]	; 0x28
	hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_FALLING;
 8008c60:	4b26      	ldr	r3, [pc, #152]	; (8008cfc <stimLib_adc2_Init+0xf8>)
 8008c62:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008c66:	62da      	str	r2, [r3, #44]	; 0x2c
	hadc2.Init.DMAContinuousRequests = ENABLE;
 8008c68:	4b24      	ldr	r3, [pc, #144]	; (8008cfc <stimLib_adc2_Init+0xf8>)
 8008c6a:	2201      	movs	r2, #1
 8008c6c:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	hadc2.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8008c70:	4b22      	ldr	r3, [pc, #136]	; (8008cfc <stimLib_adc2_Init+0xf8>)
 8008c72:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8008c76:	635a      	str	r2, [r3, #52]	; 0x34
	hadc2.Init.OversamplingMode = DISABLE;
 8008c78:	4b20      	ldr	r3, [pc, #128]	; (8008cfc <stimLib_adc2_Init+0xf8>)
 8008c7a:	2200      	movs	r2, #0
 8008c7c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
	if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8008c80:	481e      	ldr	r0, [pc, #120]	; (8008cfc <stimLib_adc2_Init+0xf8>)
 8008c82:	f7f8 fd8d 	bl	80017a0 <HAL_ADC_Init>
 8008c86:	4603      	mov	r3, r0
 8008c88:	2b00      	cmp	r3, #0
 8008c8a:	d001      	beq.n	8008c90 <stimLib_adc2_Init+0x8c>
	{
		return false;
 8008c8c:	2300      	movs	r3, #0
 8008c8e:	e030      	b.n	8008cf2 <stimLib_adc2_Init+0xee>
	}
	/* MSP SETTING */
	stimLib_adc_mspInit(&hadc2);
 8008c90:	481a      	ldr	r0, [pc, #104]	; (8008cfc <stimLib_adc2_Init+0xf8>)
 8008c92:	f000 f89d 	bl	8008dd0 <stimLib_adc_mspInit>
	/* Set ADC error code to none */
	ADC_CLEAR_ERRORCODE(&hadc2);
 8008c96:	4b19      	ldr	r3, [pc, #100]	; (8008cfc <stimLib_adc2_Init+0xf8>)
 8008c98:	2200      	movs	r2, #0
 8008c9a:	659a      	str	r2, [r3, #88]	; 0x58
	/* Initialize Lock */
	hadc2.Lock = HAL_UNLOCKED;
 8008c9c:	4b17      	ldr	r3, [pc, #92]	; (8008cfc <stimLib_adc2_Init+0xf8>)
 8008c9e:	2200      	movs	r2, #0
 8008ca0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

	/** Configure Regular Channel
	 */
	sConfig.Channel = ADC_CHANNEL_11;
 8008ca4:	4b17      	ldr	r3, [pc, #92]	; (8008d04 <stimLib_adc2_Init+0x100>)
 8008ca6:	603b      	str	r3, [r7, #0]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 8008ca8:	2306      	movs	r3, #6
 8008caa:	607b      	str	r3, [r7, #4]
	sConfig.SamplingTime = ADC_SAMPLETIME_47CYCLES_5;
 8008cac:	2304      	movs	r3, #4
 8008cae:	60bb      	str	r3, [r7, #8]
	sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8008cb0:	237f      	movs	r3, #127	; 0x7f
 8008cb2:	60fb      	str	r3, [r7, #12]
	sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8008cb4:	2304      	movs	r3, #4
 8008cb6:	613b      	str	r3, [r7, #16]
	sConfig.Offset = 0;
 8008cb8:	2300      	movs	r3, #0
 8008cba:	617b      	str	r3, [r7, #20]
	if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8008cbc:	463b      	mov	r3, r7
 8008cbe:	4619      	mov	r1, r3
 8008cc0:	480e      	ldr	r0, [pc, #56]	; (8008cfc <stimLib_adc2_Init+0xf8>)
 8008cc2:	f7f9 fb31 	bl	8002328 <HAL_ADC_ConfigChannel>
 8008cc6:	4603      	mov	r3, r0
 8008cc8:	2b00      	cmp	r3, #0
 8008cca:	d001      	beq.n	8008cd0 <stimLib_adc2_Init+0xcc>
	{
		return false;
 8008ccc:	2300      	movs	r3, #0
 8008cce:	e010      	b.n	8008cf2 <stimLib_adc2_Init+0xee>
	}

	/** Configure Regular Channel
	 */
	sConfig.Channel = ADC_CHANNEL_12;
 8008cd0:	4b0d      	ldr	r3, [pc, #52]	; (8008d08 <stimLib_adc2_Init+0x104>)
 8008cd2:	603b      	str	r3, [r7, #0]
	sConfig.Channel = ADC_CHANNEL_12;
 8008cd4:	4b0c      	ldr	r3, [pc, #48]	; (8008d08 <stimLib_adc2_Init+0x104>)
 8008cd6:	603b      	str	r3, [r7, #0]
	sConfig.Rank = ADC_REGULAR_RANK_2;
 8008cd8:	230c      	movs	r3, #12
 8008cda:	607b      	str	r3, [r7, #4]
	if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8008cdc:	463b      	mov	r3, r7
 8008cde:	4619      	mov	r1, r3
 8008ce0:	4806      	ldr	r0, [pc, #24]	; (8008cfc <stimLib_adc2_Init+0xf8>)
 8008ce2:	f7f9 fb21 	bl	8002328 <HAL_ADC_ConfigChannel>
 8008ce6:	4603      	mov	r3, r0
 8008ce8:	2b00      	cmp	r3, #0
 8008cea:	d001      	beq.n	8008cf0 <stimLib_adc2_Init+0xec>
	{
		return false;
 8008cec:	2300      	movs	r3, #0
 8008cee:	e000      	b.n	8008cf2 <stimLib_adc2_Init+0xee>
	}
	return STIM_LIB_RESOURCE_INIT_OK;
 8008cf0:	2301      	movs	r3, #1
}
 8008cf2:	4618      	mov	r0, r3
 8008cf4:	3718      	adds	r7, #24
 8008cf6:	46bd      	mov	sp, r7
 8008cf8:	bd80      	pop	{r7, pc}
 8008cfa:	bf00      	nop
 8008cfc:	200000f0 	.word	0x200000f0
 8008d00:	50040100 	.word	0x50040100
 8008d04:	2e300800 	.word	0x2e300800
 8008d08:	32601000 	.word	0x32601000

08008d0c <stimLib_gpioDeinit>:

/* DEINIT FUNCTION */
void stimLib_gpioDeinit(void)
{
 8008d0c:	b580      	push	{r7, lr}
 8008d0e:	af00      	add	r7, sp, #0
	HAL_GPIO_DeInit(GPIOA,
 8008d10:	f44f 71ff 	mov.w	r1, #510	; 0x1fe
 8008d14:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8008d18:	f7fb f9fe 	bl	8004118 <HAL_GPIO_DeInit>
			STIM_LIB_STEP_UP_SW_PIN | STIM_LIB_STEP_UP_FEEDBACK_PIN
					| STIM_LIB_STIM_ANODE_PIN | STIM_LIB_STIM_CATHODE_PIN
					| STIM_LIB_DAC_ON_N_PIN | STIM_LIB_STIM_TRIGGER_OUTPUT_PIN
					| STIM_LIB_PEAK_DETECTION_R_PIN
					| STIM_LIB_PEAK_DETECTION_L_PIN);
	HAL_GPIO_DeInit(GPIOB,
 8008d1c:	f241 11ff 	movw	r1, #4607	; 0x11ff
 8008d20:	4804      	ldr	r0, [pc, #16]	; (8008d34 <stimLib_gpioDeinit+0x28>)
 8008d22:	f7fb f9f9 	bl	8004118 <HAL_GPIO_DeInit>
			STIM_LIB_STIM_TRIGGER_INPUT_PIN | STIM_LIB_DAC_N0_PIN
					| STIM_LIB_DAC_N1_PIN | STIM_LIB_DAC_N2_PIN
					| STIM_LIB_DAC_N3_PIN | STIM_LIB_DAC_N4_PIN
					| STIM_LIB_DAC_N5_PIN | STIM_LIB_DAC_N6_PIN
					| STIM_LIB_DAC_N7_PIN | STIM_LIB_PEAK_DISCHG_SW_PIN);
	HAL_GPIO_DeInit(STIM_LIB_PEAK_DETECTION_PWR_SW_GPIO_PORT,
 8008d26:	2108      	movs	r1, #8
 8008d28:	4803      	ldr	r0, [pc, #12]	; (8008d38 <stimLib_gpioDeinit+0x2c>)
 8008d2a:	f7fb f9f5 	bl	8004118 <HAL_GPIO_DeInit>
			STIM_LIB_PEAK_DETECTION_PWR_SW_PIN);
}
 8008d2e:	bf00      	nop
 8008d30:	bd80      	pop	{r7, pc}
 8008d32:	bf00      	nop
 8008d34:	48000400 	.word	0x48000400
 8008d38:	48001c00 	.word	0x48001c00

08008d3c <stimLib_dmaDeinit>:

void stimLib_dmaDeinit(void)
{
 8008d3c:	b580      	push	{r7, lr}
 8008d3e:	af00      	add	r7, sp, #0
	HAL_DMA_DeInit(&hdma_adc1);
 8008d40:	4806      	ldr	r0, [pc, #24]	; (8008d5c <stimLib_dmaDeinit+0x20>)
 8008d42:	f7fa fe27 	bl	8003994 <HAL_DMA_DeInit>
	HAL_DMA_DeInit(&hdma_adc2);
 8008d46:	4806      	ldr	r0, [pc, #24]	; (8008d60 <stimLib_dmaDeinit+0x24>)
 8008d48:	f7fa fe24 	bl	8003994 <HAL_DMA_DeInit>
	HAL_DMA_DeInit(&hdma_tim2_ch2_ch4);
 8008d4c:	4805      	ldr	r0, [pc, #20]	; (8008d64 <stimLib_dmaDeinit+0x28>)
 8008d4e:	f7fa fe21 	bl	8003994 <HAL_DMA_DeInit>
	HAL_DMA_DeInit(&hdma_tim2_ch3);
 8008d52:	4805      	ldr	r0, [pc, #20]	; (8008d68 <stimLib_dmaDeinit+0x2c>)
 8008d54:	f7fa fe1e 	bl	8003994 <HAL_DMA_DeInit>
}
 8008d58:	bf00      	nop
 8008d5a:	bd80      	pop	{r7, pc}
 8008d5c:	20000154 	.word	0x20000154
 8008d60:	2000019c 	.word	0x2000019c
 8008d64:	200002c8 	.word	0x200002c8
 8008d68:	20000310 	.word	0x20000310

08008d6c <stimLib_tim1_Deinit>:

void stimLib_tim1_Deinit(void)
{
 8008d6c:	b580      	push	{r7, lr}
 8008d6e:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_DeInit(&htim1);
 8008d70:	4802      	ldr	r0, [pc, #8]	; (8008d7c <stimLib_tim1_Deinit+0x10>)
 8008d72:	f7fc fff4 	bl	8005d5e <HAL_TIM_PWM_DeInit>
}
 8008d76:	bf00      	nop
 8008d78:	bd80      	pop	{r7, pc}
 8008d7a:	bf00      	nop
 8008d7c:	200001e4 	.word	0x200001e4

08008d80 <stimLib_tim2_Deinit>:

void stimLib_tim2_Deinit(void)
{
 8008d80:	b580      	push	{r7, lr}
 8008d82:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_DeInit(&htim2);
 8008d84:	4802      	ldr	r0, [pc, #8]	; (8008d90 <stimLib_tim2_Deinit+0x10>)
 8008d86:	f7fc ffea 	bl	8005d5e <HAL_TIM_PWM_DeInit>
}
 8008d8a:	bf00      	nop
 8008d8c:	bd80      	pop	{r7, pc}
 8008d8e:	bf00      	nop
 8008d90:	20000230 	.word	0x20000230

08008d94 <stimLib_tim6_Deinit>:

void stimLib_tim6_Deinit(void)
{
 8008d94:	b580      	push	{r7, lr}
 8008d96:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_DeInit(&htim6);
 8008d98:	4802      	ldr	r0, [pc, #8]	; (8008da4 <stimLib_tim6_Deinit+0x10>)
 8008d9a:	f7fc ffe0 	bl	8005d5e <HAL_TIM_PWM_DeInit>
}
 8008d9e:	bf00      	nop
 8008da0:	bd80      	pop	{r7, pc}
 8008da2:	bf00      	nop
 8008da4:	2000027c 	.word	0x2000027c

08008da8 <stimLib_adc1_Deinit>:

void stimLib_adc1_Deinit(void)
{
 8008da8:	b580      	push	{r7, lr}
 8008daa:	af00      	add	r7, sp, #0
	HAL_ADC_DeInit(&hadc1);
 8008dac:	4802      	ldr	r0, [pc, #8]	; (8008db8 <stimLib_adc1_Deinit+0x10>)
 8008dae:	f7f8 fe47 	bl	8001a40 <HAL_ADC_DeInit>
}
 8008db2:	bf00      	nop
 8008db4:	bd80      	pop	{r7, pc}
 8008db6:	bf00      	nop
 8008db8:	2000008c 	.word	0x2000008c

08008dbc <stimLib_adc2_Deinit>:

void stimLib_adc2_Deinit(void)
{
 8008dbc:	b580      	push	{r7, lr}
 8008dbe:	af00      	add	r7, sp, #0
	HAL_ADC_DeInit(&hadc2);
 8008dc0:	4802      	ldr	r0, [pc, #8]	; (8008dcc <stimLib_adc2_Deinit+0x10>)
 8008dc2:	f7f8 fe3d 	bl	8001a40 <HAL_ADC_DeInit>
}
 8008dc6:	bf00      	nop
 8008dc8:	bd80      	pop	{r7, pc}
 8008dca:	bf00      	nop
 8008dcc:	200000f0 	.word	0x200000f0

08008dd0 <stimLib_adc_mspInit>:

static uint32_t HAL_RCC_ADC_CLK_ENABLED = 0;

/* BASE TIMER MSP INIT :: NON APPLICATION JUST STIMLIB */
void stimLib_adc_mspInit(ADC_HandleTypeDef *hadc)
{
 8008dd0:	b580      	push	{r7, lr}
 8008dd2:	b08c      	sub	sp, #48	; 0x30
 8008dd4:	af00      	add	r7, sp, #0
 8008dd6:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef GPIO_InitStruct =
 8008dd8:	f107 031c 	add.w	r3, r7, #28
 8008ddc:	2200      	movs	r2, #0
 8008dde:	601a      	str	r2, [r3, #0]
 8008de0:	605a      	str	r2, [r3, #4]
 8008de2:	609a      	str	r2, [r3, #8]
 8008de4:	60da      	str	r2, [r3, #12]
 8008de6:	611a      	str	r2, [r3, #16]
	{ 0 };
	if (hadc->Instance == ADC1)
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	681b      	ldr	r3, [r3, #0]
 8008dec:	4a5e      	ldr	r2, [pc, #376]	; (8008f68 <stimLib_adc_mspInit+0x198>)
 8008dee:	4293      	cmp	r3, r2
 8008df0:	d15c      	bne.n	8008eac <stimLib_adc_mspInit+0xdc>
	{
		/* USER CODE BEGIN ADC1_MspInit 0 */

		/* USER CODE END ADC1_MspInit 0 */
		/* Peripheral clock enable */
		HAL_RCC_ADC_CLK_ENABLED++;
 8008df2:	4b5e      	ldr	r3, [pc, #376]	; (8008f6c <stimLib_adc_mspInit+0x19c>)
 8008df4:	681b      	ldr	r3, [r3, #0]
 8008df6:	3301      	adds	r3, #1
 8008df8:	4a5c      	ldr	r2, [pc, #368]	; (8008f6c <stimLib_adc_mspInit+0x19c>)
 8008dfa:	6013      	str	r3, [r2, #0]
		if (HAL_RCC_ADC_CLK_ENABLED == 1)
 8008dfc:	4b5b      	ldr	r3, [pc, #364]	; (8008f6c <stimLib_adc_mspInit+0x19c>)
 8008dfe:	681b      	ldr	r3, [r3, #0]
 8008e00:	2b01      	cmp	r3, #1
 8008e02:	d10b      	bne.n	8008e1c <stimLib_adc_mspInit+0x4c>
		{
			__HAL_RCC_ADC_CLK_ENABLE();
 8008e04:	4b5a      	ldr	r3, [pc, #360]	; (8008f70 <stimLib_adc_mspInit+0x1a0>)
 8008e06:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008e08:	4a59      	ldr	r2, [pc, #356]	; (8008f70 <stimLib_adc_mspInit+0x1a0>)
 8008e0a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8008e0e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8008e10:	4b57      	ldr	r3, [pc, #348]	; (8008f70 <stimLib_adc_mspInit+0x1a0>)
 8008e12:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008e14:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8008e18:	61bb      	str	r3, [r7, #24]
 8008e1a:	69bb      	ldr	r3, [r7, #24]
		}

		__HAL_RCC_GPIOA_CLK_ENABLE();
 8008e1c:	4b54      	ldr	r3, [pc, #336]	; (8008f70 <stimLib_adc_mspInit+0x1a0>)
 8008e1e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008e20:	4a53      	ldr	r2, [pc, #332]	; (8008f70 <stimLib_adc_mspInit+0x1a0>)
 8008e22:	f043 0301 	orr.w	r3, r3, #1
 8008e26:	64d3      	str	r3, [r2, #76]	; 0x4c
 8008e28:	4b51      	ldr	r3, [pc, #324]	; (8008f70 <stimLib_adc_mspInit+0x1a0>)
 8008e2a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008e2c:	f003 0301 	and.w	r3, r3, #1
 8008e30:	617b      	str	r3, [r7, #20]
 8008e32:	697b      	ldr	r3, [r7, #20]
		/**ADC1 GPIO Configuration
		 PA4     ------> ADC1_IN9
		 */
		GPIO_InitStruct.Pin = STIM_LIB_STEP_UP_FEEDBACK_PIN;
 8008e34:	2310      	movs	r3, #16
 8008e36:	61fb      	str	r3, [r7, #28]
		GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8008e38:	230b      	movs	r3, #11
 8008e3a:	623b      	str	r3, [r7, #32]
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008e3c:	2300      	movs	r3, #0
 8008e3e:	627b      	str	r3, [r7, #36]	; 0x24
		HAL_GPIO_Init(STIM_LIB_STEP_UP_FEEDBACK_GPIO_PORT, &GPIO_InitStruct);
 8008e40:	f107 031c 	add.w	r3, r7, #28
 8008e44:	4619      	mov	r1, r3
 8008e46:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8008e4a:	f7fa fff3 	bl	8003e34 <HAL_GPIO_Init>

		/* ADC1 DMA Init */
		/* ADC1 Init */
		hdma_adc1.Instance = DMA2_Channel3;
 8008e4e:	4b49      	ldr	r3, [pc, #292]	; (8008f74 <stimLib_adc_mspInit+0x1a4>)
 8008e50:	4a49      	ldr	r2, [pc, #292]	; (8008f78 <stimLib_adc_mspInit+0x1a8>)
 8008e52:	601a      	str	r2, [r3, #0]
		hdma_adc1.Init.Request = DMA_REQUEST_0;
 8008e54:	4b47      	ldr	r3, [pc, #284]	; (8008f74 <stimLib_adc_mspInit+0x1a4>)
 8008e56:	2200      	movs	r2, #0
 8008e58:	605a      	str	r2, [r3, #4]
		hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8008e5a:	4b46      	ldr	r3, [pc, #280]	; (8008f74 <stimLib_adc_mspInit+0x1a4>)
 8008e5c:	2200      	movs	r2, #0
 8008e5e:	609a      	str	r2, [r3, #8]
		hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8008e60:	4b44      	ldr	r3, [pc, #272]	; (8008f74 <stimLib_adc_mspInit+0x1a4>)
 8008e62:	2200      	movs	r2, #0
 8008e64:	60da      	str	r2, [r3, #12]
		hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8008e66:	4b43      	ldr	r3, [pc, #268]	; (8008f74 <stimLib_adc_mspInit+0x1a4>)
 8008e68:	2280      	movs	r2, #128	; 0x80
 8008e6a:	611a      	str	r2, [r3, #16]
		hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8008e6c:	4b41      	ldr	r3, [pc, #260]	; (8008f74 <stimLib_adc_mspInit+0x1a4>)
 8008e6e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8008e72:	615a      	str	r2, [r3, #20]
		hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8008e74:	4b3f      	ldr	r3, [pc, #252]	; (8008f74 <stimLib_adc_mspInit+0x1a4>)
 8008e76:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8008e7a:	619a      	str	r2, [r3, #24]
		hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8008e7c:	4b3d      	ldr	r3, [pc, #244]	; (8008f74 <stimLib_adc_mspInit+0x1a4>)
 8008e7e:	2220      	movs	r2, #32
 8008e80:	61da      	str	r2, [r3, #28]
		hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8008e82:	4b3c      	ldr	r3, [pc, #240]	; (8008f74 <stimLib_adc_mspInit+0x1a4>)
 8008e84:	2200      	movs	r2, #0
 8008e86:	621a      	str	r2, [r3, #32]
		if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8008e88:	483a      	ldr	r0, [pc, #232]	; (8008f74 <stimLib_adc_mspInit+0x1a4>)
 8008e8a:	f7fa fccb 	bl	8003824 <HAL_DMA_Init>
		{
			//Error_Handler();
		}

		__HAL_LINKDMA(hadc, DMA_Handle, hdma_adc1);
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	4a38      	ldr	r2, [pc, #224]	; (8008f74 <stimLib_adc_mspInit+0x1a4>)
 8008e92:	64da      	str	r2, [r3, #76]	; 0x4c
 8008e94:	4a37      	ldr	r2, [pc, #220]	; (8008f74 <stimLib_adc_mspInit+0x1a4>)
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	6293      	str	r3, [r2, #40]	; 0x28

		/* ADC1 interrupt Init */
		HAL_NVIC_SetPriority(ADC1_2_IRQn, 1, 0);
 8008e9a:	2200      	movs	r2, #0
 8008e9c:	2101      	movs	r1, #1
 8008e9e:	2012      	movs	r0, #18
 8008ea0:	f7fa fc7b 	bl	800379a <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8008ea4:	2012      	movs	r0, #18
 8008ea6:	f7fa fc94 	bl	80037d2 <HAL_NVIC_EnableIRQ>

		__HAL_LINKDMA(hadc, DMA_Handle, hdma_adc2);

	}

}
 8008eaa:	e058      	b.n	8008f5e <stimLib_adc_mspInit+0x18e>
	else if (hadc->Instance == ADC2)
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	681b      	ldr	r3, [r3, #0]
 8008eb0:	4a32      	ldr	r2, [pc, #200]	; (8008f7c <stimLib_adc_mspInit+0x1ac>)
 8008eb2:	4293      	cmp	r3, r2
 8008eb4:	d153      	bne.n	8008f5e <stimLib_adc_mspInit+0x18e>
		HAL_RCC_ADC_CLK_ENABLED++;
 8008eb6:	4b2d      	ldr	r3, [pc, #180]	; (8008f6c <stimLib_adc_mspInit+0x19c>)
 8008eb8:	681b      	ldr	r3, [r3, #0]
 8008eba:	3301      	adds	r3, #1
 8008ebc:	4a2b      	ldr	r2, [pc, #172]	; (8008f6c <stimLib_adc_mspInit+0x19c>)
 8008ebe:	6013      	str	r3, [r2, #0]
		if (HAL_RCC_ADC_CLK_ENABLED == 1)
 8008ec0:	4b2a      	ldr	r3, [pc, #168]	; (8008f6c <stimLib_adc_mspInit+0x19c>)
 8008ec2:	681b      	ldr	r3, [r3, #0]
 8008ec4:	2b01      	cmp	r3, #1
 8008ec6:	d10b      	bne.n	8008ee0 <stimLib_adc_mspInit+0x110>
			__HAL_RCC_ADC_CLK_ENABLE();
 8008ec8:	4b29      	ldr	r3, [pc, #164]	; (8008f70 <stimLib_adc_mspInit+0x1a0>)
 8008eca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008ecc:	4a28      	ldr	r2, [pc, #160]	; (8008f70 <stimLib_adc_mspInit+0x1a0>)
 8008ece:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8008ed2:	64d3      	str	r3, [r2, #76]	; 0x4c
 8008ed4:	4b26      	ldr	r3, [pc, #152]	; (8008f70 <stimLib_adc_mspInit+0x1a0>)
 8008ed6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008ed8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8008edc:	613b      	str	r3, [r7, #16]
 8008ede:	693b      	ldr	r3, [r7, #16]
		__HAL_RCC_GPIOA_CLK_ENABLE();
 8008ee0:	4b23      	ldr	r3, [pc, #140]	; (8008f70 <stimLib_adc_mspInit+0x1a0>)
 8008ee2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008ee4:	4a22      	ldr	r2, [pc, #136]	; (8008f70 <stimLib_adc_mspInit+0x1a0>)
 8008ee6:	f043 0301 	orr.w	r3, r3, #1
 8008eea:	64d3      	str	r3, [r2, #76]	; 0x4c
 8008eec:	4b20      	ldr	r3, [pc, #128]	; (8008f70 <stimLib_adc_mspInit+0x1a0>)
 8008eee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008ef0:	f003 0301 	and.w	r3, r3, #1
 8008ef4:	60fb      	str	r3, [r7, #12]
 8008ef6:	68fb      	ldr	r3, [r7, #12]
		GPIO_InitStruct.Pin = STIM_LIB_PEAK_DETECTION_R_PIN
 8008ef8:	23c0      	movs	r3, #192	; 0xc0
 8008efa:	61fb      	str	r3, [r7, #28]
		GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8008efc:	230b      	movs	r3, #11
 8008efe:	623b      	str	r3, [r7, #32]
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008f00:	2300      	movs	r3, #0
 8008f02:	627b      	str	r3, [r7, #36]	; 0x24
		HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008f04:	f107 031c 	add.w	r3, r7, #28
 8008f08:	4619      	mov	r1, r3
 8008f0a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8008f0e:	f7fa ff91 	bl	8003e34 <HAL_GPIO_Init>
		hdma_adc2.Instance = DMA1_Channel2;
 8008f12:	4b1b      	ldr	r3, [pc, #108]	; (8008f80 <stimLib_adc_mspInit+0x1b0>)
 8008f14:	4a1b      	ldr	r2, [pc, #108]	; (8008f84 <stimLib_adc_mspInit+0x1b4>)
 8008f16:	601a      	str	r2, [r3, #0]
		hdma_adc2.Init.Request = DMA_REQUEST_0;
 8008f18:	4b19      	ldr	r3, [pc, #100]	; (8008f80 <stimLib_adc_mspInit+0x1b0>)
 8008f1a:	2200      	movs	r2, #0
 8008f1c:	605a      	str	r2, [r3, #4]
		hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8008f1e:	4b18      	ldr	r3, [pc, #96]	; (8008f80 <stimLib_adc_mspInit+0x1b0>)
 8008f20:	2200      	movs	r2, #0
 8008f22:	609a      	str	r2, [r3, #8]
		hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 8008f24:	4b16      	ldr	r3, [pc, #88]	; (8008f80 <stimLib_adc_mspInit+0x1b0>)
 8008f26:	2200      	movs	r2, #0
 8008f28:	60da      	str	r2, [r3, #12]
		hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 8008f2a:	4b15      	ldr	r3, [pc, #84]	; (8008f80 <stimLib_adc_mspInit+0x1b0>)
 8008f2c:	2280      	movs	r2, #128	; 0x80
 8008f2e:	611a      	str	r2, [r3, #16]
		hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8008f30:	4b13      	ldr	r3, [pc, #76]	; (8008f80 <stimLib_adc_mspInit+0x1b0>)
 8008f32:	f44f 7280 	mov.w	r2, #256	; 0x100
 8008f36:	615a      	str	r2, [r3, #20]
		hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8008f38:	4b11      	ldr	r3, [pc, #68]	; (8008f80 <stimLib_adc_mspInit+0x1b0>)
 8008f3a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8008f3e:	619a      	str	r2, [r3, #24]
		hdma_adc2.Init.Mode = DMA_CIRCULAR;
 8008f40:	4b0f      	ldr	r3, [pc, #60]	; (8008f80 <stimLib_adc_mspInit+0x1b0>)
 8008f42:	2220      	movs	r2, #32
 8008f44:	61da      	str	r2, [r3, #28]
		hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 8008f46:	4b0e      	ldr	r3, [pc, #56]	; (8008f80 <stimLib_adc_mspInit+0x1b0>)
 8008f48:	2200      	movs	r2, #0
 8008f4a:	621a      	str	r2, [r3, #32]
		if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 8008f4c:	480c      	ldr	r0, [pc, #48]	; (8008f80 <stimLib_adc_mspInit+0x1b0>)
 8008f4e:	f7fa fc69 	bl	8003824 <HAL_DMA_Init>
		__HAL_LINKDMA(hadc, DMA_Handle, hdma_adc2);
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	4a0a      	ldr	r2, [pc, #40]	; (8008f80 <stimLib_adc_mspInit+0x1b0>)
 8008f56:	64da      	str	r2, [r3, #76]	; 0x4c
 8008f58:	4a09      	ldr	r2, [pc, #36]	; (8008f80 <stimLib_adc_mspInit+0x1b0>)
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	6293      	str	r3, [r2, #40]	; 0x28
}
 8008f5e:	bf00      	nop
 8008f60:	3730      	adds	r7, #48	; 0x30
 8008f62:	46bd      	mov	sp, r7
 8008f64:	bd80      	pop	{r7, pc}
 8008f66:	bf00      	nop
 8008f68:	50040000 	.word	0x50040000
 8008f6c:	200003e8 	.word	0x200003e8
 8008f70:	40021000 	.word	0x40021000
 8008f74:	20000154 	.word	0x20000154
 8008f78:	40020430 	.word	0x40020430
 8008f7c:	50040100 	.word	0x50040100
 8008f80:	2000019c 	.word	0x2000019c
 8008f84:	4002001c 	.word	0x4002001c

08008f88 <stimLib_tim_pwmmspInit>:

void stimLib_tim_pwmmspInit(TIM_HandleTypeDef *htim_pwm)
{
 8008f88:	b580      	push	{r7, lr}
 8008f8a:	b084      	sub	sp, #16
 8008f8c:	af00      	add	r7, sp, #0
 8008f8e:	6078      	str	r0, [r7, #4]
	if (htim_pwm->Instance == TIM1)
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	681b      	ldr	r3, [r3, #0]
 8008f94:	4a44      	ldr	r2, [pc, #272]	; (80090a8 <stimLib_tim_pwmmspInit+0x120>)
 8008f96:	4293      	cmp	r3, r2
 8008f98:	d114      	bne.n	8008fc4 <stimLib_tim_pwmmspInit+0x3c>
	{
		__HAL_RCC_TIM1_CLK_ENABLE();
 8008f9a:	4b44      	ldr	r3, [pc, #272]	; (80090ac <stimLib_tim_pwmmspInit+0x124>)
 8008f9c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008f9e:	4a43      	ldr	r2, [pc, #268]	; (80090ac <stimLib_tim_pwmmspInit+0x124>)
 8008fa0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8008fa4:	6613      	str	r3, [r2, #96]	; 0x60
 8008fa6:	4b41      	ldr	r3, [pc, #260]	; (80090ac <stimLib_tim_pwmmspInit+0x124>)
 8008fa8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008faa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008fae:	60fb      	str	r3, [r7, #12]
 8008fb0:	68fb      	ldr	r3, [r7, #12]
		HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 2, 0);
 8008fb2:	2200      	movs	r2, #0
 8008fb4:	2102      	movs	r1, #2
 8008fb6:	2019      	movs	r0, #25
 8008fb8:	f7fa fbef 	bl	800379a <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8008fbc:	2019      	movs	r0, #25
 8008fbe:	f7fa fc08 	bl	80037d2 <HAL_NVIC_EnableIRQ>
		/* USER CODE BEGIN TIM2_MspInit 1 */

		/* USER CODE END TIM2_MspInit 1 */
	}

}
 8008fc2:	e06c      	b.n	800909e <stimLib_tim_pwmmspInit+0x116>
	else if (htim_pwm->Instance == TIM2)
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	681b      	ldr	r3, [r3, #0]
 8008fc8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008fcc:	d167      	bne.n	800909e <stimLib_tim_pwmmspInit+0x116>
		__HAL_RCC_TIM2_CLK_ENABLE();
 8008fce:	4b37      	ldr	r3, [pc, #220]	; (80090ac <stimLib_tim_pwmmspInit+0x124>)
 8008fd0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008fd2:	4a36      	ldr	r2, [pc, #216]	; (80090ac <stimLib_tim_pwmmspInit+0x124>)
 8008fd4:	f043 0301 	orr.w	r3, r3, #1
 8008fd8:	6593      	str	r3, [r2, #88]	; 0x58
 8008fda:	4b34      	ldr	r3, [pc, #208]	; (80090ac <stimLib_tim_pwmmspInit+0x124>)
 8008fdc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008fde:	f003 0301 	and.w	r3, r3, #1
 8008fe2:	60bb      	str	r3, [r7, #8]
 8008fe4:	68bb      	ldr	r3, [r7, #8]
		hdma_tim2_ch2_ch4.Instance = DMA1_Channel7;
 8008fe6:	4b32      	ldr	r3, [pc, #200]	; (80090b0 <stimLib_tim_pwmmspInit+0x128>)
 8008fe8:	4a32      	ldr	r2, [pc, #200]	; (80090b4 <stimLib_tim_pwmmspInit+0x12c>)
 8008fea:	601a      	str	r2, [r3, #0]
		hdma_tim2_ch2_ch4.Init.Request = DMA_REQUEST_4;
 8008fec:	4b30      	ldr	r3, [pc, #192]	; (80090b0 <stimLib_tim_pwmmspInit+0x128>)
 8008fee:	2204      	movs	r2, #4
 8008ff0:	605a      	str	r2, [r3, #4]
		hdma_tim2_ch2_ch4.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8008ff2:	4b2f      	ldr	r3, [pc, #188]	; (80090b0 <stimLib_tim_pwmmspInit+0x128>)
 8008ff4:	2210      	movs	r2, #16
 8008ff6:	609a      	str	r2, [r3, #8]
		hdma_tim2_ch2_ch4.Init.PeriphInc = DMA_PINC_DISABLE;
 8008ff8:	4b2d      	ldr	r3, [pc, #180]	; (80090b0 <stimLib_tim_pwmmspInit+0x128>)
 8008ffa:	2200      	movs	r2, #0
 8008ffc:	60da      	str	r2, [r3, #12]
		hdma_tim2_ch2_ch4.Init.MemInc = DMA_MINC_ENABLE;
 8008ffe:	4b2c      	ldr	r3, [pc, #176]	; (80090b0 <stimLib_tim_pwmmspInit+0x128>)
 8009000:	2280      	movs	r2, #128	; 0x80
 8009002:	611a      	str	r2, [r3, #16]
		hdma_tim2_ch2_ch4.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8009004:	4b2a      	ldr	r3, [pc, #168]	; (80090b0 <stimLib_tim_pwmmspInit+0x128>)
 8009006:	f44f 7200 	mov.w	r2, #512	; 0x200
 800900a:	615a      	str	r2, [r3, #20]
		hdma_tim2_ch2_ch4.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800900c:	4b28      	ldr	r3, [pc, #160]	; (80090b0 <stimLib_tim_pwmmspInit+0x128>)
 800900e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8009012:	619a      	str	r2, [r3, #24]
		hdma_tim2_ch2_ch4.Init.Mode = DMA_CIRCULAR;
 8009014:	4b26      	ldr	r3, [pc, #152]	; (80090b0 <stimLib_tim_pwmmspInit+0x128>)
 8009016:	2220      	movs	r2, #32
 8009018:	61da      	str	r2, [r3, #28]
		hdma_tim2_ch2_ch4.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 800901a:	4b25      	ldr	r3, [pc, #148]	; (80090b0 <stimLib_tim_pwmmspInit+0x128>)
 800901c:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 8009020:	621a      	str	r2, [r3, #32]
		if (HAL_DMA_Init(&hdma_tim2_ch2_ch4) != HAL_OK)
 8009022:	4823      	ldr	r0, [pc, #140]	; (80090b0 <stimLib_tim_pwmmspInit+0x128>)
 8009024:	f7fa fbfe 	bl	8003824 <HAL_DMA_Init>
		__HAL_LINKDMA(htim_pwm, hdma[TIM_DMA_ID_CC2], hdma_tim2_ch2_ch4);
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	4a21      	ldr	r2, [pc, #132]	; (80090b0 <stimLib_tim_pwmmspInit+0x128>)
 800902c:	629a      	str	r2, [r3, #40]	; 0x28
 800902e:	4a20      	ldr	r2, [pc, #128]	; (80090b0 <stimLib_tim_pwmmspInit+0x128>)
 8009030:	687b      	ldr	r3, [r7, #4]
 8009032:	6293      	str	r3, [r2, #40]	; 0x28
		__HAL_LINKDMA(htim_pwm, hdma[TIM_DMA_ID_CC4], hdma_tim2_ch2_ch4);
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	4a1e      	ldr	r2, [pc, #120]	; (80090b0 <stimLib_tim_pwmmspInit+0x128>)
 8009038:	631a      	str	r2, [r3, #48]	; 0x30
 800903a:	4a1d      	ldr	r2, [pc, #116]	; (80090b0 <stimLib_tim_pwmmspInit+0x128>)
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	6293      	str	r3, [r2, #40]	; 0x28
		hdma_tim2_ch3.Instance = DMA1_Channel1;
 8009040:	4b1d      	ldr	r3, [pc, #116]	; (80090b8 <stimLib_tim_pwmmspInit+0x130>)
 8009042:	4a1e      	ldr	r2, [pc, #120]	; (80090bc <stimLib_tim_pwmmspInit+0x134>)
 8009044:	601a      	str	r2, [r3, #0]
		hdma_tim2_ch3.Init.Request = DMA_REQUEST_4;
 8009046:	4b1c      	ldr	r3, [pc, #112]	; (80090b8 <stimLib_tim_pwmmspInit+0x130>)
 8009048:	2204      	movs	r2, #4
 800904a:	605a      	str	r2, [r3, #4]
		hdma_tim2_ch3.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800904c:	4b1a      	ldr	r3, [pc, #104]	; (80090b8 <stimLib_tim_pwmmspInit+0x130>)
 800904e:	2210      	movs	r2, #16
 8009050:	609a      	str	r2, [r3, #8]
		hdma_tim2_ch3.Init.PeriphInc = DMA_PINC_DISABLE;
 8009052:	4b19      	ldr	r3, [pc, #100]	; (80090b8 <stimLib_tim_pwmmspInit+0x130>)
 8009054:	2200      	movs	r2, #0
 8009056:	60da      	str	r2, [r3, #12]
		hdma_tim2_ch3.Init.MemInc = DMA_MINC_ENABLE;
 8009058:	4b17      	ldr	r3, [pc, #92]	; (80090b8 <stimLib_tim_pwmmspInit+0x130>)
 800905a:	2280      	movs	r2, #128	; 0x80
 800905c:	611a      	str	r2, [r3, #16]
		hdma_tim2_ch3.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800905e:	4b16      	ldr	r3, [pc, #88]	; (80090b8 <stimLib_tim_pwmmspInit+0x130>)
 8009060:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009064:	615a      	str	r2, [r3, #20]
		hdma_tim2_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8009066:	4b14      	ldr	r3, [pc, #80]	; (80090b8 <stimLib_tim_pwmmspInit+0x130>)
 8009068:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800906c:	619a      	str	r2, [r3, #24]
		hdma_tim2_ch3.Init.Mode = DMA_CIRCULAR;
 800906e:	4b12      	ldr	r3, [pc, #72]	; (80090b8 <stimLib_tim_pwmmspInit+0x130>)
 8009070:	2220      	movs	r2, #32
 8009072:	61da      	str	r2, [r3, #28]
		hdma_tim2_ch3.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8009074:	4b10      	ldr	r3, [pc, #64]	; (80090b8 <stimLib_tim_pwmmspInit+0x130>)
 8009076:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 800907a:	621a      	str	r2, [r3, #32]
		if (HAL_DMA_Init(&hdma_tim2_ch3) != HAL_OK)
 800907c:	480e      	ldr	r0, [pc, #56]	; (80090b8 <stimLib_tim_pwmmspInit+0x130>)
 800907e:	f7fa fbd1 	bl	8003824 <HAL_DMA_Init>
		__HAL_LINKDMA(htim_pwm, hdma[TIM_DMA_ID_CC3], hdma_tim2_ch3);
 8009082:	687b      	ldr	r3, [r7, #4]
 8009084:	4a0c      	ldr	r2, [pc, #48]	; (80090b8 <stimLib_tim_pwmmspInit+0x130>)
 8009086:	62da      	str	r2, [r3, #44]	; 0x2c
 8009088:	4a0b      	ldr	r2, [pc, #44]	; (80090b8 <stimLib_tim_pwmmspInit+0x130>)
 800908a:	687b      	ldr	r3, [r7, #4]
 800908c:	6293      	str	r3, [r2, #40]	; 0x28
		HAL_NVIC_SetPriority(TIM2_IRQn, 2, 0);
 800908e:	2200      	movs	r2, #0
 8009090:	2102      	movs	r1, #2
 8009092:	201c      	movs	r0, #28
 8009094:	f7fa fb81 	bl	800379a <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8009098:	201c      	movs	r0, #28
 800909a:	f7fa fb9a 	bl	80037d2 <HAL_NVIC_EnableIRQ>
}
 800909e:	bf00      	nop
 80090a0:	3710      	adds	r7, #16
 80090a2:	46bd      	mov	sp, r7
 80090a4:	bd80      	pop	{r7, pc}
 80090a6:	bf00      	nop
 80090a8:	40012c00 	.word	0x40012c00
 80090ac:	40021000 	.word	0x40021000
 80090b0:	200002c8 	.word	0x200002c8
 80090b4:	40020080 	.word	0x40020080
 80090b8:	20000310 	.word	0x20000310
 80090bc:	40020008 	.word	0x40020008

080090c0 <stimLib_tim_basemspInit>:

void stimLib_tim_basemspInit(TIM_HandleTypeDef *htim_base)
{
 80090c0:	b580      	push	{r7, lr}
 80090c2:	b084      	sub	sp, #16
 80090c4:	af00      	add	r7, sp, #0
 80090c6:	6078      	str	r0, [r7, #4]
	if (htim_base->Instance == TIM6)
 80090c8:	687b      	ldr	r3, [r7, #4]
 80090ca:	681b      	ldr	r3, [r3, #0]
 80090cc:	4a0d      	ldr	r2, [pc, #52]	; (8009104 <stimLib_tim_basemspInit+0x44>)
 80090ce:	4293      	cmp	r3, r2
 80090d0:	d113      	bne.n	80090fa <stimLib_tim_basemspInit+0x3a>
	{
		__HAL_RCC_TIM6_CLK_ENABLE();
 80090d2:	4b0d      	ldr	r3, [pc, #52]	; (8009108 <stimLib_tim_basemspInit+0x48>)
 80090d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80090d6:	4a0c      	ldr	r2, [pc, #48]	; (8009108 <stimLib_tim_basemspInit+0x48>)
 80090d8:	f043 0310 	orr.w	r3, r3, #16
 80090dc:	6593      	str	r3, [r2, #88]	; 0x58
 80090de:	4b0a      	ldr	r3, [pc, #40]	; (8009108 <stimLib_tim_basemspInit+0x48>)
 80090e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80090e2:	f003 0310 	and.w	r3, r3, #16
 80090e6:	60fb      	str	r3, [r7, #12]
 80090e8:	68fb      	ldr	r3, [r7, #12]
		HAL_NVIC_SetPriority(TIM6_IRQn, 2, 0);
 80090ea:	2200      	movs	r2, #0
 80090ec:	2102      	movs	r1, #2
 80090ee:	2036      	movs	r0, #54	; 0x36
 80090f0:	f7fa fb53 	bl	800379a <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(TIM6_IRQn);
 80090f4:	2036      	movs	r0, #54	; 0x36
 80090f6:	f7fa fb6c 	bl	80037d2 <HAL_NVIC_EnableIRQ>
	}
}
 80090fa:	bf00      	nop
 80090fc:	3710      	adds	r7, #16
 80090fe:	46bd      	mov	sp, r7
 8009100:	bd80      	pop	{r7, pc}
 8009102:	bf00      	nop
 8009104:	40001000 	.word	0x40001000
 8009108:	40021000 	.word	0x40021000

0800910c <stimLib_tim_msppostInit>:

/* TIMER PWM MSP INIT :: NVIC and DMA */
/* TIMER CONTROL PIN MSP INIT */
void stimLib_tim_msppostInit(TIM_HandleTypeDef *htim)
{
 800910c:	b580      	push	{r7, lr}
 800910e:	b08a      	sub	sp, #40	; 0x28
 8009110:	af00      	add	r7, sp, #0
 8009112:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef GPIO_InitStruct =
 8009114:	f107 0314 	add.w	r3, r7, #20
 8009118:	2200      	movs	r2, #0
 800911a:	601a      	str	r2, [r3, #0]
 800911c:	605a      	str	r2, [r3, #4]
 800911e:	609a      	str	r2, [r3, #8]
 8009120:	60da      	str	r2, [r3, #12]
 8009122:	611a      	str	r2, [r3, #16]
	{ 0 };
	if (htim->Instance == TIM1)
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	681b      	ldr	r3, [r3, #0]
 8009128:	4a27      	ldr	r2, [pc, #156]	; (80091c8 <stimLib_tim_msppostInit+0xbc>)
 800912a:	4293      	cmp	r3, r2
 800912c:	d11e      	bne.n	800916c <stimLib_tim_msppostInit+0x60>
	{
		__HAL_RCC_GPIOA_CLK_ENABLE();
 800912e:	4b27      	ldr	r3, [pc, #156]	; (80091cc <stimLib_tim_msppostInit+0xc0>)
 8009130:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009132:	4a26      	ldr	r2, [pc, #152]	; (80091cc <stimLib_tim_msppostInit+0xc0>)
 8009134:	f043 0301 	orr.w	r3, r3, #1
 8009138:	64d3      	str	r3, [r2, #76]	; 0x4c
 800913a:	4b24      	ldr	r3, [pc, #144]	; (80091cc <stimLib_tim_msppostInit+0xc0>)
 800913c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800913e:	f003 0301 	and.w	r3, r3, #1
 8009142:	613b      	str	r3, [r7, #16]
 8009144:	693b      	ldr	r3, [r7, #16]
		/**TIM1 GPIO Configuration
		 PA8     ------> TIM1_CH1
		 */
		GPIO_InitStruct.Pin = STIM_LIB_STEP_UP_SW_PIN;
 8009146:	f44f 7380 	mov.w	r3, #256	; 0x100
 800914a:	617b      	str	r3, [r7, #20]
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800914c:	2302      	movs	r3, #2
 800914e:	61bb      	str	r3, [r7, #24]
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009150:	2300      	movs	r3, #0
 8009152:	61fb      	str	r3, [r7, #28]
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009154:	2300      	movs	r3, #0
 8009156:	623b      	str	r3, [r7, #32]
		GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8009158:	2301      	movs	r3, #1
 800915a:	627b      	str	r3, [r7, #36]	; 0x24
		HAL_GPIO_Init(STIM_LIB_STEP_UP_SW_GPIO_PORT, &GPIO_InitStruct);
 800915c:	f107 0314 	add.w	r3, r7, #20
 8009160:	4619      	mov	r1, r3
 8009162:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8009166:	f7fa fe65 	bl	8003e34 <HAL_GPIO_Init>
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
		GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
		HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
		HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
	}
}
 800916a:	e028      	b.n	80091be <stimLib_tim_msppostInit+0xb2>
	else if (htim->Instance == TIM2)
 800916c:	687b      	ldr	r3, [r7, #4]
 800916e:	681b      	ldr	r3, [r3, #0]
 8009170:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009174:	d123      	bne.n	80091be <stimLib_tim_msppostInit+0xb2>
		__HAL_RCC_GPIOA_CLK_ENABLE();
 8009176:	4b15      	ldr	r3, [pc, #84]	; (80091cc <stimLib_tim_msppostInit+0xc0>)
 8009178:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800917a:	4a14      	ldr	r2, [pc, #80]	; (80091cc <stimLib_tim_msppostInit+0xc0>)
 800917c:	f043 0301 	orr.w	r3, r3, #1
 8009180:	64d3      	str	r3, [r2, #76]	; 0x4c
 8009182:	4b12      	ldr	r3, [pc, #72]	; (80091cc <stimLib_tim_msppostInit+0xc0>)
 8009184:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009186:	f003 0301 	and.w	r3, r3, #1
 800918a:	60fb      	str	r3, [r7, #12]
 800918c:	68fb      	ldr	r3, [r7, #12]
		GPIO_InitStruct.Pin = STIM_LIB_STIM_ANODE_PIN
 800918e:	232e      	movs	r3, #46	; 0x2e
 8009190:	617b      	str	r3, [r7, #20]
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009192:	2302      	movs	r3, #2
 8009194:	61bb      	str	r3, [r7, #24]
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009196:	2300      	movs	r3, #0
 8009198:	61fb      	str	r3, [r7, #28]
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800919a:	2303      	movs	r3, #3
 800919c:	623b      	str	r3, [r7, #32]
		GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800919e:	2301      	movs	r3, #1
 80091a0:	627b      	str	r3, [r7, #36]	; 0x24
		HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80091a2:	f107 0314 	add.w	r3, r7, #20
 80091a6:	4619      	mov	r1, r3
 80091a8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80091ac:	f7fa fe42 	bl	8003e34 <HAL_GPIO_Init>
		HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80091b0:	f107 0314 	add.w	r3, r7, #20
 80091b4:	4619      	mov	r1, r3
 80091b6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80091ba:	f7fa fe3b 	bl	8003e34 <HAL_GPIO_Init>
}
 80091be:	bf00      	nop
 80091c0:	3728      	adds	r7, #40	; 0x28
 80091c2:	46bd      	mov	sp, r7
 80091c4:	bd80      	pop	{r7, pc}
 80091c6:	bf00      	nop
 80091c8:	40012c00 	.word	0x40012c00
 80091cc:	40021000 	.word	0x40021000

080091d0 <stimLib_stateGet>:
{ 0, 0, 0, NULL }, /* 10Hz, Pulse Width 1ms, DAC 1, no callback */

{ false, false, 0, false, 0, false } };

stim_lib_state_t stimLib_stateGet()
{
 80091d0:	b480      	push	{r7}
 80091d2:	af00      	add	r7, sp, #0
	return STIM_LIB_CUR_STATE;
 80091d4:	4b03      	ldr	r3, [pc, #12]	; (80091e4 <stimLib_stateGet+0x14>)
 80091d6:	781b      	ldrb	r3, [r3, #0]
}
 80091d8:	4618      	mov	r0, r3
 80091da:	46bd      	mov	sp, r7
 80091dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091e0:	4770      	bx	lr
 80091e2:	bf00      	nop
 80091e4:	200003ec 	.word	0x200003ec

080091e8 <stimLib_stateSet>:

bool stimLib_stateSet(stim_lib_state_t set_state)
{
 80091e8:	b480      	push	{r7}
 80091ea:	b085      	sub	sp, #20
 80091ec:	af00      	add	r7, sp, #0
 80091ee:	4603      	mov	r3, r0
 80091f0:	71fb      	strb	r3, [r7, #7]
	bool rslt = false;
 80091f2:	2300      	movs	r3, #0
 80091f4:	73fb      	strb	r3, [r7, #15]

	if (STIM_LIB_CUR_STATE != set_state)
 80091f6:	4b33      	ldr	r3, [pc, #204]	; (80092c4 <stimLib_stateSet+0xdc>)
 80091f8:	781b      	ldrb	r3, [r3, #0]
 80091fa:	79fa      	ldrb	r2, [r7, #7]
 80091fc:	429a      	cmp	r2, r3
 80091fe:	d059      	beq.n	80092b4 <stimLib_stateSet+0xcc>
	{
		switch (set_state)
 8009200:	79fb      	ldrb	r3, [r7, #7]
 8009202:	2b05      	cmp	r3, #5
 8009204:	d844      	bhi.n	8009290 <stimLib_stateSet+0xa8>
 8009206:	a201      	add	r2, pc, #4	; (adr r2, 800920c <stimLib_stateSet+0x24>)
 8009208:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800920c:	08009225 	.word	0x08009225
 8009210:	08009233 	.word	0x08009233
 8009214:	08009259 	.word	0x08009259
 8009218:	0800926f 	.word	0x0800926f
 800921c:	0800927d 	.word	0x0800927d
 8009220:	0800928b 	.word	0x0800928b
		{
		case stim_lib_state_uninitialized:
			if (STIM_LIB_CUR_STATE == stim_lib_state_idle)
 8009224:	4b27      	ldr	r3, [pc, #156]	; (80092c4 <stimLib_stateSet+0xdc>)
 8009226:	781b      	ldrb	r3, [r3, #0]
 8009228:	2b01      	cmp	r3, #1
 800922a:	d134      	bne.n	8009296 <stimLib_stateSet+0xae>
			{
				rslt = true;
 800922c:	2301      	movs	r3, #1
 800922e:	73fb      	strb	r3, [r7, #15]
			}
			break;
 8009230:	e031      	b.n	8009296 <stimLib_stateSet+0xae>

		case stim_lib_state_idle:
			if (STIM_LIB_CUR_STATE == stim_lib_state_uninitialized || STIM_LIB_CUR_STATE == stim_lib_state_session_idle
 8009232:	4b24      	ldr	r3, [pc, #144]	; (80092c4 <stimLib_stateSet+0xdc>)
 8009234:	781b      	ldrb	r3, [r3, #0]
 8009236:	2b00      	cmp	r3, #0
 8009238:	d00b      	beq.n	8009252 <stimLib_stateSet+0x6a>
 800923a:	4b22      	ldr	r3, [pc, #136]	; (80092c4 <stimLib_stateSet+0xdc>)
 800923c:	781b      	ldrb	r3, [r3, #0]
 800923e:	2b02      	cmp	r3, #2
 8009240:	d007      	beq.n	8009252 <stimLib_stateSet+0x6a>
					|| STIM_LIB_CUR_STATE == stim_lib_state_stimulating || STIM_LIB_CUR_STATE == stim_lib_state_stim_stopping)
 8009242:	4b20      	ldr	r3, [pc, #128]	; (80092c4 <stimLib_stateSet+0xdc>)
 8009244:	781b      	ldrb	r3, [r3, #0]
 8009246:	2b03      	cmp	r3, #3
 8009248:	d003      	beq.n	8009252 <stimLib_stateSet+0x6a>
 800924a:	4b1e      	ldr	r3, [pc, #120]	; (80092c4 <stimLib_stateSet+0xdc>)
 800924c:	781b      	ldrb	r3, [r3, #0]
 800924e:	2b04      	cmp	r3, #4
 8009250:	d123      	bne.n	800929a <stimLib_stateSet+0xb2>
			{
				rslt = true;
 8009252:	2301      	movs	r3, #1
 8009254:	73fb      	strb	r3, [r7, #15]
			}
			break;
 8009256:	e020      	b.n	800929a <stimLib_stateSet+0xb2>

		case stim_lib_state_session_idle:
			if (STIM_LIB_CUR_STATE == stim_lib_state_idle || STIM_LIB_CUR_STATE == stim_lib_state_stim_stopping)
 8009258:	4b1a      	ldr	r3, [pc, #104]	; (80092c4 <stimLib_stateSet+0xdc>)
 800925a:	781b      	ldrb	r3, [r3, #0]
 800925c:	2b01      	cmp	r3, #1
 800925e:	d003      	beq.n	8009268 <stimLib_stateSet+0x80>
 8009260:	4b18      	ldr	r3, [pc, #96]	; (80092c4 <stimLib_stateSet+0xdc>)
 8009262:	781b      	ldrb	r3, [r3, #0]
 8009264:	2b04      	cmp	r3, #4
 8009266:	d11a      	bne.n	800929e <stimLib_stateSet+0xb6>
			{
				rslt = true;
 8009268:	2301      	movs	r3, #1
 800926a:	73fb      	strb	r3, [r7, #15]
			}
			break;
 800926c:	e017      	b.n	800929e <stimLib_stateSet+0xb6>

		case stim_lib_state_stimulating:
			if (STIM_LIB_CUR_STATE == stim_lib_state_session_idle)
 800926e:	4b15      	ldr	r3, [pc, #84]	; (80092c4 <stimLib_stateSet+0xdc>)
 8009270:	781b      	ldrb	r3, [r3, #0]
 8009272:	2b02      	cmp	r3, #2
 8009274:	d115      	bne.n	80092a2 <stimLib_stateSet+0xba>
			{
				rslt = true;
 8009276:	2301      	movs	r3, #1
 8009278:	73fb      	strb	r3, [r7, #15]
			}
			break;
 800927a:	e012      	b.n	80092a2 <stimLib_stateSet+0xba>

		case stim_lib_state_stim_stopping:
			if (STIM_LIB_CUR_STATE == stim_lib_state_stimulating)
 800927c:	4b11      	ldr	r3, [pc, #68]	; (80092c4 <stimLib_stateSet+0xdc>)
 800927e:	781b      	ldrb	r3, [r3, #0]
 8009280:	2b03      	cmp	r3, #3
 8009282:	d110      	bne.n	80092a6 <stimLib_stateSet+0xbe>
			{
				rslt = true;
 8009284:	2301      	movs	r3, #1
 8009286:	73fb      	strb	r3, [r7, #15]
			}
			break;
 8009288:	e00d      	b.n	80092a6 <stimLib_stateSet+0xbe>

		case stim_lib_state_error:
			rslt = true;
 800928a:	2301      	movs	r3, #1
 800928c:	73fb      	strb	r3, [r7, #15]
			break;
 800928e:	e00b      	b.n	80092a8 <stimLib_stateSet+0xc0>

		default:
			rslt = false;
 8009290:	2300      	movs	r3, #0
 8009292:	73fb      	strb	r3, [r7, #15]
			break;
 8009294:	e008      	b.n	80092a8 <stimLib_stateSet+0xc0>
			break;
 8009296:	bf00      	nop
 8009298:	e006      	b.n	80092a8 <stimLib_stateSet+0xc0>
			break;
 800929a:	bf00      	nop
 800929c:	e004      	b.n	80092a8 <stimLib_stateSet+0xc0>
			break;
 800929e:	bf00      	nop
 80092a0:	e002      	b.n	80092a8 <stimLib_stateSet+0xc0>
			break;
 80092a2:	bf00      	nop
 80092a4:	e000      	b.n	80092a8 <stimLib_stateSet+0xc0>
			break;
 80092a6:	bf00      	nop
		}

		if (rslt == true)
 80092a8:	7bfb      	ldrb	r3, [r7, #15]
 80092aa:	2b00      	cmp	r3, #0
 80092ac:	d002      	beq.n	80092b4 <stimLib_stateSet+0xcc>
		{
			STIM_LIB_CUR_STATE = set_state;
 80092ae:	4a05      	ldr	r2, [pc, #20]	; (80092c4 <stimLib_stateSet+0xdc>)
 80092b0:	79fb      	ldrb	r3, [r7, #7]
 80092b2:	7013      	strb	r3, [r2, #0]
		}

	}

	return rslt;
 80092b4:	7bfb      	ldrb	r3, [r7, #15]

}
 80092b6:	4618      	mov	r0, r3
 80092b8:	3714      	adds	r7, #20
 80092ba:	46bd      	mov	sp, r7
 80092bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092c0:	4770      	bx	lr
 80092c2:	bf00      	nop
 80092c4:	200003ec 	.word	0x200003ec

080092c8 <stimLib_stateSigParamSet>:

void stimLib_stateSigParamSet(stim_signal_cfg_t *cfg)
{
 80092c8:	b580      	push	{r7, lr}
 80092ca:	b082      	sub	sp, #8
 80092cc:	af00      	add	r7, sp, #0
 80092ce:	6078      	str	r0, [r7, #4]
	if (stimLib_signalParamCheck(cfg) == false)
 80092d0:	6878      	ldr	r0, [r7, #4]
 80092d2:	f000 f889 	bl	80093e8 <stimLib_signalParamCheck>
 80092d6:	4603      	mov	r3, r0
 80092d8:	f083 0301 	eor.w	r3, r3, #1
 80092dc:	b2db      	uxtb	r3, r3
 80092de:	2b00      	cmp	r3, #0
 80092e0:	d110      	bne.n	8009304 <stimLib_stateSigParamSet+0x3c>
	{
		return;
	}

	STIM_LIB_STATE_SIG_FREQ = cfg->freq;
 80092e2:	687b      	ldr	r3, [r7, #4]
 80092e4:	781a      	ldrb	r2, [r3, #0]
 80092e6:	4b09      	ldr	r3, [pc, #36]	; (800930c <stimLib_stateSigParamSet+0x44>)
 80092e8:	711a      	strb	r2, [r3, #4]
	STIM_LIB_STATE_SIG_PW = cfg->pulse_width;
 80092ea:	687b      	ldr	r3, [r7, #4]
 80092ec:	885a      	ldrh	r2, [r3, #2]
 80092ee:	4b07      	ldr	r3, [pc, #28]	; (800930c <stimLib_stateSigParamSet+0x44>)
 80092f0:	80da      	strh	r2, [r3, #6]
	STIM_LIB_STATE_SIG_DEGREE = cfg->degree;
 80092f2:	687b      	ldr	r3, [r7, #4]
 80092f4:	791a      	ldrb	r2, [r3, #4]
 80092f6:	4b05      	ldr	r3, [pc, #20]	; (800930c <stimLib_stateSigParamSet+0x44>)
 80092f8:	721a      	strb	r2, [r3, #8]
	STIM_LIB_STATE_SIG_PEAK_DET_CALLBACK = cfg->peak_detect_callback;
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	689b      	ldr	r3, [r3, #8]
 80092fe:	4a03      	ldr	r2, [pc, #12]	; (800930c <stimLib_stateSigParamSet+0x44>)
 8009300:	60d3      	str	r3, [r2, #12]
 8009302:	e000      	b.n	8009306 <stimLib_stateSigParamSet+0x3e>
		return;
 8009304:	bf00      	nop
}
 8009306:	3708      	adds	r7, #8
 8009308:	46bd      	mov	sp, r7
 800930a:	bd80      	pop	{r7, pc}
 800930c:	200003ec 	.word	0x200003ec

08009310 <stimLib_stateTrgParamSet>:

void stimLib_stateTrgParamSet(stim_trg_cfg_t *cfg)
{
 8009310:	b580      	push	{r7, lr}
 8009312:	b082      	sub	sp, #8
 8009314:	af00      	add	r7, sp, #0
 8009316:	6078      	str	r0, [r7, #4]
	if (stimLib_triggerParamCheck(cfg) == false)
 8009318:	6878      	ldr	r0, [r7, #4]
 800931a:	f000 f89d 	bl	8009458 <stimLib_triggerParamCheck>
 800931e:	4603      	mov	r3, r0
 8009320:	f083 0301 	eor.w	r3, r3, #1
 8009324:	b2db      	uxtb	r3, r3
 8009326:	2b00      	cmp	r3, #0
 8009328:	d118      	bne.n	800935c <stimLib_stateTrgParamSet+0x4c>
	{
		return;
	}

	STIM_LIB_STATE_TRG_VOLT_PRESTART = cfg->volt_prestart;
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	781a      	ldrb	r2, [r3, #0]
 800932e:	4b0d      	ldr	r3, [pc, #52]	; (8009364 <stimLib_stateTrgParamSet+0x54>)
 8009330:	741a      	strb	r2, [r3, #16]

	STIM_LIB_STATE_TRG_OUT_ENABLE = cfg->trg_out_enable;
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	785a      	ldrb	r2, [r3, #1]
 8009336:	4b0b      	ldr	r3, [pc, #44]	; (8009364 <stimLib_stateTrgParamSet+0x54>)
 8009338:	745a      	strb	r2, [r3, #17]
	STIM_LIB_STATE_TRG_OUT_ACT_POL = cfg->trg_out_active_pol;
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	789a      	ldrb	r2, [r3, #2]
 800933e:	4b09      	ldr	r3, [pc, #36]	; (8009364 <stimLib_stateTrgParamSet+0x54>)
 8009340:	749a      	strb	r2, [r3, #18]

	STIM_LIB_STATE_TRG_IN_ENABLE = cfg->trg_in_enable;
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	78da      	ldrb	r2, [r3, #3]
 8009346:	4b07      	ldr	r3, [pc, #28]	; (8009364 <stimLib_stateTrgParamSet+0x54>)
 8009348:	74da      	strb	r2, [r3, #19]
	STIM_LIB_STATE_TRG_IN_ACT_POL = cfg->trg_in_active_pol;
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	791a      	ldrb	r2, [r3, #4]
 800934e:	4b05      	ldr	r3, [pc, #20]	; (8009364 <stimLib_stateTrgParamSet+0x54>)
 8009350:	751a      	strb	r2, [r3, #20]
	STIM_LIB_STATE_TRG_IN_TOGGLED = cfg->trg_in_toggled;
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	795a      	ldrb	r2, [r3, #5]
 8009356:	4b03      	ldr	r3, [pc, #12]	; (8009364 <stimLib_stateTrgParamSet+0x54>)
 8009358:	755a      	strb	r2, [r3, #21]
 800935a:	e000      	b.n	800935e <stimLib_stateTrgParamSet+0x4e>
		return;
 800935c:	bf00      	nop

}
 800935e:	3708      	adds	r7, #8
 8009360:	46bd      	mov	sp, r7
 8009362:	bd80      	pop	{r7, pc}
 8009364:	200003ec 	.word	0x200003ec

08009368 <stimLib_stateSigParamCheck>:
		return false;
	}
}

bool stimLib_stateSigParamCheck(void)
{
 8009368:	b580      	push	{r7, lr}
 800936a:	af00      	add	r7, sp, #0
	if (stimLib_signalParamCheck(&STIM_LIB_STATE_SIG) == true
 800936c:	4808      	ldr	r0, [pc, #32]	; (8009390 <stimLib_stateSigParamCheck+0x28>)
 800936e:	f000 f83b 	bl	80093e8 <stimLib_signalParamCheck>
 8009372:	4603      	mov	r3, r0
 8009374:	2b00      	cmp	r3, #0
 8009376:	d007      	beq.n	8009388 <stimLib_stateSigParamCheck+0x20>
			&& stimLib_triggerParamCheck(&STIM_LIB_STATE_TRG) == true)
 8009378:	4806      	ldr	r0, [pc, #24]	; (8009394 <stimLib_stateSigParamCheck+0x2c>)
 800937a:	f000 f86d 	bl	8009458 <stimLib_triggerParamCheck>
 800937e:	4603      	mov	r3, r0
 8009380:	2b00      	cmp	r3, #0
 8009382:	d001      	beq.n	8009388 <stimLib_stateSigParamCheck+0x20>
	{
		return true;
 8009384:	2301      	movs	r3, #1
 8009386:	e000      	b.n	800938a <stimLib_stateSigParamCheck+0x22>
	}
	else
	{
		return false;
 8009388:	2300      	movs	r3, #0
	}

}
 800938a:	4618      	mov	r0, r3
 800938c:	bd80      	pop	{r7, pc}
 800938e:	bf00      	nop
 8009390:	200003f0 	.word	0x200003f0
 8009394:	200003fc 	.word	0x200003fc

08009398 <stimLib_stateParamClear>:

void stimLib_stateParamClear(void)
{
 8009398:	b480      	push	{r7}
 800939a:	af00      	add	r7, sp, #0
	STIM_LIB_STATE_SIG_FREQ = 0;
 800939c:	4b11      	ldr	r3, [pc, #68]	; (80093e4 <stimLib_stateParamClear+0x4c>)
 800939e:	2200      	movs	r2, #0
 80093a0:	711a      	strb	r2, [r3, #4]
	STIM_LIB_STATE_SIG_PW = 0;
 80093a2:	4b10      	ldr	r3, [pc, #64]	; (80093e4 <stimLib_stateParamClear+0x4c>)
 80093a4:	2200      	movs	r2, #0
 80093a6:	80da      	strh	r2, [r3, #6]
	STIM_LIB_STATE_SIG_DEGREE = 0;
 80093a8:	4b0e      	ldr	r3, [pc, #56]	; (80093e4 <stimLib_stateParamClear+0x4c>)
 80093aa:	2200      	movs	r2, #0
 80093ac:	721a      	strb	r2, [r3, #8]
	STIM_LIB_STATE_SIG_PEAK_DET_CALLBACK = NULL;
 80093ae:	4b0d      	ldr	r3, [pc, #52]	; (80093e4 <stimLib_stateParamClear+0x4c>)
 80093b0:	2200      	movs	r2, #0
 80093b2:	60da      	str	r2, [r3, #12]

	STIM_LIB_STATE_TRG_VOLT_PRESTART = false;
 80093b4:	4b0b      	ldr	r3, [pc, #44]	; (80093e4 <stimLib_stateParamClear+0x4c>)
 80093b6:	2200      	movs	r2, #0
 80093b8:	741a      	strb	r2, [r3, #16]
	STIM_LIB_STATE_TRG_OUT_ENABLE = false;
 80093ba:	4b0a      	ldr	r3, [pc, #40]	; (80093e4 <stimLib_stateParamClear+0x4c>)
 80093bc:	2200      	movs	r2, #0
 80093be:	745a      	strb	r2, [r3, #17]
	STIM_LIB_STATE_TRG_OUT_ACT_POL = 0;
 80093c0:	4b08      	ldr	r3, [pc, #32]	; (80093e4 <stimLib_stateParamClear+0x4c>)
 80093c2:	2200      	movs	r2, #0
 80093c4:	749a      	strb	r2, [r3, #18]
	STIM_LIB_STATE_TRG_IN_ENABLE = false;
 80093c6:	4b07      	ldr	r3, [pc, #28]	; (80093e4 <stimLib_stateParamClear+0x4c>)
 80093c8:	2200      	movs	r2, #0
 80093ca:	74da      	strb	r2, [r3, #19]
	STIM_LIB_STATE_TRG_IN_ACT_POL = 0;
 80093cc:	4b05      	ldr	r3, [pc, #20]	; (80093e4 <stimLib_stateParamClear+0x4c>)
 80093ce:	2200      	movs	r2, #0
 80093d0:	751a      	strb	r2, [r3, #20]
	STIM_LIB_STATE_TRG_IN_TOGGLED = false;
 80093d2:	4b04      	ldr	r3, [pc, #16]	; (80093e4 <stimLib_stateParamClear+0x4c>)
 80093d4:	2200      	movs	r2, #0
 80093d6:	755a      	strb	r2, [r3, #21]
}
 80093d8:	bf00      	nop
 80093da:	46bd      	mov	sp, r7
 80093dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093e0:	4770      	bx	lr
 80093e2:	bf00      	nop
 80093e4:	200003ec 	.word	0x200003ec

080093e8 <stimLib_signalParamCheck>:
#define STIM_LIB_SIGNAL_DEGREE_MIN						0
#define STIM_LIB_SIGNAL_DEGREE_MAX						255
#define STIM_LIB_SIGNAL_DGREE_IS_VALID(param)			(param <= STIM_LIB_SIGNAL_DEGREE_MAX)				/* unsigned is always bigger than 0 */

bool stimLib_signalParamCheck(stim_signal_cfg_t *cfg)
{
 80093e8:	b480      	push	{r7}
 80093ea:	b083      	sub	sp, #12
 80093ec:	af00      	add	r7, sp, #0
 80093ee:	6078      	str	r0, [r7, #4]
	if (cfg == NULL)
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	2b00      	cmp	r3, #0
 80093f4:	d101      	bne.n	80093fa <stimLib_signalParamCheck+0x12>
	{
		return false;
 80093f6:	2300      	movs	r3, #0
 80093f8:	e026      	b.n	8009448 <stimLib_signalParamCheck+0x60>
	}

	/* Base check */
	if (STIM_LIB_SIGNAL_FREQ_IS_VALID(
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	781b      	ldrb	r3, [r3, #0]
 80093fe:	2b00      	cmp	r3, #0
 8009400:	d021      	beq.n	8009446 <stimLib_signalParamCheck+0x5e>
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	781b      	ldrb	r3, [r3, #0]
 8009406:	2b3c      	cmp	r3, #60	; 0x3c
 8009408:	d81d      	bhi.n	8009446 <stimLib_signalParamCheck+0x5e>
			cfg->freq) && STIM_LIB_SIGNAL_PW_IS_VALID(cfg->pulse_width) && STIM_LIB_SIGNAL_DGREE_IS_VALID(cfg->degree))
 800940a:	687b      	ldr	r3, [r7, #4]
 800940c:	885b      	ldrh	r3, [r3, #2]
 800940e:	2b63      	cmp	r3, #99	; 0x63
 8009410:	d919      	bls.n	8009446 <stimLib_signalParamCheck+0x5e>
 8009412:	687b      	ldr	r3, [r7, #4]
 8009414:	885b      	ldrh	r3, [r3, #2]
 8009416:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800941a:	d814      	bhi.n	8009446 <stimLib_signalParamCheck+0x5e>
	{
		/* Step check of pulse width */
		cfg->pulse_width = (cfg->pulse_width / STIM_LIB_SIGNAL_PW_STEP)
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	885b      	ldrh	r3, [r3, #2]
 8009420:	4a0c      	ldr	r2, [pc, #48]	; (8009454 <stimLib_signalParamCheck+0x6c>)
 8009422:	fba2 2303 	umull	r2, r3, r2, r3
 8009426:	095b      	lsrs	r3, r3, #5
 8009428:	b29b      	uxth	r3, r3
 800942a:	461a      	mov	r2, r3
 800942c:	0092      	lsls	r2, r2, #2
 800942e:	4413      	add	r3, r2
 8009430:	461a      	mov	r2, r3
 8009432:	0091      	lsls	r1, r2, #2
 8009434:	461a      	mov	r2, r3
 8009436:	460b      	mov	r3, r1
 8009438:	4413      	add	r3, r2
 800943a:	009b      	lsls	r3, r3, #2
 800943c:	b29a      	uxth	r2, r3
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	805a      	strh	r2, [r3, #2]
				* STIM_LIB_SIGNAL_PW_STEP;

		return true;
 8009442:	2301      	movs	r3, #1
 8009444:	e000      	b.n	8009448 <stimLib_signalParamCheck+0x60>
	}

	return false;
 8009446:	2300      	movs	r3, #0
}
 8009448:	4618      	mov	r0, r3
 800944a:	370c      	adds	r7, #12
 800944c:	46bd      	mov	sp, r7
 800944e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009452:	4770      	bx	lr
 8009454:	51eb851f 	.word	0x51eb851f

08009458 <stimLib_triggerParamCheck>:

bool stimLib_triggerParamCheck(stim_trg_cfg_t *cfg)
{
 8009458:	b480      	push	{r7}
 800945a:	b083      	sub	sp, #12
 800945c:	af00      	add	r7, sp, #0
 800945e:	6078      	str	r0, [r7, #4]
	if (cfg == NULL)
 8009460:	687b      	ldr	r3, [r7, #4]
 8009462:	2b00      	cmp	r3, #0
 8009464:	d101      	bne.n	800946a <stimLib_triggerParamCheck+0x12>
	{
		return false;
 8009466:	2300      	movs	r3, #0
 8009468:	e000      	b.n	800946c <stimLib_triggerParamCheck+0x14>
	}

	return true;
 800946a:	2301      	movs	r3, #1
}
 800946c:	4618      	mov	r0, r3
 800946e:	370c      	adds	r7, #12
 8009470:	46bd      	mov	sp, r7
 8009472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009476:	4770      	bx	lr

08009478 <stimLib_paramSetting>:

bool stimLib_paramSetting(void)
{
 8009478:	b580      	push	{r7, lr}
 800947a:	b082      	sub	sp, #8
 800947c:	af00      	add	r7, sp, #0
	bool rslt;

	rslt = stimLib_stimPulseSetiing();
 800947e:	f000 f83f 	bl	8009500 <stimLib_stimPulseSetiing>
 8009482:	4603      	mov	r3, r0
 8009484:	71fb      	strb	r3, [r7, #7]

	if (rslt == true)
 8009486:	79fb      	ldrb	r3, [r7, #7]
 8009488:	2b00      	cmp	r3, #0
 800948a:	d001      	beq.n	8009490 <stimLib_paramSetting+0x18>
	{
		stimLib_paramTrgSettingRaw();
 800948c:	f000 f90e 	bl	80096ac <stimLib_paramTrgSettingRaw>
	}

	return rslt;
 8009490:	79fb      	ldrb	r3, [r7, #7]
}
 8009492:	4618      	mov	r0, r3
 8009494:	3708      	adds	r7, #8
 8009496:	46bd      	mov	sp, r7
 8009498:	bd80      	pop	{r7, pc}

0800949a <stimLib_paramClear>:

void stimLib_paramClear(void)
{
 800949a:	b580      	push	{r7, lr}
 800949c:	af00      	add	r7, sp, #0
	stimLib_paramTrgResettingRaw();
 800949e:	f000 f97d 	bl	800979c <stimLib_paramTrgResettingRaw>

	/* State clear */
	stimLib_stateParamClear();
 80094a2:	f7ff ff79 	bl	8009398 <stimLib_stateParamClear>

	/* ST parameter clear :: NOT YET */
}
 80094a6:	bf00      	nop
 80094a8:	bd80      	pop	{r7, pc}
	...

080094ac <stimLib_stimPulseStart>:

void stimLib_stimPulseStart(void)
{
 80094ac:	b580      	push	{r7, lr}
 80094ae:	af00      	add	r7, sp, #0
	stimLib_pulseConfigRaw();
 80094b0:	f000 f97c 	bl	80097ac <stimLib_pulseConfigRaw>
	stimLib_stimStartRaw();
 80094b4:	f000 f9be 	bl	8009834 <stimLib_stimStartRaw>
	if (STIM_LIB_STATE_TRG_VOLT_PRESTART == false && STIM_LIB_STEPUP_IS_STARTED() == false)
 80094b8:	4b07      	ldr	r3, [pc, #28]	; (80094d8 <stimLib_stimPulseStart+0x2c>)
 80094ba:	7c1b      	ldrb	r3, [r3, #16]
 80094bc:	f083 0301 	eor.w	r3, r3, #1
 80094c0:	b2db      	uxtb	r3, r3
 80094c2:	2b00      	cmp	r3, #0
 80094c4:	d005      	beq.n	80094d2 <stimLib_stimPulseStart+0x26>
 80094c6:	4b05      	ldr	r3, [pc, #20]	; (80094dc <stimLib_stimPulseStart+0x30>)
 80094c8:	781b      	ldrb	r3, [r3, #0]
 80094ca:	2b01      	cmp	r3, #1
 80094cc:	d001      	beq.n	80094d2 <stimLib_stimPulseStart+0x26>
	{
		stimLib_stepupStart();
 80094ce:	f000 fcc3 	bl	8009e58 <stimLib_stepupStart>
	}
}
 80094d2:	bf00      	nop
 80094d4:	bd80      	pop	{r7, pc}
 80094d6:	bf00      	nop
 80094d8:	200003ec 	.word	0x200003ec
 80094dc:	20000428 	.word	0x20000428

080094e0 <stimLib_stimPulseStop>:

void stimLib_stimPulseStop(void)
{
 80094e0:	b580      	push	{r7, lr}
 80094e2:	af00      	add	r7, sp, #0
	if (stimLib_stateGet() == stim_lib_state_stim_stopping)
 80094e4:	f7ff fe74 	bl	80091d0 <stimLib_stateGet>
 80094e8:	4603      	mov	r3, r0
 80094ea:	2b04      	cmp	r3, #4
 80094ec:	d106      	bne.n	80094fc <stimLib_stimPulseStop+0x1c>
	{
		stimLib_stimStopRaw();
 80094ee:	f000 f9db 	bl	80098a8 <stimLib_stimStopRaw>

		/* To save pulst start time */
		stimLib_stimPulseSetiing();
 80094f2:	f000 f805 	bl	8009500 <stimLib_stimPulseSetiing>

		stimLib_stateSet(stim_lib_state_session_idle);
 80094f6:	2002      	movs	r0, #2
 80094f8:	f7ff fe76 	bl	80091e8 <stimLib_stateSet>
	}
}
 80094fc:	bf00      	nop
 80094fe:	bd80      	pop	{r7, pc}

08009500 <stimLib_stimPulseSetiing>:

bool stimLib_stimPulseSetiing(void)
{
 8009500:	b580      	push	{r7, lr}
 8009502:	af00      	add	r7, sp, #0
	return stimLib_paramPulseSettingRaw();
 8009504:	f000 f804 	bl	8009510 <stimLib_paramPulseSettingRaw>
 8009508:	4603      	mov	r3, r0
}
 800950a:	4618      	mov	r0, r3
 800950c:	bd80      	pop	{r7, pc}
	...

08009510 <stimLib_paramPulseSettingRaw>:
volatile uint32_t gStimLib_dischgDma[2];
volatile uint32_t gStimLIb_cathodeDma[2];


bool stimLib_paramPulseSettingRaw(void)
{
 8009510:	b590      	push	{r4, r7, lr}
 8009512:	b08b      	sub	sp, #44	; 0x2c
 8009514:	af00      	add	r7, sp, #0
	TIM_MasterConfigTypeDef sMasterConfig =
 8009516:	f107 031c 	add.w	r3, r7, #28
 800951a:	2200      	movs	r2, #0
 800951c:	601a      	str	r2, [r3, #0]
 800951e:	605a      	str	r2, [r3, #4]
 8009520:	609a      	str	r2, [r3, #8]
	{ 0 };
	TIM_OC_InitTypeDef sConfigOC =
 8009522:	463b      	mov	r3, r7
 8009524:	2200      	movs	r2, #0
 8009526:	601a      	str	r2, [r3, #0]
 8009528:	605a      	str	r2, [r3, #4]
 800952a:	609a      	str	r2, [r3, #8]
 800952c:	60da      	str	r2, [r3, #12]
 800952e:	611a      	str	r2, [r3, #16]
 8009530:	615a      	str	r2, [r3, #20]
 8009532:	619a      	str	r2, [r3, #24]
	{ 0 };

	htim2.Instance = TIM2;
 8009534:	4b58      	ldr	r3, [pc, #352]	; (8009698 <stimLib_paramPulseSettingRaw+0x188>)
 8009536:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800953a:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = STIM_LIB_SIGNAL_PSC_INPUT;
 800953c:	f7fb fd58 	bl	8004ff0 <HAL_RCC_GetHCLKFreq>
 8009540:	4603      	mov	r3, r0
 8009542:	4a56      	ldr	r2, [pc, #344]	; (800969c <stimLib_paramPulseSettingRaw+0x18c>)
 8009544:	fbb2 f3f3 	udiv	r3, r2, r3
 8009548:	461a      	mov	r2, r3
 800954a:	2350      	movs	r3, #80	; 0x50
 800954c:	fb93 f3f2 	sdiv	r3, r3, r2
 8009550:	3b01      	subs	r3, #1
 8009552:	461a      	mov	r2, r3
 8009554:	4b50      	ldr	r3, [pc, #320]	; (8009698 <stimLib_paramPulseSettingRaw+0x188>)
 8009556:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8009558:	4b4f      	ldr	r3, [pc, #316]	; (8009698 <stimLib_paramPulseSettingRaw+0x188>)
 800955a:	2200      	movs	r2, #0
 800955c:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = STIM_LIB_SIGNAL_ARR_INPUT;
 800955e:	f7fb fd47 	bl	8004ff0 <HAL_RCC_GetHCLKFreq>
 8009562:	4604      	mov	r4, r0
 8009564:	f7fb fd44 	bl	8004ff0 <HAL_RCC_GetHCLKFreq>
 8009568:	4603      	mov	r3, r0
 800956a:	4a4c      	ldr	r2, [pc, #304]	; (800969c <stimLib_paramPulseSettingRaw+0x18c>)
 800956c:	fbb2 f3f3 	udiv	r3, r2, r3
 8009570:	461a      	mov	r2, r3
 8009572:	2350      	movs	r3, #80	; 0x50
 8009574:	fb93 f3f2 	sdiv	r3, r3, r2
 8009578:	fbb4 f3f3 	udiv	r3, r4, r3
 800957c:	4a48      	ldr	r2, [pc, #288]	; (80096a0 <stimLib_paramPulseSettingRaw+0x190>)
 800957e:	7912      	ldrb	r2, [r2, #4]
 8009580:	fbb3 f3f2 	udiv	r3, r3, r2
 8009584:	3b01      	subs	r3, #1
 8009586:	461a      	mov	r2, r3
 8009588:	4b43      	ldr	r3, [pc, #268]	; (8009698 <stimLib_paramPulseSettingRaw+0x188>)
 800958a:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800958c:	4b42      	ldr	r3, [pc, #264]	; (8009698 <stimLib_paramPulseSettingRaw+0x188>)
 800958e:	2200      	movs	r2, #0
 8009590:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8009592:	4b41      	ldr	r3, [pc, #260]	; (8009698 <stimLib_paramPulseSettingRaw+0x188>)
 8009594:	2280      	movs	r2, #128	; 0x80
 8009596:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8009598:	483f      	ldr	r0, [pc, #252]	; (8009698 <stimLib_paramPulseSettingRaw+0x188>)
 800959a:	f7fc fb89 	bl	8005cb0 <HAL_TIM_PWM_Init>
 800959e:	4603      	mov	r3, r0
 80095a0:	2b00      	cmp	r3, #0
 80095a2:	d001      	beq.n	80095a8 <stimLib_paramPulseSettingRaw+0x98>
	{
		return false;
 80095a4:	2300      	movs	r3, #0
 80095a6:	e072      	b.n	800968e <stimLib_paramPulseSettingRaw+0x17e>
	}
	/* MSP :: Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
	stimLib_tim_pwmmspInit(&htim2);
 80095a8:	483b      	ldr	r0, [pc, #236]	; (8009698 <stimLib_paramPulseSettingRaw+0x188>)
 80095aa:	f7ff fced 	bl	8008f88 <stimLib_tim_pwmmspInit>

	if (HAL_TIM_OC_Init(&htim2) != HAL_OK)
 80095ae:	483a      	ldr	r0, [pc, #232]	; (8009698 <stimLib_paramPulseSettingRaw+0x188>)
 80095b0:	f7fc f83d 	bl	800562e <HAL_TIM_OC_Init>
 80095b4:	4603      	mov	r3, r0
 80095b6:	2b00      	cmp	r3, #0
 80095b8:	d001      	beq.n	80095be <stimLib_paramPulseSettingRaw+0xae>
	{
		return false;
 80095ba:	2300      	movs	r3, #0
 80095bc:	e067      	b.n	800968e <stimLib_paramPulseSettingRaw+0x17e>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC2REF;
 80095be:	2350      	movs	r3, #80	; 0x50
 80095c0:	61fb      	str	r3, [r7, #28]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 80095c2:	2380      	movs	r3, #128	; 0x80
 80095c4:	627b      	str	r3, [r7, #36]	; 0x24
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80095c6:	f107 031c 	add.w	r3, r7, #28
 80095ca:	4619      	mov	r1, r3
 80095cc:	4832      	ldr	r0, [pc, #200]	; (8009698 <stimLib_paramPulseSettingRaw+0x188>)
 80095ce:	f7fd fc55 	bl	8006e7c <HAL_TIMEx_MasterConfigSynchronization>
 80095d2:	4603      	mov	r3, r0
 80095d4:	2b00      	cmp	r3, #0
 80095d6:	d001      	beq.n	80095dc <stimLib_paramPulseSettingRaw+0xcc>
	{
		return false;
 80095d8:	2300      	movs	r3, #0
 80095da:	e058      	b.n	800968e <stimLib_paramPulseSettingRaw+0x17e>
	}

	/* CHANNEL 1 :: TRIGGER OUTPUT */
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80095dc:	2360      	movs	r3, #96	; 0x60
 80095de:	603b      	str	r3, [r7, #0]
	sConfigOC.Pulse = STIM_LIB_TRG_OUTPUT_PULSE_TIME;
 80095e0:	4b2f      	ldr	r3, [pc, #188]	; (80096a0 <stimLib_paramPulseSettingRaw+0x190>)
 80095e2:	88db      	ldrh	r3, [r3, #6]
 80095e4:	330f      	adds	r3, #15
 80095e6:	005b      	lsls	r3, r3, #1
 80095e8:	607b      	str	r3, [r7, #4]

	if (STIM_LIB_STATE_TRG_OUT_ACT_POL == stim_lib_trg_output_active_low)
 80095ea:	4b2d      	ldr	r3, [pc, #180]	; (80096a0 <stimLib_paramPulseSettingRaw+0x190>)
 80095ec:	7c9b      	ldrb	r3, [r3, #18]
 80095ee:	2b00      	cmp	r3, #0
 80095f0:	d102      	bne.n	80095f8 <stimLib_paramPulseSettingRaw+0xe8>
	{
		sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 80095f2:	2302      	movs	r3, #2
 80095f4:	60bb      	str	r3, [r7, #8]
 80095f6:	e005      	b.n	8009604 <stimLib_paramPulseSettingRaw+0xf4>
	}
	else if (STIM_LIB_STATE_TRG_OUT_ACT_POL == stim_lib_trg_output_active_high)
 80095f8:	4b29      	ldr	r3, [pc, #164]	; (80096a0 <stimLib_paramPulseSettingRaw+0x190>)
 80095fa:	7c9b      	ldrb	r3, [r3, #18]
 80095fc:	2b01      	cmp	r3, #1
 80095fe:	d101      	bne.n	8009604 <stimLib_paramPulseSettingRaw+0xf4>
	{
		sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8009600:	2300      	movs	r3, #0
 8009602:	60bb      	str	r3, [r7, #8]
	}

	if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, STIM_LIB_PULSE_TRG_OUT_TIM_CH) != HAL_OK)
 8009604:	463b      	mov	r3, r7
 8009606:	2200      	movs	r2, #0
 8009608:	4619      	mov	r1, r3
 800960a:	4823      	ldr	r0, [pc, #140]	; (8009698 <stimLib_paramPulseSettingRaw+0x188>)
 800960c:	f7fc ff04 	bl	8006418 <HAL_TIM_PWM_ConfigChannel>
 8009610:	4603      	mov	r3, r0
 8009612:	2b00      	cmp	r3, #0
 8009614:	d001      	beq.n	800961a <stimLib_paramPulseSettingRaw+0x10a>
	{
		return stim_lib_stim_rsp_failed;
 8009616:	2301      	movs	r3, #1
 8009618:	e039      	b.n	800968e <stimLib_paramPulseSettingRaw+0x17e>
	}

	/* CHANNEL 2 :: ANODE PULSE */
	sConfigOC.Pulse = STIM_LIB_ANODE_PULSE_TIME;
 800961a:	4b21      	ldr	r3, [pc, #132]	; (80096a0 <stimLib_paramPulseSettingRaw+0x190>)
 800961c:	88db      	ldrh	r3, [r3, #6]
 800961e:	330a      	adds	r3, #10
 8009620:	607b      	str	r3, [r7, #4]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8009622:	2300      	movs	r3, #0
 8009624:	60bb      	str	r3, [r7, #8]
	if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, STIM_LIB_PULSE_ANODE_TIM_CH) != HAL_OK)
 8009626:	463b      	mov	r3, r7
 8009628:	2204      	movs	r2, #4
 800962a:	4619      	mov	r1, r3
 800962c:	481a      	ldr	r0, [pc, #104]	; (8009698 <stimLib_paramPulseSettingRaw+0x188>)
 800962e:	f7fc fef3 	bl	8006418 <HAL_TIM_PWM_ConfigChannel>
 8009632:	4603      	mov	r3, r0
 8009634:	2b00      	cmp	r3, #0
 8009636:	d004      	beq.n	8009642 <stimLib_paramPulseSettingRaw+0x132>
	{
		TD_DEBUG_PRINT(("STIM_LIB: TIM2 CH2 Set failed\n"));
 8009638:	481a      	ldr	r0, [pc, #104]	; (80096a4 <stimLib_paramPulseSettingRaw+0x194>)
 800963a:	f000 fd91 	bl	800a160 <puts>
		return false;
 800963e:	2300      	movs	r3, #0
 8009640:	e025      	b.n	800968e <stimLib_paramPulseSettingRaw+0x17e>
	}

	/* CHANNEL 3 :: CATHODE PULSE */
	sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 8009642:	2330      	movs	r3, #48	; 0x30
 8009644:	603b      	str	r3, [r7, #0]
	sConfigOC.Pulse = STIM_LIB_CATHODE_PULSE_TIME1;
 8009646:	4b16      	ldr	r3, [pc, #88]	; (80096a0 <stimLib_paramPulseSettingRaw+0x190>)
 8009648:	88db      	ldrh	r3, [r3, #6]
 800964a:	3314      	adds	r3, #20
 800964c:	607b      	str	r3, [r7, #4]
	if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, STIM_LIB_PULSE_CATHODE_TIM_CH) != HAL_OK)
 800964e:	463b      	mov	r3, r7
 8009650:	2208      	movs	r2, #8
 8009652:	4619      	mov	r1, r3
 8009654:	4810      	ldr	r0, [pc, #64]	; (8009698 <stimLib_paramPulseSettingRaw+0x188>)
 8009656:	f7fc fe65 	bl	8006324 <HAL_TIM_OC_ConfigChannel>
 800965a:	4603      	mov	r3, r0
 800965c:	2b00      	cmp	r3, #0
 800965e:	d004      	beq.n	800966a <stimLib_paramPulseSettingRaw+0x15a>
	{
		TD_DEBUG_PRINT(("STIM_LIB: TIM2 CH3 Set failed\n"));
 8009660:	4811      	ldr	r0, [pc, #68]	; (80096a8 <stimLib_paramPulseSettingRaw+0x198>)
 8009662:	f000 fd7d 	bl	800a160 <puts>
		return false;
 8009666:	2300      	movs	r3, #0
 8009668:	e011      	b.n	800968e <stimLib_paramPulseSettingRaw+0x17e>
	}

	/* CHANNEL 4 :: DAC_ON_N PULSE or STIM DISCHARGE PULSE */
#if 1
	sConfigOC.Pulse = STIM_LIB_SIGNAL_GLICH_TIME;
 800966a:	2305      	movs	r3, #5
 800966c:	607b      	str	r3, [r7, #4]
#else
	sConfigOC.Pulse = STIM_LIB_DISCHARGE_PULSE_TIME1;
#endif
	if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, STIM_LIB_PULSE_DAC_ON_TIM_CH) != HAL_OK)
 800966e:	463b      	mov	r3, r7
 8009670:	220c      	movs	r2, #12
 8009672:	4619      	mov	r1, r3
 8009674:	4808      	ldr	r0, [pc, #32]	; (8009698 <stimLib_paramPulseSettingRaw+0x188>)
 8009676:	f7fc fe55 	bl	8006324 <HAL_TIM_OC_ConfigChannel>
 800967a:	4603      	mov	r3, r0
 800967c:	2b00      	cmp	r3, #0
 800967e:	d001      	beq.n	8009684 <stimLib_paramPulseSettingRaw+0x174>
	{
		return false;
 8009680:	2300      	movs	r3, #0
 8009682:	e004      	b.n	800968e <stimLib_paramPulseSettingRaw+0x17e>
	}

	/* MSP :: TIMER GPIO */
	//stimLib_tim_msppostInit(&htim2);
	HAL_TIM_GenerateEvent(&htim2, TIM_EVENTSOURCE_UPDATE);
 8009684:	2101      	movs	r1, #1
 8009686:	4804      	ldr	r0, [pc, #16]	; (8009698 <stimLib_paramPulseSettingRaw+0x188>)
 8009688:	f7fc ffda 	bl	8006640 <HAL_TIM_GenerateEvent>

	return true;
 800968c:	2301      	movs	r3, #1
}
 800968e:	4618      	mov	r0, r3
 8009690:	372c      	adds	r7, #44	; 0x2c
 8009692:	46bd      	mov	sp, r7
 8009694:	bd90      	pop	{r4, r7, pc}
 8009696:	bf00      	nop
 8009698:	20000230 	.word	0x20000230
 800969c:	04c4b400 	.word	0x04c4b400
 80096a0:	200003ec 	.word	0x200003ec
 80096a4:	0800b1c4 	.word	0x0800b1c4
 80096a8:	0800b1e4 	.word	0x0800b1e4

080096ac <stimLib_paramTrgSettingRaw>:

void stimLib_paramTrgSettingRaw(void)
{
 80096ac:	b580      	push	{r7, lr}
 80096ae:	b086      	sub	sp, #24
 80096b0:	af00      	add	r7, sp, #0
	/* GPIO INIT */
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 80096b2:	1d3b      	adds	r3, r7, #4
 80096b4:	2200      	movs	r2, #0
 80096b6:	601a      	str	r2, [r3, #0]
 80096b8:	605a      	str	r2, [r3, #4]
 80096ba:	609a      	str	r2, [r3, #8]
 80096bc:	60da      	str	r2, [r3, #12]
 80096be:	611a      	str	r2, [r3, #16]


	if(STIM_LIB_TRG_INPUT_IS_ENABLED() == false)
 80096c0:	4b34      	ldr	r3, [pc, #208]	; (8009794 <stimLib_paramTrgSettingRaw+0xe8>)
 80096c2:	7cdb      	ldrb	r3, [r3, #19]
 80096c4:	2b01      	cmp	r3, #1
 80096c6:	d161      	bne.n	800978c <stimLib_paramTrgSettingRaw+0xe0>
		return;
	
	/* Configure GPIO pin : STIM_TRIGGER_INPUT_Pin */
	if (STIM_LIB_TRG_INPUT_IS_FALLING_EDGE())
 80096c8:	4b32      	ldr	r3, [pc, #200]	; (8009794 <stimLib_paramTrgSettingRaw+0xe8>)
 80096ca:	7d1b      	ldrb	r3, [r3, #20]
 80096cc:	2b00      	cmp	r3, #0
 80096ce:	d113      	bne.n	80096f8 <stimLib_paramTrgSettingRaw+0x4c>
 80096d0:	4b30      	ldr	r3, [pc, #192]	; (8009794 <stimLib_paramTrgSettingRaw+0xe8>)
 80096d2:	7d5b      	ldrb	r3, [r3, #21]
 80096d4:	f083 0301 	eor.w	r3, r3, #1
 80096d8:	b2db      	uxtb	r3, r3
 80096da:	2b00      	cmp	r3, #0
 80096dc:	d00c      	beq.n	80096f8 <stimLib_paramTrgSettingRaw+0x4c>
	{
		GPIO_InitStruct.Pin = STIM_LIB_STIM_TRIGGER_INPUT_PIN;
 80096de:	2301      	movs	r3, #1
 80096e0:	607b      	str	r3, [r7, #4]
		GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80096e2:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80096e6:	60bb      	str	r3, [r7, #8]
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 80096e8:	2300      	movs	r3, #0
 80096ea:	60fb      	str	r3, [r7, #12]
		HAL_GPIO_Init(STIM_LIB_STIM_TRIGGER_INPUT_GPIO_PORT, &GPIO_InitStruct);
 80096ec:	1d3b      	adds	r3, r7, #4
 80096ee:	4619      	mov	r1, r3
 80096f0:	4829      	ldr	r0, [pc, #164]	; (8009798 <stimLib_paramTrgSettingRaw+0xec>)
 80096f2:	f7fa fb9f 	bl	8003e34 <HAL_GPIO_Init>
 80096f6:	e040      	b.n	800977a <stimLib_paramTrgSettingRaw+0xce>
	}
	else if (STIM_LIB_TRG_INPUT_IS_RISING_EDGE())
 80096f8:	4b26      	ldr	r3, [pc, #152]	; (8009794 <stimLib_paramTrgSettingRaw+0xe8>)
 80096fa:	7d1b      	ldrb	r3, [r3, #20]
 80096fc:	2b01      	cmp	r3, #1
 80096fe:	d113      	bne.n	8009728 <stimLib_paramTrgSettingRaw+0x7c>
 8009700:	4b24      	ldr	r3, [pc, #144]	; (8009794 <stimLib_paramTrgSettingRaw+0xe8>)
 8009702:	7d5b      	ldrb	r3, [r3, #21]
 8009704:	f083 0301 	eor.w	r3, r3, #1
 8009708:	b2db      	uxtb	r3, r3
 800970a:	2b00      	cmp	r3, #0
 800970c:	d00c      	beq.n	8009728 <stimLib_paramTrgSettingRaw+0x7c>
	{
		GPIO_InitStruct.Pin = STIM_LIB_STIM_TRIGGER_INPUT_PIN;
 800970e:	2301      	movs	r3, #1
 8009710:	607b      	str	r3, [r7, #4]
		GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8009712:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8009716:	60bb      	str	r3, [r7, #8]
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009718:	2300      	movs	r3, #0
 800971a:	60fb      	str	r3, [r7, #12]
		HAL_GPIO_Init(STIM_LIB_STIM_TRIGGER_INPUT_GPIO_PORT, &GPIO_InitStruct);
 800971c:	1d3b      	adds	r3, r7, #4
 800971e:	4619      	mov	r1, r3
 8009720:	481d      	ldr	r0, [pc, #116]	; (8009798 <stimLib_paramTrgSettingRaw+0xec>)
 8009722:	f7fa fb87 	bl	8003e34 <HAL_GPIO_Init>
 8009726:	e028      	b.n	800977a <stimLib_paramTrgSettingRaw+0xce>
	}
	else if (STIM_LIB_TRG_INPUT_TOGGLE_IS_ACT_LOW())
 8009728:	4b1a      	ldr	r3, [pc, #104]	; (8009794 <stimLib_paramTrgSettingRaw+0xe8>)
 800972a:	7d1b      	ldrb	r3, [r3, #20]
 800972c:	2b00      	cmp	r3, #0
 800972e:	d110      	bne.n	8009752 <stimLib_paramTrgSettingRaw+0xa6>
 8009730:	4b18      	ldr	r3, [pc, #96]	; (8009794 <stimLib_paramTrgSettingRaw+0xe8>)
 8009732:	7d5b      	ldrb	r3, [r3, #21]
 8009734:	2b00      	cmp	r3, #0
 8009736:	d00c      	beq.n	8009752 <stimLib_paramTrgSettingRaw+0xa6>
	{
		GPIO_InitStruct.Pin = STIM_LIB_STIM_TRIGGER_INPUT_PIN;
 8009738:	2301      	movs	r3, #1
 800973a:	607b      	str	r3, [r7, #4]
		GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 800973c:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 8009740:	60bb      	str	r3, [r7, #8]
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009742:	2300      	movs	r3, #0
 8009744:	60fb      	str	r3, [r7, #12]
		HAL_GPIO_Init(STIM_LIB_STIM_TRIGGER_INPUT_GPIO_PORT, &GPIO_InitStruct);
 8009746:	1d3b      	adds	r3, r7, #4
 8009748:	4619      	mov	r1, r3
 800974a:	4813      	ldr	r0, [pc, #76]	; (8009798 <stimLib_paramTrgSettingRaw+0xec>)
 800974c:	f7fa fb72 	bl	8003e34 <HAL_GPIO_Init>
 8009750:	e013      	b.n	800977a <stimLib_paramTrgSettingRaw+0xce>
	}
	else if (STIM_LIB_TRG_INPUT_TOGGLE_IS_ACT_HIGH())
 8009752:	4b10      	ldr	r3, [pc, #64]	; (8009794 <stimLib_paramTrgSettingRaw+0xe8>)
 8009754:	7d1b      	ldrb	r3, [r3, #20]
 8009756:	2b01      	cmp	r3, #1
 8009758:	d10f      	bne.n	800977a <stimLib_paramTrgSettingRaw+0xce>
 800975a:	4b0e      	ldr	r3, [pc, #56]	; (8009794 <stimLib_paramTrgSettingRaw+0xe8>)
 800975c:	7d5b      	ldrb	r3, [r3, #21]
 800975e:	2b00      	cmp	r3, #0
 8009760:	d00b      	beq.n	800977a <stimLib_paramTrgSettingRaw+0xce>
	{
		GPIO_InitStruct.Pin = STIM_LIB_STIM_TRIGGER_INPUT_PIN;
 8009762:	2301      	movs	r3, #1
 8009764:	607b      	str	r3, [r7, #4]
		GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8009766:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 800976a:	60bb      	str	r3, [r7, #8]
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 800976c:	2300      	movs	r3, #0
 800976e:	60fb      	str	r3, [r7, #12]
		HAL_GPIO_Init(STIM_LIB_STIM_TRIGGER_INPUT_GPIO_PORT, &GPIO_InitStruct);
 8009770:	1d3b      	adds	r3, r7, #4
 8009772:	4619      	mov	r1, r3
 8009774:	4808      	ldr	r0, [pc, #32]	; (8009798 <stimLib_paramTrgSettingRaw+0xec>)
 8009776:	f7fa fb5d 	bl	8003e34 <HAL_GPIO_Init>
	}

	HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 800977a:	2200      	movs	r2, #0
 800977c:	2100      	movs	r1, #0
 800977e:	2006      	movs	r0, #6
 8009780:	f7fa f80b 	bl	800379a <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8009784:	2006      	movs	r0, #6
 8009786:	f7fa f824 	bl	80037d2 <HAL_NVIC_EnableIRQ>
 800978a:	e000      	b.n	800978e <stimLib_paramTrgSettingRaw+0xe2>
		return;
 800978c:	bf00      	nop

}
 800978e:	3718      	adds	r7, #24
 8009790:	46bd      	mov	sp, r7
 8009792:	bd80      	pop	{r7, pc}
 8009794:	200003ec 	.word	0x200003ec
 8009798:	48000400 	.word	0x48000400

0800979c <stimLib_paramTrgResettingRaw>:

void stimLib_paramTrgResettingRaw(void)
{
 800979c:	b580      	push	{r7, lr}
 800979e:	af00      	add	r7, sp, #0
	HAL_NVIC_DisableIRQ(EXTI0_IRQn);
 80097a0:	2006      	movs	r0, #6
 80097a2:	f7fa f824 	bl	80037ee <HAL_NVIC_DisableIRQ>
}
 80097a6:	bf00      	nop
 80097a8:	bd80      	pop	{r7, pc}
	...

080097ac <stimLib_pulseConfigRaw>:

bool stimLib_pulseConfigRaw(void)
{
 80097ac:	b480      	push	{r7}
 80097ae:	af00      	add	r7, sp, #0
	/* DAC_ON_N Control Time */
	STIM_LIB_DMA_DAC_ON_BUF[0] = STIM_LIB_DAC_CTRL_TIME0;
 80097b0:	4b1c      	ldr	r3, [pc, #112]	; (8009824 <stimLib_pulseConfigRaw+0x78>)
 80097b2:	88db      	ldrh	r3, [r3, #6]
 80097b4:	3305      	adds	r3, #5
 80097b6:	461a      	mov	r2, r3
 80097b8:	4b1b      	ldr	r3, [pc, #108]	; (8009828 <stimLib_pulseConfigRaw+0x7c>)
 80097ba:	601a      	str	r2, [r3, #0]
	STIM_LIB_DMA_DAC_ON_BUF[1] = STIM_LIB_DAC_CTRL_TIME1;
 80097bc:	4b19      	ldr	r3, [pc, #100]	; (8009824 <stimLib_pulseConfigRaw+0x78>)
 80097be:	88db      	ldrh	r3, [r3, #6]
 80097c0:	3319      	adds	r3, #25
 80097c2:	461a      	mov	r2, r3
 80097c4:	4b18      	ldr	r3, [pc, #96]	; (8009828 <stimLib_pulseConfigRaw+0x7c>)
 80097c6:	605a      	str	r2, [r3, #4]
	STIM_LIB_DMA_DAC_ON_BUF[2] = STIM_LIB_DAC_CTRL_TIME2;
 80097c8:	4b16      	ldr	r3, [pc, #88]	; (8009824 <stimLib_pulseConfigRaw+0x78>)
 80097ca:	88db      	ldrh	r3, [r3, #6]
 80097cc:	330a      	adds	r3, #10
 80097ce:	005b      	lsls	r3, r3, #1
 80097d0:	3305      	adds	r3, #5
 80097d2:	461a      	mov	r2, r3
 80097d4:	4b14      	ldr	r3, [pc, #80]	; (8009828 <stimLib_pulseConfigRaw+0x7c>)
 80097d6:	609a      	str	r2, [r3, #8]
	STIM_LIB_DMA_DAC_ON_BUF[3] = STIM_LIB_DAC_CTRL_TIME3;
 80097d8:	4b13      	ldr	r3, [pc, #76]	; (8009828 <stimLib_pulseConfigRaw+0x7c>)
 80097da:	2205      	movs	r2, #5
 80097dc:	60da      	str	r2, [r3, #12]

	/* DISCHARGE PULSE Control Time */
	STIM_LIB_DMA_DISCHG_BUF[0] = STIM_LIB_DISCHARGE_PULSE_TIME0;
 80097de:	4b11      	ldr	r3, [pc, #68]	; (8009824 <stimLib_pulseConfigRaw+0x78>)
 80097e0:	88db      	ldrh	r3, [r3, #6]
 80097e2:	f603 13dd 	addw	r3, r3, #2525	; 0x9dd
 80097e6:	005b      	lsls	r3, r3, #1
 80097e8:	461a      	mov	r2, r3
 80097ea:	4b10      	ldr	r3, [pc, #64]	; (800982c <stimLib_pulseConfigRaw+0x80>)
 80097ec:	601a      	str	r2, [r3, #0]
	STIM_LIB_DMA_DISCHG_BUF[1] = STIM_LIB_DISCHARGE_PULSE_TIME1;
 80097ee:	4b0d      	ldr	r3, [pc, #52]	; (8009824 <stimLib_pulseConfigRaw+0x78>)
 80097f0:	88db      	ldrh	r3, [r3, #6]
 80097f2:	3319      	adds	r3, #25
 80097f4:	005b      	lsls	r3, r3, #1
 80097f6:	461a      	mov	r2, r3
 80097f8:	4b0c      	ldr	r3, [pc, #48]	; (800982c <stimLib_pulseConfigRaw+0x80>)
 80097fa:	605a      	str	r2, [r3, #4]

	STIM_LIB_DMA_CATHODE_BUF[0] = STIM_LIB_CATHODE_PULSE_TIME0;
 80097fc:	4b09      	ldr	r3, [pc, #36]	; (8009824 <stimLib_pulseConfigRaw+0x78>)
 80097fe:	88db      	ldrh	r3, [r3, #6]
 8009800:	330f      	adds	r3, #15
 8009802:	005b      	lsls	r3, r3, #1
 8009804:	461a      	mov	r2, r3
 8009806:	4b0a      	ldr	r3, [pc, #40]	; (8009830 <stimLib_pulseConfigRaw+0x84>)
 8009808:	601a      	str	r2, [r3, #0]
	STIM_LIB_DMA_CATHODE_BUF[1] = STIM_LIB_CATHODE_PULSE_TIME1;
 800980a:	4b06      	ldr	r3, [pc, #24]	; (8009824 <stimLib_pulseConfigRaw+0x78>)
 800980c:	88db      	ldrh	r3, [r3, #6]
 800980e:	3314      	adds	r3, #20
 8009810:	461a      	mov	r2, r3
 8009812:	4b07      	ldr	r3, [pc, #28]	; (8009830 <stimLib_pulseConfigRaw+0x84>)
 8009814:	605a      	str	r2, [r3, #4]

	return stim_lib_stim_rsp_ok;
 8009816:	2300      	movs	r3, #0
}
 8009818:	4618      	mov	r0, r3
 800981a:	46bd      	mov	sp, r7
 800981c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009820:	4770      	bx	lr
 8009822:	bf00      	nop
 8009824:	200003ec 	.word	0x200003ec
 8009828:	20000404 	.word	0x20000404
 800982c:	20000414 	.word	0x20000414
 8009830:	2000041c 	.word	0x2000041c

08009834 <stimLib_stimStartRaw>:

bool stimLib_stimStartRaw(void)
{
 8009834:	b580      	push	{r7, lr}
 8009836:	af00      	add	r7, sp, #0

	/* START PULSE TIMER CH4 :: DAC_ON_N or STIM_DISCHARGE :: GPIOA PIN 3 */
	HAL_TIM_OC_Start_DMA(&htim2, STIM_LIB_PULSE_DAC_ON_TIM_CH, (const uint32_t*) STIM_LIB_DMA_DAC_ON_BUF, 4);
 8009838:	2304      	movs	r3, #4
 800983a:	4a15      	ldr	r2, [pc, #84]	; (8009890 <stimLib_stimStartRaw+0x5c>)
 800983c:	210c      	movs	r1, #12
 800983e:	4815      	ldr	r0, [pc, #84]	; (8009894 <stimLib_stimStartRaw+0x60>)
 8009840:	f7fb ff56 	bl	80056f0 <HAL_TIM_OC_Start_DMA>
	__HAL_DMA_DISABLE_IT(&hdma_tim2_ch2_ch4, (DMA_IT_TC | DMA_IT_HT));
 8009844:	4b14      	ldr	r3, [pc, #80]	; (8009898 <stimLib_stimStartRaw+0x64>)
 8009846:	681b      	ldr	r3, [r3, #0]
 8009848:	681a      	ldr	r2, [r3, #0]
 800984a:	4b13      	ldr	r3, [pc, #76]	; (8009898 <stimLib_stimStartRaw+0x64>)
 800984c:	681b      	ldr	r3, [r3, #0]
 800984e:	f022 0206 	bic.w	r2, r2, #6
 8009852:	601a      	str	r2, [r3, #0]

	/* START PULSE TIMER CH2 :: ANODE :: GPIOA PIN 1 */
	HAL_TIM_PWM_Start(&htim2, STIM_LIB_PULSE_ANODE_TIM_CH);
 8009854:	2104      	movs	r1, #4
 8009856:	480f      	ldr	r0, [pc, #60]	; (8009894 <stimLib_stimStartRaw+0x60>)
 8009858:	f7fc fade 	bl	8005e18 <HAL_TIM_PWM_Start>

	/* START PULSE TIMER CH3 :: CATHODE :: GPIOA PIN 2 */
	HAL_TIM_OC_Start_DMA(&htim2, STIM_LIB_PULSE_CATHODE_TIM_CH,
 800985c:	2302      	movs	r3, #2
 800985e:	4a0f      	ldr	r2, [pc, #60]	; (800989c <stimLib_stimStartRaw+0x68>)
 8009860:	2108      	movs	r1, #8
 8009862:	480c      	ldr	r0, [pc, #48]	; (8009894 <stimLib_stimStartRaw+0x60>)
 8009864:	f7fb ff44 	bl	80056f0 <HAL_TIM_OC_Start_DMA>
			(const uint32_t*) STIM_LIB_DMA_CATHODE_BUF, 2);
	__HAL_DMA_DISABLE_IT(&hdma_tim2_ch3, (DMA_IT_TC | DMA_IT_HT));
 8009868:	4b0d      	ldr	r3, [pc, #52]	; (80098a0 <stimLib_stimStartRaw+0x6c>)
 800986a:	681b      	ldr	r3, [r3, #0]
 800986c:	681a      	ldr	r2, [r3, #0]
 800986e:	4b0c      	ldr	r3, [pc, #48]	; (80098a0 <stimLib_stimStartRaw+0x6c>)
 8009870:	681b      	ldr	r3, [r3, #0]
 8009872:	f022 0206 	bic.w	r2, r2, #6
 8009876:	601a      	str	r2, [r3, #0]

	/* START PULSE TIMER CH1 :: TRIGGER OUTPUT :: GPIOA PIN 5 */
	if (STIM_LIB_TRG_OUTPUT_IS_ENABLED() == true)
 8009878:	4b0a      	ldr	r3, [pc, #40]	; (80098a4 <stimLib_stimStartRaw+0x70>)
 800987a:	7c5b      	ldrb	r3, [r3, #17]
 800987c:	2b00      	cmp	r3, #0
 800987e:	d003      	beq.n	8009888 <stimLib_stimStartRaw+0x54>
	{
		HAL_TIM_PWM_Start(&htim2, STIM_LIB_PULSE_TRG_OUT_TIM_CH);
 8009880:	2100      	movs	r1, #0
 8009882:	4804      	ldr	r0, [pc, #16]	; (8009894 <stimLib_stimStartRaw+0x60>)
 8009884:	f7fc fac8 	bl	8005e18 <HAL_TIM_PWM_Start>
	}

	return stim_lib_stim_rsp_ok;
 8009888:	2300      	movs	r3, #0
}
 800988a:	4618      	mov	r0, r3
 800988c:	bd80      	pop	{r7, pc}
 800988e:	bf00      	nop
 8009890:	20000404 	.word	0x20000404
 8009894:	20000230 	.word	0x20000230
 8009898:	200002c8 	.word	0x200002c8
 800989c:	2000041c 	.word	0x2000041c
 80098a0:	20000310 	.word	0x20000310
 80098a4:	200003ec 	.word	0x200003ec

080098a8 <stimLib_stimStopRaw>:

bool stimLib_stimStopRaw(void)
{
 80098a8:	b580      	push	{r7, lr}
 80098aa:	af00      	add	r7, sp, #0
	/*
	 * Normalize OCREFs in PWM mode
	 * OCREF cannot be changed in stop state
	 * Check stimLib_trgPauseRaw() Function
	 * */
	TIM2->CCMR1 &= ~(TIM_CCMR1_OC1M | TIM_CCMR1_OC2M);
 80098ac:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80098b0:	699a      	ldr	r2, [r3, #24]
 80098b2:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 80098b6:	4b10      	ldr	r3, [pc, #64]	; (80098f8 <stimLib_stimStopRaw+0x50>)
 80098b8:	4013      	ands	r3, r2
 80098ba:	618b      	str	r3, [r1, #24]
	TIM2->CCMR1 |= (TIM_OCMODE_PWM1) | (TIM_OCMODE_PWM1 << 8U);
 80098bc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80098c0:	699b      	ldr	r3, [r3, #24]
 80098c2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80098c6:	f443 43c0 	orr.w	r3, r3, #24576	; 0x6000
 80098ca:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80098ce:	6193      	str	r3, [r2, #24]

	HAL_TIM_PWM_Stop(&htim2, STIM_LIB_PULSE_TRG_OUT_TIM_CH);
 80098d0:	2100      	movs	r1, #0
 80098d2:	480a      	ldr	r0, [pc, #40]	; (80098fc <stimLib_stimStopRaw+0x54>)
 80098d4:	f7fc fb7e 	bl	8005fd4 <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(&htim2, STIM_LIB_PULSE_ANODE_TIM_CH);
 80098d8:	2104      	movs	r1, #4
 80098da:	4808      	ldr	r0, [pc, #32]	; (80098fc <stimLib_stimStopRaw+0x54>)
 80098dc:	f7fc fb7a 	bl	8005fd4 <HAL_TIM_PWM_Stop>

	HAL_TIM_OC_Stop_DMA(&htim2, STIM_LIB_PULSE_CATHODE_TIM_CH);
 80098e0:	2108      	movs	r1, #8
 80098e2:	4806      	ldr	r0, [pc, #24]	; (80098fc <stimLib_stimStopRaw+0x54>)
 80098e4:	f7fc f8fc 	bl	8005ae0 <HAL_TIM_OC_Stop_DMA>
	HAL_TIM_OC_Stop_DMA(&htim2, STIM_LIB_PULSE_DAC_ON_TIM_CH);
 80098e8:	210c      	movs	r1, #12
 80098ea:	4804      	ldr	r0, [pc, #16]	; (80098fc <stimLib_stimStopRaw+0x54>)
 80098ec:	f7fc f8f8 	bl	8005ae0 <HAL_TIM_OC_Stop_DMA>

	return stim_lib_stim_rsp_ok;
 80098f0:	2300      	movs	r3, #0
}
 80098f2:	4618      	mov	r0, r3
 80098f4:	bd80      	pop	{r7, pc}
 80098f6:	bf00      	nop
 80098f8:	fefe8f8f 	.word	0xfefe8f8f
 80098fc:	20000230 	.word	0x20000230

08009900 <stimLib_stepup_ctrlScheduler>:
 * STEPUP CONTROL SCHEDULER
 * Calling from "HAL_TIM_PeriodElapsedCallback()" and "stimLib_stepup_ctrlCallback()" Function
 * Check out the "stim_lib_st_inc.c" file.
 * */
void stimLib_stepup_ctrlScheduler(void)
{
 8009900:	b580      	push	{r7, lr}
 8009902:	af00      	add	r7, sp, #0
	STIM_LIB_STEPUP_FEEDBACK_CNT++;
 8009904:	4b19      	ldr	r3, [pc, #100]	; (800996c <stimLib_stepup_ctrlScheduler+0x6c>)
 8009906:	781b      	ldrb	r3, [r3, #0]
 8009908:	3301      	adds	r3, #1
 800990a:	b2da      	uxtb	r2, r3
 800990c:	4b17      	ldr	r3, [pc, #92]	; (800996c <stimLib_stepup_ctrlScheduler+0x6c>)
 800990e:	701a      	strb	r2, [r3, #0]
	stimLib_adc1_readBuffer(setpup_buff, adc1_conv_buff,
 8009910:	220a      	movs	r2, #10
 8009912:	4917      	ldr	r1, [pc, #92]	; (8009970 <stimLib_stepup_ctrlScheduler+0x70>)
 8009914:	4817      	ldr	r0, [pc, #92]	; (8009974 <stimLib_stepup_ctrlScheduler+0x74>)
 8009916:	f000 f91d 	bl	8009b54 <stimLib_adc1_readBuffer>
	STIM_LIB_ADC1_TOTAL_SIZE);
	/* SLOPE VOLTAGE RISE CONTROL */
	if (STIM_LIB_STEPUP_FEEDBACK_CNT == 10 && SLOPE_CTRL_END_FLAG == false)
 800991a:	4b14      	ldr	r3, [pc, #80]	; (800996c <stimLib_stepup_ctrlScheduler+0x6c>)
 800991c:	781b      	ldrb	r3, [r3, #0]
 800991e:	2b0a      	cmp	r3, #10
 8009920:	d10f      	bne.n	8009942 <stimLib_stepup_ctrlScheduler+0x42>
 8009922:	4b15      	ldr	r3, [pc, #84]	; (8009978 <stimLib_stepup_ctrlScheduler+0x78>)
 8009924:	781b      	ldrb	r3, [r3, #0]
 8009926:	f083 0301 	eor.w	r3, r3, #1
 800992a:	b2db      	uxtb	r3, r3
 800992c:	2b00      	cmp	r3, #0
 800992e:	d008      	beq.n	8009942 <stimLib_stepup_ctrlScheduler+0x42>
	{
		stimLib_stepup_voltFeedback();
 8009930:	f000 f826 	bl	8009980 <stimLib_stepup_voltFeedback>
		STIM_LIB_STEPUP_FEEDBACK_CNT = 0;
 8009934:	4b0d      	ldr	r3, [pc, #52]	; (800996c <stimLib_stepup_ctrlScheduler+0x6c>)
 8009936:	2200      	movs	r2, #0
 8009938:	701a      	strb	r2, [r3, #0]
		STEPUP_DATA_PRINT_FLAG = true;
 800993a:	4b10      	ldr	r3, [pc, #64]	; (800997c <stimLib_stepup_ctrlScheduler+0x7c>)
 800993c:	2201      	movs	r2, #1
 800993e:	701a      	strb	r2, [r3, #0]
 8009940:	e00f      	b.n	8009962 <stimLib_stepup_ctrlScheduler+0x62>
	}
	/* VOLTAGE RANGE KEEPING CONTROL */
	else if (STIM_LIB_STEPUP_FEEDBACK_CNT == 1 && SLOPE_CTRL_END_FLAG == true)
 8009942:	4b0a      	ldr	r3, [pc, #40]	; (800996c <stimLib_stepup_ctrlScheduler+0x6c>)
 8009944:	781b      	ldrb	r3, [r3, #0]
 8009946:	2b01      	cmp	r3, #1
 8009948:	d10b      	bne.n	8009962 <stimLib_stepup_ctrlScheduler+0x62>
 800994a:	4b0b      	ldr	r3, [pc, #44]	; (8009978 <stimLib_stepup_ctrlScheduler+0x78>)
 800994c:	781b      	ldrb	r3, [r3, #0]
 800994e:	2b00      	cmp	r3, #0
 8009950:	d007      	beq.n	8009962 <stimLib_stepup_ctrlScheduler+0x62>
	{
		stimLib_stepup_voltFeedback();
 8009952:	f000 f815 	bl	8009980 <stimLib_stepup_voltFeedback>
		STIM_LIB_STEPUP_FEEDBACK_CNT = 0;
 8009956:	4b05      	ldr	r3, [pc, #20]	; (800996c <stimLib_stepup_ctrlScheduler+0x6c>)
 8009958:	2200      	movs	r2, #0
 800995a:	701a      	strb	r2, [r3, #0]
		STEPUP_DATA_PRINT_FLAG = true;
 800995c:	4b07      	ldr	r3, [pc, #28]	; (800997c <stimLib_stepup_ctrlScheduler+0x7c>)
 800995e:	2201      	movs	r2, #1
 8009960:	701a      	strb	r2, [r3, #0]
	}
	stimLib_stepup_dataPrint();
 8009962:	f000 f9db 	bl	8009d1c <stimLib_stepup_dataPrint>
}
 8009966:	bf00      	nop
 8009968:	bd80      	pop	{r7, pc}
 800996a:	bf00      	nop
 800996c:	20000425 	.word	0x20000425
 8009970:	2000042c 	.word	0x2000042c
 8009974:	20000440 	.word	0x20000440
 8009978:	20000426 	.word	0x20000426
 800997c:	20000427 	.word	0x20000427

08009980 <stimLib_stepup_voltFeedback>:

/*
 * STEP UP VOLTAGE FEEDBACK
 * */
void stimLib_stepup_voltFeedback(void)
{
 8009980:	b5b0      	push	{r4, r5, r7, lr}
 8009982:	af00      	add	r7, sp, #0
	/* STEPUP DATA CLAC */
	stepup_fdbk_adc_avg = stimLib_stepup_adcAVG(setpup_buff,
 8009984:	210a      	movs	r1, #10
 8009986:	480e      	ldr	r0, [pc, #56]	; (80099c0 <stimLib_stepup_voltFeedback+0x40>)
 8009988:	f000 f93d 	bl	8009c06 <stimLib_stepup_adcAVG>
 800998c:	4603      	mov	r3, r0
 800998e:	4a0d      	ldr	r2, [pc, #52]	; (80099c4 <stimLib_stepup_voltFeedback+0x44>)
 8009990:	6013      	str	r3, [r2, #0]
	STIM_LIB_ADC1_TOTAL_SIZE);
	stepup_fdbk_volt = stimLib_stepup_voltCalc(stepup_fdbk_adc_avg, R1_Vstup,
 8009992:	4b0c      	ldr	r3, [pc, #48]	; (80099c4 <stimLib_stepup_voltFeedback+0x44>)
 8009994:	681b      	ldr	r3, [r3, #0]
 8009996:	226e      	movs	r2, #110	; 0x6e
 8009998:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 800999c:	4618      	mov	r0, r3
 800999e:	f000 f957 	bl	8009c50 <stimLib_stepup_voltCalc>
 80099a2:	4602      	mov	r2, r0
 80099a4:	460b      	mov	r3, r1
 80099a6:	4b08      	ldr	r3, [pc, #32]	; (80099c8 <stimLib_stepup_voltFeedback+0x48>)
 80099a8:	601a      	str	r2, [r3, #0]
	R2_Vstup);

	/* STEPUP VOLTAGE CONFIG */
	stimLib_voltCfg(stepup_fdbk_volt);
 80099aa:	4b07      	ldr	r3, [pc, #28]	; (80099c8 <stimLib_stepup_voltFeedback+0x48>)
 80099ac:	681b      	ldr	r3, [r3, #0]
 80099ae:	2200      	movs	r2, #0
 80099b0:	461c      	mov	r4, r3
 80099b2:	4615      	mov	r5, r2
 80099b4:	4620      	mov	r0, r4
 80099b6:	4629      	mov	r1, r5
 80099b8:	f000 f808 	bl	80099cc <stimLib_voltCfg>
}
 80099bc:	bf00      	nop
 80099be:	bdb0      	pop	{r4, r5, r7, pc}
 80099c0:	20000440 	.word	0x20000440
 80099c4:	20000454 	.word	0x20000454
 80099c8:	20000458 	.word	0x20000458

080099cc <stimLib_voltCfg>:

/*
 * STEP UP VOLTAGE CONFIG
 * */
void stimLib_voltCfg(uint64_t stepup_voltage)
{
 80099cc:	e92d 0fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp}
 80099d0:	b087      	sub	sp, #28
 80099d2:	af00      	add	r7, sp, #0
 80099d4:	e9c7 0102 	strd	r0, r1, [r7, #8]
	uint32_t voltage_scaleup_val = STEPUP_TARGET_VOLTAGE
 80099d8:	4956      	ldr	r1, [pc, #344]	; (8009b34 <stimLib_voltCfg+0x168>)
 80099da:	6179      	str	r1, [r7, #20]

#define OUTPUT_VOLTAGE_IS_LOW		voltage_scaleup_val > stepup_voltage
#define OUTPUT_VOLTAGE_IS_HIGH		voltage_scaleup_val < stepup_voltage
#define OUTPUT_VOLTAGE_IS_SAME		voltage_scaleup_val == stepup_voltage

	if (VOLTAGE_DIFFERENCE_ABS < STEPUP_FDBK_VOLT_RANGE)
 80099dc:	68b9      	ldr	r1, [r7, #8]
 80099de:	6978      	ldr	r0, [r7, #20]
 80099e0:	1a41      	subs	r1, r0, r1
 80099e2:	4608      	mov	r0, r1
 80099e4:	4954      	ldr	r1, [pc, #336]	; (8009b38 <stimLib_voltCfg+0x16c>)
 80099e6:	4288      	cmp	r0, r1
 80099e8:	db39      	blt.n	8009a5e <stimLib_voltCfg+0x92>
 80099ea:	68b9      	ldr	r1, [r7, #8]
 80099ec:	6978      	ldr	r0, [r7, #20]
 80099ee:	1a41      	subs	r1, r0, r1
 80099f0:	4608      	mov	r0, r1
 80099f2:	4952      	ldr	r1, [pc, #328]	; (8009b3c <stimLib_voltCfg+0x170>)
 80099f4:	4288      	cmp	r0, r1
 80099f6:	dc32      	bgt.n	8009a5e <stimLib_voltCfg+0x92>
	{
		if (OUTPUT_VOLTAGE_IS_LOW)
 80099f8:	697b      	ldr	r3, [r7, #20]
 80099fa:	2200      	movs	r2, #0
 80099fc:	603b      	str	r3, [r7, #0]
 80099fe:	607a      	str	r2, [r7, #4]
 8009a00:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8009a04:	e9d7 4500 	ldrd	r4, r5, [r7]
 8009a08:	4621      	mov	r1, r4
 8009a0a:	428a      	cmp	r2, r1
 8009a0c:	4629      	mov	r1, r5
 8009a0e:	418b      	sbcs	r3, r1
 8009a10:	d20d      	bcs.n	8009a2e <stimLib_voltCfg+0x62>
		{
			STIM_LIB_VOLTAGE_CTRL_PULSE++;
 8009a12:	4b4b      	ldr	r3, [pc, #300]	; (8009b40 <stimLib_voltCfg+0x174>)
 8009a14:	781b      	ldrb	r3, [r3, #0]
 8009a16:	3301      	adds	r3, #1
 8009a18:	b2da      	uxtb	r2, r3
 8009a1a:	4b49      	ldr	r3, [pc, #292]	; (8009b40 <stimLib_voltCfg+0x174>)
 8009a1c:	701a      	strb	r2, [r3, #0]
			if (STIM_LIB_VOLTAGE_CTRL_PULSE
					> STIM_LIB_STEPUP_CTRL_TABLE_LIMIT - 1)
 8009a1e:	4b48      	ldr	r3, [pc, #288]	; (8009b40 <stimLib_voltCfg+0x174>)
 8009a20:	781b      	ldrb	r3, [r3, #0]
			if (STIM_LIB_VOLTAGE_CTRL_PULSE
 8009a22:	2b1d      	cmp	r3, #29
 8009a24:	d913      	bls.n	8009a4e <stimLib_voltCfg+0x82>
			{
				STIM_LIB_VOLTAGE_CTRL_PULSE = STIM_LIB_STEPUP_CTRL_TABLE_LIMIT
 8009a26:	4b46      	ldr	r3, [pc, #280]	; (8009b40 <stimLib_voltCfg+0x174>)
 8009a28:	221d      	movs	r2, #29
 8009a2a:	701a      	strb	r2, [r3, #0]
 8009a2c:	e00f      	b.n	8009a4e <stimLib_voltCfg+0x82>
						- 1;
			}
		}

		else if (OUTPUT_VOLTAGE_IS_HIGH)
 8009a2e:	697b      	ldr	r3, [r7, #20]
 8009a30:	2200      	movs	r2, #0
 8009a32:	469a      	mov	sl, r3
 8009a34:	4693      	mov	fp, r2
 8009a36:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8009a3a:	4592      	cmp	sl, r2
 8009a3c:	eb7b 0303 	sbcs.w	r3, fp, r3
 8009a40:	d205      	bcs.n	8009a4e <stimLib_voltCfg+0x82>
		{
			STIM_LIB_VOLTAGE_CTRL_PULSE--;
 8009a42:	4b3f      	ldr	r3, [pc, #252]	; (8009b40 <stimLib_voltCfg+0x174>)
 8009a44:	781b      	ldrb	r3, [r3, #0]
 8009a46:	3b01      	subs	r3, #1
 8009a48:	b2da      	uxtb	r2, r3
 8009a4a:	4b3d      	ldr	r3, [pc, #244]	; (8009b40 <stimLib_voltCfg+0x174>)
 8009a4c:	701a      	strb	r2, [r3, #0]
		}

		SLOPE_CTRL_END_FLAG = true;
 8009a4e:	4b3d      	ldr	r3, [pc, #244]	; (8009b44 <stimLib_voltCfg+0x178>)
 8009a50:	2201      	movs	r2, #1
 8009a52:	701a      	strb	r2, [r3, #0]
		TIM1->CCR1 = STIM_LIB_VOLTAGE_CTRL_PULSE;
 8009a54:	4b3a      	ldr	r3, [pc, #232]	; (8009b40 <stimLib_voltCfg+0x174>)
 8009a56:	781a      	ldrb	r2, [r3, #0]
 8009a58:	4b3b      	ldr	r3, [pc, #236]	; (8009b48 <stimLib_voltCfg+0x17c>)
 8009a5a:	635a      	str	r2, [r3, #52]	; 0x34
	else
	{
		SLOPE_CTRL_END_FLAG = true;
	}

}
 8009a5c:	e063      	b.n	8009b26 <stimLib_voltCfg+0x15a>
	else if (VOLTAGE_DIFFERENCE_ABS > STEPUP_FDBK_VOLT_RANGE)
 8009a5e:	68b9      	ldr	r1, [r7, #8]
 8009a60:	6978      	ldr	r0, [r7, #20]
 8009a62:	1a41      	subs	r1, r0, r1
 8009a64:	2900      	cmp	r1, #0
 8009a66:	bfb8      	it	lt
 8009a68:	4249      	neglt	r1, r1
 8009a6a:	4838      	ldr	r0, [pc, #224]	; (8009b4c <stimLib_voltCfg+0x180>)
 8009a6c:	4281      	cmp	r1, r0
 8009a6e:	dd49      	ble.n	8009b04 <stimLib_voltCfg+0x138>
		if (OUTPUT_VOLTAGE_IS_LOW)
 8009a70:	697b      	ldr	r3, [r7, #20]
 8009a72:	2200      	movs	r2, #0
 8009a74:	4698      	mov	r8, r3
 8009a76:	4691      	mov	r9, r2
 8009a78:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8009a7c:	4542      	cmp	r2, r8
 8009a7e:	eb73 0309 	sbcs.w	r3, r3, r9
 8009a82:	d220      	bcs.n	8009ac6 <stimLib_voltCfg+0xfa>
			if (FAST_STEPUP_ENABLE)
 8009a84:	68bb      	ldr	r3, [r7, #8]
 8009a86:	697a      	ldr	r2, [r7, #20]
 8009a88:	1ad3      	subs	r3, r2, r3
 8009a8a:	2b00      	cmp	r3, #0
 8009a8c:	bfb8      	it	lt
 8009a8e:	425b      	neglt	r3, r3
 8009a90:	4a2f      	ldr	r2, [pc, #188]	; (8009b50 <stimLib_voltCfg+0x184>)
 8009a92:	4293      	cmp	r3, r2
 8009a94:	dd06      	ble.n	8009aa4 <stimLib_voltCfg+0xd8>
				STIM_LIB_VOLTAGE_CTRL_PULSE += 6;
 8009a96:	4b2a      	ldr	r3, [pc, #168]	; (8009b40 <stimLib_voltCfg+0x174>)
 8009a98:	781b      	ldrb	r3, [r3, #0]
 8009a9a:	3306      	adds	r3, #6
 8009a9c:	b2da      	uxtb	r2, r3
 8009a9e:	4b28      	ldr	r3, [pc, #160]	; (8009b40 <stimLib_voltCfg+0x174>)
 8009aa0:	701a      	strb	r2, [r3, #0]
 8009aa2:	e005      	b.n	8009ab0 <stimLib_voltCfg+0xe4>
				STIM_LIB_VOLTAGE_CTRL_PULSE += 1;
 8009aa4:	4b26      	ldr	r3, [pc, #152]	; (8009b40 <stimLib_voltCfg+0x174>)
 8009aa6:	781b      	ldrb	r3, [r3, #0]
 8009aa8:	3301      	adds	r3, #1
 8009aaa:	b2da      	uxtb	r2, r3
 8009aac:	4b24      	ldr	r3, [pc, #144]	; (8009b40 <stimLib_voltCfg+0x174>)
 8009aae:	701a      	strb	r2, [r3, #0]
			SLOPE_CTRL_END_FLAG = false;
 8009ab0:	4b24      	ldr	r3, [pc, #144]	; (8009b44 <stimLib_voltCfg+0x178>)
 8009ab2:	2200      	movs	r2, #0
 8009ab4:	701a      	strb	r2, [r3, #0]
					> STIM_LIB_STEPUP_CTRL_TABLE_LIMIT - 1)
 8009ab6:	4b22      	ldr	r3, [pc, #136]	; (8009b40 <stimLib_voltCfg+0x174>)
 8009ab8:	781b      	ldrb	r3, [r3, #0]
			if (STIM_LIB_VOLTAGE_CTRL_PULSE
 8009aba:	2b1d      	cmp	r3, #29
 8009abc:	d91d      	bls.n	8009afa <stimLib_voltCfg+0x12e>
				STIM_LIB_VOLTAGE_CTRL_PULSE = STIM_LIB_STEPUP_CTRL_TABLE_LIMIT
 8009abe:	4b20      	ldr	r3, [pc, #128]	; (8009b40 <stimLib_voltCfg+0x174>)
 8009ac0:	221d      	movs	r2, #29
 8009ac2:	701a      	strb	r2, [r3, #0]
 8009ac4:	e019      	b.n	8009afa <stimLib_voltCfg+0x12e>
		else if (OUTPUT_VOLTAGE_IS_HIGH)
 8009ac6:	697b      	ldr	r3, [r7, #20]
 8009ac8:	2200      	movs	r2, #0
 8009aca:	461c      	mov	r4, r3
 8009acc:	4615      	mov	r5, r2
 8009ace:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8009ad2:	4294      	cmp	r4, r2
 8009ad4:	eb75 0303 	sbcs.w	r3, r5, r3
 8009ad8:	d20f      	bcs.n	8009afa <stimLib_voltCfg+0x12e>
			STIM_LIB_VOLTAGE_CTRL_PULSE--;
 8009ada:	4b19      	ldr	r3, [pc, #100]	; (8009b40 <stimLib_voltCfg+0x174>)
 8009adc:	781b      	ldrb	r3, [r3, #0]
 8009ade:	3b01      	subs	r3, #1
 8009ae0:	b2da      	uxtb	r2, r3
 8009ae2:	4b17      	ldr	r3, [pc, #92]	; (8009b40 <stimLib_voltCfg+0x174>)
 8009ae4:	701a      	strb	r2, [r3, #0]
			SLOPE_CTRL_END_FLAG = true;
 8009ae6:	4b17      	ldr	r3, [pc, #92]	; (8009b44 <stimLib_voltCfg+0x178>)
 8009ae8:	2201      	movs	r2, #1
 8009aea:	701a      	strb	r2, [r3, #0]
			if (STIM_LIB_VOLTAGE_CTRL_PULSE <= 0)
 8009aec:	4b14      	ldr	r3, [pc, #80]	; (8009b40 <stimLib_voltCfg+0x174>)
 8009aee:	781b      	ldrb	r3, [r3, #0]
 8009af0:	2b00      	cmp	r3, #0
 8009af2:	d102      	bne.n	8009afa <stimLib_voltCfg+0x12e>
				STIM_LIB_VOLTAGE_CTRL_PULSE = 0;
 8009af4:	4b12      	ldr	r3, [pc, #72]	; (8009b40 <stimLib_voltCfg+0x174>)
 8009af6:	2200      	movs	r2, #0
 8009af8:	701a      	strb	r2, [r3, #0]
		TIM1->CCR1 = STIM_LIB_VOLTAGE_CTRL_PULSE;
 8009afa:	4b11      	ldr	r3, [pc, #68]	; (8009b40 <stimLib_voltCfg+0x174>)
 8009afc:	781a      	ldrb	r2, [r3, #0]
 8009afe:	4b12      	ldr	r3, [pc, #72]	; (8009b48 <stimLib_voltCfg+0x17c>)
 8009b00:	635a      	str	r2, [r3, #52]	; 0x34
}
 8009b02:	e010      	b.n	8009b26 <stimLib_voltCfg+0x15a>
	else if (OUTPUT_VOLTAGE_IS_SAME)
 8009b04:	6979      	ldr	r1, [r7, #20]
 8009b06:	2000      	movs	r0, #0
 8009b08:	460a      	mov	r2, r1
 8009b0a:	4603      	mov	r3, r0
 8009b0c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8009b10:	4299      	cmp	r1, r3
 8009b12:	bf08      	it	eq
 8009b14:	4290      	cmpeq	r0, r2
 8009b16:	d103      	bne.n	8009b20 <stimLib_voltCfg+0x154>
		SLOPE_CTRL_END_FLAG = true;
 8009b18:	4b0a      	ldr	r3, [pc, #40]	; (8009b44 <stimLib_voltCfg+0x178>)
 8009b1a:	2201      	movs	r2, #1
 8009b1c:	701a      	strb	r2, [r3, #0]
}
 8009b1e:	e002      	b.n	8009b26 <stimLib_voltCfg+0x15a>
		SLOPE_CTRL_END_FLAG = true;
 8009b20:	4b08      	ldr	r3, [pc, #32]	; (8009b44 <stimLib_voltCfg+0x178>)
 8009b22:	2201      	movs	r2, #1
 8009b24:	701a      	strb	r2, [r3, #0]
}
 8009b26:	bf00      	nop
 8009b28:	371c      	adds	r7, #28
 8009b2a:	46bd      	mov	sp, r7
 8009b2c:	e8bd 0fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp}
 8009b30:	4770      	bx	lr
 8009b32:	bf00      	nop
 8009b34:	003d0900 	.word	0x003d0900
 8009b38:	fffd40e1 	.word	0xfffd40e1
 8009b3c:	0002bf1f 	.word	0x0002bf1f
 8009b40:	20000424 	.word	0x20000424
 8009b44:	20000426 	.word	0x20000426
 8009b48:	40012c00 	.word	0x40012c00
 8009b4c:	0002bf20 	.word	0x0002bf20
 8009b50:	000927c0 	.word	0x000927c0

08009b54 <stimLib_adc1_readBuffer>:
/*
 * ADC CONVERSION DATA READ :: ADC1 DATA >> STEP UP BUFFER
 * */
void stimLib_adc1_readBuffer(uint16_t *stepup_buff, uint16_t *adc1_conv_buff,
		uint8_t conv_length)
{
 8009b54:	b480      	push	{r7}
 8009b56:	b087      	sub	sp, #28
 8009b58:	af00      	add	r7, sp, #0
 8009b5a:	60f8      	str	r0, [r7, #12]
 8009b5c:	60b9      	str	r1, [r7, #8]
 8009b5e:	4613      	mov	r3, r2
 8009b60:	71fb      	strb	r3, [r7, #7]
	uint8_t i;
	for (i = 0; i < conv_length; i++)
 8009b62:	2300      	movs	r3, #0
 8009b64:	75fb      	strb	r3, [r7, #23]
 8009b66:	e043      	b.n	8009bf0 <stimLib_adc1_readBuffer+0x9c>
		/*
		 * STEP UP ADC FILTER
		 * When the ADC buffer is read once,
		 * if the deviation of the value is an unexpected value, it is filtered.
		 *  */
		if (abs(adc1_conv_buff[i] - adc1_conv_buff[(i + 1) % conv_length])
 8009b68:	7dfb      	ldrb	r3, [r7, #23]
 8009b6a:	005b      	lsls	r3, r3, #1
 8009b6c:	68ba      	ldr	r2, [r7, #8]
 8009b6e:	4413      	add	r3, r2
 8009b70:	881b      	ldrh	r3, [r3, #0]
 8009b72:	4618      	mov	r0, r3
 8009b74:	7dfb      	ldrb	r3, [r7, #23]
 8009b76:	3301      	adds	r3, #1
 8009b78:	79fa      	ldrb	r2, [r7, #7]
 8009b7a:	fb93 f1f2 	sdiv	r1, r3, r2
 8009b7e:	fb01 f202 	mul.w	r2, r1, r2
 8009b82:	1a9b      	subs	r3, r3, r2
 8009b84:	005b      	lsls	r3, r3, #1
 8009b86:	68ba      	ldr	r2, [r7, #8]
 8009b88:	4413      	add	r3, r2
 8009b8a:	881b      	ldrh	r3, [r3, #0]
 8009b8c:	1ac3      	subs	r3, r0, r3
 8009b8e:	f113 0fc7 	cmn.w	r3, #199	; 0xc7
 8009b92:	db1f      	blt.n	8009bd4 <stimLib_adc1_readBuffer+0x80>
 8009b94:	7dfb      	ldrb	r3, [r7, #23]
 8009b96:	005b      	lsls	r3, r3, #1
 8009b98:	68ba      	ldr	r2, [r7, #8]
 8009b9a:	4413      	add	r3, r2
 8009b9c:	881b      	ldrh	r3, [r3, #0]
 8009b9e:	4618      	mov	r0, r3
 8009ba0:	7dfb      	ldrb	r3, [r7, #23]
 8009ba2:	3301      	adds	r3, #1
 8009ba4:	79fa      	ldrb	r2, [r7, #7]
 8009ba6:	fb93 f1f2 	sdiv	r1, r3, r2
 8009baa:	fb01 f202 	mul.w	r2, r1, r2
 8009bae:	1a9b      	subs	r3, r3, r2
 8009bb0:	005b      	lsls	r3, r3, #1
 8009bb2:	68ba      	ldr	r2, [r7, #8]
 8009bb4:	4413      	add	r3, r2
 8009bb6:	881b      	ldrh	r3, [r3, #0]
 8009bb8:	1ac3      	subs	r3, r0, r3
				< 200)
 8009bba:	2bc7      	cmp	r3, #199	; 0xc7
 8009bbc:	dc0a      	bgt.n	8009bd4 <stimLib_adc1_readBuffer+0x80>
		{
			stepup_buff[i] = adc1_conv_buff[i];
 8009bbe:	7dfb      	ldrb	r3, [r7, #23]
 8009bc0:	005b      	lsls	r3, r3, #1
 8009bc2:	68ba      	ldr	r2, [r7, #8]
 8009bc4:	441a      	add	r2, r3
 8009bc6:	7dfb      	ldrb	r3, [r7, #23]
 8009bc8:	005b      	lsls	r3, r3, #1
 8009bca:	68f9      	ldr	r1, [r7, #12]
 8009bcc:	440b      	add	r3, r1
 8009bce:	8812      	ldrh	r2, [r2, #0]
 8009bd0:	801a      	strh	r2, [r3, #0]
 8009bd2:	e00a      	b.n	8009bea <stimLib_adc1_readBuffer+0x96>
		}
		else
		{
			stepup_buff[i] = adc1_conv_buff[i + 1];
 8009bd4:	7dfb      	ldrb	r3, [r7, #23]
 8009bd6:	3301      	adds	r3, #1
 8009bd8:	005b      	lsls	r3, r3, #1
 8009bda:	68ba      	ldr	r2, [r7, #8]
 8009bdc:	441a      	add	r2, r3
 8009bde:	7dfb      	ldrb	r3, [r7, #23]
 8009be0:	005b      	lsls	r3, r3, #1
 8009be2:	68f9      	ldr	r1, [r7, #12]
 8009be4:	440b      	add	r3, r1
 8009be6:	8812      	ldrh	r2, [r2, #0]
 8009be8:	801a      	strh	r2, [r3, #0]
	for (i = 0; i < conv_length; i++)
 8009bea:	7dfb      	ldrb	r3, [r7, #23]
 8009bec:	3301      	adds	r3, #1
 8009bee:	75fb      	strb	r3, [r7, #23]
 8009bf0:	7dfa      	ldrb	r2, [r7, #23]
 8009bf2:	79fb      	ldrb	r3, [r7, #7]
 8009bf4:	429a      	cmp	r2, r3
 8009bf6:	d3b7      	bcc.n	8009b68 <stimLib_adc1_readBuffer+0x14>
		}
	}
}
 8009bf8:	bf00      	nop
 8009bfa:	bf00      	nop
 8009bfc:	371c      	adds	r7, #28
 8009bfe:	46bd      	mov	sp, r7
 8009c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c04:	4770      	bx	lr

08009c06 <stimLib_stepup_adcAVG>:

/*
 * STEPUP ADC DATA AVG
 * */
uint32_t stimLib_stepup_adcAVG(uint16_t *stepup_buff, uint8_t conv_length)
{
 8009c06:	b480      	push	{r7}
 8009c08:	b085      	sub	sp, #20
 8009c0a:	af00      	add	r7, sp, #0
 8009c0c:	6078      	str	r0, [r7, #4]
 8009c0e:	460b      	mov	r3, r1
 8009c10:	70fb      	strb	r3, [r7, #3]
	uint8_t i;
	uint32_t stepup_total = 0;
 8009c12:	2300      	movs	r3, #0
 8009c14:	60bb      	str	r3, [r7, #8]
	for (i = 0; i < conv_length; i++)
 8009c16:	2300      	movs	r3, #0
 8009c18:	73fb      	strb	r3, [r7, #15]
 8009c1a:	e00b      	b.n	8009c34 <stimLib_stepup_adcAVG+0x2e>
	{
		stepup_total += stepup_buff[i];
 8009c1c:	7bfb      	ldrb	r3, [r7, #15]
 8009c1e:	005b      	lsls	r3, r3, #1
 8009c20:	687a      	ldr	r2, [r7, #4]
 8009c22:	4413      	add	r3, r2
 8009c24:	881b      	ldrh	r3, [r3, #0]
 8009c26:	461a      	mov	r2, r3
 8009c28:	68bb      	ldr	r3, [r7, #8]
 8009c2a:	4413      	add	r3, r2
 8009c2c:	60bb      	str	r3, [r7, #8]
	for (i = 0; i < conv_length; i++)
 8009c2e:	7bfb      	ldrb	r3, [r7, #15]
 8009c30:	3301      	adds	r3, #1
 8009c32:	73fb      	strb	r3, [r7, #15]
 8009c34:	7bfa      	ldrb	r2, [r7, #15]
 8009c36:	78fb      	ldrb	r3, [r7, #3]
 8009c38:	429a      	cmp	r2, r3
 8009c3a:	d3ef      	bcc.n	8009c1c <stimLib_stepup_adcAVG+0x16>
	}
	return stepup_total / conv_length;
 8009c3c:	78fb      	ldrb	r3, [r7, #3]
 8009c3e:	68ba      	ldr	r2, [r7, #8]
 8009c40:	fbb2 f3f3 	udiv	r3, r2, r3
}
 8009c44:	4618      	mov	r0, r3
 8009c46:	3714      	adds	r7, #20
 8009c48:	46bd      	mov	sp, r7
 8009c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c4e:	4770      	bx	lr

08009c50 <stimLib_stepup_voltCalc>:
/*
 * STEP UP VOLTAGE CALC
 * */
uint64_t stimLib_stepup_voltCalc(uint32_t stepup_adc_avg, uint32_t r1,
		uint32_t r2)
{
 8009c50:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009c54:	b08a      	sub	sp, #40	; 0x28
 8009c56:	af00      	add	r7, sp, #0
 8009c58:	6178      	str	r0, [r7, #20]
 8009c5a:	6139      	str	r1, [r7, #16]
 8009c5c:	60fa      	str	r2, [r7, #12]
	 * TODO:
	 * ADD IN FUATURE
	 * ADC TABLE
	 * */
	/* REFERENCE TABLE */
	uint64_t adc_val = (STEPUP_REF_VALUE[STIM_LIB_VOLTAGE_CTRL_PULSE].fdbk_vol
 8009c5e:	4b2d      	ldr	r3, [pc, #180]	; (8009d14 <stimLib_stepup_voltCalc+0xc4>)
 8009c60:	781b      	ldrb	r3, [r3, #0]
 8009c62:	4619      	mov	r1, r3
 8009c64:	4a2c      	ldr	r2, [pc, #176]	; (8009d18 <stimLib_stepup_voltCalc+0xc8>)
 8009c66:	460b      	mov	r3, r1
 8009c68:	005b      	lsls	r3, r3, #1
 8009c6a:	440b      	add	r3, r1
 8009c6c:	009b      	lsls	r3, r3, #2
 8009c6e:	4413      	add	r3, r2
 8009c70:	3308      	adds	r3, #8
 8009c72:	681b      	ldr	r3, [r3, #0]
 8009c74:	461a      	mov	r2, r3
			* stepup_adc_avg)
 8009c76:	697b      	ldr	r3, [r7, #20]
 8009c78:	fb03 f202 	mul.w	r2, r3, r2
			/ STEPUP_REF_VALUE[STIM_LIB_VOLTAGE_CTRL_PULSE].adc_val;
 8009c7c:	4b25      	ldr	r3, [pc, #148]	; (8009d14 <stimLib_stepup_voltCalc+0xc4>)
 8009c7e:	781b      	ldrb	r3, [r3, #0]
 8009c80:	4618      	mov	r0, r3
 8009c82:	4925      	ldr	r1, [pc, #148]	; (8009d18 <stimLib_stepup_voltCalc+0xc8>)
 8009c84:	4603      	mov	r3, r0
 8009c86:	005b      	lsls	r3, r3, #1
 8009c88:	4403      	add	r3, r0
 8009c8a:	009b      	lsls	r3, r3, #2
 8009c8c:	440b      	add	r3, r1
 8009c8e:	3304      	adds	r3, #4
 8009c90:	681b      	ldr	r3, [r3, #0]
 8009c92:	fbb2 f3f3 	udiv	r3, r2, r3
	uint64_t adc_val = (STEPUP_REF_VALUE[STIM_LIB_VOLTAGE_CTRL_PULSE].fdbk_vol
 8009c96:	2200      	movs	r2, #0
 8009c98:	469a      	mov	sl, r3
 8009c9a:	4693      	mov	fp, r2
 8009c9c:	e9c7 ab08 	strd	sl, fp, [r7, #32]

	uint64_t v_out = (STEPUP_REF_VALUE[STIM_LIB_VOLTAGE_CTRL_PULSE].output_vol
 8009ca0:	4b1c      	ldr	r3, [pc, #112]	; (8009d14 <stimLib_stepup_voltCalc+0xc4>)
 8009ca2:	781b      	ldrb	r3, [r3, #0]
 8009ca4:	4619      	mov	r1, r3
 8009ca6:	4a1c      	ldr	r2, [pc, #112]	; (8009d18 <stimLib_stepup_voltCalc+0xc8>)
 8009ca8:	460b      	mov	r3, r1
 8009caa:	005b      	lsls	r3, r3, #1
 8009cac:	440b      	add	r3, r1
 8009cae:	009b      	lsls	r3, r3, #2
 8009cb0:	4413      	add	r3, r2
 8009cb2:	681b      	ldr	r3, [r3, #0]
 8009cb4:	17da      	asrs	r2, r3, #31
 8009cb6:	4698      	mov	r8, r3
 8009cb8:	4691      	mov	r9, r2
			* adc_val) / STEPUP_REF_VALUE[STIM_LIB_VOLTAGE_CTRL_PULSE].fdbk_vol;
 8009cba:	6a3b      	ldr	r3, [r7, #32]
 8009cbc:	fb09 f203 	mul.w	r2, r9, r3
 8009cc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009cc2:	fb08 f303 	mul.w	r3, r8, r3
 8009cc6:	4413      	add	r3, r2
 8009cc8:	6a3a      	ldr	r2, [r7, #32]
 8009cca:	fba2 4508 	umull	r4, r5, r2, r8
 8009cce:	442b      	add	r3, r5
 8009cd0:	461d      	mov	r5, r3
 8009cd2:	4b10      	ldr	r3, [pc, #64]	; (8009d14 <stimLib_stepup_voltCalc+0xc4>)
 8009cd4:	781b      	ldrb	r3, [r3, #0]
 8009cd6:	4619      	mov	r1, r3
 8009cd8:	4a0f      	ldr	r2, [pc, #60]	; (8009d18 <stimLib_stepup_voltCalc+0xc8>)
 8009cda:	460b      	mov	r3, r1
 8009cdc:	005b      	lsls	r3, r3, #1
 8009cde:	440b      	add	r3, r1
 8009ce0:	009b      	lsls	r3, r3, #2
 8009ce2:	4413      	add	r3, r2
 8009ce4:	3308      	adds	r3, #8
 8009ce6:	681b      	ldr	r3, [r3, #0]
 8009ce8:	17da      	asrs	r2, r3, #31
 8009cea:	603b      	str	r3, [r7, #0]
 8009cec:	607a      	str	r2, [r7, #4]
	uint64_t v_out = (STEPUP_REF_VALUE[STIM_LIB_VOLTAGE_CTRL_PULSE].output_vol
 8009cee:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009cf2:	4620      	mov	r0, r4
 8009cf4:	4629      	mov	r1, r5
 8009cf6:	f7f6 fabb 	bl	8000270 <__aeabi_uldivmod>
 8009cfa:	4602      	mov	r2, r0
 8009cfc:	460b      	mov	r3, r1
 8009cfe:	e9c7 2306 	strd	r2, r3, [r7, #24]

	return v_out;
 8009d02:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
}
 8009d06:	4610      	mov	r0, r2
 8009d08:	4619      	mov	r1, r3
 8009d0a:	3728      	adds	r7, #40	; 0x28
 8009d0c:	46bd      	mov	sp, r7
 8009d0e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009d12:	bf00      	nop
 8009d14:	20000424 	.word	0x20000424
 8009d18:	0800b2dc 	.word	0x0800b2dc

08009d1c <stimLib_stepup_dataPrint>:

/*
 * STEP UP ADC DATA PRINT
 * */
void stimLib_stepup_dataPrint(void)
{
 8009d1c:	b590      	push	{r4, r7, lr}
 8009d1e:	b08b      	sub	sp, #44	; 0x2c
 8009d20:	af04      	add	r7, sp, #16
	if (STEPUP_DATA_PRINT_FLAG == true)
 8009d22:	4b33      	ldr	r3, [pc, #204]	; (8009df0 <stimLib_stepup_dataPrint+0xd4>)
 8009d24:	781b      	ldrb	r3, [r3, #0]
 8009d26:	2b00      	cmp	r3, #0
 8009d28:	d05a      	beq.n	8009de0 <stimLib_stepup_dataPrint+0xc4>
	{
		uint8_t i;
		uint8_t dec_point[STEPUP_DEC_PLACES];
		int mode_val = STEPUP_VOLTAGE_SCALE_SIZE;
 8009d2a:	4b32      	ldr	r3, [pc, #200]	; (8009df4 <stimLib_stepup_dataPrint+0xd8>)
 8009d2c:	613b      	str	r3, [r7, #16]
		uint32_t n_number = (int) (stepup_fdbk_volt / STEPUP_VOLTAGE_SCALE_SIZE);
 8009d2e:	4b32      	ldr	r3, [pc, #200]	; (8009df8 <stimLib_stepup_dataPrint+0xdc>)
 8009d30:	681b      	ldr	r3, [r3, #0]
 8009d32:	095b      	lsrs	r3, r3, #5
 8009d34:	4a31      	ldr	r2, [pc, #196]	; (8009dfc <stimLib_stepup_dataPrint+0xe0>)
 8009d36:	fba2 2303 	umull	r2, r3, r2, r3
 8009d3a:	09db      	lsrs	r3, r3, #7
 8009d3c:	60fb      	str	r3, [r7, #12]

		for (i = 0; i < STEPUP_DEC_PLACES; i++)
 8009d3e:	2300      	movs	r3, #0
 8009d40:	75fb      	strb	r3, [r7, #23]
 8009d42:	e021      	b.n	8009d88 <stimLib_stepup_dataPrint+0x6c>
		{
			dec_point[i] = (stepup_fdbk_volt % mode_val) / (mode_val / 10);
 8009d44:	4b2c      	ldr	r3, [pc, #176]	; (8009df8 <stimLib_stepup_dataPrint+0xdc>)
 8009d46:	681b      	ldr	r3, [r3, #0]
 8009d48:	693a      	ldr	r2, [r7, #16]
 8009d4a:	fbb3 f1f2 	udiv	r1, r3, r2
 8009d4e:	fb01 f202 	mul.w	r2, r1, r2
 8009d52:	1a9a      	subs	r2, r3, r2
 8009d54:	693b      	ldr	r3, [r7, #16]
 8009d56:	492a      	ldr	r1, [pc, #168]	; (8009e00 <stimLib_stepup_dataPrint+0xe4>)
 8009d58:	fb81 0103 	smull	r0, r1, r1, r3
 8009d5c:	1089      	asrs	r1, r1, #2
 8009d5e:	17db      	asrs	r3, r3, #31
 8009d60:	1acb      	subs	r3, r1, r3
 8009d62:	fbb2 f2f3 	udiv	r2, r2, r3
 8009d66:	7dfb      	ldrb	r3, [r7, #23]
 8009d68:	b2d2      	uxtb	r2, r2
 8009d6a:	3318      	adds	r3, #24
 8009d6c:	443b      	add	r3, r7
 8009d6e:	f803 2c14 	strb.w	r2, [r3, #-20]
			mode_val /= 10;
 8009d72:	693b      	ldr	r3, [r7, #16]
 8009d74:	4a22      	ldr	r2, [pc, #136]	; (8009e00 <stimLib_stepup_dataPrint+0xe4>)
 8009d76:	fb82 1203 	smull	r1, r2, r2, r3
 8009d7a:	1092      	asrs	r2, r2, #2
 8009d7c:	17db      	asrs	r3, r3, #31
 8009d7e:	1ad3      	subs	r3, r2, r3
 8009d80:	613b      	str	r3, [r7, #16]
		for (i = 0; i < STEPUP_DEC_PLACES; i++)
 8009d82:	7dfb      	ldrb	r3, [r7, #23]
 8009d84:	3301      	adds	r3, #1
 8009d86:	75fb      	strb	r3, [r7, #23]
 8009d88:	7dfb      	ldrb	r3, [r7, #23]
 8009d8a:	2b04      	cmp	r3, #4
 8009d8c:	d9da      	bls.n	8009d44 <stimLib_stepup_dataPrint+0x28>
		}

		/* dec_point[0] = fdbk_adc_voltage % STEPUP_VOLTAGE_SCALE; */
		TD_DEBUG_PRINT(("----- STEP-UP -----\n"));
 8009d8e:	481d      	ldr	r0, [pc, #116]	; (8009e04 <stimLib_stepup_dataPrint+0xe8>)
 8009d90:	f000 f9e6 	bl	800a160 <puts>
		TD_DEBUG_PRINT(("TARGET VOLTAGE : %d\n", STEPUP_TARGET_VOLTAGE));
 8009d94:	2128      	movs	r1, #40	; 0x28
 8009d96:	481c      	ldr	r0, [pc, #112]	; (8009e08 <stimLib_stepup_dataPrint+0xec>)
 8009d98:	f000 f95c 	bl	800a054 <iprintf>

		TD_DEBUG_PRINT(
 8009d9c:	793b      	ldrb	r3, [r7, #4]
 8009d9e:	4618      	mov	r0, r3
 8009da0:	797b      	ldrb	r3, [r7, #5]
 8009da2:	461c      	mov	r4, r3
 8009da4:	79bb      	ldrb	r3, [r7, #6]
 8009da6:	79fa      	ldrb	r2, [r7, #7]
 8009da8:	7a39      	ldrb	r1, [r7, #8]
 8009daa:	9102      	str	r1, [sp, #8]
 8009dac:	9201      	str	r2, [sp, #4]
 8009dae:	9300      	str	r3, [sp, #0]
 8009db0:	4623      	mov	r3, r4
 8009db2:	4602      	mov	r2, r0
 8009db4:	68f9      	ldr	r1, [r7, #12]
 8009db6:	4815      	ldr	r0, [pc, #84]	; (8009e0c <stimLib_stepup_dataPrint+0xf0>)
 8009db8:	f000 f94c 	bl	800a054 <iprintf>
				("MEAS Voltage : %ld.%d%d%d%d%d\n", n_number, dec_point[0], dec_point[1], dec_point[2], dec_point[3], dec_point[4]));
		TD_DEBUG_PRINT(("STEP-UP ADC AVG : %ld\n", stepup_fdbk_adc_avg));
 8009dbc:	4b14      	ldr	r3, [pc, #80]	; (8009e10 <stimLib_stepup_dataPrint+0xf4>)
 8009dbe:	681b      	ldr	r3, [r3, #0]
 8009dc0:	4619      	mov	r1, r3
 8009dc2:	4814      	ldr	r0, [pc, #80]	; (8009e14 <stimLib_stepup_dataPrint+0xf8>)
 8009dc4:	f000 f946 	bl	800a054 <iprintf>
		TD_DEBUG_PRINT(("STEP-UP PW : %d\n", STIM_LIB_VOLTAGE_CTRL_PULSE));
 8009dc8:	4b13      	ldr	r3, [pc, #76]	; (8009e18 <stimLib_stepup_dataPrint+0xfc>)
 8009dca:	781b      	ldrb	r3, [r3, #0]
 8009dcc:	4619      	mov	r1, r3
 8009dce:	4813      	ldr	r0, [pc, #76]	; (8009e1c <stimLib_stepup_dataPrint+0x100>)
 8009dd0:	f000 f940 	bl	800a054 <iprintf>

#ifdef STIM_LIB_EVKIT_CC
		TD_DEBUG_PRINT(("DAC CTRL VALUE : %d\n\n", DAC_CONTROL_VALUE));
 8009dd4:	4b12      	ldr	r3, [pc, #72]	; (8009e20 <stimLib_stepup_dataPrint+0x104>)
 8009dd6:	7a1b      	ldrb	r3, [r3, #8]
 8009dd8:	4619      	mov	r1, r3
 8009dda:	4812      	ldr	r0, [pc, #72]	; (8009e24 <stimLib_stepup_dataPrint+0x108>)
 8009ddc:	f000 f93a 	bl	800a054 <iprintf>
#endif

	}
	STEPUP_DATA_PRINT_FLAG = false;
 8009de0:	4b03      	ldr	r3, [pc, #12]	; (8009df0 <stimLib_stepup_dataPrint+0xd4>)
 8009de2:	2200      	movs	r2, #0
 8009de4:	701a      	strb	r2, [r3, #0]

}
 8009de6:	bf00      	nop
 8009de8:	371c      	adds	r7, #28
 8009dea:	46bd      	mov	sp, r7
 8009dec:	bd90      	pop	{r4, r7, pc}
 8009dee:	bf00      	nop
 8009df0:	20000427 	.word	0x20000427
 8009df4:	000186a0 	.word	0x000186a0
 8009df8:	20000458 	.word	0x20000458
 8009dfc:	0a7c5ac5 	.word	0x0a7c5ac5
 8009e00:	66666667 	.word	0x66666667
 8009e04:	0800b204 	.word	0x0800b204
 8009e08:	0800b218 	.word	0x0800b218
 8009e0c:	0800b230 	.word	0x0800b230
 8009e10:	20000454 	.word	0x20000454
 8009e14:	0800b250 	.word	0x0800b250
 8009e18:	20000424 	.word	0x20000424
 8009e1c:	0800b268 	.word	0x0800b268
 8009e20:	200003ec 	.word	0x200003ec
 8009e24:	0800b27c 	.word	0x0800b27c

08009e28 <stimLib_dacctrl_Set>:

/*
 * DAC GPIO CONTROL
 * */
void stimLib_dacctrl_Set(void)
{
 8009e28:	b580      	push	{r7, lr}
 8009e2a:	af00      	add	r7, sp, #0
	stimLib_dacctrl_setRaw();
 8009e2c:	f000 f8bc 	bl	8009fa8 <stimLib_dacctrl_setRaw>
}
 8009e30:	bf00      	nop
 8009e32:	bd80      	pop	{r7, pc}

08009e34 <stimLib_dacctrl_Off>:

void stimLib_dacctrl_Off(void)
{
 8009e34:	b580      	push	{r7, lr}
 8009e36:	af00      	add	r7, sp, #0
	stimLib_dacctrl_offRaw();
 8009e38:	f000 f8ce 	bl	8009fd8 <stimLib_dacctrl_offRaw>
}
 8009e3c:	bf00      	nop
 8009e3e:	bd80      	pop	{r7, pc}

08009e40 <stimLib_stepup_adcStart>:

/*
 * STEP UP START :: ADC CONVERSION START
 * */
void stimLib_stepup_adcStart(void)
{
 8009e40:	b580      	push	{r7, lr}
 8009e42:	af00      	add	r7, sp, #0
	stimLib_stepup_adcStartRaw();
 8009e44:	f000 f886 	bl	8009f54 <stimLib_stepup_adcStartRaw>
}
 8009e48:	bf00      	nop
 8009e4a:	bd80      	pop	{r7, pc}

08009e4c <stimLib_stepup_adcStop>:

/*
 * STEP UP STOP :: ADC CONVERSION STOP
 * */
void stimLib_stepup_adcStop(void)
{
 8009e4c:	b580      	push	{r7, lr}
 8009e4e:	af00      	add	r7, sp, #0
	stimLib_stepup_adcStopRaw();
 8009e50:	f000 f8a0 	bl	8009f94 <stimLib_stepup_adcStopRaw>
}
 8009e54:	bf00      	nop
 8009e56:	bd80      	pop	{r7, pc}

08009e58 <stimLib_stepupStart>:

/* STEP UP FUNCTION Collection */
void stimLib_stepupStart(void)
{
 8009e58:	b580      	push	{r7, lr}
 8009e5a:	af00      	add	r7, sp, #0
	STIM_LIB_STEPUP_SET_START();
 8009e5c:	4b05      	ldr	r3, [pc, #20]	; (8009e74 <stimLib_stepupStart+0x1c>)
 8009e5e:	2201      	movs	r2, #1
 8009e60:	701a      	strb	r2, [r3, #0]
#ifdef STIM_LIB_EVKIT_CC
	stimLib_dacctrl_Set();
 8009e62:	f7ff ffe1 	bl	8009e28 <stimLib_dacctrl_Set>
#endif
	stimLib_stepup_adcStart();
 8009e66:	f7ff ffeb 	bl	8009e40 <stimLib_stepup_adcStart>
	stimLib_stepup_startRaw();
 8009e6a:	f000 f815 	bl	8009e98 <stimLib_stepup_startRaw>
}
 8009e6e:	bf00      	nop
 8009e70:	bd80      	pop	{r7, pc}
 8009e72:	bf00      	nop
 8009e74:	20000428 	.word	0x20000428

08009e78 <stimLib_stepupStop>:

void stimLib_stepupStop(void)
{
 8009e78:	b580      	push	{r7, lr}
 8009e7a:	af00      	add	r7, sp, #0
	STIM_LIB_STEPUP_SET_STOP();
 8009e7c:	4b05      	ldr	r3, [pc, #20]	; (8009e94 <stimLib_stepupStop+0x1c>)
 8009e7e:	2200      	movs	r2, #0
 8009e80:	701a      	strb	r2, [r3, #0]
#ifdef STIM_LIB_EVKIT_CC
	stimLib_dacctrl_Off();
 8009e82:	f7ff ffd7 	bl	8009e34 <stimLib_dacctrl_Off>
#endif
	stimLib_stepup_stopRaw();
 8009e86:	f000 f84d 	bl	8009f24 <stimLib_stepup_stopRaw>
	stimLib_stepup_adcStop();
 8009e8a:	f7ff ffdf 	bl	8009e4c <stimLib_stepup_adcStop>
}
 8009e8e:	bf00      	nop
 8009e90:	bd80      	pop	{r7, pc}
 8009e92:	bf00      	nop
 8009e94:	20000428 	.word	0x20000428

08009e98 <stimLib_stepup_startRaw>:
/* STEPUP CONTROL VALUE :: PULSE and Counter */
extern uint8_t voltage_ctrl_pulse;
extern uint8_t stepup_feedback_cnt;

void stimLib_stepup_startRaw(void)
{
 8009e98:	b598      	push	{r3, r4, r7, lr}
 8009e9a:	af00      	add	r7, sp, #0
	TIM6->CNT = 0;
 8009e9c:	4b1a      	ldr	r3, [pc, #104]	; (8009f08 <stimLib_stepup_startRaw+0x70>)
 8009e9e:	2200      	movs	r2, #0
 8009ea0:	625a      	str	r2, [r3, #36]	; 0x24
	TIM6->PSC = STIM_LIB_STEPUP_PSC_INPUT;
 8009ea2:	f7fb f8a5 	bl	8004ff0 <HAL_RCC_GetHCLKFreq>
 8009ea6:	4603      	mov	r3, r0
 8009ea8:	4a18      	ldr	r2, [pc, #96]	; (8009f0c <stimLib_stepup_startRaw+0x74>)
 8009eaa:	fbb2 f3f3 	udiv	r3, r2, r3
 8009eae:	461a      	mov	r2, r3
 8009eb0:	f44f 7348 	mov.w	r3, #800	; 0x320
 8009eb4:	fb93 f3f2 	sdiv	r3, r3, r2
 8009eb8:	1e5a      	subs	r2, r3, #1
 8009eba:	4b13      	ldr	r3, [pc, #76]	; (8009f08 <stimLib_stepup_startRaw+0x70>)
 8009ebc:	629a      	str	r2, [r3, #40]	; 0x28
	TIM6->ARR = STIM_LIB_STEPUP_ARR_INPUT;
 8009ebe:	f7fb f897 	bl	8004ff0 <HAL_RCC_GetHCLKFreq>
 8009ec2:	4604      	mov	r4, r0
 8009ec4:	f7fb f894 	bl	8004ff0 <HAL_RCC_GetHCLKFreq>
 8009ec8:	4603      	mov	r3, r0
 8009eca:	4a10      	ldr	r2, [pc, #64]	; (8009f0c <stimLib_stepup_startRaw+0x74>)
 8009ecc:	fbb2 f3f3 	udiv	r3, r2, r3
 8009ed0:	461a      	mov	r2, r3
 8009ed2:	f44f 7348 	mov.w	r3, #800	; 0x320
 8009ed6:	fb93 f3f2 	sdiv	r3, r3, r2
 8009eda:	fbb4 f3f3 	udiv	r3, r4, r3
 8009ede:	4a0c      	ldr	r2, [pc, #48]	; (8009f10 <stimLib_stepup_startRaw+0x78>)
 8009ee0:	fba2 2303 	umull	r2, r3, r2, r3
 8009ee4:	08db      	lsrs	r3, r3, #3
 8009ee6:	1e5a      	subs	r2, r3, #1
 8009ee8:	4b07      	ldr	r3, [pc, #28]	; (8009f08 <stimLib_stepup_startRaw+0x70>)
 8009eea:	62da      	str	r2, [r3, #44]	; 0x2c

	/* STEP UP PULSE */
	TIM1->CCR1 = STIM_LIB_VOLTAGE_CTRL_PULSE;
 8009eec:	4b09      	ldr	r3, [pc, #36]	; (8009f14 <stimLib_stepup_startRaw+0x7c>)
 8009eee:	781a      	ldrb	r2, [r3, #0]
 8009ef0:	4b09      	ldr	r3, [pc, #36]	; (8009f18 <stimLib_stepup_startRaw+0x80>)
 8009ef2:	635a      	str	r2, [r3, #52]	; 0x34
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8009ef4:	2100      	movs	r1, #0
 8009ef6:	4809      	ldr	r0, [pc, #36]	; (8009f1c <stimLib_stepup_startRaw+0x84>)
 8009ef8:	f7fb ff8e 	bl	8005e18 <HAL_TIM_PWM_Start>

	/* STEP UP FEEDBACK */
	HAL_TIM_Base_Start_IT(&htim6);
 8009efc:	4808      	ldr	r0, [pc, #32]	; (8009f20 <stimLib_stepup_startRaw+0x88>)
 8009efe:	f7fb fb13 	bl	8005528 <HAL_TIM_Base_Start_IT>
}
 8009f02:	bf00      	nop
 8009f04:	bd98      	pop	{r3, r4, r7, pc}
 8009f06:	bf00      	nop
 8009f08:	40001000 	.word	0x40001000
 8009f0c:	04c4b400 	.word	0x04c4b400
 8009f10:	cccccccd 	.word	0xcccccccd
 8009f14:	20000424 	.word	0x20000424
 8009f18:	40012c00 	.word	0x40012c00
 8009f1c:	200001e4 	.word	0x200001e4
 8009f20:	2000027c 	.word	0x2000027c

08009f24 <stimLib_stepup_stopRaw>:

void stimLib_stepup_stopRaw(void)
{
 8009f24:	b580      	push	{r7, lr}
 8009f26:	af00      	add	r7, sp, #0
	STIM_LIB_VOLTAGE_CTRL_PULSE = 0;
 8009f28:	4b07      	ldr	r3, [pc, #28]	; (8009f48 <stimLib_stepup_stopRaw+0x24>)
 8009f2a:	2200      	movs	r2, #0
 8009f2c:	701a      	strb	r2, [r3, #0]
	HAL_TIM_Base_Stop(&htim1);
 8009f2e:	4807      	ldr	r0, [pc, #28]	; (8009f4c <stimLib_stepup_stopRaw+0x28>)
 8009f30:	f7fb fad3 	bl	80054da <HAL_TIM_Base_Stop>
	HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_1);
 8009f34:	2100      	movs	r1, #0
 8009f36:	4805      	ldr	r0, [pc, #20]	; (8009f4c <stimLib_stepup_stopRaw+0x28>)
 8009f38:	f7fc f84c 	bl	8005fd4 <HAL_TIM_PWM_Stop>
	HAL_TIM_Base_Stop_IT(&htim6);
 8009f3c:	4804      	ldr	r0, [pc, #16]	; (8009f50 <stimLib_stepup_stopRaw+0x2c>)
 8009f3e:	f7fb fb47 	bl	80055d0 <HAL_TIM_Base_Stop_IT>
}
 8009f42:	bf00      	nop
 8009f44:	bd80      	pop	{r7, pc}
 8009f46:	bf00      	nop
 8009f48:	20000424 	.word	0x20000424
 8009f4c:	200001e4 	.word	0x200001e4
 8009f50:	2000027c 	.word	0x2000027c

08009f54 <stimLib_stepup_adcStartRaw>:

void stimLib_stepup_adcStartRaw(void)
{
 8009f54:	b580      	push	{r7, lr}
 8009f56:	af00      	add	r7, sp, #0
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*) adc1_conv_buff,
 8009f58:	220a      	movs	r2, #10
 8009f5a:	490b      	ldr	r1, [pc, #44]	; (8009f88 <stimLib_stepup_adcStartRaw+0x34>)
 8009f5c:	480b      	ldr	r0, [pc, #44]	; (8009f8c <stimLib_stepup_adcStartRaw+0x38>)
 8009f5e:	f7f7 fe9f 	bl	8001ca0 <HAL_ADC_Start_DMA>
			STIM_LIB_ADC1_TOTAL_SIZE);
	__HAL_DMA_DISABLE_IT(&hdma_adc1, DMA_IT_HT | DMA_IT_TC);
 8009f62:	4b0b      	ldr	r3, [pc, #44]	; (8009f90 <stimLib_stepup_adcStartRaw+0x3c>)
 8009f64:	681b      	ldr	r3, [r3, #0]
 8009f66:	681a      	ldr	r2, [r3, #0]
 8009f68:	4b09      	ldr	r3, [pc, #36]	; (8009f90 <stimLib_stepup_adcStartRaw+0x3c>)
 8009f6a:	681b      	ldr	r3, [r3, #0]
 8009f6c:	f022 0206 	bic.w	r2, r2, #6
 8009f70:	601a      	str	r2, [r3, #0]
	__HAL_ADC_DISABLE_IT(&hadc1, ADC_IT_OVR);
 8009f72:	4b06      	ldr	r3, [pc, #24]	; (8009f8c <stimLib_stepup_adcStartRaw+0x38>)
 8009f74:	681b      	ldr	r3, [r3, #0]
 8009f76:	685a      	ldr	r2, [r3, #4]
 8009f78:	4b04      	ldr	r3, [pc, #16]	; (8009f8c <stimLib_stepup_adcStartRaw+0x38>)
 8009f7a:	681b      	ldr	r3, [r3, #0]
 8009f7c:	f022 0210 	bic.w	r2, r2, #16
 8009f80:	605a      	str	r2, [r3, #4]
}
 8009f82:	bf00      	nop
 8009f84:	bd80      	pop	{r7, pc}
 8009f86:	bf00      	nop
 8009f88:	2000042c 	.word	0x2000042c
 8009f8c:	2000008c 	.word	0x2000008c
 8009f90:	20000154 	.word	0x20000154

08009f94 <stimLib_stepup_adcStopRaw>:

void stimLib_stepup_adcStopRaw(void)
{
 8009f94:	b580      	push	{r7, lr}
 8009f96:	af00      	add	r7, sp, #0
	HAL_ADC_Stop_DMA(&hadc1);
 8009f98:	4802      	ldr	r0, [pc, #8]	; (8009fa4 <stimLib_stepup_adcStopRaw+0x10>)
 8009f9a:	f7f7 ff35 	bl	8001e08 <HAL_ADC_Stop_DMA>
}
 8009f9e:	bf00      	nop
 8009fa0:	bd80      	pop	{r7, pc}
 8009fa2:	bf00      	nop
 8009fa4:	2000008c 	.word	0x2000008c

08009fa8 <stimLib_dacctrl_setRaw>:
 * Add in Future
 * Need to create a DAC Control GPIO Function
 * */

void stimLib_dacctrl_setRaw(void)
{
 8009fa8:	b580      	push	{r7, lr}
 8009faa:	af00      	add	r7, sp, #0
	/* GPIO DAC CONTROL CLEAR */
	HAL_GPIO_WritePin(STIM_LIB_DAC_N0_GPIO_PORT,
 8009fac:	2200      	movs	r2, #0
 8009fae:	f44f 71ff 	mov.w	r1, #510	; 0x1fe
 8009fb2:	4807      	ldr	r0, [pc, #28]	; (8009fd0 <stimLib_dacctrl_setRaw+0x28>)
 8009fb4:	f7fa f99a 	bl	80042ec <HAL_GPIO_WritePin>
					| STIM_LIB_DAC_N3_PIN | STIM_LIB_DAC_N4_PIN
					| STIM_LIB_DAC_N5_PIN | STIM_LIB_DAC_N6_PIN
					| STIM_LIB_DAC_N7_PIN, GPIO_PIN_RESET);

	/* GPIO DAC SETTING */
	HAL_GPIO_WritePin(STIM_LIB_DAC_N0_GPIO_PORT, STIM_LIB_STATE_SIG_DEGREE << 1,
 8009fb8:	4b06      	ldr	r3, [pc, #24]	; (8009fd4 <stimLib_dacctrl_setRaw+0x2c>)
 8009fba:	7a1b      	ldrb	r3, [r3, #8]
 8009fbc:	b29b      	uxth	r3, r3
 8009fbe:	005b      	lsls	r3, r3, #1
 8009fc0:	b29b      	uxth	r3, r3
 8009fc2:	2201      	movs	r2, #1
 8009fc4:	4619      	mov	r1, r3
 8009fc6:	4802      	ldr	r0, [pc, #8]	; (8009fd0 <stimLib_dacctrl_setRaw+0x28>)
 8009fc8:	f7fa f990 	bl	80042ec <HAL_GPIO_WritePin>
			GPIO_PIN_SET);
}
 8009fcc:	bf00      	nop
 8009fce:	bd80      	pop	{r7, pc}
 8009fd0:	48000400 	.word	0x48000400
 8009fd4:	200003ec 	.word	0x200003ec

08009fd8 <stimLib_dacctrl_offRaw>:

void stimLib_dacctrl_offRaw(void)
{
 8009fd8:	b580      	push	{r7, lr}
 8009fda:	af00      	add	r7, sp, #0
	/* GPIO DAC CONTROL CLEAR */
	HAL_GPIO_WritePin(STIM_LIB_DAC_N0_GPIO_PORT,
 8009fdc:	2200      	movs	r2, #0
 8009fde:	f44f 71ff 	mov.w	r1, #510	; 0x1fe
 8009fe2:	4802      	ldr	r0, [pc, #8]	; (8009fec <stimLib_dacctrl_offRaw+0x14>)
 8009fe4:	f7fa f982 	bl	80042ec <HAL_GPIO_WritePin>
			STIM_LIB_DAC_N0_PIN | STIM_LIB_DAC_N1_PIN | STIM_LIB_DAC_N2_PIN
					| STIM_LIB_DAC_N3_PIN | STIM_LIB_DAC_N4_PIN
					| STIM_LIB_DAC_N5_PIN | STIM_LIB_DAC_N6_PIN
					| STIM_LIB_DAC_N7_PIN, GPIO_PIN_RESET);
}
 8009fe8:	bf00      	nop
 8009fea:	bd80      	pop	{r7, pc}
 8009fec:	48000400 	.word	0x48000400

08009ff0 <__errno>:
 8009ff0:	4b01      	ldr	r3, [pc, #4]	; (8009ff8 <__errno+0x8>)
 8009ff2:	6818      	ldr	r0, [r3, #0]
 8009ff4:	4770      	bx	lr
 8009ff6:	bf00      	nop
 8009ff8:	2000000c 	.word	0x2000000c

08009ffc <__libc_init_array>:
 8009ffc:	b570      	push	{r4, r5, r6, lr}
 8009ffe:	4d0d      	ldr	r5, [pc, #52]	; (800a034 <__libc_init_array+0x38>)
 800a000:	4c0d      	ldr	r4, [pc, #52]	; (800a038 <__libc_init_array+0x3c>)
 800a002:	1b64      	subs	r4, r4, r5
 800a004:	10a4      	asrs	r4, r4, #2
 800a006:	2600      	movs	r6, #0
 800a008:	42a6      	cmp	r6, r4
 800a00a:	d109      	bne.n	800a020 <__libc_init_array+0x24>
 800a00c:	4d0b      	ldr	r5, [pc, #44]	; (800a03c <__libc_init_array+0x40>)
 800a00e:	4c0c      	ldr	r4, [pc, #48]	; (800a040 <__libc_init_array+0x44>)
 800a010:	f001 f824 	bl	800b05c <_init>
 800a014:	1b64      	subs	r4, r4, r5
 800a016:	10a4      	asrs	r4, r4, #2
 800a018:	2600      	movs	r6, #0
 800a01a:	42a6      	cmp	r6, r4
 800a01c:	d105      	bne.n	800a02a <__libc_init_array+0x2e>
 800a01e:	bd70      	pop	{r4, r5, r6, pc}
 800a020:	f855 3b04 	ldr.w	r3, [r5], #4
 800a024:	4798      	blx	r3
 800a026:	3601      	adds	r6, #1
 800a028:	e7ee      	b.n	800a008 <__libc_init_array+0xc>
 800a02a:	f855 3b04 	ldr.w	r3, [r5], #4
 800a02e:	4798      	blx	r3
 800a030:	3601      	adds	r6, #1
 800a032:	e7f2      	b.n	800a01a <__libc_init_array+0x1e>
 800a034:	0800b4e4 	.word	0x0800b4e4
 800a038:	0800b4e4 	.word	0x0800b4e4
 800a03c:	0800b4e4 	.word	0x0800b4e4
 800a040:	0800b4e8 	.word	0x0800b4e8

0800a044 <memset>:
 800a044:	4402      	add	r2, r0
 800a046:	4603      	mov	r3, r0
 800a048:	4293      	cmp	r3, r2
 800a04a:	d100      	bne.n	800a04e <memset+0xa>
 800a04c:	4770      	bx	lr
 800a04e:	f803 1b01 	strb.w	r1, [r3], #1
 800a052:	e7f9      	b.n	800a048 <memset+0x4>

0800a054 <iprintf>:
 800a054:	b40f      	push	{r0, r1, r2, r3}
 800a056:	4b0a      	ldr	r3, [pc, #40]	; (800a080 <iprintf+0x2c>)
 800a058:	b513      	push	{r0, r1, r4, lr}
 800a05a:	681c      	ldr	r4, [r3, #0]
 800a05c:	b124      	cbz	r4, 800a068 <iprintf+0x14>
 800a05e:	69a3      	ldr	r3, [r4, #24]
 800a060:	b913      	cbnz	r3, 800a068 <iprintf+0x14>
 800a062:	4620      	mov	r0, r4
 800a064:	f000 fa5e 	bl	800a524 <__sinit>
 800a068:	ab05      	add	r3, sp, #20
 800a06a:	9a04      	ldr	r2, [sp, #16]
 800a06c:	68a1      	ldr	r1, [r4, #8]
 800a06e:	9301      	str	r3, [sp, #4]
 800a070:	4620      	mov	r0, r4
 800a072:	f000 fc67 	bl	800a944 <_vfiprintf_r>
 800a076:	b002      	add	sp, #8
 800a078:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a07c:	b004      	add	sp, #16
 800a07e:	4770      	bx	lr
 800a080:	2000000c 	.word	0x2000000c

0800a084 <_puts_r>:
 800a084:	b570      	push	{r4, r5, r6, lr}
 800a086:	460e      	mov	r6, r1
 800a088:	4605      	mov	r5, r0
 800a08a:	b118      	cbz	r0, 800a094 <_puts_r+0x10>
 800a08c:	6983      	ldr	r3, [r0, #24]
 800a08e:	b90b      	cbnz	r3, 800a094 <_puts_r+0x10>
 800a090:	f000 fa48 	bl	800a524 <__sinit>
 800a094:	69ab      	ldr	r3, [r5, #24]
 800a096:	68ac      	ldr	r4, [r5, #8]
 800a098:	b913      	cbnz	r3, 800a0a0 <_puts_r+0x1c>
 800a09a:	4628      	mov	r0, r5
 800a09c:	f000 fa42 	bl	800a524 <__sinit>
 800a0a0:	4b2c      	ldr	r3, [pc, #176]	; (800a154 <_puts_r+0xd0>)
 800a0a2:	429c      	cmp	r4, r3
 800a0a4:	d120      	bne.n	800a0e8 <_puts_r+0x64>
 800a0a6:	686c      	ldr	r4, [r5, #4]
 800a0a8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a0aa:	07db      	lsls	r3, r3, #31
 800a0ac:	d405      	bmi.n	800a0ba <_puts_r+0x36>
 800a0ae:	89a3      	ldrh	r3, [r4, #12]
 800a0b0:	0598      	lsls	r0, r3, #22
 800a0b2:	d402      	bmi.n	800a0ba <_puts_r+0x36>
 800a0b4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a0b6:	f000 fad3 	bl	800a660 <__retarget_lock_acquire_recursive>
 800a0ba:	89a3      	ldrh	r3, [r4, #12]
 800a0bc:	0719      	lsls	r1, r3, #28
 800a0be:	d51d      	bpl.n	800a0fc <_puts_r+0x78>
 800a0c0:	6923      	ldr	r3, [r4, #16]
 800a0c2:	b1db      	cbz	r3, 800a0fc <_puts_r+0x78>
 800a0c4:	3e01      	subs	r6, #1
 800a0c6:	68a3      	ldr	r3, [r4, #8]
 800a0c8:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800a0cc:	3b01      	subs	r3, #1
 800a0ce:	60a3      	str	r3, [r4, #8]
 800a0d0:	bb39      	cbnz	r1, 800a122 <_puts_r+0x9e>
 800a0d2:	2b00      	cmp	r3, #0
 800a0d4:	da38      	bge.n	800a148 <_puts_r+0xc4>
 800a0d6:	4622      	mov	r2, r4
 800a0d8:	210a      	movs	r1, #10
 800a0da:	4628      	mov	r0, r5
 800a0dc:	f000 f848 	bl	800a170 <__swbuf_r>
 800a0e0:	3001      	adds	r0, #1
 800a0e2:	d011      	beq.n	800a108 <_puts_r+0x84>
 800a0e4:	250a      	movs	r5, #10
 800a0e6:	e011      	b.n	800a10c <_puts_r+0x88>
 800a0e8:	4b1b      	ldr	r3, [pc, #108]	; (800a158 <_puts_r+0xd4>)
 800a0ea:	429c      	cmp	r4, r3
 800a0ec:	d101      	bne.n	800a0f2 <_puts_r+0x6e>
 800a0ee:	68ac      	ldr	r4, [r5, #8]
 800a0f0:	e7da      	b.n	800a0a8 <_puts_r+0x24>
 800a0f2:	4b1a      	ldr	r3, [pc, #104]	; (800a15c <_puts_r+0xd8>)
 800a0f4:	429c      	cmp	r4, r3
 800a0f6:	bf08      	it	eq
 800a0f8:	68ec      	ldreq	r4, [r5, #12]
 800a0fa:	e7d5      	b.n	800a0a8 <_puts_r+0x24>
 800a0fc:	4621      	mov	r1, r4
 800a0fe:	4628      	mov	r0, r5
 800a100:	f000 f888 	bl	800a214 <__swsetup_r>
 800a104:	2800      	cmp	r0, #0
 800a106:	d0dd      	beq.n	800a0c4 <_puts_r+0x40>
 800a108:	f04f 35ff 	mov.w	r5, #4294967295
 800a10c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a10e:	07da      	lsls	r2, r3, #31
 800a110:	d405      	bmi.n	800a11e <_puts_r+0x9a>
 800a112:	89a3      	ldrh	r3, [r4, #12]
 800a114:	059b      	lsls	r3, r3, #22
 800a116:	d402      	bmi.n	800a11e <_puts_r+0x9a>
 800a118:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a11a:	f000 faa2 	bl	800a662 <__retarget_lock_release_recursive>
 800a11e:	4628      	mov	r0, r5
 800a120:	bd70      	pop	{r4, r5, r6, pc}
 800a122:	2b00      	cmp	r3, #0
 800a124:	da04      	bge.n	800a130 <_puts_r+0xac>
 800a126:	69a2      	ldr	r2, [r4, #24]
 800a128:	429a      	cmp	r2, r3
 800a12a:	dc06      	bgt.n	800a13a <_puts_r+0xb6>
 800a12c:	290a      	cmp	r1, #10
 800a12e:	d004      	beq.n	800a13a <_puts_r+0xb6>
 800a130:	6823      	ldr	r3, [r4, #0]
 800a132:	1c5a      	adds	r2, r3, #1
 800a134:	6022      	str	r2, [r4, #0]
 800a136:	7019      	strb	r1, [r3, #0]
 800a138:	e7c5      	b.n	800a0c6 <_puts_r+0x42>
 800a13a:	4622      	mov	r2, r4
 800a13c:	4628      	mov	r0, r5
 800a13e:	f000 f817 	bl	800a170 <__swbuf_r>
 800a142:	3001      	adds	r0, #1
 800a144:	d1bf      	bne.n	800a0c6 <_puts_r+0x42>
 800a146:	e7df      	b.n	800a108 <_puts_r+0x84>
 800a148:	6823      	ldr	r3, [r4, #0]
 800a14a:	250a      	movs	r5, #10
 800a14c:	1c5a      	adds	r2, r3, #1
 800a14e:	6022      	str	r2, [r4, #0]
 800a150:	701d      	strb	r5, [r3, #0]
 800a152:	e7db      	b.n	800a10c <_puts_r+0x88>
 800a154:	0800b468 	.word	0x0800b468
 800a158:	0800b488 	.word	0x0800b488
 800a15c:	0800b448 	.word	0x0800b448

0800a160 <puts>:
 800a160:	4b02      	ldr	r3, [pc, #8]	; (800a16c <puts+0xc>)
 800a162:	4601      	mov	r1, r0
 800a164:	6818      	ldr	r0, [r3, #0]
 800a166:	f7ff bf8d 	b.w	800a084 <_puts_r>
 800a16a:	bf00      	nop
 800a16c:	2000000c 	.word	0x2000000c

0800a170 <__swbuf_r>:
 800a170:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a172:	460e      	mov	r6, r1
 800a174:	4614      	mov	r4, r2
 800a176:	4605      	mov	r5, r0
 800a178:	b118      	cbz	r0, 800a182 <__swbuf_r+0x12>
 800a17a:	6983      	ldr	r3, [r0, #24]
 800a17c:	b90b      	cbnz	r3, 800a182 <__swbuf_r+0x12>
 800a17e:	f000 f9d1 	bl	800a524 <__sinit>
 800a182:	4b21      	ldr	r3, [pc, #132]	; (800a208 <__swbuf_r+0x98>)
 800a184:	429c      	cmp	r4, r3
 800a186:	d12b      	bne.n	800a1e0 <__swbuf_r+0x70>
 800a188:	686c      	ldr	r4, [r5, #4]
 800a18a:	69a3      	ldr	r3, [r4, #24]
 800a18c:	60a3      	str	r3, [r4, #8]
 800a18e:	89a3      	ldrh	r3, [r4, #12]
 800a190:	071a      	lsls	r2, r3, #28
 800a192:	d52f      	bpl.n	800a1f4 <__swbuf_r+0x84>
 800a194:	6923      	ldr	r3, [r4, #16]
 800a196:	b36b      	cbz	r3, 800a1f4 <__swbuf_r+0x84>
 800a198:	6923      	ldr	r3, [r4, #16]
 800a19a:	6820      	ldr	r0, [r4, #0]
 800a19c:	1ac0      	subs	r0, r0, r3
 800a19e:	6963      	ldr	r3, [r4, #20]
 800a1a0:	b2f6      	uxtb	r6, r6
 800a1a2:	4283      	cmp	r3, r0
 800a1a4:	4637      	mov	r7, r6
 800a1a6:	dc04      	bgt.n	800a1b2 <__swbuf_r+0x42>
 800a1a8:	4621      	mov	r1, r4
 800a1aa:	4628      	mov	r0, r5
 800a1ac:	f000 f926 	bl	800a3fc <_fflush_r>
 800a1b0:	bb30      	cbnz	r0, 800a200 <__swbuf_r+0x90>
 800a1b2:	68a3      	ldr	r3, [r4, #8]
 800a1b4:	3b01      	subs	r3, #1
 800a1b6:	60a3      	str	r3, [r4, #8]
 800a1b8:	6823      	ldr	r3, [r4, #0]
 800a1ba:	1c5a      	adds	r2, r3, #1
 800a1bc:	6022      	str	r2, [r4, #0]
 800a1be:	701e      	strb	r6, [r3, #0]
 800a1c0:	6963      	ldr	r3, [r4, #20]
 800a1c2:	3001      	adds	r0, #1
 800a1c4:	4283      	cmp	r3, r0
 800a1c6:	d004      	beq.n	800a1d2 <__swbuf_r+0x62>
 800a1c8:	89a3      	ldrh	r3, [r4, #12]
 800a1ca:	07db      	lsls	r3, r3, #31
 800a1cc:	d506      	bpl.n	800a1dc <__swbuf_r+0x6c>
 800a1ce:	2e0a      	cmp	r6, #10
 800a1d0:	d104      	bne.n	800a1dc <__swbuf_r+0x6c>
 800a1d2:	4621      	mov	r1, r4
 800a1d4:	4628      	mov	r0, r5
 800a1d6:	f000 f911 	bl	800a3fc <_fflush_r>
 800a1da:	b988      	cbnz	r0, 800a200 <__swbuf_r+0x90>
 800a1dc:	4638      	mov	r0, r7
 800a1de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a1e0:	4b0a      	ldr	r3, [pc, #40]	; (800a20c <__swbuf_r+0x9c>)
 800a1e2:	429c      	cmp	r4, r3
 800a1e4:	d101      	bne.n	800a1ea <__swbuf_r+0x7a>
 800a1e6:	68ac      	ldr	r4, [r5, #8]
 800a1e8:	e7cf      	b.n	800a18a <__swbuf_r+0x1a>
 800a1ea:	4b09      	ldr	r3, [pc, #36]	; (800a210 <__swbuf_r+0xa0>)
 800a1ec:	429c      	cmp	r4, r3
 800a1ee:	bf08      	it	eq
 800a1f0:	68ec      	ldreq	r4, [r5, #12]
 800a1f2:	e7ca      	b.n	800a18a <__swbuf_r+0x1a>
 800a1f4:	4621      	mov	r1, r4
 800a1f6:	4628      	mov	r0, r5
 800a1f8:	f000 f80c 	bl	800a214 <__swsetup_r>
 800a1fc:	2800      	cmp	r0, #0
 800a1fe:	d0cb      	beq.n	800a198 <__swbuf_r+0x28>
 800a200:	f04f 37ff 	mov.w	r7, #4294967295
 800a204:	e7ea      	b.n	800a1dc <__swbuf_r+0x6c>
 800a206:	bf00      	nop
 800a208:	0800b468 	.word	0x0800b468
 800a20c:	0800b488 	.word	0x0800b488
 800a210:	0800b448 	.word	0x0800b448

0800a214 <__swsetup_r>:
 800a214:	4b32      	ldr	r3, [pc, #200]	; (800a2e0 <__swsetup_r+0xcc>)
 800a216:	b570      	push	{r4, r5, r6, lr}
 800a218:	681d      	ldr	r5, [r3, #0]
 800a21a:	4606      	mov	r6, r0
 800a21c:	460c      	mov	r4, r1
 800a21e:	b125      	cbz	r5, 800a22a <__swsetup_r+0x16>
 800a220:	69ab      	ldr	r3, [r5, #24]
 800a222:	b913      	cbnz	r3, 800a22a <__swsetup_r+0x16>
 800a224:	4628      	mov	r0, r5
 800a226:	f000 f97d 	bl	800a524 <__sinit>
 800a22a:	4b2e      	ldr	r3, [pc, #184]	; (800a2e4 <__swsetup_r+0xd0>)
 800a22c:	429c      	cmp	r4, r3
 800a22e:	d10f      	bne.n	800a250 <__swsetup_r+0x3c>
 800a230:	686c      	ldr	r4, [r5, #4]
 800a232:	89a3      	ldrh	r3, [r4, #12]
 800a234:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a238:	0719      	lsls	r1, r3, #28
 800a23a:	d42c      	bmi.n	800a296 <__swsetup_r+0x82>
 800a23c:	06dd      	lsls	r5, r3, #27
 800a23e:	d411      	bmi.n	800a264 <__swsetup_r+0x50>
 800a240:	2309      	movs	r3, #9
 800a242:	6033      	str	r3, [r6, #0]
 800a244:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800a248:	81a3      	strh	r3, [r4, #12]
 800a24a:	f04f 30ff 	mov.w	r0, #4294967295
 800a24e:	e03e      	b.n	800a2ce <__swsetup_r+0xba>
 800a250:	4b25      	ldr	r3, [pc, #148]	; (800a2e8 <__swsetup_r+0xd4>)
 800a252:	429c      	cmp	r4, r3
 800a254:	d101      	bne.n	800a25a <__swsetup_r+0x46>
 800a256:	68ac      	ldr	r4, [r5, #8]
 800a258:	e7eb      	b.n	800a232 <__swsetup_r+0x1e>
 800a25a:	4b24      	ldr	r3, [pc, #144]	; (800a2ec <__swsetup_r+0xd8>)
 800a25c:	429c      	cmp	r4, r3
 800a25e:	bf08      	it	eq
 800a260:	68ec      	ldreq	r4, [r5, #12]
 800a262:	e7e6      	b.n	800a232 <__swsetup_r+0x1e>
 800a264:	0758      	lsls	r0, r3, #29
 800a266:	d512      	bpl.n	800a28e <__swsetup_r+0x7a>
 800a268:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a26a:	b141      	cbz	r1, 800a27e <__swsetup_r+0x6a>
 800a26c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a270:	4299      	cmp	r1, r3
 800a272:	d002      	beq.n	800a27a <__swsetup_r+0x66>
 800a274:	4630      	mov	r0, r6
 800a276:	f000 fa5b 	bl	800a730 <_free_r>
 800a27a:	2300      	movs	r3, #0
 800a27c:	6363      	str	r3, [r4, #52]	; 0x34
 800a27e:	89a3      	ldrh	r3, [r4, #12]
 800a280:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800a284:	81a3      	strh	r3, [r4, #12]
 800a286:	2300      	movs	r3, #0
 800a288:	6063      	str	r3, [r4, #4]
 800a28a:	6923      	ldr	r3, [r4, #16]
 800a28c:	6023      	str	r3, [r4, #0]
 800a28e:	89a3      	ldrh	r3, [r4, #12]
 800a290:	f043 0308 	orr.w	r3, r3, #8
 800a294:	81a3      	strh	r3, [r4, #12]
 800a296:	6923      	ldr	r3, [r4, #16]
 800a298:	b94b      	cbnz	r3, 800a2ae <__swsetup_r+0x9a>
 800a29a:	89a3      	ldrh	r3, [r4, #12]
 800a29c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800a2a0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a2a4:	d003      	beq.n	800a2ae <__swsetup_r+0x9a>
 800a2a6:	4621      	mov	r1, r4
 800a2a8:	4630      	mov	r0, r6
 800a2aa:	f000 fa01 	bl	800a6b0 <__smakebuf_r>
 800a2ae:	89a0      	ldrh	r0, [r4, #12]
 800a2b0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a2b4:	f010 0301 	ands.w	r3, r0, #1
 800a2b8:	d00a      	beq.n	800a2d0 <__swsetup_r+0xbc>
 800a2ba:	2300      	movs	r3, #0
 800a2bc:	60a3      	str	r3, [r4, #8]
 800a2be:	6963      	ldr	r3, [r4, #20]
 800a2c0:	425b      	negs	r3, r3
 800a2c2:	61a3      	str	r3, [r4, #24]
 800a2c4:	6923      	ldr	r3, [r4, #16]
 800a2c6:	b943      	cbnz	r3, 800a2da <__swsetup_r+0xc6>
 800a2c8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800a2cc:	d1ba      	bne.n	800a244 <__swsetup_r+0x30>
 800a2ce:	bd70      	pop	{r4, r5, r6, pc}
 800a2d0:	0781      	lsls	r1, r0, #30
 800a2d2:	bf58      	it	pl
 800a2d4:	6963      	ldrpl	r3, [r4, #20]
 800a2d6:	60a3      	str	r3, [r4, #8]
 800a2d8:	e7f4      	b.n	800a2c4 <__swsetup_r+0xb0>
 800a2da:	2000      	movs	r0, #0
 800a2dc:	e7f7      	b.n	800a2ce <__swsetup_r+0xba>
 800a2de:	bf00      	nop
 800a2e0:	2000000c 	.word	0x2000000c
 800a2e4:	0800b468 	.word	0x0800b468
 800a2e8:	0800b488 	.word	0x0800b488
 800a2ec:	0800b448 	.word	0x0800b448

0800a2f0 <__sflush_r>:
 800a2f0:	898a      	ldrh	r2, [r1, #12]
 800a2f2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a2f6:	4605      	mov	r5, r0
 800a2f8:	0710      	lsls	r0, r2, #28
 800a2fa:	460c      	mov	r4, r1
 800a2fc:	d458      	bmi.n	800a3b0 <__sflush_r+0xc0>
 800a2fe:	684b      	ldr	r3, [r1, #4]
 800a300:	2b00      	cmp	r3, #0
 800a302:	dc05      	bgt.n	800a310 <__sflush_r+0x20>
 800a304:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800a306:	2b00      	cmp	r3, #0
 800a308:	dc02      	bgt.n	800a310 <__sflush_r+0x20>
 800a30a:	2000      	movs	r0, #0
 800a30c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a310:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a312:	2e00      	cmp	r6, #0
 800a314:	d0f9      	beq.n	800a30a <__sflush_r+0x1a>
 800a316:	2300      	movs	r3, #0
 800a318:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800a31c:	682f      	ldr	r7, [r5, #0]
 800a31e:	602b      	str	r3, [r5, #0]
 800a320:	d032      	beq.n	800a388 <__sflush_r+0x98>
 800a322:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800a324:	89a3      	ldrh	r3, [r4, #12]
 800a326:	075a      	lsls	r2, r3, #29
 800a328:	d505      	bpl.n	800a336 <__sflush_r+0x46>
 800a32a:	6863      	ldr	r3, [r4, #4]
 800a32c:	1ac0      	subs	r0, r0, r3
 800a32e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a330:	b10b      	cbz	r3, 800a336 <__sflush_r+0x46>
 800a332:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a334:	1ac0      	subs	r0, r0, r3
 800a336:	2300      	movs	r3, #0
 800a338:	4602      	mov	r2, r0
 800a33a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a33c:	6a21      	ldr	r1, [r4, #32]
 800a33e:	4628      	mov	r0, r5
 800a340:	47b0      	blx	r6
 800a342:	1c43      	adds	r3, r0, #1
 800a344:	89a3      	ldrh	r3, [r4, #12]
 800a346:	d106      	bne.n	800a356 <__sflush_r+0x66>
 800a348:	6829      	ldr	r1, [r5, #0]
 800a34a:	291d      	cmp	r1, #29
 800a34c:	d82c      	bhi.n	800a3a8 <__sflush_r+0xb8>
 800a34e:	4a2a      	ldr	r2, [pc, #168]	; (800a3f8 <__sflush_r+0x108>)
 800a350:	40ca      	lsrs	r2, r1
 800a352:	07d6      	lsls	r6, r2, #31
 800a354:	d528      	bpl.n	800a3a8 <__sflush_r+0xb8>
 800a356:	2200      	movs	r2, #0
 800a358:	6062      	str	r2, [r4, #4]
 800a35a:	04d9      	lsls	r1, r3, #19
 800a35c:	6922      	ldr	r2, [r4, #16]
 800a35e:	6022      	str	r2, [r4, #0]
 800a360:	d504      	bpl.n	800a36c <__sflush_r+0x7c>
 800a362:	1c42      	adds	r2, r0, #1
 800a364:	d101      	bne.n	800a36a <__sflush_r+0x7a>
 800a366:	682b      	ldr	r3, [r5, #0]
 800a368:	b903      	cbnz	r3, 800a36c <__sflush_r+0x7c>
 800a36a:	6560      	str	r0, [r4, #84]	; 0x54
 800a36c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a36e:	602f      	str	r7, [r5, #0]
 800a370:	2900      	cmp	r1, #0
 800a372:	d0ca      	beq.n	800a30a <__sflush_r+0x1a>
 800a374:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a378:	4299      	cmp	r1, r3
 800a37a:	d002      	beq.n	800a382 <__sflush_r+0x92>
 800a37c:	4628      	mov	r0, r5
 800a37e:	f000 f9d7 	bl	800a730 <_free_r>
 800a382:	2000      	movs	r0, #0
 800a384:	6360      	str	r0, [r4, #52]	; 0x34
 800a386:	e7c1      	b.n	800a30c <__sflush_r+0x1c>
 800a388:	6a21      	ldr	r1, [r4, #32]
 800a38a:	2301      	movs	r3, #1
 800a38c:	4628      	mov	r0, r5
 800a38e:	47b0      	blx	r6
 800a390:	1c41      	adds	r1, r0, #1
 800a392:	d1c7      	bne.n	800a324 <__sflush_r+0x34>
 800a394:	682b      	ldr	r3, [r5, #0]
 800a396:	2b00      	cmp	r3, #0
 800a398:	d0c4      	beq.n	800a324 <__sflush_r+0x34>
 800a39a:	2b1d      	cmp	r3, #29
 800a39c:	d001      	beq.n	800a3a2 <__sflush_r+0xb2>
 800a39e:	2b16      	cmp	r3, #22
 800a3a0:	d101      	bne.n	800a3a6 <__sflush_r+0xb6>
 800a3a2:	602f      	str	r7, [r5, #0]
 800a3a4:	e7b1      	b.n	800a30a <__sflush_r+0x1a>
 800a3a6:	89a3      	ldrh	r3, [r4, #12]
 800a3a8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a3ac:	81a3      	strh	r3, [r4, #12]
 800a3ae:	e7ad      	b.n	800a30c <__sflush_r+0x1c>
 800a3b0:	690f      	ldr	r7, [r1, #16]
 800a3b2:	2f00      	cmp	r7, #0
 800a3b4:	d0a9      	beq.n	800a30a <__sflush_r+0x1a>
 800a3b6:	0793      	lsls	r3, r2, #30
 800a3b8:	680e      	ldr	r6, [r1, #0]
 800a3ba:	bf08      	it	eq
 800a3bc:	694b      	ldreq	r3, [r1, #20]
 800a3be:	600f      	str	r7, [r1, #0]
 800a3c0:	bf18      	it	ne
 800a3c2:	2300      	movne	r3, #0
 800a3c4:	eba6 0807 	sub.w	r8, r6, r7
 800a3c8:	608b      	str	r3, [r1, #8]
 800a3ca:	f1b8 0f00 	cmp.w	r8, #0
 800a3ce:	dd9c      	ble.n	800a30a <__sflush_r+0x1a>
 800a3d0:	6a21      	ldr	r1, [r4, #32]
 800a3d2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800a3d4:	4643      	mov	r3, r8
 800a3d6:	463a      	mov	r2, r7
 800a3d8:	4628      	mov	r0, r5
 800a3da:	47b0      	blx	r6
 800a3dc:	2800      	cmp	r0, #0
 800a3de:	dc06      	bgt.n	800a3ee <__sflush_r+0xfe>
 800a3e0:	89a3      	ldrh	r3, [r4, #12]
 800a3e2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a3e6:	81a3      	strh	r3, [r4, #12]
 800a3e8:	f04f 30ff 	mov.w	r0, #4294967295
 800a3ec:	e78e      	b.n	800a30c <__sflush_r+0x1c>
 800a3ee:	4407      	add	r7, r0
 800a3f0:	eba8 0800 	sub.w	r8, r8, r0
 800a3f4:	e7e9      	b.n	800a3ca <__sflush_r+0xda>
 800a3f6:	bf00      	nop
 800a3f8:	20400001 	.word	0x20400001

0800a3fc <_fflush_r>:
 800a3fc:	b538      	push	{r3, r4, r5, lr}
 800a3fe:	690b      	ldr	r3, [r1, #16]
 800a400:	4605      	mov	r5, r0
 800a402:	460c      	mov	r4, r1
 800a404:	b913      	cbnz	r3, 800a40c <_fflush_r+0x10>
 800a406:	2500      	movs	r5, #0
 800a408:	4628      	mov	r0, r5
 800a40a:	bd38      	pop	{r3, r4, r5, pc}
 800a40c:	b118      	cbz	r0, 800a416 <_fflush_r+0x1a>
 800a40e:	6983      	ldr	r3, [r0, #24]
 800a410:	b90b      	cbnz	r3, 800a416 <_fflush_r+0x1a>
 800a412:	f000 f887 	bl	800a524 <__sinit>
 800a416:	4b14      	ldr	r3, [pc, #80]	; (800a468 <_fflush_r+0x6c>)
 800a418:	429c      	cmp	r4, r3
 800a41a:	d11b      	bne.n	800a454 <_fflush_r+0x58>
 800a41c:	686c      	ldr	r4, [r5, #4]
 800a41e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a422:	2b00      	cmp	r3, #0
 800a424:	d0ef      	beq.n	800a406 <_fflush_r+0xa>
 800a426:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800a428:	07d0      	lsls	r0, r2, #31
 800a42a:	d404      	bmi.n	800a436 <_fflush_r+0x3a>
 800a42c:	0599      	lsls	r1, r3, #22
 800a42e:	d402      	bmi.n	800a436 <_fflush_r+0x3a>
 800a430:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a432:	f000 f915 	bl	800a660 <__retarget_lock_acquire_recursive>
 800a436:	4628      	mov	r0, r5
 800a438:	4621      	mov	r1, r4
 800a43a:	f7ff ff59 	bl	800a2f0 <__sflush_r>
 800a43e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a440:	07da      	lsls	r2, r3, #31
 800a442:	4605      	mov	r5, r0
 800a444:	d4e0      	bmi.n	800a408 <_fflush_r+0xc>
 800a446:	89a3      	ldrh	r3, [r4, #12]
 800a448:	059b      	lsls	r3, r3, #22
 800a44a:	d4dd      	bmi.n	800a408 <_fflush_r+0xc>
 800a44c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a44e:	f000 f908 	bl	800a662 <__retarget_lock_release_recursive>
 800a452:	e7d9      	b.n	800a408 <_fflush_r+0xc>
 800a454:	4b05      	ldr	r3, [pc, #20]	; (800a46c <_fflush_r+0x70>)
 800a456:	429c      	cmp	r4, r3
 800a458:	d101      	bne.n	800a45e <_fflush_r+0x62>
 800a45a:	68ac      	ldr	r4, [r5, #8]
 800a45c:	e7df      	b.n	800a41e <_fflush_r+0x22>
 800a45e:	4b04      	ldr	r3, [pc, #16]	; (800a470 <_fflush_r+0x74>)
 800a460:	429c      	cmp	r4, r3
 800a462:	bf08      	it	eq
 800a464:	68ec      	ldreq	r4, [r5, #12]
 800a466:	e7da      	b.n	800a41e <_fflush_r+0x22>
 800a468:	0800b468 	.word	0x0800b468
 800a46c:	0800b488 	.word	0x0800b488
 800a470:	0800b448 	.word	0x0800b448

0800a474 <std>:
 800a474:	2300      	movs	r3, #0
 800a476:	b510      	push	{r4, lr}
 800a478:	4604      	mov	r4, r0
 800a47a:	e9c0 3300 	strd	r3, r3, [r0]
 800a47e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a482:	6083      	str	r3, [r0, #8]
 800a484:	8181      	strh	r1, [r0, #12]
 800a486:	6643      	str	r3, [r0, #100]	; 0x64
 800a488:	81c2      	strh	r2, [r0, #14]
 800a48a:	6183      	str	r3, [r0, #24]
 800a48c:	4619      	mov	r1, r3
 800a48e:	2208      	movs	r2, #8
 800a490:	305c      	adds	r0, #92	; 0x5c
 800a492:	f7ff fdd7 	bl	800a044 <memset>
 800a496:	4b05      	ldr	r3, [pc, #20]	; (800a4ac <std+0x38>)
 800a498:	6263      	str	r3, [r4, #36]	; 0x24
 800a49a:	4b05      	ldr	r3, [pc, #20]	; (800a4b0 <std+0x3c>)
 800a49c:	62a3      	str	r3, [r4, #40]	; 0x28
 800a49e:	4b05      	ldr	r3, [pc, #20]	; (800a4b4 <std+0x40>)
 800a4a0:	62e3      	str	r3, [r4, #44]	; 0x2c
 800a4a2:	4b05      	ldr	r3, [pc, #20]	; (800a4b8 <std+0x44>)
 800a4a4:	6224      	str	r4, [r4, #32]
 800a4a6:	6323      	str	r3, [r4, #48]	; 0x30
 800a4a8:	bd10      	pop	{r4, pc}
 800a4aa:	bf00      	nop
 800a4ac:	0800aeed 	.word	0x0800aeed
 800a4b0:	0800af0f 	.word	0x0800af0f
 800a4b4:	0800af47 	.word	0x0800af47
 800a4b8:	0800af6b 	.word	0x0800af6b

0800a4bc <_cleanup_r>:
 800a4bc:	4901      	ldr	r1, [pc, #4]	; (800a4c4 <_cleanup_r+0x8>)
 800a4be:	f000 b8af 	b.w	800a620 <_fwalk_reent>
 800a4c2:	bf00      	nop
 800a4c4:	0800a3fd 	.word	0x0800a3fd

0800a4c8 <__sfmoreglue>:
 800a4c8:	b570      	push	{r4, r5, r6, lr}
 800a4ca:	2268      	movs	r2, #104	; 0x68
 800a4cc:	1e4d      	subs	r5, r1, #1
 800a4ce:	4355      	muls	r5, r2
 800a4d0:	460e      	mov	r6, r1
 800a4d2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800a4d6:	f000 f997 	bl	800a808 <_malloc_r>
 800a4da:	4604      	mov	r4, r0
 800a4dc:	b140      	cbz	r0, 800a4f0 <__sfmoreglue+0x28>
 800a4de:	2100      	movs	r1, #0
 800a4e0:	e9c0 1600 	strd	r1, r6, [r0]
 800a4e4:	300c      	adds	r0, #12
 800a4e6:	60a0      	str	r0, [r4, #8]
 800a4e8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800a4ec:	f7ff fdaa 	bl	800a044 <memset>
 800a4f0:	4620      	mov	r0, r4
 800a4f2:	bd70      	pop	{r4, r5, r6, pc}

0800a4f4 <__sfp_lock_acquire>:
 800a4f4:	4801      	ldr	r0, [pc, #4]	; (800a4fc <__sfp_lock_acquire+0x8>)
 800a4f6:	f000 b8b3 	b.w	800a660 <__retarget_lock_acquire_recursive>
 800a4fa:	bf00      	nop
 800a4fc:	2000045d 	.word	0x2000045d

0800a500 <__sfp_lock_release>:
 800a500:	4801      	ldr	r0, [pc, #4]	; (800a508 <__sfp_lock_release+0x8>)
 800a502:	f000 b8ae 	b.w	800a662 <__retarget_lock_release_recursive>
 800a506:	bf00      	nop
 800a508:	2000045d 	.word	0x2000045d

0800a50c <__sinit_lock_acquire>:
 800a50c:	4801      	ldr	r0, [pc, #4]	; (800a514 <__sinit_lock_acquire+0x8>)
 800a50e:	f000 b8a7 	b.w	800a660 <__retarget_lock_acquire_recursive>
 800a512:	bf00      	nop
 800a514:	2000045e 	.word	0x2000045e

0800a518 <__sinit_lock_release>:
 800a518:	4801      	ldr	r0, [pc, #4]	; (800a520 <__sinit_lock_release+0x8>)
 800a51a:	f000 b8a2 	b.w	800a662 <__retarget_lock_release_recursive>
 800a51e:	bf00      	nop
 800a520:	2000045e 	.word	0x2000045e

0800a524 <__sinit>:
 800a524:	b510      	push	{r4, lr}
 800a526:	4604      	mov	r4, r0
 800a528:	f7ff fff0 	bl	800a50c <__sinit_lock_acquire>
 800a52c:	69a3      	ldr	r3, [r4, #24]
 800a52e:	b11b      	cbz	r3, 800a538 <__sinit+0x14>
 800a530:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a534:	f7ff bff0 	b.w	800a518 <__sinit_lock_release>
 800a538:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800a53c:	6523      	str	r3, [r4, #80]	; 0x50
 800a53e:	4b13      	ldr	r3, [pc, #76]	; (800a58c <__sinit+0x68>)
 800a540:	4a13      	ldr	r2, [pc, #76]	; (800a590 <__sinit+0x6c>)
 800a542:	681b      	ldr	r3, [r3, #0]
 800a544:	62a2      	str	r2, [r4, #40]	; 0x28
 800a546:	42a3      	cmp	r3, r4
 800a548:	bf04      	itt	eq
 800a54a:	2301      	moveq	r3, #1
 800a54c:	61a3      	streq	r3, [r4, #24]
 800a54e:	4620      	mov	r0, r4
 800a550:	f000 f820 	bl	800a594 <__sfp>
 800a554:	6060      	str	r0, [r4, #4]
 800a556:	4620      	mov	r0, r4
 800a558:	f000 f81c 	bl	800a594 <__sfp>
 800a55c:	60a0      	str	r0, [r4, #8]
 800a55e:	4620      	mov	r0, r4
 800a560:	f000 f818 	bl	800a594 <__sfp>
 800a564:	2200      	movs	r2, #0
 800a566:	60e0      	str	r0, [r4, #12]
 800a568:	2104      	movs	r1, #4
 800a56a:	6860      	ldr	r0, [r4, #4]
 800a56c:	f7ff ff82 	bl	800a474 <std>
 800a570:	68a0      	ldr	r0, [r4, #8]
 800a572:	2201      	movs	r2, #1
 800a574:	2109      	movs	r1, #9
 800a576:	f7ff ff7d 	bl	800a474 <std>
 800a57a:	68e0      	ldr	r0, [r4, #12]
 800a57c:	2202      	movs	r2, #2
 800a57e:	2112      	movs	r1, #18
 800a580:	f7ff ff78 	bl	800a474 <std>
 800a584:	2301      	movs	r3, #1
 800a586:	61a3      	str	r3, [r4, #24]
 800a588:	e7d2      	b.n	800a530 <__sinit+0xc>
 800a58a:	bf00      	nop
 800a58c:	0800b444 	.word	0x0800b444
 800a590:	0800a4bd 	.word	0x0800a4bd

0800a594 <__sfp>:
 800a594:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a596:	4607      	mov	r7, r0
 800a598:	f7ff ffac 	bl	800a4f4 <__sfp_lock_acquire>
 800a59c:	4b1e      	ldr	r3, [pc, #120]	; (800a618 <__sfp+0x84>)
 800a59e:	681e      	ldr	r6, [r3, #0]
 800a5a0:	69b3      	ldr	r3, [r6, #24]
 800a5a2:	b913      	cbnz	r3, 800a5aa <__sfp+0x16>
 800a5a4:	4630      	mov	r0, r6
 800a5a6:	f7ff ffbd 	bl	800a524 <__sinit>
 800a5aa:	3648      	adds	r6, #72	; 0x48
 800a5ac:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800a5b0:	3b01      	subs	r3, #1
 800a5b2:	d503      	bpl.n	800a5bc <__sfp+0x28>
 800a5b4:	6833      	ldr	r3, [r6, #0]
 800a5b6:	b30b      	cbz	r3, 800a5fc <__sfp+0x68>
 800a5b8:	6836      	ldr	r6, [r6, #0]
 800a5ba:	e7f7      	b.n	800a5ac <__sfp+0x18>
 800a5bc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800a5c0:	b9d5      	cbnz	r5, 800a5f8 <__sfp+0x64>
 800a5c2:	4b16      	ldr	r3, [pc, #88]	; (800a61c <__sfp+0x88>)
 800a5c4:	60e3      	str	r3, [r4, #12]
 800a5c6:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800a5ca:	6665      	str	r5, [r4, #100]	; 0x64
 800a5cc:	f000 f847 	bl	800a65e <__retarget_lock_init_recursive>
 800a5d0:	f7ff ff96 	bl	800a500 <__sfp_lock_release>
 800a5d4:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800a5d8:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800a5dc:	6025      	str	r5, [r4, #0]
 800a5de:	61a5      	str	r5, [r4, #24]
 800a5e0:	2208      	movs	r2, #8
 800a5e2:	4629      	mov	r1, r5
 800a5e4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800a5e8:	f7ff fd2c 	bl	800a044 <memset>
 800a5ec:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800a5f0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800a5f4:	4620      	mov	r0, r4
 800a5f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a5f8:	3468      	adds	r4, #104	; 0x68
 800a5fa:	e7d9      	b.n	800a5b0 <__sfp+0x1c>
 800a5fc:	2104      	movs	r1, #4
 800a5fe:	4638      	mov	r0, r7
 800a600:	f7ff ff62 	bl	800a4c8 <__sfmoreglue>
 800a604:	4604      	mov	r4, r0
 800a606:	6030      	str	r0, [r6, #0]
 800a608:	2800      	cmp	r0, #0
 800a60a:	d1d5      	bne.n	800a5b8 <__sfp+0x24>
 800a60c:	f7ff ff78 	bl	800a500 <__sfp_lock_release>
 800a610:	230c      	movs	r3, #12
 800a612:	603b      	str	r3, [r7, #0]
 800a614:	e7ee      	b.n	800a5f4 <__sfp+0x60>
 800a616:	bf00      	nop
 800a618:	0800b444 	.word	0x0800b444
 800a61c:	ffff0001 	.word	0xffff0001

0800a620 <_fwalk_reent>:
 800a620:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a624:	4606      	mov	r6, r0
 800a626:	4688      	mov	r8, r1
 800a628:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800a62c:	2700      	movs	r7, #0
 800a62e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a632:	f1b9 0901 	subs.w	r9, r9, #1
 800a636:	d505      	bpl.n	800a644 <_fwalk_reent+0x24>
 800a638:	6824      	ldr	r4, [r4, #0]
 800a63a:	2c00      	cmp	r4, #0
 800a63c:	d1f7      	bne.n	800a62e <_fwalk_reent+0xe>
 800a63e:	4638      	mov	r0, r7
 800a640:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a644:	89ab      	ldrh	r3, [r5, #12]
 800a646:	2b01      	cmp	r3, #1
 800a648:	d907      	bls.n	800a65a <_fwalk_reent+0x3a>
 800a64a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a64e:	3301      	adds	r3, #1
 800a650:	d003      	beq.n	800a65a <_fwalk_reent+0x3a>
 800a652:	4629      	mov	r1, r5
 800a654:	4630      	mov	r0, r6
 800a656:	47c0      	blx	r8
 800a658:	4307      	orrs	r7, r0
 800a65a:	3568      	adds	r5, #104	; 0x68
 800a65c:	e7e9      	b.n	800a632 <_fwalk_reent+0x12>

0800a65e <__retarget_lock_init_recursive>:
 800a65e:	4770      	bx	lr

0800a660 <__retarget_lock_acquire_recursive>:
 800a660:	4770      	bx	lr

0800a662 <__retarget_lock_release_recursive>:
 800a662:	4770      	bx	lr

0800a664 <__swhatbuf_r>:
 800a664:	b570      	push	{r4, r5, r6, lr}
 800a666:	460e      	mov	r6, r1
 800a668:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a66c:	2900      	cmp	r1, #0
 800a66e:	b096      	sub	sp, #88	; 0x58
 800a670:	4614      	mov	r4, r2
 800a672:	461d      	mov	r5, r3
 800a674:	da08      	bge.n	800a688 <__swhatbuf_r+0x24>
 800a676:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800a67a:	2200      	movs	r2, #0
 800a67c:	602a      	str	r2, [r5, #0]
 800a67e:	061a      	lsls	r2, r3, #24
 800a680:	d410      	bmi.n	800a6a4 <__swhatbuf_r+0x40>
 800a682:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a686:	e00e      	b.n	800a6a6 <__swhatbuf_r+0x42>
 800a688:	466a      	mov	r2, sp
 800a68a:	f000 fc95 	bl	800afb8 <_fstat_r>
 800a68e:	2800      	cmp	r0, #0
 800a690:	dbf1      	blt.n	800a676 <__swhatbuf_r+0x12>
 800a692:	9a01      	ldr	r2, [sp, #4]
 800a694:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800a698:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800a69c:	425a      	negs	r2, r3
 800a69e:	415a      	adcs	r2, r3
 800a6a0:	602a      	str	r2, [r5, #0]
 800a6a2:	e7ee      	b.n	800a682 <__swhatbuf_r+0x1e>
 800a6a4:	2340      	movs	r3, #64	; 0x40
 800a6a6:	2000      	movs	r0, #0
 800a6a8:	6023      	str	r3, [r4, #0]
 800a6aa:	b016      	add	sp, #88	; 0x58
 800a6ac:	bd70      	pop	{r4, r5, r6, pc}
	...

0800a6b0 <__smakebuf_r>:
 800a6b0:	898b      	ldrh	r3, [r1, #12]
 800a6b2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a6b4:	079d      	lsls	r5, r3, #30
 800a6b6:	4606      	mov	r6, r0
 800a6b8:	460c      	mov	r4, r1
 800a6ba:	d507      	bpl.n	800a6cc <__smakebuf_r+0x1c>
 800a6bc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800a6c0:	6023      	str	r3, [r4, #0]
 800a6c2:	6123      	str	r3, [r4, #16]
 800a6c4:	2301      	movs	r3, #1
 800a6c6:	6163      	str	r3, [r4, #20]
 800a6c8:	b002      	add	sp, #8
 800a6ca:	bd70      	pop	{r4, r5, r6, pc}
 800a6cc:	ab01      	add	r3, sp, #4
 800a6ce:	466a      	mov	r2, sp
 800a6d0:	f7ff ffc8 	bl	800a664 <__swhatbuf_r>
 800a6d4:	9900      	ldr	r1, [sp, #0]
 800a6d6:	4605      	mov	r5, r0
 800a6d8:	4630      	mov	r0, r6
 800a6da:	f000 f895 	bl	800a808 <_malloc_r>
 800a6de:	b948      	cbnz	r0, 800a6f4 <__smakebuf_r+0x44>
 800a6e0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a6e4:	059a      	lsls	r2, r3, #22
 800a6e6:	d4ef      	bmi.n	800a6c8 <__smakebuf_r+0x18>
 800a6e8:	f023 0303 	bic.w	r3, r3, #3
 800a6ec:	f043 0302 	orr.w	r3, r3, #2
 800a6f0:	81a3      	strh	r3, [r4, #12]
 800a6f2:	e7e3      	b.n	800a6bc <__smakebuf_r+0xc>
 800a6f4:	4b0d      	ldr	r3, [pc, #52]	; (800a72c <__smakebuf_r+0x7c>)
 800a6f6:	62b3      	str	r3, [r6, #40]	; 0x28
 800a6f8:	89a3      	ldrh	r3, [r4, #12]
 800a6fa:	6020      	str	r0, [r4, #0]
 800a6fc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a700:	81a3      	strh	r3, [r4, #12]
 800a702:	9b00      	ldr	r3, [sp, #0]
 800a704:	6163      	str	r3, [r4, #20]
 800a706:	9b01      	ldr	r3, [sp, #4]
 800a708:	6120      	str	r0, [r4, #16]
 800a70a:	b15b      	cbz	r3, 800a724 <__smakebuf_r+0x74>
 800a70c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a710:	4630      	mov	r0, r6
 800a712:	f000 fc63 	bl	800afdc <_isatty_r>
 800a716:	b128      	cbz	r0, 800a724 <__smakebuf_r+0x74>
 800a718:	89a3      	ldrh	r3, [r4, #12]
 800a71a:	f023 0303 	bic.w	r3, r3, #3
 800a71e:	f043 0301 	orr.w	r3, r3, #1
 800a722:	81a3      	strh	r3, [r4, #12]
 800a724:	89a0      	ldrh	r0, [r4, #12]
 800a726:	4305      	orrs	r5, r0
 800a728:	81a5      	strh	r5, [r4, #12]
 800a72a:	e7cd      	b.n	800a6c8 <__smakebuf_r+0x18>
 800a72c:	0800a4bd 	.word	0x0800a4bd

0800a730 <_free_r>:
 800a730:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a732:	2900      	cmp	r1, #0
 800a734:	d044      	beq.n	800a7c0 <_free_r+0x90>
 800a736:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a73a:	9001      	str	r0, [sp, #4]
 800a73c:	2b00      	cmp	r3, #0
 800a73e:	f1a1 0404 	sub.w	r4, r1, #4
 800a742:	bfb8      	it	lt
 800a744:	18e4      	addlt	r4, r4, r3
 800a746:	f000 fc6b 	bl	800b020 <__malloc_lock>
 800a74a:	4a1e      	ldr	r2, [pc, #120]	; (800a7c4 <_free_r+0x94>)
 800a74c:	9801      	ldr	r0, [sp, #4]
 800a74e:	6813      	ldr	r3, [r2, #0]
 800a750:	b933      	cbnz	r3, 800a760 <_free_r+0x30>
 800a752:	6063      	str	r3, [r4, #4]
 800a754:	6014      	str	r4, [r2, #0]
 800a756:	b003      	add	sp, #12
 800a758:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a75c:	f000 bc66 	b.w	800b02c <__malloc_unlock>
 800a760:	42a3      	cmp	r3, r4
 800a762:	d908      	bls.n	800a776 <_free_r+0x46>
 800a764:	6825      	ldr	r5, [r4, #0]
 800a766:	1961      	adds	r1, r4, r5
 800a768:	428b      	cmp	r3, r1
 800a76a:	bf01      	itttt	eq
 800a76c:	6819      	ldreq	r1, [r3, #0]
 800a76e:	685b      	ldreq	r3, [r3, #4]
 800a770:	1949      	addeq	r1, r1, r5
 800a772:	6021      	streq	r1, [r4, #0]
 800a774:	e7ed      	b.n	800a752 <_free_r+0x22>
 800a776:	461a      	mov	r2, r3
 800a778:	685b      	ldr	r3, [r3, #4]
 800a77a:	b10b      	cbz	r3, 800a780 <_free_r+0x50>
 800a77c:	42a3      	cmp	r3, r4
 800a77e:	d9fa      	bls.n	800a776 <_free_r+0x46>
 800a780:	6811      	ldr	r1, [r2, #0]
 800a782:	1855      	adds	r5, r2, r1
 800a784:	42a5      	cmp	r5, r4
 800a786:	d10b      	bne.n	800a7a0 <_free_r+0x70>
 800a788:	6824      	ldr	r4, [r4, #0]
 800a78a:	4421      	add	r1, r4
 800a78c:	1854      	adds	r4, r2, r1
 800a78e:	42a3      	cmp	r3, r4
 800a790:	6011      	str	r1, [r2, #0]
 800a792:	d1e0      	bne.n	800a756 <_free_r+0x26>
 800a794:	681c      	ldr	r4, [r3, #0]
 800a796:	685b      	ldr	r3, [r3, #4]
 800a798:	6053      	str	r3, [r2, #4]
 800a79a:	4421      	add	r1, r4
 800a79c:	6011      	str	r1, [r2, #0]
 800a79e:	e7da      	b.n	800a756 <_free_r+0x26>
 800a7a0:	d902      	bls.n	800a7a8 <_free_r+0x78>
 800a7a2:	230c      	movs	r3, #12
 800a7a4:	6003      	str	r3, [r0, #0]
 800a7a6:	e7d6      	b.n	800a756 <_free_r+0x26>
 800a7a8:	6825      	ldr	r5, [r4, #0]
 800a7aa:	1961      	adds	r1, r4, r5
 800a7ac:	428b      	cmp	r3, r1
 800a7ae:	bf04      	itt	eq
 800a7b0:	6819      	ldreq	r1, [r3, #0]
 800a7b2:	685b      	ldreq	r3, [r3, #4]
 800a7b4:	6063      	str	r3, [r4, #4]
 800a7b6:	bf04      	itt	eq
 800a7b8:	1949      	addeq	r1, r1, r5
 800a7ba:	6021      	streq	r1, [r4, #0]
 800a7bc:	6054      	str	r4, [r2, #4]
 800a7be:	e7ca      	b.n	800a756 <_free_r+0x26>
 800a7c0:	b003      	add	sp, #12
 800a7c2:	bd30      	pop	{r4, r5, pc}
 800a7c4:	20000460 	.word	0x20000460

0800a7c8 <sbrk_aligned>:
 800a7c8:	b570      	push	{r4, r5, r6, lr}
 800a7ca:	4e0e      	ldr	r6, [pc, #56]	; (800a804 <sbrk_aligned+0x3c>)
 800a7cc:	460c      	mov	r4, r1
 800a7ce:	6831      	ldr	r1, [r6, #0]
 800a7d0:	4605      	mov	r5, r0
 800a7d2:	b911      	cbnz	r1, 800a7da <sbrk_aligned+0x12>
 800a7d4:	f000 fb7a 	bl	800aecc <_sbrk_r>
 800a7d8:	6030      	str	r0, [r6, #0]
 800a7da:	4621      	mov	r1, r4
 800a7dc:	4628      	mov	r0, r5
 800a7de:	f000 fb75 	bl	800aecc <_sbrk_r>
 800a7e2:	1c43      	adds	r3, r0, #1
 800a7e4:	d00a      	beq.n	800a7fc <sbrk_aligned+0x34>
 800a7e6:	1cc4      	adds	r4, r0, #3
 800a7e8:	f024 0403 	bic.w	r4, r4, #3
 800a7ec:	42a0      	cmp	r0, r4
 800a7ee:	d007      	beq.n	800a800 <sbrk_aligned+0x38>
 800a7f0:	1a21      	subs	r1, r4, r0
 800a7f2:	4628      	mov	r0, r5
 800a7f4:	f000 fb6a 	bl	800aecc <_sbrk_r>
 800a7f8:	3001      	adds	r0, #1
 800a7fa:	d101      	bne.n	800a800 <sbrk_aligned+0x38>
 800a7fc:	f04f 34ff 	mov.w	r4, #4294967295
 800a800:	4620      	mov	r0, r4
 800a802:	bd70      	pop	{r4, r5, r6, pc}
 800a804:	20000464 	.word	0x20000464

0800a808 <_malloc_r>:
 800a808:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a80c:	1ccd      	adds	r5, r1, #3
 800a80e:	f025 0503 	bic.w	r5, r5, #3
 800a812:	3508      	adds	r5, #8
 800a814:	2d0c      	cmp	r5, #12
 800a816:	bf38      	it	cc
 800a818:	250c      	movcc	r5, #12
 800a81a:	2d00      	cmp	r5, #0
 800a81c:	4607      	mov	r7, r0
 800a81e:	db01      	blt.n	800a824 <_malloc_r+0x1c>
 800a820:	42a9      	cmp	r1, r5
 800a822:	d905      	bls.n	800a830 <_malloc_r+0x28>
 800a824:	230c      	movs	r3, #12
 800a826:	603b      	str	r3, [r7, #0]
 800a828:	2600      	movs	r6, #0
 800a82a:	4630      	mov	r0, r6
 800a82c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a830:	4e2e      	ldr	r6, [pc, #184]	; (800a8ec <_malloc_r+0xe4>)
 800a832:	f000 fbf5 	bl	800b020 <__malloc_lock>
 800a836:	6833      	ldr	r3, [r6, #0]
 800a838:	461c      	mov	r4, r3
 800a83a:	bb34      	cbnz	r4, 800a88a <_malloc_r+0x82>
 800a83c:	4629      	mov	r1, r5
 800a83e:	4638      	mov	r0, r7
 800a840:	f7ff ffc2 	bl	800a7c8 <sbrk_aligned>
 800a844:	1c43      	adds	r3, r0, #1
 800a846:	4604      	mov	r4, r0
 800a848:	d14d      	bne.n	800a8e6 <_malloc_r+0xde>
 800a84a:	6834      	ldr	r4, [r6, #0]
 800a84c:	4626      	mov	r6, r4
 800a84e:	2e00      	cmp	r6, #0
 800a850:	d140      	bne.n	800a8d4 <_malloc_r+0xcc>
 800a852:	6823      	ldr	r3, [r4, #0]
 800a854:	4631      	mov	r1, r6
 800a856:	4638      	mov	r0, r7
 800a858:	eb04 0803 	add.w	r8, r4, r3
 800a85c:	f000 fb36 	bl	800aecc <_sbrk_r>
 800a860:	4580      	cmp	r8, r0
 800a862:	d13a      	bne.n	800a8da <_malloc_r+0xd2>
 800a864:	6821      	ldr	r1, [r4, #0]
 800a866:	3503      	adds	r5, #3
 800a868:	1a6d      	subs	r5, r5, r1
 800a86a:	f025 0503 	bic.w	r5, r5, #3
 800a86e:	3508      	adds	r5, #8
 800a870:	2d0c      	cmp	r5, #12
 800a872:	bf38      	it	cc
 800a874:	250c      	movcc	r5, #12
 800a876:	4629      	mov	r1, r5
 800a878:	4638      	mov	r0, r7
 800a87a:	f7ff ffa5 	bl	800a7c8 <sbrk_aligned>
 800a87e:	3001      	adds	r0, #1
 800a880:	d02b      	beq.n	800a8da <_malloc_r+0xd2>
 800a882:	6823      	ldr	r3, [r4, #0]
 800a884:	442b      	add	r3, r5
 800a886:	6023      	str	r3, [r4, #0]
 800a888:	e00e      	b.n	800a8a8 <_malloc_r+0xa0>
 800a88a:	6822      	ldr	r2, [r4, #0]
 800a88c:	1b52      	subs	r2, r2, r5
 800a88e:	d41e      	bmi.n	800a8ce <_malloc_r+0xc6>
 800a890:	2a0b      	cmp	r2, #11
 800a892:	d916      	bls.n	800a8c2 <_malloc_r+0xba>
 800a894:	1961      	adds	r1, r4, r5
 800a896:	42a3      	cmp	r3, r4
 800a898:	6025      	str	r5, [r4, #0]
 800a89a:	bf18      	it	ne
 800a89c:	6059      	strne	r1, [r3, #4]
 800a89e:	6863      	ldr	r3, [r4, #4]
 800a8a0:	bf08      	it	eq
 800a8a2:	6031      	streq	r1, [r6, #0]
 800a8a4:	5162      	str	r2, [r4, r5]
 800a8a6:	604b      	str	r3, [r1, #4]
 800a8a8:	4638      	mov	r0, r7
 800a8aa:	f104 060b 	add.w	r6, r4, #11
 800a8ae:	f000 fbbd 	bl	800b02c <__malloc_unlock>
 800a8b2:	f026 0607 	bic.w	r6, r6, #7
 800a8b6:	1d23      	adds	r3, r4, #4
 800a8b8:	1af2      	subs	r2, r6, r3
 800a8ba:	d0b6      	beq.n	800a82a <_malloc_r+0x22>
 800a8bc:	1b9b      	subs	r3, r3, r6
 800a8be:	50a3      	str	r3, [r4, r2]
 800a8c0:	e7b3      	b.n	800a82a <_malloc_r+0x22>
 800a8c2:	6862      	ldr	r2, [r4, #4]
 800a8c4:	42a3      	cmp	r3, r4
 800a8c6:	bf0c      	ite	eq
 800a8c8:	6032      	streq	r2, [r6, #0]
 800a8ca:	605a      	strne	r2, [r3, #4]
 800a8cc:	e7ec      	b.n	800a8a8 <_malloc_r+0xa0>
 800a8ce:	4623      	mov	r3, r4
 800a8d0:	6864      	ldr	r4, [r4, #4]
 800a8d2:	e7b2      	b.n	800a83a <_malloc_r+0x32>
 800a8d4:	4634      	mov	r4, r6
 800a8d6:	6876      	ldr	r6, [r6, #4]
 800a8d8:	e7b9      	b.n	800a84e <_malloc_r+0x46>
 800a8da:	230c      	movs	r3, #12
 800a8dc:	603b      	str	r3, [r7, #0]
 800a8de:	4638      	mov	r0, r7
 800a8e0:	f000 fba4 	bl	800b02c <__malloc_unlock>
 800a8e4:	e7a1      	b.n	800a82a <_malloc_r+0x22>
 800a8e6:	6025      	str	r5, [r4, #0]
 800a8e8:	e7de      	b.n	800a8a8 <_malloc_r+0xa0>
 800a8ea:	bf00      	nop
 800a8ec:	20000460 	.word	0x20000460

0800a8f0 <__sfputc_r>:
 800a8f0:	6893      	ldr	r3, [r2, #8]
 800a8f2:	3b01      	subs	r3, #1
 800a8f4:	2b00      	cmp	r3, #0
 800a8f6:	b410      	push	{r4}
 800a8f8:	6093      	str	r3, [r2, #8]
 800a8fa:	da08      	bge.n	800a90e <__sfputc_r+0x1e>
 800a8fc:	6994      	ldr	r4, [r2, #24]
 800a8fe:	42a3      	cmp	r3, r4
 800a900:	db01      	blt.n	800a906 <__sfputc_r+0x16>
 800a902:	290a      	cmp	r1, #10
 800a904:	d103      	bne.n	800a90e <__sfputc_r+0x1e>
 800a906:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a90a:	f7ff bc31 	b.w	800a170 <__swbuf_r>
 800a90e:	6813      	ldr	r3, [r2, #0]
 800a910:	1c58      	adds	r0, r3, #1
 800a912:	6010      	str	r0, [r2, #0]
 800a914:	7019      	strb	r1, [r3, #0]
 800a916:	4608      	mov	r0, r1
 800a918:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a91c:	4770      	bx	lr

0800a91e <__sfputs_r>:
 800a91e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a920:	4606      	mov	r6, r0
 800a922:	460f      	mov	r7, r1
 800a924:	4614      	mov	r4, r2
 800a926:	18d5      	adds	r5, r2, r3
 800a928:	42ac      	cmp	r4, r5
 800a92a:	d101      	bne.n	800a930 <__sfputs_r+0x12>
 800a92c:	2000      	movs	r0, #0
 800a92e:	e007      	b.n	800a940 <__sfputs_r+0x22>
 800a930:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a934:	463a      	mov	r2, r7
 800a936:	4630      	mov	r0, r6
 800a938:	f7ff ffda 	bl	800a8f0 <__sfputc_r>
 800a93c:	1c43      	adds	r3, r0, #1
 800a93e:	d1f3      	bne.n	800a928 <__sfputs_r+0xa>
 800a940:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a944 <_vfiprintf_r>:
 800a944:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a948:	460d      	mov	r5, r1
 800a94a:	b09d      	sub	sp, #116	; 0x74
 800a94c:	4614      	mov	r4, r2
 800a94e:	4698      	mov	r8, r3
 800a950:	4606      	mov	r6, r0
 800a952:	b118      	cbz	r0, 800a95c <_vfiprintf_r+0x18>
 800a954:	6983      	ldr	r3, [r0, #24]
 800a956:	b90b      	cbnz	r3, 800a95c <_vfiprintf_r+0x18>
 800a958:	f7ff fde4 	bl	800a524 <__sinit>
 800a95c:	4b89      	ldr	r3, [pc, #548]	; (800ab84 <_vfiprintf_r+0x240>)
 800a95e:	429d      	cmp	r5, r3
 800a960:	d11b      	bne.n	800a99a <_vfiprintf_r+0x56>
 800a962:	6875      	ldr	r5, [r6, #4]
 800a964:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a966:	07d9      	lsls	r1, r3, #31
 800a968:	d405      	bmi.n	800a976 <_vfiprintf_r+0x32>
 800a96a:	89ab      	ldrh	r3, [r5, #12]
 800a96c:	059a      	lsls	r2, r3, #22
 800a96e:	d402      	bmi.n	800a976 <_vfiprintf_r+0x32>
 800a970:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a972:	f7ff fe75 	bl	800a660 <__retarget_lock_acquire_recursive>
 800a976:	89ab      	ldrh	r3, [r5, #12]
 800a978:	071b      	lsls	r3, r3, #28
 800a97a:	d501      	bpl.n	800a980 <_vfiprintf_r+0x3c>
 800a97c:	692b      	ldr	r3, [r5, #16]
 800a97e:	b9eb      	cbnz	r3, 800a9bc <_vfiprintf_r+0x78>
 800a980:	4629      	mov	r1, r5
 800a982:	4630      	mov	r0, r6
 800a984:	f7ff fc46 	bl	800a214 <__swsetup_r>
 800a988:	b1c0      	cbz	r0, 800a9bc <_vfiprintf_r+0x78>
 800a98a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a98c:	07dc      	lsls	r4, r3, #31
 800a98e:	d50e      	bpl.n	800a9ae <_vfiprintf_r+0x6a>
 800a990:	f04f 30ff 	mov.w	r0, #4294967295
 800a994:	b01d      	add	sp, #116	; 0x74
 800a996:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a99a:	4b7b      	ldr	r3, [pc, #492]	; (800ab88 <_vfiprintf_r+0x244>)
 800a99c:	429d      	cmp	r5, r3
 800a99e:	d101      	bne.n	800a9a4 <_vfiprintf_r+0x60>
 800a9a0:	68b5      	ldr	r5, [r6, #8]
 800a9a2:	e7df      	b.n	800a964 <_vfiprintf_r+0x20>
 800a9a4:	4b79      	ldr	r3, [pc, #484]	; (800ab8c <_vfiprintf_r+0x248>)
 800a9a6:	429d      	cmp	r5, r3
 800a9a8:	bf08      	it	eq
 800a9aa:	68f5      	ldreq	r5, [r6, #12]
 800a9ac:	e7da      	b.n	800a964 <_vfiprintf_r+0x20>
 800a9ae:	89ab      	ldrh	r3, [r5, #12]
 800a9b0:	0598      	lsls	r0, r3, #22
 800a9b2:	d4ed      	bmi.n	800a990 <_vfiprintf_r+0x4c>
 800a9b4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a9b6:	f7ff fe54 	bl	800a662 <__retarget_lock_release_recursive>
 800a9ba:	e7e9      	b.n	800a990 <_vfiprintf_r+0x4c>
 800a9bc:	2300      	movs	r3, #0
 800a9be:	9309      	str	r3, [sp, #36]	; 0x24
 800a9c0:	2320      	movs	r3, #32
 800a9c2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a9c6:	f8cd 800c 	str.w	r8, [sp, #12]
 800a9ca:	2330      	movs	r3, #48	; 0x30
 800a9cc:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800ab90 <_vfiprintf_r+0x24c>
 800a9d0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a9d4:	f04f 0901 	mov.w	r9, #1
 800a9d8:	4623      	mov	r3, r4
 800a9da:	469a      	mov	sl, r3
 800a9dc:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a9e0:	b10a      	cbz	r2, 800a9e6 <_vfiprintf_r+0xa2>
 800a9e2:	2a25      	cmp	r2, #37	; 0x25
 800a9e4:	d1f9      	bne.n	800a9da <_vfiprintf_r+0x96>
 800a9e6:	ebba 0b04 	subs.w	fp, sl, r4
 800a9ea:	d00b      	beq.n	800aa04 <_vfiprintf_r+0xc0>
 800a9ec:	465b      	mov	r3, fp
 800a9ee:	4622      	mov	r2, r4
 800a9f0:	4629      	mov	r1, r5
 800a9f2:	4630      	mov	r0, r6
 800a9f4:	f7ff ff93 	bl	800a91e <__sfputs_r>
 800a9f8:	3001      	adds	r0, #1
 800a9fa:	f000 80aa 	beq.w	800ab52 <_vfiprintf_r+0x20e>
 800a9fe:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800aa00:	445a      	add	r2, fp
 800aa02:	9209      	str	r2, [sp, #36]	; 0x24
 800aa04:	f89a 3000 	ldrb.w	r3, [sl]
 800aa08:	2b00      	cmp	r3, #0
 800aa0a:	f000 80a2 	beq.w	800ab52 <_vfiprintf_r+0x20e>
 800aa0e:	2300      	movs	r3, #0
 800aa10:	f04f 32ff 	mov.w	r2, #4294967295
 800aa14:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800aa18:	f10a 0a01 	add.w	sl, sl, #1
 800aa1c:	9304      	str	r3, [sp, #16]
 800aa1e:	9307      	str	r3, [sp, #28]
 800aa20:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800aa24:	931a      	str	r3, [sp, #104]	; 0x68
 800aa26:	4654      	mov	r4, sl
 800aa28:	2205      	movs	r2, #5
 800aa2a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800aa2e:	4858      	ldr	r0, [pc, #352]	; (800ab90 <_vfiprintf_r+0x24c>)
 800aa30:	f7f5 fbce 	bl	80001d0 <memchr>
 800aa34:	9a04      	ldr	r2, [sp, #16]
 800aa36:	b9d8      	cbnz	r0, 800aa70 <_vfiprintf_r+0x12c>
 800aa38:	06d1      	lsls	r1, r2, #27
 800aa3a:	bf44      	itt	mi
 800aa3c:	2320      	movmi	r3, #32
 800aa3e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800aa42:	0713      	lsls	r3, r2, #28
 800aa44:	bf44      	itt	mi
 800aa46:	232b      	movmi	r3, #43	; 0x2b
 800aa48:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800aa4c:	f89a 3000 	ldrb.w	r3, [sl]
 800aa50:	2b2a      	cmp	r3, #42	; 0x2a
 800aa52:	d015      	beq.n	800aa80 <_vfiprintf_r+0x13c>
 800aa54:	9a07      	ldr	r2, [sp, #28]
 800aa56:	4654      	mov	r4, sl
 800aa58:	2000      	movs	r0, #0
 800aa5a:	f04f 0c0a 	mov.w	ip, #10
 800aa5e:	4621      	mov	r1, r4
 800aa60:	f811 3b01 	ldrb.w	r3, [r1], #1
 800aa64:	3b30      	subs	r3, #48	; 0x30
 800aa66:	2b09      	cmp	r3, #9
 800aa68:	d94e      	bls.n	800ab08 <_vfiprintf_r+0x1c4>
 800aa6a:	b1b0      	cbz	r0, 800aa9a <_vfiprintf_r+0x156>
 800aa6c:	9207      	str	r2, [sp, #28]
 800aa6e:	e014      	b.n	800aa9a <_vfiprintf_r+0x156>
 800aa70:	eba0 0308 	sub.w	r3, r0, r8
 800aa74:	fa09 f303 	lsl.w	r3, r9, r3
 800aa78:	4313      	orrs	r3, r2
 800aa7a:	9304      	str	r3, [sp, #16]
 800aa7c:	46a2      	mov	sl, r4
 800aa7e:	e7d2      	b.n	800aa26 <_vfiprintf_r+0xe2>
 800aa80:	9b03      	ldr	r3, [sp, #12]
 800aa82:	1d19      	adds	r1, r3, #4
 800aa84:	681b      	ldr	r3, [r3, #0]
 800aa86:	9103      	str	r1, [sp, #12]
 800aa88:	2b00      	cmp	r3, #0
 800aa8a:	bfbb      	ittet	lt
 800aa8c:	425b      	neglt	r3, r3
 800aa8e:	f042 0202 	orrlt.w	r2, r2, #2
 800aa92:	9307      	strge	r3, [sp, #28]
 800aa94:	9307      	strlt	r3, [sp, #28]
 800aa96:	bfb8      	it	lt
 800aa98:	9204      	strlt	r2, [sp, #16]
 800aa9a:	7823      	ldrb	r3, [r4, #0]
 800aa9c:	2b2e      	cmp	r3, #46	; 0x2e
 800aa9e:	d10c      	bne.n	800aaba <_vfiprintf_r+0x176>
 800aaa0:	7863      	ldrb	r3, [r4, #1]
 800aaa2:	2b2a      	cmp	r3, #42	; 0x2a
 800aaa4:	d135      	bne.n	800ab12 <_vfiprintf_r+0x1ce>
 800aaa6:	9b03      	ldr	r3, [sp, #12]
 800aaa8:	1d1a      	adds	r2, r3, #4
 800aaaa:	681b      	ldr	r3, [r3, #0]
 800aaac:	9203      	str	r2, [sp, #12]
 800aaae:	2b00      	cmp	r3, #0
 800aab0:	bfb8      	it	lt
 800aab2:	f04f 33ff 	movlt.w	r3, #4294967295
 800aab6:	3402      	adds	r4, #2
 800aab8:	9305      	str	r3, [sp, #20]
 800aaba:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800aba0 <_vfiprintf_r+0x25c>
 800aabe:	7821      	ldrb	r1, [r4, #0]
 800aac0:	2203      	movs	r2, #3
 800aac2:	4650      	mov	r0, sl
 800aac4:	f7f5 fb84 	bl	80001d0 <memchr>
 800aac8:	b140      	cbz	r0, 800aadc <_vfiprintf_r+0x198>
 800aaca:	2340      	movs	r3, #64	; 0x40
 800aacc:	eba0 000a 	sub.w	r0, r0, sl
 800aad0:	fa03 f000 	lsl.w	r0, r3, r0
 800aad4:	9b04      	ldr	r3, [sp, #16]
 800aad6:	4303      	orrs	r3, r0
 800aad8:	3401      	adds	r4, #1
 800aada:	9304      	str	r3, [sp, #16]
 800aadc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800aae0:	482c      	ldr	r0, [pc, #176]	; (800ab94 <_vfiprintf_r+0x250>)
 800aae2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800aae6:	2206      	movs	r2, #6
 800aae8:	f7f5 fb72 	bl	80001d0 <memchr>
 800aaec:	2800      	cmp	r0, #0
 800aaee:	d03f      	beq.n	800ab70 <_vfiprintf_r+0x22c>
 800aaf0:	4b29      	ldr	r3, [pc, #164]	; (800ab98 <_vfiprintf_r+0x254>)
 800aaf2:	bb1b      	cbnz	r3, 800ab3c <_vfiprintf_r+0x1f8>
 800aaf4:	9b03      	ldr	r3, [sp, #12]
 800aaf6:	3307      	adds	r3, #7
 800aaf8:	f023 0307 	bic.w	r3, r3, #7
 800aafc:	3308      	adds	r3, #8
 800aafe:	9303      	str	r3, [sp, #12]
 800ab00:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ab02:	443b      	add	r3, r7
 800ab04:	9309      	str	r3, [sp, #36]	; 0x24
 800ab06:	e767      	b.n	800a9d8 <_vfiprintf_r+0x94>
 800ab08:	fb0c 3202 	mla	r2, ip, r2, r3
 800ab0c:	460c      	mov	r4, r1
 800ab0e:	2001      	movs	r0, #1
 800ab10:	e7a5      	b.n	800aa5e <_vfiprintf_r+0x11a>
 800ab12:	2300      	movs	r3, #0
 800ab14:	3401      	adds	r4, #1
 800ab16:	9305      	str	r3, [sp, #20]
 800ab18:	4619      	mov	r1, r3
 800ab1a:	f04f 0c0a 	mov.w	ip, #10
 800ab1e:	4620      	mov	r0, r4
 800ab20:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ab24:	3a30      	subs	r2, #48	; 0x30
 800ab26:	2a09      	cmp	r2, #9
 800ab28:	d903      	bls.n	800ab32 <_vfiprintf_r+0x1ee>
 800ab2a:	2b00      	cmp	r3, #0
 800ab2c:	d0c5      	beq.n	800aaba <_vfiprintf_r+0x176>
 800ab2e:	9105      	str	r1, [sp, #20]
 800ab30:	e7c3      	b.n	800aaba <_vfiprintf_r+0x176>
 800ab32:	fb0c 2101 	mla	r1, ip, r1, r2
 800ab36:	4604      	mov	r4, r0
 800ab38:	2301      	movs	r3, #1
 800ab3a:	e7f0      	b.n	800ab1e <_vfiprintf_r+0x1da>
 800ab3c:	ab03      	add	r3, sp, #12
 800ab3e:	9300      	str	r3, [sp, #0]
 800ab40:	462a      	mov	r2, r5
 800ab42:	4b16      	ldr	r3, [pc, #88]	; (800ab9c <_vfiprintf_r+0x258>)
 800ab44:	a904      	add	r1, sp, #16
 800ab46:	4630      	mov	r0, r6
 800ab48:	f3af 8000 	nop.w
 800ab4c:	4607      	mov	r7, r0
 800ab4e:	1c78      	adds	r0, r7, #1
 800ab50:	d1d6      	bne.n	800ab00 <_vfiprintf_r+0x1bc>
 800ab52:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ab54:	07d9      	lsls	r1, r3, #31
 800ab56:	d405      	bmi.n	800ab64 <_vfiprintf_r+0x220>
 800ab58:	89ab      	ldrh	r3, [r5, #12]
 800ab5a:	059a      	lsls	r2, r3, #22
 800ab5c:	d402      	bmi.n	800ab64 <_vfiprintf_r+0x220>
 800ab5e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ab60:	f7ff fd7f 	bl	800a662 <__retarget_lock_release_recursive>
 800ab64:	89ab      	ldrh	r3, [r5, #12]
 800ab66:	065b      	lsls	r3, r3, #25
 800ab68:	f53f af12 	bmi.w	800a990 <_vfiprintf_r+0x4c>
 800ab6c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ab6e:	e711      	b.n	800a994 <_vfiprintf_r+0x50>
 800ab70:	ab03      	add	r3, sp, #12
 800ab72:	9300      	str	r3, [sp, #0]
 800ab74:	462a      	mov	r2, r5
 800ab76:	4b09      	ldr	r3, [pc, #36]	; (800ab9c <_vfiprintf_r+0x258>)
 800ab78:	a904      	add	r1, sp, #16
 800ab7a:	4630      	mov	r0, r6
 800ab7c:	f000 f880 	bl	800ac80 <_printf_i>
 800ab80:	e7e4      	b.n	800ab4c <_vfiprintf_r+0x208>
 800ab82:	bf00      	nop
 800ab84:	0800b468 	.word	0x0800b468
 800ab88:	0800b488 	.word	0x0800b488
 800ab8c:	0800b448 	.word	0x0800b448
 800ab90:	0800b4a8 	.word	0x0800b4a8
 800ab94:	0800b4b2 	.word	0x0800b4b2
 800ab98:	00000000 	.word	0x00000000
 800ab9c:	0800a91f 	.word	0x0800a91f
 800aba0:	0800b4ae 	.word	0x0800b4ae

0800aba4 <_printf_common>:
 800aba4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800aba8:	4616      	mov	r6, r2
 800abaa:	4699      	mov	r9, r3
 800abac:	688a      	ldr	r2, [r1, #8]
 800abae:	690b      	ldr	r3, [r1, #16]
 800abb0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800abb4:	4293      	cmp	r3, r2
 800abb6:	bfb8      	it	lt
 800abb8:	4613      	movlt	r3, r2
 800abba:	6033      	str	r3, [r6, #0]
 800abbc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800abc0:	4607      	mov	r7, r0
 800abc2:	460c      	mov	r4, r1
 800abc4:	b10a      	cbz	r2, 800abca <_printf_common+0x26>
 800abc6:	3301      	adds	r3, #1
 800abc8:	6033      	str	r3, [r6, #0]
 800abca:	6823      	ldr	r3, [r4, #0]
 800abcc:	0699      	lsls	r1, r3, #26
 800abce:	bf42      	ittt	mi
 800abd0:	6833      	ldrmi	r3, [r6, #0]
 800abd2:	3302      	addmi	r3, #2
 800abd4:	6033      	strmi	r3, [r6, #0]
 800abd6:	6825      	ldr	r5, [r4, #0]
 800abd8:	f015 0506 	ands.w	r5, r5, #6
 800abdc:	d106      	bne.n	800abec <_printf_common+0x48>
 800abde:	f104 0a19 	add.w	sl, r4, #25
 800abe2:	68e3      	ldr	r3, [r4, #12]
 800abe4:	6832      	ldr	r2, [r6, #0]
 800abe6:	1a9b      	subs	r3, r3, r2
 800abe8:	42ab      	cmp	r3, r5
 800abea:	dc26      	bgt.n	800ac3a <_printf_common+0x96>
 800abec:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800abf0:	1e13      	subs	r3, r2, #0
 800abf2:	6822      	ldr	r2, [r4, #0]
 800abf4:	bf18      	it	ne
 800abf6:	2301      	movne	r3, #1
 800abf8:	0692      	lsls	r2, r2, #26
 800abfa:	d42b      	bmi.n	800ac54 <_printf_common+0xb0>
 800abfc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800ac00:	4649      	mov	r1, r9
 800ac02:	4638      	mov	r0, r7
 800ac04:	47c0      	blx	r8
 800ac06:	3001      	adds	r0, #1
 800ac08:	d01e      	beq.n	800ac48 <_printf_common+0xa4>
 800ac0a:	6823      	ldr	r3, [r4, #0]
 800ac0c:	68e5      	ldr	r5, [r4, #12]
 800ac0e:	6832      	ldr	r2, [r6, #0]
 800ac10:	f003 0306 	and.w	r3, r3, #6
 800ac14:	2b04      	cmp	r3, #4
 800ac16:	bf08      	it	eq
 800ac18:	1aad      	subeq	r5, r5, r2
 800ac1a:	68a3      	ldr	r3, [r4, #8]
 800ac1c:	6922      	ldr	r2, [r4, #16]
 800ac1e:	bf0c      	ite	eq
 800ac20:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800ac24:	2500      	movne	r5, #0
 800ac26:	4293      	cmp	r3, r2
 800ac28:	bfc4      	itt	gt
 800ac2a:	1a9b      	subgt	r3, r3, r2
 800ac2c:	18ed      	addgt	r5, r5, r3
 800ac2e:	2600      	movs	r6, #0
 800ac30:	341a      	adds	r4, #26
 800ac32:	42b5      	cmp	r5, r6
 800ac34:	d11a      	bne.n	800ac6c <_printf_common+0xc8>
 800ac36:	2000      	movs	r0, #0
 800ac38:	e008      	b.n	800ac4c <_printf_common+0xa8>
 800ac3a:	2301      	movs	r3, #1
 800ac3c:	4652      	mov	r2, sl
 800ac3e:	4649      	mov	r1, r9
 800ac40:	4638      	mov	r0, r7
 800ac42:	47c0      	blx	r8
 800ac44:	3001      	adds	r0, #1
 800ac46:	d103      	bne.n	800ac50 <_printf_common+0xac>
 800ac48:	f04f 30ff 	mov.w	r0, #4294967295
 800ac4c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ac50:	3501      	adds	r5, #1
 800ac52:	e7c6      	b.n	800abe2 <_printf_common+0x3e>
 800ac54:	18e1      	adds	r1, r4, r3
 800ac56:	1c5a      	adds	r2, r3, #1
 800ac58:	2030      	movs	r0, #48	; 0x30
 800ac5a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800ac5e:	4422      	add	r2, r4
 800ac60:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800ac64:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800ac68:	3302      	adds	r3, #2
 800ac6a:	e7c7      	b.n	800abfc <_printf_common+0x58>
 800ac6c:	2301      	movs	r3, #1
 800ac6e:	4622      	mov	r2, r4
 800ac70:	4649      	mov	r1, r9
 800ac72:	4638      	mov	r0, r7
 800ac74:	47c0      	blx	r8
 800ac76:	3001      	adds	r0, #1
 800ac78:	d0e6      	beq.n	800ac48 <_printf_common+0xa4>
 800ac7a:	3601      	adds	r6, #1
 800ac7c:	e7d9      	b.n	800ac32 <_printf_common+0x8e>
	...

0800ac80 <_printf_i>:
 800ac80:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ac84:	7e0f      	ldrb	r7, [r1, #24]
 800ac86:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800ac88:	2f78      	cmp	r7, #120	; 0x78
 800ac8a:	4691      	mov	r9, r2
 800ac8c:	4680      	mov	r8, r0
 800ac8e:	460c      	mov	r4, r1
 800ac90:	469a      	mov	sl, r3
 800ac92:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800ac96:	d807      	bhi.n	800aca8 <_printf_i+0x28>
 800ac98:	2f62      	cmp	r7, #98	; 0x62
 800ac9a:	d80a      	bhi.n	800acb2 <_printf_i+0x32>
 800ac9c:	2f00      	cmp	r7, #0
 800ac9e:	f000 80d8 	beq.w	800ae52 <_printf_i+0x1d2>
 800aca2:	2f58      	cmp	r7, #88	; 0x58
 800aca4:	f000 80a3 	beq.w	800adee <_printf_i+0x16e>
 800aca8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800acac:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800acb0:	e03a      	b.n	800ad28 <_printf_i+0xa8>
 800acb2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800acb6:	2b15      	cmp	r3, #21
 800acb8:	d8f6      	bhi.n	800aca8 <_printf_i+0x28>
 800acba:	a101      	add	r1, pc, #4	; (adr r1, 800acc0 <_printf_i+0x40>)
 800acbc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800acc0:	0800ad19 	.word	0x0800ad19
 800acc4:	0800ad2d 	.word	0x0800ad2d
 800acc8:	0800aca9 	.word	0x0800aca9
 800accc:	0800aca9 	.word	0x0800aca9
 800acd0:	0800aca9 	.word	0x0800aca9
 800acd4:	0800aca9 	.word	0x0800aca9
 800acd8:	0800ad2d 	.word	0x0800ad2d
 800acdc:	0800aca9 	.word	0x0800aca9
 800ace0:	0800aca9 	.word	0x0800aca9
 800ace4:	0800aca9 	.word	0x0800aca9
 800ace8:	0800aca9 	.word	0x0800aca9
 800acec:	0800ae39 	.word	0x0800ae39
 800acf0:	0800ad5d 	.word	0x0800ad5d
 800acf4:	0800ae1b 	.word	0x0800ae1b
 800acf8:	0800aca9 	.word	0x0800aca9
 800acfc:	0800aca9 	.word	0x0800aca9
 800ad00:	0800ae5b 	.word	0x0800ae5b
 800ad04:	0800aca9 	.word	0x0800aca9
 800ad08:	0800ad5d 	.word	0x0800ad5d
 800ad0c:	0800aca9 	.word	0x0800aca9
 800ad10:	0800aca9 	.word	0x0800aca9
 800ad14:	0800ae23 	.word	0x0800ae23
 800ad18:	682b      	ldr	r3, [r5, #0]
 800ad1a:	1d1a      	adds	r2, r3, #4
 800ad1c:	681b      	ldr	r3, [r3, #0]
 800ad1e:	602a      	str	r2, [r5, #0]
 800ad20:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800ad24:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800ad28:	2301      	movs	r3, #1
 800ad2a:	e0a3      	b.n	800ae74 <_printf_i+0x1f4>
 800ad2c:	6820      	ldr	r0, [r4, #0]
 800ad2e:	6829      	ldr	r1, [r5, #0]
 800ad30:	0606      	lsls	r6, r0, #24
 800ad32:	f101 0304 	add.w	r3, r1, #4
 800ad36:	d50a      	bpl.n	800ad4e <_printf_i+0xce>
 800ad38:	680e      	ldr	r6, [r1, #0]
 800ad3a:	602b      	str	r3, [r5, #0]
 800ad3c:	2e00      	cmp	r6, #0
 800ad3e:	da03      	bge.n	800ad48 <_printf_i+0xc8>
 800ad40:	232d      	movs	r3, #45	; 0x2d
 800ad42:	4276      	negs	r6, r6
 800ad44:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ad48:	485e      	ldr	r0, [pc, #376]	; (800aec4 <_printf_i+0x244>)
 800ad4a:	230a      	movs	r3, #10
 800ad4c:	e019      	b.n	800ad82 <_printf_i+0x102>
 800ad4e:	680e      	ldr	r6, [r1, #0]
 800ad50:	602b      	str	r3, [r5, #0]
 800ad52:	f010 0f40 	tst.w	r0, #64	; 0x40
 800ad56:	bf18      	it	ne
 800ad58:	b236      	sxthne	r6, r6
 800ad5a:	e7ef      	b.n	800ad3c <_printf_i+0xbc>
 800ad5c:	682b      	ldr	r3, [r5, #0]
 800ad5e:	6820      	ldr	r0, [r4, #0]
 800ad60:	1d19      	adds	r1, r3, #4
 800ad62:	6029      	str	r1, [r5, #0]
 800ad64:	0601      	lsls	r1, r0, #24
 800ad66:	d501      	bpl.n	800ad6c <_printf_i+0xec>
 800ad68:	681e      	ldr	r6, [r3, #0]
 800ad6a:	e002      	b.n	800ad72 <_printf_i+0xf2>
 800ad6c:	0646      	lsls	r6, r0, #25
 800ad6e:	d5fb      	bpl.n	800ad68 <_printf_i+0xe8>
 800ad70:	881e      	ldrh	r6, [r3, #0]
 800ad72:	4854      	ldr	r0, [pc, #336]	; (800aec4 <_printf_i+0x244>)
 800ad74:	2f6f      	cmp	r7, #111	; 0x6f
 800ad76:	bf0c      	ite	eq
 800ad78:	2308      	moveq	r3, #8
 800ad7a:	230a      	movne	r3, #10
 800ad7c:	2100      	movs	r1, #0
 800ad7e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800ad82:	6865      	ldr	r5, [r4, #4]
 800ad84:	60a5      	str	r5, [r4, #8]
 800ad86:	2d00      	cmp	r5, #0
 800ad88:	bfa2      	ittt	ge
 800ad8a:	6821      	ldrge	r1, [r4, #0]
 800ad8c:	f021 0104 	bicge.w	r1, r1, #4
 800ad90:	6021      	strge	r1, [r4, #0]
 800ad92:	b90e      	cbnz	r6, 800ad98 <_printf_i+0x118>
 800ad94:	2d00      	cmp	r5, #0
 800ad96:	d04d      	beq.n	800ae34 <_printf_i+0x1b4>
 800ad98:	4615      	mov	r5, r2
 800ad9a:	fbb6 f1f3 	udiv	r1, r6, r3
 800ad9e:	fb03 6711 	mls	r7, r3, r1, r6
 800ada2:	5dc7      	ldrb	r7, [r0, r7]
 800ada4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800ada8:	4637      	mov	r7, r6
 800adaa:	42bb      	cmp	r3, r7
 800adac:	460e      	mov	r6, r1
 800adae:	d9f4      	bls.n	800ad9a <_printf_i+0x11a>
 800adb0:	2b08      	cmp	r3, #8
 800adb2:	d10b      	bne.n	800adcc <_printf_i+0x14c>
 800adb4:	6823      	ldr	r3, [r4, #0]
 800adb6:	07de      	lsls	r6, r3, #31
 800adb8:	d508      	bpl.n	800adcc <_printf_i+0x14c>
 800adba:	6923      	ldr	r3, [r4, #16]
 800adbc:	6861      	ldr	r1, [r4, #4]
 800adbe:	4299      	cmp	r1, r3
 800adc0:	bfde      	ittt	le
 800adc2:	2330      	movle	r3, #48	; 0x30
 800adc4:	f805 3c01 	strble.w	r3, [r5, #-1]
 800adc8:	f105 35ff 	addle.w	r5, r5, #4294967295
 800adcc:	1b52      	subs	r2, r2, r5
 800adce:	6122      	str	r2, [r4, #16]
 800add0:	f8cd a000 	str.w	sl, [sp]
 800add4:	464b      	mov	r3, r9
 800add6:	aa03      	add	r2, sp, #12
 800add8:	4621      	mov	r1, r4
 800adda:	4640      	mov	r0, r8
 800addc:	f7ff fee2 	bl	800aba4 <_printf_common>
 800ade0:	3001      	adds	r0, #1
 800ade2:	d14c      	bne.n	800ae7e <_printf_i+0x1fe>
 800ade4:	f04f 30ff 	mov.w	r0, #4294967295
 800ade8:	b004      	add	sp, #16
 800adea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800adee:	4835      	ldr	r0, [pc, #212]	; (800aec4 <_printf_i+0x244>)
 800adf0:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800adf4:	6829      	ldr	r1, [r5, #0]
 800adf6:	6823      	ldr	r3, [r4, #0]
 800adf8:	f851 6b04 	ldr.w	r6, [r1], #4
 800adfc:	6029      	str	r1, [r5, #0]
 800adfe:	061d      	lsls	r5, r3, #24
 800ae00:	d514      	bpl.n	800ae2c <_printf_i+0x1ac>
 800ae02:	07df      	lsls	r7, r3, #31
 800ae04:	bf44      	itt	mi
 800ae06:	f043 0320 	orrmi.w	r3, r3, #32
 800ae0a:	6023      	strmi	r3, [r4, #0]
 800ae0c:	b91e      	cbnz	r6, 800ae16 <_printf_i+0x196>
 800ae0e:	6823      	ldr	r3, [r4, #0]
 800ae10:	f023 0320 	bic.w	r3, r3, #32
 800ae14:	6023      	str	r3, [r4, #0]
 800ae16:	2310      	movs	r3, #16
 800ae18:	e7b0      	b.n	800ad7c <_printf_i+0xfc>
 800ae1a:	6823      	ldr	r3, [r4, #0]
 800ae1c:	f043 0320 	orr.w	r3, r3, #32
 800ae20:	6023      	str	r3, [r4, #0]
 800ae22:	2378      	movs	r3, #120	; 0x78
 800ae24:	4828      	ldr	r0, [pc, #160]	; (800aec8 <_printf_i+0x248>)
 800ae26:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800ae2a:	e7e3      	b.n	800adf4 <_printf_i+0x174>
 800ae2c:	0659      	lsls	r1, r3, #25
 800ae2e:	bf48      	it	mi
 800ae30:	b2b6      	uxthmi	r6, r6
 800ae32:	e7e6      	b.n	800ae02 <_printf_i+0x182>
 800ae34:	4615      	mov	r5, r2
 800ae36:	e7bb      	b.n	800adb0 <_printf_i+0x130>
 800ae38:	682b      	ldr	r3, [r5, #0]
 800ae3a:	6826      	ldr	r6, [r4, #0]
 800ae3c:	6961      	ldr	r1, [r4, #20]
 800ae3e:	1d18      	adds	r0, r3, #4
 800ae40:	6028      	str	r0, [r5, #0]
 800ae42:	0635      	lsls	r5, r6, #24
 800ae44:	681b      	ldr	r3, [r3, #0]
 800ae46:	d501      	bpl.n	800ae4c <_printf_i+0x1cc>
 800ae48:	6019      	str	r1, [r3, #0]
 800ae4a:	e002      	b.n	800ae52 <_printf_i+0x1d2>
 800ae4c:	0670      	lsls	r0, r6, #25
 800ae4e:	d5fb      	bpl.n	800ae48 <_printf_i+0x1c8>
 800ae50:	8019      	strh	r1, [r3, #0]
 800ae52:	2300      	movs	r3, #0
 800ae54:	6123      	str	r3, [r4, #16]
 800ae56:	4615      	mov	r5, r2
 800ae58:	e7ba      	b.n	800add0 <_printf_i+0x150>
 800ae5a:	682b      	ldr	r3, [r5, #0]
 800ae5c:	1d1a      	adds	r2, r3, #4
 800ae5e:	602a      	str	r2, [r5, #0]
 800ae60:	681d      	ldr	r5, [r3, #0]
 800ae62:	6862      	ldr	r2, [r4, #4]
 800ae64:	2100      	movs	r1, #0
 800ae66:	4628      	mov	r0, r5
 800ae68:	f7f5 f9b2 	bl	80001d0 <memchr>
 800ae6c:	b108      	cbz	r0, 800ae72 <_printf_i+0x1f2>
 800ae6e:	1b40      	subs	r0, r0, r5
 800ae70:	6060      	str	r0, [r4, #4]
 800ae72:	6863      	ldr	r3, [r4, #4]
 800ae74:	6123      	str	r3, [r4, #16]
 800ae76:	2300      	movs	r3, #0
 800ae78:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ae7c:	e7a8      	b.n	800add0 <_printf_i+0x150>
 800ae7e:	6923      	ldr	r3, [r4, #16]
 800ae80:	462a      	mov	r2, r5
 800ae82:	4649      	mov	r1, r9
 800ae84:	4640      	mov	r0, r8
 800ae86:	47d0      	blx	sl
 800ae88:	3001      	adds	r0, #1
 800ae8a:	d0ab      	beq.n	800ade4 <_printf_i+0x164>
 800ae8c:	6823      	ldr	r3, [r4, #0]
 800ae8e:	079b      	lsls	r3, r3, #30
 800ae90:	d413      	bmi.n	800aeba <_printf_i+0x23a>
 800ae92:	68e0      	ldr	r0, [r4, #12]
 800ae94:	9b03      	ldr	r3, [sp, #12]
 800ae96:	4298      	cmp	r0, r3
 800ae98:	bfb8      	it	lt
 800ae9a:	4618      	movlt	r0, r3
 800ae9c:	e7a4      	b.n	800ade8 <_printf_i+0x168>
 800ae9e:	2301      	movs	r3, #1
 800aea0:	4632      	mov	r2, r6
 800aea2:	4649      	mov	r1, r9
 800aea4:	4640      	mov	r0, r8
 800aea6:	47d0      	blx	sl
 800aea8:	3001      	adds	r0, #1
 800aeaa:	d09b      	beq.n	800ade4 <_printf_i+0x164>
 800aeac:	3501      	adds	r5, #1
 800aeae:	68e3      	ldr	r3, [r4, #12]
 800aeb0:	9903      	ldr	r1, [sp, #12]
 800aeb2:	1a5b      	subs	r3, r3, r1
 800aeb4:	42ab      	cmp	r3, r5
 800aeb6:	dcf2      	bgt.n	800ae9e <_printf_i+0x21e>
 800aeb8:	e7eb      	b.n	800ae92 <_printf_i+0x212>
 800aeba:	2500      	movs	r5, #0
 800aebc:	f104 0619 	add.w	r6, r4, #25
 800aec0:	e7f5      	b.n	800aeae <_printf_i+0x22e>
 800aec2:	bf00      	nop
 800aec4:	0800b4b9 	.word	0x0800b4b9
 800aec8:	0800b4ca 	.word	0x0800b4ca

0800aecc <_sbrk_r>:
 800aecc:	b538      	push	{r3, r4, r5, lr}
 800aece:	4d06      	ldr	r5, [pc, #24]	; (800aee8 <_sbrk_r+0x1c>)
 800aed0:	2300      	movs	r3, #0
 800aed2:	4604      	mov	r4, r0
 800aed4:	4608      	mov	r0, r1
 800aed6:	602b      	str	r3, [r5, #0]
 800aed8:	f7f6 f802 	bl	8000ee0 <_sbrk>
 800aedc:	1c43      	adds	r3, r0, #1
 800aede:	d102      	bne.n	800aee6 <_sbrk_r+0x1a>
 800aee0:	682b      	ldr	r3, [r5, #0]
 800aee2:	b103      	cbz	r3, 800aee6 <_sbrk_r+0x1a>
 800aee4:	6023      	str	r3, [r4, #0]
 800aee6:	bd38      	pop	{r3, r4, r5, pc}
 800aee8:	20000468 	.word	0x20000468

0800aeec <__sread>:
 800aeec:	b510      	push	{r4, lr}
 800aeee:	460c      	mov	r4, r1
 800aef0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aef4:	f000 f8a0 	bl	800b038 <_read_r>
 800aef8:	2800      	cmp	r0, #0
 800aefa:	bfab      	itete	ge
 800aefc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800aefe:	89a3      	ldrhlt	r3, [r4, #12]
 800af00:	181b      	addge	r3, r3, r0
 800af02:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800af06:	bfac      	ite	ge
 800af08:	6563      	strge	r3, [r4, #84]	; 0x54
 800af0a:	81a3      	strhlt	r3, [r4, #12]
 800af0c:	bd10      	pop	{r4, pc}

0800af0e <__swrite>:
 800af0e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800af12:	461f      	mov	r7, r3
 800af14:	898b      	ldrh	r3, [r1, #12]
 800af16:	05db      	lsls	r3, r3, #23
 800af18:	4605      	mov	r5, r0
 800af1a:	460c      	mov	r4, r1
 800af1c:	4616      	mov	r6, r2
 800af1e:	d505      	bpl.n	800af2c <__swrite+0x1e>
 800af20:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800af24:	2302      	movs	r3, #2
 800af26:	2200      	movs	r2, #0
 800af28:	f000 f868 	bl	800affc <_lseek_r>
 800af2c:	89a3      	ldrh	r3, [r4, #12]
 800af2e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800af32:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800af36:	81a3      	strh	r3, [r4, #12]
 800af38:	4632      	mov	r2, r6
 800af3a:	463b      	mov	r3, r7
 800af3c:	4628      	mov	r0, r5
 800af3e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800af42:	f000 b817 	b.w	800af74 <_write_r>

0800af46 <__sseek>:
 800af46:	b510      	push	{r4, lr}
 800af48:	460c      	mov	r4, r1
 800af4a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800af4e:	f000 f855 	bl	800affc <_lseek_r>
 800af52:	1c43      	adds	r3, r0, #1
 800af54:	89a3      	ldrh	r3, [r4, #12]
 800af56:	bf15      	itete	ne
 800af58:	6560      	strne	r0, [r4, #84]	; 0x54
 800af5a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800af5e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800af62:	81a3      	strheq	r3, [r4, #12]
 800af64:	bf18      	it	ne
 800af66:	81a3      	strhne	r3, [r4, #12]
 800af68:	bd10      	pop	{r4, pc}

0800af6a <__sclose>:
 800af6a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800af6e:	f000 b813 	b.w	800af98 <_close_r>
	...

0800af74 <_write_r>:
 800af74:	b538      	push	{r3, r4, r5, lr}
 800af76:	4d07      	ldr	r5, [pc, #28]	; (800af94 <_write_r+0x20>)
 800af78:	4604      	mov	r4, r0
 800af7a:	4608      	mov	r0, r1
 800af7c:	4611      	mov	r1, r2
 800af7e:	2200      	movs	r2, #0
 800af80:	602a      	str	r2, [r5, #0]
 800af82:	461a      	mov	r2, r3
 800af84:	f7f5 fff4 	bl	8000f70 <_write>
 800af88:	1c43      	adds	r3, r0, #1
 800af8a:	d102      	bne.n	800af92 <_write_r+0x1e>
 800af8c:	682b      	ldr	r3, [r5, #0]
 800af8e:	b103      	cbz	r3, 800af92 <_write_r+0x1e>
 800af90:	6023      	str	r3, [r4, #0]
 800af92:	bd38      	pop	{r3, r4, r5, pc}
 800af94:	20000468 	.word	0x20000468

0800af98 <_close_r>:
 800af98:	b538      	push	{r3, r4, r5, lr}
 800af9a:	4d06      	ldr	r5, [pc, #24]	; (800afb4 <_close_r+0x1c>)
 800af9c:	2300      	movs	r3, #0
 800af9e:	4604      	mov	r4, r0
 800afa0:	4608      	mov	r0, r1
 800afa2:	602b      	str	r3, [r5, #0]
 800afa4:	f7f5 ff67 	bl	8000e76 <_close>
 800afa8:	1c43      	adds	r3, r0, #1
 800afaa:	d102      	bne.n	800afb2 <_close_r+0x1a>
 800afac:	682b      	ldr	r3, [r5, #0]
 800afae:	b103      	cbz	r3, 800afb2 <_close_r+0x1a>
 800afb0:	6023      	str	r3, [r4, #0]
 800afb2:	bd38      	pop	{r3, r4, r5, pc}
 800afb4:	20000468 	.word	0x20000468

0800afb8 <_fstat_r>:
 800afb8:	b538      	push	{r3, r4, r5, lr}
 800afba:	4d07      	ldr	r5, [pc, #28]	; (800afd8 <_fstat_r+0x20>)
 800afbc:	2300      	movs	r3, #0
 800afbe:	4604      	mov	r4, r0
 800afc0:	4608      	mov	r0, r1
 800afc2:	4611      	mov	r1, r2
 800afc4:	602b      	str	r3, [r5, #0]
 800afc6:	f7f5 ff62 	bl	8000e8e <_fstat>
 800afca:	1c43      	adds	r3, r0, #1
 800afcc:	d102      	bne.n	800afd4 <_fstat_r+0x1c>
 800afce:	682b      	ldr	r3, [r5, #0]
 800afd0:	b103      	cbz	r3, 800afd4 <_fstat_r+0x1c>
 800afd2:	6023      	str	r3, [r4, #0]
 800afd4:	bd38      	pop	{r3, r4, r5, pc}
 800afd6:	bf00      	nop
 800afd8:	20000468 	.word	0x20000468

0800afdc <_isatty_r>:
 800afdc:	b538      	push	{r3, r4, r5, lr}
 800afde:	4d06      	ldr	r5, [pc, #24]	; (800aff8 <_isatty_r+0x1c>)
 800afe0:	2300      	movs	r3, #0
 800afe2:	4604      	mov	r4, r0
 800afe4:	4608      	mov	r0, r1
 800afe6:	602b      	str	r3, [r5, #0]
 800afe8:	f7f5 ff61 	bl	8000eae <_isatty>
 800afec:	1c43      	adds	r3, r0, #1
 800afee:	d102      	bne.n	800aff6 <_isatty_r+0x1a>
 800aff0:	682b      	ldr	r3, [r5, #0]
 800aff2:	b103      	cbz	r3, 800aff6 <_isatty_r+0x1a>
 800aff4:	6023      	str	r3, [r4, #0]
 800aff6:	bd38      	pop	{r3, r4, r5, pc}
 800aff8:	20000468 	.word	0x20000468

0800affc <_lseek_r>:
 800affc:	b538      	push	{r3, r4, r5, lr}
 800affe:	4d07      	ldr	r5, [pc, #28]	; (800b01c <_lseek_r+0x20>)
 800b000:	4604      	mov	r4, r0
 800b002:	4608      	mov	r0, r1
 800b004:	4611      	mov	r1, r2
 800b006:	2200      	movs	r2, #0
 800b008:	602a      	str	r2, [r5, #0]
 800b00a:	461a      	mov	r2, r3
 800b00c:	f7f5 ff5a 	bl	8000ec4 <_lseek>
 800b010:	1c43      	adds	r3, r0, #1
 800b012:	d102      	bne.n	800b01a <_lseek_r+0x1e>
 800b014:	682b      	ldr	r3, [r5, #0]
 800b016:	b103      	cbz	r3, 800b01a <_lseek_r+0x1e>
 800b018:	6023      	str	r3, [r4, #0]
 800b01a:	bd38      	pop	{r3, r4, r5, pc}
 800b01c:	20000468 	.word	0x20000468

0800b020 <__malloc_lock>:
 800b020:	4801      	ldr	r0, [pc, #4]	; (800b028 <__malloc_lock+0x8>)
 800b022:	f7ff bb1d 	b.w	800a660 <__retarget_lock_acquire_recursive>
 800b026:	bf00      	nop
 800b028:	2000045c 	.word	0x2000045c

0800b02c <__malloc_unlock>:
 800b02c:	4801      	ldr	r0, [pc, #4]	; (800b034 <__malloc_unlock+0x8>)
 800b02e:	f7ff bb18 	b.w	800a662 <__retarget_lock_release_recursive>
 800b032:	bf00      	nop
 800b034:	2000045c 	.word	0x2000045c

0800b038 <_read_r>:
 800b038:	b538      	push	{r3, r4, r5, lr}
 800b03a:	4d07      	ldr	r5, [pc, #28]	; (800b058 <_read_r+0x20>)
 800b03c:	4604      	mov	r4, r0
 800b03e:	4608      	mov	r0, r1
 800b040:	4611      	mov	r1, r2
 800b042:	2200      	movs	r2, #0
 800b044:	602a      	str	r2, [r5, #0]
 800b046:	461a      	mov	r2, r3
 800b048:	f7f5 fef8 	bl	8000e3c <_read>
 800b04c:	1c43      	adds	r3, r0, #1
 800b04e:	d102      	bne.n	800b056 <_read_r+0x1e>
 800b050:	682b      	ldr	r3, [r5, #0]
 800b052:	b103      	cbz	r3, 800b056 <_read_r+0x1e>
 800b054:	6023      	str	r3, [r4, #0]
 800b056:	bd38      	pop	{r3, r4, r5, pc}
 800b058:	20000468 	.word	0x20000468

0800b05c <_init>:
 800b05c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b05e:	bf00      	nop
 800b060:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b062:	bc08      	pop	{r3}
 800b064:	469e      	mov	lr, r3
 800b066:	4770      	bx	lr

0800b068 <_fini>:
 800b068:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b06a:	bf00      	nop
 800b06c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b06e:	bc08      	pop	{r3}
 800b070:	469e      	mov	lr, r3
 800b072:	4770      	bx	lr
