 
cpldfit:  version P.20131013                        Xilinx Inc.
                                  Fitter Report
Design Name: MCE_CJG                             Date:  2- 8-2017,  5:54PM
Device Used: XC9572-7-PC84
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
70 /72  ( 97%) 169 /360  ( 47%) 125/144 ( 87%)   46 /72  ( 64%) 62 /69  ( 90%)

** Function Block Resources **

Function    Mcells      FB Inps     Signals     Pterms      IO          
Block       Used/Tot    Used/Tot    Used        Used/Tot    Used/Tot    
FB1          16/18       36/36*      36          44/90      14/18
FB2          18/18*      32/36       32          41/90       7/17
FB3          18/18*      31/36       31          54/90       4/17
FB4          18/18*      26/36       26          30/90      16/17
             -----       -----                   -----       -----     
             70/72      125/144                 169/360     41/69 

* - Resource is exhausted

** Global Control Resources **

Signal 'Q2_Clock' mapped onto global clock net GCK1.
The complement of 'Q2_Clock' mapped onto global clock net GCK3.
Global output enable net(s) unused.
Global set/reset net(s) unused.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :   20          20    |  I/O              :    57      63
Output        :   30          30    |  GCK/IO           :     3       3
Bidirectional :   11          11    |  GTS/IO           :     1       2
GCK           :    1           1    |  GSR/IO           :     1       1
GTS           :    0           0    |
GSR           :    0           0    |
                 ----        ----
        Total     62          62

** Power Data **

There are 70 macrocells in high performance mode (MCHP).
There are 0 macrocells in low power mode (MCLP).
End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
   use the default filename of 'MCE_CJG.ise'.
INFO:Cpld - Inferring BUFG constraint for signal 'GPI<0>' based upon the LOC
   constraint 'P12'. It is recommended that you declare this BUFG explicitedly
   in your design. Note that for certain device families the output of a BUFG
   constraint can not drive a gated clock, and the BUFG constraint will be
   ignored.
WARNING:Cpld:1007 - Removing unused input(s) 'CPU_BGACK'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'CPU_BG'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'DUART_CLK'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'DUART_OP4'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'DUART_OP5'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'DUART_OP6'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'DUART_OP7'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1239 - The global clock designation (BUFG) on signal 'GPO<0>' is
   ignored. Most likely the signal is gated and therefore cannot be used as a
   global control signal.
WARNING:Cpld:1239 - The global clock designation (BUFG) on signal 'GPI_0_IBUF'
   is ignored. Most likely the signal is gated and therefore cannot be used as a
   global control signal.
*************************  Summary of Mapped Logic  ************************

** 41 Outputs **

Signal                        Total Total Loc     Pin  Pin     Pin     Pwr  Slew Reg Init
Name                          Pts   Inps          No.  Type    Use     Mode Rate State
D<3>                          4     9     FB1_1   4    I/O     I/O     STD  FAST RESET
D<5>                          4     9     FB1_2   1    I/O     I/O     STD  FAST RESET
CPU_IPL0                      2     3     FB1_3   6    I/O     O       STD  FAST 
Speaker                       1     2     FB1_4   7    I/O     O       STD  FAST 
D<7>                          4     9     FB1_5   2    I/O     I/O     STD  FAST RESET
Q2_Enable                     0     0     FB1_7   11   I/O     O       STD  FAST 
CPU_IPL2                      1     2     FB1_8   5    I/O     O       STD  FAST 
GPO<1>                        3     5     FB1_10  13   I/O     O       STD  FAST RESET
GPO<0>                        6     8     FB1_11  10   GCK/I/O O       STD  FAST RESET
GPO<3>                        3     5     FB1_12  18   I/O     O       STD  FAST RESET
GPO<4>                        3     5     FB1_13  20   I/O     O       STD  FAST RESET
GPO<5>                        5     7     FB1_16  23   I/O     O       STD  FAST RESET
GPO<2>                        3     5     FB1_17  15   I/O     O       STD  FAST RESET
GPIO_IACK                     2     4     FB1_18  24   I/O     I/O     STD  FAST 
D<4>                          4     9     FB2_1   63   I/O     I/O     STD  FAST RESET
ROM_OE                        1     6     FB2_3   67   I/O     O       STD  FAST 
DUART_RW                      1     6     FB2_4   68   I/O     O       STD  FAST 
DUART_RESET                   1     2     FB2_10  75   I/O     O       STD  FAST 
DUART_IACK                    1     3     FB2_11  77   GTS/I/O O       STD  FAST 
D<1>                          4     9     FB2_15  83   I/O     I/O     STD  FAST RESET
DUART_CS                      1     5     FB2_16  82   I/O     O       STD  FAST 
GPO<6>                        5     7     FB3_1   25   I/O     O       STD  FAST RESET
GPO<7>                        5     7     FB3_3   31   I/O     O       STD  FAST RESET
GPIO_AS                       2     3     FB3_9   26   I/O     I/O     STD  FAST 
ROM_WE                        1     6     FB3_15  37   I/O     O       STD  FAST 
CPU_CLK                       2     2     FB4_1   46   I/O     O       STD  FAST 
CPU_DTACK                     3     7     FB4_2   44   I/O     O       STD  FAST 
CPU_HALT                      2     2     FB4_3   51   I/O     O       STD  FAST RESET
CPU_BERR                      0     0     FB4_4   52   I/O     O       STD  FAST 
RAM_LB                        1     6     FB4_6   54   I/O     O       STD  FAST 
RAM_UB                        1     6     FB4_7   55   I/O     O       STD  FAST 
CPU_BR                        0     0     FB4_8   48   I/O     O       STD  FAST 
CPU_RESET                     1     1     FB4_9   50   I/O     I/O     STD  FAST RESET
RAM_OE                        1     6     FB4_10  57   I/O     O       STD  FAST 
CPU_IPL1                      1     2     FB4_11  53   I/O     O       STD  FAST 
D<0>                          4     9     FB4_12  58   I/O     I/O     STD  FAST RESET
D<2>                          4     9     FB4_13  61   I/O     I/O     STD  FAST RESET
RAM_CE                        1     5     FB4_14  56   I/O     O       STD  FAST 
RAM_WE                        1     6     FB4_15  65   I/O     O       STD  FAST 
D<6>                          4     9     FB4_16  62   I/O     I/O     STD  FAST RESET

Signal                        Total Total Loc     Pin  Pin     Pin     Pwr  Slew Reg Init
Name                          Pts   Inps          No.  Type    Use     Mode Rate State
ROM_CE                        1     5     FB4_17  66   I/O     O       STD  FAST 

** 29 Buried Nodes **

Signal                        Total Total Loc     Pwr  Reg Init
Name                          Pts   Inps          Mode State
prescaler_irq<0>              1     1     FB1_14  STD  RESET
prescaler_irq<1>              2     2     FB1_15  STD  RESET
prescaler_cpu<0>              1     3     FB2_2   STD  RESET
CPU_CLK_F_pre                 1     3     FB2_5   STD  RESET
data_out<6>/data_out<6>_TRST  2     5     FB2_6   STD  
CPLD_mask<7>                  3     8     FB2_7   STD  RESET
CPLD_mask<6>                  3     8     FB2_8   STD  RESET
CPLD_mask<5>                  3     8     FB2_9   STD  RESET
CPLD_mask<4>                  3     8     FB2_12  STD  RESET
CPLD_mask<3>                  3     8     FB2_13  STD  RESET
CPLD_mask<2>                  3     8     FB2_14  STD  SET
CPLD_mask<1>                  3     8     FB2_17  STD  RESET
CPLD_mask<0>                  3     8     FB2_18  STD  SET
prescaler_cpu<1>              1     1     FB3_2   STD  RESET
speaker_pre                   2     14    FB3_4   STD  RESET
prescaler_irq<7>              2     8     FB3_5   STD  RESET
prescaler_irq<5>              2     6     FB3_6   STD  RESET
prescaler_irq<4>              2     5     FB3_7   STD  RESET
prescaler_irq<3>              2     4     FB3_8   STD  RESET
prescaler_irq<2>              2     3     FB3_10  STD  RESET
prescaler_irq<9>              3     14    FB3_11  STD  RESET
prescaler_irq<8>              3     14    FB3_12  STD  RESET
prescaler_irq<12>             3     14    FB3_13  STD  RESET
prescaler_irq<11>             3     14    FB3_14  STD  RESET
prescaler_irq<10>             3     14    FB3_16  STD  RESET
IRQ7                          5     18    FB3_17  STD  SET
prescaler_irq<6>              8     14    FB3_18  STD  RESET
CPU_CLK_8pre                  1     3     FB4_5   STD  RESET
prescaler_cpu<2>              2     3     FB4_18  STD  RESET

** 21 Inputs **

Signal                        Loc     Pin  Pin     Pin     
Name                                  No.  Type    Use     
Q2_Clock                      FB1_9   9    GCK/I/O GCK
GPI<0>                        FB1_14  12   GCK/I/O I
GPI<1>                        FB1_15  14   I/O     I
A2<1>                         FB2_2   69   I/O     I
A2<0>                         FB2_5   70   I/O     I
A23                           FB2_6   71   I/O     I
A2<2>                         FB2_8   72   I/O     I
DUART_IRQ                     FB2_9   74   GSR/I/O I
DUART_DTACK                   FB2_13  80   I/O     I
GPI<2>                        FB3_2   17   I/O     I
FC0                           FB3_4   32   I/O     I
GPI<3>                        FB3_5   19   I/O     I
GPIO_DTACK                    FB3_6   34   I/O     I
Reset_In                      FB3_7   35   I/O     I
GPIO_IPL0                     FB3_8   21   I/O     I
CPU_LDS                       FB3_10  40   I/O     I
FC2                           FB3_11  33   I/O     I
CPU_RW                        FB3_12  41   I/O     I
FC1                           FB3_14  36   I/O     I
CPU_UDS                       FB3_17  39   I/O     I
CPU_AS                        FB4_5   47   I/O     I

Legend:
Pin No. - ~ - User Assigned
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X(@)         - Signal used as input (wire-AND input) to the macrocell logic.
               The number of Signals Used may exceed the number of FB Inputs
               Used due to wire-ANDing in the switch matrix.
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
Number of function block inputs used/remaining:               36/0
Number of signals used by logic mapping into function block:  36
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
D<3>                  4       0     0   1     FB1_1   4     I/O     I/O
D<5>                  4       0     0   1     FB1_2   1     I/O     I/O
CPU_IPL0              2       0     0   3     FB1_3   6     I/O     O
Speaker               1       0     0   4     FB1_4   7     I/O     O
D<7>                  4       0     0   1     FB1_5   2     I/O     I/O
(unused)              0       0     0   5     FB1_6   3     I/O     
Q2_Enable             0       0     0   5     FB1_7   11    I/O     O
CPU_IPL2              1       0     0   4     FB1_8   5     I/O     O
(unused)              0       0     0   5     FB1_9   9     GCK/I/O GCK
GPO<1>                3       0   \/1   1     FB1_10  13    I/O     O
GPO<0>                6       1<-   0   0     FB1_11  10    GCK/I/O O
GPO<3>                3       0     0   2     FB1_12  18    I/O     O
GPO<4>                3       0     0   2     FB1_13  20    I/O     O
prescaler_irq<0>      1       0     0   4     FB1_14  12    GCK/I/O I
prescaler_irq<1>      2       0     0   3     FB1_15  14    I/O     I
GPO<5>                5       0     0   0     FB1_16  23    I/O     O
GPO<2>                3       0     0   2     FB1_17  15    I/O     O
GPIO_IACK             2       0     0   3     FB1_18  24    I/O     I/O

Signals Used by Logic in Function Block
  1: A23               13: DUART_IRQ          25: GPI<3> 
  2: A2<0>             14: FC0                26: IRQ7 
  3: A2<1>             15: FC1                27: GPIO_IACK.PIN 
  4: A2<2>             16: FC2                28: D<5>.PIN 
  5: CPLD_mask<3>      17: GPIO_Buf1<0>.LFBK  29: D<4>.PIN 
  6: CPLD_mask<4>      18: GPIO_Buf1<1>.LFBK  30: D<3>.PIN 
  7: CPLD_mask<5>      19: GPIO_Buf1<2>.LFBK  31: D<2>.PIN 
  8: CPLD_mask<7>      20: GPIO_Buf1<3>.LFBK  32: D<1>.PIN 
  9: CPU_AS            21: GPIO_Buf1<4>.LFBK  33: D<0>.PIN 
 10: CPU_CLK_8pre      22: GPIO_Buf1<5>.LFBK  34: data_out<6>/data_out<6>_TRST 
 11: CPU_CLK_F_pre     23: GPIO_DTACK         35: prescaler_irq<0>.LFBK 
 12: CPU_RW            24: GPIO_IPL0          36: speaker_pre 

Signal                        1         2         3         4 Signals FB
Name                0----+----0----+----0----+----0----+----0 Used    Inputs
D<3>                 XXXXX...X..X............X........X...... 9       9
D<5>                 XXXX..X.X..X..............X......X...... 9       9
CPU_IPL0             ......X................X.X.............. 3       3
Speaker              .......X...........................X.... 2       2
D<7>                 XXXX...XX..X..........X..........X...... 9       9
Q2_Enable            ........................................ 0       0
CPU_IPL2             ............X............X.............. 2       2
GPO<1>               X.......X..X.....X.............X........ 5       5
GPO<0>               X...X...XXXX....X...............X....... 8       8
GPO<3>               X.......X..X.......X.........X.......... 5       5
GPO<4>               X.......X..X........X.......X........... 5       5
prescaler_irq<0>     .........X.............................. 1       1
prescaler_irq<1>     .........X........................X..... 2       2
GPO<5>               XX...X..X..X.........X.....X............ 7       7
GPO<2>               X.......X..X......X...........X......... 5       5
GPIO_IACK            ......X......XXX........................ 4       4
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB2  ***********************************
Number of function block inputs used/remaining:               32/4
Number of signals used by logic mapping into function block:  32
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
D<4>                  4       0     0   1     FB2_1   63    I/O     I/O
prescaler_cpu<0>      1       0     0   4     FB2_2   69    I/O     I
ROM_OE                1       0     0   4     FB2_3   67    I/O     O
DUART_RW              1       0     0   4     FB2_4   68    I/O     O
CPU_CLK_F_pre         1       0     0   4     FB2_5   70    I/O     I
data_out<6>/data_out<6>_TRST
                      2       0     0   3     FB2_6   71    I/O     I
CPLD_mask<7>          3       0     0   2     FB2_7   76    GTS/I/O (b)
CPLD_mask<6>          3       0     0   2     FB2_8   72    I/O     I
CPLD_mask<5>          3       0     0   2     FB2_9   74    GSR/I/O I
DUART_RESET           1       0     0   4     FB2_10  75    I/O     O
DUART_IACK            1       0     0   4     FB2_11  77    GTS/I/O O
CPLD_mask<4>          3       0     0   2     FB2_12  79    I/O     (b)
CPLD_mask<3>          3       0     0   2     FB2_13  80    I/O     I
CPLD_mask<2>          3       0     0   2     FB2_14  81    I/O     (b)
D<1>                  4       0     0   1     FB2_15  83    I/O     I/O
DUART_CS              1       0     0   4     FB2_16  82    I/O     O
CPLD_mask<1>          3       0     0   2     FB2_17  84    I/O     (b)
CPLD_mask<0>          3       0     0   2     FB2_18        (b)     (b)

Signals Used by Logic in Function Block
  1: A23                12: CPLD_mask<7>.LFBK  23: D<5>.PIN 
  2: A2<0>              13: CPU_AS             24: D<4>.PIN 
  3: A2<1>              14: CPU_RESET.PIN      25: D<3>.PIN 
  4: A2<2>              15: CPU_RW             26: D<2>.PIN 
  5: CPLD_mask<0>.LFBK  16: FC0                27: D<1>.PIN 
  6: CPLD_mask<1>.LFBK  17: FC1                28: D<0>.PIN 
  7: CPLD_mask<2>.LFBK  18: FC2                29: data_out<6>/data_out<6>_TRST.LFBK 
  8: CPLD_mask<3>.LFBK  19: GPIO_IPL0          30: prescaler_cpu<0>.LFBK 
  9: CPLD_mask<4>.LFBK  20: GPI<1>             31: prescaler_cpu<1> 
 10: CPLD_mask<5>.LFBK  21: D<7>.PIN           32: prescaler_cpu<2> 
 11: CPLD_mask<6>.LFBK  22: D<6>.PIN          

Signal                        1         2         3         4 Signals FB
Name                0----+----0----+----0----+----0----+----0 Used    Inputs
D<4>                 XXXX....X...X.X...X.........X........... 9       9
prescaler_cpu<0>     .............................XXX........ 3       3
ROM_OE               XXXX........X.X......................... 6       6
DUART_RW             XXXX........X.X......................... 6       6
CPU_CLK_F_pre        .............................XXX........ 3       3
data_out<6>/data_out<6>_TRST 
                     XXXX..........X......................... 5       5
CPLD_mask<7>         XXXX.......XX.X.....X................... 8       8
CPLD_mask<6>         XXXX......X.X.X......X.................. 8       8
CPLD_mask<5>         XXXX.....X..X.X.......X................. 8       8
DUART_RESET          ..........X..X.......................... 2       2
DUART_IACK           ...............XXX...................... 3       3
CPLD_mask<4>         XXXX....X...X.X........X................ 8       8
CPLD_mask<3>         XXXX...X....X.X.........X............... 8       8
CPLD_mask<2>         XXXX..X.....X.X..........X.............. 8       8
D<1>                 XXXX.X......X.X....X........X........... 9       9
DUART_CS             XXXX........X........................... 5       5
CPLD_mask<1>         XXXX.X......X.X...........X............. 8       8
CPLD_mask<0>         XXXXX.......X.X............X............ 8       8
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB3  ***********************************
Number of function block inputs used/remaining:               31/5
Number of signals used by logic mapping into function block:  31
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
GPO<6>                5       3<- /\3   0     FB3_1   25    I/O     O
prescaler_cpu<1>      1       0   /\3   1     FB3_2   17    I/O     I
GPO<7>                5       0     0   0     FB3_3   31    I/O     O
speaker_pre           2       0     0   3     FB3_4   32    I/O     I
prescaler_irq<7>      2       0     0   3     FB3_5   19    I/O     I
prescaler_irq<5>      2       0     0   3     FB3_6   34    I/O     I
prescaler_irq<4>      2       0     0   3     FB3_7   35    I/O     I
prescaler_irq<3>      2       0     0   3     FB3_8   21    I/O     I
GPIO_AS               2       0     0   3     FB3_9   26    I/O     I/O
prescaler_irq<2>      2       0     0   3     FB3_10  40    I/O     I
prescaler_irq<9>      3       0     0   2     FB3_11  33    I/O     I
prescaler_irq<8>      3       0     0   2     FB3_12  41    I/O     I
prescaler_irq<12>     3       0     0   2     FB3_13  43    I/O     (b)
prescaler_irq<11>     3       0     0   2     FB3_14  36    I/O     I
ROM_WE                1       0     0   4     FB3_15  37    I/O     O
prescaler_irq<10>     3       0     0   2     FB3_16  45    I/O     (b)
IRQ7                  5       0     0   0     FB3_17  39    I/O     I
prescaler_irq<6>      8       3<-   0   0     FB3_18        (b)     (b)

Signals Used by Logic in Function Block
  1: A23               12: FC2                     22: prescaler_irq<12>.LFBK 
  2: A2<0>             13: GPIO_Buf1<6>.LFBK       23: prescaler_irq<1> 
  3: A2<1>             14: GPIO_Buf1<7>.LFBK       24: prescaler_irq<2>.LFBK 
  4: A2<2>             15: IRQ7.LFBK               25: prescaler_irq<3>.LFBK 
  5: CPLD_mask<4>      16: D<7>.PIN                26: prescaler_irq<4>.LFBK 
  6: CPLD_mask<5>      17: D<6>.PIN                27: prescaler_irq<5>.LFBK 
  7: CPU_AS            18: prescaler_cpu<0>        28: prescaler_irq<6>.LFBK 
  8: CPU_CLK_8pre      19: prescaler_irq<0>        29: prescaler_irq<7>.LFBK 
  9: CPU_RW            20: prescaler_irq<10>.LFBK  30: prescaler_irq<8>.LFBK 
 10: FC0               21: prescaler_irq<11>.LFBK  31: prescaler_irq<9>.LFBK 
 11: FC1              

Signal                        1         2         3         4 Signals FB
Name                0----+----0----+----0----+----0----+----0 Used    Inputs
GPO<6>               X.X.X.X.X...X...X....................... 7       7
prescaler_cpu<1>     .................X...................... 1       1
GPO<7>               X..XX.X.X....X.X........................ 7       7
speaker_pre          .......X..........XXXXXXXXXXXXX......... 14      14
prescaler_irq<7>     .......X..........X...XXXXXX............ 8       8
prescaler_irq<5>     .......X..........X...XXXX.............. 6       6
prescaler_irq<4>     .......X..........X...XXX............... 5       5
prescaler_irq<3>     .......X..........X...XX................ 4       4
GPIO_AS              X....XX................................. 3       3
prescaler_irq<2>     .......X..........X...X................. 3       3
prescaler_irq<9>     .......X..........XXXXXXXXXXXXX......... 14      14
prescaler_irq<8>     .......X..........XXXXXXXXXXXXX......... 14      14
prescaler_irq<12>    .......X..........XXXXXXXXXXXXX......... 14      14
prescaler_irq<11>    .......X..........XXXXXXXXXXXXX......... 14      14
ROM_WE               XXXX..X.X............................... 6       6
prescaler_irq<10>    .......X..........XXXXXXXXXXXXX......... 14      14
IRQ7                 .......X.XXX..X...XXXXXXXXXXXXX......... 18      18
prescaler_irq<6>     .......X..........XXXXXXXXXXXXX......... 14      14
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB4  ***********************************
Number of function block inputs used/remaining:               26/10
Number of signals used by logic mapping into function block:  26
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
CPU_CLK               2       0     0   3     FB4_1   46    I/O     O
CPU_DTACK             3       0     0   2     FB4_2   44    I/O     O
CPU_HALT              2       0     0   3     FB4_3   51    I/O     O
CPU_BERR              0       0     0   5     FB4_4   52    I/O     O
CPU_CLK_8pre          1       0     0   4     FB4_5   47    I/O     I
RAM_LB                1       0     0   4     FB4_6   54    I/O     O
RAM_UB                1       0     0   4     FB4_7   55    I/O     O
CPU_BR                0       0     0   5     FB4_8   48    I/O     O
CPU_RESET             1       0     0   4     FB4_9   50    I/O     I/O
RAM_OE                1       0     0   4     FB4_10  57    I/O     O
CPU_IPL1              1       0     0   4     FB4_11  53    I/O     O
D<0>                  4       0     0   1     FB4_12  58    I/O     I/O
D<2>                  4       0     0   1     FB4_13  61    I/O     I/O
RAM_CE                1       0     0   4     FB4_14  56    I/O     O
RAM_WE                1       0     0   4     FB4_15  65    I/O     O
D<6>                  4       0     0   1     FB4_16  62    I/O     I/O
ROM_CE                1       0     0   4     FB4_17  66    I/O     O
prescaler_cpu<2>      2       0     0   3     FB4_18        (b)     (b)

Signals Used by Logic in Function Block
  1: A23                10: CPU_CLK_F_pre     19: IRQ7 
  2: A2<0>              11: CPU_LDS           20: GPIO_AS.PIN 
  3: A2<1>              12: CPU_RW            21: Reset_In 
  4: A2<2>              13: CPU_UDS           22: data_out<6>/data_out<6>_TRST 
  5: CPLD_mask<0>       14: DUART_DTACK       23: power_on.LFBK 
  6: CPLD_mask<2>       15: DUART_IRQ         24: prescaler_cpu<0> 
  7: CPLD_mask<6>       16: GPIO_DTACK        25: prescaler_cpu<1> 
  8: CPU_AS             17: GPI<0>            26: prescaler_cpu<2>.LFBK 
  9: CPU_CLK_8pre.LFBK  18: GPI<2>           

Signal                        1         2         3         4 Signals FB
Name                0----+----0----+----0----+----0----+----0 Used    Inputs
CPU_CLK              ........XX.............................. 2       2
CPU_DTACK            XXXX...X.....X.X........................ 7       7
CPU_HALT             ....................X.X................. 2       2
CPU_BERR             ........................................ 0       0
CPU_CLK_8pre         .......................XXX.............. 3       3
RAM_LB               XXXX...X..X............................. 6       6
RAM_UB               XXXX...X....X........................... 6       6
CPU_BR               ........................................ 0       0
CPU_RESET            ....................X................... 1       1
RAM_OE               XXXX...X...X............................ 6       6
CPU_IPL1             ..............X...X..................... 2       2
D<0>                 XXXXX..X...X....X....X.................. 9       9
D<2>                 XXXX.X.X...X.....X...X.................. 9       9
RAM_CE               XXXX...X................................ 5       5
RAM_WE               XXXX...X...X............................ 6       6
D<6>                 XXXX..XX...X.......X.X.................. 9       9
ROM_CE               XXXX...X................................ 5       5
prescaler_cpu<2>     .......................XXX.............. 3       3
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*******************************  Equations  ********************************

********** Mapped Logic **********

FTCPE_CPLD_mask0: FTCPE port map (CPLD_mask(0),CPLD_mask_T(0),NOT CPU_AS,'0','0');
CPLD_mask_T(0) <= ((NOT CPU_RW AND NOT A23 AND NOT A2(2) AND D(0).PIN AND A2(1) AND 
	A2(0) AND NOT CPLD_mask(0).LFBK)
	OR (NOT CPU_RW AND NOT A23 AND NOT A2(2) AND NOT D(0).PIN AND A2(1) AND 
	A2(0) AND CPLD_mask(0).LFBK));

FTCPE_CPLD_mask1: FTCPE port map (CPLD_mask(1),CPLD_mask_T(1),NOT CPU_AS,'0','0');
CPLD_mask_T(1) <= ((NOT CPU_RW AND NOT A23 AND NOT A2(2) AND D(1).PIN AND A2(1) AND 
	A2(0) AND NOT CPLD_mask(1).LFBK)
	OR (NOT CPU_RW AND NOT A23 AND NOT A2(2) AND NOT D(1).PIN AND A2(1) AND 
	A2(0) AND CPLD_mask(1).LFBK));

FTCPE_CPLD_mask2: FTCPE port map (CPLD_mask(2),CPLD_mask_T(2),NOT CPU_AS,'0','0');
CPLD_mask_T(2) <= ((NOT CPU_RW AND NOT A23 AND NOT A2(2) AND D(2).PIN AND A2(1) AND 
	A2(0) AND NOT CPLD_mask(2).LFBK)
	OR (NOT CPU_RW AND NOT A23 AND NOT A2(2) AND NOT D(2).PIN AND A2(1) AND 
	A2(0) AND CPLD_mask(2).LFBK));

FTCPE_CPLD_mask3: FTCPE port map (CPLD_mask(3),CPLD_mask_T(3),NOT CPU_AS,'0','0');
CPLD_mask_T(3) <= ((NOT CPU_RW AND NOT A23 AND NOT A2(2) AND D(3).PIN AND A2(1) AND 
	A2(0) AND NOT CPLD_mask(3).LFBK)
	OR (NOT CPU_RW AND NOT A23 AND NOT A2(2) AND NOT D(3).PIN AND A2(1) AND 
	A2(0) AND CPLD_mask(3).LFBK));

FTCPE_CPLD_mask4: FTCPE port map (CPLD_mask(4),CPLD_mask_T(4),NOT CPU_AS,'0','0');
CPLD_mask_T(4) <= ((NOT CPU_RW AND NOT A23 AND NOT A2(2) AND D(4).PIN AND A2(1) AND 
	A2(0) AND NOT CPLD_mask(4).LFBK)
	OR (NOT CPU_RW AND NOT A23 AND NOT A2(2) AND NOT D(4).PIN AND A2(1) AND 
	A2(0) AND CPLD_mask(4).LFBK));

FTCPE_CPLD_mask5: FTCPE port map (CPLD_mask(5),CPLD_mask_T(5),NOT CPU_AS,'0','0');
CPLD_mask_T(5) <= ((NOT CPU_RW AND NOT A23 AND NOT A2(2) AND D(5).PIN AND A2(1) AND 
	A2(0) AND NOT CPLD_mask(5).LFBK)
	OR (NOT CPU_RW AND NOT A23 AND NOT A2(2) AND NOT D(5).PIN AND A2(1) AND 
	A2(0) AND CPLD_mask(5).LFBK));

FTCPE_CPLD_mask6: FTCPE port map (CPLD_mask(6),CPLD_mask_T(6),NOT CPU_AS,'0','0');
CPLD_mask_T(6) <= ((NOT CPU_RW AND NOT A23 AND NOT A2(2) AND D(6).PIN AND A2(1) AND 
	A2(0) AND NOT CPLD_mask(6).LFBK)
	OR (NOT CPU_RW AND NOT A23 AND NOT A2(2) AND NOT D(6).PIN AND A2(1) AND 
	A2(0) AND CPLD_mask(6).LFBK));

FTCPE_CPLD_mask7: FTCPE port map (CPLD_mask(7),CPLD_mask_T(7),NOT CPU_AS,'0','0');
CPLD_mask_T(7) <= ((NOT CPU_RW AND NOT A23 AND NOT A2(2) AND D(7).PIN AND A2(1) AND 
	A2(0) AND NOT CPLD_mask(7).LFBK)
	OR (NOT CPU_RW AND NOT A23 AND NOT A2(2) AND NOT D(7).PIN AND A2(1) AND 
	A2(0) AND CPLD_mask(7).LFBK));


CPU_BERR <= '1';


CPU_BR <= '1';


CPU_CLK <= CPU_CLK_F_pre
	 XOR 
CPU_CLK <= CPU_CLK_8pre.LFBK;

FTCPE_CPU_CLK_8pre: FTCPE port map (CPU_CLK_8pre,CPU_CLK_8pre_T,Q2_Clock,'0','0');
CPU_CLK_8pre_T <= (NOT prescaler_cpu(1) AND NOT prescaler_cpu(0) AND 
	prescaler_cpu(2).LFBK);

FTCPE_CPU_CLK_F_pre: FTCPE port map (CPU_CLK_F_pre,CPU_CLK_F_pre_T,NOT Q2_Clock,'0','0');
CPU_CLK_F_pre_T <= (prescaler_cpu(1) AND NOT prescaler_cpu(2) AND 
	NOT prescaler_cpu(0).LFBK);


CPU_DTACK <= ((CPU_AS)
	OR (A23 AND GPIO_DTACK)
	OR (NOT A23 AND NOT A2(2) AND A2(1) AND NOT A2(0) AND DUART_DTACK));

FDCPE_CPU_HALT: FDCPE port map (CPU_HALT,NOT power_on.LFBK,Reset_In,'0','0');


CPU_IPL0 <= ((NOT CPLD_mask(5) AND IRQ7)
	OR (IRQ7 AND NOT GPIO_IPL0));


CPU_IPL1 <= (DUART_IRQ AND IRQ7);


CPU_IPL2 <= (DUART_IRQ AND IRQ7);

FTCPE_CPU_RESET: FTCPE port map (CPU_RESET,'1',Reset_In,'0','0');

FDCPE_D0: FDCPE port map (D_I(0),D(0),NOT CPU_AS,'0','0');
D(0) <= ((CPU_RW AND A23 AND GPI(0))
	OR (CPU_RW AND NOT A23 AND NOT A2(2) AND CPLD_mask(0) AND A2(1) AND 
	A2(0)));
D(0) <= D_I(0) when D_OE(0) = '1' else 'Z';
D_OE(0) <= data_out(6)/data_out(6)_TRST;

FDCPE_D1: FDCPE port map (D_I(1),D(1),NOT CPU_AS,'0','0');
D(1) <= ((CPU_RW AND A23 AND GPI(1))
	OR (CPU_RW AND NOT A23 AND NOT A2(2) AND A2(1) AND A2(0) AND 
	CPLD_mask(1).LFBK));
D(1) <= D_I(1) when D_OE(1) = '1' else 'Z';
D_OE(1) <= data_out(6)/data_out(6)_TRST.LFBK;

FDCPE_D2: FDCPE port map (D_I(2),D(2),NOT CPU_AS,'0','0');
D(2) <= ((CPU_RW AND A23 AND GPI(2))
	OR (CPU_RW AND NOT A23 AND NOT A2(2) AND CPLD_mask(2) AND A2(1) AND 
	A2(0)));
D(2) <= D_I(2) when D_OE(2) = '1' else 'Z';
D_OE(2) <= data_out(6)/data_out(6)_TRST;

FDCPE_D3: FDCPE port map (D_I(3),D(3),NOT CPU_AS,'0','0');
D(3) <= ((CPU_RW AND A23 AND GPI(3))
	OR (CPU_RW AND NOT A23 AND NOT A2(2) AND CPLD_mask(3) AND A2(1) AND 
	A2(0)));
D(3) <= D_I(3) when D_OE(3) = '1' else 'Z';
D_OE(3) <= data_out(6)/data_out(6)_TRST;

FDCPE_D4: FDCPE port map (D_I(4),D(4),NOT CPU_AS,'0','0');
D(4) <= ((CPU_RW AND A23 AND GPIO_IPL0)
	OR (CPU_RW AND NOT A23 AND NOT A2(2) AND A2(1) AND A2(0) AND 
	CPLD_mask(4).LFBK));
D(4) <= D_I(4) when D_OE(4) = '1' else 'Z';
D_OE(4) <= data_out(6)/data_out(6)_TRST.LFBK;

FDCPE_D5: FDCPE port map (D_I(5),D(5),NOT CPU_AS,'0','0');
D(5) <= ((CPU_RW AND A23 AND GPIO_IACK.PIN)
	OR (CPU_RW AND NOT A23 AND NOT A2(2) AND CPLD_mask(5) AND A2(1) AND 
	A2(0)));
D(5) <= D_I(5) when D_OE(5) = '1' else 'Z';
D_OE(5) <= data_out(6)/data_out(6)_TRST;

FDCPE_D6: FDCPE port map (D_I(6),D(6),NOT CPU_AS,'0','0');
D(6) <= ((CPU_RW AND A23 AND GPIO_AS.PIN)
	OR (CPU_RW AND NOT A23 AND NOT A2(2) AND CPLD_mask(6) AND A2(1) AND 
	A2(0)));
D(6) <= D_I(6) when D_OE(6) = '1' else 'Z';
D_OE(6) <= data_out(6)/data_out(6)_TRST;

FDCPE_D7: FDCPE port map (D_I(7),D(7),NOT CPU_AS,'0','0');
D(7) <= ((CPU_RW AND A23 AND GPIO_DTACK)
	OR (CPU_RW AND NOT A23 AND NOT A2(2) AND CPLD_mask(7) AND A2(1) AND 
	A2(0)));
D(7) <= D_I(7) when D_OE(7) = '1' else 'Z';
D_OE(7) <= data_out(6)/data_out(6)_TRST;


DUART_CS <= NOT ((NOT CPU_AS AND NOT A23 AND NOT A2(2) AND A2(1) AND NOT A2(0)));


DUART_IACK <= NOT ((FC2 AND FC1 AND FC0));


DUART_RESET <= (NOT CPLD_mask(6).LFBK AND CPU_RESET.PIN);


DUART_RW <= NOT ((NOT CPU_RW AND NOT CPU_AS AND NOT A23 AND NOT A2(2) AND A2(1) AND NOT A2(0)));


GPIO_AS_I <= (NOT CPU_AS AND A23);
GPIO_AS <= GPIO_AS_I when GPIO_AS_OE = '1' else 'Z';
GPIO_AS_OE <= CPLD_mask(5);


GPIO_IACK_I <= (FC2 AND FC1 AND FC0);
GPIO_IACK <= GPIO_IACK_I when GPIO_IACK_OE = '1' else 'Z';
GPIO_IACK_OE <= CPLD_mask(5);

FDCPE_GPO0: FDCPE port map (GPO(0),GPO_D(0),NOT CPU_AS,'0','0');
GPO_D(0) <= ((NOT CPU_RW AND A23 AND NOT CPU_CLK_8pre AND CPLD_mask(3) AND 
	CPU_CLK_F_pre)
	OR (CPU_RW AND GPIO_Buf1(0).LFBK)
	OR (NOT A23 AND GPIO_Buf1(0).LFBK)
	OR (NOT CPU_RW AND A23 AND NOT CPLD_mask(3) AND D(0).PIN)
	OR (NOT CPU_RW AND A23 AND CPU_CLK_8pre AND CPLD_mask(3) AND 
	NOT CPU_CLK_F_pre));

FTCPE_GPO1: FTCPE port map (GPO(1),GPO_T(1),NOT CPU_AS,'0','0');
GPO_T(1) <= ((NOT CPU_RW AND A23 AND D(1).PIN AND NOT GPIO_Buf1(1).LFBK)
	OR (NOT CPU_RW AND A23 AND NOT D(1).PIN AND GPIO_Buf1(1).LFBK));

FTCPE_GPO2: FTCPE port map (GPO(2),GPO_T(2),NOT CPU_AS,'0','0');
GPO_T(2) <= ((NOT CPU_RW AND A23 AND D(2).PIN AND NOT GPIO_Buf1(2).LFBK)
	OR (NOT CPU_RW AND A23 AND NOT D(2).PIN AND GPIO_Buf1(2).LFBK));

FTCPE_GPO3: FTCPE port map (GPO(3),GPO_T(3),NOT CPU_AS,'0','0');
GPO_T(3) <= ((NOT CPU_RW AND A23 AND D(3).PIN AND NOT GPIO_Buf1(3).LFBK)
	OR (NOT CPU_RW AND A23 AND NOT D(3).PIN AND GPIO_Buf1(3).LFBK));

FTCPE_GPO4: FTCPE port map (GPO(4),GPO_T(4),NOT CPU_AS,'0','0');
GPO_T(4) <= ((NOT CPU_RW AND A23 AND D(4).PIN AND NOT GPIO_Buf1(4).LFBK)
	OR (NOT CPU_RW AND A23 AND NOT D(4).PIN AND GPIO_Buf1(4).LFBK));

FDCPE_GPO5: FDCPE port map (GPO(5),GPO_D(5),NOT CPU_AS,'0','0');
GPO_D(5) <= ((CPU_RW AND GPIO_Buf1(5).LFBK)
	OR (NOT A23 AND GPIO_Buf1(5).LFBK)
	OR (NOT CPU_RW AND A23 AND CPLD_mask(4) AND A2(0))
	OR (NOT CPU_RW AND A23 AND NOT CPLD_mask(4) AND D(5).PIN));

FDCPE_GPO6: FDCPE port map (GPO(6),GPO_D(6),NOT CPU_AS,'0','0');
GPO_D(6) <= ((CPU_RW AND GPIO_Buf1(6).LFBK)
	OR (NOT CPU_RW AND A23 AND CPLD_mask(4) AND A2(1))
	OR (NOT CPU_RW AND A23 AND NOT CPLD_mask(4) AND D(6).PIN)
	OR (NOT A23 AND GPIO_Buf1(6).LFBK));

FDCPE_GPO7: FDCPE port map (GPO(7),GPO_D(7),NOT CPU_AS,'0','0');
GPO_D(7) <= ((CPU_RW AND GPIO_Buf1(7).LFBK)
	OR (NOT A23 AND GPIO_Buf1(7).LFBK)
	OR (NOT CPU_RW AND A23 AND A2(2) AND CPLD_mask(4))
	OR (NOT CPU_RW AND A23 AND NOT CPLD_mask(4) AND D(7).PIN));

FDCPE_IRQ7: FDCPE port map (IRQ7,IRQ7_D,CPU_CLK_8pre,'0','0');
IRQ7_D <= ((NOT FC2 AND NOT IRQ7.LFBK)
	OR (NOT FC1 AND NOT IRQ7.LFBK)
	OR (NOT FC0 AND NOT IRQ7.LFBK)
	OR (prescaler_irq(0) AND prescaler_irq(1) AND 
	prescaler_irq(4).LFBK AND prescaler_irq(5).LFBK AND prescaler_irq(10).LFBK AND 
	prescaler_irq(11).LFBK AND NOT prescaler_irq(6).LFBK AND NOT prescaler_irq(7).LFBK AND 
	prescaler_irq(8).LFBK AND prescaler_irq(9).LFBK AND prescaler_irq(12).LFBK AND 
	prescaler_irq(2).LFBK AND prescaler_irq(3).LFBK));


Q2_Enable <= '1';


RAM_CE <= NOT ((NOT CPU_AS AND NOT A23 AND NOT A2(2) AND NOT A2(1) AND A2(0)));


RAM_LB <= NOT ((NOT CPU_AS AND NOT A23 AND NOT A2(2) AND NOT A2(1) AND A2(0) AND 
	NOT CPU_LDS));


RAM_OE <= NOT ((CPU_RW AND NOT CPU_AS AND NOT A23 AND NOT A2(2) AND NOT A2(1) AND A2(0)));


RAM_UB <= NOT ((NOT CPU_AS AND NOT A23 AND NOT A2(2) AND NOT A2(1) AND A2(0) AND 
	NOT CPU_UDS));


RAM_WE <= NOT ((NOT CPU_RW AND NOT CPU_AS AND NOT A23 AND NOT A2(2) AND NOT A2(1) AND A2(0)));


ROM_CE <= NOT ((NOT CPU_AS AND NOT A23 AND NOT A2(2) AND NOT A2(1) AND NOT A2(0)));


ROM_OE <= NOT ((CPU_RW AND NOT CPU_AS AND NOT A23 AND NOT A2(2) AND NOT A2(1) AND NOT A2(0)));


ROM_WE <= NOT ((NOT CPU_RW AND NOT CPU_AS AND NOT A23 AND NOT A2(2) AND NOT A2(1) AND NOT A2(0)));


Speaker <= (CPLD_mask(7) AND speaker_pre);


data_out(6)/data_out(6)_TRST <= ((CPU_RW AND A23)
	OR (CPU_RW AND NOT A2(2) AND A2(1) AND A2(0)));

FTCPE_prescaler_cpu0: FTCPE port map (prescaler_cpu(0),prescaler_cpu_T(0),Q2_Clock,'0','0');
prescaler_cpu_T(0) <= (NOT prescaler_cpu(1) AND prescaler_cpu(2) AND 
	NOT prescaler_cpu(0).LFBK);

FTCPE_prescaler_cpu1: FTCPE port map (prescaler_cpu(1),prescaler_cpu(0),Q2_Clock,'0','0');

FTCPE_prescaler_cpu2: FTCPE port map (prescaler_cpu(2),prescaler_cpu_T(2),Q2_Clock,'0','0');
prescaler_cpu_T(2) <= ((prescaler_cpu(1) AND prescaler_cpu(0))
	OR (NOT prescaler_cpu(1) AND NOT prescaler_cpu(0) AND 
	prescaler_cpu(2).LFBK));

FTCPE_prescaler_irq0: FTCPE port map (prescaler_irq(0),'1',CPU_CLK_8pre,'0','0');

FTCPE_prescaler_irq1: FTCPE port map (prescaler_irq(1),prescaler_irq(0).LFBK,CPU_CLK_8pre,'0','0');

FTCPE_prescaler_irq2: FTCPE port map (prescaler_irq(2),prescaler_irq_T(2),CPU_CLK_8pre,'0','0');
prescaler_irq_T(2) <= (prescaler_irq(0) AND prescaler_irq(1));

FTCPE_prescaler_irq3: FTCPE port map (prescaler_irq(3),prescaler_irq_T(3),CPU_CLK_8pre,'0','0');
prescaler_irq_T(3) <= (prescaler_irq(0) AND prescaler_irq(1) AND 
	prescaler_irq(2).LFBK);

FTCPE_prescaler_irq4: FTCPE port map (prescaler_irq(4),prescaler_irq_T(4),CPU_CLK_8pre,'0','0');
prescaler_irq_T(4) <= (prescaler_irq(0) AND prescaler_irq(1) AND 
	prescaler_irq(2).LFBK AND prescaler_irq(3).LFBK);

FTCPE_prescaler_irq5: FTCPE port map (prescaler_irq(5),prescaler_irq_T(5),CPU_CLK_8pre,'0','0');
prescaler_irq_T(5) <= (prescaler_irq(0) AND prescaler_irq(1) AND 
	prescaler_irq(4).LFBK AND prescaler_irq(2).LFBK AND prescaler_irq(3).LFBK);

FTCPE_prescaler_irq6: FTCPE port map (prescaler_irq(6),prescaler_irq_T(6),CPU_CLK_8pre,'0','0');
prescaler_irq_T(6) <= ((NOT prescaler_irq(0))
	OR (NOT prescaler_irq(1))
	OR (NOT prescaler_irq(4).LFBK)
	OR (NOT prescaler_irq(5).LFBK)
	OR (prescaler_irq(10).LFBK AND prescaler_irq(11).LFBK AND 
	NOT prescaler_irq(6).LFBK AND NOT prescaler_irq(7).LFBK AND prescaler_irq(8).LFBK AND 
	prescaler_irq(9).LFBK AND prescaler_irq(12).LFBK)
	OR (NOT prescaler_irq(2).LFBK)
	OR (NOT prescaler_irq(3).LFBK));

FTCPE_prescaler_irq7: FTCPE port map (prescaler_irq(7),prescaler_irq_T(7),CPU_CLK_8pre,'0','0');
prescaler_irq_T(7) <= (prescaler_irq(0) AND prescaler_irq(1) AND 
	prescaler_irq(4).LFBK AND prescaler_irq(5).LFBK AND prescaler_irq(6).LFBK AND 
	prescaler_irq(2).LFBK AND prescaler_irq(3).LFBK);

FTCPE_prescaler_irq8: FTCPE port map (prescaler_irq(8),prescaler_irq_T(8),CPU_CLK_8pre,'0','0');
prescaler_irq_T(8) <= ((prescaler_irq(0) AND prescaler_irq(1) AND 
	prescaler_irq(4).LFBK AND prescaler_irq(5).LFBK AND prescaler_irq(6).LFBK AND 
	prescaler_irq(7).LFBK AND prescaler_irq(2).LFBK AND prescaler_irq(3).LFBK)
	OR (prescaler_irq(0) AND prescaler_irq(1) AND 
	prescaler_irq(4).LFBK AND prescaler_irq(5).LFBK AND prescaler_irq(10).LFBK AND 
	prescaler_irq(11).LFBK AND NOT prescaler_irq(6).LFBK AND NOT prescaler_irq(7).LFBK AND 
	prescaler_irq(8).LFBK AND prescaler_irq(9).LFBK AND prescaler_irq(12).LFBK AND 
	prescaler_irq(2).LFBK AND prescaler_irq(3).LFBK));

FTCPE_prescaler_irq9: FTCPE port map (prescaler_irq(9),prescaler_irq_T(9),CPU_CLK_8pre,'0','0');
prescaler_irq_T(9) <= ((prescaler_irq(0) AND prescaler_irq(1) AND 
	prescaler_irq(4).LFBK AND prescaler_irq(5).LFBK AND prescaler_irq(6).LFBK AND 
	prescaler_irq(7).LFBK AND prescaler_irq(8).LFBK AND prescaler_irq(2).LFBK AND 
	prescaler_irq(3).LFBK)
	OR (prescaler_irq(0) AND prescaler_irq(1) AND 
	prescaler_irq(4).LFBK AND prescaler_irq(5).LFBK AND prescaler_irq(10).LFBK AND 
	prescaler_irq(11).LFBK AND NOT prescaler_irq(6).LFBK AND NOT prescaler_irq(7).LFBK AND 
	prescaler_irq(8).LFBK AND prescaler_irq(9).LFBK AND prescaler_irq(12).LFBK AND 
	prescaler_irq(2).LFBK AND prescaler_irq(3).LFBK));

FTCPE_prescaler_irq10: FTCPE port map (prescaler_irq(10),prescaler_irq_T(10),CPU_CLK_8pre,'0','0');
prescaler_irq_T(10) <= ((prescaler_irq(0) AND prescaler_irq(1) AND 
	prescaler_irq(4).LFBK AND prescaler_irq(5).LFBK AND prescaler_irq(6).LFBK AND 
	prescaler_irq(7).LFBK AND prescaler_irq(8).LFBK AND prescaler_irq(9).LFBK AND 
	prescaler_irq(2).LFBK AND prescaler_irq(3).LFBK)
	OR (prescaler_irq(0) AND prescaler_irq(1) AND 
	prescaler_irq(4).LFBK AND prescaler_irq(5).LFBK AND prescaler_irq(10).LFBK AND 
	prescaler_irq(11).LFBK AND NOT prescaler_irq(6).LFBK AND NOT prescaler_irq(7).LFBK AND 
	prescaler_irq(8).LFBK AND prescaler_irq(9).LFBK AND prescaler_irq(12).LFBK AND 
	prescaler_irq(2).LFBK AND prescaler_irq(3).LFBK));

FTCPE_prescaler_irq11: FTCPE port map (prescaler_irq(11),prescaler_irq_T(11),CPU_CLK_8pre,'0','0');
prescaler_irq_T(11) <= ((prescaler_irq(0) AND prescaler_irq(1) AND 
	prescaler_irq(4).LFBK AND prescaler_irq(5).LFBK AND prescaler_irq(10).LFBK AND 
	prescaler_irq(6).LFBK AND prescaler_irq(7).LFBK AND prescaler_irq(8).LFBK AND 
	prescaler_irq(9).LFBK AND prescaler_irq(2).LFBK AND prescaler_irq(3).LFBK)
	OR (prescaler_irq(0) AND prescaler_irq(1) AND 
	prescaler_irq(4).LFBK AND prescaler_irq(5).LFBK AND prescaler_irq(10).LFBK AND 
	prescaler_irq(11).LFBK AND NOT prescaler_irq(6).LFBK AND NOT prescaler_irq(7).LFBK AND 
	prescaler_irq(8).LFBK AND prescaler_irq(9).LFBK AND prescaler_irq(12).LFBK AND 
	prescaler_irq(2).LFBK AND prescaler_irq(3).LFBK));

FTCPE_prescaler_irq12: FTCPE port map (prescaler_irq(12),prescaler_irq_T(12),CPU_CLK_8pre,'0','0');
prescaler_irq_T(12) <= ((prescaler_irq(0) AND prescaler_irq(1) AND 
	prescaler_irq(4).LFBK AND prescaler_irq(5).LFBK AND prescaler_irq(10).LFBK AND 
	prescaler_irq(11).LFBK AND prescaler_irq(6).LFBK AND prescaler_irq(7).LFBK AND 
	prescaler_irq(8).LFBK AND prescaler_irq(9).LFBK AND prescaler_irq(2).LFBK AND 
	prescaler_irq(3).LFBK)
	OR (prescaler_irq(0) AND prescaler_irq(1) AND 
	prescaler_irq(4).LFBK AND prescaler_irq(5).LFBK AND prescaler_irq(10).LFBK AND 
	prescaler_irq(11).LFBK AND NOT prescaler_irq(6).LFBK AND NOT prescaler_irq(7).LFBK AND 
	prescaler_irq(8).LFBK AND prescaler_irq(9).LFBK AND prescaler_irq(12).LFBK AND 
	prescaler_irq(2).LFBK AND prescaler_irq(3).LFBK));

FTCPE_speaker_pre: FTCPE port map (speaker_pre,speaker_pre_T,CPU_CLK_8pre,'0','0');
speaker_pre_T <= (prescaler_irq(0) AND prescaler_irq(1) AND 
	prescaler_irq(4).LFBK AND prescaler_irq(5).LFBK AND prescaler_irq(10).LFBK AND 
	prescaler_irq(11).LFBK AND NOT prescaler_irq(6).LFBK AND NOT prescaler_irq(7).LFBK AND 
	prescaler_irq(8).LFBK AND prescaler_irq(9).LFBK AND prescaler_irq(12).LFBK AND 
	prescaler_irq(2).LFBK AND prescaler_irq(3).LFBK);

Register Legend:
 FDCPE (Q,D,C,CLR,PRE); 
 FTCPE (Q,D,C,CLR,PRE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XC9572-7-PC84


   --------------------------------------------------------------  
  /11 10 9  8  7  6  5  4  3  2  1  84 83 82 81 80 79 78 77 76 75 \
 | 12                                                          74 | 
 | 13                                                          73 | 
 | 14                                                          72 | 
 | 15                                                          71 | 
 | 16                                                          70 | 
 | 17                                                          69 | 
 | 18                                                          68 | 
 | 19                                                          67 | 
 | 20                                                          66 | 
 | 21                        XC9572-7-PC84                     65 | 
 | 22                                                          64 | 
 | 23                                                          63 | 
 | 24                                                          62 | 
 | 25                                                          61 | 
 | 26                                                          60 | 
 | 27                                                          59 | 
 | 28                                                          58 | 
 | 29                                                          57 | 
 | 30                                                          56 | 
 | 31                                                          55 | 
 | 32                                                          54 | 
 \ 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 /
   --------------------------------------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 D<5>                             43 TIE                           
  2 D<7>                             44 CPU_DTACK                     
  3 TIE                              45 TIE                           
  4 D<3>                             46 CPU_CLK                       
  5 CPU_IPL2                         47 CPU_AS                        
  6 CPU_IPL0                         48 CPU_BR                        
  7 Speaker                          49 GND                           
  8 GND                              50 CPU_RESET                     
  9 Q2_Clock                         51 CPU_HALT                      
 10 GPO<0>                           52 CPU_BERR                      
 11 Q2_Enable                        53 CPU_IPL1                      
 12 GPI<0>                           54 RAM_LB                        
 13 GPO<1>                           55 RAM_UB                        
 14 GPI<1>                           56 RAM_CE                        
 15 GPO<2>                           57 RAM_OE                        
 16 GND                              58 D<0>                          
 17 GPI<2>                           59 TDO                           
 18 GPO<3>                           60 GND                           
 19 GPI<3>                           61 D<2>                          
 20 GPO<4>                           62 D<6>                          
 21 GPIO_IPL0                        63 D<4>                          
 22 VCC                              64 VCC                           
 23 GPO<5>                           65 RAM_WE                        
 24 GPIO_IACK                        66 ROM_CE                        
 25 GPO<6>                           67 ROM_OE                        
 26 GPIO_AS                          68 DUART_RW                      
 27 GND                              69 A2<1>                         
 28 TDI                              70 A2<0>                         
 29 TMS                              71 A23                           
 30 TCK                              72 A2<2>                         
 31 GPO<7>                           73 VCC                           
 32 FC0                              74 DUART_IRQ                     
 33 FC2                              75 DUART_RESET                   
 34 GPIO_DTACK                       76 TIE                           
 35 Reset_In                         77 DUART_IACK                    
 36 FC1                              78 VCC                           
 37 ROM_WE                           79 TIE                           
 38 VCC                              80 DUART_DTACK                   
 39 CPU_UDS                          81 TIE                           
 40 CPU_LDS                          82 DUART_CS                      
 41 CPU_RW                           83 D<1>                          
 42 GND                              84 TIE                           


Legend :  NC  = Not Connected, unbonded pin
         PGND = Unused I/O configured as additional Ground pin
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         VCC  = Dedicated Power Pin
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xc9572-7-PC84
Optimization Method                         : SPEED
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Power Mode                                  : STD
Ground on Unused IOs                        : OFF
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
FASTConnect/UIM optimzation                 : ON
Local Feedback                              : ON
Pin Feedback                                : ON
Input Limit                                 : 36
Pterm Limit                                 : 25
