Iter 0	 Led = 0
Iter 1	 Led = 0
Iter 2	 Led = 0
Iter 3	 Led = 0
Iter 4	 Led = 1
Iter 5	 Led = 1
Iter 6	 Led = 1
Iter 7	 Led = 1
Iter 8	 Led = 1
Iter 9	 Led = 0
Iter 10	 Led = 0
Iter 11	 Led = 0
Iter 12	 Led = 0
Iter 13	 Led = 0
Iter 14	 Led = 1
Iter 15	 Led = 1
Iter 16	 Led = 1
Iter 17	 Led = 1
Iter 18	 Led = 1
Iter 19	 Led = 0
Iter 20	 Led = 0
Iter 21	 Led = 0
Iter 22	 Led = 0
Iter 23	 Led = 0
Iter 24	 Led = 1
Iter 25	 Led = 1
Iter 26	 Led = 1
Iter 27	 Led = 1
Iter 28	 Led = 1
Iter 29	 Led = 0
Iter 30	 Led = 0
Iter 31	 Led = 0
Iter 32	 Led = 0
Iter 33	 Led = 0
Iter 34	 Led = 1
Iter 35	 Led = 1
Iter 36	 Led = 1
Iter 37	 Led = 1
Iter 38	 Led = 1
Iter 39	 Led = 0
Iter 40	 Led = 0
Iter 41	 Led = 0
Iter 42	 Led = 0
Iter 43	 Led = 0
Iter 44	 Led = 1
Iter 45	 Led = 1
Iter 46	 Led = 1
Iter 47	 Led = 1
Iter 48	 Led = 1
Iter 49	 Led = 0
Iter 50	 Led = 0
Iter 51	 Led = 0
Iter 52	 Led = 0
Iter 53	 Led = 0
Iter 54	 Led = 1
Iter 55	 Led = 1
Iter 56	 Led = 1
Iter 57	 Led = 1
Iter 58	 Led = 1
Iter 59	 Led = 0
Iter 60	 Led = 0
Iter 61	 Led = 0
Iter 62	 Led = 0
Iter 63	 Led = 0
Iter 64	 Led = 1
Iter 65	 Led = 1
Iter 66	 Led = 1
Iter 67	 Led = 1
Iter 68	 Led = 1
Iter 69	 Led = 0
Iter 70	 Led = 0
Iter 71	 Led = 0
Iter 72	 Led = 0
Iter 73	 Led = 0
Iter 74	 Led = 1
Iter 75	 Led = 1
Iter 76	 Led = 1
Iter 77	 Led = 1
Iter 78	 Led = 1
Iter 79	 Led = 0
Iter 80	 Led = 0
Iter 81	 Led = 0
Iter 82	 Led = 0
Iter 83	 Led = 0
Iter 84	 Led = 1
Iter 85	 Led = 1
Iter 86	 Led = 1
Iter 87	 Led = 1
Iter 88	 Led = 1
Iter 89	 Led = 0
Iter 90	 Led = 0
Iter 91	 Led = 0
Iter 92	 Led = 0
Iter 93	 Led = 0
Iter 94	 Led = 1
Iter 95	 Led = 1
Iter 96	 Led = 1
Iter 97	 Led = 1
Iter 98	 Led = 1
Iter 99	 Led = 0


>>>	End	simulation	<<<


C:\Users\ugo\Desktop\Progetti\counter\solution1\sim\vhdl>set PATH= 

C:\Users\ugo\Desktop\Progetti\counter\solution1\sim\vhdl>call C:/Xilinx/Vivado/2018.3/bin/xelab xil_defaultlib.apatb_contatore_no_io_top glbl -prj contatore_no_io.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims -L xpm --initfile "C:/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini" --lib "ieee_proposed=./ieee_proposed" -s contatore_no_io -debug wave 
INFO: [XSIM 43-3496] Using init file passed via -initfile option "C:/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_contatore_no_io_top glbl -prj contatore_no_io.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims -L xpm --initfile C:/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s contatore_no_io -debug wave 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ugo/Desktop/Progetti/counter/solution1/sim/vhdl/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ugo/Desktop/Progetti/counter/solution1/sim/vhdl/AESL_sim_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ugo/Desktop/Progetti/counter/solution1/sim/vhdl/contatore_no_io.autotb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'apatb_contatore_no_io_top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ugo/Desktop/Progetti/counter/solution1/sim/vhdl/contatore_no_io.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'contatore_no_io'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ugo/Desktop/Progetti/counter/solution1/sim/vhdl/contatore_no_io_ubkb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'contatore_no_io_ubkb_div_u'
INFO: [VRFC 10-3107] analyzing entity 'contatore_no_io_ubkb_div'
INFO: [VRFC 10-3107] analyzing entity 'contatore_no_io_ubkb'
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling module work.glbl
Compiling architecture rtl of entity xil_defaultlib.contatore_no_io_ubkb_div_u [\contatore_no_io_ubkb_div_u(in1_...]
Compiling architecture rtl of entity xil_defaultlib.contatore_no_io_ubkb_div [\contatore_no_io_ubkb_div(in1_wi...]
Compiling architecture arch of entity xil_defaultlib.contatore_no_io_ubkb [\contatore_no_io_ubkb(id=1,num_s...]
Compiling architecture behav of entity xil_defaultlib.contatore_no_io [contatore_no_io_default]
Compiling architecture behav of entity xil_defaultlib.apatb_contatore_no_io_top
Built simulation snapshot contatore_no_io

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/ugo/Desktop/Progetti/counter/solution1/sim/vhdl/xsim.dir/contatore_no_io/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/ugo/Desktop/Progetti/counter/solution1/sim/vhdl/xsim.dir/contatore_no_io/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Oct 15 12:02:30 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2018.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Oct 15 12:02:30 2019...

****** xsim v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source xsim.dir/contatore_no_io/xsim_script.tcl
# xsim {contatore_no_io} -autoloadwcfg -tclbatch {contatore_no_io.tcl}
Vivado Simulator 2018.3
Time resolution is 1 ps
source contatore_no_io.tcl
## log_wave [get_objects -filter {type == in_port || type == out_port || type == inout_port || type == port} /apatb_contatore_no_io_top/AESL_inst_contatore_no_io/*]
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set led_output_group [add_wave_group led_output(wire) -into $coutputgroup]
## add_wave /apatb_contatore_no_io_top/AESL_inst_contatore_no_io/led_output_V_ap_vld -into $led_output_group -color #ffff00 -radix hex
## add_wave /apatb_contatore_no_io_top/AESL_inst_contatore_no_io/led_output_V -into $led_output_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_contatore_no_io_top/AESL_inst_contatore_no_io/ap_start -into $blocksiggroup
## add_wave /apatb_contatore_no_io_top/AESL_inst_contatore_no_io/ap_done -into $blocksiggroup
## add_wave /apatb_contatore_no_io_top/AESL_inst_contatore_no_io/ap_idle -into $blocksiggroup
## add_wave /apatb_contatore_no_io_top/AESL_inst_contatore_no_io/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_contatore_no_io_top/AESL_inst_contatore_no_io/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_contatore_no_io_top/AESL_inst_contatore_no_io/ap_clk -into $clockgroup
## save_wave_config contatore_no_io.wcfg
## run all
Note: simulation done!
Time: 36175 ns  Iteration: 1  Process: /apatb_contatore_no_io_top/generate_sim_done_proc  File: C:/Users/ugo/Desktop/Progetti/counter/solution1/sim/vhdl/contatore_no_io.autotb.vhd
Failure: NORMAL EXIT (note: failure is to force the simulator to stop)
Time: 36175 ns  Iteration: 1  Process: /apatb_contatore_no_io_top/generate_sim_done_proc  File: C:/Users/ugo/Desktop/Progetti/counter/solution1/sim/vhdl/contatore_no_io.autotb.vhd
$finish called at time : 36175 ns
## quit
INFO: [Common 17-206] Exiting xsim at Tue Oct 15 12:02:39 2019...
Iter 0	 Led = 0
Iter 1	 Led = 0
Iter 2	 Led = 0
Iter 3	 Led = 0
Iter 4	 Led = 1
Iter 5	 Led = 1
Iter 6	 Led = 1
Iter 7	 Led = 1
Iter 8	 Led = 1
Iter 9	 Led = 0
Iter 10	 Led = 0
Iter 11	 Led = 0
Iter 12	 Led = 0
Iter 13	 Led = 0
Iter 14	 Led = 1
Iter 15	 Led = 1
Iter 16	 Led = 1
Iter 17	 Led = 1
Iter 18	 Led = 1
Iter 19	 Led = 0
Iter 20	 Led = 0
Iter 21	 Led = 0
Iter 22	 Led = 0
Iter 23	 Led = 0
Iter 24	 Led = 1
Iter 25	 Led = 1
Iter 26	 Led = 1
Iter 27	 Led = 1
Iter 28	 Led = 1
Iter 29	 Led = 0
Iter 30	 Led = 0
Iter 31	 Led = 0
Iter 32	 Led = 0
Iter 33	 Led = 0
Iter 34	 Led = 1
Iter 35	 Led = 1
Iter 36	 Led = 1
Iter 37	 Led = 1
Iter 38	 Led = 1
Iter 39	 Led = 0
Iter 40	 Led = 0
Iter 41	 Led = 0
Iter 42	 Led = 0
Iter 43	 Led = 0
Iter 44	 Led = 1
Iter 45	 Led = 1
Iter 46	 Led = 1
Iter 47	 Led = 1
Iter 48	 Led = 1
Iter 49	 Led = 0
Iter 50	 Led = 0
Iter 51	 Led = 0
Iter 52	 Led = 0
Iter 53	 Led = 0
Iter 54	 Led = 1
Iter 55	 Led = 1
Iter 56	 Led = 1
Iter 57	 Led = 1
Iter 58	 Led = 1
Iter 59	 Led = 0
Iter 60	 Led = 0
Iter 61	 Led = 0
Iter 62	 Led = 0
Iter 63	 Led = 0
Iter 64	 Led = 1
Iter 65	 Led = 1
Iter 66	 Led = 1
Iter 67	 Led = 1
Iter 68	 Led = 1
Iter 69	 Led = 0
Iter 70	 Led = 0
Iter 71	 Led = 0
Iter 72	 Led = 0
Iter 73	 Led = 0
Iter 74	 Led = 1
Iter 75	 Led = 1
Iter 76	 Led = 1
Iter 77	 Led = 1
Iter 78	 Led = 1
Iter 79	 Led = 0
Iter 80	 Led = 0
Iter 81	 Led = 0
Iter 82	 Led = 0
Iter 83	 Led = 0
Iter 84	 Led = 1
Iter 85	 Led = 1
Iter 86	 Led = 1
Iter 87	 Led = 1
Iter 88	 Led = 1
Iter 89	 Led = 0
Iter 90	 Led = 0
Iter 91	 Led = 0
Iter 92	 Led = 0
Iter 93	 Led = 0
Iter 94	 Led = 1
Iter 95	 Led = 1
Iter 96	 Led = 1
Iter 97	 Led = 1
Iter 98	 Led = 1
Iter 99	 Led = 0


>>>	End	simulation	<<<

