#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1d30a80 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1d30c10 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x1d3b860 .functor NOT 1, L_0x1d65c80, C4<0>, C4<0>, C4<0>;
L_0x1d659e0 .functor XOR 1, L_0x1d658a0, L_0x1d65940, C4<0>, C4<0>;
L_0x1d65b70 .functor XOR 1, L_0x1d659e0, L_0x1d65aa0, C4<0>, C4<0>;
v0x1d62050_0 .net *"_ivl_10", 0 0, L_0x1d65aa0;  1 drivers
v0x1d62150_0 .net *"_ivl_12", 0 0, L_0x1d65b70;  1 drivers
v0x1d62230_0 .net *"_ivl_2", 0 0, L_0x1d65800;  1 drivers
v0x1d622f0_0 .net *"_ivl_4", 0 0, L_0x1d658a0;  1 drivers
v0x1d623d0_0 .net *"_ivl_6", 0 0, L_0x1d65940;  1 drivers
v0x1d62500_0 .net *"_ivl_8", 0 0, L_0x1d659e0;  1 drivers
v0x1d625e0_0 .net "a", 0 0, v0x1d5f170_0;  1 drivers
v0x1d62680_0 .net "b", 0 0, v0x1d5f210_0;  1 drivers
v0x1d62720_0 .net "c", 0 0, v0x1d5f2b0_0;  1 drivers
v0x1d627c0_0 .var "clk", 0 0;
v0x1d62860_0 .net "d", 0 0, v0x1d5f3f0_0;  1 drivers
v0x1d62900_0 .net "q_dut", 0 0, L_0x1d655d0;  1 drivers
v0x1d629a0_0 .net "q_ref", 0 0, L_0x1d63040;  1 drivers
v0x1d62a40_0 .var/2u "stats1", 159 0;
v0x1d62ae0_0 .var/2u "strobe", 0 0;
v0x1d62b80_0 .net "tb_match", 0 0, L_0x1d65c80;  1 drivers
v0x1d62c40_0 .net "tb_mismatch", 0 0, L_0x1d3b860;  1 drivers
v0x1d62d00_0 .net "wavedrom_enable", 0 0, v0x1d5f4e0_0;  1 drivers
v0x1d62da0_0 .net "wavedrom_title", 511 0, v0x1d5f580_0;  1 drivers
L_0x1d65800 .concat [ 1 0 0 0], L_0x1d63040;
L_0x1d658a0 .concat [ 1 0 0 0], L_0x1d63040;
L_0x1d65940 .concat [ 1 0 0 0], L_0x1d655d0;
L_0x1d65aa0 .concat [ 1 0 0 0], L_0x1d63040;
L_0x1d65c80 .cmp/eeq 1, L_0x1d65800, L_0x1d65b70;
S_0x1d30da0 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x1d30c10;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1d1cea0 .functor NOT 1, v0x1d5f170_0, C4<0>, C4<0>, C4<0>;
L_0x1d31500 .functor XOR 1, L_0x1d1cea0, v0x1d5f210_0, C4<0>, C4<0>;
L_0x1d3b8d0 .functor XOR 1, L_0x1d31500, v0x1d5f2b0_0, C4<0>, C4<0>;
L_0x1d63040 .functor XOR 1, L_0x1d3b8d0, v0x1d5f3f0_0, C4<0>, C4<0>;
v0x1d3bad0_0 .net *"_ivl_0", 0 0, L_0x1d1cea0;  1 drivers
v0x1d3bb70_0 .net *"_ivl_2", 0 0, L_0x1d31500;  1 drivers
v0x1d1cff0_0 .net *"_ivl_4", 0 0, L_0x1d3b8d0;  1 drivers
v0x1d1d090_0 .net "a", 0 0, v0x1d5f170_0;  alias, 1 drivers
v0x1d5e530_0 .net "b", 0 0, v0x1d5f210_0;  alias, 1 drivers
v0x1d5e640_0 .net "c", 0 0, v0x1d5f2b0_0;  alias, 1 drivers
v0x1d5e700_0 .net "d", 0 0, v0x1d5f3f0_0;  alias, 1 drivers
v0x1d5e7c0_0 .net "q", 0 0, L_0x1d63040;  alias, 1 drivers
S_0x1d5e920 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x1d30c10;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1d5f170_0 .var "a", 0 0;
v0x1d5f210_0 .var "b", 0 0;
v0x1d5f2b0_0 .var "c", 0 0;
v0x1d5f350_0 .net "clk", 0 0, v0x1d627c0_0;  1 drivers
v0x1d5f3f0_0 .var "d", 0 0;
v0x1d5f4e0_0 .var "wavedrom_enable", 0 0;
v0x1d5f580_0 .var "wavedrom_title", 511 0;
E_0x1d2b9e0/0 .event negedge, v0x1d5f350_0;
E_0x1d2b9e0/1 .event posedge, v0x1d5f350_0;
E_0x1d2b9e0 .event/or E_0x1d2b9e0/0, E_0x1d2b9e0/1;
E_0x1d2bc30 .event posedge, v0x1d5f350_0;
E_0x1d159f0 .event negedge, v0x1d5f350_0;
S_0x1d5ec70 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1d5e920;
 .timescale -12 -12;
v0x1d5ee70_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1d5ef70 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1d5e920;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1d5f6e0 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x1d30c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1d632b0 .functor AND 1, L_0x1d63170, L_0x1d63210, C4<1>, C4<1>;
L_0x1d63410 .functor AND 1, L_0x1d632b0, L_0x1d63370, C4<1>, C4<1>;
L_0x1d635f0 .functor AND 1, L_0x1d63410, L_0x1d63520, C4<1>, C4<1>;
L_0x1d63880 .functor AND 1, L_0x1d63700, L_0x1d637a0, C4<1>, C4<1>;
L_0x1d639c0 .functor AND 1, L_0x1d63880, v0x1d5f2b0_0, C4<1>, C4<1>;
L_0x1d63a80 .functor AND 1, L_0x1d639c0, v0x1d5f3f0_0, C4<1>, C4<1>;
L_0x1d63b80 .functor OR 1, L_0x1d635f0, L_0x1d63a80, C4<0>, C4<0>;
L_0x1d63d30 .functor AND 1, L_0x1d63c90, v0x1d5f210_0, C4<1>, C4<1>;
L_0x1d63f30 .functor AND 1, L_0x1d63d30, L_0x1d63e40, C4<1>, C4<1>;
L_0x1d64040 .functor OR 1, L_0x1d63b80, L_0x1d63f30, C4<0>, C4<0>;
L_0x1d64360 .functor AND 1, v0x1d5f170_0, L_0x1d641b0, C4<1>, C4<1>;
L_0x1d644e0 .functor AND 1, L_0x1d64360, v0x1d5f3f0_0, C4<1>, C4<1>;
L_0x1d64720 .functor OR 1, L_0x1d64040, L_0x1d644e0, C4<0>, C4<0>;
L_0x1d64830 .functor AND 1, v0x1d5f170_0, v0x1d5f2b0_0, C4<1>, C4<1>;
L_0x1d646b0 .functor AND 1, L_0x1d64830, L_0x1d64920, C4<1>, C4<1>;
L_0x1d64a70 .functor OR 1, L_0x1d64720, L_0x1d646b0, C4<0>, C4<0>;
L_0x1d64c10 .functor AND 1, v0x1d5f170_0, v0x1d5f210_0, C4<1>, C4<1>;
L_0x1d64c80 .functor AND 1, L_0x1d64c10, v0x1d5f2b0_0, C4<1>, C4<1>;
L_0x1d64ef0 .functor AND 1, L_0x1d64c80, v0x1d5f3f0_0, C4<1>, C4<1>;
L_0x1d64fb0 .functor OR 1, L_0x1d64a70, L_0x1d64ef0, C4<0>, C4<0>;
L_0x1d65170 .functor AND 1, v0x1d5f170_0, v0x1d5f210_0, C4<1>, C4<1>;
L_0x1d651e0 .functor AND 1, L_0x1d65170, L_0x1d64e50, C4<1>, C4<1>;
L_0x1d654c0 .functor AND 1, L_0x1d651e0, L_0x1d653b0, C4<1>, C4<1>;
L_0x1d655d0 .functor OR 1, L_0x1d64fb0, L_0x1d654c0, C4<0>, C4<0>;
v0x1d5f9d0_0 .net *"_ivl_1", 0 0, L_0x1d63170;  1 drivers
v0x1d5fa90_0 .net *"_ivl_11", 0 0, L_0x1d63520;  1 drivers
v0x1d5fb50_0 .net *"_ivl_12", 0 0, L_0x1d635f0;  1 drivers
v0x1d5fc40_0 .net *"_ivl_15", 0 0, L_0x1d63700;  1 drivers
v0x1d5fd00_0 .net *"_ivl_17", 0 0, L_0x1d637a0;  1 drivers
v0x1d5fe10_0 .net *"_ivl_18", 0 0, L_0x1d63880;  1 drivers
v0x1d5fef0_0 .net *"_ivl_20", 0 0, L_0x1d639c0;  1 drivers
v0x1d5ffd0_0 .net *"_ivl_22", 0 0, L_0x1d63a80;  1 drivers
v0x1d600b0_0 .net *"_ivl_24", 0 0, L_0x1d63b80;  1 drivers
v0x1d60190_0 .net *"_ivl_27", 0 0, L_0x1d63c90;  1 drivers
v0x1d60250_0 .net *"_ivl_28", 0 0, L_0x1d63d30;  1 drivers
v0x1d60330_0 .net *"_ivl_3", 0 0, L_0x1d63210;  1 drivers
v0x1d603f0_0 .net *"_ivl_31", 0 0, L_0x1d63e40;  1 drivers
v0x1d604b0_0 .net *"_ivl_32", 0 0, L_0x1d63f30;  1 drivers
v0x1d60590_0 .net *"_ivl_34", 0 0, L_0x1d64040;  1 drivers
v0x1d60670_0 .net *"_ivl_37", 0 0, L_0x1d641b0;  1 drivers
v0x1d60730_0 .net *"_ivl_38", 0 0, L_0x1d64360;  1 drivers
v0x1d60810_0 .net *"_ivl_4", 0 0, L_0x1d632b0;  1 drivers
v0x1d608f0_0 .net *"_ivl_40", 0 0, L_0x1d644e0;  1 drivers
v0x1d609d0_0 .net *"_ivl_42", 0 0, L_0x1d64720;  1 drivers
v0x1d60ab0_0 .net *"_ivl_44", 0 0, L_0x1d64830;  1 drivers
v0x1d60b90_0 .net *"_ivl_47", 0 0, L_0x1d64920;  1 drivers
v0x1d60c50_0 .net *"_ivl_48", 0 0, L_0x1d646b0;  1 drivers
v0x1d60d30_0 .net *"_ivl_50", 0 0, L_0x1d64a70;  1 drivers
v0x1d60e10_0 .net *"_ivl_52", 0 0, L_0x1d64c10;  1 drivers
v0x1d60ef0_0 .net *"_ivl_54", 0 0, L_0x1d64c80;  1 drivers
v0x1d60fd0_0 .net *"_ivl_56", 0 0, L_0x1d64ef0;  1 drivers
v0x1d610b0_0 .net *"_ivl_58", 0 0, L_0x1d64fb0;  1 drivers
v0x1d61190_0 .net *"_ivl_60", 0 0, L_0x1d65170;  1 drivers
v0x1d61270_0 .net *"_ivl_63", 0 0, L_0x1d64e50;  1 drivers
v0x1d61330_0 .net *"_ivl_64", 0 0, L_0x1d651e0;  1 drivers
v0x1d61410_0 .net *"_ivl_67", 0 0, L_0x1d653b0;  1 drivers
v0x1d614d0_0 .net *"_ivl_68", 0 0, L_0x1d654c0;  1 drivers
v0x1d617c0_0 .net *"_ivl_7", 0 0, L_0x1d63370;  1 drivers
v0x1d61880_0 .net *"_ivl_8", 0 0, L_0x1d63410;  1 drivers
v0x1d61960_0 .net "a", 0 0, v0x1d5f170_0;  alias, 1 drivers
v0x1d61a00_0 .net "b", 0 0, v0x1d5f210_0;  alias, 1 drivers
v0x1d61af0_0 .net "c", 0 0, v0x1d5f2b0_0;  alias, 1 drivers
v0x1d61be0_0 .net "d", 0 0, v0x1d5f3f0_0;  alias, 1 drivers
v0x1d61cd0_0 .net "q", 0 0, L_0x1d655d0;  alias, 1 drivers
L_0x1d63170 .reduce/nor v0x1d5f170_0;
L_0x1d63210 .reduce/nor v0x1d5f210_0;
L_0x1d63370 .reduce/nor v0x1d5f2b0_0;
L_0x1d63520 .reduce/nor v0x1d5f3f0_0;
L_0x1d63700 .reduce/nor v0x1d5f170_0;
L_0x1d637a0 .reduce/nor v0x1d5f210_0;
L_0x1d63c90 .reduce/nor v0x1d5f170_0;
L_0x1d63e40 .reduce/nor v0x1d5f3f0_0;
L_0x1d641b0 .reduce/nor v0x1d5f210_0;
L_0x1d64920 .reduce/nor v0x1d5f3f0_0;
L_0x1d64e50 .reduce/nor v0x1d5f2b0_0;
L_0x1d653b0 .reduce/nor v0x1d5f3f0_0;
S_0x1d61e30 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x1d30c10;
 .timescale -12 -12;
E_0x1d2b780 .event anyedge, v0x1d62ae0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1d62ae0_0;
    %nor/r;
    %assign/vec4 v0x1d62ae0_0, 0;
    %wait E_0x1d2b780;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1d5e920;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d5f3f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d5f2b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d5f210_0, 0;
    %assign/vec4 v0x1d5f170_0, 0;
    %wait E_0x1d159f0;
    %wait E_0x1d2bc30;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d5f3f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d5f2b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d5f210_0, 0;
    %assign/vec4 v0x1d5f170_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1d2b9e0;
    %load/vec4 v0x1d5f170_0;
    %load/vec4 v0x1d5f210_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1d5f2b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1d5f3f0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d5f3f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d5f2b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d5f210_0, 0;
    %assign/vec4 v0x1d5f170_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1d5ef70;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1d2b9e0;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1d5f3f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d5f2b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d5f210_0, 0;
    %assign/vec4 v0x1d5f170_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1d30c10;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d627c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d62ae0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1d30c10;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1d627c0_0;
    %inv;
    %store/vec4 v0x1d627c0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1d30c10;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1d5f350_0, v0x1d62c40_0, v0x1d625e0_0, v0x1d62680_0, v0x1d62720_0, v0x1d62860_0, v0x1d629a0_0, v0x1d62900_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1d30c10;
T_7 ;
    %load/vec4 v0x1d62a40_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1d62a40_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1d62a40_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1d62a40_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1d62a40_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1d62a40_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1d62a40_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1d30c10;
T_8 ;
    %wait E_0x1d2b9e0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d62a40_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d62a40_0, 4, 32;
    %load/vec4 v0x1d62b80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1d62a40_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d62a40_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d62a40_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d62a40_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1d629a0_0;
    %load/vec4 v0x1d629a0_0;
    %load/vec4 v0x1d62900_0;
    %xor;
    %load/vec4 v0x1d629a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1d62a40_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d62a40_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1d62a40_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d62a40_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit2/circuit2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can1_depth5/human/circuit2/iter0/response0/top_module.sv";
