{"vcs1":{"timestamp_begin":1680809840.346537659, "rt":0.83, "ut":0.24, "st":0.14}}
{"vcselab":{"timestamp_begin":1680809841.211296919, "rt":1.02, "ut":0.20, "st":0.09}}
{"link":{"timestamp_begin":1680809842.250326514, "rt":0.78, "ut":0.07, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680809840.061734375}
{"VCS_COMP_START_TIME": 1680809840.061734375}
{"VCS_COMP_END_TIME": 1680809843.655212397}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 340768}}
{"stitch_vcselab": {"peak_mem": 222604}}
