<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN""http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd"><html><head><title>Patent US6400126 - Switching regulator with multiple power transistor driving voltages - Google Patents</title><script>(function(){(function(){function e(a){this.t={};this.tick=function(a,c,b){var d=void 0!=b?b:(new Date).getTime();this.t[a]=[d,c];if(void 0==b)try{window.console.timeStamp("CSI/"+a)}catch(e){}};this.tick("start",null,a)}var a;window.performance&&(a=window.performance.timing);var f=a?new e(a.responseStart):new e;window.jstiming={Timer:e,load:f};if(a){var c=a.navigationStart,d=a.responseStart;0<c&&d>=c&&(window.jstiming.srt=d-c)}if(a){var b=window.jstiming.load;0<c&&d>=c&&(b.tick("_wtsrt",void 0,c),b.tick("wtsrt_",
"_wtsrt",d),b.tick("tbsd_","wtsrt_"))}try{a=null,window.chrome&&window.chrome.csi&&(a=Math.floor(window.chrome.csi().pageT),b&&0<c&&(b.tick("_tbnd",void 0,window.chrome.csi().startE),b.tick("tbnd_","_tbnd",c))),null==a&&window.gtbExternal&&(a=window.gtbExternal.pageT()),null==a&&window.external&&(a=window.external.pageT,b&&0<c&&(b.tick("_tbnd",void 0,window.external.startE),b.tick("tbnd_","_tbnd",c))),a&&(window.jstiming.pt=a)}catch(g){}})();})();
</script><link rel="stylesheet" href="/patents/css/_8a2b04e7bf975d5171d8e4c0b6365c7a/kl_intl_patents_bundle.css" type="text/css" /><script src="/books/javascript/atb_8a2b04e7bf975d5171d8e4c0b6365c7a__en.js"></script><script>function googleTranslateElementInit() {new google.translate.TranslateElement({pageLanguage: "en",gaTrack: true,gaId: "UA-27188110-1",multilanguagePage: true});}</script><script src="//translate.google.com/translate_a/element.js?cb=googleTranslateElementInit"></script><meta name="DC.type" content="Patent"><meta name="DC.title" content="Switching regulator with multiple power transistor driving voltages"><meta name="DC.contributor" content="Marco A. Zuniga" scheme="inventor"><meta name="DC.contributor" content="Charles Nickel" scheme="inventor"><meta name="DC.contributor" content="Volterra Semiconductor Corporation" scheme="assignee"><meta name="DC.date" content="1999-12-30" scheme="dateSubmitted"><meta name="DC.description" content="A voltage regulator has an input terminal, an output terminal, a first transistor connecting the input terminal to an intermediate terminal, a second transistor connecting the intermediate terminal to ground, a controller that drives the first and second transistors to alternately couple the intermediate terminal between the input terminal and ground, and a filter disposed between the input terminal and the output terminal to provide a substantially DC voltage at the output terminal. The controller drives the two transistors with different gate voltage, and the two transistors can have different gate oxide layer thicknesses."><meta name="DC.date" content="2002-6-4" scheme="issued"><meta name="DC.relation" content="US:4906914" scheme="references"><meta name="DC.relation" content="US:5554561" scheme="references"><meta name="DC.relation" content="US:5929680" scheme="references"><meta name="DC.relation" content="US:5959442" scheme="references"><meta name="citation_patent_number" content="US:6400126"><meta name="citation_patent_application_number" content="US:09/475,713"><link rel="canonical" href="http://www.google.com/patents/US6400126"/><meta property="og:url" content="http://www.google.com/patents/US6400126"/><meta name="title" content="Patent US6400126 - Switching regulator with multiple power transistor driving voltages"/><meta name="description" content="A voltage regulator has an input terminal, an output terminal, a first transistor connecting the input terminal to an intermediate terminal, a second transistor connecting the intermediate terminal to ground, a controller that drives the first and second transistors to alternately couple the intermediate terminal between the input terminal and ground, and a filter disposed between the input terminal and the output terminal to provide a substantially DC voltage at the output terminal. The controller drives the two transistors with different gate voltage, and the two transistors can have different gate oxide layer thicknesses."/><meta property="og:title" content="Patent US6400126 - Switching regulator with multiple power transistor driving voltages"/><meta property="og:type" content="book"/><meta property="og:site_name" content="Google Books"/><meta property="og:image" content="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><link rel="image_src" href="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><script>(function(){try{var aa=function(a,b,c,d){d=d||{};d._sn=["cfg",b,c].join(".");window.gbar.logger.ml(a,d)};var g=window.gbar=window.gbar||{},l=window.gbar.i=window.gbar.i||{},m={},n;function _tvn(a,b){var c=parseInt(a,10);return isNaN(c)?b:c}function _tvf(a,b){var c=parseFloat(a);return isNaN(c)?b:c}function _tvv(a){return!!a}function p(a,b,c){(c||g)[a]=b}g.bv={n:_tvn("2",0),r:"",f:".67.",e:"0",m:_tvn("0",1)};
function q(a,b,c){var d="on"+b;if(a.addEventListener)a.addEventListener(b,c,!1);else if(a.attachEvent)a.attachEvent(d,c);else{var f=a[d];a[d]=function(){var a=f.apply(this,arguments),b=c.apply(this,arguments);return void 0==a?b:void 0==b?a:b&&a}}}var s=function(a){return function(){return g.bv.m==a}},ba=s(1),ca=s(2);p("sb",ba);p("kn",ca);l.a=_tvv;l.b=_tvf;l.c=_tvn;l.i=aa;var da=window.gbar.i.i;var t,u,v,w;function ea(a){v=a}function fa(a){var b;if(b=v&&window.encodeURIComponent)b=a.href,b=!b.match(/^http[s]?:\/\/accounts\.google\.[^/]*\/ClearSID/i)&&!b.match(/^http[s]?:\/\/[^/]*\/accounts\/ClearSID/i);if(b=b&&encodeURIComponent(v()))a.href=a.href.replace(/([?&]continue=)[^&]*/,"$1"+b)}function ga(a){window.gApplication&&(a.href=window.gApplication.getTabUrl(a.href))}
function ha(a){var b=document.forms[0].q,c=window.encodeURIComponent&&b&&b.value,b=b&&b.placeholder;c&&c!=b&&(a.href=a.href.replace(/([?&])q=[^&]*|$/,function(a,b){return(b||"&")+"q="+encodeURIComponent(c)}))}n=l.a("")?ga:ha;
function x(a,b,c,d,f,e){var h=document.getElementById(a);if(h){var k=h.style;k.left=d?"auto":b+"px";k.right=d?b+"px":"auto";k.top=c+"px";k.visibility=u?"hidden":"visible";f&&e?(k.width=f+"px",k.height=e+"px"):(x(t,b,c,d,h.offsetWidth,h.offsetHeight),u=u?"":a)}}
var y=[],ia=function(a,b){y.push(b)},ja=function(a){a=a||window.event;var b=a.target||a.srcElement;a.cancelBubble=!0;null==t&&(a=document.createElement(Array.every||window.createPopup?"iframe":"div"),a.frameBorder="0",t=a.id="gbs",a.src="javascript:''",b.parentNode.appendChild(a),q(document,"click",z));var c=b,b=0;"gb3"!=c.className&&(c=c.parentNode);a=c.getAttribute("aria-owns")||"gbi";var d=c.offsetWidth,f=20<c.offsetTop?46:24;document.getElementById("tphdr")&&(f-=3);var e=!1;do b+=c.offsetLeft||
0;while(c=c.offsetParent);var c=(document.documentElement.clientWidth||document.body.clientWidth)-b-d,h,d=document.body,k=document.defaultView;k&&k.getComputedStyle?(d=k.getComputedStyle(d,""))&&(h=d.direction):h=d.currentStyle?d.currentStyle.direction:d.style.direction;h="rtl"==h;if("gbi"==a){for(d=0;k=y[d++];)k();A(null,window.navExtra);h&&(b=c,e=!0)}else h||(b=c,e=!0);u!=a&&z();x(a,b,f,e)},z=function(){u&&x(u,0,0)},A=function(a,b){var c,d=document.getElementById("gbi"),f=a;f||(f=d.firstChild);
for(;b&&(c=b.pop());){var e=d,h=c,k=f;w||(w="gb2");e.insertBefore(h,k).className=w}},ka=function(a,b,c){if((b=document.getElementById(b))&&a){a.className="gb4";var d=document.createElement("span");d.appendChild(a);d.appendChild(document.createTextNode(" | "));d.id=c;b.appendChild(d)}},la=function(){return document.getElementById("gb_70")},ma=function(){return!!u};p("qs",n);p("setContinueCb",ea);p("pc",fa);p("tg",ja);p("close",z);p("addLink",ka);p("almm",A);p("si",la);p("adh",ia);p("op",ma);var B=function(){},C=function(){},F=function(a){var b=new Image,c=D;b.onerror=b.onload=b.onabort=function(){try{delete E[c]}catch(a){}};E[c]=b;b.src=a;D=c+1},E=[],D=0;p("logger",{il:C,ml:B,log:F});var G=window.gbar.logger;var H={},na={},I=[],oa=l.b("0.1",.1),pa=l.a("1",!0),qa=function(a,b){I.push([a,b])},ra=function(a,b){H[a]=b},sa=function(a){return a in H},J={},K=function(a,b){J[a]||(J[a]=[]);J[a].push(b)},ta=function(a){K("m",a)},L=function(a,b){var c=document.createElement("script");c.src=a;c.async=pa;Math.random()<oa&&(c.onerror=function(){c.onerror=null;B(Error("Bundle load failed: name="+(b||"UNK")+" url="+a))});(document.getElementById("xjsc")||document.getElementsByTagName("body")[0]||
document.getElementsByTagName("head")[0]).appendChild(c)},N=function(a){for(var b=0,c;(c=I[b])&&c[0]!=a;++b);!c||c[1].l||c[1].s||(c[1].s=!0,M(2,a),c[1].url&&L(c[1].url,a),c[1].libs&&m.d&&m.d(c[1].libs))},O=function(a){K("gc",a)},P=null,ua=function(a){P=a},M=function(a,b,c){if(P){a={t:a,b:b};if(c)for(var d in c)a[d]=c[d];try{P(a)}catch(f){}}};p("mdc",H);p("mdi",na);p("bnc",I);p("qGC",O);p("qm",ta);p("qd",J);p("lb",N);p("mcf",ra);p("bcf",qa);p("aq",K);p("mdd","");p("has",sa);
p("trh",ua);p("tev",M);var Q=l.b("0.1",.001),R=0;
function _mlToken(a,b){try{if(1>R){R++;var c,d=a,f=b||{},e=encodeURIComponent,h=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&jexpid=",e("17483"),"&srcpg=",e("prop=22"),"&jsr=",Math.round(1/Q),"&ogev=",e("fI3tU8OTNJPxgwSC3oHoBQ"),"&ogf=",g.bv.f,"&ogrp=",e("1"),"&ogv=",e("1407723702.0"),"&oggv="+e("es_plusone_gc_20140723.0_p0"),"&ogd=",e("com"),"&ogc=",e("GRC"),"&ogl=",e("en")];f._sn&&(f._sn="og."+
f._sn);for(var k in f)h.push("&"),h.push(e(k)),h.push("="),h.push(e(f[k]));h.push("&emsg=");h.push(e(d.name+":"+d.message));var r=h.join("");S(r)&&(r=r.substr(0,2E3));c=r;var Aa=window.gbar.logger._aem(a,c);F(Aa)}}catch(Na){}}var S=function(a){return 2E3<=a.length},va=function(a,b){return b};function T(a){B=a;p("_itl",S,G);p("_aem",va,G);p("ml",B,G);a={};H.er=a}l.a("")?T(function(a){throw a;}):l.a("1")&&Math.random()<Q&&T(_mlToken);I.push(["m",{url:"//ssl.gstatic.com/gb/js/scm_7385cc5883250b43a39405734c1bea59.js"}]);g.mcf("c",{});g.sg={c:""};if(l.a("1")){var wa=l.a("");I.push(["gc",{auto:wa,url:"//ssl.gstatic.com/gb/js/abc/gci_91f30755d6a6b787dcc2a4062e6e9824.js",libs:"googleapis.client:plusone:gapi.iframes"}]);var xa={version:"gci_91f30755d6a6b787dcc2a4062e6e9824.js",index:"",lang:"en"};H.gc=xa;var U=function(a){window.googleapis&&window.iframes?a&&a():(a&&O(a),N("gc"))};p("lGC",U);l.a("1")&&p("lPWF",U)};window.__PVT="";if(l.a("1")&&l.a("1")){var V=function(a){U(function(){K("pw",a);N("pw")})};p("lPW",V);I.push(["pw",{url:"//ssl.gstatic.com/gb/js/abc/pwm_45f73e4df07a0e388b0fa1f3d30e7280.js"}]);var W=[],ya=function(a){W[0]=a},za=function(a,b){var c=b||{};c._sn="pw";B(a,c)},Ba={signed:W,elog:za,base:"https://plusone.google.com/u/0",loadTime:(new Date).getTime()};H.pw=Ba;var X=function(a,b){for(var c=b.split("."),d=function(){var b=arguments;a(function(){for(var a=g,d=0,e=c.length-1;d<e;++d)a=a[c[d]];a[c[d]].apply(a,b)})},f=g,e=0,h=c.length-1;e<h;++e)f=
f[c[e]]=f[c[e]]||{};return f[c[e]]=d};X(V,"pw.clk");X(V,"pw.hvr");p("su",ya,g.pw)};function Ca(){function a(){for(var b;(b=e[h++])&&"m"!=b[0]&&!b[1].auto;);b&&(M(2,b[0]),b[1].url&&L(b[1].url,b[0]),b[1].libs&&m.d&&m.d(b[1].libs));h<e.length&&setTimeout(a,0)}function b(){0<f--?setTimeout(b,0):a()}var c=l.a("1"),d=l.a(""),f=3,e=I,h=0,k=window.gbarOnReady;if(k)try{k()}catch(r){da(r,"ml","or")}d?p("ldb",a):c?q(window,"load",b):b()}p("rdl",Ca);var Da={D:1,H:2,da:3,p:4,W:5,M:6,F:7,g:8,ha:9,U:10,L:11,T:12,S:13,N:14,Q:15,P:16,fa:17,w:18,O:19,ga:20,ea:21,u:22,G:23,ja:24,ka:25,ia:26,A:27,j:28,o:29,k:30,ca:31,Z:32,$:33,J:34,K:35,ba:36,aa:37,Y:38,B:39,R:40,v:41,X:42,V:43,h:48,C:49,I:500},Y=[1,2,3,4,5,6,9,10,11,13,14,28,29,30,34,35,37,38,39,40,41,42,43,48,49,500];var Z=l.b("0.001",1E-4),Ea=l.b("1",1),Fa=!1,Ga=!1;if(l.a("1")){var Ha=Math.random();Ha<=Z&&(Fa=!0);Ha<=Ea&&(Ga=!0)}var Ia=Da,$=null;function Ja(){var a=0,b=function(b,d){l.a(d)&&(a|=b)};b(1,"");b(2,"");b(4,"");b(8,"");return a}
function Ka(a,b){var c=Z,d=Fa,f;f=a;if(!$){$={};for(var e=0;e<Y.length;e++){var h=Y[e];$[h]=!0}}if(f=!!$[f])c=Ea,d=Ga;if(d){d=encodeURIComponent;g.rp?(f=g.rp(),f="-1"!=f?f:"1"):f="1";c=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&oge=",a,"&ogex=",d("17483"),"&ogev=",d("fI3tU8OTNJPxgwSC3oHoBQ"),"&ogf=",g.bv.f,"&ogp=",d("22"),"&ogrp=",d(f),"&ogsr=",Math.round(1/c),"&ogv=",d("1407723702.0"),"&oggv="+
d("es_plusone_gc_20140723.0_p0"),"&ogd=",d("com"),"&ogl=",d("en"),"&ogc=",d("GRC"),"&ogus=",Ja()];if(b){"ogw"in b&&(c.push("&ogw="+b.ogw),delete b.ogw);var k;f=b;e=[];for(k in f)0!=e.length&&e.push(","),e.push(La(k)),e.push("."),e.push(La(f[k]));k=e.join("");""!=k&&(c.push("&ogad="),c.push(d(k)))}F(c.join(""))}}function La(a){"number"==typeof a&&(a+="");return"string"==typeof a?a.replace(".","%2E").replace(",","%2C"):a}C=Ka;p("il",C,G);var Ma={};H.il=Ma;setTimeout(function(){C(Ia.g)},0);}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var b=window.gbar.i.i;var c=window.gbar;var f=function(d){try{var a=document.getElementById("gbom");a&&d.appendChild(a.cloneNode(!0))}catch(e){b(e,"omas","aomc")}};c.aomc=f;}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var a=window.gbar;a.mcf("pm",{p:""});}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{window.gbar.rdl();}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
if (window['_OC_timingAction']) {window['_OC_timingAction']('patents_refpage');}</script><style>#gbar,#guser{font-size:13px;padding-top:1px !important;}#gbar{float:left;height:22px}#guser{padding-bottom:7px !important;text-align:right}.gbh,.gbd{border-top:1px solid #c9d7f1;font-size:1px}.gbh{height:0;position:absolute;top:24px;width:100%}#gbs,.gbm{background:#fff;left:0;position:absolute;text-align:left;visibility:hidden;z-index:1000}.gbm{border:1px solid;border-color:#c9d7f1 #36c #36c #a2bae7;z-index:1001}.gb1{margin-right:.5em}.gb1,.gb3{zoom:1}.gb2{display:block;padding:.2em .5em}.gb2,.gb3{text-decoration:none !important;border-bottom:none}a.gb1,a.gb4{text-decoration:underline !important}a.gb1,a.gb2,a.gb3,a.gb4{color:#00c !important}.gbi .gb3,.gbi .gb2,.gbi .gb4{color:#dd8e27 !important}.gbf .gb3,.gbf .gb2,.gbf .gb4{color:#900 !important}a.gb2:hover{background:#36c;color:#fff !important}#gbar .gbz0l{color:#000 !important;cursor:default;font-weight:bold;text-decoration:none !important}
#gbar { padding:.3em .6em !important;}</style></head><body  topmargin="3" marginheight="3"><div id=gbar><nobr><a onclick=gbar.qs(this);gbar.logger.il(1,{t:1}); class=gb1 id=gb_1 href="https://www.google.com/search?sa=N&tab=tw">Search</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:2}); class=gb1 id=gb_2 href="http://www.google.com/search?hl=en&tbm=isch&source=og&sa=N&tab=ti">Images</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:8}); class=gb1 id=gb_8 href="http://maps.google.com/maps?hl=en&sa=N&tab=tl">Maps</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:78}); class=gb1 id=gb_78 href="https://play.google.com/?hl=en&sa=N&tab=t8">Play</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:36}); class=gb1 id=gb_36 href="http://www.youtube.com/results?sa=N&tab=t1">YouTube</a> <a onclick=gbar.logger.il(1,{t:5}); class=gb1 id=gb_5 href="http://news.google.com/nwshp?hl=en&tab=tn">News</a> <a onclick=gbar.logger.il(1,{t:23}); class=gb1 id=gb_23 href="https://mail.google.com/mail/?tab=tm">Gmail</a> <a onclick=gbar.logger.il(1,{t:25}); class=gb1 id=gb_25 href="https://drive.google.com/?tab=to">Drive</a> <a class=gb3 href="http://www.google.com/intl/en/options/" onclick="this.blur();gbar.tg(event);return !1" aria-haspopup=true><u>More</u> <small>&#9660;</small></a><div class=gbm id=gbi><a onclick=gbar.logger.il(1,{t:24}); class=gb2 id=gb_24 href="https://www.google.com/calendar?tab=tc">Calendar</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:51}); class=gb2 id=gb_51 href="http://translate.google.com/?hl=en&sa=N&tab=tT">Translate</a><a onclick=gbar.logger.il(1,{t:17}); class=gb2 id=gb_17 href="http://www.google.com/mobile/?hl=en&tab=tD">Mobile</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:10}); class=gb2 id=gb_10 href="http://www.google.com/search?hl=en&tbo=u&tbm=bks&source=og&sa=N&tab=tp">Books</a><a onclick=gbar.logger.il(1,{t:212}); class=gb2 id=gb_212 href="https://wallet.google.com/manage/?tab=ta">Wallet</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:6}); class=gb2 id=gb_6 href="http://www.google.com/search?hl=en&tbo=u&tbm=shop&source=og&sa=N&tab=tf">Shopping</a><a onclick=gbar.logger.il(1,{t:30}); class=gb2 id=gb_30 href="http://www.blogger.com/?tab=tj">Blogger</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:27}); class=gb2 id=gb_27 href="http://www.google.com/finance?sa=N&tab=te">Finance</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:31}); class=gb2 id=gb_31 href="https://plus.google.com/photos?sa=N&tab=tq">Photos</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:12}); class=gb2 id=gb_12 href="http://www.google.com/search?hl=en&tbo=u&tbm=vid&source=og&sa=N&tab=tv">Videos</a><div class=gb2><div class=gbd></div></div><a onclick=gbar.logger.il(1,{t:66}); href="http://www.google.com/intl/en/options/" class=gb2>Even more &raquo;</a></div></nobr></div><div id=guser width=100%><nobr><span id=gbn class=gbi></span><span id=gbf class=gbf></span><span id=gbe></span><a target=_top id=gb_70 href="https://www.google.com/accounts/Login?service=&continue=http://www.google.com/patents%3Fhl%3Den&hl=en" class=gb4>Sign in</a><div style="display: none"><div class=gbm id=gbd5 aria-owner=gbg5><div class=gbmc><ol id=gbom class=gbmcc></ol></div></div></div></nobr></div><div class=gbh style=left:0></div><div class=gbh style=right:0></div><div role="alert" style="position: absolute; left: 0; right: 0;"><a href="http://www.google.com/patents/us6400126?hl=en&amp;output=html_text" title="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."><img border="0" src="http://www.google.com/images/cleardot.gif"alt="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."></a></div><div id="guser"><nobr></nobr></div><div style="clear:both;"></div><div id="gb-top-search-box" class="gb-top-search-box-small gb-reset"><table><tr><td class="logo"><a href="http://www.google.com/patents" class="logo-link"><img class="logo-img" src="/intl/en/images/logos/google_logo_41.png" alt="Go to Google Books Home" height="41"/></a></td><td><form action="http://www.google.com/search" name="f" id="vheadf" method="get"><span id="hf"></span><input type="hidden" name="tbm" value="pts"/><input type="hidden" name="tbo" value="1"/><input type="hidden" name="hl" value="en"/><table><tr><td><div class="inputs"><table><tr><td><div class="text-input"><input type="text" name="q" id="vheadq" class="text" maxlength="2048" size="31" value="" title="Search Patents" accesskey="s" autocomplete="off"/><script>window._OC_autoDir &&window._OC_autoDir('vheadq', 'tia-vheadq');</script></div></td><td><div class="submit-input"><input name="btnG" class="submit" type="submit" value=""/></div></td></tr></table></div></td><td class="col-ext-links"><div class="ext-links"><a href="http://www.google.com/advanced_patent_search">&lt;nobr&gt;Advanced Patent Search&lt;/nobr&gt;</a></div></td></tr></table></form></td></tr></table></div><div class="kd-appbar"><h2 class="kd-appname"><a href="/patents">Patents</a></h2><div class="kd-buttonbar left" id="left-toolbar-buttons"><a id="appbar-write-review-link" href=""></a><a id="appbar-view-print-sample-link" href=""></a><a id="appbar-view-ebook-sample-link" href=""></a><a id="appbar-patents-prior-art-finder-link" href="https://www.google.com/patents/related/US6400126"></a><a id="appbar-patents-discuss-this-link" href="http://www.google.com/url?id=2nxaBAABERAJ&amp;q=http://patents.stackexchange.com/redirect/google-patents%3Fpatent%3DUS6400126&amp;usg=AFQjCNEghyLSSIrrRaOkvJ6nzybNVOLHNg" data-is-grant="true"></a><a id="appbar-read-patent-link" href="//docs.google.com/viewer?url=patentimages.storage.googleapis.com/pdfs/US6400126.pdf"></a><a id="appbar-download-pdf-link" href="//patentimages.storage.googleapis.com/pdfs/US6400126.pdf"></a></div><div class="kd-buttonbar right" id="right-toolbar-buttons"></div></div><div id="books-microdata" itemscope=""itemtype="http://schema.org/Book"itemid="http://www.google.com/patents/US6400126" style="display:none"><span itemprop="description">A voltage regulator has an input terminal, an output terminal, a first transistor connecting the input terminal to an intermediate terminal, a second transistor connecting the intermediate terminal to ground, a controller that drives the first and second transistors to alternately couple the intermediate...</span><span itemprop="url">http://www.google.com/patents/US6400126?utm_source=gb-gplus-share</span><span class="main-title" itemprop="name">Patent US6400126 - Switching regulator with multiple power transistor driving voltages</span><img itemprop="image" src="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"alt="Patent US6400126 - Switching regulator with multiple power transistor driving voltages" title="Patent US6400126 - Switching regulator with multiple power transistor driving voltages"></div><div style="display: none"><ol id="ofe-gear-menu-contents" class="gbmcc"><li class="gbe gbmtc"><a class="gbmt goog-menuitem-content" id="" href="http://www.google.com/advanced_patent_search">Advanced Patent Search</a></li></ol></div><table id="viewport_table" cellpadding="0" style="clear:both" cellspacing="0"><tr><td id="viewport_td"><div class=vertical_module_list_row><div id=intl_patents class=about_content><div id=intl_patents_v><table class="patent-bibdata"><tr><td class="patent-bibdata-heading">Publication number</td><td class="single-patent-bibdata">US6400126 B1</td></tr><tr><td class="patent-bibdata-heading">Publication type</td><td class="single-patent-bibdata">Grant</td></tr><tr><td class="patent-bibdata-heading">Application number</td><td class="single-patent-bibdata">US 09/475,713</td></tr><tr><td class="patent-bibdata-heading">Publication date</td><td class="single-patent-bibdata">Jun 4, 2002</td></tr><tr><td class="patent-bibdata-heading">Filing date</td><td class="single-patent-bibdata">Dec 30, 1999</td></tr><tr><td class="patent-bibdata-heading">Priority date<span class="patent-tooltip-anchor patent-question-icon"data-tooltip-text="The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed."></span></td><td class="single-patent-bibdata">Dec 30, 1999</td></tr><tr><td class="patent-bibdata-heading">Fee status<span class="patent-tooltip-anchor patent-question-icon"data-tooltip-text="The fee status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status or dates listed."></span></td><td class="single-patent-bibdata">Paid</td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Also published as</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="/patents/US6642697">US6642697</a>, </span><span class="patent-bibdata-value"><a href="/patents/US20030128015">US20030128015</a>, </span><span class="patent-bibdata-value"><a href="/patents/WO2001050213A1">WO2001050213A1</a></span></span></td></tr><tr class="patent-bibdata-list-row alternate-patent-number"><td class="patent-bibdata-heading">Publication number</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value">09475713, </span><span class="patent-bibdata-value">475713, </span><span class="patent-bibdata-value">US 6400126 B1, </span><span class="patent-bibdata-value">US 6400126B1, </span><span class="patent-bibdata-value">US-B1-6400126, </span><span class="patent-bibdata-value">US6400126 B1, </span><span class="patent-bibdata-value">US6400126B1</span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Inventors</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Marco+A.+Zuniga%22">Marco A. Zuniga</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Charles+Nickel%22">Charles Nickel</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Original Assignee</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=inassignee:%22Volterra+Semiconductor+Corporation%22">Volterra Semiconductor Corporation</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Export Citation</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="/patents/US6400126.bibtex">BiBTeX</a>, </span><span class="patent-bibdata-value"><a href="/patents/US6400126.enw">EndNote</a>, </span><span class="patent-bibdata-value"><a href="/patents/US6400126.ris">RefMan</a></span></span></td></tr><tr class="patent-internal-links"><td colspan=2><span class="patent-bibdata-value"><a href="#backward-citations">Patent Citations</a> (4),</span> <span class="patent-bibdata-value"><a href="#forward-citations">Referenced by</a> (23),</span> <span class="patent-bibdata-value"><a href="#classifications">Classifications</a> (14),</span> <span class="patent-bibdata-value"><a href="#legal-events">Legal Events</a> (8)</span> </td></tr><tr><td colspan=2 class="patent-bibdata-external-link-spacer-top"></td></tr><tr class="patent-bibdata-external-link-spacer-bottom"></tr><tr><td colspan=2><span class="patent-bibdata-heading">External Links:&nbsp;</span><span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=2nxaBAABERAJ&q=http://patft.uspto.gov/netacgi/nph-Parser%3FSect2%3DPTO1%26Sect2%3DHITOFF%26p%3D1%26u%3D/netahtml/PTO/search-bool.html%26r%3D1%26f%3DG%26l%3D50%26d%3DPALL%26RefSrch%3Dyes%26Query%3DPN/6400126&usg=AFQjCNE89uj0sC7lFWtQObu3vdnUBS6eaw">USPTO</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=2nxaBAABERAJ&q=http://assignments.uspto.gov/assignments/q%3Fdb%3Dpat%26pat%3D6400126&usg=AFQjCNEn7A8ignRsSApjKX021nI5rxMnHg">USPTO Assignment</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=2nxaBAABERAJ&q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DUS%26NR%3D6400126B1%26KC%3DB1%26FT%3DD&usg=AFQjCNFe8I6drZI9g6xcYVEOoHw_tLhghQ">Espacenet</a></span></span></td></tr><tr class="patent-bibdata-group-spacer"></tr></table><div class="number-and-title"><span class="patent-title"><invention-title mxw-id="PT54933980" lang="EN" load-source="patent-office">Switching regulator with multiple power transistor driving voltages</invention-title></span><br><span class="patent-number">US 6400126 B1</span></div><div class="patent-section patent-abstract-section"><div class="patent-section-header"><span class="patent-section-title">Abstract</span></div><div class="patent-text"><abstract mxw-id="PA50327779" lang="EN" load-source="patent-office"> <div class="abstract">A voltage regulator has an input terminal, an output terminal, a first transistor connecting the input terminal to an intermediate terminal, a second transistor connecting the intermediate terminal to ground, a controller that drives the first and second transistors to alternately couple the intermediate terminal between the input terminal and ground, and a filter disposed between the input terminal and the output terminal to provide a substantially DC voltage at the output terminal. The controller drives the two transistors with different gate voltage, and the two transistors can have different gate oxide layer thicknesses.</div>
  </abstract></div></div><div class="patent-section patent-drawings-section"><div class="patent-section-header"><span class="patent-section-title">Images<span class="patent-section-count">(4)</span></span></div><div class="patent-drawings-body"><div class="patent-drawings-carousel"><div class="drawings"><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6400126B1/US06400126-20020604-D00000.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6400126B1/US06400126-20020604-D00000.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6400126B1/US06400126-20020604-D00001.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6400126B1/US06400126-20020604-D00001.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6400126B1/US06400126-20020604-D00002.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6400126B1/US06400126-20020604-D00002.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6400126B1/US06400126-20020604-D00003.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6400126B1/US06400126-20020604-D00003.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div></div></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img" alt="Previous page"src="/googlebooks/images/kennedy/page_left.png"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img" alt="Next page"src="/googlebooks/images/kennedy/page_right.png"width="21" height="21" /></div></div></div><div class="patent-post-drawings"></div><div class="patent-section patent-claims-section"><div class="patent-section-header"><span class="patent-section-title">Claims<span class="patent-section-count">(20)</span></span></div><div class="patent-text"><div mxw-id="PCLM8301971" lang="EN" load-source="patent-office" class="claims">
    <claim-statement>What is claimed is: </claim-statement> <div class="claim"> <div num="1" id="US-6400126-B1-CLM-00001" class="claim">
      <div class="claim-text">1. A voltage regulator having an input terminal and an output terminal, comprising:</div>
      <div class="claim-text">a first transistor connecting the input terminal to an intermediate terminal, the first transistor including a first gate oxide layer; </div>
      <div class="claim-text">a second transistor connecting the intermediate terminal to ground, the second transistor including a second gate oxide layer; </div>
      <div class="claim-text">a controller that drives the first and second transistors to alternately couple the intermediate terminal between the input terminal and ground, wherein the controller drives the first transistor with a first gate voltage and drives the second transistor with a second, different gate voltage; and </div>
      <div class="claim-text">a filter disposed between the input terminal and the output terminal to provide a substantially DC voltage at the output terminal, the filter including at least one element connecting the intermediate terminal to the output terminal. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="2" id="US-6400126-B1-CLM-00002" class="claim">
      <div class="claim-text">2. The voltage regulator of <claim-ref idref="US-6400126-B1-CLM-00001">claim 1</claim-ref>, wherein the first transistor is a PMOS transistor and the second transistor is an NMOS transistor.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="3" id="US-6400126-B1-CLM-00003" class="claim">
      <div class="claim-text">3. The voltage regulator of <claim-ref idref="US-6400126-B1-CLM-00002">claim 2</claim-ref>, wherein the first gate voltage is larger than the second gate voltage.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="4" id="US-6400126-B1-CLM-00004" class="claim">
      <div class="claim-text">4. The voltage regulator of <claim-ref idref="US-6400126-B1-CLM-00003">claim 3</claim-ref>, wherein the first gate voltage is substantially equal to an input voltage at the input terminal.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="5" id="US-6400126-B1-CLM-00005" class="claim">
      <div class="claim-text">5. The voltage regulator of <claim-ref idref="US-6400126-B1-CLM-00003">claim 3</claim-ref>, wherein the second gate voltage is compatible with a logic voltage.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="6" id="US-6400126-B1-CLM-00006" class="claim">
      <div class="claim-text">6. The voltage regulator of <claim-ref idref="US-6400126-B1-CLM-00005">claim 5</claim-ref>, wherein the first gate voltage is greater than the logic voltage.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="7" id="US-6400126-B1-CLM-00007" class="claim">
      <div class="claim-text">7. The voltage regulator of <claim-ref idref="US-6400126-B1-CLM-00003">claim 3</claim-ref>, wherein the first gate oxide layer is thicker than the second gate oxide layer.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="8" id="US-6400126-B1-CLM-00008" class="claim">
      <div class="claim-text">8. The voltage regulator of <claim-ref idref="US-6400126-B1-CLM-00001">claim 1</claim-ref>, wherein the controller includes a first plurality of transistors in a drive train of the first transistor and a second plurality of transistors in a drive train of the second transistor.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="9" id="US-6400126-B1-CLM-00009" class="claim">
      <div class="claim-text">9. The voltage regulator of <claim-ref idref="US-6400126-B1-CLM-00008">claim 8</claim-ref>, wherein the second plurality of transistors are driven with the second gate voltage.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="10" id="US-6400126-B1-CLM-00010" class="claim">
      <div class="claim-text">10. The voltage regulator of <claim-ref idref="US-6400126-B1-CLM-00008">claim 8</claim-ref>, wherein the first plurality of transistors includes a third transistor driven with the first gate voltage and a fourth transistor driven with the second gate voltage.</div>
    </div>
    </div> <div class="claim"> <div num="11" id="US-6400126-B1-CLM-00011" class="claim">
      <div class="claim-text">11. A voltage regulator having an input terminal and an output terminal, comprising:</div>
      <div class="claim-text">a first transistor connecting the input terminal to an intermediate terminal, the first transistor including a first gate oxide layer; </div>
      <div class="claim-text">a second transistor connecting the intermediate terminal to ground, the second transistor including a second gate oxide layer that is thinner than the first gate oxide layer; </div>
      <div class="claim-text">a controller that drives the first and second transistors to alternately couple the intermediate terminal between the input terminal and ground; and </div>
      <div class="claim-text">a filter disposed between the input terminal and the output terminal to provide a substantially DC voltage at the output terminal, the filter including at least one element connecting the intermediate terminal to the output terminal. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="12" id="US-6400126-B1-CLM-00012" class="claim">
      <div class="claim-text">12. The voltage regulator of <claim-ref idref="US-6400126-B1-CLM-00011">claim 11</claim-ref>, wherein the first transistor is a PMOS transistor and the second transistor is an NMOS transistor.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="13" id="US-6400126-B1-CLM-00013" class="claim">
      <div class="claim-text">13. The voltage regulator of <claim-ref idref="US-6400126-B1-CLM-00012">claim 12</claim-ref>, wherein the controller drives the first transistor with a first gate voltage and drives the second transistor with a second, different gate voltage.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="14" id="US-6400126-B1-CLM-00014" class="claim">
      <div class="claim-text">14. The voltage regulator of <claim-ref idref="US-6400126-B1-CLM-00013">claim 13</claim-ref>, wherein the first voltage is larger than the second voltage.</div>
    </div>
    </div> <div class="claim"> <div num="15" id="US-6400126-B1-CLM-00015" class="claim">
      <div class="claim-text">15. A voltage regulator having an input terminal and an output terminal, comprising:</div>
      <div class="claim-text">a first transistor connecting the input terminal to an intermediate terminal; </div>
      <div class="claim-text">a second transistor connecting the intermediate terminal to ground; </div>
      <div class="claim-text">a controller that drives the first and second transistors to alternately couple the intermediate terminal between the input terminal and ground, wherein the controller drives the first transistor with a first gate voltage and drives the second transistor with a second, different gate voltage; and </div>
      <div class="claim-text">a filter disposed between the input terminal and the output terminal to provide a substantially DC voltage at the output terminal, the filter including at least one element connecting the intermediate terminal to the output terminal; </div>
      <div class="claim-text">wherein the first transistor includes a source, a drain and a gate, and the first transistor has a channel length between the source and the drain which is less than a channel length required for reliable behavior under steady state saturation conditions. </div>
    </div>
    </div> <div class="claim"> <div num="16" id="US-6400126-B1-CLM-00016" class="claim">
      <div class="claim-text">16. A voltage regulator having an input terminal and an output terminal, comprising:</div>
      <div class="claim-text">a first transistor connecting the input terminal to an intermediate terminal; </div>
      <div class="claim-text">a second transistor connecting the intermediate terminal to ground; </div>
      <div class="claim-text">a controller that drives the first and second transistors to alternately couple the intermediate terminal between the input terminal and ground, wherein the controller drives the first transistor with a first gate voltage and drives the second transistor with a second, different gate voltage; and </div>
      <div class="claim-text">a filter disposed between the input terminal and the output terminal to provide a substantially DC voltage at the output terminal, the filter including at least one element connecting the intermediate terminal to the output terminal; </div>
      <div class="claim-text">wherein the second transistor includes a source, a drain and a gate, and the second transistor has a channel length between the source and the drain which is less than a channel length required for reliable behavior under steady state saturation conditions. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="17" id="US-6400126-B1-CLM-00017" class="claim">
      <div class="claim-text">17. The voltage regulator of <claim-ref idref="US-6400126-B1-CLM-00001">claim 1</claim-ref>, wherein the first and second transistors have a double diffused drain structure.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="18" id="US-6400126-B1-CLM-00018" class="claim">
      <div class="claim-text">18. The voltage regulator of <claim-ref idref="US-6400126-B1-CLM-00001">claim 1</claim-ref>, wherein the first and second oxide layers are formed on a surface of a semiconductor.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="19" id="US-6400126-B1-CLM-00019" class="claim">
      <div class="claim-text">19. The voltage regulator of <claim-ref idref="US-6400126-B1-CLM-00001">claim 1</claim-ref>, wherein application of the first gate voltage turns the first transistor on.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="20" id="US-6400126-B1-CLM-00020" class="claim">
      <div class="claim-text">20. The voltage regulator of <claim-ref idref="US-6400126-B1-CLM-00001">claim 1</claim-ref>, wherein application of the second gate voltage turns the second transistor on.</div>
    </div>
  </div> </div></div></div><div class="patent-section patent-description-section"><div class="patent-section-header"><span class="patent-section-title">Description</span></div><div class="patent-text"><div mxw-id="PDES53575660" lang="EN" load-source="patent-office" class="description">
    <heading>BACKGROUND</heading> <p>The present invention relates generally to voltage regulators, and more particularly to a switching regulator that includes multiple power transistors.</p>
    <p>Voltage regulators, such as DC to DC converters, are used to provide stable voltage sources for electronic systems. Efficient DC to DC converters are particularly needed for battery management in low power devices, such as laptop notebooks and cellular phones. Switching voltage regulators (or simply “switching regulators”) are known to be an efficient type of DC to DC converter. A switching regulator generates an output voltage by converting an input DC voltage into a high frequency voltage, and filtering the high frequency input voltage to generate the output DC voltage. Specifically, the switching regulator includes a switch for alternately coupling and decoupling an input DC voltage source, such as a battery, to a load, such as an integrated circuit. An output filter, typically including an inductor and a capacitor, is coupled between the input voltage source and the load to filter the output of the switch and thus provide the output DC voltage. A controller, such as a pulse width modulator or a pulse frequency modulator, controls the switch to maintain a substantially constant output DC voltage.</p>
    <p>In a conventional integrated switching regulator, the power switches are driven with on and off signals that have the same voltage as the voltage supply and ground, respectively. In addition, the transistors in conventional switching regulators are designed for reliable behavior under steady-state saturation conditions. Unfortunately, the long gate lengths required for reliable behavior result in large gate capacitance and resistance, resulting in large power losses and low efficiency. Moreover, driving the gates of transistors between the voltage supply voltage and ground may not be the most efficient solution.</p>
    <p>As the complexity of integrated circuits and the power requirements for portable devices grow, there will be increasing pressure for switching regulators with extremely high efficiency. Therefore it would be advantageous to develop a switching regulator that operates with increased efficiency.</p>
    <heading>SUMMARY</heading> <p>In one aspect, the invention is directed to a voltage regulator. The voltage regulator has an input terminal, an output terminal, a first transistor connecting the input terminal to an intermediate terminal, a second transistor connecting the intermediate terminal to ground, a controller that drives the first and second transistors to alternately couple the intermediate terminal between the input terminal and ground, and a filter disposed between the input terminal and the output terminal to provide a substantially DC voltage at the output terminal. The controller drives the first transistor with a first gate voltage and drives the second transistor with a second, different gate voltage.</p>
    <p>Implementations of the invention may include the following features. The first transistor may be a PMOS transistor, and the second transistor may be an NMOS transistor. The first voltage may be larger than the second voltage. The first voltage may be substantially equal to an input voltage at the input terminal. The second gate voltage may be compatible with a logic voltage, and the first gate voltage may be greater than the logic voltage. The first transistor may include a first gate oxide layer, the second transistor may include a second gate oxide layer, and the first gate oxide layer may be thicker than the second gate oxide layer. The controller may include a first plurality of transistors in a drive train of the first transistor and a second plurality of transistors in a drive train of the second transistor. The second plurality of transistors maybe driven with the second gate voltage. The first plurality of transistors may include a third transistor driven with the first gate voltage and a fourth transistor driven with the second gate voltage.</p>
    <p>In another aspect, the invention is directed to a voltage regulator that has an input terminal, an output terminal, a transistor to intermittently couple the input terminal to the output termninal, and a filter disposed between the input terminal and the output terminal to provide a substantially DC voltage at the output terminal. The transistor includes a source, a drain, and a gate, and the transistor has a channel length between the source and the drain which is less than a channel length required for reliable behavior under steady state saturation conditions.</p>
    <p>Implementations of the invention may include the following features. The channel length may be about 1 micron. The channel length may be shorter than a channel length specified for standard hot electron specification of 10% degradation in a one year period of operation. The transistor may be fabricated using one or more of process proximity correction and phase shift mask technology.</p>
    <p>In another aspect, the invention is directed to a voltage regulator that has an input terminal, an output terminal, a first transistor connecting the input terminal to an intermediate terminal, a second transistor connecting the intermediate terminal to ground, a controller that drives the first and second transistors to alternately couple the intermediate terminal between the input terminal and ground, and a filter disposed between the input terminal and the output terminal to provide a substantially DC voltage at the output terminal. The first transistor includes a first gate oxide layer, and the second transistor includes a second gate oxide layer that is thinner than the first gate oxide layer.</p>
    <p>Implementations of the invention may include the following features. The first transistor may be a PMOS transistor and the second transistor may be an NMOS transistor. The controller may drive the first transistor with a first gate voltage and drive the second transistor with a second, different gate voltage. The first voltage may be larger than the second voltage.</p>
    <p>Advantages of the invention may include the following. The switching regulator may have a high power conversion efficiency. The power transistors of the switching regulator may be located on an integrated circuit (IC) chip, thereby reducing parasitic inductance and capacitance. The switching regulator may use fewer components, thus using less surface area of the IC chip, while maintaining a fast response and a low cost. In addition, the regulator may exhibit a smaller form factor and size, and may accept an input voltage that is compatible with external integrated circuits.</p>
    <p>Other features and advantages of the invention will become apparent from the following description, including the drawings and the claims.</p>
    <heading>BRIEF DESCRIPTION OF THE DRAWINGS</heading> <p>FIG. 1 is a block diagram of a buck switching regulator.</p>
    <p>FIG. 2 is a timing diagram for the gate voltage at the first transistor in the switching circuit of the switching regulator of FIG. <b>1</b>.</p>
    <p>FIG. 3 is a timing diagram for the gate voltage at the second transistor in the switching circuit of the switching regulator of FIG. <b>1</b>.</p>
    <p>FIG. 4 is a schematic cross-sectional view of a switching circuit from the switching regulator of FIG. <b>1</b>.</p>
    <p>FIG. 5 is a graph showing the power loss of a switching circuit as a function of gate length and input voltage scheme.</p>
    <p>FIG. 6 is a schematic diagram of some of the components of the drivers for the switching circuit in the switching regulator.</p>
    <heading>DETAILED DESCRIPTION</heading> <p>Although the switching regulator illustrated and discussed has a buck converter topology, the invention is also applicable to other voltage regulator topologies, such as a boost converter or a buck-boost converter, and to rf output amplifiers.</p>
    <p>Referring to FIG. 1, a switching regulator <b>10</b> is coupled to a first high DC input voltage source <b>12</b>, such as a battery, by an input terminal <b>20</b>. The switching regulator <b>10</b> is also coupled to a load <b>14</b>, such as an integrated circuit, by an output terminal <b>24</b>. The switching regulator <b>10</b> serves as a DC-to-DC converter between the input terminal <b>20</b> and the output terminal <b>24</b>. The switching regulator <b>10</b> includes a switching circuit <b>16</b> which serves as a power switch for alternately coupling and decoupling the input terminal <b>20</b> to an intermediate terminal <b>22</b>. The switching circuit <b>16</b> includes a rectifier, such as a switch or diode, coupling the intermediate terminal <b>22</b> to ground. Specifically, the switching circuit <b>16</b> may include a first transistor <b>40</b> having a source connected to the input terminal <b>20</b> and a drain connected to the intermediate terminal <b>22</b> and a second transistor <b>42</b> having a source connected to ground and a drain connected to the intermediate terminal <b>22</b>. The first transistor <b>40</b> may be a P-type MOS (PMOS) device, whereas the second transistor <b>42</b> may be an N-type MOS (NMOS) device.</p>
    <p>The intermediate terminal <b>22</b> is coupled to the output terminal <b>24</b> by an output filter <b>26</b>. The output filter <b>26</b> converts the rectangular waveform of the intermediate voltage at the intermediate terminal <b>22</b> into a substantially DC output voltage at the output terminal <b>24</b>. Specifically, in a buck-converter topology, the output filter <b>26</b> includes an inductor <b>44</b> connected between the intermediate terminal <b>22</b> and the output terminal <b>24</b> and a capacitor <b>46</b> connected in parallel with the load <b>14</b>. During a PMOS conduction period, the first transistor is closed, and the source <b>12</b> supplies energy to the load <b>14</b> and the inductor <b>44</b> via the first transistor <b>40</b>. On the other hand, during an NMOS conduction period, the second transistor <b>42</b> is closed, and current flows through the second transistor <b>42</b> as energy is supplied by the inductor <b>44</b>. The resulting output voltage V<sub>out </sub>is a substantially DC voltage.</p>
    <p>The switching regulator also includes a controller <b>18</b>, a PMOS driver <b>80</b> and an NMOS driver <b>82</b> for controlling the operation of the switching circuit <b>16</b>. A first control line <b>30</b> connects the PMOS transistor <b>40</b> to the PMOS driver <b>80</b>, and a second control line <b>32</b> connects the NMOS transistor <b>42</b> to the NMOS driver <b>82</b>. The PMOS and NMOS drivers are connected to the controller <b>18</b> by control lines <b>84</b> and <b>86</b>, respectively. The controller <b>18</b> causes the switching circuit <b>16</b> to alternate between PMOS and NMOS conduction periods so as to generate an intermediate voltage V<sub>int </sub>at the intermediate terminal <b>22</b> that has a rectangular waveform. The controller <b>16</b> can also include a feedback circuit (not shown) which measures the output voltage and the current passing through the output terminal. Although the controller <b>18</b> is typically a pulse width modulator, the invention is also applicable to other modulation schemes, such as pulse frequency modulation.</p>
    <p>The power transistor drivers <b>80</b> and <b>82</b> are connected to both the high DC input voltage source <b>12</b>, and to a low DC input voltage source <b>28</b>. The low DC input voltage source <b>28</b> may be a separate power source, or it may be generated from the high DC voltage source <b>12</b>. The low voltage source <b>28</b> generates a control supply voltage, V<sub>control</sub>, that is compatible with conventional input voltages, e.g., 3.3 or 5 volts, that can be used to drive other circuits in the voltage regulator, such as the controller <b>18</b>, and other integrated circuits in the electronic device. On the other hand, the high voltage source <b>12</b> generates a significantly higher input voltage V<sub>in</sub>, that is often preferred for distributing high power levels, e.g., 12 to 48 volts. Alternatively, the input voltage values can be chosen to be optimized for low power.</p>
    <p>The PMOS driver <b>80</b> drives the gate voltage V<sub>gate1 </sub>on the control line <b>30</b> between a low voltage V<sub>low </sub>to close the PMOS transistor <b>40</b> and a high voltage V<sub>high1 </sub>to open the PMOS transistor <b>40</b>. Conversely, the NMOS driver <b>82</b> drives the gate voltage V<sub>gate2 </sub>on the control line <b>32</b> between a high voltage V<sub>high2 </sub>to close the NMOS transistor <b>42</b> and a low voltage V<sub>low2 </sub>to open NMOS transistor <b>42</b>.</p>
    <p>Traditionally, the PMOS driver <b>80</b> and NMOS driver <b>82</b> simply drive the control lines <b>30</b> and <b>32</b> through the full swing of the input voltage, i.e., from zero to V<sub>in</sub>, in order to switch the PMOS transistor <b>40</b> and NMOS transistor <b>42</b>. Thus, in a conventional switching regulator, the voltage used to close the PMOS transistor <b>40</b> is the same as the voltage used to open the NMOS transistor, i.e., V<sub>low1</sub>=V<sub>low2</sub>, and the voltage used to open the PMOS transistor <b>40</b> is the same as the voltage used to close the NMOS transistor, i.e., V<sub>high1</sub>=V<sub>high2</sub>.</p>
    <p>However, as will be explained in greater detail below, the drivers <b>80</b> and <b>82</b> use both the high and low voltage sources <b>12</b> and <b>28</b> in order to drive the PMOS and NMOS transistors <b>40</b> and <b>42</b> with asymmetric gate voltages, i.e., the gate voltages V<sub>gate1 </sub>and V<sub>gate2 </sub>on the first and second control lines <b>30</b> and <b>32</b> can swing through different ranges to control the transistors <b>40</b> and <b>42</b>. Thus, the voltage V<sub>low1 </sub>to close the PMOS transistor <b>40</b> need not equal the voltage V<sub>low2 </sub>to open the NMOS transistor, and the voltage V<sub>high1 </sub>to open the PMOS transistor <b>40</b> need not equal the voltage V<sub>high2 </sub>to close the NMOS transistor.</p>
    <p>Referring to FIGS. 2 and 3, in one implementation, the gate voltage V<sub>high2 </sub>applied on the second control line <b>32</b> to close the NMOS transistor <b>42</b> can be less than the gate voltage V<sub>high1 </sub>applied on the first control line <b>30</b> to open the PMOS transistor <b>40</b>. Specifically, the first gate voltage V<sub>high1 </sub>can be about the same as the input voltage V<sub>in</sub>, and the second gate voltage V<sub>high2 </sub>can be about the same as the control supply voltage V<sub>control</sub>. On the other hand, the control lines <b>30</b> and <b>32</b> can both be driven to ground to close the PMOS transistor <b>40</b> and open the NMOS transistor <b>42</b>.</p>
    <p>The power loss due to switching of the transistors during the PMOS and NMOS cycles is given by the following equations, respectively: <maths> <math> <mrow> <mrow> <mrow> <mrow> <mrow> <msub> <mi>P</mi> <mi>loss</mi> </msub> <mo></mo> <mrow> <mo>(</mo> <mi>PMOS</mi> <mo>)</mo> </mrow> </mrow> <mo>≈</mo> <mrow> <msub> <mi>C</mi> <mi>gate</mi> </msub> <mo>·</mo> </mrow> </mrow> <mo></mo> </mrow> <mo></mo> <mrow> <mo>[</mo> <mrow> <mfrac> <mrow> <mi>D</mi> <mo>·</mo> <msubsup> <mi>I</mi> <mi>out</mi> <mn>2</mn> </msubsup> </mrow> <mrow> <msubsup> <mi>C</mi> <mi>gate</mi> <mn>2</mn> </msubsup> <mo>·</mo> <msub> <mi>μ</mi> <mi>p</mi> </msub> <mo>·</mo> <mrow> <msub> <mi>W</mi> <mi>p</mi> </msub> <mo>/</mo> <msub> <mi>L</mi> <mi>p</mi> </msub> </mrow> <mo>·</mo> <mrow> <mo>(</mo> <mrow> <msub> <mi>V</mi> <mi>gate</mi> </msub> <mo>-</mo> <msub> <mi>V</mi> <mi>tp</mi> </msub> </mrow> <mo>)</mo> </mrow> </mrow> </mfrac> <mo>+</mo> <mrow> <mrow> <mo>(</mo> <mrow> <msub> <mi>W</mi> <mi>p</mi> </msub> <mo>·</mo> <msub> <mi>L</mi> <mi>p</mi> </msub> </mrow> <mo>)</mo> </mrow> <mo>·</mo> <msub> <mi>f</mi> <mi>switch</mi> </msub> <mo>·</mo> <msubsup> <mi>V</mi> <mi>gate</mi> <mn>2</mn> </msubsup> </mrow> </mrow> <mo>]</mo> </mrow> </mrow> <mo></mo> <mrow> <mo></mo> <mrow> <mrow> <mrow> <mrow> <mo>+</mo> <msub> <mi>C</mi> <mi>drain</mi> </msub> </mrow> <mo>·</mo> <msub> <mi>f</mi> <mi>switch</mi> </msub> <mo>·</mo> <msubsup> <mi>V</mi> <mrow> <mi>i</mi> <mo></mo> <mstyle> <mtext> </mtext> </mstyle> <mo></mo> <mi>n</mi> </mrow> <mn>2</mn> </msubsup> </mrow> <mo></mo> <mstyle> <mtext> </mtext> </mstyle> <mo></mo> <mrow> <msub> <mi>P</mi> <mi>loss</mi> </msub> <mo></mo> <mrow> <mo>(</mo> <mi>NMOS</mi> <mo>)</mo> </mrow> </mrow> </mrow> <mo>≈</mo> <mrow> <mrow> <msub> <mi>C</mi> <mi>gate</mi> </msub> <mo>·</mo> <mrow> <mo>[</mo> <mrow> <mfrac> <mrow> <mrow> <mo>(</mo> <mrow> <mn>1</mn> <mo>-</mo> <mi>D</mi> </mrow> <mo>)</mo> </mrow> <mo>·</mo> <msubsup> <mi>I</mi> <mi>out</mi> <mn>2</mn> </msubsup> </mrow> <mrow> <msubsup> <mi>C</mi> <mi>gate</mi> <mn>2</mn> </msubsup> <mo>·</mo> <msub> <mi>μ</mi> <mi>n</mi> </msub> <mo>·</mo> <mrow> <msub> <mi>W</mi> <mi>n</mi> </msub> <mo>/</mo> <msub> <mi>L</mi> <mi>n</mi> </msub> </mrow> <mo>·</mo> <mrow> <mo>(</mo> <mrow> <msub> <mi>V</mi> <mi>gate</mi> </msub> <mo>-</mo> <msub> <mi>V</mi> <mi>tn</mi> </msub> </mrow> <mo>)</mo> </mrow> </mrow> </mfrac> <mo>+</mo> <mrow> <mrow> <mo>(</mo> <mrow> <msub> <mi>W</mi> <mi>n</mi> </msub> <mo>·</mo> <msub> <mi>L</mi> <mi>n</mi> </msub> </mrow> <mo>)</mo> </mrow> <mo>·</mo> <msub> <mi>f</mi> <mi>switch</mi> </msub> <mo>·</mo> <msubsup> <mi>V</mi> <mi>gate</mi> <mn>2</mn> </msubsup> </mrow> </mrow> <mo>]</mo> </mrow> </mrow> <mo>+</mo> <mrow> <msub> <mi>C</mi> <mi>drain</mi> </msub> <mo>·</mo> <msub> <mi>f</mi> <mi>switch</mi> </msub> <mo>·</mo> <msubsup> <mi>V</mi> <mrow> <mi>i</mi> <mo></mo> <mstyle> <mtext> </mtext> </mstyle> <mo></mo> <mi>n</mi> </mrow> <mn>2</mn> </msubsup> </mrow> </mrow> </mrow> </mrow> </mrow> </math> <div class="patent-image small-patent-image"> <a href="//patentimages.storage.googleapis.com/US6400126B1/US06400126-20020604-M00001.png"> <img id="EMI-M00001" file="US06400126-20020604-M00001.TIF" img-content="math" img-format="tif" alt="Figure US06400126-20020604-M00001" src="//patentimages.storage.googleapis.com/US6400126B1/US06400126-20020604-M00001.png" class="patent-full-image"> </a> </div> <attachments> <attachment idref="MATHEMATICA-00001" attachment-type="nb" file="US06400126-20020604-M00001.NB"> </attachment> </attachments> </maths> </p>
    <p>where C<sub>gate </sub>is the capacitance of the gate oxide layer, D is the duty cycle of the switching circuit, I<sub>out </sub>is the output current, μ<sub>p </sub>and μ<sub>d </sub>are carrier mobilities for the PMOS and NMOS transistors, respectively, W<sub>p</sub>, W<sub>f</sub>, L<sub>p </sub>and L<sub>n </sub>are the width and length of the channel between the source and drain in the PMOS and NMOS transistors, respectively, V<sub>gate </sub>is the gate voltage, V<sub>tn </sub>and V<sub>tp </sub>are the threshold voltages for the PMOS and NMOS transistors, respectively, f<sub>switch </sub>is the switching frequency, C<sub>drain </sub>is the parasitic capacitance of the drain (assumed to be equal for both the PMOS and NMOS transistors), and V<sub>in </sub>is the input voltage. The duty cycle D is equal to V<sub>out</sub>/V<sub>in</sub>. The first term in the brackets represents the transistor resistive losses, the second term in the brackets represents the gate capacitive losses, and the third term (outside the brackets) represents the switching losses due to capacitance on intermediate node <b>22</b>, which will include the junction capacitance of the switches.</p>
    <p>As can be seen from the above equations, the overall power dissipation in the device depends on the gate capacitance C<sub>gate </sub>and the gate voltage V<sub>gate</sub>. By reducing the maximum gate voltage V<sub>gate </sub>on the transistor, power efficiency can be improved. In addition, by reducing the voltage swing across the transistor, the gate oxide thickness can be decreased while maintaining reliable operation. It should be noted that the optimum gate voltage value and corresponding capacitance need not equal the voltages from the voltage sources <b>12</b> and <b>28</b> to minimize power losses in the device.</p>
    <p>In general, for the NMOS power device, the lowest power losses can be achieved by using the thinnest gate oxide achievable that can reliably withstand voltage transients that occur between the drain and gate of the device. The junction voltage breakdown threshold, however, should exceed the highest voltage level the device will experience during normal operations. In short, a thinner gate oxide NMOS device can be driven with a lower voltage than the input voltage V<sub>in </sub>from the voltage source <b>12</b> to achieve a low channel resistance while minimizing capacitive gate switching losses. This improves the power efficiency as long as the device is constructed so as to not suffer junction damage at the drain. For example, the NMOS transistor <b>42</b> can be driven with a conventional logic control voltage, e.g., V<sub>control</sub>=5V.</p>
    <p>In principle, a similar implementation can be employed for a PMOS device. However, for the PMOS transistor <b>40</b>, the gate voltage should be equal to the input voltage V<sub>in </sub>during the NMOS conduction period to ensure no shoot-through current, whereas the gate voltage need not be, zero or ground during the PMOS conduction period. For example, given a power regulator targeted for load applications with V<sub>in</sub>=12V, providing a V<sub>out</sub>=1.5V with efficient voltage conversion would entail driving the PMOS transistor <b>40</b> between 12 and 7 volts. However, the driving circuitry required to generate the additional bias levels (7 volts in the above example) at the speeds required by the application might obviate any power savings with the mixed voltage device scheme. Thus, thus it may be more efficient to have the PMOS transistor <b>40</b> operate with the gate voltage varying between the input voltage V<sub>in </sub>and ground. In addition, the driving circuitry will incur costs in silicon area and design time. Consequently, the choice of gate oxide thickness in the PMOS transistor will be dictated both by the ratio of the output voltage V<sub>out </sub>to the input voltage V<sub>in </sub>and by the power dissipated in the drivers required to drive the PMOS gate through the appropriate voltage levels. The closer the output voltage is to the input voltage, the larger the resistive losses through the PMOS device, making it more amenable to incurring an increased power loss in a reduced swing driver for its low voltage gate. This overall system optimization is applicable to all power conversion topologies, and the exact trade-off when to use a thin-oxide PMOS device is a function of the duty cycle of the system as determined by the ratio of the output voltage to the input voltage.</p>
    <p>Referring to FIG. 4, the switching circuit <b>16</b> can be fabricated on a p-type substrate <b>50</b>. The PMOS transistor <b>40</b> includes an n-doped drain region <b>52</b>, an n-doped source region <b>54</b>, and a gate <b>56</b> with a gate oxide layer <b>58</b>. The NMOS transistor <b>40</b> includes an n-type well <b>60</b>, a p-doped drain region <b>62</b>, a p-doped source region <b>64</b>, and a gate <b>66</b> with a gate oxide layer <b>68</b>. Of course, the switching circuit could be fabricated on an n-type substrate, in which case the PMOS transistor would include a p-doped well. In the symmetric transistor shown in FIG. 4, resistive implants are formed on both the drain and source of the transistors. In an asymmetric transistor (not illustrated), a resistive implant is formed only on the drain of the device. The thickness T<sub>2 </sub>of the gate oxide layer <b>68</b> of the NMOS transistor can be less than the thickness T<sub>1 </sub>of the gate oxide layer <b>58</b> of the PMOS transistor <b>40</b> without shorting through the gate oxide layer due to the lower gate voltage at the NMOS transistor. The modified drain structure also helps distribute the electric field between the drain and gate when the device is off, allowing the use of a thinner gate oxide than that required to withstand the full voltage of the unregulated supply. This permits the reduction of the gate capacitance of the NMOS transistor, resulting in a higher power efficiency.</p>
    <p>A separate power optimization strategy is to tailor the gate length to minimize both the resistive and capacitive loss components while maintaining a high device reliability. As noted in the power loss equations, both the resistive and gate capacitive losses are directly proportional to gate length. In conventional devices, the minimum gate lengths for both high voltage and conventional CMOS devices are chosen to ensure “stable and reliable” behavior under steady state saturation conditions, e.g., a 10% degradation due to hot electron threshold voltage and saturation current shifts in one year of operation. However, the transistors <b>40</b>, <b>42</b> in the switching circuit <b>16</b> operate heavily in the triode region and are only saturated during short switching transitions (the nearly vertical regions on FIGS. <b>2</b> and <b>3</b>). In addition, such power devices drive inductive rather than capacitive loads. The sizing required to attain efficient devices results in current densities well below those present when driving purely capacitive loads, where the current densities are a function of the device on resistance rather than the inductor current. Consequently, the gate channel lengths L<sub>1 </sub>and L<sub>2 </sub>can be further reduced, as compared to the gate length of conventional devices specified for “stable and reliable” behavior.</p>
    <p>The limit for gate length optimization is set as a function of the amount of margin required when comparing the highest drain to source voltage (Vds) value attainable in the system to the punch-through voltage of the device at a given gate length. Active clamp circuitry can be employed in order to suppress voltage transients in order to minimize punch-through susceptibility.</p>
    <p>In a CMOS process with embedded high-voltage capability, the optimal gate length value is likely not to push the lithographic capabilities of the process due to the high VDS values the high voltage power MOSFETs can experience. The optimum gate length for power MOSFETs in a standard CMOS process might push its lithographic limits. Advanced imaging techniques, such as process proximity correction (PPC) and phase shift mask technology can be used to extend the resolution of the system. This capability is further enhanced by the fact that the power MOSFETs essentially act as switches in the system. The shorter the gate length, the more efficient the switch. Thus, linewidth variability from wafer to wafer is not as critical, since a reduced gate length device with larger variability than the standard minimum dimension always results in a better implementation of the device.</p>
    <p>FIG. 5 shows a graph of fractional power loss, in percentage, as a function of device width. As shown, with the NMOS transistor <b>42</b> operating with a gate voltage V<sub>gate </sub>of 5 volts exhibits better power efficiency than an NMOS transistor operating with a gate voltage V<sub>gate </sub>of 12 volts. Furthermore, an NMOS transistor with a reduced gate length exhibits even better power efficiency.</p>
    <p>Any controller transistor located in the drive train of an NMOS transistor may use the lower voltage input. For example, referring to FIG. 6, all the transistors that are used to control the second transistor <b>42</b> may be driven by the lower gate voltage and be fabricated with thin gate oxide layers. In addition, in the drive train of the first transistor <b>40</b>, any transistor that drives an NMOS transistor may itself be driven by the lower gate voltage. Thus, most of the controller <b>18</b> operates at a lower voltage, significantly reducing power consumption of the controller <b>18</b> and improving the power efficiency of the switching regulator.</p>
    <p>The invention has been described in terms of particular embodiments. Other embodiments are within the scope of the following claims.</p>
    </div></div></div><div class="patent-section patent-tabular-section"><a id="backward-citations"></a><div class="patent-section-header"><span class="patent-section-title">Patent Citations</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Cited Patent</th><th class="patent-data-table-th">Filing date</th><th class="patent-data-table-th">Publication date</th><th class="patent-data-table-th">Applicant</th><th class="patent-data-table-th">Title</th></tr></thead><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4906914">US4906914</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 16, 1988</td><td class="patent-data-table-td patent-date-value">Mar 6, 1990</td><td class="patent-data-table-td ">Kabushiki Kaisha Toshiba</td><td class="patent-data-table-td ">Intermediate potential generation circuit for generating a potential intermediate between a power source potential and ground potential</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5554561">US5554561</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Nov 29, 1993</td><td class="patent-data-table-td patent-date-value">Sep 10, 1996</td><td class="patent-data-table-td ">Texas Instruments Incorporated</td><td class="patent-data-table-td ">Vertical field effect transistor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5929680">US5929680</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">May 16, 1997</td><td class="patent-data-table-td patent-date-value">Jul 27, 1999</td><td class="patent-data-table-td ">Tritech Microelectronics International Ltd</td><td class="patent-data-table-td ">To reduce short circuit current in the buffer circuit output stage</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5959442">US5959442</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 30, 1997</td><td class="patent-data-table-td patent-date-value">Sep 28, 1999</td><td class="patent-data-table-td ">Intel Corporation</td><td class="patent-data-table-td ">Buck converter</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="forward-citations"></a><div class="patent-section-header"><span class="patent-section-title">Referenced by</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Citing Patent</th><th class="patent-data-table-th">Filing date</th><th class="patent-data-table-th">Publication date</th><th class="patent-data-table-th">Applicant</th><th class="patent-data-table-th">Title</th></tr></thead><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6650100">US6650100</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 3, 2002</td><td class="patent-data-table-td patent-date-value">Nov 18, 2003</td><td class="patent-data-table-td ">Texas Instruments Incorporated</td><td class="patent-data-table-td ">Bootstrap technique for a multiple mode switching regulator</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6693411">US6693411</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">May 24, 2002</td><td class="patent-data-table-td patent-date-value">Feb 17, 2004</td><td class="patent-data-table-td ">Cleansun Pty. Ltd.</td><td class="patent-data-table-td ">Switch mode power stage</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6967471">US6967471</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jan 9, 2004</td><td class="patent-data-table-td patent-date-value">Nov 22, 2005</td><td class="patent-data-table-td ">Cicada Semiconductor Corporation</td><td class="patent-data-table-td ">Switching mode regular for SFP ethernet adaptor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7038274">US7038274</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Nov 13, 2003</td><td class="patent-data-table-td patent-date-value">May 2, 2006</td><td class="patent-data-table-td ">Volterra Semiconductor Corporation</td><td class="patent-data-table-td ">Switching regulator with high-side p-type device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7163856">US7163856</a></td><td class="patent-data-table-td patent-date-value">Nov 13, 2003</td><td class="patent-data-table-td patent-date-value">Jan 16, 2007</td><td class="patent-data-table-td ">Volterra Semiconductor Corporation</td><td class="patent-data-table-td ">Method of fabricating a lateral double-diffused mosfet (LDMOS) transistor and a conventional CMOS transistor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7220633">US7220633</a></td><td class="patent-data-table-td patent-date-value">Nov 13, 2003</td><td class="patent-data-table-td patent-date-value">May 22, 2007</td><td class="patent-data-table-td ">Volterra Semiconductor Corporation</td><td class="patent-data-table-td ">Method of fabricating a lateral double-diffused MOSFET</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7405117">US7405117</a></td><td class="patent-data-table-td patent-date-value">May 15, 2006</td><td class="patent-data-table-td patent-date-value">Jul 29, 2008</td><td class="patent-data-table-td ">Volterra Semiconductor Corporation</td><td class="patent-data-table-td ">Method of fabricating a lateral double-diffused MOSFET (LDMOS) transistor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7405443">US7405443</a></td><td class="patent-data-table-td patent-date-value">Jan 7, 2005</td><td class="patent-data-table-td patent-date-value">Jul 29, 2008</td><td class="patent-data-table-td ">Volterra Semiconductor Corporation</td><td class="patent-data-table-td ">Dual gate lateral double-diffused MOSFET (LDMOS) transistor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7465621">US7465621</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 21, 2005</td><td class="patent-data-table-td patent-date-value">Dec 16, 2008</td><td class="patent-data-table-td ">Volterra Semiconductor Corporation</td><td class="patent-data-table-td ">Method of fabricating a switching regulator with a high-side p-type device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7514731">US7514731</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jul 7, 2005</td><td class="patent-data-table-td patent-date-value">Apr 7, 2009</td><td class="patent-data-table-td ">Renesas Technology Corp.</td><td class="patent-data-table-td ">Switch elements and a DC/DC converter using the same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7666731">US7666731</a></td><td class="patent-data-table-td patent-date-value">Jan 12, 2007</td><td class="patent-data-table-td patent-date-value">Feb 23, 2010</td><td class="patent-data-table-td ">Volterra Semiconductor Corporation</td><td class="patent-data-table-td ">Method of fabricating a lateral double-diffused MOSFET (LDMOS) transistor and a conventional CMOS transistor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7746158">US7746158</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">May 2, 2006</td><td class="patent-data-table-td patent-date-value">Jun 29, 2010</td><td class="patent-data-table-td ">Toyota Jidosha Kabushiki Kaisha</td><td class="patent-data-table-td ">Driving device of voltage drive type semiconductor device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7888222">US7888222</a></td><td class="patent-data-table-td patent-date-value">Feb 22, 2007</td><td class="patent-data-table-td patent-date-value">Feb 15, 2011</td><td class="patent-data-table-td ">Volterra Semiconductor Corporation</td><td class="patent-data-table-td ">Method of fabricating a lateral double-diffused MOSFET</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7981739">US7981739</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Feb 22, 2010</td><td class="patent-data-table-td patent-date-value">Jul 19, 2011</td><td class="patent-data-table-td ">Volterra Semiconductor Corporation</td><td class="patent-data-table-td ">Method of fabricating a lateral double-diffused MOSFET (LDMOS) transistor and a conventional CMOS transistor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8106516">US8106516</a></td><td class="patent-data-table-td patent-date-value">Jul 27, 2010</td><td class="patent-data-table-td patent-date-value">Jan 31, 2012</td><td class="patent-data-table-td ">Volterra Semiconductor Corporation</td><td class="patent-data-table-td ">Wafer-level chip scale package</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8207558">US8207558</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 17, 2009</td><td class="patent-data-table-td patent-date-value">Jun 26, 2012</td><td class="patent-data-table-td ">Renesas Electronics Corporation</td><td class="patent-data-table-td ">Semiconductor device, DC/DC converter and power supply</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8354717">US8354717</a></td><td class="patent-data-table-td patent-date-value">Feb 14, 2011</td><td class="patent-data-table-td patent-date-value">Jan 15, 2013</td><td class="patent-data-table-td ">Volterra Semiconductor Corporation</td><td class="patent-data-table-td ">Lateral double-diffused MOSFET</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8390057">US8390057</a></td><td class="patent-data-table-td patent-date-value">Jul 16, 2008</td><td class="patent-data-table-td patent-date-value">Mar 5, 2013</td><td class="patent-data-table-td ">Volterra Semiconductor Corporation</td><td class="patent-data-table-td ">Dual gate lateral double-diffused MOSFET (LDMOS) transistor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8405148">US8405148</a></td><td class="patent-data-table-td patent-date-value">Jul 18, 2011</td><td class="patent-data-table-td patent-date-value">Mar 26, 2013</td><td class="patent-data-table-td ">Volterra Semiconductor Corporation</td><td class="patent-data-table-td ">Method of fabricating a lateral double-diffused MOSFET (LDMOS) transistor and a conventional CMOS transistor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8574973">US8574973</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 13, 2013</td><td class="patent-data-table-td patent-date-value">Nov 5, 2013</td><td class="patent-data-table-td ">Volterra Semiconductor Corporation</td><td class="patent-data-table-td ">Method of fabricating a lateral double-diffused MOSFET (LDMOS) transistor and a conventional CMOS transistor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8698242">US8698242</a></td><td class="patent-data-table-td patent-date-value">Jan 14, 2013</td><td class="patent-data-table-td patent-date-value">Apr 15, 2014</td><td class="patent-data-table-td ">Volterra Semiconductor Corporation</td><td class="patent-data-table-td ">Lateral double-diffused MOSFET</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8710664">US8710664</a></td><td class="patent-data-table-td patent-date-value">Jan 30, 2012</td><td class="patent-data-table-td patent-date-value">Apr 29, 2014</td><td class="patent-data-table-td ">Volterra Semiconductor Corporation</td><td class="patent-data-table-td ">Wafer-level chip scale package</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/CN1719706B?cl=en">CN1719706B</a></td><td class="patent-data-table-td patent-date-value">Jun 10, 2005</td><td class="patent-data-table-td patent-date-value">Nov 21, 2012</td><td class="patent-data-table-td ">瑞萨电子株式会社</td><td class="patent-data-table-td ">Semiconductor devices, DC/DC converter and power supply</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="classifications"></a><div class="patent-section-header"><span class="patent-section-title">Classifications</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th"> </th><th class="patent-data-table-th"> </th></tr></thead><tr><td class="patent-data-table-td ">U.S. Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=2nxaBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc323/defs323.htm&usg=AFQjCNGDjQiECvi1UahGwFcTAeoi48vGog#C323S282000">323/282</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=2nxaBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc327/defs327.htm&usg=AFQjCNFoZx7H6EhU2a-QMFPGAY1I73oBzw#C327S437000">327/437</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=2nxaBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc323/defs323.htm&usg=AFQjCNGDjQiECvi1UahGwFcTAeoi48vGog#C323S224000">323/224</a></span></td></tr><tr><td class="patent-data-table-td ">International Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=2nxaBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=G05F0001400000">G05F1/40</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=2nxaBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=G05F0001440000">G05F1/44</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=2nxaBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=G05F0001613000">G05F1/613</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=2nxaBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=G05F0001618000">G05F1/618</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=2nxaBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=G05F0003160000">G05F3/16</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=2nxaBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=G05F0001560000">G05F1/56</a></span></td></tr><tr><td class="patent-data-table-td ">Cooperative Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=2nxaBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=Y02B70/1491">Y02B70/1491</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=2nxaBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H02M3/158">H02M3/158</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=2nxaBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H02M1/08">H02M1/08</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=2nxaBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H02M2001/0051">H02M2001/0051</a></span></td></tr><tr><td class="patent-data-table-td ">European Classification</td><td class="patent-data-table-td "><span class="nested-value">H02M1/08</span></td></tr></table><div class="patent-section-footer"></div></div><div class="patent-section patent-tabular-section"><a id="legal-events"></a><div class="patent-section-header"><span class="patent-section-title">Legal Events</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Date</th><th class="patent-data-table-th">Code</th><th class="patent-data-table-th">Event</th><th class="patent-data-table-th">Description</th></tr></thead><tr><td class="patent-data-table-td patent-date-value">Dec 4, 2013</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">12</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Jul 5, 2011</td><td class="patent-data-table-td ">B1</td><td class="patent-data-table-td ">Reexamination certificate first reexamination</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">THE PATENTABILITY OF CLAIMS 1-20 IS CONFIRMED.</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Nov 9, 2010</td><td class="patent-data-table-td ">RR</td><td class="patent-data-table-td ">Request for reexamination filed</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20100719</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Oct 19, 2010</td><td class="patent-data-table-td ">RR</td><td class="patent-data-table-td ">Request for reexamination filed</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20100719</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Dec 4, 2009</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">8</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Dec 5, 2005</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">4</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Aug 5, 2003</td><td class="patent-data-table-td ">CC</td><td class="patent-data-table-td ">Certificate of correction</td><td class="patent-data-table-td "></td></tr><tr><td class="patent-data-table-td patent-date-value">Jun 1, 2000</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">VOLTERRA SEMICONDUCTOR CORPORATION, CALIFORNIA</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:ZUNIGA, MARCO A.;NICKEL, CHARLES;REEL/FRAME:010869/0093</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20000522</span></div><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">VOLTERRA SEMICONDUCTOR CORPORATION 42840 CHRISTY S</span></div></td></tr></table><div class="patent-section-footer"></div></div><div class="modal-dialog" id="patent-images-lightbox"><div class="patent-lightbox-controls"><div class="patent-lightbox-rotate-controls"><div class="patent-lightbox-rotation-text">Rotate</div><div class="rotate-icon rotate-ccw-icon"></div><div class="rotate-icon rotate-cw-icon"></div></div><div class="patent-lightbox-index-counter"></div><a class="patent-lightbox-fullsize-link" target="_blank">Original Image</a><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_right.png" alt="Next page"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_left.png" alt="Previous page"width="21" height="21" /></div></div><div class="modal-dialog-content"><div class="patent-lightbox-image-holder"><div class="patent-lightbox-placeholder"></div></div></div></div><script>_OC_initPatentsAtb({image_not_available_html: " Image not available"});</script></div></div></div></td></tr></table><script>(function() {var href = window.location.href;if (href.indexOf('?') !== -1) {var parameters = href.split('?')[1].split('&');for (var i = 0; i < parameters.length; i++) {var param = parameters[i].split('=');if (param[0] == 'focus') {var elem = document.getElementById(param[1]);if (elem) {elem.focus();}}}}})();</script><script>_OC_addFlags({LockSrc:"/books/javascript/lock_8a2b04e7bf975d5171d8e4c0b6365c7a.js", Host:"http://www.google.com/", IsBooksRentalEnabled:1, IsWebstoreDisplayCaseEnabled:1, IsObfuscationEnabled:1, IsBrowsingHistoryEnabled:1, IsWebReaderSvgEnabled:0, IsGeoLayerEnabled:1, IsImageModeNotesEnabled:1, IsCopyMenuItemEnabled:1, IsGiftingEnabled:0, IsWebReaderUniversalPaginatorEnabled:0, IsOfflineBubbleEnabled:1, IsReaderEnabledForPlayRequests:1, IsFutureOnSaleVolumesEnabled:1, IsOfflineRestrictedCopyEnabled:1, IsBooksUnifiedLeftNavEnabled:1, IsRestrictedCopyEnabled:1, IsZipitFolderCollectionEnabled:1, IsEndOfSampleRecommendationsEnabled:1, IsRatingsOnBookcardsEnabled:1, IsAdsDisabled:0, IsIframePageDisplayEnabled:0, IsEmbeddedMediaEnabled:1, IsImageModeAnnotationsEnabled:1, IsMyLibraryGooglePlusEnabled:1, IsImagePageProviderEnabled:0, IsBookcardListPriceSmall:0, IsInternalUser:0, IsBooksShareButtonEnabled:0, IsPreOrdersEnabled:0, IsDisabledRandomBookshelves:0, WebstoreDisplayCasePosition:3});_OC_Run({"enable_p13n":false,"add_vol_to_collection_base_url":"http://www.google.com/patents?op=add\u0026sig=ACfU3U1CMItDr47EdExJcns8PbuXYw8Flw\u0026id=2nxaBAABERAJ","remove_vol_from_collection_base_url":"http://www.google.com/patents?op=remove\u0026sig=ACfU3U2z9w9fU8ZPi7hLZPh2TmczUfy7kA\u0026id=2nxaBAABERAJ","logged_in":false,"p13n_save_user_settings_url":"http://www.google.com/patents?op=edit_user_settings\u0026sig=ACfU3U3g3bFgceSVt7eB23E43tPeT-PSmA","is_cobrand":false,"sign_in_url":"https://www.google.com/accounts/Login?service=\u0026continue=http://www.google.com/patents%3Fhl%3Den\u0026hl=en","is_play_enabled":true}, {"volume_id":"","is_ebook":true,"volumeresult":{"has_flowing_text":false,"has_scanned_text":true,"can_download_pdf":false,"can_download_epub":false,"is_pdf_drm_enabled":false,"is_epub_drm_enabled":false,"download_pdf_url":"http://www.google.com/patents/download/Switching_regulator_with_multiple_power.pdf?id=2nxaBAABERAJ\u0026output=pdf\u0026sig=ACfU3U13LAzTfNNdMIbagnav8SfHVkqcPg"},"sample_url":"http://www.google.com/patents/reader?id=2nxaBAABERAJ\u0026printsec=frontcover\u0026output=reader\u0026source=gbs_atb_hover","is_browsable":true,"is_public_domain":true}, {});</script><div id="footer_table" style="font-size:83%;text-align:center;position:relative;top:20px;height:4.5em;margin-top:2em"><div style="margin-bottom:8px"><a href=http://www.google.com/><nobr>Google&nbsp;Home</nobr></a> - <a href=//www.google.com/patents/sitemap/><nobr>Sitemap</nobr></a> - <a href=http://www.google.com/googlebooks/uspto.html><nobr>USPTO Bulk Downloads</nobr></a> - <a href=/intl/en/privacy/><nobr>Privacy Policy</nobr></a> - <a href=/intl/en/policies/terms/><nobr>Terms of Service</nobr></a> - <a href=https://support.google.com/faqs/answer/2539193?hl=en><nobr>About Google Patents</nobr></a> - <a href="http://www.google.com/tools/feedback/intl/en/error.html" onclick="try{_OC_startFeedback({productId: '72792',locale: 'en'});return false;}catch(e){}"><nobr>Send Feedback</nobr></a></div><span>Data provided by IFI CLAIMS Patent Services</span><br><span >&copy;2012 Google</span></div> <script type="text/javascript">var gaJsHost = (("https:" == document.location.protocol) ? "https://ssl." : "http://www.");document.write(unescape("%3Cscript src='" + gaJsHost + "google-analytics.com/ga.js' type='text/javascript'%3E%3C/script%3E"));</script><script type="text/javascript">var pageTracker = _gat._getTracker("UA-27188110-1");pageTracker._setCookiePath("/patents/");pageTracker._trackPageview();</script> </body></html>