// Seed: 1259161816
module module_0 (
    output wire id_0,
    input wor id_1,
    input supply1 id_2,
    output supply1 id_3,
    output supply1 id_4,
    input wand id_5,
    output wor id_6
);
  assign id_0 = id_2;
  wire id_8;
  ;
  module_2 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8
  );
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    input  wand  id_0,
    input  tri0  id_1,
    output tri1  id_2,
    input  tri1  id_3,
    input  tri0  id_4,
    input  wand  id_5,
    input  uwire id_6
);
  not primCall (id_2, id_3);
  module_0 modCall_1 (
      id_2,
      id_5,
      id_6,
      id_2,
      id_2,
      id_0,
      id_2
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21
);
  inout wire id_21;
  output wire id_20;
  output wire id_19;
  output wire id_18;
  output wire id_17;
  output wire id_16;
  input wire id_15;
  output wire id_14;
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  integer id_22;
endmodule
