

================================================================
== Vivado HLS Report for 'pynq_filters_laplacian'
================================================================
* Date:           Thu Nov 28 03:42:58 2019

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        sharpen
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      9.40|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  313810|  313810|  313810|  313810|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------+-----------------------+--------+--------+--------+--------+---------+
        |                                  |                       |     Latency     |     Interval    | Pipeline|
        |             Instance             |         Module        |   min  |   max  |   min  |   max  |   Type  |
        +----------------------------------+-----------------------+--------+--------+--------+--------+---------+
        |grp_pynq_filters_Filter2D_fu_108  |pynq_filters_Filter2D  |  313784|  313784|  313784|  313784|   none  |
        +----------------------------------+-----------------------+--------+--------+--------+--------+---------+

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |   24|   24|         8|          -|          -|     3|    no    |
        | + Loop 1.1  |    6|    6|         2|          -|          -|     3|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    296|
|FIFO             |        -|      -|       -|      -|
|Instance         |        3|      9|     646|    537|
|Memory           |        0|      -|      11|      2|
|Multiplexer      |        -|      -|       -|      7|
|Register         |        -|      -|     132|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        3|      9|     789|    842|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        1|      4|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +----------------------------------+-----------------------+---------+-------+-----+-----+
    |             Instance             |         Module        | BRAM_18K| DSP48E|  FF | LUT |
    +----------------------------------+-----------------------+---------+-------+-----+-----+
    |grp_pynq_filters_Filter2D_fu_108  |pynq_filters_Filter2D  |        3|      9|  646|  537|
    +----------------------------------+-----------------------+---------+-------+-----+-----+
    |Total                             |                       |        3|      9|  646|  537|
    +----------------------------------+-----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +----------+-------------------------------+---------+----+----+------+-----+------+-------------+
    |  Memory  |             Module            | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------+-------------------------------+---------+----+----+------+-----+------+-------------+
    |coef_v_U  |pynq_filters_laplacian_coef_v  |        0|  11|   2|     9|   11|     1|           99|
    +----------+-------------------------------+---------+----+----+------+-----+------+-------------+
    |Total     |                               |        0|  11|   2|     9|   11|     1|           99|
    +----------+-------------------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |c_1_fu_231_p2              |     +    |      0|  0|   2|           2|           1|
    |r_1_fu_167_p2              |     +    |      0|  0|   2|           2|           1|
    |tmp_32_fu_241_p2           |     +    |      0|  0|   5|           5|           5|
    |tmp_31_fu_189_p2           |     -    |      0|  0|   5|           5|           5|
    |sel_tmp11_fu_219_p2        |    and   |      0|  0|   1|           1|           1|
    |sel_tmp12_fu_311_p2        |    and   |      0|  0|   1|           1|           1|
    |sel_tmp14_fu_322_p2        |    and   |      0|  0|   1|           1|           1|
    |sel_tmp15_fu_327_p2        |    and   |      0|  0|   1|           1|           1|
    |sel_tmp1_fu_296_p2         |    and   |      0|  0|   1|           1|           1|
    |sel_tmp4_fu_301_p2         |    and   |      0|  0|   1|           1|           1|
    |sel_tmp6_fu_285_p2         |    and   |      0|  0|   1|           1|           1|
    |sel_tmp7_fu_306_p2         |    and   |      0|  0|   1|           1|           1|
    |tmp1_fu_279_p2             |    and   |      0|  0|   1|           1|           1|
    |exitcond1_fu_161_p2        |   icmp   |      0|  0|   1|           2|           2|
    |exitcond_fu_225_p2         |   icmp   |      0|  0|   1|           2|           2|
    |sel_tmp10_fu_213_p2        |   icmp   |      0|  0|   1|           2|           1|
    |sel_tmp13_fu_316_p2        |   icmp   |      0|  0|   1|           2|           1|
    |sel_tmp2_fu_201_p2         |   icmp   |      0|  0|   1|           2|           1|
    |sel_tmp3_fu_267_p2         |   icmp   |      0|  0|   1|           2|           1|
    |sel_tmp5_fu_273_p2         |   icmp   |      0|  0|   1|           2|           1|
    |sel_tmp8_fu_207_p2         |   icmp   |      0|  0|   1|           2|           1|
    |sel_tmp9_fu_290_p2         |   icmp   |      0|  0|   1|           2|           1|
    |sel_tmp_fu_195_p2          |   icmp   |      0|  0|   1|           2|           1|
    |tmp_5_fu_257_p2            |   icmp   |      0|  0|   1|           2|           1|
    |ap_sig_129                 |    or    |      0|  0|   1|           1|           1|
    |or_cond1_fu_338_p2         |    or    |      0|  0|   1|           1|           1|
    |or_cond2_fu_343_p2         |    or    |      0|  0|   1|           1|           1|
    |or_cond3_fu_349_p2         |    or    |      0|  0|   1|           1|           1|
    |or_cond4_fu_355_p2         |    or    |      0|  0|   1|           1|           1|
    |or_cond5_fu_361_p2         |    or    |      0|  0|   1|           1|           1|
    |or_cond6_fu_367_p2         |    or    |      0|  0|   1|           1|           1|
    |or_cond_fu_332_p2          |    or    |      0|  0|   1|           1|           1|
    |tmp_4_fu_251_p2            |    or    |      0|  0|   2|           2|           2|
    |Sv_val_2_V_2_20_fu_452_p3  |  select  |      0|  0|  12|           1|          12|
    |Sv_val_2_V_2_21_fu_460_p3  |  select  |      0|  0|  12|           1|          12|
    |Sv_val_2_V_2_22_fu_492_p3  |  select  |      0|  0|  12|           1|          12|
    |Sv_val_2_V_2_23_fu_516_p3  |  select  |      0|  0|  12|           1|          12|
    |Sv_val_2_V_2_24_fu_531_p3  |  select  |      0|  0|  12|           1|          12|
    |Sv_val_2_V_2_2_fu_396_p3   |  select  |      0|  0|  12|           1|          12|
    |Sv_val_2_V_2_4_fu_404_p3   |  select  |      0|  0|  12|           1|          12|
    |Sv_val_2_V_2_6_fu_428_p3   |  select  |      0|  0|  12|           1|          12|
    |Sv_val_2_V_2_8_fu_444_p3   |  select  |      0|  0|  12|           1|          12|
    |Sv_val_2_V_2_fu_373_p3     |  select  |      0|  0|  12|           1|          12|
    |newSel10_fu_524_p3         |  select  |      0|  0|  12|           1|          12|
    |newSel1_fu_388_p3          |  select  |      0|  0|  12|           1|          12|
    |newSel2_fu_484_p3          |  select  |      0|  0|  12|           1|          12|
    |newSel3_fu_412_p3          |  select  |      0|  0|  12|           1|          12|
    |newSel4_fu_420_p3          |  select  |      0|  0|  12|           1|          12|
    |newSel5_fu_500_p3          |  select  |      0|  0|  12|           1|          12|
    |newSel6_fu_436_p3          |  select  |      0|  0|  12|           1|          12|
    |newSel7_fu_508_p3          |  select  |      0|  0|  12|           1|          12|
    |newSel8_fu_468_p3          |  select  |      0|  0|  12|           1|          12|
    |newSel9_fu_476_p3          |  select  |      0|  0|  12|           1|          12|
    |newSel_fu_381_p3           |  select  |      0|  0|  12|           1|          12|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 296|          76|         296|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |   1|          6|    1|          6|
    |c_reg_96                       |   2|          2|    2|          4|
    |img_in_data_stream_V_V_read    |   1|          2|    1|          2|
    |img_out_data_stream_V_V_write  |   1|          2|    1|          2|
    |r_reg_84                       |   2|          2|    2|          4|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          |   7|         14|    7|         18|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------+----+----+-----+-----------+
    |                       Name                       | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------+----+----+-----+-----------+
    |Sv_val_2_V_2_13_fu_56                             |  12|   0|   12|          0|
    |Sv_val_2_V_2_14_fu_60                             |  12|   0|   12|          0|
    |Sv_val_2_V_2_15_fu_64                             |  12|   0|   12|          0|
    |Sv_val_2_V_2_16_fu_68                             |  12|   0|   12|          0|
    |Sv_val_2_V_2_1_fu_36                              |  12|   0|   12|          0|
    |Sv_val_2_V_2_3_fu_40                              |  12|   0|   12|          0|
    |Sv_val_2_V_2_5_fu_44                              |  12|   0|   12|          0|
    |Sv_val_2_V_2_7_fu_48                              |  12|   0|   12|          0|
    |Sv_val_2_V_2_9_fu_52                              |  12|   0|   12|          0|
    |ap_CS_fsm                                         |   5|   0|    5|          0|
    |ap_done_reg                                       |   1|   0|    1|          0|
    |ap_reg_grp_pynq_filters_Filter2D_fu_108_ap_start  |   1|   0|    1|          0|
    |c_1_reg_718                                       |   2|   0|    2|          0|
    |c_reg_96                                          |   2|   0|    2|          0|
    |r_1_reg_641                                       |   2|   0|    2|          0|
    |r_reg_84                                          |   2|   0|    2|          0|
    |sel_tmp11_reg_664                                 |   1|   0|    1|          0|
    |sel_tmp2_reg_657                                  |   1|   0|    1|          0|
    |sel_tmp_reg_651                                   |   1|   0|    1|          0|
    |tmp_31_reg_646                                    |   5|   0|    5|          0|
    |tmp_5_reg_728                                     |   1|   0|    1|          0|
    +--------------------------------------------------+----+----+-----+-----------+
    |Total                                             | 132|   0|  132|          0|
    +--------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+-------------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+--------------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                          |  in |    1| ap_ctrl_hs |  pynq_filters_laplacian | return value |
|ap_rst                          |  in |    1| ap_ctrl_hs |  pynq_filters_laplacian | return value |
|ap_start                        |  in |    1| ap_ctrl_hs |  pynq_filters_laplacian | return value |
|ap_done                         | out |    1| ap_ctrl_hs |  pynq_filters_laplacian | return value |
|ap_continue                     |  in |    1| ap_ctrl_hs |  pynq_filters_laplacian | return value |
|ap_idle                         | out |    1| ap_ctrl_hs |  pynq_filters_laplacian | return value |
|ap_ready                        | out |    1| ap_ctrl_hs |  pynq_filters_laplacian | return value |
|img_in_data_stream_V_V_dout     |  in |   10|   ap_fifo  |  img_in_data_stream_V_V |    pointer   |
|img_in_data_stream_V_V_empty_n  |  in |    1|   ap_fifo  |  img_in_data_stream_V_V |    pointer   |
|img_in_data_stream_V_V_read     | out |    1|   ap_fifo  |  img_in_data_stream_V_V |    pointer   |
|img_out_data_stream_V_V_din     | out |   10|   ap_fifo  | img_out_data_stream_V_V |    pointer   |
|img_out_data_stream_V_V_full_n  |  in |    1|   ap_fifo  | img_out_data_stream_V_V |    pointer   |
|img_out_data_stream_V_V_write   | out |    1|   ap_fifo  | img_out_data_stream_V_V |    pointer   |
+--------------------------------+-----+-----+------------+-------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 5
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	5  / (exitcond1)
	3  / (!exitcond1)
3 --> 
	2  / (exitcond)
	4  / (!exitcond)
4 --> 
	3  / true
5 --> 
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: Sv_val_2_V_2_1 [1/1] 0.00ns
:0  %Sv_val_2_V_2_1 = alloca i12

ST_1: Sv_val_2_V_2_3 [1/1] 0.00ns
:1  %Sv_val_2_V_2_3 = alloca i12

ST_1: Sv_val_2_V_2_5 [1/1] 0.00ns
:2  %Sv_val_2_V_2_5 = alloca i12

ST_1: Sv_val_2_V_2_7 [1/1] 0.00ns
:3  %Sv_val_2_V_2_7 = alloca i12

ST_1: Sv_val_2_V_2_9 [1/1] 0.00ns
:4  %Sv_val_2_V_2_9 = alloca i12

ST_1: Sv_val_2_V_2_13 [1/1] 0.00ns
:5  %Sv_val_2_V_2_13 = alloca i12

ST_1: Sv_val_2_V_2_14 [1/1] 0.00ns
:6  %Sv_val_2_V_2_14 = alloca i12

ST_1: Sv_val_2_V_2_15 [1/1] 0.00ns
:7  %Sv_val_2_V_2_15 = alloca i12

ST_1: Sv_val_2_V_2_16 [1/1] 0.00ns
:8  %Sv_val_2_V_2_16 = alloca i12

ST_1: stg_15 [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecInterface(i10* %img_out_data_stream_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: stg_16 [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecInterface(i10* %img_in_data_stream_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: stg_17 [1/1] 1.57ns
:11  br label %.loopexit


 <State 2>: 2.73ns
ST_2: r [1/1] 0.00ns
.loopexit:0  %r = phi i2 [ 0, %0 ], [ %r_1, %.preheader ]

ST_2: exitcond1 [1/1] 1.36ns
.loopexit:1  %exitcond1 = icmp eq i2 %r, -1

ST_2: stg_20 [1/1] 0.00ns
.loopexit:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_2: r_1 [1/1] 0.80ns
.loopexit:3  %r_1 = add i2 %r, 1

ST_2: stg_22 [1/1] 0.00ns
.loopexit:4  br i1 %exitcond1, label %1, label %.preheader.preheader

ST_2: tmp_cast [1/1] 0.00ns
.preheader.preheader:0  %tmp_cast = zext i2 %r to i5

ST_2: tmp_s [1/1] 0.00ns
.preheader.preheader:1  %tmp_s = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %r, i2 0)

ST_2: p_shl_cast [1/1] 0.00ns
.preheader.preheader:2  %p_shl_cast = zext i4 %tmp_s to i5

ST_2: tmp_31 [1/1] 0.80ns
.preheader.preheader:3  %tmp_31 = sub i5 %p_shl_cast, %tmp_cast

ST_2: sel_tmp [1/1] 1.36ns
.preheader.preheader:4  %sel_tmp = icmp eq i2 %r, 0

ST_2: sel_tmp2 [1/1] 1.36ns
.preheader.preheader:5  %sel_tmp2 = icmp eq i2 %r, 1

ST_2: sel_tmp8 [1/1] 1.36ns
.preheader.preheader:6  %sel_tmp8 = icmp ne i2 %r, 0

ST_2: sel_tmp10 [1/1] 1.36ns
.preheader.preheader:7  %sel_tmp10 = icmp ne i2 %r, 1

ST_2: sel_tmp11 [1/1] 1.37ns
.preheader.preheader:8  %sel_tmp11 = and i1 %sel_tmp8, %sel_tmp10

ST_2: stg_32 [1/1] 1.57ns
.preheader.preheader:9  br label %.preheader

ST_2: Sv_val_2_V_2_1_load [1/1] 0.00ns
:0  %Sv_val_2_V_2_1_load = load i12* %Sv_val_2_V_2_1

ST_2: Sv_val_2_V_2_3_load [1/1] 0.00ns
:1  %Sv_val_2_V_2_3_load = load i12* %Sv_val_2_V_2_3

ST_2: Sv_val_2_V_2_5_load [1/1] 0.00ns
:2  %Sv_val_2_V_2_5_load = load i12* %Sv_val_2_V_2_5

ST_2: Sv_val_2_V_2_7_load [1/1] 0.00ns
:3  %Sv_val_2_V_2_7_load = load i12* %Sv_val_2_V_2_7

ST_2: Sv_val_2_V_2_9_load [1/1] 0.00ns
:4  %Sv_val_2_V_2_9_load = load i12* %Sv_val_2_V_2_9

ST_2: Sv_val_2_V_2_13_load [1/1] 0.00ns
:5  %Sv_val_2_V_2_13_load = load i12* %Sv_val_2_V_2_13

ST_2: Sv_val_2_V_2_14_load [1/1] 0.00ns
:6  %Sv_val_2_V_2_14_load = load i12* %Sv_val_2_V_2_14

ST_2: Sv_val_2_V_2_15_load [1/1] 0.00ns
:7  %Sv_val_2_V_2_15_load = load i12* %Sv_val_2_V_2_15

ST_2: Sv_val_2_V_2_16_load [1/1] 0.00ns
:8  %Sv_val_2_V_2_16_load = load i12* %Sv_val_2_V_2_16

ST_2: stg_42 [2/2] 0.00ns
:9  call fastcc void @pynq_filters_Filter2D(i10* %img_in_data_stream_V_V, i10* %img_out_data_stream_V_V, i12 %Sv_val_2_V_2_1_load, i12 %Sv_val_2_V_2_3_load, i12 %Sv_val_2_V_2_5_load, i12 %Sv_val_2_V_2_7_load, i12 %Sv_val_2_V_2_9_load, i12 %Sv_val_2_V_2_13_load, i12 %Sv_val_2_V_2_14_load, i12 %Sv_val_2_V_2_15_load, i12 %Sv_val_2_V_2_16_load)


 <State 3>: 4.11ns
ST_3: c [1/1] 0.00ns
.preheader:0  %c = phi i2 [ 0, %.preheader.preheader ], [ %c_1, %_ifconv ]

ST_3: exitcond [1/1] 1.36ns
.preheader:1  %exitcond = icmp eq i2 %c, -1

ST_3: stg_45 [1/1] 0.00ns
.preheader:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_3: c_1 [1/1] 0.80ns
.preheader:3  %c_1 = add i2 %c, 1

ST_3: stg_47 [1/1] 0.00ns
.preheader:4  br i1 %exitcond, label %.loopexit, label %_ifconv

ST_3: tmp_3_cast [1/1] 0.00ns
_ifconv:9  %tmp_3_cast = zext i2 %c to i5

ST_3: tmp_32 [1/1] 1.72ns
_ifconv:10  %tmp_32 = add i5 %tmp_31, %tmp_3_cast

ST_3: tmp_35_cast [1/1] 0.00ns
_ifconv:11  %tmp_35_cast = sext i5 %tmp_32 to i64

ST_3: coef_v_addr [1/1] 0.00ns
_ifconv:12  %coef_v_addr = getelementptr [9 x i11]* @coef_v, i64 0, i64 %tmp_35_cast

ST_3: Sv_val_2_V_0 [2/2] 2.39ns
_ifconv:13  %Sv_val_2_V_0 = load i11* %coef_v_addr, align 2

ST_3: tmp_4 [1/1] 0.00ns (grouped into LUT with out node tmp_5)
_ifconv:24  %tmp_4 = or i2 %r, %c

ST_3: tmp_5 [1/1] 1.37ns (out node of the LUT)
_ifconv:25  %tmp_5 = icmp eq i2 %tmp_4, 0


 <State 4>: 8.21ns
ST_4: Sv_val_2_V_2_1_load_1 [1/1] 0.00ns
_ifconv:0  %Sv_val_2_V_2_1_load_1 = load i12* %Sv_val_2_V_2_1

ST_4: Sv_val_2_V_2_3_load_1 [1/1] 0.00ns
_ifconv:1  %Sv_val_2_V_2_3_load_1 = load i12* %Sv_val_2_V_2_3

ST_4: Sv_val_2_V_2_5_load_1 [1/1] 0.00ns
_ifconv:2  %Sv_val_2_V_2_5_load_1 = load i12* %Sv_val_2_V_2_5

ST_4: Sv_val_2_V_2_7_load_1 [1/1] 0.00ns
_ifconv:3  %Sv_val_2_V_2_7_load_1 = load i12* %Sv_val_2_V_2_7

ST_4: Sv_val_2_V_2_9_load_1 [1/1] 0.00ns
_ifconv:4  %Sv_val_2_V_2_9_load_1 = load i12* %Sv_val_2_V_2_9

ST_4: Sv_val_2_V_2_13_load_1 [1/1] 0.00ns
_ifconv:5  %Sv_val_2_V_2_13_load_1 = load i12* %Sv_val_2_V_2_13

ST_4: Sv_val_2_V_2_14_load_1 [1/1] 0.00ns
_ifconv:6  %Sv_val_2_V_2_14_load_1 = load i12* %Sv_val_2_V_2_14

ST_4: Sv_val_2_V_2_15_load_1 [1/1] 0.00ns
_ifconv:7  %Sv_val_2_V_2_15_load_1 = load i12* %Sv_val_2_V_2_15

ST_4: Sv_val_2_V_2_16_load_1 [1/1] 0.00ns
_ifconv:8  %Sv_val_2_V_2_16_load_1 = load i12* %Sv_val_2_V_2_16

ST_4: Sv_val_2_V_0 [1/2] 2.39ns
_ifconv:13  %Sv_val_2_V_0 = load i11* %coef_v_addr, align 2

ST_4: Sv_val_2_V_0_cast [1/1] 0.00ns
_ifconv:14  %Sv_val_2_V_0_cast = sext i11 %Sv_val_2_V_0 to i12

ST_4: sel_tmp3 [1/1] 1.36ns
_ifconv:15  %sel_tmp3 = icmp ne i2 %c, 0

ST_4: sel_tmp5 [1/1] 1.36ns
_ifconv:16  %sel_tmp5 = icmp ne i2 %c, 1

ST_4: tmp1 [1/1] 1.37ns
_ifconv:17  %tmp1 = and i1 %sel_tmp3, %sel_tmp5

ST_4: sel_tmp6 [1/1] 0.00ns (grouped into LUT with out node or_cond6)
_ifconv:18  %sel_tmp6 = and i1 %tmp1, %sel_tmp

ST_4: sel_tmp9 [1/1] 1.36ns
_ifconv:19  %sel_tmp9 = icmp eq i2 %c, 1

ST_4: sel_tmp1 [1/1] 1.37ns
_ifconv:20  %sel_tmp1 = and i1 %sel_tmp, %sel_tmp9

ST_4: sel_tmp4 [1/1] 0.00ns (grouped into LUT with out node or_cond2)
_ifconv:21  %sel_tmp4 = and i1 %tmp1, %sel_tmp2

ST_4: sel_tmp7 [1/1] 1.37ns
_ifconv:22  %sel_tmp7 = and i1 %sel_tmp2, %sel_tmp9

ST_4: sel_tmp12 [1/1] 0.00ns (grouped into LUT with out node or_cond4)
_ifconv:23  %sel_tmp12 = and i1 %sel_tmp11, %sel_tmp9

ST_4: sel_tmp13 [1/1] 1.36ns
_ifconv:26  %sel_tmp13 = icmp eq i2 %c, 0

ST_4: sel_tmp14 [1/1] 1.37ns
_ifconv:27  %sel_tmp14 = and i1 %sel_tmp2, %sel_tmp13

ST_4: sel_tmp15 [1/1] 1.37ns
_ifconv:28  %sel_tmp15 = and i1 %sel_tmp11, %sel_tmp13

ST_4: or_cond [1/1] 1.37ns
_ifconv:29  %or_cond = or i1 %sel_tmp15, %sel_tmp14

ST_4: or_cond1 [1/1] 0.00ns (grouped into LUT with out node or_cond4)
_ifconv:30  %or_cond1 = or i1 %tmp_5, %sel_tmp12

ST_4: or_cond2 [1/1] 1.37ns (out node of the LUT)
_ifconv:31  %or_cond2 = or i1 %sel_tmp7, %sel_tmp4

ST_4: or_cond3 [1/1] 0.00ns (grouped into LUT with out node or_cond6)
_ifconv:32  %or_cond3 = or i1 %sel_tmp1, %sel_tmp6

ST_4: or_cond4 [1/1] 1.37ns (out node of the LUT)
_ifconv:33  %or_cond4 = or i1 %or_cond, %or_cond1

ST_4: or_cond5 [1/1] 0.00ns (grouped into LUT with out node or_cond6)
_ifconv:34  %or_cond5 = or i1 %or_cond2, %or_cond3

ST_4: or_cond6 [1/1] 1.37ns (out node of the LUT)
_ifconv:35  %or_cond6 = or i1 %or_cond4, %or_cond5

ST_4: Sv_val_2_V_2 [1/1] 1.37ns
_ifconv:36  %Sv_val_2_V_2 = select i1 %or_cond6, i12 %Sv_val_2_V_2_16_load_1, i12 %Sv_val_2_V_0_cast

ST_4: newSel [1/1] 0.00ns (grouped into LUT with out node newSel1)
_ifconv:37  %newSel = select i1 %tmp_5, i12 %Sv_val_2_V_2_15_load_1, i12 %Sv_val_2_V_0_cast

ST_4: newSel1 [1/1] 1.37ns (out node of the LUT)
_ifconv:38  %newSel1 = select i1 %or_cond, i12 %Sv_val_2_V_2_15_load_1, i12 %newSel

ST_4: Sv_val_2_V_2_2 [1/1] 1.37ns (out node of the LUT)
_ifconv:39  %Sv_val_2_V_2_2 = select i1 %or_cond4, i12 %newSel1, i12 %Sv_val_2_V_2_15_load_1

ST_4: Sv_val_2_V_2_4 [1/1] 1.37ns
_ifconv:40  %Sv_val_2_V_2_4 = select i1 %sel_tmp15, i12 %Sv_val_2_V_0_cast, i12 %Sv_val_2_V_2_14_load_1

ST_4: newSel3 [1/1] 0.00ns (grouped into LUT with out node newSel4)
_ifconv:41  %newSel3 = select i1 %sel_tmp7, i12 %Sv_val_2_V_2_13_load_1, i12 %Sv_val_2_V_0_cast

ST_4: newSel4 [1/1] 1.37ns (out node of the LUT)
_ifconv:42  %newSel4 = select i1 %or_cond2, i12 %newSel3, i12 %Sv_val_2_V_2_13_load_1

ST_4: Sv_val_2_V_2_6 [1/1] 1.37ns (out node of the LUT)
_ifconv:43  %Sv_val_2_V_2_6 = select i1 %or_cond4, i12 %Sv_val_2_V_2_13_load_1, i12 %newSel4

ST_4: newSel6 [1/1] 0.00ns (grouped into LUT with out node Sv_val_2_V_2_8)
_ifconv:44  %newSel6 = select i1 %sel_tmp7, i12 %Sv_val_2_V_0_cast, i12 %Sv_val_2_V_2_9_load_1

ST_4: Sv_val_2_V_2_8 [1/1] 1.37ns (out node of the LUT)
_ifconv:45  %Sv_val_2_V_2_8 = select i1 %or_cond4, i12 %Sv_val_2_V_2_9_load_1, i12 %newSel6

ST_4: Sv_val_2_V_2_20 [1/1] 0.00ns (grouped into LUT with out node Sv_val_2_V_2_21)
_ifconv:46  %Sv_val_2_V_2_20 = select i1 %sel_tmp14, i12 %Sv_val_2_V_0_cast, i12 %Sv_val_2_V_2_7_load_1

ST_4: Sv_val_2_V_2_21 [1/1] 1.37ns (out node of the LUT)
_ifconv:47  %Sv_val_2_V_2_21 = select i1 %sel_tmp15, i12 %Sv_val_2_V_2_7_load_1, i12 %Sv_val_2_V_2_20

ST_4: newSel8 [1/1] 0.00ns (grouped into LUT with out node newSel9)
_ifconv:48  %newSel8 = select i1 %sel_tmp1, i12 %Sv_val_2_V_2_5_load_1, i12 %Sv_val_2_V_0_cast

ST_4: newSel9 [1/1] 1.37ns (out node of the LUT)
_ifconv:49  %newSel9 = select i1 %or_cond2, i12 %Sv_val_2_V_2_5_load_1, i12 %newSel8

ST_4: newSel2 [1/1] 0.00ns (grouped into LUT with out node Sv_val_2_V_2_22)
_ifconv:50  %newSel2 = select i1 %or_cond4, i12 %Sv_val_2_V_2_5_load_1, i12 %newSel9

ST_4: Sv_val_2_V_2_22 [1/1] 1.37ns (out node of the LUT)
_ifconv:51  %Sv_val_2_V_2_22 = select i1 %or_cond6, i12 %newSel2, i12 %Sv_val_2_V_2_5_load_1

ST_4: newSel5 [1/1] 0.00ns (grouped into LUT with out node newSel7)
_ifconv:52  %newSel5 = select i1 %sel_tmp1, i12 %Sv_val_2_V_0_cast, i12 %Sv_val_2_V_2_3_load_1

ST_4: newSel7 [1/1] 1.37ns (out node of the LUT)
_ifconv:53  %newSel7 = select i1 %or_cond2, i12 %Sv_val_2_V_2_3_load_1, i12 %newSel5

ST_4: Sv_val_2_V_2_23 [1/1] 1.37ns (out node of the LUT)
_ifconv:54  %Sv_val_2_V_2_23 = select i1 %or_cond4, i12 %Sv_val_2_V_2_3_load_1, i12 %newSel7

ST_4: newSel10 [1/1] 0.00ns (grouped into LUT with out node Sv_val_2_V_2_24)
_ifconv:55  %newSel10 = select i1 %tmp_5, i12 %Sv_val_2_V_0_cast, i12 %Sv_val_2_V_2_1_load_1

ST_4: Sv_val_2_V_2_24 [1/1] 1.37ns (out node of the LUT)
_ifconv:56  %Sv_val_2_V_2_24 = select i1 %or_cond, i12 %Sv_val_2_V_2_1_load_1, i12 %newSel10

ST_4: stg_106 [1/1] 0.00ns
_ifconv:57  store i12 %Sv_val_2_V_2, i12* %Sv_val_2_V_2_16

ST_4: stg_107 [1/1] 0.00ns
_ifconv:58  store i12 %Sv_val_2_V_2_2, i12* %Sv_val_2_V_2_15

ST_4: stg_108 [1/1] 0.00ns
_ifconv:59  store i12 %Sv_val_2_V_2_4, i12* %Sv_val_2_V_2_14

ST_4: stg_109 [1/1] 0.00ns
_ifconv:60  store i12 %Sv_val_2_V_2_6, i12* %Sv_val_2_V_2_13

ST_4: stg_110 [1/1] 0.00ns
_ifconv:61  store i12 %Sv_val_2_V_2_8, i12* %Sv_val_2_V_2_9

ST_4: stg_111 [1/1] 0.00ns
_ifconv:62  store i12 %Sv_val_2_V_2_21, i12* %Sv_val_2_V_2_7

ST_4: stg_112 [1/1] 0.00ns
_ifconv:63  store i12 %Sv_val_2_V_2_22, i12* %Sv_val_2_V_2_5

ST_4: stg_113 [1/1] 0.00ns
_ifconv:64  store i12 %Sv_val_2_V_2_23, i12* %Sv_val_2_V_2_3

ST_4: stg_114 [1/1] 0.00ns
_ifconv:65  store i12 %Sv_val_2_V_2_24, i12* %Sv_val_2_V_2_1

ST_4: stg_115 [1/1] 0.00ns
_ifconv:66  br label %.preheader


 <State 5>: 0.00ns
ST_5: stg_116 [1/2] 0.00ns
:9  call fastcc void @pynq_filters_Filter2D(i10* %img_in_data_stream_V_V, i10* %img_out_data_stream_V_V, i12 %Sv_val_2_V_2_1_load, i12 %Sv_val_2_V_2_3_load, i12 %Sv_val_2_V_2_5_load, i12 %Sv_val_2_V_2_7_load, i12 %Sv_val_2_V_2_9_load, i12 %Sv_val_2_V_2_13_load, i12 %Sv_val_2_V_2_14_load, i12 %Sv_val_2_V_2_15_load, i12 %Sv_val_2_V_2_16_load)

ST_5: stg_117 [1/1] 0.00ns
:10  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ img_in_data_stream_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ img_out_data_stream_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ coef_v]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
Sv_val_2_V_2_1         (alloca           ) [ 001110]
Sv_val_2_V_2_3         (alloca           ) [ 001110]
Sv_val_2_V_2_5         (alloca           ) [ 001110]
Sv_val_2_V_2_7         (alloca           ) [ 001110]
Sv_val_2_V_2_9         (alloca           ) [ 001110]
Sv_val_2_V_2_13        (alloca           ) [ 001110]
Sv_val_2_V_2_14        (alloca           ) [ 001110]
Sv_val_2_V_2_15        (alloca           ) [ 001110]
Sv_val_2_V_2_16        (alloca           ) [ 001110]
stg_15                 (specinterface    ) [ 000000]
stg_16                 (specinterface    ) [ 000000]
stg_17                 (br               ) [ 011110]
r                      (phi              ) [ 001110]
exitcond1              (icmp             ) [ 001110]
stg_20                 (speclooptripcount) [ 000000]
r_1                    (add              ) [ 011110]
stg_22                 (br               ) [ 000000]
tmp_cast               (zext             ) [ 000000]
tmp_s                  (bitconcatenate   ) [ 000000]
p_shl_cast             (zext             ) [ 000000]
tmp_31                 (sub              ) [ 000110]
sel_tmp                (icmp             ) [ 000110]
sel_tmp2               (icmp             ) [ 000110]
sel_tmp8               (icmp             ) [ 000000]
sel_tmp10              (icmp             ) [ 000000]
sel_tmp11              (and              ) [ 000110]
stg_32                 (br               ) [ 001110]
Sv_val_2_V_2_1_load    (load             ) [ 000001]
Sv_val_2_V_2_3_load    (load             ) [ 000001]
Sv_val_2_V_2_5_load    (load             ) [ 000001]
Sv_val_2_V_2_7_load    (load             ) [ 000001]
Sv_val_2_V_2_9_load    (load             ) [ 000001]
Sv_val_2_V_2_13_load   (load             ) [ 000001]
Sv_val_2_V_2_14_load   (load             ) [ 000001]
Sv_val_2_V_2_15_load   (load             ) [ 000001]
Sv_val_2_V_2_16_load   (load             ) [ 000001]
c                      (phi              ) [ 000110]
exitcond               (icmp             ) [ 001110]
stg_45                 (speclooptripcount) [ 000000]
c_1                    (add              ) [ 001110]
stg_47                 (br               ) [ 011110]
tmp_3_cast             (zext             ) [ 000000]
tmp_32                 (add              ) [ 000000]
tmp_35_cast            (sext             ) [ 000000]
coef_v_addr            (getelementptr    ) [ 000010]
tmp_4                  (or               ) [ 000000]
tmp_5                  (icmp             ) [ 000010]
Sv_val_2_V_2_1_load_1  (load             ) [ 000000]
Sv_val_2_V_2_3_load_1  (load             ) [ 000000]
Sv_val_2_V_2_5_load_1  (load             ) [ 000000]
Sv_val_2_V_2_7_load_1  (load             ) [ 000000]
Sv_val_2_V_2_9_load_1  (load             ) [ 000000]
Sv_val_2_V_2_13_load_1 (load             ) [ 000000]
Sv_val_2_V_2_14_load_1 (load             ) [ 000000]
Sv_val_2_V_2_15_load_1 (load             ) [ 000000]
Sv_val_2_V_2_16_load_1 (load             ) [ 000000]
Sv_val_2_V_0           (load             ) [ 000000]
Sv_val_2_V_0_cast      (sext             ) [ 000000]
sel_tmp3               (icmp             ) [ 000000]
sel_tmp5               (icmp             ) [ 000000]
tmp1                   (and              ) [ 000000]
sel_tmp6               (and              ) [ 000000]
sel_tmp9               (icmp             ) [ 000000]
sel_tmp1               (and              ) [ 000000]
sel_tmp4               (and              ) [ 000000]
sel_tmp7               (and              ) [ 000000]
sel_tmp12              (and              ) [ 000000]
sel_tmp13              (icmp             ) [ 000000]
sel_tmp14              (and              ) [ 000000]
sel_tmp15              (and              ) [ 000000]
or_cond                (or               ) [ 000000]
or_cond1               (or               ) [ 000000]
or_cond2               (or               ) [ 000000]
or_cond3               (or               ) [ 000000]
or_cond4               (or               ) [ 000000]
or_cond5               (or               ) [ 000000]
or_cond6               (or               ) [ 000000]
Sv_val_2_V_2           (select           ) [ 000000]
newSel                 (select           ) [ 000000]
newSel1                (select           ) [ 000000]
Sv_val_2_V_2_2         (select           ) [ 000000]
Sv_val_2_V_2_4         (select           ) [ 000000]
newSel3                (select           ) [ 000000]
newSel4                (select           ) [ 000000]
Sv_val_2_V_2_6         (select           ) [ 000000]
newSel6                (select           ) [ 000000]
Sv_val_2_V_2_8         (select           ) [ 000000]
Sv_val_2_V_2_20        (select           ) [ 000000]
Sv_val_2_V_2_21        (select           ) [ 000000]
newSel8                (select           ) [ 000000]
newSel9                (select           ) [ 000000]
newSel2                (select           ) [ 000000]
Sv_val_2_V_2_22        (select           ) [ 000000]
newSel5                (select           ) [ 000000]
newSel7                (select           ) [ 000000]
Sv_val_2_V_2_23        (select           ) [ 000000]
newSel10               (select           ) [ 000000]
Sv_val_2_V_2_24        (select           ) [ 000000]
stg_106                (store            ) [ 000000]
stg_107                (store            ) [ 000000]
stg_108                (store            ) [ 000000]
stg_109                (store            ) [ 000000]
stg_110                (store            ) [ 000000]
stg_111                (store            ) [ 000000]
stg_112                (store            ) [ 000000]
stg_113                (store            ) [ 000000]
stg_114                (store            ) [ 000000]
stg_115                (br               ) [ 001110]
stg_116                (call             ) [ 000000]
stg_117                (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="img_in_data_stream_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_in_data_stream_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="img_out_data_stream_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_out_data_stream_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="coef_v">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coef_v"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pynq_filters_Filter2D"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="Sv_val_2_V_2_1_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="1" slack="0"/>
<pin id="38" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Sv_val_2_V_2_1/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="Sv_val_2_V_2_3_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Sv_val_2_V_2_3/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="Sv_val_2_V_2_5_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Sv_val_2_V_2_5/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="Sv_val_2_V_2_7_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Sv_val_2_V_2_7/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="Sv_val_2_V_2_9_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Sv_val_2_V_2_9/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="Sv_val_2_V_2_13_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Sv_val_2_V_2_13/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="Sv_val_2_V_2_14_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Sv_val_2_V_2_14/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="Sv_val_2_V_2_15_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Sv_val_2_V_2_15/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="Sv_val_2_V_2_16_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Sv_val_2_V_2_16/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="coef_v_addr_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="11" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="5" slack="0"/>
<pin id="76" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="coef_v_addr/3 "/>
</bind>
</comp>

<comp id="79" class="1004" name="grp_access_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="4" slack="0"/>
<pin id="81" dir="0" index="1" bw="11" slack="2147483647"/>
<pin id="82" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Sv_val_2_V_0/3 "/>
</bind>
</comp>

<comp id="84" class="1005" name="r_reg_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="2" slack="1"/>
<pin id="86" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="r (phireg) "/>
</bind>
</comp>

<comp id="88" class="1004" name="r_phi_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="1"/>
<pin id="90" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="91" dir="0" index="2" bw="2" slack="0"/>
<pin id="92" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="93" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="96" class="1005" name="c_reg_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="2" slack="1"/>
<pin id="98" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="c (phireg) "/>
</bind>
</comp>

<comp id="100" class="1004" name="c_phi_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="1"/>
<pin id="102" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="103" dir="0" index="2" bw="2" slack="0"/>
<pin id="104" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c/3 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_pynq_filters_Filter2D_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="0" slack="0"/>
<pin id="110" dir="0" index="1" bw="10" slack="0"/>
<pin id="111" dir="0" index="2" bw="10" slack="0"/>
<pin id="112" dir="0" index="3" bw="12" slack="0"/>
<pin id="113" dir="0" index="4" bw="12" slack="0"/>
<pin id="114" dir="0" index="5" bw="12" slack="0"/>
<pin id="115" dir="0" index="6" bw="12" slack="0"/>
<pin id="116" dir="0" index="7" bw="12" slack="0"/>
<pin id="117" dir="0" index="8" bw="12" slack="0"/>
<pin id="118" dir="0" index="9" bw="12" slack="0"/>
<pin id="119" dir="0" index="10" bw="12" slack="0"/>
<pin id="120" dir="0" index="11" bw="12" slack="0"/>
<pin id="121" dir="1" index="12" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_42/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="grp_load_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="12" slack="1"/>
<pin id="127" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Sv_val_2_V_2_1_load/2 Sv_val_2_V_2_1_load_1/4 "/>
</bind>
</comp>

<comp id="129" class="1004" name="grp_load_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="12" slack="1"/>
<pin id="131" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Sv_val_2_V_2_3_load/2 Sv_val_2_V_2_3_load_1/4 "/>
</bind>
</comp>

<comp id="133" class="1004" name="grp_load_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="12" slack="1"/>
<pin id="135" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Sv_val_2_V_2_5_load/2 Sv_val_2_V_2_5_load_1/4 "/>
</bind>
</comp>

<comp id="137" class="1004" name="grp_load_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="12" slack="1"/>
<pin id="139" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Sv_val_2_V_2_7_load/2 Sv_val_2_V_2_7_load_1/4 "/>
</bind>
</comp>

<comp id="141" class="1004" name="grp_load_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="12" slack="1"/>
<pin id="143" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Sv_val_2_V_2_9_load/2 Sv_val_2_V_2_9_load_1/4 "/>
</bind>
</comp>

<comp id="145" class="1004" name="grp_load_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="12" slack="1"/>
<pin id="147" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Sv_val_2_V_2_13_load/2 Sv_val_2_V_2_13_load_1/4 "/>
</bind>
</comp>

<comp id="149" class="1004" name="grp_load_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="12" slack="1"/>
<pin id="151" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Sv_val_2_V_2_14_load/2 Sv_val_2_V_2_14_load_1/4 "/>
</bind>
</comp>

<comp id="153" class="1004" name="grp_load_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="12" slack="1"/>
<pin id="155" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Sv_val_2_V_2_15_load/2 Sv_val_2_V_2_15_load_1/4 "/>
</bind>
</comp>

<comp id="157" class="1004" name="grp_load_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="12" slack="1"/>
<pin id="159" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Sv_val_2_V_2_16_load/2 Sv_val_2_V_2_16_load_1/4 "/>
</bind>
</comp>

<comp id="161" class="1004" name="exitcond1_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="2" slack="0"/>
<pin id="163" dir="0" index="1" bw="2" slack="0"/>
<pin id="164" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="r_1_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="2" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_1/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="tmp_cast_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="2" slack="0"/>
<pin id="175" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="tmp_s_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="4" slack="0"/>
<pin id="179" dir="0" index="1" bw="2" slack="0"/>
<pin id="180" dir="0" index="2" bw="1" slack="0"/>
<pin id="181" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="p_shl_cast_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="4" slack="0"/>
<pin id="187" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="tmp_31_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="4" slack="0"/>
<pin id="191" dir="0" index="1" bw="2" slack="0"/>
<pin id="192" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_31/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="sel_tmp_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="2" slack="0"/>
<pin id="197" dir="0" index="1" bw="2" slack="0"/>
<pin id="198" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="sel_tmp2_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="2" slack="0"/>
<pin id="203" dir="0" index="1" bw="2" slack="0"/>
<pin id="204" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp2/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="sel_tmp8_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="2" slack="0"/>
<pin id="209" dir="0" index="1" bw="2" slack="0"/>
<pin id="210" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp8/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="sel_tmp10_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="2" slack="0"/>
<pin id="215" dir="0" index="1" bw="2" slack="0"/>
<pin id="216" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp10/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="sel_tmp11_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp11/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="exitcond_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="2" slack="0"/>
<pin id="227" dir="0" index="1" bw="2" slack="0"/>
<pin id="228" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/3 "/>
</bind>
</comp>

<comp id="231" class="1004" name="c_1_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="2" slack="0"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_1/3 "/>
</bind>
</comp>

<comp id="237" class="1004" name="tmp_3_cast_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="2" slack="0"/>
<pin id="239" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_cast/3 "/>
</bind>
</comp>

<comp id="241" class="1004" name="tmp_32_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="5" slack="1"/>
<pin id="243" dir="0" index="1" bw="2" slack="0"/>
<pin id="244" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_32/3 "/>
</bind>
</comp>

<comp id="246" class="1004" name="tmp_35_cast_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="5" slack="0"/>
<pin id="248" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_35_cast/3 "/>
</bind>
</comp>

<comp id="251" class="1004" name="tmp_4_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="2" slack="1"/>
<pin id="253" dir="0" index="1" bw="2" slack="0"/>
<pin id="254" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="257" class="1004" name="tmp_5_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="2" slack="0"/>
<pin id="259" dir="0" index="1" bw="2" slack="0"/>
<pin id="260" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="263" class="1004" name="Sv_val_2_V_0_cast_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="11" slack="0"/>
<pin id="265" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="Sv_val_2_V_0_cast/4 "/>
</bind>
</comp>

<comp id="267" class="1004" name="sel_tmp3_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="2" slack="1"/>
<pin id="269" dir="0" index="1" bw="2" slack="0"/>
<pin id="270" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp3/4 "/>
</bind>
</comp>

<comp id="273" class="1004" name="sel_tmp5_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="2" slack="1"/>
<pin id="275" dir="0" index="1" bw="2" slack="0"/>
<pin id="276" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp5/4 "/>
</bind>
</comp>

<comp id="279" class="1004" name="tmp1_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="0"/>
<pin id="281" dir="0" index="1" bw="1" slack="0"/>
<pin id="282" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp1/4 "/>
</bind>
</comp>

<comp id="285" class="1004" name="sel_tmp6_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="0"/>
<pin id="287" dir="0" index="1" bw="1" slack="2"/>
<pin id="288" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp6/4 "/>
</bind>
</comp>

<comp id="290" class="1004" name="sel_tmp9_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="2" slack="1"/>
<pin id="292" dir="0" index="1" bw="2" slack="0"/>
<pin id="293" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp9/4 "/>
</bind>
</comp>

<comp id="296" class="1004" name="sel_tmp1_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="2"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp1/4 "/>
</bind>
</comp>

<comp id="301" class="1004" name="sel_tmp4_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="1" slack="0"/>
<pin id="303" dir="0" index="1" bw="1" slack="2"/>
<pin id="304" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp4/4 "/>
</bind>
</comp>

<comp id="306" class="1004" name="sel_tmp7_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="2"/>
<pin id="308" dir="0" index="1" bw="1" slack="0"/>
<pin id="309" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp7/4 "/>
</bind>
</comp>

<comp id="311" class="1004" name="sel_tmp12_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="2"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp12/4 "/>
</bind>
</comp>

<comp id="316" class="1004" name="sel_tmp13_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="2" slack="1"/>
<pin id="318" dir="0" index="1" bw="2" slack="0"/>
<pin id="319" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp13/4 "/>
</bind>
</comp>

<comp id="322" class="1004" name="sel_tmp14_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="2"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp14/4 "/>
</bind>
</comp>

<comp id="327" class="1004" name="sel_tmp15_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="1" slack="2"/>
<pin id="329" dir="0" index="1" bw="1" slack="0"/>
<pin id="330" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp15/4 "/>
</bind>
</comp>

<comp id="332" class="1004" name="or_cond_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="0"/>
<pin id="334" dir="0" index="1" bw="1" slack="0"/>
<pin id="335" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond/4 "/>
</bind>
</comp>

<comp id="338" class="1004" name="or_cond1_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="1"/>
<pin id="340" dir="0" index="1" bw="1" slack="0"/>
<pin id="341" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond1/4 "/>
</bind>
</comp>

<comp id="343" class="1004" name="or_cond2_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="1" slack="0"/>
<pin id="345" dir="0" index="1" bw="1" slack="0"/>
<pin id="346" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond2/4 "/>
</bind>
</comp>

<comp id="349" class="1004" name="or_cond3_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="1" slack="0"/>
<pin id="351" dir="0" index="1" bw="1" slack="0"/>
<pin id="352" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond3/4 "/>
</bind>
</comp>

<comp id="355" class="1004" name="or_cond4_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="1" slack="0"/>
<pin id="357" dir="0" index="1" bw="1" slack="0"/>
<pin id="358" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond4/4 "/>
</bind>
</comp>

<comp id="361" class="1004" name="or_cond5_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="1" slack="0"/>
<pin id="363" dir="0" index="1" bw="1" slack="0"/>
<pin id="364" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond5/4 "/>
</bind>
</comp>

<comp id="367" class="1004" name="or_cond6_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="1" slack="0"/>
<pin id="369" dir="0" index="1" bw="1" slack="0"/>
<pin id="370" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond6/4 "/>
</bind>
</comp>

<comp id="373" class="1004" name="Sv_val_2_V_2_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="1" slack="0"/>
<pin id="375" dir="0" index="1" bw="12" slack="0"/>
<pin id="376" dir="0" index="2" bw="12" slack="0"/>
<pin id="377" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="Sv_val_2_V_2/4 "/>
</bind>
</comp>

<comp id="381" class="1004" name="newSel_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="1" slack="1"/>
<pin id="383" dir="0" index="1" bw="12" slack="0"/>
<pin id="384" dir="0" index="2" bw="12" slack="0"/>
<pin id="385" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel/4 "/>
</bind>
</comp>

<comp id="388" class="1004" name="newSel1_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="1" slack="0"/>
<pin id="390" dir="0" index="1" bw="12" slack="0"/>
<pin id="391" dir="0" index="2" bw="12" slack="0"/>
<pin id="392" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel1/4 "/>
</bind>
</comp>

<comp id="396" class="1004" name="Sv_val_2_V_2_2_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="1" slack="0"/>
<pin id="398" dir="0" index="1" bw="12" slack="0"/>
<pin id="399" dir="0" index="2" bw="12" slack="0"/>
<pin id="400" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="Sv_val_2_V_2_2/4 "/>
</bind>
</comp>

<comp id="404" class="1004" name="Sv_val_2_V_2_4_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="1" slack="0"/>
<pin id="406" dir="0" index="1" bw="12" slack="0"/>
<pin id="407" dir="0" index="2" bw="12" slack="0"/>
<pin id="408" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="Sv_val_2_V_2_4/4 "/>
</bind>
</comp>

<comp id="412" class="1004" name="newSel3_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="0"/>
<pin id="414" dir="0" index="1" bw="12" slack="0"/>
<pin id="415" dir="0" index="2" bw="12" slack="0"/>
<pin id="416" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel3/4 "/>
</bind>
</comp>

<comp id="420" class="1004" name="newSel4_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="0"/>
<pin id="422" dir="0" index="1" bw="12" slack="0"/>
<pin id="423" dir="0" index="2" bw="12" slack="0"/>
<pin id="424" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel4/4 "/>
</bind>
</comp>

<comp id="428" class="1004" name="Sv_val_2_V_2_6_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="1" slack="0"/>
<pin id="430" dir="0" index="1" bw="12" slack="0"/>
<pin id="431" dir="0" index="2" bw="12" slack="0"/>
<pin id="432" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="Sv_val_2_V_2_6/4 "/>
</bind>
</comp>

<comp id="436" class="1004" name="newSel6_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="1" slack="0"/>
<pin id="438" dir="0" index="1" bw="12" slack="0"/>
<pin id="439" dir="0" index="2" bw="12" slack="0"/>
<pin id="440" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel6/4 "/>
</bind>
</comp>

<comp id="444" class="1004" name="Sv_val_2_V_2_8_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="1" slack="0"/>
<pin id="446" dir="0" index="1" bw="12" slack="0"/>
<pin id="447" dir="0" index="2" bw="12" slack="0"/>
<pin id="448" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="Sv_val_2_V_2_8/4 "/>
</bind>
</comp>

<comp id="452" class="1004" name="Sv_val_2_V_2_20_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="1" slack="0"/>
<pin id="454" dir="0" index="1" bw="12" slack="0"/>
<pin id="455" dir="0" index="2" bw="12" slack="0"/>
<pin id="456" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="Sv_val_2_V_2_20/4 "/>
</bind>
</comp>

<comp id="460" class="1004" name="Sv_val_2_V_2_21_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="1" slack="0"/>
<pin id="462" dir="0" index="1" bw="12" slack="0"/>
<pin id="463" dir="0" index="2" bw="12" slack="0"/>
<pin id="464" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="Sv_val_2_V_2_21/4 "/>
</bind>
</comp>

<comp id="468" class="1004" name="newSel8_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="1" slack="0"/>
<pin id="470" dir="0" index="1" bw="12" slack="0"/>
<pin id="471" dir="0" index="2" bw="12" slack="0"/>
<pin id="472" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel8/4 "/>
</bind>
</comp>

<comp id="476" class="1004" name="newSel9_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="0"/>
<pin id="478" dir="0" index="1" bw="12" slack="0"/>
<pin id="479" dir="0" index="2" bw="12" slack="0"/>
<pin id="480" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel9/4 "/>
</bind>
</comp>

<comp id="484" class="1004" name="newSel2_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="1" slack="0"/>
<pin id="486" dir="0" index="1" bw="12" slack="0"/>
<pin id="487" dir="0" index="2" bw="12" slack="0"/>
<pin id="488" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel2/4 "/>
</bind>
</comp>

<comp id="492" class="1004" name="Sv_val_2_V_2_22_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="1" slack="0"/>
<pin id="494" dir="0" index="1" bw="12" slack="0"/>
<pin id="495" dir="0" index="2" bw="12" slack="0"/>
<pin id="496" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="Sv_val_2_V_2_22/4 "/>
</bind>
</comp>

<comp id="500" class="1004" name="newSel5_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="1" slack="0"/>
<pin id="502" dir="0" index="1" bw="12" slack="0"/>
<pin id="503" dir="0" index="2" bw="12" slack="0"/>
<pin id="504" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel5/4 "/>
</bind>
</comp>

<comp id="508" class="1004" name="newSel7_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="1" slack="0"/>
<pin id="510" dir="0" index="1" bw="12" slack="0"/>
<pin id="511" dir="0" index="2" bw="12" slack="0"/>
<pin id="512" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel7/4 "/>
</bind>
</comp>

<comp id="516" class="1004" name="Sv_val_2_V_2_23_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="1" slack="0"/>
<pin id="518" dir="0" index="1" bw="12" slack="0"/>
<pin id="519" dir="0" index="2" bw="12" slack="0"/>
<pin id="520" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="Sv_val_2_V_2_23/4 "/>
</bind>
</comp>

<comp id="524" class="1004" name="newSel10_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="1" slack="1"/>
<pin id="526" dir="0" index="1" bw="12" slack="0"/>
<pin id="527" dir="0" index="2" bw="12" slack="0"/>
<pin id="528" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel10/4 "/>
</bind>
</comp>

<comp id="531" class="1004" name="Sv_val_2_V_2_24_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="1" slack="0"/>
<pin id="533" dir="0" index="1" bw="12" slack="0"/>
<pin id="534" dir="0" index="2" bw="12" slack="0"/>
<pin id="535" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="Sv_val_2_V_2_24/4 "/>
</bind>
</comp>

<comp id="539" class="1004" name="stg_106_store_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="12" slack="0"/>
<pin id="541" dir="0" index="1" bw="12" slack="3"/>
<pin id="542" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_106/4 "/>
</bind>
</comp>

<comp id="544" class="1004" name="stg_107_store_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="12" slack="0"/>
<pin id="546" dir="0" index="1" bw="12" slack="3"/>
<pin id="547" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_107/4 "/>
</bind>
</comp>

<comp id="549" class="1004" name="stg_108_store_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="12" slack="0"/>
<pin id="551" dir="0" index="1" bw="12" slack="3"/>
<pin id="552" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_108/4 "/>
</bind>
</comp>

<comp id="554" class="1004" name="stg_109_store_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="12" slack="0"/>
<pin id="556" dir="0" index="1" bw="12" slack="3"/>
<pin id="557" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_109/4 "/>
</bind>
</comp>

<comp id="559" class="1004" name="stg_110_store_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="12" slack="0"/>
<pin id="561" dir="0" index="1" bw="12" slack="3"/>
<pin id="562" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_110/4 "/>
</bind>
</comp>

<comp id="564" class="1004" name="stg_111_store_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="12" slack="0"/>
<pin id="566" dir="0" index="1" bw="12" slack="3"/>
<pin id="567" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_111/4 "/>
</bind>
</comp>

<comp id="569" class="1004" name="stg_112_store_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="12" slack="0"/>
<pin id="571" dir="0" index="1" bw="12" slack="3"/>
<pin id="572" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_112/4 "/>
</bind>
</comp>

<comp id="574" class="1004" name="stg_113_store_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="12" slack="0"/>
<pin id="576" dir="0" index="1" bw="12" slack="3"/>
<pin id="577" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_113/4 "/>
</bind>
</comp>

<comp id="579" class="1004" name="stg_114_store_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="12" slack="0"/>
<pin id="581" dir="0" index="1" bw="12" slack="3"/>
<pin id="582" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_114/4 "/>
</bind>
</comp>

<comp id="584" class="1005" name="Sv_val_2_V_2_1_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="12" slack="1"/>
<pin id="586" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="Sv_val_2_V_2_1 "/>
</bind>
</comp>

<comp id="590" class="1005" name="Sv_val_2_V_2_3_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="12" slack="1"/>
<pin id="592" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="Sv_val_2_V_2_3 "/>
</bind>
</comp>

<comp id="596" class="1005" name="Sv_val_2_V_2_5_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="12" slack="1"/>
<pin id="598" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="Sv_val_2_V_2_5 "/>
</bind>
</comp>

<comp id="602" class="1005" name="Sv_val_2_V_2_7_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="12" slack="1"/>
<pin id="604" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="Sv_val_2_V_2_7 "/>
</bind>
</comp>

<comp id="608" class="1005" name="Sv_val_2_V_2_9_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="12" slack="1"/>
<pin id="610" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="Sv_val_2_V_2_9 "/>
</bind>
</comp>

<comp id="614" class="1005" name="Sv_val_2_V_2_13_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="12" slack="1"/>
<pin id="616" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="Sv_val_2_V_2_13 "/>
</bind>
</comp>

<comp id="620" class="1005" name="Sv_val_2_V_2_14_reg_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="12" slack="1"/>
<pin id="622" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="Sv_val_2_V_2_14 "/>
</bind>
</comp>

<comp id="626" class="1005" name="Sv_val_2_V_2_15_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="12" slack="1"/>
<pin id="628" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="Sv_val_2_V_2_15 "/>
</bind>
</comp>

<comp id="632" class="1005" name="Sv_val_2_V_2_16_reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="12" slack="1"/>
<pin id="634" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="Sv_val_2_V_2_16 "/>
</bind>
</comp>

<comp id="641" class="1005" name="r_1_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="2" slack="0"/>
<pin id="643" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="r_1 "/>
</bind>
</comp>

<comp id="646" class="1005" name="tmp_31_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="5" slack="1"/>
<pin id="648" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_31 "/>
</bind>
</comp>

<comp id="651" class="1005" name="sel_tmp_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="1" slack="2"/>
<pin id="653" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="sel_tmp "/>
</bind>
</comp>

<comp id="657" class="1005" name="sel_tmp2_reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="1" slack="2"/>
<pin id="659" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="sel_tmp2 "/>
</bind>
</comp>

<comp id="664" class="1005" name="sel_tmp11_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="1" slack="2"/>
<pin id="666" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="sel_tmp11 "/>
</bind>
</comp>

<comp id="670" class="1005" name="Sv_val_2_V_2_1_load_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="12" slack="1"/>
<pin id="672" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="Sv_val_2_V_2_1_load "/>
</bind>
</comp>

<comp id="675" class="1005" name="Sv_val_2_V_2_3_load_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="12" slack="1"/>
<pin id="677" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="Sv_val_2_V_2_3_load "/>
</bind>
</comp>

<comp id="680" class="1005" name="Sv_val_2_V_2_5_load_reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="12" slack="1"/>
<pin id="682" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="Sv_val_2_V_2_5_load "/>
</bind>
</comp>

<comp id="685" class="1005" name="Sv_val_2_V_2_7_load_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="12" slack="1"/>
<pin id="687" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="Sv_val_2_V_2_7_load "/>
</bind>
</comp>

<comp id="690" class="1005" name="Sv_val_2_V_2_9_load_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="12" slack="1"/>
<pin id="692" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="Sv_val_2_V_2_9_load "/>
</bind>
</comp>

<comp id="695" class="1005" name="Sv_val_2_V_2_13_load_reg_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="12" slack="1"/>
<pin id="697" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="Sv_val_2_V_2_13_load "/>
</bind>
</comp>

<comp id="700" class="1005" name="Sv_val_2_V_2_14_load_reg_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="12" slack="1"/>
<pin id="702" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="Sv_val_2_V_2_14_load "/>
</bind>
</comp>

<comp id="705" class="1005" name="Sv_val_2_V_2_15_load_reg_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="12" slack="1"/>
<pin id="707" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="Sv_val_2_V_2_15_load "/>
</bind>
</comp>

<comp id="710" class="1005" name="Sv_val_2_V_2_16_load_reg_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="12" slack="1"/>
<pin id="712" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="Sv_val_2_V_2_16_load "/>
</bind>
</comp>

<comp id="718" class="1005" name="c_1_reg_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="2" slack="0"/>
<pin id="720" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="c_1 "/>
</bind>
</comp>

<comp id="723" class="1005" name="coef_v_addr_reg_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="4" slack="1"/>
<pin id="725" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="coef_v_addr "/>
</bind>
</comp>

<comp id="728" class="1005" name="tmp_5_reg_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="1" slack="1"/>
<pin id="730" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="39"><net_src comp="6" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="43"><net_src comp="6" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="47"><net_src comp="6" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="51"><net_src comp="6" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="6" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="6" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="6" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="6" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="6" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="77"><net_src comp="4" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="34" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="83"><net_src comp="72" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="87"><net_src comp="20" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="94"><net_src comp="84" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="88" pin="4"/><net_sink comp="84" pin=0"/></net>

<net id="99"><net_src comp="20" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="106"><net_src comp="96" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="100" pin="4"/><net_sink comp="96" pin=0"/></net>

<net id="122"><net_src comp="32" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="123"><net_src comp="0" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="124"><net_src comp="2" pin="0"/><net_sink comp="108" pin=2"/></net>

<net id="128"><net_src comp="125" pin="1"/><net_sink comp="108" pin=3"/></net>

<net id="132"><net_src comp="129" pin="1"/><net_sink comp="108" pin=4"/></net>

<net id="136"><net_src comp="133" pin="1"/><net_sink comp="108" pin=5"/></net>

<net id="140"><net_src comp="137" pin="1"/><net_sink comp="108" pin=6"/></net>

<net id="144"><net_src comp="141" pin="1"/><net_sink comp="108" pin=7"/></net>

<net id="148"><net_src comp="145" pin="1"/><net_sink comp="108" pin=8"/></net>

<net id="152"><net_src comp="149" pin="1"/><net_sink comp="108" pin=9"/></net>

<net id="156"><net_src comp="153" pin="1"/><net_sink comp="108" pin=10"/></net>

<net id="160"><net_src comp="157" pin="1"/><net_sink comp="108" pin=11"/></net>

<net id="165"><net_src comp="88" pin="4"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="22" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="171"><net_src comp="88" pin="4"/><net_sink comp="167" pin=0"/></net>

<net id="172"><net_src comp="28" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="176"><net_src comp="88" pin="4"/><net_sink comp="173" pin=0"/></net>

<net id="182"><net_src comp="30" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="88" pin="4"/><net_sink comp="177" pin=1"/></net>

<net id="184"><net_src comp="20" pin="0"/><net_sink comp="177" pin=2"/></net>

<net id="188"><net_src comp="177" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="193"><net_src comp="185" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="173" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="199"><net_src comp="88" pin="4"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="20" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="205"><net_src comp="88" pin="4"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="28" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="211"><net_src comp="88" pin="4"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="20" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="217"><net_src comp="88" pin="4"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="28" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="223"><net_src comp="207" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="213" pin="2"/><net_sink comp="219" pin=1"/></net>

<net id="229"><net_src comp="100" pin="4"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="22" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="235"><net_src comp="100" pin="4"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="28" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="240"><net_src comp="100" pin="4"/><net_sink comp="237" pin=0"/></net>

<net id="245"><net_src comp="237" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="249"><net_src comp="241" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="255"><net_src comp="84" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="100" pin="4"/><net_sink comp="251" pin=1"/></net>

<net id="261"><net_src comp="251" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="20" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="266"><net_src comp="79" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="271"><net_src comp="96" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="20" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="277"><net_src comp="96" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="28" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="283"><net_src comp="267" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="273" pin="2"/><net_sink comp="279" pin=1"/></net>

<net id="289"><net_src comp="279" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="294"><net_src comp="96" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="28" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="300"><net_src comp="290" pin="2"/><net_sink comp="296" pin=1"/></net>

<net id="305"><net_src comp="279" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="310"><net_src comp="290" pin="2"/><net_sink comp="306" pin=1"/></net>

<net id="315"><net_src comp="290" pin="2"/><net_sink comp="311" pin=1"/></net>

<net id="320"><net_src comp="96" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="20" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="326"><net_src comp="316" pin="2"/><net_sink comp="322" pin=1"/></net>

<net id="331"><net_src comp="316" pin="2"/><net_sink comp="327" pin=1"/></net>

<net id="336"><net_src comp="327" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="322" pin="2"/><net_sink comp="332" pin=1"/></net>

<net id="342"><net_src comp="311" pin="2"/><net_sink comp="338" pin=1"/></net>

<net id="347"><net_src comp="306" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="301" pin="2"/><net_sink comp="343" pin=1"/></net>

<net id="353"><net_src comp="296" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="285" pin="2"/><net_sink comp="349" pin=1"/></net>

<net id="359"><net_src comp="332" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="360"><net_src comp="338" pin="2"/><net_sink comp="355" pin=1"/></net>

<net id="365"><net_src comp="343" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="366"><net_src comp="349" pin="2"/><net_sink comp="361" pin=1"/></net>

<net id="371"><net_src comp="355" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="361" pin="2"/><net_sink comp="367" pin=1"/></net>

<net id="378"><net_src comp="367" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="379"><net_src comp="157" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="380"><net_src comp="263" pin="1"/><net_sink comp="373" pin=2"/></net>

<net id="386"><net_src comp="153" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="387"><net_src comp="263" pin="1"/><net_sink comp="381" pin=2"/></net>

<net id="393"><net_src comp="332" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="394"><net_src comp="153" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="395"><net_src comp="381" pin="3"/><net_sink comp="388" pin=2"/></net>

<net id="401"><net_src comp="355" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="402"><net_src comp="388" pin="3"/><net_sink comp="396" pin=1"/></net>

<net id="403"><net_src comp="153" pin="1"/><net_sink comp="396" pin=2"/></net>

<net id="409"><net_src comp="327" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="410"><net_src comp="263" pin="1"/><net_sink comp="404" pin=1"/></net>

<net id="411"><net_src comp="149" pin="1"/><net_sink comp="404" pin=2"/></net>

<net id="417"><net_src comp="306" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="418"><net_src comp="145" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="419"><net_src comp="263" pin="1"/><net_sink comp="412" pin=2"/></net>

<net id="425"><net_src comp="343" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="426"><net_src comp="412" pin="3"/><net_sink comp="420" pin=1"/></net>

<net id="427"><net_src comp="145" pin="1"/><net_sink comp="420" pin=2"/></net>

<net id="433"><net_src comp="355" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="434"><net_src comp="145" pin="1"/><net_sink comp="428" pin=1"/></net>

<net id="435"><net_src comp="420" pin="3"/><net_sink comp="428" pin=2"/></net>

<net id="441"><net_src comp="306" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="442"><net_src comp="263" pin="1"/><net_sink comp="436" pin=1"/></net>

<net id="443"><net_src comp="141" pin="1"/><net_sink comp="436" pin=2"/></net>

<net id="449"><net_src comp="355" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="450"><net_src comp="141" pin="1"/><net_sink comp="444" pin=1"/></net>

<net id="451"><net_src comp="436" pin="3"/><net_sink comp="444" pin=2"/></net>

<net id="457"><net_src comp="322" pin="2"/><net_sink comp="452" pin=0"/></net>

<net id="458"><net_src comp="263" pin="1"/><net_sink comp="452" pin=1"/></net>

<net id="459"><net_src comp="137" pin="1"/><net_sink comp="452" pin=2"/></net>

<net id="465"><net_src comp="327" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="466"><net_src comp="137" pin="1"/><net_sink comp="460" pin=1"/></net>

<net id="467"><net_src comp="452" pin="3"/><net_sink comp="460" pin=2"/></net>

<net id="473"><net_src comp="296" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="474"><net_src comp="133" pin="1"/><net_sink comp="468" pin=1"/></net>

<net id="475"><net_src comp="263" pin="1"/><net_sink comp="468" pin=2"/></net>

<net id="481"><net_src comp="343" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="482"><net_src comp="133" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="483"><net_src comp="468" pin="3"/><net_sink comp="476" pin=2"/></net>

<net id="489"><net_src comp="355" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="490"><net_src comp="133" pin="1"/><net_sink comp="484" pin=1"/></net>

<net id="491"><net_src comp="476" pin="3"/><net_sink comp="484" pin=2"/></net>

<net id="497"><net_src comp="367" pin="2"/><net_sink comp="492" pin=0"/></net>

<net id="498"><net_src comp="484" pin="3"/><net_sink comp="492" pin=1"/></net>

<net id="499"><net_src comp="133" pin="1"/><net_sink comp="492" pin=2"/></net>

<net id="505"><net_src comp="296" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="506"><net_src comp="263" pin="1"/><net_sink comp="500" pin=1"/></net>

<net id="507"><net_src comp="129" pin="1"/><net_sink comp="500" pin=2"/></net>

<net id="513"><net_src comp="343" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="514"><net_src comp="129" pin="1"/><net_sink comp="508" pin=1"/></net>

<net id="515"><net_src comp="500" pin="3"/><net_sink comp="508" pin=2"/></net>

<net id="521"><net_src comp="355" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="522"><net_src comp="129" pin="1"/><net_sink comp="516" pin=1"/></net>

<net id="523"><net_src comp="508" pin="3"/><net_sink comp="516" pin=2"/></net>

<net id="529"><net_src comp="263" pin="1"/><net_sink comp="524" pin=1"/></net>

<net id="530"><net_src comp="125" pin="1"/><net_sink comp="524" pin=2"/></net>

<net id="536"><net_src comp="332" pin="2"/><net_sink comp="531" pin=0"/></net>

<net id="537"><net_src comp="125" pin="1"/><net_sink comp="531" pin=1"/></net>

<net id="538"><net_src comp="524" pin="3"/><net_sink comp="531" pin=2"/></net>

<net id="543"><net_src comp="373" pin="3"/><net_sink comp="539" pin=0"/></net>

<net id="548"><net_src comp="396" pin="3"/><net_sink comp="544" pin=0"/></net>

<net id="553"><net_src comp="404" pin="3"/><net_sink comp="549" pin=0"/></net>

<net id="558"><net_src comp="428" pin="3"/><net_sink comp="554" pin=0"/></net>

<net id="563"><net_src comp="444" pin="3"/><net_sink comp="559" pin=0"/></net>

<net id="568"><net_src comp="460" pin="3"/><net_sink comp="564" pin=0"/></net>

<net id="573"><net_src comp="492" pin="3"/><net_sink comp="569" pin=0"/></net>

<net id="578"><net_src comp="516" pin="3"/><net_sink comp="574" pin=0"/></net>

<net id="583"><net_src comp="531" pin="3"/><net_sink comp="579" pin=0"/></net>

<net id="587"><net_src comp="36" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="589"><net_src comp="584" pin="1"/><net_sink comp="579" pin=1"/></net>

<net id="593"><net_src comp="40" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="595"><net_src comp="590" pin="1"/><net_sink comp="574" pin=1"/></net>

<net id="599"><net_src comp="44" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="601"><net_src comp="596" pin="1"/><net_sink comp="569" pin=1"/></net>

<net id="605"><net_src comp="48" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="607"><net_src comp="602" pin="1"/><net_sink comp="564" pin=1"/></net>

<net id="611"><net_src comp="52" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="613"><net_src comp="608" pin="1"/><net_sink comp="559" pin=1"/></net>

<net id="617"><net_src comp="56" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="619"><net_src comp="614" pin="1"/><net_sink comp="554" pin=1"/></net>

<net id="623"><net_src comp="60" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="624"><net_src comp="620" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="625"><net_src comp="620" pin="1"/><net_sink comp="549" pin=1"/></net>

<net id="629"><net_src comp="64" pin="1"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="631"><net_src comp="626" pin="1"/><net_sink comp="544" pin=1"/></net>

<net id="635"><net_src comp="68" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="637"><net_src comp="632" pin="1"/><net_sink comp="539" pin=1"/></net>

<net id="644"><net_src comp="167" pin="2"/><net_sink comp="641" pin=0"/></net>

<net id="645"><net_src comp="641" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="649"><net_src comp="189" pin="2"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="654"><net_src comp="195" pin="2"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="656"><net_src comp="651" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="660"><net_src comp="201" pin="2"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="662"><net_src comp="657" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="663"><net_src comp="657" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="667"><net_src comp="219" pin="2"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="669"><net_src comp="664" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="673"><net_src comp="125" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="108" pin=3"/></net>

<net id="678"><net_src comp="129" pin="1"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="108" pin=4"/></net>

<net id="683"><net_src comp="133" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="108" pin=5"/></net>

<net id="688"><net_src comp="137" pin="1"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="108" pin=6"/></net>

<net id="693"><net_src comp="141" pin="1"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="108" pin=7"/></net>

<net id="698"><net_src comp="145" pin="1"/><net_sink comp="695" pin=0"/></net>

<net id="699"><net_src comp="695" pin="1"/><net_sink comp="108" pin=8"/></net>

<net id="703"><net_src comp="149" pin="1"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="108" pin=9"/></net>

<net id="708"><net_src comp="153" pin="1"/><net_sink comp="705" pin=0"/></net>

<net id="709"><net_src comp="705" pin="1"/><net_sink comp="108" pin=10"/></net>

<net id="713"><net_src comp="157" pin="1"/><net_sink comp="710" pin=0"/></net>

<net id="714"><net_src comp="710" pin="1"/><net_sink comp="108" pin=11"/></net>

<net id="721"><net_src comp="231" pin="2"/><net_sink comp="718" pin=0"/></net>

<net id="722"><net_src comp="718" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="726"><net_src comp="72" pin="3"/><net_sink comp="723" pin=0"/></net>

<net id="727"><net_src comp="723" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="731"><net_src comp="257" pin="2"/><net_sink comp="728" pin=0"/></net>

<net id="732"><net_src comp="728" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="733"><net_src comp="728" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="734"><net_src comp="728" pin="1"/><net_sink comp="524" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: img_out_data_stream_V_V | {2 5 }
	Port: coef_v | {}
 - Input state : 
	Port: pynq_filters_laplacian : img_in_data_stream_V_V | {2 5 }
	Port: pynq_filters_laplacian : coef_v | {3 4 }
  - Chain level:
	State 1
	State 2
		exitcond1 : 1
		r_1 : 1
		stg_22 : 2
		tmp_cast : 1
		tmp_s : 1
		p_shl_cast : 2
		tmp_31 : 3
		sel_tmp : 1
		sel_tmp2 : 1
		sel_tmp8 : 1
		sel_tmp10 : 1
		sel_tmp11 : 2
		stg_42 : 1
	State 3
		exitcond : 1
		c_1 : 1
		stg_47 : 2
		tmp_3_cast : 1
		tmp_32 : 2
		tmp_35_cast : 3
		coef_v_addr : 4
		Sv_val_2_V_0 : 5
		tmp_4 : 1
		tmp_5 : 1
	State 4
		Sv_val_2_V_0_cast : 1
		tmp1 : 1
		sel_tmp6 : 1
		sel_tmp1 : 1
		sel_tmp4 : 1
		sel_tmp7 : 1
		sel_tmp12 : 1
		sel_tmp14 : 1
		sel_tmp15 : 1
		or_cond : 1
		or_cond1 : 1
		or_cond2 : 1
		or_cond3 : 1
		or_cond4 : 1
		or_cond5 : 1
		or_cond6 : 1
		Sv_val_2_V_2 : 1
		newSel : 2
		newSel1 : 1
		Sv_val_2_V_2_2 : 2
		Sv_val_2_V_2_4 : 1
		newSel3 : 1
		newSel4 : 1
		Sv_val_2_V_2_6 : 2
		newSel6 : 1
		Sv_val_2_V_2_8 : 1
		Sv_val_2_V_2_20 : 1
		Sv_val_2_V_2_21 : 2
		newSel8 : 1
		newSel9 : 1
		newSel2 : 2
		Sv_val_2_V_2_22 : 3
		newSel5 : 1
		newSel7 : 1
		Sv_val_2_V_2_23 : 2
		newSel10 : 2
		Sv_val_2_V_2_24 : 1
		stg_106 : 2
		stg_107 : 3
		stg_108 : 2
		stg_109 : 3
		stg_110 : 2
		stg_111 : 3
		stg_112 : 4
		stg_113 : 3
		stg_114 : 2
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|---------|---------|
| Operation|          Functional Unit         |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|---------|---------|
|   call   | grp_pynq_filters_Filter2D_fu_108 |    3    |    9    |  9.426  |   739   |   520   |
|----------|----------------------------------|---------|---------|---------|---------|---------|
|          |        Sv_val_2_V_2_fu_373       |    0    |    0    |    0    |    0    |    12   |
|          |           newSel_fu_381          |    0    |    0    |    0    |    0    |    12   |
|          |          newSel1_fu_388          |    0    |    0    |    0    |    0    |    12   |
|          |       Sv_val_2_V_2_2_fu_396      |    0    |    0    |    0    |    0    |    12   |
|          |       Sv_val_2_V_2_4_fu_404      |    0    |    0    |    0    |    0    |    12   |
|          |          newSel3_fu_412          |    0    |    0    |    0    |    0    |    12   |
|          |          newSel4_fu_420          |    0    |    0    |    0    |    0    |    12   |
|          |       Sv_val_2_V_2_6_fu_428      |    0    |    0    |    0    |    0    |    12   |
|          |          newSel6_fu_436          |    0    |    0    |    0    |    0    |    12   |
|          |       Sv_val_2_V_2_8_fu_444      |    0    |    0    |    0    |    0    |    12   |
|  select  |      Sv_val_2_V_2_20_fu_452      |    0    |    0    |    0    |    0    |    12   |
|          |      Sv_val_2_V_2_21_fu_460      |    0    |    0    |    0    |    0    |    12   |
|          |          newSel8_fu_468          |    0    |    0    |    0    |    0    |    12   |
|          |          newSel9_fu_476          |    0    |    0    |    0    |    0    |    12   |
|          |          newSel2_fu_484          |    0    |    0    |    0    |    0    |    12   |
|          |      Sv_val_2_V_2_22_fu_492      |    0    |    0    |    0    |    0    |    12   |
|          |          newSel5_fu_500          |    0    |    0    |    0    |    0    |    12   |
|          |          newSel7_fu_508          |    0    |    0    |    0    |    0    |    12   |
|          |      Sv_val_2_V_2_23_fu_516      |    0    |    0    |    0    |    0    |    12   |
|          |          newSel10_fu_524         |    0    |    0    |    0    |    0    |    12   |
|          |      Sv_val_2_V_2_24_fu_531      |    0    |    0    |    0    |    0    |    12   |
|----------|----------------------------------|---------|---------|---------|---------|---------|
|          |         exitcond1_fu_161         |    0    |    0    |    0    |    0    |    1    |
|          |          sel_tmp_fu_195          |    0    |    0    |    0    |    0    |    1    |
|          |          sel_tmp2_fu_201         |    0    |    0    |    0    |    0    |    1    |
|          |          sel_tmp8_fu_207         |    0    |    0    |    0    |    0    |    1    |
|          |         sel_tmp10_fu_213         |    0    |    0    |    0    |    0    |    1    |
|   icmp   |          exitcond_fu_225         |    0    |    0    |    0    |    0    |    1    |
|          |           tmp_5_fu_257           |    0    |    0    |    0    |    0    |    1    |
|          |          sel_tmp3_fu_267         |    0    |    0    |    0    |    0    |    1    |
|          |          sel_tmp5_fu_273         |    0    |    0    |    0    |    0    |    1    |
|          |          sel_tmp9_fu_290         |    0    |    0    |    0    |    0    |    1    |
|          |         sel_tmp13_fu_316         |    0    |    0    |    0    |    0    |    1    |
|----------|----------------------------------|---------|---------|---------|---------|---------|
|          |            r_1_fu_167            |    0    |    0    |    0    |    0    |    2    |
|    add   |            c_1_fu_231            |    0    |    0    |    0    |    0    |    2    |
|          |           tmp_32_fu_241          |    0    |    0    |    0    |    0    |    5    |
|----------|----------------------------------|---------|---------|---------|---------|---------|
|          |         sel_tmp11_fu_219         |    0    |    0    |    0    |    0    |    1    |
|          |            tmp1_fu_279           |    0    |    0    |    0    |    0    |    1    |
|          |          sel_tmp6_fu_285         |    0    |    0    |    0    |    0    |    1    |
|          |          sel_tmp1_fu_296         |    0    |    0    |    0    |    0    |    1    |
|    and   |          sel_tmp4_fu_301         |    0    |    0    |    0    |    0    |    1    |
|          |          sel_tmp7_fu_306         |    0    |    0    |    0    |    0    |    1    |
|          |         sel_tmp12_fu_311         |    0    |    0    |    0    |    0    |    1    |
|          |         sel_tmp14_fu_322         |    0    |    0    |    0    |    0    |    1    |
|          |         sel_tmp15_fu_327         |    0    |    0    |    0    |    0    |    1    |
|----------|----------------------------------|---------|---------|---------|---------|---------|
|          |           tmp_4_fu_251           |    0    |    0    |    0    |    0    |    2    |
|          |          or_cond_fu_332          |    0    |    0    |    0    |    0    |    1    |
|          |          or_cond1_fu_338         |    0    |    0    |    0    |    0    |    1    |
|    or    |          or_cond2_fu_343         |    0    |    0    |    0    |    0    |    1    |
|          |          or_cond3_fu_349         |    0    |    0    |    0    |    0    |    1    |
|          |          or_cond4_fu_355         |    0    |    0    |    0    |    0    |    1    |
|          |          or_cond5_fu_361         |    0    |    0    |    0    |    0    |    1    |
|          |          or_cond6_fu_367         |    0    |    0    |    0    |    0    |    1    |
|----------|----------------------------------|---------|---------|---------|---------|---------|
|    sub   |           tmp_31_fu_189          |    0    |    0    |    0    |    0    |    4    |
|----------|----------------------------------|---------|---------|---------|---------|---------|
|          |          tmp_cast_fu_173         |    0    |    0    |    0    |    0    |    0    |
|   zext   |         p_shl_cast_fu_185        |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_3_cast_fu_237        |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|
|bitconcatenate|           tmp_s_fu_177           |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|
|   sext   |        tmp_35_cast_fu_246        |    0    |    0    |    0    |    0    |    0    |
|          |     Sv_val_2_V_0_cast_fu_263     |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                  |    3    |    9    |  9.426  |   739   |   814   |
|----------|----------------------------------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|Sv_val_2_V_2_13_load_reg_695|   12   |
|   Sv_val_2_V_2_13_reg_614  |   12   |
|Sv_val_2_V_2_14_load_reg_700|   12   |
|   Sv_val_2_V_2_14_reg_620  |   12   |
|Sv_val_2_V_2_15_load_reg_705|   12   |
|   Sv_val_2_V_2_15_reg_626  |   12   |
|Sv_val_2_V_2_16_load_reg_710|   12   |
|   Sv_val_2_V_2_16_reg_632  |   12   |
| Sv_val_2_V_2_1_load_reg_670|   12   |
|   Sv_val_2_V_2_1_reg_584   |   12   |
| Sv_val_2_V_2_3_load_reg_675|   12   |
|   Sv_val_2_V_2_3_reg_590   |   12   |
| Sv_val_2_V_2_5_load_reg_680|   12   |
|   Sv_val_2_V_2_5_reg_596   |   12   |
| Sv_val_2_V_2_7_load_reg_685|   12   |
|   Sv_val_2_V_2_7_reg_602   |   12   |
| Sv_val_2_V_2_9_load_reg_690|   12   |
|   Sv_val_2_V_2_9_reg_608   |   12   |
|         c_1_reg_718        |    2   |
|          c_reg_96          |    2   |
|     coef_v_addr_reg_723    |    4   |
|         r_1_reg_641        |    2   |
|          r_reg_84          |    2   |
|      sel_tmp11_reg_664     |    1   |
|      sel_tmp2_reg_657      |    1   |
|       sel_tmp_reg_651      |    1   |
|       tmp_31_reg_646       |    5   |
|        tmp_5_reg_728       |    1   |
+----------------------------+--------+
|            Total           |   237  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------|------|------|------|--------||---------||---------|
|               Comp               |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------|------|------|------|--------||---------||---------|
|         grp_access_fu_79         |  p0  |   2  |   4  |    8   ||    4    |
|             r_reg_84             |  p0  |   2  |   2  |    4   ||    2    |
|             c_reg_96             |  p0  |   2  |   2  |    4   ||    2    |
| grp_pynq_filters_Filter2D_fu_108 |  p3  |   2  |  12  |   24   ||    12   |
| grp_pynq_filters_Filter2D_fu_108 |  p4  |   2  |  12  |   24   ||    12   |
| grp_pynq_filters_Filter2D_fu_108 |  p5  |   2  |  12  |   24   ||    12   |
| grp_pynq_filters_Filter2D_fu_108 |  p6  |   2  |  12  |   24   ||    12   |
| grp_pynq_filters_Filter2D_fu_108 |  p7  |   2  |  12  |   24   ||    12   |
| grp_pynq_filters_Filter2D_fu_108 |  p8  |   2  |  12  |   24   ||    12   |
| grp_pynq_filters_Filter2D_fu_108 |  p9  |   2  |  12  |   24   ||    12   |
| grp_pynq_filters_Filter2D_fu_108 |  p10 |   2  |  12  |   24   ||    12   |
| grp_pynq_filters_Filter2D_fu_108 |  p11 |   2  |  12  |   24   ||    12   |
|----------------------------------|------|------|------|--------||---------||---------|
|               Total              |      |      |      |   232  ||  18.852 ||   116   |
|----------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    3   |    9   |    9   |   739  |   814  |
|   Memory  |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |   18   |    -   |   116  |
|  Register |    -   |    -   |    -   |   237  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    3   |    9   |   28   |   976  |   930  |
+-----------+--------+--------+--------+--------+--------+
