Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,190
design__inferred_latch__count,0
design__instance__count,5323
design__instance__area,43544.3
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,2
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,37
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.003049826715141535
power__switching__total,0.002185264602303505
power__leakage__total,5.1555272051473366E-8
power__total,0.005235143005847931
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.29998235300452447
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.3111222756375206
timing__hold__ws__corner:nom_tt_025C_1v80,0.3302751499106437
timing__setup__ws__corner:nom_tt_025C_1v80,3.0274876795771917
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.330275
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,3.027488
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,85
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,37
design__max_cap_violation__count__corner:nom_ss_100C_1v60,1
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.32566447682570354
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.3399066402329958
timing__hold__ws__corner:nom_ss_100C_1v60,0.9293579502351397
timing__setup__ws__corner:nom_ss_100C_1v60,-6.9242853410921645
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,-726.5601517186419
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,-6.9242853410921645
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.929358
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,478
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,-6.924285
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,478
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,37
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.2888162291074062
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.29710065804030755
timing__hold__ws__corner:nom_ff_n40C_1v95,0.11155693351506944
timing__setup__ws__corner:nom_ff_n40C_1v95,6.893154242512018
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.111557
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,6.893154
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,127
design__max_fanout_violation__count,37
design__max_cap_violation__count,1
clock__skew__worst_hold,-0.28458550210781397
clock__skew__worst_setup,0.29254496875221697
timing__hold__ws,0.10887230314329682
timing__setup__ws,-7.217107116207824
timing__hold__tns,0.0
timing__setup__tns,-882.9403236233595
timing__hold__wns,0
timing__setup__wns,-7.217107116207824
timing__hold_vio__count,0
timing__hold_r2r__ws,0.108872
timing__hold_r2r_vio__count,0
timing__setup_vio__count,1431
timing__setup_r2r__ws,-7.217107
timing__setup_r2r_vio__count,1431
design__die__bbox,0.0 0.0 334.88 225.76
design__core__bbox,2.76 2.72 332.12 223.04
design__io,45
design__die__area,75602.5
design__core__area,72564.6
design__instance__count__stdcell,5323
design__instance__area__stdcell,43544.3
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.600076
design__instance__utilization__stdcell,0.600076
design__instance__count__class:buffer,1
design__instance__count__class:inverter,53
design__instance__count__class:sequential_cell,594
design__instance__count__class:multi_input_combinational_cell,2658
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,4162
design__instance__count__class:tap_cell,1037
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,130438
design__violations,0
design__instance__count__class:timing_repair_buffer,857
design__instance__count__class:clock_buffer,47
design__instance__count__class:clock_inverter,30
design__instance__count__setup_buffer,27
design__instance__count__hold_buffer,428
antenna__violating__nets,5
antenna__violating__pins,5
route__antenna_violation__count,5
antenna_diodes_count,46
design__instance__count__class:antenna_cell,46
route__net,4225
route__net__special,2
route__drc_errors__iter:1,3230
route__wirelength__iter:1,152714
route__drc_errors__iter:2,1812
route__wirelength__iter:2,151289
route__drc_errors__iter:3,1793
route__wirelength__iter:3,151091
route__drc_errors__iter:4,161
route__wirelength__iter:4,150904
route__drc_errors__iter:5,9
route__wirelength__iter:5,150862
route__drc_errors__iter:6,8
route__wirelength__iter:6,150859
route__drc_errors__iter:7,8
route__wirelength__iter:7,150859
route__drc_errors__iter:8,0
route__wirelength__iter:8,150861
route__drc_errors,0
route__wirelength,150861
route__vias,33630
route__vias__singlecut,33630
route__vias__multicut,0
design__disconnected_pin__count,4
design__critical_disconnected_pin__count,0
route__wirelength__max,458.14
timing__unannotated_net__count__corner:nom_tt_025C_1v80,51
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,51
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,51
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,2
design__max_fanout_violation__count__corner:min_tt_025C_1v80,37
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.2964547857774653
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.3064424634117665
timing__hold__ws__corner:min_tt_025C_1v80,0.32699810451617645
timing__setup__ws__corner:min_tt_025C_1v80,3.2476902086875175
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.326998
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,3.247690
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,51
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,56
design__max_fanout_violation__count__corner:min_ss_100C_1v60,37
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.31896661215101385
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.3315548762717466
timing__hold__ws__corner:min_ss_100C_1v60,0.9240902749012206
timing__setup__ws__corner:min_ss_100C_1v60,-6.593989541032679
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,-551.1338528215042
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,-6.593989541032679
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.924090
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,475
timing__setup_r2r__ws__corner:min_ss_100C_1v60,-6.593989
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,475
timing__unannotated_net__count__corner:min_ss_100C_1v60,51
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,37
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.28458550210781397
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.29254496875221697
timing__hold__ws__corner:min_ff_n40C_1v95,0.10887230314329682
timing__setup__ws__corner:min_ff_n40C_1v95,7.058596129606996
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.108872
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,7.058596
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,51
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,2
design__max_fanout_violation__count__corner:max_tt_025C_1v80,37
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.30784506370959497
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.32123080105147006
timing__hold__ws__corner:max_tt_025C_1v80,0.33453629702197096
timing__setup__ws__corner:max_tt_025C_1v80,2.8148248972849386
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.334536
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,2.814825
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,51
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,127
design__max_fanout_violation__count__corner:max_ss_100C_1v60,37
design__max_cap_violation__count__corner:max_ss_100C_1v60,1
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.3356100770061814
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.3535952464245544
timing__hold__ws__corner:max_ss_100C_1v60,0.9184048226313197
timing__setup__ws__corner:max_ss_100C_1v60,-7.217107116207824
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,-882.9403236233595
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,-7.217107116207824
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.934755
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,478
timing__setup_r2r__ws__corner:max_ss_100C_1v60,-7.217107
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,478
timing__unannotated_net__count__corner:max_ss_100C_1v60,51
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,37
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.2963517015667135
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.30603417888291357
timing__hold__ws__corner:max_ff_n40C_1v95,0.11522189084531162
timing__setup__ws__corner:max_ff_n40C_1v95,6.750790340038008
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.115222
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,6.750790
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,51
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,51
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79987
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79998
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.000129381
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.000125383
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000223665
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.000125383
design_powergrid__voltage__worst,0.000125383
design_powergrid__voltage__worst__net:VPWR,1.79987
design_powergrid__drop__worst,0.000129381
design_powergrid__drop__worst__net:VPWR,0.000129381
design_powergrid__voltage__worst__net:VGND,0.000125383
design_powergrid__drop__worst__net:VGND,0.000125383
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.00001910000000000000008860100153551542234708904288709163665771484375
ir__drop__worst,0.00012899999999999999140964934696285126847214996814727783203125
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
