{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 07 17:47:19 2018 " "Info: Processing started: Fri Dec 07 17:47:19 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off 8lab -c 8lab --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off 8lab -c 8lab --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "Main.bdf" "" { Schematic "E:/SIFO/8lab/Main.bdf" { { 240 456 624 256 "clk" "" } { 296 1016 1072 312 "clk" "" } { 96 272 400 112 "clk" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register lpm_dff1:inst16\|lpm_ff:lpm_ff_component\|dffs\[1\] register PHT:inst12\|lpm_shiftreg1:template13\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\] 150.51 MHz 6.644 ns Internal " "Info: Clock \"clk\" has Internal fmax of 150.51 MHz between source register \"lpm_dff1:inst16\|lpm_ff:lpm_ff_component\|dffs\[1\]\" and destination register \"PHT:inst12\|lpm_shiftreg1:template13\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\]\" (period= 6.644 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.133 ns + Longest register register " "Info: + Longest register to register delay is 3.133 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_dff1:inst16\|lpm_ff:lpm_ff_component\|dffs\[1\] 1 REG LCFF_X34_Y14_N3 19 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y14_N3; Fanout = 19; REG Node = 'lpm_dff1:inst16\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.281 ns) + CELL(0.357 ns) 1.638 ns PHT:inst12\|lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_e9f:auto_generated\|w_anode142w\[3\]~0 2 COMB LCCOMB_X33_Y5_N30 2 " "Info: 2: + IC(1.281 ns) + CELL(0.357 ns) = 1.638 ns; Loc. = LCCOMB_X33_Y5_N30; Fanout = 2; COMB Node = 'PHT:inst12\|lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_e9f:auto_generated\|w_anode142w\[3\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.638 ns" { lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[1] PHT:inst12|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode142w[3]~0 } "NODE_NAME" } } { "db/decode_e9f.tdf" "" { Text "E:/SIFO/8lab/db/decode_e9f.tdf" 38 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.749 ns) + CELL(0.746 ns) 3.133 ns PHT:inst12\|lpm_shiftreg1:template13\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\] 3 REG LCFF_X31_Y3_N19 2 " "Info: 3: + IC(0.749 ns) + CELL(0.746 ns) = 3.133 ns; Loc. = LCFF_X31_Y3_N19; Fanout = 2; REG Node = 'PHT:inst12\|lpm_shiftreg1:template13\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.495 ns" { PHT:inst12|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode142w[3]~0 PHT:inst12|lpm_shiftreg1:template13|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.103 ns ( 35.21 % ) " "Info: Total cell delay = 1.103 ns ( 35.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.030 ns ( 64.79 % ) " "Info: Total interconnect delay = 2.030 ns ( 64.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.133 ns" { lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[1] PHT:inst12|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode142w[3]~0 PHT:inst12|lpm_shiftreg1:template13|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.133 ns" { lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[1] {} PHT:inst12|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode142w[3]~0 {} PHT:inst12|lpm_shiftreg1:template13|lpm_shiftreg:lpm_shiftreg_component|dffs[0] {} } { 0.000ns 1.281ns 0.749ns } { 0.000ns 0.357ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.005 ns - Smallest " "Info: - Smallest clock skew is -0.005 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.486 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.486 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Main.bdf" "" { Schematic "E:/SIFO/8lab/Main.bdf" { { 240 456 624 256 "clk" "" } { 296 1016 1072 312 "clk" "" } { 96 272 400 112 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 44 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 44; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Main.bdf" "" { Schematic "E:/SIFO/8lab/Main.bdf" { { 240 456 624 256 "clk" "" } { 296 1016 1072 312 "clk" "" } { 96 272 400 112 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.671 ns) + CELL(0.618 ns) 2.486 ns PHT:inst12\|lpm_shiftreg1:template13\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\] 3 REG LCFF_X31_Y3_N19 2 " "Info: 3: + IC(0.671 ns) + CELL(0.618 ns) = 2.486 ns; Loc. = LCFF_X31_Y3_N19; Fanout = 2; REG Node = 'PHT:inst12\|lpm_shiftreg1:template13\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.289 ns" { clk~clkctrl PHT:inst12|lpm_shiftreg1:template13|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.21 % ) " "Info: Total cell delay = 1.472 ns ( 59.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.014 ns ( 40.79 % ) " "Info: Total interconnect delay = 1.014 ns ( 40.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.486 ns" { clk clk~clkctrl PHT:inst12|lpm_shiftreg1:template13|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.486 ns" { clk {} clk~combout {} clk~clkctrl {} PHT:inst12|lpm_shiftreg1:template13|lpm_shiftreg:lpm_shiftreg_component|dffs[0] {} } { 0.000ns 0.000ns 0.343ns 0.671ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.491 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.491 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Main.bdf" "" { Schematic "E:/SIFO/8lab/Main.bdf" { { 240 456 624 256 "clk" "" } { 296 1016 1072 312 "clk" "" } { 96 272 400 112 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 44 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 44; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Main.bdf" "" { Schematic "E:/SIFO/8lab/Main.bdf" { { 240 456 624 256 "clk" "" } { 296 1016 1072 312 "clk" "" } { 96 272 400 112 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.676 ns) + CELL(0.618 ns) 2.491 ns lpm_dff1:inst16\|lpm_ff:lpm_ff_component\|dffs\[1\] 3 REG LCFF_X34_Y14_N3 19 " "Info: 3: + IC(0.676 ns) + CELL(0.618 ns) = 2.491 ns; Loc. = LCFF_X34_Y14_N3; Fanout = 19; REG Node = 'lpm_dff1:inst16\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.294 ns" { clk~clkctrl lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.09 % ) " "Info: Total cell delay = 1.472 ns ( 59.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.019 ns ( 40.91 % ) " "Info: Total interconnect delay = 1.019 ns ( 40.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.491 ns" { clk clk~clkctrl lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.491 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 0.343ns 0.676ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.486 ns" { clk clk~clkctrl PHT:inst12|lpm_shiftreg1:template13|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.486 ns" { clk {} clk~combout {} clk~clkctrl {} PHT:inst12|lpm_shiftreg1:template13|lpm_shiftreg:lpm_shiftreg_component|dffs[0] {} } { 0.000ns 0.000ns 0.343ns 0.671ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.491 ns" { clk clk~clkctrl lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.491 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 0.343ns 0.676ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.133 ns" { lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[1] PHT:inst12|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode142w[3]~0 PHT:inst12|lpm_shiftreg1:template13|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.133 ns" { lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[1] {} PHT:inst12|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode142w[3]~0 {} PHT:inst12|lpm_shiftreg1:template13|lpm_shiftreg:lpm_shiftreg_component|dffs[0] {} } { 0.000ns 1.281ns 0.749ns } { 0.000ns 0.357ns 0.746ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.486 ns" { clk clk~clkctrl PHT:inst12|lpm_shiftreg1:template13|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.486 ns" { clk {} clk~combout {} clk~clkctrl {} PHT:inst12|lpm_shiftreg1:template13|lpm_shiftreg:lpm_shiftreg_component|dffs[0] {} } { 0.000ns 0.000ns 0.343ns 0.671ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.491 ns" { clk clk~clkctrl lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.491 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 0.343ns 0.676ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "PHT:inst12\|lpm_shiftreg1:template13\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\] result clk 3.241 ns register " "Info: tsu for register \"PHT:inst12\|lpm_shiftreg1:template13\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\]\" (data pin = \"result\", clock pin = \"clk\") is 3.241 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.637 ns + Longest pin register " "Info: + Longest pin to register delay is 5.637 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns result 1 PIN PIN_V10 17 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_V10; Fanout = 17; PIN Node = 'result'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { result } "NODE_NAME" } } { "Main.bdf" "" { Schematic "E:/SIFO/8lab/Main.bdf" { { 328 536 704 344 "result" "" } { 112 400 448 128 "result" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.602 ns) + CELL(0.053 ns) 5.482 ns PHT:inst12\|lpm_shiftreg1:template13\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\]~feeder 2 COMB LCCOMB_X31_Y3_N18 1 " "Info: 2: + IC(4.602 ns) + CELL(0.053 ns) = 5.482 ns; Loc. = LCCOMB_X31_Y3_N18; Fanout = 1; COMB Node = 'PHT:inst12\|lpm_shiftreg1:template13\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\]~feeder'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.655 ns" { result PHT:inst12|lpm_shiftreg1:template13|lpm_shiftreg:lpm_shiftreg_component|dffs[0]~feeder } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.637 ns PHT:inst12\|lpm_shiftreg1:template13\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\] 3 REG LCFF_X31_Y3_N19 2 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.637 ns; Loc. = LCFF_X31_Y3_N19; Fanout = 2; REG Node = 'PHT:inst12\|lpm_shiftreg1:template13\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { PHT:inst12|lpm_shiftreg1:template13|lpm_shiftreg:lpm_shiftreg_component|dffs[0]~feeder PHT:inst12|lpm_shiftreg1:template13|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.035 ns ( 18.36 % ) " "Info: Total cell delay = 1.035 ns ( 18.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.602 ns ( 81.64 % ) " "Info: Total interconnect delay = 4.602 ns ( 81.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.637 ns" { result PHT:inst12|lpm_shiftreg1:template13|lpm_shiftreg:lpm_shiftreg_component|dffs[0]~feeder PHT:inst12|lpm_shiftreg1:template13|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.637 ns" { result {} result~combout {} PHT:inst12|lpm_shiftreg1:template13|lpm_shiftreg:lpm_shiftreg_component|dffs[0]~feeder {} PHT:inst12|lpm_shiftreg1:template13|lpm_shiftreg:lpm_shiftreg_component|dffs[0] {} } { 0.000ns 0.000ns 4.602ns 0.000ns } { 0.000ns 0.827ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.486 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.486 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Main.bdf" "" { Schematic "E:/SIFO/8lab/Main.bdf" { { 240 456 624 256 "clk" "" } { 296 1016 1072 312 "clk" "" } { 96 272 400 112 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 44 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 44; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Main.bdf" "" { Schematic "E:/SIFO/8lab/Main.bdf" { { 240 456 624 256 "clk" "" } { 296 1016 1072 312 "clk" "" } { 96 272 400 112 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.671 ns) + CELL(0.618 ns) 2.486 ns PHT:inst12\|lpm_shiftreg1:template13\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\] 3 REG LCFF_X31_Y3_N19 2 " "Info: 3: + IC(0.671 ns) + CELL(0.618 ns) = 2.486 ns; Loc. = LCFF_X31_Y3_N19; Fanout = 2; REG Node = 'PHT:inst12\|lpm_shiftreg1:template13\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.289 ns" { clk~clkctrl PHT:inst12|lpm_shiftreg1:template13|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.21 % ) " "Info: Total cell delay = 1.472 ns ( 59.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.014 ns ( 40.79 % ) " "Info: Total interconnect delay = 1.014 ns ( 40.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.486 ns" { clk clk~clkctrl PHT:inst12|lpm_shiftreg1:template13|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.486 ns" { clk {} clk~combout {} clk~clkctrl {} PHT:inst12|lpm_shiftreg1:template13|lpm_shiftreg:lpm_shiftreg_component|dffs[0] {} } { 0.000ns 0.000ns 0.343ns 0.671ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.637 ns" { result PHT:inst12|lpm_shiftreg1:template13|lpm_shiftreg:lpm_shiftreg_component|dffs[0]~feeder PHT:inst12|lpm_shiftreg1:template13|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.637 ns" { result {} result~combout {} PHT:inst12|lpm_shiftreg1:template13|lpm_shiftreg:lpm_shiftreg_component|dffs[0]~feeder {} PHT:inst12|lpm_shiftreg1:template13|lpm_shiftreg:lpm_shiftreg_component|dffs[0] {} } { 0.000ns 0.000ns 4.602ns 0.000ns } { 0.000ns 0.827ns 0.053ns 0.155ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.486 ns" { clk clk~clkctrl PHT:inst12|lpm_shiftreg1:template13|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.486 ns" { clk {} clk~combout {} clk~clkctrl {} PHT:inst12|lpm_shiftreg1:template13|lpm_shiftreg:lpm_shiftreg_component|dffs[0] {} } { 0.000ns 0.000ns 0.343ns 0.671ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk state\[1\] lpm_dff1:inst16\|lpm_ff:lpm_ff_component\|dffs\[3\] 9.791 ns register " "Info: tco from clock \"clk\" to destination pin \"state\[1\]\" through register \"lpm_dff1:inst16\|lpm_ff:lpm_ff_component\|dffs\[3\]\" is 9.791 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.491 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.491 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Main.bdf" "" { Schematic "E:/SIFO/8lab/Main.bdf" { { 240 456 624 256 "clk" "" } { 296 1016 1072 312 "clk" "" } { 96 272 400 112 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 44 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 44; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Main.bdf" "" { Schematic "E:/SIFO/8lab/Main.bdf" { { 240 456 624 256 "clk" "" } { 296 1016 1072 312 "clk" "" } { 96 272 400 112 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.676 ns) + CELL(0.618 ns) 2.491 ns lpm_dff1:inst16\|lpm_ff:lpm_ff_component\|dffs\[3\] 3 REG LCFF_X34_Y14_N29 25 " "Info: 3: + IC(0.676 ns) + CELL(0.618 ns) = 2.491 ns; Loc. = LCFF_X34_Y14_N29; Fanout = 25; REG Node = 'lpm_dff1:inst16\|lpm_ff:lpm_ff_component\|dffs\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.294 ns" { clk~clkctrl lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.09 % ) " "Info: Total cell delay = 1.472 ns ( 59.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.019 ns ( 40.91 % ) " "Info: Total interconnect delay = 1.019 ns ( 40.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.491 ns" { clk clk~clkctrl lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.491 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 0.343ns 0.676ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.206 ns + Longest register pin " "Info: + Longest register to pin delay is 7.206 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_dff1:inst16\|lpm_ff:lpm_ff_component\|dffs\[3\] 1 REG LCFF_X34_Y14_N29 25 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y14_N29; Fanout = 25; REG Node = 'lpm_dff1:inst16\|lpm_ff:lpm_ff_component\|dffs\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.183 ns) + CELL(0.272 ns) 2.455 ns PHT:inst12\|lpm_mux0:inst32\|lpm_mux:lpm_mux_component\|mux_gpc:auto_generated\|l4_w1_n0_mux_dataout~1 2 COMB LCCOMB_X33_Y5_N0 1 " "Info: 2: + IC(2.183 ns) + CELL(0.272 ns) = 2.455 ns; Loc. = LCCOMB_X33_Y5_N0; Fanout = 1; COMB Node = 'PHT:inst12\|lpm_mux0:inst32\|lpm_mux:lpm_mux_component\|mux_gpc:auto_generated\|l4_w1_n0_mux_dataout~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.455 ns" { lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[3] PHT:inst12|lpm_mux0:inst32|lpm_mux:lpm_mux_component|mux_gpc:auto_generated|l4_w1_n0_mux_dataout~1 } "NODE_NAME" } } { "db/mux_gpc.tdf" "" { Text "E:/SIFO/8lab/db/mux_gpc.tdf" 58 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.357 ns) 3.061 ns PHT:inst12\|lpm_mux0:inst32\|lpm_mux:lpm_mux_component\|mux_gpc:auto_generated\|l4_w1_n0_mux_dataout~4 3 COMB LCCOMB_X33_Y5_N4 2 " "Info: 3: + IC(0.249 ns) + CELL(0.357 ns) = 3.061 ns; Loc. = LCCOMB_X33_Y5_N4; Fanout = 2; COMB Node = 'PHT:inst12\|lpm_mux0:inst32\|lpm_mux:lpm_mux_component\|mux_gpc:auto_generated\|l4_w1_n0_mux_dataout~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.606 ns" { PHT:inst12|lpm_mux0:inst32|lpm_mux:lpm_mux_component|mux_gpc:auto_generated|l4_w1_n0_mux_dataout~1 PHT:inst12|lpm_mux0:inst32|lpm_mux:lpm_mux_component|mux_gpc:auto_generated|l4_w1_n0_mux_dataout~4 } "NODE_NAME" } } { "db/mux_gpc.tdf" "" { Text "E:/SIFO/8lab/db/mux_gpc.tdf" 58 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.021 ns) + CELL(2.124 ns) 7.206 ns state\[1\] 4 PIN PIN_H6 0 " "Info: 4: + IC(2.021 ns) + CELL(2.124 ns) = 7.206 ns; Loc. = PIN_H6; Fanout = 0; PIN Node = 'state\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.145 ns" { PHT:inst12|lpm_mux0:inst32|lpm_mux:lpm_mux_component|mux_gpc:auto_generated|l4_w1_n0_mux_dataout~4 state[1] } "NODE_NAME" } } { "Main.bdf" "" { Schematic "E:/SIFO/8lab/Main.bdf" { { 176 848 1024 192 "state\[1..0\]" "" } { 112 848 928 128 "state\[0\]" "" } { 128 848 928 144 "state\[1\]" "" } { 131 832 848 184 "state\[1..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.753 ns ( 38.20 % ) " "Info: Total cell delay = 2.753 ns ( 38.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.453 ns ( 61.80 % ) " "Info: Total interconnect delay = 4.453 ns ( 61.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.206 ns" { lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[3] PHT:inst12|lpm_mux0:inst32|lpm_mux:lpm_mux_component|mux_gpc:auto_generated|l4_w1_n0_mux_dataout~1 PHT:inst12|lpm_mux0:inst32|lpm_mux:lpm_mux_component|mux_gpc:auto_generated|l4_w1_n0_mux_dataout~4 state[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.206 ns" { lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[3] {} PHT:inst12|lpm_mux0:inst32|lpm_mux:lpm_mux_component|mux_gpc:auto_generated|l4_w1_n0_mux_dataout~1 {} PHT:inst12|lpm_mux0:inst32|lpm_mux:lpm_mux_component|mux_gpc:auto_generated|l4_w1_n0_mux_dataout~4 {} state[1] {} } { 0.000ns 2.183ns 0.249ns 2.021ns } { 0.000ns 0.272ns 0.357ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.491 ns" { clk clk~clkctrl lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.491 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 0.343ns 0.676ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.206 ns" { lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[3] PHT:inst12|lpm_mux0:inst32|lpm_mux:lpm_mux_component|mux_gpc:auto_generated|l4_w1_n0_mux_dataout~1 PHT:inst12|lpm_mux0:inst32|lpm_mux:lpm_mux_component|mux_gpc:auto_generated|l4_w1_n0_mux_dataout~4 state[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.206 ns" { lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[3] {} PHT:inst12|lpm_mux0:inst32|lpm_mux:lpm_mux_component|mux_gpc:auto_generated|l4_w1_n0_mux_dataout~1 {} PHT:inst12|lpm_mux0:inst32|lpm_mux:lpm_mux_component|mux_gpc:auto_generated|l4_w1_n0_mux_dataout~4 {} state[1] {} } { 0.000ns 2.183ns 0.249ns 2.021ns } { 0.000ns 0.272ns 0.357ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "PHT:inst12\|lpm_shiftreg1:template12\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\] result clk -2.494 ns register " "Info: th for register \"PHT:inst12\|lpm_shiftreg1:template12\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\]\" (data pin = \"result\", clock pin = \"clk\") is -2.494 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.487 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.487 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Main.bdf" "" { Schematic "E:/SIFO/8lab/Main.bdf" { { 240 456 624 256 "clk" "" } { 296 1016 1072 312 "clk" "" } { 96 272 400 112 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 44 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 44; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Main.bdf" "" { Schematic "E:/SIFO/8lab/Main.bdf" { { 240 456 624 256 "clk" "" } { 296 1016 1072 312 "clk" "" } { 96 272 400 112 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.618 ns) 2.487 ns PHT:inst12\|lpm_shiftreg1:template12\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\] 3 REG LCFF_X34_Y5_N5 2 " "Info: 3: + IC(0.672 ns) + CELL(0.618 ns) = 2.487 ns; Loc. = LCFF_X34_Y5_N5; Fanout = 2; REG Node = 'PHT:inst12\|lpm_shiftreg1:template12\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.290 ns" { clk~clkctrl PHT:inst12|lpm_shiftreg1:template12|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.19 % ) " "Info: Total cell delay = 1.472 ns ( 59.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.015 ns ( 40.81 % ) " "Info: Total interconnect delay = 1.015 ns ( 40.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.487 ns" { clk clk~clkctrl PHT:inst12|lpm_shiftreg1:template12|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.487 ns" { clk {} clk~combout {} clk~clkctrl {} PHT:inst12|lpm_shiftreg1:template12|lpm_shiftreg:lpm_shiftreg_component|dffs[0] {} } { 0.000ns 0.000ns 0.343ns 0.672ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.130 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.130 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns result 1 PIN PIN_V10 17 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_V10; Fanout = 17; PIN Node = 'result'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { result } "NODE_NAME" } } { "Main.bdf" "" { Schematic "E:/SIFO/8lab/Main.bdf" { { 328 536 704 344 "result" "" } { 112 400 448 128 "result" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.095 ns) + CELL(0.053 ns) 4.975 ns PHT:inst12\|lpm_shiftreg1:template12\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\]~feeder 2 COMB LCCOMB_X34_Y5_N4 1 " "Info: 2: + IC(4.095 ns) + CELL(0.053 ns) = 4.975 ns; Loc. = LCCOMB_X34_Y5_N4; Fanout = 1; COMB Node = 'PHT:inst12\|lpm_shiftreg1:template12\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\]~feeder'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.148 ns" { result PHT:inst12|lpm_shiftreg1:template12|lpm_shiftreg:lpm_shiftreg_component|dffs[0]~feeder } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.130 ns PHT:inst12\|lpm_shiftreg1:template12\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\] 3 REG LCFF_X34_Y5_N5 2 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.130 ns; Loc. = LCFF_X34_Y5_N5; Fanout = 2; REG Node = 'PHT:inst12\|lpm_shiftreg1:template12\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { PHT:inst12|lpm_shiftreg1:template12|lpm_shiftreg:lpm_shiftreg_component|dffs[0]~feeder PHT:inst12|lpm_shiftreg1:template12|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.035 ns ( 20.18 % ) " "Info: Total cell delay = 1.035 ns ( 20.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.095 ns ( 79.82 % ) " "Info: Total interconnect delay = 4.095 ns ( 79.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.130 ns" { result PHT:inst12|lpm_shiftreg1:template12|lpm_shiftreg:lpm_shiftreg_component|dffs[0]~feeder PHT:inst12|lpm_shiftreg1:template12|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.130 ns" { result {} result~combout {} PHT:inst12|lpm_shiftreg1:template12|lpm_shiftreg:lpm_shiftreg_component|dffs[0]~feeder {} PHT:inst12|lpm_shiftreg1:template12|lpm_shiftreg:lpm_shiftreg_component|dffs[0] {} } { 0.000ns 0.000ns 4.095ns 0.000ns } { 0.000ns 0.827ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.487 ns" { clk clk~clkctrl PHT:inst12|lpm_shiftreg1:template12|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.487 ns" { clk {} clk~combout {} clk~clkctrl {} PHT:inst12|lpm_shiftreg1:template12|lpm_shiftreg:lpm_shiftreg_component|dffs[0] {} } { 0.000ns 0.000ns 0.343ns 0.672ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.130 ns" { result PHT:inst12|lpm_shiftreg1:template12|lpm_shiftreg:lpm_shiftreg_component|dffs[0]~feeder PHT:inst12|lpm_shiftreg1:template12|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.130 ns" { result {} result~combout {} PHT:inst12|lpm_shiftreg1:template12|lpm_shiftreg:lpm_shiftreg_component|dffs[0]~feeder {} PHT:inst12|lpm_shiftreg1:template12|lpm_shiftreg:lpm_shiftreg_component|dffs[0] {} } { 0.000ns 0.000ns 4.095ns 0.000ns } { 0.000ns 0.827ns 0.053ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "193 " "Info: Peak virtual memory: 193 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 07 17:47:20 2018 " "Info: Processing ended: Fri Dec 07 17:47:20 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
