Info (125069): Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file /usr/local/quartus/20.1/quartus/linux64/assignment_defaults.qdf
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition
    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Sun Nov  7 18:29:34 2021
Info: Command: quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Warning (335093): The Timing Analyzer is analyzing 64 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332104): Reading SDC File: 'toolflow.sdc'
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -16.643
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -16.643         -344101.059 iCLK 
Info (332146): Worst-case hold slack is 0.386
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.386               0.000 iCLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.738
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.738               0.000 iCLK 
Info (332115): Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -16.643
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is -16.643 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): From Node    : MIPSFetch:FETCHLOGIC|PC:PCREG|dffg:\N_Bit_REGpt1:9:DFFGI|s_Q
    Info (332115): To Node      : MIPSRegFile:REGFILE|Reg:REG15|dffg:\N_Bit_REG:0:DFFGI|s_Q
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.065      3.065  R        clock network delay
    Info (332115):      3.297      0.232     uTco  MIPSFetch:FETCHLOGIC|PC:PCREG|dffg:\N_Bit_REGpt1:9:DFFGI|s_Q
    Info (332115):      3.297      0.000 FF  CELL  FETCHLOGIC|PCREG|\N_Bit_REGpt1:9:DFFGI|s_Q|q
    Info (332115):      3.632      0.335 FF    IC  s_IMemAddr[9]~1|datad
    Info (332115):      3.757      0.125 FF  CELL  s_IMemAddr[9]~1|combout
    Info (332115):      6.164      2.407 FF    IC  IMEM|ram~33719|dataa
    Info (332115):      6.588      0.424 FF  CELL  IMEM|ram~33719|combout
    Info (332115):      8.259      1.671 FF    IC  IMEM|ram~33720|datad
    Info (332115):      8.384      0.125 FF  CELL  IMEM|ram~33720|combout
    Info (332115):      8.613      0.229 FF    IC  IMEM|ram~33721|datad
    Info (332115):      8.738      0.125 FF  CELL  IMEM|ram~33721|combout
    Info (332115):      8.970      0.232 FF    IC  IMEM|ram~33724|datac
    Info (332115):      9.251      0.281 FF  CELL  IMEM|ram~33724|combout
    Info (332115):     11.150      1.899 FF    IC  IMEM|ram~33735|dataa
    Info (332115):     11.550      0.400 FF  CELL  IMEM|ram~33735|combout
    Info (332115):     11.777      0.227 FF    IC  IMEM|ram~33746|datad
    Info (332115):     11.927      0.150 FR  CELL  IMEM|ram~33746|combout
    Info (332115):     12.131      0.204 RR    IC  IMEM|ram~33789|datad
    Info (332115):     12.286      0.155 RR  CELL  IMEM|ram~33789|combout
    Info (332115):     12.489      0.203 RR    IC  IMEM|ram~33832|datad
    Info (332115):     12.644      0.155 RR  CELL  IMEM|ram~33832|combout
    Info (332115):     14.219      1.575 RR    IC  IMEM|ram~34003|datad
    Info (332115):     14.374      0.155 RR  CELL  IMEM|ram~34003|combout
    Info (332115):     14.578      0.204 RR    IC  IMEM|ram~34174|datad
    Info (332115):     14.717      0.139 RF  CELL  IMEM|ram~34174|combout
    Info (332115):     14.981      0.264 FF    IC  CONTROLUNIT|Equal0~1|datad
    Info (332115):     15.131      0.150 FR  CELL  CONTROLUNIT|Equal0~1|combout
    Info (332115):     15.862      0.731 RR    IC  CONTROLUNIT|o_RegDest~5|datad
    Info (332115):     16.017      0.155 RR  CELL  CONTROLUNIT|o_RegDest~5|combout
    Info (332115):     16.787      0.770 RR    IC  IMMEXTEND|o_D[16]~1|datad
    Info (332115):     16.926      0.139 RF  CELL  IMMEXTEND|o_D[16]~1|combout
    Info (332115):     17.899      0.973 FF    IC  CONTROLUNIT|o_ALUop[1]~30|datad
    Info (332115):     18.049      0.150 FR  CELL  CONTROLUNIT|o_ALUop[1]~30|combout
    Info (332115):     18.659      0.610 RR    IC  CONTROLUNIT|o_ALUop[1]~35|datad
    Info (332115):     18.814      0.155 RR  CELL  CONTROLUNIT|o_ALUop[1]~35|combout
    Info (332115):     19.254      0.440 RR    IC  MIPSALUCNTRL|Mux1~0|datac
    Info (332115):     19.539      0.285 RR  CELL  MIPSALUCNTRL|Mux1~0|combout
    Info (332115):     20.942      1.403 RR    IC  MIPSALU|shifter|\muxRow0:19:MUXROW0|orgate|o_F~0|datad
    Info (332115):     21.081      0.139 RF  CELL  MIPSALU|shifter|\muxRow0:19:MUXROW0|orgate|o_F~0|combout
    Info (332115):     21.308      0.227 FF    IC  MIPSALU|shifter|\muxRow0:19:MUXROW0|orgate|o_F~1|datad
    Info (332115):     21.458      0.150 FR  CELL  MIPSALU|shifter|\muxRow0:19:MUXROW0|orgate|o_F~1|combout
    Info (332115):     22.825      1.367 RR    IC  MIPSALU|shifter|\muxRow2:13:MUXROW2|orgate|o_F~0|datad
    Info (332115):     22.980      0.155 RR  CELL  MIPSALU|shifter|\muxRow2:13:MUXROW2|orgate|o_F~0|combout
    Info (332115):     24.344      1.364 RR    IC  MIPSALU|shifter|\muxRow2:13:MUXROW2|orgate|o_F~1|datad
    Info (332115):     24.499      0.155 RR  CELL  MIPSALU|shifter|\muxRow2:13:MUXROW2|orgate|o_F~1|combout
    Info (332115):     24.726      0.227 RR    IC  MIPSALU|shifter|\muxRow4:5:MUXROW4|orgate|o_F~0|datad
    Info (332115):     24.881      0.155 RR  CELL  MIPSALU|shifter|\muxRow4:5:MUXROW4|orgate|o_F~0|combout
    Info (332115):     25.083      0.202 RR    IC  MIPSALU|shifter|\muxRow4:5:MUXROW4|orgate|o_F~1|datad
    Info (332115):     25.238      0.155 RR  CELL  MIPSALU|shifter|\muxRow4:5:MUXROW4|orgate|o_F~1|combout
    Info (332115):     25.464      0.226 RR    IC  MIPSALU|mux|o_output[5]~34|datad
    Info (332115):     25.619      0.155 RR  CELL  MIPSALU|mux|o_output[5]~34|combout
    Info (332115):     25.823      0.204 RR    IC  MIPSALU|mux|o_output[5]~35|datad
    Info (332115):     25.962      0.139 RF  CELL  MIPSALU|mux|o_output[5]~35|combout
    Info (332115):     26.189      0.227 FF    IC  MIPSALU|mux|o_output[5]~36|datad
    Info (332115):     26.314      0.125 FF  CELL  MIPSALU|mux|o_output[5]~36|combout
    Info (332115):     28.415      2.101 FF    IC  DMem|ram~32997|datad
    Info (332115):     28.565      0.150 FR  CELL  DMem|ram~32997|combout
    Info (332115):     29.139      0.574 RR    IC  DMem|ram~32998|datad
    Info (332115):     29.278      0.139 RF  CELL  DMem|ram~32998|combout
    Info (332115):     31.091      1.813 FF    IC  DMem|ram~32999|datac
    Info (332115):     31.372      0.281 FF  CELL  DMem|ram~32999|combout
    Info (332115):     31.600      0.228 FF    IC  DMem|ram~33002|datad
    Info (332115):     31.750      0.150 FR  CELL  DMem|ram~33002|combout
    Info (332115):     33.655      1.905 RR    IC  DMem|ram~33013|datad
    Info (332115):     33.810      0.155 RR  CELL  DMem|ram~33013|combout
    Info (332115):     34.013      0.203 RR    IC  DMem|ram~33024|datad
    Info (332115):     34.152      0.139 RF  CELL  DMem|ram~33024|combout
    Info (332115):     35.834      1.682 FF    IC  DMem|ram~33152|datad
    Info (332115):     35.959      0.125 FF  CELL  DMem|ram~33152|combout
    Info (332115):     36.229      0.270 FF    IC  WRITERADATAMUX|\G_NBit_MUX:0:MUXI|orgate|o_F~5|datab
    Info (332115):     36.654      0.425 FF  CELL  WRITERADATAMUX|\G_NBit_MUX:0:MUXI|orgate|o_F~5|combout
    Info (332115):     36.881      0.227 FF    IC  WRITERADATAMUX|\G_NBit_MUX:0:MUXI|orgate|o_F~6|datad
    Info (332115):     37.006      0.125 FF  CELL  WRITERADATAMUX|\G_NBit_MUX:0:MUXI|orgate|o_F~6|combout
    Info (332115):     37.233      0.227 FF    IC  WRITERADATAMUX|\G_NBit_MUX:0:MUXI|orgate|o_F~7|datad
    Info (332115):     37.358      0.125 FF  CELL  WRITERADATAMUX|\G_NBit_MUX:0:MUXI|orgate|o_F~7|combout
    Info (332115):     39.637      2.279 FF    IC  REGFILE|REG15|\N_Bit_REG:0:DFFGI|s_Q|asdata
    Info (332115):     40.038      0.401 FF  CELL  MIPSRegFile:REGFILE|Reg:REG15|dffg:\N_Bit_REG:0:DFFGI|s_Q
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     23.389      3.389  R        clock network delay
    Info (332115):     23.397      0.008           clock pessimism removed
    Info (332115):     23.377     -0.020           clock uncertainty
    Info (332115):     23.395      0.018     uTsu  MIPSRegFile:REGFILE|Reg:REG15|dffg:\N_Bit_REG:0:DFFGI|s_Q
    Info (332115): Data Arrival Time  :    40.038
    Info (332115): Data Required Time :    23.395
    Info (332115): Slack              :   -16.643 (VIOLATED)
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.386
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.386 
    Info (332115): ===================================================================
    Info (332115): From Node    : MIPSFetch:FETCHLOGIC|PC:PCREG|dffg:\N_Bit_REGpt1:1:DFFGI|s_Q
    Info (332115): To Node      : MIPSFetch:FETCHLOGIC|PC:PCREG|dffg:\N_Bit_REGpt1:1:DFFGI|s_Q
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.358      3.358  R        clock network delay
    Info (332115):      3.590      0.232     uTco  MIPSFetch:FETCHLOGIC|PC:PCREG|dffg:\N_Bit_REGpt1:1:DFFGI|s_Q
    Info (332115):      3.590      0.000 FF  CELL  FETCHLOGIC|PCREG|\N_Bit_REGpt1:1:DFFGI|s_Q|q
    Info (332115):      3.590      0.000 FF    IC  FETCHLOGIC|PCREG|\N_Bit_REGpt1:1:DFFGI|s_Q~0|datac
    Info (332115):      3.951      0.361 FF  CELL  FETCHLOGIC|PCREG|\N_Bit_REGpt1:1:DFFGI|s_Q~0|combout
    Info (332115):      3.951      0.000 FF    IC  FETCHLOGIC|PCREG|\N_Bit_REGpt1:1:DFFGI|s_Q|d
    Info (332115):      4.027      0.076 FF  CELL  MIPSFetch:FETCHLOGIC|PC:PCREG|dffg:\N_Bit_REGpt1:1:DFFGI|s_Q
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      3.487      3.487  R        clock network delay
    Info (332115):      3.455     -0.032           clock pessimism removed
    Info (332115):      3.455      0.000           clock uncertainty
    Info (332115):      3.641      0.186      uTh  MIPSFetch:FETCHLOGIC|PC:PCREG|dffg:\N_Bit_REGpt1:1:DFFGI|s_Q
    Info (332115): Data Arrival Time  :     4.027
    Info (332115): Data Required Time :     3.641
    Info (332115): Slack              :     0.386 
    Info (332115): ===================================================================
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -13.723
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -13.723         -263087.868 iCLK 
Info (332146): Worst-case hold slack is 0.339
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.339               0.000 iCLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.768
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.768               0.000 iCLK 
Info (332115): Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -13.723
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is -13.723 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): From Node    : MIPSFetch:FETCHLOGIC|PC:PCREG|dffg:\N_Bit_REGpt1:9:DFFGI|s_Q
    Info (332115): To Node      : MIPSRegFile:REGFILE|Reg:REG15|dffg:\N_Bit_REG:0:DFFGI|s_Q
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.778      2.778  R        clock network delay
    Info (332115):      2.991      0.213     uTco  MIPSFetch:FETCHLOGIC|PC:PCREG|dffg:\N_Bit_REGpt1:9:DFFGI|s_Q
    Info (332115):      2.991      0.000 FF  CELL  FETCHLOGIC|PCREG|\N_Bit_REGpt1:9:DFFGI|s_Q|q
    Info (332115):      3.294      0.303 FF    IC  s_IMemAddr[9]~1|datad
    Info (332115):      3.404      0.110 FF  CELL  s_IMemAddr[9]~1|combout
    Info (332115):      5.558      2.154 FF    IC  IMEM|ram~33719|dataa
    Info (332115):      5.892      0.334 FR  CELL  IMEM|ram~33719|combout
    Info (332115):      7.446      1.554 RR    IC  IMEM|ram~33720|datad
    Info (332115):      7.590      0.144 RR  CELL  IMEM|ram~33720|combout
    Info (332115):      7.779      0.189 RR    IC  IMEM|ram~33721|datad
    Info (332115):      7.923      0.144 RR  CELL  IMEM|ram~33721|combout
    Info (332115):      8.107      0.184 RR    IC  IMEM|ram~33724|datac
    Info (332115):      8.372      0.265 RR  CELL  IMEM|ram~33724|combout
    Info (332115):     10.165      1.793 RR    IC  IMEM|ram~33735|dataa
    Info (332115):     10.532      0.367 RR  CELL  IMEM|ram~33735|combout
    Info (332115):     10.720      0.188 RR    IC  IMEM|ram~33746|datad
    Info (332115):     10.864      0.144 RR  CELL  IMEM|ram~33746|combout
    Info (332115):     11.052      0.188 RR    IC  IMEM|ram~33789|datad
    Info (332115):     11.196      0.144 RR  CELL  IMEM|ram~33789|combout
    Info (332115):     11.383      0.187 RR    IC  IMEM|ram~33832|datad
    Info (332115):     11.527      0.144 RR  CELL  IMEM|ram~33832|combout
    Info (332115):     13.003      1.476 RR    IC  IMEM|ram~34003|datad
    Info (332115):     13.147      0.144 RR  CELL  IMEM|ram~34003|combout
    Info (332115):     13.334      0.187 RR    IC  IMEM|ram~34174|datad
    Info (332115):     13.459      0.125 RF  CELL  IMEM|ram~34174|combout
    Info (332115):     13.701      0.242 FF    IC  CONTROLUNIT|Equal0~1|datad
    Info (332115):     13.835      0.134 FR  CELL  CONTROLUNIT|Equal0~1|combout
    Info (332115):     14.522      0.687 RR    IC  CONTROLUNIT|o_RegDest~5|datad
    Info (332115):     14.666      0.144 RR  CELL  CONTROLUNIT|o_RegDest~5|combout
    Info (332115):     15.389      0.723 RR    IC  IMMEXTEND|o_D[16]~1|datad
    Info (332115):     15.514      0.125 RF  CELL  IMMEXTEND|o_D[16]~1|combout
    Info (332115):     16.383      0.869 FF    IC  CONTROLUNIT|o_ALUop[1]~30|datad
    Info (332115):     16.517      0.134 FR  CELL  CONTROLUNIT|o_ALUop[1]~30|combout
    Info (332115):     17.096      0.579 RR    IC  CONTROLUNIT|o_ALUop[1]~35|datad
    Info (332115):     17.240      0.144 RR  CELL  CONTROLUNIT|o_ALUop[1]~35|combout
    Info (332115):     17.652      0.412 RR    IC  MIPSALUCNTRL|Mux1~0|datac
    Info (332115):     17.915      0.263 RR  CELL  MIPSALUCNTRL|Mux1~0|combout
    Info (332115):     19.225      1.310 RR    IC  MIPSALU|shifter|\muxRow0:19:MUXROW0|orgate|o_F~0|datad
    Info (332115):     19.369      0.144 RR  CELL  MIPSALU|shifter|\muxRow0:19:MUXROW0|orgate|o_F~0|combout
    Info (332115):     19.556      0.187 RR    IC  MIPSALU|shifter|\muxRow0:19:MUXROW0|orgate|o_F~1|datad
    Info (332115):     19.700      0.144 RR  CELL  MIPSALU|shifter|\muxRow0:19:MUXROW0|orgate|o_F~1|combout
    Info (332115):     20.983      1.283 RR    IC  MIPSALU|shifter|\muxRow2:13:MUXROW2|orgate|o_F~0|datad
    Info (332115):     21.127      0.144 RR  CELL  MIPSALU|shifter|\muxRow2:13:MUXROW2|orgate|o_F~0|combout
    Info (332115):     22.410      1.283 RR    IC  MIPSALU|shifter|\muxRow2:13:MUXROW2|orgate|o_F~1|datad
    Info (332115):     22.554      0.144 RR  CELL  MIPSALU|shifter|\muxRow2:13:MUXROW2|orgate|o_F~1|combout
    Info (332115):     22.763      0.209 RR    IC  MIPSALU|shifter|\muxRow4:5:MUXROW4|orgate|o_F~0|datad
    Info (332115):     22.907      0.144 RR  CELL  MIPSALU|shifter|\muxRow4:5:MUXROW4|orgate|o_F~0|combout
    Info (332115):     23.093      0.186 RR    IC  MIPSALU|shifter|\muxRow4:5:MUXROW4|orgate|o_F~1|datad
    Info (332115):     23.237      0.144 RR  CELL  MIPSALU|shifter|\muxRow4:5:MUXROW4|orgate|o_F~1|combout
    Info (332115):     23.445      0.208 RR    IC  MIPSALU|mux|o_output[5]~34|datad
    Info (332115):     23.589      0.144 RR  CELL  MIPSALU|mux|o_output[5]~34|combout
    Info (332115):     23.777      0.188 RR    IC  MIPSALU|mux|o_output[5]~35|datad
    Info (332115):     23.921      0.144 RR  CELL  MIPSALU|mux|o_output[5]~35|combout
    Info (332115):     24.109      0.188 RR    IC  MIPSALU|mux|o_output[5]~36|datad
    Info (332115):     24.253      0.144 RR  CELL  MIPSALU|mux|o_output[5]~36|combout
    Info (332115):     26.097      1.844 RR    IC  DMem|ram~32997|datad
    Info (332115):     26.241      0.144 RR  CELL  DMem|ram~32997|combout
    Info (332115):     26.785      0.544 RR    IC  DMem|ram~32998|datad
    Info (332115):     26.929      0.144 RR  CELL  DMem|ram~32998|combout
    Info (332115):     28.569      1.640 RR    IC  DMem|ram~32999|datac
    Info (332115):     28.834      0.265 RR  CELL  DMem|ram~32999|combout
    Info (332115):     29.022      0.188 RR    IC  DMem|ram~33002|datad
    Info (332115):     29.166      0.144 RR  CELL  DMem|ram~33002|combout
    Info (332115):     30.954      1.788 RR    IC  DMem|ram~33013|datad
    Info (332115):     31.098      0.144 RR  CELL  DMem|ram~33013|combout
    Info (332115):     31.285      0.187 RR    IC  DMem|ram~33024|datad
    Info (332115):     31.429      0.144 RR  CELL  DMem|ram~33024|combout
    Info (332115):     32.976      1.547 RR    IC  DMem|ram~33152|datad
    Info (332115):     33.120      0.144 RR  CELL  DMem|ram~33152|combout
    Info (332115):     33.338      0.218 RR    IC  WRITERADATAMUX|\G_NBit_MUX:0:MUXI|orgate|o_F~5|datab
    Info (332115):     33.702      0.364 RR  CELL  WRITERADATAMUX|\G_NBit_MUX:0:MUXI|orgate|o_F~5|combout
    Info (332115):     33.890      0.188 RR    IC  WRITERADATAMUX|\G_NBit_MUX:0:MUXI|orgate|o_F~6|datad
    Info (332115):     34.034      0.144 RR  CELL  WRITERADATAMUX|\G_NBit_MUX:0:MUXI|orgate|o_F~6|combout
    Info (332115):     34.222      0.188 RR    IC  WRITERADATAMUX|\G_NBit_MUX:0:MUXI|orgate|o_F~7|datad
    Info (332115):     34.366      0.144 RR  CELL  WRITERADATAMUX|\G_NBit_MUX:0:MUXI|orgate|o_F~7|combout
    Info (332115):     36.435      2.069 RR    IC  REGFILE|REG15|\N_Bit_REG:0:DFFGI|s_Q|asdata
    Info (332115):     36.805      0.370 RR  CELL  MIPSRegFile:REGFILE|Reg:REG15|dffg:\N_Bit_REG:0:DFFGI|s_Q
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     23.076      3.076  R        clock network delay
    Info (332115):     23.083      0.007           clock pessimism removed
    Info (332115):     23.063     -0.020           clock uncertainty
    Info (332115):     23.082      0.019     uTsu  MIPSRegFile:REGFILE|Reg:REG15|dffg:\N_Bit_REG:0:DFFGI|s_Q
    Info (332115): Data Arrival Time  :    36.805
    Info (332115): Data Required Time :    23.082
    Info (332115): Slack              :   -13.723 (VIOLATED)
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.339
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.339 
    Info (332115): ===================================================================
    Info (332115): From Node    : MIPSFetch:FETCHLOGIC|PC:PCREG|dffg:\N_Bit_REGpt1:1:DFFGI|s_Q
    Info (332115): To Node      : MIPSFetch:FETCHLOGIC|PC:PCREG|dffg:\N_Bit_REGpt1:1:DFFGI|s_Q
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.052      3.052  R        clock network delay
    Info (332115):      3.265      0.213     uTco  MIPSFetch:FETCHLOGIC|PC:PCREG|dffg:\N_Bit_REGpt1:1:DFFGI|s_Q
    Info (332115):      3.265      0.000 FF  CELL  FETCHLOGIC|PCREG|\N_Bit_REGpt1:1:DFFGI|s_Q|q
    Info (332115):      3.265      0.000 FF    IC  FETCHLOGIC|PCREG|\N_Bit_REGpt1:1:DFFGI|s_Q~0|datac
    Info (332115):      3.584      0.319 FF  CELL  FETCHLOGIC|PCREG|\N_Bit_REGpt1:1:DFFGI|s_Q~0|combout
    Info (332115):      3.584      0.000 FF    IC  FETCHLOGIC|PCREG|\N_Bit_REGpt1:1:DFFGI|s_Q|d
    Info (332115):      3.649      0.065 FF  CELL  MIPSFetch:FETCHLOGIC|PC:PCREG|dffg:\N_Bit_REGpt1:1:DFFGI|s_Q
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      3.167      3.167  R        clock network delay
    Info (332115):      3.139     -0.028           clock pessimism removed
    Info (332115):      3.139      0.000           clock uncertainty
    Info (332115):      3.310      0.171      uTh  MIPSFetch:FETCHLOGIC|PC:PCREG|dffg:\N_Bit_REGpt1:1:DFFGI|s_Q
    Info (332115): Data Arrival Time  :     3.649
    Info (332115): Data Required Time :     3.310
    Info (332115): Slack              :     0.339 
    Info (332115): ===================================================================
Info: Analyzing Fast 1200mV 0C Model
Info (332146): Worst-case setup slack is 0.851
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.851               0.000 iCLK 
Info (332146): Worst-case hold slack is 0.174
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.174               0.000 iCLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.404
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.404               0.000 iCLK 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.851
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 0.851 
    Info (332115): ===================================================================
    Info (332115): From Node    : MIPSFetch:FETCHLOGIC|PC:PCREG|dffg:\N_Bit_REGpt1:4:DFFGI|s_Q
    Info (332115): To Node      : MIPSRegFile:REGFILE|Reg:REG15|dffg:\N_Bit_REG:0:DFFGI|s_Q
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.655      1.655  R        clock network delay
    Info (332115):      1.760      0.105     uTco  MIPSFetch:FETCHLOGIC|PC:PCREG|dffg:\N_Bit_REGpt1:4:DFFGI|s_Q
    Info (332115):      1.760      0.000 FF  CELL  FETCHLOGIC|PCREG|\N_Bit_REGpt1:4:DFFGI|s_Q|q
    Info (332115):      1.911      0.151 FF    IC  s_IMemAddr[4]~6|datad
    Info (332115):      1.974      0.063 FF  CELL  s_IMemAddr[4]~6|combout
    Info (332115):      3.430      1.456 FF    IC  IMEM|ram~33719|datad
    Info (332115):      3.493      0.063 FF  CELL  IMEM|ram~33719|combout
    Info (332115):      4.402      0.909 FF    IC  IMEM|ram~33720|datad
    Info (332115):      4.465      0.063 FF  CELL  IMEM|ram~33720|combout
    Info (332115):      4.574      0.109 FF    IC  IMEM|ram~33721|datad
    Info (332115):      4.637      0.063 FF  CELL  IMEM|ram~33721|combout
    Info (332115):      4.748      0.111 FF    IC  IMEM|ram~33724|datac
    Info (332115):      4.881      0.133 FF  CELL  IMEM|ram~33724|combout
    Info (332115):      5.918      1.037 FF    IC  IMEM|ram~33735|dataa
    Info (332115):      6.111      0.193 FF  CELL  IMEM|ram~33735|combout
    Info (332115):      6.218      0.107 FF    IC  IMEM|ram~33746|datad
    Info (332115):      6.281      0.063 FF  CELL  IMEM|ram~33746|combout
    Info (332115):      6.388      0.107 FF    IC  IMEM|ram~33789|datad
    Info (332115):      6.451      0.063 FF  CELL  IMEM|ram~33789|combout
    Info (332115):      6.558      0.107 FF    IC  IMEM|ram~33832|datad
    Info (332115):      6.621      0.063 FF  CELL  IMEM|ram~33832|combout
    Info (332115):      7.475      0.854 FF    IC  IMEM|ram~34003|datad
    Info (332115):      7.538      0.063 FF  CELL  IMEM|ram~34003|combout
    Info (332115):      7.644      0.106 FF    IC  IMEM|ram~34174|datad
    Info (332115):      7.716      0.072 FR  CELL  IMEM|ram~34174|combout
    Info (332115):      7.825      0.109 RR    IC  CONTROLUNIT|Equal0~1|datad
    Info (332115):      7.891      0.066 RF  CELL  CONTROLUNIT|Equal0~1|combout
    Info (332115):      8.280      0.389 FF    IC  CONTROLUNIT|o_RegDest~5|datad
    Info (332115):      8.343      0.063 FF  CELL  CONTROLUNIT|o_RegDest~5|combout
    Info (332115):      8.756      0.413 FF    IC  IMMEXTEND|o_D[16]~1|datad
    Info (332115):      8.828      0.072 FR  CELL  IMMEXTEND|o_D[16]~1|combout
    Info (332115):      9.285      0.457 RR    IC  CONTROLUNIT|o_ALUop[1]~30|datad
    Info (332115):      9.351      0.066 RF  CELL  CONTROLUNIT|o_ALUop[1]~30|combout
    Info (332115):      9.658      0.307 FF    IC  CONTROLUNIT|o_ALUop[1]~35|datad
    Info (332115):      9.721      0.063 FF  CELL  CONTROLUNIT|o_ALUop[1]~35|combout
    Info (332115):      9.955      0.234 FF    IC  MIPSALUCNTRL|Mux1~0|datac
    Info (332115):     10.088      0.133 FF  CELL  MIPSALUCNTRL|Mux1~0|combout
    Info (332115):     10.869      0.781 FF    IC  MIPSALU|shifter|\muxRow0:19:MUXROW0|orgate|o_F~0|datad
    Info (332115):     10.932      0.063 FF  CELL  MIPSALU|shifter|\muxRow0:19:MUXROW0|orgate|o_F~0|combout
    Info (332115):     11.039      0.107 FF    IC  MIPSALU|shifter|\muxRow0:19:MUXROW0|orgate|o_F~1|datad
    Info (332115):     11.102      0.063 FF  CELL  MIPSALU|shifter|\muxRow0:19:MUXROW0|orgate|o_F~1|combout
    Info (332115):     11.855      0.753 FF    IC  MIPSALU|shifter|\muxRow2:13:MUXROW2|orgate|o_F~0|datad
    Info (332115):     11.918      0.063 FF  CELL  MIPSALU|shifter|\muxRow2:13:MUXROW2|orgate|o_F~0|combout
    Info (332115):     12.705      0.787 FF    IC  MIPSALU|shifter|\muxRow2:13:MUXROW2|orgate|o_F~1|datad
    Info (332115):     12.768      0.063 FF  CELL  MIPSALU|shifter|\muxRow2:13:MUXROW2|orgate|o_F~1|combout
    Info (332115):     12.887      0.119 FF    IC  MIPSALU|shifter|\muxRow4:5:MUXROW4|orgate|o_F~0|datad
    Info (332115):     12.950      0.063 FF  CELL  MIPSALU|shifter|\muxRow4:5:MUXROW4|orgate|o_F~0|combout
    Info (332115):     13.056      0.106 FF    IC  MIPSALU|shifter|\muxRow4:5:MUXROW4|orgate|o_F~1|datad
    Info (332115):     13.119      0.063 FF  CELL  MIPSALU|shifter|\muxRow4:5:MUXROW4|orgate|o_F~1|combout
    Info (332115):     13.238      0.119 FF    IC  MIPSALU|mux|o_output[5]~34|datad
    Info (332115):     13.301      0.063 FF  CELL  MIPSALU|mux|o_output[5]~34|combout
    Info (332115):     13.409      0.108 FF    IC  MIPSALU|mux|o_output[5]~35|datad
    Info (332115):     13.472      0.063 FF  CELL  MIPSALU|mux|o_output[5]~35|combout
    Info (332115):     13.579      0.107 FF    IC  MIPSALU|mux|o_output[5]~36|datad
    Info (332115):     13.642      0.063 FF  CELL  MIPSALU|mux|o_output[5]~36|combout
    Info (332115):     14.813      1.171 FF    IC  DMem|ram~32997|datad
    Info (332115):     14.876      0.063 FF  CELL  DMem|ram~32997|combout
    Info (332115):     15.162      0.286 FF    IC  DMem|ram~32998|datad
    Info (332115):     15.225      0.063 FF  CELL  DMem|ram~32998|combout
    Info (332115):     16.228      1.003 FF    IC  DMem|ram~32999|datac
    Info (332115):     16.361      0.133 FF  CELL  DMem|ram~32999|combout
    Info (332115):     16.470      0.109 FF    IC  DMem|ram~33002|datad
    Info (332115):     16.533      0.063 FF  CELL  DMem|ram~33002|combout
    Info (332115):     17.584      1.051 FF    IC  DMem|ram~33013|datad
    Info (332115):     17.647      0.063 FF  CELL  DMem|ram~33013|combout
    Info (332115):     17.753      0.106 FF    IC  DMem|ram~33024|datad
    Info (332115):     17.816      0.063 FF  CELL  DMem|ram~33024|combout
    Info (332115):     18.733      0.917 FF    IC  DMem|ram~33152|datad
    Info (332115):     18.796      0.063 FF  CELL  DMem|ram~33152|combout
    Info (332115):     18.929      0.133 FF    IC  WRITERADATAMUX|\G_NBit_MUX:0:MUXI|orgate|o_F~5|datab
    Info (332115):     19.136      0.207 FF  CELL  WRITERADATAMUX|\G_NBit_MUX:0:MUXI|orgate|o_F~5|combout
    Info (332115):     19.244      0.108 FF    IC  WRITERADATAMUX|\G_NBit_MUX:0:MUXI|orgate|o_F~6|datad
    Info (332115):     19.307      0.063 FF  CELL  WRITERADATAMUX|\G_NBit_MUX:0:MUXI|orgate|o_F~6|combout
    Info (332115):     19.414      0.107 FF    IC  WRITERADATAMUX|\G_NBit_MUX:0:MUXI|orgate|o_F~7|datad
    Info (332115):     19.477      0.063 FF  CELL  WRITERADATAMUX|\G_NBit_MUX:0:MUXI|orgate|o_F~7|combout
    Info (332115):     20.739      1.262 FF    IC  REGFILE|REG15|\N_Bit_REG:0:DFFGI|s_Q|asdata
    Info (332115):     20.914      0.175 FF  CELL  MIPSRegFile:REGFILE|Reg:REG15|dffg:\N_Bit_REG:0:DFFGI|s_Q
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     21.773      1.773  R        clock network delay
    Info (332115):     21.778      0.005           clock pessimism removed
    Info (332115):     21.758     -0.020           clock uncertainty
    Info (332115):     21.765      0.007     uTsu  MIPSRegFile:REGFILE|Reg:REG15|dffg:\N_Bit_REG:0:DFFGI|s_Q
    Info (332115): Data Arrival Time  :    20.914
    Info (332115): Data Required Time :    21.765
    Info (332115): Slack              :     0.851 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.174
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.174 
    Info (332115): ===================================================================
    Info (332115): From Node    : MIPSFetch:FETCHLOGIC|PC:PCREG|dffg:\N_Bit_REGpt1:1:DFFGI|s_Q
    Info (332115): To Node      : MIPSFetch:FETCHLOGIC|PC:PCREG|dffg:\N_Bit_REGpt1:1:DFFGI|s_Q
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.766      1.766  R        clock network delay
    Info (332115):      1.871      0.105     uTco  MIPSFetch:FETCHLOGIC|PC:PCREG|dffg:\N_Bit_REGpt1:1:DFFGI|s_Q
    Info (332115):      1.871      0.000 RR  CELL  FETCHLOGIC|PCREG|\N_Bit_REGpt1:1:DFFGI|s_Q|q
    Info (332115):      1.871      0.000 RR    IC  FETCHLOGIC|PCREG|\N_Bit_REGpt1:1:DFFGI|s_Q~0|datac
    Info (332115):      2.042      0.171 RR  CELL  FETCHLOGIC|PCREG|\N_Bit_REGpt1:1:DFFGI|s_Q~0|combout
    Info (332115):      2.042      0.000 RR    IC  FETCHLOGIC|PCREG|\N_Bit_REGpt1:1:DFFGI|s_Q|d
    Info (332115):      2.073      0.031 RR  CELL  MIPSFetch:FETCHLOGIC|PC:PCREG|dffg:\N_Bit_REGpt1:1:DFFGI|s_Q
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      1.835      1.835  R        clock network delay
    Info (332115):      1.815     -0.020           clock pessimism removed
    Info (332115):      1.815      0.000           clock uncertainty
    Info (332115):      1.899      0.084      uTh  MIPSFetch:FETCHLOGIC|PC:PCREG|dffg:\N_Bit_REGpt1:1:DFFGI|s_Q
    Info (332115): Data Arrival Time  :     2.073
    Info (332115): Data Required Time :     1.899
    Info (332115): Slack              :     0.174 
    Info (332115): ===================================================================
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 2206 megabytes
    Info: Processing ended: Sun Nov  7 18:31:08 2021
    Info: Elapsed time: 00:01:34
    Info: Total CPU time (on all processors): 00:01:46
