idle 400
###################################
# Read first part of PF header
rd hqm_pf_cfg_i.vendor_id
rd hqm_pf_cfg_i.device_id
rd hqm_pf_cfg_i.device_command
rd hqm_pf_cfg_i.device_status
###################################
# Setup FUNC_PF BAR to a base address of 0x00000001_xxxxxxxx
wr hqm_pf_cfg_i.func_bar_l 0x00000000
wr hqm_pf_cfg_i.func_bar_u 0x00000001
###################################
# Setup CSR_PF BAR to a base address of 0x00000002_xxxxxxxx
wr hqm_pf_cfg_i.csr_bar_l 0x00000000
wr hqm_pf_cfg_i.csr_bar_u 0x00000002
###################################
# Enable PF memory operations
wr hqm_pf_cfg_i.device_command 0x6
rd hqm_pf_cfg_i.device_command
###################################
# 16 VF
###################################
# Enable VF and VF memory operations
###################################
# Initial values
#### rd hqm_vf_cfg_i[0].msi_cap_id            0x05
#### rd hqm_vf_cfg_i[0].msi_cap_next_cap_ptr  0x00
#### rd hqm_vf_cfg_i[0].msi_cap_addr_l        0x00000000
#### rd hqm_vf_cfg_i[0].msi_cap_addr_u        0x00000000
#### rd hqm_vf_cfg_i[0].msi_cap_msg_data      0x0000
#### rd hqm_vf_cfg_i[0].msi_cap_msg_control   0x018a
#### rd hqm_vf_cfg_i[0].msi_cap_msg_mask      0x00000000
#### rd hqm_vf_cfg_i[0].msi_cap_msg_pend      0x00000000
#### rd hqm_vf_cfg_i[0].msi_cap_id            0x05
#### rd hqm_vf_cfg_i[0].msi_cap_next_cap_ptr  0x00
#### rd hqm_vf_cfg_i[1].msi_cap_addr_l        0x00000000
#### rd hqm_vf_cfg_i[1].msi_cap_addr_u        0x00000000
#### rd hqm_vf_cfg_i[1].msi_cap_msg_data      0x0000
#### rd hqm_vf_cfg_i[1].msi_cap_msg_control   0x018a
#### rd hqm_vf_cfg_i[1].msi_cap_msg_mask      0x00000000
#### rd hqm_vf_cfg_i[1].msi_cap_msg_pend      0x00000000
#### rd hqm_vf_cfg_i[1].msi_cap_id            0x05
#### rd hqm_vf_cfg_i[1].msi_cap_next_cap_ptr  0x00
#### rd hqm_vf_cfg_i[2].msi_cap_addr_l        0x00000000
#### rd hqm_vf_cfg_i[2].msi_cap_addr_u        0x00000000
#### rd hqm_vf_cfg_i[2].msi_cap_msg_data      0x0000
#### rd hqm_vf_cfg_i[2].msi_cap_msg_control   0x018a
#### rd hqm_vf_cfg_i[2].msi_cap_msg_mask      0x00000000
#### rd hqm_vf_cfg_i[2].msi_cap_msg_pend      0x00000000
#### rd hqm_vf_cfg_i[2].msi_cap_id            0x05
#### rd hqm_vf_cfg_i[2].msi_cap_next_cap_ptr  0x00
#### rd hqm_vf_cfg_i[3].msi_cap_addr_l        0x00000000
#### rd hqm_vf_cfg_i[3].msi_cap_addr_u        0x00000000
#### rd hqm_vf_cfg_i[3].msi_cap_msg_data      0x0000
#### rd hqm_vf_cfg_i[3].msi_cap_msg_control   0x018a
#### rd hqm_vf_cfg_i[3].msi_cap_msg_mask      0x00000000
#### rd hqm_vf_cfg_i[3].msi_cap_msg_pend      0x00000000
#### rd hqm_vf_cfg_i[3].msi_cap_id            0x05
#### rd hqm_vf_cfg_i[3].msi_cap_next_cap_ptr  0x00
#### rd hqm_vf_cfg_i[4].msi_cap_addr_l        0x00000000
#### rd hqm_vf_cfg_i[4].msi_cap_addr_u        0x00000000
#### rd hqm_vf_cfg_i[4].msi_cap_msg_data      0x0000
#### rd hqm_vf_cfg_i[4].msi_cap_msg_control   0x018a
#### rd hqm_vf_cfg_i[4].msi_cap_msg_mask      0x00000000
#### rd hqm_vf_cfg_i[4].msi_cap_msg_pend      0x00000000
#### rd hqm_vf_cfg_i[4].msi_cap_id            0x05
#### rd hqm_vf_cfg_i[4].msi_cap_next_cap_ptr  0x00
#### rd hqm_vf_cfg_i[5].msi_cap_addr_l        0x00000000
#### rd hqm_vf_cfg_i[5].msi_cap_addr_u        0x00000000
#### rd hqm_vf_cfg_i[5].msi_cap_msg_data      0x0000
#### rd hqm_vf_cfg_i[5].msi_cap_msg_control   0x018a
#### rd hqm_vf_cfg_i[5].msi_cap_msg_mask      0x00000000
#### rd hqm_vf_cfg_i[5].msi_cap_msg_pend      0x00000000
#### rd hqm_vf_cfg_i[5].msi_cap_id            0x05
#### rd hqm_vf_cfg_i[5].msi_cap_next_cap_ptr  0x00
#### rd hqm_vf_cfg_i[6].msi_cap_addr_l        0x00000000
#### rd hqm_vf_cfg_i[6].msi_cap_addr_u        0x00000000
#### rd hqm_vf_cfg_i[6].msi_cap_msg_data      0x0000
#### rd hqm_vf_cfg_i[6].msi_cap_msg_control   0x018a
#### rd hqm_vf_cfg_i[6].msi_cap_msg_mask      0x00000000
#### rd hqm_vf_cfg_i[6].msi_cap_msg_pend      0x00000000
#### rd hqm_vf_cfg_i[6].msi_cap_id            0x05
#### rd hqm_vf_cfg_i[6].msi_cap_next_cap_ptr  0x00
#### rd hqm_vf_cfg_i[7].msi_cap_addr_l        0x00000000
#### rd hqm_vf_cfg_i[7].msi_cap_addr_u        0x00000000
#### rd hqm_vf_cfg_i[7].msi_cap_msg_data      0x0000
#### rd hqm_vf_cfg_i[7].msi_cap_msg_control   0x018a
#### rd hqm_vf_cfg_i[7].msi_cap_msg_mask      0x00000000
#### rd hqm_vf_cfg_i[7].msi_cap_msg_pend      0x00000000
#### rd hqm_vf_cfg_i[7].msi_cap_id            0x05
#### rd hqm_vf_cfg_i[7].msi_cap_next_cap_ptr  0x00
#### rd hqm_vf_cfg_i[8].msi_cap_addr_l        0x00000000
#### rd hqm_vf_cfg_i[8].msi_cap_addr_u        0x00000000
#### rd hqm_vf_cfg_i[8].msi_cap_msg_data      0x0000
#### rd hqm_vf_cfg_i[8].msi_cap_msg_control   0x018a
#### rd hqm_vf_cfg_i[8].msi_cap_msg_mask      0x00000000
#### rd hqm_vf_cfg_i[8].msi_cap_msg_pend      0x00000000
#### rd hqm_vf_cfg_i[8].msi_cap_id            0x05
#### rd hqm_vf_cfg_i[8].msi_cap_next_cap_ptr  0x00
#### rd hqm_vf_cfg_i[9].msi_cap_addr_l        0x00000000
#### rd hqm_vf_cfg_i[9].msi_cap_addr_u        0x00000000
#### rd hqm_vf_cfg_i[9].msi_cap_msg_data      0x0000
#### rd hqm_vf_cfg_i[9].msi_cap_msg_control   0x018a
#### rd hqm_vf_cfg_i[9].msi_cap_msg_mask      0x00000000
#### rd hqm_vf_cfg_i[9].msi_cap_msg_pend      0x00000000
#### rd hqm_vf_cfg_i[9].msi_cap_id            0x05
#### rd hqm_vf_cfg_i[9].msi_cap_next_cap_ptr  0x00
#### rd hqm_vf_cfg_i[10].msi_cap_addr_l       0x00000000
#### rd hqm_vf_cfg_i[10].msi_cap_addr_u       0x00000000
#### rd hqm_vf_cfg_i[10].msi_cap_msg_data     0x0000
#### rd hqm_vf_cfg_i[10].msi_cap_msg_control  0x018a
#### rd hqm_vf_cfg_i[10].msi_cap_msg_mask     0x00000000
#### rd hqm_vf_cfg_i[10].msi_cap_msg_pend     0x00000000
#### rd hqm_vf_cfg_i[10].msi_cap_id           0x05
#### rd hqm_vf_cfg_i[10].msi_cap_next_cap_ptr 0x00
#### rd hqm_vf_cfg_i[11].msi_cap_addr_l       0x00000000
#### rd hqm_vf_cfg_i[11].msi_cap_addr_u       0x00000000
#### rd hqm_vf_cfg_i[11].msi_cap_msg_data     0x0000
#### rd hqm_vf_cfg_i[11].msi_cap_msg_control  0x018a
#### rd hqm_vf_cfg_i[11].msi_cap_msg_mask     0x00000000
#### rd hqm_vf_cfg_i[11].msi_cap_msg_pend     0x00000000
#### rd hqm_vf_cfg_i[11].msi_cap_id           0x05
#### rd hqm_vf_cfg_i[11].msi_cap_next_cap_ptr 0x00
#### rd hqm_vf_cfg_i[12].msi_cap_addr_l       0x00000000
#### rd hqm_vf_cfg_i[12].msi_cap_addr_u       0x00000000
#### rd hqm_vf_cfg_i[12].msi_cap_msg_data     0x0000
#### rd hqm_vf_cfg_i[12].msi_cap_msg_control  0x018a
#### rd hqm_vf_cfg_i[12].msi_cap_msg_mask     0x00000000
#### rd hqm_vf_cfg_i[12].msi_cap_msg_pend     0x00000000
#### rd hqm_vf_cfg_i[12].msi_cap_id           0x05
#### rd hqm_vf_cfg_i[12].msi_cap_next_cap_ptr 0x00
#### rd hqm_vf_cfg_i[13].msi_cap_addr_l       0x00000000
#### rd hqm_vf_cfg_i[13].msi_cap_addr_u       0x00000000
#### rd hqm_vf_cfg_i[13].msi_cap_msg_data     0x0000
#### rd hqm_vf_cfg_i[13].msi_cap_msg_control  0x018a
#### rd hqm_vf_cfg_i[13].msi_cap_msg_mask     0x00000000
#### rd hqm_vf_cfg_i[13].msi_cap_msg_pend     0x00000000
#### rd hqm_vf_cfg_i[13].msi_cap_id           0x05
#### rd hqm_vf_cfg_i[13].msi_cap_next_cap_ptr 0x00
#### rd hqm_vf_cfg_i[14].msi_cap_addr_l       0x00000000
#### rd hqm_vf_cfg_i[14].msi_cap_addr_u       0x00000000
#### rd hqm_vf_cfg_i[14].msi_cap_msg_data     0x0000
#### rd hqm_vf_cfg_i[14].msi_cap_msg_control  0x018a
#### rd hqm_vf_cfg_i[14].msi_cap_msg_mask     0x00000000
#### rd hqm_vf_cfg_i[14].msi_cap_msg_pend     0x00000000
#### rd hqm_vf_cfg_i[14].msi_cap_id           0x05
#### rd hqm_vf_cfg_i[14].msi_cap_next_cap_ptr 0x00
#### rd hqm_vf_cfg_i[15].msi_cap_addr_l       0x00000000
#### rd hqm_vf_cfg_i[15].msi_cap_addr_u       0x00000000
#### rd hqm_vf_cfg_i[15].msi_cap_msg_data     0x0000
#### rd hqm_vf_cfg_i[15].msi_cap_msg_control  0x018a
#### rd hqm_vf_cfg_i[15].msi_cap_msg_mask     0x00000000
#### rd hqm_vf_cfg_i[15].msi_cap_msg_pend     0x00000000
#### rd hqm_vf_cfg_i[15].msi_cap_id           0x05
#### rd hqm_vf_cfg_i[15].msi_cap_next_cap_ptr 0x00
###################################
# Write
#### wr hqm_vf_cfg_i[0].msi_cap_addr_l        0x76543f00
#### wr hqm_vf_cfg_i[0].msi_cap_addr_u        0xfedcba98
#### wr hqm_vf_cfg_i[0].msi_cap_msg_data      0xf000
#### wr hqm_vf_cfg_i[0].msi_cap_msg_mask      0x00000000
#### wr hqm_vf_cfg_i[0].msi_cap_msg_control   0x0001
#### wr hqm_vf_cfg_i[1].msi_cap_addr_l        0x76543f10
#### wr hqm_vf_cfg_i[1].msi_cap_addr_u        0xfedcba98
#### wr hqm_vf_cfg_i[1].msi_cap_msg_data      0xf100
#### wr hqm_vf_cfg_i[1].msi_cap_msg_mask      0x00000001
#### wr hqm_vf_cfg_i[1].msi_cap_msg_control   0x0011
#### wr hqm_vf_cfg_i[2].msi_cap_addr_l        0x76543f20
#### wr hqm_vf_cfg_i[2].msi_cap_addr_u        0xfedcba98
#### wr hqm_vf_cfg_i[2].msi_cap_msg_data      0xf200
#### wr hqm_vf_cfg_i[2].msi_cap_msg_mask      0x00000000
#### wr hqm_vf_cfg_i[2].msi_cap_msg_control   0x0021
#### wr hqm_vf_cfg_i[3].msi_cap_addr_l        0x76543f30
#### wr hqm_vf_cfg_i[3].msi_cap_addr_u        0xfedcba98
#### wr hqm_vf_cfg_i[3].msi_cap_msg_data      0xf300
#### wr hqm_vf_cfg_i[3].msi_cap_msg_mask      0x00000001
#### wr hqm_vf_cfg_i[3].msi_cap_msg_control   0x0031
#### wr hqm_vf_cfg_i[4].msi_cap_addr_l        0x76543f40
#### wr hqm_vf_cfg_i[4].msi_cap_addr_u        0xfedcba98
#### wr hqm_vf_cfg_i[4].msi_cap_msg_data      0xf400
#### wr hqm_vf_cfg_i[4].msi_cap_msg_mask      0x00000000
#### wr hqm_vf_cfg_i[4].msi_cap_msg_control   0x0041
#### wr hqm_vf_cfg_i[5].msi_cap_addr_l        0x76543f50
#### wr hqm_vf_cfg_i[5].msi_cap_addr_u        0xfedcba98
#### wr hqm_vf_cfg_i[5].msi_cap_msg_data      0xf500
#### wr hqm_vf_cfg_i[5].msi_cap_msg_mask      0x00000001
#### wr hqm_vf_cfg_i[5].msi_cap_msg_control   0x0051
#### wr hqm_vf_cfg_i[6].msi_cap_addr_l        0x76543f60
#### wr hqm_vf_cfg_i[6].msi_cap_addr_u        0xfedcba98
#### wr hqm_vf_cfg_i[6].msi_cap_msg_data      0xf600
#### wr hqm_vf_cfg_i[6].msi_cap_msg_mask      0x00000000
#### wr hqm_vf_cfg_i[6].msi_cap_msg_control   0x0051
#### wr hqm_vf_cfg_i[7].msi_cap_addr_l        0x76543f70
#### wr hqm_vf_cfg_i[7].msi_cap_addr_u        0xfedcba98
#### wr hqm_vf_cfg_i[7].msi_cap_msg_data      0xf700
#### wr hqm_vf_cfg_i[7].msi_cap_msg_mask      0x00000001
#### wr hqm_vf_cfg_i[7].msi_cap_msg_control   0x0051
#### wr hqm_vf_cfg_i[8].msi_cap_addr_l        0x76543f80
#### wr hqm_vf_cfg_i[8].msi_cap_addr_u        0xfedcba98
#### wr hqm_vf_cfg_i[8].msi_cap_msg_data      0xf800
#### wr hqm_vf_cfg_i[8].msi_cap_msg_mask      0x00000000
#### wr hqm_vf_cfg_i[8].msi_cap_msg_control   0x0051
#### wr hqm_vf_cfg_i[9].msi_cap_addr_l        0x76543f90
#### wr hqm_vf_cfg_i[9].msi_cap_addr_u        0xfedcba98
#### wr hqm_vf_cfg_i[9].msi_cap_msg_data      0xf900
#### wr hqm_vf_cfg_i[9].msi_cap_msg_mask      0x00000001
#### wr hqm_vf_cfg_i[9].msi_cap_msg_control   0x0051
#### wr hqm_vf_cfg_i[10].msi_cap_addr_l       0x76543fa0
#### wr hqm_vf_cfg_i[10].msi_cap_addr_u       0xfedcba98
#### wr hqm_vf_cfg_i[10].msi_cap_msg_data     0xfa00
#### wr hqm_vf_cfg_i[10].msi_cap_msg_mask     0x00000000
#### wr hqm_vf_cfg_i[10].msi_cap_msg_control  0x0051
#### wr hqm_vf_cfg_i[11].msi_cap_addr_l       0x76543fb0
#### wr hqm_vf_cfg_i[11].msi_cap_addr_u       0xfedcba98
#### wr hqm_vf_cfg_i[11].msi_cap_msg_data     0xfb00
#### wr hqm_vf_cfg_i[11].msi_cap_msg_mask     0x00000001
#### wr hqm_vf_cfg_i[11].msi_cap_msg_control  0x0051
#### wr hqm_vf_cfg_i[12].msi_cap_addr_l       0x76543fc0
#### wr hqm_vf_cfg_i[12].msi_cap_addr_u       0xfedcba98
#### wr hqm_vf_cfg_i[12].msi_cap_msg_data     0xfc00
#### wr hqm_vf_cfg_i[12].msi_cap_msg_mask     0x00000000
#### wr hqm_vf_cfg_i[12].msi_cap_msg_control  0x0051
#### wr hqm_vf_cfg_i[13].msi_cap_addr_l       0x76543fd0
#### wr hqm_vf_cfg_i[13].msi_cap_addr_u       0xfedcba98
#### wr hqm_vf_cfg_i[13].msi_cap_msg_data     0xfd00
#### wr hqm_vf_cfg_i[13].msi_cap_msg_mask     0x00000001
#### wr hqm_vf_cfg_i[13].msi_cap_msg_control  0x0051
#### wr hqm_vf_cfg_i[14].msi_cap_addr_l       0x76543fe0
#### wr hqm_vf_cfg_i[14].msi_cap_addr_u       0xfedcba98
#### wr hqm_vf_cfg_i[14].msi_cap_msg_data     0xfe00
#### wr hqm_vf_cfg_i[14].msi_cap_msg_mask     0x00000000
#### wr hqm_vf_cfg_i[14].msi_cap_msg_control  0x0051
#### wr hqm_vf_cfg_i[15].msi_cap_addr_l       0x76543ff0
#### wr hqm_vf_cfg_i[15].msi_cap_addr_u       0xfedcba98
#### wr hqm_vf_cfg_i[15].msi_cap_msg_data     0xff00
#### wr hqm_vf_cfg_i[15].msi_cap_msg_mask     0x00000001
#### wr hqm_vf_cfg_i[15].msi_cap_msg_control  0x0051
###################################
# Read
#### rd hqm_vf_cfg_i[0].msi_cap_addr_l        0x76543f00
#### rd hqm_vf_cfg_i[0].msi_cap_addr_u        0xfedcba98
#### rd hqm_vf_cfg_i[0].msi_cap_msg_data      0xf000
#### rd hqm_vf_cfg_i[0].msi_cap_msg_mask      0x00000000
#### rd hqm_vf_cfg_i[0].msi_cap_msg_control   0x018b
#### rd hqm_vf_cfg_i[1].msi_cap_addr_l        0x76543f10
#### rd hqm_vf_cfg_i[1].msi_cap_addr_u        0xfedcba98
#### rd hqm_vf_cfg_i[1].msi_cap_msg_data      0xf100
#### rd hqm_vf_cfg_i[1].msi_cap_msg_mask      0x00000001
#### rd hqm_vf_cfg_i[1].msi_cap_msg_control   0x019b
#### rd hqm_vf_cfg_i[2].msi_cap_addr_l        0x76543f20
#### rd hqm_vf_cfg_i[2].msi_cap_addr_u        0xfedcba98
#### rd hqm_vf_cfg_i[2].msi_cap_msg_data      0xf200
#### rd hqm_vf_cfg_i[2].msi_cap_msg_mask      0x00000000
#### rd hqm_vf_cfg_i[2].msi_cap_msg_control   0x01ab
#### rd hqm_vf_cfg_i[3].msi_cap_addr_l        0x76543f30
#### rd hqm_vf_cfg_i[3].msi_cap_addr_u        0xfedcba98
#### rd hqm_vf_cfg_i[3].msi_cap_msg_data      0xf300
#### rd hqm_vf_cfg_i[3].msi_cap_msg_mask      0x00000001
#### rd hqm_vf_cfg_i[3].msi_cap_msg_control   0x01bb
#### rd hqm_vf_cfg_i[4].msi_cap_addr_l        0x76543f40
#### rd hqm_vf_cfg_i[4].msi_cap_addr_u        0xfedcba98
#### rd hqm_vf_cfg_i[4].msi_cap_msg_data      0xf400
#### rd hqm_vf_cfg_i[4].msi_cap_msg_mask      0x00000000
#### rd hqm_vf_cfg_i[4].msi_cap_msg_control   0x01cb
#### rd hqm_vf_cfg_i[5].msi_cap_addr_l        0x76543f50
#### rd hqm_vf_cfg_i[5].msi_cap_addr_u        0xfedcba98
#### rd hqm_vf_cfg_i[5].msi_cap_msg_data      0xf500
#### rd hqm_vf_cfg_i[5].msi_cap_msg_mask      0x00000001
#### rd hqm_vf_cfg_i[5].msi_cap_msg_control   0x01db
#### rd hqm_vf_cfg_i[6].msi_cap_addr_l        0x76543f60
#### rd hqm_vf_cfg_i[6].msi_cap_addr_u        0xfedcba98
#### rd hqm_vf_cfg_i[6].msi_cap_msg_data      0xf600
#### rd hqm_vf_cfg_i[6].msi_cap_msg_mask      0x00000000
#### rd hqm_vf_cfg_i[6].msi_cap_msg_control   0x01db
#### rd hqm_vf_cfg_i[7].msi_cap_addr_l        0x76543f70
#### rd hqm_vf_cfg_i[7].msi_cap_addr_u        0xfedcba98
#### rd hqm_vf_cfg_i[7].msi_cap_msg_data      0xf700
#### rd hqm_vf_cfg_i[7].msi_cap_msg_mask      0x00000001
#### rd hqm_vf_cfg_i[7].msi_cap_msg_control   0x01db
#### rd hqm_vf_cfg_i[8].msi_cap_addr_l        0x76543f80
#### rd hqm_vf_cfg_i[8].msi_cap_addr_u        0xfedcba98
#### rd hqm_vf_cfg_i[8].msi_cap_msg_data      0xf800
#### rd hqm_vf_cfg_i[8].msi_cap_msg_mask      0x00000000
#### rd hqm_vf_cfg_i[8].msi_cap_msg_control   0x01db
#### rd hqm_vf_cfg_i[9].msi_cap_addr_l        0x76543f90
#### rd hqm_vf_cfg_i[9].msi_cap_addr_u        0xfedcba98
#### rd hqm_vf_cfg_i[9].msi_cap_msg_data      0xf900
#### rd hqm_vf_cfg_i[9].msi_cap_msg_mask      0x00000001
#### rd hqm_vf_cfg_i[9].msi_cap_msg_control   0x01db
#### rd hqm_vf_cfg_i[10].msi_cap_addr_l       0x76543fa0
#### rd hqm_vf_cfg_i[10].msi_cap_addr_u       0xfedcba98
#### rd hqm_vf_cfg_i[10].msi_cap_msg_data     0xfa00
#### rd hqm_vf_cfg_i[10].msi_cap_msg_mask     0x00000000
#### rd hqm_vf_cfg_i[10].msi_cap_msg_control  0x01db
#### rd hqm_vf_cfg_i[11].msi_cap_addr_l       0x76543fb0
#### rd hqm_vf_cfg_i[11].msi_cap_addr_u       0xfedcba98
#### rd hqm_vf_cfg_i[11].msi_cap_msg_data     0xfb00
#### rd hqm_vf_cfg_i[11].msi_cap_msg_mask     0x00000001
#### rd hqm_vf_cfg_i[11].msi_cap_msg_control  0x01db
#### rd hqm_vf_cfg_i[12].msi_cap_addr_l       0x76543fc0
#### rd hqm_vf_cfg_i[12].msi_cap_addr_u       0xfedcba98
#### rd hqm_vf_cfg_i[12].msi_cap_msg_data     0xfc00
#### rd hqm_vf_cfg_i[12].msi_cap_msg_mask     0x00000000
#### rd hqm_vf_cfg_i[12].msi_cap_msg_control  0x01db
#### rd hqm_vf_cfg_i[13].msi_cap_addr_l       0x76543fd0
#### rd hqm_vf_cfg_i[13].msi_cap_addr_u       0xfedcba98
#### rd hqm_vf_cfg_i[13].msi_cap_msg_data     0xfd00
#### rd hqm_vf_cfg_i[13].msi_cap_msg_mask     0x00000001
#### rd hqm_vf_cfg_i[13].msi_cap_msg_control  0x01db
#### rd hqm_vf_cfg_i[14].msi_cap_addr_l       0x76543fe0
#### rd hqm_vf_cfg_i[14].msi_cap_addr_u       0xfedcba98
#### rd hqm_vf_cfg_i[14].msi_cap_msg_data     0xfe00
#### rd hqm_vf_cfg_i[14].msi_cap_msg_mask     0x00000000
#### rd hqm_vf_cfg_i[14].msi_cap_msg_control  0x01db
#### rd hqm_vf_cfg_i[15].msi_cap_addr_l       0x76543ff0
#### rd hqm_vf_cfg_i[15].msi_cap_addr_u       0xfedcba98
#### rd hqm_vf_cfg_i[15].msi_cap_msg_data     0xff00
#### rd hqm_vf_cfg_i[15].msi_cap_msg_mask     0x00000001
#### rd hqm_vf_cfg_i[15].msi_cap_msg_control  0x01db
