#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sat Feb  2 20:04:37 2019
# Process ID: 5370
# Current directory: /home/tansei/pro/vivado/ethane
# Command line: vivado
# Log file: /home/tansei/pro/vivado/ethane/vivado.log
# Journal file: /home/tansei/pro/vivado/ethane/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/tansei/pro/vivado/ethane/ethane.xpr
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {/home/tansei/pro/vivado/ethane/ethane.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xcku040_0]
current_hw_device [get_hw_devices xcku040_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xcku040_0] 0]
set_property PROBES.FILE {} [get_hw_devices xcku040_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xcku040_0]
set_property PROGRAM.FILE {/home/tansei/pro/vivado/ethane/ethane.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xcku040_0]
program_hw_devices [get_hw_devices xcku040_0]
refresh_hw_device [lindex [get_hw_devices xcku040_0] 0]
update_compile_order -fileset sources_1
open_bd_design {/home/tansei/pro/vivado/ethane/ethane.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.Coe_File {/home/tansei/ダウンロード/minrt.coe}] [get_bd_cells blk_mem_gen_1]
endgroup
startgroup
set_property -dict [list CONFIG.Coe_File {/home/tansei/ダウンロード/minrt.coe}] [get_bd_cells blk_mem_gen_0]
endgroup
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
open_run synth_1 -name synth_1
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0 ]
endgroup
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list design_1_i/clk_wiz/inst/clk_out1 ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[15].fregs_reg[15]_15[0]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[15].fregs_reg[15]_15[1]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[15].fregs_reg[15]_15[2]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[15].fregs_reg[15]_15[3]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[15].fregs_reg[15]_15[4]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[15].fregs_reg[15]_15[5]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[15].fregs_reg[15]_15[6]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[15].fregs_reg[15]_15[7]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[15].fregs_reg[15]_15[8]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[15].fregs_reg[15]_15[9]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[15].fregs_reg[15]_15[10]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[15].fregs_reg[15]_15[11]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[15].fregs_reg[15]_15[12]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[15].fregs_reg[15]_15[13]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[15].fregs_reg[15]_15[14]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[15].fregs_reg[15]_15[15]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[15].fregs_reg[15]_15[16]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[15].fregs_reg[15]_15[17]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[15].fregs_reg[15]_15[18]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[15].fregs_reg[15]_15[19]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[15].fregs_reg[15]_15[20]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[15].fregs_reg[15]_15[21]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[15].fregs_reg[15]_15[22]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[15].fregs_reg[15]_15[23]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[15].fregs_reg[15]_15[24]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[15].fregs_reg[15]_15[25]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[15].fregs_reg[15]_15[26]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[15].fregs_reg[15]_15[27]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[15].fregs_reg[15]_15[28]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[15].fregs_reg[15]_15[29]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[15].fregs_reg[15]_15[30]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[15].fregs_reg[15]_15[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[14].fregs_reg[14]_14[0]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[14].fregs_reg[14]_14[1]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[14].fregs_reg[14]_14[2]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[14].fregs_reg[14]_14[3]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[14].fregs_reg[14]_14[4]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[14].fregs_reg[14]_14[5]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[14].fregs_reg[14]_14[6]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[14].fregs_reg[14]_14[7]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[14].fregs_reg[14]_14[8]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[14].fregs_reg[14]_14[9]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[14].fregs_reg[14]_14[10]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[14].fregs_reg[14]_14[11]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[14].fregs_reg[14]_14[12]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[14].fregs_reg[14]_14[13]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[14].fregs_reg[14]_14[14]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[14].fregs_reg[14]_14[15]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[14].fregs_reg[14]_14[16]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[14].fregs_reg[14]_14[17]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[14].fregs_reg[14]_14[18]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[14].fregs_reg[14]_14[19]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[14].fregs_reg[14]_14[20]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[14].fregs_reg[14]_14[21]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[14].fregs_reg[14]_14[22]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[14].fregs_reg[14]_14[23]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[14].fregs_reg[14]_14[24]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[14].fregs_reg[14]_14[25]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[14].fregs_reg[14]_14[26]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[14].fregs_reg[14]_14[27]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[14].fregs_reg[14]_14[28]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[14].fregs_reg[14]_14[29]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[14].fregs_reg[14]_14[30]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[14].fregs_reg[14]_14[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[12].fregs_reg[12]_12[0]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[12].fregs_reg[12]_12[1]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[12].fregs_reg[12]_12[2]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[12].fregs_reg[12]_12[3]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[12].fregs_reg[12]_12[4]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[12].fregs_reg[12]_12[5]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[12].fregs_reg[12]_12[6]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[12].fregs_reg[12]_12[7]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[12].fregs_reg[12]_12[8]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[12].fregs_reg[12]_12[9]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[12].fregs_reg[12]_12[10]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[12].fregs_reg[12]_12[11]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[12].fregs_reg[12]_12[12]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[12].fregs_reg[12]_12[13]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[12].fregs_reg[12]_12[14]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[12].fregs_reg[12]_12[15]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[12].fregs_reg[12]_12[16]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[12].fregs_reg[12]_12[17]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[12].fregs_reg[12]_12[18]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[12].fregs_reg[12]_12[19]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[12].fregs_reg[12]_12[20]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[12].fregs_reg[12]_12[21]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[12].fregs_reg[12]_12[22]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[12].fregs_reg[12]_12[23]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[12].fregs_reg[12]_12[24]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[12].fregs_reg[12]_12[25]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[12].fregs_reg[12]_12[26]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[12].fregs_reg[12]_12[27]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[12].fregs_reg[12]_12[28]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[12].fregs_reg[12]_12[29]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[12].fregs_reg[12]_12[30]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[12].fregs_reg[12]_12[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[13].fregs_reg[13]_13[0]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[13].fregs_reg[13]_13[1]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[13].fregs_reg[13]_13[2]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[13].fregs_reg[13]_13[3]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[13].fregs_reg[13]_13[4]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[13].fregs_reg[13]_13[5]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[13].fregs_reg[13]_13[6]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[13].fregs_reg[13]_13[7]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[13].fregs_reg[13]_13[8]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[13].fregs_reg[13]_13[9]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[13].fregs_reg[13]_13[10]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[13].fregs_reg[13]_13[11]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[13].fregs_reg[13]_13[12]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[13].fregs_reg[13]_13[13]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[13].fregs_reg[13]_13[14]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[13].fregs_reg[13]_13[15]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[13].fregs_reg[13]_13[16]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[13].fregs_reg[13]_13[17]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[13].fregs_reg[13]_13[18]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[13].fregs_reg[13]_13[19]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[13].fregs_reg[13]_13[20]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[13].fregs_reg[13]_13[21]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[13].fregs_reg[13]_13[22]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[13].fregs_reg[13]_13[23]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[13].fregs_reg[13]_13[24]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[13].fregs_reg[13]_13[25]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[13].fregs_reg[13]_13[26]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[13].fregs_reg[13]_13[27]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[13].fregs_reg[13]_13[28]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[13].fregs_reg[13]_13[29]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[13].fregs_reg[13]_13[30]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[13].fregs_reg[13]_13[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[10].fregs_reg[10]_10[0]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[10].fregs_reg[10]_10[1]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[10].fregs_reg[10]_10[2]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[10].fregs_reg[10]_10[3]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[10].fregs_reg[10]_10[4]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[10].fregs_reg[10]_10[5]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[10].fregs_reg[10]_10[6]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[10].fregs_reg[10]_10[7]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[10].fregs_reg[10]_10[8]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[10].fregs_reg[10]_10[9]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[10].fregs_reg[10]_10[10]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[10].fregs_reg[10]_10[11]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[10].fregs_reg[10]_10[12]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[10].fregs_reg[10]_10[13]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[10].fregs_reg[10]_10[14]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[10].fregs_reg[10]_10[15]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[10].fregs_reg[10]_10[16]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[10].fregs_reg[10]_10[17]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[10].fregs_reg[10]_10[18]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[10].fregs_reg[10]_10[19]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[10].fregs_reg[10]_10[20]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[10].fregs_reg[10]_10[21]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[10].fregs_reg[10]_10[22]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[10].fregs_reg[10]_10[23]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[10].fregs_reg[10]_10[24]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[10].fregs_reg[10]_10[25]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[10].fregs_reg[10]_10[26]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[10].fregs_reg[10]_10[27]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[10].fregs_reg[10]_10[28]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[10].fregs_reg[10]_10[29]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[10].fregs_reg[10]_10[30]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[10].fregs_reg[10]_10[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[21].fregs_reg[21]_21[0]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[21].fregs_reg[21]_21[1]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[21].fregs_reg[21]_21[2]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[21].fregs_reg[21]_21[3]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[21].fregs_reg[21]_21[4]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[21].fregs_reg[21]_21[5]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[21].fregs_reg[21]_21[6]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[21].fregs_reg[21]_21[7]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[21].fregs_reg[21]_21[8]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[21].fregs_reg[21]_21[9]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[21].fregs_reg[21]_21[10]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[21].fregs_reg[21]_21[11]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[21].fregs_reg[21]_21[12]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[21].fregs_reg[21]_21[13]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[21].fregs_reg[21]_21[14]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[21].fregs_reg[21]_21[15]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[21].fregs_reg[21]_21[16]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[21].fregs_reg[21]_21[17]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[21].fregs_reg[21]_21[18]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[21].fregs_reg[21]_21[19]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[21].fregs_reg[21]_21[20]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[21].fregs_reg[21]_21[21]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[21].fregs_reg[21]_21[22]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[21].fregs_reg[21]_21[23]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[21].fregs_reg[21]_21[24]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[21].fregs_reg[21]_21[25]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[21].fregs_reg[21]_21[26]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[21].fregs_reg[21]_21[27]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[21].fregs_reg[21]_21[28]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[21].fregs_reg[21]_21[29]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[21].fregs_reg[21]_21[30]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[21].fregs_reg[21]_21[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[11].fregs_reg[11]_11[0]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[11].fregs_reg[11]_11[1]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[11].fregs_reg[11]_11[2]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[11].fregs_reg[11]_11[3]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[11].fregs_reg[11]_11[4]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[11].fregs_reg[11]_11[5]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[11].fregs_reg[11]_11[6]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[11].fregs_reg[11]_11[7]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[11].fregs_reg[11]_11[8]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[11].fregs_reg[11]_11[9]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[11].fregs_reg[11]_11[10]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[11].fregs_reg[11]_11[11]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[11].fregs_reg[11]_11[12]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[11].fregs_reg[11]_11[13]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[11].fregs_reg[11]_11[14]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[11].fregs_reg[11]_11[15]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[11].fregs_reg[11]_11[16]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[11].fregs_reg[11]_11[17]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[11].fregs_reg[11]_11[18]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[11].fregs_reg[11]_11[19]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[11].fregs_reg[11]_11[20]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[11].fregs_reg[11]_11[21]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[11].fregs_reg[11]_11[22]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[11].fregs_reg[11]_11[23]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[11].fregs_reg[11]_11[24]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[11].fregs_reg[11]_11[25]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[11].fregs_reg[11]_11[26]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[11].fregs_reg[11]_11[27]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[11].fregs_reg[11]_11[28]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[11].fregs_reg[11]_11[29]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[11].fregs_reg[11]_11[30]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[11].fregs_reg[11]_11[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[1].fregs_reg[1]_1[0]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[1].fregs_reg[1]_1[1]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[1].fregs_reg[1]_1[2]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[1].fregs_reg[1]_1[3]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[1].fregs_reg[1]_1[4]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[1].fregs_reg[1]_1[5]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[1].fregs_reg[1]_1[6]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[1].fregs_reg[1]_1[7]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[1].fregs_reg[1]_1[8]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[1].fregs_reg[1]_1[9]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[1].fregs_reg[1]_1[10]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[1].fregs_reg[1]_1[11]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[1].fregs_reg[1]_1[12]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[1].fregs_reg[1]_1[13]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[1].fregs_reg[1]_1[14]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[1].fregs_reg[1]_1[15]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[1].fregs_reg[1]_1[16]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[1].fregs_reg[1]_1[17]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[1].fregs_reg[1]_1[18]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[1].fregs_reg[1]_1[19]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[1].fregs_reg[1]_1[20]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[1].fregs_reg[1]_1[21]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[1].fregs_reg[1]_1[22]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[1].fregs_reg[1]_1[23]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[1].fregs_reg[1]_1[24]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[1].fregs_reg[1]_1[25]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[1].fregs_reg[1]_1[26]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[1].fregs_reg[1]_1[27]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[1].fregs_reg[1]_1[28]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[1].fregs_reg[1]_1[29]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[1].fregs_reg[1]_1[30]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[1].fregs_reg[1]_1[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[0].fregs_reg[0]_0[0]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[0].fregs_reg[0]_0[1]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[0].fregs_reg[0]_0[2]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[0].fregs_reg[0]_0[3]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[0].fregs_reg[0]_0[4]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[0].fregs_reg[0]_0[5]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[0].fregs_reg[0]_0[6]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[0].fregs_reg[0]_0[7]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[0].fregs_reg[0]_0[8]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[0].fregs_reg[0]_0[9]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[0].fregs_reg[0]_0[10]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[0].fregs_reg[0]_0[11]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[0].fregs_reg[0]_0[12]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[0].fregs_reg[0]_0[13]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[0].fregs_reg[0]_0[14]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[0].fregs_reg[0]_0[15]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[0].fregs_reg[0]_0[16]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[0].fregs_reg[0]_0[17]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[0].fregs_reg[0]_0[18]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[0].fregs_reg[0]_0[19]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[0].fregs_reg[0]_0[20]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[0].fregs_reg[0]_0[21]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[0].fregs_reg[0]_0[22]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[0].fregs_reg[0]_0[23]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[0].fregs_reg[0]_0[24]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[0].fregs_reg[0]_0[25]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[0].fregs_reg[0]_0[26]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[0].fregs_reg[0]_0[27]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[0].fregs_reg[0]_0[28]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[0].fregs_reg[0]_0[29]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[0].fregs_reg[0]_0[30]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[0].fregs_reg[0]_0[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[18].fregs_reg[18]_18[0]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[18].fregs_reg[18]_18[1]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[18].fregs_reg[18]_18[2]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[18].fregs_reg[18]_18[3]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[18].fregs_reg[18]_18[4]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[18].fregs_reg[18]_18[5]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[18].fregs_reg[18]_18[6]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[18].fregs_reg[18]_18[7]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[18].fregs_reg[18]_18[8]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[18].fregs_reg[18]_18[9]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[18].fregs_reg[18]_18[10]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[18].fregs_reg[18]_18[11]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[18].fregs_reg[18]_18[12]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[18].fregs_reg[18]_18[13]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[18].fregs_reg[18]_18[14]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[18].fregs_reg[18]_18[15]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[18].fregs_reg[18]_18[16]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[18].fregs_reg[18]_18[17]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[18].fregs_reg[18]_18[18]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[18].fregs_reg[18]_18[19]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[18].fregs_reg[18]_18[20]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[18].fregs_reg[18]_18[21]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[18].fregs_reg[18]_18[22]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[18].fregs_reg[18]_18[23]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[18].fregs_reg[18]_18[24]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[18].fregs_reg[18]_18[25]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[18].fregs_reg[18]_18[26]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[18].fregs_reg[18]_18[27]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[18].fregs_reg[18]_18[28]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[18].fregs_reg[18]_18[29]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[18].fregs_reg[18]_18[30]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[18].fregs_reg[18]_18[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[16].fregs_reg[16]_16[0]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[16].fregs_reg[16]_16[1]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[16].fregs_reg[16]_16[2]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[16].fregs_reg[16]_16[3]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[16].fregs_reg[16]_16[4]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[16].fregs_reg[16]_16[5]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[16].fregs_reg[16]_16[6]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[16].fregs_reg[16]_16[7]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[16].fregs_reg[16]_16[8]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[16].fregs_reg[16]_16[9]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[16].fregs_reg[16]_16[10]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[16].fregs_reg[16]_16[11]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[16].fregs_reg[16]_16[12]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[16].fregs_reg[16]_16[13]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[16].fregs_reg[16]_16[14]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[16].fregs_reg[16]_16[15]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[16].fregs_reg[16]_16[16]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[16].fregs_reg[16]_16[17]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[16].fregs_reg[16]_16[18]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[16].fregs_reg[16]_16[19]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[16].fregs_reg[16]_16[20]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[16].fregs_reg[16]_16[21]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[16].fregs_reg[16]_16[22]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[16].fregs_reg[16]_16[23]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[16].fregs_reg[16]_16[24]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[16].fregs_reg[16]_16[25]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[16].fregs_reg[16]_16[26]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[16].fregs_reg[16]_16[27]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[16].fregs_reg[16]_16[28]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[16].fregs_reg[16]_16[29]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[16].fregs_reg[16]_16[30]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[16].fregs_reg[16]_16[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[17].fregs_reg[17]_17[0]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[17].fregs_reg[17]_17[1]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[17].fregs_reg[17]_17[2]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[17].fregs_reg[17]_17[3]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[17].fregs_reg[17]_17[4]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[17].fregs_reg[17]_17[5]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[17].fregs_reg[17]_17[6]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[17].fregs_reg[17]_17[7]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[17].fregs_reg[17]_17[8]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[17].fregs_reg[17]_17[9]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[17].fregs_reg[17]_17[10]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[17].fregs_reg[17]_17[11]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[17].fregs_reg[17]_17[12]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[17].fregs_reg[17]_17[13]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[17].fregs_reg[17]_17[14]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[17].fregs_reg[17]_17[15]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[17].fregs_reg[17]_17[16]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[17].fregs_reg[17]_17[17]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[17].fregs_reg[17]_17[18]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[17].fregs_reg[17]_17[19]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[17].fregs_reg[17]_17[20]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[17].fregs_reg[17]_17[21]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[17].fregs_reg[17]_17[22]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[17].fregs_reg[17]_17[23]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[17].fregs_reg[17]_17[24]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[17].fregs_reg[17]_17[25]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[17].fregs_reg[17]_17[26]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[17].fregs_reg[17]_17[27]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[17].fregs_reg[17]_17[28]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[17].fregs_reg[17]_17[29]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[17].fregs_reg[17]_17[30]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[17].fregs_reg[17]_17[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[19].fregs_reg[19]_19[0]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[19].fregs_reg[19]_19[1]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[19].fregs_reg[19]_19[2]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[19].fregs_reg[19]_19[3]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[19].fregs_reg[19]_19[4]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[19].fregs_reg[19]_19[5]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[19].fregs_reg[19]_19[6]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[19].fregs_reg[19]_19[7]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[19].fregs_reg[19]_19[8]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[19].fregs_reg[19]_19[9]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[19].fregs_reg[19]_19[10]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[19].fregs_reg[19]_19[11]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[19].fregs_reg[19]_19[12]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[19].fregs_reg[19]_19[13]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[19].fregs_reg[19]_19[14]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[19].fregs_reg[19]_19[15]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[19].fregs_reg[19]_19[16]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[19].fregs_reg[19]_19[17]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[19].fregs_reg[19]_19[18]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[19].fregs_reg[19]_19[19]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[19].fregs_reg[19]_19[20]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[19].fregs_reg[19]_19[21]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[19].fregs_reg[19]_19[22]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[19].fregs_reg[19]_19[23]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[19].fregs_reg[19]_19[24]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[19].fregs_reg[19]_19[25]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[19].fregs_reg[19]_19[26]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[19].fregs_reg[19]_19[27]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[19].fregs_reg[19]_19[28]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[19].fregs_reg[19]_19[29]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[19].fregs_reg[19]_19[30]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[19].fregs_reg[19]_19[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[31].fregs_reg[31]_31[0]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[31].fregs_reg[31]_31[1]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[31].fregs_reg[31]_31[2]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[31].fregs_reg[31]_31[3]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[31].fregs_reg[31]_31[4]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[31].fregs_reg[31]_31[5]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[31].fregs_reg[31]_31[6]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[31].fregs_reg[31]_31[7]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[31].fregs_reg[31]_31[8]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[31].fregs_reg[31]_31[9]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[31].fregs_reg[31]_31[10]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[31].fregs_reg[31]_31[11]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[31].fregs_reg[31]_31[12]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[31].fregs_reg[31]_31[13]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[31].fregs_reg[31]_31[14]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[31].fregs_reg[31]_31[15]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[31].fregs_reg[31]_31[16]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[31].fregs_reg[31]_31[17]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[31].fregs_reg[31]_31[18]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[31].fregs_reg[31]_31[19]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[31].fregs_reg[31]_31[20]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[31].fregs_reg[31]_31[21]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[31].fregs_reg[31]_31[22]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[31].fregs_reg[31]_31[23]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[31].fregs_reg[31]_31[24]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[31].fregs_reg[31]_31[25]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[31].fregs_reg[31]_31[26]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[31].fregs_reg[31]_31[27]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[31].fregs_reg[31]_31[28]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[31].fregs_reg[31]_31[29]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[31].fregs_reg[31]_31[30]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[31].fregs_reg[31]_31[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe14]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[2].fregs_reg[2]_2[0]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[2].fregs_reg[2]_2[1]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[2].fregs_reg[2]_2[2]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[2].fregs_reg[2]_2[3]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[2].fregs_reg[2]_2[4]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[2].fregs_reg[2]_2[5]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[2].fregs_reg[2]_2[6]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[2].fregs_reg[2]_2[7]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[2].fregs_reg[2]_2[8]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[2].fregs_reg[2]_2[9]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[2].fregs_reg[2]_2[10]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[2].fregs_reg[2]_2[11]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[2].fregs_reg[2]_2[12]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[2].fregs_reg[2]_2[13]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[2].fregs_reg[2]_2[14]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[2].fregs_reg[2]_2[15]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[2].fregs_reg[2]_2[16]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[2].fregs_reg[2]_2[17]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[2].fregs_reg[2]_2[18]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[2].fregs_reg[2]_2[19]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[2].fregs_reg[2]_2[20]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[2].fregs_reg[2]_2[21]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[2].fregs_reg[2]_2[22]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[2].fregs_reg[2]_2[23]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[2].fregs_reg[2]_2[24]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[2].fregs_reg[2]_2[25]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[2].fregs_reg[2]_2[26]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[2].fregs_reg[2]_2[27]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[2].fregs_reg[2]_2[28]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[2].fregs_reg[2]_2[29]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[2].fregs_reg[2]_2[30]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[2].fregs_reg[2]_2[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe15]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[23].fregs_reg[23]_23[0]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[23].fregs_reg[23]_23[1]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[23].fregs_reg[23]_23[2]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[23].fregs_reg[23]_23[3]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[23].fregs_reg[23]_23[4]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[23].fregs_reg[23]_23[5]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[23].fregs_reg[23]_23[6]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[23].fregs_reg[23]_23[7]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[23].fregs_reg[23]_23[8]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[23].fregs_reg[23]_23[9]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[23].fregs_reg[23]_23[10]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[23].fregs_reg[23]_23[11]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[23].fregs_reg[23]_23[12]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[23].fregs_reg[23]_23[13]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[23].fregs_reg[23]_23[14]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[23].fregs_reg[23]_23[15]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[23].fregs_reg[23]_23[16]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[23].fregs_reg[23]_23[17]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[23].fregs_reg[23]_23[18]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[23].fregs_reg[23]_23[19]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[23].fregs_reg[23]_23[20]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[23].fregs_reg[23]_23[21]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[23].fregs_reg[23]_23[22]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[23].fregs_reg[23]_23[23]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[23].fregs_reg[23]_23[24]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[23].fregs_reg[23]_23[25]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[23].fregs_reg[23]_23[26]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[23].fregs_reg[23]_23[27]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[23].fregs_reg[23]_23[28]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[23].fregs_reg[23]_23[29]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[23].fregs_reg[23]_23[30]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[23].fregs_reg[23]_23[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe16]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[20].fregs_reg[20]_20[0]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[20].fregs_reg[20]_20[1]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[20].fregs_reg[20]_20[2]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[20].fregs_reg[20]_20[3]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[20].fregs_reg[20]_20[4]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[20].fregs_reg[20]_20[5]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[20].fregs_reg[20]_20[6]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[20].fregs_reg[20]_20[7]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[20].fregs_reg[20]_20[8]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[20].fregs_reg[20]_20[9]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[20].fregs_reg[20]_20[10]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[20].fregs_reg[20]_20[11]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[20].fregs_reg[20]_20[12]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[20].fregs_reg[20]_20[13]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[20].fregs_reg[20]_20[14]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[20].fregs_reg[20]_20[15]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[20].fregs_reg[20]_20[16]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[20].fregs_reg[20]_20[17]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[20].fregs_reg[20]_20[18]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[20].fregs_reg[20]_20[19]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[20].fregs_reg[20]_20[20]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[20].fregs_reg[20]_20[21]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[20].fregs_reg[20]_20[22]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[20].fregs_reg[20]_20[23]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[20].fregs_reg[20]_20[24]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[20].fregs_reg[20]_20[25]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[20].fregs_reg[20]_20[26]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[20].fregs_reg[20]_20[27]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[20].fregs_reg[20]_20[28]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[20].fregs_reg[20]_20[29]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[20].fregs_reg[20]_20[30]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[20].fregs_reg[20]_20[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe17]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[22].fregs_reg[22]_22[0]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[22].fregs_reg[22]_22[1]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[22].fregs_reg[22]_22[2]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[22].fregs_reg[22]_22[3]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[22].fregs_reg[22]_22[4]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[22].fregs_reg[22]_22[5]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[22].fregs_reg[22]_22[6]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[22].fregs_reg[22]_22[7]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[22].fregs_reg[22]_22[8]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[22].fregs_reg[22]_22[9]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[22].fregs_reg[22]_22[10]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[22].fregs_reg[22]_22[11]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[22].fregs_reg[22]_22[12]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[22].fregs_reg[22]_22[13]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[22].fregs_reg[22]_22[14]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[22].fregs_reg[22]_22[15]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[22].fregs_reg[22]_22[16]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[22].fregs_reg[22]_22[17]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[22].fregs_reg[22]_22[18]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[22].fregs_reg[22]_22[19]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[22].fregs_reg[22]_22[20]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[22].fregs_reg[22]_22[21]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[22].fregs_reg[22]_22[22]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[22].fregs_reg[22]_22[23]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[22].fregs_reg[22]_22[24]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[22].fregs_reg[22]_22[25]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[22].fregs_reg[22]_22[26]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[22].fregs_reg[22]_22[27]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[22].fregs_reg[22]_22[28]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[22].fregs_reg[22]_22[29]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[22].fregs_reg[22]_22[30]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[22].fregs_reg[22]_22[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe18]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[24].fregs_reg[24]_24[0]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[24].fregs_reg[24]_24[1]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[24].fregs_reg[24]_24[2]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[24].fregs_reg[24]_24[3]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[24].fregs_reg[24]_24[4]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[24].fregs_reg[24]_24[5]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[24].fregs_reg[24]_24[6]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[24].fregs_reg[24]_24[7]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[24].fregs_reg[24]_24[8]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[24].fregs_reg[24]_24[9]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[24].fregs_reg[24]_24[10]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[24].fregs_reg[24]_24[11]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[24].fregs_reg[24]_24[12]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[24].fregs_reg[24]_24[13]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[24].fregs_reg[24]_24[14]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[24].fregs_reg[24]_24[15]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[24].fregs_reg[24]_24[16]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[24].fregs_reg[24]_24[17]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[24].fregs_reg[24]_24[18]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[24].fregs_reg[24]_24[19]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[24].fregs_reg[24]_24[20]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[24].fregs_reg[24]_24[21]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[24].fregs_reg[24]_24[22]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[24].fregs_reg[24]_24[23]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[24].fregs_reg[24]_24[24]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[24].fregs_reg[24]_24[25]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[24].fregs_reg[24]_24[26]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[24].fregs_reg[24]_24[27]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[24].fregs_reg[24]_24[28]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[24].fregs_reg[24]_24[29]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[24].fregs_reg[24]_24[30]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[24].fregs_reg[24]_24[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe19]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[25].fregs_reg[25]_25[0]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[25].fregs_reg[25]_25[1]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[25].fregs_reg[25]_25[2]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[25].fregs_reg[25]_25[3]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[25].fregs_reg[25]_25[4]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[25].fregs_reg[25]_25[5]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[25].fregs_reg[25]_25[6]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[25].fregs_reg[25]_25[7]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[25].fregs_reg[25]_25[8]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[25].fregs_reg[25]_25[9]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[25].fregs_reg[25]_25[10]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[25].fregs_reg[25]_25[11]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[25].fregs_reg[25]_25[12]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[25].fregs_reg[25]_25[13]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[25].fregs_reg[25]_25[14]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[25].fregs_reg[25]_25[15]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[25].fregs_reg[25]_25[16]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[25].fregs_reg[25]_25[17]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[25].fregs_reg[25]_25[18]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[25].fregs_reg[25]_25[19]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[25].fregs_reg[25]_25[20]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[25].fregs_reg[25]_25[21]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[25].fregs_reg[25]_25[22]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[25].fregs_reg[25]_25[23]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[25].fregs_reg[25]_25[24]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[25].fregs_reg[25]_25[25]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[25].fregs_reg[25]_25[26]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[25].fregs_reg[25]_25[27]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[25].fregs_reg[25]_25[28]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[25].fregs_reg[25]_25[29]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[25].fregs_reg[25]_25[30]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[25].fregs_reg[25]_25[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe20]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe20]
connect_debug_port u_ila_0/probe20 [get_nets [list {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[26].fregs_reg[26]_26[0]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[26].fregs_reg[26]_26[1]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[26].fregs_reg[26]_26[2]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[26].fregs_reg[26]_26[3]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[26].fregs_reg[26]_26[4]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[26].fregs_reg[26]_26[5]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[26].fregs_reg[26]_26[6]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[26].fregs_reg[26]_26[7]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[26].fregs_reg[26]_26[8]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[26].fregs_reg[26]_26[9]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[26].fregs_reg[26]_26[10]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[26].fregs_reg[26]_26[11]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[26].fregs_reg[26]_26[12]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[26].fregs_reg[26]_26[13]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[26].fregs_reg[26]_26[14]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[26].fregs_reg[26]_26[15]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[26].fregs_reg[26]_26[16]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[26].fregs_reg[26]_26[17]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[26].fregs_reg[26]_26[18]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[26].fregs_reg[26]_26[19]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[26].fregs_reg[26]_26[20]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[26].fregs_reg[26]_26[21]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[26].fregs_reg[26]_26[22]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[26].fregs_reg[26]_26[23]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[26].fregs_reg[26]_26[24]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[26].fregs_reg[26]_26[25]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[26].fregs_reg[26]_26[26]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[26].fregs_reg[26]_26[27]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[26].fregs_reg[26]_26[28]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[26].fregs_reg[26]_26[29]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[26].fregs_reg[26]_26[30]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[26].fregs_reg[26]_26[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe21]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe21]
connect_debug_port u_ila_0/probe21 [get_nets [list {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[9].fregs_reg[9]_9[0]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[9].fregs_reg[9]_9[1]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[9].fregs_reg[9]_9[2]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[9].fregs_reg[9]_9[3]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[9].fregs_reg[9]_9[4]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[9].fregs_reg[9]_9[5]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[9].fregs_reg[9]_9[6]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[9].fregs_reg[9]_9[7]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[9].fregs_reg[9]_9[8]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[9].fregs_reg[9]_9[9]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[9].fregs_reg[9]_9[10]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[9].fregs_reg[9]_9[11]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[9].fregs_reg[9]_9[12]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[9].fregs_reg[9]_9[13]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[9].fregs_reg[9]_9[14]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[9].fregs_reg[9]_9[15]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[9].fregs_reg[9]_9[16]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[9].fregs_reg[9]_9[17]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[9].fregs_reg[9]_9[18]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[9].fregs_reg[9]_9[19]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[9].fregs_reg[9]_9[20]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[9].fregs_reg[9]_9[21]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[9].fregs_reg[9]_9[22]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[9].fregs_reg[9]_9[23]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[9].fregs_reg[9]_9[24]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[9].fregs_reg[9]_9[25]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[9].fregs_reg[9]_9[26]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[9].fregs_reg[9]_9[27]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[9].fregs_reg[9]_9[28]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[9].fregs_reg[9]_9[29]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[9].fregs_reg[9]_9[30]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[9].fregs_reg[9]_9[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe22]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe22]
connect_debug_port u_ila_0/probe22 [get_nets [list {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[7].fregs_reg[7]_7[0]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[7].fregs_reg[7]_7[1]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[7].fregs_reg[7]_7[2]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[7].fregs_reg[7]_7[3]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[7].fregs_reg[7]_7[4]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[7].fregs_reg[7]_7[5]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[7].fregs_reg[7]_7[6]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[7].fregs_reg[7]_7[7]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[7].fregs_reg[7]_7[8]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[7].fregs_reg[7]_7[9]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[7].fregs_reg[7]_7[10]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[7].fregs_reg[7]_7[11]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[7].fregs_reg[7]_7[12]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[7].fregs_reg[7]_7[13]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[7].fregs_reg[7]_7[14]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[7].fregs_reg[7]_7[15]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[7].fregs_reg[7]_7[16]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[7].fregs_reg[7]_7[17]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[7].fregs_reg[7]_7[18]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[7].fregs_reg[7]_7[19]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[7].fregs_reg[7]_7[20]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[7].fregs_reg[7]_7[21]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[7].fregs_reg[7]_7[22]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[7].fregs_reg[7]_7[23]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[7].fregs_reg[7]_7[24]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[7].fregs_reg[7]_7[25]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[7].fregs_reg[7]_7[26]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[7].fregs_reg[7]_7[27]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[7].fregs_reg[7]_7[28]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[7].fregs_reg[7]_7[29]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[7].fregs_reg[7]_7[30]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[7].fregs_reg[7]_7[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe23]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe23]
connect_debug_port u_ila_0/probe23 [get_nets [list {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[8].fregs_reg[8]_8[0]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[8].fregs_reg[8]_8[1]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[8].fregs_reg[8]_8[2]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[8].fregs_reg[8]_8[3]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[8].fregs_reg[8]_8[4]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[8].fregs_reg[8]_8[5]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[8].fregs_reg[8]_8[6]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[8].fregs_reg[8]_8[7]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[8].fregs_reg[8]_8[8]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[8].fregs_reg[8]_8[9]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[8].fregs_reg[8]_8[10]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[8].fregs_reg[8]_8[11]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[8].fregs_reg[8]_8[12]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[8].fregs_reg[8]_8[13]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[8].fregs_reg[8]_8[14]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[8].fregs_reg[8]_8[15]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[8].fregs_reg[8]_8[16]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[8].fregs_reg[8]_8[17]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[8].fregs_reg[8]_8[18]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[8].fregs_reg[8]_8[19]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[8].fregs_reg[8]_8[20]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[8].fregs_reg[8]_8[21]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[8].fregs_reg[8]_8[22]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[8].fregs_reg[8]_8[23]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[8].fregs_reg[8]_8[24]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[8].fregs_reg[8]_8[25]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[8].fregs_reg[8]_8[26]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[8].fregs_reg[8]_8[27]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[8].fregs_reg[8]_8[28]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[8].fregs_reg[8]_8[29]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[8].fregs_reg[8]_8[30]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[8].fregs_reg[8]_8[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe24]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe24]
connect_debug_port u_ila_0/probe24 [get_nets [list {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[6].fregs_reg[6]_6[0]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[6].fregs_reg[6]_6[1]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[6].fregs_reg[6]_6[2]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[6].fregs_reg[6]_6[3]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[6].fregs_reg[6]_6[4]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[6].fregs_reg[6]_6[5]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[6].fregs_reg[6]_6[6]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[6].fregs_reg[6]_6[7]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[6].fregs_reg[6]_6[8]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[6].fregs_reg[6]_6[9]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[6].fregs_reg[6]_6[10]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[6].fregs_reg[6]_6[11]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[6].fregs_reg[6]_6[12]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[6].fregs_reg[6]_6[13]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[6].fregs_reg[6]_6[14]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[6].fregs_reg[6]_6[15]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[6].fregs_reg[6]_6[16]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[6].fregs_reg[6]_6[17]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[6].fregs_reg[6]_6[18]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[6].fregs_reg[6]_6[19]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[6].fregs_reg[6]_6[20]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[6].fregs_reg[6]_6[21]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[6].fregs_reg[6]_6[22]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[6].fregs_reg[6]_6[23]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[6].fregs_reg[6]_6[24]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[6].fregs_reg[6]_6[25]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[6].fregs_reg[6]_6[26]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[6].fregs_reg[6]_6[27]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[6].fregs_reg[6]_6[28]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[6].fregs_reg[6]_6[29]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[6].fregs_reg[6]_6[30]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[6].fregs_reg[6]_6[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe25]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe25]
connect_debug_port u_ila_0/probe25 [get_nets [list {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[30].fregs_reg[30]_30[0]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[30].fregs_reg[30]_30[1]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[30].fregs_reg[30]_30[2]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[30].fregs_reg[30]_30[3]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[30].fregs_reg[30]_30[4]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[30].fregs_reg[30]_30[5]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[30].fregs_reg[30]_30[6]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[30].fregs_reg[30]_30[7]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[30].fregs_reg[30]_30[8]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[30].fregs_reg[30]_30[9]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[30].fregs_reg[30]_30[10]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[30].fregs_reg[30]_30[11]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[30].fregs_reg[30]_30[12]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[30].fregs_reg[30]_30[13]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[30].fregs_reg[30]_30[14]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[30].fregs_reg[30]_30[15]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[30].fregs_reg[30]_30[16]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[30].fregs_reg[30]_30[17]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[30].fregs_reg[30]_30[18]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[30].fregs_reg[30]_30[19]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[30].fregs_reg[30]_30[20]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[30].fregs_reg[30]_30[21]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[30].fregs_reg[30]_30[22]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[30].fregs_reg[30]_30[23]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[30].fregs_reg[30]_30[24]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[30].fregs_reg[30]_30[25]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[30].fregs_reg[30]_30[26]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[30].fregs_reg[30]_30[27]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[30].fregs_reg[30]_30[28]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[30].fregs_reg[30]_30[29]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[30].fregs_reg[30]_30[30]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[30].fregs_reg[30]_30[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe26]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe26]
connect_debug_port u_ila_0/probe26 [get_nets [list {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[4].fregs_reg[4]_4[0]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[4].fregs_reg[4]_4[1]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[4].fregs_reg[4]_4[2]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[4].fregs_reg[4]_4[3]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[4].fregs_reg[4]_4[4]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[4].fregs_reg[4]_4[5]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[4].fregs_reg[4]_4[6]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[4].fregs_reg[4]_4[7]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[4].fregs_reg[4]_4[8]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[4].fregs_reg[4]_4[9]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[4].fregs_reg[4]_4[10]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[4].fregs_reg[4]_4[11]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[4].fregs_reg[4]_4[12]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[4].fregs_reg[4]_4[13]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[4].fregs_reg[4]_4[14]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[4].fregs_reg[4]_4[15]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[4].fregs_reg[4]_4[16]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[4].fregs_reg[4]_4[17]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[4].fregs_reg[4]_4[18]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[4].fregs_reg[4]_4[19]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[4].fregs_reg[4]_4[20]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[4].fregs_reg[4]_4[21]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[4].fregs_reg[4]_4[22]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[4].fregs_reg[4]_4[23]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[4].fregs_reg[4]_4[24]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[4].fregs_reg[4]_4[25]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[4].fregs_reg[4]_4[26]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[4].fregs_reg[4]_4[27]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[4].fregs_reg[4]_4[28]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[4].fregs_reg[4]_4[29]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[4].fregs_reg[4]_4[30]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[4].fregs_reg[4]_4[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe27]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe27]
connect_debug_port u_ila_0/probe27 [get_nets [list {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[3].fregs_reg[3]_3[0]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[3].fregs_reg[3]_3[1]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[3].fregs_reg[3]_3[2]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[3].fregs_reg[3]_3[3]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[3].fregs_reg[3]_3[4]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[3].fregs_reg[3]_3[5]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[3].fregs_reg[3]_3[6]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[3].fregs_reg[3]_3[7]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[3].fregs_reg[3]_3[8]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[3].fregs_reg[3]_3[9]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[3].fregs_reg[3]_3[10]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[3].fregs_reg[3]_3[11]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[3].fregs_reg[3]_3[12]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[3].fregs_reg[3]_3[13]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[3].fregs_reg[3]_3[14]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[3].fregs_reg[3]_3[15]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[3].fregs_reg[3]_3[16]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[3].fregs_reg[3]_3[17]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[3].fregs_reg[3]_3[18]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[3].fregs_reg[3]_3[19]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[3].fregs_reg[3]_3[20]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[3].fregs_reg[3]_3[21]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[3].fregs_reg[3]_3[22]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[3].fregs_reg[3]_3[23]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[3].fregs_reg[3]_3[24]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[3].fregs_reg[3]_3[25]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[3].fregs_reg[3]_3[26]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[3].fregs_reg[3]_3[27]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[3].fregs_reg[3]_3[28]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[3].fregs_reg[3]_3[29]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[3].fregs_reg[3]_3[30]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[3].fregs_reg[3]_3[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe28]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe28]
connect_debug_port u_ila_0/probe28 [get_nets [list {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[5].fregs_reg[5]_5[0]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[5].fregs_reg[5]_5[1]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[5].fregs_reg[5]_5[2]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[5].fregs_reg[5]_5[3]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[5].fregs_reg[5]_5[4]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[5].fregs_reg[5]_5[5]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[5].fregs_reg[5]_5[6]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[5].fregs_reg[5]_5[7]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[5].fregs_reg[5]_5[8]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[5].fregs_reg[5]_5[9]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[5].fregs_reg[5]_5[10]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[5].fregs_reg[5]_5[11]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[5].fregs_reg[5]_5[12]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[5].fregs_reg[5]_5[13]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[5].fregs_reg[5]_5[14]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[5].fregs_reg[5]_5[15]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[5].fregs_reg[5]_5[16]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[5].fregs_reg[5]_5[17]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[5].fregs_reg[5]_5[18]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[5].fregs_reg[5]_5[19]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[5].fregs_reg[5]_5[20]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[5].fregs_reg[5]_5[21]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[5].fregs_reg[5]_5[22]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[5].fregs_reg[5]_5[23]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[5].fregs_reg[5]_5[24]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[5].fregs_reg[5]_5[25]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[5].fregs_reg[5]_5[26]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[5].fregs_reg[5]_5[27]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[5].fregs_reg[5]_5[28]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[5].fregs_reg[5]_5[29]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[5].fregs_reg[5]_5[30]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[5].fregs_reg[5]_5[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe29]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe29]
connect_debug_port u_ila_0/probe29 [get_nets [list {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[29].fregs_reg[29]_29[0]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[29].fregs_reg[29]_29[1]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[29].fregs_reg[29]_29[2]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[29].fregs_reg[29]_29[3]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[29].fregs_reg[29]_29[4]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[29].fregs_reg[29]_29[5]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[29].fregs_reg[29]_29[6]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[29].fregs_reg[29]_29[7]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[29].fregs_reg[29]_29[8]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[29].fregs_reg[29]_29[9]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[29].fregs_reg[29]_29[10]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[29].fregs_reg[29]_29[11]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[29].fregs_reg[29]_29[12]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[29].fregs_reg[29]_29[13]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[29].fregs_reg[29]_29[14]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[29].fregs_reg[29]_29[15]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[29].fregs_reg[29]_29[16]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[29].fregs_reg[29]_29[17]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[29].fregs_reg[29]_29[18]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[29].fregs_reg[29]_29[19]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[29].fregs_reg[29]_29[20]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[29].fregs_reg[29]_29[21]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[29].fregs_reg[29]_29[22]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[29].fregs_reg[29]_29[23]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[29].fregs_reg[29]_29[24]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[29].fregs_reg[29]_29[25]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[29].fregs_reg[29]_29[26]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[29].fregs_reg[29]_29[27]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[29].fregs_reg[29]_29[28]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[29].fregs_reg[29]_29[29]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[29].fregs_reg[29]_29[30]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[29].fregs_reg[29]_29[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe30]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe30]
connect_debug_port u_ila_0/probe30 [get_nets [list {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[28].fregs_reg[28]_28[0]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[28].fregs_reg[28]_28[1]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[28].fregs_reg[28]_28[2]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[28].fregs_reg[28]_28[3]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[28].fregs_reg[28]_28[4]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[28].fregs_reg[28]_28[5]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[28].fregs_reg[28]_28[6]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[28].fregs_reg[28]_28[7]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[28].fregs_reg[28]_28[8]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[28].fregs_reg[28]_28[9]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[28].fregs_reg[28]_28[10]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[28].fregs_reg[28]_28[11]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[28].fregs_reg[28]_28[12]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[28].fregs_reg[28]_28[13]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[28].fregs_reg[28]_28[14]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[28].fregs_reg[28]_28[15]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[28].fregs_reg[28]_28[16]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[28].fregs_reg[28]_28[17]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[28].fregs_reg[28]_28[18]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[28].fregs_reg[28]_28[19]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[28].fregs_reg[28]_28[20]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[28].fregs_reg[28]_28[21]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[28].fregs_reg[28]_28[22]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[28].fregs_reg[28]_28[23]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[28].fregs_reg[28]_28[24]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[28].fregs_reg[28]_28[25]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[28].fregs_reg[28]_28[26]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[28].fregs_reg[28]_28[27]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[28].fregs_reg[28]_28[28]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[28].fregs_reg[28]_28[29]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[28].fregs_reg[28]_28[30]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[28].fregs_reg[28]_28[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe31]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe31]
connect_debug_port u_ila_0/probe31 [get_nets [list {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[27].fregs_reg[27]_27[0]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[27].fregs_reg[27]_27[1]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[27].fregs_reg[27]_27[2]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[27].fregs_reg[27]_27[3]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[27].fregs_reg[27]_27[4]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[27].fregs_reg[27]_27[5]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[27].fregs_reg[27]_27[6]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[27].fregs_reg[27]_27[7]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[27].fregs_reg[27]_27[8]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[27].fregs_reg[27]_27[9]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[27].fregs_reg[27]_27[10]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[27].fregs_reg[27]_27[11]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[27].fregs_reg[27]_27[12]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[27].fregs_reg[27]_27[13]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[27].fregs_reg[27]_27[14]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[27].fregs_reg[27]_27[15]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[27].fregs_reg[27]_27[16]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[27].fregs_reg[27]_27[17]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[27].fregs_reg[27]_27[18]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[27].fregs_reg[27]_27[19]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[27].fregs_reg[27]_27[20]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[27].fregs_reg[27]_27[21]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[27].fregs_reg[27]_27[22]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[27].fregs_reg[27]_27[23]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[27].fregs_reg[27]_27[24]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[27].fregs_reg[27]_27[25]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[27].fregs_reg[27]_27[26]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[27].fregs_reg[27]_27[27]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[27].fregs_reg[27]_27[28]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[27].fregs_reg[27]_27[29]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[27].fregs_reg[27]_27[30]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[27].fregs_reg[27]_27[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe32]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe32]
connect_debug_port u_ila_0/probe32 [get_nets [list {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[5].iregs_reg[5][0]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[5].iregs_reg[5][1]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[5].iregs_reg[5][2]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[5].iregs_reg[5][3]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[5].iregs_reg[5][4]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[5].iregs_reg[5][5]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[5].iregs_reg[5][6]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[5].iregs_reg[5][7]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[5].iregs_reg[5][8]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[5].iregs_reg[5][9]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[5].iregs_reg[5][10]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[5].iregs_reg[5][11]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[5].iregs_reg[5][12]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[5].iregs_reg[5][13]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[5].iregs_reg[5][14]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[5].iregs_reg[5][15]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[5].iregs_reg[5][16]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[5].iregs_reg[5][17]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[5].iregs_reg[5][18]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[5].iregs_reg[5][19]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[5].iregs_reg[5][20]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[5].iregs_reg[5][21]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[5].iregs_reg[5][22]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[5].iregs_reg[5][23]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[5].iregs_reg[5][24]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[5].iregs_reg[5][25]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[5].iregs_reg[5][26]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[5].iregs_reg[5][27]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[5].iregs_reg[5][28]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[5].iregs_reg[5][29]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[5].iregs_reg[5][30]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[5].iregs_reg[5][31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe33]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe33]
connect_debug_port u_ila_0/probe33 [get_nets [list {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[4].iregs_reg[4][0]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[4].iregs_reg[4][1]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[4].iregs_reg[4][2]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[4].iregs_reg[4][3]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[4].iregs_reg[4][4]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[4].iregs_reg[4][5]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[4].iregs_reg[4][6]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[4].iregs_reg[4][7]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[4].iregs_reg[4][8]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[4].iregs_reg[4][9]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[4].iregs_reg[4][10]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[4].iregs_reg[4][11]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[4].iregs_reg[4][12]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[4].iregs_reg[4][13]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[4].iregs_reg[4][14]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[4].iregs_reg[4][15]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[4].iregs_reg[4][16]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[4].iregs_reg[4][17]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[4].iregs_reg[4][18]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[4].iregs_reg[4][19]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[4].iregs_reg[4][20]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[4].iregs_reg[4][21]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[4].iregs_reg[4][22]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[4].iregs_reg[4][23]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[4].iregs_reg[4][24]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[4].iregs_reg[4][25]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[4].iregs_reg[4][26]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[4].iregs_reg[4][27]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[4].iregs_reg[4][28]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[4].iregs_reg[4][29]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[4].iregs_reg[4][30]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[4].iregs_reg[4][31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe34]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe34]
connect_debug_port u_ila_0/probe34 [get_nets [list {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[3].iregs_reg[3][0]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[3].iregs_reg[3][1]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[3].iregs_reg[3][2]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[3].iregs_reg[3][3]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[3].iregs_reg[3][4]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[3].iregs_reg[3][5]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[3].iregs_reg[3][6]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[3].iregs_reg[3][7]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[3].iregs_reg[3][8]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[3].iregs_reg[3][9]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[3].iregs_reg[3][10]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[3].iregs_reg[3][11]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[3].iregs_reg[3][12]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[3].iregs_reg[3][13]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[3].iregs_reg[3][14]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[3].iregs_reg[3][15]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[3].iregs_reg[3][16]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[3].iregs_reg[3][17]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[3].iregs_reg[3][18]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[3].iregs_reg[3][19]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[3].iregs_reg[3][20]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[3].iregs_reg[3][21]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[3].iregs_reg[3][22]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[3].iregs_reg[3][23]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[3].iregs_reg[3][24]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[3].iregs_reg[3][25]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[3].iregs_reg[3][26]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[3].iregs_reg[3][27]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[3].iregs_reg[3][28]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[3].iregs_reg[3][29]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[3].iregs_reg[3][30]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[3].iregs_reg[3][31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe35]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe35]
connect_debug_port u_ila_0/probe35 [get_nets [list {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[31].iregs_reg[31][0]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[31].iregs_reg[31][1]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[31].iregs_reg[31][2]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[31].iregs_reg[31][3]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[31].iregs_reg[31][4]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[31].iregs_reg[31][5]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[31].iregs_reg[31][6]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[31].iregs_reg[31][7]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[31].iregs_reg[31][8]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[31].iregs_reg[31][9]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[31].iregs_reg[31][10]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[31].iregs_reg[31][11]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[31].iregs_reg[31][12]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[31].iregs_reg[31][13]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[31].iregs_reg[31][14]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[31].iregs_reg[31][15]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[31].iregs_reg[31][16]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[31].iregs_reg[31][17]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[31].iregs_reg[31][18]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[31].iregs_reg[31][19]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[31].iregs_reg[31][20]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[31].iregs_reg[31][21]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[31].iregs_reg[31][22]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[31].iregs_reg[31][23]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[31].iregs_reg[31][24]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[31].iregs_reg[31][25]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[31].iregs_reg[31][26]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[31].iregs_reg[31][27]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[31].iregs_reg[31][28]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[31].iregs_reg[31][29]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[31].iregs_reg[31][30]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[31].iregs_reg[31][31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe36]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe36]
connect_debug_port u_ila_0/probe36 [get_nets [list {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[30].iregs_reg[30][0]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[30].iregs_reg[30][1]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[30].iregs_reg[30][2]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[30].iregs_reg[30][3]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[30].iregs_reg[30][4]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[30].iregs_reg[30][5]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[30].iregs_reg[30][6]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[30].iregs_reg[30][7]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[30].iregs_reg[30][8]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[30].iregs_reg[30][9]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[30].iregs_reg[30][10]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[30].iregs_reg[30][11]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[30].iregs_reg[30][12]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[30].iregs_reg[30][13]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[30].iregs_reg[30][14]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[30].iregs_reg[30][15]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[30].iregs_reg[30][16]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[30].iregs_reg[30][17]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[30].iregs_reg[30][18]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[30].iregs_reg[30][19]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[30].iregs_reg[30][20]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[30].iregs_reg[30][21]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[30].iregs_reg[30][22]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[30].iregs_reg[30][23]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[30].iregs_reg[30][24]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[30].iregs_reg[30][25]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[30].iregs_reg[30][26]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[30].iregs_reg[30][27]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[30].iregs_reg[30][28]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[30].iregs_reg[30][29]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[30].iregs_reg[30][30]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[30].iregs_reg[30][31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe37]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe37]
connect_debug_port u_ila_0/probe37 [get_nets [list {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[2].iregs_reg[2][0]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[2].iregs_reg[2][1]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[2].iregs_reg[2][2]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[2].iregs_reg[2][3]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[2].iregs_reg[2][4]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[2].iregs_reg[2][5]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[2].iregs_reg[2][6]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[2].iregs_reg[2][7]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[2].iregs_reg[2][8]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[2].iregs_reg[2][9]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[2].iregs_reg[2][10]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[2].iregs_reg[2][11]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[2].iregs_reg[2][12]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[2].iregs_reg[2][13]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[2].iregs_reg[2][14]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[2].iregs_reg[2][15]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[2].iregs_reg[2][16]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[2].iregs_reg[2][17]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[2].iregs_reg[2][18]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[2].iregs_reg[2][19]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[2].iregs_reg[2][20]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[2].iregs_reg[2][21]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[2].iregs_reg[2][22]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[2].iregs_reg[2][23]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[2].iregs_reg[2][24]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[2].iregs_reg[2][25]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[2].iregs_reg[2][26]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[2].iregs_reg[2][27]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[2].iregs_reg[2][28]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[2].iregs_reg[2][29]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[2].iregs_reg[2][30]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[2].iregs_reg[2][31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe38]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe38]
connect_debug_port u_ila_0/probe38 [get_nets [list {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[29].iregs_reg[29][0]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[29].iregs_reg[29][1]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[29].iregs_reg[29][2]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[29].iregs_reg[29][3]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[29].iregs_reg[29][4]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[29].iregs_reg[29][5]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[29].iregs_reg[29][6]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[29].iregs_reg[29][7]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[29].iregs_reg[29][8]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[29].iregs_reg[29][9]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[29].iregs_reg[29][10]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[29].iregs_reg[29][11]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[29].iregs_reg[29][12]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[29].iregs_reg[29][13]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[29].iregs_reg[29][14]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[29].iregs_reg[29][15]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[29].iregs_reg[29][16]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[29].iregs_reg[29][17]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[29].iregs_reg[29][18]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[29].iregs_reg[29][19]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[29].iregs_reg[29][20]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[29].iregs_reg[29][21]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[29].iregs_reg[29][22]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[29].iregs_reg[29][23]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[29].iregs_reg[29][24]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[29].iregs_reg[29][25]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[29].iregs_reg[29][26]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[29].iregs_reg[29][27]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[29].iregs_reg[29][28]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[29].iregs_reg[29][29]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[29].iregs_reg[29][30]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[29].iregs_reg[29][31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe39]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe39]
connect_debug_port u_ila_0/probe39 [get_nets [list {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[28].iregs_reg[28][0]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[28].iregs_reg[28][1]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[28].iregs_reg[28][2]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[28].iregs_reg[28][3]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[28].iregs_reg[28][4]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[28].iregs_reg[28][5]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[28].iregs_reg[28][6]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[28].iregs_reg[28][7]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[28].iregs_reg[28][8]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[28].iregs_reg[28][9]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[28].iregs_reg[28][10]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[28].iregs_reg[28][11]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[28].iregs_reg[28][12]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[28].iregs_reg[28][13]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[28].iregs_reg[28][14]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[28].iregs_reg[28][15]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[28].iregs_reg[28][16]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[28].iregs_reg[28][17]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[28].iregs_reg[28][18]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[28].iregs_reg[28][19]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[28].iregs_reg[28][20]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[28].iregs_reg[28][21]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[28].iregs_reg[28][22]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[28].iregs_reg[28][23]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[28].iregs_reg[28][24]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[28].iregs_reg[28][25]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[28].iregs_reg[28][26]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[28].iregs_reg[28][27]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[28].iregs_reg[28][28]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[28].iregs_reg[28][29]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[28].iregs_reg[28][30]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[28].iregs_reg[28][31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe40]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe40]
connect_debug_port u_ila_0/probe40 [get_nets [list {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[27].iregs_reg[27][0]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[27].iregs_reg[27][1]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[27].iregs_reg[27][2]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[27].iregs_reg[27][3]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[27].iregs_reg[27][4]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[27].iregs_reg[27][5]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[27].iregs_reg[27][6]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[27].iregs_reg[27][7]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[27].iregs_reg[27][8]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[27].iregs_reg[27][9]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[27].iregs_reg[27][10]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[27].iregs_reg[27][11]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[27].iregs_reg[27][12]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[27].iregs_reg[27][13]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[27].iregs_reg[27][14]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[27].iregs_reg[27][15]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[27].iregs_reg[27][16]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[27].iregs_reg[27][17]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[27].iregs_reg[27][18]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[27].iregs_reg[27][19]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[27].iregs_reg[27][20]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[27].iregs_reg[27][21]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[27].iregs_reg[27][22]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[27].iregs_reg[27][23]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[27].iregs_reg[27][24]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[27].iregs_reg[27][25]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[27].iregs_reg[27][26]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[27].iregs_reg[27][27]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[27].iregs_reg[27][28]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[27].iregs_reg[27][29]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[27].iregs_reg[27][30]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[27].iregs_reg[27][31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe41]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe41]
connect_debug_port u_ila_0/probe41 [get_nets [list {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[26].iregs_reg[26][0]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[26].iregs_reg[26][1]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[26].iregs_reg[26][2]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[26].iregs_reg[26][3]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[26].iregs_reg[26][4]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[26].iregs_reg[26][5]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[26].iregs_reg[26][6]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[26].iregs_reg[26][7]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[26].iregs_reg[26][8]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[26].iregs_reg[26][9]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[26].iregs_reg[26][10]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[26].iregs_reg[26][11]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[26].iregs_reg[26][12]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[26].iregs_reg[26][13]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[26].iregs_reg[26][14]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[26].iregs_reg[26][15]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[26].iregs_reg[26][16]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[26].iregs_reg[26][17]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[26].iregs_reg[26][18]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[26].iregs_reg[26][19]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[26].iregs_reg[26][20]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[26].iregs_reg[26][21]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[26].iregs_reg[26][22]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[26].iregs_reg[26][23]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[26].iregs_reg[26][24]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[26].iregs_reg[26][25]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[26].iregs_reg[26][26]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[26].iregs_reg[26][27]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[26].iregs_reg[26][28]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[26].iregs_reg[26][29]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[26].iregs_reg[26][30]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[26].iregs_reg[26][31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe42]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe42]
connect_debug_port u_ila_0/probe42 [get_nets [list {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[25].iregs_reg[25][0]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[25].iregs_reg[25][1]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[25].iregs_reg[25][2]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[25].iregs_reg[25][3]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[25].iregs_reg[25][4]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[25].iregs_reg[25][5]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[25].iregs_reg[25][6]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[25].iregs_reg[25][7]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[25].iregs_reg[25][8]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[25].iregs_reg[25][9]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[25].iregs_reg[25][10]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[25].iregs_reg[25][11]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[25].iregs_reg[25][12]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[25].iregs_reg[25][13]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[25].iregs_reg[25][14]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[25].iregs_reg[25][15]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[25].iregs_reg[25][16]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[25].iregs_reg[25][17]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[25].iregs_reg[25][18]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[25].iregs_reg[25][19]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[25].iregs_reg[25][20]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[25].iregs_reg[25][21]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[25].iregs_reg[25][22]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[25].iregs_reg[25][23]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[25].iregs_reg[25][24]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[25].iregs_reg[25][25]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[25].iregs_reg[25][26]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[25].iregs_reg[25][27]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[25].iregs_reg[25][28]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[25].iregs_reg[25][29]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[25].iregs_reg[25][30]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[25].iregs_reg[25][31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe43]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe43]
connect_debug_port u_ila_0/probe43 [get_nets [list {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[24].iregs_reg[24][0]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[24].iregs_reg[24][1]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[24].iregs_reg[24][2]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[24].iregs_reg[24][3]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[24].iregs_reg[24][4]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[24].iregs_reg[24][5]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[24].iregs_reg[24][6]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[24].iregs_reg[24][7]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[24].iregs_reg[24][8]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[24].iregs_reg[24][9]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[24].iregs_reg[24][10]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[24].iregs_reg[24][11]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[24].iregs_reg[24][12]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[24].iregs_reg[24][13]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[24].iregs_reg[24][14]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[24].iregs_reg[24][15]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[24].iregs_reg[24][16]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[24].iregs_reg[24][17]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[24].iregs_reg[24][18]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[24].iregs_reg[24][19]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[24].iregs_reg[24][20]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[24].iregs_reg[24][21]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[24].iregs_reg[24][22]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[24].iregs_reg[24][23]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[24].iregs_reg[24][24]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[24].iregs_reg[24][25]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[24].iregs_reg[24][26]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[24].iregs_reg[24][27]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[24].iregs_reg[24][28]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[24].iregs_reg[24][29]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[24].iregs_reg[24][30]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[24].iregs_reg[24][31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe44]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe44]
connect_debug_port u_ila_0/probe44 [get_nets [list {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[23].iregs_reg[23][0]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[23].iregs_reg[23][1]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[23].iregs_reg[23][2]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[23].iregs_reg[23][3]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[23].iregs_reg[23][4]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[23].iregs_reg[23][5]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[23].iregs_reg[23][6]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[23].iregs_reg[23][7]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[23].iregs_reg[23][8]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[23].iregs_reg[23][9]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[23].iregs_reg[23][10]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[23].iregs_reg[23][11]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[23].iregs_reg[23][12]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[23].iregs_reg[23][13]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[23].iregs_reg[23][14]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[23].iregs_reg[23][15]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[23].iregs_reg[23][16]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[23].iregs_reg[23][17]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[23].iregs_reg[23][18]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[23].iregs_reg[23][19]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[23].iregs_reg[23][20]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[23].iregs_reg[23][21]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[23].iregs_reg[23][22]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[23].iregs_reg[23][23]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[23].iregs_reg[23][24]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[23].iregs_reg[23][25]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[23].iregs_reg[23][26]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[23].iregs_reg[23][27]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[23].iregs_reg[23][28]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[23].iregs_reg[23][29]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[23].iregs_reg[23][30]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[23].iregs_reg[23][31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe45]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe45]
connect_debug_port u_ila_0/probe45 [get_nets [list {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[22].iregs_reg[22][0]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[22].iregs_reg[22][1]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[22].iregs_reg[22][2]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[22].iregs_reg[22][3]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[22].iregs_reg[22][4]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[22].iregs_reg[22][5]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[22].iregs_reg[22][6]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[22].iregs_reg[22][7]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[22].iregs_reg[22][8]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[22].iregs_reg[22][9]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[22].iregs_reg[22][10]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[22].iregs_reg[22][11]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[22].iregs_reg[22][12]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[22].iregs_reg[22][13]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[22].iregs_reg[22][14]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[22].iregs_reg[22][15]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[22].iregs_reg[22][16]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[22].iregs_reg[22][17]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[22].iregs_reg[22][18]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[22].iregs_reg[22][19]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[22].iregs_reg[22][20]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[22].iregs_reg[22][21]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[22].iregs_reg[22][22]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[22].iregs_reg[22][23]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[22].iregs_reg[22][24]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[22].iregs_reg[22][25]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[22].iregs_reg[22][26]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[22].iregs_reg[22][27]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[22].iregs_reg[22][28]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[22].iregs_reg[22][29]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[22].iregs_reg[22][30]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[22].iregs_reg[22][31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe46]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe46]
connect_debug_port u_ila_0/probe46 [get_nets [list {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[21].iregs_reg[21][0]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[21].iregs_reg[21][1]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[21].iregs_reg[21][2]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[21].iregs_reg[21][3]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[21].iregs_reg[21][4]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[21].iregs_reg[21][5]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[21].iregs_reg[21][6]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[21].iregs_reg[21][7]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[21].iregs_reg[21][8]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[21].iregs_reg[21][9]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[21].iregs_reg[21][10]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[21].iregs_reg[21][11]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[21].iregs_reg[21][12]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[21].iregs_reg[21][13]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[21].iregs_reg[21][14]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[21].iregs_reg[21][15]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[21].iregs_reg[21][16]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[21].iregs_reg[21][17]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[21].iregs_reg[21][18]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[21].iregs_reg[21][19]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[21].iregs_reg[21][20]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[21].iregs_reg[21][21]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[21].iregs_reg[21][22]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[21].iregs_reg[21][23]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[21].iregs_reg[21][24]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[21].iregs_reg[21][25]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[21].iregs_reg[21][26]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[21].iregs_reg[21][27]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[21].iregs_reg[21][28]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[21].iregs_reg[21][29]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[21].iregs_reg[21][30]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[21].iregs_reg[21][31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe47]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe47]
connect_debug_port u_ila_0/probe47 [get_nets [list {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[20].iregs_reg[20][0]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[20].iregs_reg[20][1]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[20].iregs_reg[20][2]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[20].iregs_reg[20][3]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[20].iregs_reg[20][4]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[20].iregs_reg[20][5]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[20].iregs_reg[20][6]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[20].iregs_reg[20][7]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[20].iregs_reg[20][8]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[20].iregs_reg[20][9]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[20].iregs_reg[20][10]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[20].iregs_reg[20][11]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[20].iregs_reg[20][12]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[20].iregs_reg[20][13]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[20].iregs_reg[20][14]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[20].iregs_reg[20][15]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[20].iregs_reg[20][16]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[20].iregs_reg[20][17]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[20].iregs_reg[20][18]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[20].iregs_reg[20][19]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[20].iregs_reg[20][20]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[20].iregs_reg[20][21]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[20].iregs_reg[20][22]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[20].iregs_reg[20][23]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[20].iregs_reg[20][24]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[20].iregs_reg[20][25]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[20].iregs_reg[20][26]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[20].iregs_reg[20][27]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[20].iregs_reg[20][28]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[20].iregs_reg[20][29]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[20].iregs_reg[20][30]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[20].iregs_reg[20][31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe48]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe48]
connect_debug_port u_ila_0/probe48 [get_nets [list {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[1].iregs_reg[1][0]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[1].iregs_reg[1][1]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[1].iregs_reg[1][2]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[1].iregs_reg[1][3]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[1].iregs_reg[1][4]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[1].iregs_reg[1][5]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[1].iregs_reg[1][6]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[1].iregs_reg[1][7]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[1].iregs_reg[1][8]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[1].iregs_reg[1][9]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[1].iregs_reg[1][10]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[1].iregs_reg[1][11]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[1].iregs_reg[1][12]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[1].iregs_reg[1][13]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[1].iregs_reg[1][14]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[1].iregs_reg[1][15]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[1].iregs_reg[1][16]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[1].iregs_reg[1][17]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[1].iregs_reg[1][18]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[1].iregs_reg[1][19]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[1].iregs_reg[1][20]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[1].iregs_reg[1][21]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[1].iregs_reg[1][22]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[1].iregs_reg[1][23]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[1].iregs_reg[1][24]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[1].iregs_reg[1][25]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[1].iregs_reg[1][26]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[1].iregs_reg[1][27]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[1].iregs_reg[1][28]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[1].iregs_reg[1][29]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[1].iregs_reg[1][30]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[1].iregs_reg[1][31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe49]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe49]
connect_debug_port u_ila_0/probe49 [get_nets [list {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[19].iregs_reg[19][0]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[19].iregs_reg[19][1]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[19].iregs_reg[19][2]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[19].iregs_reg[19][3]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[19].iregs_reg[19][4]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[19].iregs_reg[19][5]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[19].iregs_reg[19][6]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[19].iregs_reg[19][7]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[19].iregs_reg[19][8]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[19].iregs_reg[19][9]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[19].iregs_reg[19][10]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[19].iregs_reg[19][11]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[19].iregs_reg[19][12]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[19].iregs_reg[19][13]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[19].iregs_reg[19][14]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[19].iregs_reg[19][15]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[19].iregs_reg[19][16]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[19].iregs_reg[19][17]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[19].iregs_reg[19][18]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[19].iregs_reg[19][19]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[19].iregs_reg[19][20]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[19].iregs_reg[19][21]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[19].iregs_reg[19][22]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[19].iregs_reg[19][23]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[19].iregs_reg[19][24]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[19].iregs_reg[19][25]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[19].iregs_reg[19][26]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[19].iregs_reg[19][27]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[19].iregs_reg[19][28]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[19].iregs_reg[19][29]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[19].iregs_reg[19][30]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[19].iregs_reg[19][31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe50]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe50]
connect_debug_port u_ila_0/probe50 [get_nets [list {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[18].iregs_reg[18][0]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[18].iregs_reg[18][1]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[18].iregs_reg[18][2]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[18].iregs_reg[18][3]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[18].iregs_reg[18][4]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[18].iregs_reg[18][5]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[18].iregs_reg[18][6]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[18].iregs_reg[18][7]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[18].iregs_reg[18][8]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[18].iregs_reg[18][9]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[18].iregs_reg[18][10]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[18].iregs_reg[18][11]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[18].iregs_reg[18][12]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[18].iregs_reg[18][13]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[18].iregs_reg[18][14]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[18].iregs_reg[18][15]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[18].iregs_reg[18][16]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[18].iregs_reg[18][17]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[18].iregs_reg[18][18]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[18].iregs_reg[18][19]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[18].iregs_reg[18][20]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[18].iregs_reg[18][21]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[18].iregs_reg[18][22]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[18].iregs_reg[18][23]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[18].iregs_reg[18][24]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[18].iregs_reg[18][25]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[18].iregs_reg[18][26]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[18].iregs_reg[18][27]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[18].iregs_reg[18][28]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[18].iregs_reg[18][29]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[18].iregs_reg[18][30]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[18].iregs_reg[18][31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe51]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe51]
connect_debug_port u_ila_0/probe51 [get_nets [list {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[17].iregs_reg[17][0]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[17].iregs_reg[17][1]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[17].iregs_reg[17][2]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[17].iregs_reg[17][3]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[17].iregs_reg[17][4]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[17].iregs_reg[17][5]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[17].iregs_reg[17][6]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[17].iregs_reg[17][7]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[17].iregs_reg[17][8]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[17].iregs_reg[17][9]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[17].iregs_reg[17][10]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[17].iregs_reg[17][11]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[17].iregs_reg[17][12]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[17].iregs_reg[17][13]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[17].iregs_reg[17][14]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[17].iregs_reg[17][15]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[17].iregs_reg[17][16]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[17].iregs_reg[17][17]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[17].iregs_reg[17][18]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[17].iregs_reg[17][19]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[17].iregs_reg[17][20]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[17].iregs_reg[17][21]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[17].iregs_reg[17][22]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[17].iregs_reg[17][23]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[17].iregs_reg[17][24]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[17].iregs_reg[17][25]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[17].iregs_reg[17][26]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[17].iregs_reg[17][27]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[17].iregs_reg[17][28]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[17].iregs_reg[17][29]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[17].iregs_reg[17][30]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[17].iregs_reg[17][31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe52]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe52]
connect_debug_port u_ila_0/probe52 [get_nets [list {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[16].iregs_reg[16][0]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[16].iregs_reg[16][1]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[16].iregs_reg[16][2]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[16].iregs_reg[16][3]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[16].iregs_reg[16][4]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[16].iregs_reg[16][5]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[16].iregs_reg[16][6]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[16].iregs_reg[16][7]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[16].iregs_reg[16][8]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[16].iregs_reg[16][9]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[16].iregs_reg[16][10]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[16].iregs_reg[16][11]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[16].iregs_reg[16][12]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[16].iregs_reg[16][13]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[16].iregs_reg[16][14]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[16].iregs_reg[16][15]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[16].iregs_reg[16][16]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[16].iregs_reg[16][17]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[16].iregs_reg[16][18]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[16].iregs_reg[16][19]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[16].iregs_reg[16][20]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[16].iregs_reg[16][21]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[16].iregs_reg[16][22]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[16].iregs_reg[16][23]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[16].iregs_reg[16][24]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[16].iregs_reg[16][25]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[16].iregs_reg[16][26]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[16].iregs_reg[16][27]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[16].iregs_reg[16][28]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[16].iregs_reg[16][29]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[16].iregs_reg[16][30]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[16].iregs_reg[16][31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe53]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe53]
connect_debug_port u_ila_0/probe53 [get_nets [list {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[15].iregs_reg[15][0]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[15].iregs_reg[15][1]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[15].iregs_reg[15][2]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[15].iregs_reg[15][3]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[15].iregs_reg[15][4]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[15].iregs_reg[15][5]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[15].iregs_reg[15][6]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[15].iregs_reg[15][7]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[15].iregs_reg[15][8]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[15].iregs_reg[15][9]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[15].iregs_reg[15][10]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[15].iregs_reg[15][11]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[15].iregs_reg[15][12]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[15].iregs_reg[15][13]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[15].iregs_reg[15][14]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[15].iregs_reg[15][15]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[15].iregs_reg[15][16]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[15].iregs_reg[15][17]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[15].iregs_reg[15][18]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[15].iregs_reg[15][19]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[15].iregs_reg[15][20]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[15].iregs_reg[15][21]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[15].iregs_reg[15][22]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[15].iregs_reg[15][23]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[15].iregs_reg[15][24]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[15].iregs_reg[15][25]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[15].iregs_reg[15][26]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[15].iregs_reg[15][27]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[15].iregs_reg[15][28]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[15].iregs_reg[15][29]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[15].iregs_reg[15][30]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[15].iregs_reg[15][31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe54]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe54]
connect_debug_port u_ila_0/probe54 [get_nets [list {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[14].iregs_reg[14][0]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[14].iregs_reg[14][1]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[14].iregs_reg[14][2]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[14].iregs_reg[14][3]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[14].iregs_reg[14][4]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[14].iregs_reg[14][5]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[14].iregs_reg[14][6]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[14].iregs_reg[14][7]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[14].iregs_reg[14][8]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[14].iregs_reg[14][9]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[14].iregs_reg[14][10]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[14].iregs_reg[14][11]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[14].iregs_reg[14][12]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[14].iregs_reg[14][13]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[14].iregs_reg[14][14]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[14].iregs_reg[14][15]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[14].iregs_reg[14][16]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[14].iregs_reg[14][17]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[14].iregs_reg[14][18]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[14].iregs_reg[14][19]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[14].iregs_reg[14][20]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[14].iregs_reg[14][21]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[14].iregs_reg[14][22]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[14].iregs_reg[14][23]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[14].iregs_reg[14][24]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[14].iregs_reg[14][25]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[14].iregs_reg[14][26]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[14].iregs_reg[14][27]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[14].iregs_reg[14][28]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[14].iregs_reg[14][29]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[14].iregs_reg[14][30]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[14].iregs_reg[14][31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe55]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe55]
connect_debug_port u_ila_0/probe55 [get_nets [list {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[13].iregs_reg[13][0]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[13].iregs_reg[13][1]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[13].iregs_reg[13][2]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[13].iregs_reg[13][3]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[13].iregs_reg[13][4]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[13].iregs_reg[13][5]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[13].iregs_reg[13][6]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[13].iregs_reg[13][7]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[13].iregs_reg[13][8]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[13].iregs_reg[13][9]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[13].iregs_reg[13][10]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[13].iregs_reg[13][11]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[13].iregs_reg[13][12]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[13].iregs_reg[13][13]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[13].iregs_reg[13][14]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[13].iregs_reg[13][15]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[13].iregs_reg[13][16]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[13].iregs_reg[13][17]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[13].iregs_reg[13][18]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[13].iregs_reg[13][19]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[13].iregs_reg[13][20]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[13].iregs_reg[13][21]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[13].iregs_reg[13][22]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[13].iregs_reg[13][23]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[13].iregs_reg[13][24]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[13].iregs_reg[13][25]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[13].iregs_reg[13][26]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[13].iregs_reg[13][27]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[13].iregs_reg[13][28]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[13].iregs_reg[13][29]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[13].iregs_reg[13][30]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[13].iregs_reg[13][31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe56]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe56]
connect_debug_port u_ila_0/probe56 [get_nets [list {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[11].iregs_reg[11][0]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[11].iregs_reg[11][1]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[11].iregs_reg[11][2]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[11].iregs_reg[11][3]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[11].iregs_reg[11][4]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[11].iregs_reg[11][5]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[11].iregs_reg[11][6]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[11].iregs_reg[11][7]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[11].iregs_reg[11][8]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[11].iregs_reg[11][9]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[11].iregs_reg[11][10]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[11].iregs_reg[11][11]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[11].iregs_reg[11][12]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[11].iregs_reg[11][13]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[11].iregs_reg[11][14]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[11].iregs_reg[11][15]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[11].iregs_reg[11][16]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[11].iregs_reg[11][17]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[11].iregs_reg[11][18]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[11].iregs_reg[11][19]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[11].iregs_reg[11][20]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[11].iregs_reg[11][21]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[11].iregs_reg[11][22]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[11].iregs_reg[11][23]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[11].iregs_reg[11][24]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[11].iregs_reg[11][25]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[11].iregs_reg[11][26]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[11].iregs_reg[11][27]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[11].iregs_reg[11][28]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[11].iregs_reg[11][29]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[11].iregs_reg[11][30]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[11].iregs_reg[11][31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe57]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe57]
connect_debug_port u_ila_0/probe57 [get_nets [list {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[12].iregs_reg[12][0]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[12].iregs_reg[12][1]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[12].iregs_reg[12][2]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[12].iregs_reg[12][3]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[12].iregs_reg[12][4]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[12].iregs_reg[12][5]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[12].iregs_reg[12][6]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[12].iregs_reg[12][7]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[12].iregs_reg[12][8]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[12].iregs_reg[12][9]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[12].iregs_reg[12][10]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[12].iregs_reg[12][11]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[12].iregs_reg[12][12]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[12].iregs_reg[12][13]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[12].iregs_reg[12][14]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[12].iregs_reg[12][15]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[12].iregs_reg[12][16]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[12].iregs_reg[12][17]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[12].iregs_reg[12][18]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[12].iregs_reg[12][19]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[12].iregs_reg[12][20]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[12].iregs_reg[12][21]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[12].iregs_reg[12][22]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[12].iregs_reg[12][23]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[12].iregs_reg[12][24]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[12].iregs_reg[12][25]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[12].iregs_reg[12][26]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[12].iregs_reg[12][27]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[12].iregs_reg[12][28]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[12].iregs_reg[12][29]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[12].iregs_reg[12][30]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[12].iregs_reg[12][31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe58]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe58]
connect_debug_port u_ila_0/probe58 [get_nets [list {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[8].iregs_reg[8][0]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[8].iregs_reg[8][1]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[8].iregs_reg[8][2]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[8].iregs_reg[8][3]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[8].iregs_reg[8][4]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[8].iregs_reg[8][5]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[8].iregs_reg[8][6]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[8].iregs_reg[8][7]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[8].iregs_reg[8][8]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[8].iregs_reg[8][9]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[8].iregs_reg[8][10]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[8].iregs_reg[8][11]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[8].iregs_reg[8][12]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[8].iregs_reg[8][13]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[8].iregs_reg[8][14]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[8].iregs_reg[8][15]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[8].iregs_reg[8][16]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[8].iregs_reg[8][17]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[8].iregs_reg[8][18]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[8].iregs_reg[8][19]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[8].iregs_reg[8][20]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[8].iregs_reg[8][21]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[8].iregs_reg[8][22]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[8].iregs_reg[8][23]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[8].iregs_reg[8][24]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[8].iregs_reg[8][25]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[8].iregs_reg[8][26]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[8].iregs_reg[8][27]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[8].iregs_reg[8][28]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[8].iregs_reg[8][29]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[8].iregs_reg[8][30]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[8].iregs_reg[8][31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe59]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe59]
connect_debug_port u_ila_0/probe59 [get_nets [list {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[9].iregs_reg[9][0]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[9].iregs_reg[9][1]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[9].iregs_reg[9][2]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[9].iregs_reg[9][3]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[9].iregs_reg[9][4]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[9].iregs_reg[9][5]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[9].iregs_reg[9][6]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[9].iregs_reg[9][7]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[9].iregs_reg[9][8]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[9].iregs_reg[9][9]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[9].iregs_reg[9][10]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[9].iregs_reg[9][11]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[9].iregs_reg[9][12]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[9].iregs_reg[9][13]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[9].iregs_reg[9][14]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[9].iregs_reg[9][15]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[9].iregs_reg[9][16]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[9].iregs_reg[9][17]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[9].iregs_reg[9][18]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[9].iregs_reg[9][19]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[9].iregs_reg[9][20]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[9].iregs_reg[9][21]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[9].iregs_reg[9][22]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[9].iregs_reg[9][23]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[9].iregs_reg[9][24]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[9].iregs_reg[9][25]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[9].iregs_reg[9][26]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[9].iregs_reg[9][27]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[9].iregs_reg[9][28]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[9].iregs_reg[9][29]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[9].iregs_reg[9][30]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[9].iregs_reg[9][31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe60]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe60]
connect_debug_port u_ila_0/probe60 [get_nets [list {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[10].iregs_reg[10][0]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[10].iregs_reg[10][1]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[10].iregs_reg[10][2]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[10].iregs_reg[10][3]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[10].iregs_reg[10][4]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[10].iregs_reg[10][5]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[10].iregs_reg[10][6]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[10].iregs_reg[10][7]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[10].iregs_reg[10][8]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[10].iregs_reg[10][9]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[10].iregs_reg[10][10]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[10].iregs_reg[10][11]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[10].iregs_reg[10][12]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[10].iregs_reg[10][13]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[10].iregs_reg[10][14]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[10].iregs_reg[10][15]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[10].iregs_reg[10][16]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[10].iregs_reg[10][17]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[10].iregs_reg[10][18]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[10].iregs_reg[10][19]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[10].iregs_reg[10][20]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[10].iregs_reg[10][21]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[10].iregs_reg[10][22]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[10].iregs_reg[10][23]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[10].iregs_reg[10][24]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[10].iregs_reg[10][25]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[10].iregs_reg[10][26]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[10].iregs_reg[10][27]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[10].iregs_reg[10][28]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[10].iregs_reg[10][29]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[10].iregs_reg[10][30]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[10].iregs_reg[10][31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe61]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe61]
connect_debug_port u_ila_0/probe61 [get_nets [list {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[6].iregs_reg[6][0]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[6].iregs_reg[6][1]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[6].iregs_reg[6][2]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[6].iregs_reg[6][3]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[6].iregs_reg[6][4]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[6].iregs_reg[6][5]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[6].iregs_reg[6][6]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[6].iregs_reg[6][7]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[6].iregs_reg[6][8]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[6].iregs_reg[6][9]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[6].iregs_reg[6][10]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[6].iregs_reg[6][11]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[6].iregs_reg[6][12]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[6].iregs_reg[6][13]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[6].iregs_reg[6][14]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[6].iregs_reg[6][15]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[6].iregs_reg[6][16]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[6].iregs_reg[6][17]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[6].iregs_reg[6][18]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[6].iregs_reg[6][19]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[6].iregs_reg[6][20]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[6].iregs_reg[6][21]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[6].iregs_reg[6][22]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[6].iregs_reg[6][23]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[6].iregs_reg[6][24]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[6].iregs_reg[6][25]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[6].iregs_reg[6][26]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[6].iregs_reg[6][27]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[6].iregs_reg[6][28]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[6].iregs_reg[6][29]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[6].iregs_reg[6][30]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[6].iregs_reg[6][31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe62]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe62]
connect_debug_port u_ila_0/probe62 [get_nets [list {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[7].iregs_reg[7][0]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[7].iregs_reg[7][1]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[7].iregs_reg[7][2]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[7].iregs_reg[7][3]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[7].iregs_reg[7][4]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[7].iregs_reg[7][5]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[7].iregs_reg[7][6]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[7].iregs_reg[7][7]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[7].iregs_reg[7][8]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[7].iregs_reg[7][9]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[7].iregs_reg[7][10]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[7].iregs_reg[7][11]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[7].iregs_reg[7][12]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[7].iregs_reg[7][13]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[7].iregs_reg[7][14]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[7].iregs_reg[7][15]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[7].iregs_reg[7][16]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[7].iregs_reg[7][17]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[7].iregs_reg[7][18]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[7].iregs_reg[7][19]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[7].iregs_reg[7][20]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[7].iregs_reg[7][21]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[7].iregs_reg[7][22]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[7].iregs_reg[7][23]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[7].iregs_reg[7][24]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[7].iregs_reg[7][25]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[7].iregs_reg[7][26]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[7].iregs_reg[7][27]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[7].iregs_reg[7][28]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[7].iregs_reg[7][29]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[7].iregs_reg[7][30]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[7].iregs_reg[7][31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe63]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe63]
connect_debug_port u_ila_0/probe63 [get_nets [list {design_1_i/core_wrapper_0/port_data_mem_data_we[0]} {design_1_i/core_wrapper_0/port_data_mem_data_we[1]} {design_1_i/core_wrapper_0/port_data_mem_data_we[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe64]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe64]
connect_debug_port u_ila_0/probe64 [get_nets [list {design_1_i/core_wrapper_0/fetch_pc[0]} {design_1_i/core_wrapper_0/fetch_pc[1]} {design_1_i/core_wrapper_0/fetch_pc[2]} {design_1_i/core_wrapper_0/fetch_pc[3]} {design_1_i/core_wrapper_0/fetch_pc[4]} {design_1_i/core_wrapper_0/fetch_pc[5]} {design_1_i/core_wrapper_0/fetch_pc[6]} {design_1_i/core_wrapper_0/fetch_pc[7]} {design_1_i/core_wrapper_0/fetch_pc[8]} {design_1_i/core_wrapper_0/fetch_pc[9]} {design_1_i/core_wrapper_0/fetch_pc[10]} {design_1_i/core_wrapper_0/fetch_pc[11]} {design_1_i/core_wrapper_0/fetch_pc[12]} {design_1_i/core_wrapper_0/fetch_pc[13]} {design_1_i/core_wrapper_0/fetch_pc[14]} {design_1_i/core_wrapper_0/fetch_pc[15]} {design_1_i/core_wrapper_0/fetch_pc[16]} {design_1_i/core_wrapper_0/fetch_pc[17]} {design_1_i/core_wrapper_0/fetch_pc[18]} {design_1_i/core_wrapper_0/fetch_pc[19]} {design_1_i/core_wrapper_0/fetch_pc[20]} {design_1_i/core_wrapper_0/fetch_pc[21]} {design_1_i/core_wrapper_0/fetch_pc[22]} {design_1_i/core_wrapper_0/fetch_pc[23]} {design_1_i/core_wrapper_0/fetch_pc[24]} {design_1_i/core_wrapper_0/fetch_pc[25]} {design_1_i/core_wrapper_0/fetch_pc[26]} {design_1_i/core_wrapper_0/fetch_pc[27]} {design_1_i/core_wrapper_0/fetch_pc[28]} {design_1_i/core_wrapper_0/fetch_pc[29]} {design_1_i/core_wrapper_0/fetch_pc[30]} {design_1_i/core_wrapper_0/fetch_pc[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe65]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe65]
connect_debug_port u_ila_0/probe65 [get_nets [list {design_1_i/core_wrapper_0/_port_data_mem_din[0]} {design_1_i/core_wrapper_0/_port_data_mem_din[1]} {design_1_i/core_wrapper_0/_port_data_mem_din[2]} {design_1_i/core_wrapper_0/_port_data_mem_din[3]} {design_1_i/core_wrapper_0/_port_data_mem_din[4]} {design_1_i/core_wrapper_0/_port_data_mem_din[5]} {design_1_i/core_wrapper_0/_port_data_mem_din[6]} {design_1_i/core_wrapper_0/_port_data_mem_din[7]} {design_1_i/core_wrapper_0/_port_data_mem_din[8]} {design_1_i/core_wrapper_0/_port_data_mem_din[9]} {design_1_i/core_wrapper_0/_port_data_mem_din[10]} {design_1_i/core_wrapper_0/_port_data_mem_din[11]} {design_1_i/core_wrapper_0/_port_data_mem_din[12]} {design_1_i/core_wrapper_0/_port_data_mem_din[13]} {design_1_i/core_wrapper_0/_port_data_mem_din[14]} {design_1_i/core_wrapper_0/_port_data_mem_din[15]} {design_1_i/core_wrapper_0/_port_data_mem_din[16]} {design_1_i/core_wrapper_0/_port_data_mem_din[17]} {design_1_i/core_wrapper_0/_port_data_mem_din[18]} {design_1_i/core_wrapper_0/_port_data_mem_din[19]} {design_1_i/core_wrapper_0/_port_data_mem_din[20]} {design_1_i/core_wrapper_0/_port_data_mem_din[21]} {design_1_i/core_wrapper_0/_port_data_mem_din[22]} {design_1_i/core_wrapper_0/_port_data_mem_din[23]} {design_1_i/core_wrapper_0/_port_data_mem_din[24]} {design_1_i/core_wrapper_0/_port_data_mem_din[25]} {design_1_i/core_wrapper_0/_port_data_mem_din[26]} {design_1_i/core_wrapper_0/_port_data_mem_din[27]} {design_1_i/core_wrapper_0/_port_data_mem_din[28]} {design_1_i/core_wrapper_0/_port_data_mem_din[29]} {design_1_i/core_wrapper_0/_port_data_mem_din[30]} {design_1_i/core_wrapper_0/_port_data_mem_din[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe66]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe66]
connect_debug_port u_ila_0/probe66 [get_nets [list {design_1_i/core_wrapper_0/port_data_mem_addr[0]} {design_1_i/core_wrapper_0/port_data_mem_addr[1]} {design_1_i/core_wrapper_0/port_data_mem_addr[2]} {design_1_i/core_wrapper_0/port_data_mem_addr[3]} {design_1_i/core_wrapper_0/port_data_mem_addr[4]} {design_1_i/core_wrapper_0/port_data_mem_addr[5]} {design_1_i/core_wrapper_0/port_data_mem_addr[6]} {design_1_i/core_wrapper_0/port_data_mem_addr[7]} {design_1_i/core_wrapper_0/port_data_mem_addr[8]} {design_1_i/core_wrapper_0/port_data_mem_addr[9]} {design_1_i/core_wrapper_0/port_data_mem_addr[10]} {design_1_i/core_wrapper_0/port_data_mem_addr[11]} {design_1_i/core_wrapper_0/port_data_mem_addr[12]} {design_1_i/core_wrapper_0/port_data_mem_addr[13]} {design_1_i/core_wrapper_0/port_data_mem_addr[14]} {design_1_i/core_wrapper_0/port_data_mem_addr[15]} {design_1_i/core_wrapper_0/port_data_mem_addr[16]} {design_1_i/core_wrapper_0/port_data_mem_addr[17]} {design_1_i/core_wrapper_0/port_data_mem_addr[18]} {design_1_i/core_wrapper_0/port_data_mem_addr[19]} {design_1_i/core_wrapper_0/port_data_mem_addr[20]} {design_1_i/core_wrapper_0/port_data_mem_addr[21]} {design_1_i/core_wrapper_0/port_data_mem_addr[22]} {design_1_i/core_wrapper_0/port_data_mem_addr[23]} {design_1_i/core_wrapper_0/port_data_mem_addr[24]} {design_1_i/core_wrapper_0/port_data_mem_addr[25]} {design_1_i/core_wrapper_0/port_data_mem_addr[26]} {design_1_i/core_wrapper_0/port_data_mem_addr[27]} {design_1_i/core_wrapper_0/port_data_mem_addr[28]} {design_1_i/core_wrapper_0/port_data_mem_addr[29]} {design_1_i/core_wrapper_0/port_data_mem_addr[30]} {design_1_i/core_wrapper_0/port_data_mem_addr[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe67]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe67]
connect_debug_port u_ila_0/probe67 [get_nets [list {design_1_i/core_wrapper_0/_port_data_mem_dout[0]} {design_1_i/core_wrapper_0/_port_data_mem_dout[1]} {design_1_i/core_wrapper_0/_port_data_mem_dout[2]} {design_1_i/core_wrapper_0/_port_data_mem_dout[3]} {design_1_i/core_wrapper_0/_port_data_mem_dout[4]} {design_1_i/core_wrapper_0/_port_data_mem_dout[5]} {design_1_i/core_wrapper_0/_port_data_mem_dout[6]} {design_1_i/core_wrapper_0/_port_data_mem_dout[7]} {design_1_i/core_wrapper_0/_port_data_mem_dout[8]} {design_1_i/core_wrapper_0/_port_data_mem_dout[9]} {design_1_i/core_wrapper_0/_port_data_mem_dout[10]} {design_1_i/core_wrapper_0/_port_data_mem_dout[11]} {design_1_i/core_wrapper_0/_port_data_mem_dout[12]} {design_1_i/core_wrapper_0/_port_data_mem_dout[13]} {design_1_i/core_wrapper_0/_port_data_mem_dout[14]} {design_1_i/core_wrapper_0/_port_data_mem_dout[15]} {design_1_i/core_wrapper_0/_port_data_mem_dout[16]} {design_1_i/core_wrapper_0/_port_data_mem_dout[17]} {design_1_i/core_wrapper_0/_port_data_mem_dout[18]} {design_1_i/core_wrapper_0/_port_data_mem_dout[19]} {design_1_i/core_wrapper_0/_port_data_mem_dout[20]} {design_1_i/core_wrapper_0/_port_data_mem_dout[21]} {design_1_i/core_wrapper_0/_port_data_mem_dout[22]} {design_1_i/core_wrapper_0/_port_data_mem_dout[23]} {design_1_i/core_wrapper_0/_port_data_mem_dout[24]} {design_1_i/core_wrapper_0/_port_data_mem_dout[25]} {design_1_i/core_wrapper_0/_port_data_mem_dout[26]} {design_1_i/core_wrapper_0/_port_data_mem_dout[27]} {design_1_i/core_wrapper_0/_port_data_mem_dout[28]} {design_1_i/core_wrapper_0/_port_data_mem_dout[29]} {design_1_i/core_wrapper_0/_port_data_mem_dout[30]} {design_1_i/core_wrapper_0/_port_data_mem_dout[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe68]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe68]
connect_debug_port u_ila_0/probe68 [get_nets [list design_1_i/core_wrapper_0/inst/C/freeze ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe69]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe69]
connect_debug_port u_ila_0/probe69 [get_nets [list design_1_i/core_wrapper_0/inst/C/moving ]]
save_constraints
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run impl_1 -prev_step 
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0 ]
endgroup
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list design_1_i/clk_wiz/inst/clk_out1 ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[15].fregs_reg[15]_15[0]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[15].fregs_reg[15]_15[1]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[15].fregs_reg[15]_15[2]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[15].fregs_reg[15]_15[3]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[15].fregs_reg[15]_15[4]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[15].fregs_reg[15]_15[5]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[15].fregs_reg[15]_15[6]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[15].fregs_reg[15]_15[7]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[15].fregs_reg[15]_15[8]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[15].fregs_reg[15]_15[9]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[15].fregs_reg[15]_15[10]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[15].fregs_reg[15]_15[11]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[15].fregs_reg[15]_15[12]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[15].fregs_reg[15]_15[13]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[15].fregs_reg[15]_15[14]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[15].fregs_reg[15]_15[15]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[15].fregs_reg[15]_15[16]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[15].fregs_reg[15]_15[17]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[15].fregs_reg[15]_15[18]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[15].fregs_reg[15]_15[19]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[15].fregs_reg[15]_15[20]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[15].fregs_reg[15]_15[21]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[15].fregs_reg[15]_15[22]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[15].fregs_reg[15]_15[23]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[15].fregs_reg[15]_15[24]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[15].fregs_reg[15]_15[25]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[15].fregs_reg[15]_15[26]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[15].fregs_reg[15]_15[27]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[15].fregs_reg[15]_15[28]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[15].fregs_reg[15]_15[29]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[15].fregs_reg[15]_15[30]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[15].fregs_reg[15]_15[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[14].fregs_reg[14]_14[0]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[14].fregs_reg[14]_14[1]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[14].fregs_reg[14]_14[2]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[14].fregs_reg[14]_14[3]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[14].fregs_reg[14]_14[4]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[14].fregs_reg[14]_14[5]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[14].fregs_reg[14]_14[6]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[14].fregs_reg[14]_14[7]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[14].fregs_reg[14]_14[8]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[14].fregs_reg[14]_14[9]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[14].fregs_reg[14]_14[10]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[14].fregs_reg[14]_14[11]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[14].fregs_reg[14]_14[12]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[14].fregs_reg[14]_14[13]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[14].fregs_reg[14]_14[14]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[14].fregs_reg[14]_14[15]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[14].fregs_reg[14]_14[16]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[14].fregs_reg[14]_14[17]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[14].fregs_reg[14]_14[18]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[14].fregs_reg[14]_14[19]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[14].fregs_reg[14]_14[20]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[14].fregs_reg[14]_14[21]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[14].fregs_reg[14]_14[22]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[14].fregs_reg[14]_14[23]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[14].fregs_reg[14]_14[24]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[14].fregs_reg[14]_14[25]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[14].fregs_reg[14]_14[26]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[14].fregs_reg[14]_14[27]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[14].fregs_reg[14]_14[28]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[14].fregs_reg[14]_14[29]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[14].fregs_reg[14]_14[30]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[14].fregs_reg[14]_14[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[12].fregs_reg[12]_12[0]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[12].fregs_reg[12]_12[1]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[12].fregs_reg[12]_12[2]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[12].fregs_reg[12]_12[3]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[12].fregs_reg[12]_12[4]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[12].fregs_reg[12]_12[5]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[12].fregs_reg[12]_12[6]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[12].fregs_reg[12]_12[7]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[12].fregs_reg[12]_12[8]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[12].fregs_reg[12]_12[9]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[12].fregs_reg[12]_12[10]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[12].fregs_reg[12]_12[11]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[12].fregs_reg[12]_12[12]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[12].fregs_reg[12]_12[13]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[12].fregs_reg[12]_12[14]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[12].fregs_reg[12]_12[15]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[12].fregs_reg[12]_12[16]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[12].fregs_reg[12]_12[17]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[12].fregs_reg[12]_12[18]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[12].fregs_reg[12]_12[19]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[12].fregs_reg[12]_12[20]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[12].fregs_reg[12]_12[21]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[12].fregs_reg[12]_12[22]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[12].fregs_reg[12]_12[23]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[12].fregs_reg[12]_12[24]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[12].fregs_reg[12]_12[25]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[12].fregs_reg[12]_12[26]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[12].fregs_reg[12]_12[27]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[12].fregs_reg[12]_12[28]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[12].fregs_reg[12]_12[29]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[12].fregs_reg[12]_12[30]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[12].fregs_reg[12]_12[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[13].fregs_reg[13]_13[0]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[13].fregs_reg[13]_13[1]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[13].fregs_reg[13]_13[2]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[13].fregs_reg[13]_13[3]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[13].fregs_reg[13]_13[4]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[13].fregs_reg[13]_13[5]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[13].fregs_reg[13]_13[6]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[13].fregs_reg[13]_13[7]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[13].fregs_reg[13]_13[8]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[13].fregs_reg[13]_13[9]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[13].fregs_reg[13]_13[10]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[13].fregs_reg[13]_13[11]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[13].fregs_reg[13]_13[12]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[13].fregs_reg[13]_13[13]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[13].fregs_reg[13]_13[14]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[13].fregs_reg[13]_13[15]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[13].fregs_reg[13]_13[16]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[13].fregs_reg[13]_13[17]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[13].fregs_reg[13]_13[18]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[13].fregs_reg[13]_13[19]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[13].fregs_reg[13]_13[20]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[13].fregs_reg[13]_13[21]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[13].fregs_reg[13]_13[22]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[13].fregs_reg[13]_13[23]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[13].fregs_reg[13]_13[24]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[13].fregs_reg[13]_13[25]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[13].fregs_reg[13]_13[26]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[13].fregs_reg[13]_13[27]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[13].fregs_reg[13]_13[28]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[13].fregs_reg[13]_13[29]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[13].fregs_reg[13]_13[30]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[13].fregs_reg[13]_13[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[10].fregs_reg[10]_10[0]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[10].fregs_reg[10]_10[1]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[10].fregs_reg[10]_10[2]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[10].fregs_reg[10]_10[3]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[10].fregs_reg[10]_10[4]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[10].fregs_reg[10]_10[5]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[10].fregs_reg[10]_10[6]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[10].fregs_reg[10]_10[7]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[10].fregs_reg[10]_10[8]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[10].fregs_reg[10]_10[9]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[10].fregs_reg[10]_10[10]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[10].fregs_reg[10]_10[11]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[10].fregs_reg[10]_10[12]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[10].fregs_reg[10]_10[13]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[10].fregs_reg[10]_10[14]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[10].fregs_reg[10]_10[15]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[10].fregs_reg[10]_10[16]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[10].fregs_reg[10]_10[17]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[10].fregs_reg[10]_10[18]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[10].fregs_reg[10]_10[19]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[10].fregs_reg[10]_10[20]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[10].fregs_reg[10]_10[21]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[10].fregs_reg[10]_10[22]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[10].fregs_reg[10]_10[23]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[10].fregs_reg[10]_10[24]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[10].fregs_reg[10]_10[25]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[10].fregs_reg[10]_10[26]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[10].fregs_reg[10]_10[27]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[10].fregs_reg[10]_10[28]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[10].fregs_reg[10]_10[29]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[10].fregs_reg[10]_10[30]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[10].fregs_reg[10]_10[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[21].fregs_reg[21]_21[0]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[21].fregs_reg[21]_21[1]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[21].fregs_reg[21]_21[2]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[21].fregs_reg[21]_21[3]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[21].fregs_reg[21]_21[4]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[21].fregs_reg[21]_21[5]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[21].fregs_reg[21]_21[6]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[21].fregs_reg[21]_21[7]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[21].fregs_reg[21]_21[8]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[21].fregs_reg[21]_21[9]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[21].fregs_reg[21]_21[10]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[21].fregs_reg[21]_21[11]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[21].fregs_reg[21]_21[12]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[21].fregs_reg[21]_21[13]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[21].fregs_reg[21]_21[14]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[21].fregs_reg[21]_21[15]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[21].fregs_reg[21]_21[16]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[21].fregs_reg[21]_21[17]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[21].fregs_reg[21]_21[18]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[21].fregs_reg[21]_21[19]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[21].fregs_reg[21]_21[20]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[21].fregs_reg[21]_21[21]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[21].fregs_reg[21]_21[22]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[21].fregs_reg[21]_21[23]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[21].fregs_reg[21]_21[24]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[21].fregs_reg[21]_21[25]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[21].fregs_reg[21]_21[26]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[21].fregs_reg[21]_21[27]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[21].fregs_reg[21]_21[28]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[21].fregs_reg[21]_21[29]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[21].fregs_reg[21]_21[30]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[21].fregs_reg[21]_21[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[11].fregs_reg[11]_11[0]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[11].fregs_reg[11]_11[1]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[11].fregs_reg[11]_11[2]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[11].fregs_reg[11]_11[3]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[11].fregs_reg[11]_11[4]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[11].fregs_reg[11]_11[5]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[11].fregs_reg[11]_11[6]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[11].fregs_reg[11]_11[7]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[11].fregs_reg[11]_11[8]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[11].fregs_reg[11]_11[9]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[11].fregs_reg[11]_11[10]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[11].fregs_reg[11]_11[11]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[11].fregs_reg[11]_11[12]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[11].fregs_reg[11]_11[13]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[11].fregs_reg[11]_11[14]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[11].fregs_reg[11]_11[15]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[11].fregs_reg[11]_11[16]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[11].fregs_reg[11]_11[17]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[11].fregs_reg[11]_11[18]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[11].fregs_reg[11]_11[19]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[11].fregs_reg[11]_11[20]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[11].fregs_reg[11]_11[21]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[11].fregs_reg[11]_11[22]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[11].fregs_reg[11]_11[23]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[11].fregs_reg[11]_11[24]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[11].fregs_reg[11]_11[25]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[11].fregs_reg[11]_11[26]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[11].fregs_reg[11]_11[27]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[11].fregs_reg[11]_11[28]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[11].fregs_reg[11]_11[29]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[11].fregs_reg[11]_11[30]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[11].fregs_reg[11]_11[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[1].fregs_reg[1]_1[0]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[1].fregs_reg[1]_1[1]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[1].fregs_reg[1]_1[2]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[1].fregs_reg[1]_1[3]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[1].fregs_reg[1]_1[4]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[1].fregs_reg[1]_1[5]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[1].fregs_reg[1]_1[6]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[1].fregs_reg[1]_1[7]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[1].fregs_reg[1]_1[8]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[1].fregs_reg[1]_1[9]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[1].fregs_reg[1]_1[10]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[1].fregs_reg[1]_1[11]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[1].fregs_reg[1]_1[12]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[1].fregs_reg[1]_1[13]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[1].fregs_reg[1]_1[14]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[1].fregs_reg[1]_1[15]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[1].fregs_reg[1]_1[16]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[1].fregs_reg[1]_1[17]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[1].fregs_reg[1]_1[18]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[1].fregs_reg[1]_1[19]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[1].fregs_reg[1]_1[20]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[1].fregs_reg[1]_1[21]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[1].fregs_reg[1]_1[22]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[1].fregs_reg[1]_1[23]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[1].fregs_reg[1]_1[24]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[1].fregs_reg[1]_1[25]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[1].fregs_reg[1]_1[26]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[1].fregs_reg[1]_1[27]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[1].fregs_reg[1]_1[28]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[1].fregs_reg[1]_1[29]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[1].fregs_reg[1]_1[30]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[1].fregs_reg[1]_1[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[0].fregs_reg[0]_0[0]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[0].fregs_reg[0]_0[1]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[0].fregs_reg[0]_0[2]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[0].fregs_reg[0]_0[3]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[0].fregs_reg[0]_0[4]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[0].fregs_reg[0]_0[5]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[0].fregs_reg[0]_0[6]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[0].fregs_reg[0]_0[7]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[0].fregs_reg[0]_0[8]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[0].fregs_reg[0]_0[9]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[0].fregs_reg[0]_0[10]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[0].fregs_reg[0]_0[11]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[0].fregs_reg[0]_0[12]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[0].fregs_reg[0]_0[13]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[0].fregs_reg[0]_0[14]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[0].fregs_reg[0]_0[15]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[0].fregs_reg[0]_0[16]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[0].fregs_reg[0]_0[17]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[0].fregs_reg[0]_0[18]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[0].fregs_reg[0]_0[19]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[0].fregs_reg[0]_0[20]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[0].fregs_reg[0]_0[21]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[0].fregs_reg[0]_0[22]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[0].fregs_reg[0]_0[23]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[0].fregs_reg[0]_0[24]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[0].fregs_reg[0]_0[25]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[0].fregs_reg[0]_0[26]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[0].fregs_reg[0]_0[27]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[0].fregs_reg[0]_0[28]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[0].fregs_reg[0]_0[29]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[0].fregs_reg[0]_0[30]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[0].fregs_reg[0]_0[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[18].fregs_reg[18]_18[0]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[18].fregs_reg[18]_18[1]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[18].fregs_reg[18]_18[2]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[18].fregs_reg[18]_18[3]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[18].fregs_reg[18]_18[4]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[18].fregs_reg[18]_18[5]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[18].fregs_reg[18]_18[6]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[18].fregs_reg[18]_18[7]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[18].fregs_reg[18]_18[8]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[18].fregs_reg[18]_18[9]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[18].fregs_reg[18]_18[10]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[18].fregs_reg[18]_18[11]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[18].fregs_reg[18]_18[12]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[18].fregs_reg[18]_18[13]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[18].fregs_reg[18]_18[14]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[18].fregs_reg[18]_18[15]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[18].fregs_reg[18]_18[16]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[18].fregs_reg[18]_18[17]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[18].fregs_reg[18]_18[18]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[18].fregs_reg[18]_18[19]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[18].fregs_reg[18]_18[20]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[18].fregs_reg[18]_18[21]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[18].fregs_reg[18]_18[22]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[18].fregs_reg[18]_18[23]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[18].fregs_reg[18]_18[24]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[18].fregs_reg[18]_18[25]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[18].fregs_reg[18]_18[26]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[18].fregs_reg[18]_18[27]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[18].fregs_reg[18]_18[28]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[18].fregs_reg[18]_18[29]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[18].fregs_reg[18]_18[30]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[18].fregs_reg[18]_18[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[16].fregs_reg[16]_16[0]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[16].fregs_reg[16]_16[1]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[16].fregs_reg[16]_16[2]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[16].fregs_reg[16]_16[3]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[16].fregs_reg[16]_16[4]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[16].fregs_reg[16]_16[5]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[16].fregs_reg[16]_16[6]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[16].fregs_reg[16]_16[7]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[16].fregs_reg[16]_16[8]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[16].fregs_reg[16]_16[9]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[16].fregs_reg[16]_16[10]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[16].fregs_reg[16]_16[11]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[16].fregs_reg[16]_16[12]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[16].fregs_reg[16]_16[13]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[16].fregs_reg[16]_16[14]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[16].fregs_reg[16]_16[15]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[16].fregs_reg[16]_16[16]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[16].fregs_reg[16]_16[17]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[16].fregs_reg[16]_16[18]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[16].fregs_reg[16]_16[19]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[16].fregs_reg[16]_16[20]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[16].fregs_reg[16]_16[21]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[16].fregs_reg[16]_16[22]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[16].fregs_reg[16]_16[23]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[16].fregs_reg[16]_16[24]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[16].fregs_reg[16]_16[25]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[16].fregs_reg[16]_16[26]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[16].fregs_reg[16]_16[27]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[16].fregs_reg[16]_16[28]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[16].fregs_reg[16]_16[29]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[16].fregs_reg[16]_16[30]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[16].fregs_reg[16]_16[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[17].fregs_reg[17]_17[0]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[17].fregs_reg[17]_17[1]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[17].fregs_reg[17]_17[2]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[17].fregs_reg[17]_17[3]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[17].fregs_reg[17]_17[4]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[17].fregs_reg[17]_17[5]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[17].fregs_reg[17]_17[6]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[17].fregs_reg[17]_17[7]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[17].fregs_reg[17]_17[8]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[17].fregs_reg[17]_17[9]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[17].fregs_reg[17]_17[10]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[17].fregs_reg[17]_17[11]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[17].fregs_reg[17]_17[12]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[17].fregs_reg[17]_17[13]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[17].fregs_reg[17]_17[14]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[17].fregs_reg[17]_17[15]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[17].fregs_reg[17]_17[16]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[17].fregs_reg[17]_17[17]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[17].fregs_reg[17]_17[18]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[17].fregs_reg[17]_17[19]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[17].fregs_reg[17]_17[20]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[17].fregs_reg[17]_17[21]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[17].fregs_reg[17]_17[22]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[17].fregs_reg[17]_17[23]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[17].fregs_reg[17]_17[24]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[17].fregs_reg[17]_17[25]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[17].fregs_reg[17]_17[26]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[17].fregs_reg[17]_17[27]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[17].fregs_reg[17]_17[28]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[17].fregs_reg[17]_17[29]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[17].fregs_reg[17]_17[30]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[17].fregs_reg[17]_17[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[19].fregs_reg[19]_19[0]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[19].fregs_reg[19]_19[1]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[19].fregs_reg[19]_19[2]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[19].fregs_reg[19]_19[3]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[19].fregs_reg[19]_19[4]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[19].fregs_reg[19]_19[5]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[19].fregs_reg[19]_19[6]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[19].fregs_reg[19]_19[7]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[19].fregs_reg[19]_19[8]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[19].fregs_reg[19]_19[9]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[19].fregs_reg[19]_19[10]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[19].fregs_reg[19]_19[11]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[19].fregs_reg[19]_19[12]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[19].fregs_reg[19]_19[13]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[19].fregs_reg[19]_19[14]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[19].fregs_reg[19]_19[15]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[19].fregs_reg[19]_19[16]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[19].fregs_reg[19]_19[17]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[19].fregs_reg[19]_19[18]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[19].fregs_reg[19]_19[19]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[19].fregs_reg[19]_19[20]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[19].fregs_reg[19]_19[21]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[19].fregs_reg[19]_19[22]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[19].fregs_reg[19]_19[23]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[19].fregs_reg[19]_19[24]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[19].fregs_reg[19]_19[25]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[19].fregs_reg[19]_19[26]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[19].fregs_reg[19]_19[27]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[19].fregs_reg[19]_19[28]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[19].fregs_reg[19]_19[29]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[19].fregs_reg[19]_19[30]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[19].fregs_reg[19]_19[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[31].fregs_reg[31]_31[0]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[31].fregs_reg[31]_31[1]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[31].fregs_reg[31]_31[2]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[31].fregs_reg[31]_31[3]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[31].fregs_reg[31]_31[4]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[31].fregs_reg[31]_31[5]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[31].fregs_reg[31]_31[6]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[31].fregs_reg[31]_31[7]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[31].fregs_reg[31]_31[8]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[31].fregs_reg[31]_31[9]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[31].fregs_reg[31]_31[10]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[31].fregs_reg[31]_31[11]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[31].fregs_reg[31]_31[12]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[31].fregs_reg[31]_31[13]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[31].fregs_reg[31]_31[14]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[31].fregs_reg[31]_31[15]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[31].fregs_reg[31]_31[16]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[31].fregs_reg[31]_31[17]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[31].fregs_reg[31]_31[18]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[31].fregs_reg[31]_31[19]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[31].fregs_reg[31]_31[20]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[31].fregs_reg[31]_31[21]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[31].fregs_reg[31]_31[22]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[31].fregs_reg[31]_31[23]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[31].fregs_reg[31]_31[24]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[31].fregs_reg[31]_31[25]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[31].fregs_reg[31]_31[26]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[31].fregs_reg[31]_31[27]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[31].fregs_reg[31]_31[28]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[31].fregs_reg[31]_31[29]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[31].fregs_reg[31]_31[30]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[31].fregs_reg[31]_31[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe14]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[2].fregs_reg[2]_2[0]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[2].fregs_reg[2]_2[1]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[2].fregs_reg[2]_2[2]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[2].fregs_reg[2]_2[3]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[2].fregs_reg[2]_2[4]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[2].fregs_reg[2]_2[5]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[2].fregs_reg[2]_2[6]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[2].fregs_reg[2]_2[7]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[2].fregs_reg[2]_2[8]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[2].fregs_reg[2]_2[9]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[2].fregs_reg[2]_2[10]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[2].fregs_reg[2]_2[11]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[2].fregs_reg[2]_2[12]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[2].fregs_reg[2]_2[13]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[2].fregs_reg[2]_2[14]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[2].fregs_reg[2]_2[15]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[2].fregs_reg[2]_2[16]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[2].fregs_reg[2]_2[17]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[2].fregs_reg[2]_2[18]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[2].fregs_reg[2]_2[19]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[2].fregs_reg[2]_2[20]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[2].fregs_reg[2]_2[21]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[2].fregs_reg[2]_2[22]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[2].fregs_reg[2]_2[23]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[2].fregs_reg[2]_2[24]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[2].fregs_reg[2]_2[25]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[2].fregs_reg[2]_2[26]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[2].fregs_reg[2]_2[27]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[2].fregs_reg[2]_2[28]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[2].fregs_reg[2]_2[29]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[2].fregs_reg[2]_2[30]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[2].fregs_reg[2]_2[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe15]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[23].fregs_reg[23]_23[0]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[23].fregs_reg[23]_23[1]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[23].fregs_reg[23]_23[2]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[23].fregs_reg[23]_23[3]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[23].fregs_reg[23]_23[4]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[23].fregs_reg[23]_23[5]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[23].fregs_reg[23]_23[6]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[23].fregs_reg[23]_23[7]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[23].fregs_reg[23]_23[8]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[23].fregs_reg[23]_23[9]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[23].fregs_reg[23]_23[10]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[23].fregs_reg[23]_23[11]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[23].fregs_reg[23]_23[12]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[23].fregs_reg[23]_23[13]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[23].fregs_reg[23]_23[14]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[23].fregs_reg[23]_23[15]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[23].fregs_reg[23]_23[16]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[23].fregs_reg[23]_23[17]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[23].fregs_reg[23]_23[18]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[23].fregs_reg[23]_23[19]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[23].fregs_reg[23]_23[20]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[23].fregs_reg[23]_23[21]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[23].fregs_reg[23]_23[22]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[23].fregs_reg[23]_23[23]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[23].fregs_reg[23]_23[24]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[23].fregs_reg[23]_23[25]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[23].fregs_reg[23]_23[26]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[23].fregs_reg[23]_23[27]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[23].fregs_reg[23]_23[28]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[23].fregs_reg[23]_23[29]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[23].fregs_reg[23]_23[30]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[23].fregs_reg[23]_23[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe16]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[20].fregs_reg[20]_20[0]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[20].fregs_reg[20]_20[1]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[20].fregs_reg[20]_20[2]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[20].fregs_reg[20]_20[3]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[20].fregs_reg[20]_20[4]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[20].fregs_reg[20]_20[5]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[20].fregs_reg[20]_20[6]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[20].fregs_reg[20]_20[7]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[20].fregs_reg[20]_20[8]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[20].fregs_reg[20]_20[9]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[20].fregs_reg[20]_20[10]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[20].fregs_reg[20]_20[11]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[20].fregs_reg[20]_20[12]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[20].fregs_reg[20]_20[13]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[20].fregs_reg[20]_20[14]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[20].fregs_reg[20]_20[15]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[20].fregs_reg[20]_20[16]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[20].fregs_reg[20]_20[17]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[20].fregs_reg[20]_20[18]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[20].fregs_reg[20]_20[19]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[20].fregs_reg[20]_20[20]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[20].fregs_reg[20]_20[21]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[20].fregs_reg[20]_20[22]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[20].fregs_reg[20]_20[23]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[20].fregs_reg[20]_20[24]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[20].fregs_reg[20]_20[25]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[20].fregs_reg[20]_20[26]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[20].fregs_reg[20]_20[27]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[20].fregs_reg[20]_20[28]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[20].fregs_reg[20]_20[29]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[20].fregs_reg[20]_20[30]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[20].fregs_reg[20]_20[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe17]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[22].fregs_reg[22]_22[0]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[22].fregs_reg[22]_22[1]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[22].fregs_reg[22]_22[2]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[22].fregs_reg[22]_22[3]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[22].fregs_reg[22]_22[4]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[22].fregs_reg[22]_22[5]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[22].fregs_reg[22]_22[6]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[22].fregs_reg[22]_22[7]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[22].fregs_reg[22]_22[8]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[22].fregs_reg[22]_22[9]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[22].fregs_reg[22]_22[10]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[22].fregs_reg[22]_22[11]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[22].fregs_reg[22]_22[12]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[22].fregs_reg[22]_22[13]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[22].fregs_reg[22]_22[14]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[22].fregs_reg[22]_22[15]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[22].fregs_reg[22]_22[16]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[22].fregs_reg[22]_22[17]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[22].fregs_reg[22]_22[18]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[22].fregs_reg[22]_22[19]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[22].fregs_reg[22]_22[20]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[22].fregs_reg[22]_22[21]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[22].fregs_reg[22]_22[22]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[22].fregs_reg[22]_22[23]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[22].fregs_reg[22]_22[24]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[22].fregs_reg[22]_22[25]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[22].fregs_reg[22]_22[26]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[22].fregs_reg[22]_22[27]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[22].fregs_reg[22]_22[28]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[22].fregs_reg[22]_22[29]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[22].fregs_reg[22]_22[30]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[22].fregs_reg[22]_22[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe18]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[24].fregs_reg[24]_24[0]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[24].fregs_reg[24]_24[1]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[24].fregs_reg[24]_24[2]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[24].fregs_reg[24]_24[3]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[24].fregs_reg[24]_24[4]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[24].fregs_reg[24]_24[5]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[24].fregs_reg[24]_24[6]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[24].fregs_reg[24]_24[7]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[24].fregs_reg[24]_24[8]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[24].fregs_reg[24]_24[9]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[24].fregs_reg[24]_24[10]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[24].fregs_reg[24]_24[11]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[24].fregs_reg[24]_24[12]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[24].fregs_reg[24]_24[13]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[24].fregs_reg[24]_24[14]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[24].fregs_reg[24]_24[15]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[24].fregs_reg[24]_24[16]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[24].fregs_reg[24]_24[17]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[24].fregs_reg[24]_24[18]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[24].fregs_reg[24]_24[19]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[24].fregs_reg[24]_24[20]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[24].fregs_reg[24]_24[21]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[24].fregs_reg[24]_24[22]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[24].fregs_reg[24]_24[23]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[24].fregs_reg[24]_24[24]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[24].fregs_reg[24]_24[25]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[24].fregs_reg[24]_24[26]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[24].fregs_reg[24]_24[27]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[24].fregs_reg[24]_24[28]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[24].fregs_reg[24]_24[29]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[24].fregs_reg[24]_24[30]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[24].fregs_reg[24]_24[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe19]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[25].fregs_reg[25]_25[0]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[25].fregs_reg[25]_25[1]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[25].fregs_reg[25]_25[2]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[25].fregs_reg[25]_25[3]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[25].fregs_reg[25]_25[4]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[25].fregs_reg[25]_25[5]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[25].fregs_reg[25]_25[6]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[25].fregs_reg[25]_25[7]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[25].fregs_reg[25]_25[8]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[25].fregs_reg[25]_25[9]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[25].fregs_reg[25]_25[10]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[25].fregs_reg[25]_25[11]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[25].fregs_reg[25]_25[12]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[25].fregs_reg[25]_25[13]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[25].fregs_reg[25]_25[14]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[25].fregs_reg[25]_25[15]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[25].fregs_reg[25]_25[16]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[25].fregs_reg[25]_25[17]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[25].fregs_reg[25]_25[18]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[25].fregs_reg[25]_25[19]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[25].fregs_reg[25]_25[20]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[25].fregs_reg[25]_25[21]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[25].fregs_reg[25]_25[22]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[25].fregs_reg[25]_25[23]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[25].fregs_reg[25]_25[24]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[25].fregs_reg[25]_25[25]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[25].fregs_reg[25]_25[26]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[25].fregs_reg[25]_25[27]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[25].fregs_reg[25]_25[28]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[25].fregs_reg[25]_25[29]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[25].fregs_reg[25]_25[30]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[25].fregs_reg[25]_25[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe20]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe20]
connect_debug_port u_ila_0/probe20 [get_nets [list {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[26].fregs_reg[26]_26[0]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[26].fregs_reg[26]_26[1]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[26].fregs_reg[26]_26[2]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[26].fregs_reg[26]_26[3]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[26].fregs_reg[26]_26[4]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[26].fregs_reg[26]_26[5]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[26].fregs_reg[26]_26[6]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[26].fregs_reg[26]_26[7]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[26].fregs_reg[26]_26[8]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[26].fregs_reg[26]_26[9]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[26].fregs_reg[26]_26[10]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[26].fregs_reg[26]_26[11]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[26].fregs_reg[26]_26[12]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[26].fregs_reg[26]_26[13]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[26].fregs_reg[26]_26[14]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[26].fregs_reg[26]_26[15]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[26].fregs_reg[26]_26[16]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[26].fregs_reg[26]_26[17]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[26].fregs_reg[26]_26[18]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[26].fregs_reg[26]_26[19]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[26].fregs_reg[26]_26[20]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[26].fregs_reg[26]_26[21]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[26].fregs_reg[26]_26[22]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[26].fregs_reg[26]_26[23]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[26].fregs_reg[26]_26[24]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[26].fregs_reg[26]_26[25]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[26].fregs_reg[26]_26[26]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[26].fregs_reg[26]_26[27]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[26].fregs_reg[26]_26[28]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[26].fregs_reg[26]_26[29]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[26].fregs_reg[26]_26[30]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[26].fregs_reg[26]_26[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe21]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe21]
connect_debug_port u_ila_0/probe21 [get_nets [list {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[9].fregs_reg[9]_9[0]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[9].fregs_reg[9]_9[1]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[9].fregs_reg[9]_9[2]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[9].fregs_reg[9]_9[3]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[9].fregs_reg[9]_9[4]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[9].fregs_reg[9]_9[5]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[9].fregs_reg[9]_9[6]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[9].fregs_reg[9]_9[7]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[9].fregs_reg[9]_9[8]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[9].fregs_reg[9]_9[9]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[9].fregs_reg[9]_9[10]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[9].fregs_reg[9]_9[11]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[9].fregs_reg[9]_9[12]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[9].fregs_reg[9]_9[13]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[9].fregs_reg[9]_9[14]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[9].fregs_reg[9]_9[15]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[9].fregs_reg[9]_9[16]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[9].fregs_reg[9]_9[17]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[9].fregs_reg[9]_9[18]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[9].fregs_reg[9]_9[19]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[9].fregs_reg[9]_9[20]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[9].fregs_reg[9]_9[21]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[9].fregs_reg[9]_9[22]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[9].fregs_reg[9]_9[23]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[9].fregs_reg[9]_9[24]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[9].fregs_reg[9]_9[25]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[9].fregs_reg[9]_9[26]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[9].fregs_reg[9]_9[27]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[9].fregs_reg[9]_9[28]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[9].fregs_reg[9]_9[29]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[9].fregs_reg[9]_9[30]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[9].fregs_reg[9]_9[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe22]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe22]
connect_debug_port u_ila_0/probe22 [get_nets [list {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[7].fregs_reg[7]_7[0]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[7].fregs_reg[7]_7[1]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[7].fregs_reg[7]_7[2]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[7].fregs_reg[7]_7[3]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[7].fregs_reg[7]_7[4]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[7].fregs_reg[7]_7[5]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[7].fregs_reg[7]_7[6]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[7].fregs_reg[7]_7[7]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[7].fregs_reg[7]_7[8]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[7].fregs_reg[7]_7[9]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[7].fregs_reg[7]_7[10]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[7].fregs_reg[7]_7[11]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[7].fregs_reg[7]_7[12]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[7].fregs_reg[7]_7[13]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[7].fregs_reg[7]_7[14]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[7].fregs_reg[7]_7[15]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[7].fregs_reg[7]_7[16]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[7].fregs_reg[7]_7[17]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[7].fregs_reg[7]_7[18]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[7].fregs_reg[7]_7[19]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[7].fregs_reg[7]_7[20]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[7].fregs_reg[7]_7[21]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[7].fregs_reg[7]_7[22]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[7].fregs_reg[7]_7[23]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[7].fregs_reg[7]_7[24]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[7].fregs_reg[7]_7[25]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[7].fregs_reg[7]_7[26]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[7].fregs_reg[7]_7[27]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[7].fregs_reg[7]_7[28]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[7].fregs_reg[7]_7[29]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[7].fregs_reg[7]_7[30]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[7].fregs_reg[7]_7[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe23]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe23]
connect_debug_port u_ila_0/probe23 [get_nets [list {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[8].fregs_reg[8]_8[0]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[8].fregs_reg[8]_8[1]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[8].fregs_reg[8]_8[2]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[8].fregs_reg[8]_8[3]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[8].fregs_reg[8]_8[4]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[8].fregs_reg[8]_8[5]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[8].fregs_reg[8]_8[6]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[8].fregs_reg[8]_8[7]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[8].fregs_reg[8]_8[8]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[8].fregs_reg[8]_8[9]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[8].fregs_reg[8]_8[10]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[8].fregs_reg[8]_8[11]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[8].fregs_reg[8]_8[12]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[8].fregs_reg[8]_8[13]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[8].fregs_reg[8]_8[14]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[8].fregs_reg[8]_8[15]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[8].fregs_reg[8]_8[16]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[8].fregs_reg[8]_8[17]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[8].fregs_reg[8]_8[18]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[8].fregs_reg[8]_8[19]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[8].fregs_reg[8]_8[20]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[8].fregs_reg[8]_8[21]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[8].fregs_reg[8]_8[22]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[8].fregs_reg[8]_8[23]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[8].fregs_reg[8]_8[24]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[8].fregs_reg[8]_8[25]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[8].fregs_reg[8]_8[26]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[8].fregs_reg[8]_8[27]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[8].fregs_reg[8]_8[28]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[8].fregs_reg[8]_8[29]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[8].fregs_reg[8]_8[30]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[8].fregs_reg[8]_8[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe24]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe24]
connect_debug_port u_ila_0/probe24 [get_nets [list {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[6].fregs_reg[6]_6[0]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[6].fregs_reg[6]_6[1]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[6].fregs_reg[6]_6[2]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[6].fregs_reg[6]_6[3]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[6].fregs_reg[6]_6[4]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[6].fregs_reg[6]_6[5]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[6].fregs_reg[6]_6[6]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[6].fregs_reg[6]_6[7]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[6].fregs_reg[6]_6[8]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[6].fregs_reg[6]_6[9]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[6].fregs_reg[6]_6[10]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[6].fregs_reg[6]_6[11]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[6].fregs_reg[6]_6[12]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[6].fregs_reg[6]_6[13]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[6].fregs_reg[6]_6[14]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[6].fregs_reg[6]_6[15]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[6].fregs_reg[6]_6[16]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[6].fregs_reg[6]_6[17]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[6].fregs_reg[6]_6[18]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[6].fregs_reg[6]_6[19]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[6].fregs_reg[6]_6[20]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[6].fregs_reg[6]_6[21]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[6].fregs_reg[6]_6[22]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[6].fregs_reg[6]_6[23]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[6].fregs_reg[6]_6[24]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[6].fregs_reg[6]_6[25]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[6].fregs_reg[6]_6[26]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[6].fregs_reg[6]_6[27]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[6].fregs_reg[6]_6[28]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[6].fregs_reg[6]_6[29]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[6].fregs_reg[6]_6[30]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[6].fregs_reg[6]_6[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe25]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe25]
connect_debug_port u_ila_0/probe25 [get_nets [list {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[30].fregs_reg[30]_30[0]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[30].fregs_reg[30]_30[1]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[30].fregs_reg[30]_30[2]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[30].fregs_reg[30]_30[3]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[30].fregs_reg[30]_30[4]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[30].fregs_reg[30]_30[5]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[30].fregs_reg[30]_30[6]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[30].fregs_reg[30]_30[7]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[30].fregs_reg[30]_30[8]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[30].fregs_reg[30]_30[9]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[30].fregs_reg[30]_30[10]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[30].fregs_reg[30]_30[11]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[30].fregs_reg[30]_30[12]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[30].fregs_reg[30]_30[13]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[30].fregs_reg[30]_30[14]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[30].fregs_reg[30]_30[15]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[30].fregs_reg[30]_30[16]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[30].fregs_reg[30]_30[17]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[30].fregs_reg[30]_30[18]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[30].fregs_reg[30]_30[19]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[30].fregs_reg[30]_30[20]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[30].fregs_reg[30]_30[21]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[30].fregs_reg[30]_30[22]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[30].fregs_reg[30]_30[23]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[30].fregs_reg[30]_30[24]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[30].fregs_reg[30]_30[25]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[30].fregs_reg[30]_30[26]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[30].fregs_reg[30]_30[27]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[30].fregs_reg[30]_30[28]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[30].fregs_reg[30]_30[29]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[30].fregs_reg[30]_30[30]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[30].fregs_reg[30]_30[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe26]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe26]
connect_debug_port u_ila_0/probe26 [get_nets [list {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[4].fregs_reg[4]_4[0]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[4].fregs_reg[4]_4[1]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[4].fregs_reg[4]_4[2]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[4].fregs_reg[4]_4[3]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[4].fregs_reg[4]_4[4]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[4].fregs_reg[4]_4[5]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[4].fregs_reg[4]_4[6]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[4].fregs_reg[4]_4[7]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[4].fregs_reg[4]_4[8]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[4].fregs_reg[4]_4[9]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[4].fregs_reg[4]_4[10]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[4].fregs_reg[4]_4[11]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[4].fregs_reg[4]_4[12]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[4].fregs_reg[4]_4[13]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[4].fregs_reg[4]_4[14]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[4].fregs_reg[4]_4[15]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[4].fregs_reg[4]_4[16]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[4].fregs_reg[4]_4[17]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[4].fregs_reg[4]_4[18]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[4].fregs_reg[4]_4[19]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[4].fregs_reg[4]_4[20]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[4].fregs_reg[4]_4[21]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[4].fregs_reg[4]_4[22]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[4].fregs_reg[4]_4[23]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[4].fregs_reg[4]_4[24]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[4].fregs_reg[4]_4[25]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[4].fregs_reg[4]_4[26]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[4].fregs_reg[4]_4[27]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[4].fregs_reg[4]_4[28]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[4].fregs_reg[4]_4[29]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[4].fregs_reg[4]_4[30]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[4].fregs_reg[4]_4[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe27]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe27]
connect_debug_port u_ila_0/probe27 [get_nets [list {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[3].fregs_reg[3]_3[0]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[3].fregs_reg[3]_3[1]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[3].fregs_reg[3]_3[2]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[3].fregs_reg[3]_3[3]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[3].fregs_reg[3]_3[4]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[3].fregs_reg[3]_3[5]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[3].fregs_reg[3]_3[6]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[3].fregs_reg[3]_3[7]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[3].fregs_reg[3]_3[8]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[3].fregs_reg[3]_3[9]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[3].fregs_reg[3]_3[10]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[3].fregs_reg[3]_3[11]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[3].fregs_reg[3]_3[12]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[3].fregs_reg[3]_3[13]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[3].fregs_reg[3]_3[14]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[3].fregs_reg[3]_3[15]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[3].fregs_reg[3]_3[16]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[3].fregs_reg[3]_3[17]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[3].fregs_reg[3]_3[18]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[3].fregs_reg[3]_3[19]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[3].fregs_reg[3]_3[20]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[3].fregs_reg[3]_3[21]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[3].fregs_reg[3]_3[22]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[3].fregs_reg[3]_3[23]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[3].fregs_reg[3]_3[24]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[3].fregs_reg[3]_3[25]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[3].fregs_reg[3]_3[26]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[3].fregs_reg[3]_3[27]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[3].fregs_reg[3]_3[28]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[3].fregs_reg[3]_3[29]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[3].fregs_reg[3]_3[30]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[3].fregs_reg[3]_3[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe28]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe28]
connect_debug_port u_ila_0/probe28 [get_nets [list {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[5].fregs_reg[5]_5[0]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[5].fregs_reg[5]_5[1]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[5].fregs_reg[5]_5[2]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[5].fregs_reg[5]_5[3]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[5].fregs_reg[5]_5[4]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[5].fregs_reg[5]_5[5]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[5].fregs_reg[5]_5[6]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[5].fregs_reg[5]_5[7]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[5].fregs_reg[5]_5[8]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[5].fregs_reg[5]_5[9]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[5].fregs_reg[5]_5[10]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[5].fregs_reg[5]_5[11]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[5].fregs_reg[5]_5[12]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[5].fregs_reg[5]_5[13]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[5].fregs_reg[5]_5[14]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[5].fregs_reg[5]_5[15]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[5].fregs_reg[5]_5[16]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[5].fregs_reg[5]_5[17]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[5].fregs_reg[5]_5[18]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[5].fregs_reg[5]_5[19]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[5].fregs_reg[5]_5[20]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[5].fregs_reg[5]_5[21]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[5].fregs_reg[5]_5[22]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[5].fregs_reg[5]_5[23]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[5].fregs_reg[5]_5[24]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[5].fregs_reg[5]_5[25]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[5].fregs_reg[5]_5[26]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[5].fregs_reg[5]_5[27]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[5].fregs_reg[5]_5[28]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[5].fregs_reg[5]_5[29]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[5].fregs_reg[5]_5[30]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[5].fregs_reg[5]_5[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe29]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe29]
connect_debug_port u_ila_0/probe29 [get_nets [list {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[29].fregs_reg[29]_29[0]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[29].fregs_reg[29]_29[1]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[29].fregs_reg[29]_29[2]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[29].fregs_reg[29]_29[3]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[29].fregs_reg[29]_29[4]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[29].fregs_reg[29]_29[5]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[29].fregs_reg[29]_29[6]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[29].fregs_reg[29]_29[7]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[29].fregs_reg[29]_29[8]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[29].fregs_reg[29]_29[9]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[29].fregs_reg[29]_29[10]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[29].fregs_reg[29]_29[11]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[29].fregs_reg[29]_29[12]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[29].fregs_reg[29]_29[13]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[29].fregs_reg[29]_29[14]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[29].fregs_reg[29]_29[15]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[29].fregs_reg[29]_29[16]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[29].fregs_reg[29]_29[17]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[29].fregs_reg[29]_29[18]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[29].fregs_reg[29]_29[19]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[29].fregs_reg[29]_29[20]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[29].fregs_reg[29]_29[21]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[29].fregs_reg[29]_29[22]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[29].fregs_reg[29]_29[23]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[29].fregs_reg[29]_29[24]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[29].fregs_reg[29]_29[25]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[29].fregs_reg[29]_29[26]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[29].fregs_reg[29]_29[27]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[29].fregs_reg[29]_29[28]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[29].fregs_reg[29]_29[29]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[29].fregs_reg[29]_29[30]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[29].fregs_reg[29]_29[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe30]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe30]
connect_debug_port u_ila_0/probe30 [get_nets [list {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[28].fregs_reg[28]_28[0]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[28].fregs_reg[28]_28[1]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[28].fregs_reg[28]_28[2]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[28].fregs_reg[28]_28[3]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[28].fregs_reg[28]_28[4]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[28].fregs_reg[28]_28[5]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[28].fregs_reg[28]_28[6]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[28].fregs_reg[28]_28[7]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[28].fregs_reg[28]_28[8]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[28].fregs_reg[28]_28[9]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[28].fregs_reg[28]_28[10]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[28].fregs_reg[28]_28[11]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[28].fregs_reg[28]_28[12]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[28].fregs_reg[28]_28[13]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[28].fregs_reg[28]_28[14]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[28].fregs_reg[28]_28[15]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[28].fregs_reg[28]_28[16]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[28].fregs_reg[28]_28[17]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[28].fregs_reg[28]_28[18]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[28].fregs_reg[28]_28[19]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[28].fregs_reg[28]_28[20]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[28].fregs_reg[28]_28[21]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[28].fregs_reg[28]_28[22]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[28].fregs_reg[28]_28[23]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[28].fregs_reg[28]_28[24]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[28].fregs_reg[28]_28[25]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[28].fregs_reg[28]_28[26]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[28].fregs_reg[28]_28[27]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[28].fregs_reg[28]_28[28]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[28].fregs_reg[28]_28[29]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[28].fregs_reg[28]_28[30]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[28].fregs_reg[28]_28[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe31]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe31]
connect_debug_port u_ila_0/probe31 [get_nets [list {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[27].fregs_reg[27]_27[0]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[27].fregs_reg[27]_27[1]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[27].fregs_reg[27]_27[2]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[27].fregs_reg[27]_27[3]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[27].fregs_reg[27]_27[4]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[27].fregs_reg[27]_27[5]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[27].fregs_reg[27]_27[6]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[27].fregs_reg[27]_27[7]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[27].fregs_reg[27]_27[8]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[27].fregs_reg[27]_27[9]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[27].fregs_reg[27]_27[10]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[27].fregs_reg[27]_27[11]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[27].fregs_reg[27]_27[12]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[27].fregs_reg[27]_27[13]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[27].fregs_reg[27]_27[14]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[27].fregs_reg[27]_27[15]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[27].fregs_reg[27]_27[16]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[27].fregs_reg[27]_27[17]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[27].fregs_reg[27]_27[18]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[27].fregs_reg[27]_27[19]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[27].fregs_reg[27]_27[20]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[27].fregs_reg[27]_27[21]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[27].fregs_reg[27]_27[22]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[27].fregs_reg[27]_27[23]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[27].fregs_reg[27]_27[24]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[27].fregs_reg[27]_27[25]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[27].fregs_reg[27]_27[26]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[27].fregs_reg[27]_27[27]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[27].fregs_reg[27]_27[28]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[27].fregs_reg[27]_27[29]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[27].fregs_reg[27]_27[30]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[27].fregs_reg[27]_27[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe32]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe32]
connect_debug_port u_ila_0/probe32 [get_nets [list {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[5].iregs_reg[5][0]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[5].iregs_reg[5][1]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[5].iregs_reg[5][2]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[5].iregs_reg[5][3]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[5].iregs_reg[5][4]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[5].iregs_reg[5][5]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[5].iregs_reg[5][6]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[5].iregs_reg[5][7]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[5].iregs_reg[5][8]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[5].iregs_reg[5][9]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[5].iregs_reg[5][10]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[5].iregs_reg[5][11]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[5].iregs_reg[5][12]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[5].iregs_reg[5][13]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[5].iregs_reg[5][14]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[5].iregs_reg[5][15]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[5].iregs_reg[5][16]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[5].iregs_reg[5][17]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[5].iregs_reg[5][18]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[5].iregs_reg[5][19]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[5].iregs_reg[5][20]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[5].iregs_reg[5][21]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[5].iregs_reg[5][22]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[5].iregs_reg[5][23]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[5].iregs_reg[5][24]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[5].iregs_reg[5][25]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[5].iregs_reg[5][26]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[5].iregs_reg[5][27]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[5].iregs_reg[5][28]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[5].iregs_reg[5][29]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[5].iregs_reg[5][30]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[5].iregs_reg[5][31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe33]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe33]
connect_debug_port u_ila_0/probe33 [get_nets [list {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[4].iregs_reg[4][0]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[4].iregs_reg[4][1]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[4].iregs_reg[4][2]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[4].iregs_reg[4][3]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[4].iregs_reg[4][4]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[4].iregs_reg[4][5]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[4].iregs_reg[4][6]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[4].iregs_reg[4][7]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[4].iregs_reg[4][8]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[4].iregs_reg[4][9]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[4].iregs_reg[4][10]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[4].iregs_reg[4][11]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[4].iregs_reg[4][12]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[4].iregs_reg[4][13]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[4].iregs_reg[4][14]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[4].iregs_reg[4][15]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[4].iregs_reg[4][16]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[4].iregs_reg[4][17]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[4].iregs_reg[4][18]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[4].iregs_reg[4][19]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[4].iregs_reg[4][20]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[4].iregs_reg[4][21]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[4].iregs_reg[4][22]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[4].iregs_reg[4][23]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[4].iregs_reg[4][24]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[4].iregs_reg[4][25]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[4].iregs_reg[4][26]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[4].iregs_reg[4][27]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[4].iregs_reg[4][28]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[4].iregs_reg[4][29]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[4].iregs_reg[4][30]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[4].iregs_reg[4][31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe34]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe34]
connect_debug_port u_ila_0/probe34 [get_nets [list {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[3].iregs_reg[3][0]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[3].iregs_reg[3][1]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[3].iregs_reg[3][2]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[3].iregs_reg[3][3]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[3].iregs_reg[3][4]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[3].iregs_reg[3][5]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[3].iregs_reg[3][6]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[3].iregs_reg[3][7]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[3].iregs_reg[3][8]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[3].iregs_reg[3][9]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[3].iregs_reg[3][10]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[3].iregs_reg[3][11]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[3].iregs_reg[3][12]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[3].iregs_reg[3][13]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[3].iregs_reg[3][14]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[3].iregs_reg[3][15]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[3].iregs_reg[3][16]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[3].iregs_reg[3][17]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[3].iregs_reg[3][18]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[3].iregs_reg[3][19]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[3].iregs_reg[3][20]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[3].iregs_reg[3][21]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[3].iregs_reg[3][22]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[3].iregs_reg[3][23]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[3].iregs_reg[3][24]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[3].iregs_reg[3][25]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[3].iregs_reg[3][26]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[3].iregs_reg[3][27]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[3].iregs_reg[3][28]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[3].iregs_reg[3][29]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[3].iregs_reg[3][30]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[3].iregs_reg[3][31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe35]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe35]
connect_debug_port u_ila_0/probe35 [get_nets [list {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[31].iregs_reg[31][0]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[31].iregs_reg[31][1]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[31].iregs_reg[31][2]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[31].iregs_reg[31][3]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[31].iregs_reg[31][4]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[31].iregs_reg[31][5]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[31].iregs_reg[31][6]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[31].iregs_reg[31][7]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[31].iregs_reg[31][8]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[31].iregs_reg[31][9]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[31].iregs_reg[31][10]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[31].iregs_reg[31][11]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[31].iregs_reg[31][12]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[31].iregs_reg[31][13]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[31].iregs_reg[31][14]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[31].iregs_reg[31][15]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[31].iregs_reg[31][16]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[31].iregs_reg[31][17]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[31].iregs_reg[31][18]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[31].iregs_reg[31][19]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[31].iregs_reg[31][20]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[31].iregs_reg[31][21]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[31].iregs_reg[31][22]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[31].iregs_reg[31][23]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[31].iregs_reg[31][24]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[31].iregs_reg[31][25]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[31].iregs_reg[31][26]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[31].iregs_reg[31][27]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[31].iregs_reg[31][28]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[31].iregs_reg[31][29]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[31].iregs_reg[31][30]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[31].iregs_reg[31][31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe36]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe36]
connect_debug_port u_ila_0/probe36 [get_nets [list {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[30].iregs_reg[30][0]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[30].iregs_reg[30][1]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[30].iregs_reg[30][2]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[30].iregs_reg[30][3]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[30].iregs_reg[30][4]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[30].iregs_reg[30][5]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[30].iregs_reg[30][6]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[30].iregs_reg[30][7]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[30].iregs_reg[30][8]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[30].iregs_reg[30][9]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[30].iregs_reg[30][10]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[30].iregs_reg[30][11]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[30].iregs_reg[30][12]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[30].iregs_reg[30][13]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[30].iregs_reg[30][14]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[30].iregs_reg[30][15]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[30].iregs_reg[30][16]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[30].iregs_reg[30][17]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[30].iregs_reg[30][18]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[30].iregs_reg[30][19]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[30].iregs_reg[30][20]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[30].iregs_reg[30][21]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[30].iregs_reg[30][22]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[30].iregs_reg[30][23]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[30].iregs_reg[30][24]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[30].iregs_reg[30][25]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[30].iregs_reg[30][26]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[30].iregs_reg[30][27]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[30].iregs_reg[30][28]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[30].iregs_reg[30][29]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[30].iregs_reg[30][30]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[30].iregs_reg[30][31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe37]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe37]
connect_debug_port u_ila_0/probe37 [get_nets [list {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[2].iregs_reg[2][0]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[2].iregs_reg[2][1]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[2].iregs_reg[2][2]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[2].iregs_reg[2][3]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[2].iregs_reg[2][4]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[2].iregs_reg[2][5]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[2].iregs_reg[2][6]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[2].iregs_reg[2][7]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[2].iregs_reg[2][8]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[2].iregs_reg[2][9]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[2].iregs_reg[2][10]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[2].iregs_reg[2][11]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[2].iregs_reg[2][12]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[2].iregs_reg[2][13]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[2].iregs_reg[2][14]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[2].iregs_reg[2][15]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[2].iregs_reg[2][16]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[2].iregs_reg[2][17]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[2].iregs_reg[2][18]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[2].iregs_reg[2][19]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[2].iregs_reg[2][20]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[2].iregs_reg[2][21]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[2].iregs_reg[2][22]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[2].iregs_reg[2][23]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[2].iregs_reg[2][24]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[2].iregs_reg[2][25]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[2].iregs_reg[2][26]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[2].iregs_reg[2][27]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[2].iregs_reg[2][28]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[2].iregs_reg[2][29]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[2].iregs_reg[2][30]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[2].iregs_reg[2][31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe38]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe38]
connect_debug_port u_ila_0/probe38 [get_nets [list {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[29].iregs_reg[29][0]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[29].iregs_reg[29][1]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[29].iregs_reg[29][2]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[29].iregs_reg[29][3]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[29].iregs_reg[29][4]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[29].iregs_reg[29][5]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[29].iregs_reg[29][6]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[29].iregs_reg[29][7]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[29].iregs_reg[29][8]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[29].iregs_reg[29][9]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[29].iregs_reg[29][10]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[29].iregs_reg[29][11]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[29].iregs_reg[29][12]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[29].iregs_reg[29][13]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[29].iregs_reg[29][14]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[29].iregs_reg[29][15]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[29].iregs_reg[29][16]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[29].iregs_reg[29][17]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[29].iregs_reg[29][18]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[29].iregs_reg[29][19]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[29].iregs_reg[29][20]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[29].iregs_reg[29][21]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[29].iregs_reg[29][22]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[29].iregs_reg[29][23]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[29].iregs_reg[29][24]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[29].iregs_reg[29][25]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[29].iregs_reg[29][26]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[29].iregs_reg[29][27]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[29].iregs_reg[29][28]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[29].iregs_reg[29][29]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[29].iregs_reg[29][30]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[29].iregs_reg[29][31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe39]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe39]
connect_debug_port u_ila_0/probe39 [get_nets [list {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[28].iregs_reg[28][0]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[28].iregs_reg[28][1]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[28].iregs_reg[28][2]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[28].iregs_reg[28][3]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[28].iregs_reg[28][4]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[28].iregs_reg[28][5]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[28].iregs_reg[28][6]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[28].iregs_reg[28][7]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[28].iregs_reg[28][8]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[28].iregs_reg[28][9]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[28].iregs_reg[28][10]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[28].iregs_reg[28][11]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[28].iregs_reg[28][12]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[28].iregs_reg[28][13]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[28].iregs_reg[28][14]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[28].iregs_reg[28][15]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[28].iregs_reg[28][16]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[28].iregs_reg[28][17]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[28].iregs_reg[28][18]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[28].iregs_reg[28][19]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[28].iregs_reg[28][20]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[28].iregs_reg[28][21]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[28].iregs_reg[28][22]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[28].iregs_reg[28][23]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[28].iregs_reg[28][24]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[28].iregs_reg[28][25]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[28].iregs_reg[28][26]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[28].iregs_reg[28][27]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[28].iregs_reg[28][28]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[28].iregs_reg[28][29]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[28].iregs_reg[28][30]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[28].iregs_reg[28][31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe40]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe40]
connect_debug_port u_ila_0/probe40 [get_nets [list {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[27].iregs_reg[27][0]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[27].iregs_reg[27][1]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[27].iregs_reg[27][2]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[27].iregs_reg[27][3]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[27].iregs_reg[27][4]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[27].iregs_reg[27][5]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[27].iregs_reg[27][6]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[27].iregs_reg[27][7]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[27].iregs_reg[27][8]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[27].iregs_reg[27][9]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[27].iregs_reg[27][10]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[27].iregs_reg[27][11]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[27].iregs_reg[27][12]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[27].iregs_reg[27][13]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[27].iregs_reg[27][14]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[27].iregs_reg[27][15]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[27].iregs_reg[27][16]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[27].iregs_reg[27][17]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[27].iregs_reg[27][18]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[27].iregs_reg[27][19]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[27].iregs_reg[27][20]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[27].iregs_reg[27][21]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[27].iregs_reg[27][22]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[27].iregs_reg[27][23]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[27].iregs_reg[27][24]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[27].iregs_reg[27][25]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[27].iregs_reg[27][26]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[27].iregs_reg[27][27]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[27].iregs_reg[27][28]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[27].iregs_reg[27][29]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[27].iregs_reg[27][30]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[27].iregs_reg[27][31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe41]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe41]
connect_debug_port u_ila_0/probe41 [get_nets [list {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[26].iregs_reg[26][0]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[26].iregs_reg[26][1]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[26].iregs_reg[26][2]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[26].iregs_reg[26][3]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[26].iregs_reg[26][4]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[26].iregs_reg[26][5]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[26].iregs_reg[26][6]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[26].iregs_reg[26][7]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[26].iregs_reg[26][8]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[26].iregs_reg[26][9]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[26].iregs_reg[26][10]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[26].iregs_reg[26][11]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[26].iregs_reg[26][12]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[26].iregs_reg[26][13]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[26].iregs_reg[26][14]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[26].iregs_reg[26][15]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[26].iregs_reg[26][16]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[26].iregs_reg[26][17]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[26].iregs_reg[26][18]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[26].iregs_reg[26][19]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[26].iregs_reg[26][20]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[26].iregs_reg[26][21]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[26].iregs_reg[26][22]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[26].iregs_reg[26][23]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[26].iregs_reg[26][24]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[26].iregs_reg[26][25]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[26].iregs_reg[26][26]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[26].iregs_reg[26][27]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[26].iregs_reg[26][28]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[26].iregs_reg[26][29]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[26].iregs_reg[26][30]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[26].iregs_reg[26][31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe42]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe42]
connect_debug_port u_ila_0/probe42 [get_nets [list {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[25].iregs_reg[25][0]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[25].iregs_reg[25][1]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[25].iregs_reg[25][2]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[25].iregs_reg[25][3]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[25].iregs_reg[25][4]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[25].iregs_reg[25][5]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[25].iregs_reg[25][6]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[25].iregs_reg[25][7]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[25].iregs_reg[25][8]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[25].iregs_reg[25][9]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[25].iregs_reg[25][10]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[25].iregs_reg[25][11]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[25].iregs_reg[25][12]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[25].iregs_reg[25][13]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[25].iregs_reg[25][14]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[25].iregs_reg[25][15]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[25].iregs_reg[25][16]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[25].iregs_reg[25][17]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[25].iregs_reg[25][18]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[25].iregs_reg[25][19]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[25].iregs_reg[25][20]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[25].iregs_reg[25][21]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[25].iregs_reg[25][22]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[25].iregs_reg[25][23]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[25].iregs_reg[25][24]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[25].iregs_reg[25][25]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[25].iregs_reg[25][26]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[25].iregs_reg[25][27]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[25].iregs_reg[25][28]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[25].iregs_reg[25][29]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[25].iregs_reg[25][30]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[25].iregs_reg[25][31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe43]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe43]
connect_debug_port u_ila_0/probe43 [get_nets [list {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[24].iregs_reg[24][0]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[24].iregs_reg[24][1]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[24].iregs_reg[24][2]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[24].iregs_reg[24][3]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[24].iregs_reg[24][4]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[24].iregs_reg[24][5]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[24].iregs_reg[24][6]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[24].iregs_reg[24][7]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[24].iregs_reg[24][8]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[24].iregs_reg[24][9]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[24].iregs_reg[24][10]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[24].iregs_reg[24][11]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[24].iregs_reg[24][12]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[24].iregs_reg[24][13]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[24].iregs_reg[24][14]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[24].iregs_reg[24][15]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[24].iregs_reg[24][16]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[24].iregs_reg[24][17]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[24].iregs_reg[24][18]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[24].iregs_reg[24][19]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[24].iregs_reg[24][20]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[24].iregs_reg[24][21]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[24].iregs_reg[24][22]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[24].iregs_reg[24][23]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[24].iregs_reg[24][24]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[24].iregs_reg[24][25]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[24].iregs_reg[24][26]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[24].iregs_reg[24][27]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[24].iregs_reg[24][28]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[24].iregs_reg[24][29]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[24].iregs_reg[24][30]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[24].iregs_reg[24][31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe44]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe44]
connect_debug_port u_ila_0/probe44 [get_nets [list {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[23].iregs_reg[23][0]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[23].iregs_reg[23][1]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[23].iregs_reg[23][2]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[23].iregs_reg[23][3]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[23].iregs_reg[23][4]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[23].iregs_reg[23][5]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[23].iregs_reg[23][6]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[23].iregs_reg[23][7]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[23].iregs_reg[23][8]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[23].iregs_reg[23][9]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[23].iregs_reg[23][10]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[23].iregs_reg[23][11]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[23].iregs_reg[23][12]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[23].iregs_reg[23][13]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[23].iregs_reg[23][14]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[23].iregs_reg[23][15]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[23].iregs_reg[23][16]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[23].iregs_reg[23][17]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[23].iregs_reg[23][18]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[23].iregs_reg[23][19]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[23].iregs_reg[23][20]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[23].iregs_reg[23][21]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[23].iregs_reg[23][22]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[23].iregs_reg[23][23]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[23].iregs_reg[23][24]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[23].iregs_reg[23][25]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[23].iregs_reg[23][26]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[23].iregs_reg[23][27]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[23].iregs_reg[23][28]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[23].iregs_reg[23][29]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[23].iregs_reg[23][30]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[23].iregs_reg[23][31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe45]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe45]
connect_debug_port u_ila_0/probe45 [get_nets [list {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[22].iregs_reg[22][0]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[22].iregs_reg[22][1]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[22].iregs_reg[22][2]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[22].iregs_reg[22][3]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[22].iregs_reg[22][4]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[22].iregs_reg[22][5]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[22].iregs_reg[22][6]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[22].iregs_reg[22][7]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[22].iregs_reg[22][8]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[22].iregs_reg[22][9]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[22].iregs_reg[22][10]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[22].iregs_reg[22][11]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[22].iregs_reg[22][12]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[22].iregs_reg[22][13]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[22].iregs_reg[22][14]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[22].iregs_reg[22][15]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[22].iregs_reg[22][16]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[22].iregs_reg[22][17]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[22].iregs_reg[22][18]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[22].iregs_reg[22][19]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[22].iregs_reg[22][20]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[22].iregs_reg[22][21]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[22].iregs_reg[22][22]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[22].iregs_reg[22][23]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[22].iregs_reg[22][24]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[22].iregs_reg[22][25]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[22].iregs_reg[22][26]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[22].iregs_reg[22][27]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[22].iregs_reg[22][28]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[22].iregs_reg[22][29]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[22].iregs_reg[22][30]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[22].iregs_reg[22][31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe46]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe46]
connect_debug_port u_ila_0/probe46 [get_nets [list {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[21].iregs_reg[21][0]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[21].iregs_reg[21][1]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[21].iregs_reg[21][2]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[21].iregs_reg[21][3]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[21].iregs_reg[21][4]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[21].iregs_reg[21][5]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[21].iregs_reg[21][6]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[21].iregs_reg[21][7]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[21].iregs_reg[21][8]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[21].iregs_reg[21][9]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[21].iregs_reg[21][10]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[21].iregs_reg[21][11]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[21].iregs_reg[21][12]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[21].iregs_reg[21][13]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[21].iregs_reg[21][14]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[21].iregs_reg[21][15]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[21].iregs_reg[21][16]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[21].iregs_reg[21][17]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[21].iregs_reg[21][18]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[21].iregs_reg[21][19]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[21].iregs_reg[21][20]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[21].iregs_reg[21][21]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[21].iregs_reg[21][22]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[21].iregs_reg[21][23]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[21].iregs_reg[21][24]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[21].iregs_reg[21][25]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[21].iregs_reg[21][26]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[21].iregs_reg[21][27]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[21].iregs_reg[21][28]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[21].iregs_reg[21][29]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[21].iregs_reg[21][30]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[21].iregs_reg[21][31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe47]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe47]
connect_debug_port u_ila_0/probe47 [get_nets [list {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[20].iregs_reg[20][0]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[20].iregs_reg[20][1]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[20].iregs_reg[20][2]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[20].iregs_reg[20][3]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[20].iregs_reg[20][4]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[20].iregs_reg[20][5]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[20].iregs_reg[20][6]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[20].iregs_reg[20][7]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[20].iregs_reg[20][8]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[20].iregs_reg[20][9]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[20].iregs_reg[20][10]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[20].iregs_reg[20][11]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[20].iregs_reg[20][12]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[20].iregs_reg[20][13]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[20].iregs_reg[20][14]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[20].iregs_reg[20][15]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[20].iregs_reg[20][16]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[20].iregs_reg[20][17]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[20].iregs_reg[20][18]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[20].iregs_reg[20][19]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[20].iregs_reg[20][20]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[20].iregs_reg[20][21]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[20].iregs_reg[20][22]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[20].iregs_reg[20][23]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[20].iregs_reg[20][24]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[20].iregs_reg[20][25]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[20].iregs_reg[20][26]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[20].iregs_reg[20][27]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[20].iregs_reg[20][28]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[20].iregs_reg[20][29]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[20].iregs_reg[20][30]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[20].iregs_reg[20][31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe48]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe48]
connect_debug_port u_ila_0/probe48 [get_nets [list {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[1].iregs_reg[1][0]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[1].iregs_reg[1][1]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[1].iregs_reg[1][2]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[1].iregs_reg[1][3]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[1].iregs_reg[1][4]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[1].iregs_reg[1][5]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[1].iregs_reg[1][6]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[1].iregs_reg[1][7]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[1].iregs_reg[1][8]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[1].iregs_reg[1][9]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[1].iregs_reg[1][10]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[1].iregs_reg[1][11]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[1].iregs_reg[1][12]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[1].iregs_reg[1][13]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[1].iregs_reg[1][14]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[1].iregs_reg[1][15]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[1].iregs_reg[1][16]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[1].iregs_reg[1][17]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[1].iregs_reg[1][18]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[1].iregs_reg[1][19]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[1].iregs_reg[1][20]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[1].iregs_reg[1][21]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[1].iregs_reg[1][22]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[1].iregs_reg[1][23]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[1].iregs_reg[1][24]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[1].iregs_reg[1][25]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[1].iregs_reg[1][26]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[1].iregs_reg[1][27]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[1].iregs_reg[1][28]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[1].iregs_reg[1][29]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[1].iregs_reg[1][30]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[1].iregs_reg[1][31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe49]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe49]
connect_debug_port u_ila_0/probe49 [get_nets [list {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[19].iregs_reg[19][0]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[19].iregs_reg[19][1]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[19].iregs_reg[19][2]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[19].iregs_reg[19][3]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[19].iregs_reg[19][4]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[19].iregs_reg[19][5]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[19].iregs_reg[19][6]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[19].iregs_reg[19][7]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[19].iregs_reg[19][8]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[19].iregs_reg[19][9]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[19].iregs_reg[19][10]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[19].iregs_reg[19][11]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[19].iregs_reg[19][12]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[19].iregs_reg[19][13]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[19].iregs_reg[19][14]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[19].iregs_reg[19][15]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[19].iregs_reg[19][16]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[19].iregs_reg[19][17]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[19].iregs_reg[19][18]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[19].iregs_reg[19][19]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[19].iregs_reg[19][20]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[19].iregs_reg[19][21]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[19].iregs_reg[19][22]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[19].iregs_reg[19][23]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[19].iregs_reg[19][24]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[19].iregs_reg[19][25]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[19].iregs_reg[19][26]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[19].iregs_reg[19][27]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[19].iregs_reg[19][28]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[19].iregs_reg[19][29]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[19].iregs_reg[19][30]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[19].iregs_reg[19][31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe50]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe50]
connect_debug_port u_ila_0/probe50 [get_nets [list {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[18].iregs_reg[18][0]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[18].iregs_reg[18][1]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[18].iregs_reg[18][2]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[18].iregs_reg[18][3]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[18].iregs_reg[18][4]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[18].iregs_reg[18][5]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[18].iregs_reg[18][6]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[18].iregs_reg[18][7]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[18].iregs_reg[18][8]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[18].iregs_reg[18][9]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[18].iregs_reg[18][10]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[18].iregs_reg[18][11]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[18].iregs_reg[18][12]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[18].iregs_reg[18][13]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[18].iregs_reg[18][14]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[18].iregs_reg[18][15]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[18].iregs_reg[18][16]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[18].iregs_reg[18][17]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[18].iregs_reg[18][18]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[18].iregs_reg[18][19]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[18].iregs_reg[18][20]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[18].iregs_reg[18][21]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[18].iregs_reg[18][22]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[18].iregs_reg[18][23]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[18].iregs_reg[18][24]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[18].iregs_reg[18][25]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[18].iregs_reg[18][26]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[18].iregs_reg[18][27]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[18].iregs_reg[18][28]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[18].iregs_reg[18][29]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[18].iregs_reg[18][30]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[18].iregs_reg[18][31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe51]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe51]
connect_debug_port u_ila_0/probe51 [get_nets [list {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[17].iregs_reg[17][0]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[17].iregs_reg[17][1]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[17].iregs_reg[17][2]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[17].iregs_reg[17][3]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[17].iregs_reg[17][4]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[17].iregs_reg[17][5]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[17].iregs_reg[17][6]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[17].iregs_reg[17][7]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[17].iregs_reg[17][8]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[17].iregs_reg[17][9]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[17].iregs_reg[17][10]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[17].iregs_reg[17][11]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[17].iregs_reg[17][12]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[17].iregs_reg[17][13]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[17].iregs_reg[17][14]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[17].iregs_reg[17][15]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[17].iregs_reg[17][16]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[17].iregs_reg[17][17]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[17].iregs_reg[17][18]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[17].iregs_reg[17][19]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[17].iregs_reg[17][20]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[17].iregs_reg[17][21]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[17].iregs_reg[17][22]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[17].iregs_reg[17][23]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[17].iregs_reg[17][24]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[17].iregs_reg[17][25]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[17].iregs_reg[17][26]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[17].iregs_reg[17][27]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[17].iregs_reg[17][28]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[17].iregs_reg[17][29]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[17].iregs_reg[17][30]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[17].iregs_reg[17][31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe52]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe52]
connect_debug_port u_ila_0/probe52 [get_nets [list {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[16].iregs_reg[16][0]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[16].iregs_reg[16][1]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[16].iregs_reg[16][2]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[16].iregs_reg[16][3]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[16].iregs_reg[16][4]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[16].iregs_reg[16][5]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[16].iregs_reg[16][6]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[16].iregs_reg[16][7]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[16].iregs_reg[16][8]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[16].iregs_reg[16][9]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[16].iregs_reg[16][10]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[16].iregs_reg[16][11]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[16].iregs_reg[16][12]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[16].iregs_reg[16][13]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[16].iregs_reg[16][14]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[16].iregs_reg[16][15]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[16].iregs_reg[16][16]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[16].iregs_reg[16][17]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[16].iregs_reg[16][18]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[16].iregs_reg[16][19]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[16].iregs_reg[16][20]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[16].iregs_reg[16][21]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[16].iregs_reg[16][22]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[16].iregs_reg[16][23]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[16].iregs_reg[16][24]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[16].iregs_reg[16][25]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[16].iregs_reg[16][26]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[16].iregs_reg[16][27]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[16].iregs_reg[16][28]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[16].iregs_reg[16][29]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[16].iregs_reg[16][30]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[16].iregs_reg[16][31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe53]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe53]
connect_debug_port u_ila_0/probe53 [get_nets [list {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[15].iregs_reg[15][0]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[15].iregs_reg[15][1]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[15].iregs_reg[15][2]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[15].iregs_reg[15][3]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[15].iregs_reg[15][4]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[15].iregs_reg[15][5]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[15].iregs_reg[15][6]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[15].iregs_reg[15][7]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[15].iregs_reg[15][8]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[15].iregs_reg[15][9]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[15].iregs_reg[15][10]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[15].iregs_reg[15][11]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[15].iregs_reg[15][12]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[15].iregs_reg[15][13]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[15].iregs_reg[15][14]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[15].iregs_reg[15][15]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[15].iregs_reg[15][16]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[15].iregs_reg[15][17]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[15].iregs_reg[15][18]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[15].iregs_reg[15][19]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[15].iregs_reg[15][20]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[15].iregs_reg[15][21]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[15].iregs_reg[15][22]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[15].iregs_reg[15][23]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[15].iregs_reg[15][24]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[15].iregs_reg[15][25]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[15].iregs_reg[15][26]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[15].iregs_reg[15][27]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[15].iregs_reg[15][28]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[15].iregs_reg[15][29]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[15].iregs_reg[15][30]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[15].iregs_reg[15][31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe54]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe54]
connect_debug_port u_ila_0/probe54 [get_nets [list {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[14].iregs_reg[14][0]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[14].iregs_reg[14][1]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[14].iregs_reg[14][2]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[14].iregs_reg[14][3]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[14].iregs_reg[14][4]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[14].iregs_reg[14][5]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[14].iregs_reg[14][6]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[14].iregs_reg[14][7]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[14].iregs_reg[14][8]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[14].iregs_reg[14][9]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[14].iregs_reg[14][10]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[14].iregs_reg[14][11]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[14].iregs_reg[14][12]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[14].iregs_reg[14][13]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[14].iregs_reg[14][14]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[14].iregs_reg[14][15]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[14].iregs_reg[14][16]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[14].iregs_reg[14][17]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[14].iregs_reg[14][18]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[14].iregs_reg[14][19]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[14].iregs_reg[14][20]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[14].iregs_reg[14][21]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[14].iregs_reg[14][22]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[14].iregs_reg[14][23]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[14].iregs_reg[14][24]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[14].iregs_reg[14][25]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[14].iregs_reg[14][26]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[14].iregs_reg[14][27]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[14].iregs_reg[14][28]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[14].iregs_reg[14][29]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[14].iregs_reg[14][30]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[14].iregs_reg[14][31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe55]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe55]
connect_debug_port u_ila_0/probe55 [get_nets [list {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[13].iregs_reg[13][0]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[13].iregs_reg[13][1]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[13].iregs_reg[13][2]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[13].iregs_reg[13][3]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[13].iregs_reg[13][4]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[13].iregs_reg[13][5]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[13].iregs_reg[13][6]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[13].iregs_reg[13][7]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[13].iregs_reg[13][8]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[13].iregs_reg[13][9]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[13].iregs_reg[13][10]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[13].iregs_reg[13][11]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[13].iregs_reg[13][12]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[13].iregs_reg[13][13]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[13].iregs_reg[13][14]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[13].iregs_reg[13][15]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[13].iregs_reg[13][16]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[13].iregs_reg[13][17]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[13].iregs_reg[13][18]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[13].iregs_reg[13][19]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[13].iregs_reg[13][20]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[13].iregs_reg[13][21]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[13].iregs_reg[13][22]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[13].iregs_reg[13][23]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[13].iregs_reg[13][24]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[13].iregs_reg[13][25]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[13].iregs_reg[13][26]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[13].iregs_reg[13][27]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[13].iregs_reg[13][28]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[13].iregs_reg[13][29]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[13].iregs_reg[13][30]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[13].iregs_reg[13][31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe56]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe56]
connect_debug_port u_ila_0/probe56 [get_nets [list {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[11].iregs_reg[11][0]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[11].iregs_reg[11][1]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[11].iregs_reg[11][2]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[11].iregs_reg[11][3]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[11].iregs_reg[11][4]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[11].iregs_reg[11][5]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[11].iregs_reg[11][6]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[11].iregs_reg[11][7]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[11].iregs_reg[11][8]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[11].iregs_reg[11][9]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[11].iregs_reg[11][10]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[11].iregs_reg[11][11]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[11].iregs_reg[11][12]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[11].iregs_reg[11][13]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[11].iregs_reg[11][14]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[11].iregs_reg[11][15]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[11].iregs_reg[11][16]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[11].iregs_reg[11][17]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[11].iregs_reg[11][18]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[11].iregs_reg[11][19]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[11].iregs_reg[11][20]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[11].iregs_reg[11][21]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[11].iregs_reg[11][22]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[11].iregs_reg[11][23]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[11].iregs_reg[11][24]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[11].iregs_reg[11][25]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[11].iregs_reg[11][26]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[11].iregs_reg[11][27]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[11].iregs_reg[11][28]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[11].iregs_reg[11][29]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[11].iregs_reg[11][30]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[11].iregs_reg[11][31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe57]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe57]
connect_debug_port u_ila_0/probe57 [get_nets [list {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[12].iregs_reg[12][0]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[12].iregs_reg[12][1]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[12].iregs_reg[12][2]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[12].iregs_reg[12][3]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[12].iregs_reg[12][4]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[12].iregs_reg[12][5]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[12].iregs_reg[12][6]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[12].iregs_reg[12][7]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[12].iregs_reg[12][8]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[12].iregs_reg[12][9]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[12].iregs_reg[12][10]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[12].iregs_reg[12][11]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[12].iregs_reg[12][12]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[12].iregs_reg[12][13]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[12].iregs_reg[12][14]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[12].iregs_reg[12][15]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[12].iregs_reg[12][16]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[12].iregs_reg[12][17]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[12].iregs_reg[12][18]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[12].iregs_reg[12][19]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[12].iregs_reg[12][20]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[12].iregs_reg[12][21]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[12].iregs_reg[12][22]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[12].iregs_reg[12][23]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[12].iregs_reg[12][24]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[12].iregs_reg[12][25]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[12].iregs_reg[12][26]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[12].iregs_reg[12][27]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[12].iregs_reg[12][28]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[12].iregs_reg[12][29]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[12].iregs_reg[12][30]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[12].iregs_reg[12][31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe58]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe58]
connect_debug_port u_ila_0/probe58 [get_nets [list {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[8].iregs_reg[8][0]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[8].iregs_reg[8][1]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[8].iregs_reg[8][2]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[8].iregs_reg[8][3]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[8].iregs_reg[8][4]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[8].iregs_reg[8][5]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[8].iregs_reg[8][6]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[8].iregs_reg[8][7]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[8].iregs_reg[8][8]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[8].iregs_reg[8][9]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[8].iregs_reg[8][10]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[8].iregs_reg[8][11]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[8].iregs_reg[8][12]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[8].iregs_reg[8][13]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[8].iregs_reg[8][14]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[8].iregs_reg[8][15]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[8].iregs_reg[8][16]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[8].iregs_reg[8][17]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[8].iregs_reg[8][18]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[8].iregs_reg[8][19]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[8].iregs_reg[8][20]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[8].iregs_reg[8][21]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[8].iregs_reg[8][22]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[8].iregs_reg[8][23]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[8].iregs_reg[8][24]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[8].iregs_reg[8][25]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[8].iregs_reg[8][26]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[8].iregs_reg[8][27]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[8].iregs_reg[8][28]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[8].iregs_reg[8][29]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[8].iregs_reg[8][30]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[8].iregs_reg[8][31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe59]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe59]
connect_debug_port u_ila_0/probe59 [get_nets [list {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[9].iregs_reg[9][0]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[9].iregs_reg[9][1]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[9].iregs_reg[9][2]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[9].iregs_reg[9][3]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[9].iregs_reg[9][4]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[9].iregs_reg[9][5]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[9].iregs_reg[9][6]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[9].iregs_reg[9][7]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[9].iregs_reg[9][8]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[9].iregs_reg[9][9]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[9].iregs_reg[9][10]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[9].iregs_reg[9][11]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[9].iregs_reg[9][12]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[9].iregs_reg[9][13]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[9].iregs_reg[9][14]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[9].iregs_reg[9][15]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[9].iregs_reg[9][16]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[9].iregs_reg[9][17]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[9].iregs_reg[9][18]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[9].iregs_reg[9][19]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[9].iregs_reg[9][20]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[9].iregs_reg[9][21]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[9].iregs_reg[9][22]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[9].iregs_reg[9][23]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[9].iregs_reg[9][24]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[9].iregs_reg[9][25]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[9].iregs_reg[9][26]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[9].iregs_reg[9][27]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[9].iregs_reg[9][28]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[9].iregs_reg[9][29]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[9].iregs_reg[9][30]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[9].iregs_reg[9][31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe60]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe60]
connect_debug_port u_ila_0/probe60 [get_nets [list {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[10].iregs_reg[10][0]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[10].iregs_reg[10][1]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[10].iregs_reg[10][2]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[10].iregs_reg[10][3]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[10].iregs_reg[10][4]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[10].iregs_reg[10][5]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[10].iregs_reg[10][6]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[10].iregs_reg[10][7]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[10].iregs_reg[10][8]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[10].iregs_reg[10][9]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[10].iregs_reg[10][10]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[10].iregs_reg[10][11]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[10].iregs_reg[10][12]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[10].iregs_reg[10][13]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[10].iregs_reg[10][14]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[10].iregs_reg[10][15]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[10].iregs_reg[10][16]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[10].iregs_reg[10][17]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[10].iregs_reg[10][18]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[10].iregs_reg[10][19]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[10].iregs_reg[10][20]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[10].iregs_reg[10][21]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[10].iregs_reg[10][22]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[10].iregs_reg[10][23]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[10].iregs_reg[10][24]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[10].iregs_reg[10][25]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[10].iregs_reg[10][26]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[10].iregs_reg[10][27]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[10].iregs_reg[10][28]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[10].iregs_reg[10][29]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[10].iregs_reg[10][30]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[10].iregs_reg[10][31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe61]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe61]
connect_debug_port u_ila_0/probe61 [get_nets [list {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[6].iregs_reg[6][0]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[6].iregs_reg[6][1]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[6].iregs_reg[6][2]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[6].iregs_reg[6][3]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[6].iregs_reg[6][4]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[6].iregs_reg[6][5]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[6].iregs_reg[6][6]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[6].iregs_reg[6][7]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[6].iregs_reg[6][8]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[6].iregs_reg[6][9]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[6].iregs_reg[6][10]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[6].iregs_reg[6][11]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[6].iregs_reg[6][12]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[6].iregs_reg[6][13]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[6].iregs_reg[6][14]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[6].iregs_reg[6][15]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[6].iregs_reg[6][16]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[6].iregs_reg[6][17]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[6].iregs_reg[6][18]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[6].iregs_reg[6][19]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[6].iregs_reg[6][20]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[6].iregs_reg[6][21]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[6].iregs_reg[6][22]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[6].iregs_reg[6][23]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[6].iregs_reg[6][24]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[6].iregs_reg[6][25]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[6].iregs_reg[6][26]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[6].iregs_reg[6][27]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[6].iregs_reg[6][28]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[6].iregs_reg[6][29]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[6].iregs_reg[6][30]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[6].iregs_reg[6][31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe62]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe62]
connect_debug_port u_ila_0/probe62 [get_nets [list {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[7].iregs_reg[7][0]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[7].iregs_reg[7][1]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[7].iregs_reg[7][2]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[7].iregs_reg[7][3]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[7].iregs_reg[7][4]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[7].iregs_reg[7][5]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[7].iregs_reg[7][6]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[7].iregs_reg[7][7]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[7].iregs_reg[7][8]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[7].iregs_reg[7][9]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[7].iregs_reg[7][10]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[7].iregs_reg[7][11]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[7].iregs_reg[7][12]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[7].iregs_reg[7][13]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[7].iregs_reg[7][14]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[7].iregs_reg[7][15]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[7].iregs_reg[7][16]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[7].iregs_reg[7][17]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[7].iregs_reg[7][18]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[7].iregs_reg[7][19]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[7].iregs_reg[7][20]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[7].iregs_reg[7][21]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[7].iregs_reg[7][22]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[7].iregs_reg[7][23]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[7].iregs_reg[7][24]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[7].iregs_reg[7][25]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[7].iregs_reg[7][26]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[7].iregs_reg[7][27]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[7].iregs_reg[7][28]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[7].iregs_reg[7][29]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[7].iregs_reg[7][30]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[7].iregs_reg[7][31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe63]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe63]
connect_debug_port u_ila_0/probe63 [get_nets [list {design_1_i/core_wrapper_0/port_data_mem_data_we[0]} {design_1_i/core_wrapper_0/port_data_mem_data_we[1]} {design_1_i/core_wrapper_0/port_data_mem_data_we[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe64]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe64]
connect_debug_port u_ila_0/probe64 [get_nets [list {design_1_i/core_wrapper_0/fetch_pc[0]} {design_1_i/core_wrapper_0/fetch_pc[1]} {design_1_i/core_wrapper_0/fetch_pc[2]} {design_1_i/core_wrapper_0/fetch_pc[3]} {design_1_i/core_wrapper_0/fetch_pc[4]} {design_1_i/core_wrapper_0/fetch_pc[5]} {design_1_i/core_wrapper_0/fetch_pc[6]} {design_1_i/core_wrapper_0/fetch_pc[7]} {design_1_i/core_wrapper_0/fetch_pc[8]} {design_1_i/core_wrapper_0/fetch_pc[9]} {design_1_i/core_wrapper_0/fetch_pc[10]} {design_1_i/core_wrapper_0/fetch_pc[11]} {design_1_i/core_wrapper_0/fetch_pc[12]} {design_1_i/core_wrapper_0/fetch_pc[13]} {design_1_i/core_wrapper_0/fetch_pc[14]} {design_1_i/core_wrapper_0/fetch_pc[15]} {design_1_i/core_wrapper_0/fetch_pc[16]} {design_1_i/core_wrapper_0/fetch_pc[17]} {design_1_i/core_wrapper_0/fetch_pc[18]} {design_1_i/core_wrapper_0/fetch_pc[19]} {design_1_i/core_wrapper_0/fetch_pc[20]} {design_1_i/core_wrapper_0/fetch_pc[21]} {design_1_i/core_wrapper_0/fetch_pc[22]} {design_1_i/core_wrapper_0/fetch_pc[23]} {design_1_i/core_wrapper_0/fetch_pc[24]} {design_1_i/core_wrapper_0/fetch_pc[25]} {design_1_i/core_wrapper_0/fetch_pc[26]} {design_1_i/core_wrapper_0/fetch_pc[27]} {design_1_i/core_wrapper_0/fetch_pc[28]} {design_1_i/core_wrapper_0/fetch_pc[29]} {design_1_i/core_wrapper_0/fetch_pc[30]} {design_1_i/core_wrapper_0/fetch_pc[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe65]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe65]
connect_debug_port u_ila_0/probe65 [get_nets [list {design_1_i/core_wrapper_0/_port_data_mem_din[0]} {design_1_i/core_wrapper_0/_port_data_mem_din[1]} {design_1_i/core_wrapper_0/_port_data_mem_din[2]} {design_1_i/core_wrapper_0/_port_data_mem_din[3]} {design_1_i/core_wrapper_0/_port_data_mem_din[4]} {design_1_i/core_wrapper_0/_port_data_mem_din[5]} {design_1_i/core_wrapper_0/_port_data_mem_din[6]} {design_1_i/core_wrapper_0/_port_data_mem_din[7]} {design_1_i/core_wrapper_0/_port_data_mem_din[8]} {design_1_i/core_wrapper_0/_port_data_mem_din[9]} {design_1_i/core_wrapper_0/_port_data_mem_din[10]} {design_1_i/core_wrapper_0/_port_data_mem_din[11]} {design_1_i/core_wrapper_0/_port_data_mem_din[12]} {design_1_i/core_wrapper_0/_port_data_mem_din[13]} {design_1_i/core_wrapper_0/_port_data_mem_din[14]} {design_1_i/core_wrapper_0/_port_data_mem_din[15]} {design_1_i/core_wrapper_0/_port_data_mem_din[16]} {design_1_i/core_wrapper_0/_port_data_mem_din[17]} {design_1_i/core_wrapper_0/_port_data_mem_din[18]} {design_1_i/core_wrapper_0/_port_data_mem_din[19]} {design_1_i/core_wrapper_0/_port_data_mem_din[20]} {design_1_i/core_wrapper_0/_port_data_mem_din[21]} {design_1_i/core_wrapper_0/_port_data_mem_din[22]} {design_1_i/core_wrapper_0/_port_data_mem_din[23]} {design_1_i/core_wrapper_0/_port_data_mem_din[24]} {design_1_i/core_wrapper_0/_port_data_mem_din[25]} {design_1_i/core_wrapper_0/_port_data_mem_din[26]} {design_1_i/core_wrapper_0/_port_data_mem_din[27]} {design_1_i/core_wrapper_0/_port_data_mem_din[28]} {design_1_i/core_wrapper_0/_port_data_mem_din[29]} {design_1_i/core_wrapper_0/_port_data_mem_din[30]} {design_1_i/core_wrapper_0/_port_data_mem_din[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe66]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe66]
connect_debug_port u_ila_0/probe66 [get_nets [list {design_1_i/core_wrapper_0/port_data_mem_addr[0]} {design_1_i/core_wrapper_0/port_data_mem_addr[1]} {design_1_i/core_wrapper_0/port_data_mem_addr[2]} {design_1_i/core_wrapper_0/port_data_mem_addr[3]} {design_1_i/core_wrapper_0/port_data_mem_addr[4]} {design_1_i/core_wrapper_0/port_data_mem_addr[5]} {design_1_i/core_wrapper_0/port_data_mem_addr[6]} {design_1_i/core_wrapper_0/port_data_mem_addr[7]} {design_1_i/core_wrapper_0/port_data_mem_addr[8]} {design_1_i/core_wrapper_0/port_data_mem_addr[9]} {design_1_i/core_wrapper_0/port_data_mem_addr[10]} {design_1_i/core_wrapper_0/port_data_mem_addr[11]} {design_1_i/core_wrapper_0/port_data_mem_addr[12]} {design_1_i/core_wrapper_0/port_data_mem_addr[13]} {design_1_i/core_wrapper_0/port_data_mem_addr[14]} {design_1_i/core_wrapper_0/port_data_mem_addr[15]} {design_1_i/core_wrapper_0/port_data_mem_addr[16]} {design_1_i/core_wrapper_0/port_data_mem_addr[17]} {design_1_i/core_wrapper_0/port_data_mem_addr[18]} {design_1_i/core_wrapper_0/port_data_mem_addr[19]} {design_1_i/core_wrapper_0/port_data_mem_addr[20]} {design_1_i/core_wrapper_0/port_data_mem_addr[21]} {design_1_i/core_wrapper_0/port_data_mem_addr[22]} {design_1_i/core_wrapper_0/port_data_mem_addr[23]} {design_1_i/core_wrapper_0/port_data_mem_addr[24]} {design_1_i/core_wrapper_0/port_data_mem_addr[25]} {design_1_i/core_wrapper_0/port_data_mem_addr[26]} {design_1_i/core_wrapper_0/port_data_mem_addr[27]} {design_1_i/core_wrapper_0/port_data_mem_addr[28]} {design_1_i/core_wrapper_0/port_data_mem_addr[29]} {design_1_i/core_wrapper_0/port_data_mem_addr[30]} {design_1_i/core_wrapper_0/port_data_mem_addr[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe67]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe67]
connect_debug_port u_ila_0/probe67 [get_nets [list {design_1_i/core_wrapper_0/_port_data_mem_dout[0]} {design_1_i/core_wrapper_0/_port_data_mem_dout[1]} {design_1_i/core_wrapper_0/_port_data_mem_dout[2]} {design_1_i/core_wrapper_0/_port_data_mem_dout[3]} {design_1_i/core_wrapper_0/_port_data_mem_dout[4]} {design_1_i/core_wrapper_0/_port_data_mem_dout[5]} {design_1_i/core_wrapper_0/_port_data_mem_dout[6]} {design_1_i/core_wrapper_0/_port_data_mem_dout[7]} {design_1_i/core_wrapper_0/_port_data_mem_dout[8]} {design_1_i/core_wrapper_0/_port_data_mem_dout[9]} {design_1_i/core_wrapper_0/_port_data_mem_dout[10]} {design_1_i/core_wrapper_0/_port_data_mem_dout[11]} {design_1_i/core_wrapper_0/_port_data_mem_dout[12]} {design_1_i/core_wrapper_0/_port_data_mem_dout[13]} {design_1_i/core_wrapper_0/_port_data_mem_dout[14]} {design_1_i/core_wrapper_0/_port_data_mem_dout[15]} {design_1_i/core_wrapper_0/_port_data_mem_dout[16]} {design_1_i/core_wrapper_0/_port_data_mem_dout[17]} {design_1_i/core_wrapper_0/_port_data_mem_dout[18]} {design_1_i/core_wrapper_0/_port_data_mem_dout[19]} {design_1_i/core_wrapper_0/_port_data_mem_dout[20]} {design_1_i/core_wrapper_0/_port_data_mem_dout[21]} {design_1_i/core_wrapper_0/_port_data_mem_dout[22]} {design_1_i/core_wrapper_0/_port_data_mem_dout[23]} {design_1_i/core_wrapper_0/_port_data_mem_dout[24]} {design_1_i/core_wrapper_0/_port_data_mem_dout[25]} {design_1_i/core_wrapper_0/_port_data_mem_dout[26]} {design_1_i/core_wrapper_0/_port_data_mem_dout[27]} {design_1_i/core_wrapper_0/_port_data_mem_dout[28]} {design_1_i/core_wrapper_0/_port_data_mem_dout[29]} {design_1_i/core_wrapper_0/_port_data_mem_dout[30]} {design_1_i/core_wrapper_0/_port_data_mem_dout[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe68]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe68]
connect_debug_port u_ila_0/probe68 [get_nets [list design_1_i/core_wrapper_0/inst/C/freeze ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe69]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe69]
connect_debug_port u_ila_0/probe69 [get_nets [list design_1_i/core_wrapper_0/inst/C/moving ]]
save_constraints
reset_run synth_1
update_module_reference {design_1_core_wrapper_0_0 ethane_core_wrapper_0_0}
launch_runs synth_1 -jobs 4
wait_on_run synth_1
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/tansei/pro/vivado/ethane/ethane.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0 ]
endgroup
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list design_1_i/clk_wiz/inst/clk_out1 ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[5].iregs_reg[5][0]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[5].iregs_reg[5][1]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[5].iregs_reg[5][2]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[5].iregs_reg[5][3]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[5].iregs_reg[5][4]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[5].iregs_reg[5][5]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[5].iregs_reg[5][6]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[5].iregs_reg[5][7]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[5].iregs_reg[5][8]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[5].iregs_reg[5][9]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[5].iregs_reg[5][10]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[5].iregs_reg[5][11]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[5].iregs_reg[5][12]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[5].iregs_reg[5][13]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[5].iregs_reg[5][14]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[5].iregs_reg[5][15]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[5].iregs_reg[5][16]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[5].iregs_reg[5][17]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[5].iregs_reg[5][18]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[5].iregs_reg[5][19]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[5].iregs_reg[5][20]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[5].iregs_reg[5][21]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[5].iregs_reg[5][22]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[5].iregs_reg[5][23]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[5].iregs_reg[5][24]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[5].iregs_reg[5][25]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[5].iregs_reg[5][26]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[5].iregs_reg[5][27]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[5].iregs_reg[5][28]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[5].iregs_reg[5][29]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[5].iregs_reg[5][30]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[5].iregs_reg[5][31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[4].iregs_reg[4][0]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[4].iregs_reg[4][1]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[4].iregs_reg[4][2]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[4].iregs_reg[4][3]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[4].iregs_reg[4][4]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[4].iregs_reg[4][5]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[4].iregs_reg[4][6]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[4].iregs_reg[4][7]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[4].iregs_reg[4][8]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[4].iregs_reg[4][9]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[4].iregs_reg[4][10]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[4].iregs_reg[4][11]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[4].iregs_reg[4][12]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[4].iregs_reg[4][13]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[4].iregs_reg[4][14]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[4].iregs_reg[4][15]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[4].iregs_reg[4][16]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[4].iregs_reg[4][17]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[4].iregs_reg[4][18]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[4].iregs_reg[4][19]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[4].iregs_reg[4][20]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[4].iregs_reg[4][21]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[4].iregs_reg[4][22]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[4].iregs_reg[4][23]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[4].iregs_reg[4][24]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[4].iregs_reg[4][25]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[4].iregs_reg[4][26]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[4].iregs_reg[4][27]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[4].iregs_reg[4][28]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[4].iregs_reg[4][29]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[4].iregs_reg[4][30]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[4].iregs_reg[4][31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[3].iregs_reg[3][0]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[3].iregs_reg[3][1]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[3].iregs_reg[3][2]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[3].iregs_reg[3][3]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[3].iregs_reg[3][4]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[3].iregs_reg[3][5]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[3].iregs_reg[3][6]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[3].iregs_reg[3][7]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[3].iregs_reg[3][8]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[3].iregs_reg[3][9]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[3].iregs_reg[3][10]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[3].iregs_reg[3][11]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[3].iregs_reg[3][12]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[3].iregs_reg[3][13]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[3].iregs_reg[3][14]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[3].iregs_reg[3][15]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[3].iregs_reg[3][16]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[3].iregs_reg[3][17]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[3].iregs_reg[3][18]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[3].iregs_reg[3][19]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[3].iregs_reg[3][20]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[3].iregs_reg[3][21]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[3].iregs_reg[3][22]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[3].iregs_reg[3][23]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[3].iregs_reg[3][24]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[3].iregs_reg[3][25]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[3].iregs_reg[3][26]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[3].iregs_reg[3][27]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[3].iregs_reg[3][28]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[3].iregs_reg[3][29]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[3].iregs_reg[3][30]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[3].iregs_reg[3][31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[31].iregs_reg[31][0]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[31].iregs_reg[31][1]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[31].iregs_reg[31][2]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[31].iregs_reg[31][3]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[31].iregs_reg[31][4]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[31].iregs_reg[31][5]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[31].iregs_reg[31][6]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[31].iregs_reg[31][7]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[31].iregs_reg[31][8]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[31].iregs_reg[31][9]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[31].iregs_reg[31][10]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[31].iregs_reg[31][11]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[31].iregs_reg[31][12]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[31].iregs_reg[31][13]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[31].iregs_reg[31][14]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[31].iregs_reg[31][15]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[31].iregs_reg[31][16]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[31].iregs_reg[31][17]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[31].iregs_reg[31][18]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[31].iregs_reg[31][19]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[31].iregs_reg[31][20]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[31].iregs_reg[31][21]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[31].iregs_reg[31][22]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[31].iregs_reg[31][23]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[31].iregs_reg[31][24]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[31].iregs_reg[31][25]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[31].iregs_reg[31][26]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[31].iregs_reg[31][27]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[31].iregs_reg[31][28]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[31].iregs_reg[31][29]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[31].iregs_reg[31][30]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[31].iregs_reg[31][31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[30].iregs_reg[30][0]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[30].iregs_reg[30][1]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[30].iregs_reg[30][2]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[30].iregs_reg[30][3]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[30].iregs_reg[30][4]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[30].iregs_reg[30][5]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[30].iregs_reg[30][6]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[30].iregs_reg[30][7]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[30].iregs_reg[30][8]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[30].iregs_reg[30][9]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[30].iregs_reg[30][10]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[30].iregs_reg[30][11]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[30].iregs_reg[30][12]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[30].iregs_reg[30][13]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[30].iregs_reg[30][14]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[30].iregs_reg[30][15]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[30].iregs_reg[30][16]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[30].iregs_reg[30][17]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[30].iregs_reg[30][18]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[30].iregs_reg[30][19]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[30].iregs_reg[30][20]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[30].iregs_reg[30][21]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[30].iregs_reg[30][22]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[30].iregs_reg[30][23]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[30].iregs_reg[30][24]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[30].iregs_reg[30][25]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[30].iregs_reg[30][26]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[30].iregs_reg[30][27]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[30].iregs_reg[30][28]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[30].iregs_reg[30][29]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[30].iregs_reg[30][30]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[30].iregs_reg[30][31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[2].iregs_reg[2][0]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[2].iregs_reg[2][1]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[2].iregs_reg[2][2]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[2].iregs_reg[2][3]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[2].iregs_reg[2][4]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[2].iregs_reg[2][5]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[2].iregs_reg[2][6]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[2].iregs_reg[2][7]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[2].iregs_reg[2][8]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[2].iregs_reg[2][9]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[2].iregs_reg[2][10]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[2].iregs_reg[2][11]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[2].iregs_reg[2][12]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[2].iregs_reg[2][13]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[2].iregs_reg[2][14]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[2].iregs_reg[2][15]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[2].iregs_reg[2][16]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[2].iregs_reg[2][17]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[2].iregs_reg[2][18]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[2].iregs_reg[2][19]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[2].iregs_reg[2][20]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[2].iregs_reg[2][21]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[2].iregs_reg[2][22]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[2].iregs_reg[2][23]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[2].iregs_reg[2][24]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[2].iregs_reg[2][25]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[2].iregs_reg[2][26]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[2].iregs_reg[2][27]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[2].iregs_reg[2][28]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[2].iregs_reg[2][29]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[2].iregs_reg[2][30]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[2].iregs_reg[2][31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[29].iregs_reg[29][0]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[29].iregs_reg[29][1]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[29].iregs_reg[29][2]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[29].iregs_reg[29][3]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[29].iregs_reg[29][4]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[29].iregs_reg[29][5]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[29].iregs_reg[29][6]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[29].iregs_reg[29][7]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[29].iregs_reg[29][8]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[29].iregs_reg[29][9]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[29].iregs_reg[29][10]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[29].iregs_reg[29][11]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[29].iregs_reg[29][12]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[29].iregs_reg[29][13]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[29].iregs_reg[29][14]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[29].iregs_reg[29][15]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[29].iregs_reg[29][16]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[29].iregs_reg[29][17]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[29].iregs_reg[29][18]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[29].iregs_reg[29][19]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[29].iregs_reg[29][20]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[29].iregs_reg[29][21]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[29].iregs_reg[29][22]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[29].iregs_reg[29][23]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[29].iregs_reg[29][24]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[29].iregs_reg[29][25]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[29].iregs_reg[29][26]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[29].iregs_reg[29][27]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[29].iregs_reg[29][28]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[29].iregs_reg[29][29]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[29].iregs_reg[29][30]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[29].iregs_reg[29][31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[28].iregs_reg[28][0]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[28].iregs_reg[28][1]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[28].iregs_reg[28][2]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[28].iregs_reg[28][3]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[28].iregs_reg[28][4]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[28].iregs_reg[28][5]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[28].iregs_reg[28][6]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[28].iregs_reg[28][7]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[28].iregs_reg[28][8]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[28].iregs_reg[28][9]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[28].iregs_reg[28][10]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[28].iregs_reg[28][11]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[28].iregs_reg[28][12]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[28].iregs_reg[28][13]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[28].iregs_reg[28][14]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[28].iregs_reg[28][15]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[28].iregs_reg[28][16]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[28].iregs_reg[28][17]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[28].iregs_reg[28][18]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[28].iregs_reg[28][19]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[28].iregs_reg[28][20]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[28].iregs_reg[28][21]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[28].iregs_reg[28][22]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[28].iregs_reg[28][23]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[28].iregs_reg[28][24]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[28].iregs_reg[28][25]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[28].iregs_reg[28][26]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[28].iregs_reg[28][27]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[28].iregs_reg[28][28]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[28].iregs_reg[28][29]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[28].iregs_reg[28][30]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[28].iregs_reg[28][31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[27].iregs_reg[27][0]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[27].iregs_reg[27][1]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[27].iregs_reg[27][2]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[27].iregs_reg[27][3]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[27].iregs_reg[27][4]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[27].iregs_reg[27][5]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[27].iregs_reg[27][6]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[27].iregs_reg[27][7]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[27].iregs_reg[27][8]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[27].iregs_reg[27][9]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[27].iregs_reg[27][10]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[27].iregs_reg[27][11]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[27].iregs_reg[27][12]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[27].iregs_reg[27][13]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[27].iregs_reg[27][14]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[27].iregs_reg[27][15]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[27].iregs_reg[27][16]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[27].iregs_reg[27][17]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[27].iregs_reg[27][18]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[27].iregs_reg[27][19]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[27].iregs_reg[27][20]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[27].iregs_reg[27][21]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[27].iregs_reg[27][22]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[27].iregs_reg[27][23]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[27].iregs_reg[27][24]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[27].iregs_reg[27][25]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[27].iregs_reg[27][26]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[27].iregs_reg[27][27]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[27].iregs_reg[27][28]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[27].iregs_reg[27][29]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[27].iregs_reg[27][30]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[27].iregs_reg[27][31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[26].iregs_reg[26][0]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[26].iregs_reg[26][1]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[26].iregs_reg[26][2]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[26].iregs_reg[26][3]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[26].iregs_reg[26][4]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[26].iregs_reg[26][5]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[26].iregs_reg[26][6]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[26].iregs_reg[26][7]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[26].iregs_reg[26][8]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[26].iregs_reg[26][9]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[26].iregs_reg[26][10]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[26].iregs_reg[26][11]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[26].iregs_reg[26][12]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[26].iregs_reg[26][13]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[26].iregs_reg[26][14]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[26].iregs_reg[26][15]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[26].iregs_reg[26][16]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[26].iregs_reg[26][17]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[26].iregs_reg[26][18]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[26].iregs_reg[26][19]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[26].iregs_reg[26][20]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[26].iregs_reg[26][21]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[26].iregs_reg[26][22]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[26].iregs_reg[26][23]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[26].iregs_reg[26][24]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[26].iregs_reg[26][25]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[26].iregs_reg[26][26]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[26].iregs_reg[26][27]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[26].iregs_reg[26][28]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[26].iregs_reg[26][29]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[26].iregs_reg[26][30]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[26].iregs_reg[26][31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[25].iregs_reg[25][0]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[25].iregs_reg[25][1]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[25].iregs_reg[25][2]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[25].iregs_reg[25][3]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[25].iregs_reg[25][4]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[25].iregs_reg[25][5]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[25].iregs_reg[25][6]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[25].iregs_reg[25][7]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[25].iregs_reg[25][8]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[25].iregs_reg[25][9]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[25].iregs_reg[25][10]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[25].iregs_reg[25][11]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[25].iregs_reg[25][12]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[25].iregs_reg[25][13]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[25].iregs_reg[25][14]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[25].iregs_reg[25][15]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[25].iregs_reg[25][16]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[25].iregs_reg[25][17]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[25].iregs_reg[25][18]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[25].iregs_reg[25][19]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[25].iregs_reg[25][20]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[25].iregs_reg[25][21]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[25].iregs_reg[25][22]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[25].iregs_reg[25][23]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[25].iregs_reg[25][24]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[25].iregs_reg[25][25]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[25].iregs_reg[25][26]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[25].iregs_reg[25][27]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[25].iregs_reg[25][28]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[25].iregs_reg[25][29]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[25].iregs_reg[25][30]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[25].iregs_reg[25][31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[24].iregs_reg[24][0]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[24].iregs_reg[24][1]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[24].iregs_reg[24][2]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[24].iregs_reg[24][3]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[24].iregs_reg[24][4]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[24].iregs_reg[24][5]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[24].iregs_reg[24][6]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[24].iregs_reg[24][7]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[24].iregs_reg[24][8]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[24].iregs_reg[24][9]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[24].iregs_reg[24][10]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[24].iregs_reg[24][11]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[24].iregs_reg[24][12]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[24].iregs_reg[24][13]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[24].iregs_reg[24][14]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[24].iregs_reg[24][15]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[24].iregs_reg[24][16]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[24].iregs_reg[24][17]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[24].iregs_reg[24][18]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[24].iregs_reg[24][19]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[24].iregs_reg[24][20]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[24].iregs_reg[24][21]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[24].iregs_reg[24][22]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[24].iregs_reg[24][23]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[24].iregs_reg[24][24]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[24].iregs_reg[24][25]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[24].iregs_reg[24][26]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[24].iregs_reg[24][27]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[24].iregs_reg[24][28]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[24].iregs_reg[24][29]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[24].iregs_reg[24][30]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[24].iregs_reg[24][31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[23].iregs_reg[23][0]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[23].iregs_reg[23][1]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[23].iregs_reg[23][2]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[23].iregs_reg[23][3]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[23].iregs_reg[23][4]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[23].iregs_reg[23][5]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[23].iregs_reg[23][6]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[23].iregs_reg[23][7]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[23].iregs_reg[23][8]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[23].iregs_reg[23][9]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[23].iregs_reg[23][10]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[23].iregs_reg[23][11]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[23].iregs_reg[23][12]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[23].iregs_reg[23][13]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[23].iregs_reg[23][14]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[23].iregs_reg[23][15]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[23].iregs_reg[23][16]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[23].iregs_reg[23][17]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[23].iregs_reg[23][18]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[23].iregs_reg[23][19]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[23].iregs_reg[23][20]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[23].iregs_reg[23][21]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[23].iregs_reg[23][22]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[23].iregs_reg[23][23]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[23].iregs_reg[23][24]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[23].iregs_reg[23][25]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[23].iregs_reg[23][26]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[23].iregs_reg[23][27]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[23].iregs_reg[23][28]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[23].iregs_reg[23][29]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[23].iregs_reg[23][30]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[23].iregs_reg[23][31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[22].iregs_reg[22][0]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[22].iregs_reg[22][1]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[22].iregs_reg[22][2]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[22].iregs_reg[22][3]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[22].iregs_reg[22][4]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[22].iregs_reg[22][5]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[22].iregs_reg[22][6]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[22].iregs_reg[22][7]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[22].iregs_reg[22][8]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[22].iregs_reg[22][9]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[22].iregs_reg[22][10]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[22].iregs_reg[22][11]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[22].iregs_reg[22][12]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[22].iregs_reg[22][13]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[22].iregs_reg[22][14]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[22].iregs_reg[22][15]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[22].iregs_reg[22][16]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[22].iregs_reg[22][17]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[22].iregs_reg[22][18]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[22].iregs_reg[22][19]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[22].iregs_reg[22][20]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[22].iregs_reg[22][21]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[22].iregs_reg[22][22]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[22].iregs_reg[22][23]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[22].iregs_reg[22][24]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[22].iregs_reg[22][25]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[22].iregs_reg[22][26]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[22].iregs_reg[22][27]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[22].iregs_reg[22][28]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[22].iregs_reg[22][29]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[22].iregs_reg[22][30]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[22].iregs_reg[22][31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe14]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[21].iregs_reg[21][0]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[21].iregs_reg[21][1]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[21].iregs_reg[21][2]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[21].iregs_reg[21][3]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[21].iregs_reg[21][4]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[21].iregs_reg[21][5]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[21].iregs_reg[21][6]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[21].iregs_reg[21][7]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[21].iregs_reg[21][8]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[21].iregs_reg[21][9]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[21].iregs_reg[21][10]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[21].iregs_reg[21][11]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[21].iregs_reg[21][12]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[21].iregs_reg[21][13]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[21].iregs_reg[21][14]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[21].iregs_reg[21][15]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[21].iregs_reg[21][16]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[21].iregs_reg[21][17]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[21].iregs_reg[21][18]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[21].iregs_reg[21][19]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[21].iregs_reg[21][20]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[21].iregs_reg[21][21]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[21].iregs_reg[21][22]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[21].iregs_reg[21][23]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[21].iregs_reg[21][24]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[21].iregs_reg[21][25]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[21].iregs_reg[21][26]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[21].iregs_reg[21][27]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[21].iregs_reg[21][28]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[21].iregs_reg[21][29]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[21].iregs_reg[21][30]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[21].iregs_reg[21][31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe15]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[20].iregs_reg[20][0]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[20].iregs_reg[20][1]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[20].iregs_reg[20][2]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[20].iregs_reg[20][3]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[20].iregs_reg[20][4]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[20].iregs_reg[20][5]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[20].iregs_reg[20][6]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[20].iregs_reg[20][7]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[20].iregs_reg[20][8]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[20].iregs_reg[20][9]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[20].iregs_reg[20][10]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[20].iregs_reg[20][11]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[20].iregs_reg[20][12]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[20].iregs_reg[20][13]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[20].iregs_reg[20][14]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[20].iregs_reg[20][15]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[20].iregs_reg[20][16]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[20].iregs_reg[20][17]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[20].iregs_reg[20][18]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[20].iregs_reg[20][19]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[20].iregs_reg[20][20]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[20].iregs_reg[20][21]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[20].iregs_reg[20][22]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[20].iregs_reg[20][23]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[20].iregs_reg[20][24]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[20].iregs_reg[20][25]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[20].iregs_reg[20][26]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[20].iregs_reg[20][27]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[20].iregs_reg[20][28]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[20].iregs_reg[20][29]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[20].iregs_reg[20][30]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[20].iregs_reg[20][31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe16]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[1].iregs_reg[1][0]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[1].iregs_reg[1][1]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[1].iregs_reg[1][2]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[1].iregs_reg[1][3]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[1].iregs_reg[1][4]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[1].iregs_reg[1][5]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[1].iregs_reg[1][6]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[1].iregs_reg[1][7]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[1].iregs_reg[1][8]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[1].iregs_reg[1][9]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[1].iregs_reg[1][10]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[1].iregs_reg[1][11]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[1].iregs_reg[1][12]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[1].iregs_reg[1][13]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[1].iregs_reg[1][14]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[1].iregs_reg[1][15]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[1].iregs_reg[1][16]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[1].iregs_reg[1][17]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[1].iregs_reg[1][18]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[1].iregs_reg[1][19]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[1].iregs_reg[1][20]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[1].iregs_reg[1][21]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[1].iregs_reg[1][22]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[1].iregs_reg[1][23]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[1].iregs_reg[1][24]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[1].iregs_reg[1][25]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[1].iregs_reg[1][26]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[1].iregs_reg[1][27]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[1].iregs_reg[1][28]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[1].iregs_reg[1][29]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[1].iregs_reg[1][30]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[1].iregs_reg[1][31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe17]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[19].iregs_reg[19][0]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[19].iregs_reg[19][1]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[19].iregs_reg[19][2]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[19].iregs_reg[19][3]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[19].iregs_reg[19][4]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[19].iregs_reg[19][5]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[19].iregs_reg[19][6]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[19].iregs_reg[19][7]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[19].iregs_reg[19][8]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[19].iregs_reg[19][9]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[19].iregs_reg[19][10]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[19].iregs_reg[19][11]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[19].iregs_reg[19][12]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[19].iregs_reg[19][13]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[19].iregs_reg[19][14]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[19].iregs_reg[19][15]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[19].iregs_reg[19][16]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[19].iregs_reg[19][17]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[19].iregs_reg[19][18]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[19].iregs_reg[19][19]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[19].iregs_reg[19][20]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[19].iregs_reg[19][21]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[19].iregs_reg[19][22]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[19].iregs_reg[19][23]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[19].iregs_reg[19][24]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[19].iregs_reg[19][25]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[19].iregs_reg[19][26]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[19].iregs_reg[19][27]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[19].iregs_reg[19][28]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[19].iregs_reg[19][29]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[19].iregs_reg[19][30]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[19].iregs_reg[19][31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe18]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[18].iregs_reg[18][0]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[18].iregs_reg[18][1]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[18].iregs_reg[18][2]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[18].iregs_reg[18][3]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[18].iregs_reg[18][4]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[18].iregs_reg[18][5]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[18].iregs_reg[18][6]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[18].iregs_reg[18][7]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[18].iregs_reg[18][8]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[18].iregs_reg[18][9]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[18].iregs_reg[18][10]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[18].iregs_reg[18][11]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[18].iregs_reg[18][12]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[18].iregs_reg[18][13]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[18].iregs_reg[18][14]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[18].iregs_reg[18][15]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[18].iregs_reg[18][16]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[18].iregs_reg[18][17]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[18].iregs_reg[18][18]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[18].iregs_reg[18][19]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[18].iregs_reg[18][20]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[18].iregs_reg[18][21]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[18].iregs_reg[18][22]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[18].iregs_reg[18][23]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[18].iregs_reg[18][24]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[18].iregs_reg[18][25]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[18].iregs_reg[18][26]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[18].iregs_reg[18][27]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[18].iregs_reg[18][28]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[18].iregs_reg[18][29]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[18].iregs_reg[18][30]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[18].iregs_reg[18][31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe19]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[17].iregs_reg[17][0]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[17].iregs_reg[17][1]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[17].iregs_reg[17][2]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[17].iregs_reg[17][3]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[17].iregs_reg[17][4]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[17].iregs_reg[17][5]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[17].iregs_reg[17][6]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[17].iregs_reg[17][7]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[17].iregs_reg[17][8]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[17].iregs_reg[17][9]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[17].iregs_reg[17][10]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[17].iregs_reg[17][11]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[17].iregs_reg[17][12]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[17].iregs_reg[17][13]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[17].iregs_reg[17][14]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[17].iregs_reg[17][15]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[17].iregs_reg[17][16]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[17].iregs_reg[17][17]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[17].iregs_reg[17][18]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[17].iregs_reg[17][19]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[17].iregs_reg[17][20]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[17].iregs_reg[17][21]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[17].iregs_reg[17][22]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[17].iregs_reg[17][23]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[17].iregs_reg[17][24]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[17].iregs_reg[17][25]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[17].iregs_reg[17][26]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[17].iregs_reg[17][27]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[17].iregs_reg[17][28]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[17].iregs_reg[17][29]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[17].iregs_reg[17][30]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[17].iregs_reg[17][31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe20]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe20]
connect_debug_port u_ila_0/probe20 [get_nets [list {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[16].iregs_reg[16][0]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[16].iregs_reg[16][1]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[16].iregs_reg[16][2]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[16].iregs_reg[16][3]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[16].iregs_reg[16][4]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[16].iregs_reg[16][5]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[16].iregs_reg[16][6]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[16].iregs_reg[16][7]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[16].iregs_reg[16][8]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[16].iregs_reg[16][9]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[16].iregs_reg[16][10]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[16].iregs_reg[16][11]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[16].iregs_reg[16][12]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[16].iregs_reg[16][13]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[16].iregs_reg[16][14]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[16].iregs_reg[16][15]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[16].iregs_reg[16][16]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[16].iregs_reg[16][17]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[16].iregs_reg[16][18]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[16].iregs_reg[16][19]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[16].iregs_reg[16][20]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[16].iregs_reg[16][21]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[16].iregs_reg[16][22]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[16].iregs_reg[16][23]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[16].iregs_reg[16][24]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[16].iregs_reg[16][25]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[16].iregs_reg[16][26]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[16].iregs_reg[16][27]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[16].iregs_reg[16][28]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[16].iregs_reg[16][29]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[16].iregs_reg[16][30]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[16].iregs_reg[16][31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe21]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe21]
connect_debug_port u_ila_0/probe21 [get_nets [list {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[15].iregs_reg[15][0]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[15].iregs_reg[15][1]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[15].iregs_reg[15][2]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[15].iregs_reg[15][3]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[15].iregs_reg[15][4]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[15].iregs_reg[15][5]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[15].iregs_reg[15][6]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[15].iregs_reg[15][7]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[15].iregs_reg[15][8]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[15].iregs_reg[15][9]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[15].iregs_reg[15][10]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[15].iregs_reg[15][11]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[15].iregs_reg[15][12]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[15].iregs_reg[15][13]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[15].iregs_reg[15][14]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[15].iregs_reg[15][15]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[15].iregs_reg[15][16]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[15].iregs_reg[15][17]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[15].iregs_reg[15][18]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[15].iregs_reg[15][19]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[15].iregs_reg[15][20]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[15].iregs_reg[15][21]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[15].iregs_reg[15][22]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[15].iregs_reg[15][23]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[15].iregs_reg[15][24]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[15].iregs_reg[15][25]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[15].iregs_reg[15][26]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[15].iregs_reg[15][27]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[15].iregs_reg[15][28]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[15].iregs_reg[15][29]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[15].iregs_reg[15][30]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[15].iregs_reg[15][31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe22]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe22]
connect_debug_port u_ila_0/probe22 [get_nets [list {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[14].iregs_reg[14][0]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[14].iregs_reg[14][1]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[14].iregs_reg[14][2]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[14].iregs_reg[14][3]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[14].iregs_reg[14][4]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[14].iregs_reg[14][5]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[14].iregs_reg[14][6]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[14].iregs_reg[14][7]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[14].iregs_reg[14][8]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[14].iregs_reg[14][9]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[14].iregs_reg[14][10]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[14].iregs_reg[14][11]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[14].iregs_reg[14][12]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[14].iregs_reg[14][13]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[14].iregs_reg[14][14]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[14].iregs_reg[14][15]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[14].iregs_reg[14][16]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[14].iregs_reg[14][17]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[14].iregs_reg[14][18]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[14].iregs_reg[14][19]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[14].iregs_reg[14][20]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[14].iregs_reg[14][21]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[14].iregs_reg[14][22]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[14].iregs_reg[14][23]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[14].iregs_reg[14][24]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[14].iregs_reg[14][25]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[14].iregs_reg[14][26]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[14].iregs_reg[14][27]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[14].iregs_reg[14][28]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[14].iregs_reg[14][29]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[14].iregs_reg[14][30]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[14].iregs_reg[14][31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe23]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe23]
connect_debug_port u_ila_0/probe23 [get_nets [list {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[13].iregs_reg[13][0]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[13].iregs_reg[13][1]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[13].iregs_reg[13][2]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[13].iregs_reg[13][3]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[13].iregs_reg[13][4]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[13].iregs_reg[13][5]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[13].iregs_reg[13][6]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[13].iregs_reg[13][7]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[13].iregs_reg[13][8]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[13].iregs_reg[13][9]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[13].iregs_reg[13][10]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[13].iregs_reg[13][11]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[13].iregs_reg[13][12]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[13].iregs_reg[13][13]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[13].iregs_reg[13][14]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[13].iregs_reg[13][15]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[13].iregs_reg[13][16]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[13].iregs_reg[13][17]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[13].iregs_reg[13][18]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[13].iregs_reg[13][19]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[13].iregs_reg[13][20]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[13].iregs_reg[13][21]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[13].iregs_reg[13][22]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[13].iregs_reg[13][23]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[13].iregs_reg[13][24]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[13].iregs_reg[13][25]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[13].iregs_reg[13][26]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[13].iregs_reg[13][27]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[13].iregs_reg[13][28]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[13].iregs_reg[13][29]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[13].iregs_reg[13][30]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[13].iregs_reg[13][31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe24]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe24]
connect_debug_port u_ila_0/probe24 [get_nets [list {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[11].iregs_reg[11][0]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[11].iregs_reg[11][1]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[11].iregs_reg[11][2]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[11].iregs_reg[11][3]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[11].iregs_reg[11][4]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[11].iregs_reg[11][5]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[11].iregs_reg[11][6]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[11].iregs_reg[11][7]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[11].iregs_reg[11][8]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[11].iregs_reg[11][9]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[11].iregs_reg[11][10]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[11].iregs_reg[11][11]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[11].iregs_reg[11][12]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[11].iregs_reg[11][13]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[11].iregs_reg[11][14]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[11].iregs_reg[11][15]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[11].iregs_reg[11][16]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[11].iregs_reg[11][17]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[11].iregs_reg[11][18]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[11].iregs_reg[11][19]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[11].iregs_reg[11][20]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[11].iregs_reg[11][21]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[11].iregs_reg[11][22]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[11].iregs_reg[11][23]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[11].iregs_reg[11][24]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[11].iregs_reg[11][25]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[11].iregs_reg[11][26]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[11].iregs_reg[11][27]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[11].iregs_reg[11][28]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[11].iregs_reg[11][29]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[11].iregs_reg[11][30]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[11].iregs_reg[11][31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe25]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe25]
connect_debug_port u_ila_0/probe25 [get_nets [list {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[12].iregs_reg[12][0]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[12].iregs_reg[12][1]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[12].iregs_reg[12][2]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[12].iregs_reg[12][3]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[12].iregs_reg[12][4]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[12].iregs_reg[12][5]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[12].iregs_reg[12][6]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[12].iregs_reg[12][7]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[12].iregs_reg[12][8]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[12].iregs_reg[12][9]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[12].iregs_reg[12][10]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[12].iregs_reg[12][11]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[12].iregs_reg[12][12]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[12].iregs_reg[12][13]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[12].iregs_reg[12][14]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[12].iregs_reg[12][15]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[12].iregs_reg[12][16]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[12].iregs_reg[12][17]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[12].iregs_reg[12][18]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[12].iregs_reg[12][19]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[12].iregs_reg[12][20]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[12].iregs_reg[12][21]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[12].iregs_reg[12][22]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[12].iregs_reg[12][23]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[12].iregs_reg[12][24]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[12].iregs_reg[12][25]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[12].iregs_reg[12][26]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[12].iregs_reg[12][27]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[12].iregs_reg[12][28]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[12].iregs_reg[12][29]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[12].iregs_reg[12][30]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[12].iregs_reg[12][31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe26]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe26]
connect_debug_port u_ila_0/probe26 [get_nets [list {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[8].iregs_reg[8][0]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[8].iregs_reg[8][1]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[8].iregs_reg[8][2]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[8].iregs_reg[8][3]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[8].iregs_reg[8][4]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[8].iregs_reg[8][5]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[8].iregs_reg[8][6]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[8].iregs_reg[8][7]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[8].iregs_reg[8][8]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[8].iregs_reg[8][9]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[8].iregs_reg[8][10]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[8].iregs_reg[8][11]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[8].iregs_reg[8][12]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[8].iregs_reg[8][13]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[8].iregs_reg[8][14]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[8].iregs_reg[8][15]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[8].iregs_reg[8][16]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[8].iregs_reg[8][17]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[8].iregs_reg[8][18]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[8].iregs_reg[8][19]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[8].iregs_reg[8][20]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[8].iregs_reg[8][21]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[8].iregs_reg[8][22]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[8].iregs_reg[8][23]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[8].iregs_reg[8][24]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[8].iregs_reg[8][25]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[8].iregs_reg[8][26]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[8].iregs_reg[8][27]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[8].iregs_reg[8][28]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[8].iregs_reg[8][29]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[8].iregs_reg[8][30]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[8].iregs_reg[8][31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe27]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe27]
connect_debug_port u_ila_0/probe27 [get_nets [list {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[9].iregs_reg[9][0]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[9].iregs_reg[9][1]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[9].iregs_reg[9][2]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[9].iregs_reg[9][3]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[9].iregs_reg[9][4]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[9].iregs_reg[9][5]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[9].iregs_reg[9][6]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[9].iregs_reg[9][7]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[9].iregs_reg[9][8]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[9].iregs_reg[9][9]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[9].iregs_reg[9][10]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[9].iregs_reg[9][11]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[9].iregs_reg[9][12]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[9].iregs_reg[9][13]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[9].iregs_reg[9][14]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[9].iregs_reg[9][15]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[9].iregs_reg[9][16]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[9].iregs_reg[9][17]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[9].iregs_reg[9][18]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[9].iregs_reg[9][19]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[9].iregs_reg[9][20]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[9].iregs_reg[9][21]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[9].iregs_reg[9][22]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[9].iregs_reg[9][23]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[9].iregs_reg[9][24]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[9].iregs_reg[9][25]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[9].iregs_reg[9][26]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[9].iregs_reg[9][27]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[9].iregs_reg[9][28]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[9].iregs_reg[9][29]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[9].iregs_reg[9][30]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[9].iregs_reg[9][31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe28]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe28]
connect_debug_port u_ila_0/probe28 [get_nets [list {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[10].iregs_reg[10][0]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[10].iregs_reg[10][1]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[10].iregs_reg[10][2]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[10].iregs_reg[10][3]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[10].iregs_reg[10][4]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[10].iregs_reg[10][5]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[10].iregs_reg[10][6]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[10].iregs_reg[10][7]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[10].iregs_reg[10][8]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[10].iregs_reg[10][9]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[10].iregs_reg[10][10]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[10].iregs_reg[10][11]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[10].iregs_reg[10][12]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[10].iregs_reg[10][13]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[10].iregs_reg[10][14]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[10].iregs_reg[10][15]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[10].iregs_reg[10][16]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[10].iregs_reg[10][17]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[10].iregs_reg[10][18]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[10].iregs_reg[10][19]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[10].iregs_reg[10][20]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[10].iregs_reg[10][21]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[10].iregs_reg[10][22]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[10].iregs_reg[10][23]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[10].iregs_reg[10][24]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[10].iregs_reg[10][25]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[10].iregs_reg[10][26]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[10].iregs_reg[10][27]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[10].iregs_reg[10][28]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[10].iregs_reg[10][29]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[10].iregs_reg[10][30]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[10].iregs_reg[10][31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe29]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe29]
connect_debug_port u_ila_0/probe29 [get_nets [list {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[6].iregs_reg[6][0]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[6].iregs_reg[6][1]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[6].iregs_reg[6][2]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[6].iregs_reg[6][3]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[6].iregs_reg[6][4]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[6].iregs_reg[6][5]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[6].iregs_reg[6][6]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[6].iregs_reg[6][7]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[6].iregs_reg[6][8]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[6].iregs_reg[6][9]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[6].iregs_reg[6][10]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[6].iregs_reg[6][11]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[6].iregs_reg[6][12]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[6].iregs_reg[6][13]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[6].iregs_reg[6][14]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[6].iregs_reg[6][15]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[6].iregs_reg[6][16]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[6].iregs_reg[6][17]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[6].iregs_reg[6][18]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[6].iregs_reg[6][19]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[6].iregs_reg[6][20]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[6].iregs_reg[6][21]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[6].iregs_reg[6][22]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[6].iregs_reg[6][23]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[6].iregs_reg[6][24]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[6].iregs_reg[6][25]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[6].iregs_reg[6][26]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[6].iregs_reg[6][27]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[6].iregs_reg[6][28]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[6].iregs_reg[6][29]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[6].iregs_reg[6][30]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[6].iregs_reg[6][31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe30]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe30]
connect_debug_port u_ila_0/probe30 [get_nets [list {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[7].iregs_reg[7][0]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[7].iregs_reg[7][1]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[7].iregs_reg[7][2]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[7].iregs_reg[7][3]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[7].iregs_reg[7][4]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[7].iregs_reg[7][5]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[7].iregs_reg[7][6]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[7].iregs_reg[7][7]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[7].iregs_reg[7][8]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[7].iregs_reg[7][9]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[7].iregs_reg[7][10]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[7].iregs_reg[7][11]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[7].iregs_reg[7][12]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[7].iregs_reg[7][13]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[7].iregs_reg[7][14]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[7].iregs_reg[7][15]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[7].iregs_reg[7][16]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[7].iregs_reg[7][17]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[7].iregs_reg[7][18]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[7].iregs_reg[7][19]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[7].iregs_reg[7][20]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[7].iregs_reg[7][21]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[7].iregs_reg[7][22]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[7].iregs_reg[7][23]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[7].iregs_reg[7][24]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[7].iregs_reg[7][25]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[7].iregs_reg[7][26]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[7].iregs_reg[7][27]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[7].iregs_reg[7][28]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[7].iregs_reg[7][29]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[7].iregs_reg[7][30]} {design_1_i/core_wrapper_0/inst/C/REGISTER/genblk1[7].iregs_reg[7][31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe31]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe31]
connect_debug_port u_ila_0/probe31 [get_nets [list {design_1_i/core_wrapper_0/port_data_mem_data_we[0]} {design_1_i/core_wrapper_0/port_data_mem_data_we[1]} {design_1_i/core_wrapper_0/port_data_mem_data_we[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe32]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe32]
connect_debug_port u_ila_0/probe32 [get_nets [list {design_1_i/core_wrapper_0/port_data_mem_addr[0]} {design_1_i/core_wrapper_0/port_data_mem_addr[1]} {design_1_i/core_wrapper_0/port_data_mem_addr[2]} {design_1_i/core_wrapper_0/port_data_mem_addr[3]} {design_1_i/core_wrapper_0/port_data_mem_addr[4]} {design_1_i/core_wrapper_0/port_data_mem_addr[5]} {design_1_i/core_wrapper_0/port_data_mem_addr[6]} {design_1_i/core_wrapper_0/port_data_mem_addr[7]} {design_1_i/core_wrapper_0/port_data_mem_addr[8]} {design_1_i/core_wrapper_0/port_data_mem_addr[9]} {design_1_i/core_wrapper_0/port_data_mem_addr[10]} {design_1_i/core_wrapper_0/port_data_mem_addr[11]} {design_1_i/core_wrapper_0/port_data_mem_addr[12]} {design_1_i/core_wrapper_0/port_data_mem_addr[13]} {design_1_i/core_wrapper_0/port_data_mem_addr[14]} {design_1_i/core_wrapper_0/port_data_mem_addr[15]} {design_1_i/core_wrapper_0/port_data_mem_addr[16]} {design_1_i/core_wrapper_0/port_data_mem_addr[17]} {design_1_i/core_wrapper_0/port_data_mem_addr[18]} {design_1_i/core_wrapper_0/port_data_mem_addr[19]} {design_1_i/core_wrapper_0/port_data_mem_addr[20]} {design_1_i/core_wrapper_0/port_data_mem_addr[21]} {design_1_i/core_wrapper_0/port_data_mem_addr[22]} {design_1_i/core_wrapper_0/port_data_mem_addr[23]} {design_1_i/core_wrapper_0/port_data_mem_addr[24]} {design_1_i/core_wrapper_0/port_data_mem_addr[25]} {design_1_i/core_wrapper_0/port_data_mem_addr[26]} {design_1_i/core_wrapper_0/port_data_mem_addr[27]} {design_1_i/core_wrapper_0/port_data_mem_addr[28]} {design_1_i/core_wrapper_0/port_data_mem_addr[29]} {design_1_i/core_wrapper_0/port_data_mem_addr[30]} {design_1_i/core_wrapper_0/port_data_mem_addr[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe33]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe33]
connect_debug_port u_ila_0/probe33 [get_nets [list {design_1_i/core_wrapper_0/_port_data_mem_din[0]} {design_1_i/core_wrapper_0/_port_data_mem_din[1]} {design_1_i/core_wrapper_0/_port_data_mem_din[2]} {design_1_i/core_wrapper_0/_port_data_mem_din[3]} {design_1_i/core_wrapper_0/_port_data_mem_din[4]} {design_1_i/core_wrapper_0/_port_data_mem_din[5]} {design_1_i/core_wrapper_0/_port_data_mem_din[6]} {design_1_i/core_wrapper_0/_port_data_mem_din[7]} {design_1_i/core_wrapper_0/_port_data_mem_din[8]} {design_1_i/core_wrapper_0/_port_data_mem_din[9]} {design_1_i/core_wrapper_0/_port_data_mem_din[10]} {design_1_i/core_wrapper_0/_port_data_mem_din[11]} {design_1_i/core_wrapper_0/_port_data_mem_din[12]} {design_1_i/core_wrapper_0/_port_data_mem_din[13]} {design_1_i/core_wrapper_0/_port_data_mem_din[14]} {design_1_i/core_wrapper_0/_port_data_mem_din[15]} {design_1_i/core_wrapper_0/_port_data_mem_din[16]} {design_1_i/core_wrapper_0/_port_data_mem_din[17]} {design_1_i/core_wrapper_0/_port_data_mem_din[18]} {design_1_i/core_wrapper_0/_port_data_mem_din[19]} {design_1_i/core_wrapper_0/_port_data_mem_din[20]} {design_1_i/core_wrapper_0/_port_data_mem_din[21]} {design_1_i/core_wrapper_0/_port_data_mem_din[22]} {design_1_i/core_wrapper_0/_port_data_mem_din[23]} {design_1_i/core_wrapper_0/_port_data_mem_din[24]} {design_1_i/core_wrapper_0/_port_data_mem_din[25]} {design_1_i/core_wrapper_0/_port_data_mem_din[26]} {design_1_i/core_wrapper_0/_port_data_mem_din[27]} {design_1_i/core_wrapper_0/_port_data_mem_din[28]} {design_1_i/core_wrapper_0/_port_data_mem_din[29]} {design_1_i/core_wrapper_0/_port_data_mem_din[30]} {design_1_i/core_wrapper_0/_port_data_mem_din[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe34]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe34]
connect_debug_port u_ila_0/probe34 [get_nets [list {design_1_i/core_wrapper_0/fetch_pc[0]} {design_1_i/core_wrapper_0/fetch_pc[1]} {design_1_i/core_wrapper_0/fetch_pc[2]} {design_1_i/core_wrapper_0/fetch_pc[3]} {design_1_i/core_wrapper_0/fetch_pc[4]} {design_1_i/core_wrapper_0/fetch_pc[5]} {design_1_i/core_wrapper_0/fetch_pc[6]} {design_1_i/core_wrapper_0/fetch_pc[7]} {design_1_i/core_wrapper_0/fetch_pc[8]} {design_1_i/core_wrapper_0/fetch_pc[9]} {design_1_i/core_wrapper_0/fetch_pc[10]} {design_1_i/core_wrapper_0/fetch_pc[11]} {design_1_i/core_wrapper_0/fetch_pc[12]} {design_1_i/core_wrapper_0/fetch_pc[13]} {design_1_i/core_wrapper_0/fetch_pc[14]} {design_1_i/core_wrapper_0/fetch_pc[15]} {design_1_i/core_wrapper_0/fetch_pc[16]} {design_1_i/core_wrapper_0/fetch_pc[17]} {design_1_i/core_wrapper_0/fetch_pc[18]} {design_1_i/core_wrapper_0/fetch_pc[19]} {design_1_i/core_wrapper_0/fetch_pc[20]} {design_1_i/core_wrapper_0/fetch_pc[21]} {design_1_i/core_wrapper_0/fetch_pc[22]} {design_1_i/core_wrapper_0/fetch_pc[23]} {design_1_i/core_wrapper_0/fetch_pc[24]} {design_1_i/core_wrapper_0/fetch_pc[25]} {design_1_i/core_wrapper_0/fetch_pc[26]} {design_1_i/core_wrapper_0/fetch_pc[27]} {design_1_i/core_wrapper_0/fetch_pc[28]} {design_1_i/core_wrapper_0/fetch_pc[29]} {design_1_i/core_wrapper_0/fetch_pc[30]} {design_1_i/core_wrapper_0/fetch_pc[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe35]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe35]
connect_debug_port u_ila_0/probe35 [get_nets [list {design_1_i/core_wrapper_0/_port_data_mem_dout[0]} {design_1_i/core_wrapper_0/_port_data_mem_dout[1]} {design_1_i/core_wrapper_0/_port_data_mem_dout[2]} {design_1_i/core_wrapper_0/_port_data_mem_dout[3]} {design_1_i/core_wrapper_0/_port_data_mem_dout[4]} {design_1_i/core_wrapper_0/_port_data_mem_dout[5]} {design_1_i/core_wrapper_0/_port_data_mem_dout[6]} {design_1_i/core_wrapper_0/_port_data_mem_dout[7]} {design_1_i/core_wrapper_0/_port_data_mem_dout[8]} {design_1_i/core_wrapper_0/_port_data_mem_dout[9]} {design_1_i/core_wrapper_0/_port_data_mem_dout[10]} {design_1_i/core_wrapper_0/_port_data_mem_dout[11]} {design_1_i/core_wrapper_0/_port_data_mem_dout[12]} {design_1_i/core_wrapper_0/_port_data_mem_dout[13]} {design_1_i/core_wrapper_0/_port_data_mem_dout[14]} {design_1_i/core_wrapper_0/_port_data_mem_dout[15]} {design_1_i/core_wrapper_0/_port_data_mem_dout[16]} {design_1_i/core_wrapper_0/_port_data_mem_dout[17]} {design_1_i/core_wrapper_0/_port_data_mem_dout[18]} {design_1_i/core_wrapper_0/_port_data_mem_dout[19]} {design_1_i/core_wrapper_0/_port_data_mem_dout[20]} {design_1_i/core_wrapper_0/_port_data_mem_dout[21]} {design_1_i/core_wrapper_0/_port_data_mem_dout[22]} {design_1_i/core_wrapper_0/_port_data_mem_dout[23]} {design_1_i/core_wrapper_0/_port_data_mem_dout[24]} {design_1_i/core_wrapper_0/_port_data_mem_dout[25]} {design_1_i/core_wrapper_0/_port_data_mem_dout[26]} {design_1_i/core_wrapper_0/_port_data_mem_dout[27]} {design_1_i/core_wrapper_0/_port_data_mem_dout[28]} {design_1_i/core_wrapper_0/_port_data_mem_dout[29]} {design_1_i/core_wrapper_0/_port_data_mem_dout[30]} {design_1_i/core_wrapper_0/_port_data_mem_dout[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 34 [get_debug_ports u_ila_0/probe36]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe36]
connect_debug_port u_ila_0/probe36 [get_nets [list {design_1_i/core_wrapper_0/inst/C/inst_count[0]} {design_1_i/core_wrapper_0/inst/C/inst_count[1]} {design_1_i/core_wrapper_0/inst/C/inst_count[2]} {design_1_i/core_wrapper_0/inst/C/inst_count[3]} {design_1_i/core_wrapper_0/inst/C/inst_count[4]} {design_1_i/core_wrapper_0/inst/C/inst_count[5]} {design_1_i/core_wrapper_0/inst/C/inst_count[6]} {design_1_i/core_wrapper_0/inst/C/inst_count[7]} {design_1_i/core_wrapper_0/inst/C/inst_count[8]} {design_1_i/core_wrapper_0/inst/C/inst_count[9]} {design_1_i/core_wrapper_0/inst/C/inst_count[10]} {design_1_i/core_wrapper_0/inst/C/inst_count[11]} {design_1_i/core_wrapper_0/inst/C/inst_count[12]} {design_1_i/core_wrapper_0/inst/C/inst_count[13]} {design_1_i/core_wrapper_0/inst/C/inst_count[14]} {design_1_i/core_wrapper_0/inst/C/inst_count[15]} {design_1_i/core_wrapper_0/inst/C/inst_count[16]} {design_1_i/core_wrapper_0/inst/C/inst_count[17]} {design_1_i/core_wrapper_0/inst/C/inst_count[18]} {design_1_i/core_wrapper_0/inst/C/inst_count[19]} {design_1_i/core_wrapper_0/inst/C/inst_count[20]} {design_1_i/core_wrapper_0/inst/C/inst_count[21]} {design_1_i/core_wrapper_0/inst/C/inst_count[22]} {design_1_i/core_wrapper_0/inst/C/inst_count[23]} {design_1_i/core_wrapper_0/inst/C/inst_count[24]} {design_1_i/core_wrapper_0/inst/C/inst_count[25]} {design_1_i/core_wrapper_0/inst/C/inst_count[26]} {design_1_i/core_wrapper_0/inst/C/inst_count[27]} {design_1_i/core_wrapper_0/inst/C/inst_count[28]} {design_1_i/core_wrapper_0/inst/C/inst_count[29]} {design_1_i/core_wrapper_0/inst/C/inst_count[30]} {design_1_i/core_wrapper_0/inst/C/inst_count[31]} {design_1_i/core_wrapper_0/inst/C/inst_count[32]} {design_1_i/core_wrapper_0/inst/C/inst_count[33]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe37]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe37]
connect_debug_port u_ila_0/probe37 [get_nets [list {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[31].fregs_reg[31]_31[0]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[31].fregs_reg[31]_31[1]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[31].fregs_reg[31]_31[2]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[31].fregs_reg[31]_31[3]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[31].fregs_reg[31]_31[4]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[31].fregs_reg[31]_31[5]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[31].fregs_reg[31]_31[6]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[31].fregs_reg[31]_31[7]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[31].fregs_reg[31]_31[8]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[31].fregs_reg[31]_31[9]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[31].fregs_reg[31]_31[10]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[31].fregs_reg[31]_31[11]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[31].fregs_reg[31]_31[12]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[31].fregs_reg[31]_31[13]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[31].fregs_reg[31]_31[14]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[31].fregs_reg[31]_31[15]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[31].fregs_reg[31]_31[16]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[31].fregs_reg[31]_31[17]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[31].fregs_reg[31]_31[18]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[31].fregs_reg[31]_31[19]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[31].fregs_reg[31]_31[20]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[31].fregs_reg[31]_31[21]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[31].fregs_reg[31]_31[22]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[31].fregs_reg[31]_31[23]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[31].fregs_reg[31]_31[24]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[31].fregs_reg[31]_31[25]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[31].fregs_reg[31]_31[26]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[31].fregs_reg[31]_31[27]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[31].fregs_reg[31]_31[28]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[31].fregs_reg[31]_31[29]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[31].fregs_reg[31]_31[30]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[31].fregs_reg[31]_31[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe38]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe38]
connect_debug_port u_ila_0/probe38 [get_nets [list {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[19].fregs_reg[19]_19[0]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[19].fregs_reg[19]_19[1]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[19].fregs_reg[19]_19[2]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[19].fregs_reg[19]_19[3]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[19].fregs_reg[19]_19[4]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[19].fregs_reg[19]_19[5]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[19].fregs_reg[19]_19[6]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[19].fregs_reg[19]_19[7]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[19].fregs_reg[19]_19[8]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[19].fregs_reg[19]_19[9]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[19].fregs_reg[19]_19[10]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[19].fregs_reg[19]_19[11]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[19].fregs_reg[19]_19[12]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[19].fregs_reg[19]_19[13]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[19].fregs_reg[19]_19[14]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[19].fregs_reg[19]_19[15]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[19].fregs_reg[19]_19[16]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[19].fregs_reg[19]_19[17]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[19].fregs_reg[19]_19[18]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[19].fregs_reg[19]_19[19]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[19].fregs_reg[19]_19[20]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[19].fregs_reg[19]_19[21]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[19].fregs_reg[19]_19[22]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[19].fregs_reg[19]_19[23]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[19].fregs_reg[19]_19[24]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[19].fregs_reg[19]_19[25]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[19].fregs_reg[19]_19[26]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[19].fregs_reg[19]_19[27]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[19].fregs_reg[19]_19[28]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[19].fregs_reg[19]_19[29]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[19].fregs_reg[19]_19[30]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[19].fregs_reg[19]_19[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe39]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe39]
connect_debug_port u_ila_0/probe39 [get_nets [list {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[18].fregs_reg[18]_18[0]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[18].fregs_reg[18]_18[1]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[18].fregs_reg[18]_18[2]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[18].fregs_reg[18]_18[3]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[18].fregs_reg[18]_18[4]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[18].fregs_reg[18]_18[5]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[18].fregs_reg[18]_18[6]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[18].fregs_reg[18]_18[7]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[18].fregs_reg[18]_18[8]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[18].fregs_reg[18]_18[9]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[18].fregs_reg[18]_18[10]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[18].fregs_reg[18]_18[11]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[18].fregs_reg[18]_18[12]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[18].fregs_reg[18]_18[13]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[18].fregs_reg[18]_18[14]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[18].fregs_reg[18]_18[15]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[18].fregs_reg[18]_18[16]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[18].fregs_reg[18]_18[17]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[18].fregs_reg[18]_18[18]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[18].fregs_reg[18]_18[19]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[18].fregs_reg[18]_18[20]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[18].fregs_reg[18]_18[21]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[18].fregs_reg[18]_18[22]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[18].fregs_reg[18]_18[23]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[18].fregs_reg[18]_18[24]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[18].fregs_reg[18]_18[25]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[18].fregs_reg[18]_18[26]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[18].fregs_reg[18]_18[27]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[18].fregs_reg[18]_18[28]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[18].fregs_reg[18]_18[29]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[18].fregs_reg[18]_18[30]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[18].fregs_reg[18]_18[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe40]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe40]
connect_debug_port u_ila_0/probe40 [get_nets [list {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[17].fregs_reg[17]_17[0]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[17].fregs_reg[17]_17[1]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[17].fregs_reg[17]_17[2]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[17].fregs_reg[17]_17[3]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[17].fregs_reg[17]_17[4]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[17].fregs_reg[17]_17[5]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[17].fregs_reg[17]_17[6]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[17].fregs_reg[17]_17[7]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[17].fregs_reg[17]_17[8]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[17].fregs_reg[17]_17[9]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[17].fregs_reg[17]_17[10]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[17].fregs_reg[17]_17[11]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[17].fregs_reg[17]_17[12]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[17].fregs_reg[17]_17[13]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[17].fregs_reg[17]_17[14]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[17].fregs_reg[17]_17[15]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[17].fregs_reg[17]_17[16]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[17].fregs_reg[17]_17[17]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[17].fregs_reg[17]_17[18]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[17].fregs_reg[17]_17[19]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[17].fregs_reg[17]_17[20]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[17].fregs_reg[17]_17[21]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[17].fregs_reg[17]_17[22]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[17].fregs_reg[17]_17[23]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[17].fregs_reg[17]_17[24]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[17].fregs_reg[17]_17[25]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[17].fregs_reg[17]_17[26]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[17].fregs_reg[17]_17[27]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[17].fregs_reg[17]_17[28]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[17].fregs_reg[17]_17[29]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[17].fregs_reg[17]_17[30]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[17].fregs_reg[17]_17[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe41]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe41]
connect_debug_port u_ila_0/probe41 [get_nets [list {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[16].fregs_reg[16]_16[0]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[16].fregs_reg[16]_16[1]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[16].fregs_reg[16]_16[2]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[16].fregs_reg[16]_16[3]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[16].fregs_reg[16]_16[4]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[16].fregs_reg[16]_16[5]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[16].fregs_reg[16]_16[6]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[16].fregs_reg[16]_16[7]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[16].fregs_reg[16]_16[8]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[16].fregs_reg[16]_16[9]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[16].fregs_reg[16]_16[10]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[16].fregs_reg[16]_16[11]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[16].fregs_reg[16]_16[12]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[16].fregs_reg[16]_16[13]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[16].fregs_reg[16]_16[14]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[16].fregs_reg[16]_16[15]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[16].fregs_reg[16]_16[16]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[16].fregs_reg[16]_16[17]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[16].fregs_reg[16]_16[18]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[16].fregs_reg[16]_16[19]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[16].fregs_reg[16]_16[20]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[16].fregs_reg[16]_16[21]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[16].fregs_reg[16]_16[22]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[16].fregs_reg[16]_16[23]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[16].fregs_reg[16]_16[24]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[16].fregs_reg[16]_16[25]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[16].fregs_reg[16]_16[26]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[16].fregs_reg[16]_16[27]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[16].fregs_reg[16]_16[28]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[16].fregs_reg[16]_16[29]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[16].fregs_reg[16]_16[30]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[16].fregs_reg[16]_16[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe42]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe42]
connect_debug_port u_ila_0/probe42 [get_nets [list {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[15].fregs_reg[15]_15[0]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[15].fregs_reg[15]_15[1]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[15].fregs_reg[15]_15[2]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[15].fregs_reg[15]_15[3]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[15].fregs_reg[15]_15[4]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[15].fregs_reg[15]_15[5]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[15].fregs_reg[15]_15[6]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[15].fregs_reg[15]_15[7]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[15].fregs_reg[15]_15[8]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[15].fregs_reg[15]_15[9]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[15].fregs_reg[15]_15[10]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[15].fregs_reg[15]_15[11]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[15].fregs_reg[15]_15[12]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[15].fregs_reg[15]_15[13]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[15].fregs_reg[15]_15[14]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[15].fregs_reg[15]_15[15]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[15].fregs_reg[15]_15[16]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[15].fregs_reg[15]_15[17]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[15].fregs_reg[15]_15[18]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[15].fregs_reg[15]_15[19]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[15].fregs_reg[15]_15[20]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[15].fregs_reg[15]_15[21]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[15].fregs_reg[15]_15[22]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[15].fregs_reg[15]_15[23]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[15].fregs_reg[15]_15[24]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[15].fregs_reg[15]_15[25]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[15].fregs_reg[15]_15[26]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[15].fregs_reg[15]_15[27]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[15].fregs_reg[15]_15[28]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[15].fregs_reg[15]_15[29]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[15].fregs_reg[15]_15[30]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[15].fregs_reg[15]_15[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe43]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe43]
connect_debug_port u_ila_0/probe43 [get_nets [list {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[14].fregs_reg[14]_14[0]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[14].fregs_reg[14]_14[1]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[14].fregs_reg[14]_14[2]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[14].fregs_reg[14]_14[3]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[14].fregs_reg[14]_14[4]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[14].fregs_reg[14]_14[5]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[14].fregs_reg[14]_14[6]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[14].fregs_reg[14]_14[7]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[14].fregs_reg[14]_14[8]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[14].fregs_reg[14]_14[9]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[14].fregs_reg[14]_14[10]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[14].fregs_reg[14]_14[11]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[14].fregs_reg[14]_14[12]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[14].fregs_reg[14]_14[13]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[14].fregs_reg[14]_14[14]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[14].fregs_reg[14]_14[15]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[14].fregs_reg[14]_14[16]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[14].fregs_reg[14]_14[17]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[14].fregs_reg[14]_14[18]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[14].fregs_reg[14]_14[19]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[14].fregs_reg[14]_14[20]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[14].fregs_reg[14]_14[21]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[14].fregs_reg[14]_14[22]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[14].fregs_reg[14]_14[23]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[14].fregs_reg[14]_14[24]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[14].fregs_reg[14]_14[25]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[14].fregs_reg[14]_14[26]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[14].fregs_reg[14]_14[27]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[14].fregs_reg[14]_14[28]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[14].fregs_reg[14]_14[29]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[14].fregs_reg[14]_14[30]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[14].fregs_reg[14]_14[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe44]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe44]
connect_debug_port u_ila_0/probe44 [get_nets [list {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[12].fregs_reg[12]_12[0]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[12].fregs_reg[12]_12[1]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[12].fregs_reg[12]_12[2]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[12].fregs_reg[12]_12[3]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[12].fregs_reg[12]_12[4]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[12].fregs_reg[12]_12[5]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[12].fregs_reg[12]_12[6]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[12].fregs_reg[12]_12[7]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[12].fregs_reg[12]_12[8]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[12].fregs_reg[12]_12[9]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[12].fregs_reg[12]_12[10]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[12].fregs_reg[12]_12[11]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[12].fregs_reg[12]_12[12]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[12].fregs_reg[12]_12[13]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[12].fregs_reg[12]_12[14]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[12].fregs_reg[12]_12[15]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[12].fregs_reg[12]_12[16]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[12].fregs_reg[12]_12[17]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[12].fregs_reg[12]_12[18]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[12].fregs_reg[12]_12[19]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[12].fregs_reg[12]_12[20]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[12].fregs_reg[12]_12[21]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[12].fregs_reg[12]_12[22]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[12].fregs_reg[12]_12[23]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[12].fregs_reg[12]_12[24]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[12].fregs_reg[12]_12[25]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[12].fregs_reg[12]_12[26]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[12].fregs_reg[12]_12[27]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[12].fregs_reg[12]_12[28]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[12].fregs_reg[12]_12[29]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[12].fregs_reg[12]_12[30]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[12].fregs_reg[12]_12[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe45]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe45]
connect_debug_port u_ila_0/probe45 [get_nets [list {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[13].fregs_reg[13]_13[0]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[13].fregs_reg[13]_13[1]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[13].fregs_reg[13]_13[2]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[13].fregs_reg[13]_13[3]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[13].fregs_reg[13]_13[4]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[13].fregs_reg[13]_13[5]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[13].fregs_reg[13]_13[6]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[13].fregs_reg[13]_13[7]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[13].fregs_reg[13]_13[8]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[13].fregs_reg[13]_13[9]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[13].fregs_reg[13]_13[10]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[13].fregs_reg[13]_13[11]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[13].fregs_reg[13]_13[12]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[13].fregs_reg[13]_13[13]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[13].fregs_reg[13]_13[14]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[13].fregs_reg[13]_13[15]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[13].fregs_reg[13]_13[16]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[13].fregs_reg[13]_13[17]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[13].fregs_reg[13]_13[18]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[13].fregs_reg[13]_13[19]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[13].fregs_reg[13]_13[20]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[13].fregs_reg[13]_13[21]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[13].fregs_reg[13]_13[22]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[13].fregs_reg[13]_13[23]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[13].fregs_reg[13]_13[24]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[13].fregs_reg[13]_13[25]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[13].fregs_reg[13]_13[26]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[13].fregs_reg[13]_13[27]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[13].fregs_reg[13]_13[28]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[13].fregs_reg[13]_13[29]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[13].fregs_reg[13]_13[30]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[13].fregs_reg[13]_13[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe46]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe46]
connect_debug_port u_ila_0/probe46 [get_nets [list {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[10].fregs_reg[10]_10[0]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[10].fregs_reg[10]_10[1]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[10].fregs_reg[10]_10[2]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[10].fregs_reg[10]_10[3]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[10].fregs_reg[10]_10[4]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[10].fregs_reg[10]_10[5]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[10].fregs_reg[10]_10[6]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[10].fregs_reg[10]_10[7]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[10].fregs_reg[10]_10[8]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[10].fregs_reg[10]_10[9]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[10].fregs_reg[10]_10[10]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[10].fregs_reg[10]_10[11]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[10].fregs_reg[10]_10[12]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[10].fregs_reg[10]_10[13]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[10].fregs_reg[10]_10[14]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[10].fregs_reg[10]_10[15]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[10].fregs_reg[10]_10[16]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[10].fregs_reg[10]_10[17]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[10].fregs_reg[10]_10[18]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[10].fregs_reg[10]_10[19]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[10].fregs_reg[10]_10[20]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[10].fregs_reg[10]_10[21]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[10].fregs_reg[10]_10[22]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[10].fregs_reg[10]_10[23]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[10].fregs_reg[10]_10[24]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[10].fregs_reg[10]_10[25]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[10].fregs_reg[10]_10[26]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[10].fregs_reg[10]_10[27]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[10].fregs_reg[10]_10[28]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[10].fregs_reg[10]_10[29]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[10].fregs_reg[10]_10[30]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[10].fregs_reg[10]_10[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe47]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe47]
connect_debug_port u_ila_0/probe47 [get_nets [list {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[21].fregs_reg[21]_21[0]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[21].fregs_reg[21]_21[1]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[21].fregs_reg[21]_21[2]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[21].fregs_reg[21]_21[3]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[21].fregs_reg[21]_21[4]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[21].fregs_reg[21]_21[5]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[21].fregs_reg[21]_21[6]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[21].fregs_reg[21]_21[7]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[21].fregs_reg[21]_21[8]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[21].fregs_reg[21]_21[9]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[21].fregs_reg[21]_21[10]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[21].fregs_reg[21]_21[11]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[21].fregs_reg[21]_21[12]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[21].fregs_reg[21]_21[13]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[21].fregs_reg[21]_21[14]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[21].fregs_reg[21]_21[15]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[21].fregs_reg[21]_21[16]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[21].fregs_reg[21]_21[17]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[21].fregs_reg[21]_21[18]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[21].fregs_reg[21]_21[19]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[21].fregs_reg[21]_21[20]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[21].fregs_reg[21]_21[21]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[21].fregs_reg[21]_21[22]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[21].fregs_reg[21]_21[23]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[21].fregs_reg[21]_21[24]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[21].fregs_reg[21]_21[25]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[21].fregs_reg[21]_21[26]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[21].fregs_reg[21]_21[27]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[21].fregs_reg[21]_21[28]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[21].fregs_reg[21]_21[29]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[21].fregs_reg[21]_21[30]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[21].fregs_reg[21]_21[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe48]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe48]
connect_debug_port u_ila_0/probe48 [get_nets [list {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[11].fregs_reg[11]_11[0]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[11].fregs_reg[11]_11[1]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[11].fregs_reg[11]_11[2]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[11].fregs_reg[11]_11[3]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[11].fregs_reg[11]_11[4]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[11].fregs_reg[11]_11[5]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[11].fregs_reg[11]_11[6]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[11].fregs_reg[11]_11[7]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[11].fregs_reg[11]_11[8]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[11].fregs_reg[11]_11[9]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[11].fregs_reg[11]_11[10]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[11].fregs_reg[11]_11[11]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[11].fregs_reg[11]_11[12]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[11].fregs_reg[11]_11[13]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[11].fregs_reg[11]_11[14]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[11].fregs_reg[11]_11[15]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[11].fregs_reg[11]_11[16]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[11].fregs_reg[11]_11[17]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[11].fregs_reg[11]_11[18]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[11].fregs_reg[11]_11[19]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[11].fregs_reg[11]_11[20]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[11].fregs_reg[11]_11[21]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[11].fregs_reg[11]_11[22]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[11].fregs_reg[11]_11[23]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[11].fregs_reg[11]_11[24]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[11].fregs_reg[11]_11[25]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[11].fregs_reg[11]_11[26]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[11].fregs_reg[11]_11[27]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[11].fregs_reg[11]_11[28]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[11].fregs_reg[11]_11[29]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[11].fregs_reg[11]_11[30]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[11].fregs_reg[11]_11[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe49]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe49]
connect_debug_port u_ila_0/probe49 [get_nets [list {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[1].fregs_reg[1]_1[0]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[1].fregs_reg[1]_1[1]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[1].fregs_reg[1]_1[2]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[1].fregs_reg[1]_1[3]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[1].fregs_reg[1]_1[4]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[1].fregs_reg[1]_1[5]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[1].fregs_reg[1]_1[6]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[1].fregs_reg[1]_1[7]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[1].fregs_reg[1]_1[8]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[1].fregs_reg[1]_1[9]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[1].fregs_reg[1]_1[10]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[1].fregs_reg[1]_1[11]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[1].fregs_reg[1]_1[12]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[1].fregs_reg[1]_1[13]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[1].fregs_reg[1]_1[14]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[1].fregs_reg[1]_1[15]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[1].fregs_reg[1]_1[16]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[1].fregs_reg[1]_1[17]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[1].fregs_reg[1]_1[18]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[1].fregs_reg[1]_1[19]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[1].fregs_reg[1]_1[20]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[1].fregs_reg[1]_1[21]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[1].fregs_reg[1]_1[22]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[1].fregs_reg[1]_1[23]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[1].fregs_reg[1]_1[24]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[1].fregs_reg[1]_1[25]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[1].fregs_reg[1]_1[26]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[1].fregs_reg[1]_1[27]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[1].fregs_reg[1]_1[28]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[1].fregs_reg[1]_1[29]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[1].fregs_reg[1]_1[30]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[1].fregs_reg[1]_1[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe50]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe50]
connect_debug_port u_ila_0/probe50 [get_nets [list {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[0].fregs_reg[0]_0[0]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[0].fregs_reg[0]_0[1]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[0].fregs_reg[0]_0[2]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[0].fregs_reg[0]_0[3]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[0].fregs_reg[0]_0[4]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[0].fregs_reg[0]_0[5]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[0].fregs_reg[0]_0[6]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[0].fregs_reg[0]_0[7]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[0].fregs_reg[0]_0[8]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[0].fregs_reg[0]_0[9]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[0].fregs_reg[0]_0[10]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[0].fregs_reg[0]_0[11]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[0].fregs_reg[0]_0[12]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[0].fregs_reg[0]_0[13]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[0].fregs_reg[0]_0[14]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[0].fregs_reg[0]_0[15]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[0].fregs_reg[0]_0[16]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[0].fregs_reg[0]_0[17]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[0].fregs_reg[0]_0[18]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[0].fregs_reg[0]_0[19]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[0].fregs_reg[0]_0[20]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[0].fregs_reg[0]_0[21]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[0].fregs_reg[0]_0[22]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[0].fregs_reg[0]_0[23]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[0].fregs_reg[0]_0[24]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[0].fregs_reg[0]_0[25]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[0].fregs_reg[0]_0[26]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[0].fregs_reg[0]_0[27]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[0].fregs_reg[0]_0[28]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[0].fregs_reg[0]_0[29]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[0].fregs_reg[0]_0[30]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[0].fregs_reg[0]_0[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe51]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe51]
connect_debug_port u_ila_0/probe51 [get_nets [list {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[23].fregs_reg[23]_23[0]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[23].fregs_reg[23]_23[1]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[23].fregs_reg[23]_23[2]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[23].fregs_reg[23]_23[3]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[23].fregs_reg[23]_23[4]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[23].fregs_reg[23]_23[5]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[23].fregs_reg[23]_23[6]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[23].fregs_reg[23]_23[7]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[23].fregs_reg[23]_23[8]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[23].fregs_reg[23]_23[9]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[23].fregs_reg[23]_23[10]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[23].fregs_reg[23]_23[11]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[23].fregs_reg[23]_23[12]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[23].fregs_reg[23]_23[13]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[23].fregs_reg[23]_23[14]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[23].fregs_reg[23]_23[15]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[23].fregs_reg[23]_23[16]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[23].fregs_reg[23]_23[17]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[23].fregs_reg[23]_23[18]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[23].fregs_reg[23]_23[19]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[23].fregs_reg[23]_23[20]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[23].fregs_reg[23]_23[21]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[23].fregs_reg[23]_23[22]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[23].fregs_reg[23]_23[23]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[23].fregs_reg[23]_23[24]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[23].fregs_reg[23]_23[25]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[23].fregs_reg[23]_23[26]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[23].fregs_reg[23]_23[27]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[23].fregs_reg[23]_23[28]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[23].fregs_reg[23]_23[29]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[23].fregs_reg[23]_23[30]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[23].fregs_reg[23]_23[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe52]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe52]
connect_debug_port u_ila_0/probe52 [get_nets [list {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[20].fregs_reg[20]_20[0]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[20].fregs_reg[20]_20[1]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[20].fregs_reg[20]_20[2]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[20].fregs_reg[20]_20[3]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[20].fregs_reg[20]_20[4]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[20].fregs_reg[20]_20[5]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[20].fregs_reg[20]_20[6]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[20].fregs_reg[20]_20[7]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[20].fregs_reg[20]_20[8]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[20].fregs_reg[20]_20[9]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[20].fregs_reg[20]_20[10]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[20].fregs_reg[20]_20[11]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[20].fregs_reg[20]_20[12]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[20].fregs_reg[20]_20[13]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[20].fregs_reg[20]_20[14]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[20].fregs_reg[20]_20[15]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[20].fregs_reg[20]_20[16]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[20].fregs_reg[20]_20[17]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[20].fregs_reg[20]_20[18]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[20].fregs_reg[20]_20[19]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[20].fregs_reg[20]_20[20]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[20].fregs_reg[20]_20[21]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[20].fregs_reg[20]_20[22]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[20].fregs_reg[20]_20[23]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[20].fregs_reg[20]_20[24]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[20].fregs_reg[20]_20[25]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[20].fregs_reg[20]_20[26]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[20].fregs_reg[20]_20[27]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[20].fregs_reg[20]_20[28]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[20].fregs_reg[20]_20[29]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[20].fregs_reg[20]_20[30]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[20].fregs_reg[20]_20[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe53]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe53]
connect_debug_port u_ila_0/probe53 [get_nets [list {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[22].fregs_reg[22]_22[0]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[22].fregs_reg[22]_22[1]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[22].fregs_reg[22]_22[2]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[22].fregs_reg[22]_22[3]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[22].fregs_reg[22]_22[4]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[22].fregs_reg[22]_22[5]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[22].fregs_reg[22]_22[6]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[22].fregs_reg[22]_22[7]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[22].fregs_reg[22]_22[8]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[22].fregs_reg[22]_22[9]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[22].fregs_reg[22]_22[10]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[22].fregs_reg[22]_22[11]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[22].fregs_reg[22]_22[12]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[22].fregs_reg[22]_22[13]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[22].fregs_reg[22]_22[14]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[22].fregs_reg[22]_22[15]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[22].fregs_reg[22]_22[16]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[22].fregs_reg[22]_22[17]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[22].fregs_reg[22]_22[18]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[22].fregs_reg[22]_22[19]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[22].fregs_reg[22]_22[20]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[22].fregs_reg[22]_22[21]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[22].fregs_reg[22]_22[22]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[22].fregs_reg[22]_22[23]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[22].fregs_reg[22]_22[24]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[22].fregs_reg[22]_22[25]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[22].fregs_reg[22]_22[26]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[22].fregs_reg[22]_22[27]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[22].fregs_reg[22]_22[28]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[22].fregs_reg[22]_22[29]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[22].fregs_reg[22]_22[30]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[22].fregs_reg[22]_22[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe54]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe54]
connect_debug_port u_ila_0/probe54 [get_nets [list {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[24].fregs_reg[24]_24[0]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[24].fregs_reg[24]_24[1]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[24].fregs_reg[24]_24[2]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[24].fregs_reg[24]_24[3]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[24].fregs_reg[24]_24[4]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[24].fregs_reg[24]_24[5]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[24].fregs_reg[24]_24[6]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[24].fregs_reg[24]_24[7]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[24].fregs_reg[24]_24[8]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[24].fregs_reg[24]_24[9]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[24].fregs_reg[24]_24[10]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[24].fregs_reg[24]_24[11]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[24].fregs_reg[24]_24[12]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[24].fregs_reg[24]_24[13]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[24].fregs_reg[24]_24[14]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[24].fregs_reg[24]_24[15]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[24].fregs_reg[24]_24[16]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[24].fregs_reg[24]_24[17]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[24].fregs_reg[24]_24[18]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[24].fregs_reg[24]_24[19]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[24].fregs_reg[24]_24[20]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[24].fregs_reg[24]_24[21]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[24].fregs_reg[24]_24[22]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[24].fregs_reg[24]_24[23]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[24].fregs_reg[24]_24[24]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[24].fregs_reg[24]_24[25]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[24].fregs_reg[24]_24[26]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[24].fregs_reg[24]_24[27]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[24].fregs_reg[24]_24[28]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[24].fregs_reg[24]_24[29]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[24].fregs_reg[24]_24[30]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[24].fregs_reg[24]_24[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe55]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe55]
connect_debug_port u_ila_0/probe55 [get_nets [list {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[25].fregs_reg[25]_25[0]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[25].fregs_reg[25]_25[1]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[25].fregs_reg[25]_25[2]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[25].fregs_reg[25]_25[3]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[25].fregs_reg[25]_25[4]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[25].fregs_reg[25]_25[5]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[25].fregs_reg[25]_25[6]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[25].fregs_reg[25]_25[7]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[25].fregs_reg[25]_25[8]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[25].fregs_reg[25]_25[9]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[25].fregs_reg[25]_25[10]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[25].fregs_reg[25]_25[11]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[25].fregs_reg[25]_25[12]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[25].fregs_reg[25]_25[13]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[25].fregs_reg[25]_25[14]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[25].fregs_reg[25]_25[15]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[25].fregs_reg[25]_25[16]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[25].fregs_reg[25]_25[17]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[25].fregs_reg[25]_25[18]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[25].fregs_reg[25]_25[19]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[25].fregs_reg[25]_25[20]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[25].fregs_reg[25]_25[21]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[25].fregs_reg[25]_25[22]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[25].fregs_reg[25]_25[23]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[25].fregs_reg[25]_25[24]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[25].fregs_reg[25]_25[25]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[25].fregs_reg[25]_25[26]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[25].fregs_reg[25]_25[27]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[25].fregs_reg[25]_25[28]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[25].fregs_reg[25]_25[29]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[25].fregs_reg[25]_25[30]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[25].fregs_reg[25]_25[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe56]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe56]
connect_debug_port u_ila_0/probe56 [get_nets [list {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[26].fregs_reg[26]_26[0]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[26].fregs_reg[26]_26[1]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[26].fregs_reg[26]_26[2]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[26].fregs_reg[26]_26[3]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[26].fregs_reg[26]_26[4]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[26].fregs_reg[26]_26[5]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[26].fregs_reg[26]_26[6]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[26].fregs_reg[26]_26[7]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[26].fregs_reg[26]_26[8]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[26].fregs_reg[26]_26[9]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[26].fregs_reg[26]_26[10]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[26].fregs_reg[26]_26[11]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[26].fregs_reg[26]_26[12]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[26].fregs_reg[26]_26[13]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[26].fregs_reg[26]_26[14]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[26].fregs_reg[26]_26[15]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[26].fregs_reg[26]_26[16]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[26].fregs_reg[26]_26[17]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[26].fregs_reg[26]_26[18]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[26].fregs_reg[26]_26[19]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[26].fregs_reg[26]_26[20]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[26].fregs_reg[26]_26[21]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[26].fregs_reg[26]_26[22]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[26].fregs_reg[26]_26[23]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[26].fregs_reg[26]_26[24]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[26].fregs_reg[26]_26[25]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[26].fregs_reg[26]_26[26]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[26].fregs_reg[26]_26[27]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[26].fregs_reg[26]_26[28]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[26].fregs_reg[26]_26[29]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[26].fregs_reg[26]_26[30]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[26].fregs_reg[26]_26[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe57]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe57]
connect_debug_port u_ila_0/probe57 [get_nets [list {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[27].fregs_reg[27]_27[0]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[27].fregs_reg[27]_27[1]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[27].fregs_reg[27]_27[2]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[27].fregs_reg[27]_27[3]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[27].fregs_reg[27]_27[4]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[27].fregs_reg[27]_27[5]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[27].fregs_reg[27]_27[6]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[27].fregs_reg[27]_27[7]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[27].fregs_reg[27]_27[8]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[27].fregs_reg[27]_27[9]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[27].fregs_reg[27]_27[10]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[27].fregs_reg[27]_27[11]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[27].fregs_reg[27]_27[12]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[27].fregs_reg[27]_27[13]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[27].fregs_reg[27]_27[14]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[27].fregs_reg[27]_27[15]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[27].fregs_reg[27]_27[16]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[27].fregs_reg[27]_27[17]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[27].fregs_reg[27]_27[18]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[27].fregs_reg[27]_27[19]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[27].fregs_reg[27]_27[20]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[27].fregs_reg[27]_27[21]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[27].fregs_reg[27]_27[22]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[27].fregs_reg[27]_27[23]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[27].fregs_reg[27]_27[24]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[27].fregs_reg[27]_27[25]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[27].fregs_reg[27]_27[26]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[27].fregs_reg[27]_27[27]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[27].fregs_reg[27]_27[28]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[27].fregs_reg[27]_27[29]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[27].fregs_reg[27]_27[30]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[27].fregs_reg[27]_27[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe58]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe58]
connect_debug_port u_ila_0/probe58 [get_nets [list {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[9].fregs_reg[9]_9[0]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[9].fregs_reg[9]_9[1]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[9].fregs_reg[9]_9[2]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[9].fregs_reg[9]_9[3]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[9].fregs_reg[9]_9[4]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[9].fregs_reg[9]_9[5]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[9].fregs_reg[9]_9[6]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[9].fregs_reg[9]_9[7]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[9].fregs_reg[9]_9[8]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[9].fregs_reg[9]_9[9]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[9].fregs_reg[9]_9[10]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[9].fregs_reg[9]_9[11]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[9].fregs_reg[9]_9[12]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[9].fregs_reg[9]_9[13]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[9].fregs_reg[9]_9[14]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[9].fregs_reg[9]_9[15]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[9].fregs_reg[9]_9[16]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[9].fregs_reg[9]_9[17]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[9].fregs_reg[9]_9[18]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[9].fregs_reg[9]_9[19]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[9].fregs_reg[9]_9[20]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[9].fregs_reg[9]_9[21]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[9].fregs_reg[9]_9[22]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[9].fregs_reg[9]_9[23]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[9].fregs_reg[9]_9[24]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[9].fregs_reg[9]_9[25]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[9].fregs_reg[9]_9[26]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[9].fregs_reg[9]_9[27]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[9].fregs_reg[9]_9[28]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[9].fregs_reg[9]_9[29]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[9].fregs_reg[9]_9[30]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[9].fregs_reg[9]_9[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe59]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe59]
connect_debug_port u_ila_0/probe59 [get_nets [list {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[7].fregs_reg[7]_7[0]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[7].fregs_reg[7]_7[1]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[7].fregs_reg[7]_7[2]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[7].fregs_reg[7]_7[3]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[7].fregs_reg[7]_7[4]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[7].fregs_reg[7]_7[5]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[7].fregs_reg[7]_7[6]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[7].fregs_reg[7]_7[7]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[7].fregs_reg[7]_7[8]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[7].fregs_reg[7]_7[9]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[7].fregs_reg[7]_7[10]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[7].fregs_reg[7]_7[11]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[7].fregs_reg[7]_7[12]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[7].fregs_reg[7]_7[13]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[7].fregs_reg[7]_7[14]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[7].fregs_reg[7]_7[15]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[7].fregs_reg[7]_7[16]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[7].fregs_reg[7]_7[17]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[7].fregs_reg[7]_7[18]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[7].fregs_reg[7]_7[19]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[7].fregs_reg[7]_7[20]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[7].fregs_reg[7]_7[21]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[7].fregs_reg[7]_7[22]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[7].fregs_reg[7]_7[23]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[7].fregs_reg[7]_7[24]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[7].fregs_reg[7]_7[25]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[7].fregs_reg[7]_7[26]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[7].fregs_reg[7]_7[27]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[7].fregs_reg[7]_7[28]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[7].fregs_reg[7]_7[29]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[7].fregs_reg[7]_7[30]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[7].fregs_reg[7]_7[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe60]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe60]
connect_debug_port u_ila_0/probe60 [get_nets [list {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[8].fregs_reg[8]_8[0]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[8].fregs_reg[8]_8[1]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[8].fregs_reg[8]_8[2]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[8].fregs_reg[8]_8[3]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[8].fregs_reg[8]_8[4]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[8].fregs_reg[8]_8[5]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[8].fregs_reg[8]_8[6]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[8].fregs_reg[8]_8[7]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[8].fregs_reg[8]_8[8]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[8].fregs_reg[8]_8[9]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[8].fregs_reg[8]_8[10]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[8].fregs_reg[8]_8[11]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[8].fregs_reg[8]_8[12]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[8].fregs_reg[8]_8[13]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[8].fregs_reg[8]_8[14]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[8].fregs_reg[8]_8[15]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[8].fregs_reg[8]_8[16]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[8].fregs_reg[8]_8[17]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[8].fregs_reg[8]_8[18]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[8].fregs_reg[8]_8[19]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[8].fregs_reg[8]_8[20]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[8].fregs_reg[8]_8[21]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[8].fregs_reg[8]_8[22]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[8].fregs_reg[8]_8[23]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[8].fregs_reg[8]_8[24]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[8].fregs_reg[8]_8[25]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[8].fregs_reg[8]_8[26]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[8].fregs_reg[8]_8[27]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[8].fregs_reg[8]_8[28]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[8].fregs_reg[8]_8[29]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[8].fregs_reg[8]_8[30]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[8].fregs_reg[8]_8[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe61]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe61]
connect_debug_port u_ila_0/probe61 [get_nets [list {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[6].fregs_reg[6]_6[0]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[6].fregs_reg[6]_6[1]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[6].fregs_reg[6]_6[2]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[6].fregs_reg[6]_6[3]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[6].fregs_reg[6]_6[4]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[6].fregs_reg[6]_6[5]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[6].fregs_reg[6]_6[6]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[6].fregs_reg[6]_6[7]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[6].fregs_reg[6]_6[8]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[6].fregs_reg[6]_6[9]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[6].fregs_reg[6]_6[10]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[6].fregs_reg[6]_6[11]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[6].fregs_reg[6]_6[12]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[6].fregs_reg[6]_6[13]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[6].fregs_reg[6]_6[14]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[6].fregs_reg[6]_6[15]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[6].fregs_reg[6]_6[16]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[6].fregs_reg[6]_6[17]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[6].fregs_reg[6]_6[18]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[6].fregs_reg[6]_6[19]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[6].fregs_reg[6]_6[20]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[6].fregs_reg[6]_6[21]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[6].fregs_reg[6]_6[22]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[6].fregs_reg[6]_6[23]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[6].fregs_reg[6]_6[24]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[6].fregs_reg[6]_6[25]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[6].fregs_reg[6]_6[26]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[6].fregs_reg[6]_6[27]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[6].fregs_reg[6]_6[28]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[6].fregs_reg[6]_6[29]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[6].fregs_reg[6]_6[30]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[6].fregs_reg[6]_6[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe62]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe62]
connect_debug_port u_ila_0/probe62 [get_nets [list {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[30].fregs_reg[30]_30[0]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[30].fregs_reg[30]_30[1]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[30].fregs_reg[30]_30[2]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[30].fregs_reg[30]_30[3]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[30].fregs_reg[30]_30[4]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[30].fregs_reg[30]_30[5]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[30].fregs_reg[30]_30[6]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[30].fregs_reg[30]_30[7]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[30].fregs_reg[30]_30[8]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[30].fregs_reg[30]_30[9]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[30].fregs_reg[30]_30[10]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[30].fregs_reg[30]_30[11]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[30].fregs_reg[30]_30[12]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[30].fregs_reg[30]_30[13]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[30].fregs_reg[30]_30[14]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[30].fregs_reg[30]_30[15]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[30].fregs_reg[30]_30[16]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[30].fregs_reg[30]_30[17]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[30].fregs_reg[30]_30[18]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[30].fregs_reg[30]_30[19]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[30].fregs_reg[30]_30[20]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[30].fregs_reg[30]_30[21]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[30].fregs_reg[30]_30[22]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[30].fregs_reg[30]_30[23]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[30].fregs_reg[30]_30[24]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[30].fregs_reg[30]_30[25]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[30].fregs_reg[30]_30[26]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[30].fregs_reg[30]_30[27]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[30].fregs_reg[30]_30[28]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[30].fregs_reg[30]_30[29]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[30].fregs_reg[30]_30[30]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[30].fregs_reg[30]_30[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe63]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe63]
connect_debug_port u_ila_0/probe63 [get_nets [list {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[4].fregs_reg[4]_4[0]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[4].fregs_reg[4]_4[1]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[4].fregs_reg[4]_4[2]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[4].fregs_reg[4]_4[3]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[4].fregs_reg[4]_4[4]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[4].fregs_reg[4]_4[5]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[4].fregs_reg[4]_4[6]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[4].fregs_reg[4]_4[7]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[4].fregs_reg[4]_4[8]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[4].fregs_reg[4]_4[9]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[4].fregs_reg[4]_4[10]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[4].fregs_reg[4]_4[11]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[4].fregs_reg[4]_4[12]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[4].fregs_reg[4]_4[13]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[4].fregs_reg[4]_4[14]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[4].fregs_reg[4]_4[15]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[4].fregs_reg[4]_4[16]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[4].fregs_reg[4]_4[17]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[4].fregs_reg[4]_4[18]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[4].fregs_reg[4]_4[19]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[4].fregs_reg[4]_4[20]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[4].fregs_reg[4]_4[21]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[4].fregs_reg[4]_4[22]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[4].fregs_reg[4]_4[23]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[4].fregs_reg[4]_4[24]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[4].fregs_reg[4]_4[25]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[4].fregs_reg[4]_4[26]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[4].fregs_reg[4]_4[27]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[4].fregs_reg[4]_4[28]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[4].fregs_reg[4]_4[29]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[4].fregs_reg[4]_4[30]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[4].fregs_reg[4]_4[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe64]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe64]
connect_debug_port u_ila_0/probe64 [get_nets [list {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[3].fregs_reg[3]_3[0]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[3].fregs_reg[3]_3[1]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[3].fregs_reg[3]_3[2]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[3].fregs_reg[3]_3[3]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[3].fregs_reg[3]_3[4]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[3].fregs_reg[3]_3[5]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[3].fregs_reg[3]_3[6]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[3].fregs_reg[3]_3[7]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[3].fregs_reg[3]_3[8]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[3].fregs_reg[3]_3[9]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[3].fregs_reg[3]_3[10]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[3].fregs_reg[3]_3[11]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[3].fregs_reg[3]_3[12]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[3].fregs_reg[3]_3[13]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[3].fregs_reg[3]_3[14]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[3].fregs_reg[3]_3[15]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[3].fregs_reg[3]_3[16]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[3].fregs_reg[3]_3[17]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[3].fregs_reg[3]_3[18]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[3].fregs_reg[3]_3[19]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[3].fregs_reg[3]_3[20]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[3].fregs_reg[3]_3[21]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[3].fregs_reg[3]_3[22]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[3].fregs_reg[3]_3[23]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[3].fregs_reg[3]_3[24]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[3].fregs_reg[3]_3[25]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[3].fregs_reg[3]_3[26]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[3].fregs_reg[3]_3[27]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[3].fregs_reg[3]_3[28]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[3].fregs_reg[3]_3[29]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[3].fregs_reg[3]_3[30]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[3].fregs_reg[3]_3[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe65]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe65]
connect_debug_port u_ila_0/probe65 [get_nets [list {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[5].fregs_reg[5]_5[0]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[5].fregs_reg[5]_5[1]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[5].fregs_reg[5]_5[2]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[5].fregs_reg[5]_5[3]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[5].fregs_reg[5]_5[4]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[5].fregs_reg[5]_5[5]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[5].fregs_reg[5]_5[6]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[5].fregs_reg[5]_5[7]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[5].fregs_reg[5]_5[8]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[5].fregs_reg[5]_5[9]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[5].fregs_reg[5]_5[10]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[5].fregs_reg[5]_5[11]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[5].fregs_reg[5]_5[12]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[5].fregs_reg[5]_5[13]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[5].fregs_reg[5]_5[14]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[5].fregs_reg[5]_5[15]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[5].fregs_reg[5]_5[16]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[5].fregs_reg[5]_5[17]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[5].fregs_reg[5]_5[18]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[5].fregs_reg[5]_5[19]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[5].fregs_reg[5]_5[20]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[5].fregs_reg[5]_5[21]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[5].fregs_reg[5]_5[22]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[5].fregs_reg[5]_5[23]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[5].fregs_reg[5]_5[24]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[5].fregs_reg[5]_5[25]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[5].fregs_reg[5]_5[26]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[5].fregs_reg[5]_5[27]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[5].fregs_reg[5]_5[28]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[5].fregs_reg[5]_5[29]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[5].fregs_reg[5]_5[30]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[5].fregs_reg[5]_5[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe66]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe66]
connect_debug_port u_ila_0/probe66 [get_nets [list {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[29].fregs_reg[29]_29[0]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[29].fregs_reg[29]_29[1]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[29].fregs_reg[29]_29[2]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[29].fregs_reg[29]_29[3]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[29].fregs_reg[29]_29[4]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[29].fregs_reg[29]_29[5]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[29].fregs_reg[29]_29[6]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[29].fregs_reg[29]_29[7]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[29].fregs_reg[29]_29[8]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[29].fregs_reg[29]_29[9]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[29].fregs_reg[29]_29[10]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[29].fregs_reg[29]_29[11]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[29].fregs_reg[29]_29[12]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[29].fregs_reg[29]_29[13]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[29].fregs_reg[29]_29[14]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[29].fregs_reg[29]_29[15]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[29].fregs_reg[29]_29[16]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[29].fregs_reg[29]_29[17]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[29].fregs_reg[29]_29[18]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[29].fregs_reg[29]_29[19]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[29].fregs_reg[29]_29[20]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[29].fregs_reg[29]_29[21]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[29].fregs_reg[29]_29[22]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[29].fregs_reg[29]_29[23]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[29].fregs_reg[29]_29[24]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[29].fregs_reg[29]_29[25]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[29].fregs_reg[29]_29[26]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[29].fregs_reg[29]_29[27]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[29].fregs_reg[29]_29[28]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[29].fregs_reg[29]_29[29]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[29].fregs_reg[29]_29[30]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[29].fregs_reg[29]_29[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe67]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe67]
connect_debug_port u_ila_0/probe67 [get_nets [list {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[28].fregs_reg[28]_28[0]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[28].fregs_reg[28]_28[1]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[28].fregs_reg[28]_28[2]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[28].fregs_reg[28]_28[3]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[28].fregs_reg[28]_28[4]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[28].fregs_reg[28]_28[5]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[28].fregs_reg[28]_28[6]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[28].fregs_reg[28]_28[7]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[28].fregs_reg[28]_28[8]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[28].fregs_reg[28]_28[9]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[28].fregs_reg[28]_28[10]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[28].fregs_reg[28]_28[11]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[28].fregs_reg[28]_28[12]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[28].fregs_reg[28]_28[13]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[28].fregs_reg[28]_28[14]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[28].fregs_reg[28]_28[15]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[28].fregs_reg[28]_28[16]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[28].fregs_reg[28]_28[17]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[28].fregs_reg[28]_28[18]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[28].fregs_reg[28]_28[19]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[28].fregs_reg[28]_28[20]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[28].fregs_reg[28]_28[21]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[28].fregs_reg[28]_28[22]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[28].fregs_reg[28]_28[23]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[28].fregs_reg[28]_28[24]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[28].fregs_reg[28]_28[25]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[28].fregs_reg[28]_28[26]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[28].fregs_reg[28]_28[27]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[28].fregs_reg[28]_28[28]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[28].fregs_reg[28]_28[29]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[28].fregs_reg[28]_28[30]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[28].fregs_reg[28]_28[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe68]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe68]
connect_debug_port u_ila_0/probe68 [get_nets [list {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[2].fregs_reg[2]_2[0]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[2].fregs_reg[2]_2[1]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[2].fregs_reg[2]_2[2]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[2].fregs_reg[2]_2[3]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[2].fregs_reg[2]_2[4]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[2].fregs_reg[2]_2[5]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[2].fregs_reg[2]_2[6]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[2].fregs_reg[2]_2[7]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[2].fregs_reg[2]_2[8]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[2].fregs_reg[2]_2[9]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[2].fregs_reg[2]_2[10]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[2].fregs_reg[2]_2[11]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[2].fregs_reg[2]_2[12]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[2].fregs_reg[2]_2[13]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[2].fregs_reg[2]_2[14]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[2].fregs_reg[2]_2[15]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[2].fregs_reg[2]_2[16]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[2].fregs_reg[2]_2[17]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[2].fregs_reg[2]_2[18]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[2].fregs_reg[2]_2[19]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[2].fregs_reg[2]_2[20]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[2].fregs_reg[2]_2[21]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[2].fregs_reg[2]_2[22]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[2].fregs_reg[2]_2[23]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[2].fregs_reg[2]_2[24]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[2].fregs_reg[2]_2[25]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[2].fregs_reg[2]_2[26]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[2].fregs_reg[2]_2[27]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[2].fregs_reg[2]_2[28]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[2].fregs_reg[2]_2[29]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[2].fregs_reg[2]_2[30]} {design_1_i/core_wrapper_0/inst/C/FREGISTER/genblk1[2].fregs_reg[2]_2[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe69]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe69]
connect_debug_port u_ila_0/probe69 [get_nets [list design_1_i/core_wrapper_0/inst/C/freeze ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe70]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe70]
connect_debug_port u_ila_0/probe70 [get_nets [list design_1_i/core_wrapper_0/inst/C/moving ]]
save_constraints
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property PROBES.FILE {/home/tansei/pro/vivado/ethane/ethane.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xcku040_0]
set_property FULL_PROBES.FILE {/home/tansei/pro/vivado/ethane/ethane.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xcku040_0]
set_property PROGRAM.FILE {/home/tansei/pro/vivado/ethane/ethane.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xcku040_0]
program_hw_devices [get_hw_devices xcku040_0]
