vendor_name = ModelSim
source_file = 1, C:/Users/enioa/Desktop/Aulas/Lab-3-SD/marca-passo-portas-logicas/marca_passo.vhd
source_file = 1, C:/Users/enioa/Desktop/Aulas/Lab-3-SD/marca-passo-portas-logicas/dFlipFlop.vhd
source_file = 1, C:/Users/enioa/Desktop/Aulas/Lab-3-SD/marca-passo-portas-logicas/registrador.vhd
source_file = 1, C:/Users/enioa/Desktop/Aulas/Lab-3-SD/marca-passo-portas-logicas/circuito.vhd
source_file = 1, C:/Users/enioa/Desktop/Aulas/Lab-3-SD/marca-passo-portas-logicas/Waveform.vwf
source_file = 1, C:/Users/enioa/Desktop/Aulas/Lab-3-SD/marca-passo-portas-logicas/db/marca_passo.cbx.xml
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = marca_passo
instance = comp, \s~I , s, marca_passo, 1
instance = comp, \clk~I , clk, marca_passo, 1
instance = comp, \clk~clkctrl , clk~clkctrl, marca_passo, 1
instance = comp, \z~I , z, marca_passo, 1
instance = comp, \u2|pestado1~0 , u2|pestado1~0, marca_passo, 1
instance = comp, \u1|p1 , u1|p1, marca_passo, 1
instance = comp, \u2|pestado2 , u2|pestado2, marca_passo, 1
instance = comp, \u1|p2 , u1|p2, marca_passo, 1
instance = comp, \u2|temp~0 , u2|temp~0, marca_passo, 1
instance = comp, \u2|pulso~0 , u2|pulso~0, marca_passo, 1
instance = comp, \temp~I , temp, marca_passo, 1
instance = comp, \pulso~I , pulso, marca_passo, 1
