{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1698038503137 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1698038503137 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 23 02:21:43 2023 " "Processing started: Mon Oct 23 02:21:43 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1698038503137 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1698038503137 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fibonacci_project -c fibonacci_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off fibonacci_project -c fibonacci_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1698038503137 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1698038503342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fibonacci_testbench3.v 1 1 " "Found 1 design units, including 1 entities, in source file fibonacci_testbench3.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "fibonacci_testbench3.v" "" { Text "D:/Dropbox/GraduacaoEC/Cadeiras/2023.2/VLSI/ProjetosQuartus/fibonacci/fibonacci_testbench3.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698038503369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698038503369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fibonacci_top.v 1 1 " "Found 1 design units, including 1 entities, in source file fibonacci_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 fibonacci_top " "Found entity 1: fibonacci_top" {  } { { "fibonacci_top.v" "" { Text "D:/Dropbox/GraduacaoEC/Cadeiras/2023.2/VLSI/ProjetosQuartus/fibonacci/fibonacci_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698038503371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698038503371 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "enable_reg_wire_tb fibonacci_testbench3.v(15) " "Verilog HDL Implicit Net warning at fibonacci_testbench3.v(15): created implicit net for \"enable_reg_wire_tb\"" {  } { { "fibonacci_testbench3.v" "" { Text "D:/Dropbox/GraduacaoEC/Cadeiras/2023.2/VLSI/ProjetosQuartus/fibonacci/fibonacci_testbench3.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698038503371 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "fibonacci_top fibonacci_top.v(10) " "Verilog HDL Parameter Declaration warning at fibonacci_top.v(10): Parameter Declaration in module \"fibonacci_top\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "fibonacci_top.v" "" { Text "D:/Dropbox/GraduacaoEC/Cadeiras/2023.2/VLSI/ProjetosQuartus/fibonacci/fibonacci_top.v" 10 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1698038503371 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fibonacci_top " "Elaborating entity \"fibonacci_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1698038503388 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 fibonacci_top.v(47) " "Verilog HDL assignment warning at fibonacci_top.v(47): truncated value with size 8 to match size of target (1)" {  } { { "fibonacci_top.v" "" { Text "D:/Dropbox/GraduacaoEC/Cadeiras/2023.2/VLSI/ProjetosQuartus/fibonacci/fibonacci_top.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1698038503391 "|fibonacci_top"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "fibonacci\[1\] GND " "Pin \"fibonacci\[1\]\" is stuck at GND" {  } { { "fibonacci_top.v" "" { Text "D:/Dropbox/GraduacaoEC/Cadeiras/2023.2/VLSI/ProjetosQuartus/fibonacci/fibonacci_top.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1698038503814 "|fibonacci_top|fibonacci[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fibonacci\[2\] GND " "Pin \"fibonacci\[2\]\" is stuck at GND" {  } { { "fibonacci_top.v" "" { Text "D:/Dropbox/GraduacaoEC/Cadeiras/2023.2/VLSI/ProjetosQuartus/fibonacci/fibonacci_top.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1698038503814 "|fibonacci_top|fibonacci[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fibonacci\[3\] GND " "Pin \"fibonacci\[3\]\" is stuck at GND" {  } { { "fibonacci_top.v" "" { Text "D:/Dropbox/GraduacaoEC/Cadeiras/2023.2/VLSI/ProjetosQuartus/fibonacci/fibonacci_top.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1698038503814 "|fibonacci_top|fibonacci[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fibonacci\[4\] GND " "Pin \"fibonacci\[4\]\" is stuck at GND" {  } { { "fibonacci_top.v" "" { Text "D:/Dropbox/GraduacaoEC/Cadeiras/2023.2/VLSI/ProjetosQuartus/fibonacci/fibonacci_top.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1698038503814 "|fibonacci_top|fibonacci[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fibonacci\[5\] GND " "Pin \"fibonacci\[5\]\" is stuck at GND" {  } { { "fibonacci_top.v" "" { Text "D:/Dropbox/GraduacaoEC/Cadeiras/2023.2/VLSI/ProjetosQuartus/fibonacci/fibonacci_top.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1698038503814 "|fibonacci_top|fibonacci[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fibonacci\[6\] GND " "Pin \"fibonacci\[6\]\" is stuck at GND" {  } { { "fibonacci_top.v" "" { Text "D:/Dropbox/GraduacaoEC/Cadeiras/2023.2/VLSI/ProjetosQuartus/fibonacci/fibonacci_top.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1698038503814 "|fibonacci_top|fibonacci[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fibonacci\[7\] GND " "Pin \"fibonacci\[7\]\" is stuck at GND" {  } { { "fibonacci_top.v" "" { Text "D:/Dropbox/GraduacaoEC/Cadeiras/2023.2/VLSI/ProjetosQuartus/fibonacci/fibonacci_top.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1698038503814 "|fibonacci_top|fibonacci[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1698038503814 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1698038503885 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "14 " "14 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1698038503960 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1698038504133 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698038504133 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "50 " "Implemented 50 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1698038504291 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1698038504291 ""} { "Info" "ICUT_CUT_TM_LCELLS" "31 " "Implemented 31 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1698038504291 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1698038504291 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4586 " "Peak virtual memory: 4586 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1698038504317 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 23 02:21:44 2023 " "Processing ended: Mon Oct 23 02:21:44 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1698038504317 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1698038504317 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1698038504317 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1698038504317 ""}
