/*
 * Generated by Bluespec Compiler, version 2021.07 (build 4cac6eb)
 * 
 * On Fri Mar 25 15:59:20 CET 2022
 * 
 */

/* Generation options: */
#ifndef __mkCSR_MIP_h__
#define __mkCSR_MIP_h__

#include "bluesim_types.h"
#include "bs_module.h"
#include "bluesim_primitives.h"
#include "bs_vcd.h"


/* Class declaration for the mkCSR_MIP module */
class MOD_mkCSR_MIP : public Module {
 
 /* Clock handles */
 private:
  tClock __clk_handle_0;
 
 /* Clock gate handles */
 public:
  tUInt8 *clk_gate[0];
 
 /* Instantiation parameters */
 public:
 
 /* Module state */
 public:
  MOD_Reg<tUInt8> INST_rg_meip;
  MOD_ConfigReg<tUInt8> INST_rg_msip;
  MOD_Reg<tUInt8> INST_rg_mtip;
  MOD_Reg<tUInt8> INST_rg_seip;
  MOD_Reg<tUInt8> INST_rg_ssip;
  MOD_Reg<tUInt8> INST_rg_stip;
  MOD_Reg<tUInt8> INST_rg_ueip;
  MOD_Reg<tUInt8> INST_rg_usip;
  MOD_Reg<tUInt8> INST_rg_utip;
 
 /* Constructor */
 public:
  MOD_mkCSR_MIP(tSimStateHdl simHdl, char const *name, Module *parent);
 
 /* Symbol init methods */
 private:
  void init_symbols_0();
 
 /* Reset signal definitions */
 private:
  tUInt8 PORT_RST_N;
 
 /* Port definitions */
 public:
 
 /* Publicly accessible definitions */
 public:
 
 /* Local definitions */
 private:
  tUInt8 DEF__read__h295;
  tUInt8 DEF__read__h264;
  tUInt8 DEF__read__h204;
  tUInt8 DEF__read__h173;
  tUInt8 DEF__read__h111;
  tUInt8 DEF__read__h80;
  tUInt8 DEF__read__h49;
  tUInt8 DEF__read__h233;
  tUInt8 DEF__read__h142;
  tUInt8 DEF_rg_ssip_CONCAT_rg_usip___d10;
 
 /* Rules */
 public:
 
 /* Methods */
 public:
  void METH_reset();
  tUInt8 METH_RDY_reset();
  tUInt64 METH_mv_read();
  tUInt8 METH_RDY_mv_read();
  tUInt64 METH_mav_write(tUInt32 ARG_mav_write_misa, tUInt64 ARG_mav_write_wordxl);
  tUInt8 METH_RDY_mav_write();
  tUInt64 METH_mv_sip_read();
  tUInt8 METH_RDY_mv_sip_read();
  tUInt64 METH_mav_sip_write(tUInt32 ARG_mav_sip_write_misa, tUInt64 ARG_mav_sip_write_wordxl);
  tUInt8 METH_RDY_mav_sip_write();
  void METH_m_external_interrupt_req(tUInt8 ARG_m_external_interrupt_req_req);
  tUInt8 METH_RDY_m_external_interrupt_req();
  void METH_s_external_interrupt_req(tUInt8 ARG_s_external_interrupt_req_req);
  tUInt8 METH_RDY_s_external_interrupt_req();
  void METH_software_interrupt_req(tUInt8 ARG_software_interrupt_req_req);
  tUInt8 METH_RDY_software_interrupt_req();
  void METH_timer_interrupt_req(tUInt8 ARG_timer_interrupt_req_req);
  tUInt8 METH_RDY_timer_interrupt_req();
 
 /* Reset routines */
 public:
  void reset_RST_N(tUInt8 ARG_rst_in);
 
 /* Static handles to reset routines */
 public:
 
 /* Pointers to reset fns in parent module for asserting output resets */
 private:
 
 /* Functions for the parent module to register its reset fns */
 public:
 
 /* Functions to set the elaborated clock id */
 public:
  void set_clk_0(char const *s);
 
 /* State dumping routine */
 public:
  void dump_state(unsigned int indent);
 
 /* VCD dumping routines */
 public:
  unsigned int dump_VCD_defs(unsigned int levels);
  void dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkCSR_MIP &backing);
  void vcd_defs(tVCDDumpType dt, MOD_mkCSR_MIP &backing);
  void vcd_prims(tVCDDumpType dt, MOD_mkCSR_MIP &backing);
};

#endif /* ifndef __mkCSR_MIP_h__ */
