Timing Violation Report Min Delay Analysis

SmartTime Version v12.1
Microsemi Corporation - Microsemi Libero Software Release v12.1 (Version 12.600.0.14)
Date: Thu Aug 29 21:20:41 2019


Design: creative
Family: IGLOO2
Die: M2GL025
Package: 256 VF
Temperature Range: 0 - 85 C
Voltage Range: 1.14 - 1.26 V
Speed Grade: STD
Design State: Post-Layout
Data source: Production
Min Operating Conditions: BEST - 1.26 V - 0 C
Max Operating Conditions: WORST - 1.14 V - 85 C
Scenario for Timing Analysis: timing_analysis


Path 1
  From: Rattlesnake_0/ocd_i.debug_coprocessor_i.data_in_sr[13]:CLK
  To:   Rattlesnake_0/ocd_i.debug_coprocessor_i.data_in_sr[21]:D
  Delay (ns):              0.316
  Slack (ns):              0.297
  Arrival (ns):            2.867
  Required (ns):           2.570

Path 2
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.mem_controller_i.mem_read_addr_reg[4]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_fetch_instruction_i.C_extension_i.mem_addr_ack_out[4]:D
  Delay (ns):              0.319
  Slack (ns):              0.300
  Arrival (ns):            2.874
  Required (ns):           2.574

Path 3
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_fetch_instruction_i.C_extension_i.instruction_out_1[9]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_fetch_instruction_i.IR_out[9]:D
  Delay (ns):              0.311
  Slack (ns):              0.301
  Arrival (ns):            2.867
  Required (ns):           2.566

Path 4
  From: Rattlesnake_0/ocd_i.debug_coprocessor_i.data_in_sr[11]:CLK
  To:   Rattlesnake_0/ocd_i.debug_coprocessor_i.data_in_sr[19]:D
  Delay (ns):              0.312
  Slack (ns):              0.301
  Arrival (ns):            2.877
  Required (ns):           2.576

Path 5
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_fetch_instruction_i.PC_out_1[1]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_instruction_decode_i.PC_out[1]:D
  Delay (ns):              0.320
  Slack (ns):              0.302
  Arrival (ns):            2.877
  Required (ns):           2.575

Path 6
  From: Rattlesnake_0/ocd_i.debug_coprocessor_i.cpu_start_addr[18]:CLK
  To:   Rattlesnake_0/actual_start_addr[18]:D
  Delay (ns):              0.321
  Slack (ns):              0.302
  Arrival (ns):            2.878
  Required (ns):           2.576

Path 7
  From: Rattlesnake_0/ocd_i.debug_coprocessor_i.cpu_start_addr[27]:CLK
  To:   Rattlesnake_0/actual_start_addr[27]:D
  Delay (ns):              0.312
  Slack (ns):              0.302
  Arrival (ns):            2.877
  Required (ns):           2.575

Path 8
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_fetch_instruction_i.C_extension_i.mem_addr_ack_out[7]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_fetch_instruction_i.PC_out_1[8]:D
  Delay (ns):              0.313
  Slack (ns):              0.303
  Arrival (ns):            2.876
  Required (ns):           2.573

Path 9
  From: Rattlesnake_0/ocd_i.debug_coprocessor_i.cpu_start_addr[30]:CLK
  To:   Rattlesnake_0/actual_start_addr[30]:D
  Delay (ns):              0.313
  Slack (ns):              0.303
  Arrival (ns):            2.875
  Required (ns):           2.572

Path 10
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_fetch_instruction_i.C_extension_i.instruction_out_1[28]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_fetch_instruction_i.IR_out[28]:D
  Delay (ns):              0.321
  Slack (ns):              0.305
  Arrival (ns):            2.866
  Required (ns):           2.561

Path 11
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_fetch_instruction_i.PC_out_1[7]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_instruction_decode_i.PC_out[7]:D
  Delay (ns):              0.323
  Slack (ns):              0.305
  Arrival (ns):            2.880
  Required (ns):           2.575

Path 12
  From: Rattlesnake_0/ocd_i.debug_coprocessor_i.cpu_start_addr[31]:CLK
  To:   Rattlesnake_0/actual_start_addr[31]:D
  Delay (ns):              0.316
  Slack (ns):              0.305
  Arrival (ns):            2.873
  Required (ns):           2.568

Path 13
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_fetch_instruction_i.C_extension_i.mem_addr_ack_out[0]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_fetch_instruction_i.PC_out_1[1]:D
  Delay (ns):              0.316
  Slack (ns):              0.306
  Arrival (ns):            2.873
  Required (ns):           2.567

Path 14
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_fetch_instruction_i.start_addr_reg[17]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_fetch_instruction_i.PC_out_1[17]:D
  Delay (ns):              0.325
  Slack (ns):              0.306
  Arrival (ns):            2.884
  Required (ns):           2.578

Path 15
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_fetch_instruction_i.start_addr_reg[30]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_fetch_instruction_i.PC_out_1[30]:D
  Delay (ns):              0.316
  Slack (ns):              0.306
  Arrival (ns):            2.883
  Required (ns):           2.577

Path 16
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_indirect_pointer_detect_i.indirect_protect_active:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_data_access_i.mem_data_to_write[32]:D
  Delay (ns):              0.321
  Slack (ns):              0.306
  Arrival (ns):            2.871
  Required (ns):           2.565

Path 17
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.mem_controller_i.dout_high_d1[8]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.mem_read_data_d1[24]:D
  Delay (ns):              0.318
  Slack (ns):              0.306
  Arrival (ns):            2.868
  Required (ns):           2.562

Path 18
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.mem_controller_i.dout_low_d1[13]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.mem_read_data_d1[13]:D
  Delay (ns):              0.318
  Slack (ns):              0.306
  Arrival (ns):            2.881
  Required (ns):           2.575

Path 19
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.genblk1.mul_div_32_i.long_slow_div_denom_reg_i.quotient_i[14]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.genblk1.mul_div_32_i.long_slow_div_denom_reg_i.quotient_i[15]:D
  Delay (ns):              0.326
  Slack (ns):              0.307
  Arrival (ns):            2.894
  Required (ns):           2.587

Path 20
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.genblk1.mul_div_32_i.long_slow_div_denom_reg_i.quotient_i[2]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.genblk1.mul_div_32_i.long_slow_div_denom_reg_i.quotient_i[3]:D
  Delay (ns):              0.326
  Slack (ns):              0.307
  Arrival (ns):            2.891
  Required (ns):           2.584

Path 21
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_fetch_instruction_i.PC_out_1[30]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_instruction_decode_i.PC_out[30]:D
  Delay (ns):              0.325
  Slack (ns):              0.307
  Arrival (ns):            2.892
  Required (ns):           2.585

Path 22
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_fetch_instruction_i.PC_out_1[3]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_instruction_decode_i.PC_out[3]:D
  Delay (ns):              0.325
  Slack (ns):              0.307
  Arrival (ns):            2.882
  Required (ns):           2.575

Path 23
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_fetch_instruction_i.start_addr_reg[22]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_fetch_instruction_i.PC_out_1[22]:D
  Delay (ns):              0.319
  Slack (ns):              0.307
  Arrival (ns):            2.889
  Required (ns):           2.582

Path 24
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_CSR_i.mtvec[16]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.fetch_start_addr_ret_161[16]:D
  Delay (ns):              0.318
  Slack (ns):              0.308
  Arrival (ns):            2.884
  Required (ns):           2.576

Path 25
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.mem_controller_i.mem_read_addr_reg[2]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_fetch_instruction_i.C_extension_i.mem_addr_ack_out[2]:D
  Delay (ns):              0.318
  Slack (ns):              0.308
  Arrival (ns):            2.874
  Required (ns):           2.566

Path 26
  From: Rattlesnake_0/ocd_i.debug_coprocessor_i.cpu_start_addr[20]:CLK
  To:   Rattlesnake_0/actual_start_addr[20]:D
  Delay (ns):              0.319
  Slack (ns):              0.308
  Arrival (ns):            2.883
  Required (ns):           2.575

Path 27
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_CSR_i.mtvec[22]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.fetch_start_addr_ret_161[22]:D
  Delay (ns):              0.327
  Slack (ns):              0.309
  Arrival (ns):            2.885
  Required (ns):           2.576

Path 28
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_CSR_i.mtvec[8]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.fetch_start_addr_ret_161[8]:D
  Delay (ns):              0.319
  Slack (ns):              0.309
  Arrival (ns):            2.888
  Required (ns):           2.579

Path 29
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.genblk1.mul_div_32_i.long_slow_div_denom_reg_i.quotient_i[26]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.genblk1.mul_div_32_i.long_slow_div_denom_reg_i.quotient_i[27]:D
  Delay (ns):              0.326
  Slack (ns):              0.309
  Arrival (ns):            2.885
  Required (ns):           2.576

Path 30
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_fetch_instruction_i.PC_out_1[12]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_instruction_decode_i.PC_out[12]:D
  Delay (ns):              0.318
  Slack (ns):              0.309
  Arrival (ns):            2.876
  Required (ns):           2.567

Path 31
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_fetch_instruction_i.PC_out_1[28]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_instruction_decode_i.PC_out[28]:D
  Delay (ns):              0.320
  Slack (ns):              0.309
  Arrival (ns):            2.895
  Required (ns):           2.586

Path 32
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_fetch_instruction_i.PC_out_1[2]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_instruction_decode_i.PC_out[2]:D
  Delay (ns):              0.311
  Slack (ns):              0.309
  Arrival (ns):            2.873
  Required (ns):           2.564

Path 33
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.PC_out[2]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.exception_addr_ret_124[2]:D
  Delay (ns):              0.320
  Slack (ns):              0.310
  Arrival (ns):            2.895
  Required (ns):           2.585

Path 34
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.genblk1.mul_div_32_i.long_slow_div_denom_reg_i.quotient_i[12]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.genblk1.mul_div_32_i.long_slow_div_denom_reg_i.quotient_i[13]:D
  Delay (ns):              0.329
  Slack (ns):              0.310
  Arrival (ns):            2.897
  Required (ns):           2.587

Path 35
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_fetch_instruction_i.C_extension_i.instruction_out_1[21]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_fetch_instruction_i.IR_out[21]:D
  Delay (ns):              0.320
  Slack (ns):              0.310
  Arrival (ns):            2.860
  Required (ns):           2.550

Path 36
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_fetch_instruction_i.C_extension_i.mem_addr_ack_out[12]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_fetch_instruction_i.PC_out_1[13]:D
  Delay (ns):              0.313
  Slack (ns):              0.310
  Arrival (ns):            2.857
  Required (ns):           2.547

Path 37
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_fetch_instruction_i.PC_out_1[27]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_instruction_decode_i.PC_out[27]:D
  Delay (ns):              0.312
  Slack (ns):              0.310
  Arrival (ns):            2.887
  Required (ns):           2.577

Path 38
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_fetch_instruction_i.start_addr_reg[26]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_fetch_instruction_i.PC_out_1[26]:D
  Delay (ns):              0.320
  Slack (ns):              0.310
  Arrival (ns):            2.879
  Required (ns):           2.569

Path 39
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.mem_controller_i.sram_read_ack_pre_pre:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.mem_controller_i.sram_read_ack:D
  Delay (ns):              0.320
  Slack (ns):              0.310
  Arrival (ns):            2.865
  Required (ns):           2.555

Path 40
  From: Rattlesnake_0/ocd_i.debug_coprocessor_i.cpu_start_addr[16]:CLK
  To:   Rattlesnake_0/actual_start_addr[16]:D
  Delay (ns):              0.321
  Slack (ns):              0.310
  Arrival (ns):            2.877
  Required (ns):           2.567

Path 41
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.mem_read_addr_d1[30]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.exception_addr_ret_156[30]:D
  Delay (ns):              0.313
  Slack (ns):              0.311
  Arrival (ns):            2.882
  Required (ns):           2.571

Path 42
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_fetch_instruction_i.C_extension_i.instruction_out_1[31]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_fetch_instruction_i.IR_out[31]:D
  Delay (ns):              0.320
  Slack (ns):              0.311
  Arrival (ns):            2.866
  Required (ns):           2.555

Path 43
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_fetch_instruction_i.PC_out_1[23]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_instruction_decode_i.PC_out[23]:D
  Delay (ns):              0.322
  Slack (ns):              0.311
  Arrival (ns):            2.887
  Required (ns):           2.576

Path 44
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_fetch_instruction_i.PC_out_1[6]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_instruction_decode_i.PC_out[6]:D
  Delay (ns):              0.313
  Slack (ns):              0.311
  Arrival (ns):            2.878
  Required (ns):           2.567

Path 45
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_fetch_instruction_i.start_addr_reg[29]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_fetch_instruction_i.PC_out_1[29]:D
  Delay (ns):              0.322
  Slack (ns):              0.311
  Arrival (ns):            2.897
  Required (ns):           2.586

Path 46
  From: Rattlesnake_0/ocd_i.debug_coprocessor_i.cpu_start_addr[14]:CLK
  To:   Rattlesnake_0/actual_start_addr[14]:D
  Delay (ns):              0.313
  Slack (ns):              0.311
  Arrival (ns):            2.878
  Required (ns):           2.567

Path 47
  From: Rattlesnake_0/ocd_i.debug_coprocessor_i.cpu_start_addr[17]:CLK
  To:   Rattlesnake_0/actual_start_addr[17]:D
  Delay (ns):              0.322
  Slack (ns):              0.311
  Arrival (ns):            2.886
  Required (ns):           2.575

Path 48
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_CSR_i.minstret_i[61]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_CSR_i.minstreth[29]:D
  Delay (ns):              0.331
  Slack (ns):              0.312
  Arrival (ns):            2.881
  Required (ns):           2.569

Path 49
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_CSR_i.mtvec[29]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.fetch_start_addr_ret_161[29]:D
  Delay (ns):              0.331
  Slack (ns):              0.312
  Arrival (ns):            2.892
  Required (ns):           2.580

Path 50
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.genblk1.mul_div_32_i.long_slow_div_denom_reg_i.quotient_i[18]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.genblk1.mul_div_32_i.long_slow_div_denom_reg_i.quotient_i[19]:D
  Delay (ns):              0.331
  Slack (ns):              0.312
  Arrival (ns):            2.899
  Required (ns):           2.587

Path 51
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.genblk1.mul_div_32_i.long_slow_div_denom_reg_i.quotient_i[6]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.genblk1.mul_div_32_i.long_slow_div_denom_reg_i.quotient_i[7]:D
  Delay (ns):              0.331
  Slack (ns):              0.312
  Arrival (ns):            2.896
  Required (ns):           2.584

Path 52
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_fetch_instruction_i.PC_out_1[25]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_instruction_decode_i.PC_out[25]:D
  Delay (ns):              0.323
  Slack (ns):              0.312
  Arrival (ns):            2.876
  Required (ns):           2.564

Path 53
  From: Rattlesnake_0/ocd_i.debug_coprocessor_i.data_in_sr[39]:CLK
  To:   Rattlesnake_0/ocd_i.debug_coprocessor_i.data_in_sr[47]:D
  Delay (ns):              0.331
  Slack (ns):              0.312
  Arrival (ns):            2.888
  Required (ns):           2.576

Path 54
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.PC_out[18]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.exception_PC_ret_17[18]:D
  Delay (ns):              0.324
  Slack (ns):              0.313
  Arrival (ns):            2.891
  Required (ns):           2.578

Path 55
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.mem_controller_i.dout_high_d1[7]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.mem_read_data_d1[23]:D
  Delay (ns):              0.330
  Slack (ns):              0.313
  Arrival (ns):            2.874
  Required (ns):           2.561

Path 56
  From: Rattlesnake_0/ocd_i.debug_UART_i.UART_i.SBUF_out[2]:CLK
  To:   Rattlesnake_0/ocd_i.debug_UART_i.UART_i.SBUF_out[1]:D
  Delay (ns):              0.330
  Slack (ns):              0.313
  Arrival (ns):            2.880
  Required (ns):           2.567

Path 57
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.mem_read_addr_d1[13]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.exception_addr_ret_156[13]:D
  Delay (ns):              0.325
  Slack (ns):              0.314
  Arrival (ns):            2.876
  Required (ns):           2.562

Path 58
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.genblk1.mul_div_32_i.long_slow_div_denom_reg_i.quotient_i[16]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.genblk1.mul_div_32_i.long_slow_div_denom_reg_i.quotient_i[17]:D
  Delay (ns):              0.333
  Slack (ns):              0.314
  Arrival (ns):            2.901
  Required (ns):           2.587

Path 59
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.genblk1.mul_div_32_i.long_slow_div_denom_reg_i.quotient_i[30]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.genblk1.mul_div_32_i.long_slow_div_denom_reg_i.quotient_i[31]:D
  Delay (ns):              0.331
  Slack (ns):              0.314
  Arrival (ns):            2.890
  Required (ns):           2.576

Path 60
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.genblk1.mul_div_32_i.long_slow_div_denom_reg_i.quotient_i[4]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.genblk1.mul_div_32_i.long_slow_div_denom_reg_i.quotient_i[5]:D
  Delay (ns):              0.333
  Slack (ns):              0.314
  Arrival (ns):            2.898
  Required (ns):           2.584

Path 61
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_fetch_instruction_i.IR_out[10]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_instruction_decode_i.IR_out[10]:D
  Delay (ns):              0.324
  Slack (ns):              0.314
  Arrival (ns):            2.882
  Required (ns):           2.568

Path 62
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.mem_controller_i.dout_high_d1[9]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.mem_read_data_d1[25]:D
  Delay (ns):              0.324
  Slack (ns):              0.314
  Arrival (ns):            2.867
  Required (ns):           2.553

Path 63
  From: Rattlesnake_0/ocd_i.debug_coprocessor_i.cpu_reset_sr[3]:CLK
  To:   Rattlesnake_0/ocd_i.debug_coprocessor_i.cpu_reset_sr[4]:D
  Delay (ns):              0.332
  Slack (ns):              0.314
  Arrival (ns):            2.864
  Required (ns):           2.550

Path 64
  From: Rattlesnake_0/ocd_i.debug_coprocessor_i.cpu_start_addr[19]:CLK
  To:   Rattlesnake_0/actual_start_addr[19]:D
  Delay (ns):              0.325
  Slack (ns):              0.314
  Arrival (ns):            2.881
  Required (ns):           2.567

Path 65
  From: Rattlesnake_0/ocd_i.debug_coprocessor_i.data_in_sr[36]:CLK
  To:   Rattlesnake_0/ocd_i.debug_coprocessor_i.data_in_sr[44]:D
  Delay (ns):              0.325
  Slack (ns):              0.314
  Arrival (ns):            2.878
  Required (ns):           2.564

Path 66
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_instruction_decode_i.IR_out[24]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.IR_out[13]:D
  Delay (ns):              0.332
  Slack (ns):              0.315
  Arrival (ns):            2.865
  Required (ns):           2.550

Path 67
  From: Rattlesnake_0/ocd_i.debug_UART_i.UART_i.SBUF_out[7]:CLK
  To:   Rattlesnake_0/ocd_i.debug_UART_i.UART_i.SBUF_out[6]:D
  Delay (ns):              0.326
  Slack (ns):              0.315
  Arrival (ns):            2.885
  Required (ns):           2.570

Path 68
  From: Rattlesnake_0/ocd_i.debug_coprocessor_i.data_in_sr[44]:CLK
  To:   Rattlesnake_0/ocd_i.debug_coprocessor_i.pram_write_data_out_1[28]:D
  Delay (ns):              0.325
  Slack (ns):              0.315
  Arrival (ns):            2.878
  Required (ns):           2.563

Path 69
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.genblk1.mul_div_32_i.long_slow_div_denom_reg_i.quotient_i[28]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.genblk1.mul_div_32_i.long_slow_div_denom_reg_i.quotient_i[29]:D
  Delay (ns):              0.333
  Slack (ns):              0.316
  Arrival (ns):            2.892
  Required (ns):           2.576

Path 70
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_instruction_decode_i.PC_out[23]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.PC_out[23]:D
  Delay (ns):              0.326
  Slack (ns):              0.316
  Arrival (ns):            2.891
  Required (ns):           2.575

Path 71
  From: Rattlesnake_0/ocd_i.debug_UART_i.UART_i.SBUF_out[1]:CLK
  To:   Rattlesnake_0/ocd_i.debug_UART_i.UART_i.SBUF_out[0]:D
  Delay (ns):              0.320
  Slack (ns):              0.316
  Arrival (ns):            2.877
  Required (ns):           2.561

Path 72
  From: Rattlesnake_0/ocd_i.debug_UART_i.UART_i.SBUF_out[1]:CLK
  To:   Rattlesnake_0/ocd_i.debug_coprocessor_i.data_in_sr[1]:D
  Delay (ns):              0.320
  Slack (ns):              0.316
  Arrival (ns):            2.877
  Required (ns):           2.561

Path 73
  From: Rattlesnake_0/ocd_i.debug_coprocessor_i.data_in_sr[30]:CLK
  To:   Rattlesnake_0/ocd_i.debug_coprocessor_i.cpu_start_addr[14]:D
  Delay (ns):              0.327
  Slack (ns):              0.316
  Arrival (ns):            2.891
  Required (ns):           2.575

Path 74
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_data_access_i.mem_data_to_write[8]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_mm_reg_i.Rattlesnake_machine_timer_i.genblk2.mtimecmp[40]:D
  Delay (ns):              0.335
  Slack (ns):              0.317
  Arrival (ns):            2.879
  Required (ns):           2.562

Path 75
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.genblk1.mul_div_32_i.long_slow_div_denom_reg_i.quotient_i[25]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.genblk1.mul_div_32_i.long_slow_div_denom_reg_i.quotient_i[26]:D
  Delay (ns):              0.321
  Slack (ns):              0.317
  Arrival (ns):            2.887
  Required (ns):           2.570

Path 76
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_fetch_instruction_i.IR_out[0]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_instruction_decode_i.IR_out[0]:D
  Delay (ns):              0.328
  Slack (ns):              0.317
  Arrival (ns):            2.893
  Required (ns):           2.576

Path 77
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.mem_controller_i.dout_high_d1[13]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.mem_read_data_d1[29]:D
  Delay (ns):              0.327
  Slack (ns):              0.317
  Arrival (ns):            2.869
  Required (ns):           2.552

Path 78
  From: Rattlesnake_0/ocd_i.debug_coprocessor_i.cpu_start_addr[6]:CLK
  To:   Rattlesnake_0/actual_start_addr[6]:D
  Delay (ns):              0.320
  Slack (ns):              0.317
  Arrival (ns):            2.881
  Required (ns):           2.564

Path 79
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_CSR_i.mtvec[31]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.fetch_start_addr_ret_161[31]:D
  Delay (ns):              0.329
  Slack (ns):              0.318
  Arrival (ns):            2.890
  Required (ns):           2.572

Path 80
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.genblk1.mul_div_32_i.long_slow_div_denom_reg_i.quotient_i[13]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.genblk1.mul_div_32_i.long_slow_div_denom_reg_i.quotient_i[14]:D
  Delay (ns):              0.321
  Slack (ns):              0.318
  Arrival (ns):            2.897
  Required (ns):           2.579

Path 81
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.genblk1.mul_div_32_i.long_slow_div_denom_reg_i.quotient_i[1]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.genblk1.mul_div_32_i.long_slow_div_denom_reg_i.quotient_i[2]:D
  Delay (ns):              0.321
  Slack (ns):              0.318
  Arrival (ns):            2.894
  Required (ns):           2.576

Path 82
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_fetch_instruction_i.PC_out_1[16]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_instruction_decode_i.PC_out[16]:D
  Delay (ns):              0.320
  Slack (ns):              0.318
  Arrival (ns):            2.878
  Required (ns):           2.560

Path 83
  From: Rattlesnake_0/ocd_i.debug_UART_i.UART_i.SBUF_out[2]:CLK
  To:   Rattlesnake_0/ocd_i.debug_coprocessor_i.data_in_sr[2]:D
  Delay (ns):              0.329
  Slack (ns):              0.318
  Arrival (ns):            2.879
  Required (ns):           2.561

Path 84
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_CSR_i.mtvec[30]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.fetch_start_addr_ret_161[30]:D
  Delay (ns):              0.329
  Slack (ns):              0.319
  Arrival (ns):            2.899
  Required (ns):           2.580

Path 85
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.ecall_active:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.ctl_interrupt_set_reg_ret_5:D
  Delay (ns):              0.330
  Slack (ns):              0.319
  Arrival (ns):            2.902
  Required (ns):           2.583

Path 86
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.PC_out[10]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.exception_addr_ret_124[10]:D
  Delay (ns):              0.329
  Slack (ns):              0.319
  Arrival (ns):            2.889
  Required (ns):           2.570

Path 87
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_fetch_instruction_i.IR_out[9]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_instruction_decode_i.IR_out[9]:D
  Delay (ns):              0.329
  Slack (ns):              0.319
  Arrival (ns):            2.885
  Required (ns):           2.566

Path 88
  From: Rattlesnake_0/ocd_i.debug_coprocessor_i.data_in_sr[26]:CLK
  To:   Rattlesnake_0/ocd_i.debug_coprocessor_i.pram_write_data_out_1[10]:D
  Delay (ns):              0.329
  Slack (ns):              0.319
  Arrival (ns):            2.882
  Required (ns):           2.563

Path 89
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_CSR_i.mtvec[13]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.fetch_start_addr_ret_161[13]:D
  Delay (ns):              0.330
  Slack (ns):              0.320
  Arrival (ns):            2.888
  Required (ns):           2.568

Path 90
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_CSR_i.mtvec[21]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.fetch_start_addr_ret_161[21]:D
  Delay (ns):              0.330
  Slack (ns):              0.320
  Arrival (ns):            2.888
  Required (ns):           2.568

Path 91
  From: Rattlesnake_0/ocd_i.debug_UART_i.UART_i.SBUF_out[3]:CLK
  To:   Rattlesnake_0/ocd_i.debug_coprocessor_i.data_in_sr[3]:D
  Delay (ns):              0.330
  Slack (ns):              0.320
  Arrival (ns):            2.887
  Required (ns):           2.567

Path 92
  From: Rattlesnake_0/ocd_i.debug_coprocessor_i.data_in_sr[17]:CLK
  To:   Rattlesnake_0/ocd_i.debug_coprocessor_i.pram_write_data_out_1[1]:D
  Delay (ns):              0.339
  Slack (ns):              0.320
  Arrival (ns):            2.895
  Required (ns):           2.575

Path 93
  From: Rattlesnake_0/ocd_i.debug_coprocessor_i.data_in_sr[38]:CLK
  To:   Rattlesnake_0/ocd_i.debug_coprocessor_i.pram_write_data_out_1[22]:D
  Delay (ns):              0.330
  Slack (ns):              0.320
  Arrival (ns):            2.883
  Required (ns):           2.563

Path 94
  From: Rattlesnake_0/ocd_i.debug_coprocessor_i.data_in_sr[9]:CLK
  To:   Rattlesnake_0/ocd_i.debug_coprocessor_i.data_in_sr[17]:D
  Delay (ns):              0.322
  Slack (ns):              0.320
  Arrival (ns):            2.887
  Required (ns):           2.567

Path 95
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_CSR_i.mtvec[4]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.fetch_start_addr_ret_161[4]:D
  Delay (ns):              0.324
  Slack (ns):              0.321
  Arrival (ns):            2.892
  Required (ns):           2.571

Path 96
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.PC_out[29]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.exception_addr_ret_124[29]:D
  Delay (ns):              0.332
  Slack (ns):              0.321
  Arrival (ns):            2.898
  Required (ns):           2.577

Path 97
  From: Rattlesnake_0/ocd_i.debug_coprocessor_i.data_in_sr[64]:CLK
  To:   Rattlesnake_0/ocd_i.debug_coprocessor_i.data_in_sr[72]:D
  Delay (ns):              0.323
  Slack (ns):              0.321
  Arrival (ns):            2.884
  Required (ns):           2.563

Path 98
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_CSR_i.mtvec[12]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.fetch_start_addr_ret_161[12]:D
  Delay (ns):              0.327
  Slack (ns):              0.322
  Arrival (ns):            2.888
  Required (ns):           2.566

Path 99
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_CSR_i.mtvec[20]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.fetch_start_addr_ret_161[20]:D
  Delay (ns):              0.332
  Slack (ns):              0.322
  Arrival (ns):            2.888
  Required (ns):           2.566

Path 100
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.PC_out[15]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.exception_addr_ret_124[15]:D
  Delay (ns):              0.326
  Slack (ns):              0.322
  Arrival (ns):            2.893
  Required (ns):           2.571

