
IO_Tile_0_25



LogicTile_1_25



LogicTile_2_25



LogicTile_3_25



LogicTile_4_25



LogicTile_5_25



LogicTile_6_25



LogicTile_7_25



RAM_Tile_8_25



LogicTile_9_25



LogicTile_10_25



LogicTile_11_25



LogicTile_12_25



LogicTile_13_25



LogicTile_14_25



LogicTile_15_25



LogicTile_16_25



LogicTile_17_25



LogicTile_18_25



LogicTile_19_25



LogicTile_20_25



LogicTile_21_25



LogicTile_22_25



LogicTile_23_25



LogicTile_24_25



RAM_Tile_25_25



LogicTile_26_25



LogicTile_27_25



LogicTile_28_25



LogicTile_29_25



LogicTile_30_25



LogicTile_31_25



LogicTile_32_25



IO_Tile_33_25



IO_Tile_0_24



LogicTile_1_24



LogicTile_2_24



LogicTile_3_24



LogicTile_4_24



LogicTile_5_24



LogicTile_6_24



LogicTile_7_24



RAM_Tile_8_24



LogicTile_9_24



LogicTile_10_24



LogicTile_11_24



LogicTile_12_24



LogicTile_13_24



LogicTile_14_24



LogicTile_15_24



LogicTile_16_24



LogicTile_17_24



LogicTile_18_24



LogicTile_19_24



LogicTile_20_24



LogicTile_21_24



LogicTile_22_24



LogicTile_23_24



LogicTile_24_24



RAM_Tile_25_24



LogicTile_26_24



LogicTile_27_24



LogicTile_28_24



LogicTile_29_24



LogicTile_30_24



LogicTile_31_24



LogicTile_32_24



IO_Tile_33_24



IO_Tile_0_17

 (14 4)  (3 276)  (3 276)  routing T_0_17.lc_trk_g0_7 <X> T_0_17.wire_gbuf/in
 (15 4)  (2 276)  (2 276)  Enable bit of Mux _fablink/Mux => lc_trk_g0_7 wire_gbuf/in
 (15 5)  (2 277)  (2 277)  routing T_0_17.lc_trk_g0_7 <X> T_0_17.wire_gbuf/in
 (6 6)  (11 278)  (11 278)  routing T_0_17.span12_horz_15 <X> T_0_17.lc_trk_g0_7
 (7 6)  (10 278)  (10 278)  Enable bit of Mux _local_links/g0_mux_7 => span12_horz_15 lc_trk_g0_7


LogicTile_5_17

 (3 3)  (237 275)  (237 275)  routing T_5_17.sp12_v_b_0 <X> T_5_17.sp12_h_l_23


IO_Tile_0_9



LogicTile_1_9



LogicTile_2_9



LogicTile_3_9



LogicTile_4_9



LogicTile_5_9



LogicTile_6_9



LogicTile_7_9



RAM_Tile_8_9



LogicTile_9_9



LogicTile_10_9



LogicTile_11_9



LogicTile_12_9



LogicTile_13_9



LogicTile_14_9



LogicTile_15_9



LogicTile_16_9



LogicTile_17_9



LogicTile_18_9



LogicTile_19_9



LogicTile_20_9



LogicTile_21_9



LogicTile_22_9



LogicTile_23_9



LogicTile_24_9



RAM_Tile_25_9



LogicTile_26_9



LogicTile_27_9



LogicTile_28_9



LogicTile_29_9



LogicTile_30_9



LogicTile_31_9



LogicTile_32_9



IO_Tile_33_9



IO_Tile_0_8



LogicTile_1_8



LogicTile_2_8



LogicTile_3_8



LogicTile_4_8



LogicTile_5_8



LogicTile_6_8



LogicTile_7_8



RAM_Tile_8_8



LogicTile_9_8



LogicTile_10_8



LogicTile_11_8



LogicTile_12_8



LogicTile_13_8



LogicTile_14_8



LogicTile_15_8



LogicTile_16_8



LogicTile_17_8



LogicTile_18_8



LogicTile_19_8



LogicTile_20_8



LogicTile_21_8



LogicTile_22_8



LogicTile_23_8



LogicTile_24_8

 (7 10)  (1259 138)  (1259 138)  Column buffer control bit: LH_colbuf_cntl_3



RAM_Tile_25_8



LogicTile_26_8



LogicTile_27_8



LogicTile_28_8



LogicTile_29_8



LogicTile_30_8



LogicTile_31_8



LogicTile_32_8



IO_Tile_33_8



LogicTile_24_7

 (27 0)  (1279 112)  (1279 112)  routing T_24_7.lc_trk_g1_6 <X> T_24_7.wire_logic_cluster/lc_0/in_1
 (29 0)  (1281 112)  (1281 112)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (1282 112)  (1282 112)  routing T_24_7.lc_trk_g1_6 <X> T_24_7.wire_logic_cluster/lc_0/in_1
 (32 0)  (1284 112)  (1284 112)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (1286 112)  (1286 112)  routing T_24_7.lc_trk_g1_0 <X> T_24_7.wire_logic_cluster/lc_0/in_3
 (37 0)  (1289 112)  (1289 112)  LC_0 Logic Functioning bit
 (39 0)  (1291 112)  (1291 112)  LC_0 Logic Functioning bit
 (41 0)  (1293 112)  (1293 112)  LC_0 Logic Functioning bit
 (43 0)  (1295 112)  (1295 112)  LC_0 Logic Functioning bit
 (45 0)  (1297 112)  (1297 112)  LC_0 Logic Functioning bit
 (46 0)  (1298 112)  (1298 112)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (26 1)  (1278 113)  (1278 113)  routing T_24_7.lc_trk_g2_2 <X> T_24_7.wire_logic_cluster/lc_0/in_0
 (28 1)  (1280 113)  (1280 113)  routing T_24_7.lc_trk_g2_2 <X> T_24_7.wire_logic_cluster/lc_0/in_0
 (29 1)  (1281 113)  (1281 113)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (1282 113)  (1282 113)  routing T_24_7.lc_trk_g1_6 <X> T_24_7.wire_logic_cluster/lc_0/in_1
 (36 1)  (1288 113)  (1288 113)  LC_0 Logic Functioning bit
 (37 1)  (1289 113)  (1289 113)  LC_0 Logic Functioning bit
 (38 1)  (1290 113)  (1290 113)  LC_0 Logic Functioning bit
 (39 1)  (1291 113)  (1291 113)  LC_0 Logic Functioning bit
 (0 2)  (1252 114)  (1252 114)  routing T_24_7.glb_netwk_3 <X> T_24_7.wire_logic_cluster/lc_7/clk
 (2 2)  (1254 114)  (1254 114)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (1252 115)  (1252 115)  routing T_24_7.glb_netwk_3 <X> T_24_7.wire_logic_cluster/lc_7/clk
 (14 4)  (1266 116)  (1266 116)  routing T_24_7.wire_logic_cluster/lc_0/out <X> T_24_7.lc_trk_g1_0
 (37 4)  (1289 116)  (1289 116)  LC_2 Logic Functioning bit
 (39 4)  (1291 116)  (1291 116)  LC_2 Logic Functioning bit
 (40 4)  (1292 116)  (1292 116)  LC_2 Logic Functioning bit
 (42 4)  (1294 116)  (1294 116)  LC_2 Logic Functioning bit
 (45 4)  (1297 116)  (1297 116)  LC_2 Logic Functioning bit
 (46 4)  (1298 116)  (1298 116)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (17 5)  (1269 117)  (1269 117)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (26 5)  (1278 117)  (1278 117)  routing T_24_7.lc_trk_g2_2 <X> T_24_7.wire_logic_cluster/lc_2/in_0
 (28 5)  (1280 117)  (1280 117)  routing T_24_7.lc_trk_g2_2 <X> T_24_7.wire_logic_cluster/lc_2/in_0
 (29 5)  (1281 117)  (1281 117)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (36 5)  (1288 117)  (1288 117)  LC_2 Logic Functioning bit
 (38 5)  (1290 117)  (1290 117)  LC_2 Logic Functioning bit
 (41 5)  (1293 117)  (1293 117)  LC_2 Logic Functioning bit
 (43 5)  (1295 117)  (1295 117)  LC_2 Logic Functioning bit
 (17 6)  (1269 118)  (1269 118)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1270 118)  (1270 118)  routing T_24_7.wire_logic_cluster/lc_5/out <X> T_24_7.lc_trk_g1_5
 (25 6)  (1277 118)  (1277 118)  routing T_24_7.wire_logic_cluster/lc_6/out <X> T_24_7.lc_trk_g1_6
 (22 7)  (1274 119)  (1274 119)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (25 8)  (1277 120)  (1277 120)  routing T_24_7.wire_logic_cluster/lc_2/out <X> T_24_7.lc_trk_g2_2
 (22 9)  (1274 121)  (1274 121)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 10)  (1278 122)  (1278 122)  routing T_24_7.lc_trk_g1_6 <X> T_24_7.wire_logic_cluster/lc_5/in_0
 (28 10)  (1280 122)  (1280 122)  routing T_24_7.lc_trk_g2_2 <X> T_24_7.wire_logic_cluster/lc_5/in_1
 (29 10)  (1281 122)  (1281 122)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (1283 122)  (1283 122)  routing T_24_7.lc_trk_g1_5 <X> T_24_7.wire_logic_cluster/lc_5/in_3
 (32 10)  (1284 122)  (1284 122)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (1286 122)  (1286 122)  routing T_24_7.lc_trk_g1_5 <X> T_24_7.wire_logic_cluster/lc_5/in_3
 (37 10)  (1289 122)  (1289 122)  LC_5 Logic Functioning bit
 (38 10)  (1290 122)  (1290 122)  LC_5 Logic Functioning bit
 (39 10)  (1291 122)  (1291 122)  LC_5 Logic Functioning bit
 (43 10)  (1295 122)  (1295 122)  LC_5 Logic Functioning bit
 (45 10)  (1297 122)  (1297 122)  LC_5 Logic Functioning bit
 (47 10)  (1299 122)  (1299 122)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (26 11)  (1278 123)  (1278 123)  routing T_24_7.lc_trk_g1_6 <X> T_24_7.wire_logic_cluster/lc_5/in_0
 (27 11)  (1279 123)  (1279 123)  routing T_24_7.lc_trk_g1_6 <X> T_24_7.wire_logic_cluster/lc_5/in_0
 (29 11)  (1281 123)  (1281 123)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (1282 123)  (1282 123)  routing T_24_7.lc_trk_g2_2 <X> T_24_7.wire_logic_cluster/lc_5/in_1
 (32 11)  (1284 123)  (1284 123)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_0 input_2_5
 (34 11)  (1286 123)  (1286 123)  routing T_24_7.lc_trk_g1_0 <X> T_24_7.input_2_5
 (36 11)  (1288 123)  (1288 123)  LC_5 Logic Functioning bit
 (37 11)  (1289 123)  (1289 123)  LC_5 Logic Functioning bit
 (38 11)  (1290 123)  (1290 123)  LC_5 Logic Functioning bit
 (39 11)  (1291 123)  (1291 123)  LC_5 Logic Functioning bit
 (27 12)  (1279 124)  (1279 124)  routing T_24_7.lc_trk_g1_6 <X> T_24_7.wire_logic_cluster/lc_6/in_1
 (29 12)  (1281 124)  (1281 124)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1282 124)  (1282 124)  routing T_24_7.lc_trk_g1_6 <X> T_24_7.wire_logic_cluster/lc_6/in_1
 (45 12)  (1297 124)  (1297 124)  LC_6 Logic Functioning bit
 (26 13)  (1278 125)  (1278 125)  routing T_24_7.lc_trk_g2_2 <X> T_24_7.wire_logic_cluster/lc_6/in_0
 (28 13)  (1280 125)  (1280 125)  routing T_24_7.lc_trk_g2_2 <X> T_24_7.wire_logic_cluster/lc_6/in_0
 (29 13)  (1281 125)  (1281 125)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (1282 125)  (1282 125)  routing T_24_7.lc_trk_g1_6 <X> T_24_7.wire_logic_cluster/lc_6/in_1
 (36 13)  (1288 125)  (1288 125)  LC_6 Logic Functioning bit
 (37 13)  (1289 125)  (1289 125)  LC_6 Logic Functioning bit
 (38 13)  (1290 125)  (1290 125)  LC_6 Logic Functioning bit
 (39 13)  (1291 125)  (1291 125)  LC_6 Logic Functioning bit
 (40 13)  (1292 125)  (1292 125)  LC_6 Logic Functioning bit
 (41 13)  (1293 125)  (1293 125)  LC_6 Logic Functioning bit
 (42 13)  (1294 125)  (1294 125)  LC_6 Logic Functioning bit
 (43 13)  (1295 125)  (1295 125)  LC_6 Logic Functioning bit
 (46 13)  (1298 125)  (1298 125)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1


LogicTile_27_7

 (5 0)  (1407 112)  (1407 112)  routing T_27_7.sp4_h_l_44 <X> T_27_7.sp4_h_r_0
 (4 1)  (1406 113)  (1406 113)  routing T_27_7.sp4_h_l_44 <X> T_27_7.sp4_h_r_0
 (13 4)  (1415 116)  (1415 116)  routing T_27_7.sp4_h_l_40 <X> T_27_7.sp4_v_b_5
 (12 5)  (1414 117)  (1414 117)  routing T_27_7.sp4_h_l_40 <X> T_27_7.sp4_v_b_5
 (8 9)  (1410 121)  (1410 121)  routing T_27_7.sp4_h_l_36 <X> T_27_7.sp4_v_b_7
 (9 9)  (1411 121)  (1411 121)  routing T_27_7.sp4_h_l_36 <X> T_27_7.sp4_v_b_7
 (10 9)  (1412 121)  (1412 121)  routing T_27_7.sp4_h_l_36 <X> T_27_7.sp4_v_b_7


LogicTile_28_7

 (1 3)  (1457 115)  (1457 115)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4


LogicTile_31_7

 (4 0)  (1622 112)  (1622 112)  routing T_31_7.sp4_h_l_37 <X> T_31_7.sp4_v_b_0
 (5 1)  (1623 113)  (1623 113)  routing T_31_7.sp4_h_l_37 <X> T_31_7.sp4_v_b_0
 (8 13)  (1626 125)  (1626 125)  routing T_31_7.sp4_h_l_41 <X> T_31_7.sp4_v_b_10
 (9 13)  (1627 125)  (1627 125)  routing T_31_7.sp4_h_l_41 <X> T_31_7.sp4_v_b_10
 (10 13)  (1628 125)  (1628 125)  routing T_31_7.sp4_h_l_41 <X> T_31_7.sp4_v_b_10


LogicTile_5_5

 (3 6)  (237 86)  (237 86)  routing T_5_5.sp12_h_r_0 <X> T_5_5.sp12_v_t_23
 (3 7)  (237 87)  (237 87)  routing T_5_5.sp12_h_r_0 <X> T_5_5.sp12_v_t_23


LogicTile_17_5

 (3 2)  (877 82)  (877 82)  routing T_17_5.sp12_h_r_0 <X> T_17_5.sp12_h_l_23
 (3 3)  (877 83)  (877 83)  routing T_17_5.sp12_h_r_0 <X> T_17_5.sp12_h_l_23


LogicTile_29_5

 (3 3)  (1513 83)  (1513 83)  routing T_29_5.sp12_v_b_0 <X> T_29_5.sp12_h_l_23


LogicTile_27_3

 (9 1)  (1411 49)  (1411 49)  routing T_27_3.sp4_v_t_40 <X> T_27_3.sp4_v_b_1
 (10 1)  (1412 49)  (1412 49)  routing T_27_3.sp4_v_t_40 <X> T_27_3.sp4_v_b_1
 (9 9)  (1411 57)  (1411 57)  routing T_27_3.sp4_v_t_42 <X> T_27_3.sp4_v_b_7


LogicTile_31_3

 (11 8)  (1629 56)  (1629 56)  routing T_31_3.sp4_v_t_37 <X> T_31_3.sp4_v_b_8
 (13 8)  (1631 56)  (1631 56)  routing T_31_3.sp4_v_t_37 <X> T_31_3.sp4_v_b_8
 (9 13)  (1627 61)  (1627 61)  routing T_31_3.sp4_v_t_47 <X> T_31_3.sp4_v_b_10


IO_Tile_27_0

 (13 1)  (1437 14)  (1437 14)  routing T_27_0.span4_vert_25 <X> T_27_0.span4_horz_r_0
 (13 3)  (1437 13)  (1437 13)  routing T_27_0.span4_vert_31 <X> T_27_0.span4_horz_r_1


IO_Tile_29_0

 (17 2)  (1515 12)  (1515 12)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (1515 13)  (1515 13)  IOB_0 IO Functioning bit
 (2 6)  (1536 8)  (1536 8)  IO control bit: IODOWN_REN_0

 (3 9)  (1537 6)  (1537 6)  IO control bit: IODOWN_IE_0



IO_Tile_30_0

 (16 0)  (1568 15)  (1568 15)  IOB_0 IO Functioning bit
 (3 1)  (1591 14)  (1591 14)  IO control bit: IODOWN_REN_1

 (17 3)  (1569 13)  (1569 13)  IOB_0 IO Functioning bit
 (12 4)  (1598 11)  (1598 11)  routing T_30_0.lc_trk_g1_5 <X> T_30_0.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1599 11)  (1599 11)  routing T_30_0.lc_trk_g1_5 <X> T_30_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1568 11)  (1568 11)  IOB_0 IO Functioning bit
 (13 5)  (1599 10)  (1599 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1590 8)  (1590 8)  IO control bit: IODOWN_REN_0

 (12 10)  (1598 4)  (1598 4)  routing T_30_0.lc_trk_g1_4 <X> T_30_0.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1599 4)  (1599 4)  routing T_30_0.lc_trk_g1_4 <X> T_30_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1568 4)  (1568 4)  IOB_1 IO Functioning bit
 (13 11)  (1599 5)  (1599 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (1580 3)  (1580 3)  routing T_30_0.span4_horz_r_12 <X> T_30_0.lc_trk_g1_4
 (5 12)  (1581 3)  (1581 3)  routing T_30_0.span4_horz_r_13 <X> T_30_0.lc_trk_g1_5
 (7 12)  (1583 3)  (1583 3)  Enable bit of Mux _local_links/g1_mux_5 => span4_horz_r_13 lc_trk_g1_5
 (8 12)  (1584 3)  (1584 3)  routing T_30_0.span4_horz_r_13 <X> T_30_0.lc_trk_g1_5
 (5 13)  (1581 2)  (1581 2)  routing T_30_0.span4_horz_r_12 <X> T_30_0.lc_trk_g1_4
 (7 13)  (1583 2)  (1583 2)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_12 lc_trk_g1_4
 (17 13)  (1569 2)  (1569 2)  IOB_1 IO Functioning bit
 (16 14)  (1568 0)  (1568 0)  IOB_1 IO Functioning bit


IO_Tile_31_0

 (16 0)  (1622 15)  (1622 15)  IOB_0 IO Functioning bit
 (3 1)  (1645 14)  (1645 14)  IO control bit: BIODOWN_REN_1

 (4 2)  (1634 12)  (1634 12)  routing T_31_0.span4_vert_34 <X> T_31_0.lc_trk_g0_2
 (5 3)  (1635 13)  (1635 13)  routing T_31_0.span4_vert_34 <X> T_31_0.lc_trk_g0_2
 (6 3)  (1636 13)  (1636 13)  routing T_31_0.span4_vert_34 <X> T_31_0.lc_trk_g0_2
 (7 3)  (1637 13)  (1637 13)  Enable bit of Mux _local_links/g0_mux_2 => span4_vert_34 lc_trk_g0_2
 (17 3)  (1623 13)  (1623 13)  IOB_0 IO Functioning bit
 (16 4)  (1622 11)  (1622 11)  IOB_0 IO Functioning bit
 (12 5)  (1652 10)  (1652 10)  routing T_31_0.lc_trk_g0_2 <X> T_31_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1653 10)  (1653 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1644 8)  (1644 8)  IO control bit: BIODOWN_REN_0

 (4 8)  (1634 7)  (1634 7)  routing T_31_0.span4_vert_32 <X> T_31_0.lc_trk_g1_0
 (5 9)  (1635 6)  (1635 6)  routing T_31_0.span4_vert_32 <X> T_31_0.lc_trk_g1_0
 (6 9)  (1636 6)  (1636 6)  routing T_31_0.span4_vert_32 <X> T_31_0.lc_trk_g1_0
 (7 9)  (1637 6)  (1637 6)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_32 lc_trk_g1_0
 (12 10)  (1652 4)  (1652 4)  routing T_31_0.lc_trk_g1_0 <X> T_31_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1622 4)  (1622 4)  IOB_1 IO Functioning bit
 (13 11)  (1653 5)  (1653 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1623 2)  (1623 2)  IOB_1 IO Functioning bit
 (16 14)  (1622 0)  (1622 0)  IOB_1 IO Functioning bit

