It is recommend to run the simulation using 
    make SIM=verilator

Verilator is more strict on code and sometimes it will catch things that synthesis tools would make assumptions on or optimize.