# system info lphy_ss_top_ifft_blocktostream_DUT_0 on 2025.10.16.14:42:53
system_info:
name,value
DEVICE,AGFB027R24C2E2VR2
DEVICE_FAMILY,Agilex 7
GENERATION_ID,0
#
#
# Files generated for lphy_ss_top_ifft_blocktostream_DUT_0 on 2025.10.16.14:42:53
files:
filepath,kind,attributes,module,is_top
sim/lphy_ss_top_ifft_blocktostream_DUT_0.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,lphy_ss_top_ifft_blocktostream_DUT_0,true
ifft_blocktostream_DUT_10/sim/dspba_library_ver.sv,SYSTEM_VERILOG,,ifft_blocktostream_DUT,false
ifft_blocktostream_DUT_10/sim/ifft_blocktostream_DUT_safe_path_flat_ver.sv,SYSTEM_VERILOG,,ifft_blocktostream_DUT,false
ifft_blocktostream_DUT_10/sim/ifft_blocktostream_DUT_safe_path_flat.vhd,VHDL,,ifft_blocktostream_DUT,false
ifft_blocktostream_DUT_10/sim/ifft_blocktostream_DUT.sv,SYSTEM_VERILOG,,ifft_blocktostream_DUT,false
ifft_blocktostream_DUT_10/sim/busFabric_ifft_blocktostream_DUT_2ouiy5b06j6e6s6h6u0qu5xajz.sv,SYSTEM_VERILOG,,ifft_blocktostream_DUT,false
ifft_blocktostream_DUT_10/sim/busFabric_ifft_blocktostream_DUT_2ouiy5b06j6e6s6h6u0qu5xajz_ifft_blocktostream_D0000e_100MHz_mem_x_part0.hex,HEX,,ifft_blocktostream_DUT,false
ifft_blocktostream_DUT_10/sim/busFabric_ifft_blocktostream_DUT_2ouiy5b06j6e6s6h6u0qu5xajz_ifft_blocktostream_D0000e_100MHz_mem_x_part1.hex,HEX,,ifft_blocktostream_DUT,false
ifft_blocktostream_DUT_10/sim/busFabric_ifft_blocktostream_DUT_2ouiy5b06j6e6s6h6u0qu5xajz_ifft_blocktostream_D0000le_60MHz_mem_x_part0.hex,HEX,,ifft_blocktostream_DUT,false
ifft_blocktostream_DUT_10/sim/busFabric_ifft_blocktostream_DUT_2ouiy5b06j6e6s6h6u0qu5xajz_ifft_blocktostream_D0000le_60MHz_mem_x_part1.hex,HEX,,ifft_blocktostream_DUT,false
ifft_blocktostream_DUT_10/sim/busFabric_ifft_blocktostream_DUT_2ouiy5b06j6e6s6h6u0qu5xajz_ifft_blocktostream_D0000100MHz_mem_x_a_part0.hex,HEX,,ifft_blocktostream_DUT,false
ifft_blocktostream_DUT_10/sim/busFabric_ifft_blocktostream_DUT_2ouiy5b06j6e6s6h6u0qu5xajz_ifft_blocktostream_D0000100MHz_mem_x_a_part1.hex,HEX,,ifft_blocktostream_DUT,false
ifft_blocktostream_DUT_10/sim/busFabric_ifft_blocktostream_DUT_2ouiy5b06j6e6s6h6u0qu5xajz_ifft_blocktostream_D0000_60MHz_mem_x_a_part0.hex,HEX,,ifft_blocktostream_DUT,false
ifft_blocktostream_DUT_10/sim/busFabric_ifft_blocktostream_DUT_2ouiy5b06j6e6s6h6u0qu5xajz_ifft_blocktostream_D0000_60MHz_mem_x_a_part1.hex,HEX,,ifft_blocktostream_DUT,false
ifft_blocktostream_DUT_10/sim/ifft_blocktostream_DUT_low_phy_dl.sv,SYSTEM_VERILOG,,ifft_blocktostream_DUT,false
ifft_blocktostream_DUT_10/sim/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite.sv,SYSTEM_VERILOG,,ifft_blocktostream_DUT,false
ifft_blocktostream_DUT_10/sim/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_ComplexMixer.sv,SYSTEM_VERILOG,,ifft_blocktostream_DUT,false
ifft_blocktostream_DUT_10/sim/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_ComplexMixer_ComplexMixer.sv,SYSTEM_VERILOG,,ifft_blocktostream_DUT,false
ifft_blocktostream_DUT_10/sim/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_ComplexMixer_Scalei.sv,SYSTEM_VERILOG,,ifft_blocktostream_DUT,false
ifft_blocktostream_DUT_10/sim/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_ComplexMixer_Scaleq.sv,SYSTEM_VERILOG,,ifft_blocktostream_DUT,false
ifft_blocktostream_DUT_10/sim/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_PhasorGenerate.sv,SYSTEM_VERILOG,,ifft_blocktostream_DUT,false
ifft_blocktostream_DUT_10/sim/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_SOP_EOP_gen.sv,SYSTEM_VERILOG,,ifft_blocktostream_DUT,false
ifft_blocktostream_DUT_10/sim/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_SOP_EOP_gen_Rising_edge_Finite_State_Machine.sv,SYSTEM_VERILOG,,ifft_blocktostream_DUT,false
ifft_blocktostream_DUT_10/sim/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_SOP_EOP_gen_falling_edge_Finite_State_Machine.sv,SYSTEM_VERILOG,,ifft_blocktostream_DUT,false
ifft_blocktostream_DUT_10/sim/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S.sv,SYSTEM_VERILOG,,ifft_blocktostream_DUT,false
ifft_blocktostream_DUT_10/sim/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S.sv,SYSTEM_VERILOG,,ifft_blocktostream_DUT,false
ifft_blocktostream_DUT_10/sim/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst.sv,SYSTEM_VERILOG,,ifft_blocktostream_DUT,false
ifft_blocktostream_DUT_10/sim/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT.sv,SYSTEM_VERILOG,,ifft_blocktostream_DUT,false
ifft_blocktostream_DUT_10/sim/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch.sv,SYSTEM_VERILOG,,ifft_blocktostream_DUT,false
ifft_blocktostream_DUT_10/sim/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT.sv,SYSTEM_VERILOG,,ifft_blocktostream_DUT,false
ifft_blocktostream_DUT_10/sim/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap.sv,SYSTEM_VERILOG,,ifft_blocktostream_DUT,false
ifft_blocktostream_DUT_10/sim/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_Risin0000Finite_State_Machine.sv,SYSTEM_VERILOG,,ifft_blocktostream_DUT,false
ifft_blocktostream_DUT_10/sim/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_Risin0001Finite_State_Machine.sv,SYSTEM_VERILOG,,ifft_blocktostream_DUT,false
ifft_blocktostream_DUT_10/sim/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_Risin0002Finite_State_Machine.sv,SYSTEM_VERILOG,,ifft_blocktostream_DUT,false
ifft_blocktostream_DUT_10/sim/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_falli0000Finite_State_Machine.sv,SYSTEM_VERILOG,,ifft_blocktostream_DUT,false
ifft_blocktostream_DUT_10/sim/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_falli0001Finite_State_Machine.sv,SYSTEM_VERILOG,,ifft_blocktostream_DUT,false
ifft_blocktostream_DUT_10/sim/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_TXGainComp.sv,SYSTEM_VERILOG,,ifft_blocktostream_DUT,false
ifft_blocktostream_DUT_10/sim/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT.sv,SYSTEM_VERILOG,,ifft_blocktostream_DUT,false
ifft_blocktostream_DUT_10/sim/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_ifft_blocktostream_DU0000OptimizedDualMem_x_a.hex,HEX,,ifft_blocktostream_DUT,false
ifft_blocktostream_DUT_10/sim/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_ifft_blocktostream_DU0000OptimizedDualMem_x_b.hex,HEX,,ifft_blocktostream_DUT,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
lphy_ss_top_ifft_blocktostream_DUT_0.ifft_blocktostream_DUT_0,ifft_blocktostream_DUT
