// Seed: 426958611
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
endmodule
module module_1 #(
    parameter id_2 = 32'd82
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout uwire id_7;
  inout wire id_6;
  output logic [7:0] id_5;
  output wire id_4;
  output wire id_3;
  input wire _id_2;
  inout wire id_1;
  module_0 modCall_1 (
      id_6,
      id_1,
      id_4,
      id_7,
      id_1
  );
  assign id_7 = id_1 - 1;
  assign id_5#(1) [id_2] = -1;
endmodule
