// Seed: 2719037148
module module_0 ();
  logic [1 : -1] id_1 = -1;
  assign module_2.id_2 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd39,
    parameter id_1 = 32'd90
) (
    input tri0 _id_0,
    input tri _id_1,
    output supply0 id_2
);
  logic [7:0][-1 : id_0] id_4;
  nor primCall (id_2, id_4, id_5);
  assign id_4[id_1 : 1] = 1;
  wire id_5;
  ;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    input  tri  id_0,
    output wand id_1,
    input  tri1 id_2
);
  wire  id_4;
  logic id_5;
  assign id_1 = id_2;
  module_0 modCall_1 ();
endmodule
