Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Nov  3 22:29:40 2022
| Host         : Muhammads running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file XADCdemo_timing_summary_routed.rpt -pb XADCdemo_timing_summary_routed.pb -rpx XADCdemo_timing_summary_routed.rpx -warn_on_violation
| Design       : XADCdemo
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (3)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3)
5. checking no_input_delay (0)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3)
------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: segment1/XLXI_47/clk_div_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3)
------------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.968      -62.765                     14                  221        0.263        0.000                      0                  221        4.500        0.000                       0                   132  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -4.968      -62.765                     14                  221        0.263        0.000                      0                  221        4.500        0.000                       0                   132  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           14  Failing Endpoints,  Worst Slack       -4.968ns,  Total Violation      -62.765ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.968ns  (required time - arrival time)
  Source:                 XLXI_7/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dig4_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.937ns  (logic 6.110ns (40.904%)  route 8.827ns (59.096%))
  Logic Levels:           11  (DSP48E1=1 LUT6=10)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.534     5.055    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[12])
                                                      1.214     6.269 r  XLXI_7/U0/DO[12]
                         net (fo=6, routed)           1.082     7.350    data[12]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[8]_P[27])
                                                      3.656    11.006 r  dig35/P[27]
                         net (fo=9, routed)           1.253    12.260    dig35_n_78
    SLICE_X13Y77         LUT6 (Prop_lut6_I2_O)        0.124    12.384 r  dig5[3]_i_15/O
                         net (fo=10, routed)          0.466    12.850    dig5[3]_i_15_n_0
    SLICE_X13Y77         LUT6 (Prop_lut6_I0_O)        0.124    12.974 r  dig3[3]_i_51/O
                         net (fo=13, routed)          0.665    13.639    dig3[3]_i_51_n_0
    SLICE_X12Y76         LUT6 (Prop_lut6_I0_O)        0.124    13.763 r  dig3[3]_i_43/O
                         net (fo=13, routed)          0.848    14.611    dig3[3]_i_43_n_0
    SLICE_X10Y76         LUT6 (Prop_lut6_I0_O)        0.124    14.735 r  dig3[3]_i_35/O
                         net (fo=9, routed)           0.860    15.595    dig3[3]_i_35_n_0
    SLICE_X11Y77         LUT6 (Prop_lut6_I5_O)        0.124    15.719 r  dig3[3]_i_30/O
                         net (fo=8, routed)           0.647    16.366    dig3[3]_i_30_n_0
    SLICE_X10Y78         LUT6 (Prop_lut6_I5_O)        0.124    16.490 r  dig3[3]_i_27/O
                         net (fo=9, routed)           0.848    17.337    dig3[3]_i_27_n_0
    SLICE_X10Y79         LUT6 (Prop_lut6_I3_O)        0.124    17.461 r  dig3[3]_i_14_comp/O
                         net (fo=10, routed)          0.553    18.015    dig3[3]_i_14_n_0
    SLICE_X11Y79         LUT6 (Prop_lut6_I5_O)        0.124    18.139 r  dig3[3]_i_13/O
                         net (fo=10, routed)          0.699    18.838    dig3[3]_i_13_n_0
    SLICE_X11Y79         LUT6 (Prop_lut6_I4_O)        0.124    18.962 r  dig3[3]_i_11/O
                         net (fo=8, routed)           0.906    19.868    dig3[3]_i_11_n_0
    SLICE_X9Y80          LUT6 (Prop_lut6_I3_O)        0.124    19.992 r  dig4[3]_i_1/O
                         net (fo=1, routed)           0.000    19.992    dig4[3]_i_1_n_0
    SLICE_X9Y80          FDRE                                         r  dig4_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.429    14.770    CLK100MHZ_IBUF_BUFG
    SLICE_X9Y80          FDRE                                         r  dig4_reg[3]/C
                         clock pessimism              0.258    15.028    
                         clock uncertainty           -0.035    14.993    
    SLICE_X9Y80          FDRE (Setup_fdre_C_D)        0.032    15.025    dig4_reg[3]
  -------------------------------------------------------------------
                         required time                         15.025    
                         arrival time                         -19.992    
  -------------------------------------------------------------------
                         slack                                 -4.968    

Slack (VIOLATED) :        -4.697ns  (required time - arrival time)
  Source:                 XLXI_7/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dig5_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.665ns  (logic 6.110ns (41.664%)  route 8.555ns (58.336%))
  Logic Levels:           11  (DSP48E1=1 LUT6=10)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.534     5.055    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[12])
                                                      1.214     6.269 r  XLXI_7/U0/DO[12]
                         net (fo=6, routed)           1.082     7.350    data[12]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[8]_P[27])
                                                      3.656    11.006 r  dig35/P[27]
                         net (fo=9, routed)           1.253    12.260    dig35_n_78
    SLICE_X13Y77         LUT6 (Prop_lut6_I2_O)        0.124    12.384 r  dig5[3]_i_15/O
                         net (fo=10, routed)          0.466    12.850    dig5[3]_i_15_n_0
    SLICE_X13Y77         LUT6 (Prop_lut6_I0_O)        0.124    12.974 r  dig3[3]_i_51/O
                         net (fo=13, routed)          0.665    13.639    dig3[3]_i_51_n_0
    SLICE_X12Y76         LUT6 (Prop_lut6_I0_O)        0.124    13.763 r  dig3[3]_i_43/O
                         net (fo=13, routed)          0.848    14.611    dig3[3]_i_43_n_0
    SLICE_X10Y76         LUT6 (Prop_lut6_I0_O)        0.124    14.735 r  dig3[3]_i_35/O
                         net (fo=9, routed)           0.860    15.595    dig3[3]_i_35_n_0
    SLICE_X11Y77         LUT6 (Prop_lut6_I5_O)        0.124    15.719 r  dig3[3]_i_30/O
                         net (fo=8, routed)           0.647    16.366    dig3[3]_i_30_n_0
    SLICE_X10Y78         LUT6 (Prop_lut6_I5_O)        0.124    16.490 r  dig3[3]_i_27/O
                         net (fo=9, routed)           0.848    17.337    dig3[3]_i_27_n_0
    SLICE_X10Y79         LUT6 (Prop_lut6_I3_O)        0.124    17.461 r  dig3[3]_i_14_comp/O
                         net (fo=10, routed)          0.553    18.015    dig3[3]_i_14_n_0
    SLICE_X11Y79         LUT6 (Prop_lut6_I5_O)        0.124    18.139 r  dig3[3]_i_13/O
                         net (fo=10, routed)          0.699    18.838    dig3[3]_i_13_n_0
    SLICE_X11Y79         LUT6 (Prop_lut6_I4_O)        0.124    18.962 r  dig3[3]_i_11/O
                         net (fo=8, routed)           0.634    19.596    dig3[3]_i_11_n_0
    SLICE_X11Y80         LUT6 (Prop_lut6_I4_O)        0.124    19.720 r  dig5[0]_i_1/O
                         net (fo=1, routed)           0.000    19.720    dig5[0]_i_1_n_0
    SLICE_X11Y80         FDRE                                         r  dig5_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.430    14.771    CLK100MHZ_IBUF_BUFG
    SLICE_X11Y80         FDRE                                         r  dig5_reg[0]/C
                         clock pessimism              0.258    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X11Y80         FDRE (Setup_fdre_C_D)        0.029    15.023    dig5_reg[0]
  -------------------------------------------------------------------
                         required time                         15.023    
                         arrival time                         -19.720    
  -------------------------------------------------------------------
                         slack                                 -4.697    

Slack (VIOLATED) :        -4.636ns  (required time - arrival time)
  Source:                 XLXI_7/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dig4_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.651ns  (logic 6.110ns (41.704%)  route 8.541ns (58.296%))
  Logic Levels:           11  (DSP48E1=1 LUT6=10)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.534     5.055    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[12])
                                                      1.214     6.269 r  XLXI_7/U0/DO[12]
                         net (fo=6, routed)           1.082     7.350    data[12]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[8]_P[27])
                                                      3.656    11.006 r  dig35/P[27]
                         net (fo=9, routed)           1.253    12.260    dig35_n_78
    SLICE_X13Y77         LUT6 (Prop_lut6_I2_O)        0.124    12.384 r  dig5[3]_i_15/O
                         net (fo=10, routed)          0.466    12.850    dig5[3]_i_15_n_0
    SLICE_X13Y77         LUT6 (Prop_lut6_I0_O)        0.124    12.974 r  dig3[3]_i_51/O
                         net (fo=13, routed)          0.665    13.639    dig3[3]_i_51_n_0
    SLICE_X12Y76         LUT6 (Prop_lut6_I0_O)        0.124    13.763 r  dig3[3]_i_43/O
                         net (fo=13, routed)          0.848    14.611    dig3[3]_i_43_n_0
    SLICE_X10Y76         LUT6 (Prop_lut6_I0_O)        0.124    14.735 r  dig3[3]_i_35/O
                         net (fo=9, routed)           0.860    15.595    dig3[3]_i_35_n_0
    SLICE_X11Y77         LUT6 (Prop_lut6_I5_O)        0.124    15.719 r  dig3[3]_i_30/O
                         net (fo=8, routed)           0.647    16.366    dig3[3]_i_30_n_0
    SLICE_X10Y78         LUT6 (Prop_lut6_I5_O)        0.124    16.490 r  dig3[3]_i_27/O
                         net (fo=9, routed)           0.848    17.337    dig3[3]_i_27_n_0
    SLICE_X10Y79         LUT6 (Prop_lut6_I3_O)        0.124    17.461 r  dig3[3]_i_14_comp/O
                         net (fo=10, routed)          0.553    18.015    dig3[3]_i_14_n_0
    SLICE_X11Y79         LUT6 (Prop_lut6_I5_O)        0.124    18.139 r  dig3[3]_i_13/O
                         net (fo=10, routed)          0.699    18.838    dig3[3]_i_13_n_0
    SLICE_X11Y79         LUT6 (Prop_lut6_I4_O)        0.124    18.962 r  dig3[3]_i_11/O
                         net (fo=8, routed)           0.620    19.582    dig3[3]_i_11_n_0
    SLICE_X8Y80          LUT6 (Prop_lut6_I5_O)        0.124    19.706 r  dig4[1]_i_1/O
                         net (fo=1, routed)           0.000    19.706    dig4[1]_i_1_n_0
    SLICE_X8Y80          FDRE                                         r  dig4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.429    14.770    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y80          FDRE                                         r  dig4_reg[1]/C
                         clock pessimism              0.258    15.028    
                         clock uncertainty           -0.035    14.993    
    SLICE_X8Y80          FDRE (Setup_fdre_C_D)        0.077    15.070    dig4_reg[1]
  -------------------------------------------------------------------
                         required time                         15.070    
                         arrival time                         -19.706    
  -------------------------------------------------------------------
                         slack                                 -4.636    

Slack (VIOLATED) :        -4.633ns  (required time - arrival time)
  Source:                 XLXI_7/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dig3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.652ns  (logic 6.110ns (41.702%)  route 8.542ns (58.298%))
  Logic Levels:           11  (DSP48E1=1 LUT6=10)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.534     5.055    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[12])
                                                      1.214     6.269 r  XLXI_7/U0/DO[12]
                         net (fo=6, routed)           1.082     7.350    data[12]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[8]_P[27])
                                                      3.656    11.006 r  dig35/P[27]
                         net (fo=9, routed)           1.253    12.260    dig35_n_78
    SLICE_X13Y77         LUT6 (Prop_lut6_I2_O)        0.124    12.384 r  dig5[3]_i_15/O
                         net (fo=10, routed)          0.466    12.850    dig5[3]_i_15_n_0
    SLICE_X13Y77         LUT6 (Prop_lut6_I0_O)        0.124    12.974 r  dig3[3]_i_51/O
                         net (fo=13, routed)          0.665    13.639    dig3[3]_i_51_n_0
    SLICE_X12Y76         LUT6 (Prop_lut6_I0_O)        0.124    13.763 r  dig3[3]_i_43/O
                         net (fo=13, routed)          0.848    14.611    dig3[3]_i_43_n_0
    SLICE_X10Y76         LUT6 (Prop_lut6_I0_O)        0.124    14.735 r  dig3[3]_i_35/O
                         net (fo=9, routed)           0.860    15.595    dig3[3]_i_35_n_0
    SLICE_X11Y77         LUT6 (Prop_lut6_I5_O)        0.124    15.719 r  dig3[3]_i_30/O
                         net (fo=8, routed)           0.647    16.366    dig3[3]_i_30_n_0
    SLICE_X10Y78         LUT6 (Prop_lut6_I5_O)        0.124    16.490 r  dig3[3]_i_27/O
                         net (fo=9, routed)           0.848    17.337    dig3[3]_i_27_n_0
    SLICE_X10Y79         LUT6 (Prop_lut6_I3_O)        0.124    17.461 r  dig3[3]_i_14_comp/O
                         net (fo=10, routed)          0.499    17.960    dig3[3]_i_14_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I4_O)        0.124    18.084 r  dig3[3]_i_12/O
                         net (fo=7, routed)           0.658    18.742    dig3[3]_i_12_n_0
    SLICE_X11Y79         LUT6 (Prop_lut6_I4_O)        0.124    18.866 r  dig3[3]_i_10/O
                         net (fo=5, routed)           0.716    19.582    dig3[3]_i_10_n_0
    SLICE_X8Y80          LUT6 (Prop_lut6_I5_O)        0.124    19.706 r  dig3[1]_i_1/O
                         net (fo=1, routed)           0.000    19.706    p_1_in[1]
    SLICE_X8Y80          FDRE                                         r  dig3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.429    14.770    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y80          FDRE                                         r  dig3_reg[1]/C
                         clock pessimism              0.258    15.028    
                         clock uncertainty           -0.035    14.993    
    SLICE_X8Y80          FDRE (Setup_fdre_C_D)        0.081    15.074    dig3_reg[1]
  -------------------------------------------------------------------
                         required time                         15.074    
                         arrival time                         -19.706    
  -------------------------------------------------------------------
                         slack                                 -4.633    

Slack (VIOLATED) :        -4.616ns  (required time - arrival time)
  Source:                 XLXI_7/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dig3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.582ns  (logic 6.110ns (41.900%)  route 8.472ns (58.100%))
  Logic Levels:           11  (DSP48E1=1 LUT6=10)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.534     5.055    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[12])
                                                      1.214     6.269 r  XLXI_7/U0/DO[12]
                         net (fo=6, routed)           1.082     7.350    data[12]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[8]_P[27])
                                                      3.656    11.006 r  dig35/P[27]
                         net (fo=9, routed)           1.253    12.260    dig35_n_78
    SLICE_X13Y77         LUT6 (Prop_lut6_I2_O)        0.124    12.384 r  dig5[3]_i_15/O
                         net (fo=10, routed)          0.466    12.850    dig5[3]_i_15_n_0
    SLICE_X13Y77         LUT6 (Prop_lut6_I0_O)        0.124    12.974 r  dig3[3]_i_51/O
                         net (fo=13, routed)          0.665    13.639    dig3[3]_i_51_n_0
    SLICE_X12Y76         LUT6 (Prop_lut6_I0_O)        0.124    13.763 r  dig3[3]_i_43/O
                         net (fo=13, routed)          0.848    14.611    dig3[3]_i_43_n_0
    SLICE_X10Y76         LUT6 (Prop_lut6_I0_O)        0.124    14.735 r  dig3[3]_i_35/O
                         net (fo=9, routed)           0.860    15.595    dig3[3]_i_35_n_0
    SLICE_X11Y77         LUT6 (Prop_lut6_I5_O)        0.124    15.719 r  dig3[3]_i_30/O
                         net (fo=8, routed)           0.647    16.366    dig3[3]_i_30_n_0
    SLICE_X10Y78         LUT6 (Prop_lut6_I5_O)        0.124    16.490 r  dig3[3]_i_27/O
                         net (fo=9, routed)           0.848    17.337    dig3[3]_i_27_n_0
    SLICE_X10Y79         LUT6 (Prop_lut6_I3_O)        0.124    17.461 r  dig3[3]_i_14_comp/O
                         net (fo=10, routed)          0.553    18.015    dig3[3]_i_14_n_0
    SLICE_X11Y79         LUT6 (Prop_lut6_I5_O)        0.124    18.139 r  dig3[3]_i_13/O
                         net (fo=10, routed)          0.699    18.838    dig3[3]_i_13_n_0
    SLICE_X11Y79         LUT6 (Prop_lut6_I4_O)        0.124    18.962 r  dig3[3]_i_11/O
                         net (fo=8, routed)           0.552    19.513    dig3[3]_i_11_n_0
    SLICE_X9Y79          LUT6 (Prop_lut6_I2_O)        0.124    19.637 r  dig3[3]_i_3/O
                         net (fo=1, routed)           0.000    19.637    p_1_in[3]
    SLICE_X9Y79          FDRE                                         r  dig3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.429    14.770    CLK100MHZ_IBUF_BUFG
    SLICE_X9Y79          FDRE                                         r  dig3_reg[3]/C
                         clock pessimism              0.258    15.028    
                         clock uncertainty           -0.035    14.993    
    SLICE_X9Y79          FDRE (Setup_fdre_C_D)        0.029    15.022    dig3_reg[3]
  -------------------------------------------------------------------
                         required time                         15.022    
                         arrival time                         -19.637    
  -------------------------------------------------------------------
                         slack                                 -4.616    

Slack (VIOLATED) :        -4.595ns  (required time - arrival time)
  Source:                 XLXI_7/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dig3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.564ns  (logic 6.110ns (41.954%)  route 8.454ns (58.046%))
  Logic Levels:           11  (DSP48E1=1 LUT6=10)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.534     5.055    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[12])
                                                      1.214     6.269 r  XLXI_7/U0/DO[12]
                         net (fo=6, routed)           1.082     7.350    data[12]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[8]_P[27])
                                                      3.656    11.006 r  dig35/P[27]
                         net (fo=9, routed)           1.253    12.260    dig35_n_78
    SLICE_X13Y77         LUT6 (Prop_lut6_I2_O)        0.124    12.384 r  dig5[3]_i_15/O
                         net (fo=10, routed)          0.466    12.850    dig5[3]_i_15_n_0
    SLICE_X13Y77         LUT6 (Prop_lut6_I0_O)        0.124    12.974 r  dig3[3]_i_51/O
                         net (fo=13, routed)          0.665    13.639    dig3[3]_i_51_n_0
    SLICE_X12Y76         LUT6 (Prop_lut6_I0_O)        0.124    13.763 r  dig3[3]_i_43/O
                         net (fo=13, routed)          0.848    14.611    dig3[3]_i_43_n_0
    SLICE_X10Y76         LUT6 (Prop_lut6_I0_O)        0.124    14.735 r  dig3[3]_i_35/O
                         net (fo=9, routed)           0.860    15.595    dig3[3]_i_35_n_0
    SLICE_X11Y77         LUT6 (Prop_lut6_I5_O)        0.124    15.719 r  dig3[3]_i_30/O
                         net (fo=8, routed)           0.647    16.366    dig3[3]_i_30_n_0
    SLICE_X10Y78         LUT6 (Prop_lut6_I5_O)        0.124    16.490 r  dig3[3]_i_27/O
                         net (fo=9, routed)           0.848    17.337    dig3[3]_i_27_n_0
    SLICE_X10Y79         LUT6 (Prop_lut6_I3_O)        0.124    17.461 r  dig3[3]_i_14_comp/O
                         net (fo=10, routed)          0.499    17.960    dig3[3]_i_14_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I4_O)        0.124    18.084 r  dig3[3]_i_12/O
                         net (fo=7, routed)           0.658    18.742    dig3[3]_i_12_n_0
    SLICE_X11Y79         LUT6 (Prop_lut6_I4_O)        0.124    18.866 r  dig3[3]_i_10/O
                         net (fo=5, routed)           0.628    19.494    dig3[3]_i_10_n_0
    SLICE_X9Y80          LUT6 (Prop_lut6_I5_O)        0.124    19.618 r  dig3[0]_i_1/O
                         net (fo=1, routed)           0.000    19.618    p_1_in[0]
    SLICE_X9Y80          FDRE                                         r  dig3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.429    14.770    CLK100MHZ_IBUF_BUFG
    SLICE_X9Y80          FDRE                                         r  dig3_reg[0]/C
                         clock pessimism              0.258    15.028    
                         clock uncertainty           -0.035    14.993    
    SLICE_X9Y80          FDRE (Setup_fdre_C_D)        0.031    15.024    dig3_reg[0]
  -------------------------------------------------------------------
                         required time                         15.024    
                         arrival time                         -19.618    
  -------------------------------------------------------------------
                         slack                                 -4.595    

Slack (VIOLATED) :        -4.508ns  (required time - arrival time)
  Source:                 XLXI_7/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dig4_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.528ns  (logic 6.110ns (42.057%)  route 8.418ns (57.943%))
  Logic Levels:           11  (DSP48E1=1 LUT6=10)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.534     5.055    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[12])
                                                      1.214     6.269 r  XLXI_7/U0/DO[12]
                         net (fo=6, routed)           1.082     7.350    data[12]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[8]_P[27])
                                                      3.656    11.006 r  dig35/P[27]
                         net (fo=9, routed)           1.253    12.260    dig35_n_78
    SLICE_X13Y77         LUT6 (Prop_lut6_I2_O)        0.124    12.384 r  dig5[3]_i_15/O
                         net (fo=10, routed)          0.466    12.850    dig5[3]_i_15_n_0
    SLICE_X13Y77         LUT6 (Prop_lut6_I0_O)        0.124    12.974 r  dig3[3]_i_51/O
                         net (fo=13, routed)          0.665    13.639    dig3[3]_i_51_n_0
    SLICE_X12Y76         LUT6 (Prop_lut6_I0_O)        0.124    13.763 r  dig3[3]_i_43/O
                         net (fo=13, routed)          0.848    14.611    dig3[3]_i_43_n_0
    SLICE_X10Y76         LUT6 (Prop_lut6_I0_O)        0.124    14.735 r  dig3[3]_i_35/O
                         net (fo=9, routed)           0.860    15.595    dig3[3]_i_35_n_0
    SLICE_X11Y77         LUT6 (Prop_lut6_I5_O)        0.124    15.719 r  dig3[3]_i_30/O
                         net (fo=8, routed)           0.647    16.366    dig3[3]_i_30_n_0
    SLICE_X10Y78         LUT6 (Prop_lut6_I5_O)        0.124    16.490 r  dig3[3]_i_27/O
                         net (fo=9, routed)           0.848    17.337    dig3[3]_i_27_n_0
    SLICE_X10Y79         LUT6 (Prop_lut6_I3_O)        0.124    17.461 r  dig3[3]_i_14_comp/O
                         net (fo=10, routed)          0.553    18.015    dig3[3]_i_14_n_0
    SLICE_X11Y79         LUT6 (Prop_lut6_I5_O)        0.124    18.139 r  dig3[3]_i_13/O
                         net (fo=10, routed)          0.699    18.838    dig3[3]_i_13_n_0
    SLICE_X11Y79         LUT6 (Prop_lut6_I4_O)        0.124    18.962 r  dig3[3]_i_11/O
                         net (fo=8, routed)           0.497    19.459    dig3[3]_i_11_n_0
    SLICE_X10Y79         LUT6 (Prop_lut6_I4_O)        0.124    19.583 r  dig4[0]_i_1/O
                         net (fo=1, routed)           0.000    19.583    dig4[0]_i_1_n_0
    SLICE_X10Y79         FDRE                                         r  dig4_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.430    14.771    CLK100MHZ_IBUF_BUFG
    SLICE_X10Y79         FDRE                                         r  dig4_reg[0]/C
                         clock pessimism              0.258    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X10Y79         FDRE (Setup_fdre_C_D)        0.081    15.075    dig4_reg[0]
  -------------------------------------------------------------------
                         required time                         15.075    
                         arrival time                         -19.583    
  -------------------------------------------------------------------
                         slack                                 -4.508    

Slack (VIOLATED) :        -4.474ns  (required time - arrival time)
  Source:                 XLXI_7/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dig3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.491ns  (logic 6.110ns (42.163%)  route 8.381ns (57.837%))
  Logic Levels:           11  (DSP48E1=1 LUT3=1 LUT6=9)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.534     5.055    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[12])
                                                      1.214     6.269 r  XLXI_7/U0/DO[12]
                         net (fo=6, routed)           1.082     7.350    data[12]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[8]_P[27])
                                                      3.656    11.006 r  dig35/P[27]
                         net (fo=9, routed)           1.253    12.260    dig35_n_78
    SLICE_X13Y77         LUT6 (Prop_lut6_I2_O)        0.124    12.384 r  dig5[3]_i_15/O
                         net (fo=10, routed)          0.466    12.850    dig5[3]_i_15_n_0
    SLICE_X13Y77         LUT6 (Prop_lut6_I0_O)        0.124    12.974 r  dig3[3]_i_51/O
                         net (fo=13, routed)          0.665    13.639    dig3[3]_i_51_n_0
    SLICE_X12Y76         LUT6 (Prop_lut6_I0_O)        0.124    13.763 r  dig3[3]_i_43/O
                         net (fo=13, routed)          0.848    14.611    dig3[3]_i_43_n_0
    SLICE_X10Y76         LUT6 (Prop_lut6_I0_O)        0.124    14.735 r  dig3[3]_i_35/O
                         net (fo=9, routed)           0.860    15.595    dig3[3]_i_35_n_0
    SLICE_X11Y77         LUT6 (Prop_lut6_I5_O)        0.124    15.719 r  dig3[3]_i_30/O
                         net (fo=8, routed)           0.647    16.366    dig3[3]_i_30_n_0
    SLICE_X10Y78         LUT6 (Prop_lut6_I5_O)        0.124    16.490 r  dig3[3]_i_27/O
                         net (fo=9, routed)           0.479    16.969    dig3[3]_i_27_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I4_O)        0.124    17.093 r  dig3[3]_i_20/O
                         net (fo=7, routed)           0.718    17.810    dig3[3]_i_20_n_0
    SLICE_X8Y78          LUT6 (Prop_lut6_I5_O)        0.124    17.934 r  dig4[3]_i_5/O
                         net (fo=9, routed)           0.474    18.408    dig4[3]_i_5_n_0
    SLICE_X9Y79          LUT3 (Prop_lut3_I2_O)        0.124    18.532 r  dig3[3]_i_9/O
                         net (fo=4, routed)           0.890    19.422    dig3[3]_i_9_n_0
    SLICE_X10Y79         LUT6 (Prop_lut6_I2_O)        0.124    19.546 r  dig3[2]_i_1/O
                         net (fo=1, routed)           0.000    19.546    p_1_in[2]
    SLICE_X10Y79         FDRE                                         r  dig3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.430    14.771    CLK100MHZ_IBUF_BUFG
    SLICE_X10Y79         FDRE                                         r  dig3_reg[2]/C
                         clock pessimism              0.258    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X10Y79         FDRE (Setup_fdre_C_D)        0.079    15.073    dig3_reg[2]
  -------------------------------------------------------------------
                         required time                         15.073    
                         arrival time                         -19.546    
  -------------------------------------------------------------------
                         slack                                 -4.474    

Slack (VIOLATED) :        -4.413ns  (required time - arrival time)
  Source:                 XLXI_7/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dig4_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.432ns  (logic 6.110ns (42.338%)  route 8.322ns (57.662%))
  Logic Levels:           11  (DSP48E1=1 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.534     5.055    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[12])
                                                      1.214     6.269 r  XLXI_7/U0/DO[12]
                         net (fo=6, routed)           1.082     7.350    data[12]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[8]_P[27])
                                                      3.656    11.006 r  dig35/P[27]
                         net (fo=9, routed)           1.253    12.260    dig35_n_78
    SLICE_X13Y77         LUT6 (Prop_lut6_I2_O)        0.124    12.384 r  dig5[3]_i_15/O
                         net (fo=10, routed)          0.466    12.850    dig5[3]_i_15_n_0
    SLICE_X13Y77         LUT6 (Prop_lut6_I0_O)        0.124    12.974 r  dig3[3]_i_51/O
                         net (fo=13, routed)          0.665    13.639    dig3[3]_i_51_n_0
    SLICE_X12Y76         LUT6 (Prop_lut6_I0_O)        0.124    13.763 r  dig3[3]_i_43/O
                         net (fo=13, routed)          0.848    14.611    dig3[3]_i_43_n_0
    SLICE_X10Y76         LUT6 (Prop_lut6_I0_O)        0.124    14.735 r  dig3[3]_i_35/O
                         net (fo=9, routed)           0.860    15.595    dig3[3]_i_35_n_0
    SLICE_X11Y77         LUT6 (Prop_lut6_I5_O)        0.124    15.719 r  dig3[3]_i_30/O
                         net (fo=8, routed)           0.647    16.366    dig3[3]_i_30_n_0
    SLICE_X10Y78         LUT6 (Prop_lut6_I5_O)        0.124    16.490 r  dig3[3]_i_27/O
                         net (fo=9, routed)           0.479    16.969    dig3[3]_i_27_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I4_O)        0.124    17.093 r  dig3[3]_i_20/O
                         net (fo=7, routed)           0.718    17.810    dig3[3]_i_20_n_0
    SLICE_X8Y78          LUT6 (Prop_lut6_I5_O)        0.124    17.934 r  dig4[3]_i_5/O
                         net (fo=9, routed)           0.345    18.279    dig4[3]_i_5_n_0
    SLICE_X10Y78         LUT5 (Prop_lut5_I4_O)        0.124    18.403 r  dig4[3]_i_4/O
                         net (fo=9, routed)           0.959    19.362    dig4[3]_i_4_n_0
    SLICE_X8Y79          LUT6 (Prop_lut6_I0_O)        0.124    19.486 r  dig4[2]_i_1/O
                         net (fo=1, routed)           0.000    19.486    dig4[2]_i_1_n_0
    SLICE_X8Y79          FDRE                                         r  dig4_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.429    14.770    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y79          FDRE                                         r  dig4_reg[2]/C
                         clock pessimism              0.258    15.028    
                         clock uncertainty           -0.035    14.993    
    SLICE_X8Y79          FDRE (Setup_fdre_C_D)        0.081    15.074    dig4_reg[2]
  -------------------------------------------------------------------
                         required time                         15.074    
                         arrival time                         -19.486    
  -------------------------------------------------------------------
                         slack                                 -4.413    

Slack (VIOLATED) :        -4.407ns  (required time - arrival time)
  Source:                 XLXI_7/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dig6_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.372ns  (logic 6.110ns (42.512%)  route 8.262ns (57.488%))
  Logic Levels:           11  (DSP48E1=1 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 14.767 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.534     5.055    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[12])
                                                      1.214     6.269 r  XLXI_7/U0/DO[12]
                         net (fo=6, routed)           1.082     7.350    data[12]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[8]_P[27])
                                                      3.656    11.006 r  dig35/P[27]
                         net (fo=9, routed)           1.253    12.260    dig35_n_78
    SLICE_X13Y77         LUT6 (Prop_lut6_I2_O)        0.124    12.384 r  dig5[3]_i_15/O
                         net (fo=10, routed)          0.466    12.850    dig5[3]_i_15_n_0
    SLICE_X13Y77         LUT6 (Prop_lut6_I0_O)        0.124    12.974 r  dig3[3]_i_51/O
                         net (fo=13, routed)          0.665    13.639    dig3[3]_i_51_n_0
    SLICE_X12Y76         LUT6 (Prop_lut6_I0_O)        0.124    13.763 r  dig3[3]_i_43/O
                         net (fo=13, routed)          0.848    14.611    dig3[3]_i_43_n_0
    SLICE_X10Y76         LUT6 (Prop_lut6_I0_O)        0.124    14.735 r  dig3[3]_i_35/O
                         net (fo=9, routed)           0.860    15.595    dig3[3]_i_35_n_0
    SLICE_X11Y77         LUT6 (Prop_lut6_I5_O)        0.124    15.719 r  dig3[3]_i_30/O
                         net (fo=8, routed)           0.647    16.366    dig3[3]_i_30_n_0
    SLICE_X10Y78         LUT6 (Prop_lut6_I5_O)        0.124    16.490 r  dig3[3]_i_27/O
                         net (fo=9, routed)           0.479    16.969    dig3[3]_i_27_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I4_O)        0.124    17.093 r  dig3[3]_i_20/O
                         net (fo=7, routed)           0.718    17.810    dig3[3]_i_20_n_0
    SLICE_X8Y78          LUT6 (Prop_lut6_I5_O)        0.124    17.934 r  dig4[3]_i_5/O
                         net (fo=9, routed)           0.345    18.279    dig4[3]_i_5_n_0
    SLICE_X10Y78         LUT5 (Prop_lut5_I4_O)        0.124    18.403 r  dig4[3]_i_4/O
                         net (fo=9, routed)           0.900    19.303    dig4[3]_i_4_n_0
    SLICE_X9Y77          LUT6 (Prop_lut6_I4_O)        0.124    19.427 r  dig6[0]_i_1/O
                         net (fo=1, routed)           0.000    19.427    dig6[0]_i_1_n_0
    SLICE_X9Y77          FDSE                                         r  dig6_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.426    14.767    CLK100MHZ_IBUF_BUFG
    SLICE_X9Y77          FDSE                                         r  dig6_reg[0]/C
                         clock pessimism              0.258    15.025    
                         clock uncertainty           -0.035    14.990    
    SLICE_X9Y77          FDSE (Setup_fdse_C_D)        0.031    15.021    dig6_reg[0]
  -------------------------------------------------------------------
                         required time                         15.021    
                         arrival time                         -19.427    
  -------------------------------------------------------------------
                         slack                                 -4.407    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 delay_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.549     1.432    CLK100MHZ_IBUF_BUFG
    SLICE_X29Y76         FDRE                                         r  delay_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y76         FDRE (Prop_fdre_C_Q)         0.141     1.573 r  delay_reg[16]/Q
                         net (fo=2, routed)           0.119     1.693    delay_reg_n_0_[16]
    SLICE_X29Y76         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.801 r  delay_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.801    data0[16]
    SLICE_X29Y76         FDRE                                         r  delay_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.816     1.943    CLK100MHZ_IBUF_BUFG
    SLICE_X29Y76         FDRE                                         r  delay_reg[16]/C
                         clock pessimism             -0.511     1.432    
    SLICE_X29Y76         FDRE (Hold_fdre_C_D)         0.105     1.537    delay_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 delay_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.549     1.432    CLK100MHZ_IBUF_BUFG
    SLICE_X29Y73         FDRE                                         r  delay_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y73         FDRE (Prop_fdre_C_Q)         0.141     1.573 r  delay_reg[4]/Q
                         net (fo=2, routed)           0.119     1.693    delay_reg_n_0_[4]
    SLICE_X29Y73         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.801 r  delay_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.801    data0[4]
    SLICE_X29Y73         FDRE                                         r  delay_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.816     1.943    CLK100MHZ_IBUF_BUFG
    SLICE_X29Y73         FDRE                                         r  delay_reg[4]/C
                         clock pessimism             -0.511     1.432    
    SLICE_X29Y73         FDRE (Hold_fdre_C_D)         0.105     1.537    delay_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 delay_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.552     1.435    CLK100MHZ_IBUF_BUFG
    SLICE_X29Y79         FDRE                                         r  delay_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y79         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  delay_reg[28]/Q
                         net (fo=2, routed)           0.119     1.696    delay_reg_n_0_[28]
    SLICE_X29Y79         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.804 r  delay_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.804    data0[28]
    SLICE_X29Y79         FDRE                                         r  delay_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.820     1.947    CLK100MHZ_IBUF_BUFG
    SLICE_X29Y79         FDRE                                         r  delay_reg[28]/C
                         clock pessimism             -0.512     1.435    
    SLICE_X29Y79         FDRE (Hold_fdre_C_D)         0.105     1.540    delay_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 delay_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.553     1.436    CLK100MHZ_IBUF_BUFG
    SLICE_X29Y80         FDRE                                         r  delay_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y80         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  delay_reg[32]/Q
                         net (fo=2, routed)           0.119     1.697    delay_reg_n_0_[32]
    SLICE_X29Y80         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.805 r  delay_reg[32]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.805    data0[32]
    SLICE_X29Y80         FDRE                                         r  delay_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.821     1.948    CLK100MHZ_IBUF_BUFG
    SLICE_X29Y80         FDRE                                         r  delay_reg[32]/C
                         clock pessimism             -0.512     1.436    
    SLICE_X29Y80         FDRE (Hold_fdre_C_D)         0.105     1.541    delay_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 delay_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.548     1.431    CLK100MHZ_IBUF_BUFG
    SLICE_X29Y75         FDRE                                         r  delay_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y75         FDRE (Prop_fdre_C_Q)         0.141     1.572 r  delay_reg[12]/Q
                         net (fo=2, routed)           0.119     1.692    delay_reg_n_0_[12]
    SLICE_X29Y75         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.800 r  delay_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.800    data0[12]
    SLICE_X29Y75         FDRE                                         r  delay_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.815     1.942    CLK100MHZ_IBUF_BUFG
    SLICE_X29Y75         FDRE                                         r  delay_reg[12]/C
                         clock pessimism             -0.511     1.431    
    SLICE_X29Y75         FDRE (Hold_fdre_C_D)         0.105     1.536    delay_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 delay_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.551     1.434    CLK100MHZ_IBUF_BUFG
    SLICE_X29Y77         FDRE                                         r  delay_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  delay_reg[20]/Q
                         net (fo=2, routed)           0.119     1.695    delay_reg_n_0_[20]
    SLICE_X29Y77         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.803 r  delay_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.803    data0[20]
    SLICE_X29Y77         FDRE                                         r  delay_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.817     1.945    CLK100MHZ_IBUF_BUFG
    SLICE_X29Y77         FDRE                                         r  delay_reg[20]/C
                         clock pessimism             -0.511     1.434    
    SLICE_X29Y77         FDRE (Hold_fdre_C_D)         0.105     1.539    delay_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 delay_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.548     1.431    CLK100MHZ_IBUF_BUFG
    SLICE_X29Y74         FDRE                                         r  delay_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.141     1.572 r  delay_reg[8]/Q
                         net (fo=2, routed)           0.119     1.692    delay_reg_n_0_[8]
    SLICE_X29Y74         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.800 r  delay_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.800    data0[8]
    SLICE_X29Y74         FDRE                                         r  delay_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.815     1.942    CLK100MHZ_IBUF_BUFG
    SLICE_X29Y74         FDRE                                         r  delay_reg[8]/C
                         clock pessimism             -0.511     1.431    
    SLICE_X29Y74         FDRE (Hold_fdre_C_D)         0.105     1.536    delay_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 delay_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.551     1.434    CLK100MHZ_IBUF_BUFG
    SLICE_X29Y78         FDRE                                         r  delay_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y78         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  delay_reg[24]/Q
                         net (fo=2, routed)           0.119     1.695    delay_reg_n_0_[24]
    SLICE_X29Y78         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.803 r  delay_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.803    data0[24]
    SLICE_X29Y78         FDRE                                         r  delay_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.819     1.946    CLK100MHZ_IBUF_BUFG
    SLICE_X29Y78         FDRE                                         r  delay_reg[24]/C
                         clock pessimism             -0.512     1.434    
    SLICE_X29Y78         FDRE (Hold_fdre_C_D)         0.105     1.539    delay_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 delay_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.150%)  route 0.114ns (30.850%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.548     1.431    CLK100MHZ_IBUF_BUFG
    SLICE_X29Y75         FDRE                                         r  delay_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y75         FDRE (Prop_fdre_C_Q)         0.141     1.572 r  delay_reg[9]/Q
                         net (fo=2, routed)           0.114     1.686    delay_reg_n_0_[9]
    SLICE_X29Y75         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.801 r  delay_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.801    data0[9]
    SLICE_X29Y75         FDRE                                         r  delay_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.815     1.942    CLK100MHZ_IBUF_BUFG
    SLICE_X29Y75         FDRE                                         r  delay_reg[9]/C
                         clock pessimism             -0.511     1.431    
    SLICE_X29Y75         FDRE (Hold_fdre_C_D)         0.105     1.536    delay_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 delay_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.549     1.432    CLK100MHZ_IBUF_BUFG
    SLICE_X29Y76         FDRE                                         r  delay_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y76         FDRE (Prop_fdre_C_Q)         0.141     1.573 r  delay_reg[13]/Q
                         net (fo=2, routed)           0.116     1.690    delay_reg_n_0_[13]
    SLICE_X29Y76         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.805 r  delay_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.805    data0[13]
    SLICE_X29Y76         FDRE                                         r  delay_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.816     1.943    CLK100MHZ_IBUF_BUFG
    SLICE_X29Y76         FDRE                                         r  delay_reg[13]/C
                         clock pessimism             -0.511     1.432    
    SLICE_X29Y76         FDRE (Hold_fdre_C_D)         0.105     1.537    delay_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK  n/a            4.000         10.000      6.000      XADC_X0Y0      XLXI_7/U0/DCLK
Min Period        n/a     BUFG/I     n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X28Y75   Address_in_reg[3]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X15Y68   LED_reg[10]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X15Y68   LED_reg[11]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X15Y69   LED_reg[12]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X15Y69   LED_reg[13]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X15Y68   LED_reg[14]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X15Y69   LED_reg[15]/C
Min Period        n/a     FDSE/C     n/a            1.000         10.000      9.000      SLICE_X14Y69   LED_reg[1]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X30Y79   count_reg[28]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X30Y79   count_reg[29]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X30Y79   count_reg[30]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X30Y79   count_reg[31]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X30Y80   count_reg[32]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X29Y79   delay_reg[25]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X29Y79   delay_reg[26]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X29Y79   delay_reg[27]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X29Y79   delay_reg[28]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X29Y80   delay_reg[29]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X28Y75   Address_in_reg[3]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X15Y68   LED_reg[10]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X15Y68   LED_reg[11]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X15Y68   LED_reg[14]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X12Y68   LED_reg[8]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X15Y68   LED_reg[9]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X30Y72   count_reg[0]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X30Y72   count_reg[0]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X30Y74   count_reg[10]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X30Y74   count_reg[11]/C



