

================================================================
== Vivado HLS Report for 'Sin'
================================================================
* Date:           Thu Aug 29 15:26:47 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        met
* Solution:       solution_test
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2l-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     3.936|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    4|    4|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+---------+---------+-----+
|       Name      | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+-----------------+---------+-------+---------+---------+-----+
|DSP              |        -|      1|        -|        -|    -|
|Expression       |        -|      3|        0|      385|    -|
|FIFO             |        -|      -|        -|        -|    -|
|Instance         |        -|      -|        -|        -|    -|
|Memory           |        1|      -|        0|        0|    -|
|Multiplexer      |        -|      -|        -|        -|    -|
|Register         |        -|      -|      108|        -|    -|
+-----------------+---------+-------+---------+---------+-----+
|Total            |        1|      4|      108|      385|    0|
+-----------------+---------+-------+---------+---------+-----+
|Available        |     4320|   6840|  2364480|  1182240|  960|
+-----------------+---------+-------+---------+---------+-----+
|Utilization (%)  |    ~0   |   ~0  |    ~0   |    ~0   |    0|
+-----------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +-------------------------+----------------------+-----------+
    |         Instance        |        Module        | Expression|
    +-------------------------+----------------------+-----------+
    |MET_hw_mul_mul_9nbkb_U5  |MET_hw_mul_mul_9nbkb  |  i0 * i1  |
    +-------------------------+----------------------+-----------+

    * Memory: 
    +--------------+----------------+---------+---+----+------+-----+------+-------------+
    |    Memory    |     Module     | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------------+----------------+---------+---+----+------+-----+------+-------------+
    |sin_table2_U  |Sin_sin_table2  |        1|  0|   0|  1024|   11|     1|        11264|
    +--------------+----------------+---------+---+----+------+-----+------+-------------+
    |Total         |                |        1|  0|   0|  1024|   11|     1|        11264|
    +--------------+----------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |mul_fu_143_p2              |     *    |      3|  0|  20|          32|          31|
    |p_Val2_1_fu_125_p2         |     +    |      0|  0|  25|          15|          18|
    |ret_V_fu_249_p2            |     +    |      0|  0|  36|           1|          29|
    |neg_mul_fu_167_p2          |     -    |      0|  0|  70|           1|          63|
    |neg_ti_fu_196_p2           |     -    |      0|  0|  38|           1|          31|
    |ap_block_pp0_stage0_11001  |    and   |      0|  0|   2|           1|           1|
    |icmp_fu_301_p2             |   icmp   |      0|  0|  20|          19|           1|
    |tmp_22_fu_243_p2           |   icmp   |      0|  0|  13|          13|           1|
    |index_1_fu_306_p3          |  select  |      0|  0|  10|           1|           2|
    |p_2_fu_279_p3              |  select  |      0|  0|  29|           1|           1|
    |p_3_fu_263_p3              |  select  |      0|  0|  29|           1|          29|
    |p_s_fu_255_p3              |  select  |      0|  0|  29|           1|          29|
    |tmp_3_fu_189_p3            |  select  |      0|  0|  31|           1|          31|
    |tmp_s_fu_202_p3            |  select  |      0|  0|  31|           1|          31|
    |ap_enable_pp0              |    xor   |      0|  0|   2|           1|           2|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      3|  0| 385|          90|         300|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4  |   1|   0|    1|          0|
    |mul_reg_340              |  45|   0|   63|         18|
    |tmp_39_reg_345           |   1|   0|    1|          0|
    |tmp_41_reg_351           |  16|   0|   16|          0|
    |tmp_46_reg_356           |  10|   0|   10|          0|
    |tmp_47_reg_361           |  19|   0|   19|          0|
    |tmp_reg_335              |  12|   0|   12|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 108|   0|  126|         18|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------+-----+-----+------------+--------------+--------------+
|ap_clk       |  in |    1| ap_ctrl_hs |      Sin     | return value |
|ap_rst       |  in |    1| ap_ctrl_hs |      Sin     | return value |
|ap_start     |  in |    1| ap_ctrl_hs |      Sin     | return value |
|ap_done      | out |    1| ap_ctrl_hs |      Sin     | return value |
|ap_idle      | out |    1| ap_ctrl_hs |      Sin     | return value |
|ap_ready     | out |    1| ap_ctrl_hs |      Sin     | return value |
|ap_return    | out |    8| ap_ctrl_hs |      Sin     | return value |
|data_V_read  |  in |   16|   ap_none  |  data_V_read |    scalar    |
+-------------+-----+-----+------------+--------------+--------------+

