#OPTIONS:"|-layerid|0|-orig_srs|E:\\cyq\\J3122008883_Comb\\synthesis\\synwork\\cyq_SD1_comp.srs|-top|cyq_SD1|-prodtype|synplify_pro|-nram|-fixsmult|-divnmod|-I|E:\\cyq\\J3122008883_Comb\\synthesis\\|-I|C:\\Microsemi\\Libero_SoC_v11.9\\SynplifyPro\\lib|-v2001|-devicelib|C:\\Microsemi\\Libero_SoC_v11.9\\SynplifyPro\\lib\\proasic\\proasic3.v|-encrypt|-pro|-ui|-fid2|-ram|-sharing|on|-ll|2000|-autosm|-lib|work|-lib|work"
#CUR:"C:\\Microsemi\\Libero_SoC_v11.9\\SynplifyPro\\bin64\\c_ver.exe":1509315136
#CUR:"C:\\Microsemi\\Libero_SoC_v11.9\\SynplifyPro\\lib\\proasic\\proasic3.v":1508984288
#CUR:"C:\\Microsemi\\Libero_SoC_v11.9\\SynplifyPro\\lib\\vlog\\hypermods.v":1508986328
#CUR:"C:\\Microsemi\\Libero_SoC_v11.9\\SynplifyPro\\lib\\vlog\\umr_capim.v":1508986328
#CUR:"C:\\Microsemi\\Libero_SoC_v11.9\\SynplifyPro\\lib\\vlog\\scemi_objects.v":1508986328
#CUR:"C:\\Microsemi\\Libero_SoC_v11.9\\SynplifyPro\\lib\\vlog\\scemi_pipes.svh":1508986328
#CUR:"E:\\cyq\\J3122008883_Comb\\hdl\\cyq_comb.v":1700464740
#CUR:"E:\\cyq\\J3122008883_Comb\\component\\work\\cyq_SD1\\cyq_SD1.v":1700465172
#numinternalfiles:5
#defaultlanguage:verilog
0			"E:\cyq\J3122008883_Comb\hdl\cyq_comb.v" verilog
1			"E:\cyq\J3122008883_Comb\component\work\cyq_SD1\cyq_SD1.v" verilog
#Dependency Lists(Uses List)
0 -1
1 0
#Dependency Lists(Users Of)
0 1
1 -1
#Design Unit to File Association
module work cyq_74HC145 0
module work cyq_74HC153 0
module work cyq_SD1 1
