// Seed: 2379347249
module module_0;
  string id_2;
  assign id_2 = "";
endmodule
module module_1 (
    input supply1 id_0,
    output wor id_1,
    input supply0 id_2,
    output logic id_3
);
  logic id_5;
  wire  id_6;
  tri1  id_7;
  id_8(
      .id_0(1), .id_1(1'b0), .id_2(1), .id_3(id_3 >= id_1), .id_4(1), .id_5(id_7), .id_6(1)
  );
  assign id_3 = id_5;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = "";
  initial id_3#(.id_5(id_7)) <= !id_5;
  or primCall (id_1, id_2, id_5, id_6, id_7, id_8);
  assign id_1 = id_2;
endmodule
