<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2014.4 (64-bit)              -->
<!--                                                         -->
<!-- Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.   -->

<Project Version="7" Minor="2" Path="B:/Complex_Mind/Graduation_Project/ProjectBuilt/BINARIZATION/BINARIZATION.xpr">
  <DefaultLaunch Dir="$PRUNDIR"/>
  <Configuration>
    <Option Name="Id" Val="48c2799d89604bf194f445697adcfd27"/>
    <Option Name="Part" Val="xc7z010clg400-1"/>
    <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
    <Option Name="BoardPart" Val=""/>
    <Option Name="ActiveSimSet" Val="sim_1"/>
    <Option Name="DefaultLib" Val="xil_defaultlib"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../XUP_IMAGE/SUB_MODULE"/>
  </Configuration>
  <FileSets Version="1" Minor="31">
    <FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sources_1/bd/BINARIZATION/BINARIZATION.bd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
        <CompFileExtendedInfo CompFileName="BINARIZATION.bd" FileRelPathName="hw_handoff/BINARIZATION.hwh"/>
        <CompFileExtendedInfo CompFileName="BINARIZATION.bd" FileRelPathName="hw_handoff/BINARIZATION_bd.tcl"/>
        <CompFileExtendedInfo CompFileName="BINARIZATION.bd" FileRelPathName="BINARIZATION_ooc.xdc"/>
        <CompFileExtendedInfo CompFileName="BINARIZATION.bd" FileRelPathName="hdl/BINARIZATION.v"/>
        <CompFileExtendedInfo CompFileName="BINARIZATION.bd" FileRelPathName="ip/BINARIZATION_BinThCreat_0_0/BINARIZATION_BinThCreat_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="BINARIZATION.bd" FileRelPathName="ip/BINARIZATION_IICctrl_0_0/BINARIZATION_IICctrl_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="BINARIZATION.bd" FileRelPathName="ip/BINARIZATION_ColorGray2Rgb_0_0/BINARIZATION_ColorGray2Rgb_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="BINARIZATION.bd" FileRelPathName="ip/BINARIZATION_ColorRgbMux_0_0/BINARIZATION_ColorRgbMux_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="BINARIZATION.bd" FileRelPathName="ip/BINARIZATION_clk_wiz_0_0/BINARIZATION_clk_wiz_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="BINARIZATION.bd" FileRelPathName="ip/BINARIZATION_camCap_0_0/BINARIZATION_camCap_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="BINARIZATION.bd" FileRelPathName="ip/BINARIZATION_RGB2GRAY_0_1/BINARIZATION_RGB2GRAY_0_1.xci"/>
        <CompFileExtendedInfo CompFileName="BINARIZATION.bd" FileRelPathName="ip/BINARIZATION_GRAY2BIN_0_1/BINARIZATION_GRAY2BIN_0_1.xci"/>
        <CompFileExtendedInfo CompFileName="BINARIZATION.bd" FileRelPathName="ip/BINARIZATION_ColorRgb2Vga_0_0/BINARIZATION_ColorRgb2Vga_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="BINARIZATION.bd" FileRelPathName="ip/BINARIZATION_Color16to24_0_0/BINARIZATION_Color16to24_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="BINARIZATION.bd" FileRelPathName="ip/BINARIZATION_ColorBin2Rgb_0_0/BINARIZATION_ColorBin2Rgb_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="BINARIZATION.bd" FileRelPathName="ip/BINARIZATION_bram_0_1/BINARIZATION_bram_0_1.xci"/>
        <CompFileExtendedInfo CompFileName="BINARIZATION.bd" FileRelPathName="ip/BINARIZATION_vga_readBRAM_0_0/BINARIZATION_vga_readBRAM_0_0.xci"/>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/BINARIZATION/hdl/BINARIZATION_wrapper.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/BINARIZATION/ip/BINARIZATION_vga_readBRAM_0_0/BINARIZATION_vga_readBRAM_0_0.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/bd/BINARIZATION/ip/BINARIZATION_Color16to24_0_0/BINARIZATION_Color16to24_0_0.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/bd/BINARIZATION/ip/BINARIZATION_bram_0_1/bram_ip.srcs/sources_1/ip/frame_buffer/frame_buffer.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/bd/BINARIZATION/ip/BINARIZATION_IICctrl_0_0/BINARIZATION_IICctrl_0_0.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/bd/BINARIZATION/ip/BINARIZATION_ColorRgbMux_0_0/BINARIZATION_ColorRgbMux_0_0.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/bd/BINARIZATION/ip/BINARIZATION_ColorGray2Rgb_0_0/BINARIZATION_ColorGray2Rgb_0_0.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/bd/BINARIZATION/ip/BINARIZATION_ColorBin2Rgb_0_0/BINARIZATION_ColorBin2Rgb_0_0.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/bd/BINARIZATION/ip/BINARIZATION_ColorRgb2Vga_0_0/BINARIZATION_ColorRgb2Vga_0_0.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/bd/BINARIZATION/ip/BINARIZATION_RGB2GRAY_0_1/BINARIZATION_RGB2GRAY_0_1.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/bd/BINARIZATION/ip/BINARIZATION_GRAY2BIN_0_1/BINARIZATION_GRAY2BIN_0_1.upgrade_log"/>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="BINARIZATION_wrapper"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
      </Config>
    </FileSet>
    <FileSet Name="constrs_1" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
      <Filter Type="Constrs"/>
      <File Path="$PSRCDIR/constrs_1/new/BINARIZATION.xdc">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="ConstrsType" Val="XDC"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_1" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_1">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sim_1/bd/SimBoard/SimBoard.bd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
        <CompFileExtendedInfo CompFileName="SimBoard.bd" FileRelPathName="hw_handoff/SimBoard.hwh"/>
        <CompFileExtendedInfo CompFileName="SimBoard.bd" FileRelPathName="hdl/SimBoard.v"/>
        <CompFileExtendedInfo CompFileName="SimBoard.bd" FileRelPathName="ip/SimBoard_GRAY2BIN_0_0/SimBoard_GRAY2BIN_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="SimBoard.bd" FileRelPathName="ip/SimBoard_RGB2GRAY_0_0/SimBoard_RGB2GRAY_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="SimBoard.bd" FileRelPathName="hw_handoff/SimBoard_bd.tcl"/>
        <CompFileExtendedInfo CompFileName="SimBoard.bd" FileRelPathName="SimBoard_ooc.xdc"/>
      </File>
      <File Path="$PSRCDIR/sim_1/bd/SimBoard/hdl/SimBoard_wrapper.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/new/TB.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="TB"/>
        <Option Name="TopLib" Val="xil_defaultlib"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
        <Option Name="SrcSet" Val="sources_1"/>
      </Config>
    </FileSet>
  </FileSets>
  <Simulators>
    <Simulator Name="XSim">
      <Option Name="Description" Val="Vivado Simulator"/>
      <Option Name="CompiledLib" Val="0"/>
    </Simulator>
    <Simulator Name="ModelSim">
      <Option Name="Description" Val="QuestaSim/ModelSim Simulator"/>
    </Simulator>
    <Simulator Name="IES">
      <Option Name="Description" Val="Incisive Enterprise Simulator (IES)"/>
    </Simulator>
    <Simulator Name="VCS">
      <Option Name="Description" Val="Verilog Compiler Simulator (VCS)"/>
    </Simulator>
  </Simulators>
  <Runs Version="1" Minor="9">
    <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7z010clg400-1" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" State="current" Dir="$PRUNDIR/synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2014"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg400-1" ConstrsSet="constrs_1" Description="Vivado Implementation Defaults" State="current" Dir="$PRUNDIR/impl_1" SynthRun="synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2014"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
  </Runs>
  <HWSession Dir="hw_1" File="hw.xml"/>
</Project>
