// Seed: 1403289108
module module_0 (
    input tri id_0,
    input wire id_1,
    input tri id_2,
    input supply1 id_3
);
  wire id_5;
endmodule
module module_1 (
    input tri0 id_0,
    output tri1 id_1
    , id_21,
    output tri0 id_2,
    input wor id_3,
    input uwire id_4,
    output tri id_5,
    input wire id_6,
    input wire id_7,
    output tri1 id_8,
    output supply0 id_9,
    output tri id_10,
    output wire id_11,
    input tri id_12,
    output tri id_13,
    input tri1 id_14,
    input supply1 id_15,
    output supply0 id_16,
    output tri0 id_17,
    input tri id_18,
    input tri0 id_19
);
  assign id_2 = id_14 && id_18 && id_14 && 1'b0 && "";
  module_0(
      id_0, id_15, id_7, id_19
  );
endmodule
