<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file motorcontrollerfinal_controller.ncd.
Design name: SPI_loopback_Top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 4
Loading device for application trce from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.8_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.8.0.115.3</big></U></B>
Thu Dec 01 10:07:33 2016

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o Motorcontrollerfinal_controller.twr -gui -msgset C:/Users/gebruiker/workspace/lattice/Final code software/promote.xml Motorcontrollerfinal_controller.ncd Motorcontrollerfinal_controller.prf 
Design file:     motorcontrollerfinal_controller.ncd
Preference file: motorcontrollerfinal_controller.prf
Device,speed:    LCMXO2-7000HE,4
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>FREQUENCY NET "clkout_c" 38.000000 MHz (0 errors)</A></LI>            1695 items scored, 0 timing errors detected.
Report:   96.937MHz is the maximum frequency for this preference.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY NET "clkout_c" 38.000000 MHz ;
            1695 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 16.000ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              HALL_I_M3/speed_i7  (from clk_1mhz +)
   Destination:    FF         Data in        SPI_I/send_buffer_i39  (to clkout_c +)

   Delay:               6.282ns  (23.0% logic, 77.0% route), 3 logic levels.

 Constraint Details:

      6.282ns physical path delay HALL_I_M3/SLICE_677 to SPI_I/SLICE_613 meets
     26.316ns delay constraint less
      3.868ns skew and
      0.166ns DIN_SET requirement (totaling 22.282ns) by 16.000ns

 Physical Path Details:

      Data path HALL_I_M3/SLICE_677 to SPI_I/SLICE_613:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C13C.CLK to     R17C13C.Q0 HALL_I_M3/SLICE_677 (from clk_1mhz)
ROUTE         2     2.786     R17C13C.Q0 to     R15C17A.A1 speed_m3_6
CTOF_DEL    ---     0.495     R15C17A.A1 to     R15C17A.F1 SPI_I/SLICE_870
ROUTE         2     2.054     R15C17A.F1 to     R16C19C.C0 SPI_I/n65
CTOF_DEL    ---     0.495     R16C19C.C0 to     R16C19C.F0 SPI_I/SLICE_613
ROUTE         1     0.000     R16C19C.F0 to    R16C19C.DI0 SPI_I/send_buffer_95_N_317_39 (to clkout_c)
                  --------
                    6.282   (23.0% logic, 77.0% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to HALL_I_M3/SLICE_677:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       159     4.161        OSC.OSC to     R21C2D.CLK clkout_c
REG_DEL     ---     0.452     R21C2D.CLK to      R21C2D.Q1 CLKDIV_I/SLICE_385
ROUTE        97     3.454      R21C2D.Q1 to    R17C13C.CLK clk_1mhz
                  --------
                    8.067   (5.6% logic, 94.4% route), 1 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_613:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       159     4.199        OSC.OSC to    R16C19C.CLK clkout_c
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 16.200ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              HALL_I_M3/speed_i7  (from clk_1mhz +)
   Destination:    FF         Data in        SPI_I/send_buffer_i38  (to clkout_c +)

   Delay:               6.082ns  (23.7% logic, 76.3% route), 3 logic levels.

 Constraint Details:

      6.082ns physical path delay HALL_I_M3/SLICE_677 to SPI_I/SLICE_612 meets
     26.316ns delay constraint less
      3.868ns skew and
      0.166ns DIN_SET requirement (totaling 22.282ns) by 16.200ns

 Physical Path Details:

      Data path HALL_I_M3/SLICE_677 to SPI_I/SLICE_612:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C13C.CLK to     R17C13C.Q0 HALL_I_M3/SLICE_677 (from clk_1mhz)
ROUTE         2     2.786     R17C13C.Q0 to     R15C17A.A1 speed_m3_6
CTOF_DEL    ---     0.495     R15C17A.A1 to     R15C17A.F1 SPI_I/SLICE_870
ROUTE         2     1.854     R15C17A.F1 to     R17C16D.B1 SPI_I/n65
CTOF_DEL    ---     0.495     R17C16D.B1 to     R17C16D.F1 SPI_I/SLICE_612
ROUTE         1     0.000     R17C16D.F1 to    R17C16D.DI1 SPI_I/send_buffer_95_N_317_38 (to clkout_c)
                  --------
                    6.082   (23.7% logic, 76.3% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to HALL_I_M3/SLICE_677:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       159     4.161        OSC.OSC to     R21C2D.CLK clkout_c
REG_DEL     ---     0.452     R21C2D.CLK to      R21C2D.Q1 CLKDIV_I/SLICE_385
ROUTE        97     3.454      R21C2D.Q1 to    R17C13C.CLK clk_1mhz
                  --------
                    8.067   (5.6% logic, 94.4% route), 1 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_612:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       159     4.199        OSC.OSC to    R17C16D.CLK clkout_c
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 16.578ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              HALL_I_M1/speed_i5  (from clk_1mhz +)
   Destination:    FF         Data in        SPI_I/send_buffer_i78  (to clkout_c +)

   Delay:               5.704ns  (25.3% logic, 74.7% route), 3 logic levels.

 Constraint Details:

      5.704ns physical path delay HALL_I_M1/SLICE_655 to SPI_I/SLICE_632 meets
     26.316ns delay constraint less
      3.868ns skew and
      0.166ns DIN_SET requirement (totaling 22.282ns) by 16.578ns

 Physical Path Details:

      Data path HALL_I_M1/SLICE_655 to SPI_I/SLICE_632:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C17C.CLK to     R11C17C.Q0 HALL_I_M1/SLICE_655 (from clk_1mhz)
ROUTE         2     2.125     R11C17C.Q0 to     R16C15D.C0 speed_m1_4
CTOF_DEL    ---     0.495     R16C15D.C0 to     R16C15D.F0 SPI_I/SLICE_847
ROUTE         2     2.137     R16C15D.F0 to     R17C15D.A1 SPI_I/n25
CTOF_DEL    ---     0.495     R17C15D.A1 to     R17C15D.F1 SPI_I/SLICE_632
ROUTE         1     0.000     R17C15D.F1 to    R17C15D.DI1 SPI_I/send_buffer_95_N_317_78 (to clkout_c)
                  --------
                    5.704   (25.3% logic, 74.7% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to HALL_I_M1/SLICE_655:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       159     4.161        OSC.OSC to     R21C2D.CLK clkout_c
REG_DEL     ---     0.452     R21C2D.CLK to      R21C2D.Q1 CLKDIV_I/SLICE_385
ROUTE        97     3.454      R21C2D.Q1 to    R11C17C.CLK clk_1mhz
                  --------
                    8.067   (5.6% logic, 94.4% route), 1 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_632:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       159     4.199        OSC.OSC to    R17C15D.CLK clkout_c
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 16.593ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              HALL_I_M2/speed_i4  (from clk_1mhz +)
   Destination:    FF         Data in        SPI_I/send_buffer_i56  (to clkout_c +)

   Delay:               5.689ns  (25.3% logic, 74.7% route), 3 logic levels.

 Constraint Details:

      5.689ns physical path delay HALL_I_M2/SLICE_664 to SPI_I/SLICE_621 meets
     26.316ns delay constraint less
      3.868ns skew and
      0.166ns DIN_SET requirement (totaling 22.282ns) by 16.593ns

 Physical Path Details:

      Data path HALL_I_M2/SLICE_664 to SPI_I/SLICE_621:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R19C15B.CLK to     R19C15B.Q1 HALL_I_M2/SLICE_664 (from clk_1mhz)
ROUTE         2     2.939     R19C15B.Q1 to     R15C18B.D1 speed_m2_3
CTOF_DEL    ---     0.495     R15C18B.D1 to     R15C18B.F1 SPI_I/SLICE_641
ROUTE         2     1.308     R15C18B.F1 to     R15C15B.A1 SPI_I/n47
CTOF_DEL    ---     0.495     R15C15B.A1 to     R15C15B.F1 SPI_I/SLICE_621
ROUTE         1     0.000     R15C15B.F1 to    R15C15B.DI1 SPI_I/send_buffer_95_N_317_56 (to clkout_c)
                  --------
                    5.689   (25.3% logic, 74.7% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to HALL_I_M2/SLICE_664:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       159     4.161        OSC.OSC to     R21C2D.CLK clkout_c
REG_DEL     ---     0.452     R21C2D.CLK to      R21C2D.Q1 CLKDIV_I/SLICE_385
ROUTE        97     3.454      R21C2D.Q1 to    R19C15B.CLK clk_1mhz
                  --------
                    8.067   (5.6% logic, 94.4% route), 1 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_621:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       159     4.199        OSC.OSC to    R15C15B.CLK clkout_c
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 16.628ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              HALL_I_M4/speed_i18  (from clk_1mhz +)
   Destination:    FF         Data in        SPI_I/send_buffer_i29  (to clkout_c +)

   Delay:               5.654ns  (25.5% logic, 74.5% route), 3 logic levels.

 Constraint Details:

      5.654ns physical path delay HALL_I_M4/SLICE_692 to SPI_I/SLICE_608 meets
     26.316ns delay constraint less
      3.868ns skew and
      0.166ns DIN_SET requirement (totaling 22.282ns) by 16.628ns

 Physical Path Details:

      Data path HALL_I_M4/SLICE_692 to SPI_I/SLICE_608:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R21C17B.CLK to     R21C17B.Q1 HALL_I_M4/SLICE_692 (from clk_1mhz)
ROUTE         2     2.484     R21C17B.Q1 to     R17C18A.B1 speed_m4_17
CTOF_DEL    ---     0.495     R17C18A.B1 to     R17C18A.F1 SPI_I/SLICE_868
ROUTE         2     1.728     R17C18A.F1 to     R21C19D.C0 SPI_I/n75
CTOF_DEL    ---     0.495     R21C19D.C0 to     R21C19D.F0 SPI_I/SLICE_608
ROUTE         1     0.000     R21C19D.F0 to    R21C19D.DI0 SPI_I/send_buffer_95_N_317_29 (to clkout_c)
                  --------
                    5.654   (25.5% logic, 74.5% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to HALL_I_M4/SLICE_692:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       159     4.161        OSC.OSC to     R21C2D.CLK clkout_c
REG_DEL     ---     0.452     R21C2D.CLK to      R21C2D.Q1 CLKDIV_I/SLICE_385
ROUTE        97     3.417      R21C2D.Q1 to    R21C17B.CLK clk_1mhz
                  --------
                    8.030   (5.6% logic, 94.4% route), 1 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_608:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       159     4.162        OSC.OSC to    R21C19D.CLK clkout_c
                  --------
                    4.162   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 16.668ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              HALL_I_M4/speed_i20  (from clk_1mhz +)
   Destination:    FF         Data in        SPI_I/send_buffer_i30  (to clkout_c +)

   Delay:               5.614ns  (25.7% logic, 74.3% route), 3 logic levels.

 Constraint Details:

      5.614ns physical path delay HALL_I_M4/SLICE_693 to SPI_I/SLICE_608 meets
     26.316ns delay constraint less
      3.868ns skew and
      0.166ns DIN_SET requirement (totaling 22.282ns) by 16.668ns

 Physical Path Details:

      Data path HALL_I_M4/SLICE_693 to SPI_I/SLICE_608:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R21C17A.CLK to     R21C17A.Q1 HALL_I_M4/SLICE_693 (from clk_1mhz)
ROUTE         2     2.858     R21C17A.Q1 to     R18C19B.D1 speed_m4_19
CTOF_DEL    ---     0.495     R18C19B.D1 to     R18C19B.F1 SPI_I/SLICE_855
ROUTE         2     1.314     R18C19B.F1 to     R21C19D.C1 SPI_I/n73
CTOF_DEL    ---     0.495     R21C19D.C1 to     R21C19D.F1 SPI_I/SLICE_608
ROUTE         1     0.000     R21C19D.F1 to    R21C19D.DI1 SPI_I/send_buffer_95_N_317_30 (to clkout_c)
                  --------
                    5.614   (25.7% logic, 74.3% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to HALL_I_M4/SLICE_693:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       159     4.161        OSC.OSC to     R21C2D.CLK clkout_c
REG_DEL     ---     0.452     R21C2D.CLK to      R21C2D.Q1 CLKDIV_I/SLICE_385
ROUTE        97     3.417      R21C2D.Q1 to    R21C17A.CLK clk_1mhz
                  --------
                    8.030   (5.6% logic, 94.4% route), 1 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_608:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       159     4.162        OSC.OSC to    R21C19D.CLK clkout_c
                  --------
                    4.162   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 16.681ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              HALL_I_M4/speed_i12  (from clk_1mhz +)
   Destination:    FF         Data in        SPI_I/send_buffer_i22  (to clkout_c +)

   Delay:               5.638ns  (25.6% logic, 74.4% route), 3 logic levels.

 Constraint Details:

      5.638ns physical path delay HALL_I_M4/SLICE_689 to SPI_I/SLICE_604 meets
     26.316ns delay constraint less
      3.831ns skew and
      0.166ns DIN_SET requirement (totaling 22.319ns) by 16.681ns

 Physical Path Details:

      Data path HALL_I_M4/SLICE_689 to SPI_I/SLICE_604:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R21C16C.CLK to     R21C16C.Q1 HALL_I_M4/SLICE_689 (from clk_1mhz)
ROUTE         2     2.802     R21C16C.Q1 to     R17C15B.A1 speed_m4_11
CTOF_DEL    ---     0.495     R17C15B.A1 to     R17C15B.F1 SPI_I/SLICE_849
ROUTE         2     1.394     R17C15B.F1 to     R15C16A.D1 SPI_I/n81
CTOF_DEL    ---     0.495     R15C16A.D1 to     R15C16A.F1 SPI_I/SLICE_604
ROUTE         1     0.000     R15C16A.F1 to    R15C16A.DI1 SPI_I/send_buffer_95_N_317_22 (to clkout_c)
                  --------
                    5.638   (25.6% logic, 74.4% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to HALL_I_M4/SLICE_689:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       159     4.161        OSC.OSC to     R21C2D.CLK clkout_c
REG_DEL     ---     0.452     R21C2D.CLK to      R21C2D.Q1 CLKDIV_I/SLICE_385
ROUTE        97     3.417      R21C2D.Q1 to    R21C16C.CLK clk_1mhz
                  --------
                    8.030   (5.6% logic, 94.4% route), 1 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_604:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       159     4.199        OSC.OSC to    R15C16A.CLK clkout_c
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 16.727ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              HALL_I_M1/speed_i9  (from clk_1mhz +)
   Destination:    FF         Data in        SPI_I/send_buffer_i83  (to clkout_c +)

   Delay:               5.555ns  (26.0% logic, 74.0% route), 3 logic levels.

 Constraint Details:

      5.555ns physical path delay HALL_I_M1/SLICE_657 to SPI_I/SLICE_635 meets
     26.316ns delay constraint less
      3.868ns skew and
      0.166ns DIN_SET requirement (totaling 22.282ns) by 16.727ns

 Physical Path Details:

      Data path HALL_I_M1/SLICE_657 to SPI_I/SLICE_635:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C18C.CLK to     R11C18C.Q0 HALL_I_M1/SLICE_657 (from clk_1mhz)
ROUTE         2     1.522     R11C18C.Q0 to     R14C17C.A1 speed_m1_8
CTOF_DEL    ---     0.495     R14C17C.A1 to     R14C17C.F1 SPI_I/SLICE_831
ROUTE         2     2.591     R14C17C.F1 to     R14C17D.C0 SPI_I/n21
CTOF_DEL    ---     0.495     R14C17D.C0 to     R14C17D.F0 SPI_I/SLICE_635
ROUTE         1     0.000     R14C17D.F0 to    R14C17D.DI0 SPI_I/send_buffer_95_N_317_83 (to clkout_c)
                  --------
                    5.555   (26.0% logic, 74.0% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to HALL_I_M1/SLICE_657:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       159     4.161        OSC.OSC to     R21C2D.CLK clkout_c
REG_DEL     ---     0.452     R21C2D.CLK to      R21C2D.Q1 CLKDIV_I/SLICE_385
ROUTE        97     3.454      R21C2D.Q1 to    R11C18C.CLK clk_1mhz
                  --------
                    8.067   (5.6% logic, 94.4% route), 1 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_635:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       159     4.199        OSC.OSC to    R14C17D.CLK clkout_c
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 16.798ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              HALL_I_M4/speed_i18  (from clk_1mhz +)
   Destination:    FF         Data in        SPI_I/send_buffer_i28  (to clkout_c +)

   Delay:               5.484ns  (26.3% logic, 73.7% route), 3 logic levels.

 Constraint Details:

      5.484ns physical path delay HALL_I_M4/SLICE_692 to SPI_I/SLICE_607 meets
     26.316ns delay constraint less
      3.868ns skew and
      0.166ns DIN_SET requirement (totaling 22.282ns) by 16.798ns

 Physical Path Details:

      Data path HALL_I_M4/SLICE_692 to SPI_I/SLICE_607:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R21C17B.CLK to     R21C17B.Q1 HALL_I_M4/SLICE_692 (from clk_1mhz)
ROUTE         2     2.484     R21C17B.Q1 to     R17C18A.B1 speed_m4_17
CTOF_DEL    ---     0.495     R17C18A.B1 to     R17C18A.F1 SPI_I/SLICE_868
ROUTE         2     1.558     R17C18A.F1 to     R21C18B.B1 SPI_I/n75
CTOF_DEL    ---     0.495     R21C18B.B1 to     R21C18B.F1 SPI_I/SLICE_607
ROUTE         1     0.000     R21C18B.F1 to    R21C18B.DI1 SPI_I/send_buffer_95_N_317_28 (to clkout_c)
                  --------
                    5.484   (26.3% logic, 73.7% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to HALL_I_M4/SLICE_692:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       159     4.161        OSC.OSC to     R21C2D.CLK clkout_c
REG_DEL     ---     0.452     R21C2D.CLK to      R21C2D.Q1 CLKDIV_I/SLICE_385
ROUTE        97     3.417      R21C2D.Q1 to    R21C17B.CLK clk_1mhz
                  --------
                    8.030   (5.6% logic, 94.4% route), 1 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_607:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       159     4.162        OSC.OSC to    R21C18B.CLK clkout_c
                  --------
                    4.162   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 16.850ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              HALL_I_M2/speed_i4  (from clk_1mhz +)
   Destination:    FF         Data in        SPI_I/send_buffer_i57  (to clkout_c +)

   Delay:               5.432ns  (26.5% logic, 73.5% route), 3 logic levels.

 Constraint Details:

      5.432ns physical path delay HALL_I_M2/SLICE_664 to SPI_I/SLICE_622 meets
     26.316ns delay constraint less
      3.868ns skew and
      0.166ns DIN_SET requirement (totaling 22.282ns) by 16.850ns

 Physical Path Details:

      Data path HALL_I_M2/SLICE_664 to SPI_I/SLICE_622:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R19C15B.CLK to     R19C15B.Q1 HALL_I_M2/SLICE_664 (from clk_1mhz)
ROUTE         2     2.939     R19C15B.Q1 to     R15C18B.D1 speed_m2_3
CTOF_DEL    ---     0.495     R15C18B.D1 to     R15C18B.F1 SPI_I/SLICE_641
ROUTE         2     1.051     R15C18B.F1 to     R15C19D.D0 SPI_I/n47
CTOF_DEL    ---     0.495     R15C19D.D0 to     R15C19D.F0 SPI_I/SLICE_622
ROUTE         1     0.000     R15C19D.F0 to    R15C19D.DI0 SPI_I/send_buffer_95_N_317_57 (to clkout_c)
                  --------
                    5.432   (26.5% logic, 73.5% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to HALL_I_M2/SLICE_664:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       159     4.161        OSC.OSC to     R21C2D.CLK clkout_c
REG_DEL     ---     0.452     R21C2D.CLK to      R21C2D.Q1 CLKDIV_I/SLICE_385
ROUTE        97     3.454      R21C2D.Q1 to    R19C15B.CLK clk_1mhz
                  --------
                    8.067   (5.6% logic, 94.4% route), 1 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_622:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       159     4.199        OSC.OSC to    R15C19D.CLK clkout_c
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.

Report:   96.937MHz is the maximum frequency for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clkout_c" 38.000000 MHz  |             |             |
;                                       |   38.000 MHz|   96.937 MHz|   3  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 4 clocks:

Clock Domain: CLKDIV_I/pi_clk   Source: CLKDIV_I/SLICE_388.Q1   Loads: 179
   No transfer within this clock domain is found

Clock Domain: pwm_clk   Source: SLICE_364.Q0   Loads: 26
   No transfer within this clock domain is found

Clock Domain: clk_1mhz   Source: CLKDIV_I/SLICE_385.Q1   Loads: 97
   No transfer within this clock domain is found

Clock Domain: clkout_c   Source: OSCInst0.OSC   Loads: 159
   Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;

   Data transfers from:
   Clock Domain: CLKDIV_I/pi_clk   Source: CLKDIV_I/SLICE_388.Q1
      Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;   Transfers: 1

   Clock Domain: CLKDIV_I/pi_clk   Source: CLKDIV_I/SLICE_388.Q1
      Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;   Transfers: 1

   Clock Domain: CLKDIV_I/pi_clk   Source: CLKDIV_I/SLICE_388.Q1
      Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;   Transfers: 2

   Clock Domain: pwm_clk   Source: SLICE_364.Q0
      Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;   Transfers: 4

   Clock Domain: clk_1mhz   Source: CLKDIV_I/SLICE_385.Q1
      Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;   Transfers: 92


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 1695 paths, 1 nets, and 5880 connections (99.75% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.8.0.115.3</big></U></B>
Thu Dec 01 10:07:33 2016

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o Motorcontrollerfinal_controller.twr -gui -msgset C:/Users/gebruiker/workspace/lattice/Final code software/promote.xml Motorcontrollerfinal_controller.ncd Motorcontrollerfinal_controller.prf 
Design file:     motorcontrollerfinal_controller.ncd
Preference file: motorcontrollerfinal_controller.prf
Device,speed:    LCMXO2-7000HE,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY NET "clkout_c" 38.000000 MHz (0 errors)</A></LI>            1695 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY NET "clkout_c" 38.000000 MHz ;
            1695 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i19  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/\SPI__7__i18  (to clkout_c +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay SPI_I/SLICE_836 to SPI_I/SLICE_830 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path SPI_I/SLICE_836 to SPI_I/SLICE_830:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C14B.CLK to     R14C14B.Q0 SPI_I/SLICE_836 (from clkout_c)
ROUTE         1     0.152     R14C14B.Q0 to     R14C14D.M1 SPI_I/recv_buffer_26 (to clkout_c)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_836:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       159     1.443        OSC.OSC to    R14C14B.CLK clkout_c
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_830:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       159     1.443        OSC.OSC to    R14C14D.CLK clkout_c
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i23  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/\SPI__7__i22  (to clkout_c +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay SPI_I/SLICE_844 to SPI_I/SLICE_844 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path SPI_I/SLICE_844 to SPI_I/SLICE_844:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C13B.CLK to     R15C13B.Q1 SPI_I/SLICE_844 (from clkout_c)
ROUTE         1     0.152     R15C13B.Q1 to     R15C13B.M0 SPI_I/recv_buffer_30 (to clkout_c)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_844:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       159     1.443        OSC.OSC to    R15C13B.CLK clkout_c
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_844:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       159     1.443        OSC.OSC to    R15C13B.CLK clkout_c
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i18  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/\SPI__7__i17  (to clkout_c +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay SPI_I/SLICE_830 to SPI_I/SLICE_830 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path SPI_I/SLICE_830 to SPI_I/SLICE_830:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C14D.CLK to     R14C14D.Q1 SPI_I/SLICE_830 (from clkout_c)
ROUTE         1     0.152     R14C14D.Q1 to     R14C14D.M0 SPI_I/recv_buffer_25 (to clkout_c)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_830:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       159     1.443        OSC.OSC to    R14C14D.CLK clkout_c
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_830:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       159     1.443        OSC.OSC to    R14C14D.CLK clkout_c
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i14  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/\SPI__7__i13  (to clkout_c +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay SPI_I/SLICE_867 to SPI_I/SLICE_867 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path SPI_I/SLICE_867 to SPI_I/SLICE_867:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C16C.CLK to     R14C16C.Q1 SPI_I/SLICE_867 (from clkout_c)
ROUTE         1     0.152     R14C16C.Q1 to     R14C16C.M0 SPI_I/recv_buffer_21 (to clkout_c)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_867:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       159     1.443        OSC.OSC to    R14C16C.CLK clkout_c
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_867:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       159     1.443        OSC.OSC to    R14C16C.CLK clkout_c
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i21  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/\SPI__7__i20  (to clkout_c +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay SPI_I/SLICE_841 to SPI_I/SLICE_841 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path SPI_I/SLICE_841 to SPI_I/SLICE_841:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C14B.CLK to     R15C14B.Q1 SPI_I/SLICE_841 (from clkout_c)
ROUTE         1     0.152     R15C14B.Q1 to     R15C14B.M0 SPI_I/recv_buffer_28 (to clkout_c)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_841:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       159     1.443        OSC.OSC to    R15C14B.CLK clkout_c
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_841:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       159     1.443        OSC.OSC to    R15C14B.CLK clkout_c
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i25  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/\SPI__7__i24  (to clkout_c +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay SPI_I/SLICE_828 to SPI_I/SLICE_828 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path SPI_I/SLICE_828 to SPI_I/SLICE_828:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C14C.CLK to     R16C14C.Q1 SPI_I/SLICE_828 (from clkout_c)
ROUTE         1     0.152     R16C14C.Q1 to     R16C14C.M0 SPI_I/recv_buffer_32 (to clkout_c)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_828:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       159     1.443        OSC.OSC to    R16C14C.CLK clkout_c
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_828:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       159     1.443        OSC.OSC to    R16C14C.CLK clkout_c
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i12  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/\SPI__7__i11  (to clkout_c +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay SPI_I/SLICE_833 to SPI_I/SLICE_833 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path SPI_I/SLICE_833 to SPI_I/SLICE_833:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C19C.CLK to     R14C19C.Q1 SPI_I/SLICE_833 (from clkout_c)
ROUTE         1     0.152     R14C19C.Q1 to     R14C19C.M0 SPI_I/recv_buffer_19 (to clkout_c)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_833:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       159     1.443        OSC.OSC to    R14C19C.CLK clkout_c
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_833:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       159     1.443        OSC.OSC to    R14C19C.CLK clkout_c
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i16  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/\SPI__7__i15  (to clkout_c +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay SPI_I/SLICE_829 to SPI_I/SLICE_829 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path SPI_I/SLICE_829 to SPI_I/SLICE_829:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C15B.CLK to     R14C15B.Q1 SPI_I/SLICE_829 (from clkout_c)
ROUTE         1     0.152     R14C15B.Q1 to     R14C15B.M0 SPI_I/recv_buffer_23 (to clkout_c)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_829:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       159     1.443        OSC.OSC to    R14C15B.CLK clkout_c
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_829:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       159     1.443        OSC.OSC to    R14C15B.CLK clkout_c
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i86  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/\SPI__7__i85  (to clkout_c +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SPI_I/SLICE_846 to SPI_I/SLICE_847 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SPI_I/SLICE_846 to SPI_I/SLICE_847:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C15A.CLK to     R16C15A.Q0 SPI_I/SLICE_846 (from clkout_c)
ROUTE         2     0.154     R16C15A.Q0 to     R16C15D.M1 SPI_I/recv_buffer_93 (to clkout_c)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_846:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       159     1.443        OSC.OSC to    R16C15A.CLK clkout_c
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_847:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       159     1.443        OSC.OSC to    R16C15D.CLK clkout_c
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i36  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/\SPI__7__i35  (to clkout_c +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SPI_I/SLICE_870 to SPI_I/SLICE_870 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SPI_I/SLICE_870 to SPI_I/SLICE_870:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C17A.CLK to     R15C17A.Q1 SPI_I/SLICE_870 (from clkout_c)
ROUTE         2     0.154     R15C17A.Q1 to     R15C17A.M0 SPI_I/recv_buffer_43 (to clkout_c)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_870:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       159     1.443        OSC.OSC to    R15C17A.CLK clkout_c
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_870:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       159     1.443        OSC.OSC to    R15C17A.CLK clkout_c
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clkout_c" 38.000000 MHz  |             |             |
;                                       |     0.000 ns|     0.304 ns|   1  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 4 clocks:

Clock Domain: CLKDIV_I/pi_clk   Source: CLKDIV_I/SLICE_388.Q1   Loads: 179
   No transfer within this clock domain is found

Clock Domain: pwm_clk   Source: SLICE_364.Q0   Loads: 26
   No transfer within this clock domain is found

Clock Domain: clk_1mhz   Source: CLKDIV_I/SLICE_385.Q1   Loads: 97
   No transfer within this clock domain is found

Clock Domain: clkout_c   Source: OSCInst0.OSC   Loads: 159
   Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;

   Data transfers from:
   Clock Domain: CLKDIV_I/pi_clk   Source: CLKDIV_I/SLICE_388.Q1
      Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;   Transfers: 1

   Clock Domain: CLKDIV_I/pi_clk   Source: CLKDIV_I/SLICE_388.Q1
      Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;   Transfers: 1

   Clock Domain: CLKDIV_I/pi_clk   Source: CLKDIV_I/SLICE_388.Q1
      Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;   Transfers: 2

   Clock Domain: pwm_clk   Source: SLICE_364.Q0
      Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;   Transfers: 4

   Clock Domain: clk_1mhz   Source: CLKDIV_I/SLICE_385.Q1
      Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;   Transfers: 92


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 1695 paths, 1 nets, and 5880 connections (99.75% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
