 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 100
        -transition_time
        -capacitance
Design : ofifo
Version: K-2015.06-SP2
Date   : Mon Mar 10 11:37:57 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: WCCOM   Library: tcbn65gpluswc
Wire Load Model Mode: segmented

  Startpoint: col_idx_4__fifo_instance/rd_ptr_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: o_valid (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw22_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_0 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_7 ZeroWireload   tcbn65gpluswc
  ofifo              ZeroWireload          tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_115 ZeroWireload tcbn65gpluswc
  fifo_mux_16_1_bw22_simd1_3 ZeroWireload  tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_4__fifo_instance/rd_ptr_reg_3_/CP (DFQD1)                0.000     0.000 #    0.000 r
  col_idx_4__fifo_instance/rd_ptr_reg_3_/Q (DFQD1)                 0.340     0.272      0.272 r
  col_idx_4__fifo_instance/rd_ptr[3] (net)     24        0.039               0.000      0.272 r
  col_idx_4__fifo_instance/U41/ZN (INVD0)                          0.113     0.107      0.379 f
  col_idx_4__fifo_instance/n44 (net)            5        0.004               0.000      0.379 f
  col_idx_4__fifo_instance/U65/ZN (OAI221D1)                       0.121     0.072      0.451 r
  col_idx_4__fifo_instance/n14 (net)            2        0.002               0.000      0.451 r
  col_idx_4__fifo_instance/U67/ZN (INR2D1)                         0.038     0.035      0.486 f
  col_idx_4__fifo_instance/o_empty (net)        2        0.002               0.000      0.486 f
  col_idx_4__fifo_instance/o_empty (fifo_depth16_bw22_simd1_3)               0.000      0.486 f
  empty[4] (net)                                         0.002               0.000      0.486 f
  U92/Z (OR4D1)                                                    0.052     0.132      0.618 f
  n4 (net)                                      1        0.003               0.000      0.618 f
  U94/ZN (NR2D3)                                                   0.303     0.181      0.800 r
  o_valid (net)                                 1        0.050               0.000      0.800 r
  o_valid (out)                                                    0.303     0.000      0.800 r
  data arrival time                                                                     0.800

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  output external delay                                                     -0.200      0.800
  data required time                                                                    0.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.800
  data arrival time                                                                    -0.800
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: col_idx_4__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[107] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw22_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_0 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_7 ZeroWireload   tcbn65gpluswc
  ofifo              ZeroWireload          tcbn65gpluswc
  fifo_mux_8_1_bw22_simd1_7 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw22_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw22_simd1_3 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_45 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_46 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_47 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_48 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_43 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_42 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_115 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_4__fifo_instance/rd_ptr_reg_0_/CP (DFD1)                 0.000     0.000 #    0.000 r
  col_idx_4__fifo_instance/rd_ptr_reg_0_/Q (DFD1)                  0.094     0.154      0.154 r
  col_idx_4__fifo_instance/rd_ptr[0] (net)      5        0.010               0.000      0.154 r
  col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw22_simd1_3)    0.000    0.154 r
  col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.010              0.000      0.154 r
  col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw22_simd1_6)    0.000    0.154 r
  col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.010     0.000      0.154 r
  col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD8)    0.165    0.132      0.286 r
  col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    88    0.149    0.000     0.286 r
  col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw22_simd1_45)    0.000    0.286 r
  col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.149    0.000    0.286 r
  col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U11/Z (CKMUX2D0)    0.035    0.116    0.402 f
  col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[19] (net)     1    0.001    0.000    0.402 f
  col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[19] (fifo_mux_2_1_bw22_simd1_45)    0.000    0.402 f
  col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[19] (net)    0.001    0.000    0.402 f
  col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[19] (fifo_mux_2_1_bw22_simd1_43)    0.000    0.402 f
  col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[19] (net)    0.001    0.000    0.402 f
  col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U20/Z (MUX2D0)    0.041    0.091    0.493 f
  col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[19] (net)     1    0.001    0.000    0.493 f
  col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[19] (fifo_mux_2_1_bw22_simd1_43)    0.000    0.493 f
  col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[19] (net)    0.001    0.000    0.493 f
  col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[19] (fifo_mux_2_1_bw22_simd1_42)    0.000    0.493 f
  col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[19] (net)    0.001    0.000    0.493 f
  col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U22/Z (MUX2D0)    0.041    0.092    0.585 f
  col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[19] (net)     1    0.001    0.000    0.585 f
  col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[19] (fifo_mux_2_1_bw22_simd1_42)    0.000    0.585 f
  col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[19] (net)    0.001    0.000      0.585 f
  col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[19] (fifo_mux_8_1_bw22_simd1_6)    0.000    0.585 f
  col_idx_4__fifo_instance/fifo_mux_16_1a/out_sub1[19] (net)    0.001        0.000      0.585 f
  col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[19] (fifo_mux_2_1_bw22_simd1_115)    0.000    0.585 f
  col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[19] (net)    0.001    0.000      0.585 f
  col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/U21/Z (MUX2D0)    0.047    0.098     0.682 f
  col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[19] (net)     1    0.001    0.000    0.682 f
  col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[19] (fifo_mux_2_1_bw22_simd1_115)    0.000    0.682 f
  col_idx_4__fifo_instance/fifo_mux_16_1a/out[19] (net)    0.001             0.000      0.682 f
  col_idx_4__fifo_instance/fifo_mux_16_1a/out[19] (fifo_mux_16_1_bw22_simd1_3)    0.000    0.682 f
  col_idx_4__fifo_instance/out[19] (net)                 0.001               0.000      0.682 f
  col_idx_4__fifo_instance/out[19] (fifo_depth16_bw22_simd1_3)               0.000      0.682 f
  n128 (net)                                             0.001               0.000      0.682 f
  U47/Z (BUFFD2)                                                   0.135     0.117      0.799 f
  out[107] (net)                                1        0.050               0.000      0.799 f
  out[107] (out)                                                   0.135     0.000      0.799 f
  data arrival time                                                                     0.799

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  output external delay                                                     -0.200      0.800
  data required time                                                                    0.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.800
  data arrival time                                                                    -0.799
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: col_idx_4__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[103] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw22_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_0 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_7 ZeroWireload   tcbn65gpluswc
  ofifo              ZeroWireload          tcbn65gpluswc
  fifo_mux_8_1_bw22_simd1_7 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw22_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw22_simd1_3 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_45 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_46 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_47 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_48 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_43 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_42 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_115 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_4__fifo_instance/rd_ptr_reg_0_/CP (DFD1)                 0.000     0.000 #    0.000 r
  col_idx_4__fifo_instance/rd_ptr_reg_0_/Q (DFD1)                  0.094     0.154      0.154 r
  col_idx_4__fifo_instance/rd_ptr[0] (net)      5        0.010               0.000      0.154 r
  col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw22_simd1_3)    0.000    0.154 r
  col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.010              0.000      0.154 r
  col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw22_simd1_6)    0.000    0.154 r
  col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.010     0.000      0.154 r
  col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD8)    0.165    0.132      0.286 r
  col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    88    0.149    0.000     0.286 r
  col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw22_simd1_45)    0.000    0.286 r
  col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.149    0.000    0.286 r
  col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U10/Z (CKMUX2D0)    0.035    0.116    0.402 f
  col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[15] (net)     1    0.001    0.000    0.402 f
  col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[15] (fifo_mux_2_1_bw22_simd1_45)    0.000    0.402 f
  col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[15] (net)    0.001    0.000    0.402 f
  col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[15] (fifo_mux_2_1_bw22_simd1_43)    0.000    0.402 f
  col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[15] (net)    0.001    0.000    0.402 f
  col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U16/Z (MUX2D0)    0.041    0.091    0.493 f
  col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[15] (net)     1    0.001    0.000    0.493 f
  col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[15] (fifo_mux_2_1_bw22_simd1_43)    0.000    0.493 f
  col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[15] (net)    0.001    0.000    0.493 f
  col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[15] (fifo_mux_2_1_bw22_simd1_42)    0.000    0.493 f
  col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[15] (net)    0.001    0.000    0.493 f
  col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U20/Z (MUX2D0)    0.041    0.092    0.585 f
  col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[15] (net)     1    0.001    0.000    0.585 f
  col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[15] (fifo_mux_2_1_bw22_simd1_42)    0.000    0.585 f
  col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[15] (net)    0.001    0.000      0.585 f
  col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[15] (fifo_mux_8_1_bw22_simd1_6)    0.000    0.585 f
  col_idx_4__fifo_instance/fifo_mux_16_1a/out_sub1[15] (net)    0.001        0.000      0.585 f
  col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[15] (fifo_mux_2_1_bw22_simd1_115)    0.000    0.585 f
  col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[15] (net)    0.001    0.000      0.585 f
  col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/U19/Z (MUX2D0)    0.047    0.098     0.682 f
  col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[15] (net)     1    0.001    0.000    0.682 f
  col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[15] (fifo_mux_2_1_bw22_simd1_115)    0.000    0.682 f
  col_idx_4__fifo_instance/fifo_mux_16_1a/out[15] (net)    0.001             0.000      0.682 f
  col_idx_4__fifo_instance/fifo_mux_16_1a/out[15] (fifo_mux_16_1_bw22_simd1_3)    0.000    0.682 f
  col_idx_4__fifo_instance/out[15] (net)                 0.001               0.000      0.682 f
  col_idx_4__fifo_instance/out[15] (fifo_depth16_bw22_simd1_3)               0.000      0.682 f
  n130 (net)                                             0.001               0.000      0.682 f
  U45/Z (BUFFD2)                                                   0.135     0.117      0.799 f
  out[103] (net)                                1        0.050               0.000      0.799 f
  out[103] (out)                                                   0.135     0.000      0.799 f
  data arrival time                                                                     0.799

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  output external delay                                                     -0.200      0.800
  data required time                                                                    0.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.800
  data arrival time                                                                    -0.799
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: col_idx_4__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[101] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw22_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_0 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_7 ZeroWireload   tcbn65gpluswc
  ofifo              ZeroWireload          tcbn65gpluswc
  fifo_mux_8_1_bw22_simd1_7 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw22_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw22_simd1_3 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_45 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_46 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_47 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_48 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_43 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_42 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_115 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_4__fifo_instance/rd_ptr_reg_0_/CP (DFD1)                 0.000     0.000 #    0.000 r
  col_idx_4__fifo_instance/rd_ptr_reg_0_/Q (DFD1)                  0.094     0.154      0.154 r
  col_idx_4__fifo_instance/rd_ptr[0] (net)      5        0.010               0.000      0.154 r
  col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw22_simd1_3)    0.000    0.154 r
  col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.010              0.000      0.154 r
  col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw22_simd1_6)    0.000    0.154 r
  col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.010     0.000      0.154 r
  col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD8)    0.165    0.132      0.286 r
  col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    88    0.149    0.000     0.286 r
  col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw22_simd1_45)    0.000    0.286 r
  col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.149    0.000    0.286 r
  col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U9/Z (CKMUX2D0)    0.035    0.116    0.402 f
  col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[13] (net)     1    0.001    0.000    0.402 f
  col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[13] (fifo_mux_2_1_bw22_simd1_45)    0.000    0.402 f
  col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[13] (net)    0.001    0.000    0.402 f
  col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[13] (fifo_mux_2_1_bw22_simd1_43)    0.000    0.402 f
  col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[13] (net)    0.001    0.000    0.402 f
  col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U14/Z (MUX2D0)    0.041    0.091    0.493 f
  col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[13] (net)     1    0.001    0.000    0.493 f
  col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[13] (fifo_mux_2_1_bw22_simd1_43)    0.000    0.493 f
  col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[13] (net)    0.001    0.000    0.493 f
  col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[13] (fifo_mux_2_1_bw22_simd1_42)    0.000    0.493 f
  col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[13] (net)    0.001    0.000    0.493 f
  col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U19/Z (MUX2D0)    0.041    0.092    0.585 f
  col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[13] (net)     1    0.001    0.000    0.585 f
  col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[13] (fifo_mux_2_1_bw22_simd1_42)    0.000    0.585 f
  col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[13] (net)    0.001    0.000      0.585 f
  col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[13] (fifo_mux_8_1_bw22_simd1_6)    0.000    0.585 f
  col_idx_4__fifo_instance/fifo_mux_16_1a/out_sub1[13] (net)    0.001        0.000      0.585 f
  col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[13] (fifo_mux_2_1_bw22_simd1_115)    0.000    0.585 f
  col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[13] (net)    0.001    0.000      0.585 f
  col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/U18/Z (MUX2D0)    0.047    0.098     0.682 f
  col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[13] (net)     1    0.001    0.000    0.682 f
  col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[13] (fifo_mux_2_1_bw22_simd1_115)    0.000    0.682 f
  col_idx_4__fifo_instance/fifo_mux_16_1a/out[13] (net)    0.001             0.000      0.682 f
  col_idx_4__fifo_instance/fifo_mux_16_1a/out[13] (fifo_mux_16_1_bw22_simd1_3)    0.000    0.682 f
  col_idx_4__fifo_instance/out[13] (net)                 0.001               0.000      0.682 f
  col_idx_4__fifo_instance/out[13] (fifo_depth16_bw22_simd1_3)               0.000      0.682 f
  n131 (net)                                             0.001               0.000      0.682 f
  U44/Z (BUFFD2)                                                   0.135     0.117      0.799 f
  out[101] (net)                                1        0.050               0.000      0.799 f
  out[101] (out)                                                   0.135     0.000      0.799 f
  data arrival time                                                                     0.799

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  output external delay                                                     -0.200      0.800
  data required time                                                                    0.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.800
  data arrival time                                                                    -0.799
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: col_idx_5__fifo_instance/wr_ptr_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: col_idx_5__fifo_instance/wr_ptr_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw22_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_0 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_7 ZeroWireload   tcbn65gpluswc
  ofifo              ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_5__fifo_instance/wr_ptr_reg_2_/CP (DFQD1)                0.000     0.000 #    0.000 r
  col_idx_5__fifo_instance/wr_ptr_reg_2_/Q (DFQD1)                 0.035     0.112      0.112 r
  col_idx_5__fifo_instance/wr_ptr[2] (net)      3        0.003               0.000      0.112 r
  col_idx_5__fifo_instance/U32/ZN (INVD0)                          0.051     0.041      0.153 f
  col_idx_5__fifo_instance/n29 (net)            5        0.004               0.000      0.153 f
  col_idx_5__fifo_instance/U65/ZN (AOI22D0)                        0.089     0.084      0.237 r
  col_idx_5__fifo_instance/n18 (net)            1        0.001               0.000      0.237 r
  col_idx_5__fifo_instance/U66/ZN (OAI221D0)                       0.094     0.104      0.341 f
  col_idx_5__fifo_instance/n19 (net)            1        0.001               0.000      0.341 f
  col_idx_5__fifo_instance/U67/ZN (AOI221D1)                       0.110     0.118      0.459 r
  col_idx_5__fifo_instance/n20 (net)            1        0.001               0.000      0.459 r
  col_idx_5__fifo_instance/U68/ZN (OAI221D1)                       0.099     0.091      0.550 f
  col_idx_5__fifo_instance/n21 (net)            2        0.002               0.000      0.550 f
  col_idx_5__fifo_instance/U27/ZN (AOI221D0)                       0.222     0.166      0.716 r
  col_idx_5__fifo_instance/n26 (net)            3        0.002               0.000      0.716 r
  col_idx_5__fifo_instance/U69/ZN (INVD0)                          0.064     0.058      0.774 f
  col_idx_5__fifo_instance/n30 (net)            2        0.002               0.000      0.774 f
  col_idx_5__fifo_instance/U31/ZN (OAI21D0)                        0.092     0.052      0.826 r
  col_idx_5__fifo_instance/n43 (net)            2        0.002               0.000      0.826 r
  col_idx_5__fifo_instance/U49/ZN (AOI32D0)                        0.089     0.064      0.890 f
  col_idx_5__fifo_instance/n33 (net)            1        0.001               0.000      0.890 f
  col_idx_5__fifo_instance/U63/ZN (OAI31D0)                        0.138     0.059      0.949 r
  col_idx_5__fifo_instance/n288 (net)           1        0.001               0.000      0.949 r
  col_idx_5__fifo_instance/wr_ptr_reg_4_/D (DFD1)                  0.138     0.000      0.949 r
  data arrival time                                                                     0.949

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  col_idx_5__fifo_instance/wr_ptr_reg_4_/CP (DFD1)                           0.000      1.000 r
  library setup time                                                        -0.050      0.950
  data required time                                                                    0.950
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.950
  data arrival time                                                                    -0.949
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: reset (input port clocked by clk)
  Endpoint: col_idx_6__fifo_instance/q7_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw22_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_0 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_6 ZeroWireload   tcbn65gpluswc
  ofifo              ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw22_simd1_7 ZeroWireload   tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.036     0.017      0.217 f
  reset (net)                                  32        0.035               0.000      0.217 f
  col_idx_6__fifo_instance/reset (fifo_depth16_bw22_simd1_1)                 0.000      0.217 f
  col_idx_6__fifo_instance/reset (net)                   0.035               0.000      0.217 f
  col_idx_6__fifo_instance/U72/ZN (INVD2)                          0.036     0.031      0.249 r
  col_idx_6__fifo_instance/n23 (net)            6        0.007               0.000      0.249 r
  col_idx_6__fifo_instance/U4/ZN (ND4D2)                           0.072     0.073      0.321 f
  col_idx_6__fifo_instance/n253 (net)           4        0.003               0.000      0.321 f
  col_idx_6__fifo_instance/U34/ZN (NR2D0)                          0.587     0.345      0.667 r
  col_idx_6__fifo_instance/n51 (net)           23        0.017               0.000      0.667 r
  col_idx_6__fifo_instance/U11/ZN (INVD1)                          0.204     0.184      0.851 f
  col_idx_6__fifo_instance/n52 (net)           22        0.018               0.000      0.851 f
  col_idx_6__fifo_instance/U105/Z (OA22D0)                         0.045     0.129      0.980 f
  col_idx_6__fifo_instance/n295 (net)           1        0.001               0.000      0.980 f
  col_idx_6__fifo_instance/q7_reg_0_/D (DFQD1)                     0.045     0.000      0.980 f
  data arrival time                                                                     0.980

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  col_idx_6__fifo_instance/q7_reg_0_/CP (DFQD1)                              0.000      1.000 r
  library setup time                                                        -0.019      0.981
  data required time                                                                    0.981
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.981
  data arrival time                                                                    -0.980
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: reset (input port clocked by clk)
  Endpoint: col_idx_6__fifo_instance/q7_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw22_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_0 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_6 ZeroWireload   tcbn65gpluswc
  ofifo              ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw22_simd1_7 ZeroWireload   tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.036     0.017      0.217 f
  reset (net)                                  32        0.035               0.000      0.217 f
  col_idx_6__fifo_instance/reset (fifo_depth16_bw22_simd1_1)                 0.000      0.217 f
  col_idx_6__fifo_instance/reset (net)                   0.035               0.000      0.217 f
  col_idx_6__fifo_instance/U72/ZN (INVD2)                          0.036     0.031      0.249 r
  col_idx_6__fifo_instance/n23 (net)            6        0.007               0.000      0.249 r
  col_idx_6__fifo_instance/U4/ZN (ND4D2)                           0.072     0.073      0.321 f
  col_idx_6__fifo_instance/n253 (net)           4        0.003               0.000      0.321 f
  col_idx_6__fifo_instance/U34/ZN (NR2D0)                          0.587     0.345      0.667 r
  col_idx_6__fifo_instance/n51 (net)           23        0.017               0.000      0.667 r
  col_idx_6__fifo_instance/U11/ZN (INVD1)                          0.204     0.184      0.851 f
  col_idx_6__fifo_instance/n52 (net)           22        0.018               0.000      0.851 f
  col_idx_6__fifo_instance/U106/Z (OA22D0)                         0.045     0.129      0.980 f
  col_idx_6__fifo_instance/n296 (net)           1        0.001               0.000      0.980 f
  col_idx_6__fifo_instance/q7_reg_21_/D (DFQD1)                    0.045     0.000      0.980 f
  data arrival time                                                                     0.980

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  col_idx_6__fifo_instance/q7_reg_21_/CP (DFQD1)                             0.000      1.000 r
  library setup time                                                        -0.019      0.981
  data required time                                                                    0.981
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.981
  data arrival time                                                                    -0.980
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: reset (input port clocked by clk)
  Endpoint: col_idx_6__fifo_instance/q7_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw22_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_0 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_6 ZeroWireload   tcbn65gpluswc
  ofifo              ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw22_simd1_7 ZeroWireload   tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.036     0.017      0.217 f
  reset (net)                                  32        0.035               0.000      0.217 f
  col_idx_6__fifo_instance/reset (fifo_depth16_bw22_simd1_1)                 0.000      0.217 f
  col_idx_6__fifo_instance/reset (net)                   0.035               0.000      0.217 f
  col_idx_6__fifo_instance/U72/ZN (INVD2)                          0.036     0.031      0.249 r
  col_idx_6__fifo_instance/n23 (net)            6        0.007               0.000      0.249 r
  col_idx_6__fifo_instance/U4/ZN (ND4D2)                           0.072     0.073      0.321 f
  col_idx_6__fifo_instance/n253 (net)           4        0.003               0.000      0.321 f
  col_idx_6__fifo_instance/U34/ZN (NR2D0)                          0.587     0.345      0.667 r
  col_idx_6__fifo_instance/n51 (net)           23        0.017               0.000      0.667 r
  col_idx_6__fifo_instance/U11/ZN (INVD1)                          0.204     0.184      0.851 f
  col_idx_6__fifo_instance/n52 (net)           22        0.018               0.000      0.851 f
  col_idx_6__fifo_instance/U107/Z (OA22D0)                         0.045     0.129      0.980 f
  col_idx_6__fifo_instance/n297 (net)           1        0.001               0.000      0.980 f
  col_idx_6__fifo_instance/q7_reg_20_/D (DFQD1)                    0.045     0.000      0.980 f
  data arrival time                                                                     0.980

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  col_idx_6__fifo_instance/q7_reg_20_/CP (DFQD1)                             0.000      1.000 r
  library setup time                                                        -0.019      0.981
  data required time                                                                    0.981
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.981
  data arrival time                                                                    -0.980
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: reset (input port clocked by clk)
  Endpoint: col_idx_6__fifo_instance/q7_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw22_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_0 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_6 ZeroWireload   tcbn65gpluswc
  ofifo              ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw22_simd1_7 ZeroWireload   tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.036     0.017      0.217 f
  reset (net)                                  32        0.035               0.000      0.217 f
  col_idx_6__fifo_instance/reset (fifo_depth16_bw22_simd1_1)                 0.000      0.217 f
  col_idx_6__fifo_instance/reset (net)                   0.035               0.000      0.217 f
  col_idx_6__fifo_instance/U72/ZN (INVD2)                          0.036     0.031      0.249 r
  col_idx_6__fifo_instance/n23 (net)            6        0.007               0.000      0.249 r
  col_idx_6__fifo_instance/U4/ZN (ND4D2)                           0.072     0.073      0.321 f
  col_idx_6__fifo_instance/n253 (net)           4        0.003               0.000      0.321 f
  col_idx_6__fifo_instance/U34/ZN (NR2D0)                          0.587     0.345      0.667 r
  col_idx_6__fifo_instance/n51 (net)           23        0.017               0.000      0.667 r
  col_idx_6__fifo_instance/U11/ZN (INVD1)                          0.204     0.184      0.851 f
  col_idx_6__fifo_instance/n52 (net)           22        0.018               0.000      0.851 f
  col_idx_6__fifo_instance/U108/Z (OA22D0)                         0.045     0.129      0.980 f
  col_idx_6__fifo_instance/n298 (net)           1        0.001               0.000      0.980 f
  col_idx_6__fifo_instance/q7_reg_19_/D (DFQD1)                    0.045     0.000      0.980 f
  data arrival time                                                                     0.980

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  col_idx_6__fifo_instance/q7_reg_19_/CP (DFQD1)                             0.000      1.000 r
  library setup time                                                        -0.019      0.981
  data required time                                                                    0.981
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.981
  data arrival time                                                                    -0.980
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: reset (input port clocked by clk)
  Endpoint: col_idx_6__fifo_instance/q7_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw22_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_0 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_6 ZeroWireload   tcbn65gpluswc
  ofifo              ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw22_simd1_7 ZeroWireload   tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.036     0.017      0.217 f
  reset (net)                                  32        0.035               0.000      0.217 f
  col_idx_6__fifo_instance/reset (fifo_depth16_bw22_simd1_1)                 0.000      0.217 f
  col_idx_6__fifo_instance/reset (net)                   0.035               0.000      0.217 f
  col_idx_6__fifo_instance/U72/ZN (INVD2)                          0.036     0.031      0.249 r
  col_idx_6__fifo_instance/n23 (net)            6        0.007               0.000      0.249 r
  col_idx_6__fifo_instance/U4/ZN (ND4D2)                           0.072     0.073      0.321 f
  col_idx_6__fifo_instance/n253 (net)           4        0.003               0.000      0.321 f
  col_idx_6__fifo_instance/U34/ZN (NR2D0)                          0.587     0.345      0.667 r
  col_idx_6__fifo_instance/n51 (net)           23        0.017               0.000      0.667 r
  col_idx_6__fifo_instance/U11/ZN (INVD1)                          0.204     0.184      0.851 f
  col_idx_6__fifo_instance/n52 (net)           22        0.018               0.000      0.851 f
  col_idx_6__fifo_instance/U109/Z (OA22D0)                         0.045     0.129      0.980 f
  col_idx_6__fifo_instance/n299 (net)           1        0.001               0.000      0.980 f
  col_idx_6__fifo_instance/q7_reg_18_/D (DFQD1)                    0.045     0.000      0.980 f
  data arrival time                                                                     0.980

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  col_idx_6__fifo_instance/q7_reg_18_/CP (DFQD1)                             0.000      1.000 r
  library setup time                                                        -0.019      0.981
  data required time                                                                    0.981
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.981
  data arrival time                                                                    -0.980
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: reset (input port clocked by clk)
  Endpoint: col_idx_6__fifo_instance/q7_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw22_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_0 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_6 ZeroWireload   tcbn65gpluswc
  ofifo              ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw22_simd1_7 ZeroWireload   tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.036     0.017      0.217 f
  reset (net)                                  32        0.035               0.000      0.217 f
  col_idx_6__fifo_instance/reset (fifo_depth16_bw22_simd1_1)                 0.000      0.217 f
  col_idx_6__fifo_instance/reset (net)                   0.035               0.000      0.217 f
  col_idx_6__fifo_instance/U72/ZN (INVD2)                          0.036     0.031      0.249 r
  col_idx_6__fifo_instance/n23 (net)            6        0.007               0.000      0.249 r
  col_idx_6__fifo_instance/U4/ZN (ND4D2)                           0.072     0.073      0.321 f
  col_idx_6__fifo_instance/n253 (net)           4        0.003               0.000      0.321 f
  col_idx_6__fifo_instance/U34/ZN (NR2D0)                          0.587     0.345      0.667 r
  col_idx_6__fifo_instance/n51 (net)           23        0.017               0.000      0.667 r
  col_idx_6__fifo_instance/U11/ZN (INVD1)                          0.204     0.184      0.851 f
  col_idx_6__fifo_instance/n52 (net)           22        0.018               0.000      0.851 f
  col_idx_6__fifo_instance/U110/Z (OA22D0)                         0.045     0.129      0.980 f
  col_idx_6__fifo_instance/n300 (net)           1        0.001               0.000      0.980 f
  col_idx_6__fifo_instance/q7_reg_17_/D (DFQD1)                    0.045     0.000      0.980 f
  data arrival time                                                                     0.980

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  col_idx_6__fifo_instance/q7_reg_17_/CP (DFQD1)                             0.000      1.000 r
  library setup time                                                        -0.019      0.981
  data required time                                                                    0.981
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.981
  data arrival time                                                                    -0.980
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: reset (input port clocked by clk)
  Endpoint: col_idx_6__fifo_instance/q7_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw22_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_0 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_6 ZeroWireload   tcbn65gpluswc
  ofifo              ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw22_simd1_7 ZeroWireload   tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.036     0.017      0.217 f
  reset (net)                                  32        0.035               0.000      0.217 f
  col_idx_6__fifo_instance/reset (fifo_depth16_bw22_simd1_1)                 0.000      0.217 f
  col_idx_6__fifo_instance/reset (net)                   0.035               0.000      0.217 f
  col_idx_6__fifo_instance/U72/ZN (INVD2)                          0.036     0.031      0.249 r
  col_idx_6__fifo_instance/n23 (net)            6        0.007               0.000      0.249 r
  col_idx_6__fifo_instance/U4/ZN (ND4D2)                           0.072     0.073      0.321 f
  col_idx_6__fifo_instance/n253 (net)           4        0.003               0.000      0.321 f
  col_idx_6__fifo_instance/U34/ZN (NR2D0)                          0.587     0.345      0.667 r
  col_idx_6__fifo_instance/n51 (net)           23        0.017               0.000      0.667 r
  col_idx_6__fifo_instance/U11/ZN (INVD1)                          0.204     0.184      0.851 f
  col_idx_6__fifo_instance/n52 (net)           22        0.018               0.000      0.851 f
  col_idx_6__fifo_instance/U111/Z (OA22D0)                         0.045     0.129      0.980 f
  col_idx_6__fifo_instance/n301 (net)           1        0.001               0.000      0.980 f
  col_idx_6__fifo_instance/q7_reg_16_/D (DFQD1)                    0.045     0.000      0.980 f
  data arrival time                                                                     0.980

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  col_idx_6__fifo_instance/q7_reg_16_/CP (DFQD1)                             0.000      1.000 r
  library setup time                                                        -0.019      0.981
  data required time                                                                    0.981
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.981
  data arrival time                                                                    -0.980
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: reset (input port clocked by clk)
  Endpoint: col_idx_6__fifo_instance/q7_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw22_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_0 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_6 ZeroWireload   tcbn65gpluswc
  ofifo              ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw22_simd1_7 ZeroWireload   tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.036     0.017      0.217 f
  reset (net)                                  32        0.035               0.000      0.217 f
  col_idx_6__fifo_instance/reset (fifo_depth16_bw22_simd1_1)                 0.000      0.217 f
  col_idx_6__fifo_instance/reset (net)                   0.035               0.000      0.217 f
  col_idx_6__fifo_instance/U72/ZN (INVD2)                          0.036     0.031      0.249 r
  col_idx_6__fifo_instance/n23 (net)            6        0.007               0.000      0.249 r
  col_idx_6__fifo_instance/U4/ZN (ND4D2)                           0.072     0.073      0.321 f
  col_idx_6__fifo_instance/n253 (net)           4        0.003               0.000      0.321 f
  col_idx_6__fifo_instance/U34/ZN (NR2D0)                          0.587     0.345      0.667 r
  col_idx_6__fifo_instance/n51 (net)           23        0.017               0.000      0.667 r
  col_idx_6__fifo_instance/U11/ZN (INVD1)                          0.204     0.184      0.851 f
  col_idx_6__fifo_instance/n52 (net)           22        0.018               0.000      0.851 f
  col_idx_6__fifo_instance/U112/Z (OA22D0)                         0.045     0.129      0.980 f
  col_idx_6__fifo_instance/n302 (net)           1        0.001               0.000      0.980 f
  col_idx_6__fifo_instance/q7_reg_15_/D (DFQD1)                    0.045     0.000      0.980 f
  data arrival time                                                                     0.980

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  col_idx_6__fifo_instance/q7_reg_15_/CP (DFQD1)                             0.000      1.000 r
  library setup time                                                        -0.019      0.981
  data required time                                                                    0.981
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.981
  data arrival time                                                                    -0.980
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: reset (input port clocked by clk)
  Endpoint: col_idx_6__fifo_instance/q7_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw22_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_0 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_6 ZeroWireload   tcbn65gpluswc
  ofifo              ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw22_simd1_7 ZeroWireload   tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.036     0.017      0.217 f
  reset (net)                                  32        0.035               0.000      0.217 f
  col_idx_6__fifo_instance/reset (fifo_depth16_bw22_simd1_1)                 0.000      0.217 f
  col_idx_6__fifo_instance/reset (net)                   0.035               0.000      0.217 f
  col_idx_6__fifo_instance/U72/ZN (INVD2)                          0.036     0.031      0.249 r
  col_idx_6__fifo_instance/n23 (net)            6        0.007               0.000      0.249 r
  col_idx_6__fifo_instance/U4/ZN (ND4D2)                           0.072     0.073      0.321 f
  col_idx_6__fifo_instance/n253 (net)           4        0.003               0.000      0.321 f
  col_idx_6__fifo_instance/U34/ZN (NR2D0)                          0.587     0.345      0.667 r
  col_idx_6__fifo_instance/n51 (net)           23        0.017               0.000      0.667 r
  col_idx_6__fifo_instance/U11/ZN (INVD1)                          0.204     0.184      0.851 f
  col_idx_6__fifo_instance/n52 (net)           22        0.018               0.000      0.851 f
  col_idx_6__fifo_instance/U113/Z (OA22D0)                         0.045     0.129      0.980 f
  col_idx_6__fifo_instance/n303 (net)           1        0.001               0.000      0.980 f
  col_idx_6__fifo_instance/q7_reg_14_/D (DFQD1)                    0.045     0.000      0.980 f
  data arrival time                                                                     0.980

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  col_idx_6__fifo_instance/q7_reg_14_/CP (DFQD1)                             0.000      1.000 r
  library setup time                                                        -0.019      0.981
  data required time                                                                    0.981
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.981
  data arrival time                                                                    -0.980
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: reset (input port clocked by clk)
  Endpoint: col_idx_6__fifo_instance/q7_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw22_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_0 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_6 ZeroWireload   tcbn65gpluswc
  ofifo              ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw22_simd1_7 ZeroWireload   tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.036     0.017      0.217 f
  reset (net)                                  32        0.035               0.000      0.217 f
  col_idx_6__fifo_instance/reset (fifo_depth16_bw22_simd1_1)                 0.000      0.217 f
  col_idx_6__fifo_instance/reset (net)                   0.035               0.000      0.217 f
  col_idx_6__fifo_instance/U72/ZN (INVD2)                          0.036     0.031      0.249 r
  col_idx_6__fifo_instance/n23 (net)            6        0.007               0.000      0.249 r
  col_idx_6__fifo_instance/U4/ZN (ND4D2)                           0.072     0.073      0.321 f
  col_idx_6__fifo_instance/n253 (net)           4        0.003               0.000      0.321 f
  col_idx_6__fifo_instance/U34/ZN (NR2D0)                          0.587     0.345      0.667 r
  col_idx_6__fifo_instance/n51 (net)           23        0.017               0.000      0.667 r
  col_idx_6__fifo_instance/U11/ZN (INVD1)                          0.204     0.184      0.851 f
  col_idx_6__fifo_instance/n52 (net)           22        0.018               0.000      0.851 f
  col_idx_6__fifo_instance/U114/Z (OA22D0)                         0.045     0.129      0.980 f
  col_idx_6__fifo_instance/n304 (net)           1        0.001               0.000      0.980 f
  col_idx_6__fifo_instance/q7_reg_13_/D (DFQD1)                    0.045     0.000      0.980 f
  data arrival time                                                                     0.980

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  col_idx_6__fifo_instance/q7_reg_13_/CP (DFQD1)                             0.000      1.000 r
  library setup time                                                        -0.019      0.981
  data required time                                                                    0.981
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.981
  data arrival time                                                                    -0.980
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: reset (input port clocked by clk)
  Endpoint: col_idx_6__fifo_instance/q7_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw22_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_0 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_6 ZeroWireload   tcbn65gpluswc
  ofifo              ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw22_simd1_7 ZeroWireload   tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.036     0.017      0.217 f
  reset (net)                                  32        0.035               0.000      0.217 f
  col_idx_6__fifo_instance/reset (fifo_depth16_bw22_simd1_1)                 0.000      0.217 f
  col_idx_6__fifo_instance/reset (net)                   0.035               0.000      0.217 f
  col_idx_6__fifo_instance/U72/ZN (INVD2)                          0.036     0.031      0.249 r
  col_idx_6__fifo_instance/n23 (net)            6        0.007               0.000      0.249 r
  col_idx_6__fifo_instance/U4/ZN (ND4D2)                           0.072     0.073      0.321 f
  col_idx_6__fifo_instance/n253 (net)           4        0.003               0.000      0.321 f
  col_idx_6__fifo_instance/U34/ZN (NR2D0)                          0.587     0.345      0.667 r
  col_idx_6__fifo_instance/n51 (net)           23        0.017               0.000      0.667 r
  col_idx_6__fifo_instance/U11/ZN (INVD1)                          0.204     0.184      0.851 f
  col_idx_6__fifo_instance/n52 (net)           22        0.018               0.000      0.851 f
  col_idx_6__fifo_instance/U115/Z (OA22D0)                         0.045     0.129      0.980 f
  col_idx_6__fifo_instance/n305 (net)           1        0.001               0.000      0.980 f
  col_idx_6__fifo_instance/q7_reg_12_/D (DFQD1)                    0.045     0.000      0.980 f
  data arrival time                                                                     0.980

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  col_idx_6__fifo_instance/q7_reg_12_/CP (DFQD1)                             0.000      1.000 r
  library setup time                                                        -0.019      0.981
  data required time                                                                    0.981
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.981
  data arrival time                                                                    -0.980
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: reset (input port clocked by clk)
  Endpoint: col_idx_6__fifo_instance/q7_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw22_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_0 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_6 ZeroWireload   tcbn65gpluswc
  ofifo              ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw22_simd1_7 ZeroWireload   tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.036     0.017      0.217 f
  reset (net)                                  32        0.035               0.000      0.217 f
  col_idx_6__fifo_instance/reset (fifo_depth16_bw22_simd1_1)                 0.000      0.217 f
  col_idx_6__fifo_instance/reset (net)                   0.035               0.000      0.217 f
  col_idx_6__fifo_instance/U72/ZN (INVD2)                          0.036     0.031      0.249 r
  col_idx_6__fifo_instance/n23 (net)            6        0.007               0.000      0.249 r
  col_idx_6__fifo_instance/U4/ZN (ND4D2)                           0.072     0.073      0.321 f
  col_idx_6__fifo_instance/n253 (net)           4        0.003               0.000      0.321 f
  col_idx_6__fifo_instance/U34/ZN (NR2D0)                          0.587     0.345      0.667 r
  col_idx_6__fifo_instance/n51 (net)           23        0.017               0.000      0.667 r
  col_idx_6__fifo_instance/U11/ZN (INVD1)                          0.204     0.184      0.851 f
  col_idx_6__fifo_instance/n52 (net)           22        0.018               0.000      0.851 f
  col_idx_6__fifo_instance/U116/Z (OA22D0)                         0.045     0.129      0.980 f
  col_idx_6__fifo_instance/n306 (net)           1        0.001               0.000      0.980 f
  col_idx_6__fifo_instance/q7_reg_11_/D (DFQD1)                    0.045     0.000      0.980 f
  data arrival time                                                                     0.980

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  col_idx_6__fifo_instance/q7_reg_11_/CP (DFQD1)                             0.000      1.000 r
  library setup time                                                        -0.019      0.981
  data required time                                                                    0.981
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.981
  data arrival time                                                                    -0.980
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: reset (input port clocked by clk)
  Endpoint: col_idx_6__fifo_instance/q7_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw22_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_0 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_6 ZeroWireload   tcbn65gpluswc
  ofifo              ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw22_simd1_7 ZeroWireload   tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.036     0.017      0.217 f
  reset (net)                                  32        0.035               0.000      0.217 f
  col_idx_6__fifo_instance/reset (fifo_depth16_bw22_simd1_1)                 0.000      0.217 f
  col_idx_6__fifo_instance/reset (net)                   0.035               0.000      0.217 f
  col_idx_6__fifo_instance/U72/ZN (INVD2)                          0.036     0.031      0.249 r
  col_idx_6__fifo_instance/n23 (net)            6        0.007               0.000      0.249 r
  col_idx_6__fifo_instance/U4/ZN (ND4D2)                           0.072     0.073      0.321 f
  col_idx_6__fifo_instance/n253 (net)           4        0.003               0.000      0.321 f
  col_idx_6__fifo_instance/U34/ZN (NR2D0)                          0.587     0.345      0.667 r
  col_idx_6__fifo_instance/n51 (net)           23        0.017               0.000      0.667 r
  col_idx_6__fifo_instance/U11/ZN (INVD1)                          0.204     0.184      0.851 f
  col_idx_6__fifo_instance/n52 (net)           22        0.018               0.000      0.851 f
  col_idx_6__fifo_instance/U117/Z (OA22D0)                         0.045     0.129      0.980 f
  col_idx_6__fifo_instance/n307 (net)           1        0.001               0.000      0.980 f
  col_idx_6__fifo_instance/q7_reg_10_/D (DFQD1)                    0.045     0.000      0.980 f
  data arrival time                                                                     0.980

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  col_idx_6__fifo_instance/q7_reg_10_/CP (DFQD1)                             0.000      1.000 r
  library setup time                                                        -0.019      0.981
  data required time                                                                    0.981
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.981
  data arrival time                                                                    -0.980
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: reset (input port clocked by clk)
  Endpoint: col_idx_6__fifo_instance/q7_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw22_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_0 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_6 ZeroWireload   tcbn65gpluswc
  ofifo              ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw22_simd1_7 ZeroWireload   tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.036     0.017      0.217 f
  reset (net)                                  32        0.035               0.000      0.217 f
  col_idx_6__fifo_instance/reset (fifo_depth16_bw22_simd1_1)                 0.000      0.217 f
  col_idx_6__fifo_instance/reset (net)                   0.035               0.000      0.217 f
  col_idx_6__fifo_instance/U72/ZN (INVD2)                          0.036     0.031      0.249 r
  col_idx_6__fifo_instance/n23 (net)            6        0.007               0.000      0.249 r
  col_idx_6__fifo_instance/U4/ZN (ND4D2)                           0.072     0.073      0.321 f
  col_idx_6__fifo_instance/n253 (net)           4        0.003               0.000      0.321 f
  col_idx_6__fifo_instance/U34/ZN (NR2D0)                          0.587     0.345      0.667 r
  col_idx_6__fifo_instance/n51 (net)           23        0.017               0.000      0.667 r
  col_idx_6__fifo_instance/U11/ZN (INVD1)                          0.204     0.184      0.851 f
  col_idx_6__fifo_instance/n52 (net)           22        0.018               0.000      0.851 f
  col_idx_6__fifo_instance/U118/Z (OA22D0)                         0.045     0.129      0.980 f
  col_idx_6__fifo_instance/n308 (net)           1        0.001               0.000      0.980 f
  col_idx_6__fifo_instance/q7_reg_9_/D (DFQD1)                     0.045     0.000      0.980 f
  data arrival time                                                                     0.980

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  col_idx_6__fifo_instance/q7_reg_9_/CP (DFQD1)                              0.000      1.000 r
  library setup time                                                        -0.019      0.981
  data required time                                                                    0.981
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.981
  data arrival time                                                                    -0.980
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: reset (input port clocked by clk)
  Endpoint: col_idx_6__fifo_instance/q7_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw22_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_0 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_6 ZeroWireload   tcbn65gpluswc
  ofifo              ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw22_simd1_7 ZeroWireload   tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.036     0.017      0.217 f
  reset (net)                                  32        0.035               0.000      0.217 f
  col_idx_6__fifo_instance/reset (fifo_depth16_bw22_simd1_1)                 0.000      0.217 f
  col_idx_6__fifo_instance/reset (net)                   0.035               0.000      0.217 f
  col_idx_6__fifo_instance/U72/ZN (INVD2)                          0.036     0.031      0.249 r
  col_idx_6__fifo_instance/n23 (net)            6        0.007               0.000      0.249 r
  col_idx_6__fifo_instance/U4/ZN (ND4D2)                           0.072     0.073      0.321 f
  col_idx_6__fifo_instance/n253 (net)           4        0.003               0.000      0.321 f
  col_idx_6__fifo_instance/U34/ZN (NR2D0)                          0.587     0.345      0.667 r
  col_idx_6__fifo_instance/n51 (net)           23        0.017               0.000      0.667 r
  col_idx_6__fifo_instance/U11/ZN (INVD1)                          0.204     0.184      0.851 f
  col_idx_6__fifo_instance/n52 (net)           22        0.018               0.000      0.851 f
  col_idx_6__fifo_instance/U119/Z (OA22D0)                         0.045     0.129      0.980 f
  col_idx_6__fifo_instance/n309 (net)           1        0.001               0.000      0.980 f
  col_idx_6__fifo_instance/q7_reg_8_/D (DFQD1)                     0.045     0.000      0.980 f
  data arrival time                                                                     0.980

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  col_idx_6__fifo_instance/q7_reg_8_/CP (DFQD1)                              0.000      1.000 r
  library setup time                                                        -0.019      0.981
  data required time                                                                    0.981
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.981
  data arrival time                                                                    -0.980
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: reset (input port clocked by clk)
  Endpoint: col_idx_6__fifo_instance/q7_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw22_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_0 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_6 ZeroWireload   tcbn65gpluswc
  ofifo              ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw22_simd1_7 ZeroWireload   tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.036     0.017      0.217 f
  reset (net)                                  32        0.035               0.000      0.217 f
  col_idx_6__fifo_instance/reset (fifo_depth16_bw22_simd1_1)                 0.000      0.217 f
  col_idx_6__fifo_instance/reset (net)                   0.035               0.000      0.217 f
  col_idx_6__fifo_instance/U72/ZN (INVD2)                          0.036     0.031      0.249 r
  col_idx_6__fifo_instance/n23 (net)            6        0.007               0.000      0.249 r
  col_idx_6__fifo_instance/U4/ZN (ND4D2)                           0.072     0.073      0.321 f
  col_idx_6__fifo_instance/n253 (net)           4        0.003               0.000      0.321 f
  col_idx_6__fifo_instance/U34/ZN (NR2D0)                          0.587     0.345      0.667 r
  col_idx_6__fifo_instance/n51 (net)           23        0.017               0.000      0.667 r
  col_idx_6__fifo_instance/U11/ZN (INVD1)                          0.204     0.184      0.851 f
  col_idx_6__fifo_instance/n52 (net)           22        0.018               0.000      0.851 f
  col_idx_6__fifo_instance/U120/Z (OA22D0)                         0.045     0.129      0.980 f
  col_idx_6__fifo_instance/n310 (net)           1        0.001               0.000      0.980 f
  col_idx_6__fifo_instance/q7_reg_7_/D (DFQD1)                     0.045     0.000      0.980 f
  data arrival time                                                                     0.980

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  col_idx_6__fifo_instance/q7_reg_7_/CP (DFQD1)                              0.000      1.000 r
  library setup time                                                        -0.019      0.981
  data required time                                                                    0.981
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.981
  data arrival time                                                                    -0.980
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: reset (input port clocked by clk)
  Endpoint: col_idx_6__fifo_instance/q7_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw22_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_0 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_6 ZeroWireload   tcbn65gpluswc
  ofifo              ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw22_simd1_7 ZeroWireload   tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.036     0.017      0.217 f
  reset (net)                                  32        0.035               0.000      0.217 f
  col_idx_6__fifo_instance/reset (fifo_depth16_bw22_simd1_1)                 0.000      0.217 f
  col_idx_6__fifo_instance/reset (net)                   0.035               0.000      0.217 f
  col_idx_6__fifo_instance/U72/ZN (INVD2)                          0.036     0.031      0.249 r
  col_idx_6__fifo_instance/n23 (net)            6        0.007               0.000      0.249 r
  col_idx_6__fifo_instance/U4/ZN (ND4D2)                           0.072     0.073      0.321 f
  col_idx_6__fifo_instance/n253 (net)           4        0.003               0.000      0.321 f
  col_idx_6__fifo_instance/U34/ZN (NR2D0)                          0.587     0.345      0.667 r
  col_idx_6__fifo_instance/n51 (net)           23        0.017               0.000      0.667 r
  col_idx_6__fifo_instance/U11/ZN (INVD1)                          0.204     0.184      0.851 f
  col_idx_6__fifo_instance/n52 (net)           22        0.018               0.000      0.851 f
  col_idx_6__fifo_instance/U121/Z (OA22D0)                         0.045     0.129      0.980 f
  col_idx_6__fifo_instance/n311 (net)           1        0.001               0.000      0.980 f
  col_idx_6__fifo_instance/q7_reg_6_/D (DFQD1)                     0.045     0.000      0.980 f
  data arrival time                                                                     0.980

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  col_idx_6__fifo_instance/q7_reg_6_/CP (DFQD1)                              0.000      1.000 r
  library setup time                                                        -0.019      0.981
  data required time                                                                    0.981
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.981
  data arrival time                                                                    -0.980
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: reset (input port clocked by clk)
  Endpoint: col_idx_6__fifo_instance/q7_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw22_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_0 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_6 ZeroWireload   tcbn65gpluswc
  ofifo              ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw22_simd1_7 ZeroWireload   tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.036     0.017      0.217 f
  reset (net)                                  32        0.035               0.000      0.217 f
  col_idx_6__fifo_instance/reset (fifo_depth16_bw22_simd1_1)                 0.000      0.217 f
  col_idx_6__fifo_instance/reset (net)                   0.035               0.000      0.217 f
  col_idx_6__fifo_instance/U72/ZN (INVD2)                          0.036     0.031      0.249 r
  col_idx_6__fifo_instance/n23 (net)            6        0.007               0.000      0.249 r
  col_idx_6__fifo_instance/U4/ZN (ND4D2)                           0.072     0.073      0.321 f
  col_idx_6__fifo_instance/n253 (net)           4        0.003               0.000      0.321 f
  col_idx_6__fifo_instance/U34/ZN (NR2D0)                          0.587     0.345      0.667 r
  col_idx_6__fifo_instance/n51 (net)           23        0.017               0.000      0.667 r
  col_idx_6__fifo_instance/U11/ZN (INVD1)                          0.204     0.184      0.851 f
  col_idx_6__fifo_instance/n52 (net)           22        0.018               0.000      0.851 f
  col_idx_6__fifo_instance/U122/Z (OA22D0)                         0.045     0.129      0.980 f
  col_idx_6__fifo_instance/n312 (net)           1        0.001               0.000      0.980 f
  col_idx_6__fifo_instance/q7_reg_5_/D (DFQD1)                     0.045     0.000      0.980 f
  data arrival time                                                                     0.980

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  col_idx_6__fifo_instance/q7_reg_5_/CP (DFQD1)                              0.000      1.000 r
  library setup time                                                        -0.019      0.981
  data required time                                                                    0.981
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.981
  data arrival time                                                                    -0.980
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: reset (input port clocked by clk)
  Endpoint: col_idx_6__fifo_instance/q7_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw22_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_0 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_6 ZeroWireload   tcbn65gpluswc
  ofifo              ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw22_simd1_7 ZeroWireload   tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.036     0.017      0.217 f
  reset (net)                                  32        0.035               0.000      0.217 f
  col_idx_6__fifo_instance/reset (fifo_depth16_bw22_simd1_1)                 0.000      0.217 f
  col_idx_6__fifo_instance/reset (net)                   0.035               0.000      0.217 f
  col_idx_6__fifo_instance/U72/ZN (INVD2)                          0.036     0.031      0.249 r
  col_idx_6__fifo_instance/n23 (net)            6        0.007               0.000      0.249 r
  col_idx_6__fifo_instance/U4/ZN (ND4D2)                           0.072     0.073      0.321 f
  col_idx_6__fifo_instance/n253 (net)           4        0.003               0.000      0.321 f
  col_idx_6__fifo_instance/U34/ZN (NR2D0)                          0.587     0.345      0.667 r
  col_idx_6__fifo_instance/n51 (net)           23        0.017               0.000      0.667 r
  col_idx_6__fifo_instance/U11/ZN (INVD1)                          0.204     0.184      0.851 f
  col_idx_6__fifo_instance/n52 (net)           22        0.018               0.000      0.851 f
  col_idx_6__fifo_instance/U123/Z (OA22D0)                         0.045     0.129      0.980 f
  col_idx_6__fifo_instance/n313 (net)           1        0.001               0.000      0.980 f
  col_idx_6__fifo_instance/q7_reg_4_/D (DFQD1)                     0.045     0.000      0.980 f
  data arrival time                                                                     0.980

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  col_idx_6__fifo_instance/q7_reg_4_/CP (DFQD1)                              0.000      1.000 r
  library setup time                                                        -0.019      0.981
  data required time                                                                    0.981
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.981
  data arrival time                                                                    -0.980
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: reset (input port clocked by clk)
  Endpoint: col_idx_6__fifo_instance/q7_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw22_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_0 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_6 ZeroWireload   tcbn65gpluswc
  ofifo              ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw22_simd1_7 ZeroWireload   tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.036     0.017      0.217 f
  reset (net)                                  32        0.035               0.000      0.217 f
  col_idx_6__fifo_instance/reset (fifo_depth16_bw22_simd1_1)                 0.000      0.217 f
  col_idx_6__fifo_instance/reset (net)                   0.035               0.000      0.217 f
  col_idx_6__fifo_instance/U72/ZN (INVD2)                          0.036     0.031      0.249 r
  col_idx_6__fifo_instance/n23 (net)            6        0.007               0.000      0.249 r
  col_idx_6__fifo_instance/U4/ZN (ND4D2)                           0.072     0.073      0.321 f
  col_idx_6__fifo_instance/n253 (net)           4        0.003               0.000      0.321 f
  col_idx_6__fifo_instance/U34/ZN (NR2D0)                          0.587     0.345      0.667 r
  col_idx_6__fifo_instance/n51 (net)           23        0.017               0.000      0.667 r
  col_idx_6__fifo_instance/U11/ZN (INVD1)                          0.204     0.184      0.851 f
  col_idx_6__fifo_instance/n52 (net)           22        0.018               0.000      0.851 f
  col_idx_6__fifo_instance/U124/Z (OA22D0)                         0.045     0.129      0.980 f
  col_idx_6__fifo_instance/n314 (net)           1        0.001               0.000      0.980 f
  col_idx_6__fifo_instance/q7_reg_3_/D (DFQD1)                     0.045     0.000      0.980 f
  data arrival time                                                                     0.980

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  col_idx_6__fifo_instance/q7_reg_3_/CP (DFQD1)                              0.000      1.000 r
  library setup time                                                        -0.019      0.981
  data required time                                                                    0.981
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.981
  data arrival time                                                                    -0.980
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: reset (input port clocked by clk)
  Endpoint: col_idx_6__fifo_instance/q7_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw22_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_0 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_6 ZeroWireload   tcbn65gpluswc
  ofifo              ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw22_simd1_7 ZeroWireload   tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.036     0.017      0.217 f
  reset (net)                                  32        0.035               0.000      0.217 f
  col_idx_6__fifo_instance/reset (fifo_depth16_bw22_simd1_1)                 0.000      0.217 f
  col_idx_6__fifo_instance/reset (net)                   0.035               0.000      0.217 f
  col_idx_6__fifo_instance/U72/ZN (INVD2)                          0.036     0.031      0.249 r
  col_idx_6__fifo_instance/n23 (net)            6        0.007               0.000      0.249 r
  col_idx_6__fifo_instance/U4/ZN (ND4D2)                           0.072     0.073      0.321 f
  col_idx_6__fifo_instance/n253 (net)           4        0.003               0.000      0.321 f
  col_idx_6__fifo_instance/U34/ZN (NR2D0)                          0.587     0.345      0.667 r
  col_idx_6__fifo_instance/n51 (net)           23        0.017               0.000      0.667 r
  col_idx_6__fifo_instance/U11/ZN (INVD1)                          0.204     0.184      0.851 f
  col_idx_6__fifo_instance/n52 (net)           22        0.018               0.000      0.851 f
  col_idx_6__fifo_instance/U125/Z (OA22D0)                         0.045     0.129      0.980 f
  col_idx_6__fifo_instance/n315 (net)           1        0.001               0.000      0.980 f
  col_idx_6__fifo_instance/q7_reg_2_/D (DFQD1)                     0.045     0.000      0.980 f
  data arrival time                                                                     0.980

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  col_idx_6__fifo_instance/q7_reg_2_/CP (DFQD1)                              0.000      1.000 r
  library setup time                                                        -0.019      0.981
  data required time                                                                    0.981
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.981
  data arrival time                                                                    -0.980
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: reset (input port clocked by clk)
  Endpoint: col_idx_6__fifo_instance/q7_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw22_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_0 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_6 ZeroWireload   tcbn65gpluswc
  ofifo              ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw22_simd1_7 ZeroWireload   tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.036     0.017      0.217 f
  reset (net)                                  32        0.035               0.000      0.217 f
  col_idx_6__fifo_instance/reset (fifo_depth16_bw22_simd1_1)                 0.000      0.217 f
  col_idx_6__fifo_instance/reset (net)                   0.035               0.000      0.217 f
  col_idx_6__fifo_instance/U72/ZN (INVD2)                          0.036     0.031      0.249 r
  col_idx_6__fifo_instance/n23 (net)            6        0.007               0.000      0.249 r
  col_idx_6__fifo_instance/U4/ZN (ND4D2)                           0.072     0.073      0.321 f
  col_idx_6__fifo_instance/n253 (net)           4        0.003               0.000      0.321 f
  col_idx_6__fifo_instance/U34/ZN (NR2D0)                          0.587     0.345      0.667 r
  col_idx_6__fifo_instance/n51 (net)           23        0.017               0.000      0.667 r
  col_idx_6__fifo_instance/U11/ZN (INVD1)                          0.204     0.184      0.851 f
  col_idx_6__fifo_instance/n52 (net)           22        0.018               0.000      0.851 f
  col_idx_6__fifo_instance/U126/Z (OA22D0)                         0.045     0.129      0.980 f
  col_idx_6__fifo_instance/n316 (net)           1        0.001               0.000      0.980 f
  col_idx_6__fifo_instance/q7_reg_1_/D (DFQD1)                     0.045     0.000      0.980 f
  data arrival time                                                                     0.980

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  col_idx_6__fifo_instance/q7_reg_1_/CP (DFQD1)                              0.000      1.000 r
  library setup time                                                        -0.019      0.981
  data required time                                                                    0.981
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.981
  data arrival time                                                                    -0.980
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: reset (input port clocked by clk)
  Endpoint: col_idx_6__fifo_instance/q5_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw22_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_0 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_6 ZeroWireload   tcbn65gpluswc
  ofifo              ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw22_simd1_7 ZeroWireload   tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.036     0.017      0.217 f
  reset (net)                                  32        0.035               0.000      0.217 f
  col_idx_6__fifo_instance/reset (fifo_depth16_bw22_simd1_1)                 0.000      0.217 f
  col_idx_6__fifo_instance/reset (net)                   0.035               0.000      0.217 f
  col_idx_6__fifo_instance/U72/ZN (INVD2)                          0.036     0.031      0.249 r
  col_idx_6__fifo_instance/n23 (net)            6        0.007               0.000      0.249 r
  col_idx_6__fifo_instance/U4/ZN (ND4D2)                           0.072     0.073      0.321 f
  col_idx_6__fifo_instance/n253 (net)           4        0.003               0.000      0.321 f
  col_idx_6__fifo_instance/U26/ZN (NR2D0)                          0.587     0.345      0.667 r
  col_idx_6__fifo_instance/n255 (net)          23        0.017               0.000      0.667 r
  col_idx_6__fifo_instance/U12/ZN (INVD1)                          0.204     0.184      0.851 f
  col_idx_6__fifo_instance/n256 (net)          22        0.018               0.000      0.851 f
  col_idx_6__fifo_instance/U237/Z (OA22D0)                         0.045     0.129      0.980 f
  col_idx_6__fifo_instance/n427 (net)           1        0.001               0.000      0.980 f
  col_idx_6__fifo_instance/q5_reg_21_/D (DFQD1)                    0.045     0.000      0.980 f
  data arrival time                                                                     0.980

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  col_idx_6__fifo_instance/q5_reg_21_/CP (DFQD1)                             0.000      1.000 r
  library setup time                                                        -0.019      0.981
  data required time                                                                    0.981
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.981
  data arrival time                                                                    -0.980
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: reset (input port clocked by clk)
  Endpoint: col_idx_6__fifo_instance/q5_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw22_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_0 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_6 ZeroWireload   tcbn65gpluswc
  ofifo              ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw22_simd1_7 ZeroWireload   tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.036     0.017      0.217 f
  reset (net)                                  32        0.035               0.000      0.217 f
  col_idx_6__fifo_instance/reset (fifo_depth16_bw22_simd1_1)                 0.000      0.217 f
  col_idx_6__fifo_instance/reset (net)                   0.035               0.000      0.217 f
  col_idx_6__fifo_instance/U72/ZN (INVD2)                          0.036     0.031      0.249 r
  col_idx_6__fifo_instance/n23 (net)            6        0.007               0.000      0.249 r
  col_idx_6__fifo_instance/U4/ZN (ND4D2)                           0.072     0.073      0.321 f
  col_idx_6__fifo_instance/n253 (net)           4        0.003               0.000      0.321 f
  col_idx_6__fifo_instance/U26/ZN (NR2D0)                          0.587     0.345      0.667 r
  col_idx_6__fifo_instance/n255 (net)          23        0.017               0.000      0.667 r
  col_idx_6__fifo_instance/U12/ZN (INVD1)                          0.204     0.184      0.851 f
  col_idx_6__fifo_instance/n256 (net)          22        0.018               0.000      0.851 f
  col_idx_6__fifo_instance/U238/Z (OA22D0)                         0.045     0.129      0.980 f
  col_idx_6__fifo_instance/n428 (net)           1        0.001               0.000      0.980 f
  col_idx_6__fifo_instance/q5_reg_20_/D (DFQD1)                    0.045     0.000      0.980 f
  data arrival time                                                                     0.980

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  col_idx_6__fifo_instance/q5_reg_20_/CP (DFQD1)                             0.000      1.000 r
  library setup time                                                        -0.019      0.981
  data required time                                                                    0.981
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.981
  data arrival time                                                                    -0.980
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: reset (input port clocked by clk)
  Endpoint: col_idx_6__fifo_instance/q5_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw22_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_0 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_6 ZeroWireload   tcbn65gpluswc
  ofifo              ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw22_simd1_7 ZeroWireload   tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.036     0.017      0.217 f
  reset (net)                                  32        0.035               0.000      0.217 f
  col_idx_6__fifo_instance/reset (fifo_depth16_bw22_simd1_1)                 0.000      0.217 f
  col_idx_6__fifo_instance/reset (net)                   0.035               0.000      0.217 f
  col_idx_6__fifo_instance/U72/ZN (INVD2)                          0.036     0.031      0.249 r
  col_idx_6__fifo_instance/n23 (net)            6        0.007               0.000      0.249 r
  col_idx_6__fifo_instance/U4/ZN (ND4D2)                           0.072     0.073      0.321 f
  col_idx_6__fifo_instance/n253 (net)           4        0.003               0.000      0.321 f
  col_idx_6__fifo_instance/U26/ZN (NR2D0)                          0.587     0.345      0.667 r
  col_idx_6__fifo_instance/n255 (net)          23        0.017               0.000      0.667 r
  col_idx_6__fifo_instance/U12/ZN (INVD1)                          0.204     0.184      0.851 f
  col_idx_6__fifo_instance/n256 (net)          22        0.018               0.000      0.851 f
  col_idx_6__fifo_instance/U239/Z (OA22D0)                         0.045     0.129      0.980 f
  col_idx_6__fifo_instance/n429 (net)           1        0.001               0.000      0.980 f
  col_idx_6__fifo_instance/q5_reg_19_/D (DFQD1)                    0.045     0.000      0.980 f
  data arrival time                                                                     0.980

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  col_idx_6__fifo_instance/q5_reg_19_/CP (DFQD1)                             0.000      1.000 r
  library setup time                                                        -0.019      0.981
  data required time                                                                    0.981
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.981
  data arrival time                                                                    -0.980
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: reset (input port clocked by clk)
  Endpoint: col_idx_6__fifo_instance/q5_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw22_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_0 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_6 ZeroWireload   tcbn65gpluswc
  ofifo              ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw22_simd1_7 ZeroWireload   tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.036     0.017      0.217 f
  reset (net)                                  32        0.035               0.000      0.217 f
  col_idx_6__fifo_instance/reset (fifo_depth16_bw22_simd1_1)                 0.000      0.217 f
  col_idx_6__fifo_instance/reset (net)                   0.035               0.000      0.217 f
  col_idx_6__fifo_instance/U72/ZN (INVD2)                          0.036     0.031      0.249 r
  col_idx_6__fifo_instance/n23 (net)            6        0.007               0.000      0.249 r
  col_idx_6__fifo_instance/U4/ZN (ND4D2)                           0.072     0.073      0.321 f
  col_idx_6__fifo_instance/n253 (net)           4        0.003               0.000      0.321 f
  col_idx_6__fifo_instance/U26/ZN (NR2D0)                          0.587     0.345      0.667 r
  col_idx_6__fifo_instance/n255 (net)          23        0.017               0.000      0.667 r
  col_idx_6__fifo_instance/U12/ZN (INVD1)                          0.204     0.184      0.851 f
  col_idx_6__fifo_instance/n256 (net)          22        0.018               0.000      0.851 f
  col_idx_6__fifo_instance/U240/Z (OA22D0)                         0.045     0.129      0.980 f
  col_idx_6__fifo_instance/n430 (net)           1        0.001               0.000      0.980 f
  col_idx_6__fifo_instance/q5_reg_18_/D (DFQD1)                    0.045     0.000      0.980 f
  data arrival time                                                                     0.980

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  col_idx_6__fifo_instance/q5_reg_18_/CP (DFQD1)                             0.000      1.000 r
  library setup time                                                        -0.019      0.981
  data required time                                                                    0.981
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.981
  data arrival time                                                                    -0.980
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: reset (input port clocked by clk)
  Endpoint: col_idx_6__fifo_instance/q5_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw22_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_0 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_6 ZeroWireload   tcbn65gpluswc
  ofifo              ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw22_simd1_7 ZeroWireload   tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.036     0.017      0.217 f
  reset (net)                                  32        0.035               0.000      0.217 f
  col_idx_6__fifo_instance/reset (fifo_depth16_bw22_simd1_1)                 0.000      0.217 f
  col_idx_6__fifo_instance/reset (net)                   0.035               0.000      0.217 f
  col_idx_6__fifo_instance/U72/ZN (INVD2)                          0.036     0.031      0.249 r
  col_idx_6__fifo_instance/n23 (net)            6        0.007               0.000      0.249 r
  col_idx_6__fifo_instance/U4/ZN (ND4D2)                           0.072     0.073      0.321 f
  col_idx_6__fifo_instance/n253 (net)           4        0.003               0.000      0.321 f
  col_idx_6__fifo_instance/U26/ZN (NR2D0)                          0.587     0.345      0.667 r
  col_idx_6__fifo_instance/n255 (net)          23        0.017               0.000      0.667 r
  col_idx_6__fifo_instance/U12/ZN (INVD1)                          0.204     0.184      0.851 f
  col_idx_6__fifo_instance/n256 (net)          22        0.018               0.000      0.851 f
  col_idx_6__fifo_instance/U241/Z (OA22D0)                         0.045     0.129      0.980 f
  col_idx_6__fifo_instance/n431 (net)           1        0.001               0.000      0.980 f
  col_idx_6__fifo_instance/q5_reg_17_/D (DFQD1)                    0.045     0.000      0.980 f
  data arrival time                                                                     0.980

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  col_idx_6__fifo_instance/q5_reg_17_/CP (DFQD1)                             0.000      1.000 r
  library setup time                                                        -0.019      0.981
  data required time                                                                    0.981
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.981
  data arrival time                                                                    -0.980
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: reset (input port clocked by clk)
  Endpoint: col_idx_6__fifo_instance/q5_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw22_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_0 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_6 ZeroWireload   tcbn65gpluswc
  ofifo              ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw22_simd1_7 ZeroWireload   tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.036     0.017      0.217 f
  reset (net)                                  32        0.035               0.000      0.217 f
  col_idx_6__fifo_instance/reset (fifo_depth16_bw22_simd1_1)                 0.000      0.217 f
  col_idx_6__fifo_instance/reset (net)                   0.035               0.000      0.217 f
  col_idx_6__fifo_instance/U72/ZN (INVD2)                          0.036     0.031      0.249 r
  col_idx_6__fifo_instance/n23 (net)            6        0.007               0.000      0.249 r
  col_idx_6__fifo_instance/U4/ZN (ND4D2)                           0.072     0.073      0.321 f
  col_idx_6__fifo_instance/n253 (net)           4        0.003               0.000      0.321 f
  col_idx_6__fifo_instance/U26/ZN (NR2D0)                          0.587     0.345      0.667 r
  col_idx_6__fifo_instance/n255 (net)          23        0.017               0.000      0.667 r
  col_idx_6__fifo_instance/U12/ZN (INVD1)                          0.204     0.184      0.851 f
  col_idx_6__fifo_instance/n256 (net)          22        0.018               0.000      0.851 f
  col_idx_6__fifo_instance/U242/Z (OA22D0)                         0.045     0.129      0.980 f
  col_idx_6__fifo_instance/n432 (net)           1        0.001               0.000      0.980 f
  col_idx_6__fifo_instance/q5_reg_16_/D (DFQD1)                    0.045     0.000      0.980 f
  data arrival time                                                                     0.980

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  col_idx_6__fifo_instance/q5_reg_16_/CP (DFQD1)                             0.000      1.000 r
  library setup time                                                        -0.019      0.981
  data required time                                                                    0.981
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.981
  data arrival time                                                                    -0.980
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: reset (input port clocked by clk)
  Endpoint: col_idx_6__fifo_instance/q5_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw22_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_0 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_6 ZeroWireload   tcbn65gpluswc
  ofifo              ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw22_simd1_7 ZeroWireload   tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.036     0.017      0.217 f
  reset (net)                                  32        0.035               0.000      0.217 f
  col_idx_6__fifo_instance/reset (fifo_depth16_bw22_simd1_1)                 0.000      0.217 f
  col_idx_6__fifo_instance/reset (net)                   0.035               0.000      0.217 f
  col_idx_6__fifo_instance/U72/ZN (INVD2)                          0.036     0.031      0.249 r
  col_idx_6__fifo_instance/n23 (net)            6        0.007               0.000      0.249 r
  col_idx_6__fifo_instance/U4/ZN (ND4D2)                           0.072     0.073      0.321 f
  col_idx_6__fifo_instance/n253 (net)           4        0.003               0.000      0.321 f
  col_idx_6__fifo_instance/U26/ZN (NR2D0)                          0.587     0.345      0.667 r
  col_idx_6__fifo_instance/n255 (net)          23        0.017               0.000      0.667 r
  col_idx_6__fifo_instance/U12/ZN (INVD1)                          0.204     0.184      0.851 f
  col_idx_6__fifo_instance/n256 (net)          22        0.018               0.000      0.851 f
  col_idx_6__fifo_instance/U243/Z (OA22D0)                         0.045     0.129      0.980 f
  col_idx_6__fifo_instance/n433 (net)           1        0.001               0.000      0.980 f
  col_idx_6__fifo_instance/q5_reg_15_/D (DFQD1)                    0.045     0.000      0.980 f
  data arrival time                                                                     0.980

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  col_idx_6__fifo_instance/q5_reg_15_/CP (DFQD1)                             0.000      1.000 r
  library setup time                                                        -0.019      0.981
  data required time                                                                    0.981
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.981
  data arrival time                                                                    -0.980
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: reset (input port clocked by clk)
  Endpoint: col_idx_6__fifo_instance/q5_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw22_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_0 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_6 ZeroWireload   tcbn65gpluswc
  ofifo              ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw22_simd1_7 ZeroWireload   tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.036     0.017      0.217 f
  reset (net)                                  32        0.035               0.000      0.217 f
  col_idx_6__fifo_instance/reset (fifo_depth16_bw22_simd1_1)                 0.000      0.217 f
  col_idx_6__fifo_instance/reset (net)                   0.035               0.000      0.217 f
  col_idx_6__fifo_instance/U72/ZN (INVD2)                          0.036     0.031      0.249 r
  col_idx_6__fifo_instance/n23 (net)            6        0.007               0.000      0.249 r
  col_idx_6__fifo_instance/U4/ZN (ND4D2)                           0.072     0.073      0.321 f
  col_idx_6__fifo_instance/n253 (net)           4        0.003               0.000      0.321 f
  col_idx_6__fifo_instance/U26/ZN (NR2D0)                          0.587     0.345      0.667 r
  col_idx_6__fifo_instance/n255 (net)          23        0.017               0.000      0.667 r
  col_idx_6__fifo_instance/U12/ZN (INVD1)                          0.204     0.184      0.851 f
  col_idx_6__fifo_instance/n256 (net)          22        0.018               0.000      0.851 f
  col_idx_6__fifo_instance/U244/Z (OA22D0)                         0.045     0.129      0.980 f
  col_idx_6__fifo_instance/n434 (net)           1        0.001               0.000      0.980 f
  col_idx_6__fifo_instance/q5_reg_14_/D (DFQD1)                    0.045     0.000      0.980 f
  data arrival time                                                                     0.980

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  col_idx_6__fifo_instance/q5_reg_14_/CP (DFQD1)                             0.000      1.000 r
  library setup time                                                        -0.019      0.981
  data required time                                                                    0.981
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.981
  data arrival time                                                                    -0.980
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: reset (input port clocked by clk)
  Endpoint: col_idx_6__fifo_instance/q5_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw22_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_0 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_6 ZeroWireload   tcbn65gpluswc
  ofifo              ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw22_simd1_7 ZeroWireload   tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.036     0.017      0.217 f
  reset (net)                                  32        0.035               0.000      0.217 f
  col_idx_6__fifo_instance/reset (fifo_depth16_bw22_simd1_1)                 0.000      0.217 f
  col_idx_6__fifo_instance/reset (net)                   0.035               0.000      0.217 f
  col_idx_6__fifo_instance/U72/ZN (INVD2)                          0.036     0.031      0.249 r
  col_idx_6__fifo_instance/n23 (net)            6        0.007               0.000      0.249 r
  col_idx_6__fifo_instance/U4/ZN (ND4D2)                           0.072     0.073      0.321 f
  col_idx_6__fifo_instance/n253 (net)           4        0.003               0.000      0.321 f
  col_idx_6__fifo_instance/U26/ZN (NR2D0)                          0.587     0.345      0.667 r
  col_idx_6__fifo_instance/n255 (net)          23        0.017               0.000      0.667 r
  col_idx_6__fifo_instance/U12/ZN (INVD1)                          0.204     0.184      0.851 f
  col_idx_6__fifo_instance/n256 (net)          22        0.018               0.000      0.851 f
  col_idx_6__fifo_instance/U245/Z (OA22D0)                         0.045     0.129      0.980 f
  col_idx_6__fifo_instance/n435 (net)           1        0.001               0.000      0.980 f
  col_idx_6__fifo_instance/q5_reg_13_/D (DFQD1)                    0.045     0.000      0.980 f
  data arrival time                                                                     0.980

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  col_idx_6__fifo_instance/q5_reg_13_/CP (DFQD1)                             0.000      1.000 r
  library setup time                                                        -0.019      0.981
  data required time                                                                    0.981
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.981
  data arrival time                                                                    -0.980
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: reset (input port clocked by clk)
  Endpoint: col_idx_6__fifo_instance/q5_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw22_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_0 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_6 ZeroWireload   tcbn65gpluswc
  ofifo              ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw22_simd1_7 ZeroWireload   tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.036     0.017      0.217 f
  reset (net)                                  32        0.035               0.000      0.217 f
  col_idx_6__fifo_instance/reset (fifo_depth16_bw22_simd1_1)                 0.000      0.217 f
  col_idx_6__fifo_instance/reset (net)                   0.035               0.000      0.217 f
  col_idx_6__fifo_instance/U72/ZN (INVD2)                          0.036     0.031      0.249 r
  col_idx_6__fifo_instance/n23 (net)            6        0.007               0.000      0.249 r
  col_idx_6__fifo_instance/U4/ZN (ND4D2)                           0.072     0.073      0.321 f
  col_idx_6__fifo_instance/n253 (net)           4        0.003               0.000      0.321 f
  col_idx_6__fifo_instance/U26/ZN (NR2D0)                          0.587     0.345      0.667 r
  col_idx_6__fifo_instance/n255 (net)          23        0.017               0.000      0.667 r
  col_idx_6__fifo_instance/U12/ZN (INVD1)                          0.204     0.184      0.851 f
  col_idx_6__fifo_instance/n256 (net)          22        0.018               0.000      0.851 f
  col_idx_6__fifo_instance/U246/Z (OA22D0)                         0.045     0.129      0.980 f
  col_idx_6__fifo_instance/n436 (net)           1        0.001               0.000      0.980 f
  col_idx_6__fifo_instance/q5_reg_12_/D (DFQD1)                    0.045     0.000      0.980 f
  data arrival time                                                                     0.980

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  col_idx_6__fifo_instance/q5_reg_12_/CP (DFQD1)                             0.000      1.000 r
  library setup time                                                        -0.019      0.981
  data required time                                                                    0.981
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.981
  data arrival time                                                                    -0.980
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: reset (input port clocked by clk)
  Endpoint: col_idx_6__fifo_instance/q5_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw22_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_0 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_6 ZeroWireload   tcbn65gpluswc
  ofifo              ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw22_simd1_7 ZeroWireload   tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.036     0.017      0.217 f
  reset (net)                                  32        0.035               0.000      0.217 f
  col_idx_6__fifo_instance/reset (fifo_depth16_bw22_simd1_1)                 0.000      0.217 f
  col_idx_6__fifo_instance/reset (net)                   0.035               0.000      0.217 f
  col_idx_6__fifo_instance/U72/ZN (INVD2)                          0.036     0.031      0.249 r
  col_idx_6__fifo_instance/n23 (net)            6        0.007               0.000      0.249 r
  col_idx_6__fifo_instance/U4/ZN (ND4D2)                           0.072     0.073      0.321 f
  col_idx_6__fifo_instance/n253 (net)           4        0.003               0.000      0.321 f
  col_idx_6__fifo_instance/U26/ZN (NR2D0)                          0.587     0.345      0.667 r
  col_idx_6__fifo_instance/n255 (net)          23        0.017               0.000      0.667 r
  col_idx_6__fifo_instance/U12/ZN (INVD1)                          0.204     0.184      0.851 f
  col_idx_6__fifo_instance/n256 (net)          22        0.018               0.000      0.851 f
  col_idx_6__fifo_instance/U247/Z (OA22D0)                         0.045     0.129      0.980 f
  col_idx_6__fifo_instance/n437 (net)           1        0.001               0.000      0.980 f
  col_idx_6__fifo_instance/q5_reg_11_/D (DFQD1)                    0.045     0.000      0.980 f
  data arrival time                                                                     0.980

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  col_idx_6__fifo_instance/q5_reg_11_/CP (DFQD1)                             0.000      1.000 r
  library setup time                                                        -0.019      0.981
  data required time                                                                    0.981
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.981
  data arrival time                                                                    -0.980
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: reset (input port clocked by clk)
  Endpoint: col_idx_6__fifo_instance/q5_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw22_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_0 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_6 ZeroWireload   tcbn65gpluswc
  ofifo              ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw22_simd1_7 ZeroWireload   tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.036     0.017      0.217 f
  reset (net)                                  32        0.035               0.000      0.217 f
  col_idx_6__fifo_instance/reset (fifo_depth16_bw22_simd1_1)                 0.000      0.217 f
  col_idx_6__fifo_instance/reset (net)                   0.035               0.000      0.217 f
  col_idx_6__fifo_instance/U72/ZN (INVD2)                          0.036     0.031      0.249 r
  col_idx_6__fifo_instance/n23 (net)            6        0.007               0.000      0.249 r
  col_idx_6__fifo_instance/U4/ZN (ND4D2)                           0.072     0.073      0.321 f
  col_idx_6__fifo_instance/n253 (net)           4        0.003               0.000      0.321 f
  col_idx_6__fifo_instance/U26/ZN (NR2D0)                          0.587     0.345      0.667 r
  col_idx_6__fifo_instance/n255 (net)          23        0.017               0.000      0.667 r
  col_idx_6__fifo_instance/U12/ZN (INVD1)                          0.204     0.184      0.851 f
  col_idx_6__fifo_instance/n256 (net)          22        0.018               0.000      0.851 f
  col_idx_6__fifo_instance/U248/Z (OA22D0)                         0.045     0.129      0.980 f
  col_idx_6__fifo_instance/n438 (net)           1        0.001               0.000      0.980 f
  col_idx_6__fifo_instance/q5_reg_10_/D (DFQD1)                    0.045     0.000      0.980 f
  data arrival time                                                                     0.980

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  col_idx_6__fifo_instance/q5_reg_10_/CP (DFQD1)                             0.000      1.000 r
  library setup time                                                        -0.019      0.981
  data required time                                                                    0.981
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.981
  data arrival time                                                                    -0.980
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: reset (input port clocked by clk)
  Endpoint: col_idx_6__fifo_instance/q5_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw22_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_0 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_6 ZeroWireload   tcbn65gpluswc
  ofifo              ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw22_simd1_7 ZeroWireload   tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.036     0.017      0.217 f
  reset (net)                                  32        0.035               0.000      0.217 f
  col_idx_6__fifo_instance/reset (fifo_depth16_bw22_simd1_1)                 0.000      0.217 f
  col_idx_6__fifo_instance/reset (net)                   0.035               0.000      0.217 f
  col_idx_6__fifo_instance/U72/ZN (INVD2)                          0.036     0.031      0.249 r
  col_idx_6__fifo_instance/n23 (net)            6        0.007               0.000      0.249 r
  col_idx_6__fifo_instance/U4/ZN (ND4D2)                           0.072     0.073      0.321 f
  col_idx_6__fifo_instance/n253 (net)           4        0.003               0.000      0.321 f
  col_idx_6__fifo_instance/U26/ZN (NR2D0)                          0.587     0.345      0.667 r
  col_idx_6__fifo_instance/n255 (net)          23        0.017               0.000      0.667 r
  col_idx_6__fifo_instance/U12/ZN (INVD1)                          0.204     0.184      0.851 f
  col_idx_6__fifo_instance/n256 (net)          22        0.018               0.000      0.851 f
  col_idx_6__fifo_instance/U249/Z (OA22D0)                         0.045     0.129      0.980 f
  col_idx_6__fifo_instance/n439 (net)           1        0.001               0.000      0.980 f
  col_idx_6__fifo_instance/q5_reg_9_/D (DFQD1)                     0.045     0.000      0.980 f
  data arrival time                                                                     0.980

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  col_idx_6__fifo_instance/q5_reg_9_/CP (DFQD1)                              0.000      1.000 r
  library setup time                                                        -0.019      0.981
  data required time                                                                    0.981
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.981
  data arrival time                                                                    -0.980
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: reset (input port clocked by clk)
  Endpoint: col_idx_6__fifo_instance/q5_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw22_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_0 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_6 ZeroWireload   tcbn65gpluswc
  ofifo              ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw22_simd1_7 ZeroWireload   tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.036     0.017      0.217 f
  reset (net)                                  32        0.035               0.000      0.217 f
  col_idx_6__fifo_instance/reset (fifo_depth16_bw22_simd1_1)                 0.000      0.217 f
  col_idx_6__fifo_instance/reset (net)                   0.035               0.000      0.217 f
  col_idx_6__fifo_instance/U72/ZN (INVD2)                          0.036     0.031      0.249 r
  col_idx_6__fifo_instance/n23 (net)            6        0.007               0.000      0.249 r
  col_idx_6__fifo_instance/U4/ZN (ND4D2)                           0.072     0.073      0.321 f
  col_idx_6__fifo_instance/n253 (net)           4        0.003               0.000      0.321 f
  col_idx_6__fifo_instance/U26/ZN (NR2D0)                          0.587     0.345      0.667 r
  col_idx_6__fifo_instance/n255 (net)          23        0.017               0.000      0.667 r
  col_idx_6__fifo_instance/U12/ZN (INVD1)                          0.204     0.184      0.851 f
  col_idx_6__fifo_instance/n256 (net)          22        0.018               0.000      0.851 f
  col_idx_6__fifo_instance/U250/Z (OA22D0)                         0.045     0.129      0.980 f
  col_idx_6__fifo_instance/n440 (net)           1        0.001               0.000      0.980 f
  col_idx_6__fifo_instance/q5_reg_8_/D (DFQD1)                     0.045     0.000      0.980 f
  data arrival time                                                                     0.980

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  col_idx_6__fifo_instance/q5_reg_8_/CP (DFQD1)                              0.000      1.000 r
  library setup time                                                        -0.019      0.981
  data required time                                                                    0.981
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.981
  data arrival time                                                                    -0.980
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: reset (input port clocked by clk)
  Endpoint: col_idx_6__fifo_instance/q5_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw22_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_0 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_6 ZeroWireload   tcbn65gpluswc
  ofifo              ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw22_simd1_7 ZeroWireload   tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.036     0.017      0.217 f
  reset (net)                                  32        0.035               0.000      0.217 f
  col_idx_6__fifo_instance/reset (fifo_depth16_bw22_simd1_1)                 0.000      0.217 f
  col_idx_6__fifo_instance/reset (net)                   0.035               0.000      0.217 f
  col_idx_6__fifo_instance/U72/ZN (INVD2)                          0.036     0.031      0.249 r
  col_idx_6__fifo_instance/n23 (net)            6        0.007               0.000      0.249 r
  col_idx_6__fifo_instance/U4/ZN (ND4D2)                           0.072     0.073      0.321 f
  col_idx_6__fifo_instance/n253 (net)           4        0.003               0.000      0.321 f
  col_idx_6__fifo_instance/U26/ZN (NR2D0)                          0.587     0.345      0.667 r
  col_idx_6__fifo_instance/n255 (net)          23        0.017               0.000      0.667 r
  col_idx_6__fifo_instance/U12/ZN (INVD1)                          0.204     0.184      0.851 f
  col_idx_6__fifo_instance/n256 (net)          22        0.018               0.000      0.851 f
  col_idx_6__fifo_instance/U251/Z (OA22D0)                         0.045     0.129      0.980 f
  col_idx_6__fifo_instance/n441 (net)           1        0.001               0.000      0.980 f
  col_idx_6__fifo_instance/q5_reg_7_/D (DFQD1)                     0.045     0.000      0.980 f
  data arrival time                                                                     0.980

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  col_idx_6__fifo_instance/q5_reg_7_/CP (DFQD1)                              0.000      1.000 r
  library setup time                                                        -0.019      0.981
  data required time                                                                    0.981
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.981
  data arrival time                                                                    -0.980
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: reset (input port clocked by clk)
  Endpoint: col_idx_6__fifo_instance/q5_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw22_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_0 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_6 ZeroWireload   tcbn65gpluswc
  ofifo              ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw22_simd1_7 ZeroWireload   tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.036     0.017      0.217 f
  reset (net)                                  32        0.035               0.000      0.217 f
  col_idx_6__fifo_instance/reset (fifo_depth16_bw22_simd1_1)                 0.000      0.217 f
  col_idx_6__fifo_instance/reset (net)                   0.035               0.000      0.217 f
  col_idx_6__fifo_instance/U72/ZN (INVD2)                          0.036     0.031      0.249 r
  col_idx_6__fifo_instance/n23 (net)            6        0.007               0.000      0.249 r
  col_idx_6__fifo_instance/U4/ZN (ND4D2)                           0.072     0.073      0.321 f
  col_idx_6__fifo_instance/n253 (net)           4        0.003               0.000      0.321 f
  col_idx_6__fifo_instance/U26/ZN (NR2D0)                          0.587     0.345      0.667 r
  col_idx_6__fifo_instance/n255 (net)          23        0.017               0.000      0.667 r
  col_idx_6__fifo_instance/U12/ZN (INVD1)                          0.204     0.184      0.851 f
  col_idx_6__fifo_instance/n256 (net)          22        0.018               0.000      0.851 f
  col_idx_6__fifo_instance/U252/Z (OA22D0)                         0.045     0.129      0.980 f
  col_idx_6__fifo_instance/n442 (net)           1        0.001               0.000      0.980 f
  col_idx_6__fifo_instance/q5_reg_6_/D (DFQD1)                     0.045     0.000      0.980 f
  data arrival time                                                                     0.980

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  col_idx_6__fifo_instance/q5_reg_6_/CP (DFQD1)                              0.000      1.000 r
  library setup time                                                        -0.019      0.981
  data required time                                                                    0.981
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.981
  data arrival time                                                                    -0.980
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: reset (input port clocked by clk)
  Endpoint: col_idx_6__fifo_instance/q5_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw22_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_0 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_6 ZeroWireload   tcbn65gpluswc
  ofifo              ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw22_simd1_7 ZeroWireload   tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.036     0.017      0.217 f
  reset (net)                                  32        0.035               0.000      0.217 f
  col_idx_6__fifo_instance/reset (fifo_depth16_bw22_simd1_1)                 0.000      0.217 f
  col_idx_6__fifo_instance/reset (net)                   0.035               0.000      0.217 f
  col_idx_6__fifo_instance/U72/ZN (INVD2)                          0.036     0.031      0.249 r
  col_idx_6__fifo_instance/n23 (net)            6        0.007               0.000      0.249 r
  col_idx_6__fifo_instance/U4/ZN (ND4D2)                           0.072     0.073      0.321 f
  col_idx_6__fifo_instance/n253 (net)           4        0.003               0.000      0.321 f
  col_idx_6__fifo_instance/U26/ZN (NR2D0)                          0.587     0.345      0.667 r
  col_idx_6__fifo_instance/n255 (net)          23        0.017               0.000      0.667 r
  col_idx_6__fifo_instance/U12/ZN (INVD1)                          0.204     0.184      0.851 f
  col_idx_6__fifo_instance/n256 (net)          22        0.018               0.000      0.851 f
  col_idx_6__fifo_instance/U253/Z (OA22D0)                         0.045     0.129      0.980 f
  col_idx_6__fifo_instance/n443 (net)           1        0.001               0.000      0.980 f
  col_idx_6__fifo_instance/q5_reg_5_/D (DFQD1)                     0.045     0.000      0.980 f
  data arrival time                                                                     0.980

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  col_idx_6__fifo_instance/q5_reg_5_/CP (DFQD1)                              0.000      1.000 r
  library setup time                                                        -0.019      0.981
  data required time                                                                    0.981
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.981
  data arrival time                                                                    -0.980
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: reset (input port clocked by clk)
  Endpoint: col_idx_6__fifo_instance/q5_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw22_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_0 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_6 ZeroWireload   tcbn65gpluswc
  ofifo              ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw22_simd1_7 ZeroWireload   tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.036     0.017      0.217 f
  reset (net)                                  32        0.035               0.000      0.217 f
  col_idx_6__fifo_instance/reset (fifo_depth16_bw22_simd1_1)                 0.000      0.217 f
  col_idx_6__fifo_instance/reset (net)                   0.035               0.000      0.217 f
  col_idx_6__fifo_instance/U72/ZN (INVD2)                          0.036     0.031      0.249 r
  col_idx_6__fifo_instance/n23 (net)            6        0.007               0.000      0.249 r
  col_idx_6__fifo_instance/U4/ZN (ND4D2)                           0.072     0.073      0.321 f
  col_idx_6__fifo_instance/n253 (net)           4        0.003               0.000      0.321 f
  col_idx_6__fifo_instance/U26/ZN (NR2D0)                          0.587     0.345      0.667 r
  col_idx_6__fifo_instance/n255 (net)          23        0.017               0.000      0.667 r
  col_idx_6__fifo_instance/U12/ZN (INVD1)                          0.204     0.184      0.851 f
  col_idx_6__fifo_instance/n256 (net)          22        0.018               0.000      0.851 f
  col_idx_6__fifo_instance/U254/Z (OA22D0)                         0.045     0.129      0.980 f
  col_idx_6__fifo_instance/n444 (net)           1        0.001               0.000      0.980 f
  col_idx_6__fifo_instance/q5_reg_4_/D (DFQD1)                     0.045     0.000      0.980 f
  data arrival time                                                                     0.980

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  col_idx_6__fifo_instance/q5_reg_4_/CP (DFQD1)                              0.000      1.000 r
  library setup time                                                        -0.019      0.981
  data required time                                                                    0.981
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.981
  data arrival time                                                                    -0.980
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: reset (input port clocked by clk)
  Endpoint: col_idx_6__fifo_instance/q5_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw22_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_0 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_6 ZeroWireload   tcbn65gpluswc
  ofifo              ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw22_simd1_7 ZeroWireload   tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.036     0.017      0.217 f
  reset (net)                                  32        0.035               0.000      0.217 f
  col_idx_6__fifo_instance/reset (fifo_depth16_bw22_simd1_1)                 0.000      0.217 f
  col_idx_6__fifo_instance/reset (net)                   0.035               0.000      0.217 f
  col_idx_6__fifo_instance/U72/ZN (INVD2)                          0.036     0.031      0.249 r
  col_idx_6__fifo_instance/n23 (net)            6        0.007               0.000      0.249 r
  col_idx_6__fifo_instance/U4/ZN (ND4D2)                           0.072     0.073      0.321 f
  col_idx_6__fifo_instance/n253 (net)           4        0.003               0.000      0.321 f
  col_idx_6__fifo_instance/U26/ZN (NR2D0)                          0.587     0.345      0.667 r
  col_idx_6__fifo_instance/n255 (net)          23        0.017               0.000      0.667 r
  col_idx_6__fifo_instance/U12/ZN (INVD1)                          0.204     0.184      0.851 f
  col_idx_6__fifo_instance/n256 (net)          22        0.018               0.000      0.851 f
  col_idx_6__fifo_instance/U255/Z (OA22D0)                         0.045     0.129      0.980 f
  col_idx_6__fifo_instance/n445 (net)           1        0.001               0.000      0.980 f
  col_idx_6__fifo_instance/q5_reg_3_/D (DFQD1)                     0.045     0.000      0.980 f
  data arrival time                                                                     0.980

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  col_idx_6__fifo_instance/q5_reg_3_/CP (DFQD1)                              0.000      1.000 r
  library setup time                                                        -0.019      0.981
  data required time                                                                    0.981
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.981
  data arrival time                                                                    -0.980
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: reset (input port clocked by clk)
  Endpoint: col_idx_6__fifo_instance/q5_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw22_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_0 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_6 ZeroWireload   tcbn65gpluswc
  ofifo              ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw22_simd1_7 ZeroWireload   tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.036     0.017      0.217 f
  reset (net)                                  32        0.035               0.000      0.217 f
  col_idx_6__fifo_instance/reset (fifo_depth16_bw22_simd1_1)                 0.000      0.217 f
  col_idx_6__fifo_instance/reset (net)                   0.035               0.000      0.217 f
  col_idx_6__fifo_instance/U72/ZN (INVD2)                          0.036     0.031      0.249 r
  col_idx_6__fifo_instance/n23 (net)            6        0.007               0.000      0.249 r
  col_idx_6__fifo_instance/U4/ZN (ND4D2)                           0.072     0.073      0.321 f
  col_idx_6__fifo_instance/n253 (net)           4        0.003               0.000      0.321 f
  col_idx_6__fifo_instance/U26/ZN (NR2D0)                          0.587     0.345      0.667 r
  col_idx_6__fifo_instance/n255 (net)          23        0.017               0.000      0.667 r
  col_idx_6__fifo_instance/U12/ZN (INVD1)                          0.204     0.184      0.851 f
  col_idx_6__fifo_instance/n256 (net)          22        0.018               0.000      0.851 f
  col_idx_6__fifo_instance/U256/Z (OA22D0)                         0.045     0.129      0.980 f
  col_idx_6__fifo_instance/n446 (net)           1        0.001               0.000      0.980 f
  col_idx_6__fifo_instance/q5_reg_2_/D (DFQD1)                     0.045     0.000      0.980 f
  data arrival time                                                                     0.980

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  col_idx_6__fifo_instance/q5_reg_2_/CP (DFQD1)                              0.000      1.000 r
  library setup time                                                        -0.019      0.981
  data required time                                                                    0.981
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.981
  data arrival time                                                                    -0.980
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: reset (input port clocked by clk)
  Endpoint: col_idx_6__fifo_instance/q5_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw22_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_0 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_6 ZeroWireload   tcbn65gpluswc
  ofifo              ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw22_simd1_7 ZeroWireload   tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.036     0.017      0.217 f
  reset (net)                                  32        0.035               0.000      0.217 f
  col_idx_6__fifo_instance/reset (fifo_depth16_bw22_simd1_1)                 0.000      0.217 f
  col_idx_6__fifo_instance/reset (net)                   0.035               0.000      0.217 f
  col_idx_6__fifo_instance/U72/ZN (INVD2)                          0.036     0.031      0.249 r
  col_idx_6__fifo_instance/n23 (net)            6        0.007               0.000      0.249 r
  col_idx_6__fifo_instance/U4/ZN (ND4D2)                           0.072     0.073      0.321 f
  col_idx_6__fifo_instance/n253 (net)           4        0.003               0.000      0.321 f
  col_idx_6__fifo_instance/U26/ZN (NR2D0)                          0.587     0.345      0.667 r
  col_idx_6__fifo_instance/n255 (net)          23        0.017               0.000      0.667 r
  col_idx_6__fifo_instance/U12/ZN (INVD1)                          0.204     0.184      0.851 f
  col_idx_6__fifo_instance/n256 (net)          22        0.018               0.000      0.851 f
  col_idx_6__fifo_instance/U257/Z (OA22D0)                         0.045     0.129      0.980 f
  col_idx_6__fifo_instance/n447 (net)           1        0.001               0.000      0.980 f
  col_idx_6__fifo_instance/q5_reg_1_/D (DFQD1)                     0.045     0.000      0.980 f
  data arrival time                                                                     0.980

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  col_idx_6__fifo_instance/q5_reg_1_/CP (DFQD1)                              0.000      1.000 r
  library setup time                                                        -0.019      0.981
  data required time                                                                    0.981
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.981
  data arrival time                                                                    -0.980
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: reset (input port clocked by clk)
  Endpoint: col_idx_6__fifo_instance/q5_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw22_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_0 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_6 ZeroWireload   tcbn65gpluswc
  ofifo              ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw22_simd1_7 ZeroWireload   tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.036     0.017      0.217 f
  reset (net)                                  32        0.035               0.000      0.217 f
  col_idx_6__fifo_instance/reset (fifo_depth16_bw22_simd1_1)                 0.000      0.217 f
  col_idx_6__fifo_instance/reset (net)                   0.035               0.000      0.217 f
  col_idx_6__fifo_instance/U72/ZN (INVD2)                          0.036     0.031      0.249 r
  col_idx_6__fifo_instance/n23 (net)            6        0.007               0.000      0.249 r
  col_idx_6__fifo_instance/U4/ZN (ND4D2)                           0.072     0.073      0.321 f
  col_idx_6__fifo_instance/n253 (net)           4        0.003               0.000      0.321 f
  col_idx_6__fifo_instance/U26/ZN (NR2D0)                          0.587     0.345      0.667 r
  col_idx_6__fifo_instance/n255 (net)          23        0.017               0.000      0.667 r
  col_idx_6__fifo_instance/U12/ZN (INVD1)                          0.204     0.184      0.851 f
  col_idx_6__fifo_instance/n256 (net)          22        0.018               0.000      0.851 f
  col_idx_6__fifo_instance/U258/Z (OA22D0)                         0.045     0.129      0.980 f
  col_idx_6__fifo_instance/n448 (net)           1        0.001               0.000      0.980 f
  col_idx_6__fifo_instance/q5_reg_0_/D (DFQD1)                     0.045     0.000      0.980 f
  data arrival time                                                                     0.980

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  col_idx_6__fifo_instance/q5_reg_0_/CP (DFQD1)                              0.000      1.000 r
  library setup time                                                        -0.019      0.981
  data required time                                                                    0.981
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.981
  data arrival time                                                                    -0.980
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: col_idx_3__fifo_instance/wr_ptr_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: col_idx_3__fifo_instance/wr_ptr_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw22_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_0 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_7 ZeroWireload   tcbn65gpluswc
  ofifo              ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_3__fifo_instance/wr_ptr_reg_2_/CP (DFQD2)                0.000     0.000 #    0.000 r
  col_idx_3__fifo_instance/wr_ptr_reg_2_/Q (DFQD2)                 0.026     0.111      0.111 r
  col_idx_3__fifo_instance/wr_ptr[2] (net)      3        0.003               0.000      0.111 r
  col_idx_3__fifo_instance/U34/ZN (INVD0)                          0.051     0.039      0.150 f
  col_idx_3__fifo_instance/n33 (net)            5        0.004               0.000      0.150 f
  col_idx_3__fifo_instance/U72/ZN (AOI22D0)                        0.089     0.084      0.234 r
  col_idx_3__fifo_instance/n19 (net)            1        0.001               0.000      0.234 r
  col_idx_3__fifo_instance/U73/ZN (OAI221D0)                       0.094     0.104      0.338 f
  col_idx_3__fifo_instance/n20 (net)            1        0.001               0.000      0.338 f
  col_idx_3__fifo_instance/U74/ZN (AOI221D1)                       0.110     0.118      0.456 r
  col_idx_3__fifo_instance/n21 (net)            1        0.001               0.000      0.456 r
  col_idx_3__fifo_instance/U75/ZN (OAI221D1)                       0.099     0.091      0.547 f
  col_idx_3__fifo_instance/n22 (net)            2        0.002               0.000      0.547 f
  col_idx_3__fifo_instance/U30/ZN (AOI221D0)                       0.222     0.166      0.713 r
  col_idx_3__fifo_instance/n30 (net)            3        0.002               0.000      0.713 r
  col_idx_3__fifo_instance/U19/ZN (INVD0)                          0.064     0.058      0.771 f
  col_idx_3__fifo_instance/n38 (net)            2        0.002               0.000      0.771 f
  col_idx_3__fifo_instance/U52/ZN (OAI21D0)                        0.095     0.053      0.824 r
  col_idx_3__fifo_instance/n50 (net)            2        0.002               0.000      0.824 r
  col_idx_3__fifo_instance/U62/ZN (AOI32D0)                        0.089     0.065      0.889 f
  col_idx_3__fifo_instance/n41 (net)            1        0.001               0.000      0.889 f
  col_idx_3__fifo_instance/U61/ZN (OAI31D0)                        0.138     0.059      0.948 r
  col_idx_3__fifo_instance/n293 (net)           1        0.001               0.000      0.948 r
  col_idx_3__fifo_instance/wr_ptr_reg_4_/D (DFD1)                  0.138     0.000      0.948 r
  data arrival time                                                                     0.948

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  col_idx_3__fifo_instance/wr_ptr_reg_4_/CP (DFD1)                           0.000      1.000 r
  library setup time                                                        -0.050      0.950
  data required time                                                                    0.950
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.950
  data arrival time                                                                    -0.948
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.002


  Startpoint: col_idx_7__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[174] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw22_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_0 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_7 ZeroWireload   tcbn65gpluswc
  ofifo              ZeroWireload          tcbn65gpluswc
  fifo_mux_8_1_bw22_simd1_0 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw22_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw22_simd1_0 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_0 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_112 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_7__fifo_instance/rd_ptr_reg_0_/CP (DFQD1)                0.000     0.000 #    0.000 r
  col_idx_7__fifo_instance/rd_ptr_reg_0_/Q (DFQD1)                 0.108     0.151      0.151 r
  col_idx_7__fifo_instance/rd_ptr[0] (net)      8        0.012               0.000      0.151 r
  col_idx_7__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw22_simd1_0)    0.000    0.151 r
  col_idx_7__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.012              0.000      0.151 r
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw22_simd1_0)    0.000    0.151 r
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.012     0.000      0.151 r
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD8)    0.166    0.135      0.287 r
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    88    0.150    0.000     0.287 r
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw22_simd1_3)    0.000    0.287 r
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.150    0.000    0.287 r
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U11/Z (MUX2D0)    0.033    0.125    0.412 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[20] (net)     1    0.001    0.000    0.412 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[20] (fifo_mux_2_1_bw22_simd1_3)    0.000    0.412 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[20] (net)    0.001    0.000    0.412 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[20] (fifo_mux_2_1_bw22_simd1_1)    0.000    0.412 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[20] (net)    0.001    0.000    0.412 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U21/Z (MUX2D0)    0.041    0.090    0.502 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[20] (net)     1    0.001    0.000    0.502 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[20] (fifo_mux_2_1_bw22_simd1_1)    0.000    0.502 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[20] (net)    0.001    0.000    0.502 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[20] (fifo_mux_2_1_bw22_simd1_0)    0.000    0.502 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[20] (net)    0.001    0.000    0.502 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U22/Z (MUX2D0)    0.042    0.092    0.594 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[20] (net)     1    0.001    0.000    0.594 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[20] (fifo_mux_2_1_bw22_simd1_0)    0.000    0.594 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[20] (net)    0.001    0.000      0.594 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[20] (fifo_mux_8_1_bw22_simd1_0)    0.000    0.594 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/out_sub1[20] (net)    0.001        0.000      0.594 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[20] (fifo_mux_2_1_bw22_simd1_112)    0.000    0.594 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[20] (net)    0.001    0.000      0.594 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_2_1a/U22/Z (MUX2D0)    0.047    0.098     0.692 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[20] (net)     1    0.001    0.000    0.692 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[20] (fifo_mux_2_1_bw22_simd1_112)    0.000    0.692 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/out[20] (net)    0.001             0.000      0.692 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/out[20] (fifo_mux_16_1_bw22_simd1_0)    0.000    0.692 f
  col_idx_7__fifo_instance/out[20] (net)                 0.001               0.000      0.692 f
  col_idx_7__fifo_instance/out[20] (fifo_depth16_bw22_simd1_0)               0.000      0.692 f
  n94 (net)                                              0.001               0.000      0.692 f
  U78/Z (BUFFD3)                                                   0.099     0.105      0.797 f
  out[174] (net)                                1        0.050               0.000      0.797 f
  out[174] (out)                                                   0.099     0.000      0.797 f
  data arrival time                                                                     0.797

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  output external delay                                                     -0.200      0.800
  data required time                                                                    0.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.800
  data arrival time                                                                    -0.797
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.003


  Startpoint: col_idx_7__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[173] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw22_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_0 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_7 ZeroWireload   tcbn65gpluswc
  ofifo              ZeroWireload          tcbn65gpluswc
  fifo_mux_8_1_bw22_simd1_0 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw22_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw22_simd1_0 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_0 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_112 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_7__fifo_instance/rd_ptr_reg_0_/CP (DFQD1)                0.000     0.000 #    0.000 r
  col_idx_7__fifo_instance/rd_ptr_reg_0_/Q (DFQD1)                 0.108     0.151      0.151 r
  col_idx_7__fifo_instance/rd_ptr[0] (net)      8        0.012               0.000      0.151 r
  col_idx_7__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw22_simd1_0)    0.000    0.151 r
  col_idx_7__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.012              0.000      0.151 r
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw22_simd1_0)    0.000    0.151 r
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.012     0.000      0.151 r
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD8)    0.166    0.135      0.287 r
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    88    0.150    0.000     0.287 r
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw22_simd1_3)    0.000    0.287 r
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.150    0.000    0.287 r
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U6/Z (MUX2D0)    0.033    0.125    0.412 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[19] (net)     1    0.001    0.000    0.412 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[19] (fifo_mux_2_1_bw22_simd1_3)    0.000    0.412 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[19] (net)    0.001    0.000    0.412 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[19] (fifo_mux_2_1_bw22_simd1_1)    0.000    0.412 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[19] (net)    0.001    0.000    0.412 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U20/Z (MUX2D0)    0.041    0.090    0.502 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[19] (net)     1    0.001    0.000    0.502 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[19] (fifo_mux_2_1_bw22_simd1_1)    0.000    0.502 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[19] (net)    0.001    0.000    0.502 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[19] (fifo_mux_2_1_bw22_simd1_0)    0.000    0.502 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[19] (net)    0.001    0.000    0.502 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U21/Z (MUX2D0)    0.042    0.092    0.594 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[19] (net)     1    0.001    0.000    0.594 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[19] (fifo_mux_2_1_bw22_simd1_0)    0.000    0.594 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[19] (net)    0.001    0.000      0.594 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[19] (fifo_mux_8_1_bw22_simd1_0)    0.000    0.594 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/out_sub1[19] (net)    0.001        0.000      0.594 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[19] (fifo_mux_2_1_bw22_simd1_112)    0.000    0.594 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[19] (net)    0.001    0.000      0.594 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_2_1a/U21/Z (MUX2D0)    0.047    0.098     0.692 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[19] (net)     1    0.001    0.000    0.692 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[19] (fifo_mux_2_1_bw22_simd1_112)    0.000    0.692 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/out[19] (net)    0.001             0.000      0.692 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/out[19] (fifo_mux_16_1_bw22_simd1_0)    0.000    0.692 f
  col_idx_7__fifo_instance/out[19] (net)                 0.001               0.000      0.692 f
  col_idx_7__fifo_instance/out[19] (fifo_depth16_bw22_simd1_0)               0.000      0.692 f
  n95 (net)                                              0.001               0.000      0.692 f
  U77/Z (BUFFD3)                                                   0.099     0.105      0.797 f
  out[173] (net)                                1        0.050               0.000      0.797 f
  out[173] (out)                                                   0.099     0.000      0.797 f
  data arrival time                                                                     0.797

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  output external delay                                                     -0.200      0.800
  data required time                                                                    0.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.800
  data arrival time                                                                    -0.797
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.003


  Startpoint: col_idx_7__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[171] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw22_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_0 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_7 ZeroWireload   tcbn65gpluswc
  ofifo              ZeroWireload          tcbn65gpluswc
  fifo_mux_8_1_bw22_simd1_0 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw22_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw22_simd1_0 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_0 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_112 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_7__fifo_instance/rd_ptr_reg_0_/CP (DFQD1)                0.000     0.000 #    0.000 r
  col_idx_7__fifo_instance/rd_ptr_reg_0_/Q (DFQD1)                 0.108     0.151      0.151 r
  col_idx_7__fifo_instance/rd_ptr[0] (net)      8        0.012               0.000      0.151 r
  col_idx_7__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw22_simd1_0)    0.000    0.151 r
  col_idx_7__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.012              0.000      0.151 r
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw22_simd1_0)    0.000    0.151 r
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.012     0.000      0.151 r
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD8)    0.166    0.135      0.287 r
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    88    0.150    0.000     0.287 r
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw22_simd1_3)    0.000    0.287 r
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.150    0.000    0.287 r
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U10/Z (MUX2D0)    0.033    0.125    0.412 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[17] (net)     1    0.001    0.000    0.412 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[17] (fifo_mux_2_1_bw22_simd1_3)    0.000    0.412 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[17] (net)    0.001    0.000    0.412 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[17] (fifo_mux_2_1_bw22_simd1_1)    0.000    0.412 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[17] (net)    0.001    0.000    0.412 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U18/Z (MUX2D0)    0.041    0.090    0.502 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[17] (net)     1    0.001    0.000    0.502 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[17] (fifo_mux_2_1_bw22_simd1_1)    0.000    0.502 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[17] (net)    0.001    0.000    0.502 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[17] (fifo_mux_2_1_bw22_simd1_0)    0.000    0.502 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[17] (net)    0.001    0.000    0.502 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U20/Z (MUX2D0)    0.042    0.092    0.594 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[17] (net)     1    0.001    0.000    0.594 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[17] (fifo_mux_2_1_bw22_simd1_0)    0.000    0.594 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[17] (net)    0.001    0.000      0.594 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[17] (fifo_mux_8_1_bw22_simd1_0)    0.000    0.594 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/out_sub1[17] (net)    0.001        0.000      0.594 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[17] (fifo_mux_2_1_bw22_simd1_112)    0.000    0.594 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[17] (net)    0.001    0.000      0.594 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_2_1a/U20/Z (MUX2D0)    0.047    0.098     0.692 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[17] (net)     1    0.001    0.000    0.692 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[17] (fifo_mux_2_1_bw22_simd1_112)    0.000    0.692 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/out[17] (net)    0.001             0.000      0.692 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/out[17] (fifo_mux_16_1_bw22_simd1_0)    0.000    0.692 f
  col_idx_7__fifo_instance/out[17] (net)                 0.001               0.000      0.692 f
  col_idx_7__fifo_instance/out[17] (fifo_depth16_bw22_simd1_0)               0.000      0.692 f
  n96 (net)                                              0.001               0.000      0.692 f
  U76/Z (BUFFD3)                                                   0.099     0.105      0.797 f
  out[171] (net)                                1        0.050               0.000      0.797 f
  out[171] (out)                                                   0.099     0.000      0.797 f
  data arrival time                                                                     0.797

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  output external delay                                                     -0.200      0.800
  data required time                                                                    0.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.800
  data arrival time                                                                    -0.797
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.003


  Startpoint: col_idx_7__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[169] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw22_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_0 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_7 ZeroWireload   tcbn65gpluswc
  ofifo              ZeroWireload          tcbn65gpluswc
  fifo_mux_8_1_bw22_simd1_0 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw22_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw22_simd1_0 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_0 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_112 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_7__fifo_instance/rd_ptr_reg_0_/CP (DFQD1)                0.000     0.000 #    0.000 r
  col_idx_7__fifo_instance/rd_ptr_reg_0_/Q (DFQD1)                 0.108     0.151      0.151 r
  col_idx_7__fifo_instance/rd_ptr[0] (net)      8        0.012               0.000      0.151 r
  col_idx_7__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw22_simd1_0)    0.000    0.151 r
  col_idx_7__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.012              0.000      0.151 r
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw22_simd1_0)    0.000    0.151 r
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.012     0.000      0.151 r
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD8)    0.166    0.135      0.287 r
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    88    0.150    0.000     0.287 r
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw22_simd1_3)    0.000    0.287 r
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.150    0.000    0.287 r
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U5/Z (MUX2D0)    0.033    0.125    0.412 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[15] (net)     1    0.001    0.000    0.412 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[15] (fifo_mux_2_1_bw22_simd1_3)    0.000    0.412 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[15] (net)    0.001    0.000    0.412 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[15] (fifo_mux_2_1_bw22_simd1_1)    0.000    0.412 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[15] (net)    0.001    0.000    0.412 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U16/Z (MUX2D0)    0.041    0.090    0.502 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[15] (net)     1    0.001    0.000    0.502 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[15] (fifo_mux_2_1_bw22_simd1_1)    0.000    0.502 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[15] (net)    0.001    0.000    0.502 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[15] (fifo_mux_2_1_bw22_simd1_0)    0.000    0.502 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[15] (net)    0.001    0.000    0.502 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U19/Z (MUX2D0)    0.042    0.092    0.594 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[15] (net)     1    0.001    0.000    0.594 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[15] (fifo_mux_2_1_bw22_simd1_0)    0.000    0.594 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[15] (net)    0.001    0.000      0.594 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[15] (fifo_mux_8_1_bw22_simd1_0)    0.000    0.594 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/out_sub1[15] (net)    0.001        0.000      0.594 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[15] (fifo_mux_2_1_bw22_simd1_112)    0.000    0.594 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[15] (net)    0.001    0.000      0.594 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_2_1a/U19/Z (MUX2D0)    0.047    0.098     0.692 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[15] (net)     1    0.001    0.000    0.692 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[15] (fifo_mux_2_1_bw22_simd1_112)    0.000    0.692 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/out[15] (net)    0.001             0.000      0.692 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/out[15] (fifo_mux_16_1_bw22_simd1_0)    0.000    0.692 f
  col_idx_7__fifo_instance/out[15] (net)                 0.001               0.000      0.692 f
  col_idx_7__fifo_instance/out[15] (fifo_depth16_bw22_simd1_0)               0.000      0.692 f
  n97 (net)                                              0.001               0.000      0.692 f
  U75/Z (BUFFD3)                                                   0.099     0.105      0.797 f
  out[169] (net)                                1        0.050               0.000      0.797 f
  out[169] (out)                                                   0.099     0.000      0.797 f
  data arrival time                                                                     0.797

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  output external delay                                                     -0.200      0.800
  data required time                                                                    0.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.800
  data arrival time                                                                    -0.797
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.003


  Startpoint: col_idx_7__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[167] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw22_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_0 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_7 ZeroWireload   tcbn65gpluswc
  ofifo              ZeroWireload          tcbn65gpluswc
  fifo_mux_8_1_bw22_simd1_0 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw22_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw22_simd1_0 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_0 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_112 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_7__fifo_instance/rd_ptr_reg_0_/CP (DFQD1)                0.000     0.000 #    0.000 r
  col_idx_7__fifo_instance/rd_ptr_reg_0_/Q (DFQD1)                 0.108     0.151      0.151 r
  col_idx_7__fifo_instance/rd_ptr[0] (net)      8        0.012               0.000      0.151 r
  col_idx_7__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw22_simd1_0)    0.000    0.151 r
  col_idx_7__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.012              0.000      0.151 r
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw22_simd1_0)    0.000    0.151 r
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.012     0.000      0.151 r
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD8)    0.166    0.135      0.287 r
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    88    0.150    0.000     0.287 r
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw22_simd1_3)    0.000    0.287 r
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.150    0.000    0.287 r
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U9/Z (MUX2D0)    0.033    0.125    0.412 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[13] (net)     1    0.001    0.000    0.412 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[13] (fifo_mux_2_1_bw22_simd1_3)    0.000    0.412 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[13] (net)    0.001    0.000    0.412 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[13] (fifo_mux_2_1_bw22_simd1_1)    0.000    0.412 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[13] (net)    0.001    0.000    0.412 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U14/Z (MUX2D0)    0.041    0.090    0.502 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[13] (net)     1    0.001    0.000    0.502 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[13] (fifo_mux_2_1_bw22_simd1_1)    0.000    0.502 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[13] (net)    0.001    0.000    0.502 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[13] (fifo_mux_2_1_bw22_simd1_0)    0.000    0.502 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[13] (net)    0.001    0.000    0.502 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U18/Z (MUX2D0)    0.042    0.092    0.594 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[13] (net)     1    0.001    0.000    0.594 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[13] (fifo_mux_2_1_bw22_simd1_0)    0.000    0.594 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[13] (net)    0.001    0.000      0.594 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[13] (fifo_mux_8_1_bw22_simd1_0)    0.000    0.594 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/out_sub1[13] (net)    0.001        0.000      0.594 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[13] (fifo_mux_2_1_bw22_simd1_112)    0.000    0.594 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[13] (net)    0.001    0.000      0.594 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_2_1a/U18/Z (MUX2D0)    0.047    0.098     0.692 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[13] (net)     1    0.001    0.000    0.692 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[13] (fifo_mux_2_1_bw22_simd1_112)    0.000    0.692 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/out[13] (net)    0.001             0.000      0.692 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/out[13] (fifo_mux_16_1_bw22_simd1_0)    0.000    0.692 f
  col_idx_7__fifo_instance/out[13] (net)                 0.001               0.000      0.692 f
  col_idx_7__fifo_instance/out[13] (fifo_depth16_bw22_simd1_0)               0.000      0.692 f
  n98 (net)                                              0.001               0.000      0.692 f
  U74/Z (BUFFD3)                                                   0.099     0.105      0.797 f
  out[167] (net)                                1        0.050               0.000      0.797 f
  out[167] (out)                                                   0.099     0.000      0.797 f
  data arrival time                                                                     0.797

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  output external delay                                                     -0.200      0.800
  data required time                                                                    0.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.800
  data arrival time                                                                    -0.797
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.003


  Startpoint: col_idx_7__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[165] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw22_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_0 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_7 ZeroWireload   tcbn65gpluswc
  ofifo              ZeroWireload          tcbn65gpluswc
  fifo_mux_8_1_bw22_simd1_0 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw22_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw22_simd1_0 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_0 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_112 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_7__fifo_instance/rd_ptr_reg_0_/CP (DFQD1)                0.000     0.000 #    0.000 r
  col_idx_7__fifo_instance/rd_ptr_reg_0_/Q (DFQD1)                 0.108     0.151      0.151 r
  col_idx_7__fifo_instance/rd_ptr[0] (net)      8        0.012               0.000      0.151 r
  col_idx_7__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw22_simd1_0)    0.000    0.151 r
  col_idx_7__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.012              0.000      0.151 r
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw22_simd1_0)    0.000    0.151 r
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.012     0.000      0.151 r
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD8)    0.166    0.135      0.287 r
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    88    0.150    0.000     0.287 r
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw22_simd1_3)    0.000    0.287 r
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.150    0.000    0.287 r
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U4/Z (MUX2D0)    0.033    0.125    0.412 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[11] (net)     1    0.001    0.000    0.412 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[11] (fifo_mux_2_1_bw22_simd1_3)    0.000    0.412 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[11] (net)    0.001    0.000    0.412 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[11] (fifo_mux_2_1_bw22_simd1_1)    0.000    0.412 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[11] (net)    0.001    0.000    0.412 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U12/Z (MUX2D0)    0.041    0.090    0.502 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[11] (net)     1    0.001    0.000    0.502 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[11] (fifo_mux_2_1_bw22_simd1_1)    0.000    0.502 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[11] (net)    0.001    0.000    0.502 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[11] (fifo_mux_2_1_bw22_simd1_0)    0.000    0.502 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[11] (net)    0.001    0.000    0.502 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U17/Z (MUX2D0)    0.042    0.092    0.594 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[11] (net)     1    0.001    0.000    0.594 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[11] (fifo_mux_2_1_bw22_simd1_0)    0.000    0.594 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[11] (net)    0.001    0.000      0.594 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[11] (fifo_mux_8_1_bw22_simd1_0)    0.000    0.594 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/out_sub1[11] (net)    0.001        0.000      0.594 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[11] (fifo_mux_2_1_bw22_simd1_112)    0.000    0.594 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[11] (net)    0.001    0.000      0.594 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_2_1a/U17/Z (MUX2D0)    0.047    0.098     0.692 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[11] (net)     1    0.001    0.000    0.692 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[11] (fifo_mux_2_1_bw22_simd1_112)    0.000    0.692 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/out[11] (net)    0.001             0.000      0.692 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/out[11] (fifo_mux_16_1_bw22_simd1_0)    0.000    0.692 f
  col_idx_7__fifo_instance/out[11] (net)                 0.001               0.000      0.692 f
  col_idx_7__fifo_instance/out[11] (fifo_depth16_bw22_simd1_0)               0.000      0.692 f
  n99 (net)                                              0.001               0.000      0.692 f
  U73/Z (BUFFD3)                                                   0.099     0.105      0.797 f
  out[165] (net)                                1        0.050               0.000      0.797 f
  out[165] (out)                                                   0.099     0.000      0.797 f
  data arrival time                                                                     0.797

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  output external delay                                                     -0.200      0.800
  data required time                                                                    0.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.800
  data arrival time                                                                    -0.797
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.003


  Startpoint: col_idx_7__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[163] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw22_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_0 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_7 ZeroWireload   tcbn65gpluswc
  ofifo              ZeroWireload          tcbn65gpluswc
  fifo_mux_8_1_bw22_simd1_0 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw22_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw22_simd1_0 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_0 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_112 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_7__fifo_instance/rd_ptr_reg_0_/CP (DFQD1)                0.000     0.000 #    0.000 r
  col_idx_7__fifo_instance/rd_ptr_reg_0_/Q (DFQD1)                 0.108     0.151      0.151 r
  col_idx_7__fifo_instance/rd_ptr[0] (net)      8        0.012               0.000      0.151 r
  col_idx_7__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw22_simd1_0)    0.000    0.151 r
  col_idx_7__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.012              0.000      0.151 r
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw22_simd1_0)    0.000    0.151 r
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.012     0.000      0.151 r
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD8)    0.166    0.135      0.287 r
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    88    0.150    0.000     0.287 r
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw22_simd1_3)    0.000    0.287 r
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.150    0.000    0.287 r
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U8/Z (MUX2D0)    0.033    0.125    0.412 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[9] (net)     1    0.001    0.000    0.412 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[9] (fifo_mux_2_1_bw22_simd1_3)    0.000    0.412 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[9] (net)    0.001    0.000    0.412 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[9] (fifo_mux_2_1_bw22_simd1_1)    0.000    0.412 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[9] (net)    0.001    0.000    0.412 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U10/Z (MUX2D0)    0.041    0.090    0.502 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[9] (net)     1    0.001    0.000    0.502 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[9] (fifo_mux_2_1_bw22_simd1_1)    0.000    0.502 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[9] (net)    0.001    0.000    0.502 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[9] (fifo_mux_2_1_bw22_simd1_0)    0.000    0.502 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[9] (net)    0.001    0.000    0.502 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U16/Z (MUX2D0)    0.042    0.092    0.594 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[9] (net)     1    0.001    0.000    0.594 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[9] (fifo_mux_2_1_bw22_simd1_0)    0.000    0.594 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[9] (net)    0.001     0.000      0.594 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[9] (fifo_mux_8_1_bw22_simd1_0)    0.000    0.594 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/out_sub1[9] (net)    0.001         0.000      0.594 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[9] (fifo_mux_2_1_bw22_simd1_112)    0.000    0.594 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[9] (net)    0.001     0.000      0.594 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_2_1a/U16/Z (MUX2D0)    0.047    0.098     0.692 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[9] (net)     1    0.001    0.000    0.692 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[9] (fifo_mux_2_1_bw22_simd1_112)    0.000    0.692 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/out[9] (net)    0.001              0.000      0.692 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/out[9] (fifo_mux_16_1_bw22_simd1_0)    0.000    0.692 f
  col_idx_7__fifo_instance/out[9] (net)                  0.001               0.000      0.692 f
  col_idx_7__fifo_instance/out[9] (fifo_depth16_bw22_simd1_0)                0.000      0.692 f
  n100 (net)                                             0.001               0.000      0.692 f
  U72/Z (BUFFD3)                                                   0.099     0.105      0.797 f
  out[163] (net)                                1        0.050               0.000      0.797 f
  out[163] (out)                                                   0.099     0.000      0.797 f
  data arrival time                                                                     0.797

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  output external delay                                                     -0.200      0.800
  data required time                                                                    0.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.800
  data arrival time                                                                    -0.797
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.003


  Startpoint: col_idx_7__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[161] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw22_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_0 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_7 ZeroWireload   tcbn65gpluswc
  ofifo              ZeroWireload          tcbn65gpluswc
  fifo_mux_8_1_bw22_simd1_0 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw22_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw22_simd1_0 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_0 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_112 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_7__fifo_instance/rd_ptr_reg_0_/CP (DFQD1)                0.000     0.000 #    0.000 r
  col_idx_7__fifo_instance/rd_ptr_reg_0_/Q (DFQD1)                 0.108     0.151      0.151 r
  col_idx_7__fifo_instance/rd_ptr[0] (net)      8        0.012               0.000      0.151 r
  col_idx_7__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw22_simd1_0)    0.000    0.151 r
  col_idx_7__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.012              0.000      0.151 r
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw22_simd1_0)    0.000    0.151 r
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.012     0.000      0.151 r
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD8)    0.166    0.135      0.287 r
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    88    0.150    0.000     0.287 r
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw22_simd1_3)    0.000    0.287 r
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.150    0.000    0.287 r
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U3/Z (MUX2D0)    0.033    0.125    0.412 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[7] (net)     1    0.001    0.000    0.412 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[7] (fifo_mux_2_1_bw22_simd1_3)    0.000    0.412 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[7] (net)    0.001    0.000    0.412 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[7] (fifo_mux_2_1_bw22_simd1_1)    0.000    0.412 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[7] (net)    0.001    0.000    0.412 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U8/Z (MUX2D0)    0.041    0.090    0.502 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[7] (net)     1    0.001    0.000    0.502 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[7] (fifo_mux_2_1_bw22_simd1_1)    0.000    0.502 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[7] (net)    0.001    0.000    0.502 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[7] (fifo_mux_2_1_bw22_simd1_0)    0.000    0.502 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[7] (net)    0.001    0.000    0.502 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U15/Z (MUX2D0)    0.042    0.092    0.594 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[7] (net)     1    0.001    0.000    0.594 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[7] (fifo_mux_2_1_bw22_simd1_0)    0.000    0.594 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[7] (net)    0.001     0.000      0.594 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[7] (fifo_mux_8_1_bw22_simd1_0)    0.000    0.594 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/out_sub1[7] (net)    0.001         0.000      0.594 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[7] (fifo_mux_2_1_bw22_simd1_112)    0.000    0.594 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[7] (net)    0.001     0.000      0.594 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_2_1a/U15/Z (MUX2D0)    0.047    0.098     0.692 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[7] (net)     1    0.001    0.000    0.692 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[7] (fifo_mux_2_1_bw22_simd1_112)    0.000    0.692 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/out[7] (net)    0.001              0.000      0.692 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/out[7] (fifo_mux_16_1_bw22_simd1_0)    0.000    0.692 f
  col_idx_7__fifo_instance/out[7] (net)                  0.001               0.000      0.692 f
  col_idx_7__fifo_instance/out[7] (fifo_depth16_bw22_simd1_0)                0.000      0.692 f
  n101 (net)                                             0.001               0.000      0.692 f
  U71/Z (BUFFD3)                                                   0.099     0.105      0.797 f
  out[161] (net)                                1        0.050               0.000      0.797 f
  out[161] (out)                                                   0.099     0.000      0.797 f
  data arrival time                                                                     0.797

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  output external delay                                                     -0.200      0.800
  data required time                                                                    0.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.800
  data arrival time                                                                    -0.797
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.003


  Startpoint: col_idx_7__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[159] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw22_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_0 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_7 ZeroWireload   tcbn65gpluswc
  ofifo              ZeroWireload          tcbn65gpluswc
  fifo_mux_8_1_bw22_simd1_0 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw22_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw22_simd1_0 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_0 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_112 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_7__fifo_instance/rd_ptr_reg_0_/CP (DFQD1)                0.000     0.000 #    0.000 r
  col_idx_7__fifo_instance/rd_ptr_reg_0_/Q (DFQD1)                 0.108     0.151      0.151 r
  col_idx_7__fifo_instance/rd_ptr[0] (net)      8        0.012               0.000      0.151 r
  col_idx_7__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw22_simd1_0)    0.000    0.151 r
  col_idx_7__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.012              0.000      0.151 r
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw22_simd1_0)    0.000    0.151 r
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.012     0.000      0.151 r
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD8)    0.166    0.135      0.287 r
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    88    0.150    0.000     0.287 r
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw22_simd1_3)    0.000    0.287 r
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.150    0.000    0.287 r
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U2/Z (MUX2D0)    0.033    0.125    0.412 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[5] (net)     1    0.001    0.000    0.412 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[5] (fifo_mux_2_1_bw22_simd1_3)    0.000    0.412 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[5] (net)    0.001    0.000    0.412 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[5] (fifo_mux_2_1_bw22_simd1_1)    0.000    0.412 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[5] (net)    0.001    0.000    0.412 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U6/Z (MUX2D0)    0.041    0.090    0.502 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[5] (net)     1    0.001    0.000    0.502 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[5] (fifo_mux_2_1_bw22_simd1_1)    0.000    0.502 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[5] (net)    0.001    0.000    0.502 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[5] (fifo_mux_2_1_bw22_simd1_0)    0.000    0.502 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[5] (net)    0.001    0.000    0.502 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U14/Z (MUX2D0)    0.042    0.092    0.594 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[5] (net)     1    0.001    0.000    0.594 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[5] (fifo_mux_2_1_bw22_simd1_0)    0.000    0.594 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[5] (net)    0.001     0.000      0.594 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[5] (fifo_mux_8_1_bw22_simd1_0)    0.000    0.594 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/out_sub1[5] (net)    0.001         0.000      0.594 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[5] (fifo_mux_2_1_bw22_simd1_112)    0.000    0.594 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[5] (net)    0.001     0.000      0.594 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_2_1a/U14/Z (MUX2D0)    0.047    0.098     0.692 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[5] (net)     1    0.001    0.000    0.692 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[5] (fifo_mux_2_1_bw22_simd1_112)    0.000    0.692 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/out[5] (net)    0.001              0.000      0.692 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/out[5] (fifo_mux_16_1_bw22_simd1_0)    0.000    0.692 f
  col_idx_7__fifo_instance/out[5] (net)                  0.001               0.000      0.692 f
  col_idx_7__fifo_instance/out[5] (fifo_depth16_bw22_simd1_0)                0.000      0.692 f
  n102 (net)                                             0.001               0.000      0.692 f
  U70/Z (BUFFD3)                                                   0.099     0.105      0.797 f
  out[159] (net)                                1        0.050               0.000      0.797 f
  out[159] (out)                                                   0.099     0.000      0.797 f
  data arrival time                                                                     0.797

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  output external delay                                                     -0.200      0.800
  data required time                                                                    0.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.800
  data arrival time                                                                    -0.797
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.003


  Startpoint: col_idx_7__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[157] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw22_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_0 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_7 ZeroWireload   tcbn65gpluswc
  ofifo              ZeroWireload          tcbn65gpluswc
  fifo_mux_8_1_bw22_simd1_0 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw22_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw22_simd1_0 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_0 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_112 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_7__fifo_instance/rd_ptr_reg_0_/CP (DFQD1)                0.000     0.000 #    0.000 r
  col_idx_7__fifo_instance/rd_ptr_reg_0_/Q (DFQD1)                 0.108     0.151      0.151 r
  col_idx_7__fifo_instance/rd_ptr[0] (net)      8        0.012               0.000      0.151 r
  col_idx_7__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw22_simd1_0)    0.000    0.151 r
  col_idx_7__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.012              0.000      0.151 r
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw22_simd1_0)    0.000    0.151 r
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.012     0.000      0.151 r
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD8)    0.166    0.135      0.287 r
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    88    0.150    0.000     0.287 r
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw22_simd1_3)    0.000    0.287 r
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.150    0.000    0.287 r
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U7/Z (MUX2D0)    0.033    0.125    0.412 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[3] (net)     1    0.001    0.000    0.412 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[3] (fifo_mux_2_1_bw22_simd1_3)    0.000    0.412 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[3] (net)    0.001    0.000    0.412 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[3] (fifo_mux_2_1_bw22_simd1_1)    0.000    0.412 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[3] (net)    0.001    0.000    0.412 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U4/Z (MUX2D0)    0.041    0.090    0.502 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[3] (net)     1    0.001    0.000    0.502 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[3] (fifo_mux_2_1_bw22_simd1_1)    0.000    0.502 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[3] (net)    0.001    0.000    0.502 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[3] (fifo_mux_2_1_bw22_simd1_0)    0.000    0.502 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[3] (net)    0.001    0.000    0.502 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U13/Z (MUX2D0)    0.042    0.092    0.594 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[3] (net)     1    0.001    0.000    0.594 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[3] (fifo_mux_2_1_bw22_simd1_0)    0.000    0.594 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[3] (net)    0.001     0.000      0.594 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[3] (fifo_mux_8_1_bw22_simd1_0)    0.000    0.594 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/out_sub1[3] (net)    0.001         0.000      0.594 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[3] (fifo_mux_2_1_bw22_simd1_112)    0.000    0.594 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[3] (net)    0.001     0.000      0.594 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_2_1a/U13/Z (MUX2D0)    0.047    0.098     0.692 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[3] (net)     1    0.001    0.000    0.692 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[3] (fifo_mux_2_1_bw22_simd1_112)    0.000    0.692 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/out[3] (net)    0.001              0.000      0.692 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/out[3] (fifo_mux_16_1_bw22_simd1_0)    0.000    0.692 f
  col_idx_7__fifo_instance/out[3] (net)                  0.001               0.000      0.692 f
  col_idx_7__fifo_instance/out[3] (fifo_depth16_bw22_simd1_0)                0.000      0.692 f
  n103 (net)                                             0.001               0.000      0.692 f
  U69/Z (BUFFD3)                                                   0.099     0.105      0.797 f
  out[157] (net)                                1        0.050               0.000      0.797 f
  out[157] (out)                                                   0.099     0.000      0.797 f
  data arrival time                                                                     0.797

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  output external delay                                                     -0.200      0.800
  data required time                                                                    0.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.800
  data arrival time                                                                    -0.797
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.003


  Startpoint: col_idx_7__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[155] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw22_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_0 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_7 ZeroWireload   tcbn65gpluswc
  ofifo              ZeroWireload          tcbn65gpluswc
  fifo_mux_8_1_bw22_simd1_0 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw22_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw22_simd1_0 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_0 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_112 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_7__fifo_instance/rd_ptr_reg_0_/CP (DFQD1)                0.000     0.000 #    0.000 r
  col_idx_7__fifo_instance/rd_ptr_reg_0_/Q (DFQD1)                 0.108     0.151      0.151 r
  col_idx_7__fifo_instance/rd_ptr[0] (net)      8        0.012               0.000      0.151 r
  col_idx_7__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw22_simd1_0)    0.000    0.151 r
  col_idx_7__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.012              0.000      0.151 r
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw22_simd1_0)    0.000    0.151 r
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.012     0.000      0.151 r
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD8)    0.166    0.135      0.287 r
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    88    0.150    0.000     0.287 r
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw22_simd1_3)    0.000    0.287 r
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.150    0.000    0.287 r
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U1/Z (MUX2D0)    0.033    0.125    0.412 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[1] (net)     1    0.001    0.000    0.412 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[1] (fifo_mux_2_1_bw22_simd1_3)    0.000    0.412 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[1] (net)    0.001    0.000    0.412 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[1] (fifo_mux_2_1_bw22_simd1_1)    0.000    0.412 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[1] (net)    0.001    0.000    0.412 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U2/Z (MUX2D0)    0.041    0.090    0.502 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[1] (net)     1    0.001    0.000    0.502 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[1] (fifo_mux_2_1_bw22_simd1_1)    0.000    0.502 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[1] (net)    0.001    0.000    0.502 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[1] (fifo_mux_2_1_bw22_simd1_0)    0.000    0.502 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[1] (net)    0.001    0.000    0.502 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U12/Z (MUX2D0)    0.042    0.092    0.594 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[1] (net)     1    0.001    0.000    0.594 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[1] (fifo_mux_2_1_bw22_simd1_0)    0.000    0.594 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[1] (net)    0.001     0.000      0.594 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[1] (fifo_mux_8_1_bw22_simd1_0)    0.000    0.594 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/out_sub1[1] (net)    0.001         0.000      0.594 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[1] (fifo_mux_2_1_bw22_simd1_112)    0.000    0.594 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[1] (net)    0.001     0.000      0.594 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_2_1a/U12/Z (MUX2D0)    0.047    0.098     0.692 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[1] (net)     1    0.001    0.000    0.692 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[1] (fifo_mux_2_1_bw22_simd1_112)    0.000    0.692 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/out[1] (net)    0.001              0.000      0.692 f
  col_idx_7__fifo_instance/fifo_mux_16_1a/out[1] (fifo_mux_16_1_bw22_simd1_0)    0.000    0.692 f
  col_idx_7__fifo_instance/out[1] (net)                  0.001               0.000      0.692 f
  col_idx_7__fifo_instance/out[1] (fifo_depth16_bw22_simd1_0)                0.000      0.692 f
  n104 (net)                                             0.001               0.000      0.692 f
  U68/Z (BUFFD3)                                                   0.099     0.105      0.797 f
  out[155] (net)                                1        0.050               0.000      0.797 f
  out[155] (out)                                                   0.099     0.000      0.797 f
  data arrival time                                                                     0.797

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  output external delay                                                     -0.200      0.800
  data required time                                                                    0.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.800
  data arrival time                                                                    -0.797
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.003


  Startpoint: col_idx_3__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[87] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw22_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_0 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_7 ZeroWireload   tcbn65gpluswc
  ofifo              ZeroWireload          tcbn65gpluswc
  fifo_mux_8_1_bw22_simd1_9 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw22_simd1_8 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw22_simd1_4 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_59 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_60 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_61 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_62 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_57 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_56 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_116 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_3__fifo_instance/rd_ptr_reg_0_/CP (DFD1)                 0.000     0.000 #    0.000 r
  col_idx_3__fifo_instance/rd_ptr_reg_0_/Q (DFD1)                  0.094     0.154      0.154 r
  col_idx_3__fifo_instance/rd_ptr[0] (net)      5        0.010               0.000      0.154 r
  col_idx_3__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw22_simd1_4)    0.000    0.154 r
  col_idx_3__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.010              0.000      0.154 r
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw22_simd1_8)    0.000    0.154 r
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.010     0.000      0.154 r
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD8)    0.166    0.133      0.287 r
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    88    0.150    0.000     0.287 r
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw22_simd1_59)    0.000    0.287 r
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.150    0.000    0.287 r
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U11/Z (MUX2D0)    0.033    0.125    0.412 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[21] (net)     1    0.001    0.000    0.412 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[21] (fifo_mux_2_1_bw22_simd1_59)    0.000    0.412 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[21] (net)    0.001    0.000    0.412 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[21] (fifo_mux_2_1_bw22_simd1_57)    0.000    0.412 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[21] (net)    0.001    0.000    0.412 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U22/Z (MUX2D0)    0.041    0.090    0.502 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[21] (net)     1    0.001    0.000    0.502 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[21] (fifo_mux_2_1_bw22_simd1_57)    0.000    0.502 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[21] (net)    0.001    0.000    0.502 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[21] (fifo_mux_2_1_bw22_simd1_56)    0.000    0.502 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[21] (net)    0.001    0.000    0.502 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U23/Z (MUX2D0)    0.041    0.092    0.594 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[21] (net)     1    0.001    0.000    0.594 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[21] (fifo_mux_2_1_bw22_simd1_56)    0.000    0.594 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[21] (net)    0.001    0.000      0.594 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[21] (fifo_mux_8_1_bw22_simd1_8)    0.000    0.594 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/out_sub1[21] (net)    0.001        0.000      0.594 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[21] (fifo_mux_2_1_bw22_simd1_116)    0.000    0.594 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[21] (net)    0.001    0.000      0.594 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_2_1a/U22/Z (MUX2D0)    0.047    0.098     0.692 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[21] (net)     1    0.001    0.000    0.692 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[21] (fifo_mux_2_1_bw22_simd1_116)    0.000    0.692 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/out[21] (net)    0.001             0.000      0.692 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/out[21] (fifo_mux_16_1_bw22_simd1_4)    0.000    0.692 f
  col_idx_3__fifo_instance/out[21] (net)                 0.001               0.000      0.692 f
  col_idx_3__fifo_instance/out[21] (fifo_depth16_bw22_simd1_4)               0.000      0.692 f
  n138 (net)                                             0.001               0.000      0.692 f
  U81/Z (BUFFD3)                                                   0.099     0.105      0.797 f
  out[87] (net)                                 1        0.050               0.000      0.797 f
  out[87] (out)                                                    0.099     0.000      0.797 f
  data arrival time                                                                     0.797

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  output external delay                                                     -0.200      0.800
  data required time                                                                    0.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.800
  data arrival time                                                                    -0.797
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.003


  Startpoint: col_idx_3__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[85] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw22_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_0 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_7 ZeroWireload   tcbn65gpluswc
  ofifo              ZeroWireload          tcbn65gpluswc
  fifo_mux_8_1_bw22_simd1_9 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw22_simd1_8 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw22_simd1_4 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_59 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_60 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_61 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_62 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_57 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_56 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_116 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_3__fifo_instance/rd_ptr_reg_0_/CP (DFD1)                 0.000     0.000 #    0.000 r
  col_idx_3__fifo_instance/rd_ptr_reg_0_/Q (DFD1)                  0.094     0.154      0.154 r
  col_idx_3__fifo_instance/rd_ptr[0] (net)      5        0.010               0.000      0.154 r
  col_idx_3__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw22_simd1_4)    0.000    0.154 r
  col_idx_3__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.010              0.000      0.154 r
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw22_simd1_8)    0.000    0.154 r
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.010     0.000      0.154 r
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD8)    0.166    0.133      0.287 r
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    88    0.150    0.000     0.287 r
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw22_simd1_59)    0.000    0.287 r
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.150    0.000    0.287 r
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U6/Z (MUX2D0)    0.033    0.125    0.412 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[19] (net)     1    0.001    0.000    0.412 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[19] (fifo_mux_2_1_bw22_simd1_59)    0.000    0.412 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[19] (net)    0.001    0.000    0.412 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[19] (fifo_mux_2_1_bw22_simd1_57)    0.000    0.412 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[19] (net)    0.001    0.000    0.412 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U20/Z (MUX2D0)    0.041    0.090    0.502 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[19] (net)     1    0.001    0.000    0.502 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[19] (fifo_mux_2_1_bw22_simd1_57)    0.000    0.502 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[19] (net)    0.001    0.000    0.502 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[19] (fifo_mux_2_1_bw22_simd1_56)    0.000    0.502 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[19] (net)    0.001    0.000    0.502 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U22/Z (MUX2D0)    0.041    0.092    0.594 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[19] (net)     1    0.001    0.000    0.594 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[19] (fifo_mux_2_1_bw22_simd1_56)    0.000    0.594 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[19] (net)    0.001    0.000      0.594 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[19] (fifo_mux_8_1_bw22_simd1_8)    0.000    0.594 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/out_sub1[19] (net)    0.001        0.000      0.594 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[19] (fifo_mux_2_1_bw22_simd1_116)    0.000    0.594 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[19] (net)    0.001    0.000      0.594 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_2_1a/U21/Z (MUX2D0)    0.047    0.098     0.692 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[19] (net)     1    0.001    0.000    0.692 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[19] (fifo_mux_2_1_bw22_simd1_116)    0.000    0.692 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/out[19] (net)    0.001             0.000      0.692 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/out[19] (fifo_mux_16_1_bw22_simd1_4)    0.000    0.692 f
  col_idx_3__fifo_instance/out[19] (net)                 0.001               0.000      0.692 f
  col_idx_3__fifo_instance/out[19] (fifo_depth16_bw22_simd1_4)               0.000      0.692 f
  n139 (net)                                             0.001               0.000      0.692 f
  U43/Z (BUFFD3)                                                   0.099     0.105      0.797 f
  out[85] (net)                                 1        0.050               0.000      0.797 f
  out[85] (out)                                                    0.099     0.000      0.797 f
  data arrival time                                                                     0.797

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  output external delay                                                     -0.200      0.800
  data required time                                                                    0.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.800
  data arrival time                                                                    -0.797
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.003


  Startpoint: col_idx_3__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[83] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw22_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_0 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_7 ZeroWireload   tcbn65gpluswc
  ofifo              ZeroWireload          tcbn65gpluswc
  fifo_mux_8_1_bw22_simd1_9 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw22_simd1_8 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw22_simd1_4 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_59 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_60 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_61 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_62 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_57 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_56 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_116 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_3__fifo_instance/rd_ptr_reg_0_/CP (DFD1)                 0.000     0.000 #    0.000 r
  col_idx_3__fifo_instance/rd_ptr_reg_0_/Q (DFD1)                  0.094     0.154      0.154 r
  col_idx_3__fifo_instance/rd_ptr[0] (net)      5        0.010               0.000      0.154 r
  col_idx_3__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw22_simd1_4)    0.000    0.154 r
  col_idx_3__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.010              0.000      0.154 r
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw22_simd1_8)    0.000    0.154 r
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.010     0.000      0.154 r
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD8)    0.166    0.133      0.287 r
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    88    0.150    0.000     0.287 r
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw22_simd1_59)    0.000    0.287 r
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.150    0.000    0.287 r
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U10/Z (MUX2D0)    0.033    0.125    0.412 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[17] (net)     1    0.001    0.000    0.412 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[17] (fifo_mux_2_1_bw22_simd1_59)    0.000    0.412 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[17] (net)    0.001    0.000    0.412 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[17] (fifo_mux_2_1_bw22_simd1_57)    0.000    0.412 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[17] (net)    0.001    0.000    0.412 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U18/Z (MUX2D0)    0.041    0.090    0.502 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[17] (net)     1    0.001    0.000    0.502 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[17] (fifo_mux_2_1_bw22_simd1_57)    0.000    0.502 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[17] (net)    0.001    0.000    0.502 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[17] (fifo_mux_2_1_bw22_simd1_56)    0.000    0.502 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[17] (net)    0.001    0.000    0.502 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U21/Z (MUX2D0)    0.041    0.092    0.594 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[17] (net)     1    0.001    0.000    0.594 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[17] (fifo_mux_2_1_bw22_simd1_56)    0.000    0.594 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[17] (net)    0.001    0.000      0.594 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[17] (fifo_mux_8_1_bw22_simd1_8)    0.000    0.594 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/out_sub1[17] (net)    0.001        0.000      0.594 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[17] (fifo_mux_2_1_bw22_simd1_116)    0.000    0.594 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[17] (net)    0.001    0.000      0.594 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_2_1a/U20/Z (MUX2D0)    0.047    0.098     0.692 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[17] (net)     1    0.001    0.000    0.692 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[17] (fifo_mux_2_1_bw22_simd1_116)    0.000    0.692 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/out[17] (net)    0.001             0.000      0.692 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/out[17] (fifo_mux_16_1_bw22_simd1_4)    0.000    0.692 f
  col_idx_3__fifo_instance/out[17] (net)                 0.001               0.000      0.692 f
  col_idx_3__fifo_instance/out[17] (fifo_depth16_bw22_simd1_4)               0.000      0.692 f
  n140 (net)                                             0.001               0.000      0.692 f
  U42/Z (BUFFD3)                                                   0.099     0.105      0.797 f
  out[83] (net)                                 1        0.050               0.000      0.797 f
  out[83] (out)                                                    0.099     0.000      0.797 f
  data arrival time                                                                     0.797

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  output external delay                                                     -0.200      0.800
  data required time                                                                    0.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.800
  data arrival time                                                                    -0.797
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.003


  Startpoint: col_idx_3__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[81] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw22_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_0 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_7 ZeroWireload   tcbn65gpluswc
  ofifo              ZeroWireload          tcbn65gpluswc
  fifo_mux_8_1_bw22_simd1_9 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw22_simd1_8 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw22_simd1_4 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_59 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_60 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_61 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_62 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_57 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_56 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_116 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_3__fifo_instance/rd_ptr_reg_0_/CP (DFD1)                 0.000     0.000 #    0.000 r
  col_idx_3__fifo_instance/rd_ptr_reg_0_/Q (DFD1)                  0.094     0.154      0.154 r
  col_idx_3__fifo_instance/rd_ptr[0] (net)      5        0.010               0.000      0.154 r
  col_idx_3__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw22_simd1_4)    0.000    0.154 r
  col_idx_3__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.010              0.000      0.154 r
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw22_simd1_8)    0.000    0.154 r
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.010     0.000      0.154 r
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD8)    0.166    0.133      0.287 r
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    88    0.150    0.000     0.287 r
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw22_simd1_59)    0.000    0.287 r
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.150    0.000    0.287 r
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U5/Z (MUX2D0)    0.033    0.125    0.412 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[15] (net)     1    0.001    0.000    0.412 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[15] (fifo_mux_2_1_bw22_simd1_59)    0.000    0.412 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[15] (net)    0.001    0.000    0.412 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[15] (fifo_mux_2_1_bw22_simd1_57)    0.000    0.412 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[15] (net)    0.001    0.000    0.412 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U16/Z (MUX2D0)    0.041    0.090    0.502 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[15] (net)     1    0.001    0.000    0.502 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[15] (fifo_mux_2_1_bw22_simd1_57)    0.000    0.502 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[15] (net)    0.001    0.000    0.502 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[15] (fifo_mux_2_1_bw22_simd1_56)    0.000    0.502 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[15] (net)    0.001    0.000    0.502 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U20/Z (MUX2D0)    0.041    0.092    0.594 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[15] (net)     1    0.001    0.000    0.594 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[15] (fifo_mux_2_1_bw22_simd1_56)    0.000    0.594 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[15] (net)    0.001    0.000      0.594 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[15] (fifo_mux_8_1_bw22_simd1_8)    0.000    0.594 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/out_sub1[15] (net)    0.001        0.000      0.594 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[15] (fifo_mux_2_1_bw22_simd1_116)    0.000    0.594 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[15] (net)    0.001    0.000      0.594 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_2_1a/U19/Z (MUX2D0)    0.047    0.098     0.692 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[15] (net)     1    0.001    0.000    0.692 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[15] (fifo_mux_2_1_bw22_simd1_116)    0.000    0.692 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/out[15] (net)    0.001             0.000      0.692 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/out[15] (fifo_mux_16_1_bw22_simd1_4)    0.000    0.692 f
  col_idx_3__fifo_instance/out[15] (net)                 0.001               0.000      0.692 f
  col_idx_3__fifo_instance/out[15] (fifo_depth16_bw22_simd1_4)               0.000      0.692 f
  n141 (net)                                             0.001               0.000      0.692 f
  U41/Z (BUFFD3)                                                   0.099     0.105      0.797 f
  out[81] (net)                                 1        0.050               0.000      0.797 f
  out[81] (out)                                                    0.099     0.000      0.797 f
  data arrival time                                                                     0.797

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  output external delay                                                     -0.200      0.800
  data required time                                                                    0.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.800
  data arrival time                                                                    -0.797
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.003


  Startpoint: col_idx_3__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[79] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw22_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_0 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_7 ZeroWireload   tcbn65gpluswc
  ofifo              ZeroWireload          tcbn65gpluswc
  fifo_mux_8_1_bw22_simd1_9 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw22_simd1_8 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw22_simd1_4 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_59 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_60 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_61 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_62 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_57 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_56 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_116 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_3__fifo_instance/rd_ptr_reg_0_/CP (DFD1)                 0.000     0.000 #    0.000 r
  col_idx_3__fifo_instance/rd_ptr_reg_0_/Q (DFD1)                  0.094     0.154      0.154 r
  col_idx_3__fifo_instance/rd_ptr[0] (net)      5        0.010               0.000      0.154 r
  col_idx_3__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw22_simd1_4)    0.000    0.154 r
  col_idx_3__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.010              0.000      0.154 r
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw22_simd1_8)    0.000    0.154 r
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.010     0.000      0.154 r
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD8)    0.166    0.133      0.287 r
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    88    0.150    0.000     0.287 r
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw22_simd1_59)    0.000    0.287 r
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.150    0.000    0.287 r
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U9/Z (MUX2D0)    0.033    0.125    0.412 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[13] (net)     1    0.001    0.000    0.412 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[13] (fifo_mux_2_1_bw22_simd1_59)    0.000    0.412 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[13] (net)    0.001    0.000    0.412 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[13] (fifo_mux_2_1_bw22_simd1_57)    0.000    0.412 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[13] (net)    0.001    0.000    0.412 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U14/Z (MUX2D0)    0.041    0.090    0.502 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[13] (net)     1    0.001    0.000    0.502 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[13] (fifo_mux_2_1_bw22_simd1_57)    0.000    0.502 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[13] (net)    0.001    0.000    0.502 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[13] (fifo_mux_2_1_bw22_simd1_56)    0.000    0.502 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[13] (net)    0.001    0.000    0.502 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U19/Z (MUX2D0)    0.041    0.092    0.594 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[13] (net)     1    0.001    0.000    0.594 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[13] (fifo_mux_2_1_bw22_simd1_56)    0.000    0.594 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[13] (net)    0.001    0.000      0.594 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[13] (fifo_mux_8_1_bw22_simd1_8)    0.000    0.594 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/out_sub1[13] (net)    0.001        0.000      0.594 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[13] (fifo_mux_2_1_bw22_simd1_116)    0.000    0.594 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[13] (net)    0.001    0.000      0.594 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_2_1a/U18/Z (MUX2D0)    0.047    0.098     0.692 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[13] (net)     1    0.001    0.000    0.692 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[13] (fifo_mux_2_1_bw22_simd1_116)    0.000    0.692 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/out[13] (net)    0.001             0.000      0.692 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/out[13] (fifo_mux_16_1_bw22_simd1_4)    0.000    0.692 f
  col_idx_3__fifo_instance/out[13] (net)                 0.001               0.000      0.692 f
  col_idx_3__fifo_instance/out[13] (fifo_depth16_bw22_simd1_4)               0.000      0.692 f
  n142 (net)                                             0.001               0.000      0.692 f
  U40/Z (BUFFD3)                                                   0.099     0.105      0.797 f
  out[79] (net)                                 1        0.050               0.000      0.797 f
  out[79] (out)                                                    0.099     0.000      0.797 f
  data arrival time                                                                     0.797

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  output external delay                                                     -0.200      0.800
  data required time                                                                    0.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.800
  data arrival time                                                                    -0.797
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.003


  Startpoint: col_idx_3__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[77] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw22_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_0 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_7 ZeroWireload   tcbn65gpluswc
  ofifo              ZeroWireload          tcbn65gpluswc
  fifo_mux_8_1_bw22_simd1_9 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw22_simd1_8 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw22_simd1_4 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_59 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_60 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_61 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_62 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_57 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_56 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_116 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_3__fifo_instance/rd_ptr_reg_0_/CP (DFD1)                 0.000     0.000 #    0.000 r
  col_idx_3__fifo_instance/rd_ptr_reg_0_/Q (DFD1)                  0.094     0.154      0.154 r
  col_idx_3__fifo_instance/rd_ptr[0] (net)      5        0.010               0.000      0.154 r
  col_idx_3__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw22_simd1_4)    0.000    0.154 r
  col_idx_3__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.010              0.000      0.154 r
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw22_simd1_8)    0.000    0.154 r
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.010     0.000      0.154 r
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD8)    0.166    0.133      0.287 r
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    88    0.150    0.000     0.287 r
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw22_simd1_59)    0.000    0.287 r
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.150    0.000    0.287 r
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U4/Z (MUX2D0)    0.033    0.125    0.412 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[11] (net)     1    0.001    0.000    0.412 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[11] (fifo_mux_2_1_bw22_simd1_59)    0.000    0.412 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[11] (net)    0.001    0.000    0.412 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[11] (fifo_mux_2_1_bw22_simd1_57)    0.000    0.412 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[11] (net)    0.001    0.000    0.412 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U12/Z (MUX2D0)    0.041    0.090    0.502 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[11] (net)     1    0.001    0.000    0.502 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[11] (fifo_mux_2_1_bw22_simd1_57)    0.000    0.502 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[11] (net)    0.001    0.000    0.502 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[11] (fifo_mux_2_1_bw22_simd1_56)    0.000    0.502 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[11] (net)    0.001    0.000    0.502 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U18/Z (MUX2D0)    0.041    0.092    0.594 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[11] (net)     1    0.001    0.000    0.594 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[11] (fifo_mux_2_1_bw22_simd1_56)    0.000    0.594 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[11] (net)    0.001    0.000      0.594 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[11] (fifo_mux_8_1_bw22_simd1_8)    0.000    0.594 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/out_sub1[11] (net)    0.001        0.000      0.594 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[11] (fifo_mux_2_1_bw22_simd1_116)    0.000    0.594 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[11] (net)    0.001    0.000      0.594 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_2_1a/U17/Z (MUX2D0)    0.047    0.098     0.692 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[11] (net)     1    0.001    0.000    0.692 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[11] (fifo_mux_2_1_bw22_simd1_116)    0.000    0.692 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/out[11] (net)    0.001             0.000      0.692 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/out[11] (fifo_mux_16_1_bw22_simd1_4)    0.000    0.692 f
  col_idx_3__fifo_instance/out[11] (net)                 0.001               0.000      0.692 f
  col_idx_3__fifo_instance/out[11] (fifo_depth16_bw22_simd1_4)               0.000      0.692 f
  n143 (net)                                             0.001               0.000      0.692 f
  U39/Z (BUFFD3)                                                   0.099     0.105      0.797 f
  out[77] (net)                                 1        0.050               0.000      0.797 f
  out[77] (out)                                                    0.099     0.000      0.797 f
  data arrival time                                                                     0.797

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  output external delay                                                     -0.200      0.800
  data required time                                                                    0.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.800
  data arrival time                                                                    -0.797
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.003


  Startpoint: col_idx_3__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[75] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw22_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_0 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_7 ZeroWireload   tcbn65gpluswc
  ofifo              ZeroWireload          tcbn65gpluswc
  fifo_mux_8_1_bw22_simd1_9 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw22_simd1_8 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw22_simd1_4 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_59 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_60 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_61 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_62 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_57 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_56 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_116 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_3__fifo_instance/rd_ptr_reg_0_/CP (DFD1)                 0.000     0.000 #    0.000 r
  col_idx_3__fifo_instance/rd_ptr_reg_0_/Q (DFD1)                  0.094     0.154      0.154 r
  col_idx_3__fifo_instance/rd_ptr[0] (net)      5        0.010               0.000      0.154 r
  col_idx_3__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw22_simd1_4)    0.000    0.154 r
  col_idx_3__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.010              0.000      0.154 r
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw22_simd1_8)    0.000    0.154 r
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.010     0.000      0.154 r
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD8)    0.166    0.133      0.287 r
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    88    0.150    0.000     0.287 r
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw22_simd1_59)    0.000    0.287 r
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.150    0.000    0.287 r
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U8/Z (MUX2D0)    0.033    0.125    0.412 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[9] (net)     1    0.001    0.000    0.412 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[9] (fifo_mux_2_1_bw22_simd1_59)    0.000    0.412 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[9] (net)    0.001    0.000    0.412 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[9] (fifo_mux_2_1_bw22_simd1_57)    0.000    0.412 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[9] (net)    0.001    0.000    0.412 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U10/Z (MUX2D0)    0.041    0.090    0.502 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[9] (net)     1    0.001    0.000    0.502 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[9] (fifo_mux_2_1_bw22_simd1_57)    0.000    0.502 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[9] (net)    0.001    0.000    0.502 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[9] (fifo_mux_2_1_bw22_simd1_56)    0.000    0.502 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[9] (net)    0.001    0.000    0.502 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U17/Z (MUX2D0)    0.041    0.092    0.594 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[9] (net)     1    0.001    0.000    0.594 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[9] (fifo_mux_2_1_bw22_simd1_56)    0.000    0.594 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[9] (net)    0.001     0.000      0.594 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[9] (fifo_mux_8_1_bw22_simd1_8)    0.000    0.594 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/out_sub1[9] (net)    0.001         0.000      0.594 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[9] (fifo_mux_2_1_bw22_simd1_116)    0.000    0.594 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[9] (net)    0.001     0.000      0.594 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_2_1a/U16/Z (MUX2D0)    0.047    0.098     0.692 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[9] (net)     1    0.001    0.000    0.692 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[9] (fifo_mux_2_1_bw22_simd1_116)    0.000    0.692 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/out[9] (net)    0.001              0.000      0.692 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/out[9] (fifo_mux_16_1_bw22_simd1_4)    0.000    0.692 f
  col_idx_3__fifo_instance/out[9] (net)                  0.001               0.000      0.692 f
  col_idx_3__fifo_instance/out[9] (fifo_depth16_bw22_simd1_4)                0.000      0.692 f
  n144 (net)                                             0.001               0.000      0.692 f
  U38/Z (BUFFD3)                                                   0.099     0.105      0.797 f
  out[75] (net)                                 1        0.050               0.000      0.797 f
  out[75] (out)                                                    0.099     0.000      0.797 f
  data arrival time                                                                     0.797

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  output external delay                                                     -0.200      0.800
  data required time                                                                    0.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.800
  data arrival time                                                                    -0.797
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.003


  Startpoint: col_idx_3__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[73] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw22_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_0 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_7 ZeroWireload   tcbn65gpluswc
  ofifo              ZeroWireload          tcbn65gpluswc
  fifo_mux_8_1_bw22_simd1_9 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw22_simd1_8 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw22_simd1_4 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_59 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_60 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_61 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_62 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_57 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_56 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_116 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_3__fifo_instance/rd_ptr_reg_0_/CP (DFD1)                 0.000     0.000 #    0.000 r
  col_idx_3__fifo_instance/rd_ptr_reg_0_/Q (DFD1)                  0.094     0.154      0.154 r
  col_idx_3__fifo_instance/rd_ptr[0] (net)      5        0.010               0.000      0.154 r
  col_idx_3__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw22_simd1_4)    0.000    0.154 r
  col_idx_3__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.010              0.000      0.154 r
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw22_simd1_8)    0.000    0.154 r
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.010     0.000      0.154 r
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD8)    0.166    0.133      0.287 r
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    88    0.150    0.000     0.287 r
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw22_simd1_59)    0.000    0.287 r
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.150    0.000    0.287 r
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U3/Z (MUX2D0)    0.033    0.125    0.412 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[7] (net)     1    0.001    0.000    0.412 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[7] (fifo_mux_2_1_bw22_simd1_59)    0.000    0.412 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[7] (net)    0.001    0.000    0.412 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[7] (fifo_mux_2_1_bw22_simd1_57)    0.000    0.412 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[7] (net)    0.001    0.000    0.412 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U8/Z (MUX2D0)    0.041    0.090    0.502 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[7] (net)     1    0.001    0.000    0.502 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[7] (fifo_mux_2_1_bw22_simd1_57)    0.000    0.502 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[7] (net)    0.001    0.000    0.502 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[7] (fifo_mux_2_1_bw22_simd1_56)    0.000    0.502 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[7] (net)    0.001    0.000    0.502 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U16/Z (MUX2D0)    0.041    0.092    0.594 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[7] (net)     1    0.001    0.000    0.594 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[7] (fifo_mux_2_1_bw22_simd1_56)    0.000    0.594 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[7] (net)    0.001     0.000      0.594 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[7] (fifo_mux_8_1_bw22_simd1_8)    0.000    0.594 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/out_sub1[7] (net)    0.001         0.000      0.594 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[7] (fifo_mux_2_1_bw22_simd1_116)    0.000    0.594 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[7] (net)    0.001     0.000      0.594 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_2_1a/U15/Z (MUX2D0)    0.047    0.098     0.692 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[7] (net)     1    0.001    0.000    0.692 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[7] (fifo_mux_2_1_bw22_simd1_116)    0.000    0.692 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/out[7] (net)    0.001              0.000      0.692 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/out[7] (fifo_mux_16_1_bw22_simd1_4)    0.000    0.692 f
  col_idx_3__fifo_instance/out[7] (net)                  0.001               0.000      0.692 f
  col_idx_3__fifo_instance/out[7] (fifo_depth16_bw22_simd1_4)                0.000      0.692 f
  n145 (net)                                             0.001               0.000      0.692 f
  U37/Z (BUFFD3)                                                   0.099     0.105      0.797 f
  out[73] (net)                                 1        0.050               0.000      0.797 f
  out[73] (out)                                                    0.099     0.000      0.797 f
  data arrival time                                                                     0.797

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  output external delay                                                     -0.200      0.800
  data required time                                                                    0.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.800
  data arrival time                                                                    -0.797
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.003


  Startpoint: col_idx_3__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[71] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw22_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_0 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_7 ZeroWireload   tcbn65gpluswc
  ofifo              ZeroWireload          tcbn65gpluswc
  fifo_mux_8_1_bw22_simd1_9 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw22_simd1_8 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw22_simd1_4 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_59 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_60 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_61 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_62 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_57 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_56 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_116 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_3__fifo_instance/rd_ptr_reg_0_/CP (DFD1)                 0.000     0.000 #    0.000 r
  col_idx_3__fifo_instance/rd_ptr_reg_0_/Q (DFD1)                  0.094     0.154      0.154 r
  col_idx_3__fifo_instance/rd_ptr[0] (net)      5        0.010               0.000      0.154 r
  col_idx_3__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw22_simd1_4)    0.000    0.154 r
  col_idx_3__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.010              0.000      0.154 r
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw22_simd1_8)    0.000    0.154 r
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.010     0.000      0.154 r
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD8)    0.166    0.133      0.287 r
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    88    0.150    0.000     0.287 r
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw22_simd1_59)    0.000    0.287 r
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.150    0.000    0.287 r
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U2/Z (MUX2D0)    0.033    0.125    0.412 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[5] (net)     1    0.001    0.000    0.412 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[5] (fifo_mux_2_1_bw22_simd1_59)    0.000    0.412 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[5] (net)    0.001    0.000    0.412 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[5] (fifo_mux_2_1_bw22_simd1_57)    0.000    0.412 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[5] (net)    0.001    0.000    0.412 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U6/Z (MUX2D0)    0.041    0.090    0.502 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[5] (net)     1    0.001    0.000    0.502 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[5] (fifo_mux_2_1_bw22_simd1_57)    0.000    0.502 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[5] (net)    0.001    0.000    0.502 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[5] (fifo_mux_2_1_bw22_simd1_56)    0.000    0.502 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[5] (net)    0.001    0.000    0.502 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U15/Z (MUX2D0)    0.041    0.092    0.594 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[5] (net)     1    0.001    0.000    0.594 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[5] (fifo_mux_2_1_bw22_simd1_56)    0.000    0.594 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[5] (net)    0.001     0.000      0.594 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[5] (fifo_mux_8_1_bw22_simd1_8)    0.000    0.594 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/out_sub1[5] (net)    0.001         0.000      0.594 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[5] (fifo_mux_2_1_bw22_simd1_116)    0.000    0.594 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[5] (net)    0.001     0.000      0.594 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_2_1a/U14/Z (MUX2D0)    0.047    0.098     0.692 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[5] (net)     1    0.001    0.000    0.692 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[5] (fifo_mux_2_1_bw22_simd1_116)    0.000    0.692 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/out[5] (net)    0.001              0.000      0.692 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/out[5] (fifo_mux_16_1_bw22_simd1_4)    0.000    0.692 f
  col_idx_3__fifo_instance/out[5] (net)                  0.001               0.000      0.692 f
  col_idx_3__fifo_instance/out[5] (fifo_depth16_bw22_simd1_4)                0.000      0.692 f
  n146 (net)                                             0.001               0.000      0.692 f
  U36/Z (BUFFD3)                                                   0.099     0.105      0.797 f
  out[71] (net)                                 1        0.050               0.000      0.797 f
  out[71] (out)                                                    0.099     0.000      0.797 f
  data arrival time                                                                     0.797

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  output external delay                                                     -0.200      0.800
  data required time                                                                    0.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.800
  data arrival time                                                                    -0.797
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.003


  Startpoint: col_idx_3__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[69] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw22_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_0 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_7 ZeroWireload   tcbn65gpluswc
  ofifo              ZeroWireload          tcbn65gpluswc
  fifo_mux_8_1_bw22_simd1_9 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw22_simd1_8 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw22_simd1_4 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_59 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_60 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_61 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_62 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_57 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_56 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_116 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_3__fifo_instance/rd_ptr_reg_0_/CP (DFD1)                 0.000     0.000 #    0.000 r
  col_idx_3__fifo_instance/rd_ptr_reg_0_/Q (DFD1)                  0.094     0.154      0.154 r
  col_idx_3__fifo_instance/rd_ptr[0] (net)      5        0.010               0.000      0.154 r
  col_idx_3__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw22_simd1_4)    0.000    0.154 r
  col_idx_3__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.010              0.000      0.154 r
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw22_simd1_8)    0.000    0.154 r
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.010     0.000      0.154 r
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD8)    0.166    0.133      0.287 r
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    88    0.150    0.000     0.287 r
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw22_simd1_59)    0.000    0.287 r
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.150    0.000    0.287 r
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U7/Z (MUX2D0)    0.033    0.125    0.412 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[3] (net)     1    0.001    0.000    0.412 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[3] (fifo_mux_2_1_bw22_simd1_59)    0.000    0.412 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[3] (net)    0.001    0.000    0.412 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[3] (fifo_mux_2_1_bw22_simd1_57)    0.000    0.412 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[3] (net)    0.001    0.000    0.412 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U4/Z (MUX2D0)    0.041    0.090    0.502 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[3] (net)     1    0.001    0.000    0.502 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[3] (fifo_mux_2_1_bw22_simd1_57)    0.000    0.502 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[3] (net)    0.001    0.000    0.502 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[3] (fifo_mux_2_1_bw22_simd1_56)    0.000    0.502 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[3] (net)    0.001    0.000    0.502 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U14/Z (MUX2D0)    0.041    0.092    0.594 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[3] (net)     1    0.001    0.000    0.594 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[3] (fifo_mux_2_1_bw22_simd1_56)    0.000    0.594 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[3] (net)    0.001     0.000      0.594 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[3] (fifo_mux_8_1_bw22_simd1_8)    0.000    0.594 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/out_sub1[3] (net)    0.001         0.000      0.594 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[3] (fifo_mux_2_1_bw22_simd1_116)    0.000    0.594 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[3] (net)    0.001     0.000      0.594 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_2_1a/U13/Z (MUX2D0)    0.047    0.098     0.692 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[3] (net)     1    0.001    0.000    0.692 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[3] (fifo_mux_2_1_bw22_simd1_116)    0.000    0.692 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/out[3] (net)    0.001              0.000      0.692 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/out[3] (fifo_mux_16_1_bw22_simd1_4)    0.000    0.692 f
  col_idx_3__fifo_instance/out[3] (net)                  0.001               0.000      0.692 f
  col_idx_3__fifo_instance/out[3] (fifo_depth16_bw22_simd1_4)                0.000      0.692 f
  n147 (net)                                             0.001               0.000      0.692 f
  U35/Z (BUFFD3)                                                   0.099     0.105      0.797 f
  out[69] (net)                                 1        0.050               0.000      0.797 f
  out[69] (out)                                                    0.099     0.000      0.797 f
  data arrival time                                                                     0.797

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  output external delay                                                     -0.200      0.800
  data required time                                                                    0.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.800
  data arrival time                                                                    -0.797
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.003


  Startpoint: col_idx_3__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[67] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw22_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_0 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_7 ZeroWireload   tcbn65gpluswc
  ofifo              ZeroWireload          tcbn65gpluswc
  fifo_mux_8_1_bw22_simd1_9 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw22_simd1_8 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw22_simd1_4 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_59 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_60 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_61 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_62 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_57 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_56 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_116 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_3__fifo_instance/rd_ptr_reg_0_/CP (DFD1)                 0.000     0.000 #    0.000 r
  col_idx_3__fifo_instance/rd_ptr_reg_0_/Q (DFD1)                  0.094     0.154      0.154 r
  col_idx_3__fifo_instance/rd_ptr[0] (net)      5        0.010               0.000      0.154 r
  col_idx_3__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw22_simd1_4)    0.000    0.154 r
  col_idx_3__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.010              0.000      0.154 r
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw22_simd1_8)    0.000    0.154 r
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.010     0.000      0.154 r
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD8)    0.166    0.133      0.287 r
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    88    0.150    0.000     0.287 r
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw22_simd1_59)    0.000    0.287 r
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.150    0.000    0.287 r
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U1/Z (MUX2D0)    0.033    0.125    0.412 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[1] (net)     1    0.001    0.000    0.412 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[1] (fifo_mux_2_1_bw22_simd1_59)    0.000    0.412 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[1] (net)    0.001    0.000    0.412 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[1] (fifo_mux_2_1_bw22_simd1_57)    0.000    0.412 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[1] (net)    0.001    0.000    0.412 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U2/Z (MUX2D0)    0.041    0.090    0.502 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[1] (net)     1    0.001    0.000    0.502 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[1] (fifo_mux_2_1_bw22_simd1_57)    0.000    0.502 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[1] (net)    0.001    0.000    0.502 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[1] (fifo_mux_2_1_bw22_simd1_56)    0.000    0.502 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[1] (net)    0.001    0.000    0.502 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U13/Z (MUX2D0)    0.041    0.092    0.594 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[1] (net)     1    0.001    0.000    0.594 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[1] (fifo_mux_2_1_bw22_simd1_56)    0.000    0.594 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[1] (net)    0.001     0.000      0.594 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[1] (fifo_mux_8_1_bw22_simd1_8)    0.000    0.594 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/out_sub1[1] (net)    0.001         0.000      0.594 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[1] (fifo_mux_2_1_bw22_simd1_116)    0.000    0.594 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[1] (net)    0.001     0.000      0.594 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_2_1a/U12/Z (MUX2D0)    0.047    0.098     0.692 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[1] (net)     1    0.001    0.000    0.692 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[1] (fifo_mux_2_1_bw22_simd1_116)    0.000    0.692 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/out[1] (net)    0.001              0.000      0.692 f
  col_idx_3__fifo_instance/fifo_mux_16_1a/out[1] (fifo_mux_16_1_bw22_simd1_4)    0.000    0.692 f
  col_idx_3__fifo_instance/out[1] (net)                  0.001               0.000      0.692 f
  col_idx_3__fifo_instance/out[1] (fifo_depth16_bw22_simd1_4)                0.000      0.692 f
  n148 (net)                                             0.001               0.000      0.692 f
  U34/Z (BUFFD3)                                                   0.099     0.105      0.797 f
  out[67] (net)                                 1        0.050               0.000      0.797 f
  out[67] (out)                                                    0.099     0.000      0.797 f
  data arrival time                                                                     0.797

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  output external delay                                                     -0.200      0.800
  data required time                                                                    0.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.800
  data arrival time                                                                    -0.797
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.003


  Startpoint: col_idx_0__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[21] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw22_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_0 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_7 ZeroWireload   tcbn65gpluswc
  ofifo              ZeroWireload          tcbn65gpluswc
  fifo_mux_8_1_bw22_simd1_15 ZeroWireload  tcbn65gpluswc
  fifo_mux_8_1_bw22_simd1_14 ZeroWireload  tcbn65gpluswc
  fifo_mux_16_1_bw22_simd1_7 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_101 ZeroWireload tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_102 ZeroWireload tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_103 ZeroWireload tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_104 ZeroWireload tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_99 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_98 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_119 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_0__fifo_instance/rd_ptr_reg_0_/CP (DFD1)                 0.000     0.000 #    0.000 r
  col_idx_0__fifo_instance/rd_ptr_reg_0_/Q (DFD1)                  0.094     0.154      0.154 r
  col_idx_0__fifo_instance/rd_ptr[0] (net)      5        0.010               0.000      0.154 r
  col_idx_0__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw22_simd1_7)    0.000    0.154 r
  col_idx_0__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.010              0.000      0.154 r
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw22_simd1_14)    0.000    0.154 r
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.010     0.000      0.154 r
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD8)    0.166    0.133      0.287 r
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    88    0.150    0.000     0.287 r
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw22_simd1_101)    0.000    0.287 r
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.150    0.000    0.287 r
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U11/Z (MUX2D0)    0.033    0.125    0.412 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[21] (net)     1    0.001    0.000    0.412 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[21] (fifo_mux_2_1_bw22_simd1_101)    0.000    0.412 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[21] (net)    0.001    0.000    0.412 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[21] (fifo_mux_2_1_bw22_simd1_99)    0.000    0.412 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[21] (net)    0.001    0.000    0.412 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U22/Z (MUX2D0)    0.041    0.090    0.502 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[21] (net)     1    0.001    0.000    0.502 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[21] (fifo_mux_2_1_bw22_simd1_99)    0.000    0.502 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[21] (net)    0.001    0.000    0.502 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[21] (fifo_mux_2_1_bw22_simd1_98)    0.000    0.502 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[21] (net)    0.001    0.000    0.502 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U23/Z (MUX2D0)    0.041    0.092    0.594 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[21] (net)     1    0.001    0.000    0.594 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[21] (fifo_mux_2_1_bw22_simd1_98)    0.000    0.594 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[21] (net)    0.001    0.000      0.594 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[21] (fifo_mux_8_1_bw22_simd1_14)    0.000    0.594 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/out_sub1[21] (net)    0.001        0.000      0.594 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[21] (fifo_mux_2_1_bw22_simd1_119)    0.000    0.594 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[21] (net)    0.001    0.000      0.594 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_2_1a/U22/Z (MUX2D0)    0.047    0.098     0.692 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[21] (net)     1    0.001    0.000    0.692 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[21] (fifo_mux_2_1_bw22_simd1_119)    0.000    0.692 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/out[21] (net)    0.001             0.000      0.692 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/out[21] (fifo_mux_16_1_bw22_simd1_7)    0.000    0.692 f
  col_idx_0__fifo_instance/out[21] (net)                 0.001               0.000      0.692 f
  col_idx_0__fifo_instance/out[21] (fifo_depth16_bw22_simd1_7)               0.000      0.692 f
  n171 (net)                                             0.001               0.000      0.692 f
  U84/Z (BUFFD3)                                                   0.099     0.105      0.797 f
  out[21] (net)                                 1        0.050               0.000      0.797 f
  out[21] (out)                                                    0.099     0.000      0.797 f
  data arrival time                                                                     0.797

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  output external delay                                                     -0.200      0.800
  data required time                                                                    0.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.800
  data arrival time                                                                    -0.797
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.003


  Startpoint: col_idx_0__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[19] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw22_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_0 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_7 ZeroWireload   tcbn65gpluswc
  ofifo              ZeroWireload          tcbn65gpluswc
  fifo_mux_8_1_bw22_simd1_15 ZeroWireload  tcbn65gpluswc
  fifo_mux_8_1_bw22_simd1_14 ZeroWireload  tcbn65gpluswc
  fifo_mux_16_1_bw22_simd1_7 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_101 ZeroWireload tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_102 ZeroWireload tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_103 ZeroWireload tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_104 ZeroWireload tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_99 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_98 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_119 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_0__fifo_instance/rd_ptr_reg_0_/CP (DFD1)                 0.000     0.000 #    0.000 r
  col_idx_0__fifo_instance/rd_ptr_reg_0_/Q (DFD1)                  0.094     0.154      0.154 r
  col_idx_0__fifo_instance/rd_ptr[0] (net)      5        0.010               0.000      0.154 r
  col_idx_0__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw22_simd1_7)    0.000    0.154 r
  col_idx_0__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.010              0.000      0.154 r
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw22_simd1_14)    0.000    0.154 r
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.010     0.000      0.154 r
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD8)    0.166    0.133      0.287 r
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    88    0.150    0.000     0.287 r
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw22_simd1_101)    0.000    0.287 r
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.150    0.000    0.287 r
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U5/Z (MUX2D0)    0.033    0.125    0.412 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[19] (net)     1    0.001    0.000    0.412 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[19] (fifo_mux_2_1_bw22_simd1_101)    0.000    0.412 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[19] (net)    0.001    0.000    0.412 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[19] (fifo_mux_2_1_bw22_simd1_99)    0.000    0.412 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[19] (net)    0.001    0.000    0.412 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U20/Z (MUX2D0)    0.041    0.090    0.502 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[19] (net)     1    0.001    0.000    0.502 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[19] (fifo_mux_2_1_bw22_simd1_99)    0.000    0.502 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[19] (net)    0.001    0.000    0.502 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[19] (fifo_mux_2_1_bw22_simd1_98)    0.000    0.502 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[19] (net)    0.001    0.000    0.502 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U22/Z (MUX2D0)    0.041    0.092    0.594 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[19] (net)     1    0.001    0.000    0.594 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[19] (fifo_mux_2_1_bw22_simd1_98)    0.000    0.594 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[19] (net)    0.001    0.000      0.594 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[19] (fifo_mux_8_1_bw22_simd1_14)    0.000    0.594 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/out_sub1[19] (net)    0.001        0.000      0.594 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[19] (fifo_mux_2_1_bw22_simd1_119)    0.000    0.594 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[19] (net)    0.001    0.000      0.594 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_2_1a/U21/Z (MUX2D0)    0.047    0.098     0.692 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[19] (net)     1    0.001    0.000    0.692 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[19] (fifo_mux_2_1_bw22_simd1_119)    0.000    0.692 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/out[19] (net)    0.001             0.000      0.692 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/out[19] (fifo_mux_16_1_bw22_simd1_7)    0.000    0.692 f
  col_idx_0__fifo_instance/out[19] (net)                 0.001               0.000      0.692 f
  col_idx_0__fifo_instance/out[19] (fifo_depth16_bw22_simd1_7)               0.000      0.692 f
  n172 (net)                                             0.001               0.000      0.692 f
  U13/Z (BUFFD3)                                                   0.099     0.105      0.797 f
  out[19] (net)                                 1        0.050               0.000      0.797 f
  out[19] (out)                                                    0.099     0.000      0.797 f
  data arrival time                                                                     0.797

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  output external delay                                                     -0.200      0.800
  data required time                                                                    0.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.800
  data arrival time                                                                    -0.797
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.003


  Startpoint: col_idx_0__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[17] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw22_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_0 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_7 ZeroWireload   tcbn65gpluswc
  ofifo              ZeroWireload          tcbn65gpluswc
  fifo_mux_8_1_bw22_simd1_15 ZeroWireload  tcbn65gpluswc
  fifo_mux_8_1_bw22_simd1_14 ZeroWireload  tcbn65gpluswc
  fifo_mux_16_1_bw22_simd1_7 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_101 ZeroWireload tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_102 ZeroWireload tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_103 ZeroWireload tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_104 ZeroWireload tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_99 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_98 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_119 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_0__fifo_instance/rd_ptr_reg_0_/CP (DFD1)                 0.000     0.000 #    0.000 r
  col_idx_0__fifo_instance/rd_ptr_reg_0_/Q (DFD1)                  0.094     0.154      0.154 r
  col_idx_0__fifo_instance/rd_ptr[0] (net)      5        0.010               0.000      0.154 r
  col_idx_0__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw22_simd1_7)    0.000    0.154 r
  col_idx_0__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.010              0.000      0.154 r
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw22_simd1_14)    0.000    0.154 r
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.010     0.000      0.154 r
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD8)    0.166    0.133      0.287 r
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    88    0.150    0.000     0.287 r
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw22_simd1_101)    0.000    0.287 r
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.150    0.000    0.287 r
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U10/Z (MUX2D0)    0.033    0.125    0.412 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[17] (net)     1    0.001    0.000    0.412 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[17] (fifo_mux_2_1_bw22_simd1_101)    0.000    0.412 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[17] (net)    0.001    0.000    0.412 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[17] (fifo_mux_2_1_bw22_simd1_99)    0.000    0.412 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[17] (net)    0.001    0.000    0.412 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U18/Z (MUX2D0)    0.041    0.090    0.502 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[17] (net)     1    0.001    0.000    0.502 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[17] (fifo_mux_2_1_bw22_simd1_99)    0.000    0.502 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[17] (net)    0.001    0.000    0.502 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[17] (fifo_mux_2_1_bw22_simd1_98)    0.000    0.502 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[17] (net)    0.001    0.000    0.502 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U21/Z (MUX2D0)    0.041    0.092    0.594 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[17] (net)     1    0.001    0.000    0.594 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[17] (fifo_mux_2_1_bw22_simd1_98)    0.000    0.594 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[17] (net)    0.001    0.000      0.594 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[17] (fifo_mux_8_1_bw22_simd1_14)    0.000    0.594 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/out_sub1[17] (net)    0.001        0.000      0.594 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[17] (fifo_mux_2_1_bw22_simd1_119)    0.000    0.594 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[17] (net)    0.001    0.000      0.594 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_2_1a/U20/Z (MUX2D0)    0.047    0.098     0.692 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[17] (net)     1    0.001    0.000    0.692 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[17] (fifo_mux_2_1_bw22_simd1_119)    0.000    0.692 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/out[17] (net)    0.001             0.000      0.692 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/out[17] (fifo_mux_16_1_bw22_simd1_7)    0.000    0.692 f
  col_idx_0__fifo_instance/out[17] (net)                 0.001               0.000      0.692 f
  col_idx_0__fifo_instance/out[17] (fifo_depth16_bw22_simd1_7)               0.000      0.692 f
  n173 (net)                                             0.001               0.000      0.692 f
  U12/Z (BUFFD3)                                                   0.099     0.105      0.797 f
  out[17] (net)                                 1        0.050               0.000      0.797 f
  out[17] (out)                                                    0.099     0.000      0.797 f
  data arrival time                                                                     0.797

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  output external delay                                                     -0.200      0.800
  data required time                                                                    0.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.800
  data arrival time                                                                    -0.797
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.003


  Startpoint: col_idx_0__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[15] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw22_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_0 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_7 ZeroWireload   tcbn65gpluswc
  ofifo              ZeroWireload          tcbn65gpluswc
  fifo_mux_8_1_bw22_simd1_15 ZeroWireload  tcbn65gpluswc
  fifo_mux_8_1_bw22_simd1_14 ZeroWireload  tcbn65gpluswc
  fifo_mux_16_1_bw22_simd1_7 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_101 ZeroWireload tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_102 ZeroWireload tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_103 ZeroWireload tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_104 ZeroWireload tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_99 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_98 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_119 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_0__fifo_instance/rd_ptr_reg_0_/CP (DFD1)                 0.000     0.000 #    0.000 r
  col_idx_0__fifo_instance/rd_ptr_reg_0_/Q (DFD1)                  0.094     0.154      0.154 r
  col_idx_0__fifo_instance/rd_ptr[0] (net)      5        0.010               0.000      0.154 r
  col_idx_0__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw22_simd1_7)    0.000    0.154 r
  col_idx_0__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.010              0.000      0.154 r
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw22_simd1_14)    0.000    0.154 r
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.010     0.000      0.154 r
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD8)    0.166    0.133      0.287 r
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    88    0.150    0.000     0.287 r
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw22_simd1_101)    0.000    0.287 r
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.150    0.000    0.287 r
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U4/Z (MUX2D0)    0.033    0.125    0.412 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[15] (net)     1    0.001    0.000    0.412 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[15] (fifo_mux_2_1_bw22_simd1_101)    0.000    0.412 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[15] (net)    0.001    0.000    0.412 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[15] (fifo_mux_2_1_bw22_simd1_99)    0.000    0.412 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[15] (net)    0.001    0.000    0.412 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U16/Z (MUX2D0)    0.041    0.090    0.502 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[15] (net)     1    0.001    0.000    0.502 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[15] (fifo_mux_2_1_bw22_simd1_99)    0.000    0.502 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[15] (net)    0.001    0.000    0.502 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[15] (fifo_mux_2_1_bw22_simd1_98)    0.000    0.502 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[15] (net)    0.001    0.000    0.502 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U20/Z (MUX2D0)    0.041    0.092    0.594 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[15] (net)     1    0.001    0.000    0.594 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[15] (fifo_mux_2_1_bw22_simd1_98)    0.000    0.594 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[15] (net)    0.001    0.000      0.594 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[15] (fifo_mux_8_1_bw22_simd1_14)    0.000    0.594 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/out_sub1[15] (net)    0.001        0.000      0.594 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[15] (fifo_mux_2_1_bw22_simd1_119)    0.000    0.594 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[15] (net)    0.001    0.000      0.594 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_2_1a/U19/Z (MUX2D0)    0.047    0.098     0.692 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[15] (net)     1    0.001    0.000    0.692 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[15] (fifo_mux_2_1_bw22_simd1_119)    0.000    0.692 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/out[15] (net)    0.001             0.000      0.692 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/out[15] (fifo_mux_16_1_bw22_simd1_7)    0.000    0.692 f
  col_idx_0__fifo_instance/out[15] (net)                 0.001               0.000      0.692 f
  col_idx_0__fifo_instance/out[15] (fifo_depth16_bw22_simd1_7)               0.000      0.692 f
  n174 (net)                                             0.001               0.000      0.692 f
  U11/Z (BUFFD3)                                                   0.099     0.105      0.797 f
  out[15] (net)                                 1        0.050               0.000      0.797 f
  out[15] (out)                                                    0.099     0.000      0.797 f
  data arrival time                                                                     0.797

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  output external delay                                                     -0.200      0.800
  data required time                                                                    0.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.800
  data arrival time                                                                    -0.797
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.003


  Startpoint: col_idx_0__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[13] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw22_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_0 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_7 ZeroWireload   tcbn65gpluswc
  ofifo              ZeroWireload          tcbn65gpluswc
  fifo_mux_8_1_bw22_simd1_15 ZeroWireload  tcbn65gpluswc
  fifo_mux_8_1_bw22_simd1_14 ZeroWireload  tcbn65gpluswc
  fifo_mux_16_1_bw22_simd1_7 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_101 ZeroWireload tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_102 ZeroWireload tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_103 ZeroWireload tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_104 ZeroWireload tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_99 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_98 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_119 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_0__fifo_instance/rd_ptr_reg_0_/CP (DFD1)                 0.000     0.000 #    0.000 r
  col_idx_0__fifo_instance/rd_ptr_reg_0_/Q (DFD1)                  0.094     0.154      0.154 r
  col_idx_0__fifo_instance/rd_ptr[0] (net)      5        0.010               0.000      0.154 r
  col_idx_0__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw22_simd1_7)    0.000    0.154 r
  col_idx_0__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.010              0.000      0.154 r
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw22_simd1_14)    0.000    0.154 r
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.010     0.000      0.154 r
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD8)    0.166    0.133      0.287 r
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    88    0.150    0.000     0.287 r
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw22_simd1_101)    0.000    0.287 r
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.150    0.000    0.287 r
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U9/Z (MUX2D0)    0.033    0.125    0.412 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[13] (net)     1    0.001    0.000    0.412 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[13] (fifo_mux_2_1_bw22_simd1_101)    0.000    0.412 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[13] (net)    0.001    0.000    0.412 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[13] (fifo_mux_2_1_bw22_simd1_99)    0.000    0.412 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[13] (net)    0.001    0.000    0.412 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U14/Z (MUX2D0)    0.041    0.090    0.502 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[13] (net)     1    0.001    0.000    0.502 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[13] (fifo_mux_2_1_bw22_simd1_99)    0.000    0.502 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[13] (net)    0.001    0.000    0.502 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[13] (fifo_mux_2_1_bw22_simd1_98)    0.000    0.502 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[13] (net)    0.001    0.000    0.502 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U19/Z (MUX2D0)    0.041    0.092    0.594 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[13] (net)     1    0.001    0.000    0.594 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[13] (fifo_mux_2_1_bw22_simd1_98)    0.000    0.594 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[13] (net)    0.001    0.000      0.594 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[13] (fifo_mux_8_1_bw22_simd1_14)    0.000    0.594 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/out_sub1[13] (net)    0.001        0.000      0.594 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[13] (fifo_mux_2_1_bw22_simd1_119)    0.000    0.594 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[13] (net)    0.001    0.000      0.594 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_2_1a/U18/Z (MUX2D0)    0.047    0.098     0.692 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[13] (net)     1    0.001    0.000    0.692 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[13] (fifo_mux_2_1_bw22_simd1_119)    0.000    0.692 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/out[13] (net)    0.001             0.000      0.692 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/out[13] (fifo_mux_16_1_bw22_simd1_7)    0.000    0.692 f
  col_idx_0__fifo_instance/out[13] (net)                 0.001               0.000      0.692 f
  col_idx_0__fifo_instance/out[13] (fifo_depth16_bw22_simd1_7)               0.000      0.692 f
  n175 (net)                                             0.001               0.000      0.692 f
  U10/Z (BUFFD3)                                                   0.099     0.105      0.797 f
  out[13] (net)                                 1        0.050               0.000      0.797 f
  out[13] (out)                                                    0.099     0.000      0.797 f
  data arrival time                                                                     0.797

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  output external delay                                                     -0.200      0.800
  data required time                                                                    0.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.800
  data arrival time                                                                    -0.797
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.003


  Startpoint: col_idx_0__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[11] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw22_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_0 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_7 ZeroWireload   tcbn65gpluswc
  ofifo              ZeroWireload          tcbn65gpluswc
  fifo_mux_8_1_bw22_simd1_15 ZeroWireload  tcbn65gpluswc
  fifo_mux_8_1_bw22_simd1_14 ZeroWireload  tcbn65gpluswc
  fifo_mux_16_1_bw22_simd1_7 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_101 ZeroWireload tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_102 ZeroWireload tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_103 ZeroWireload tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_104 ZeroWireload tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_99 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_98 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_119 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_0__fifo_instance/rd_ptr_reg_0_/CP (DFD1)                 0.000     0.000 #    0.000 r
  col_idx_0__fifo_instance/rd_ptr_reg_0_/Q (DFD1)                  0.094     0.154      0.154 r
  col_idx_0__fifo_instance/rd_ptr[0] (net)      5        0.010               0.000      0.154 r
  col_idx_0__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw22_simd1_7)    0.000    0.154 r
  col_idx_0__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.010              0.000      0.154 r
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw22_simd1_14)    0.000    0.154 r
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.010     0.000      0.154 r
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD8)    0.166    0.133      0.287 r
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    88    0.150    0.000     0.287 r
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw22_simd1_101)    0.000    0.287 r
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.150    0.000    0.287 r
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U3/Z (MUX2D0)    0.033    0.125    0.412 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[11] (net)     1    0.001    0.000    0.412 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[11] (fifo_mux_2_1_bw22_simd1_101)    0.000    0.412 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[11] (net)    0.001    0.000    0.412 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[11] (fifo_mux_2_1_bw22_simd1_99)    0.000    0.412 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[11] (net)    0.001    0.000    0.412 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U12/Z (MUX2D0)    0.041    0.090    0.502 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[11] (net)     1    0.001    0.000    0.502 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[11] (fifo_mux_2_1_bw22_simd1_99)    0.000    0.502 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[11] (net)    0.001    0.000    0.502 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[11] (fifo_mux_2_1_bw22_simd1_98)    0.000    0.502 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[11] (net)    0.001    0.000    0.502 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U18/Z (MUX2D0)    0.041    0.092    0.594 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[11] (net)     1    0.001    0.000    0.594 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[11] (fifo_mux_2_1_bw22_simd1_98)    0.000    0.594 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[11] (net)    0.001    0.000      0.594 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[11] (fifo_mux_8_1_bw22_simd1_14)    0.000    0.594 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/out_sub1[11] (net)    0.001        0.000      0.594 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[11] (fifo_mux_2_1_bw22_simd1_119)    0.000    0.594 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[11] (net)    0.001    0.000      0.594 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_2_1a/U17/Z (MUX2D0)    0.047    0.098     0.692 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[11] (net)     1    0.001    0.000    0.692 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[11] (fifo_mux_2_1_bw22_simd1_119)    0.000    0.692 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/out[11] (net)    0.001             0.000      0.692 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/out[11] (fifo_mux_16_1_bw22_simd1_7)    0.000    0.692 f
  col_idx_0__fifo_instance/out[11] (net)                 0.001               0.000      0.692 f
  col_idx_0__fifo_instance/out[11] (fifo_depth16_bw22_simd1_7)               0.000      0.692 f
  n176 (net)                                             0.001               0.000      0.692 f
  U9/Z (BUFFD3)                                                    0.099     0.105      0.797 f
  out[11] (net)                                 1        0.050               0.000      0.797 f
  out[11] (out)                                                    0.099     0.000      0.797 f
  data arrival time                                                                     0.797

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  output external delay                                                     -0.200      0.800
  data required time                                                                    0.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.800
  data arrival time                                                                    -0.797
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.003


  Startpoint: col_idx_0__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[9] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw22_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_0 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_7 ZeroWireload   tcbn65gpluswc
  ofifo              ZeroWireload          tcbn65gpluswc
  fifo_mux_8_1_bw22_simd1_15 ZeroWireload  tcbn65gpluswc
  fifo_mux_8_1_bw22_simd1_14 ZeroWireload  tcbn65gpluswc
  fifo_mux_16_1_bw22_simd1_7 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_101 ZeroWireload tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_102 ZeroWireload tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_103 ZeroWireload tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_104 ZeroWireload tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_99 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_98 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_119 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_0__fifo_instance/rd_ptr_reg_0_/CP (DFD1)                 0.000     0.000 #    0.000 r
  col_idx_0__fifo_instance/rd_ptr_reg_0_/Q (DFD1)                  0.094     0.154      0.154 r
  col_idx_0__fifo_instance/rd_ptr[0] (net)      5        0.010               0.000      0.154 r
  col_idx_0__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw22_simd1_7)    0.000    0.154 r
  col_idx_0__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.010              0.000      0.154 r
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw22_simd1_14)    0.000    0.154 r
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.010     0.000      0.154 r
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD8)    0.166    0.133      0.287 r
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    88    0.150    0.000     0.287 r
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw22_simd1_101)    0.000    0.287 r
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.150    0.000    0.287 r
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U8/Z (MUX2D0)    0.033    0.125    0.412 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[9] (net)     1    0.001    0.000    0.412 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[9] (fifo_mux_2_1_bw22_simd1_101)    0.000    0.412 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[9] (net)    0.001    0.000    0.412 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[9] (fifo_mux_2_1_bw22_simd1_99)    0.000    0.412 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[9] (net)    0.001    0.000    0.412 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U10/Z (MUX2D0)    0.041    0.090    0.502 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[9] (net)     1    0.001    0.000    0.502 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[9] (fifo_mux_2_1_bw22_simd1_99)    0.000    0.502 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[9] (net)    0.001    0.000    0.502 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[9] (fifo_mux_2_1_bw22_simd1_98)    0.000    0.502 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[9] (net)    0.001    0.000    0.502 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U17/Z (MUX2D0)    0.041    0.092    0.594 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[9] (net)     1    0.001    0.000    0.594 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[9] (fifo_mux_2_1_bw22_simd1_98)    0.000    0.594 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[9] (net)    0.001     0.000      0.594 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[9] (fifo_mux_8_1_bw22_simd1_14)    0.000    0.594 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/out_sub1[9] (net)    0.001         0.000      0.594 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[9] (fifo_mux_2_1_bw22_simd1_119)    0.000    0.594 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[9] (net)    0.001     0.000      0.594 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_2_1a/U16/Z (MUX2D0)    0.047    0.098     0.692 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[9] (net)     1    0.001    0.000    0.692 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[9] (fifo_mux_2_1_bw22_simd1_119)    0.000    0.692 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/out[9] (net)    0.001              0.000      0.692 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/out[9] (fifo_mux_16_1_bw22_simd1_7)    0.000    0.692 f
  col_idx_0__fifo_instance/out[9] (net)                  0.001               0.000      0.692 f
  col_idx_0__fifo_instance/out[9] (fifo_depth16_bw22_simd1_7)                0.000      0.692 f
  n177 (net)                                             0.001               0.000      0.692 f
  U8/Z (BUFFD3)                                                    0.099     0.105      0.797 f
  out[9] (net)                                  1        0.050               0.000      0.797 f
  out[9] (out)                                                     0.099     0.000      0.797 f
  data arrival time                                                                     0.797

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  output external delay                                                     -0.200      0.800
  data required time                                                                    0.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.800
  data arrival time                                                                    -0.797
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.003


  Startpoint: col_idx_0__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[7] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw22_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_0 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_7 ZeroWireload   tcbn65gpluswc
  ofifo              ZeroWireload          tcbn65gpluswc
  fifo_mux_8_1_bw22_simd1_15 ZeroWireload  tcbn65gpluswc
  fifo_mux_8_1_bw22_simd1_14 ZeroWireload  tcbn65gpluswc
  fifo_mux_16_1_bw22_simd1_7 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_101 ZeroWireload tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_102 ZeroWireload tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_103 ZeroWireload tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_104 ZeroWireload tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_99 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_98 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_119 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_0__fifo_instance/rd_ptr_reg_0_/CP (DFD1)                 0.000     0.000 #    0.000 r
  col_idx_0__fifo_instance/rd_ptr_reg_0_/Q (DFD1)                  0.094     0.154      0.154 r
  col_idx_0__fifo_instance/rd_ptr[0] (net)      5        0.010               0.000      0.154 r
  col_idx_0__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw22_simd1_7)    0.000    0.154 r
  col_idx_0__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.010              0.000      0.154 r
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw22_simd1_14)    0.000    0.154 r
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.010     0.000      0.154 r
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD8)    0.166    0.133      0.287 r
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    88    0.150    0.000     0.287 r
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw22_simd1_101)    0.000    0.287 r
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.150    0.000    0.287 r
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U2/Z (MUX2D0)    0.033    0.125    0.412 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[7] (net)     1    0.001    0.000    0.412 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[7] (fifo_mux_2_1_bw22_simd1_101)    0.000    0.412 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[7] (net)    0.001    0.000    0.412 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[7] (fifo_mux_2_1_bw22_simd1_99)    0.000    0.412 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[7] (net)    0.001    0.000    0.412 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U8/Z (MUX2D0)    0.041    0.090    0.502 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[7] (net)     1    0.001    0.000    0.502 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[7] (fifo_mux_2_1_bw22_simd1_99)    0.000    0.502 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[7] (net)    0.001    0.000    0.502 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[7] (fifo_mux_2_1_bw22_simd1_98)    0.000    0.502 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[7] (net)    0.001    0.000    0.502 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U16/Z (MUX2D0)    0.041    0.092    0.594 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[7] (net)     1    0.001    0.000    0.594 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[7] (fifo_mux_2_1_bw22_simd1_98)    0.000    0.594 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[7] (net)    0.001     0.000      0.594 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[7] (fifo_mux_8_1_bw22_simd1_14)    0.000    0.594 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/out_sub1[7] (net)    0.001         0.000      0.594 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[7] (fifo_mux_2_1_bw22_simd1_119)    0.000    0.594 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[7] (net)    0.001     0.000      0.594 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_2_1a/U15/Z (MUX2D0)    0.047    0.098     0.692 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[7] (net)     1    0.001    0.000    0.692 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[7] (fifo_mux_2_1_bw22_simd1_119)    0.000    0.692 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/out[7] (net)    0.001              0.000      0.692 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/out[7] (fifo_mux_16_1_bw22_simd1_7)    0.000    0.692 f
  col_idx_0__fifo_instance/out[7] (net)                  0.001               0.000      0.692 f
  col_idx_0__fifo_instance/out[7] (fifo_depth16_bw22_simd1_7)                0.000      0.692 f
  n178 (net)                                             0.001               0.000      0.692 f
  U7/Z (BUFFD3)                                                    0.099     0.105      0.797 f
  out[7] (net)                                  1        0.050               0.000      0.797 f
  out[7] (out)                                                     0.099     0.000      0.797 f
  data arrival time                                                                     0.797

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  output external delay                                                     -0.200      0.800
  data required time                                                                    0.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.800
  data arrival time                                                                    -0.797
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.003


  Startpoint: col_idx_0__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[5] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw22_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_0 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_7 ZeroWireload   tcbn65gpluswc
  ofifo              ZeroWireload          tcbn65gpluswc
  fifo_mux_8_1_bw22_simd1_15 ZeroWireload  tcbn65gpluswc
  fifo_mux_8_1_bw22_simd1_14 ZeroWireload  tcbn65gpluswc
  fifo_mux_16_1_bw22_simd1_7 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_101 ZeroWireload tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_102 ZeroWireload tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_103 ZeroWireload tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_104 ZeroWireload tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_99 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_98 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_119 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_0__fifo_instance/rd_ptr_reg_0_/CP (DFD1)                 0.000     0.000 #    0.000 r
  col_idx_0__fifo_instance/rd_ptr_reg_0_/Q (DFD1)                  0.094     0.154      0.154 r
  col_idx_0__fifo_instance/rd_ptr[0] (net)      5        0.010               0.000      0.154 r
  col_idx_0__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw22_simd1_7)    0.000    0.154 r
  col_idx_0__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.010              0.000      0.154 r
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw22_simd1_14)    0.000    0.154 r
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.010     0.000      0.154 r
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD8)    0.166    0.133      0.287 r
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    88    0.150    0.000     0.287 r
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw22_simd1_101)    0.000    0.287 r
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.150    0.000    0.287 r
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U1/Z (MUX2D0)    0.033    0.125    0.412 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[5] (net)     1    0.001    0.000    0.412 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[5] (fifo_mux_2_1_bw22_simd1_101)    0.000    0.412 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[5] (net)    0.001    0.000    0.412 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[5] (fifo_mux_2_1_bw22_simd1_99)    0.000    0.412 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[5] (net)    0.001    0.000    0.412 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U6/Z (MUX2D0)    0.041    0.090    0.502 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[5] (net)     1    0.001    0.000    0.502 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[5] (fifo_mux_2_1_bw22_simd1_99)    0.000    0.502 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[5] (net)    0.001    0.000    0.502 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[5] (fifo_mux_2_1_bw22_simd1_98)    0.000    0.502 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[5] (net)    0.001    0.000    0.502 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U15/Z (MUX2D0)    0.041    0.092    0.594 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[5] (net)     1    0.001    0.000    0.594 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[5] (fifo_mux_2_1_bw22_simd1_98)    0.000    0.594 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[5] (net)    0.001     0.000      0.594 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[5] (fifo_mux_8_1_bw22_simd1_14)    0.000    0.594 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/out_sub1[5] (net)    0.001         0.000      0.594 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[5] (fifo_mux_2_1_bw22_simd1_119)    0.000    0.594 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[5] (net)    0.001     0.000      0.594 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_2_1a/U14/Z (MUX2D0)    0.047    0.098     0.692 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[5] (net)     1    0.001    0.000    0.692 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[5] (fifo_mux_2_1_bw22_simd1_119)    0.000    0.692 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/out[5] (net)    0.001              0.000      0.692 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/out[5] (fifo_mux_16_1_bw22_simd1_7)    0.000    0.692 f
  col_idx_0__fifo_instance/out[5] (net)                  0.001               0.000      0.692 f
  col_idx_0__fifo_instance/out[5] (fifo_depth16_bw22_simd1_7)                0.000      0.692 f
  n179 (net)                                             0.001               0.000      0.692 f
  U6/Z (BUFFD3)                                                    0.099     0.105      0.797 f
  out[5] (net)                                  1        0.050               0.000      0.797 f
  out[5] (out)                                                     0.099     0.000      0.797 f
  data arrival time                                                                     0.797

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  output external delay                                                     -0.200      0.800
  data required time                                                                    0.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.800
  data arrival time                                                                    -0.797
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.003


  Startpoint: col_idx_0__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[3] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw22_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_0 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_7 ZeroWireload   tcbn65gpluswc
  ofifo              ZeroWireload          tcbn65gpluswc
  fifo_mux_8_1_bw22_simd1_15 ZeroWireload  tcbn65gpluswc
  fifo_mux_8_1_bw22_simd1_14 ZeroWireload  tcbn65gpluswc
  fifo_mux_16_1_bw22_simd1_7 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_101 ZeroWireload tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_102 ZeroWireload tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_103 ZeroWireload tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_104 ZeroWireload tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_99 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_98 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_119 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_0__fifo_instance/rd_ptr_reg_0_/CP (DFD1)                 0.000     0.000 #    0.000 r
  col_idx_0__fifo_instance/rd_ptr_reg_0_/Q (DFD1)                  0.094     0.154      0.154 r
  col_idx_0__fifo_instance/rd_ptr[0] (net)      5        0.010               0.000      0.154 r
  col_idx_0__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw22_simd1_7)    0.000    0.154 r
  col_idx_0__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.010              0.000      0.154 r
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw22_simd1_14)    0.000    0.154 r
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.010     0.000      0.154 r
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD8)    0.166    0.133      0.287 r
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    88    0.150    0.000     0.287 r
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw22_simd1_101)    0.000    0.287 r
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.150    0.000    0.287 r
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U7/Z (MUX2D0)    0.033    0.125    0.412 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[3] (net)     1    0.001    0.000    0.412 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[3] (fifo_mux_2_1_bw22_simd1_101)    0.000    0.412 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[3] (net)    0.001    0.000    0.412 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[3] (fifo_mux_2_1_bw22_simd1_99)    0.000    0.412 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[3] (net)    0.001    0.000    0.412 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U4/Z (MUX2D0)    0.041    0.090    0.502 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[3] (net)     1    0.001    0.000    0.502 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[3] (fifo_mux_2_1_bw22_simd1_99)    0.000    0.502 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[3] (net)    0.001    0.000    0.502 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[3] (fifo_mux_2_1_bw22_simd1_98)    0.000    0.502 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[3] (net)    0.001    0.000    0.502 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U14/Z (MUX2D0)    0.041    0.092    0.594 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[3] (net)     1    0.001    0.000    0.594 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[3] (fifo_mux_2_1_bw22_simd1_98)    0.000    0.594 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[3] (net)    0.001     0.000      0.594 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[3] (fifo_mux_8_1_bw22_simd1_14)    0.000    0.594 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/out_sub1[3] (net)    0.001         0.000      0.594 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[3] (fifo_mux_2_1_bw22_simd1_119)    0.000    0.594 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[3] (net)    0.001     0.000      0.594 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_2_1a/U13/Z (MUX2D0)    0.047    0.098     0.692 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[3] (net)     1    0.001    0.000    0.692 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[3] (fifo_mux_2_1_bw22_simd1_119)    0.000    0.692 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/out[3] (net)    0.001              0.000      0.692 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/out[3] (fifo_mux_16_1_bw22_simd1_7)    0.000    0.692 f
  col_idx_0__fifo_instance/out[3] (net)                  0.001               0.000      0.692 f
  col_idx_0__fifo_instance/out[3] (fifo_depth16_bw22_simd1_7)                0.000      0.692 f
  n180 (net)                                             0.001               0.000      0.692 f
  U5/Z (BUFFD3)                                                    0.099     0.105      0.797 f
  out[3] (net)                                  1        0.050               0.000      0.797 f
  out[3] (out)                                                     0.099     0.000      0.797 f
  data arrival time                                                                     0.797

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  output external delay                                                     -0.200      0.800
  data required time                                                                    0.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.800
  data arrival time                                                                    -0.797
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.003


  Startpoint: col_idx_0__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[1] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw22_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_0 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_7 ZeroWireload   tcbn65gpluswc
  ofifo              ZeroWireload          tcbn65gpluswc
  fifo_mux_8_1_bw22_simd1_15 ZeroWireload  tcbn65gpluswc
  fifo_mux_8_1_bw22_simd1_14 ZeroWireload  tcbn65gpluswc
  fifo_mux_16_1_bw22_simd1_7 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_101 ZeroWireload tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_102 ZeroWireload tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_103 ZeroWireload tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_104 ZeroWireload tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_99 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_98 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_119 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_0__fifo_instance/rd_ptr_reg_0_/CP (DFD1)                 0.000     0.000 #    0.000 r
  col_idx_0__fifo_instance/rd_ptr_reg_0_/Q (DFD1)                  0.094     0.154      0.154 r
  col_idx_0__fifo_instance/rd_ptr[0] (net)      5        0.010               0.000      0.154 r
  col_idx_0__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw22_simd1_7)    0.000    0.154 r
  col_idx_0__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.010              0.000      0.154 r
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw22_simd1_14)    0.000    0.154 r
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.010     0.000      0.154 r
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD8)    0.166    0.133      0.287 r
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    88    0.150    0.000     0.287 r
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw22_simd1_101)    0.000    0.287 r
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.150    0.000    0.287 r
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U6/Z (MUX2D0)    0.033    0.125    0.412 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[1] (net)     1    0.001    0.000    0.412 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[1] (fifo_mux_2_1_bw22_simd1_101)    0.000    0.412 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[1] (net)    0.001    0.000    0.412 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[1] (fifo_mux_2_1_bw22_simd1_99)    0.000    0.412 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[1] (net)    0.001    0.000    0.412 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U2/Z (MUX2D0)    0.041    0.090    0.502 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[1] (net)     1    0.001    0.000    0.502 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[1] (fifo_mux_2_1_bw22_simd1_99)    0.000    0.502 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[1] (net)    0.001    0.000    0.502 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[1] (fifo_mux_2_1_bw22_simd1_98)    0.000    0.502 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[1] (net)    0.001    0.000    0.502 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U13/Z (MUX2D0)    0.041    0.092    0.594 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[1] (net)     1    0.001    0.000    0.594 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[1] (fifo_mux_2_1_bw22_simd1_98)    0.000    0.594 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[1] (net)    0.001     0.000      0.594 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[1] (fifo_mux_8_1_bw22_simd1_14)    0.000    0.594 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/out_sub1[1] (net)    0.001         0.000      0.594 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[1] (fifo_mux_2_1_bw22_simd1_119)    0.000    0.594 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[1] (net)    0.001     0.000      0.594 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_2_1a/U12/Z (MUX2D0)    0.047    0.098     0.692 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[1] (net)     1    0.001    0.000    0.692 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[1] (fifo_mux_2_1_bw22_simd1_119)    0.000    0.692 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/out[1] (net)    0.001              0.000      0.692 f
  col_idx_0__fifo_instance/fifo_mux_16_1a/out[1] (fifo_mux_16_1_bw22_simd1_7)    0.000    0.692 f
  col_idx_0__fifo_instance/out[1] (net)                  0.001               0.000      0.692 f
  col_idx_0__fifo_instance/out[1] (fifo_depth16_bw22_simd1_7)                0.000      0.692 f
  n181 (net)                                             0.001               0.000      0.692 f
  U4/Z (BUFFD3)                                                    0.099     0.105      0.797 f
  out[1] (net)                                  1        0.050               0.000      0.797 f
  out[1] (out)                                                     0.099     0.000      0.797 f
  data arrival time                                                                     0.797

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  output external delay                                                     -0.200      0.800
  data required time                                                                    0.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.800
  data arrival time                                                                    -0.797
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.003


  Startpoint: col_idx_4__fifo_instance/wr_ptr_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: col_idx_4__fifo_instance/wr_ptr_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw22_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_0 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_7 ZeroWireload   tcbn65gpluswc
  ofifo              ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_4__fifo_instance/wr_ptr_reg_2_/CP (DFQD2)                0.000     0.000 #    0.000 r
  col_idx_4__fifo_instance/wr_ptr_reg_2_/Q (DFQD2)                 0.026     0.111      0.111 r
  col_idx_4__fifo_instance/wr_ptr[2] (net)      3        0.003               0.000      0.111 r
  col_idx_4__fifo_instance/U33/ZN (INVD0)                          0.051     0.039      0.149 f
  col_idx_4__fifo_instance/n29 (net)            5        0.004               0.000      0.149 f
  col_idx_4__fifo_instance/U62/ZN (AOI22D0)                        0.089     0.084      0.233 r
  col_idx_4__fifo_instance/n11 (net)            1        0.001               0.000      0.233 r
  col_idx_4__fifo_instance/U63/ZN (OAI221D0)                       0.094     0.104      0.337 f
  col_idx_4__fifo_instance/n12 (net)            1        0.001               0.000      0.337 f
  col_idx_4__fifo_instance/U64/ZN (AOI221D1)                       0.110     0.118      0.456 r
  col_idx_4__fifo_instance/n13 (net)            1        0.001               0.000      0.456 r
  col_idx_4__fifo_instance/U65/ZN (OAI221D1)                       0.099     0.091      0.547 f
  col_idx_4__fifo_instance/n14 (net)            2        0.002               0.000      0.547 f
  col_idx_4__fifo_instance/U31/ZN (AOI221D0)                       0.222     0.166      0.712 r
  col_idx_4__fifo_instance/n26 (net)            3        0.002               0.000      0.712 r
  col_idx_4__fifo_instance/U23/ZN (INVD0)                          0.064     0.058      0.771 f
  col_idx_4__fifo_instance/n39 (net)            2        0.002               0.000      0.771 f
  col_idx_4__fifo_instance/U36/ZN (OAI21D0)                        0.095     0.053      0.823 r
  col_idx_4__fifo_instance/n46 (net)            2        0.002               0.000      0.823 r
  col_idx_4__fifo_instance/U58/ZN (AOI32D0)                        0.089     0.065      0.888 f
  col_idx_4__fifo_instance/n42 (net)            1        0.001               0.000      0.888 f
  col_idx_4__fifo_instance/U56/ZN (OAI31D0)                        0.138     0.059      0.947 r
  col_idx_4__fifo_instance/n288 (net)           1        0.001               0.000      0.947 r
  col_idx_4__fifo_instance/wr_ptr_reg_4_/D (DFD1)                  0.138     0.000      0.947 r
  data arrival time                                                                     0.947

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  col_idx_4__fifo_instance/wr_ptr_reg_4_/CP (DFD1)                           0.000      1.000 r
  library setup time                                                        -0.050      0.950
  data required time                                                                    0.950
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.950
  data arrival time                                                                    -0.947
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.003


  Startpoint: col_idx_6__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[141] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw22_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_0 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_7 ZeroWireload   tcbn65gpluswc
  ofifo              ZeroWireload          tcbn65gpluswc
  fifo_mux_8_1_bw22_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw22_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw22_simd1_1 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_17 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_18 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_19 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_20 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_15 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_14 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_113 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_6__fifo_instance/rd_ptr_reg_0_/CP (DFD1)                 0.000     0.000 #    0.000 r
  col_idx_6__fifo_instance/rd_ptr_reg_0_/Q (DFD1)                  0.094     0.154      0.154 r
  col_idx_6__fifo_instance/rd_ptr[0] (net)      5        0.010               0.000      0.154 r
  col_idx_6__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw22_simd1_1)    0.000    0.154 r
  col_idx_6__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.010              0.000      0.154 r
  col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw22_simd1_2)    0.000    0.154 r
  col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.010     0.000      0.154 r
  col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD8)    0.166    0.133      0.287 r
  col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    88    0.150    0.000     0.287 r
  col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw22_simd1_17)    0.000    0.287 r
  col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.150    0.000    0.287 r
  col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U7/Z (MUX2D0)    0.033    0.125    0.412 f
  col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[9] (net)     1    0.001    0.000    0.412 f
  col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[9] (fifo_mux_2_1_bw22_simd1_17)    0.000    0.412 f
  col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[9] (net)    0.001    0.000    0.412 f
  col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[9] (fifo_mux_2_1_bw22_simd1_15)    0.000    0.412 f
  col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[9] (net)    0.001    0.000    0.412 f
  col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U10/Z (MUX2D0)    0.041    0.090    0.502 f
  col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[9] (net)     1    0.001    0.000    0.502 f
  col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[9] (fifo_mux_2_1_bw22_simd1_15)    0.000    0.502 f
  col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[9] (net)    0.001    0.000    0.502 f
  col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[9] (fifo_mux_2_1_bw22_simd1_14)    0.000    0.502 f
  col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[9] (net)    0.001    0.000    0.502 f
  col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U17/Z (MUX2D0)    0.041    0.092    0.594 f
  col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[9] (net)     1    0.001    0.000    0.594 f
  col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[9] (fifo_mux_2_1_bw22_simd1_14)    0.000    0.594 f
  col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[9] (net)    0.001     0.000      0.594 f
  col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[9] (fifo_mux_8_1_bw22_simd1_2)    0.000    0.594 f
  col_idx_6__fifo_instance/fifo_mux_16_1a/out_sub1[9] (net)    0.001         0.000      0.594 f
  col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[9] (fifo_mux_2_1_bw22_simd1_113)    0.000    0.594 f
  col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[9] (net)    0.001     0.000      0.594 f
  col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/U16/Z (MUX2D0)    0.047    0.098     0.692 f
  col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[9] (net)     1    0.001    0.000    0.692 f
  col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[9] (fifo_mux_2_1_bw22_simd1_113)    0.000    0.692 f
  col_idx_6__fifo_instance/fifo_mux_16_1a/out[9] (net)    0.001              0.000      0.692 f
  col_idx_6__fifo_instance/fifo_mux_16_1a/out[9] (fifo_mux_16_1_bw22_simd1_1)    0.000    0.692 f
  col_idx_6__fifo_instance/out[9] (net)                  0.001               0.000      0.692 f
  col_idx_6__fifo_instance/out[9] (fifo_depth16_bw22_simd1_1)                0.000      0.692 f
  n111 (net)                                             0.001               0.000      0.692 f
  U62/Z (BUFFD3)                                                   0.099     0.105      0.797 f
  out[141] (net)                                1        0.050               0.000      0.797 f
  out[141] (out)                                                   0.099     0.000      0.797 f
  data arrival time                                                                     0.797

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  output external delay                                                     -0.200      0.800
  data required time                                                                    0.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.800
  data arrival time                                                                    -0.797
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.003


  Startpoint: col_idx_6__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[139] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw22_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_0 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_7 ZeroWireload   tcbn65gpluswc
  ofifo              ZeroWireload          tcbn65gpluswc
  fifo_mux_8_1_bw22_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw22_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw22_simd1_1 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_17 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_18 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_19 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_20 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_15 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_14 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_113 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_6__fifo_instance/rd_ptr_reg_0_/CP (DFD1)                 0.000     0.000 #    0.000 r
  col_idx_6__fifo_instance/rd_ptr_reg_0_/Q (DFD1)                  0.094     0.154      0.154 r
  col_idx_6__fifo_instance/rd_ptr[0] (net)      5        0.010               0.000      0.154 r
  col_idx_6__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw22_simd1_1)    0.000    0.154 r
  col_idx_6__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.010              0.000      0.154 r
  col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw22_simd1_2)    0.000    0.154 r
  col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.010     0.000      0.154 r
  col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD8)    0.166    0.133      0.287 r
  col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    88    0.150    0.000     0.287 r
  col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw22_simd1_17)    0.000    0.287 r
  col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.150    0.000    0.287 r
  col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U3/Z (MUX2D0)    0.033    0.125    0.412 f
  col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[7] (net)     1    0.001    0.000    0.412 f
  col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[7] (fifo_mux_2_1_bw22_simd1_17)    0.000    0.412 f
  col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[7] (net)    0.001    0.000    0.412 f
  col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[7] (fifo_mux_2_1_bw22_simd1_15)    0.000    0.412 f
  col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[7] (net)    0.001    0.000    0.412 f
  col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U8/Z (MUX2D0)    0.041    0.090    0.502 f
  col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[7] (net)     1    0.001    0.000    0.502 f
  col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[7] (fifo_mux_2_1_bw22_simd1_15)    0.000    0.502 f
  col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[7] (net)    0.001    0.000    0.502 f
  col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[7] (fifo_mux_2_1_bw22_simd1_14)    0.000    0.502 f
  col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[7] (net)    0.001    0.000    0.502 f
  col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U16/Z (MUX2D0)    0.041    0.092    0.594 f
  col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[7] (net)     1    0.001    0.000    0.594 f
  col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[7] (fifo_mux_2_1_bw22_simd1_14)    0.000    0.594 f
  col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[7] (net)    0.001     0.000      0.594 f
  col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[7] (fifo_mux_8_1_bw22_simd1_2)    0.000    0.594 f
  col_idx_6__fifo_instance/fifo_mux_16_1a/out_sub1[7] (net)    0.001         0.000      0.594 f
  col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[7] (fifo_mux_2_1_bw22_simd1_113)    0.000    0.594 f
  col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[7] (net)    0.001     0.000      0.594 f
  col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/U15/Z (MUX2D0)    0.047    0.098     0.692 f
  col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[7] (net)     1    0.001    0.000    0.692 f
  col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[7] (fifo_mux_2_1_bw22_simd1_113)    0.000    0.692 f
  col_idx_6__fifo_instance/fifo_mux_16_1a/out[7] (net)    0.001              0.000      0.692 f
  col_idx_6__fifo_instance/fifo_mux_16_1a/out[7] (fifo_mux_16_1_bw22_simd1_1)    0.000    0.692 f
  col_idx_6__fifo_instance/out[7] (net)                  0.001               0.000      0.692 f
  col_idx_6__fifo_instance/out[7] (fifo_depth16_bw22_simd1_1)                0.000      0.692 f
  n112 (net)                                             0.001               0.000      0.692 f
  U61/Z (BUFFD3)                                                   0.099     0.105      0.797 f
  out[139] (net)                                1        0.050               0.000      0.797 f
  out[139] (out)                                                   0.099     0.000      0.797 f
  data arrival time                                                                     0.797

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  output external delay                                                     -0.200      0.800
  data required time                                                                    0.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.800
  data arrival time                                                                    -0.797
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.003


  Startpoint: col_idx_6__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[137] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw22_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_0 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_7 ZeroWireload   tcbn65gpluswc
  ofifo              ZeroWireload          tcbn65gpluswc
  fifo_mux_8_1_bw22_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw22_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw22_simd1_1 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_17 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_18 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_19 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_20 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_15 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_14 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_113 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_6__fifo_instance/rd_ptr_reg_0_/CP (DFD1)                 0.000     0.000 #    0.000 r
  col_idx_6__fifo_instance/rd_ptr_reg_0_/Q (DFD1)                  0.094     0.154      0.154 r
  col_idx_6__fifo_instance/rd_ptr[0] (net)      5        0.010               0.000      0.154 r
  col_idx_6__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw22_simd1_1)    0.000    0.154 r
  col_idx_6__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.010              0.000      0.154 r
  col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw22_simd1_2)    0.000    0.154 r
  col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.010     0.000      0.154 r
  col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD8)    0.166    0.133      0.287 r
  col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    88    0.150    0.000     0.287 r
  col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw22_simd1_17)    0.000    0.287 r
  col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.150    0.000    0.287 r
  col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U2/Z (MUX2D0)    0.033    0.125    0.412 f
  col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[5] (net)     1    0.001    0.000    0.412 f
  col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[5] (fifo_mux_2_1_bw22_simd1_17)    0.000    0.412 f
  col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[5] (net)    0.001    0.000    0.412 f
  col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[5] (fifo_mux_2_1_bw22_simd1_15)    0.000    0.412 f
  col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[5] (net)    0.001    0.000    0.412 f
  col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U6/Z (MUX2D0)    0.041    0.090    0.502 f
  col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[5] (net)     1    0.001    0.000    0.502 f
  col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[5] (fifo_mux_2_1_bw22_simd1_15)    0.000    0.502 f
  col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[5] (net)    0.001    0.000    0.502 f
  col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[5] (fifo_mux_2_1_bw22_simd1_14)    0.000    0.502 f
  col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[5] (net)    0.001    0.000    0.502 f
  col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U15/Z (MUX2D0)    0.041    0.092    0.594 f
  col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[5] (net)     1    0.001    0.000    0.594 f
  col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[5] (fifo_mux_2_1_bw22_simd1_14)    0.000    0.594 f
  col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[5] (net)    0.001     0.000      0.594 f
  col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[5] (fifo_mux_8_1_bw22_simd1_2)    0.000    0.594 f
  col_idx_6__fifo_instance/fifo_mux_16_1a/out_sub1[5] (net)    0.001         0.000      0.594 f
  col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[5] (fifo_mux_2_1_bw22_simd1_113)    0.000    0.594 f
  col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[5] (net)    0.001     0.000      0.594 f
  col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/U14/Z (MUX2D0)    0.047    0.098     0.692 f
  col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[5] (net)     1    0.001    0.000    0.692 f
  col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[5] (fifo_mux_2_1_bw22_simd1_113)    0.000    0.692 f
  col_idx_6__fifo_instance/fifo_mux_16_1a/out[5] (net)    0.001              0.000      0.692 f
  col_idx_6__fifo_instance/fifo_mux_16_1a/out[5] (fifo_mux_16_1_bw22_simd1_1)    0.000    0.692 f
  col_idx_6__fifo_instance/out[5] (net)                  0.001               0.000      0.692 f
  col_idx_6__fifo_instance/out[5] (fifo_depth16_bw22_simd1_1)                0.000      0.692 f
  n113 (net)                                             0.001               0.000      0.692 f
  U60/Z (BUFFD3)                                                   0.099     0.105      0.797 f
  out[137] (net)                                1        0.050               0.000      0.797 f
  out[137] (out)                                                   0.099     0.000      0.797 f
  data arrival time                                                                     0.797

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  output external delay                                                     -0.200      0.800
  data required time                                                                    0.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.800
  data arrival time                                                                    -0.797
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.003


  Startpoint: col_idx_6__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[135] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw22_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_0 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_7 ZeroWireload   tcbn65gpluswc
  ofifo              ZeroWireload          tcbn65gpluswc
  fifo_mux_8_1_bw22_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw22_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw22_simd1_1 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_17 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_18 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_19 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_20 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_15 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_14 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_113 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_6__fifo_instance/rd_ptr_reg_0_/CP (DFD1)                 0.000     0.000 #    0.000 r
  col_idx_6__fifo_instance/rd_ptr_reg_0_/Q (DFD1)                  0.094     0.154      0.154 r
  col_idx_6__fifo_instance/rd_ptr[0] (net)      5        0.010               0.000      0.154 r
  col_idx_6__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw22_simd1_1)    0.000    0.154 r
  col_idx_6__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.010              0.000      0.154 r
  col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw22_simd1_2)    0.000    0.154 r
  col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.010     0.000      0.154 r
  col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD8)    0.166    0.133      0.287 r
  col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    88    0.150    0.000     0.287 r
  col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw22_simd1_17)    0.000    0.287 r
  col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.150    0.000    0.287 r
  col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U6/Z (MUX2D0)    0.033    0.125    0.412 f
  col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[3] (net)     1    0.001    0.000    0.412 f
  col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[3] (fifo_mux_2_1_bw22_simd1_17)    0.000    0.412 f
  col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[3] (net)    0.001    0.000    0.412 f
  col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[3] (fifo_mux_2_1_bw22_simd1_15)    0.000    0.412 f
  col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[3] (net)    0.001    0.000    0.412 f
  col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U4/Z (MUX2D0)    0.041    0.090    0.502 f
  col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[3] (net)     1    0.001    0.000    0.502 f
  col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[3] (fifo_mux_2_1_bw22_simd1_15)    0.000    0.502 f
  col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[3] (net)    0.001    0.000    0.502 f
  col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[3] (fifo_mux_2_1_bw22_simd1_14)    0.000    0.502 f
  col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[3] (net)    0.001    0.000    0.502 f
  col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U14/Z (MUX2D0)    0.041    0.092    0.594 f
  col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[3] (net)     1    0.001    0.000    0.594 f
  col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[3] (fifo_mux_2_1_bw22_simd1_14)    0.000    0.594 f
  col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[3] (net)    0.001     0.000      0.594 f
  col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[3] (fifo_mux_8_1_bw22_simd1_2)    0.000    0.594 f
  col_idx_6__fifo_instance/fifo_mux_16_1a/out_sub1[3] (net)    0.001         0.000      0.594 f
  col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[3] (fifo_mux_2_1_bw22_simd1_113)    0.000    0.594 f
  col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[3] (net)    0.001     0.000      0.594 f
  col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/U13/Z (MUX2D0)    0.047    0.098     0.692 f
  col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[3] (net)     1    0.001    0.000    0.692 f
  col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[3] (fifo_mux_2_1_bw22_simd1_113)    0.000    0.692 f
  col_idx_6__fifo_instance/fifo_mux_16_1a/out[3] (net)    0.001              0.000      0.692 f
  col_idx_6__fifo_instance/fifo_mux_16_1a/out[3] (fifo_mux_16_1_bw22_simd1_1)    0.000    0.692 f
  col_idx_6__fifo_instance/out[3] (net)                  0.001               0.000      0.692 f
  col_idx_6__fifo_instance/out[3] (fifo_depth16_bw22_simd1_1)                0.000      0.692 f
  n114 (net)                                             0.001               0.000      0.692 f
  U59/Z (BUFFD3)                                                   0.099     0.105      0.797 f
  out[135] (net)                                1        0.050               0.000      0.797 f
  out[135] (out)                                                   0.099     0.000      0.797 f
  data arrival time                                                                     0.797

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  output external delay                                                     -0.200      0.800
  data required time                                                                    0.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.800
  data arrival time                                                                    -0.797
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.003


  Startpoint: col_idx_6__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[133] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw22_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_0 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_7 ZeroWireload   tcbn65gpluswc
  ofifo              ZeroWireload          tcbn65gpluswc
  fifo_mux_8_1_bw22_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw22_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw22_simd1_1 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_17 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_18 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_19 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_20 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_15 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_14 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_113 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_6__fifo_instance/rd_ptr_reg_0_/CP (DFD1)                 0.000     0.000 #    0.000 r
  col_idx_6__fifo_instance/rd_ptr_reg_0_/Q (DFD1)                  0.094     0.154      0.154 r
  col_idx_6__fifo_instance/rd_ptr[0] (net)      5        0.010               0.000      0.154 r
  col_idx_6__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw22_simd1_1)    0.000    0.154 r
  col_idx_6__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.010              0.000      0.154 r
  col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw22_simd1_2)    0.000    0.154 r
  col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.010     0.000      0.154 r
  col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD8)    0.166    0.133      0.287 r
  col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    88    0.150    0.000     0.287 r
  col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw22_simd1_17)    0.000    0.287 r
  col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.150    0.000    0.287 r
  col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U1/Z (MUX2D0)    0.033    0.125    0.412 f
  col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[1] (net)     1    0.001    0.000    0.412 f
  col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[1] (fifo_mux_2_1_bw22_simd1_17)    0.000    0.412 f
  col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[1] (net)    0.001    0.000    0.412 f
  col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[1] (fifo_mux_2_1_bw22_simd1_15)    0.000    0.412 f
  col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[1] (net)    0.001    0.000    0.412 f
  col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U2/Z (MUX2D0)    0.041    0.090    0.502 f
  col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[1] (net)     1    0.001    0.000    0.502 f
  col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[1] (fifo_mux_2_1_bw22_simd1_15)    0.000    0.502 f
  col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[1] (net)    0.001    0.000    0.502 f
  col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[1] (fifo_mux_2_1_bw22_simd1_14)    0.000    0.502 f
  col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[1] (net)    0.001    0.000    0.502 f
  col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U13/Z (MUX2D0)    0.041    0.092    0.594 f
  col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[1] (net)     1    0.001    0.000    0.594 f
  col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[1] (fifo_mux_2_1_bw22_simd1_14)    0.000    0.594 f
  col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[1] (net)    0.001     0.000      0.594 f
  col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[1] (fifo_mux_8_1_bw22_simd1_2)    0.000    0.594 f
  col_idx_6__fifo_instance/fifo_mux_16_1a/out_sub1[1] (net)    0.001         0.000      0.594 f
  col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[1] (fifo_mux_2_1_bw22_simd1_113)    0.000    0.594 f
  col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[1] (net)    0.001     0.000      0.594 f
  col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/U12/Z (MUX2D0)    0.047    0.098     0.692 f
  col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[1] (net)     1    0.001    0.000    0.692 f
  col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[1] (fifo_mux_2_1_bw22_simd1_113)    0.000    0.692 f
  col_idx_6__fifo_instance/fifo_mux_16_1a/out[1] (net)    0.001              0.000      0.692 f
  col_idx_6__fifo_instance/fifo_mux_16_1a/out[1] (fifo_mux_16_1_bw22_simd1_1)    0.000    0.692 f
  col_idx_6__fifo_instance/out[1] (net)                  0.001               0.000      0.692 f
  col_idx_6__fifo_instance/out[1] (fifo_depth16_bw22_simd1_1)                0.000      0.692 f
  n115 (net)                                             0.001               0.000      0.692 f
  U58/Z (BUFFD3)                                                   0.099     0.105      0.797 f
  out[133] (net)                                1        0.050               0.000      0.797 f
  out[133] (out)                                                   0.099     0.000      0.797 f
  data arrival time                                                                     0.797

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  output external delay                                                     -0.200      0.800
  data required time                                                                    0.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.800
  data arrival time                                                                    -0.797
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.003


  Startpoint: col_idx_5__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[131] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw22_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_0 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_7 ZeroWireload   tcbn65gpluswc
  ofifo              ZeroWireload          tcbn65gpluswc
  fifo_mux_8_1_bw22_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw22_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw22_simd1_2 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_31 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_32 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_33 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_34 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_29 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_28 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_114 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_5__fifo_instance/rd_ptr_reg_0_/CP (DFD1)                 0.000     0.000 #    0.000 r
  col_idx_5__fifo_instance/rd_ptr_reg_0_/Q (DFD1)                  0.094     0.154      0.154 r
  col_idx_5__fifo_instance/rd_ptr[0] (net)      5        0.010               0.000      0.154 r
  col_idx_5__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw22_simd1_2)    0.000    0.154 r
  col_idx_5__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.010              0.000      0.154 r
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw22_simd1_4)    0.000    0.154 r
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.010     0.000      0.154 r
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD8)    0.166    0.133      0.287 r
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    88    0.150    0.000     0.287 r
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw22_simd1_31)    0.000    0.287 r
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.150    0.000    0.287 r
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U11/Z (MUX2D0)    0.033    0.125    0.412 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[21] (net)     1    0.001    0.000    0.412 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[21] (fifo_mux_2_1_bw22_simd1_31)    0.000    0.412 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[21] (net)    0.001    0.000    0.412 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[21] (fifo_mux_2_1_bw22_simd1_29)    0.000    0.412 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[21] (net)    0.001    0.000    0.412 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U22/Z (MUX2D0)    0.041    0.090    0.502 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[21] (net)     1    0.001    0.000    0.502 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[21] (fifo_mux_2_1_bw22_simd1_29)    0.000    0.502 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[21] (net)    0.001    0.000    0.502 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[21] (fifo_mux_2_1_bw22_simd1_28)    0.000    0.502 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[21] (net)    0.001    0.000    0.502 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U23/Z (MUX2D0)    0.041    0.092    0.594 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[21] (net)     1    0.001    0.000    0.594 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[21] (fifo_mux_2_1_bw22_simd1_28)    0.000    0.594 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[21] (net)    0.001    0.000      0.594 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[21] (fifo_mux_8_1_bw22_simd1_4)    0.000    0.594 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/out_sub1[21] (net)    0.001        0.000      0.594 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[21] (fifo_mux_2_1_bw22_simd1_114)    0.000    0.594 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[21] (net)    0.001    0.000      0.594 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_2_1a/U22/Z (MUX2D0)    0.047    0.098     0.692 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[21] (net)     1    0.001    0.000    0.692 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[21] (fifo_mux_2_1_bw22_simd1_114)    0.000    0.692 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/out[21] (net)    0.001             0.000      0.692 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/out[21] (fifo_mux_16_1_bw22_simd1_2)    0.000    0.692 f
  col_idx_5__fifo_instance/out[21] (net)                 0.001               0.000      0.692 f
  col_idx_5__fifo_instance/out[21] (fifo_depth16_bw22_simd1_2)               0.000      0.692 f
  n116 (net)                                             0.001               0.000      0.692 f
  U57/Z (BUFFD3)                                                   0.099     0.105      0.797 f
  out[131] (net)                                1        0.050               0.000      0.797 f
  out[131] (out)                                                   0.099     0.000      0.797 f
  data arrival time                                                                     0.797

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  output external delay                                                     -0.200      0.800
  data required time                                                                    0.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.800
  data arrival time                                                                    -0.797
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.003


  Startpoint: col_idx_5__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[129] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw22_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_0 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_7 ZeroWireload   tcbn65gpluswc
  ofifo              ZeroWireload          tcbn65gpluswc
  fifo_mux_8_1_bw22_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw22_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw22_simd1_2 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_31 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_32 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_33 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_34 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_29 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_28 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_114 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_5__fifo_instance/rd_ptr_reg_0_/CP (DFD1)                 0.000     0.000 #    0.000 r
  col_idx_5__fifo_instance/rd_ptr_reg_0_/Q (DFD1)                  0.094     0.154      0.154 r
  col_idx_5__fifo_instance/rd_ptr[0] (net)      5        0.010               0.000      0.154 r
  col_idx_5__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw22_simd1_2)    0.000    0.154 r
  col_idx_5__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.010              0.000      0.154 r
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw22_simd1_4)    0.000    0.154 r
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.010     0.000      0.154 r
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD8)    0.166    0.133      0.287 r
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    88    0.150    0.000     0.287 r
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw22_simd1_31)    0.000    0.287 r
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.150    0.000    0.287 r
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U4/Z (MUX2D0)    0.033    0.125    0.412 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[19] (net)     1    0.001    0.000    0.412 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[19] (fifo_mux_2_1_bw22_simd1_31)    0.000    0.412 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[19] (net)    0.001    0.000    0.412 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[19] (fifo_mux_2_1_bw22_simd1_29)    0.000    0.412 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[19] (net)    0.001    0.000    0.412 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U20/Z (MUX2D0)    0.041    0.090    0.502 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[19] (net)     1    0.001    0.000    0.502 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[19] (fifo_mux_2_1_bw22_simd1_29)    0.000    0.502 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[19] (net)    0.001    0.000    0.502 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[19] (fifo_mux_2_1_bw22_simd1_28)    0.000    0.502 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[19] (net)    0.001    0.000    0.502 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U22/Z (MUX2D0)    0.041    0.092    0.594 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[19] (net)     1    0.001    0.000    0.594 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[19] (fifo_mux_2_1_bw22_simd1_28)    0.000    0.594 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[19] (net)    0.001    0.000      0.594 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[19] (fifo_mux_8_1_bw22_simd1_4)    0.000    0.594 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/out_sub1[19] (net)    0.001        0.000      0.594 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[19] (fifo_mux_2_1_bw22_simd1_114)    0.000    0.594 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[19] (net)    0.001    0.000      0.594 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_2_1a/U21/Z (MUX2D0)    0.047    0.098     0.692 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[19] (net)     1    0.001    0.000    0.692 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[19] (fifo_mux_2_1_bw22_simd1_114)    0.000    0.692 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/out[19] (net)    0.001             0.000      0.692 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/out[19] (fifo_mux_16_1_bw22_simd1_2)    0.000    0.692 f
  col_idx_5__fifo_instance/out[19] (net)                 0.001               0.000      0.692 f
  col_idx_5__fifo_instance/out[19] (fifo_depth16_bw22_simd1_2)               0.000      0.692 f
  n117 (net)                                             0.001               0.000      0.692 f
  U56/Z (BUFFD3)                                                   0.099     0.105      0.797 f
  out[129] (net)                                1        0.050               0.000      0.797 f
  out[129] (out)                                                   0.099     0.000      0.797 f
  data arrival time                                                                     0.797

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  output external delay                                                     -0.200      0.800
  data required time                                                                    0.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.800
  data arrival time                                                                    -0.797
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.003


  Startpoint: col_idx_5__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[127] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw22_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_0 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_7 ZeroWireload   tcbn65gpluswc
  ofifo              ZeroWireload          tcbn65gpluswc
  fifo_mux_8_1_bw22_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw22_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw22_simd1_2 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_31 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_32 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_33 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_34 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_29 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_28 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_114 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_5__fifo_instance/rd_ptr_reg_0_/CP (DFD1)                 0.000     0.000 #    0.000 r
  col_idx_5__fifo_instance/rd_ptr_reg_0_/Q (DFD1)                  0.094     0.154      0.154 r
  col_idx_5__fifo_instance/rd_ptr[0] (net)      5        0.010               0.000      0.154 r
  col_idx_5__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw22_simd1_2)    0.000    0.154 r
  col_idx_5__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.010              0.000      0.154 r
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw22_simd1_4)    0.000    0.154 r
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.010     0.000      0.154 r
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD8)    0.166    0.133      0.287 r
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    88    0.150    0.000     0.287 r
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw22_simd1_31)    0.000    0.287 r
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.150    0.000    0.287 r
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U10/Z (MUX2D0)    0.033    0.125    0.412 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[17] (net)     1    0.001    0.000    0.412 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[17] (fifo_mux_2_1_bw22_simd1_31)    0.000    0.412 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[17] (net)    0.001    0.000    0.412 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[17] (fifo_mux_2_1_bw22_simd1_29)    0.000    0.412 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[17] (net)    0.001    0.000    0.412 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U18/Z (MUX2D0)    0.041    0.090    0.502 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[17] (net)     1    0.001    0.000    0.502 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[17] (fifo_mux_2_1_bw22_simd1_29)    0.000    0.502 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[17] (net)    0.001    0.000    0.502 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[17] (fifo_mux_2_1_bw22_simd1_28)    0.000    0.502 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[17] (net)    0.001    0.000    0.502 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U21/Z (MUX2D0)    0.041    0.092    0.594 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[17] (net)     1    0.001    0.000    0.594 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[17] (fifo_mux_2_1_bw22_simd1_28)    0.000    0.594 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[17] (net)    0.001    0.000      0.594 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[17] (fifo_mux_8_1_bw22_simd1_4)    0.000    0.594 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/out_sub1[17] (net)    0.001        0.000      0.594 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[17] (fifo_mux_2_1_bw22_simd1_114)    0.000    0.594 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[17] (net)    0.001    0.000      0.594 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_2_1a/U20/Z (MUX2D0)    0.047    0.098     0.692 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[17] (net)     1    0.001    0.000    0.692 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[17] (fifo_mux_2_1_bw22_simd1_114)    0.000    0.692 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/out[17] (net)    0.001             0.000      0.692 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/out[17] (fifo_mux_16_1_bw22_simd1_2)    0.000    0.692 f
  col_idx_5__fifo_instance/out[17] (net)                 0.001               0.000      0.692 f
  col_idx_5__fifo_instance/out[17] (fifo_depth16_bw22_simd1_2)               0.000      0.692 f
  n118 (net)                                             0.001               0.000      0.692 f
  U55/Z (BUFFD3)                                                   0.099     0.105      0.797 f
  out[127] (net)                                1        0.050               0.000      0.797 f
  out[127] (out)                                                   0.099     0.000      0.797 f
  data arrival time                                                                     0.797

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  output external delay                                                     -0.200      0.800
  data required time                                                                    0.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.800
  data arrival time                                                                    -0.797
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.003


  Startpoint: col_idx_5__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[125] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw22_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_0 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_7 ZeroWireload   tcbn65gpluswc
  ofifo              ZeroWireload          tcbn65gpluswc
  fifo_mux_8_1_bw22_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw22_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw22_simd1_2 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_31 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_32 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_33 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_34 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_29 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_28 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_114 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_5__fifo_instance/rd_ptr_reg_0_/CP (DFD1)                 0.000     0.000 #    0.000 r
  col_idx_5__fifo_instance/rd_ptr_reg_0_/Q (DFD1)                  0.094     0.154      0.154 r
  col_idx_5__fifo_instance/rd_ptr[0] (net)      5        0.010               0.000      0.154 r
  col_idx_5__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw22_simd1_2)    0.000    0.154 r
  col_idx_5__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.010              0.000      0.154 r
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw22_simd1_4)    0.000    0.154 r
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.010     0.000      0.154 r
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD8)    0.166    0.133      0.287 r
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    88    0.150    0.000     0.287 r
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw22_simd1_31)    0.000    0.287 r
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.150    0.000    0.287 r
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U3/Z (MUX2D0)    0.033    0.125    0.412 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[15] (net)     1    0.001    0.000    0.412 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[15] (fifo_mux_2_1_bw22_simd1_31)    0.000    0.412 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[15] (net)    0.001    0.000    0.412 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[15] (fifo_mux_2_1_bw22_simd1_29)    0.000    0.412 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[15] (net)    0.001    0.000    0.412 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U16/Z (MUX2D0)    0.041    0.090    0.502 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[15] (net)     1    0.001    0.000    0.502 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[15] (fifo_mux_2_1_bw22_simd1_29)    0.000    0.502 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[15] (net)    0.001    0.000    0.502 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[15] (fifo_mux_2_1_bw22_simd1_28)    0.000    0.502 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[15] (net)    0.001    0.000    0.502 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U20/Z (MUX2D0)    0.041    0.092    0.594 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[15] (net)     1    0.001    0.000    0.594 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[15] (fifo_mux_2_1_bw22_simd1_28)    0.000    0.594 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[15] (net)    0.001    0.000      0.594 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[15] (fifo_mux_8_1_bw22_simd1_4)    0.000    0.594 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/out_sub1[15] (net)    0.001        0.000      0.594 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[15] (fifo_mux_2_1_bw22_simd1_114)    0.000    0.594 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[15] (net)    0.001    0.000      0.594 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_2_1a/U19/Z (MUX2D0)    0.047    0.098     0.692 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[15] (net)     1    0.001    0.000    0.692 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[15] (fifo_mux_2_1_bw22_simd1_114)    0.000    0.692 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/out[15] (net)    0.001             0.000      0.692 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/out[15] (fifo_mux_16_1_bw22_simd1_2)    0.000    0.692 f
  col_idx_5__fifo_instance/out[15] (net)                 0.001               0.000      0.692 f
  col_idx_5__fifo_instance/out[15] (fifo_depth16_bw22_simd1_2)               0.000      0.692 f
  n119 (net)                                             0.001               0.000      0.692 f
  U54/Z (BUFFD3)                                                   0.099     0.105      0.797 f
  out[125] (net)                                1        0.050               0.000      0.797 f
  out[125] (out)                                                   0.099     0.000      0.797 f
  data arrival time                                                                     0.797

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  output external delay                                                     -0.200      0.800
  data required time                                                                    0.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.800
  data arrival time                                                                    -0.797
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.003


  Startpoint: col_idx_5__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[123] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw22_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_0 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_7 ZeroWireload   tcbn65gpluswc
  ofifo              ZeroWireload          tcbn65gpluswc
  fifo_mux_8_1_bw22_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw22_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw22_simd1_2 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_31 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_32 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_33 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_34 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_29 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_28 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_114 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_5__fifo_instance/rd_ptr_reg_0_/CP (DFD1)                 0.000     0.000 #    0.000 r
  col_idx_5__fifo_instance/rd_ptr_reg_0_/Q (DFD1)                  0.094     0.154      0.154 r
  col_idx_5__fifo_instance/rd_ptr[0] (net)      5        0.010               0.000      0.154 r
  col_idx_5__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw22_simd1_2)    0.000    0.154 r
  col_idx_5__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.010              0.000      0.154 r
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw22_simd1_4)    0.000    0.154 r
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.010     0.000      0.154 r
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD8)    0.166    0.133      0.287 r
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    88    0.150    0.000     0.287 r
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw22_simd1_31)    0.000    0.287 r
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.150    0.000    0.287 r
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U9/Z (MUX2D0)    0.033    0.125    0.412 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[13] (net)     1    0.001    0.000    0.412 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[13] (fifo_mux_2_1_bw22_simd1_31)    0.000    0.412 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[13] (net)    0.001    0.000    0.412 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[13] (fifo_mux_2_1_bw22_simd1_29)    0.000    0.412 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[13] (net)    0.001    0.000    0.412 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U14/Z (MUX2D0)    0.041    0.090    0.502 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[13] (net)     1    0.001    0.000    0.502 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[13] (fifo_mux_2_1_bw22_simd1_29)    0.000    0.502 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[13] (net)    0.001    0.000    0.502 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[13] (fifo_mux_2_1_bw22_simd1_28)    0.000    0.502 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[13] (net)    0.001    0.000    0.502 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U19/Z (MUX2D0)    0.041    0.092    0.594 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[13] (net)     1    0.001    0.000    0.594 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[13] (fifo_mux_2_1_bw22_simd1_28)    0.000    0.594 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[13] (net)    0.001    0.000      0.594 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[13] (fifo_mux_8_1_bw22_simd1_4)    0.000    0.594 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/out_sub1[13] (net)    0.001        0.000      0.594 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[13] (fifo_mux_2_1_bw22_simd1_114)    0.000    0.594 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[13] (net)    0.001    0.000      0.594 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_2_1a/U18/Z (MUX2D0)    0.047    0.098     0.692 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[13] (net)     1    0.001    0.000    0.692 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[13] (fifo_mux_2_1_bw22_simd1_114)    0.000    0.692 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/out[13] (net)    0.001             0.000      0.692 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/out[13] (fifo_mux_16_1_bw22_simd1_2)    0.000    0.692 f
  col_idx_5__fifo_instance/out[13] (net)                 0.001               0.000      0.692 f
  col_idx_5__fifo_instance/out[13] (fifo_depth16_bw22_simd1_2)               0.000      0.692 f
  n120 (net)                                             0.001               0.000      0.692 f
  U53/Z (BUFFD3)                                                   0.099     0.105      0.797 f
  out[123] (net)                                1        0.050               0.000      0.797 f
  out[123] (out)                                                   0.099     0.000      0.797 f
  data arrival time                                                                     0.797

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  output external delay                                                     -0.200      0.800
  data required time                                                                    0.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.800
  data arrival time                                                                    -0.797
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.003


  Startpoint: col_idx_5__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[121] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw22_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_0 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_7 ZeroWireload   tcbn65gpluswc
  ofifo              ZeroWireload          tcbn65gpluswc
  fifo_mux_8_1_bw22_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw22_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw22_simd1_2 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_31 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_32 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_33 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_34 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_29 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_28 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_114 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_5__fifo_instance/rd_ptr_reg_0_/CP (DFD1)                 0.000     0.000 #    0.000 r
  col_idx_5__fifo_instance/rd_ptr_reg_0_/Q (DFD1)                  0.094     0.154      0.154 r
  col_idx_5__fifo_instance/rd_ptr[0] (net)      5        0.010               0.000      0.154 r
  col_idx_5__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw22_simd1_2)    0.000    0.154 r
  col_idx_5__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.010              0.000      0.154 r
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw22_simd1_4)    0.000    0.154 r
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.010     0.000      0.154 r
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD8)    0.166    0.133      0.287 r
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    88    0.150    0.000     0.287 r
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw22_simd1_31)    0.000    0.287 r
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.150    0.000    0.287 r
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U2/Z (MUX2D0)    0.033    0.125    0.412 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[11] (net)     1    0.001    0.000    0.412 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[11] (fifo_mux_2_1_bw22_simd1_31)    0.000    0.412 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[11] (net)    0.001    0.000    0.412 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[11] (fifo_mux_2_1_bw22_simd1_29)    0.000    0.412 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[11] (net)    0.001    0.000    0.412 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U12/Z (MUX2D0)    0.041    0.090    0.502 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[11] (net)     1    0.001    0.000    0.502 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[11] (fifo_mux_2_1_bw22_simd1_29)    0.000    0.502 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[11] (net)    0.001    0.000    0.502 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[11] (fifo_mux_2_1_bw22_simd1_28)    0.000    0.502 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[11] (net)    0.001    0.000    0.502 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U18/Z (MUX2D0)    0.041    0.092    0.594 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[11] (net)     1    0.001    0.000    0.594 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[11] (fifo_mux_2_1_bw22_simd1_28)    0.000    0.594 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[11] (net)    0.001    0.000      0.594 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[11] (fifo_mux_8_1_bw22_simd1_4)    0.000    0.594 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/out_sub1[11] (net)    0.001        0.000      0.594 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[11] (fifo_mux_2_1_bw22_simd1_114)    0.000    0.594 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[11] (net)    0.001    0.000      0.594 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_2_1a/U17/Z (MUX2D0)    0.047    0.098     0.692 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[11] (net)     1    0.001    0.000    0.692 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[11] (fifo_mux_2_1_bw22_simd1_114)    0.000    0.692 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/out[11] (net)    0.001             0.000      0.692 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/out[11] (fifo_mux_16_1_bw22_simd1_2)    0.000    0.692 f
  col_idx_5__fifo_instance/out[11] (net)                 0.001               0.000      0.692 f
  col_idx_5__fifo_instance/out[11] (fifo_depth16_bw22_simd1_2)               0.000      0.692 f
  n121 (net)                                             0.001               0.000      0.692 f
  U52/Z (BUFFD3)                                                   0.099     0.105      0.797 f
  out[121] (net)                                1        0.050               0.000      0.797 f
  out[121] (out)                                                   0.099     0.000      0.797 f
  data arrival time                                                                     0.797

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  output external delay                                                     -0.200      0.800
  data required time                                                                    0.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.800
  data arrival time                                                                    -0.797
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.003


  Startpoint: col_idx_5__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[119] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw22_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_0 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_7 ZeroWireload   tcbn65gpluswc
  ofifo              ZeroWireload          tcbn65gpluswc
  fifo_mux_8_1_bw22_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw22_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw22_simd1_2 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_31 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_32 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_33 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_34 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_29 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_28 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_114 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_5__fifo_instance/rd_ptr_reg_0_/CP (DFD1)                 0.000     0.000 #    0.000 r
  col_idx_5__fifo_instance/rd_ptr_reg_0_/Q (DFD1)                  0.094     0.154      0.154 r
  col_idx_5__fifo_instance/rd_ptr[0] (net)      5        0.010               0.000      0.154 r
  col_idx_5__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw22_simd1_2)    0.000    0.154 r
  col_idx_5__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.010              0.000      0.154 r
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw22_simd1_4)    0.000    0.154 r
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.010     0.000      0.154 r
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD8)    0.166    0.133      0.287 r
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    88    0.150    0.000     0.287 r
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw22_simd1_31)    0.000    0.287 r
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.150    0.000    0.287 r
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U8/Z (MUX2D0)    0.033    0.125    0.412 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[9] (net)     1    0.001    0.000    0.412 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[9] (fifo_mux_2_1_bw22_simd1_31)    0.000    0.412 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[9] (net)    0.001    0.000    0.412 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[9] (fifo_mux_2_1_bw22_simd1_29)    0.000    0.412 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[9] (net)    0.001    0.000    0.412 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U10/Z (MUX2D0)    0.041    0.090    0.502 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[9] (net)     1    0.001    0.000    0.502 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[9] (fifo_mux_2_1_bw22_simd1_29)    0.000    0.502 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[9] (net)    0.001    0.000    0.502 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[9] (fifo_mux_2_1_bw22_simd1_28)    0.000    0.502 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[9] (net)    0.001    0.000    0.502 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U17/Z (MUX2D0)    0.041    0.092    0.594 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[9] (net)     1    0.001    0.000    0.594 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[9] (fifo_mux_2_1_bw22_simd1_28)    0.000    0.594 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[9] (net)    0.001     0.000      0.594 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[9] (fifo_mux_8_1_bw22_simd1_4)    0.000    0.594 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/out_sub1[9] (net)    0.001         0.000      0.594 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[9] (fifo_mux_2_1_bw22_simd1_114)    0.000    0.594 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[9] (net)    0.001     0.000      0.594 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_2_1a/U16/Z (MUX2D0)    0.047    0.098     0.692 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[9] (net)     1    0.001    0.000    0.692 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[9] (fifo_mux_2_1_bw22_simd1_114)    0.000    0.692 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/out[9] (net)    0.001              0.000      0.692 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/out[9] (fifo_mux_16_1_bw22_simd1_2)    0.000    0.692 f
  col_idx_5__fifo_instance/out[9] (net)                  0.001               0.000      0.692 f
  col_idx_5__fifo_instance/out[9] (fifo_depth16_bw22_simd1_2)                0.000      0.692 f
  n122 (net)                                             0.001               0.000      0.692 f
  U51/Z (BUFFD3)                                                   0.099     0.105      0.797 f
  out[119] (net)                                1        0.050               0.000      0.797 f
  out[119] (out)                                                   0.099     0.000      0.797 f
  data arrival time                                                                     0.797

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  output external delay                                                     -0.200      0.800
  data required time                                                                    0.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.800
  data arrival time                                                                    -0.797
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.003


  Startpoint: col_idx_5__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[117] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw22_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_0 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_7 ZeroWireload   tcbn65gpluswc
  ofifo              ZeroWireload          tcbn65gpluswc
  fifo_mux_8_1_bw22_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw22_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw22_simd1_2 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_31 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_32 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_33 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_34 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_29 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_28 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_114 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_5__fifo_instance/rd_ptr_reg_0_/CP (DFD1)                 0.000     0.000 #    0.000 r
  col_idx_5__fifo_instance/rd_ptr_reg_0_/Q (DFD1)                  0.094     0.154      0.154 r
  col_idx_5__fifo_instance/rd_ptr[0] (net)      5        0.010               0.000      0.154 r
  col_idx_5__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw22_simd1_2)    0.000    0.154 r
  col_idx_5__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.010              0.000      0.154 r
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw22_simd1_4)    0.000    0.154 r
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.010     0.000      0.154 r
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD8)    0.166    0.133      0.287 r
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    88    0.150    0.000     0.287 r
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw22_simd1_31)    0.000    0.287 r
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.150    0.000    0.287 r
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U7/Z (MUX2D0)    0.033    0.125    0.412 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[7] (net)     1    0.001    0.000    0.412 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[7] (fifo_mux_2_1_bw22_simd1_31)    0.000    0.412 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[7] (net)    0.001    0.000    0.412 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[7] (fifo_mux_2_1_bw22_simd1_29)    0.000    0.412 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[7] (net)    0.001    0.000    0.412 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U8/Z (MUX2D0)    0.041    0.090    0.502 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[7] (net)     1    0.001    0.000    0.502 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[7] (fifo_mux_2_1_bw22_simd1_29)    0.000    0.502 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[7] (net)    0.001    0.000    0.502 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[7] (fifo_mux_2_1_bw22_simd1_28)    0.000    0.502 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[7] (net)    0.001    0.000    0.502 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U16/Z (MUX2D0)    0.041    0.092    0.594 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[7] (net)     1    0.001    0.000    0.594 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[7] (fifo_mux_2_1_bw22_simd1_28)    0.000    0.594 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[7] (net)    0.001     0.000      0.594 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[7] (fifo_mux_8_1_bw22_simd1_4)    0.000    0.594 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/out_sub1[7] (net)    0.001         0.000      0.594 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[7] (fifo_mux_2_1_bw22_simd1_114)    0.000    0.594 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[7] (net)    0.001     0.000      0.594 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_2_1a/U15/Z (MUX2D0)    0.047    0.098     0.692 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[7] (net)     1    0.001    0.000    0.692 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[7] (fifo_mux_2_1_bw22_simd1_114)    0.000    0.692 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/out[7] (net)    0.001              0.000      0.692 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/out[7] (fifo_mux_16_1_bw22_simd1_2)    0.000    0.692 f
  col_idx_5__fifo_instance/out[7] (net)                  0.001               0.000      0.692 f
  col_idx_5__fifo_instance/out[7] (fifo_depth16_bw22_simd1_2)                0.000      0.692 f
  n123 (net)                                             0.001               0.000      0.692 f
  U82/Z (BUFFD3)                                                   0.099     0.105      0.797 f
  out[117] (net)                                1        0.050               0.000      0.797 f
  out[117] (out)                                                   0.099     0.000      0.797 f
  data arrival time                                                                     0.797

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  output external delay                                                     -0.200      0.800
  data required time                                                                    0.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.800
  data arrival time                                                                    -0.797
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.003


  Startpoint: col_idx_5__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[115] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw22_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_0 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_7 ZeroWireload   tcbn65gpluswc
  ofifo              ZeroWireload          tcbn65gpluswc
  fifo_mux_8_1_bw22_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw22_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw22_simd1_2 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_31 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_32 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_33 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_34 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_29 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_28 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_114 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_5__fifo_instance/rd_ptr_reg_0_/CP (DFD1)                 0.000     0.000 #    0.000 r
  col_idx_5__fifo_instance/rd_ptr_reg_0_/Q (DFD1)                  0.094     0.154      0.154 r
  col_idx_5__fifo_instance/rd_ptr[0] (net)      5        0.010               0.000      0.154 r
  col_idx_5__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw22_simd1_2)    0.000    0.154 r
  col_idx_5__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.010              0.000      0.154 r
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw22_simd1_4)    0.000    0.154 r
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.010     0.000      0.154 r
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD8)    0.166    0.133      0.287 r
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    88    0.150    0.000     0.287 r
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw22_simd1_31)    0.000    0.287 r
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.150    0.000    0.287 r
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U1/Z (MUX2D0)    0.033    0.125    0.412 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[5] (net)     1    0.001    0.000    0.412 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[5] (fifo_mux_2_1_bw22_simd1_31)    0.000    0.412 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[5] (net)    0.001    0.000    0.412 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[5] (fifo_mux_2_1_bw22_simd1_29)    0.000    0.412 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[5] (net)    0.001    0.000    0.412 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U6/Z (MUX2D0)    0.041    0.090    0.502 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[5] (net)     1    0.001    0.000    0.502 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[5] (fifo_mux_2_1_bw22_simd1_29)    0.000    0.502 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[5] (net)    0.001    0.000    0.502 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[5] (fifo_mux_2_1_bw22_simd1_28)    0.000    0.502 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[5] (net)    0.001    0.000    0.502 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U15/Z (MUX2D0)    0.041    0.092    0.594 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[5] (net)     1    0.001    0.000    0.594 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[5] (fifo_mux_2_1_bw22_simd1_28)    0.000    0.594 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[5] (net)    0.001     0.000      0.594 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[5] (fifo_mux_8_1_bw22_simd1_4)    0.000    0.594 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/out_sub1[5] (net)    0.001         0.000      0.594 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[5] (fifo_mux_2_1_bw22_simd1_114)    0.000    0.594 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[5] (net)    0.001     0.000      0.594 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_2_1a/U14/Z (MUX2D0)    0.047    0.098     0.692 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[5] (net)     1    0.001    0.000    0.692 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[5] (fifo_mux_2_1_bw22_simd1_114)    0.000    0.692 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/out[5] (net)    0.001              0.000      0.692 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/out[5] (fifo_mux_16_1_bw22_simd1_2)    0.000    0.692 f
  col_idx_5__fifo_instance/out[5] (net)                  0.001               0.000      0.692 f
  col_idx_5__fifo_instance/out[5] (fifo_depth16_bw22_simd1_2)                0.000      0.692 f
  n124 (net)                                             0.001               0.000      0.692 f
  U50/Z (BUFFD3)                                                   0.099     0.105      0.797 f
  out[115] (net)                                1        0.050               0.000      0.797 f
  out[115] (out)                                                   0.099     0.000      0.797 f
  data arrival time                                                                     0.797

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  output external delay                                                     -0.200      0.800
  data required time                                                                    0.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.800
  data arrival time                                                                    -0.797
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.003


  Startpoint: col_idx_5__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[113] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw22_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_0 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_7 ZeroWireload   tcbn65gpluswc
  ofifo              ZeroWireload          tcbn65gpluswc
  fifo_mux_8_1_bw22_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw22_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw22_simd1_2 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_31 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_32 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_33 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_34 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_29 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_28 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_114 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_5__fifo_instance/rd_ptr_reg_0_/CP (DFD1)                 0.000     0.000 #    0.000 r
  col_idx_5__fifo_instance/rd_ptr_reg_0_/Q (DFD1)                  0.094     0.154      0.154 r
  col_idx_5__fifo_instance/rd_ptr[0] (net)      5        0.010               0.000      0.154 r
  col_idx_5__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw22_simd1_2)    0.000    0.154 r
  col_idx_5__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.010              0.000      0.154 r
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw22_simd1_4)    0.000    0.154 r
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.010     0.000      0.154 r
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD8)    0.166    0.133      0.287 r
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    88    0.150    0.000     0.287 r
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw22_simd1_31)    0.000    0.287 r
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.150    0.000    0.287 r
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U6/Z (MUX2D0)    0.033    0.125    0.412 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[3] (net)     1    0.001    0.000    0.412 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[3] (fifo_mux_2_1_bw22_simd1_31)    0.000    0.412 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[3] (net)    0.001    0.000    0.412 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[3] (fifo_mux_2_1_bw22_simd1_29)    0.000    0.412 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[3] (net)    0.001    0.000    0.412 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U4/Z (MUX2D0)    0.041    0.090    0.502 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[3] (net)     1    0.001    0.000    0.502 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[3] (fifo_mux_2_1_bw22_simd1_29)    0.000    0.502 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[3] (net)    0.001    0.000    0.502 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[3] (fifo_mux_2_1_bw22_simd1_28)    0.000    0.502 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[3] (net)    0.001    0.000    0.502 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U14/Z (MUX2D0)    0.041    0.092    0.594 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[3] (net)     1    0.001    0.000    0.594 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[3] (fifo_mux_2_1_bw22_simd1_28)    0.000    0.594 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[3] (net)    0.001     0.000      0.594 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[3] (fifo_mux_8_1_bw22_simd1_4)    0.000    0.594 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/out_sub1[3] (net)    0.001         0.000      0.594 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[3] (fifo_mux_2_1_bw22_simd1_114)    0.000    0.594 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[3] (net)    0.001     0.000      0.594 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_2_1a/U13/Z (MUX2D0)    0.047    0.098     0.692 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[3] (net)     1    0.001    0.000    0.692 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[3] (fifo_mux_2_1_bw22_simd1_114)    0.000    0.692 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/out[3] (net)    0.001              0.000      0.692 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/out[3] (fifo_mux_16_1_bw22_simd1_2)    0.000    0.692 f
  col_idx_5__fifo_instance/out[3] (net)                  0.001               0.000      0.692 f
  col_idx_5__fifo_instance/out[3] (fifo_depth16_bw22_simd1_2)                0.000      0.692 f
  n125 (net)                                             0.001               0.000      0.692 f
  U49/Z (BUFFD3)                                                   0.099     0.105      0.797 f
  out[113] (net)                                1        0.050               0.000      0.797 f
  out[113] (out)                                                   0.099     0.000      0.797 f
  data arrival time                                                                     0.797

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  output external delay                                                     -0.200      0.800
  data required time                                                                    0.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.800
  data arrival time                                                                    -0.797
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.003


  Startpoint: col_idx_5__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[111] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw22_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_0 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw22_simd1_7 ZeroWireload   tcbn65gpluswc
  ofifo              ZeroWireload          tcbn65gpluswc
  fifo_mux_8_1_bw22_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw22_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw22_simd1_2 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_31 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_32 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_33 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_34 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_29 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_28 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw22_simd1_114 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_5__fifo_instance/rd_ptr_reg_0_/CP (DFD1)                 0.000     0.000 #    0.000 r
  col_idx_5__fifo_instance/rd_ptr_reg_0_/Q (DFD1)                  0.094     0.154      0.154 r
  col_idx_5__fifo_instance/rd_ptr[0] (net)      5        0.010               0.000      0.154 r
  col_idx_5__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw22_simd1_2)    0.000    0.154 r
  col_idx_5__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.010              0.000      0.154 r
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw22_simd1_4)    0.000    0.154 r
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.010     0.000      0.154 r
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD8)    0.166    0.133      0.287 r
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    88    0.150    0.000     0.287 r
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw22_simd1_31)    0.000    0.287 r
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.150    0.000    0.287 r
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U5/Z (MUX2D0)    0.033    0.125    0.412 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[1] (net)     1    0.001    0.000    0.412 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[1] (fifo_mux_2_1_bw22_simd1_31)    0.000    0.412 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[1] (net)    0.001    0.000    0.412 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[1] (fifo_mux_2_1_bw22_simd1_29)    0.000    0.412 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[1] (net)    0.001    0.000    0.412 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U2/Z (MUX2D0)    0.041    0.090    0.502 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[1] (net)     1    0.001    0.000    0.502 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[1] (fifo_mux_2_1_bw22_simd1_29)    0.000    0.502 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[1] (net)    0.001    0.000    0.502 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[1] (fifo_mux_2_1_bw22_simd1_28)    0.000    0.502 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[1] (net)    0.001    0.000    0.502 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U13/Z (MUX2D0)    0.041    0.092    0.594 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[1] (net)     1    0.001    0.000    0.594 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[1] (fifo_mux_2_1_bw22_simd1_28)    0.000    0.594 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[1] (net)    0.001     0.000      0.594 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[1] (fifo_mux_8_1_bw22_simd1_4)    0.000    0.594 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/out_sub1[1] (net)    0.001         0.000      0.594 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[1] (fifo_mux_2_1_bw22_simd1_114)    0.000    0.594 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[1] (net)    0.001     0.000      0.594 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_2_1a/U12/Z (MUX2D0)    0.047    0.098     0.692 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[1] (net)     1    0.001    0.000    0.692 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[1] (fifo_mux_2_1_bw22_simd1_114)    0.000    0.692 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/out[1] (net)    0.001              0.000      0.692 f
  col_idx_5__fifo_instance/fifo_mux_16_1a/out[1] (fifo_mux_16_1_bw22_simd1_2)    0.000    0.692 f
  col_idx_5__fifo_instance/out[1] (net)                  0.001               0.000      0.692 f
  col_idx_5__fifo_instance/out[1] (fifo_depth16_bw22_simd1_2)                0.000      0.692 f
  n126 (net)                                             0.001               0.000      0.692 f
  U48/Z (BUFFD3)                                                   0.099     0.105      0.797 f
  out[111] (net)                                1        0.050               0.000      0.797 f
  out[111] (out)                                                   0.099     0.000      0.797 f
  data arrival time                                                                     0.797

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  output external delay                                                     -0.200      0.800
  data required time                                                                    0.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.800
  data arrival time                                                                    -0.797
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.003


1
