$date
	Tue May 18 13:26:04 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_GCC $end
$var wire 1 ! q4 $end
$var wire 1 " q3 $end
$var wire 1 # q2 $end
$var wire 1 $ q1 $end
$var reg 1 % clk $end
$var reg 1 & rst $end
$scope module DUT $end
$var wire 1 % clk $end
$var wire 1 ' r1 $end
$var wire 1 ( r2 $end
$var wire 1 ) r3 $end
$var wire 1 * r4 $end
$var wire 1 & rst $end
$var wire 1 + s1 $end
$var wire 1 , s2 $end
$var wire 1 - s3 $end
$var wire 1 . s4 $end
$var wire 1 ! q4 $end
$var wire 1 " q3 $end
$var wire 1 # q2 $end
$var wire 1 $ q1 $end
$scope module S1 $end
$var wire 1 ' R $end
$var wire 1 + S $end
$var wire 1 % clk $end
$var wire 1 & rst $end
$var reg 1 $ Q $end
$upscope $end
$scope module S2 $end
$var wire 1 ( R $end
$var wire 1 , S $end
$var wire 1 % clk $end
$var wire 1 & rst $end
$var reg 1 # Q $end
$upscope $end
$scope module S3 $end
$var wire 1 ) R $end
$var wire 1 - S $end
$var wire 1 % clk $end
$var wire 1 & rst $end
$var reg 1 " Q $end
$upscope $end
$scope module S4 $end
$var wire 1 * R $end
$var wire 1 . S $end
$var wire 1 % clk $end
$var wire 1 & rst $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x.
x-
x,
x+
x*
x)
x(
x'
0&
0%
x$
x#
x"
x!
$end
#2
1%
#4
0%
#5
1&
#6
1'
0-
0,
1.
0)
0(
0+
0*
0!
0"
0#
0$
1%
#8
0%
#10
1%
#12
0%
#14
1%
#16
0%
#18
1%
#20
0%
#22
1%
#24
0%
#25
0&
#26
0'
1-
1!
1%
#28
0%
#30
0.
1*
1"
1%
#32
0%
#34
0-
1,
0!
1%
#36
0%
#38
0*
1)
1#
1%
#40
0%
#42
1.
0,
0"
1%
#44
0%
#46
0)
1-
1!
1%
#48
0%
#50
0.
1+
1"
1%
#52
0%
#54
0-
1*
1$
1%
#56
0%
#58
1)
0+
0!
1%
#60
0%
#62
1.
0*
0"
1%
#64
0%
#66
0)
1(
1!
1%
#68
0%
#70
1-
0.
0#
1%
#72
0%
#74
0(
1*
1"
1%
#76
0%
#78
1)
0-
0!
1%
#80
0%
#82
1'
0*
0"
1%
#84
0%
#86
1.
0)
0$
1%
#88
0%
#90
0'
1-
1!
1%
