INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/oscao/Assignment 3/Assignment 3.srcs/sources_1/new/asmd_GCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module asmd_GCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/oscao/Assignment 3/Assignment 3.srcs/sources_1/new/controlUnit_GCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlUnit_GCD
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'state' is not allowed [C:/Users/oscao/Assignment 3/Assignment 3.srcs/sources_1/new/controlUnit_GCD.v:29]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'Ar' is not allowed [C:/Users/oscao/Assignment 3/Assignment 3.srcs/sources_1/new/controlUnit_GCD.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/oscao/Assignment 3/Assignment 3.srcs/sources_1/new/dataFlow_GCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataFlow_GCD
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'c' is not allowed [C:/Users/oscao/Assignment 3/Assignment 3.srcs/sources_1/new/dataFlow_GCD.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/oscao/Assignment 3/Assignment 3.srcs/sim_1/new/tb_asmd_GCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_asmd_GCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/oscao/Assignment 3/Assignment 3.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
