set ::env(PDK) {sky130A}
set ::env(PDKPATH) {/mnt/d/project/mpw_hdp_rv151/../mpw_deps/pdks/sky130A}
set ::env(STD_CELL_LIBRARY) {sky130_fd_sc_hd}
set ::env(SCLPATH) {/mnt/d/project/mpw_hdp_rv151/../mpw_deps/pdks/sky130A/sky130_fd_sc_hd}
set ::env(DESIGN_DIR) {/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper}
set ::env(DESIGN_NAME) {user_project_wrapper}
set ::env(VERILOG_FILES) {/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/defines.v /mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/user_project_wrapper.v /mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/*.v /mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/core/*.v /mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/src/io/*.v}
set ::env(CLOCK_PERIOD) {100}
set ::env(CLOCK_PORT) {user_clock2 io_in[14] io_in[18]}
set ::env(MACRO_PLACEMENT_CFG) {/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/macro.cfg}
set ::env(VERILOG_FILES_BLACKBOX) {/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../verilog/rtl/defines.v}
set ::env(EXTRA_LEFS) {/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../../mpw_deps/pdks/sky130A/libs.ref/sky130_sram_macros/lef/sky130_sram_2kbyte_1rw1r_32x512_8.lef}
set ::env(EXTRA_GDS_FILES) {/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../../mpw_deps/pdks/sky130A/libs.ref/sky130_sram_macros/gds/sky130_sram_2kbyte_1rw1r_32x512_8.gds}
set ::env(EXTRA_LIBS) {/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/../../../mpw_deps/pdks/sky130A/libs.ref/sky130_sram_macros/lib/sky130_sram_2kbyte_1rw1r_32x512_8_TT_1p8V_25C.lib}
set ::env(FP_PDN_MACRO_HOOKS) {rv151.soc.bios_mem0 vccd1 vssd1 vccd1 vssd1, rv151.soc.bios_mem1 vccd1 vssd1 vccd1 vssd1, rv151.soc.dmem0 vccd1 vssd1 vccd1 vssd1, rv151.soc.dmem1 vccd1 vssd1 vccd1 vssd1, rv151.soc.imem0 vccd1 vssd1 vccd1 vssd1, rv151.soc.imem1 vccd1 vssd1 vccd1 vssd1}
set ::env(FP_PDN_VPITCH) {180}
set ::env(FP_PDN_HPITCH) {180}
set ::env(FP_PDN_VOFFSET) {5}
set ::env(FP_PDN_HOFFSET) {5}
set ::env(MAGIC_ZEROIZE_ORIGIN) {0}
set ::env(FP_SIZING) {absolute}
set ::env(RUN_CVC) {0}
set ::env(UNIT) {2.4}
set ::env(FP_IO_VEXTEND) {4.8}
set ::env(FP_IO_HEXTEND) {4.8}
set ::env(FP_IO_VLENGTH) {2.4}
set ::env(FP_IO_HLENGTH) {2.4}
set ::env(FP_IO_VTHICKNESS_MULT) {4}
set ::env(FP_IO_HTHICKNESS_MULT) {4}
set ::env(FP_PDN_CORE_RING) {1}
set ::env(FP_PDN_CORE_RING_VWIDTH) {3.1}
set ::env(FP_PDN_CORE_RING_HWIDTH) {3.1}
set ::env(FP_PDN_CORE_RING_VOFFSET) {12.45}
set ::env(FP_PDN_CORE_RING_HOFFSET) {12.45}
set ::env(FP_PDN_CORE_RING_VSPACING) {1.7}
set ::env(FP_PDN_CORE_RING_HSPACING) {1.7}
set ::env(FP_PDN_VWIDTH) {3.1}
set ::env(FP_PDN_HWIDTH) {3.1}
set ::env(FP_PDN_VSPACING) {15.5}
set ::env(FP_PDN_HSPACING) {15.5}
set ::env(VDD_NETS) {vccd1 vccd2 vdda1 vdda2}
set ::env(GND_NETS) {vssd1 vssd2 vssa1 vssa2}
set ::env(SYNTH_USE_PG_PINS_DEFINES) {USE_POWER_PINS}
set ::env(BASE_SDC_FILE) {/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/base.sdc}
set ::env(SYNTH_STRATEGY) {AREA 0}
set ::env(SYNTH_SIZING) {1}
set ::env(SYNTH_FLAT_TOP) {1}
set ::env(ROUTING_CORES) {4}
set ::env(MAGIC_DRC_USE_GDS) {0}
set ::env(QUIT_ON_MAGIC_DRC) {0}
set ::env(RUN_KLAYOUT_XOR) {0}
set ::env(MAGIC_CONVERT_DRC_TO_RDB) {0}
set ::env(QUIT_ON_TR_DRC) {0}
set ::env(RUN_MAGIC_DRC) {0}
set ::env(RT_MAX_LAYER) {met4}
set ::env(DIE_AREA) {0 0 2920 3520}
set ::env(FP_DEF_TEMPLATE) {/mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/fixed_dont_change/user_project_wrapper.def}
