{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1692715628525 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1692715628525 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 22 08:47:08 2023 " "Processing started: Tue Aug 22 08:47:08 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1692715628525 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715628525 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Tarea1_Clock -c Tarea1_Clock " "Command: quartus_map --read_settings_files=on --write_settings_files=off Tarea1_Clock -c Tarea1_Clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715628525 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1692715628808 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1692715628809 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "Design1.qsys " "Elaborating Platform Designer system entity \"Design1.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692715633513 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.22.08:47:15 Progress: Loading Tarea_1/Design1.qsys " "2023.08.22.08:47:15 Progress: Loading Tarea_1/Design1.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715635317 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.22.08:47:15 Progress: Reading input file " "2023.08.22.08:47:15 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715635661 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.22.08:47:15 Progress: Adding clk_0 \[clock_source 22.1\] " "2023.08.22.08:47:15 Progress: Adding clk_0 \[clock_source 22.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715635704 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.22.08:47:15 Progress: Parameterizing module clk_0 " "2023.08.22.08:47:15 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715635982 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.22.08:47:15 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 22.1\] " "2023.08.22.08:47:15 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 22.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715635983 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.22.08:47:16 Progress: Parameterizing module nios2_gen2_0 " "2023.08.22.08:47:16 Progress: Parameterizing module nios2_gen2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715636155 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.22.08:47:16 Progress: Adding pio_miliseconds_0 \[altera_avalon_pio 22.1\] " "2023.08.22.08:47:16 Progress: Adding pio_miliseconds_0 \[altera_avalon_pio 22.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715636158 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.22.08:47:16 Progress: Parameterizing module pio_miliseconds_0 " "2023.08.22.08:47:16 Progress: Parameterizing module pio_miliseconds_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715636176 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.22.08:47:16 Progress: Adding pio_miliseconds_1 \[altera_avalon_pio 22.1\] " "2023.08.22.08:47:16 Progress: Adding pio_miliseconds_1 \[altera_avalon_pio 22.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715636177 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.22.08:47:16 Progress: Parameterizing module pio_miliseconds_1 " "2023.08.22.08:47:16 Progress: Parameterizing module pio_miliseconds_1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715636177 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.22.08:47:16 Progress: Adding pio_minutes_0 \[altera_avalon_pio 22.1\] " "2023.08.22.08:47:16 Progress: Adding pio_minutes_0 \[altera_avalon_pio 22.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715636178 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.22.08:47:16 Progress: Parameterizing module pio_minutes_0 " "2023.08.22.08:47:16 Progress: Parameterizing module pio_minutes_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715636178 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.22.08:47:16 Progress: Adding pio_minutes_1 \[altera_avalon_pio 22.1\] " "2023.08.22.08:47:16 Progress: Adding pio_minutes_1 \[altera_avalon_pio 22.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715636178 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.22.08:47:16 Progress: Parameterizing module pio_minutes_1 " "2023.08.22.08:47:16 Progress: Parameterizing module pio_minutes_1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715636178 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.22.08:47:16 Progress: Adding pio_seconds_0 \[altera_avalon_pio 22.1\] " "2023.08.22.08:47:16 Progress: Adding pio_seconds_0 \[altera_avalon_pio 22.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715636179 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.22.08:47:16 Progress: Parameterizing module pio_seconds_0 " "2023.08.22.08:47:16 Progress: Parameterizing module pio_seconds_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715636179 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.22.08:47:16 Progress: Adding pio_seconds_1 \[altera_avalon_pio 22.1\] " "2023.08.22.08:47:16 Progress: Adding pio_seconds_1 \[altera_avalon_pio 22.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715636180 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.22.08:47:16 Progress: Parameterizing module pio_seconds_1 " "2023.08.22.08:47:16 Progress: Parameterizing module pio_seconds_1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715636180 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.22.08:47:16 Progress: Adding pio_selectmode_0 \[altera_avalon_pio 22.1\] " "2023.08.22.08:47:16 Progress: Adding pio_selectmode_0 \[altera_avalon_pio 22.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715636180 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.22.08:47:16 Progress: Parameterizing module pio_selectmode_0 " "2023.08.22.08:47:16 Progress: Parameterizing module pio_selectmode_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715636181 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.22.08:47:16 Progress: Adding pio_start_0 \[altera_avalon_pio 22.1\] " "2023.08.22.08:47:16 Progress: Adding pio_start_0 \[altera_avalon_pio 22.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715636181 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.22.08:47:16 Progress: Parameterizing module pio_start_0 " "2023.08.22.08:47:16 Progress: Parameterizing module pio_start_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715636181 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.22.08:47:16 Progress: Adding pio_stop_0 \[altera_avalon_pio 22.1\] " "2023.08.22.08:47:16 Progress: Adding pio_stop_0 \[altera_avalon_pio 22.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715636181 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.22.08:47:16 Progress: Parameterizing module pio_stop_0 " "2023.08.22.08:47:16 Progress: Parameterizing module pio_stop_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715636183 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.22.08:47:16 Progress: Adding ram_0 \[altera_avalon_onchip_memory2 22.1\] " "2023.08.22.08:47:16 Progress: Adding ram_0 \[altera_avalon_onchip_memory2 22.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715636184 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.22.08:47:16 Progress: Parameterizing module ram_0 " "2023.08.22.08:47:16 Progress: Parameterizing module ram_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715636197 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.22.08:47:16 Progress: Adding rom_0 \[altera_avalon_onchip_memory2 22.1\] " "2023.08.22.08:47:16 Progress: Adding rom_0 \[altera_avalon_onchip_memory2 22.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715636197 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.22.08:47:16 Progress: Parameterizing module rom_0 " "2023.08.22.08:47:16 Progress: Parameterizing module rom_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715636198 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.22.08:47:16 Progress: Adding timer_0 \[altera_avalon_timer 22.1\] " "2023.08.22.08:47:16 Progress: Adding timer_0 \[altera_avalon_timer 22.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715636198 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.22.08:47:16 Progress: Parameterizing module timer_0 " "2023.08.22.08:47:16 Progress: Parameterizing module timer_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715636222 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.22.08:47:16 Progress: Building connections " "2023.08.22.08:47:16 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715636223 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.22.08:47:16 Progress: Parameterizing connections " "2023.08.22.08:47:16 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715636246 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.22.08:47:16 Progress: Validating " "2023.08.22.08:47:16 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715636247 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.22.08:47:16 Progress: Done reading input file " "2023.08.22.08:47:16 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715636817 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Design1.nios2_gen2_0: No Debugger.  You will not be able to download or debug programs " "Design1.nios2_gen2_0: No Debugger.  You will not be able to download or debug programs" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715637380 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Design1.pio_selectmode_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Design1.pio_selectmode_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715637380 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Design1.pio_start_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Design1.pio_start_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715637380 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Design1.pio_stop_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Design1.pio_stop_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715637380 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Design1: Generating Design1 \"Design1\" for QUARTUS_SYNTH " "Design1: Generating Design1 \"Design1\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715637824 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master nios2_gen2_0.instruction_master and slave rom_0.s1 because the master has address signal 13 bit wide, but the slave is 11 bit wide. " "Interconnect is inserted between master nios2_gen2_0.instruction_master and slave rom_0.s1 because the master has address signal 13 bit wide, but the slave is 11 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715640094 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master nios2_gen2_0.instruction_master and slave rom_0.s1 because the master has read signal 1 bit wide, but the slave is 0 bit wide. " "Interconnect is inserted between master nios2_gen2_0.instruction_master and slave rom_0.s1 because the master has read signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715640095 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master nios2_gen2_0.instruction_master and slave rom_0.s1 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide. " "Interconnect is inserted between master nios2_gen2_0.instruction_master and slave rom_0.s1 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715640095 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0: \"Design1\" instantiated altera_nios2_gen2 \"nios2_gen2_0\" " "Nios2_gen2_0: \"Design1\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715642388 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_miliseconds_0: Starting RTL generation for module 'Design1_pio_miliseconds_0' " "Pio_miliseconds_0: Starting RTL generation for module 'Design1_pio_miliseconds_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715642394 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_miliseconds_0:   Generation command is \[exec C:/intelfpga_lite/22.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/22.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Design1_pio_miliseconds_0 --dir=C:/Users/Zaet/AppData/Local/Temp/alt9591_3832157848113405063.dir/0002_pio_miliseconds_0_gen/ --quartus_dir=C:/intelfpga_lite/22.1std/quartus --verilog --config=C:/Users/Zaet/AppData/Local/Temp/alt9591_3832157848113405063.dir/0002_pio_miliseconds_0_gen//Design1_pio_miliseconds_0_component_configuration.pl  --do_build_sim=0  \] " "Pio_miliseconds_0:   Generation command is \[exec C:/intelfpga_lite/22.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/22.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Design1_pio_miliseconds_0 --dir=C:/Users/Zaet/AppData/Local/Temp/alt9591_3832157848113405063.dir/0002_pio_miliseconds_0_gen/ --quartus_dir=C:/intelfpga_lite/22.1std/quartus --verilog --config=C:/Users/Zaet/AppData/Local/Temp/alt9591_3832157848113405063.dir/0002_pio_miliseconds_0_gen//Design1_pio_miliseconds_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715642394 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_miliseconds_0: Done RTL generation for module 'Design1_pio_miliseconds_0' " "Pio_miliseconds_0: Done RTL generation for module 'Design1_pio_miliseconds_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715642528 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_miliseconds_0: \"Design1\" instantiated altera_avalon_pio \"pio_miliseconds_0\" " "Pio_miliseconds_0: \"Design1\" instantiated altera_avalon_pio \"pio_miliseconds_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715642532 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_selectmode_0: Starting RTL generation for module 'Design1_pio_selectmode_0' " "Pio_selectmode_0: Starting RTL generation for module 'Design1_pio_selectmode_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715642536 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_selectmode_0:   Generation command is \[exec C:/intelfpga_lite/22.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/22.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Design1_pio_selectmode_0 --dir=C:/Users/Zaet/AppData/Local/Temp/alt9591_3832157848113405063.dir/0003_pio_selectmode_0_gen/ --quartus_dir=C:/intelfpga_lite/22.1std/quartus --verilog --config=C:/Users/Zaet/AppData/Local/Temp/alt9591_3832157848113405063.dir/0003_pio_selectmode_0_gen//Design1_pio_selectmode_0_component_configuration.pl  --do_build_sim=0  \] " "Pio_selectmode_0:   Generation command is \[exec C:/intelfpga_lite/22.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/22.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Design1_pio_selectmode_0 --dir=C:/Users/Zaet/AppData/Local/Temp/alt9591_3832157848113405063.dir/0003_pio_selectmode_0_gen/ --quartus_dir=C:/intelfpga_lite/22.1std/quartus --verilog --config=C:/Users/Zaet/AppData/Local/Temp/alt9591_3832157848113405063.dir/0003_pio_selectmode_0_gen//Design1_pio_selectmode_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715642536 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_selectmode_0: Done RTL generation for module 'Design1_pio_selectmode_0' " "Pio_selectmode_0: Done RTL generation for module 'Design1_pio_selectmode_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715642656 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_selectmode_0: \"Design1\" instantiated altera_avalon_pio \"pio_selectmode_0\" " "Pio_selectmode_0: \"Design1\" instantiated altera_avalon_pio \"pio_selectmode_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715642659 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_start_0: Starting RTL generation for module 'Design1_pio_start_0' " "Pio_start_0: Starting RTL generation for module 'Design1_pio_start_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715642665 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_start_0:   Generation command is \[exec C:/intelfpga_lite/22.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/22.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Design1_pio_start_0 --dir=C:/Users/Zaet/AppData/Local/Temp/alt9591_3832157848113405063.dir/0004_pio_start_0_gen/ --quartus_dir=C:/intelfpga_lite/22.1std/quartus --verilog --config=C:/Users/Zaet/AppData/Local/Temp/alt9591_3832157848113405063.dir/0004_pio_start_0_gen//Design1_pio_start_0_component_configuration.pl  --do_build_sim=0  \] " "Pio_start_0:   Generation command is \[exec C:/intelfpga_lite/22.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/22.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Design1_pio_start_0 --dir=C:/Users/Zaet/AppData/Local/Temp/alt9591_3832157848113405063.dir/0004_pio_start_0_gen/ --quartus_dir=C:/intelfpga_lite/22.1std/quartus --verilog --config=C:/Users/Zaet/AppData/Local/Temp/alt9591_3832157848113405063.dir/0004_pio_start_0_gen//Design1_pio_start_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715642665 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_start_0: Done RTL generation for module 'Design1_pio_start_0' " "Pio_start_0: Done RTL generation for module 'Design1_pio_start_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715642790 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_start_0: \"Design1\" instantiated altera_avalon_pio \"pio_start_0\" " "Pio_start_0: \"Design1\" instantiated altera_avalon_pio \"pio_start_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715642794 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ram_0: Starting RTL generation for module 'Design1_ram_0' " "Ram_0: Starting RTL generation for module 'Design1_ram_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715642799 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ram_0:   Generation command is \[exec C:/intelfpga_lite/22.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/22.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Design1_ram_0 --dir=C:/Users/Zaet/AppData/Local/Temp/alt9591_3832157848113405063.dir/0005_ram_0_gen/ --quartus_dir=C:/intelfpga_lite/22.1std/quartus --verilog --config=C:/Users/Zaet/AppData/Local/Temp/alt9591_3832157848113405063.dir/0005_ram_0_gen//Design1_ram_0_component_configuration.pl  --do_build_sim=0  \] " "Ram_0:   Generation command is \[exec C:/intelfpga_lite/22.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/22.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Design1_ram_0 --dir=C:/Users/Zaet/AppData/Local/Temp/alt9591_3832157848113405063.dir/0005_ram_0_gen/ --quartus_dir=C:/intelfpga_lite/22.1std/quartus --verilog --config=C:/Users/Zaet/AppData/Local/Temp/alt9591_3832157848113405063.dir/0005_ram_0_gen//Design1_ram_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715642800 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ram_0: Done RTL generation for module 'Design1_ram_0' " "Ram_0: Done RTL generation for module 'Design1_ram_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715642952 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ram_0: \"Design1\" instantiated altera_avalon_onchip_memory2 \"ram_0\" " "Ram_0: \"Design1\" instantiated altera_avalon_onchip_memory2 \"ram_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715642962 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rom_0: Starting RTL generation for module 'Design1_rom_0' " "Rom_0: Starting RTL generation for module 'Design1_rom_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715642967 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rom_0:   Generation command is \[exec C:/intelfpga_lite/22.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/22.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Design1_rom_0 --dir=C:/Users/Zaet/AppData/Local/Temp/alt9591_3832157848113405063.dir/0006_rom_0_gen/ --quartus_dir=C:/intelfpga_lite/22.1std/quartus --verilog --config=C:/Users/Zaet/AppData/Local/Temp/alt9591_3832157848113405063.dir/0006_rom_0_gen//Design1_rom_0_component_configuration.pl  --do_build_sim=0  \] " "Rom_0:   Generation command is \[exec C:/intelfpga_lite/22.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/22.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Design1_rom_0 --dir=C:/Users/Zaet/AppData/Local/Temp/alt9591_3832157848113405063.dir/0006_rom_0_gen/ --quartus_dir=C:/intelfpga_lite/22.1std/quartus --verilog --config=C:/Users/Zaet/AppData/Local/Temp/alt9591_3832157848113405063.dir/0006_rom_0_gen//Design1_rom_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715642968 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rom_0: Done RTL generation for module 'Design1_rom_0' " "Rom_0: Done RTL generation for module 'Design1_rom_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715643121 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rom_0: \"Design1\" instantiated altera_avalon_onchip_memory2 \"rom_0\" " "Rom_0: \"Design1\" instantiated altera_avalon_onchip_memory2 \"rom_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715643129 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Starting RTL generation for module 'Design1_timer_0' " "Timer_0: Starting RTL generation for module 'Design1_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715643133 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0:   Generation command is \[exec C:/intelFPGA_lite/22.1std/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/22.1std/quartus/bin64//perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=Design1_timer_0 --dir=C:/Users/Zaet/AppData/Local/Temp/alt9591_3832157848113405063.dir/0007_timer_0_gen/ --quartus_dir=C:/intelfpga_lite/22.1std/quartus --verilog --config=C:/Users/Zaet/AppData/Local/Temp/alt9591_3832157848113405063.dir/0007_timer_0_gen//Design1_timer_0_component_configuration.pl  --do_build_sim=0  \] " "Timer_0:   Generation command is \[exec C:/intelFPGA_lite/22.1std/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/22.1std/quartus/bin64//perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=Design1_timer_0 --dir=C:/Users/Zaet/AppData/Local/Temp/alt9591_3832157848113405063.dir/0007_timer_0_gen/ --quartus_dir=C:/intelfpga_lite/22.1std/quartus --verilog --config=C:/Users/Zaet/AppData/Local/Temp/alt9591_3832157848113405063.dir/0007_timer_0_gen//Design1_timer_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715643133 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Done RTL generation for module 'Design1_timer_0' " "Timer_0: Done RTL generation for module 'Design1_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715643265 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: \"Design1\" instantiated altera_avalon_timer \"timer_0\" " "Timer_0: \"Design1\" instantiated altera_avalon_timer \"timer_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715643270 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715646044 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715646231 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715646436 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715646641 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715646864 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715647046 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715647236 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715647414 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715647618 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715647803 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715647993 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"Design1\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"Design1\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715650265 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715651040 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_1: \"Design1\" instantiated altera_mm_interconnect \"mm_interconnect_1\" " "Mm_interconnect_1: \"Design1\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715651453 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"Design1\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"Design1\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715651458 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"Design1\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"Design1\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715651462 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'Design1_nios2_gen2_0_cpu' " "Cpu: Starting RTL generation for module 'Design1_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715651475 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA_lite/22.1std/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/22.1std/quartus/bin64//perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=Design1_nios2_gen2_0_cpu --dir=C:/Users/Zaet/AppData/Local/Temp/alt9591_3832157848113405063.dir/0010_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/22.1std/quartus/bin64/ --verilog --config=C:/Users/Zaet/AppData/Local/Temp/alt9591_3832157848113405063.dir/0010_cpu_gen//Design1_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA_lite/22.1std/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/22.1std/quartus/bin64//perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=Design1_nios2_gen2_0_cpu --dir=C:/Users/Zaet/AppData/Local/Temp/alt9591_3832157848113405063.dir/0010_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/22.1std/quartus/bin64/ --verilog --config=C:/Users/Zaet/AppData/Local/Temp/alt9591_3832157848113405063.dir/0010_cpu_gen//Design1_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715651476 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.08.22 08:47:31 (*) Starting Nios II generation " "Cpu: # 2023.08.22 08:47:31 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715652102 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.08.22 08:47:31 (*)   Elaborating CPU configuration settings " "Cpu: # 2023.08.22 08:47:31 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715652103 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.08.22 08:47:31 (*)   Creating all objects for CPU " "Cpu: # 2023.08.22 08:47:31 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715652104 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.08.22 08:47:31 (*)   Generating RTL from CPU objects " "Cpu: # 2023.08.22 08:47:31 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715652104 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.08.22 08:47:31 (*)   Creating plain-text RTL " "Cpu: # 2023.08.22 08:47:31 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715652105 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.08.22 08:47:32 (*) Done Nios II generation " "Cpu: # 2023.08.22 08:47:32 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715652105 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'Design1_nios2_gen2_0_cpu' " "Cpu: Done RTL generation for module 'Design1_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715652106 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715652129 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\" " "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715652133 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ram_0_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"ram_0_s1_translator\" " "Ram_0_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"ram_0_s1_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715652135 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\" " "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715652137 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ram_0_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"ram_0_s1_agent\" " "Ram_0_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"ram_0_s1_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715652138 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ram_0_s1_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"ram_0_s1_agent_rsp_fifo\" " "Ram_0_s1_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"ram_0_s1_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715652140 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715652157 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715652165 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715652170 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715652186 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715652192 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715652209 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/Design1/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/Design1/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715652219 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715652585 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715652592 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715652599 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715652601 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715652606 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/Design1/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/Design1/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715652607 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715652616 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/Design1/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/Design1/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715652617 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715652621 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Design1: Done \"Design1\" with 31 modules, 40 files " "Design1: Done \"Design1\" with 31 modules, 40 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715652622 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "Design1.qsys " "Finished elaborating Platform Designer system entity \"Design1.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692715653480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tarea_1_clock.sv 1 1 " "Found 1 design units, including 1 entities, in source file tarea_1_clock.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tarea_1_clock " "Found entity 1: tarea_1_clock" {  } { { "tarea_1_clock.sv" "" { Text "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/tarea_1_clock.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692715653545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715653545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/design1/design1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/design1/design1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Design1 " "Found entity 1: Design1" {  } { { "db/ip/design1/design1.v" "" { Text "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/design1.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692715653553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715653553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/design1/submodules/design1_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/design1/submodules/design1_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Design1_irq_mapper " "Found entity 1: Design1_irq_mapper" {  } { { "db/ip/design1/submodules/design1_irq_mapper.sv" "" { Text "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692715653560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715653560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/design1/submodules/design1_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/design1/submodules/design1_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Design1_mm_interconnect_0 " "Found entity 1: Design1_mm_interconnect_0" {  } { { "db/ip/design1/submodules/design1_mm_interconnect_0.v" "" { Text "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692715653576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715653576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/design1/submodules/design1_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/design1/submodules/design1_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Design1_mm_interconnect_0_avalon_st_adapter " "Found entity 1: Design1_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/design1/submodules/design1_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692715653583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715653583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/design1/submodules/design1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/design1/submodules/design1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Design1_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: Design1_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/design1/submodules/design1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692715653584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715653584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/design1/submodules/design1_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/design1/submodules/design1_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Design1_mm_interconnect_0_cmd_demux " "Found entity 1: Design1_mm_interconnect_0_cmd_demux" {  } { { "db/ip/design1/submodules/design1_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692715653591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715653591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/design1/submodules/design1_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/design1/submodules/design1_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Design1_mm_interconnect_0_cmd_mux " "Found entity 1: Design1_mm_interconnect_0_cmd_mux" {  } { { "db/ip/design1/submodules/design1_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692715653592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715653592 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel design1_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at design1_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/design1/submodules/design1_mm_interconnect_0_router.sv" "" { Text "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1692715653598 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel design1_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at design1_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/design1/submodules/design1_mm_interconnect_0_router.sv" "" { Text "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1692715653598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/design1/submodules/design1_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/design1/submodules/design1_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Design1_mm_interconnect_0_router_default_decode " "Found entity 1: Design1_mm_interconnect_0_router_default_decode" {  } { { "db/ip/design1/submodules/design1_mm_interconnect_0_router.sv" "" { Text "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692715653599 ""} { "Info" "ISGN_ENTITY_NAME" "2 Design1_mm_interconnect_0_router " "Found entity 2: Design1_mm_interconnect_0_router" {  } { { "db/ip/design1/submodules/design1_mm_interconnect_0_router.sv" "" { Text "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692715653599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715653599 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel design1_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at design1_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/design1/submodules/design1_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1692715653600 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel design1_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at design1_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/design1/submodules/design1_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1692715653600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/design1/submodules/design1_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/design1/submodules/design1_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Design1_mm_interconnect_0_router_001_default_decode " "Found entity 1: Design1_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/design1/submodules/design1_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692715653600 ""} { "Info" "ISGN_ENTITY_NAME" "2 Design1_mm_interconnect_0_router_001 " "Found entity 2: Design1_mm_interconnect_0_router_001" {  } { { "db/ip/design1/submodules/design1_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692715653600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715653600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/design1/submodules/design1_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/design1/submodules/design1_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Design1_mm_interconnect_0_rsp_demux " "Found entity 1: Design1_mm_interconnect_0_rsp_demux" {  } { { "db/ip/design1/submodules/design1_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692715653601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715653601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/design1/submodules/design1_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/design1/submodules/design1_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Design1_mm_interconnect_0_rsp_mux " "Found entity 1: Design1_mm_interconnect_0_rsp_mux" {  } { { "db/ip/design1/submodules/design1_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692715653607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715653607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/design1/submodules/design1_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/design1/submodules/design1_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Design1_mm_interconnect_1 " "Found entity 1: Design1_mm_interconnect_1" {  } { { "db/ip/design1/submodules/design1_mm_interconnect_1.v" "" { Text "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692715653620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715653620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/design1/submodules/design1_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/design1/submodules/design1_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Design1_mm_interconnect_1_cmd_demux " "Found entity 1: Design1_mm_interconnect_1_cmd_demux" {  } { { "db/ip/design1/submodules/design1_mm_interconnect_1_cmd_demux.sv" "" { Text "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692715653627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715653627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/design1/submodules/design1_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/design1/submodules/design1_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Design1_mm_interconnect_1_cmd_mux " "Found entity 1: Design1_mm_interconnect_1_cmd_mux" {  } { { "db/ip/design1/submodules/design1_mm_interconnect_1_cmd_mux.sv" "" { Text "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692715653633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715653633 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel design1_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at design1_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/design1/submodules/design1_mm_interconnect_1_router.sv" "" { Text "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1692715653634 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel design1_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at design1_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/design1/submodules/design1_mm_interconnect_1_router.sv" "" { Text "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1692715653634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/design1/submodules/design1_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/design1/submodules/design1_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Design1_mm_interconnect_1_router_default_decode " "Found entity 1: Design1_mm_interconnect_1_router_default_decode" {  } { { "db/ip/design1/submodules/design1_mm_interconnect_1_router.sv" "" { Text "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692715653635 ""} { "Info" "ISGN_ENTITY_NAME" "2 Design1_mm_interconnect_1_router " "Found entity 2: Design1_mm_interconnect_1_router" {  } { { "db/ip/design1/submodules/design1_mm_interconnect_1_router.sv" "" { Text "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692715653635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715653635 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel design1_mm_interconnect_1_router_001.sv(48) " "Verilog HDL Declaration information at design1_mm_interconnect_1_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/design1/submodules/design1_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_mm_interconnect_1_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1692715653636 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel design1_mm_interconnect_1_router_001.sv(49) " "Verilog HDL Declaration information at design1_mm_interconnect_1_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/design1/submodules/design1_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_mm_interconnect_1_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1692715653636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/design1/submodules/design1_mm_interconnect_1_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/design1/submodules/design1_mm_interconnect_1_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Design1_mm_interconnect_1_router_001_default_decode " "Found entity 1: Design1_mm_interconnect_1_router_001_default_decode" {  } { { "db/ip/design1/submodules/design1_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_mm_interconnect_1_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692715653636 ""} { "Info" "ISGN_ENTITY_NAME" "2 Design1_mm_interconnect_1_router_001 " "Found entity 2: Design1_mm_interconnect_1_router_001" {  } { { "db/ip/design1/submodules/design1_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_mm_interconnect_1_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692715653636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715653636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/design1/submodules/design1_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/design1/submodules/design1_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Design1_mm_interconnect_1_rsp_mux " "Found entity 1: Design1_mm_interconnect_1_rsp_mux" {  } { { "db/ip/design1/submodules/design1_mm_interconnect_1_rsp_mux.sv" "" { Text "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692715653637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715653637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/design1/submodules/design1_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/design1/submodules/design1_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Design1_nios2_gen2_0 " "Found entity 1: Design1_nios2_gen2_0" {  } { { "db/ip/design1/submodules/design1_nios2_gen2_0.v" "" { Text "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692715653638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715653638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/design1/submodules/design1_nios2_gen2_0_cpu.v 3 3 " "Found 3 design units, including 3 entities, in source file db/ip/design1/submodules/design1_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Design1_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: Design1_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "db/ip/design1/submodules/design1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692715653647 ""} { "Info" "ISGN_ENTITY_NAME" "2 Design1_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: Design1_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "db/ip/design1/submodules/design1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692715653647 ""} { "Info" "ISGN_ENTITY_NAME" "3 Design1_nios2_gen2_0_cpu " "Found entity 3: Design1_nios2_gen2_0_cpu" {  } { { "db/ip/design1/submodules/design1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692715653647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715653647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/design1/submodules/design1_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/design1/submodules/design1_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Design1_nios2_gen2_0_cpu_test_bench " "Found entity 1: Design1_nios2_gen2_0_cpu_test_bench" {  } { { "db/ip/design1/submodules/design1_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692715653654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715653654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/design1/submodules/design1_pio_miliseconds_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/design1/submodules/design1_pio_miliseconds_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Design1_pio_miliseconds_0 " "Found entity 1: Design1_pio_miliseconds_0" {  } { { "db/ip/design1/submodules/design1_pio_miliseconds_0.v" "" { Text "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_pio_miliseconds_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692715653655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715653655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/design1/submodules/design1_pio_selectmode_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/design1/submodules/design1_pio_selectmode_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Design1_pio_selectmode_0 " "Found entity 1: Design1_pio_selectmode_0" {  } { { "db/ip/design1/submodules/design1_pio_selectmode_0.v" "" { Text "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_pio_selectmode_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692715653656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715653656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/design1/submodules/design1_pio_start_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/design1/submodules/design1_pio_start_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Design1_pio_start_0 " "Found entity 1: Design1_pio_start_0" {  } { { "db/ip/design1/submodules/design1_pio_start_0.v" "" { Text "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_pio_start_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692715653658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715653658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/design1/submodules/design1_ram_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/design1/submodules/design1_ram_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Design1_ram_0 " "Found entity 1: Design1_ram_0" {  } { { "db/ip/design1/submodules/design1_ram_0.v" "" { Text "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_ram_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692715653659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715653659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/design1/submodules/design1_rom_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/design1/submodules/design1_rom_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Design1_rom_0 " "Found entity 1: Design1_rom_0" {  } { { "db/ip/design1/submodules/design1_rom_0.v" "" { Text "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_rom_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692715653660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715653660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/design1/submodules/design1_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/design1/submodules/design1_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Design1_timer_0 " "Found entity 1: Design1_timer_0" {  } { { "db/ip/design1/submodules/design1_timer_0.v" "" { Text "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692715653661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715653661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/design1/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/design1/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/design1/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692715653669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715653669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/design1/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/design1/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/design1/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692715653670 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/design1/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692715653670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715653670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/design1/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/design1/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/design1/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692715653676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715653676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/design1/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/design1/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/design1/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692715653682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715653682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/design1/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/design1/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/design1/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692715653688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715653688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/design1/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/design1/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/design1/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692715653693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715653693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/design1/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/design1/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/design1/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692715653699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715653699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/design1/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/design1/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/design1/submodules/altera_reset_controller.v" "" { Text "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692715653705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715653705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/design1/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/design1/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/design1/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692715653711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715653711 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tarea_1_clock " "Elaborating entity \"tarea_1_clock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1692715653748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Design1 Design1:desi1 " "Elaborating entity \"Design1\" for hierarchy \"Design1:desi1\"" {  } { { "tarea_1_clock.sv" "desi1" { Text "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/tarea_1_clock.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692715653753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Design1_nios2_gen2_0 Design1:desi1\|Design1_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"Design1_nios2_gen2_0\" for hierarchy \"Design1:desi1\|Design1_nios2_gen2_0:nios2_gen2_0\"" {  } { { "db/ip/design1/design1.v" "nios2_gen2_0" { Text "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/design1.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692715653769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Design1_nios2_gen2_0_cpu Design1:desi1\|Design1_nios2_gen2_0:nios2_gen2_0\|Design1_nios2_gen2_0_cpu:cpu " "Elaborating entity \"Design1_nios2_gen2_0_cpu\" for hierarchy \"Design1:desi1\|Design1_nios2_gen2_0:nios2_gen2_0\|Design1_nios2_gen2_0_cpu:cpu\"" {  } { { "db/ip/design1/submodules/design1_nios2_gen2_0.v" "cpu" { Text "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_nios2_gen2_0.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692715653775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Design1_nios2_gen2_0_cpu_test_bench Design1:desi1\|Design1_nios2_gen2_0:nios2_gen2_0\|Design1_nios2_gen2_0_cpu:cpu\|Design1_nios2_gen2_0_cpu_test_bench:the_Design1_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"Design1_nios2_gen2_0_cpu_test_bench\" for hierarchy \"Design1:desi1\|Design1_nios2_gen2_0:nios2_gen2_0\|Design1_nios2_gen2_0_cpu:cpu\|Design1_nios2_gen2_0_cpu_test_bench:the_Design1_nios2_gen2_0_cpu_test_bench\"" {  } { { "db/ip/design1/submodules/design1_nios2_gen2_0_cpu.v" "the_Design1_nios2_gen2_0_cpu_test_bench" { Text "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_nios2_gen2_0_cpu.v" 829 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692715653824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Design1_nios2_gen2_0_cpu_register_bank_a_module Design1:desi1\|Design1_nios2_gen2_0:nios2_gen2_0\|Design1_nios2_gen2_0_cpu:cpu\|Design1_nios2_gen2_0_cpu_register_bank_a_module:Design1_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"Design1_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"Design1:desi1\|Design1_nios2_gen2_0:nios2_gen2_0\|Design1_nios2_gen2_0_cpu:cpu\|Design1_nios2_gen2_0_cpu_register_bank_a_module:Design1_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "db/ip/design1/submodules/design1_nios2_gen2_0_cpu.v" "Design1_nios2_gen2_0_cpu_register_bank_a" { Text "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_nios2_gen2_0_cpu.v" 1323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692715653835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Design1:desi1\|Design1_nios2_gen2_0:nios2_gen2_0\|Design1_nios2_gen2_0_cpu:cpu\|Design1_nios2_gen2_0_cpu_register_bank_a_module:Design1_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Design1:desi1\|Design1_nios2_gen2_0:nios2_gen2_0\|Design1_nios2_gen2_0_cpu:cpu\|Design1_nios2_gen2_0_cpu_register_bank_a_module:Design1_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/design1/submodules/design1_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692715653868 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Design1:desi1\|Design1_nios2_gen2_0:nios2_gen2_0\|Design1_nios2_gen2_0_cpu:cpu\|Design1_nios2_gen2_0_cpu_register_bank_a_module:Design1_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Design1:desi1\|Design1_nios2_gen2_0:nios2_gen2_0\|Design1_nios2_gen2_0_cpu:cpu\|Design1_nios2_gen2_0_cpu_register_bank_a_module:Design1_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/design1/submodules/design1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692715653875 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Design1:desi1\|Design1_nios2_gen2_0:nios2_gen2_0\|Design1_nios2_gen2_0_cpu:cpu\|Design1_nios2_gen2_0_cpu_register_bank_a_module:Design1_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"Design1:desi1\|Design1_nios2_gen2_0:nios2_gen2_0\|Design1_nios2_gen2_0_cpu:cpu\|Design1_nios2_gen2_0_cpu_register_bank_a_module:Design1_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692715653875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692715653875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692715653875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692715653875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692715653875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692715653875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692715653875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692715653875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692715653875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692715653875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692715653875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692715653875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692715653875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692715653875 ""}  } { { "db/ip/design1/submodules/design1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1692715653875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_msi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_msi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_msi1 " "Found entity 1: altsyncram_msi1" {  } { { "db/altsyncram_msi1.tdf" "" { Text "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/altsyncram_msi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692715653903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715653903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_msi1 Design1:desi1\|Design1_nios2_gen2_0:nios2_gen2_0\|Design1_nios2_gen2_0_cpu:cpu\|Design1_nios2_gen2_0_cpu_register_bank_a_module:Design1_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated " "Elaborating entity \"altsyncram_msi1\" for hierarchy \"Design1:desi1\|Design1_nios2_gen2_0:nios2_gen2_0\|Design1_nios2_gen2_0_cpu:cpu\|Design1_nios2_gen2_0_cpu_register_bank_a_module:Design1_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692715653904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Design1_nios2_gen2_0_cpu_register_bank_b_module Design1:desi1\|Design1_nios2_gen2_0:nios2_gen2_0\|Design1_nios2_gen2_0_cpu:cpu\|Design1_nios2_gen2_0_cpu_register_bank_b_module:Design1_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"Design1_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"Design1:desi1\|Design1_nios2_gen2_0:nios2_gen2_0\|Design1_nios2_gen2_0_cpu:cpu\|Design1_nios2_gen2_0_cpu_register_bank_b_module:Design1_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "db/ip/design1/submodules/design1_nios2_gen2_0_cpu.v" "Design1_nios2_gen2_0_cpu_register_bank_b" { Text "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_nios2_gen2_0_cpu.v" 1341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692715653914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Design1_pio_miliseconds_0 Design1:desi1\|Design1_pio_miliseconds_0:pio_miliseconds_0 " "Elaborating entity \"Design1_pio_miliseconds_0\" for hierarchy \"Design1:desi1\|Design1_pio_miliseconds_0:pio_miliseconds_0\"" {  } { { "db/ip/design1/design1.v" "pio_miliseconds_0" { Text "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/design1.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692715653926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Design1_pio_selectmode_0 Design1:desi1\|Design1_pio_selectmode_0:pio_selectmode_0 " "Elaborating entity \"Design1_pio_selectmode_0\" for hierarchy \"Design1:desi1\|Design1_pio_selectmode_0:pio_selectmode_0\"" {  } { { "db/ip/design1/design1.v" "pio_selectmode_0" { Text "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/design1.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692715653932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Design1_pio_start_0 Design1:desi1\|Design1_pio_start_0:pio_start_0 " "Elaborating entity \"Design1_pio_start_0\" for hierarchy \"Design1:desi1\|Design1_pio_start_0:pio_start_0\"" {  } { { "db/ip/design1/design1.v" "pio_start_0" { Text "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/design1.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692715653939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Design1_ram_0 Design1:desi1\|Design1_ram_0:ram_0 " "Elaborating entity \"Design1_ram_0\" for hierarchy \"Design1:desi1\|Design1_ram_0:ram_0\"" {  } { { "db/ip/design1/design1.v" "ram_0" { Text "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/design1.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692715653945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Design1:desi1\|Design1_ram_0:ram_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Design1:desi1\|Design1_ram_0:ram_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/design1/submodules/design1_ram_0.v" "the_altsyncram" { Text "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_ram_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692715653955 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Design1:desi1\|Design1_ram_0:ram_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Design1:desi1\|Design1_ram_0:ram_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/design1/submodules/design1_ram_0.v" "" { Text "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_ram_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692715653962 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Design1:desi1\|Design1_ram_0:ram_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"Design1:desi1\|Design1_ram_0:ram_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692715653962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Design1_ram_0.hex " "Parameter \"init_file\" = \"Design1_ram_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692715653962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692715653962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4096 " "Parameter \"maximum_depth\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692715653962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692715653962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692715653962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692715653962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692715653962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692715653962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692715653962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692715653962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692715653962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692715653962 ""}  } { { "db/ip/design1/submodules/design1_ram_0.v" "" { Text "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_ram_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1692715653962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g6m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g6m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g6m1 " "Found entity 1: altsyncram_g6m1" {  } { { "db/altsyncram_g6m1.tdf" "" { Text "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/altsyncram_g6m1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692715653989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715653989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_g6m1 Design1:desi1\|Design1_ram_0:ram_0\|altsyncram:the_altsyncram\|altsyncram_g6m1:auto_generated " "Elaborating entity \"altsyncram_g6m1\" for hierarchy \"Design1:desi1\|Design1_ram_0:ram_0\|altsyncram:the_altsyncram\|altsyncram_g6m1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692715653990 ""}
{ "Warning" "WMIO_MIO_HEX_DATA_WRAPPING_HEAD" "Design1_RAM_0.hex 512 10 " "Width of data items in \"Design1_RAM_0.hex\" is greater than the memory width. Wrapping data items to subsequent addresses. Found 512 warnings, reporting 10" { { "Warning" "WMIO_MIO_DATA_WRAPPING" "2 Design1_RAM_0.hex " "Data at line (2) of memory initialization file \"Design1_RAM_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/software/Tarea1_Clock/mem_init/Design1_RAM_0.hex" "" { Text "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/software/Tarea1_Clock/mem_init/Design1_RAM_0.hex" 2 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1692715653996 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "3 Design1_RAM_0.hex " "Data at line (3) of memory initialization file \"Design1_RAM_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/software/Tarea1_Clock/mem_init/Design1_RAM_0.hex" "" { Text "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/software/Tarea1_Clock/mem_init/Design1_RAM_0.hex" 3 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1692715653996 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "4 Design1_RAM_0.hex " "Data at line (4) of memory initialization file \"Design1_RAM_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/software/Tarea1_Clock/mem_init/Design1_RAM_0.hex" "" { Text "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/software/Tarea1_Clock/mem_init/Design1_RAM_0.hex" 4 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1692715653996 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "5 Design1_RAM_0.hex " "Data at line (5) of memory initialization file \"Design1_RAM_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/software/Tarea1_Clock/mem_init/Design1_RAM_0.hex" "" { Text "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/software/Tarea1_Clock/mem_init/Design1_RAM_0.hex" 5 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1692715653996 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "6 Design1_RAM_0.hex " "Data at line (6) of memory initialization file \"Design1_RAM_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/software/Tarea1_Clock/mem_init/Design1_RAM_0.hex" "" { Text "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/software/Tarea1_Clock/mem_init/Design1_RAM_0.hex" 6 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1692715653996 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "7 Design1_RAM_0.hex " "Data at line (7) of memory initialization file \"Design1_RAM_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/software/Tarea1_Clock/mem_init/Design1_RAM_0.hex" "" { Text "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/software/Tarea1_Clock/mem_init/Design1_RAM_0.hex" 7 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1692715653996 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "8 Design1_RAM_0.hex " "Data at line (8) of memory initialization file \"Design1_RAM_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/software/Tarea1_Clock/mem_init/Design1_RAM_0.hex" "" { Text "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/software/Tarea1_Clock/mem_init/Design1_RAM_0.hex" 8 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1692715653996 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "9 Design1_RAM_0.hex " "Data at line (9) of memory initialization file \"Design1_RAM_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/software/Tarea1_Clock/mem_init/Design1_RAM_0.hex" "" { Text "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/software/Tarea1_Clock/mem_init/Design1_RAM_0.hex" 9 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1692715653996 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "10 Design1_RAM_0.hex " "Data at line (10) of memory initialization file \"Design1_RAM_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/software/Tarea1_Clock/mem_init/Design1_RAM_0.hex" "" { Text "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/software/Tarea1_Clock/mem_init/Design1_RAM_0.hex" 10 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1692715653996 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "11 Design1_RAM_0.hex " "Data at line (11) of memory initialization file \"Design1_RAM_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/software/Tarea1_Clock/mem_init/Design1_RAM_0.hex" "" { Text "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/software/Tarea1_Clock/mem_init/Design1_RAM_0.hex" 11 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1692715653996 ""}  } { { "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/software/Tarea1_Clock/mem_init/Design1_RAM_0.hex" "" { Text "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/software/Tarea1_Clock/mem_init/Design1_RAM_0.hex" 1 -1 0 } }  } 0 113015 "Width of data items in \"%1!s!\" is greater than the memory width. Wrapping data items to subsequent addresses. Found %2!u! warnings, reporting %3!u!" 0 0 "Analysis & Synthesis" 0 -1 1692715653996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Design1_rom_0 Design1:desi1\|Design1_rom_0:rom_0 " "Elaborating entity \"Design1_rom_0\" for hierarchy \"Design1:desi1\|Design1_rom_0:rom_0\"" {  } { { "db/ip/design1/design1.v" "rom_0" { Text "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/design1.v" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692715654044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Design1:desi1\|Design1_rom_0:rom_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Design1:desi1\|Design1_rom_0:rom_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/design1/submodules/design1_rom_0.v" "the_altsyncram" { Text "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_rom_0.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692715654053 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Design1:desi1\|Design1_rom_0:rom_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Design1:desi1\|Design1_rom_0:rom_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/design1/submodules/design1_rom_0.v" "" { Text "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_rom_0.v" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692715654060 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Design1:desi1\|Design1_rom_0:rom_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"Design1:desi1\|Design1_rom_0:rom_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692715654060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Design1_rom_0.hex " "Parameter \"init_file\" = \"Design1_rom_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692715654060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692715654060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 2048 " "Parameter \"maximum_depth\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692715654060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692715654060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692715654060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692715654060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692715654060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692715654060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692715654060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692715654060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692715654060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692715654060 ""}  } { { "db/ip/design1/submodules/design1_rom_0.v" "" { Text "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_rom_0.v" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1692715654060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j6m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j6m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j6m1 " "Found entity 1: altsyncram_j6m1" {  } { { "db/altsyncram_j6m1.tdf" "" { Text "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/altsyncram_j6m1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692715654087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715654087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_j6m1 Design1:desi1\|Design1_rom_0:rom_0\|altsyncram:the_altsyncram\|altsyncram_j6m1:auto_generated " "Elaborating entity \"altsyncram_j6m1\" for hierarchy \"Design1:desi1\|Design1_rom_0:rom_0\|altsyncram:the_altsyncram\|altsyncram_j6m1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692715654087 ""}
{ "Warning" "WMIO_MIO_HEX_DATA_WRAPPING_HEAD" "Design1_rom_0.hex 256 10 " "Width of data items in \"Design1_rom_0.hex\" is greater than the memory width. Wrapping data items to subsequent addresses. Found 256 warnings, reporting 10" { { "Warning" "WMIO_MIO_DATA_WRAPPING" "2 Design1_rom_0.hex " "Data at line (2) of memory initialization file \"Design1_rom_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/software/Tarea1_Clock/mem_init/Design1_rom_0.hex" "" { Text "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/software/Tarea1_Clock/mem_init/Design1_rom_0.hex" 2 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1692715654092 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "3 Design1_rom_0.hex " "Data at line (3) of memory initialization file \"Design1_rom_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/software/Tarea1_Clock/mem_init/Design1_rom_0.hex" "" { Text "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/software/Tarea1_Clock/mem_init/Design1_rom_0.hex" 3 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1692715654092 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "4 Design1_rom_0.hex " "Data at line (4) of memory initialization file \"Design1_rom_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/software/Tarea1_Clock/mem_init/Design1_rom_0.hex" "" { Text "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/software/Tarea1_Clock/mem_init/Design1_rom_0.hex" 4 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1692715654092 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "5 Design1_rom_0.hex " "Data at line (5) of memory initialization file \"Design1_rom_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/software/Tarea1_Clock/mem_init/Design1_rom_0.hex" "" { Text "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/software/Tarea1_Clock/mem_init/Design1_rom_0.hex" 5 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1692715654092 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "6 Design1_rom_0.hex " "Data at line (6) of memory initialization file \"Design1_rom_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/software/Tarea1_Clock/mem_init/Design1_rom_0.hex" "" { Text "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/software/Tarea1_Clock/mem_init/Design1_rom_0.hex" 6 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1692715654092 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "7 Design1_rom_0.hex " "Data at line (7) of memory initialization file \"Design1_rom_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/software/Tarea1_Clock/mem_init/Design1_rom_0.hex" "" { Text "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/software/Tarea1_Clock/mem_init/Design1_rom_0.hex" 7 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1692715654092 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "8 Design1_rom_0.hex " "Data at line (8) of memory initialization file \"Design1_rom_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/software/Tarea1_Clock/mem_init/Design1_rom_0.hex" "" { Text "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/software/Tarea1_Clock/mem_init/Design1_rom_0.hex" 8 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1692715654092 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "9 Design1_rom_0.hex " "Data at line (9) of memory initialization file \"Design1_rom_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/software/Tarea1_Clock/mem_init/Design1_rom_0.hex" "" { Text "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/software/Tarea1_Clock/mem_init/Design1_rom_0.hex" 9 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1692715654092 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "10 Design1_rom_0.hex " "Data at line (10) of memory initialization file \"Design1_rom_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/software/Tarea1_Clock/mem_init/Design1_rom_0.hex" "" { Text "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/software/Tarea1_Clock/mem_init/Design1_rom_0.hex" 10 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1692715654092 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "11 Design1_rom_0.hex " "Data at line (11) of memory initialization file \"Design1_rom_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/software/Tarea1_Clock/mem_init/Design1_rom_0.hex" "" { Text "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/software/Tarea1_Clock/mem_init/Design1_rom_0.hex" 11 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1692715654092 ""}  } { { "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/software/Tarea1_Clock/mem_init/Design1_rom_0.hex" "" { Text "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/software/Tarea1_Clock/mem_init/Design1_rom_0.hex" 1 -1 0 } }  } 0 113015 "Width of data items in \"%1!s!\" is greater than the memory width. Wrapping data items to subsequent addresses. Found %2!u! warnings, reporting %3!u!" 0 0 "Analysis & Synthesis" 0 -1 1692715654092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Design1_timer_0 Design1:desi1\|Design1_timer_0:timer_0 " "Elaborating entity \"Design1_timer_0\" for hierarchy \"Design1:desi1\|Design1_timer_0:timer_0\"" {  } { { "db/ip/design1/design1.v" "timer_0" { Text "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/design1.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692715654128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Design1_mm_interconnect_0 Design1:desi1\|Design1_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"Design1_mm_interconnect_0\" for hierarchy \"Design1:desi1\|Design1_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/design1/design1.v" "mm_interconnect_0" { Text "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/design1.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692715654134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Design1:desi1\|Design1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Design1:desi1\|Design1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "db/ip/design1/submodules/design1_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_mm_interconnect_0.v" 783 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692715654274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Design1:desi1\|Design1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ram_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Design1:desi1\|Design1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ram_0_s1_translator\"" {  } { { "db/ip/design1/submodules/design1_mm_interconnect_0.v" "ram_0_s1_translator" { Text "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_mm_interconnect_0.v" 847 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692715654284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Design1:desi1\|Design1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Design1:desi1\|Design1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "db/ip/design1/submodules/design1_mm_interconnect_0.v" "timer_0_s1_translator" { Text "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_mm_interconnect_0.v" 911 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692715654294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Design1:desi1\|Design1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_miliseconds_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Design1:desi1\|Design1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_miliseconds_0_s1_translator\"" {  } { { "db/ip/design1/submodules/design1_mm_interconnect_0.v" "pio_miliseconds_0_s1_translator" { Text "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_mm_interconnect_0.v" 975 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692715654302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Design1:desi1\|Design1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Design1:desi1\|Design1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "db/ip/design1/submodules/design1_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_mm_interconnect_0.v" 1568 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692715654315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Design1:desi1\|Design1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:ram_0_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Design1:desi1\|Design1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:ram_0_s1_agent\"" {  } { { "db/ip/design1/submodules/design1_mm_interconnect_0.v" "ram_0_s1_agent" { Text "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_mm_interconnect_0.v" 1652 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692715654322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Design1:desi1\|Design1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:ram_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Design1:desi1\|Design1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:ram_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/design1/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692715654332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Design1:desi1\|Design1_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:ram_0_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Design1:desi1\|Design1_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:ram_0_s1_agent_rsp_fifo\"" {  } { { "db/ip/design1/submodules/design1_mm_interconnect_0.v" "ram_0_s1_agent_rsp_fifo" { Text "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_mm_interconnect_0.v" 1693 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692715654340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Design1_mm_interconnect_0_router Design1:desi1\|Design1_mm_interconnect_0:mm_interconnect_0\|Design1_mm_interconnect_0_router:router " "Elaborating entity \"Design1_mm_interconnect_0_router\" for hierarchy \"Design1:desi1\|Design1_mm_interconnect_0:mm_interconnect_0\|Design1_mm_interconnect_0_router:router\"" {  } { { "db/ip/design1/submodules/design1_mm_interconnect_0.v" "router" { Text "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_mm_interconnect_0.v" 2959 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692715654372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Design1_mm_interconnect_0_router_default_decode Design1:desi1\|Design1_mm_interconnect_0:mm_interconnect_0\|Design1_mm_interconnect_0_router:router\|Design1_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"Design1_mm_interconnect_0_router_default_decode\" for hierarchy \"Design1:desi1\|Design1_mm_interconnect_0:mm_interconnect_0\|Design1_mm_interconnect_0_router:router\|Design1_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/design1/submodules/design1_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_mm_interconnect_0_router.sv" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692715654387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Design1_mm_interconnect_0_router_001 Design1:desi1\|Design1_mm_interconnect_0:mm_interconnect_0\|Design1_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"Design1_mm_interconnect_0_router_001\" for hierarchy \"Design1:desi1\|Design1_mm_interconnect_0:mm_interconnect_0\|Design1_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/design1/submodules/design1_mm_interconnect_0.v" "router_001" { Text "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_mm_interconnect_0.v" 2975 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692715654393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Design1_mm_interconnect_0_router_001_default_decode Design1:desi1\|Design1_mm_interconnect_0:mm_interconnect_0\|Design1_mm_interconnect_0_router_001:router_001\|Design1_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"Design1_mm_interconnect_0_router_001_default_decode\" for hierarchy \"Design1:desi1\|Design1_mm_interconnect_0:mm_interconnect_0\|Design1_mm_interconnect_0_router_001:router_001\|Design1_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/design1/submodules/design1_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_mm_interconnect_0_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692715654401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Design1_mm_interconnect_0_cmd_demux Design1:desi1\|Design1_mm_interconnect_0:mm_interconnect_0\|Design1_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"Design1_mm_interconnect_0_cmd_demux\" for hierarchy \"Design1:desi1\|Design1_mm_interconnect_0:mm_interconnect_0\|Design1_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/design1/submodules/design1_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_mm_interconnect_0.v" 3212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692715654413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Design1_mm_interconnect_0_cmd_mux Design1:desi1\|Design1_mm_interconnect_0:mm_interconnect_0\|Design1_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"Design1_mm_interconnect_0_cmd_mux\" for hierarchy \"Design1:desi1\|Design1_mm_interconnect_0:mm_interconnect_0\|Design1_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/design1/submodules/design1_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_mm_interconnect_0.v" 3229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692715654425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Design1_mm_interconnect_0_rsp_demux Design1:desi1\|Design1_mm_interconnect_0:mm_interconnect_0\|Design1_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"Design1_mm_interconnect_0_rsp_demux\" for hierarchy \"Design1:desi1\|Design1_mm_interconnect_0:mm_interconnect_0\|Design1_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/design1/submodules/design1_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_mm_interconnect_0.v" 3416 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692715654434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Design1_mm_interconnect_0_rsp_mux Design1:desi1\|Design1_mm_interconnect_0:mm_interconnect_0\|Design1_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"Design1_mm_interconnect_0_rsp_mux\" for hierarchy \"Design1:desi1\|Design1_mm_interconnect_0:mm_interconnect_0\|Design1_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/design1/submodules/design1_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_mm_interconnect_0.v" 3663 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692715654442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Design1:desi1\|Design1_mm_interconnect_0:mm_interconnect_0\|Design1_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Design1:desi1\|Design1_mm_interconnect_0:mm_interconnect_0\|Design1_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/design1/submodules/design1_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_mm_interconnect_0_rsp_mux.sv" 454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692715654468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Design1:desi1\|Design1_mm_interconnect_0:mm_interconnect_0\|Design1_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Design1:desi1\|Design1_mm_interconnect_0:mm_interconnect_0\|Design1_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/design1/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692715654472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Design1_mm_interconnect_0_avalon_st_adapter Design1:desi1\|Design1_mm_interconnect_0:mm_interconnect_0\|Design1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"Design1_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"Design1:desi1\|Design1_mm_interconnect_0:mm_interconnect_0\|Design1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/design1/submodules/design1_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_mm_interconnect_0.v" 3692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692715654482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Design1_mm_interconnect_0_avalon_st_adapter_error_adapter_0 Design1:desi1\|Design1_mm_interconnect_0:mm_interconnect_0\|Design1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|Design1_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"Design1_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"Design1:desi1\|Design1_mm_interconnect_0:mm_interconnect_0\|Design1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|Design1_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/design1/submodules/design1_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692715654487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Design1_mm_interconnect_1 Design1:desi1\|Design1_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"Design1_mm_interconnect_1\" for hierarchy \"Design1:desi1\|Design1_mm_interconnect_1:mm_interconnect_1\"" {  } { { "db/ip/design1/design1.v" "mm_interconnect_1" { Text "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/design1.v" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692715654500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Design1:desi1\|Design1_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Design1:desi1\|Design1_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "db/ip/design1/submodules/design1_mm_interconnect_1.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_mm_interconnect_1.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692715654525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Design1:desi1\|Design1_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:rom_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Design1:desi1\|Design1_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:rom_0_s1_translator\"" {  } { { "db/ip/design1/submodules/design1_mm_interconnect_1.v" "rom_0_s1_translator" { Text "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_mm_interconnect_1.v" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692715654533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Design1:desi1\|Design1_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Design1:desi1\|Design1_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "db/ip/design1/submodules/design1_mm_interconnect_1.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_mm_interconnect_1.v" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692715654542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Design1:desi1\|Design1_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:rom_0_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Design1:desi1\|Design1_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:rom_0_s1_agent\"" {  } { { "db/ip/design1/submodules/design1_mm_interconnect_1.v" "rom_0_s1_agent" { Text "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_mm_interconnect_1.v" 399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692715654550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Design1:desi1\|Design1_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:rom_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Design1:desi1\|Design1_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:rom_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/design1/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692715654560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Design1:desi1\|Design1_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:rom_0_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Design1:desi1\|Design1_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:rom_0_s1_agent_rsp_fifo\"" {  } { { "db/ip/design1/submodules/design1_mm_interconnect_1.v" "rom_0_s1_agent_rsp_fifo" { Text "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_mm_interconnect_1.v" 440 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692715654567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Design1_mm_interconnect_1_router Design1:desi1\|Design1_mm_interconnect_1:mm_interconnect_1\|Design1_mm_interconnect_1_router:router " "Elaborating entity \"Design1_mm_interconnect_1_router\" for hierarchy \"Design1:desi1\|Design1_mm_interconnect_1:mm_interconnect_1\|Design1_mm_interconnect_1_router:router\"" {  } { { "db/ip/design1/submodules/design1_mm_interconnect_1.v" "router" { Text "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_mm_interconnect_1.v" 456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692715654582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Design1_mm_interconnect_1_router_default_decode Design1:desi1\|Design1_mm_interconnect_1:mm_interconnect_1\|Design1_mm_interconnect_1_router:router\|Design1_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"Design1_mm_interconnect_1_router_default_decode\" for hierarchy \"Design1:desi1\|Design1_mm_interconnect_1:mm_interconnect_1\|Design1_mm_interconnect_1_router:router\|Design1_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "db/ip/design1/submodules/design1_mm_interconnect_1_router.sv" "the_default_decode" { Text "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_mm_interconnect_1_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692715654590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Design1_mm_interconnect_1_router_001 Design1:desi1\|Design1_mm_interconnect_1:mm_interconnect_1\|Design1_mm_interconnect_1_router_001:router_001 " "Elaborating entity \"Design1_mm_interconnect_1_router_001\" for hierarchy \"Design1:desi1\|Design1_mm_interconnect_1:mm_interconnect_1\|Design1_mm_interconnect_1_router_001:router_001\"" {  } { { "db/ip/design1/submodules/design1_mm_interconnect_1.v" "router_001" { Text "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_mm_interconnect_1.v" 472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692715654594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Design1_mm_interconnect_1_router_001_default_decode Design1:desi1\|Design1_mm_interconnect_1:mm_interconnect_1\|Design1_mm_interconnect_1_router_001:router_001\|Design1_mm_interconnect_1_router_001_default_decode:the_default_decode " "Elaborating entity \"Design1_mm_interconnect_1_router_001_default_decode\" for hierarchy \"Design1:desi1\|Design1_mm_interconnect_1:mm_interconnect_1\|Design1_mm_interconnect_1_router_001:router_001\|Design1_mm_interconnect_1_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/design1/submodules/design1_mm_interconnect_1_router_001.sv" "the_default_decode" { Text "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_mm_interconnect_1_router_001.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692715654599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Design1_mm_interconnect_1_cmd_demux Design1:desi1\|Design1_mm_interconnect_1:mm_interconnect_1\|Design1_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"Design1_mm_interconnect_1_cmd_demux\" for hierarchy \"Design1:desi1\|Design1_mm_interconnect_1:mm_interconnect_1\|Design1_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "db/ip/design1/submodules/design1_mm_interconnect_1.v" "cmd_demux" { Text "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_mm_interconnect_1.v" 489 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692715654603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Design1_mm_interconnect_1_cmd_mux Design1:desi1\|Design1_mm_interconnect_1:mm_interconnect_1\|Design1_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"Design1_mm_interconnect_1_cmd_mux\" for hierarchy \"Design1:desi1\|Design1_mm_interconnect_1:mm_interconnect_1\|Design1_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "db/ip/design1/submodules/design1_mm_interconnect_1.v" "cmd_mux" { Text "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_mm_interconnect_1.v" 506 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692715654609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Design1_mm_interconnect_1_rsp_mux Design1:desi1\|Design1_mm_interconnect_1:mm_interconnect_1\|Design1_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"Design1_mm_interconnect_1_rsp_mux\" for hierarchy \"Design1:desi1\|Design1_mm_interconnect_1:mm_interconnect_1\|Design1_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "db/ip/design1/submodules/design1_mm_interconnect_1.v" "rsp_mux" { Text "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_mm_interconnect_1.v" 540 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692715654615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Design1_irq_mapper Design1:desi1\|Design1_irq_mapper:irq_mapper " "Elaborating entity \"Design1_irq_mapper\" for hierarchy \"Design1:desi1\|Design1_irq_mapper:irq_mapper\"" {  } { { "db/ip/design1/design1.v" "irq_mapper" { Text "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/design1.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692715654621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Design1:desi1\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Design1:desi1\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/design1/design1.v" "rst_controller" { Text "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/design1.v" 385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692715654624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Design1:desi1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Design1:desi1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/design1/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692715654630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Design1:desi1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Design1:desi1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/design1/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692715654635 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1692715656250 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "165 " "165 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1692715656630 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/output_files/Tarea1_Clock.map.smsg " "Generated suppressed messages file C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/output_files/Tarea1_Clock.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715656789 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1692715656951 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692715656951 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1044 " "Implemented 1044 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1692715657033 ""} { "Info" "ICUT_CUT_TM_OPINS" "44 " "Implemented 44 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1692715657033 ""} { "Info" "ICUT_CUT_TM_LCELLS" "866 " "Implemented 866 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1692715657033 ""} { "Info" "ICUT_CUT_TM_RAMS" "128 " "Implemented 128 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1692715657033 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1692715657033 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4968 " "Peak virtual memory: 4968 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1692715657062 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 22 08:47:37 2023 " "Processing ended: Tue Aug 22 08:47:37 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1692715657062 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1692715657062 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:50 " "Total CPU time (on all processors): 00:00:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1692715657062 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1692715657062 ""}
