Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Tue Mar 15 19:53:10 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc2_23/report/timing-summary-post-place.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.074       -0.296                      8                 1006       -0.030       -0.208                     11                 1006        1.725        0.000                       0                  1007  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)         Period(ns)      Frequency(MHz)
-----          ------------         ----------      --------------
virtual_clock  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
virtual_clock       -0.074       -0.296                      8                 1006       -0.030       -0.208                     11                 1006        1.725        0.000                       0                  1007  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  virtual_clock
  To Clock:  virtual_clock

Setup :            8  Failing Endpoints,  Worst Slack       -0.074ns,  Total Violation       -0.296ns
Hold  :           11  Failing Endpoints,  Worst Slack       -0.030ns,  Total Violation       -0.208ns
PW    :            0  Failing Endpoints,  Worst Slack        1.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.074ns  (required time - arrival time)
  Source:                 demux/sel_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            demux/sel_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (virtual_clock rise@4.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        4.002ns  (logic 1.657ns (41.404%)  route 2.345ns (58.596%))
  Logic Levels:           17  (CARRY8=9 LUT2=2 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 5.433 - 4.000 ) 
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.905ns (routing 0.000ns, distribution 0.905ns)
  Clock Net Delay (Destination): 0.763ns (routing 0.000ns, distribution 0.763ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.323     0.933    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1006, estimated)     0.905     1.866    demux/CLK
    SLICE_X104Y506       FDRE                                         r  demux/sel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y506       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     1.944 r  demux/sel_reg[2]/Q
                         net (fo=9, estimated)        0.247     2.191    demux/sel[2]
    SLICE_X104Y505       CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[4])
                                                      0.204     2.395 r  demux/sel_reg[7]_i_6/O[4]
                         net (fo=26, estimated)       0.227     2.622    p_1_in[5]
    SLICE_X103Y504       LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.035     2.657 r  sel[7]_i_187/O
                         net (fo=1, routed)           0.011     2.668    demux/S[1]
    SLICE_X103Y504       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     2.823 f  demux/sel_reg[7]_i_143/CO[7]
                         net (fo=1, estimated)        0.026     2.849    demux/sel_reg[7]_i_143_n_0
    SLICE_X103Y505       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[4])
                                                      0.092     2.941 f  demux/sel_reg[7]_i_88/CO[4]
                         net (fo=41, estimated)       0.232     3.173    demux/CO[0]
    SLICE_X102Y506       LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.052     3.225 r  demux/sel[7]_i_116/O
                         net (fo=2, estimated)        0.149     3.374    demux/sel[7]_i_116_n_0
    SLICE_X100Y505       LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.037     3.411 r  demux/sel[7]_i_123/O
                         net (fo=1, routed)           0.025     3.436    demux/sel[7]_i_123_n_0
    SLICE_X100Y505       CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[5])
                                                      0.184     3.620 r  demux/sel_reg[7]_i_58/O[5]
                         net (fo=3, estimated)        0.233     3.853    demux_n_22
    SLICE_X102Y506       LUT3 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.053     3.906 r  sel[7]_i_80/O
                         net (fo=2, estimated)        0.096     4.002    demux/sel_reg[7]_i_21_5
    SLICE_X102Y506       LUT5 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.135     4.137 r  demux/sel[7]_i_40/O
                         net (fo=2, estimated)        0.182     4.319    demux/sel[7]_i_40_n_0
    SLICE_X101Y505       LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.035     4.354 r  demux/sel[7]_i_48/O
                         net (fo=1, routed)           0.011     4.365    demux/sel[7]_i_48_n_0
    SLICE_X101Y505       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     4.520 r  demux/sel_reg[7]_i_21/CO[7]
                         net (fo=1, estimated)        0.026     4.546    demux/sel_reg[7]_i_21_n_0
    SLICE_X101Y506       CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.103     4.649 r  demux/sel_reg[7]_i_18/O[6]
                         net (fo=1, estimated)        0.307     4.956    demux_n_49
    SLICE_X101Y508       CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[1])
                                                      0.094     5.050 r  sel_reg[7]_i_17/O[1]
                         net (fo=1, estimated)        0.234     5.284    sel_reg[7]_i_17_n_14
    SLICE_X103Y506       LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036     5.320 r  sel[7]_i_8/O
                         net (fo=1, routed)           0.010     5.330    demux/sel_reg[7]_0[6]
    SLICE_X103Y506       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     5.445 r  demux/sel_reg[7]_i_3/CO[7]
                         net (fo=1, estimated)        0.026     5.471    demux/sel_reg[7]_i_3_n_0
    SLICE_X103Y507       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     5.527 r  demux/sel_reg[7]_i_4/O[0]
                         net (fo=8, estimated)        0.250     5.777    demux/sel_reg[7]_i_4_n_15
    SLICE_X104Y507       LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.038     5.815 r  demux/sel[1]_i_1/O
                         net (fo=1, routed)           0.053     5.868    demux/sel20_in[1]
    SLICE_X104Y507       FDRE                                         r  demux/sel_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     4.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.287     4.646    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.670 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1006, estimated)     0.763     5.433    demux/CLK
    SLICE_X104Y507       FDRE                                         r  demux/sel_reg[1]/C
                         clock pessimism              0.372     5.805    
                         clock uncertainty           -0.035     5.769    
    SLICE_X104Y507       FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.025     5.794    demux/sel_reg[1]
  -------------------------------------------------------------------
                         required time                          5.794    
                         arrival time                          -5.868    
  -------------------------------------------------------------------
                         slack                                 -0.074    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.030ns  (arrival time - required time)
  Source:                 demux/genblk1[74].z_reg[74][3]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            genblk1[74].reg_in/reg_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        0.135ns  (logic 0.057ns (42.222%)  route 0.078ns (57.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.864ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Net Delay (Source):      0.763ns (routing 0.000ns, distribution 0.763ns)
  Clock Net Delay (Destination): 0.903ns (routing 0.000ns, distribution 0.903ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     0.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.287     0.646    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.670 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1006, estimated)     0.763     1.433    demux/CLK
    SLICE_X104Y516       FDRE                                         r  demux/genblk1[74].z_reg[74][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y516       FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.057     1.490 r  demux/genblk1[74].z_reg[74][3]/Q
                         net (fo=1, estimated)        0.078     1.568    genblk1[74].reg_in/D[3]
    SLICE_X103Y516       FDRE                                         r  genblk1[74].reg_in/reg_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.323     0.933    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1006, estimated)     0.903     1.864    genblk1[74].reg_in/CLK
    SLICE_X103Y516       FDRE                                         r  genblk1[74].reg_in/reg_out_reg[3]/C
                         clock pessimism             -0.328     1.536    
    SLICE_X103Y516       FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     1.598    genblk1[74].reg_in/reg_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.568    
  -------------------------------------------------------------------
                         slack                                 -0.030    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         virtual_clock
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.000       2.710      BUFGCE_X1Y194   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X101Y497  demux/genblk1[68].z_reg[68][0]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X108Y516  demux/genblk1[103].z_reg[103][0]/C



