Analysis & Synthesis report for de10_lite
Sun Apr 25 15:15:18 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |de0_lite|uart:uart_inst|state_tx
 12. State Machine - |de0_lite|core:myRiscv|decoder:decoder0|state
 13. State Machine - |de0_lite|dmemory:dmem|state
 14. User-Specified and Inferred Latches
 15. Registers Removed During Synthesis
 16. Removed Registers Triggering Further Register Optimizations
 17. General Register Statistics
 18. Inverted Register Statistics
 19. Registers Added for RAM Pass-Through Logic
 20. Registers Packed Into Inferred Megafunctions
 21. Multiplexer Restructuring Statistics (Restructuring Performed)
 22. Source assignments for iram_quartus:iram_quartus_inst|altsyncram:altsyncram_component|altsyncram_it04:auto_generated|altsyncram_iou2:altsyncram1
 23. Source assignments for sld_signaltap:auto_signaltap_0
 24. Source assignments for core:myRiscv|register_file:registers|altsyncram:ram_rtl_0|altsyncram_jhl1:auto_generated
 25. Source assignments for core:myRiscv|register_file:registers|altsyncram:ram_rtl_1|altsyncram_jhl1:auto_generated
 26. Source assignments for dmemory:dmem|altsyncram:ram_block_rtl_0|altsyncram_ls31:auto_generated
 27. Parameter Settings for User Entity Instance: Top-level Entity: |de0_lite
 28. Parameter Settings for User Entity Instance: pll_quartus:pll_ip|altpll:altpll_component
 29. Parameter Settings for User Entity Instance: instructionbusmux:instr_mux
 30. Parameter Settings for User Entity Instance: iram_quartus:iram_quartus_inst|altsyncram:altsyncram_component
 31. Parameter Settings for User Entity Instance: dmemory:dmem
 32. Parameter Settings for User Entity Instance: core:myRiscv
 33. Parameter Settings for User Entity Instance: gpio:generic_gpio
 34. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 35. Parameter Settings for Inferred Entity Instance: core:myRiscv|register_file:registers|altsyncram:ram_rtl_0
 36. Parameter Settings for Inferred Entity Instance: core:myRiscv|register_file:registers|altsyncram:ram_rtl_1
 37. Parameter Settings for Inferred Entity Instance: dmemory:dmem|altsyncram:ram_block_rtl_0
 38. Parameter Settings for Inferred Entity Instance: core:myRiscv|M:M_0|lpm_mult:Mult1
 39. Parameter Settings for Inferred Entity Instance: core:myRiscv|M:M_0|lpm_mult:Mult0
 40. Parameter Settings for Inferred Entity Instance: core:myRiscv|M:M_0|lpm_divide:Div0
 41. Parameter Settings for Inferred Entity Instance: core:myRiscv|M:M_0|lpm_divide:Mod1
 42. Parameter Settings for Inferred Entity Instance: core:myRiscv|M:M_0|lpm_divide:Mod0
 43. Parameter Settings for Inferred Entity Instance: core:myRiscv|M:M_0|lpm_divide:Div1
 44. altpll Parameter Settings by Entity Instance
 45. altsyncram Parameter Settings by Entity Instance
 46. lpm_mult Parameter Settings by Entity Instance
 47. Port Connectivity Checks: "uart:uart_inst"
 48. Port Connectivity Checks: "gpio:generic_gpio"
 49. Port Connectivity Checks: "core:myRiscv|decoder:decoder0"
 50. Port Connectivity Checks: "core:myRiscv"
 51. Port Connectivity Checks: "iram_quartus:iram_quartus_inst"
 52. Port Connectivity Checks: "pll_quartus:pll_ip"
 53. Signal Tap Logic Analyzer Settings
 54. In-System Memory Content Editor Settings
 55. Post-Synthesis Netlist Statistics for Top Partition
 56. Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0
 57. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
 58. Elapsed Time Per Partition
 59. Connections to In-System Debugging Instance "auto_signaltap_0"
 60. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Apr 25 15:15:17 2021       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; de10_lite                                   ;
; Top-level Entity Name              ; de0_lite                                    ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 8,664                                       ;
;     Total combinational functions  ; 8,072                                       ;
;     Dedicated logic registers      ; 1,388                                       ;
; Total registers                    ; 1388                                        ;
; Total pins                         ; 149                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 77,824                                      ;
; Embedded Multiplier 9-bit elements ; 16                                          ;
; Total PLLs                         ; 1                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; de0_lite           ; de10_lite          ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                    ;
+--------------------------------------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                                                 ; Library     ;
+--------------------------------------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; ../../gpio/gpio.vhd                                                ; yes             ; User VHDL File                                        ; /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/gpio/gpio.vhd                                                                ;             ;
; ../pll/pll_quartus.vhd                                             ; yes             ; User Wizard-Generated File                            ; /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/pll/pll_quartus.vhd                                                     ;             ;
; ../../../disp7seg/display_dec.vhd                                  ; yes             ; User VHDL File                                        ; /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/disp7seg/display_dec.vhd                                                     ;             ;
; ../../../uart/uart.vhd                                             ; yes             ; User VHDL File                                        ; /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/uart.vhd                                                                ;             ;
; ../../../../core/csr.vhd                                           ; yes             ; User VHDL File                                        ; /home/hillerr/Downloads/riscv-multicycle-master (1)/core/csr.vhd                                                                             ;             ;
; ../../../../registers/register_file.vhd                            ; yes             ; User VHDL File                                        ; /home/hillerr/Downloads/riscv-multicycle-master (1)/registers/register_file.vhd                                                              ;             ;
; ../../../../memory/instructionbusmux.vhd                           ; yes             ; User VHDL File                                        ; /home/hillerr/Downloads/riscv-multicycle-master (1)/memory/instructionbusmux.vhd                                                             ;             ;
; ../../../../memory/databusmux.vhd                                  ; yes             ; User VHDL File                                        ; /home/hillerr/Downloads/riscv-multicycle-master (1)/memory/databusmux.vhd                                                                    ;             ;
; ../../../../memory/iram_quartus.vhd                                ; yes             ; User Wizard-Generated File                            ; /home/hillerr/Downloads/riscv-multicycle-master (1)/memory/iram_quartus.vhd                                                                  ;             ;
; ../../../../memory/dmemory.vhd                                     ; yes             ; User VHDL File                                        ; /home/hillerr/Downloads/riscv-multicycle-master (1)/memory/dmemory.vhd                                                                       ;             ;
; ../../../../decoder/iregister.vhd                                  ; yes             ; User VHDL File                                        ; /home/hillerr/Downloads/riscv-multicycle-master (1)/decoder/iregister.vhd                                                                    ;             ;
; ../../../../decoder/decoder_types.vhd                              ; yes             ; User VHDL File                                        ; /home/hillerr/Downloads/riscv-multicycle-master (1)/decoder/decoder_types.vhd                                                                ;             ;
; ../../../../decoder/decoder.vhd                                    ; yes             ; User VHDL File                                        ; /home/hillerr/Downloads/riscv-multicycle-master (1)/decoder/decoder.vhd                                                                      ;             ;
; ../../../../core/core.vhd                                          ; yes             ; User VHDL File                                        ; /home/hillerr/Downloads/riscv-multicycle-master (1)/core/core.vhd                                                                            ;             ;
; ../../../../alu/m/M_types.vhd                                      ; yes             ; User VHDL File                                        ; /home/hillerr/Downloads/riscv-multicycle-master (1)/alu/m/M_types.vhd                                                                        ;             ;
; ../../../../alu/m/M.vhd                                            ; yes             ; User VHDL File                                        ; /home/hillerr/Downloads/riscv-multicycle-master (1)/alu/m/M.vhd                                                                              ;             ;
; ../../../../alu/alu_types.vhd                                      ; yes             ; User VHDL File                                        ; /home/hillerr/Downloads/riscv-multicycle-master (1)/alu/alu_types.vhd                                                                        ;             ;
; ../../../../alu/alu.vhd                                            ; yes             ; User VHDL File                                        ; /home/hillerr/Downloads/riscv-multicycle-master (1)/alu/alu.vhd                                                                              ;             ;
; de0_lite.vhd                                                       ; yes             ; User VHDL File                                        ; /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd                                                       ;             ;
; altpll.tdf                                                         ; yes             ; Megafunction                                          ; /home/hillerr/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altpll.tdf                                                                 ;             ;
; aglobal201.inc                                                     ; yes             ; Megafunction                                          ; /home/hillerr/intelFPGA_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                                                             ;             ;
; stratix_pll.inc                                                    ; yes             ; Megafunction                                          ; /home/hillerr/intelFPGA_lite/20.1/quartus/libraries/megafunctions/stratix_pll.inc                                                            ;             ;
; stratixii_pll.inc                                                  ; yes             ; Megafunction                                          ; /home/hillerr/intelFPGA_lite/20.1/quartus/libraries/megafunctions/stratixii_pll.inc                                                          ;             ;
; cycloneii_pll.inc                                                  ; yes             ; Megafunction                                          ; /home/hillerr/intelFPGA_lite/20.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                          ;             ;
; db/pll_quartus_altpll.v                                            ; yes             ; Auto-Generated Megafunction                           ; /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/db/pll_quartus_altpll.v                                            ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                          ; /home/hillerr/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf                                                             ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                          ; /home/hillerr/intelFPGA_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                      ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                          ; /home/hillerr/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                          ; /home/hillerr/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                                                             ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                          ; /home/hillerr/intelFPGA_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                              ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                          ; /home/hillerr/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altrom.inc                                                                 ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                          ; /home/hillerr/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altram.inc                                                                 ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                          ; /home/hillerr/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                                                               ;             ;
; db/altsyncram_it04.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/db/altsyncram_it04.tdf                                             ;             ;
; db/altsyncram_iou2.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/db/altsyncram_iou2.tdf                                             ;             ;
; sld_mod_ram_rom.vhd                                                ; yes             ; Encrypted Megafunction                                ; /home/hillerr/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                                                        ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                                ; /home/hillerr/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                              ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                                ; /home/hillerr/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                          ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                                ; /home/hillerr/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                             ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                          ; /home/hillerr/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                                          ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                                ; /home/hillerr/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                     ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                                ; /home/hillerr/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                                        ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                          ; /home/hillerr/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                           ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                          ; /home/hillerr/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_constant.inc                                                           ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                          ; /home/hillerr/intelFPGA_lite/20.1/quartus/libraries/megafunctions/dffeea.inc                                                                 ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                                ; /home/hillerr/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                              ;             ;
; sld_ela_trigger_flow_sel.tdf                                       ; yes             ; Encrypted Megafunction                                ; /home/hillerr/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_sel.tdf                                               ;             ;
; db/sld_ela_trigger_flow_sel_1o31.tdf                               ; yes             ; Auto-Generated Megafunction                           ; /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/db/sld_ela_trigger_flow_sel_1o31.tdf                               ;             ;
; db/sld_reserved_de10_lite_auto_signaltap_0_flow_mgr_c90c.v         ; yes             ; Encrypted Auto-Generated Megafunction                 ; /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/db/sld_reserved_de10_lite_auto_signaltap_0_flow_mgr_c90c.v         ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                                ; /home/hillerr/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                     ;             ;
; sld_gap_detector.vhd                                               ; yes             ; Encrypted Megafunction                                ; /home/hillerr/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_gap_detector.vhd                                                       ;             ;
; db/altsyncram_ii14.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/db/altsyncram_ii14.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                          ; /home/hillerr/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altdpram.tdf                                                               ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                          ; /home/hillerr/intelFPGA_lite/20.1/quartus/libraries/others/maxplus2/memmodes.inc                                                             ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                          ; /home/hillerr/intelFPGA_lite/20.1/quartus/libraries/megafunctions/a_hdffe.inc                                                                ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                          ; /home/hillerr/intelFPGA_lite/20.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                        ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                          ; /home/hillerr/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.inc                                                             ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                          ; /home/hillerr/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                                ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                          ; /home/hillerr/intelFPGA_lite/20.1/quartus/libraries/megafunctions/muxlut.inc                                                                 ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                          ; /home/hillerr/intelFPGA_lite/20.1/quartus/libraries/megafunctions/bypassff.inc                                                               ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                          ; /home/hillerr/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altshift.inc                                                               ;             ;
; db/mux_h7c.tdf                                                     ; yes             ; Auto-Generated Megafunction                           ; /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/db/mux_h7c.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                          ; /home/hillerr/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                             ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                          ; /home/hillerr/intelFPGA_lite/20.1/quartus/libraries/megafunctions/declut.inc                                                                 ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                          ; /home/hillerr/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_compare.inc                                                            ;             ;
; db/decode_3af.tdf                                                  ; yes             ; Auto-Generated Megafunction                           ; /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/db/decode_3af.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                          ; /home/hillerr/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                            ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                          ; /home/hillerr/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                            ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                          ; /home/hillerr/intelFPGA_lite/20.1/quartus/libraries/megafunctions/cmpconst.inc                                                               ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                          ; /home/hillerr/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_counter.inc                                                            ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                          ; /home/hillerr/intelFPGA_lite/20.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                    ;             ;
; db/cntr_iph.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/db/cntr_iph.tdf                                                    ;             ;
; db/cmpr_frb.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/db/cmpr_frb.tdf                                                    ;             ;
; db/cntr_6ki.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/db/cntr_6ki.tdf                                                    ;             ;
; db/cntr_4rh.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/db/cntr_4rh.tdf                                                    ;             ;
; db/cmpr_hrb.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/db/cmpr_hrb.tdf                                                    ;             ;
; db/cntr_odi.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/db/cntr_odi.tdf                                                    ;             ;
; db/cmpr_drb.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/db/cmpr_drb.tdf                                                    ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                                ; /home/hillerr/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                ; altera_sld  ;
; db/ip/slde7a58a48/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/db/ip/slde7a58a48/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/slde7a58a48/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/db/ip/slde7a58a48/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/slde7a58a48/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File                     ; /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/db/ip/slde7a58a48/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/slde7a58a48/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File           ; /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/db/ip/slde7a58a48/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/slde7a58a48/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File                        ; /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/db/ip/slde7a58a48/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/slde7a58a48/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File           ; /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/db/ip/slde7a58a48/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                                ; /home/hillerr/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                           ;             ;
; db/altsyncram_jhl1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/db/altsyncram_jhl1.tdf                                             ;             ;
; db/de10_lite.ram0_register_file_87c776fc.hdl.mif                   ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/db/de10_lite.ram0_register_file_87c776fc.hdl.mif                   ;             ;
; db/altsyncram_ls31.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/db/altsyncram_ls31.tdf                                             ;             ;
; lpm_mult.tdf                                                       ; yes             ; Megafunction                                          ; /home/hillerr/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf                                                               ;             ;
; multcore.inc                                                       ; yes             ; Megafunction                                          ; /home/hillerr/intelFPGA_lite/20.1/quartus/libraries/megafunctions/multcore.inc                                                               ;             ;
; db/mult_tns.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/db/mult_tns.tdf                                                    ;             ;
; db/mult_qgs.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/db/mult_qgs.tdf                                                    ;             ;
; lpm_divide.tdf                                                     ; yes             ; Megafunction                                          ; /home/hillerr/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_divide.tdf                                                             ;             ;
; abs_divider.inc                                                    ; yes             ; Megafunction                                          ; /home/hillerr/intelFPGA_lite/20.1/quartus/libraries/megafunctions/abs_divider.inc                                                            ;             ;
; sign_div_unsign.inc                                                ; yes             ; Megafunction                                          ; /home/hillerr/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sign_div_unsign.inc                                                        ;             ;
; db/lpm_divide_vco.tdf                                              ; yes             ; Auto-Generated Megafunction                           ; /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/db/lpm_divide_vco.tdf                                              ;             ;
; db/abs_divider_4dg.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/db/abs_divider_4dg.tdf                                             ;             ;
; db/alt_u_div_ske.tdf                                               ; yes             ; Auto-Generated Megafunction                           ; /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/db/alt_u_div_ske.tdf                                               ;             ;
; db/add_sub_t3c.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/db/add_sub_t3c.tdf                                                 ;             ;
; db/add_sub_u3c.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/db/add_sub_u3c.tdf                                                 ;             ;
; db/lpm_abs_8b9.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/db/lpm_abs_8b9.tdf                                                 ;             ;
; db/lpm_divide_anl.tdf                                              ; yes             ; Auto-Generated Megafunction                           ; /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/db/lpm_divide_anl.tdf                                              ;             ;
; db/sign_div_unsign_9nh.tdf                                         ; yes             ; Auto-Generated Megafunction                           ; /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/db/sign_div_unsign_9nh.tdf                                         ;             ;
; db/lpm_divide_25o.tdf                                              ; yes             ; Auto-Generated Megafunction                           ; /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/db/lpm_divide_25o.tdf                                              ;             ;
; db/lpm_divide_7vl.tdf                                              ; yes             ; Auto-Generated Megafunction                           ; /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/db/lpm_divide_7vl.tdf                                              ;             ;
+--------------------------------------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                 ;
+---------------------------------------------+-----------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                         ;
+---------------------------------------------+-----------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 8,664                                                                                         ;
;                                             ;                                                                                               ;
; Total combinational functions               ; 8072                                                                                          ;
; Logic element usage by number of LUT inputs ;                                                                                               ;
;     -- 4 input functions                    ; 3623                                                                                          ;
;     -- 3 input functions                    ; 3776                                                                                          ;
;     -- <=2 input functions                  ; 673                                                                                           ;
;                                             ;                                                                                               ;
; Logic elements by mode                      ;                                                                                               ;
;     -- normal mode                          ; 5161                                                                                          ;
;     -- arithmetic mode                      ; 2911                                                                                          ;
;                                             ;                                                                                               ;
; Total registers                             ; 1388                                                                                          ;
;     -- Dedicated logic registers            ; 1388                                                                                          ;
;     -- I/O registers                        ; 0                                                                                             ;
;                                             ;                                                                                               ;
; I/O pins                                    ; 149                                                                                           ;
; Total memory bits                           ; 77824                                                                                         ;
;                                             ;                                                                                               ;
; Embedded Multiplier 9-bit elements          ; 16                                                                                            ;
;                                             ;                                                                                               ;
; Total PLLs                                  ; 1                                                                                             ;
;     -- PLLs                                 ; 1                                                                                             ;
;                                             ;                                                                                               ;
; Maximum fan-out node                        ; pll_quartus:pll_ip|altpll:altpll_component|pll_quartus_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 1055                                                                                          ;
; Total fan-out                               ; 34339                                                                                         ;
; Average fan-out                             ; 3.45                                                                                          ;
+---------------------------------------------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                  ; Entity Name                                           ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+--------------+
; |de0_lite                                                                                                                               ; 8072 (52)           ; 1388 (63)                 ; 77824       ; 0          ; 16           ; 0       ; 8         ; 149  ; 0            ; 0          ; |de0_lite                                                                                                                                                                                                                                                                                                                                            ; de0_lite                                              ; work         ;
;    |core:myRiscv|                                                                                                                       ; 7042 (1198)         ; 504 (96)                  ; 2048        ; 0          ; 16           ; 0       ; 8         ; 0    ; 0            ; 0          ; |de0_lite|core:myRiscv                                                                                                                                                                                                                                                                                                                               ; core                                                  ; work         ;
;       |M:M_0|                                                                                                                           ; 4882 (88)           ; 0 (0)                     ; 0           ; 0          ; 16           ; 0       ; 8         ; 0    ; 0            ; 0          ; |de0_lite|core:myRiscv|M:M_0                                                                                                                                                                                                                                                                                                                         ; M                                                     ; work         ;
;          |lpm_divide:Div0|                                                                                                              ; 1219 (0)            ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de0_lite|core:myRiscv|M:M_0|lpm_divide:Div0                                                                                                                                                                                                                                                                                                         ; lpm_divide                                            ; work         ;
;             |lpm_divide_vco:auto_generated|                                                                                             ; 1219 (0)            ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de0_lite|core:myRiscv|M:M_0|lpm_divide:Div0|lpm_divide_vco:auto_generated                                                                                                                                                                                                                                                                           ; lpm_divide_vco                                        ; work         ;
;                |abs_divider_4dg:divider|                                                                                                ; 1219 (65)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de0_lite|core:myRiscv|M:M_0|lpm_divide:Div0|lpm_divide_vco:auto_generated|abs_divider_4dg:divider                                                                                                                                                                                                                                                   ; abs_divider_4dg                                       ; work         ;
;                   |alt_u_div_ske:divider|                                                                                               ; 1083 (1081)         ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de0_lite|core:myRiscv|M:M_0|lpm_divide:Div0|lpm_divide_vco:auto_generated|abs_divider_4dg:divider|alt_u_div_ske:divider                                                                                                                                                                                                                             ; alt_u_div_ske                                         ; work         ;
;                      |add_sub_t3c:add_sub_0|                                                                                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de0_lite|core:myRiscv|M:M_0|lpm_divide:Div0|lpm_divide_vco:auto_generated|abs_divider_4dg:divider|alt_u_div_ske:divider|add_sub_t3c:add_sub_0                                                                                                                                                                                                       ; add_sub_t3c                                           ; work         ;
;                      |add_sub_u3c:add_sub_1|                                                                                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de0_lite|core:myRiscv|M:M_0|lpm_divide:Div0|lpm_divide_vco:auto_generated|abs_divider_4dg:divider|alt_u_div_ske:divider|add_sub_u3c:add_sub_1                                                                                                                                                                                                       ; add_sub_u3c                                           ; work         ;
;                   |lpm_abs_8b9:my_abs_den|                                                                                              ; 57 (57)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de0_lite|core:myRiscv|M:M_0|lpm_divide:Div0|lpm_divide_vco:auto_generated|abs_divider_4dg:divider|lpm_abs_8b9:my_abs_den                                                                                                                                                                                                                            ; lpm_abs_8b9                                           ; work         ;
;                   |lpm_abs_8b9:my_abs_num|                                                                                              ; 14 (14)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de0_lite|core:myRiscv|M:M_0|lpm_divide:Div0|lpm_divide_vco:auto_generated|abs_divider_4dg:divider|lpm_abs_8b9:my_abs_num                                                                                                                                                                                                                            ; lpm_abs_8b9                                           ; work         ;
;          |lpm_divide:Div1|                                                                                                              ; 1077 (0)            ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de0_lite|core:myRiscv|M:M_0|lpm_divide:Div1                                                                                                                                                                                                                                                                                                         ; lpm_divide                                            ; work         ;
;             |lpm_divide_7vl:auto_generated|                                                                                             ; 1077 (0)            ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de0_lite|core:myRiscv|M:M_0|lpm_divide:Div1|lpm_divide_7vl:auto_generated                                                                                                                                                                                                                                                                           ; lpm_divide_7vl                                        ; work         ;
;                |sign_div_unsign_9nh:divider|                                                                                            ; 1077 (0)            ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de0_lite|core:myRiscv|M:M_0|lpm_divide:Div1|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider                                                                                                                                                                                                                                               ; sign_div_unsign_9nh                                   ; work         ;
;                   |alt_u_div_ske:divider|                                                                                               ; 1077 (1077)         ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de0_lite|core:myRiscv|M:M_0|lpm_divide:Div1|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider                                                                                                                                                                                                                         ; alt_u_div_ske                                         ; work         ;
;          |lpm_divide:Mod0|                                                                                                              ; 1212 (0)            ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de0_lite|core:myRiscv|M:M_0|lpm_divide:Mod0                                                                                                                                                                                                                                                                                                         ; lpm_divide                                            ; work         ;
;             |lpm_divide_25o:auto_generated|                                                                                             ; 1212 (0)            ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de0_lite|core:myRiscv|M:M_0|lpm_divide:Mod0|lpm_divide_25o:auto_generated                                                                                                                                                                                                                                                                           ; lpm_divide_25o                                        ; work         ;
;                |abs_divider_4dg:divider|                                                                                                ; 1212 (65)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de0_lite|core:myRiscv|M:M_0|lpm_divide:Mod0|lpm_divide_25o:auto_generated|abs_divider_4dg:divider                                                                                                                                                                                                                                                   ; abs_divider_4dg                                       ; work         ;
;                   |alt_u_div_ske:divider|                                                                                               ; 1114 (1113)         ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de0_lite|core:myRiscv|M:M_0|lpm_divide:Mod0|lpm_divide_25o:auto_generated|abs_divider_4dg:divider|alt_u_div_ske:divider                                                                                                                                                                                                                             ; alt_u_div_ske                                         ; work         ;
;                      |add_sub_u3c:add_sub_1|                                                                                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de0_lite|core:myRiscv|M:M_0|lpm_divide:Mod0|lpm_divide_25o:auto_generated|abs_divider_4dg:divider|alt_u_div_ske:divider|add_sub_u3c:add_sub_1                                                                                                                                                                                                       ; add_sub_u3c                                           ; work         ;
;                   |lpm_abs_8b9:my_abs_num|                                                                                              ; 33 (33)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de0_lite|core:myRiscv|M:M_0|lpm_divide:Mod0|lpm_divide_25o:auto_generated|abs_divider_4dg:divider|lpm_abs_8b9:my_abs_num                                                                                                                                                                                                                            ; lpm_abs_8b9                                           ; work         ;
;          |lpm_divide:Mod1|                                                                                                              ; 1115 (0)            ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de0_lite|core:myRiscv|M:M_0|lpm_divide:Mod1                                                                                                                                                                                                                                                                                                         ; lpm_divide                                            ; work         ;
;             |lpm_divide_anl:auto_generated|                                                                                             ; 1115 (0)            ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de0_lite|core:myRiscv|M:M_0|lpm_divide:Mod1|lpm_divide_anl:auto_generated                                                                                                                                                                                                                                                                           ; lpm_divide_anl                                        ; work         ;
;                |sign_div_unsign_9nh:divider|                                                                                            ; 1115 (0)            ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de0_lite|core:myRiscv|M:M_0|lpm_divide:Mod1|lpm_divide_anl:auto_generated|sign_div_unsign_9nh:divider                                                                                                                                                                                                                                               ; sign_div_unsign_9nh                                   ; work         ;
;                   |alt_u_div_ske:divider|                                                                                               ; 1115 (1114)         ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de0_lite|core:myRiscv|M:M_0|lpm_divide:Mod1|lpm_divide_anl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider                                                                                                                                                                                                                         ; alt_u_div_ske                                         ; work         ;
;                      |add_sub_u3c:add_sub_1|                                                                                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de0_lite|core:myRiscv|M:M_0|lpm_divide:Mod1|lpm_divide_anl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|add_sub_u3c:add_sub_1                                                                                                                                                                                                   ; add_sub_u3c                                           ; work         ;
;          |lpm_mult:Mult0|                                                                                                               ; 92 (0)              ; 0 (0)                     ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |de0_lite|core:myRiscv|M:M_0|lpm_mult:Mult0                                                                                                                                                                                                                                                                                                          ; lpm_mult                                              ; work         ;
;             |mult_qgs:auto_generated|                                                                                                   ; 92 (92)             ; 0 (0)                     ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |de0_lite|core:myRiscv|M:M_0|lpm_mult:Mult0|mult_qgs:auto_generated                                                                                                                                                                                                                                                                                  ; mult_qgs                                              ; work         ;
;          |lpm_mult:Mult1|                                                                                                               ; 79 (0)              ; 0 (0)                     ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |de0_lite|core:myRiscv|M:M_0|lpm_mult:Mult1                                                                                                                                                                                                                                                                                                          ; lpm_mult                                              ; work         ;
;             |mult_tns:auto_generated|                                                                                                   ; 79 (79)             ; 0 (0)                     ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |de0_lite|core:myRiscv|M:M_0|lpm_mult:Mult1|mult_tns:auto_generated                                                                                                                                                                                                                                                                                  ; mult_tns                                              ; work         ;
;       |ULA:alu_0|                                                                                                                       ; 392 (392)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de0_lite|core:myRiscv|ULA:alu_0                                                                                                                                                                                                                                                                                                                     ; ULA                                                   ; work         ;
;       |csr:ins_csr|                                                                                                                     ; 438 (438)           ; 248 (248)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de0_lite|core:myRiscv|csr:ins_csr                                                                                                                                                                                                                                                                                                                   ; csr                                                   ; work         ;
;       |decoder:decoder0|                                                                                                                ; 61 (61)             ; 17 (17)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de0_lite|core:myRiscv|decoder:decoder0                                                                                                                                                                                                                                                                                                              ; decoder                                               ; work         ;
;       |iregister:ins_register|                                                                                                          ; 0 (0)               ; 35 (35)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de0_lite|core:myRiscv|iregister:ins_register                                                                                                                                                                                                                                                                                                        ; iregister                                             ; work         ;
;       |register_file:registers|                                                                                                         ; 71 (71)             ; 108 (108)                 ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de0_lite|core:myRiscv|register_file:registers                                                                                                                                                                                                                                                                                                       ; register_file                                         ; work         ;
;          |altsyncram:ram_rtl_0|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de0_lite|core:myRiscv|register_file:registers|altsyncram:ram_rtl_0                                                                                                                                                                                                                                                                                  ; altsyncram                                            ; work         ;
;             |altsyncram_jhl1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de0_lite|core:myRiscv|register_file:registers|altsyncram:ram_rtl_0|altsyncram_jhl1:auto_generated                                                                                                                                                                                                                                                   ; altsyncram_jhl1                                       ; work         ;
;          |altsyncram:ram_rtl_1|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de0_lite|core:myRiscv|register_file:registers|altsyncram:ram_rtl_1                                                                                                                                                                                                                                                                                  ; altsyncram                                            ; work         ;
;             |altsyncram_jhl1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de0_lite|core:myRiscv|register_file:registers|altsyncram:ram_rtl_1|altsyncram_jhl1:auto_generated                                                                                                                                                                                                                                                   ; altsyncram_jhl1                                       ; work         ;
;    |databusmux:datamux|                                                                                                                 ; 9 (9)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de0_lite|databusmux:datamux                                                                                                                                                                                                                                                                                                                         ; databusmux                                            ; work         ;
;    |display_dec:seven_seg|                                                                                                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de0_lite|display_dec:seven_seg                                                                                                                                                                                                                                                                                                                      ; display_dec                                           ; work         ;
;    |dmemory:dmem|                                                                                                                       ; 93 (93)             ; 13 (13)                   ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de0_lite|dmemory:dmem                                                                                                                                                                                                                                                                                                                               ; dmemory                                               ; work         ;
;       |altsyncram:ram_block_rtl_0|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de0_lite|dmemory:dmem|altsyncram:ram_block_rtl_0                                                                                                                                                                                                                                                                                                    ; altsyncram                                            ; work         ;
;          |altsyncram_ls31:auto_generated|                                                                                               ; 0 (0)               ; 0 (0)                     ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de0_lite|dmemory:dmem|altsyncram:ram_block_rtl_0|altsyncram_ls31:auto_generated                                                                                                                                                                                                                                                                     ; altsyncram_ls31                                       ; work         ;
;    |gpio:generic_gpio|                                                                                                                  ; 66 (66)             ; 150 (150)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de0_lite|gpio:generic_gpio                                                                                                                                                                                                                                                                                                                          ; gpio                                                  ; work         ;
;    |instructionbusmux:instr_mux|                                                                                                        ; 11 (11)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de0_lite|instructionbusmux:instr_mux                                                                                                                                                                                                                                                                                                                ; instructionbusmux                                     ; work         ;
;    |iram_quartus:iram_quartus_inst|                                                                                                     ; 93 (0)              ; 66 (0)                    ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de0_lite|iram_quartus:iram_quartus_inst                                                                                                                                                                                                                                                                                                             ; iram_quartus                                          ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 93 (0)              ; 66 (0)                    ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de0_lite|iram_quartus:iram_quartus_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                             ; altsyncram                                            ; work         ;
;          |altsyncram_it04:auto_generated|                                                                                               ; 93 (0)              ; 66 (0)                    ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de0_lite|iram_quartus:iram_quartus_inst|altsyncram:altsyncram_component|altsyncram_it04:auto_generated                                                                                                                                                                                                                                              ; altsyncram_it04                                       ; work         ;
;             |altsyncram_iou2:altsyncram1|                                                                                               ; 0 (0)               ; 0 (0)                     ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de0_lite|iram_quartus:iram_quartus_inst|altsyncram:altsyncram_component|altsyncram_it04:auto_generated|altsyncram_iou2:altsyncram1                                                                                                                                                                                                                  ; altsyncram_iou2                                       ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                                                 ; 93 (73)             ; 66 (57)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de0_lite|iram_quartus:iram_quartus_inst|altsyncram:altsyncram_component|altsyncram_it04:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                    ; sld_mod_ram_rom                                       ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                     ; 20 (20)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de0_lite|iram_quartus:iram_quartus_inst|altsyncram:altsyncram_component|altsyncram_it04:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                 ; sld_rom_sr                                            ; work         ;
;    |pll_quartus:pll_ip|                                                                                                                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de0_lite|pll_quartus:pll_ip                                                                                                                                                                                                                                                                                                                         ; pll_quartus                                           ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de0_lite|pll_quartus:pll_ip|altpll:altpll_component                                                                                                                                                                                                                                                                                                 ; altpll                                                ; work         ;
;          |pll_quartus_altpll:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de0_lite|pll_quartus:pll_ip|altpll:altpll_component|pll_quartus_altpll:auto_generated                                                                                                                                                                                                                                                               ; pll_quartus_altpll                                    ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 183 (1)             ; 118 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de0_lite|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                                               ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 182 (0)             ; 118 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de0_lite|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input                           ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 182 (0)             ; 118 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de0_lite|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                                           ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 182 (1)             ; 118 (6)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de0_lite|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab                               ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 181 (0)             ; 112 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de0_lite|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric                     ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 181 (141)           ; 112 (84)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de0_lite|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                                          ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de0_lite|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                                            ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)             ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de0_lite|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                                        ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 348 (2)             ; 382 (9)                   ; 10240       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de0_lite|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                                         ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 346 (0)             ; 373 (0)                   ; 10240       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de0_lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                                    ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 346 (85)            ; 373 (98)                  ; 10240       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de0_lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb                                   ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 25 (0)              ; 70 (70)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de0_lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                                              ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de0_lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                                            ; work         ;
;                   |decode_3af:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de0_lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_3af:auto_generated                                                                                                                   ; decode_3af                                            ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 23 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de0_lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                                               ; work         ;
;                   |mux_h7c:auto_generated|                                                                                              ; 23 (23)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de0_lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_h7c:auto_generated                                                                                                                              ; mux_h7c                                               ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 10240       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de0_lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                                            ; work         ;
;                |altsyncram_ii14:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 10240       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de0_lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ii14:auto_generated                                                                                                                                                 ; altsyncram_ii14                                       ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de0_lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                                          ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 8 (8)               ; 7 (7)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de0_lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                                          ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de0_lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                                         ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 89 (89)             ; 65 (65)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de0_lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                                    ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 8 (3)               ; 28 (6)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de0_lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                                       ; work         ;
;                |lpm_shiftreg:\storage_on_enable_bit:trigger_condition_deserialize|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de0_lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_on_enable_bit:trigger_condition_deserialize                                                                                                                                  ; lpm_shiftreg                                          ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de0_lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                                          ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 0 (0)               ; 12 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de0_lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger                     ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 12 (12)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de0_lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                                          ; work         ;
;                |sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|                                                        ; 3 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de0_lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity                                                                                                                                    ; sld_ela_trigger_flow_sel                              ; work         ;
;                   |sld_ela_trigger_flow_sel_1o31:auto_generated|                                                                        ; 3 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de0_lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1o31:auto_generated                                                                                       ; sld_ela_trigger_flow_sel_1o31                         ; work         ;
;                      |sld_reserved_de10_lite_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|                                                  ; 3 (3)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de0_lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1o31:auto_generated|sld_reserved_de10_lite_auto_signaltap_0_flow_mgr_c90c:mgl_prim1                       ; sld_reserved_de10_lite_auto_signaltap_0_flow_mgr_c90c ; work         ;
;                |sld_mbpmg:\trigger_in_trigger_module_enabled_gen:trigger_in_match|                                                      ; 2 (0)               ; 2 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de0_lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_mbpmg:\trigger_in_trigger_module_enabled_gen:trigger_in_match                                                                                                                                  ; sld_mbpmg                                             ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                               ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de0_lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_mbpmg:\trigger_in_trigger_module_enabled_gen:trigger_in_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                                            ; sld_sbpmg                                             ; work         ;
;             |sld_gap_detector:\stp_non_zero_ram_gen:gap_detect_on:gap_detector|                                                         ; 1 (1)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de0_lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_gap_detector:\stp_non_zero_ram_gen:gap_detect_on:gap_detector                                                                                                                                                              ; sld_gap_detector                                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 86 (9)              ; 71 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de0_lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr                                ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 5 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de0_lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                                           ; work         ;
;                   |cntr_iph:auto_generated|                                                                                             ; 5 (5)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de0_lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_iph:auto_generated                                                             ; cntr_iph                                              ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 11 (0)              ; 11 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de0_lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                                           ; work         ;
;                   |cntr_6ki:auto_generated|                                                                                             ; 11 (11)             ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de0_lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_6ki:auto_generated                                                                                      ; cntr_6ki                                              ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de0_lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                                           ; work         ;
;                   |cntr_4rh:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de0_lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_4rh:auto_generated                                                                            ; cntr_4rh                                              ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de0_lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                                           ; work         ;
;                   |cntr_odi:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de0_lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_odi:auto_generated                                                                               ; cntr_odi                                              ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 23 (23)             ; 23 (23)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de0_lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                                          ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 5 (5)               ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de0_lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                                          ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 23 (23)             ; 23 (23)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de0_lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                                          ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de0_lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                                            ; work         ;
;    |uart:uart_inst|                                                                                                                     ; 168 (168)           ; 92 (92)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de0_lite|uart:uart_inst                                                                                                                                                                                                                                                                                                                             ; uart                                                  ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------------------------------------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------------------------------------------+
; core:myRiscv|register_file:registers|altsyncram:ram_rtl_0|altsyncram_jhl1:auto_generated|ALTSYNCRAM                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; db/de10_lite.ram0_register_file_87c776fc.hdl.mif ;
; core:myRiscv|register_file:registers|altsyncram:ram_rtl_1|altsyncram_jhl1:auto_generated|ALTSYNCRAM                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; db/de10_lite.ram0_register_file_87c776fc.hdl.mif ;
; dmemory:dmem|altsyncram:ram_block_rtl_0|altsyncram_ls31:auto_generated|ALTSYNCRAM                                                                                                                     ; AUTO ; Single Port      ; 1024         ; 32           ; --           ; --           ; 32768 ; None                                             ;
; iram_quartus:iram_quartus_inst|altsyncram:altsyncram_component|altsyncram_it04:auto_generated|altsyncram_iou2:altsyncram1|ALTSYNCRAM                                                                  ; AUTO ; True Dual Port   ; 1024         ; 32           ; 1024         ; 32           ; 32768 ; None                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ii14:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2048         ; 5            ; 2048         ; 5            ; 10240 ; None                                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 8           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 16          ;
; Signed Embedded Multipliers           ; 1           ;
; Unsigned Embedded Multipliers         ; 5           ;
; Mixed Sign Embedded Multipliers       ; 2           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                                                                ; IP Include File        ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |de0_lite|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                  ;                        ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |de0_lite|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                              ;                        ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |de0_lite|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit                                                    ;                        ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |de0_lite|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                  ;                        ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |de0_lite|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter                                                    ;                        ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |de0_lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1o31:auto_generated|sld_reserved_de10_lite_auto_signaltap_0_flow_mgr_c90c:mgl_prim1 ;                        ;
; Altera ; ALTPLL       ; 19.1    ; N/A          ; N/A          ; |de0_lite|pll_quartus:pll_ip                                                                                                                                                                                                                                                                                                   ; ../pll/pll_quartus.vhd ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |de0_lite|uart:uart_inst|state_tx                                                                                            ;
+----------------------------+--------------------------+----------------------------+-------------------+---------------------+---------------+
; Name                       ; state_tx.TRANSMIT_PARITY ; state_tx.MOUNT_BYTE_PARITY ; state_tx.TRANSMIT ; state_tx.MOUNT_BYTE ; state_tx.IDLE ;
+----------------------------+--------------------------+----------------------------+-------------------+---------------------+---------------+
; state_tx.IDLE              ; 0                        ; 0                          ; 0                 ; 0                   ; 0             ;
; state_tx.MOUNT_BYTE        ; 0                        ; 0                          ; 0                 ; 1                   ; 1             ;
; state_tx.TRANSMIT          ; 0                        ; 0                          ; 1                 ; 0                   ; 1             ;
; state_tx.MOUNT_BYTE_PARITY ; 0                        ; 1                          ; 0                 ; 0                   ; 1             ;
; state_tx.TRANSMIT_PARITY   ; 1                        ; 0                          ; 0                 ; 0                   ; 1             ;
+----------------------------+--------------------------+----------------------------+-------------------+---------------------+---------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |de0_lite|core:myRiscv|decoder:decoder0|state                                                                                                                                                                                                                                                                                    ;
+-----------------------------+-----------------------------+-------------+---------------------+-----------------+-----------------+--------------------+-----------------+-----------------+-----------------+-----------------+---------------------+-------------------+-------------+---------------+--------------+-------------+------------+
; Name                        ; state.ST_TYPE_ENV_BREAK_CSR ; state.ERROR ; state.WRITEBACK_MEM ; state.WRITEBACK ; state.ST_TYPE_L ; state.ST_TYPE_JALR ; state.ST_BRANCH ; state.ST_TYPE_S ; state.ST_TYPE_U ; state.ST_TYPE_I ; state.ST_TYPE_AUIPC ; state.ST_TYPE_JAL ; state.EXE_M ; state.EXE_ALU ; state.DECODE ; state.FETCH ; state.READ ;
+-----------------------------+-----------------------------+-------------+---------------------+-----------------+-----------------+--------------------+-----------------+-----------------+-----------------+-----------------+---------------------+-------------------+-------------+---------------+--------------+-------------+------------+
; state.READ                  ; 0                           ; 0           ; 0                   ; 0               ; 0               ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0                   ; 0                 ; 0           ; 0             ; 0            ; 0           ; 0          ;
; state.FETCH                 ; 0                           ; 0           ; 0                   ; 0               ; 0               ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0                   ; 0                 ; 0           ; 0             ; 0            ; 1           ; 1          ;
; state.DECODE                ; 0                           ; 0           ; 0                   ; 0               ; 0               ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0                   ; 0                 ; 0           ; 0             ; 1            ; 0           ; 1          ;
; state.EXE_ALU               ; 0                           ; 0           ; 0                   ; 0               ; 0               ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0                   ; 0                 ; 0           ; 1             ; 0            ; 0           ; 1          ;
; state.EXE_M                 ; 0                           ; 0           ; 0                   ; 0               ; 0               ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0                   ; 0                 ; 1           ; 0             ; 0            ; 0           ; 1          ;
; state.ST_TYPE_JAL           ; 0                           ; 0           ; 0                   ; 0               ; 0               ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0                   ; 1                 ; 0           ; 0             ; 0            ; 0           ; 1          ;
; state.ST_TYPE_AUIPC         ; 0                           ; 0           ; 0                   ; 0               ; 0               ; 0                  ; 0               ; 0               ; 0               ; 0               ; 1                   ; 0                 ; 0           ; 0             ; 0            ; 0           ; 1          ;
; state.ST_TYPE_I             ; 0                           ; 0           ; 0                   ; 0               ; 0               ; 0                  ; 0               ; 0               ; 0               ; 1               ; 0                   ; 0                 ; 0           ; 0             ; 0            ; 0           ; 1          ;
; state.ST_TYPE_U             ; 0                           ; 0           ; 0                   ; 0               ; 0               ; 0                  ; 0               ; 0               ; 1               ; 0               ; 0                   ; 0                 ; 0           ; 0             ; 0            ; 0           ; 1          ;
; state.ST_TYPE_S             ; 0                           ; 0           ; 0                   ; 0               ; 0               ; 0                  ; 0               ; 1               ; 0               ; 0               ; 0                   ; 0                 ; 0           ; 0             ; 0            ; 0           ; 1          ;
; state.ST_BRANCH             ; 0                           ; 0           ; 0                   ; 0               ; 0               ; 0                  ; 1               ; 0               ; 0               ; 0               ; 0                   ; 0                 ; 0           ; 0             ; 0            ; 0           ; 1          ;
; state.ST_TYPE_JALR          ; 0                           ; 0           ; 0                   ; 0               ; 0               ; 1                  ; 0               ; 0               ; 0               ; 0               ; 0                   ; 0                 ; 0           ; 0             ; 0            ; 0           ; 1          ;
; state.ST_TYPE_L             ; 0                           ; 0           ; 0                   ; 0               ; 1               ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0                   ; 0                 ; 0           ; 0             ; 0            ; 0           ; 1          ;
; state.WRITEBACK             ; 0                           ; 0           ; 0                   ; 1               ; 0               ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0                   ; 0                 ; 0           ; 0             ; 0            ; 0           ; 1          ;
; state.WRITEBACK_MEM         ; 0                           ; 0           ; 1                   ; 0               ; 0               ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0                   ; 0                 ; 0           ; 0             ; 0            ; 0           ; 1          ;
; state.ERROR                 ; 0                           ; 1           ; 0                   ; 0               ; 0               ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0                   ; 0                 ; 0           ; 0             ; 0            ; 0           ; 1          ;
; state.ST_TYPE_ENV_BREAK_CSR ; 1                           ; 0           ; 0                   ; 0               ; 0               ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0                   ; 0                 ; 0           ; 0             ; 0            ; 0           ; 1          ;
+-----------------------------+-----------------------------+-------------+---------------------+-----------------+-----------------+--------------------+-----------------+-----------------+-----------------+-----------------+---------------------+-------------------+-------------+---------------+--------------+-------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |de0_lite|dmemory:dmem|state                                                                                                        ;
+----------------------+----------------------+---------------------+-------------+-------------+-------------+-------------+------------+------------+
; Name                 ; state.HALF_WORD_HIGH ; state.HALF_WORD_LOW ; state.BYTE3 ; state.BYTE2 ; state.BYTE1 ; state.BYTE0 ; state.WORD ; state.READ ;
+----------------------+----------------------+---------------------+-------------+-------------+-------------+-------------+------------+------------+
; state.READ           ; 0                    ; 0                   ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ;
; state.WORD           ; 0                    ; 0                   ; 0           ; 0           ; 0           ; 0           ; 1          ; 1          ;
; state.BYTE0          ; 0                    ; 0                   ; 0           ; 0           ; 0           ; 1           ; 0          ; 1          ;
; state.BYTE1          ; 0                    ; 0                   ; 0           ; 0           ; 1           ; 0           ; 0          ; 1          ;
; state.BYTE2          ; 0                    ; 0                   ; 0           ; 1           ; 0           ; 0           ; 0          ; 1          ;
; state.BYTE3          ; 0                    ; 0                   ; 1           ; 0           ; 0           ; 0           ; 0          ; 1          ;
; state.HALF_WORD_LOW  ; 0                    ; 1                   ; 0           ; 0           ; 0           ; 0           ; 0          ; 1          ;
; state.HALF_WORD_HIGH ; 1                    ; 0                   ; 0           ; 0           ; 0           ; 0           ; 0          ; 1          ;
+----------------------+----------------------+---------------------+-------------+-------------+-------------+-------------+------------+------------+


+-------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                   ;
+-----------------------------------------------------+------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal    ; Free of Timing Hazards ;
+-----------------------------------------------------+------------------------+------------------------+
; uart:uart_inst|send_byte_p                          ; uart:uart_inst|WideOr1 ; yes                    ;
; uart:uart_inst|to_tx_p[1]                           ; uart:uart_inst|WideOr1 ; yes                    ;
; uart:uart_inst|to_tx_p[2]                           ; uart:uart_inst|WideOr1 ; yes                    ;
; uart:uart_inst|to_tx_p[3]                           ; uart:uart_inst|WideOr1 ; yes                    ;
; uart:uart_inst|to_tx_p[6]                           ; uart:uart_inst|WideOr1 ; yes                    ;
; uart:uart_inst|to_tx_p[5]                           ; uart:uart_inst|WideOr1 ; yes                    ;
; uart:uart_inst|to_tx_p[4]                           ; uart:uart_inst|WideOr1 ; yes                    ;
; uart:uart_inst|to_tx_p[7]                           ; uart:uart_inst|WideOr1 ; yes                    ;
; uart:uart_inst|to_tx_p[8]                           ; uart:uart_inst|WideOr1 ; yes                    ;
; uart:uart_inst|to_tx_p[9]                           ; uart:uart_inst|WideOr1 ; yes                    ;
; uart:uart_inst|to_tx[1]                             ; uart:uart_inst|WideOr1 ; yes                    ;
; uart:uart_inst|to_tx[2]                             ; uart:uart_inst|WideOr1 ; yes                    ;
; uart:uart_inst|to_tx[0]                             ; uart:uart_inst|WideOr1 ; yes                    ;
; uart:uart_inst|to_tx[3]                             ; uart:uart_inst|WideOr1 ; yes                    ;
; uart:uart_inst|to_tx[5]                             ; uart:uart_inst|WideOr1 ; yes                    ;
; uart:uart_inst|to_tx[6]                             ; uart:uart_inst|WideOr1 ; yes                    ;
; uart:uart_inst|to_tx[4]                             ; uart:uart_inst|WideOr1 ; yes                    ;
; uart:uart_inst|to_tx[7]                             ; uart:uart_inst|WideOr1 ; yes                    ;
; uart:uart_inst|to_tx[8]                             ; uart:uart_inst|WideOr1 ; yes                    ;
; uart:uart_inst|parity                               ; config_all[3]          ; yes                    ;
; uart:uart_inst|number[0]                            ; config_all[3]          ; yes                    ;
; Number of user-specified and inferred latches = 21  ;                        ;                        ;
+-----------------------------------------------------+------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                   ; Reason for Removal                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; core:myRiscv|iregister:ins_register|imm_u[1..11]                                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; HEX0[7]~reg0                                                                                                                                                                                                                                                                                                                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                ;
; HEX1[7]~reg0                                                                                                                                                                                                                                                                                                                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                ;
; HEX2[7]~reg0                                                                                                                                                                                                                                                                                                                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                ;
; HEX3[7]~reg0                                                                                                                                                                                                                                                                                                                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                ;
; HEX4[7]~reg0                                                                                                                                                                                                                                                                                                                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                ;
; HEX5[7]~reg0                                                                                                                                                                                                                                                                                                                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                ;
; core:myRiscv|csr:ins_csr|mstatus_mask[0..2,4..6,8..31]                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; core:myRiscv|iregister:ins_register|imm_s[27..31]                                                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                           ;
; core:myRiscv|iregister:ins_register|imm_j[14]                                                                                                                                                                                                                                                                                                   ; Merged with core:myRiscv|iregister:ins_register|opcodes.funct3[2]                                                                                                                                                     ;
; core:myRiscv|iregister:ins_register|imm_u[14]                                                                                                                                                                                                                                                                                                   ; Merged with core:myRiscv|iregister:ins_register|opcodes.funct3[2]                                                                                                                                                     ;
; core:myRiscv|iregister:ins_register|imm_j[13]                                                                                                                                                                                                                                                                                                   ; Merged with core:myRiscv|iregister:ins_register|opcodes.funct3[1]                                                                                                                                                     ;
; core:myRiscv|iregister:ins_register|imm_u[13]                                                                                                                                                                                                                                                                                                   ; Merged with core:myRiscv|iregister:ins_register|opcodes.funct3[1]                                                                                                                                                     ;
; core:myRiscv|iregister:ins_register|imm_j[12]                                                                                                                                                                                                                                                                                                   ; Merged with core:myRiscv|iregister:ins_register|opcodes.funct3[0]                                                                                                                                                     ;
; core:myRiscv|iregister:ins_register|imm_u[12]                                                                                                                                                                                                                                                                                                   ; Merged with core:myRiscv|iregister:ins_register|opcodes.funct3[0]                                                                                                                                                     ;
; core:myRiscv|iregister:ins_register|imm_j[20..30]                                                                                                                                                                                                                                                                                               ; Merged with core:myRiscv|iregister:ins_register|opcodes.funct7[6]                                                                                                                                                     ;
; core:myRiscv|iregister:ins_register|imm_b[12..30]                                                                                                                                                                                                                                                                                               ; Merged with core:myRiscv|iregister:ins_register|opcodes.funct7[6]                                                                                                                                                     ;
; core:myRiscv|iregister:ins_register|imm_s[11..26]                                                                                                                                                                                                                                                                                               ; Merged with core:myRiscv|iregister:ins_register|opcodes.funct7[6]                                                                                                                                                     ;
; core:myRiscv|iregister:ins_register|imm_i[11..30]                                                                                                                                                                                                                                                                                               ; Merged with core:myRiscv|iregister:ins_register|opcodes.funct7[6]                                                                                                                                                     ;
; core:myRiscv|iregister:ins_register|opcodes.funct12[11]                                                                                                                                                                                                                                                                                         ; Merged with core:myRiscv|iregister:ins_register|opcodes.funct7[6]                                                                                                                                                     ;
; core:myRiscv|iregister:ins_register|imm_j[10]                                                                                                                                                                                                                                                                                                   ; Merged with core:myRiscv|iregister:ins_register|opcodes.funct7[5]                                                                                                                                                     ;
; core:myRiscv|iregister:ins_register|imm_u[30]                                                                                                                                                                                                                                                                                                   ; Merged with core:myRiscv|iregister:ins_register|opcodes.funct7[5]                                                                                                                                                     ;
; core:myRiscv|iregister:ins_register|imm_b[10]                                                                                                                                                                                                                                                                                                   ; Merged with core:myRiscv|iregister:ins_register|opcodes.funct7[5]                                                                                                                                                     ;
; core:myRiscv|iregister:ins_register|imm_s[10]                                                                                                                                                                                                                                                                                                   ; Merged with core:myRiscv|iregister:ins_register|opcodes.funct7[5]                                                                                                                                                     ;
; core:myRiscv|iregister:ins_register|imm_i[10]                                                                                                                                                                                                                                                                                                   ; Merged with core:myRiscv|iregister:ins_register|opcodes.funct7[5]                                                                                                                                                     ;
; core:myRiscv|iregister:ins_register|opcodes.funct12[10]                                                                                                                                                                                                                                                                                         ; Merged with core:myRiscv|iregister:ins_register|opcodes.funct7[5]                                                                                                                                                     ;
; core:myRiscv|iregister:ins_register|imm_j[9]                                                                                                                                                                                                                                                                                                    ; Merged with core:myRiscv|iregister:ins_register|opcodes.funct7[4]                                                                                                                                                     ;
; core:myRiscv|iregister:ins_register|imm_u[29]                                                                                                                                                                                                                                                                                                   ; Merged with core:myRiscv|iregister:ins_register|opcodes.funct7[4]                                                                                                                                                     ;
; core:myRiscv|iregister:ins_register|imm_b[9]                                                                                                                                                                                                                                                                                                    ; Merged with core:myRiscv|iregister:ins_register|opcodes.funct7[4]                                                                                                                                                     ;
; core:myRiscv|iregister:ins_register|imm_s[9]                                                                                                                                                                                                                                                                                                    ; Merged with core:myRiscv|iregister:ins_register|opcodes.funct7[4]                                                                                                                                                     ;
; core:myRiscv|iregister:ins_register|imm_i[9]                                                                                                                                                                                                                                                                                                    ; Merged with core:myRiscv|iregister:ins_register|opcodes.funct7[4]                                                                                                                                                     ;
; core:myRiscv|iregister:ins_register|opcodes.funct12[9]                                                                                                                                                                                                                                                                                          ; Merged with core:myRiscv|iregister:ins_register|opcodes.funct7[4]                                                                                                                                                     ;
; core:myRiscv|iregister:ins_register|imm_j[8]                                                                                                                                                                                                                                                                                                    ; Merged with core:myRiscv|iregister:ins_register|opcodes.funct7[3]                                                                                                                                                     ;
; core:myRiscv|iregister:ins_register|imm_u[28]                                                                                                                                                                                                                                                                                                   ; Merged with core:myRiscv|iregister:ins_register|opcodes.funct7[3]                                                                                                                                                     ;
; core:myRiscv|iregister:ins_register|imm_b[8]                                                                                                                                                                                                                                                                                                    ; Merged with core:myRiscv|iregister:ins_register|opcodes.funct7[3]                                                                                                                                                     ;
; core:myRiscv|iregister:ins_register|imm_s[8]                                                                                                                                                                                                                                                                                                    ; Merged with core:myRiscv|iregister:ins_register|opcodes.funct7[3]                                                                                                                                                     ;
; core:myRiscv|iregister:ins_register|imm_i[8]                                                                                                                                                                                                                                                                                                    ; Merged with core:myRiscv|iregister:ins_register|opcodes.funct7[3]                                                                                                                                                     ;
; core:myRiscv|iregister:ins_register|opcodes.funct12[8]                                                                                                                                                                                                                                                                                          ; Merged with core:myRiscv|iregister:ins_register|opcodes.funct7[3]                                                                                                                                                     ;
; core:myRiscv|iregister:ins_register|imm_j[7]                                                                                                                                                                                                                                                                                                    ; Merged with core:myRiscv|iregister:ins_register|opcodes.funct7[2]                                                                                                                                                     ;
; core:myRiscv|iregister:ins_register|imm_u[27]                                                                                                                                                                                                                                                                                                   ; Merged with core:myRiscv|iregister:ins_register|opcodes.funct7[2]                                                                                                                                                     ;
; core:myRiscv|iregister:ins_register|imm_b[7]                                                                                                                                                                                                                                                                                                    ; Merged with core:myRiscv|iregister:ins_register|opcodes.funct7[2]                                                                                                                                                     ;
; core:myRiscv|iregister:ins_register|imm_s[7]                                                                                                                                                                                                                                                                                                    ; Merged with core:myRiscv|iregister:ins_register|opcodes.funct7[2]                                                                                                                                                     ;
; core:myRiscv|iregister:ins_register|imm_i[7]                                                                                                                                                                                                                                                                                                    ; Merged with core:myRiscv|iregister:ins_register|opcodes.funct7[2]                                                                                                                                                     ;
; core:myRiscv|iregister:ins_register|opcodes.funct12[7]                                                                                                                                                                                                                                                                                          ; Merged with core:myRiscv|iregister:ins_register|opcodes.funct7[2]                                                                                                                                                     ;
; core:myRiscv|iregister:ins_register|imm_j[6]                                                                                                                                                                                                                                                                                                    ; Merged with core:myRiscv|iregister:ins_register|opcodes.funct7[1]                                                                                                                                                     ;
; core:myRiscv|iregister:ins_register|imm_u[26]                                                                                                                                                                                                                                                                                                   ; Merged with core:myRiscv|iregister:ins_register|opcodes.funct7[1]                                                                                                                                                     ;
; core:myRiscv|iregister:ins_register|imm_b[6]                                                                                                                                                                                                                                                                                                    ; Merged with core:myRiscv|iregister:ins_register|opcodes.funct7[1]                                                                                                                                                     ;
; core:myRiscv|iregister:ins_register|imm_s[6]                                                                                                                                                                                                                                                                                                    ; Merged with core:myRiscv|iregister:ins_register|opcodes.funct7[1]                                                                                                                                                     ;
; core:myRiscv|iregister:ins_register|imm_i[6]                                                                                                                                                                                                                                                                                                    ; Merged with core:myRiscv|iregister:ins_register|opcodes.funct7[1]                                                                                                                                                     ;
; core:myRiscv|iregister:ins_register|opcodes.funct12[6]                                                                                                                                                                                                                                                                                          ; Merged with core:myRiscv|iregister:ins_register|opcodes.funct7[1]                                                                                                                                                     ;
; core:myRiscv|iregister:ins_register|imm_j[5]                                                                                                                                                                                                                                                                                                    ; Merged with core:myRiscv|iregister:ins_register|opcodes.funct7[0]                                                                                                                                                     ;
; core:myRiscv|iregister:ins_register|imm_u[25]                                                                                                                                                                                                                                                                                                   ; Merged with core:myRiscv|iregister:ins_register|opcodes.funct7[0]                                                                                                                                                     ;
; core:myRiscv|iregister:ins_register|imm_b[5]                                                                                                                                                                                                                                                                                                    ; Merged with core:myRiscv|iregister:ins_register|opcodes.funct7[0]                                                                                                                                                     ;
; core:myRiscv|iregister:ins_register|imm_s[5]                                                                                                                                                                                                                                                                                                    ; Merged with core:myRiscv|iregister:ins_register|opcodes.funct7[0]                                                                                                                                                     ;
; core:myRiscv|iregister:ins_register|imm_i[5]                                                                                                                                                                                                                                                                                                    ; Merged with core:myRiscv|iregister:ins_register|opcodes.funct7[0]                                                                                                                                                     ;
; core:myRiscv|iregister:ins_register|opcodes.funct12[5]                                                                                                                                                                                                                                                                                          ; Merged with core:myRiscv|iregister:ins_register|opcodes.funct7[0]                                                                                                                                                     ;
; core:myRiscv|iregister:ins_register|imm_j[4]                                                                                                                                                                                                                                                                                                    ; Merged with core:myRiscv|iregister:ins_register|opcodes.funct12[4]                                                                                                                                                    ;
; core:myRiscv|iregister:ins_register|imm_u[24]                                                                                                                                                                                                                                                                                                   ; Merged with core:myRiscv|iregister:ins_register|opcodes.funct12[4]                                                                                                                                                    ;
; core:myRiscv|iregister:ins_register|imm_i[4]                                                                                                                                                                                                                                                                                                    ; Merged with core:myRiscv|iregister:ins_register|opcodes.funct12[4]                                                                                                                                                    ;
; core:myRiscv|iregister:ins_register|rs2[4]                                                                                                                                                                                                                                                                                                      ; Merged with core:myRiscv|iregister:ins_register|opcodes.funct12[4]                                                                                                                                                    ;
; core:myRiscv|iregister:ins_register|imm_j[3]                                                                                                                                                                                                                                                                                                    ; Merged with core:myRiscv|iregister:ins_register|opcodes.funct12[3]                                                                                                                                                    ;
; core:myRiscv|iregister:ins_register|imm_u[23]                                                                                                                                                                                                                                                                                                   ; Merged with core:myRiscv|iregister:ins_register|opcodes.funct12[3]                                                                                                                                                    ;
; core:myRiscv|iregister:ins_register|imm_i[3]                                                                                                                                                                                                                                                                                                    ; Merged with core:myRiscv|iregister:ins_register|opcodes.funct12[3]                                                                                                                                                    ;
; core:myRiscv|iregister:ins_register|rs2[3]                                                                                                                                                                                                                                                                                                      ; Merged with core:myRiscv|iregister:ins_register|opcodes.funct12[3]                                                                                                                                                    ;
; core:myRiscv|iregister:ins_register|imm_j[2]                                                                                                                                                                                                                                                                                                    ; Merged with core:myRiscv|iregister:ins_register|opcodes.funct12[2]                                                                                                                                                    ;
; core:myRiscv|iregister:ins_register|imm_u[22]                                                                                                                                                                                                                                                                                                   ; Merged with core:myRiscv|iregister:ins_register|opcodes.funct12[2]                                                                                                                                                    ;
; core:myRiscv|iregister:ins_register|imm_i[2]                                                                                                                                                                                                                                                                                                    ; Merged with core:myRiscv|iregister:ins_register|opcodes.funct12[2]                                                                                                                                                    ;
; core:myRiscv|iregister:ins_register|rs2[2]                                                                                                                                                                                                                                                                                                      ; Merged with core:myRiscv|iregister:ins_register|opcodes.funct12[2]                                                                                                                                                    ;
; core:myRiscv|iregister:ins_register|imm_j[1]                                                                                                                                                                                                                                                                                                    ; Merged with core:myRiscv|iregister:ins_register|opcodes.funct12[1]                                                                                                                                                    ;
; core:myRiscv|iregister:ins_register|imm_u[21]                                                                                                                                                                                                                                                                                                   ; Merged with core:myRiscv|iregister:ins_register|opcodes.funct12[1]                                                                                                                                                    ;
; core:myRiscv|iregister:ins_register|imm_i[1]                                                                                                                                                                                                                                                                                                    ; Merged with core:myRiscv|iregister:ins_register|opcodes.funct12[1]                                                                                                                                                    ;
; core:myRiscv|iregister:ins_register|rs2[1]                                                                                                                                                                                                                                                                                                      ; Merged with core:myRiscv|iregister:ins_register|opcodes.funct12[1]                                                                                                                                                    ;
; core:myRiscv|iregister:ins_register|imm_j[11]                                                                                                                                                                                                                                                                                                   ; Merged with core:myRiscv|iregister:ins_register|opcodes.funct12[0]                                                                                                                                                    ;
; core:myRiscv|iregister:ins_register|imm_u[20]                                                                                                                                                                                                                                                                                                   ; Merged with core:myRiscv|iregister:ins_register|opcodes.funct12[0]                                                                                                                                                    ;
; core:myRiscv|iregister:ins_register|rs2[0]                                                                                                                                                                                                                                                                                                      ; Merged with core:myRiscv|iregister:ins_register|opcodes.funct12[0]                                                                                                                                                    ;
; core:myRiscv|iregister:ins_register|imm_b[4]                                                                                                                                                                                                                                                                                                    ; Merged with core:myRiscv|iregister:ins_register|rd[4]                                                                                                                                                                 ;
; core:myRiscv|iregister:ins_register|imm_s[4]                                                                                                                                                                                                                                                                                                    ; Merged with core:myRiscv|iregister:ins_register|rd[4]                                                                                                                                                                 ;
; core:myRiscv|iregister:ins_register|imm_b[3]                                                                                                                                                                                                                                                                                                    ; Merged with core:myRiscv|iregister:ins_register|rd[3]                                                                                                                                                                 ;
; core:myRiscv|iregister:ins_register|imm_s[3]                                                                                                                                                                                                                                                                                                    ; Merged with core:myRiscv|iregister:ins_register|rd[3]                                                                                                                                                                 ;
; core:myRiscv|iregister:ins_register|imm_b[2]                                                                                                                                                                                                                                                                                                    ; Merged with core:myRiscv|iregister:ins_register|rd[2]                                                                                                                                                                 ;
; core:myRiscv|iregister:ins_register|imm_s[2]                                                                                                                                                                                                                                                                                                    ; Merged with core:myRiscv|iregister:ins_register|rd[2]                                                                                                                                                                 ;
; core:myRiscv|iregister:ins_register|imm_b[1]                                                                                                                                                                                                                                                                                                    ; Merged with core:myRiscv|iregister:ins_register|rd[1]                                                                                                                                                                 ;
; core:myRiscv|iregister:ins_register|imm_s[1]                                                                                                                                                                                                                                                                                                    ; Merged with core:myRiscv|iregister:ins_register|rd[1]                                                                                                                                                                 ;
; core:myRiscv|iregister:ins_register|imm_b[11]                                                                                                                                                                                                                                                                                                   ; Merged with core:myRiscv|iregister:ins_register|rd[0]                                                                                                                                                                 ;
; core:myRiscv|iregister:ins_register|imm_j[19]                                                                                                                                                                                                                                                                                                   ; Merged with core:myRiscv|iregister:ins_register|rs1[4]                                                                                                                                                                ;
; core:myRiscv|iregister:ins_register|imm_u[19]                                                                                                                                                                                                                                                                                                   ; Merged with core:myRiscv|iregister:ins_register|rs1[4]                                                                                                                                                                ;
; core:myRiscv|iregister:ins_register|imm_j[18]                                                                                                                                                                                                                                                                                                   ; Merged with core:myRiscv|iregister:ins_register|rs1[3]                                                                                                                                                                ;
; core:myRiscv|iregister:ins_register|imm_u[18]                                                                                                                                                                                                                                                                                                   ; Merged with core:myRiscv|iregister:ins_register|rs1[3]                                                                                                                                                                ;
; core:myRiscv|iregister:ins_register|imm_j[17]                                                                                                                                                                                                                                                                                                   ; Merged with core:myRiscv|iregister:ins_register|rs1[2]                                                                                                                                                                ;
; core:myRiscv|iregister:ins_register|imm_u[17]                                                                                                                                                                                                                                                                                                   ; Merged with core:myRiscv|iregister:ins_register|rs1[2]                                                                                                                                                                ;
; core:myRiscv|iregister:ins_register|imm_j[16]                                                                                                                                                                                                                                                                                                   ; Merged with core:myRiscv|iregister:ins_register|rs1[1]                                                                                                                                                                ;
; core:myRiscv|iregister:ins_register|imm_u[16]                                                                                                                                                                                                                                                                                                   ; Merged with core:myRiscv|iregister:ins_register|rs1[1]                                                                                                                                                                ;
; core:myRiscv|iregister:ins_register|imm_j[15]                                                                                                                                                                                                                                                                                                   ; Merged with core:myRiscv|iregister:ins_register|rs1[0]                                                                                                                                                                ;
; core:myRiscv|iregister:ins_register|imm_u[15]                                                                                                                                                                                                                                                                                                   ; Merged with core:myRiscv|iregister:ins_register|rs1[0]                                                                                                                                                                ;
; core:myRiscv|iregister:ins_register|imm_j[31]                                                                                                                                                                                                                                                                                                   ; Merged with core:myRiscv|iregister:ins_register|imm_i[31]                                                                                                                                                             ;
; core:myRiscv|iregister:ins_register|imm_u[31]                                                                                                                                                                                                                                                                                                   ; Merged with core:myRiscv|iregister:ins_register|imm_i[31]                                                                                                                                                             ;
; core:myRiscv|iregister:ins_register|imm_b[31]                                                                                                                                                                                                                                                                                                   ; Merged with core:myRiscv|iregister:ins_register|imm_i[31]                                                                                                                                                             ;
; core:myRiscv|csr:ins_csr|mip_in[0..6,8..10,12..30]                                                                                                                                                                                                                                                                                              ; Merged with core:myRiscv|csr:ins_csr|mip_in[31]                                                                                                                                                                       ;
; core:myRiscv|csr:ins_csr|mcause_in[6..30]                                                                                                                                                                                                                                                                                                       ; Merged with core:myRiscv|csr:ins_csr|mcause_in[31]                                                                                                                                                                    ;
; core:myRiscv|csr:ins_csr|mstatus_mask[3]                                                                                                                                                                                                                                                                                                        ; Merged with core:myRiscv|csr:ins_csr|mstatus_mask[7]                                                                                                                                                                  ;
; core:myRiscv|csr:ins_csr|mreg[7][16]                                                                                                                                                                                                                                                                                                            ; Merged with core:myRiscv|csr:ins_csr|mreg[7][31]                                                                                                                                                                      ;
; core:myRiscv|csr:ins_csr|mreg[7][27]                                                                                                                                                                                                                                                                                                            ; Merged with core:myRiscv|csr:ins_csr|mreg[7][31]                                                                                                                                                                      ;
; core:myRiscv|csr:ins_csr|mreg[7][19]                                                                                                                                                                                                                                                                                                            ; Merged with core:myRiscv|csr:ins_csr|mreg[7][31]                                                                                                                                                                      ;
; core:myRiscv|csr:ins_csr|mreg[7][30]                                                                                                                                                                                                                                                                                                            ; Merged with core:myRiscv|csr:ins_csr|mreg[7][31]                                                                                                                                                                      ;
; core:myRiscv|csr:ins_csr|mreg[7][17]                                                                                                                                                                                                                                                                                                            ; Merged with core:myRiscv|csr:ins_csr|mreg[7][31]                                                                                                                                                                      ;
; core:myRiscv|csr:ins_csr|mreg[7][12]                                                                                                                                                                                                                                                                                                            ; Merged with core:myRiscv|csr:ins_csr|mreg[7][31]                                                                                                                                                                      ;
; core:myRiscv|csr:ins_csr|mreg[7][23]                                                                                                                                                                                                                                                                                                            ; Merged with core:myRiscv|csr:ins_csr|mreg[7][31]                                                                                                                                                                      ;
; core:myRiscv|csr:ins_csr|mreg[7][15]                                                                                                                                                                                                                                                                                                            ; Merged with core:myRiscv|csr:ins_csr|mreg[7][31]                                                                                                                                                                      ;
; core:myRiscv|csr:ins_csr|mreg[7][8]                                                                                                                                                                                                                                                                                                             ; Merged with core:myRiscv|csr:ins_csr|mreg[7][31]                                                                                                                                                                      ;
; core:myRiscv|csr:ins_csr|mreg[7][3]                                                                                                                                                                                                                                                                                                             ; Merged with core:myRiscv|csr:ins_csr|mreg[7][31]                                                                                                                                                                      ;
; core:myRiscv|csr:ins_csr|mreg[7][1]                                                                                                                                                                                                                                                                                                             ; Merged with core:myRiscv|csr:ins_csr|mreg[7][31]                                                                                                                                                                      ;
; core:myRiscv|csr:ins_csr|mreg[7][26]                                                                                                                                                                                                                                                                                                            ; Merged with core:myRiscv|csr:ins_csr|mreg[7][31]                                                                                                                                                                      ;
; core:myRiscv|csr:ins_csr|mreg[7][5]                                                                                                                                                                                                                                                                                                             ; Merged with core:myRiscv|csr:ins_csr|mreg[7][31]                                                                                                                                                                      ;
; core:myRiscv|csr:ins_csr|mreg[7][28]                                                                                                                                                                                                                                                                                                            ; Merged with core:myRiscv|csr:ins_csr|mreg[7][31]                                                                                                                                                                      ;
; core:myRiscv|csr:ins_csr|mreg[7][25]                                                                                                                                                                                                                                                                                                            ; Merged with core:myRiscv|csr:ins_csr|mreg[7][31]                                                                                                                                                                      ;
; core:myRiscv|csr:ins_csr|mreg[7][29]                                                                                                                                                                                                                                                                                                            ; Merged with core:myRiscv|csr:ins_csr|mreg[7][31]                                                                                                                                                                      ;
; core:myRiscv|csr:ins_csr|mreg[7][24]                                                                                                                                                                                                                                                                                                            ; Merged with core:myRiscv|csr:ins_csr|mreg[7][31]                                                                                                                                                                      ;
; core:myRiscv|csr:ins_csr|mreg[7][21]                                                                                                                                                                                                                                                                                                            ; Merged with core:myRiscv|csr:ins_csr|mreg[7][31]                                                                                                                                                                      ;
; core:myRiscv|csr:ins_csr|mreg[7][10]                                                                                                                                                                                                                                                                                                            ; Merged with core:myRiscv|csr:ins_csr|mreg[7][31]                                                                                                                                                                      ;
; core:myRiscv|csr:ins_csr|mreg[7][13]                                                                                                                                                                                                                                                                                                            ; Merged with core:myRiscv|csr:ins_csr|mreg[7][31]                                                                                                                                                                      ;
; core:myRiscv|csr:ins_csr|mreg[7][22]                                                                                                                                                                                                                                                                                                            ; Merged with core:myRiscv|csr:ins_csr|mreg[7][31]                                                                                                                                                                      ;
; core:myRiscv|csr:ins_csr|mreg[7][9]                                                                                                                                                                                                                                                                                                             ; Merged with core:myRiscv|csr:ins_csr|mreg[7][31]                                                                                                                                                                      ;
; core:myRiscv|csr:ins_csr|mreg[7][2]                                                                                                                                                                                                                                                                                                             ; Merged with core:myRiscv|csr:ins_csr|mreg[7][31]                                                                                                                                                                      ;
; core:myRiscv|csr:ins_csr|mreg[7][20]                                                                                                                                                                                                                                                                                                            ; Merged with core:myRiscv|csr:ins_csr|mreg[7][31]                                                                                                                                                                      ;
; core:myRiscv|csr:ins_csr|mreg[7][0]                                                                                                                                                                                                                                                                                                             ; Merged with core:myRiscv|csr:ins_csr|mreg[7][31]                                                                                                                                                                      ;
; core:myRiscv|csr:ins_csr|mreg[7][14]                                                                                                                                                                                                                                                                                                            ; Merged with core:myRiscv|csr:ins_csr|mreg[7][31]                                                                                                                                                                      ;
; core:myRiscv|csr:ins_csr|mreg[7][6]                                                                                                                                                                                                                                                                                                             ; Merged with core:myRiscv|csr:ins_csr|mreg[7][31]                                                                                                                                                                      ;
; core:myRiscv|csr:ins_csr|mreg[7][18]                                                                                                                                                                                                                                                                                                            ; Merged with core:myRiscv|csr:ins_csr|mreg[7][31]                                                                                                                                                                      ;
; core:myRiscv|csr:ins_csr|mreg[7][4]                                                                                                                                                                                                                                                                                                             ; Merged with core:myRiscv|csr:ins_csr|mreg[7][31]                                                                                                                                                                      ;
; core:myRiscv|csr:ins_csr|mreg[6][10]                                                                                                                                                                                                                                                                                                            ; Merged with core:myRiscv|csr:ins_csr|mreg[6][31]                                                                                                                                                                      ;
; core:myRiscv|csr:ins_csr|mreg[6][9]                                                                                                                                                                                                                                                                                                             ; Merged with core:myRiscv|csr:ins_csr|mreg[6][31]                                                                                                                                                                      ;
; core:myRiscv|csr:ins_csr|mreg[6][8]                                                                                                                                                                                                                                                                                                             ; Merged with core:myRiscv|csr:ins_csr|mreg[6][31]                                                                                                                                                                      ;
; core:myRiscv|csr:ins_csr|mreg[6][7]                                                                                                                                                                                                                                                                                                             ; Merged with core:myRiscv|csr:ins_csr|mreg[6][31]                                                                                                                                                                      ;
; core:myRiscv|csr:ins_csr|mreg[6][6]                                                                                                                                                                                                                                                                                                             ; Merged with core:myRiscv|csr:ins_csr|mreg[6][31]                                                                                                                                                                      ;
; core:myRiscv|csr:ins_csr|mreg[6][30]                                                                                                                                                                                                                                                                                                            ; Merged with core:myRiscv|csr:ins_csr|mreg[6][31]                                                                                                                                                                      ;
; core:myRiscv|csr:ins_csr|mreg[6][29]                                                                                                                                                                                                                                                                                                            ; Merged with core:myRiscv|csr:ins_csr|mreg[6][31]                                                                                                                                                                      ;
; core:myRiscv|csr:ins_csr|mreg[6][28]                                                                                                                                                                                                                                                                                                            ; Merged with core:myRiscv|csr:ins_csr|mreg[6][31]                                                                                                                                                                      ;
; core:myRiscv|csr:ins_csr|mreg[6][27]                                                                                                                                                                                                                                                                                                            ; Merged with core:myRiscv|csr:ins_csr|mreg[6][31]                                                                                                                                                                      ;
; core:myRiscv|csr:ins_csr|mreg[6][26]                                                                                                                                                                                                                                                                                                            ; Merged with core:myRiscv|csr:ins_csr|mreg[6][31]                                                                                                                                                                      ;
; core:myRiscv|csr:ins_csr|mreg[6][25]                                                                                                                                                                                                                                                                                                            ; Merged with core:myRiscv|csr:ins_csr|mreg[6][31]                                                                                                                                                                      ;
; core:myRiscv|csr:ins_csr|mreg[6][24]                                                                                                                                                                                                                                                                                                            ; Merged with core:myRiscv|csr:ins_csr|mreg[6][31]                                                                                                                                                                      ;
; core:myRiscv|csr:ins_csr|mreg[6][23]                                                                                                                                                                                                                                                                                                            ; Merged with core:myRiscv|csr:ins_csr|mreg[6][31]                                                                                                                                                                      ;
; core:myRiscv|csr:ins_csr|mreg[6][22]                                                                                                                                                                                                                                                                                                            ; Merged with core:myRiscv|csr:ins_csr|mreg[6][31]                                                                                                                                                                      ;
; core:myRiscv|csr:ins_csr|mreg[6][21]                                                                                                                                                                                                                                                                                                            ; Merged with core:myRiscv|csr:ins_csr|mreg[6][31]                                                                                                                                                                      ;
; core:myRiscv|csr:ins_csr|mreg[6][20]                                                                                                                                                                                                                                                                                                            ; Merged with core:myRiscv|csr:ins_csr|mreg[6][31]                                                                                                                                                                      ;
; core:myRiscv|csr:ins_csr|mreg[6][19]                                                                                                                                                                                                                                                                                                            ; Merged with core:myRiscv|csr:ins_csr|mreg[6][31]                                                                                                                                                                      ;
; core:myRiscv|csr:ins_csr|mreg[6][18]                                                                                                                                                                                                                                                                                                            ; Merged with core:myRiscv|csr:ins_csr|mreg[6][31]                                                                                                                                                                      ;
; core:myRiscv|csr:ins_csr|mreg[6][17]                                                                                                                                                                                                                                                                                                            ; Merged with core:myRiscv|csr:ins_csr|mreg[6][31]                                                                                                                                                                      ;
; core:myRiscv|csr:ins_csr|mreg[6][16]                                                                                                                                                                                                                                                                                                            ; Merged with core:myRiscv|csr:ins_csr|mreg[6][31]                                                                                                                                                                      ;
; core:myRiscv|csr:ins_csr|mreg[6][15]                                                                                                                                                                                                                                                                                                            ; Merged with core:myRiscv|csr:ins_csr|mreg[6][31]                                                                                                                                                                      ;
; core:myRiscv|csr:ins_csr|mreg[6][14]                                                                                                                                                                                                                                                                                                            ; Merged with core:myRiscv|csr:ins_csr|mreg[6][31]                                                                                                                                                                      ;
; core:myRiscv|csr:ins_csr|mreg[6][13]                                                                                                                                                                                                                                                                                                            ; Merged with core:myRiscv|csr:ins_csr|mreg[6][31]                                                                                                                                                                      ;
; core:myRiscv|csr:ins_csr|mreg[6][12]                                                                                                                                                                                                                                                                                                            ; Merged with core:myRiscv|csr:ins_csr|mreg[6][31]                                                                                                                                                                      ;
; core:myRiscv|csr:ins_csr|mreg[6][11]                                                                                                                                                                                                                                                                                                            ; Merged with core:myRiscv|csr:ins_csr|mreg[6][31]                                                                                                                                                                      ;
; core:myRiscv|iregister:ins_register|imm_j[0]                                                                                                                                                                                                                                                                                                    ; Merged with core:myRiscv|iregister:ins_register|imm_b[0]                                                                                                                                                              ;
; core:myRiscv|iregister:ins_register|imm_u[0]                                                                                                                                                                                                                                                                                                    ; Merged with core:myRiscv|iregister:ins_register|imm_b[0]                                                                                                                                                              ;
; core:myRiscv|csr:ins_csr|pending_interrupts[25..30]                                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; core:myRiscv|csr:ins_csr|mip_in[31]                                                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; core:myRiscv|csr:ins_csr|mreg[7][31]                                                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; core:myRiscv|csr:ins_csr|mip_in[7]                                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; core:myRiscv|csr:ins_csr|mreg[7][7]                                                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; core:myRiscv|csr:ins_csr|mcause_in[31]                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; core:myRiscv|csr:ins_csr|mreg[6][31]                                                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; core:myRiscv|register_file:registers|ram~39                                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                           ;
; core:myRiscv|register_file:registers|ram~40                                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                           ;
; core:myRiscv|register_file:registers|ram~41                                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                           ;
; core:myRiscv|register_file:registers|ram~42                                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                           ;
; core:myRiscv|register_file:registers|ram~43                                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                           ;
; core:myRiscv|register_file:registers|ram~44                                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                           ;
; core:myRiscv|register_file:registers|ram~45                                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                           ;
; core:myRiscv|register_file:registers|ram~46                                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                           ;
; core:myRiscv|register_file:registers|ram~47                                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                           ;
; core:myRiscv|register_file:registers|ram~48                                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                           ;
; core:myRiscv|register_file:registers|ram~49                                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                           ;
; core:myRiscv|register_file:registers|ram~50                                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                           ;
; core:myRiscv|register_file:registers|ram~51                                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                           ;
; core:myRiscv|register_file:registers|ram~52                                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                           ;
; core:myRiscv|register_file:registers|ram~53                                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                           ;
; core:myRiscv|register_file:registers|ram~54                                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                           ;
; core:myRiscv|register_file:registers|ram~55                                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                           ;
; core:myRiscv|register_file:registers|ram~56                                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                           ;
; core:myRiscv|register_file:registers|ram~57                                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                           ;
; core:myRiscv|register_file:registers|ram~58                                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                           ;
; core:myRiscv|register_file:registers|ram~59                                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                           ;
; core:myRiscv|register_file:registers|ram~60                                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                           ;
; core:myRiscv|register_file:registers|ram~61                                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                           ;
; core:myRiscv|register_file:registers|ram~62                                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                           ;
; core:myRiscv|register_file:registers|ram~63                                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                           ;
; core:myRiscv|register_file:registers|ram~64                                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                           ;
; core:myRiscv|register_file:registers|ram~65                                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                           ;
; core:myRiscv|register_file:registers|ram~70                                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                           ;
; core:myRiscv|register_file:registers|ram~69                                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                           ;
; core:myRiscv|register_file:registers|ram~68                                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                           ;
; core:myRiscv|register_file:registers|ram~67                                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                           ;
; core:myRiscv|register_file:registers|ram~66                                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                           ;
; core:myRiscv|iregister:ins_register|imm_b[0]                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; Total Number of Removed Registers = 358                                                                                                                                                                                                                                                                                                         ;                                                                                                                                                                                                                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1o31:auto_generated|sld_reserved_de10_lite_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|post_fill_count_reg[0..10] ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1o31:auto_generated|sld_reserved_de10_lite_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|segment_trigger_reg[0]     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1o31:auto_generated|sld_reserved_de10_lite_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|use_post_fill_count_reg[0] ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_trigger_processed                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                                                                                                                                                                               ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                   ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:offset_count[0]                                                                                                                                        ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[0]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:offset_count[1]                                                                                                                                        ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[1]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:offset_count[2]                                                                                                                                        ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[2]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:offset_count[3]                                                                                                                                        ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[3]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:offset_count[4]                                                                                                                                        ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[4]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:offset_count[5]                                                                                                                                        ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[5]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:offset_count[6]                                                                                                                                        ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[6]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:offset_count[7]                                                                                                                                        ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[7]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:offset_count[8]                                                                                                                                        ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[8]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:offset_count[9]                                                                                                                                        ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[9]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:offset_count[10]                                                                                                                                       ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[10] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[0]                                                                                                                                                                                                           ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                               ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[1]                                                                                                                                                                                                           ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                               ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[2]                                                                                                                                                                                                           ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                               ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[3]                                                                                                                                                                                                           ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                               ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[4]                                                                                                                                                                                                           ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                               ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[5]                                                                                                                                                                                                           ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                               ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[6]                                                                                                                                                                                                           ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                               ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[7]                                                                                                                                                                                                           ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                               ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[8]                                                                                                                                                                                                           ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                                               ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[9]                                                                                                                                                                                                           ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                                               ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[10]                                                                                                                                                                                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                                              ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13..15]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; Total Number of Removed Registers = 40                                                                                                                                                                                                                                                                                                          ;                                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                               ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                           ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; core:myRiscv|csr:ins_csr|mip_in[31]                                                                                                                                                                                                                                                                                                         ; Stuck at GND              ; core:myRiscv|csr:ins_csr|mreg[7][31], core:myRiscv|csr:ins_csr|mip_in[7],                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ; core:myRiscv|csr:ins_csr|mreg[7][7]                                                                                                                                              ;
; core:myRiscv|iregister:ins_register|imm_u[11]                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; core:myRiscv|iregister:ins_register|imm_s[31],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ; core:myRiscv|iregister:ins_register|imm_s[30]                                                                                                                                    ;
; HEX0[7]~reg0                                                                                                                                                                                                                                                                                                                                ; Stuck at VCC              ; core:myRiscv|iregister:ins_register|imm_s[29],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ; core:myRiscv|iregister:ins_register|imm_s[28]                                                                                                                                    ;
; core:myRiscv|csr:ins_csr|pending_interrupts[30]                                                                                                                                                                                                                                                                                             ; Stuck at GND              ; core:myRiscv|csr:ins_csr|mcause_in[31], core:myRiscv|csr:ins_csr|mreg[6][31]                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[15]                                                                                                                                                                                ; Stuck at GND              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[14],                    ;
;                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13]                     ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1o31:auto_generated|sld_reserved_de10_lite_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|segment_trigger_reg[0] ; Stuck at GND              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_trigger_processed ;
;                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1388  ;
; Number of registers using Synchronous Clear  ; 113   ;
; Number of registers using Synchronous Load   ; 113   ;
; Number of registers using Asynchronous Clear ; 850   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 874   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; HEX0[0]~reg0                                                                                                                                                                                                                                                                                                                    ; 1       ;
; HEX0[1]~reg0                                                                                                                                                                                                                                                                                                                    ; 1       ;
; HEX0[2]~reg0                                                                                                                                                                                                                                                                                                                    ; 1       ;
; HEX0[3]~reg0                                                                                                                                                                                                                                                                                                                    ; 1       ;
; HEX0[4]~reg0                                                                                                                                                                                                                                                                                                                    ; 1       ;
; HEX0[5]~reg0                                                                                                                                                                                                                                                                                                                    ; 1       ;
; HEX0[6]~reg0                                                                                                                                                                                                                                                                                                                    ; 1       ;
; HEX1[0]~reg0                                                                                                                                                                                                                                                                                                                    ; 1       ;
; HEX1[1]~reg0                                                                                                                                                                                                                                                                                                                    ; 1       ;
; HEX1[2]~reg0                                                                                                                                                                                                                                                                                                                    ; 1       ;
; HEX1[3]~reg0                                                                                                                                                                                                                                                                                                                    ; 1       ;
; HEX1[4]~reg0                                                                                                                                                                                                                                                                                                                    ; 1       ;
; HEX1[5]~reg0                                                                                                                                                                                                                                                                                                                    ; 1       ;
; HEX1[6]~reg0                                                                                                                                                                                                                                                                                                                    ; 1       ;
; HEX2[0]~reg0                                                                                                                                                                                                                                                                                                                    ; 1       ;
; HEX2[1]~reg0                                                                                                                                                                                                                                                                                                                    ; 1       ;
; HEX2[2]~reg0                                                                                                                                                                                                                                                                                                                    ; 1       ;
; HEX2[3]~reg0                                                                                                                                                                                                                                                                                                                    ; 1       ;
; HEX2[4]~reg0                                                                                                                                                                                                                                                                                                                    ; 1       ;
; HEX2[5]~reg0                                                                                                                                                                                                                                                                                                                    ; 1       ;
; HEX2[6]~reg0                                                                                                                                                                                                                                                                                                                    ; 1       ;
; HEX3[0]~reg0                                                                                                                                                                                                                                                                                                                    ; 1       ;
; HEX3[1]~reg0                                                                                                                                                                                                                                                                                                                    ; 1       ;
; HEX3[2]~reg0                                                                                                                                                                                                                                                                                                                    ; 1       ;
; HEX3[3]~reg0                                                                                                                                                                                                                                                                                                                    ; 1       ;
; HEX3[4]~reg0                                                                                                                                                                                                                                                                                                                    ; 1       ;
; HEX3[5]~reg0                                                                                                                                                                                                                                                                                                                    ; 1       ;
; HEX3[6]~reg0                                                                                                                                                                                                                                                                                                                    ; 1       ;
; HEX4[0]~reg0                                                                                                                                                                                                                                                                                                                    ; 1       ;
; HEX4[1]~reg0                                                                                                                                                                                                                                                                                                                    ; 1       ;
; HEX4[2]~reg0                                                                                                                                                                                                                                                                                                                    ; 1       ;
; HEX4[3]~reg0                                                                                                                                                                                                                                                                                                                    ; 1       ;
; HEX4[4]~reg0                                                                                                                                                                                                                                                                                                                    ; 1       ;
; HEX4[5]~reg0                                                                                                                                                                                                                                                                                                                    ; 1       ;
; HEX4[6]~reg0                                                                                                                                                                                                                                                                                                                    ; 1       ;
; HEX5[0]~reg0                                                                                                                                                                                                                                                                                                                    ; 1       ;
; HEX5[1]~reg0                                                                                                                                                                                                                                                                                                                    ; 1       ;
; HEX5[2]~reg0                                                                                                                                                                                                                                                                                                                    ; 1       ;
; HEX5[3]~reg0                                                                                                                                                                                                                                                                                                                    ; 1       ;
; HEX5[4]~reg0                                                                                                                                                                                                                                                                                                                    ; 1       ;
; HEX5[5]~reg0                                                                                                                                                                                                                                                                                                                    ; 1       ;
; HEX5[6]~reg0                                                                                                                                                                                                                                                                                                                    ; 1       ;
; core:myRiscv|register_file:registers|ram_rtl_0_bypass[28]                                                                                                                                                                                                                                                                       ; 2       ;
; core:myRiscv|register_file:registers|ram_rtl_0_bypass[26]                                                                                                                                                                                                                                                                       ; 2       ;
; core:myRiscv|register_file:registers|ram_rtl_0_bypass[24]                                                                                                                                                                                                                                                                       ; 2       ;
; core:myRiscv|register_file:registers|ram_rtl_0_bypass[22]                                                                                                                                                                                                                                                                       ; 2       ;
; core:myRiscv|register_file:registers|ram_rtl_0_bypass[20]                                                                                                                                                                                                                                                                       ; 2       ;
; core:myRiscv|register_file:registers|ram_rtl_0_bypass[18]                                                                                                                                                                                                                                                                       ; 2       ;
; core:myRiscv|register_file:registers|ram_rtl_0_bypass[16]                                                                                                                                                                                                                                                                       ; 2       ;
; core:myRiscv|register_file:registers|ram_rtl_0_bypass[14]                                                                                                                                                                                                                                                                       ; 2       ;
; core:myRiscv|register_file:registers|ram_rtl_0_bypass[12]                                                                                                                                                                                                                                                                       ; 2       ;
; core:myRiscv|register_file:registers|ram_rtl_0_bypass[30]                                                                                                                                                                                                                                                                       ; 2       ;
; core:myRiscv|register_file:registers|ram_rtl_0_bypass[32]                                                                                                                                                                                                                                                                       ; 2       ;
; core:myRiscv|register_file:registers|ram_rtl_0_bypass[34]                                                                                                                                                                                                                                                                       ; 2       ;
; core:myRiscv|register_file:registers|ram_rtl_0_bypass[64]                                                                                                                                                                                                                                                                       ; 2       ;
; core:myRiscv|register_file:registers|ram_rtl_0_bypass[62]                                                                                                                                                                                                                                                                       ; 2       ;
; core:myRiscv|register_file:registers|ram_rtl_0_bypass[60]                                                                                                                                                                                                                                                                       ; 2       ;
; core:myRiscv|register_file:registers|ram_rtl_0_bypass[58]                                                                                                                                                                                                                                                                       ; 2       ;
; core:myRiscv|register_file:registers|ram_rtl_0_bypass[56]                                                                                                                                                                                                                                                                       ; 2       ;
; core:myRiscv|register_file:registers|ram_rtl_0_bypass[54]                                                                                                                                                                                                                                                                       ; 2       ;
; core:myRiscv|register_file:registers|ram_rtl_0_bypass[52]                                                                                                                                                                                                                                                                       ; 2       ;
; core:myRiscv|register_file:registers|ram_rtl_0_bypass[50]                                                                                                                                                                                                                                                                       ; 2       ;
; core:myRiscv|register_file:registers|ram_rtl_0_bypass[48]                                                                                                                                                                                                                                                                       ; 2       ;
; core:myRiscv|register_file:registers|ram_rtl_0_bypass[46]                                                                                                                                                                                                                                                                       ; 2       ;
; core:myRiscv|register_file:registers|ram_rtl_0_bypass[44]                                                                                                                                                                                                                                                                       ; 2       ;
; core:myRiscv|register_file:registers|ram_rtl_0_bypass[42]                                                                                                                                                                                                                                                                       ; 2       ;
; core:myRiscv|register_file:registers|ram_rtl_0_bypass[40]                                                                                                                                                                                                                                                                       ; 2       ;
; core:myRiscv|register_file:registers|ram_rtl_0_bypass[38]                                                                                                                                                                                                                                                                       ; 2       ;
; core:myRiscv|register_file:registers|ram_rtl_0_bypass[36]                                                                                                                                                                                                                                                                       ; 2       ;
; core:myRiscv|register_file:registers|ram_rtl_0_bypass[74]                                                                                                                                                                                                                                                                       ; 2       ;
; core:myRiscv|register_file:registers|ram_rtl_0_bypass[72]                                                                                                                                                                                                                                                                       ; 2       ;
; core:myRiscv|register_file:registers|ram_rtl_0_bypass[70]                                                                                                                                                                                                                                                                       ; 2       ;
; core:myRiscv|register_file:registers|ram_rtl_0_bypass[68]                                                                                                                                                                                                                                                                       ; 2       ;
; core:myRiscv|register_file:registers|ram_rtl_0_bypass[66]                                                                                                                                                                                                                                                                       ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                  ; 1       ;
; Total number of inverted registers = 88                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                                 ;
+-----------------------------------------------------------+------------------------------------------------+
; Register Name                                             ; RAM Name                                       ;
+-----------------------------------------------------------+------------------------------------------------+
; core:myRiscv|register_file:registers|ram_rtl_0_bypass[0]  ; core:myRiscv|register_file:registers|ram_rtl_0 ;
; core:myRiscv|register_file:registers|ram_rtl_0_bypass[1]  ; core:myRiscv|register_file:registers|ram_rtl_0 ;
; core:myRiscv|register_file:registers|ram_rtl_0_bypass[2]  ; core:myRiscv|register_file:registers|ram_rtl_0 ;
; core:myRiscv|register_file:registers|ram_rtl_0_bypass[3]  ; core:myRiscv|register_file:registers|ram_rtl_0 ;
; core:myRiscv|register_file:registers|ram_rtl_0_bypass[4]  ; core:myRiscv|register_file:registers|ram_rtl_0 ;
; core:myRiscv|register_file:registers|ram_rtl_0_bypass[5]  ; core:myRiscv|register_file:registers|ram_rtl_0 ;
; core:myRiscv|register_file:registers|ram_rtl_0_bypass[6]  ; core:myRiscv|register_file:registers|ram_rtl_0 ;
; core:myRiscv|register_file:registers|ram_rtl_0_bypass[7]  ; core:myRiscv|register_file:registers|ram_rtl_0 ;
; core:myRiscv|register_file:registers|ram_rtl_0_bypass[8]  ; core:myRiscv|register_file:registers|ram_rtl_0 ;
; core:myRiscv|register_file:registers|ram_rtl_0_bypass[9]  ; core:myRiscv|register_file:registers|ram_rtl_0 ;
; core:myRiscv|register_file:registers|ram_rtl_0_bypass[10] ; core:myRiscv|register_file:registers|ram_rtl_0 ;
; core:myRiscv|register_file:registers|ram_rtl_0_bypass[11] ; core:myRiscv|register_file:registers|ram_rtl_0 ;
; core:myRiscv|register_file:registers|ram_rtl_0_bypass[12] ; core:myRiscv|register_file:registers|ram_rtl_0 ;
; core:myRiscv|register_file:registers|ram_rtl_0_bypass[13] ; core:myRiscv|register_file:registers|ram_rtl_0 ;
; core:myRiscv|register_file:registers|ram_rtl_0_bypass[14] ; core:myRiscv|register_file:registers|ram_rtl_0 ;
; core:myRiscv|register_file:registers|ram_rtl_0_bypass[15] ; core:myRiscv|register_file:registers|ram_rtl_0 ;
; core:myRiscv|register_file:registers|ram_rtl_0_bypass[16] ; core:myRiscv|register_file:registers|ram_rtl_0 ;
; core:myRiscv|register_file:registers|ram_rtl_0_bypass[17] ; core:myRiscv|register_file:registers|ram_rtl_0 ;
; core:myRiscv|register_file:registers|ram_rtl_0_bypass[18] ; core:myRiscv|register_file:registers|ram_rtl_0 ;
; core:myRiscv|register_file:registers|ram_rtl_0_bypass[19] ; core:myRiscv|register_file:registers|ram_rtl_0 ;
; core:myRiscv|register_file:registers|ram_rtl_0_bypass[20] ; core:myRiscv|register_file:registers|ram_rtl_0 ;
; core:myRiscv|register_file:registers|ram_rtl_0_bypass[21] ; core:myRiscv|register_file:registers|ram_rtl_0 ;
; core:myRiscv|register_file:registers|ram_rtl_0_bypass[22] ; core:myRiscv|register_file:registers|ram_rtl_0 ;
; core:myRiscv|register_file:registers|ram_rtl_0_bypass[23] ; core:myRiscv|register_file:registers|ram_rtl_0 ;
; core:myRiscv|register_file:registers|ram_rtl_0_bypass[24] ; core:myRiscv|register_file:registers|ram_rtl_0 ;
; core:myRiscv|register_file:registers|ram_rtl_0_bypass[25] ; core:myRiscv|register_file:registers|ram_rtl_0 ;
; core:myRiscv|register_file:registers|ram_rtl_0_bypass[26] ; core:myRiscv|register_file:registers|ram_rtl_0 ;
; core:myRiscv|register_file:registers|ram_rtl_0_bypass[27] ; core:myRiscv|register_file:registers|ram_rtl_0 ;
; core:myRiscv|register_file:registers|ram_rtl_0_bypass[28] ; core:myRiscv|register_file:registers|ram_rtl_0 ;
; core:myRiscv|register_file:registers|ram_rtl_0_bypass[29] ; core:myRiscv|register_file:registers|ram_rtl_0 ;
; core:myRiscv|register_file:registers|ram_rtl_0_bypass[30] ; core:myRiscv|register_file:registers|ram_rtl_0 ;
; core:myRiscv|register_file:registers|ram_rtl_0_bypass[31] ; core:myRiscv|register_file:registers|ram_rtl_0 ;
; core:myRiscv|register_file:registers|ram_rtl_0_bypass[32] ; core:myRiscv|register_file:registers|ram_rtl_0 ;
; core:myRiscv|register_file:registers|ram_rtl_0_bypass[33] ; core:myRiscv|register_file:registers|ram_rtl_0 ;
; core:myRiscv|register_file:registers|ram_rtl_0_bypass[34] ; core:myRiscv|register_file:registers|ram_rtl_0 ;
; core:myRiscv|register_file:registers|ram_rtl_0_bypass[35] ; core:myRiscv|register_file:registers|ram_rtl_0 ;
; core:myRiscv|register_file:registers|ram_rtl_0_bypass[36] ; core:myRiscv|register_file:registers|ram_rtl_0 ;
; core:myRiscv|register_file:registers|ram_rtl_0_bypass[37] ; core:myRiscv|register_file:registers|ram_rtl_0 ;
; core:myRiscv|register_file:registers|ram_rtl_0_bypass[38] ; core:myRiscv|register_file:registers|ram_rtl_0 ;
; core:myRiscv|register_file:registers|ram_rtl_0_bypass[39] ; core:myRiscv|register_file:registers|ram_rtl_0 ;
; core:myRiscv|register_file:registers|ram_rtl_0_bypass[40] ; core:myRiscv|register_file:registers|ram_rtl_0 ;
; core:myRiscv|register_file:registers|ram_rtl_0_bypass[41] ; core:myRiscv|register_file:registers|ram_rtl_0 ;
; core:myRiscv|register_file:registers|ram_rtl_0_bypass[42] ; core:myRiscv|register_file:registers|ram_rtl_0 ;
; core:myRiscv|register_file:registers|ram_rtl_0_bypass[43] ; core:myRiscv|register_file:registers|ram_rtl_0 ;
; core:myRiscv|register_file:registers|ram_rtl_0_bypass[44] ; core:myRiscv|register_file:registers|ram_rtl_0 ;
; core:myRiscv|register_file:registers|ram_rtl_0_bypass[45] ; core:myRiscv|register_file:registers|ram_rtl_0 ;
; core:myRiscv|register_file:registers|ram_rtl_0_bypass[46] ; core:myRiscv|register_file:registers|ram_rtl_0 ;
; core:myRiscv|register_file:registers|ram_rtl_0_bypass[47] ; core:myRiscv|register_file:registers|ram_rtl_0 ;
; core:myRiscv|register_file:registers|ram_rtl_0_bypass[48] ; core:myRiscv|register_file:registers|ram_rtl_0 ;
; core:myRiscv|register_file:registers|ram_rtl_0_bypass[49] ; core:myRiscv|register_file:registers|ram_rtl_0 ;
; core:myRiscv|register_file:registers|ram_rtl_0_bypass[50] ; core:myRiscv|register_file:registers|ram_rtl_0 ;
; core:myRiscv|register_file:registers|ram_rtl_0_bypass[51] ; core:myRiscv|register_file:registers|ram_rtl_0 ;
; core:myRiscv|register_file:registers|ram_rtl_0_bypass[52] ; core:myRiscv|register_file:registers|ram_rtl_0 ;
; core:myRiscv|register_file:registers|ram_rtl_0_bypass[53] ; core:myRiscv|register_file:registers|ram_rtl_0 ;
; core:myRiscv|register_file:registers|ram_rtl_0_bypass[54] ; core:myRiscv|register_file:registers|ram_rtl_0 ;
; core:myRiscv|register_file:registers|ram_rtl_0_bypass[55] ; core:myRiscv|register_file:registers|ram_rtl_0 ;
; core:myRiscv|register_file:registers|ram_rtl_0_bypass[56] ; core:myRiscv|register_file:registers|ram_rtl_0 ;
; core:myRiscv|register_file:registers|ram_rtl_0_bypass[57] ; core:myRiscv|register_file:registers|ram_rtl_0 ;
; core:myRiscv|register_file:registers|ram_rtl_0_bypass[58] ; core:myRiscv|register_file:registers|ram_rtl_0 ;
; core:myRiscv|register_file:registers|ram_rtl_0_bypass[59] ; core:myRiscv|register_file:registers|ram_rtl_0 ;
; core:myRiscv|register_file:registers|ram_rtl_0_bypass[60] ; core:myRiscv|register_file:registers|ram_rtl_0 ;
; core:myRiscv|register_file:registers|ram_rtl_0_bypass[61] ; core:myRiscv|register_file:registers|ram_rtl_0 ;
; core:myRiscv|register_file:registers|ram_rtl_0_bypass[62] ; core:myRiscv|register_file:registers|ram_rtl_0 ;
; core:myRiscv|register_file:registers|ram_rtl_0_bypass[63] ; core:myRiscv|register_file:registers|ram_rtl_0 ;
; core:myRiscv|register_file:registers|ram_rtl_0_bypass[64] ; core:myRiscv|register_file:registers|ram_rtl_0 ;
; core:myRiscv|register_file:registers|ram_rtl_0_bypass[65] ; core:myRiscv|register_file:registers|ram_rtl_0 ;
; core:myRiscv|register_file:registers|ram_rtl_0_bypass[66] ; core:myRiscv|register_file:registers|ram_rtl_0 ;
; core:myRiscv|register_file:registers|ram_rtl_0_bypass[67] ; core:myRiscv|register_file:registers|ram_rtl_0 ;
; core:myRiscv|register_file:registers|ram_rtl_0_bypass[68] ; core:myRiscv|register_file:registers|ram_rtl_0 ;
; core:myRiscv|register_file:registers|ram_rtl_0_bypass[69] ; core:myRiscv|register_file:registers|ram_rtl_0 ;
; core:myRiscv|register_file:registers|ram_rtl_0_bypass[70] ; core:myRiscv|register_file:registers|ram_rtl_0 ;
; core:myRiscv|register_file:registers|ram_rtl_0_bypass[71] ; core:myRiscv|register_file:registers|ram_rtl_0 ;
; core:myRiscv|register_file:registers|ram_rtl_0_bypass[72] ; core:myRiscv|register_file:registers|ram_rtl_0 ;
; core:myRiscv|register_file:registers|ram_rtl_0_bypass[73] ; core:myRiscv|register_file:registers|ram_rtl_0 ;
; core:myRiscv|register_file:registers|ram_rtl_0_bypass[74] ; core:myRiscv|register_file:registers|ram_rtl_0 ;
+-----------------------------------------------------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                ;
+-----------------------------------------------------+------------------------------------------------+------+
; Register Name                                       ; Megafunction                                   ; Type ;
+-----------------------------------------------------+------------------------------------------------+------+
; core:myRiscv|register_file:registers|r2_data[0..31] ; core:myRiscv|register_file:registers|ram_rtl_1 ; RAM  ;
; dmemory:dmem|read_address_reg[0..9]                 ; dmemory:dmem|ram_block_rtl_0                   ; RAM  ;
+-----------------------------------------------------+------------------------------------------------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |de0_lite|iram_quartus:iram_quartus_inst|altsyncram:altsyncram_component|altsyncram_it04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |de0_lite|iram_quartus:iram_quartus_inst|altsyncram:altsyncram_component|altsyncram_it04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                                              ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |de0_lite|iram_quartus:iram_quartus_inst|altsyncram:altsyncram_component|altsyncram_it04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                                              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |de0_lite|iram_quartus:iram_quartus_inst|altsyncram:altsyncram_component|altsyncram_it04:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]                                                                                                                                                               ;
; 5:1                ; 28 bits   ; 84 LEs        ; 56 LEs               ; 28 LEs                 ; Yes        ; |de0_lite|gpio:generic_gpio|ddata_r[29]                                                                                                                                                                                                                                                                                                                            ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |de0_lite|gpio:generic_gpio|ddata_r[2]                                                                                                                                                                                                                                                                                                                             ;
; 7:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |de0_lite|core:myRiscv|csr:ins_csr|mreg[2][20]                                                                                                                                                                                                                                                                                                                     ;
; 7:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |de0_lite|core:myRiscv|csr:ins_csr|mreg[3][29]                                                                                                                                                                                                                                                                                                                     ;
; 7:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |de0_lite|core:myRiscv|csr:ins_csr|mreg[4][21]                                                                                                                                                                                                                                                                                                                     ;
; 7:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |de0_lite|core:myRiscv|csr:ins_csr|mreg[1][21]                                                                                                                                                                                                                                                                                                                     ;
; 8:1                ; 30 bits   ; 150 LEs       ; 60 LEs               ; 90 LEs                 ; Yes        ; |de0_lite|core:myRiscv|csr:ins_csr|mreg[0][8]                                                                                                                                                                                                                                                                                                                      ;
; 9:1                ; 32 bits   ; 192 LEs       ; 64 LEs               ; 128 LEs                ; Yes        ; |de0_lite|core:myRiscv|csr:ins_csr|mreg[5][15]                                                                                                                                                                                                                                                                                                                     ;
; 9:1                ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |de0_lite|core:myRiscv|csr:ins_csr|mreg[0][7]                                                                                                                                                                                                                                                                                                                      ;
; 26:1               ; 4 bits    ; 68 LEs        ; 32 LEs               ; 36 LEs                 ; Yes        ; |de0_lite|iram_quartus:iram_quartus_inst|altsyncram:altsyncram_component|altsyncram_it04:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                                                    ;
; 10:1               ; 7 bits    ; 42 LEs        ; 35 LEs               ; 7 LEs                  ; Yes        ; |de0_lite|core:myRiscv|csr:ins_csr|mcause_in[4]                                                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |de0_lite|core:myRiscv|Mux104                                                                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |de0_lite|core:myRiscv|decoder:decoder0|state                                                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |de0_lite|core:myRiscv|pc_holder                                                                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |de0_lite|dmemory:dmem|Selector18                                                                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |de0_lite|dmemory:dmem|Selector12                                                                                                                                                                                                                                                                                                                                  ;
; 8:1                ; 6 bits    ; 30 LEs        ; 24 LEs               ; 6 LEs                  ; No         ; |de0_lite|core:myRiscv|csr:ins_csr|Mux218                                                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |de0_lite|core:myRiscv|pc_holder                                                                                                                                                                                                                                                                                                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |de0_lite|dmemory:dmem|Selector5                                                                                                                                                                                                                                                                                                                                   ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; No         ; |de0_lite|core:myRiscv|csr:ins_csr|ShiftLeft0                                                                                                                                                                                                                                                                                                                      ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; No         ; |de0_lite|core:myRiscv|csr:ins_csr|ShiftLeft0                                                                                                                                                                                                                                                                                                                      ;
; 7:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; No         ; |de0_lite|core:myRiscv|pc_holder                                                                                                                                                                                                                                                                                                                                   ;
; 7:1                ; 25 bits   ; 100 LEs       ; 100 LEs              ; 0 LEs                  ; No         ; |de0_lite|core:myRiscv|csr:ins_csr|Mux217                                                                                                                                                                                                                                                                                                                          ;
; 18:1               ; 8 bits    ; 96 LEs        ; 48 LEs               ; 48 LEs                 ; No         ; |de0_lite|dmemory:dmem|state                                                                                                                                                                                                                                                                                                                                       ;
; 40:1               ; 8 bits    ; 208 LEs       ; 144 LEs              ; 64 LEs                 ; No         ; |de0_lite|core:myRiscv|Mux46                                                                                                                                                                                                                                                                                                                                       ;
; 41:1               ; 4 bits    ; 108 LEs       ; 76 LEs               ; 32 LEs                 ; No         ; |de0_lite|core:myRiscv|Mux40                                                                                                                                                                                                                                                                                                                                       ;
; 42:1               ; 2 bits    ; 56 LEs        ; 40 LEs               ; 16 LEs                 ; No         ; |de0_lite|core:myRiscv|Mux35                                                                                                                                                                                                                                                                                                                                       ;
; 43:1               ; 4 bits    ; 112 LEs       ; 72 LEs               ; 40 LEs                 ; No         ; |de0_lite|core:myRiscv|Mux54                                                                                                                                                                                                                                                                                                                                       ;
; 43:1               ; 4 bits    ; 112 LEs       ; 76 LEs               ; 36 LEs                 ; No         ; |de0_lite|core:myRiscv|Mux49                                                                                                                                                                                                                                                                                                                                       ;
; 45:1               ; 4 bits    ; 120 LEs       ; 80 LEs               ; 40 LEs                 ; No         ; |de0_lite|core:myRiscv|Mux57                                                                                                                                                                                                                                                                                                                                       ;
; 46:1               ; 2 bits    ; 60 LEs        ; 42 LEs               ; 18 LEs                 ; No         ; |de0_lite|core:myRiscv|Mux61                                                                                                                                                                                                                                                                                                                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |de0_lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                    ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |de0_lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                                                                                                                                     ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |de0_lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[2]                                                                                                                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |de0_lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                                                                                                                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |de0_lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                        ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |de0_lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                                                                                                                                                                       ;
; 12:1               ; 4 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |de0_lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]                                                                                                                                                                                                             ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; No         ; |de0_lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count                                                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |de0_lite|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                    ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |de0_lite|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |de0_lite|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |de0_lite|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                           ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |de0_lite|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                           ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |de0_lite|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |de0_lite|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |de0_lite|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                             ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |de0_lite|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                             ;
; 34:1               ; 4 bits    ; 88 LEs        ; 60 LEs               ; 28 LEs                 ; Yes        ; |de0_lite|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ;
; 28:1               ; 4 bits    ; 72 LEs        ; 48 LEs               ; 24 LEs                 ; Yes        ; |de0_lite|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for iram_quartus:iram_quartus_inst|altsyncram:altsyncram_component|altsyncram_it04:auto_generated|altsyncram_iou2:altsyncram1 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for core:myRiscv|register_file:registers|altsyncram:ram_rtl_0|altsyncram_jhl1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for core:myRiscv|register_file:registers|altsyncram:ram_rtl_1|altsyncram_jhl1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Source assignments for dmemory:dmem|altsyncram:ram_block_rtl_0|altsyncram_ls31:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------+
; Assignment                      ; Value              ; From ; To                              ;
+---------------------------------+--------------------+------+---------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                               ;
+---------------------------------+--------------------+------+---------------------------------+


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |de0_lite ;
+-------------------+------------------+-----------------------------------+
; Parameter Name    ; Value            ; Type                              ;
+-------------------+------------------+-----------------------------------+
; IMEMORY_WORDS     ; 1024             ; Signed Integer                    ;
; DMEMORY_WORDS     ; 1024             ; Signed Integer                    ;
; UART_BASE_ADDRESS ; 0000000000100000 ; Unsigned Binary                   ;
+-------------------+------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_quartus:pll_ip|altpll:altpll_component ;
+-------------------------------+-------------------------------+-------------------------+
; Parameter Name                ; Value                         ; Type                    ;
+-------------------------------+-------------------------------+-------------------------+
; OPERATION_MODE                ; NORMAL                        ; Untyped                 ;
; PLL_TYPE                      ; AUTO                          ; Untyped                 ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll_quartus ; Untyped                 ;
; QUALIFY_CONF_DONE             ; OFF                           ; Untyped                 ;
; COMPENSATE_CLOCK              ; CLK0                          ; Untyped                 ;
; SCAN_CHAIN                    ; LONG                          ; Untyped                 ;
; PRIMARY_CLOCK                 ; INCLK0                        ; Untyped                 ;
; INCLK0_INPUT_FREQUENCY        ; 20000                         ; Signed Integer          ;
; INCLK1_INPUT_FREQUENCY        ; 0                             ; Untyped                 ;
; GATE_LOCK_SIGNAL              ; NO                            ; Untyped                 ;
; GATE_LOCK_COUNTER             ; 0                             ; Untyped                 ;
; LOCK_HIGH                     ; 1                             ; Untyped                 ;
; LOCK_LOW                      ; 1                             ; Untyped                 ;
; VALID_LOCK_MULTIPLIER         ; 1                             ; Untyped                 ;
; INVALID_LOCK_MULTIPLIER       ; 5                             ; Untyped                 ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                           ; Untyped                 ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                           ; Untyped                 ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                           ; Untyped                 ;
; SKIP_VCO                      ; OFF                           ; Untyped                 ;
; SWITCH_OVER_COUNTER           ; 0                             ; Untyped                 ;
; SWITCH_OVER_TYPE              ; AUTO                          ; Untyped                 ;
; FEEDBACK_SOURCE               ; EXTCLK0                       ; Untyped                 ;
; BANDWIDTH                     ; 0                             ; Untyped                 ;
; BANDWIDTH_TYPE                ; AUTO                          ; Untyped                 ;
; SPREAD_FREQUENCY              ; 0                             ; Untyped                 ;
; DOWN_SPREAD                   ; 0                             ; Untyped                 ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                           ; Untyped                 ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                           ; Untyped                 ;
; CLK9_MULTIPLY_BY              ; 0                             ; Untyped                 ;
; CLK8_MULTIPLY_BY              ; 0                             ; Untyped                 ;
; CLK7_MULTIPLY_BY              ; 0                             ; Untyped                 ;
; CLK6_MULTIPLY_BY              ; 0                             ; Untyped                 ;
; CLK5_MULTIPLY_BY              ; 1                             ; Untyped                 ;
; CLK4_MULTIPLY_BY              ; 1                             ; Untyped                 ;
; CLK3_MULTIPLY_BY              ; 1                             ; Untyped                 ;
; CLK2_MULTIPLY_BY              ; 1                             ; Untyped                 ;
; CLK1_MULTIPLY_BY              ; 3                             ; Signed Integer          ;
; CLK0_MULTIPLY_BY              ; 1                             ; Signed Integer          ;
; CLK9_DIVIDE_BY                ; 0                             ; Untyped                 ;
; CLK8_DIVIDE_BY                ; 0                             ; Untyped                 ;
; CLK7_DIVIDE_BY                ; 0                             ; Untyped                 ;
; CLK6_DIVIDE_BY                ; 0                             ; Untyped                 ;
; CLK5_DIVIDE_BY                ; 1                             ; Untyped                 ;
; CLK4_DIVIDE_BY                ; 1                             ; Untyped                 ;
; CLK3_DIVIDE_BY                ; 1                             ; Untyped                 ;
; CLK2_DIVIDE_BY                ; 1                             ; Untyped                 ;
; CLK1_DIVIDE_BY                ; 15625                         ; Signed Integer          ;
; CLK0_DIVIDE_BY                ; 50                            ; Signed Integer          ;
; CLK9_PHASE_SHIFT              ; 0                             ; Untyped                 ;
; CLK8_PHASE_SHIFT              ; 0                             ; Untyped                 ;
; CLK7_PHASE_SHIFT              ; 0                             ; Untyped                 ;
; CLK6_PHASE_SHIFT              ; 0                             ; Untyped                 ;
; CLK5_PHASE_SHIFT              ; 0                             ; Untyped                 ;
; CLK4_PHASE_SHIFT              ; 0                             ; Untyped                 ;
; CLK3_PHASE_SHIFT              ; 0                             ; Untyped                 ;
; CLK2_PHASE_SHIFT              ; 0                             ; Untyped                 ;
; CLK1_PHASE_SHIFT              ; 0                             ; Untyped                 ;
; CLK0_PHASE_SHIFT              ; 0                             ; Untyped                 ;
; CLK5_TIME_DELAY               ; 0                             ; Untyped                 ;
; CLK4_TIME_DELAY               ; 0                             ; Untyped                 ;
; CLK3_TIME_DELAY               ; 0                             ; Untyped                 ;
; CLK2_TIME_DELAY               ; 0                             ; Untyped                 ;
; CLK1_TIME_DELAY               ; 0                             ; Untyped                 ;
; CLK0_TIME_DELAY               ; 0                             ; Untyped                 ;
; CLK9_DUTY_CYCLE               ; 50                            ; Untyped                 ;
; CLK8_DUTY_CYCLE               ; 50                            ; Untyped                 ;
; CLK7_DUTY_CYCLE               ; 50                            ; Untyped                 ;
; CLK6_DUTY_CYCLE               ; 50                            ; Untyped                 ;
; CLK5_DUTY_CYCLE               ; 50                            ; Untyped                 ;
; CLK4_DUTY_CYCLE               ; 50                            ; Untyped                 ;
; CLK3_DUTY_CYCLE               ; 50                            ; Untyped                 ;
; CLK2_DUTY_CYCLE               ; 50                            ; Untyped                 ;
; CLK1_DUTY_CYCLE               ; 50                            ; Signed Integer          ;
; CLK0_DUTY_CYCLE               ; 50                            ; Signed Integer          ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                 ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                 ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                 ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                 ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                 ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                 ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                 ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                 ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                 ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                 ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                 ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                 ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                 ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                 ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                 ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                 ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                 ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                 ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                 ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                 ;
; LOCK_WINDOW_UI                ;  0.05                         ; Untyped                 ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                        ; Untyped                 ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                        ; Untyped                 ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                        ; Untyped                 ;
; DPA_MULTIPLY_BY               ; 0                             ; Untyped                 ;
; DPA_DIVIDE_BY                 ; 1                             ; Untyped                 ;
; DPA_DIVIDER                   ; 0                             ; Untyped                 ;
; EXTCLK3_MULTIPLY_BY           ; 1                             ; Untyped                 ;
; EXTCLK2_MULTIPLY_BY           ; 1                             ; Untyped                 ;
; EXTCLK1_MULTIPLY_BY           ; 1                             ; Untyped                 ;
; EXTCLK0_MULTIPLY_BY           ; 1                             ; Untyped                 ;
; EXTCLK3_DIVIDE_BY             ; 1                             ; Untyped                 ;
; EXTCLK2_DIVIDE_BY             ; 1                             ; Untyped                 ;
; EXTCLK1_DIVIDE_BY             ; 1                             ; Untyped                 ;
; EXTCLK0_DIVIDE_BY             ; 1                             ; Untyped                 ;
; EXTCLK3_PHASE_SHIFT           ; 0                             ; Untyped                 ;
; EXTCLK2_PHASE_SHIFT           ; 0                             ; Untyped                 ;
; EXTCLK1_PHASE_SHIFT           ; 0                             ; Untyped                 ;
; EXTCLK0_PHASE_SHIFT           ; 0                             ; Untyped                 ;
; EXTCLK3_TIME_DELAY            ; 0                             ; Untyped                 ;
; EXTCLK2_TIME_DELAY            ; 0                             ; Untyped                 ;
; EXTCLK1_TIME_DELAY            ; 0                             ; Untyped                 ;
; EXTCLK0_TIME_DELAY            ; 0                             ; Untyped                 ;
; EXTCLK3_DUTY_CYCLE            ; 50                            ; Untyped                 ;
; EXTCLK2_DUTY_CYCLE            ; 50                            ; Untyped                 ;
; EXTCLK1_DUTY_CYCLE            ; 50                            ; Untyped                 ;
; EXTCLK0_DUTY_CYCLE            ; 50                            ; Untyped                 ;
; VCO_MULTIPLY_BY               ; 0                             ; Untyped                 ;
; VCO_DIVIDE_BY                 ; 0                             ; Untyped                 ;
; SCLKOUT0_PHASE_SHIFT          ; 0                             ; Untyped                 ;
; SCLKOUT1_PHASE_SHIFT          ; 0                             ; Untyped                 ;
; VCO_MIN                       ; 0                             ; Untyped                 ;
; VCO_MAX                       ; 0                             ; Untyped                 ;
; VCO_CENTER                    ; 0                             ; Untyped                 ;
; PFD_MIN                       ; 0                             ; Untyped                 ;
; PFD_MAX                       ; 0                             ; Untyped                 ;
; M_INITIAL                     ; 0                             ; Untyped                 ;
; M                             ; 0                             ; Untyped                 ;
; N                             ; 1                             ; Untyped                 ;
; M2                            ; 1                             ; Untyped                 ;
; N2                            ; 1                             ; Untyped                 ;
; SS                            ; 1                             ; Untyped                 ;
; C0_HIGH                       ; 0                             ; Untyped                 ;
; C1_HIGH                       ; 0                             ; Untyped                 ;
; C2_HIGH                       ; 0                             ; Untyped                 ;
; C3_HIGH                       ; 0                             ; Untyped                 ;
; C4_HIGH                       ; 0                             ; Untyped                 ;
; C5_HIGH                       ; 0                             ; Untyped                 ;
; C6_HIGH                       ; 0                             ; Untyped                 ;
; C7_HIGH                       ; 0                             ; Untyped                 ;
; C8_HIGH                       ; 0                             ; Untyped                 ;
; C9_HIGH                       ; 0                             ; Untyped                 ;
; C0_LOW                        ; 0                             ; Untyped                 ;
; C1_LOW                        ; 0                             ; Untyped                 ;
; C2_LOW                        ; 0                             ; Untyped                 ;
; C3_LOW                        ; 0                             ; Untyped                 ;
; C4_LOW                        ; 0                             ; Untyped                 ;
; C5_LOW                        ; 0                             ; Untyped                 ;
; C6_LOW                        ; 0                             ; Untyped                 ;
; C7_LOW                        ; 0                             ; Untyped                 ;
; C8_LOW                        ; 0                             ; Untyped                 ;
; C9_LOW                        ; 0                             ; Untyped                 ;
; C0_INITIAL                    ; 0                             ; Untyped                 ;
; C1_INITIAL                    ; 0                             ; Untyped                 ;
; C2_INITIAL                    ; 0                             ; Untyped                 ;
; C3_INITIAL                    ; 0                             ; Untyped                 ;
; C4_INITIAL                    ; 0                             ; Untyped                 ;
; C5_INITIAL                    ; 0                             ; Untyped                 ;
; C6_INITIAL                    ; 0                             ; Untyped                 ;
; C7_INITIAL                    ; 0                             ; Untyped                 ;
; C8_INITIAL                    ; 0                             ; Untyped                 ;
; C9_INITIAL                    ; 0                             ; Untyped                 ;
; C0_MODE                       ; BYPASS                        ; Untyped                 ;
; C1_MODE                       ; BYPASS                        ; Untyped                 ;
; C2_MODE                       ; BYPASS                        ; Untyped                 ;
; C3_MODE                       ; BYPASS                        ; Untyped                 ;
; C4_MODE                       ; BYPASS                        ; Untyped                 ;
; C5_MODE                       ; BYPASS                        ; Untyped                 ;
; C6_MODE                       ; BYPASS                        ; Untyped                 ;
; C7_MODE                       ; BYPASS                        ; Untyped                 ;
; C8_MODE                       ; BYPASS                        ; Untyped                 ;
; C9_MODE                       ; BYPASS                        ; Untyped                 ;
; C0_PH                         ; 0                             ; Untyped                 ;
; C1_PH                         ; 0                             ; Untyped                 ;
; C2_PH                         ; 0                             ; Untyped                 ;
; C3_PH                         ; 0                             ; Untyped                 ;
; C4_PH                         ; 0                             ; Untyped                 ;
; C5_PH                         ; 0                             ; Untyped                 ;
; C6_PH                         ; 0                             ; Untyped                 ;
; C7_PH                         ; 0                             ; Untyped                 ;
; C8_PH                         ; 0                             ; Untyped                 ;
; C9_PH                         ; 0                             ; Untyped                 ;
; L0_HIGH                       ; 1                             ; Untyped                 ;
; L1_HIGH                       ; 1                             ; Untyped                 ;
; G0_HIGH                       ; 1                             ; Untyped                 ;
; G1_HIGH                       ; 1                             ; Untyped                 ;
; G2_HIGH                       ; 1                             ; Untyped                 ;
; G3_HIGH                       ; 1                             ; Untyped                 ;
; E0_HIGH                       ; 1                             ; Untyped                 ;
; E1_HIGH                       ; 1                             ; Untyped                 ;
; E2_HIGH                       ; 1                             ; Untyped                 ;
; E3_HIGH                       ; 1                             ; Untyped                 ;
; L0_LOW                        ; 1                             ; Untyped                 ;
; L1_LOW                        ; 1                             ; Untyped                 ;
; G0_LOW                        ; 1                             ; Untyped                 ;
; G1_LOW                        ; 1                             ; Untyped                 ;
; G2_LOW                        ; 1                             ; Untyped                 ;
; G3_LOW                        ; 1                             ; Untyped                 ;
; E0_LOW                        ; 1                             ; Untyped                 ;
; E1_LOW                        ; 1                             ; Untyped                 ;
; E2_LOW                        ; 1                             ; Untyped                 ;
; E3_LOW                        ; 1                             ; Untyped                 ;
; L0_INITIAL                    ; 1                             ; Untyped                 ;
; L1_INITIAL                    ; 1                             ; Untyped                 ;
; G0_INITIAL                    ; 1                             ; Untyped                 ;
; G1_INITIAL                    ; 1                             ; Untyped                 ;
; G2_INITIAL                    ; 1                             ; Untyped                 ;
; G3_INITIAL                    ; 1                             ; Untyped                 ;
; E0_INITIAL                    ; 1                             ; Untyped                 ;
; E1_INITIAL                    ; 1                             ; Untyped                 ;
; E2_INITIAL                    ; 1                             ; Untyped                 ;
; E3_INITIAL                    ; 1                             ; Untyped                 ;
; L0_MODE                       ; BYPASS                        ; Untyped                 ;
; L1_MODE                       ; BYPASS                        ; Untyped                 ;
; G0_MODE                       ; BYPASS                        ; Untyped                 ;
; G1_MODE                       ; BYPASS                        ; Untyped                 ;
; G2_MODE                       ; BYPASS                        ; Untyped                 ;
; G3_MODE                       ; BYPASS                        ; Untyped                 ;
; E0_MODE                       ; BYPASS                        ; Untyped                 ;
; E1_MODE                       ; BYPASS                        ; Untyped                 ;
; E2_MODE                       ; BYPASS                        ; Untyped                 ;
; E3_MODE                       ; BYPASS                        ; Untyped                 ;
; L0_PH                         ; 0                             ; Untyped                 ;
; L1_PH                         ; 0                             ; Untyped                 ;
; G0_PH                         ; 0                             ; Untyped                 ;
; G1_PH                         ; 0                             ; Untyped                 ;
; G2_PH                         ; 0                             ; Untyped                 ;
; G3_PH                         ; 0                             ; Untyped                 ;
; E0_PH                         ; 0                             ; Untyped                 ;
; E1_PH                         ; 0                             ; Untyped                 ;
; E2_PH                         ; 0                             ; Untyped                 ;
; E3_PH                         ; 0                             ; Untyped                 ;
; M_PH                          ; 0                             ; Untyped                 ;
; C1_USE_CASC_IN                ; OFF                           ; Untyped                 ;
; C2_USE_CASC_IN                ; OFF                           ; Untyped                 ;
; C3_USE_CASC_IN                ; OFF                           ; Untyped                 ;
; C4_USE_CASC_IN                ; OFF                           ; Untyped                 ;
; C5_USE_CASC_IN                ; OFF                           ; Untyped                 ;
; C6_USE_CASC_IN                ; OFF                           ; Untyped                 ;
; C7_USE_CASC_IN                ; OFF                           ; Untyped                 ;
; C8_USE_CASC_IN                ; OFF                           ; Untyped                 ;
; C9_USE_CASC_IN                ; OFF                           ; Untyped                 ;
; CLK0_COUNTER                  ; G0                            ; Untyped                 ;
; CLK1_COUNTER                  ; G0                            ; Untyped                 ;
; CLK2_COUNTER                  ; G0                            ; Untyped                 ;
; CLK3_COUNTER                  ; G0                            ; Untyped                 ;
; CLK4_COUNTER                  ; G0                            ; Untyped                 ;
; CLK5_COUNTER                  ; G0                            ; Untyped                 ;
; CLK6_COUNTER                  ; E0                            ; Untyped                 ;
; CLK7_COUNTER                  ; E1                            ; Untyped                 ;
; CLK8_COUNTER                  ; E2                            ; Untyped                 ;
; CLK9_COUNTER                  ; E3                            ; Untyped                 ;
; L0_TIME_DELAY                 ; 0                             ; Untyped                 ;
; L1_TIME_DELAY                 ; 0                             ; Untyped                 ;
; G0_TIME_DELAY                 ; 0                             ; Untyped                 ;
; G1_TIME_DELAY                 ; 0                             ; Untyped                 ;
; G2_TIME_DELAY                 ; 0                             ; Untyped                 ;
; G3_TIME_DELAY                 ; 0                             ; Untyped                 ;
; E0_TIME_DELAY                 ; 0                             ; Untyped                 ;
; E1_TIME_DELAY                 ; 0                             ; Untyped                 ;
; E2_TIME_DELAY                 ; 0                             ; Untyped                 ;
; E3_TIME_DELAY                 ; 0                             ; Untyped                 ;
; M_TIME_DELAY                  ; 0                             ; Untyped                 ;
; N_TIME_DELAY                  ; 0                             ; Untyped                 ;
; EXTCLK3_COUNTER               ; E3                            ; Untyped                 ;
; EXTCLK2_COUNTER               ; E2                            ; Untyped                 ;
; EXTCLK1_COUNTER               ; E1                            ; Untyped                 ;
; EXTCLK0_COUNTER               ; E0                            ; Untyped                 ;
; ENABLE0_COUNTER               ; L0                            ; Untyped                 ;
; ENABLE1_COUNTER               ; L0                            ; Untyped                 ;
; CHARGE_PUMP_CURRENT           ; 2                             ; Untyped                 ;
; LOOP_FILTER_R                 ;  1.000000                     ; Untyped                 ;
; LOOP_FILTER_C                 ; 5                             ; Untyped                 ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                          ; Untyped                 ;
; LOOP_FILTER_R_BITS            ; 9999                          ; Untyped                 ;
; LOOP_FILTER_C_BITS            ; 9999                          ; Untyped                 ;
; VCO_POST_SCALE                ; 0                             ; Untyped                 ;
; CLK2_OUTPUT_FREQUENCY         ; 0                             ; Untyped                 ;
; CLK1_OUTPUT_FREQUENCY         ; 0                             ; Untyped                 ;
; CLK0_OUTPUT_FREQUENCY         ; 0                             ; Untyped                 ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                        ; Untyped                 ;
; PORT_CLKENA0                  ; PORT_UNUSED                   ; Untyped                 ;
; PORT_CLKENA1                  ; PORT_UNUSED                   ; Untyped                 ;
; PORT_CLKENA2                  ; PORT_UNUSED                   ; Untyped                 ;
; PORT_CLKENA3                  ; PORT_UNUSED                   ; Untyped                 ;
; PORT_CLKENA4                  ; PORT_UNUSED                   ; Untyped                 ;
; PORT_CLKENA5                  ; PORT_UNUSED                   ; Untyped                 ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY             ; Untyped                 ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY             ; Untyped                 ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY             ; Untyped                 ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY             ; Untyped                 ;
; PORT_EXTCLK0                  ; PORT_UNUSED                   ; Untyped                 ;
; PORT_EXTCLK1                  ; PORT_UNUSED                   ; Untyped                 ;
; PORT_EXTCLK2                  ; PORT_UNUSED                   ; Untyped                 ;
; PORT_EXTCLK3                  ; PORT_UNUSED                   ; Untyped                 ;
; PORT_CLKBAD0                  ; PORT_UNUSED                   ; Untyped                 ;
; PORT_CLKBAD1                  ; PORT_UNUSED                   ; Untyped                 ;
; PORT_CLK0                     ; PORT_USED                     ; Untyped                 ;
; PORT_CLK1                     ; PORT_USED                     ; Untyped                 ;
; PORT_CLK2                     ; PORT_UNUSED                   ; Untyped                 ;
; PORT_CLK3                     ; PORT_UNUSED                   ; Untyped                 ;
; PORT_CLK4                     ; PORT_UNUSED                   ; Untyped                 ;
; PORT_CLK5                     ; PORT_UNUSED                   ; Untyped                 ;
; PORT_CLK6                     ; PORT_UNUSED                   ; Untyped                 ;
; PORT_CLK7                     ; PORT_UNUSED                   ; Untyped                 ;
; PORT_CLK8                     ; PORT_UNUSED                   ; Untyped                 ;
; PORT_CLK9                     ; PORT_UNUSED                   ; Untyped                 ;
; PORT_SCANDATA                 ; PORT_UNUSED                   ; Untyped                 ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                   ; Untyped                 ;
; PORT_SCANDONE                 ; PORT_UNUSED                   ; Untyped                 ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY             ; Untyped                 ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY             ; Untyped                 ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                   ; Untyped                 ;
; PORT_CLKLOSS                  ; PORT_UNUSED                   ; Untyped                 ;
; PORT_INCLK1                   ; PORT_UNUSED                   ; Untyped                 ;
; PORT_INCLK0                   ; PORT_USED                     ; Untyped                 ;
; PORT_FBIN                     ; PORT_UNUSED                   ; Untyped                 ;
; PORT_PLLENA                   ; PORT_UNUSED                   ; Untyped                 ;
; PORT_CLKSWITCH                ; PORT_UNUSED                   ; Untyped                 ;
; PORT_ARESET                   ; PORT_USED                     ; Untyped                 ;
; PORT_PFDENA                   ; PORT_UNUSED                   ; Untyped                 ;
; PORT_SCANCLK                  ; PORT_UNUSED                   ; Untyped                 ;
; PORT_SCANACLR                 ; PORT_UNUSED                   ; Untyped                 ;
; PORT_SCANREAD                 ; PORT_UNUSED                   ; Untyped                 ;
; PORT_SCANWRITE                ; PORT_UNUSED                   ; Untyped                 ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY             ; Untyped                 ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY             ; Untyped                 ;
; PORT_LOCKED                   ; PORT_USED                     ; Untyped                 ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                   ; Untyped                 ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY             ; Untyped                 ;
; PORT_PHASEDONE                ; PORT_UNUSED                   ; Untyped                 ;
; PORT_PHASESTEP                ; PORT_UNUSED                   ; Untyped                 ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                   ; Untyped                 ;
; PORT_SCANCLKENA               ; PORT_UNUSED                   ; Untyped                 ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                   ; Untyped                 ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY             ; Untyped                 ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY             ; Untyped                 ;
; M_TEST_SOURCE                 ; 5                             ; Untyped                 ;
; C0_TEST_SOURCE                ; 5                             ; Untyped                 ;
; C1_TEST_SOURCE                ; 5                             ; Untyped                 ;
; C2_TEST_SOURCE                ; 5                             ; Untyped                 ;
; C3_TEST_SOURCE                ; 5                             ; Untyped                 ;
; C4_TEST_SOURCE                ; 5                             ; Untyped                 ;
; C5_TEST_SOURCE                ; 5                             ; Untyped                 ;
; C6_TEST_SOURCE                ; 5                             ; Untyped                 ;
; C7_TEST_SOURCE                ; 5                             ; Untyped                 ;
; C8_TEST_SOURCE                ; 5                             ; Untyped                 ;
; C9_TEST_SOURCE                ; 5                             ; Untyped                 ;
; CBXI_PARAMETER                ; pll_quartus_altpll            ; Untyped                 ;
; VCO_FREQUENCY_CONTROL         ; AUTO                          ; Untyped                 ;
; VCO_PHASE_SHIFT_STEP          ; 0                             ; Untyped                 ;
; WIDTH_CLOCK                   ; 5                             ; Signed Integer          ;
; WIDTH_PHASECOUNTERSELECT      ; 4                             ; Untyped                 ;
; USING_FBMIMICBIDIR_PORT       ; OFF                           ; Untyped                 ;
; DEVICE_FAMILY                 ; MAX 10                        ; Untyped                 ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                        ; Untyped                 ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                           ; Untyped                 ;
; AUTO_CARRY_CHAINS             ; ON                            ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS          ; OFF                           ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS           ; ON                            ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS        ; OFF                           ; IGNORE_CASCADE          ;
+-------------------------------+-------------------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: instructionbusmux:instr_mux ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; imemory_words  ; 1024  ; Signed Integer                                  ;
; dmemory_words  ; 1024  ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iram_quartus:iram_quartus_inst|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------------------+----------------------------+
; Parameter Name                     ; Value                                     ; Type                       ;
+------------------------------------+-------------------------------------------+----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                         ; Untyped                    ;
; AUTO_CARRY_CHAINS                  ; ON                                        ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                                       ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                ; ON                                        ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                       ; IGNORE_CASCADE             ;
; WIDTH_BYTEENA                      ; 1                                         ; Untyped                    ;
; OPERATION_MODE                     ; SINGLE_PORT                               ; Untyped                    ;
; WIDTH_A                            ; 32                                        ; Signed Integer             ;
; WIDTHAD_A                          ; 10                                        ; Signed Integer             ;
; NUMWORDS_A                         ; 1024                                      ; Signed Integer             ;
; OUTDATA_REG_A                      ; UNREGISTERED                              ; Untyped                    ;
; ADDRESS_ACLR_A                     ; NONE                                      ; Untyped                    ;
; OUTDATA_ACLR_A                     ; NONE                                      ; Untyped                    ;
; WRCONTROL_ACLR_A                   ; NONE                                      ; Untyped                    ;
; INDATA_ACLR_A                      ; NONE                                      ; Untyped                    ;
; BYTEENA_ACLR_A                     ; NONE                                      ; Untyped                    ;
; WIDTH_B                            ; 1                                         ; Signed Integer             ;
; WIDTHAD_B                          ; 1                                         ; Signed Integer             ;
; NUMWORDS_B                         ; 0                                         ; Signed Integer             ;
; INDATA_REG_B                       ; CLOCK1                                    ; Untyped                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                    ; Untyped                    ;
; RDCONTROL_REG_B                    ; CLOCK1                                    ; Untyped                    ;
; ADDRESS_REG_B                      ; CLOCK1                                    ; Untyped                    ;
; OUTDATA_REG_B                      ; UNREGISTERED                              ; Untyped                    ;
; BYTEENA_REG_B                      ; CLOCK1                                    ; Untyped                    ;
; INDATA_ACLR_B                      ; NONE                                      ; Untyped                    ;
; WRCONTROL_ACLR_B                   ; NONE                                      ; Untyped                    ;
; ADDRESS_ACLR_B                     ; NONE                                      ; Untyped                    ;
; OUTDATA_ACLR_B                     ; NONE                                      ; Untyped                    ;
; RDCONTROL_ACLR_B                   ; NONE                                      ; Untyped                    ;
; BYTEENA_ACLR_B                     ; NONE                                      ; Untyped                    ;
; WIDTH_BYTEENA_A                    ; 4                                         ; Signed Integer             ;
; WIDTH_BYTEENA_B                    ; 1                                         ; Signed Integer             ;
; RAM_BLOCK_TYPE                     ; AUTO                                      ; Untyped                    ;
; BYTE_SIZE                          ; 8                                         ; Signed Integer             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                 ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                      ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                      ; Untyped                    ;
; INIT_FILE                          ; ../../software/uart/quartus_main_uart.hex ; Untyped                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                                    ; Untyped                    ;
; MAXIMUM_DEPTH                      ; 0                                         ; Signed Integer             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                    ; Untyped                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                    ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                    ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                    ; Untyped                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                           ; Untyped                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                           ; Untyped                    ;
; ENABLE_ECC                         ; FALSE                                     ; Untyped                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                     ; Untyped                    ;
; WIDTH_ECCSTATUS                    ; 3                                         ; Signed Integer             ;
; DEVICE_FAMILY                      ; MAX 10                                    ; Untyped                    ;
; CBXI_PARAMETER                     ; altsyncram_it04                           ; Untyped                    ;
+------------------------------------+-------------------------------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: dmemory:dmem ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; memory_words   ; 1024  ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:myRiscv ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; imemory_words  ; 1024  ; Signed Integer                   ;
; dmemory_words  ; 1024  ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gpio:generic_gpio ;
+-----------------+----------+-----------------------------------+
; Parameter Name  ; Value    ; Type                              ;
+-----------------+----------+-----------------------------------+
; my_chipselect   ; 10       ; Unsigned Binary                   ;
; my_word_address ; 00010000 ; Unsigned Binary                   ;
+-----------------+----------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                          ;
+-------------------------------------------------+-------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                 ; Type           ;
+-------------------------------------------------+-------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                         ; String         ;
; sld_node_info                                   ; 805334528                                             ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                       ; String         ;
; SLD_IP_VERSION                                  ; 6                                                     ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                     ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                     ; Signed Integer ;
; sld_data_bits                                   ; 4                                                     ; Untyped        ;
; sld_trigger_bits                                ; 4                                                     ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                    ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                 ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                 ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                     ; Untyped        ;
; sld_sample_depth                                ; 2048                                                  ; Untyped        ;
; sld_segment_size                                ; 2048                                                  ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                  ; Untyped        ;
; sld_state_bits                                  ; 2                                                     ; Untyped        ;
; sld_buffer_full_stop                            ; 0                                                     ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                     ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                     ; Signed Integer ;
; sld_trigger_level                               ; 1                                                     ; Untyped        ;
; sld_trigger_in_enabled                          ; 1                                                     ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                     ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                     ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                     ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                     ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                              ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                     ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                     ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                     ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                     ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                     ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                  ; String         ;
; sld_inversion_mask_length                       ; 28                                                    ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000000                          ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                     ; Untyped        ;
; sld_state_flow_mgr_entity                       ; sld_reserved_de10_lite_auto_signaltap_0_flow_mgr_c90c ; Untyped        ;
; sld_state_flow_use_generated                    ; 1                                                     ; Untyped        ;
; sld_current_resource_width                      ; 0                                                     ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                   ; Untyped        ;
; sld_storage_qualifier_bits                      ; 4                                                     ; Untyped        ;
; sld_storage_qualifier_gap_record                ; 1                                                     ; Untyped        ;
; sld_storage_qualifier_mode                      ; PORT                                                  ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                     ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 1                                                     ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                 ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                     ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                     ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                     ; Signed Integer ;
+-------------------------------------------------+-------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: core:myRiscv|register_file:registers|altsyncram:ram_rtl_0 ;
+------------------------------------+--------------------------------------------------+--------------------+
; Parameter Name                     ; Value                                            ; Type               ;
+------------------------------------+--------------------------------------------------+--------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                ; Untyped            ;
; AUTO_CARRY_CHAINS                  ; ON                                               ; AUTO_CARRY         ;
; IGNORE_CARRY_BUFFERS               ; OFF                                              ; IGNORE_CARRY       ;
; AUTO_CASCADE_CHAINS                ; ON                                               ; AUTO_CASCADE       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                              ; IGNORE_CASCADE     ;
; WIDTH_BYTEENA                      ; 1                                                ; Untyped            ;
; OPERATION_MODE                     ; DUAL_PORT                                        ; Untyped            ;
; WIDTH_A                            ; 32                                               ; Untyped            ;
; WIDTHAD_A                          ; 5                                                ; Untyped            ;
; NUMWORDS_A                         ; 32                                               ; Untyped            ;
; OUTDATA_REG_A                      ; UNREGISTERED                                     ; Untyped            ;
; ADDRESS_ACLR_A                     ; NONE                                             ; Untyped            ;
; OUTDATA_ACLR_A                     ; NONE                                             ; Untyped            ;
; WRCONTROL_ACLR_A                   ; NONE                                             ; Untyped            ;
; INDATA_ACLR_A                      ; NONE                                             ; Untyped            ;
; BYTEENA_ACLR_A                     ; NONE                                             ; Untyped            ;
; WIDTH_B                            ; 32                                               ; Untyped            ;
; WIDTHAD_B                          ; 5                                                ; Untyped            ;
; NUMWORDS_B                         ; 32                                               ; Untyped            ;
; INDATA_REG_B                       ; CLOCK1                                           ; Untyped            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                           ; Untyped            ;
; RDCONTROL_REG_B                    ; CLOCK1                                           ; Untyped            ;
; ADDRESS_REG_B                      ; CLOCK0                                           ; Untyped            ;
; OUTDATA_REG_B                      ; UNREGISTERED                                     ; Untyped            ;
; BYTEENA_REG_B                      ; CLOCK1                                           ; Untyped            ;
; INDATA_ACLR_B                      ; NONE                                             ; Untyped            ;
; WRCONTROL_ACLR_B                   ; NONE                                             ; Untyped            ;
; ADDRESS_ACLR_B                     ; NONE                                             ; Untyped            ;
; OUTDATA_ACLR_B                     ; NONE                                             ; Untyped            ;
; RDCONTROL_ACLR_B                   ; NONE                                             ; Untyped            ;
; BYTEENA_ACLR_B                     ; NONE                                             ; Untyped            ;
; WIDTH_BYTEENA_A                    ; 1                                                ; Untyped            ;
; WIDTH_BYTEENA_B                    ; 1                                                ; Untyped            ;
; RAM_BLOCK_TYPE                     ; AUTO                                             ; Untyped            ;
; BYTE_SIZE                          ; 8                                                ; Untyped            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                         ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                             ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                             ; Untyped            ;
; INIT_FILE                          ; db/de10_lite.ram0_register_file_87c776fc.hdl.mif ; Untyped            ;
; INIT_FILE_LAYOUT                   ; PORT_A                                           ; Untyped            ;
; MAXIMUM_DEPTH                      ; 0                                                ; Untyped            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                           ; Untyped            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                           ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                           ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                           ; Untyped            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                  ; Untyped            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                  ; Untyped            ;
; ENABLE_ECC                         ; FALSE                                            ; Untyped            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                            ; Untyped            ;
; WIDTH_ECCSTATUS                    ; 3                                                ; Untyped            ;
; DEVICE_FAMILY                      ; MAX 10                                           ; Untyped            ;
; CBXI_PARAMETER                     ; altsyncram_jhl1                                  ; Untyped            ;
+------------------------------------+--------------------------------------------------+--------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: core:myRiscv|register_file:registers|altsyncram:ram_rtl_1 ;
+------------------------------------+--------------------------------------------------+--------------------+
; Parameter Name                     ; Value                                            ; Type               ;
+------------------------------------+--------------------------------------------------+--------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                ; Untyped            ;
; AUTO_CARRY_CHAINS                  ; ON                                               ; AUTO_CARRY         ;
; IGNORE_CARRY_BUFFERS               ; OFF                                              ; IGNORE_CARRY       ;
; AUTO_CASCADE_CHAINS                ; ON                                               ; AUTO_CASCADE       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                              ; IGNORE_CASCADE     ;
; WIDTH_BYTEENA                      ; 1                                                ; Untyped            ;
; OPERATION_MODE                     ; DUAL_PORT                                        ; Untyped            ;
; WIDTH_A                            ; 32                                               ; Untyped            ;
; WIDTHAD_A                          ; 5                                                ; Untyped            ;
; NUMWORDS_A                         ; 32                                               ; Untyped            ;
; OUTDATA_REG_A                      ; UNREGISTERED                                     ; Untyped            ;
; ADDRESS_ACLR_A                     ; NONE                                             ; Untyped            ;
; OUTDATA_ACLR_A                     ; NONE                                             ; Untyped            ;
; WRCONTROL_ACLR_A                   ; NONE                                             ; Untyped            ;
; INDATA_ACLR_A                      ; NONE                                             ; Untyped            ;
; BYTEENA_ACLR_A                     ; NONE                                             ; Untyped            ;
; WIDTH_B                            ; 32                                               ; Untyped            ;
; WIDTHAD_B                          ; 5                                                ; Untyped            ;
; NUMWORDS_B                         ; 32                                               ; Untyped            ;
; INDATA_REG_B                       ; CLOCK1                                           ; Untyped            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                           ; Untyped            ;
; RDCONTROL_REG_B                    ; CLOCK1                                           ; Untyped            ;
; ADDRESS_REG_B                      ; CLOCK0                                           ; Untyped            ;
; OUTDATA_REG_B                      ; UNREGISTERED                                     ; Untyped            ;
; BYTEENA_REG_B                      ; CLOCK1                                           ; Untyped            ;
; INDATA_ACLR_B                      ; NONE                                             ; Untyped            ;
; WRCONTROL_ACLR_B                   ; NONE                                             ; Untyped            ;
; ADDRESS_ACLR_B                     ; NONE                                             ; Untyped            ;
; OUTDATA_ACLR_B                     ; NONE                                             ; Untyped            ;
; RDCONTROL_ACLR_B                   ; NONE                                             ; Untyped            ;
; BYTEENA_ACLR_B                     ; NONE                                             ; Untyped            ;
; WIDTH_BYTEENA_A                    ; 1                                                ; Untyped            ;
; WIDTH_BYTEENA_B                    ; 1                                                ; Untyped            ;
; RAM_BLOCK_TYPE                     ; AUTO                                             ; Untyped            ;
; BYTE_SIZE                          ; 8                                                ; Untyped            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                         ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                             ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                             ; Untyped            ;
; INIT_FILE                          ; db/de10_lite.ram0_register_file_87c776fc.hdl.mif ; Untyped            ;
; INIT_FILE_LAYOUT                   ; PORT_A                                           ; Untyped            ;
; MAXIMUM_DEPTH                      ; 0                                                ; Untyped            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                           ; Untyped            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                           ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                           ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                           ; Untyped            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                  ; Untyped            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                  ; Untyped            ;
; ENABLE_ECC                         ; FALSE                                            ; Untyped            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                            ; Untyped            ;
; WIDTH_ECCSTATUS                    ; 3                                                ; Untyped            ;
; DEVICE_FAMILY                      ; MAX 10                                           ; Untyped            ;
; CBXI_PARAMETER                     ; altsyncram_jhl1                                  ; Untyped            ;
+------------------------------------+--------------------------------------------------+--------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dmemory:dmem|altsyncram:ram_block_rtl_0 ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                      ;
; WIDTH_A                            ; 32                   ; Untyped                      ;
; WIDTHAD_A                          ; 10                   ; Untyped                      ;
; NUMWORDS_A                         ; 1024                 ; Untyped                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 1                    ; Untyped                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                      ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_ls31      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: core:myRiscv|M:M_0|lpm_mult:Mult1 ;
+------------------------------------------------+----------+------------------------+
; Parameter Name                                 ; Value    ; Type                   ;
+------------------------------------------------+----------+------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE         ;
; LPM_WIDTHA                                     ; 32       ; Untyped                ;
; LPM_WIDTHB                                     ; 32       ; Untyped                ;
; LPM_WIDTHP                                     ; 64       ; Untyped                ;
; LPM_WIDTHR                                     ; 64       ; Untyped                ;
; LPM_WIDTHS                                     ; 1        ; Untyped                ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                ;
; LPM_PIPELINE                                   ; 0        ; Untyped                ;
; LATENCY                                        ; 0        ; Untyped                ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                ;
; USE_EAB                                        ; OFF      ; Untyped                ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                ;
; CBXI_PARAMETER                                 ; mult_tns ; Untyped                ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                ;
+------------------------------------------------+----------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: core:myRiscv|M:M_0|lpm_mult:Mult0 ;
+------------------------------------------------+----------+------------------------+
; Parameter Name                                 ; Value    ; Type                   ;
+------------------------------------------------+----------+------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE         ;
; LPM_WIDTHA                                     ; 32       ; Untyped                ;
; LPM_WIDTHB                                     ; 32       ; Untyped                ;
; LPM_WIDTHP                                     ; 64       ; Untyped                ;
; LPM_WIDTHR                                     ; 64       ; Untyped                ;
; LPM_WIDTHS                                     ; 1        ; Untyped                ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                ;
; LPM_PIPELINE                                   ; 0        ; Untyped                ;
; LATENCY                                        ; 0        ; Untyped                ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                ;
; USE_EAB                                        ; OFF      ; Untyped                ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                ;
; CBXI_PARAMETER                                 ; mult_qgs ; Untyped                ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                ;
+------------------------------------------------+----------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: core:myRiscv|M:M_0|lpm_divide:Div0 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                   ;
; LPM_WIDTHD             ; 32             ; Untyped                                   ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                   ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_vco ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: core:myRiscv|M:M_0|lpm_divide:Mod1 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                   ;
; LPM_WIDTHD             ; 32             ; Untyped                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_anl ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: core:myRiscv|M:M_0|lpm_divide:Mod0 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                   ;
; LPM_WIDTHD             ; 32             ; Untyped                                   ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                   ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_25o ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: core:myRiscv|M:M_0|lpm_divide:Div1 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                   ;
; LPM_WIDTHD             ; 32             ; Untyped                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_7vl ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                               ;
+-------------------------------+--------------------------------------------+
; Name                          ; Value                                      ;
+-------------------------------+--------------------------------------------+
; Number of entity instances    ; 1                                          ;
; Entity Instance               ; pll_quartus:pll_ip|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                     ;
;     -- PLL_TYPE               ; AUTO                                       ;
;     -- PRIMARY_CLOCK          ; INCLK0                                     ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                      ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                          ;
;     -- VCO_MULTIPLY_BY        ; 0                                          ;
;     -- VCO_DIVIDE_BY          ; 0                                          ;
+-------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                           ;
+-------------------------------------------+----------------------------------------------------------------+
; Name                                      ; Value                                                          ;
+-------------------------------------------+----------------------------------------------------------------+
; Number of entity instances                ; 4                                                              ;
; Entity Instance                           ; iram_quartus:iram_quartus_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                    ;
;     -- WIDTH_A                            ; 32                                                             ;
;     -- NUMWORDS_A                         ; 1024                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                   ;
;     -- WIDTH_B                            ; 1                                                              ;
;     -- NUMWORDS_B                         ; 0                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                      ;
; Entity Instance                           ; core:myRiscv|register_file:registers|altsyncram:ram_rtl_0      ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                      ;
;     -- WIDTH_A                            ; 32                                                             ;
;     -- NUMWORDS_A                         ; 32                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                   ;
;     -- WIDTH_B                            ; 32                                                             ;
;     -- NUMWORDS_B                         ; 32                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                       ;
; Entity Instance                           ; core:myRiscv|register_file:registers|altsyncram:ram_rtl_1      ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                      ;
;     -- WIDTH_A                            ; 32                                                             ;
;     -- NUMWORDS_A                         ; 32                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                   ;
;     -- WIDTH_B                            ; 32                                                             ;
;     -- NUMWORDS_B                         ; 32                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                       ;
; Entity Instance                           ; dmemory:dmem|altsyncram:ram_block_rtl_0                        ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                    ;
;     -- WIDTH_A                            ; 32                                                             ;
;     -- NUMWORDS_A                         ; 1024                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                   ;
;     -- WIDTH_B                            ; 1                                                              ;
;     -- NUMWORDS_B                         ; 1                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                      ;
+-------------------------------------------+----------------------------------------------------------------+


+---------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                            ;
+---------------------------------------+-----------------------------------+
; Name                                  ; Value                             ;
+---------------------------------------+-----------------------------------+
; Number of entity instances            ; 2                                 ;
; Entity Instance                       ; core:myRiscv|M:M_0|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 32                                ;
;     -- LPM_WIDTHB                     ; 32                                ;
;     -- LPM_WIDTHP                     ; 64                                ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                ;
;     -- USE_EAB                        ; OFF                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                ;
; Entity Instance                       ; core:myRiscv|M:M_0|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 32                                ;
;     -- LPM_WIDTHB                     ; 32                                ;
;     -- LPM_WIDTHP                     ; 64                                ;
;     -- LPM_REPRESENTATION             ; SIGNED                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                ;
;     -- USE_EAB                        ; OFF                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                ;
+---------------------------------------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart:uart_inst"                                                                       ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; tx_cmp ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rx_cmp ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "gpio:generic_gpio"                                                                              ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; daddress[30..10] ; Input  ; Info     ; Stuck at GND                                                                        ;
; input[31..4]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; output[31..8]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:myRiscv|decoder:decoder0"                                                                 ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; dmemory.bus_lag ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:myRiscv"                                                                                     ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; daddress[30..10]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; interrupts[30..25] ; Input  ; Info     ; Stuck at GND                                                                        ;
; interrupts[17..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; state              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "iram_quartus:iram_quartus_inst" ;
+---------+-------+----------+-------------------------------+
; Port    ; Type  ; Severity ; Details                       ;
+---------+-------+----------+-------------------------------+
; byteena ; Input ; Info     ; Stuck at VCC                  ;
; data    ; Input ; Info     ; Stuck at GND                  ;
; wren    ; Input ; Info     ; Stuck at GND                  ;
+---------+-------+----------+-------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll_quartus:pll_ip"                                                                   ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; areset ; Input  ; Info     ; Stuck at GND                                                                        ;
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 4                   ; 4                ; 2048         ; 1        ; input port             ; state-based          ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                                  ;
+----------------+-------------+-------+-------+------------+-----------------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                            ;
+----------------+-------------+-------+-------+------------+-----------------------------------------------------------------------------------------------+
; 0              ; 1           ; 32    ; 1024  ; Read/Write ; iram_quartus:iram_quartus_inst|altsyncram:altsyncram_component|altsyncram_it04:auto_generated ;
+----------------+-------------+-------+-------+------------+-----------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 180                         ;
; cycloneiii_ff         ; 888                         ;
;     CLR               ; 233                         ;
;     ENA               ; 118                         ;
;     ENA CLR           ; 375                         ;
;     ENA CLR SCLR SLD  ; 28                          ;
;     ENA CLR SLD       ; 10                          ;
;     ENA SCLR          ; 5                           ;
;     SCLR              ; 32                          ;
;     SLD               ; 1                           ;
;     plain             ; 86                          ;
; cycloneiii_io_obuf    ; 35                          ;
; cycloneiii_lcell_comb ; 7586                        ;
;     arith             ; 2832                        ;
;         2 data inputs ; 146                         ;
;         3 data inputs ; 2686                        ;
;     normal            ; 4754                        ;
;         0 data inputs ; 126                         ;
;         1 data inputs ; 58                          ;
;         2 data inputs ; 223                         ;
;         3 data inputs ; 899                         ;
;         4 data inputs ; 3448                        ;
; cycloneiii_mac_mult   ; 8                           ;
; cycloneiii_mac_out    ; 8                           ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 128                         ;
;                       ;                             ;
; Max LUT depth         ; 148.00                      ;
; Average LUT depth     ; 86.08                       ;
+-----------------------+-----------------------------+


+--------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0 ;
+-----------------------+--------------------------------------------------------+
; Type                  ; Count                                                  ;
+-----------------------+--------------------------------------------------------+
; boundary_port         ; 104                                                    ;
; cycloneiii_ff         ; 382                                                    ;
;     CLR               ; 59                                                     ;
;     ENA               ; 121                                                    ;
;     ENA CLR           ; 80                                                     ;
;     ENA SCLR SLD      ; 36                                                     ;
;     ENA SLD           ; 12                                                     ;
;     SLD               ; 8                                                      ;
;     plain             ; 66                                                     ;
; cycloneiii_lcell_comb ; 348                                                    ;
;     arith             ; 71                                                     ;
;         2 data inputs ; 71                                                     ;
;     normal            ; 277                                                    ;
;         0 data inputs ; 5                                                      ;
;         1 data inputs ; 16                                                     ;
;         2 data inputs ; 34                                                     ;
;         3 data inputs ; 113                                                    ;
;         4 data inputs ; 109                                                    ;
; cycloneiii_ram_block  ; 5                                                      ;
;                       ;                                                        ;
; Max LUT depth         ; 6.00                                                   ;
; Average LUT depth     ; 2.26                                                   ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; boundary_port         ; 173                                      ;
; cycloneiii_ff         ; 118                                      ;
;     CLR               ; 6                                        ;
;     ENA               ; 16                                       ;
;     ENA CLR           ; 50                                       ;
;     ENA CLR SLD       ; 9                                        ;
;     ENA SCLR          ; 5                                        ;
;     ENA SLD           ; 9                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; cycloneiii_lcell_comb ; 183                                      ;
;     arith             ; 8                                        ;
;         2 data inputs ; 8                                        ;
;     normal            ; 175                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 6                                        ;
;         2 data inputs ; 24                                       ;
;         3 data inputs ; 78                                       ;
;         4 data inputs ; 66                                       ;
;                       ;                                          ;
; Max LUT depth         ; 4.00                                     ;
; Average LUT depth     ; 1.87                                     ;
+-----------------------+------------------------------------------+


+-----------------------------------------------+
; Elapsed Time Per Partition                    ;
+--------------------------------+--------------+
; Partition Name                 ; Elapsed Time ;
+--------------------------------+--------------+
; Top                            ; 00:00:23     ;
; sld_signaltap:auto_signaltap_0 ; 00:00:01     ;
; sld_hub:auto_hub               ; 00:00:00     ;
+--------------------------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                      ;
+--------------------------+---------------+-----------+--------------------------------+-------------------+-----------------------------------------------------------------------------------------------+---------+
; Name                     ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                             ; Details ;
+--------------------------+---------------+-----------+--------------------------------+-------------------+-----------------------------------------------------------------------------------------------+---------+
; ARDUINO_IO[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ARDUINO_IO[0]                                                                                 ; N/A     ;
; ARDUINO_IO[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ARDUINO_IO[0]                                                                                 ; N/A     ;
; ARDUINO_IO[0]~direct     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ARDUINO_IO[0]                                                                                 ; N/A     ;
; ARDUINO_IO[0]~direct     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ARDUINO_IO[0]                                                                                 ; N/A     ;
; pll_quartus:pll_ip|c0    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pll_quartus:pll_ip|altpll:altpll_component|pll_quartus_altpll:auto_generated|wire_pll1_clk[0] ; N/A     ;
; uart:uart_inst|clk_baud  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pll_quartus:pll_ip|altpll:altpll_component|pll_quartus_altpll:auto_generated|wire_pll1_clk[1] ; N/A     ;
; uart:uart_inst|clk_baud  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pll_quartus:pll_ip|altpll:altpll_component|pll_quartus_altpll:auto_generated|wire_pll1_clk[1] ; N/A     ;
; uart:uart_inst|rx        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ARDUINO_IO[0]                                                                                 ; N/A     ;
; uart:uart_inst|rx        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ARDUINO_IO[0]                                                                                 ; N/A     ;
; auto_signaltap_0|gnd     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                           ; N/A     ;
; auto_signaltap_0|gnd     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                           ; N/A     ;
; auto_signaltap_0|gnd     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                           ; N/A     ;
; auto_signaltap_0|gnd     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                           ; N/A     ;
; auto_signaltap_0|gnd     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                           ; N/A     ;
; auto_signaltap_0|gnd     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                           ; N/A     ;
; auto_signaltap_0|gnd     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                           ; N/A     ;
; auto_signaltap_0|gnd     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                           ; N/A     ;
; auto_signaltap_0|gnd     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                           ; N/A     ;
; auto_signaltap_0|gnd     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                           ; N/A     ;
; auto_signaltap_0|gnd     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                           ; N/A     ;
; auto_signaltap_0|gnd     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                           ; N/A     ;
; auto_signaltap_0|gnd     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                           ; N/A     ;
; auto_signaltap_0|gnd     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                           ; N/A     ;
; auto_signaltap_0|gnd     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                           ; N/A     ;
; auto_signaltap_0|gnd     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                           ; N/A     ;
; auto_signaltap_0|gnd     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                           ; N/A     ;
; auto_signaltap_0|gnd     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                           ; N/A     ;
; auto_signaltap_0|vcc     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                           ; N/A     ;
; auto_signaltap_0|vcc     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                           ; N/A     ;
; auto_signaltap_0|vcc     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                           ; N/A     ;
; auto_signaltap_0|vcc     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                           ; N/A     ;
; auto_signaltap_0|vcc     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                           ; N/A     ;
; auto_signaltap_0|vcc     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                           ; N/A     ;
; auto_signaltap_0|vcc     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                           ; N/A     ;
; auto_signaltap_0|vcc     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                           ; N/A     ;
; auto_signaltap_0|vcc     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                           ; N/A     ;
; auto_signaltap_0|vcc     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                           ; N/A     ;
; auto_signaltap_0|vcc     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                           ; N/A     ;
; auto_signaltap_0|vcc     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                           ; N/A     ;
; auto_signaltap_0|vcc     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                           ; N/A     ;
; auto_signaltap_0|vcc     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                           ; N/A     ;
; uart:uart_inst|interrupt ; post-fitting  ; connected ; Top                            ; post-synthesis    ; uart:uart_inst|interrupt                                                                      ; N/A     ;
; uart:uart_inst|interrupt ; post-fitting  ; connected ; Top                            ; post-synthesis    ; uart:uart_inst|interrupt                                                                      ; N/A     ;
+--------------------------+---------------+-----------+--------------------------------+-------------------+-----------------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Sun Apr 25 15:14:24 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off de10_lite -c de10_lite
Warning (125092): Tcl Script File ../../../../memory/iram_quartus.qip not found
    Info (125063): set_global_assignment -name QIP_FILE ../../../../memory/iram_quartus.qip
Warning (125092): Tcl Script File pll.qip not found
    Info (125063): set_global_assignment -name QIP_FILE pll.qip
Warning (125092): Tcl Script File tb_ram.qip not found
    Info (125063): set_global_assignment -name QIP_FILE tb_ram.qip
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/gpio/gpio.vhd
    Info (12022): Found design unit 1: gpio-RTL File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/gpio/gpio.vhd Line: 44
    Info (12023): Found entity 1: gpio File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/gpio/gpio.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/pll/pll_quartus.vhd
    Info (12022): Found design unit 1: pll_quartus-SYN File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/pll/pll_quartus.vhd Line: 55
    Info (12023): Found entity 1: pll_quartus File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/pll/pll_quartus.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/disp7seg/display_dec.vhd
    Info (12022): Found design unit 1: display_dec-behaviour File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/disp7seg/display_dec.vhd Line: 20
    Info (12023): Found entity 1: display_dec File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/disp7seg/display_dec.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/uart.vhd
    Info (12022): Found design unit 1: uart-RTL File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/uart.vhd Line: 26
    Info (12023): Found entity 1: uart File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/uart.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/hillerr/Downloads/riscv-multicycle-master (1)/memory/periphdatabusmux.vhd
    Info (12022): Found design unit 1: periphdatabusmux-RTL File: /home/hillerr/Downloads/riscv-multicycle-master (1)/memory/periphdatabusmux.vhd Line: 26
    Info (12023): Found entity 1: periphdatabusmux File: /home/hillerr/Downloads/riscv-multicycle-master (1)/memory/periphdatabusmux.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/timer/Timer.vhd
    Info (12022): Found design unit 1: Timer-RTL File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/timer/Timer.vhd Line: 25
    Info (12023): Found entity 1: Timer File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/timer/Timer.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/hillerr/Downloads/riscv-multicycle-master (1)/core/csr.vhd
    Info (12022): Found design unit 1: csr-RTL File: /home/hillerr/Downloads/riscv-multicycle-master (1)/core/csr.vhd Line: 25
    Info (12023): Found entity 1: csr File: /home/hillerr/Downloads/riscv-multicycle-master (1)/core/csr.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /home/hillerr/Downloads/riscv-multicycle-master (1)/registers/register_file.vhd
    Info (12022): Found design unit 1: register_file-RTL File: /home/hillerr/Downloads/riscv-multicycle-master (1)/registers/register_file.vhd Line: 24
    Info (12023): Found entity 1: register_file File: /home/hillerr/Downloads/riscv-multicycle-master (1)/registers/register_file.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/hillerr/Downloads/riscv-multicycle-master (1)/memory/instructionbusmux.vhd
    Info (12022): Found design unit 1: instructionbusmux-RTL File: /home/hillerr/Downloads/riscv-multicycle-master (1)/memory/instructionbusmux.vhd Line: 30
    Info (12023): Found entity 1: instructionbusmux File: /home/hillerr/Downloads/riscv-multicycle-master (1)/memory/instructionbusmux.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file /home/hillerr/Downloads/riscv-multicycle-master (1)/memory/databusmux.vhd
    Info (12022): Found design unit 1: databusmux-RTL File: /home/hillerr/Downloads/riscv-multicycle-master (1)/memory/databusmux.vhd Line: 28
    Info (12023): Found entity 1: databusmux File: /home/hillerr/Downloads/riscv-multicycle-master (1)/memory/databusmux.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file /home/hillerr/Downloads/riscv-multicycle-master (1)/memory/iram_quartus.vhd
    Info (12022): Found design unit 1: iram_quartus-SYN File: /home/hillerr/Downloads/riscv-multicycle-master (1)/memory/iram_quartus.vhd Line: 55
    Info (12023): Found entity 1: iram_quartus File: /home/hillerr/Downloads/riscv-multicycle-master (1)/memory/iram_quartus.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /home/hillerr/Downloads/riscv-multicycle-master (1)/memory/dmemory.vhd
    Info (12022): Found design unit 1: dmemory-RTL File: /home/hillerr/Downloads/riscv-multicycle-master (1)/memory/dmemory.vhd Line: 40
    Info (12023): Found entity 1: dmemory File: /home/hillerr/Downloads/riscv-multicycle-master (1)/memory/dmemory.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file /home/hillerr/Downloads/riscv-multicycle-master (1)/decoder/iregister.vhd
    Info (12022): Found design unit 1: iregister-RTL File: /home/hillerr/Downloads/riscv-multicycle-master (1)/decoder/iregister.vhd Line: 43
    Info (12023): Found entity 1: iregister File: /home/hillerr/Downloads/riscv-multicycle-master (1)/decoder/iregister.vhd Line: 18
Info (12021): Found 2 design units, including 0 entities, in source file /home/hillerr/Downloads/riscv-multicycle-master (1)/decoder/decoder_types.vhd
    Info (12022): Found design unit 1: decoder_types File: /home/hillerr/Downloads/riscv-multicycle-master (1)/decoder/decoder_types.vhd Line: 4
    Info (12022): Found design unit 2: decoder_types-body File: /home/hillerr/Downloads/riscv-multicycle-master (1)/decoder/decoder_types.vhd Line: 147
Info (12021): Found 2 design units, including 1 entities, in source file /home/hillerr/Downloads/riscv-multicycle-master (1)/decoder/decoder.vhd
    Info (12022): Found design unit 1: decoder-RTL File: /home/hillerr/Downloads/riscv-multicycle-master (1)/decoder/decoder.vhd Line: 52
    Info (12023): Found entity 1: decoder File: /home/hillerr/Downloads/riscv-multicycle-master (1)/decoder/decoder.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file /home/hillerr/Downloads/riscv-multicycle-master (1)/core/core.vhd
    Info (12022): Found design unit 1: core-RTL File: /home/hillerr/Downloads/riscv-multicycle-master (1)/core/core.vhd Line: 39
    Info (12023): Found entity 1: core File: /home/hillerr/Downloads/riscv-multicycle-master (1)/core/core.vhd Line: 9
Info (12021): Found 2 design units, including 0 entities, in source file /home/hillerr/Downloads/riscv-multicycle-master (1)/alu/m/M_types.vhd
    Info (12022): Found design unit 1: M_types File: /home/hillerr/Downloads/riscv-multicycle-master (1)/alu/m/M_types.vhd Line: 5
    Info (12022): Found design unit 2: M_types-body File: /home/hillerr/Downloads/riscv-multicycle-master (1)/alu/m/M_types.vhd Line: 25
Info (12021): Found 2 design units, including 1 entities, in source file /home/hillerr/Downloads/riscv-multicycle-master (1)/alu/m/M.vhd
    Info (12022): Found design unit 1: M-RTL File: /home/hillerr/Downloads/riscv-multicycle-master (1)/alu/m/M.vhd Line: 14
    Info (12023): Found entity 1: M File: /home/hillerr/Downloads/riscv-multicycle-master (1)/alu/m/M.vhd Line: 7
Info (12021): Found 2 design units, including 0 entities, in source file /home/hillerr/Downloads/riscv-multicycle-master (1)/alu/alu_types.vhd
    Info (12022): Found design unit 1: alu_types File: /home/hillerr/Downloads/riscv-multicycle-master (1)/alu/alu_types.vhd Line: 5
    Info (12022): Found design unit 2: alu_types-body File: /home/hillerr/Downloads/riscv-multicycle-master (1)/alu/alu_types.vhd Line: 56
Info (12021): Found 2 design units, including 1 entities, in source file /home/hillerr/Downloads/riscv-multicycle-master (1)/alu/alu.vhd
    Info (12022): Found design unit 1: ULA-RTL File: /home/hillerr/Downloads/riscv-multicycle-master (1)/alu/alu.vhd Line: 14
    Info (12023): Found entity 1: ULA File: /home/hillerr/Downloads/riscv-multicycle-master (1)/alu/alu.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file de0_lite.vhd
    Info (12022): Found design unit 1: de0_lite-rtl File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 79
    Info (12023): Found entity 1: de0_lite File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 14
Info (12127): Elaborating entity "de0_lite" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at de0_lite.vhd(28): used implicit default value for signal "DRAM_ADDR" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 28
Warning (10541): VHDL Signal Declaration warning at de0_lite.vhd(29): used implicit default value for signal "DRAM_BA" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 29
Warning (10541): VHDL Signal Declaration warning at de0_lite.vhd(30): used implicit default value for signal "DRAM_CAS_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 30
Warning (10541): VHDL Signal Declaration warning at de0_lite.vhd(31): used implicit default value for signal "DRAM_CKE" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 31
Warning (10541): VHDL Signal Declaration warning at de0_lite.vhd(32): used implicit default value for signal "DRAM_CLK" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 32
Warning (10541): VHDL Signal Declaration warning at de0_lite.vhd(33): used implicit default value for signal "DRAM_CS_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 33
Warning (10541): VHDL Signal Declaration warning at de0_lite.vhd(35): used implicit default value for signal "DRAM_LDQM" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 35
Warning (10541): VHDL Signal Declaration warning at de0_lite.vhd(36): used implicit default value for signal "DRAM_RAS_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 36
Warning (10541): VHDL Signal Declaration warning at de0_lite.vhd(37): used implicit default value for signal "DRAM_UDQM" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 37
Warning (10541): VHDL Signal Declaration warning at de0_lite.vhd(38): used implicit default value for signal "DRAM_WE_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 38
Warning (10541): VHDL Signal Declaration warning at de0_lite.vhd(58): used implicit default value for signal "VGA_B" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 58
Warning (10541): VHDL Signal Declaration warning at de0_lite.vhd(59): used implicit default value for signal "VGA_G" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 59
Warning (10541): VHDL Signal Declaration warning at de0_lite.vhd(60): used implicit default value for signal "VGA_HS" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 60
Warning (10541): VHDL Signal Declaration warning at de0_lite.vhd(61): used implicit default value for signal "VGA_R" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 61
Warning (10541): VHDL Signal Declaration warning at de0_lite.vhd(62): used implicit default value for signal "VGA_VS" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 62
Warning (10541): VHDL Signal Declaration warning at de0_lite.vhd(65): used implicit default value for signal "GSENSOR_CS_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 65
Warning (10541): VHDL Signal Declaration warning at de0_lite.vhd(67): used implicit default value for signal "GSENSOR_SCLK" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 67
Warning (10541): VHDL Signal Declaration warning at de0_lite.vhd(105): used implicit default value for signal "ddata_r_sdram" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 105
Warning (10036): Verilog HDL or VHDL warning at de0_lite.vhd(109): object "locked_sig" assigned a value but never read File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 109
Warning (10036): Verilog HDL or VHDL warning at de0_lite.vhd(112): object "state" assigned a value but never read File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 112
Warning (10036): Verilog HDL or VHDL warning at de0_lite.vhd(124): object "tx_cmp" assigned a value but never read File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 124
Warning (10036): Verilog HDL or VHDL warning at de0_lite.vhd(126): object "rx_cmp" assigned a value but never read File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 126
Warning (10631): VHDL Process Statement warning at de0_lite.vhd(365): inferring latch(es) for signal or variable "ddata_r_uart", which holds its previous value in one or more paths through the process File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 365
Warning (10873): Using initial value X (don't care) for net "LEDR[8]" at de0_lite.vhd(52) File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 52
Warning (10873): Using initial value X (don't care) for net "gpio_input[31..4]" at de0_lite.vhd(116) File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 116
Warning (10873): Using initial value X (don't care) for net "interrupts[30..25]" at de0_lite.vhd(137) File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 137
Warning (10873): Using initial value X (don't care) for net "interrupts[17..0]" at de0_lite.vhd(137) File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 137
Info (10041): Inferred latch for "ddata_r_uart[8]" at de0_lite.vhd(365) File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 365
Info (10041): Inferred latch for "ddata_r_uart[9]" at de0_lite.vhd(365) File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 365
Info (10041): Inferred latch for "ddata_r_uart[10]" at de0_lite.vhd(365) File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 365
Info (10041): Inferred latch for "ddata_r_uart[11]" at de0_lite.vhd(365) File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 365
Info (10041): Inferred latch for "ddata_r_uart[12]" at de0_lite.vhd(365) File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 365
Info (10041): Inferred latch for "ddata_r_uart[13]" at de0_lite.vhd(365) File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 365
Info (10041): Inferred latch for "ddata_r_uart[14]" at de0_lite.vhd(365) File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 365
Info (10041): Inferred latch for "ddata_r_uart[15]" at de0_lite.vhd(365) File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 365
Info (10041): Inferred latch for "ddata_r_uart[16]" at de0_lite.vhd(365) File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 365
Info (10041): Inferred latch for "ddata_r_uart[17]" at de0_lite.vhd(365) File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 365
Info (10041): Inferred latch for "ddata_r_uart[18]" at de0_lite.vhd(365) File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 365
Info (10041): Inferred latch for "ddata_r_uart[19]" at de0_lite.vhd(365) File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 365
Info (10041): Inferred latch for "ddata_r_uart[20]" at de0_lite.vhd(365) File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 365
Info (10041): Inferred latch for "ddata_r_uart[21]" at de0_lite.vhd(365) File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 365
Info (10041): Inferred latch for "ddata_r_uart[22]" at de0_lite.vhd(365) File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 365
Info (10041): Inferred latch for "ddata_r_uart[23]" at de0_lite.vhd(365) File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 365
Info (10041): Inferred latch for "ddata_r_uart[24]" at de0_lite.vhd(365) File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 365
Info (10041): Inferred latch for "ddata_r_uart[25]" at de0_lite.vhd(365) File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 365
Info (10041): Inferred latch for "ddata_r_uart[26]" at de0_lite.vhd(365) File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 365
Info (10041): Inferred latch for "ddata_r_uart[27]" at de0_lite.vhd(365) File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 365
Info (10041): Inferred latch for "ddata_r_uart[28]" at de0_lite.vhd(365) File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 365
Info (10041): Inferred latch for "ddata_r_uart[29]" at de0_lite.vhd(365) File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 365
Info (10041): Inferred latch for "ddata_r_uart[30]" at de0_lite.vhd(365) File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 365
Info (10041): Inferred latch for "ddata_r_uart[31]" at de0_lite.vhd(365) File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 365
Info (12128): Elaborating entity "pll_quartus" for hierarchy "pll_quartus:pll_ip" File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 145
Info (12128): Elaborating entity "altpll" for hierarchy "pll_quartus:pll_ip|altpll:altpll_component" File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/pll/pll_quartus.vhd Line: 149
Info (12130): Elaborated megafunction instantiation "pll_quartus:pll_ip|altpll:altpll_component" File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/pll/pll_quartus.vhd Line: 149
Info (12133): Instantiated megafunction "pll_quartus:pll_ip|altpll:altpll_component" with the following parameter: File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/pll/pll_quartus.vhd Line: 149
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "50"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "15625"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "3"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll_quartus"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_quartus_altpll.v
    Info (12023): Found entity 1: pll_quartus_altpll File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/db/pll_quartus_altpll.v Line: 31
Info (12128): Elaborating entity "pll_quartus_altpll" for hierarchy "pll_quartus:pll_ip|altpll:altpll_component|pll_quartus_altpll:auto_generated" File: /home/hillerr/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "instructionbusmux" for hierarchy "instructionbusmux:instr_mux" File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 161
Info (12128): Elaborating entity "iram_quartus" for hierarchy "iram_quartus:iram_quartus_inst" File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 175
Info (12128): Elaborating entity "altsyncram" for hierarchy "iram_quartus:iram_quartus_inst|altsyncram:altsyncram_component" File: /home/hillerr/Downloads/riscv-multicycle-master (1)/memory/iram_quartus.vhd Line: 62
Info (12130): Elaborated megafunction instantiation "iram_quartus:iram_quartus_inst|altsyncram:altsyncram_component" File: /home/hillerr/Downloads/riscv-multicycle-master (1)/memory/iram_quartus.vhd Line: 62
Info (12133): Instantiated megafunction "iram_quartus:iram_quartus_inst|altsyncram:altsyncram_component" with the following parameter: File: /home/hillerr/Downloads/riscv-multicycle-master (1)/memory/iram_quartus.vhd Line: 62
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "../../software/uart/quartus_main_uart.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=1"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_it04.tdf
    Info (12023): Found entity 1: altsyncram_it04 File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/db/altsyncram_it04.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_it04" for hierarchy "iram_quartus:iram_quartus_inst|altsyncram:altsyncram_component|altsyncram_it04:auto_generated" File: /home/hillerr/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_iou2.tdf
    Info (12023): Found entity 1: altsyncram_iou2 File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/db/altsyncram_iou2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_iou2" for hierarchy "iram_quartus:iram_quartus_inst|altsyncram:altsyncram_component|altsyncram_it04:auto_generated|altsyncram_iou2:altsyncram1" File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/db/altsyncram_it04.tdf Line: 38
Critical Warning (127003): Can't find Memory Initialization File or Hexadecimal (Intel-Format) File ../../software/uart/quartus_main_uart.hex -- setting all initial values to 0 File: /home/hillerr/Downloads/riscv-multicycle-master (1)/memory/iram_quartus.vhd Line: 62
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "iram_quartus:iram_quartus_inst|altsyncram:altsyncram_component|altsyncram_it04:auto_generated|sld_mod_ram_rom:mgl_prim2" File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/db/altsyncram_it04.tdf Line: 39
Info (12130): Elaborated megafunction instantiation "iram_quartus:iram_quartus_inst|altsyncram:altsyncram_component|altsyncram_it04:auto_generated|sld_mod_ram_rom:mgl_prim2" File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/db/altsyncram_it04.tdf Line: 39
Info (12133): Instantiated megafunction "iram_quartus:iram_quartus_inst|altsyncram:altsyncram_component|altsyncram_it04:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/db/altsyncram_it04.tdf Line: 39
    Info (12134): Parameter "CVALUE" = "00000000000000000000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "822083584"
    Info (12134): Parameter "NUMWORDS" = "1024"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "6"
    Info (12134): Parameter "WIDTH_WORD" = "32"
    Info (12134): Parameter "WIDTHAD" = "10"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "iram_quartus:iram_quartus_inst|altsyncram:altsyncram_component|altsyncram_it04:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: /home/hillerr/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "iram_quartus:iram_quartus_inst|altsyncram:altsyncram_component|altsyncram_it04:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: /home/hillerr/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "iram_quartus:iram_quartus_inst|altsyncram:altsyncram_component|altsyncram_it04:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr" File: /home/hillerr/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 828
Info (12128): Elaborating entity "dmemory" for hierarchy "dmemory:dmem" File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 186
Info (12128): Elaborating entity "databusmux" for hierarchy "databusmux:datamux" File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 207
Info (12128): Elaborating entity "core" for hierarchy "core:myRiscv" File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 236
Info (12128): Elaborating entity "csr" for hierarchy "core:myRiscv|csr:ins_csr" File: /home/hillerr/Downloads/riscv-multicycle-master (1)/core/core.vhd Line: 192
Info (12128): Elaborating entity "iregister" for hierarchy "core:myRiscv|iregister:ins_register" File: /home/hillerr/Downloads/riscv-multicycle-master (1)/core/core.vhd Line: 209
Info (12128): Elaborating entity "register_file" for hierarchy "core:myRiscv|register_file:registers" File: /home/hillerr/Downloads/riscv-multicycle-master (1)/core/core.vhd Line: 226
Info (12128): Elaborating entity "decoder" for hierarchy "core:myRiscv|decoder:decoder0" File: /home/hillerr/Downloads/riscv-multicycle-master (1)/core/core.vhd Line: 253
Warning (10873): Using initial value X (don't care) for net "dmemory.bus_lag" at decoder.vhd(15) File: /home/hillerr/Downloads/riscv-multicycle-master (1)/decoder/decoder.vhd Line: 15
Info (12128): Elaborating entity "ULA" for hierarchy "core:myRiscv|ULA:alu_0" File: /home/hillerr/Downloads/riscv-multicycle-master (1)/core/core.vhd Line: 274
Info (12128): Elaborating entity "M" for hierarchy "core:myRiscv|M:M_0" File: /home/hillerr/Downloads/riscv-multicycle-master (1)/core/core.vhd Line: 290
Info (12128): Elaborating entity "gpio" for hierarchy "gpio:generic_gpio" File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 258
Info (12128): Elaborating entity "uart" for hierarchy "uart:uart_inst" File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 279
Warning (10631): VHDL Process Statement warning at uart.vhd(135): inferring latch(es) for signal or variable "number", which holds its previous value in one or more paths through the process File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/uart.vhd Line: 135
Warning (10631): VHDL Process Statement warning at uart.vhd(135): inferring latch(es) for signal or variable "parity", which holds its previous value in one or more paths through the process File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/uart.vhd Line: 135
Warning (10631): VHDL Process Statement warning at uart.vhd(179): inferring latch(es) for signal or variable "to_tx", which holds its previous value in one or more paths through the process File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/uart.vhd Line: 179
Warning (10631): VHDL Process Statement warning at uart.vhd(179): inferring latch(es) for signal or variable "to_tx_p", which holds its previous value in one or more paths through the process File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/uart.vhd Line: 179
Warning (10631): VHDL Process Statement warning at uart.vhd(179): inferring latch(es) for signal or variable "send_byte_p", which holds its previous value in one or more paths through the process File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/uart.vhd Line: 179
Info (10041): Inferred latch for "send_byte_p" at uart.vhd(179) File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/uart.vhd Line: 179
Info (10041): Inferred latch for "to_tx_p[0]" at uart.vhd(179) File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/uart.vhd Line: 179
Info (10041): Inferred latch for "to_tx_p[1]" at uart.vhd(179) File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/uart.vhd Line: 179
Info (10041): Inferred latch for "to_tx_p[2]" at uart.vhd(179) File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/uart.vhd Line: 179
Info (10041): Inferred latch for "to_tx_p[3]" at uart.vhd(179) File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/uart.vhd Line: 179
Info (10041): Inferred latch for "to_tx_p[4]" at uart.vhd(179) File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/uart.vhd Line: 179
Info (10041): Inferred latch for "to_tx_p[5]" at uart.vhd(179) File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/uart.vhd Line: 179
Info (10041): Inferred latch for "to_tx_p[6]" at uart.vhd(179) File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/uart.vhd Line: 179
Info (10041): Inferred latch for "to_tx_p[7]" at uart.vhd(179) File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/uart.vhd Line: 179
Info (10041): Inferred latch for "to_tx_p[8]" at uart.vhd(179) File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/uart.vhd Line: 179
Info (10041): Inferred latch for "to_tx_p[9]" at uart.vhd(179) File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/uart.vhd Line: 179
Info (10041): Inferred latch for "to_tx_p[10]" at uart.vhd(179) File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/uart.vhd Line: 179
Info (10041): Inferred latch for "to_tx_p[11]" at uart.vhd(179) File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/uart.vhd Line: 179
Info (10041): Inferred latch for "to_tx[0]" at uart.vhd(179) File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/uart.vhd Line: 179
Info (10041): Inferred latch for "to_tx[1]" at uart.vhd(179) File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/uart.vhd Line: 179
Info (10041): Inferred latch for "to_tx[2]" at uart.vhd(179) File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/uart.vhd Line: 179
Info (10041): Inferred latch for "to_tx[3]" at uart.vhd(179) File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/uart.vhd Line: 179
Info (10041): Inferred latch for "to_tx[4]" at uart.vhd(179) File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/uart.vhd Line: 179
Info (10041): Inferred latch for "to_tx[5]" at uart.vhd(179) File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/uart.vhd Line: 179
Info (10041): Inferred latch for "to_tx[6]" at uart.vhd(179) File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/uart.vhd Line: 179
Info (10041): Inferred latch for "to_tx[7]" at uart.vhd(179) File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/uart.vhd Line: 179
Info (10041): Inferred latch for "to_tx[8]" at uart.vhd(179) File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/uart.vhd Line: 179
Info (10041): Inferred latch for "to_tx[9]" at uart.vhd(179) File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/uart.vhd Line: 179
Info (10041): Inferred latch for "to_tx[10]" at uart.vhd(179) File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/uart.vhd Line: 179
Info (10041): Inferred latch for "parity" at uart.vhd(135) File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/uart.vhd Line: 135
Info (10041): Inferred latch for "number[0]" at uart.vhd(135) File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/uart.vhd Line: 135
Info (12128): Elaborating entity "display_dec" for hierarchy "display_dec:seven_seg" File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 294
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_flow_sel_1o31.tdf
    Info (12023): Found entity 1: sld_ela_trigger_flow_sel_1o31 File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/db/sld_ela_trigger_flow_sel_1o31.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_reserved_de10_lite_auto_signaltap_0_flow_mgr_c90c.v
    Info (12023): Found entity 1: sld_reserved_de10_lite_auto_signaltap_0_flow_mgr_c90c File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/db/sld_reserved_de10_lite_auto_signaltap_0_flow_mgr_c90c.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ii14.tdf
    Info (12023): Found entity 1: altsyncram_ii14 File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/db/altsyncram_ii14.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_h7c.tdf
    Info (12023): Found entity 1: mux_h7c File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/db/mux_h7c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_3af.tdf
    Info (12023): Found entity 1: decode_3af File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/db/decode_3af.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_iph.tdf
    Info (12023): Found entity 1: cntr_iph File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/db/cntr_iph.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_frb.tdf
    Info (12023): Found entity 1: cmpr_frb File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/db/cmpr_frb.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_6ki.tdf
    Info (12023): Found entity 1: cntr_6ki File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/db/cntr_6ki.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4rh.tdf
    Info (12023): Found entity 1: cntr_4rh File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/db/cntr_4rh.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_hrb.tdf
    Info (12023): Found entity 1: cmpr_hrb File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/db/cmpr_hrb.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_odi.tdf
    Info (12023): Found entity 1: cntr_odi File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/db/cntr_odi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_drb.tdf
    Info (12023): Found entity 1: cmpr_drb File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/db/cmpr_drb.tdf Line: 23
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2021.04.25.15:14:42 Progress: Loading slde7a58a48/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde7a58a48/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/db/ip/slde7a58a48/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde7a58a48/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/db/ip/slde7a58a48/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde7a58a48/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/db/ip/slde7a58a48/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde7a58a48/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/db/ip/slde7a58a48/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/slde7a58a48/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/db/ip/slde7a58a48/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/db/ip/slde7a58a48/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde7a58a48/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/db/ip/slde7a58a48/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer uart:uart_inst|Mux0 File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/uart.vhd Line: 120
Warning (276020): Inferred RAM node "core:myRiscv|register_file:registers|ram_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (19000): Inferred 3 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "core:myRiscv|register_file:registers|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/de10_lite.ram0_register_file_87c776fc.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "core:myRiscv|register_file:registers|ram_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/de10_lite.ram0_register_file_87c776fc.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "dmemory:dmem|ram_block_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (278001): Inferred 6 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "core:myRiscv|M:M_0|Mult1" File: /home/hillerr/Downloads/riscv-multicycle-master (1)/alu/m/M.vhd Line: 31
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "core:myRiscv|M:M_0|Mult0" File: /home/hillerr/Downloads/riscv-multicycle-master (1)/alu/m/M.vhd Line: 30
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "core:myRiscv|M:M_0|Div0" File: /home/hillerr/Downloads/riscv-multicycle-master (1)/alu/m/M.vhd Line: 33
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "core:myRiscv|M:M_0|Mod1" File: /home/hillerr/Downloads/riscv-multicycle-master (1)/alu/m/M.vhd Line: 37
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "core:myRiscv|M:M_0|Mod0" File: /home/hillerr/Downloads/riscv-multicycle-master (1)/alu/m/M.vhd Line: 36
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "core:myRiscv|M:M_0|Div1" File: /home/hillerr/Downloads/riscv-multicycle-master (1)/alu/m/M.vhd Line: 34
Info (12130): Elaborated megafunction instantiation "core:myRiscv|register_file:registers|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "core:myRiscv|register_file:registers|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/de10_lite.ram0_register_file_87c776fc.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jhl1.tdf
    Info (12023): Found entity 1: altsyncram_jhl1 File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/db/altsyncram_jhl1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "dmemory:dmem|altsyncram:ram_block_rtl_0"
Info (12133): Instantiated megafunction "dmemory:dmem|altsyncram:ram_block_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ls31.tdf
    Info (12023): Found entity 1: altsyncram_ls31 File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/db/altsyncram_ls31.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "core:myRiscv|M:M_0|lpm_mult:Mult1" File: /home/hillerr/Downloads/riscv-multicycle-master (1)/alu/m/M.vhd Line: 31
Info (12133): Instantiated megafunction "core:myRiscv|M:M_0|lpm_mult:Mult1" with the following parameter: File: /home/hillerr/Downloads/riscv-multicycle-master (1)/alu/m/M.vhd Line: 31
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_WIDTHR" = "64"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_tns.tdf
    Info (12023): Found entity 1: mult_tns File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/db/mult_tns.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "core:myRiscv|M:M_0|lpm_mult:Mult0" File: /home/hillerr/Downloads/riscv-multicycle-master (1)/alu/m/M.vhd Line: 30
Info (12133): Instantiated megafunction "core:myRiscv|M:M_0|lpm_mult:Mult0" with the following parameter: File: /home/hillerr/Downloads/riscv-multicycle-master (1)/alu/m/M.vhd Line: 30
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_WIDTHR" = "64"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_qgs.tdf
    Info (12023): Found entity 1: mult_qgs File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/db/mult_qgs.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "core:myRiscv|M:M_0|lpm_divide:Div0" File: /home/hillerr/Downloads/riscv-multicycle-master (1)/alu/m/M.vhd Line: 33
Info (12133): Instantiated megafunction "core:myRiscv|M:M_0|lpm_divide:Div0" with the following parameter: File: /home/hillerr/Downloads/riscv-multicycle-master (1)/alu/m/M.vhd Line: 33
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_vco.tdf
    Info (12023): Found entity 1: lpm_divide_vco File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/db/lpm_divide_vco.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf
    Info (12023): Found entity 1: abs_divider_4dg File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/db/abs_divider_4dg.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_ske.tdf
    Info (12023): Found entity 1: alt_u_div_ske File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/db/alt_u_div_ske.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf
    Info (12023): Found entity 1: add_sub_t3c File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/db/add_sub_t3c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf
    Info (12023): Found entity 1: add_sub_u3c File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/db/add_sub_u3c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_8b9.tdf
    Info (12023): Found entity 1: lpm_abs_8b9 File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/db/lpm_abs_8b9.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "core:myRiscv|M:M_0|lpm_divide:Mod1" File: /home/hillerr/Downloads/riscv-multicycle-master (1)/alu/m/M.vhd Line: 37
Info (12133): Instantiated megafunction "core:myRiscv|M:M_0|lpm_divide:Mod1" with the following parameter: File: /home/hillerr/Downloads/riscv-multicycle-master (1)/alu/m/M.vhd Line: 37
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_anl.tdf
    Info (12023): Found entity 1: lpm_divide_anl File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/db/lpm_divide_anl.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9nh File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/db/sign_div_unsign_9nh.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "core:myRiscv|M:M_0|lpm_divide:Mod0" File: /home/hillerr/Downloads/riscv-multicycle-master (1)/alu/m/M.vhd Line: 36
Info (12133): Instantiated megafunction "core:myRiscv|M:M_0|lpm_divide:Mod0" with the following parameter: File: /home/hillerr/Downloads/riscv-multicycle-master (1)/alu/m/M.vhd Line: 36
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_25o.tdf
    Info (12023): Found entity 1: lpm_divide_25o File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/db/lpm_divide_25o.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "core:myRiscv|M:M_0|lpm_divide:Div1" File: /home/hillerr/Downloads/riscv-multicycle-master (1)/alu/m/M.vhd Line: 34
Info (12133): Instantiated megafunction "core:myRiscv|M:M_0|lpm_divide:Div1" with the following parameter: File: /home/hillerr/Downloads/riscv-multicycle-master (1)/alu/m/M.vhd Line: 34
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_7vl.tdf
    Info (12023): Found entity 1: lpm_divide_7vl File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/db/lpm_divide_7vl.tdf Line: 25
Info (13014): Ignored 580 buffer(s)
    Info (13016): Ignored 124 CARRY_SUM buffer(s)
    Info (13019): Ignored 456 SOFT buffer(s)
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "ARDUINO_IO[1]" and its non-tri-state driver. File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 72
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "ARDUINO_IO[0]" has no driver File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 72
    Warning (13040): bidirectional pin "DRAM_DQ[0]" has no driver File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 34
    Warning (13040): bidirectional pin "DRAM_DQ[1]" has no driver File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 34
    Warning (13040): bidirectional pin "DRAM_DQ[2]" has no driver File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 34
    Warning (13040): bidirectional pin "DRAM_DQ[3]" has no driver File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 34
    Warning (13040): bidirectional pin "DRAM_DQ[4]" has no driver File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 34
    Warning (13040): bidirectional pin "DRAM_DQ[5]" has no driver File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 34
    Warning (13040): bidirectional pin "DRAM_DQ[6]" has no driver File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 34
    Warning (13040): bidirectional pin "DRAM_DQ[7]" has no driver File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 34
    Warning (13040): bidirectional pin "DRAM_DQ[8]" has no driver File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 34
    Warning (13040): bidirectional pin "DRAM_DQ[9]" has no driver File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 34
    Warning (13040): bidirectional pin "DRAM_DQ[10]" has no driver File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 34
    Warning (13040): bidirectional pin "DRAM_DQ[11]" has no driver File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 34
    Warning (13040): bidirectional pin "DRAM_DQ[12]" has no driver File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 34
    Warning (13040): bidirectional pin "DRAM_DQ[13]" has no driver File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 34
    Warning (13040): bidirectional pin "DRAM_DQ[14]" has no driver File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 34
    Warning (13040): bidirectional pin "DRAM_DQ[15]" has no driver File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 34
    Warning (13040): bidirectional pin "GSENSOR_SDI" has no driver File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 68
    Warning (13040): bidirectional pin "GSENSOR_SDO" has no driver File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 69
    Warning (13040): bidirectional pin "ARDUINO_IO[2]" has no driver File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 72
    Warning (13040): bidirectional pin "ARDUINO_IO[3]" has no driver File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 72
    Warning (13040): bidirectional pin "ARDUINO_IO[4]" has no driver File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 72
    Warning (13040): bidirectional pin "ARDUINO_IO[5]" has no driver File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 72
    Warning (13040): bidirectional pin "ARDUINO_IO[6]" has no driver File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 72
    Warning (13040): bidirectional pin "ARDUINO_IO[7]" has no driver File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 72
    Warning (13040): bidirectional pin "ARDUINO_IO[8]" has no driver File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 72
    Warning (13040): bidirectional pin "ARDUINO_IO[9]" has no driver File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 72
    Warning (13040): bidirectional pin "ARDUINO_IO[10]" has no driver File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 72
    Warning (13040): bidirectional pin "ARDUINO_IO[11]" has no driver File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 72
    Warning (13040): bidirectional pin "ARDUINO_IO[12]" has no driver File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 72
    Warning (13040): bidirectional pin "ARDUINO_IO[13]" has no driver File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 72
    Warning (13040): bidirectional pin "ARDUINO_IO[14]" has no driver File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 72
    Warning (13040): bidirectional pin "ARDUINO_IO[15]" has no driver File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 72
    Warning (13040): bidirectional pin "ARDUINO_RESET_N" has no driver File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 73
Warning (13012): Latch uart:uart_inst|send_byte_p has unsafe behavior File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/uart.vhd Line: 34
    Warning (13013): Ports D and ENA on the latch are fed by the same signal uart:uart_inst|state_tx.TRANSMIT_PARITY File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/uart.vhd Line: 29
Info (13000): Registers with preset signals will power-up high File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 317
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "ARDUINO_IO[1]~synth" File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 72
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "DRAM_ADDR[0]" is stuck at GND File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 28
    Warning (13410): Pin "DRAM_ADDR[1]" is stuck at GND File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 28
    Warning (13410): Pin "DRAM_ADDR[2]" is stuck at GND File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 28
    Warning (13410): Pin "DRAM_ADDR[3]" is stuck at GND File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 28
    Warning (13410): Pin "DRAM_ADDR[4]" is stuck at GND File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 28
    Warning (13410): Pin "DRAM_ADDR[5]" is stuck at GND File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 28
    Warning (13410): Pin "DRAM_ADDR[6]" is stuck at GND File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 28
    Warning (13410): Pin "DRAM_ADDR[7]" is stuck at GND File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 28
    Warning (13410): Pin "DRAM_ADDR[8]" is stuck at GND File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 28
    Warning (13410): Pin "DRAM_ADDR[9]" is stuck at GND File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 28
    Warning (13410): Pin "DRAM_ADDR[10]" is stuck at GND File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 28
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 28
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 28
    Warning (13410): Pin "DRAM_BA[0]" is stuck at GND File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 29
    Warning (13410): Pin "DRAM_BA[1]" is stuck at GND File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 29
    Warning (13410): Pin "DRAM_CAS_N" is stuck at GND File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 30
    Warning (13410): Pin "DRAM_CKE" is stuck at GND File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 31
    Warning (13410): Pin "DRAM_CLK" is stuck at GND File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 32
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 33
    Warning (13410): Pin "DRAM_LDQM" is stuck at GND File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 35
    Warning (13410): Pin "DRAM_RAS_N" is stuck at GND File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 36
    Warning (13410): Pin "DRAM_UDQM" is stuck at GND File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 37
    Warning (13410): Pin "DRAM_WE_N" is stuck at GND File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 38
    Warning (13410): Pin "HEX0[7]" is stuck at VCC File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 317
    Warning (13410): Pin "HEX1[7]" is stuck at VCC File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 317
    Warning (13410): Pin "HEX2[7]" is stuck at VCC File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 317
    Warning (13410): Pin "HEX3[7]" is stuck at VCC File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 317
    Warning (13410): Pin "HEX4[7]" is stuck at VCC File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 317
    Warning (13410): Pin "HEX5[7]" is stuck at VCC File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 317
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 52
    Warning (13410): Pin "VGA_B[0]" is stuck at GND File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 58
    Warning (13410): Pin "VGA_B[1]" is stuck at GND File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 58
    Warning (13410): Pin "VGA_B[2]" is stuck at GND File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 58
    Warning (13410): Pin "VGA_B[3]" is stuck at GND File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 58
    Warning (13410): Pin "VGA_G[0]" is stuck at GND File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 59
    Warning (13410): Pin "VGA_G[1]" is stuck at GND File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 59
    Warning (13410): Pin "VGA_G[2]" is stuck at GND File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 59
    Warning (13410): Pin "VGA_G[3]" is stuck at GND File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 59
    Warning (13410): Pin "VGA_HS" is stuck at GND File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 60
    Warning (13410): Pin "VGA_R[0]" is stuck at GND File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 61
    Warning (13410): Pin "VGA_R[1]" is stuck at GND File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 61
    Warning (13410): Pin "VGA_R[2]" is stuck at GND File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 61
    Warning (13410): Pin "VGA_R[3]" is stuck at GND File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 61
    Warning (13410): Pin "VGA_VS" is stuck at GND File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 62
    Warning (13410): Pin "GSENSOR_CS_N" is stuck at GND File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 65
    Warning (13410): Pin "GSENSOR_SCLK" is stuck at GND File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 67
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Warning (14632): Output pin "pre_syn.bp.ARDUINO_IO_0_~direct" driven by bidirectional pin "ARDUINO_IO[0]" cannot be tri-stated File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 72
Warning (14632): Output pin "pre_syn.bp.uart_inst_rx" driven by bidirectional pin "ARDUINO_IO[0]" cannot be tri-stated File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 72
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register core:myRiscv|iregister:ins_register|imm_i[0] will power up to Low File: /home/hillerr/Downloads/riscv-multicycle-master (1)/decoder/iregister.vhd Line: 65
    Critical Warning (18010): Register core:myRiscv|iregister:ins_register|imm_s[0] will power up to Low File: /home/hillerr/Downloads/riscv-multicycle-master (1)/decoder/iregister.vhd Line: 65
    Critical Warning (18010): Register core:myRiscv|iregister:ins_register|imm_i[31] will power up to Low File: /home/hillerr/Downloads/riscv-multicycle-master (1)/decoder/iregister.vhd Line: 65
    Critical Warning (18010): Register core:myRiscv|iregister:ins_register|imm_b[0] will power up to Low File: /home/hillerr/Downloads/riscv-multicycle-master (1)/decoder/iregister.vhd Line: 65
Info (17049): 5 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "core:myRiscv|jal_target[0]~6" File: /home/hillerr/Downloads/riscv-multicycle-master (1)/core/core.vhd Line: 76
    Info (17048): Logic cell "core:myRiscv|Add1~6" File: /home/hillerr/Downloads/riscv-multicycle-master (1)/core/core.vhd Line: 117
Info (13000): Registers with preset signals will power-up high File: /home/hillerr/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd Line: 145
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_signaltap:auto_signaltap_0"
Info (13000): Registers with preset signals will power-up high File: /home/hillerr/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 386
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 43 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 2 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 11 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "ADC_CLK_10" File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 23
    Warning (15610): No output dependent on input pin "MAX10_CLK2_50" File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 25
    Warning (15610): No output dependent on input pin "KEY[0]" File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 49
    Warning (15610): No output dependent on input pin "KEY[1]" File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 49
    Warning (15610): No output dependent on input pin "SW[4]" File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 55
    Warning (15610): No output dependent on input pin "SW[5]" File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 55
    Warning (15610): No output dependent on input pin "SW[6]" File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 55
    Warning (15610): No output dependent on input pin "SW[7]" File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 55
    Warning (15610): No output dependent on input pin "SW[8]" File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 55
    Warning (15610): No output dependent on input pin "GSENSOR_INT[1]" File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 66
    Warning (15610): No output dependent on input pin "GSENSOR_INT[2]" File: /home/hillerr/Downloads/riscv-multicycle-master (1)/peripherals/uart/sint/de0_lite.vhd Line: 66
Info (21057): Implemented 9174 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 20 input pins
    Info (21059): Implemented 98 output pins
    Info (21060): Implemented 35 bidirectional pins
    Info (21061): Implemented 8870 logic cells
    Info (21064): Implemented 133 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 16 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 148 warnings
    Info: Peak virtual memory: 509 megabytes
    Info: Processing ended: Sun Apr 25 15:15:18 2021
    Info: Elapsed time: 00:00:54
    Info: Total CPU time (on all processors): 00:01:20


