/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire [11:0] _04_;
  wire [8:0] _05_;
  wire [10:0] _06_;
  reg [4:0] _07_;
  wire [7:0] _08_;
  wire [2:0] _09_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [11:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [15:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  reg [7:0] celloutsig_0_25z;
  reg [32:0] celloutsig_0_26z;
  wire [4:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_37z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [3:0] celloutsig_0_46z;
  wire [11:0] celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_5z;
  wire celloutsig_0_65z;
  wire celloutsig_0_66z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [15:0] celloutsig_0_8z;
  wire [18:0] celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [13:0] celloutsig_1_14z;
  wire [5:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [11:0] celloutsig_1_3z;
  wire [8:0] celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [223:0] clkin_data;
  wire [223:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_29z = ~((celloutsig_0_14z | celloutsig_0_14z) & celloutsig_0_3z);
  assign celloutsig_0_37z = ~((celloutsig_0_20z[9] | celloutsig_0_20z[14]) & celloutsig_0_15z);
  assign celloutsig_0_3z = ~((celloutsig_0_1z | _01_) & in_data[83]);
  assign celloutsig_0_50z = ~((celloutsig_0_28z[4] | celloutsig_0_40z) & celloutsig_0_26z[26]);
  assign celloutsig_0_5z = ~((celloutsig_0_0z | celloutsig_0_1z) & celloutsig_0_1z);
  assign celloutsig_1_1z = ~((in_data[153] | in_data[162]) & celloutsig_1_0z[2]);
  assign celloutsig_1_2z = ~((celloutsig_1_0z[0] | celloutsig_1_0z[0]) & in_data[106]);
  assign celloutsig_0_6z = ~((celloutsig_0_4z[10] | celloutsig_0_4z[8]) & celloutsig_0_5z);
  assign celloutsig_0_10z = ~((celloutsig_0_7z | celloutsig_0_5z) & celloutsig_0_6z);
  assign celloutsig_0_1z = ~((in_data[10] | celloutsig_0_0z) & in_data[13]);
  assign celloutsig_0_23z = ~((_02_ | celloutsig_0_4z[4]) & celloutsig_0_18z);
  assign celloutsig_0_0z = ~(in_data[61] ^ in_data[42]);
  assign celloutsig_0_66z = ~(celloutsig_0_15z ^ celloutsig_0_50z);
  assign celloutsig_0_13z = ~(celloutsig_0_9z[16] ^ _03_);
  assign celloutsig_0_18z = ~(celloutsig_0_14z ^ celloutsig_0_12z);
  assign celloutsig_0_4z = { in_data[11:10], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_3z, _00_, _01_, _04_[4], _03_, _04_[2:0] } + in_data[86:75];
  assign celloutsig_1_0z = in_data[102:100] + in_data[158:156];
  assign celloutsig_1_5z = in_data[148:140] + _05_;
  assign celloutsig_1_18z = { celloutsig_1_14z[8:4], celloutsig_1_11z } + in_data[143:138];
  assign celloutsig_0_8z = { in_data[60], celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_6z } + { in_data[19:8], celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_3z };
  reg [10:0] _30_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[128])
    if (clkin_data[128]) _30_ <= 11'h000;
    else _30_ <= { in_data[185:179], celloutsig_1_0z, celloutsig_1_1z };
  assign { _06_[10:9], _05_ } = _30_;
  always_ff @(posedge clkin_data[64], negedge clkin_data[128])
    if (!clkin_data[128]) _07_ <= 5'h00;
    else _07_ <= { celloutsig_1_5z[8], celloutsig_1_2z, celloutsig_1_0z };
  reg [7:0] _32_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _32_ <= 8'h00;
    else _32_ <= { _03_, _04_[2:1], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_0z };
  assign { _08_[7:5], celloutsig_0_46z[3:2], _08_[2:0] } = _32_;
  reg [2:0] _33_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _33_ <= 3'h0;
    else _33_ <= celloutsig_0_16z[9:7];
  assign { _02_, _09_[1:0] } = _33_;
  reg [6:0] _34_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _34_ <= 7'h00;
    else _34_ <= { in_data[62:58], celloutsig_0_0z, celloutsig_0_1z };
  assign { _00_, _01_, _04_[4], _03_, _04_[2:0] } = _34_;
  assign celloutsig_1_8z = { _06_[9], _05_[8:2] } > { celloutsig_1_5z[6:3], celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_2z };
  assign celloutsig_1_12z = { celloutsig_1_0z[1:0], celloutsig_1_5z, _06_[10:9], _05_ } > { in_data[150:136], celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_11z, celloutsig_1_10z };
  assign celloutsig_1_13z = { celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_7z } > { in_data[145:133], celloutsig_1_8z, celloutsig_1_10z, _07_ };
  assign celloutsig_1_19z = { celloutsig_1_3z[4:3], celloutsig_1_10z, celloutsig_1_11z, celloutsig_1_12z } > { _07_[4:2], celloutsig_1_13z, celloutsig_1_11z };
  assign celloutsig_0_17z = { in_data[77:76], celloutsig_0_14z, celloutsig_0_10z } > { celloutsig_0_8z[4:3], celloutsig_0_15z, celloutsig_0_12z };
  assign celloutsig_0_24z = { celloutsig_0_8z[12:11], celloutsig_0_0z, celloutsig_0_15z, celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_7z } > { celloutsig_0_8z[6:4], _02_, _09_[1:0], celloutsig_0_5z };
  assign celloutsig_1_3z = celloutsig_1_1z ? { in_data[145:138], 1'h1, celloutsig_1_0z } : in_data[138:127];
  assign celloutsig_0_9z = celloutsig_0_5z ? { in_data[89:84], celloutsig_0_3z, celloutsig_0_4z } : { celloutsig_0_8z[15:2], celloutsig_0_6z, celloutsig_0_1z, 1'h0, celloutsig_0_6z, celloutsig_0_1z };
  assign celloutsig_0_16z = celloutsig_0_10z ? { celloutsig_0_4z[7:1], celloutsig_0_13z, celloutsig_0_1z, celloutsig_0_13z, celloutsig_0_12z, celloutsig_0_7z } : { _08_[7:5], celloutsig_0_5z, _08_[7:5], celloutsig_0_46z[3:2], _08_[2:0] };
  assign celloutsig_0_20z = celloutsig_0_13z ? { in_data[70:68], celloutsig_0_12z, celloutsig_0_4z } : { celloutsig_0_8z[13:1], celloutsig_0_18z, celloutsig_0_15z, celloutsig_0_10z };
  assign { celloutsig_0_28z[4:3], celloutsig_0_28z[1:0] } = celloutsig_0_18z ? { celloutsig_0_20z[6:5], celloutsig_0_24z, celloutsig_0_14z } : { celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_21z };
  assign celloutsig_0_65z = celloutsig_0_29z & celloutsig_0_16z[10];
  assign celloutsig_1_7z = celloutsig_1_2z & celloutsig_1_3z[6];
  assign celloutsig_0_7z = celloutsig_0_0z & celloutsig_0_6z;
  assign celloutsig_0_15z = in_data[57] & _00_;
  assign celloutsig_0_40z = | { celloutsig_0_37z, _02_, _09_[1:0], celloutsig_0_17z, celloutsig_0_6z, celloutsig_0_4z[0] };
  assign celloutsig_1_10z = | { celloutsig_1_1z, in_data[170:169] };
  assign celloutsig_1_11z = | celloutsig_1_3z[10:4];
  assign celloutsig_0_12z = | celloutsig_0_8z[8:0];
  assign celloutsig_0_14z = | { celloutsig_0_46z[3:2], _08_[7:5], _08_[2:0], celloutsig_0_3z };
  assign celloutsig_0_19z = | celloutsig_0_4z[10:8];
  assign celloutsig_0_21z = | celloutsig_0_20z[11:6];
  assign celloutsig_1_14z = { _07_, _07_, celloutsig_1_13z, celloutsig_1_10z, celloutsig_1_11z, celloutsig_1_13z } - { celloutsig_1_0z[1], celloutsig_1_2z, _06_[10:9], _05_, celloutsig_1_12z };
  always_latch
    if (clkin_data[96]) celloutsig_0_25z = 8'h00;
    else if (!clkin_data[192]) celloutsig_0_25z = { celloutsig_0_16z[1], _00_, _01_, _04_[4], _03_, _04_[2:0] };
  always_latch
    if (celloutsig_1_19z) celloutsig_0_26z = 33'h000000000;
    else if (clkin_data[160]) celloutsig_0_26z = { celloutsig_0_12z, _02_, _09_[1:0], celloutsig_0_13z, celloutsig_0_16z, celloutsig_0_21z, celloutsig_0_23z, celloutsig_0_6z, celloutsig_0_19z, celloutsig_0_10z, celloutsig_0_25z, celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_7z };
  assign { _04_[11:5], _04_[3] } = { in_data[11:10], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_3z, _00_, _01_, _03_ };
  assign _06_[8:0] = _05_;
  assign _08_[4:3] = celloutsig_0_46z[3:2];
  assign _09_[2] = _02_;
  assign celloutsig_0_28z[2] = celloutsig_0_3z;
  assign celloutsig_0_46z[1:0] = { celloutsig_0_14z, celloutsig_0_19z };
  assign { out_data[133:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_65z, celloutsig_0_66z };
endmodule
