Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/anzhuang/VIVADO/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aab020c6888f451fa0daad1c34cdd2b3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot picture_fangz_func_synth xil_defaultlib.picture_fangz xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.GND
Compiling module xil_defaultlib.vga_rom_bindec
Compiling module xil_defaultlib.vga_rom_blk_mem_gen_mux
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.vga_rom_blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.vga_rom_blk_mem_gen_prim_width
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.vga_rom_blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.vga_rom_blk_mem_gen_prim_width__...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.vga_rom_blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.vga_rom_blk_mem_gen_prim_width__...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.vga_rom_blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.vga_rom_blk_mem_gen_prim_width__...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.vga_rom_blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.vga_rom_blk_mem_gen_prim_width__...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.vga_rom_blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.vga_rom_blk_mem_gen_prim_width__...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.vga_rom_blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.vga_rom_blk_mem_gen_prim_width__...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.vga_rom_blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.vga_rom_blk_mem_gen_prim_width__...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.vga_rom_blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.vga_rom_blk_mem_gen_prim_width__...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.vga_rom_blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.vga_rom_blk_mem_gen_prim_width__...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.vga_rom_blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.vga_rom_blk_mem_gen_prim_width__...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.vga_rom_blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.vga_rom_blk_mem_gen_prim_width__...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.vga_rom_blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.vga_rom_blk_mem_gen_prim_width__...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.vga_rom_blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.vga_rom_blk_mem_gen_prim_width__...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.vga_rom_blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.vga_rom_blk_mem_gen_prim_width__...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.vga_rom_blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.vga_rom_blk_mem_gen_prim_width__...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.vga_rom_blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.vga_rom_blk_mem_gen_prim_width__...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.vga_rom_blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.vga_rom_blk_mem_gen_prim_width__...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.vga_rom_blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.vga_rom_blk_mem_gen_prim_width__...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.vga_rom_blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.vga_rom_blk_mem_gen_prim_width__...
Compiling module xil_defaultlib.vga_rom_blk_mem_gen_generic_cstr
Compiling module xil_defaultlib.vga_rom_blk_mem_gen_top
Compiling module xil_defaultlib.vga_rom_blk_mem_gen_v8_4_2_synth
Compiling module xil_defaultlib.vga_rom_blk_mem_gen_v8_4_2
Compiling module xil_defaultlib.vga_rom
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.SRL16E_default
Compiling module unisims_ver.SRLC32E_default
Compiling module xil_defaultlib.Shift_RAM_3X3_8bit_c_shift_ram_v...
Compiling module xil_defaultlib.Shift_RAM_3X3_8bit_c_shift_ram_v...
Compiling module xil_defaultlib.Shift_RAM_3X3_8bit_c_shift_ram_v...
Compiling module xil_defaultlib.Shift_RAM_3X3_8bit
Compiling module xil_defaultlib.Shift_RAM_3X3
Compiling module xil_defaultlib.Mean_Filter
Compiling module xil_defaultlib.RGB_YCBCR
Compiling module xil_defaultlib.Img_Processor
Compiling module xil_defaultlib.picture_show
Compiling module xil_defaultlib.picture_fangz
Compiling module xil_defaultlib.glbl
Built simulation snapshot picture_fangz_func_synth
