<stg><name>conv2d</name>


<trans_list>

<trans id="171" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="182" from="2" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="178" from="3" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="174" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="4" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="5" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="189" from="6" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="7" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="183" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="188" from="8" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="184" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="187" from="9" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="186" from="10" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="190" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="199" from="11" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="191" from="12" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="198" from="12" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="192" from="13" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="197" from="13" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="194" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="195" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="196" from="16" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([25 x i32]* %input_r) nounwind, !map !7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([9 x i32]* %kernel) nounwind, !map !13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap([9 x i32]* %output_r) nounwind, !map !19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @conv2d_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="64">
<![CDATA[
:4  %line_buffer = alloca [15 x i32], align 4

]]></Node>
<StgValue><ssdm name="line_buffer"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.loopexit10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.loopexit10:0  %x = phi i2 [ 0, %0 ], [ %x_1, %.loopexit10.loopexit ]

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="3" op_0_bw="2">
<![CDATA[
.loopexit10:1  %x_cast = zext i2 %x to i3

]]></Node>
<StgValue><ssdm name="x_cast"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.loopexit10:2  %exitcond8 = icmp eq i2 %x, -1

]]></Node>
<StgValue><ssdm name="exitcond8"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit10:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.loopexit10:4  %x_1 = add i2 %x, 1

]]></Node>
<StgValue><ssdm name="x_1"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit10:5  br i1 %exitcond8, label %9, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0  %tmp = icmp eq i2 %x, 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp, label %.preheader14.preheader, label %.preheader12.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0">
<![CDATA[
.preheader12.preheader:0  br label %.preheader12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0">
<![CDATA[
.preheader14.preheader:0  br label %.preheader14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader12:0  %i1 = phi i2 [ %i_2, %4 ], [ 1, %.preheader12.preheader ]

]]></Node>
<StgValue><ssdm name="i1"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader12:1  %exitcond5 = icmp eq i2 %i1, -1

]]></Node>
<StgValue><ssdm name="exitcond5"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader12:2  %empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_5"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader12:3  br i1 %exitcond5, label %.preheader10.preheader, label %.preheader11.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="5" op_0_bw="2">
<![CDATA[
.preheader11.preheader:0  %tmp_4_cast = zext i2 %i1 to i5

]]></Node>
<StgValue><ssdm name="tmp_4_cast"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader11.preheader:1  %tmp_6 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i1, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="5" op_0_bw="4">
<![CDATA[
.preheader11.preheader:2  %p_shl3_cast = zext i4 %tmp_6 to i5

]]></Node>
<StgValue><ssdm name="p_shl3_cast"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader11.preheader:3  %tmp_7 = add i5 %tmp_4_cast, %p_shl3_cast

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader11.preheader:4  %tmp_5 = add i2 %i1, -1

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="5" op_0_bw="2">
<![CDATA[
.preheader11.preheader:5  %tmp_6_cast = zext i2 %tmp_5 to i5

]]></Node>
<StgValue><ssdm name="tmp_6_cast"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader11.preheader:6  %tmp_8 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %tmp_5, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="5" op_0_bw="4">
<![CDATA[
.preheader11.preheader:7  %p_shl2_cast = zext i4 %tmp_8 to i5

]]></Node>
<StgValue><ssdm name="p_shl2_cast"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader11.preheader:8  %tmp_9 = add i5 %tmp_6_cast, %p_shl2_cast

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0">
<![CDATA[
.preheader11.preheader:9  br label %.preheader11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader10.preheader:0  %tmp_2 = add i3 %x_cast, 2

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="6" op_0_bw="3">
<![CDATA[
.preheader10.preheader:1  %tmp_3_cast = zext i3 %tmp_2 to i6

]]></Node>
<StgValue><ssdm name="tmp_3_cast"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
.preheader10.preheader:2  %tmp_3 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %tmp_2, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="6" op_0_bw="5">
<![CDATA[
.preheader10.preheader:3  %p_shl4_cast = zext i5 %tmp_3 to i6

]]></Node>
<StgValue><ssdm name="p_shl4_cast"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader10.preheader:4  %tmp_4 = add i6 %tmp_3_cast, %p_shl4_cast

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0">
<![CDATA[
.preheader10.preheader:5  br label %.preheader10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader11:0  %j2 = phi i3 [ %j_3, %3 ], [ 0, %.preheader11.preheader ]

]]></Node>
<StgValue><ssdm name="j2"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader11:1  %exitcond4 = icmp eq i3 %j2, -3

]]></Node>
<StgValue><ssdm name="exitcond4"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader11:2  %empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind

]]></Node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader11:3  %j_3 = add i3 %j2, 1

]]></Node>
<StgValue><ssdm name="j_3"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader11:4  br i1 %exitcond4, label %4, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="5" op_0_bw="3">
<![CDATA[
:0  %tmp_7_cast = zext i3 %j2 to i5

]]></Node>
<StgValue><ssdm name="tmp_7_cast"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %tmp_14 = add i5 %tmp_7, %tmp_7_cast

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="5">
<![CDATA[
:2  %tmp_27_cast = zext i5 %tmp_14 to i64

]]></Node>
<StgValue><ssdm name="tmp_27_cast"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %line_buffer_addr_2 = getelementptr [15 x i32]* %line_buffer, i64 0, i64 %tmp_27_cast

]]></Node>
<StgValue><ssdm name="line_buffer_addr_2"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:4  %tmp_16 = add i5 %tmp_9, %tmp_7_cast

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="4">
<![CDATA[
:7  %line_buffer_load = load i32* %line_buffer_addr_2, align 4

]]></Node>
<StgValue><ssdm name="line_buffer_load"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0  %i_2 = add i2 %i1, 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="67" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="5">
<![CDATA[
:5  %tmp_28_cast = zext i5 %tmp_16 to i64

]]></Node>
<StgValue><ssdm name="tmp_28_cast"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %line_buffer_addr_3 = getelementptr [15 x i32]* %line_buffer, i64 0, i64 %tmp_28_cast

]]></Node>
<StgValue><ssdm name="line_buffer_addr_3"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="4">
<![CDATA[
:7  %line_buffer_load = load i32* %line_buffer_addr_2, align 4

]]></Node>
<StgValue><ssdm name="line_buffer_load"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:8  store i32 %line_buffer_load, i32* %line_buffer_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %.preheader11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="72" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader10:0  %j3 = phi i3 [ %j_2, %5 ], [ 0, %.preheader10.preheader ]

]]></Node>
<StgValue><ssdm name="j3"/></StgValue>
</operation>

<operation id="73" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader10:1  %exitcond3 = icmp eq i3 %j3, -3

]]></Node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="74" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader10:2  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind

]]></Node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="75" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader10:3  %j_2 = add i3 %j3, 1

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="76" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader10:4  br i1 %exitcond3, label %.loopexit.loopexit, label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="77" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="6" op_0_bw="3">
<![CDATA[
:1  %tmp_cast = zext i3 %j3 to i6

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %tmp_11 = add i6 %tmp_4, %tmp_cast

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="6">
<![CDATA[
:3  %tmp_25_cast = zext i6 %tmp_11 to i64

]]></Node>
<StgValue><ssdm name="tmp_25_cast"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %input_addr_1 = getelementptr [25 x i32]* %input_r, i64 0, i64 %tmp_25_cast

]]></Node>
<StgValue><ssdm name="input_addr_1"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="5">
<![CDATA[
:8  %input_load_1 = load i32* %input_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_load_1"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="83" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="5" op_0_bw="2">
<![CDATA[
.loopexit:0  %tmp_9_cast = zext i2 %x to i5

]]></Node>
<StgValue><ssdm name="tmp_9_cast"/></StgValue>
</operation>

<operation id="84" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
.loopexit:1  %tmp_17 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %x, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="85" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="5" op_0_bw="4">
<![CDATA[
.loopexit:2  %p_shl5_cast = zext i4 %tmp_17 to i5

]]></Node>
<StgValue><ssdm name="p_shl5_cast"/></StgValue>
</operation>

<operation id="86" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit:3  %tmp_18 = sub i5 %p_shl5_cast, %tmp_9_cast

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="87" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0">
<![CDATA[
.loopexit:4  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="88" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="4" op_0_bw="3">
<![CDATA[
:0  %tmp_cast9 = zext i3 %j3 to i4

]]></Node>
<StgValue><ssdm name="tmp_cast9"/></StgValue>
</operation>

<operation id="89" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:5  %tmp_13 = add i4 %tmp_cast9, -6

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="90" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="4">
<![CDATA[
:6  %tmp_26_cast = zext i4 %tmp_13 to i64

]]></Node>
<StgValue><ssdm name="tmp_26_cast"/></StgValue>
</operation>

<operation id="91" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %line_buffer_addr_1 = getelementptr [15 x i32]* %line_buffer, i64 0, i64 %tmp_26_cast

]]></Node>
<StgValue><ssdm name="line_buffer_addr_1"/></StgValue>
</operation>

<operation id="92" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="5">
<![CDATA[
:8  %input_load_1 = load i32* %input_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_load_1"/></StgValue>
</operation>

<operation id="93" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:9  store i32 %input_load_1, i32* %line_buffer_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="94" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="95" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader14:0  %i = phi i2 [ %i_1, %.preheader14.loopexit ], [ 0, %.preheader14.preheader ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="96" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader14:1  %exitcond7 = icmp eq i2 %i, -1

]]></Node>
<StgValue><ssdm name="exitcond7"/></StgValue>
</operation>

<operation id="97" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader14:2  %empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_3"/></StgValue>
</operation>

<operation id="98" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader14:3  %i_1 = add i2 %i, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="99" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader14:4  br i1 %exitcond7, label %.loopexit.loopexit12, label %.preheader13.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="100" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="5" op_0_bw="2">
<![CDATA[
.preheader13.preheader:0  %tmp_1_cast = zext i2 %i to i5

]]></Node>
<StgValue><ssdm name="tmp_1_cast"/></StgValue>
</operation>

<operation id="101" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader13.preheader:1  %tmp_s = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="102" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="5" op_0_bw="4">
<![CDATA[
.preheader13.preheader:2  %p_shl_cast = zext i4 %tmp_s to i5

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="103" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader13.preheader:3  %tmp_1 = add i5 %tmp_1_cast, %p_shl_cast

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="104" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0">
<![CDATA[
.preheader13.preheader:4  br label %.preheader13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="105" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit12:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="106" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader13:0  %j = phi i3 [ %j_1, %2 ], [ 0, %.preheader13.preheader ]

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="107" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader13:1  %exitcond6 = icmp eq i3 %j, -3

]]></Node>
<StgValue><ssdm name="exitcond6"/></StgValue>
</operation>

<operation id="108" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader13:2  %empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind

]]></Node>
<StgValue><ssdm name="empty_4"/></StgValue>
</operation>

<operation id="109" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader13:3  %j_1 = add i3 %j, 1

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="110" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader13:4  br i1 %exitcond6, label %.preheader14.loopexit, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="111" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="5" op_0_bw="3">
<![CDATA[
:0  %tmp_8_cast = zext i3 %j to i5

]]></Node>
<StgValue><ssdm name="tmp_8_cast"/></StgValue>
</operation>

<operation id="112" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %tmp_10 = add i5 %tmp_1, %tmp_8_cast

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="113" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="5">
<![CDATA[
:2  %tmp_24_cast = zext i5 %tmp_10 to i64

]]></Node>
<StgValue><ssdm name="tmp_24_cast"/></StgValue>
</operation>

<operation id="114" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %input_addr = getelementptr [25 x i32]* %input_r, i64 0, i64 %tmp_24_cast

]]></Node>
<StgValue><ssdm name="input_addr"/></StgValue>
</operation>

<operation id="115" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="5">
<![CDATA[
:5  %input_load = load i32* %input_addr, align 4

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="116" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0">
<![CDATA[
.preheader14.loopexit:0  br label %.preheader14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="117" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %line_buffer_addr = getelementptr [15 x i32]* %line_buffer, i64 0, i64 %tmp_24_cast

]]></Node>
<StgValue><ssdm name="line_buffer_addr"/></StgValue>
</operation>

<operation id="118" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="5">
<![CDATA[
:5  %input_load = load i32* %input_addr, align 4

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="119" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:6  store i32 %input_load, i32* %line_buffer_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="120" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.preheader13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="121" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
:0  %y = phi i2 [ 0, %.loopexit ], [ %y_1, %8 ]

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="122" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="3" op_0_bw="2">
<![CDATA[
:1  %y_cast = zext i2 %y to i3

]]></Node>
<StgValue><ssdm name="y_cast"/></StgValue>
</operation>

<operation id="123" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:2  %exitcond2 = icmp eq i2 %y, -1

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="124" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="125" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:4  %y_1 = add i2 %y, 1

]]></Node>
<StgValue><ssdm name="y_1"/></StgValue>
</operation>

<operation id="126" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond2, label %.loopexit10.loopexit, label %.preheader9.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="127" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0">
<![CDATA[
.preheader9.preheader:0  br label %.preheader9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="128" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0">
<![CDATA[
.loopexit10.loopexit:0  br label %.loopexit10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="129" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader9:0  %sum = phi i32 [ %sum_1, %.preheader9.loopexit ], [ 0, %.preheader9.preheader ]

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="130" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader9:1  %i4 = phi i2 [ %i_3, %.preheader9.loopexit ], [ 0, %.preheader9.preheader ]

]]></Node>
<StgValue><ssdm name="i4"/></StgValue>
</operation>

<operation id="131" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader9:2  %exitcond1 = icmp eq i2 %i4, -1

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="132" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader9:3  %empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="133" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader9:4  %i_3 = add i2 %i4, 1

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="134" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader9:5  br i1 %exitcond1, label %8, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="135" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="5" op_0_bw="2">
<![CDATA[
.preheader.preheader:0  %tmp_11_cast = zext i2 %i4 to i5

]]></Node>
<StgValue><ssdm name="tmp_11_cast"/></StgValue>
</operation>

<operation id="136" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader.preheader:1  %tmp_20 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i4, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="137" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="5" op_0_bw="4">
<![CDATA[
.preheader.preheader:2  %p_shl7_cast = zext i4 %tmp_20 to i5

]]></Node>
<StgValue><ssdm name="p_shl7_cast"/></StgValue>
</operation>

<operation id="138" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:3  %tmp_21 = sub i5 %p_shl7_cast, %tmp_11_cast

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="139" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:4  %tmp_22 = add i5 %tmp_11_cast, %p_shl7_cast

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="140" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:5  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="141" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="5" op_0_bw="2">
<![CDATA[
:0  %tmp_10_cast = zext i2 %y to i5

]]></Node>
<StgValue><ssdm name="tmp_10_cast"/></StgValue>
</operation>

<operation id="142" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %tmp_19 = add i5 %tmp_18, %tmp_10_cast

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="143" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="5">
<![CDATA[
:2  %tmp_31_cast = sext i5 %tmp_19 to i64

]]></Node>
<StgValue><ssdm name="tmp_31_cast"/></StgValue>
</operation>

<operation id="144" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %output_addr = getelementptr [9 x i32]* %output_r, i64 0, i64 %tmp_31_cast

]]></Node>
<StgValue><ssdm name="output_addr"/></StgValue>
</operation>

<operation id="145" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:4  store i32 %sum, i32* %output_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="146" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="147" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:0  %sum_1 = phi i32 [ %sum_2, %7 ], [ %sum, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="148" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader:1  %j5 = phi i2 [ %j_4, %7 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="j5"/></StgValue>
</operation>

<operation id="149" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="3" op_0_bw="2">
<![CDATA[
.preheader:2  %j5_cast = zext i2 %j5 to i3

]]></Node>
<StgValue><ssdm name="j5_cast"/></StgValue>
</operation>

<operation id="150" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:3  %exitcond = icmp eq i2 %j5, -1

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="151" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:4  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="152" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:5  %j_4 = add i2 %j5, 1

]]></Node>
<StgValue><ssdm name="j_4"/></StgValue>
</operation>

<operation id="153" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:6  br i1 %exitcond, label %.preheader9.loopexit, label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="154" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:0  %tmp_12 = add i3 %j5_cast, %y_cast

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="155" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="5" op_0_bw="3">
<![CDATA[
:1  %tmp_13_cast = zext i3 %tmp_12 to i5

]]></Node>
<StgValue><ssdm name="tmp_13_cast"/></StgValue>
</operation>

<operation id="156" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  %tmp_23 = add i5 %tmp_22, %tmp_13_cast

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="157" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="5">
<![CDATA[
:3  %tmp_36_cast = zext i5 %tmp_23 to i64

]]></Node>
<StgValue><ssdm name="tmp_36_cast"/></StgValue>
</operation>

<operation id="158" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %line_buffer_addr_4 = getelementptr [15 x i32]* %line_buffer, i64 0, i64 %tmp_36_cast

]]></Node>
<StgValue><ssdm name="line_buffer_addr_4"/></StgValue>
</operation>

<operation id="159" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="4">
<![CDATA[
:5  %line_buffer_load_1 = load i32* %line_buffer_addr_4, align 4

]]></Node>
<StgValue><ssdm name="line_buffer_load_1"/></StgValue>
</operation>

<operation id="160" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="5" op_0_bw="2">
<![CDATA[
:6  %tmp_14_cast = zext i2 %j5 to i5

]]></Node>
<StgValue><ssdm name="tmp_14_cast"/></StgValue>
</operation>

<operation id="161" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:7  %tmp_24 = add i5 %tmp_21, %tmp_14_cast

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="162" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="5">
<![CDATA[
:8  %tmp_37_cast = sext i5 %tmp_24 to i64

]]></Node>
<StgValue><ssdm name="tmp_37_cast"/></StgValue>
</operation>

<operation id="163" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %kernel_addr = getelementptr [9 x i32]* %kernel, i64 0, i64 %tmp_37_cast

]]></Node>
<StgValue><ssdm name="kernel_addr"/></StgValue>
</operation>

<operation id="164" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="4">
<![CDATA[
:10  %kernel_load = load i32* %kernel_addr, align 4

]]></Node>
<StgValue><ssdm name="kernel_load"/></StgValue>
</operation>

<operation id="165" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0">
<![CDATA[
.preheader9.loopexit:0  br label %.preheader9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="166" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="4">
<![CDATA[
:5  %line_buffer_load_1 = load i32* %line_buffer_addr_4, align 4

]]></Node>
<StgValue><ssdm name="line_buffer_load_1"/></StgValue>
</operation>

<operation id="167" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="4">
<![CDATA[
:10  %kernel_load = load i32* %kernel_addr, align 4

]]></Node>
<StgValue><ssdm name="kernel_load"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="168" st_id="15" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_15 = mul nsw i32 %kernel_load, %line_buffer_load_1

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="169" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %sum_2 = add nsw i32 %sum_1, %tmp_15

]]></Node>
<StgValue><ssdm name="sum_2"/></StgValue>
</operation>

<operation id="170" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="200" name="input_r" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="201" name="kernel" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="kernel"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="202" name="output_r" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="204" from="_ssdm_op_SpecBitsMap" to="StgValue_17" fromId="203" toId="17">
</dataflow>
<dataflow id="205" from="input_r" to="StgValue_17" fromId="200" toId="17">
</dataflow>
<dataflow id="206" from="_ssdm_op_SpecBitsMap" to="StgValue_18" fromId="203" toId="18">
</dataflow>
<dataflow id="207" from="kernel" to="StgValue_18" fromId="201" toId="18">
</dataflow>
<dataflow id="208" from="_ssdm_op_SpecBitsMap" to="StgValue_19" fromId="203" toId="19">
</dataflow>
<dataflow id="209" from="output_r" to="StgValue_19" fromId="202" toId="19">
</dataflow>
<dataflow id="211" from="_ssdm_op_SpecTopModule" to="StgValue_20" fromId="210" toId="20">
</dataflow>
<dataflow id="213" from="conv2d_str" to="StgValue_20" fromId="212" toId="20">
</dataflow>
<dataflow id="215" from="StgValue_214" to="line_buffer" fromId="214" toId="21">
</dataflow>
<dataflow id="217" from="StgValue_216" to="x" fromId="216" toId="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="218" from="StgValue_22" to="x" fromId="22" toId="23">
</dataflow>
<dataflow id="219" from="x_1" to="x" fromId="27" toId="23">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="220" from="StgValue_128" to="x" fromId="128" toId="23">
<BackEdge/>
</dataflow>
<dataflow id="221" from="x" to="x_cast" fromId="23" toId="24">
</dataflow>
<dataflow id="222" from="x" to="exitcond8" fromId="23" toId="25">
</dataflow>
<dataflow id="224" from="StgValue_223" to="exitcond8" fromId="223" toId="25">
</dataflow>
<dataflow id="226" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="225" toId="26">
</dataflow>
<dataflow id="228" from="StgValue_227" to="empty" fromId="227" toId="26">
</dataflow>
<dataflow id="229" from="StgValue_227" to="empty" fromId="227" toId="26">
</dataflow>
<dataflow id="230" from="StgValue_227" to="empty" fromId="227" toId="26">
</dataflow>
<dataflow id="231" from="x" to="x_1" fromId="23" toId="27">
</dataflow>
<dataflow id="233" from="StgValue_232" to="x_1" fromId="232" toId="27">
</dataflow>
<dataflow id="234" from="exitcond8" to="StgValue_28" fromId="25" toId="28">
</dataflow>
<dataflow id="235" from="x" to="tmp" fromId="23" toId="29">
</dataflow>
<dataflow id="236" from="StgValue_216" to="tmp" fromId="216" toId="29">
</dataflow>
<dataflow id="237" from="tmp" to="StgValue_30" fromId="29" toId="30">
</dataflow>
<dataflow id="238" from="i_2" to="i1" fromId="65" toId="34">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="239" from="StgValue_66" to="i1" fromId="66" toId="34">
<BackEdge/>
</dataflow>
<dataflow id="240" from="StgValue_232" to="i1" fromId="232" toId="34">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="241" from="StgValue_31" to="i1" fromId="31" toId="34">
</dataflow>
<dataflow id="242" from="i1" to="exitcond5" fromId="34" toId="35">
</dataflow>
<dataflow id="243" from="StgValue_223" to="exitcond5" fromId="223" toId="35">
</dataflow>
<dataflow id="244" from="_ssdm_op_SpecLoopTripCount" to="empty_5" fromId="225" toId="36">
</dataflow>
<dataflow id="246" from="StgValue_245" to="empty_5" fromId="245" toId="36">
</dataflow>
<dataflow id="247" from="StgValue_245" to="empty_5" fromId="245" toId="36">
</dataflow>
<dataflow id="248" from="StgValue_245" to="empty_5" fromId="245" toId="36">
</dataflow>
<dataflow id="249" from="exitcond5" to="StgValue_37" fromId="35" toId="37">
</dataflow>
<dataflow id="250" from="i1" to="tmp_4_cast" fromId="34" toId="38">
</dataflow>
<dataflow id="252" from="_ssdm_op_BitConcatenate.i4.i2.i2" to="tmp_6" fromId="251" toId="39">
</dataflow>
<dataflow id="253" from="i1" to="tmp_6" fromId="34" toId="39">
</dataflow>
<dataflow id="254" from="StgValue_216" to="tmp_6" fromId="216" toId="39">
</dataflow>
<dataflow id="255" from="tmp_6" to="p_shl3_cast" fromId="39" toId="40">
</dataflow>
<dataflow id="256" from="tmp_4_cast" to="tmp_7" fromId="38" toId="41">
</dataflow>
<dataflow id="257" from="p_shl3_cast" to="tmp_7" fromId="40" toId="41">
</dataflow>
<dataflow id="258" from="i1" to="tmp_5" fromId="34" toId="42">
</dataflow>
<dataflow id="259" from="StgValue_223" to="tmp_5" fromId="223" toId="42">
</dataflow>
<dataflow id="260" from="tmp_5" to="tmp_6_cast" fromId="42" toId="43">
</dataflow>
<dataflow id="261" from="_ssdm_op_BitConcatenate.i4.i2.i2" to="tmp_8" fromId="251" toId="44">
</dataflow>
<dataflow id="262" from="tmp_5" to="tmp_8" fromId="42" toId="44">
</dataflow>
<dataflow id="263" from="StgValue_216" to="tmp_8" fromId="216" toId="44">
</dataflow>
<dataflow id="264" from="tmp_8" to="p_shl2_cast" fromId="44" toId="45">
</dataflow>
<dataflow id="265" from="tmp_6_cast" to="tmp_9" fromId="43" toId="46">
</dataflow>
<dataflow id="266" from="p_shl2_cast" to="tmp_9" fromId="45" toId="46">
</dataflow>
<dataflow id="267" from="x_cast" to="tmp_2" fromId="24" toId="48">
</dataflow>
<dataflow id="269" from="StgValue_268" to="tmp_2" fromId="268" toId="48">
</dataflow>
<dataflow id="270" from="tmp_2" to="tmp_3_cast" fromId="48" toId="49">
</dataflow>
<dataflow id="272" from="_ssdm_op_BitConcatenate.i5.i3.i2" to="tmp_3" fromId="271" toId="50">
</dataflow>
<dataflow id="273" from="tmp_2" to="tmp_3" fromId="48" toId="50">
</dataflow>
<dataflow id="274" from="StgValue_216" to="tmp_3" fromId="216" toId="50">
</dataflow>
<dataflow id="275" from="tmp_3" to="p_shl4_cast" fromId="50" toId="51">
</dataflow>
<dataflow id="276" from="tmp_3_cast" to="tmp_4" fromId="49" toId="52">
</dataflow>
<dataflow id="277" from="p_shl4_cast" to="tmp_4" fromId="51" toId="52">
</dataflow>
<dataflow id="278" from="j_3" to="j2" fromId="57" toId="54">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="279" from="StgValue_71" to="j2" fromId="71" toId="54">
<BackEdge/>
</dataflow>
<dataflow id="281" from="StgValue_280" to="j2" fromId="280" toId="54">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="282" from="StgValue_47" to="j2" fromId="47" toId="54">
</dataflow>
<dataflow id="283" from="j2" to="exitcond4" fromId="54" toId="55">
</dataflow>
<dataflow id="285" from="StgValue_284" to="exitcond4" fromId="284" toId="55">
</dataflow>
<dataflow id="286" from="_ssdm_op_SpecLoopTripCount" to="empty_6" fromId="225" toId="56">
</dataflow>
<dataflow id="288" from="StgValue_287" to="empty_6" fromId="287" toId="56">
</dataflow>
<dataflow id="289" from="StgValue_287" to="empty_6" fromId="287" toId="56">
</dataflow>
<dataflow id="290" from="StgValue_287" to="empty_6" fromId="287" toId="56">
</dataflow>
<dataflow id="291" from="j2" to="j_3" fromId="54" toId="57">
</dataflow>
<dataflow id="293" from="StgValue_292" to="j_3" fromId="292" toId="57">
</dataflow>
<dataflow id="294" from="exitcond4" to="StgValue_58" fromId="55" toId="58">
</dataflow>
<dataflow id="295" from="j2" to="tmp_7_cast" fromId="54" toId="59">
</dataflow>
<dataflow id="296" from="tmp_7" to="tmp_14" fromId="41" toId="60">
</dataflow>
<dataflow id="297" from="tmp_7_cast" to="tmp_14" fromId="59" toId="60">
</dataflow>
<dataflow id="298" from="tmp_14" to="tmp_27_cast" fromId="60" toId="61">
</dataflow>
<dataflow id="299" from="line_buffer" to="line_buffer_addr_2" fromId="21" toId="62">
</dataflow>
<dataflow id="301" from="StgValue_300" to="line_buffer_addr_2" fromId="300" toId="62">
</dataflow>
<dataflow id="302" from="tmp_27_cast" to="line_buffer_addr_2" fromId="61" toId="62">
</dataflow>
<dataflow id="303" from="tmp_9" to="tmp_16" fromId="46" toId="63">
</dataflow>
<dataflow id="304" from="tmp_7_cast" to="tmp_16" fromId="59" toId="63">
</dataflow>
<dataflow id="305" from="line_buffer_addr_2" to="line_buffer_load" fromId="62" toId="64">
</dataflow>
<dataflow id="306" from="i1" to="i_2" fromId="34" toId="65">
</dataflow>
<dataflow id="307" from="StgValue_232" to="i_2" fromId="232" toId="65">
</dataflow>
<dataflow id="308" from="tmp_16" to="tmp_28_cast" fromId="63" toId="67">
</dataflow>
<dataflow id="309" from="line_buffer" to="line_buffer_addr_3" fromId="21" toId="68">
</dataflow>
<dataflow id="310" from="StgValue_300" to="line_buffer_addr_3" fromId="300" toId="68">
</dataflow>
<dataflow id="311" from="tmp_28_cast" to="line_buffer_addr_3" fromId="67" toId="68">
</dataflow>
<dataflow id="312" from="line_buffer_addr_2" to="line_buffer_load" fromId="62" toId="69">
</dataflow>
<dataflow id="313" from="line_buffer_load" to="StgValue_70" fromId="69" toId="70">
</dataflow>
<dataflow id="314" from="line_buffer_addr_3" to="StgValue_70" fromId="68" toId="70">
</dataflow>
<dataflow id="315" from="j_2" to="j3" fromId="75" toId="72">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="316" from="StgValue_94" to="j3" fromId="94" toId="72">
<BackEdge/>
</dataflow>
<dataflow id="317" from="StgValue_280" to="j3" fromId="280" toId="72">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="318" from="StgValue_53" to="j3" fromId="53" toId="72">
</dataflow>
<dataflow id="319" from="j3" to="exitcond3" fromId="72" toId="73">
</dataflow>
<dataflow id="320" from="StgValue_284" to="exitcond3" fromId="284" toId="73">
</dataflow>
<dataflow id="321" from="_ssdm_op_SpecLoopTripCount" to="empty_7" fromId="225" toId="74">
</dataflow>
<dataflow id="322" from="StgValue_287" to="empty_7" fromId="287" toId="74">
</dataflow>
<dataflow id="323" from="StgValue_287" to="empty_7" fromId="287" toId="74">
</dataflow>
<dataflow id="324" from="StgValue_287" to="empty_7" fromId="287" toId="74">
</dataflow>
<dataflow id="325" from="j3" to="j_2" fromId="72" toId="75">
</dataflow>
<dataflow id="326" from="StgValue_292" to="j_2" fromId="292" toId="75">
</dataflow>
<dataflow id="327" from="exitcond3" to="StgValue_76" fromId="73" toId="76">
</dataflow>
<dataflow id="328" from="j3" to="tmp_cast" fromId="72" toId="77">
</dataflow>
<dataflow id="329" from="tmp_4" to="tmp_11" fromId="52" toId="78">
</dataflow>
<dataflow id="330" from="tmp_cast" to="tmp_11" fromId="77" toId="78">
</dataflow>
<dataflow id="331" from="tmp_11" to="tmp_25_cast" fromId="78" toId="79">
</dataflow>
<dataflow id="332" from="input_r" to="input_addr_1" fromId="200" toId="80">
</dataflow>
<dataflow id="333" from="StgValue_300" to="input_addr_1" fromId="300" toId="80">
</dataflow>
<dataflow id="334" from="tmp_25_cast" to="input_addr_1" fromId="79" toId="80">
</dataflow>
<dataflow id="335" from="input_addr_1" to="input_load_1" fromId="80" toId="81">
</dataflow>
<dataflow id="336" from="x" to="tmp_9_cast" fromId="23" toId="83">
</dataflow>
<dataflow id="337" from="_ssdm_op_BitConcatenate.i4.i2.i2" to="tmp_17" fromId="251" toId="84">
</dataflow>
<dataflow id="338" from="x" to="tmp_17" fromId="23" toId="84">
</dataflow>
<dataflow id="339" from="StgValue_216" to="tmp_17" fromId="216" toId="84">
</dataflow>
<dataflow id="340" from="tmp_17" to="p_shl5_cast" fromId="84" toId="85">
</dataflow>
<dataflow id="341" from="p_shl5_cast" to="tmp_18" fromId="85" toId="86">
</dataflow>
<dataflow id="342" from="tmp_9_cast" to="tmp_18" fromId="83" toId="86">
</dataflow>
<dataflow id="343" from="j3" to="tmp_cast9" fromId="72" toId="88">
</dataflow>
<dataflow id="344" from="tmp_cast9" to="tmp_13" fromId="88" toId="89">
</dataflow>
<dataflow id="346" from="StgValue_345" to="tmp_13" fromId="345" toId="89">
</dataflow>
<dataflow id="347" from="tmp_13" to="tmp_26_cast" fromId="89" toId="90">
</dataflow>
<dataflow id="348" from="line_buffer" to="line_buffer_addr_1" fromId="21" toId="91">
</dataflow>
<dataflow id="349" from="StgValue_300" to="line_buffer_addr_1" fromId="300" toId="91">
</dataflow>
<dataflow id="350" from="tmp_26_cast" to="line_buffer_addr_1" fromId="90" toId="91">
</dataflow>
<dataflow id="351" from="input_addr_1" to="input_load_1" fromId="80" toId="92">
</dataflow>
<dataflow id="352" from="input_load_1" to="StgValue_93" fromId="92" toId="93">
</dataflow>
<dataflow id="353" from="line_buffer_addr_1" to="StgValue_93" fromId="91" toId="93">
</dataflow>
<dataflow id="354" from="i_1" to="i" fromId="98" toId="95">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="355" from="StgValue_116" to="i" fromId="116" toId="95">
<BackEdge/>
</dataflow>
<dataflow id="356" from="StgValue_216" to="i" fromId="216" toId="95">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="357" from="StgValue_32" to="i" fromId="32" toId="95">
</dataflow>
<dataflow id="358" from="i" to="exitcond7" fromId="95" toId="96">
</dataflow>
<dataflow id="359" from="StgValue_223" to="exitcond7" fromId="223" toId="96">
</dataflow>
<dataflow id="360" from="_ssdm_op_SpecLoopTripCount" to="empty_3" fromId="225" toId="97">
</dataflow>
<dataflow id="361" from="StgValue_227" to="empty_3" fromId="227" toId="97">
</dataflow>
<dataflow id="362" from="StgValue_227" to="empty_3" fromId="227" toId="97">
</dataflow>
<dataflow id="363" from="StgValue_227" to="empty_3" fromId="227" toId="97">
</dataflow>
<dataflow id="364" from="i" to="i_1" fromId="95" toId="98">
</dataflow>
<dataflow id="365" from="StgValue_232" to="i_1" fromId="232" toId="98">
</dataflow>
<dataflow id="366" from="exitcond7" to="StgValue_99" fromId="96" toId="99">
</dataflow>
<dataflow id="367" from="i" to="tmp_1_cast" fromId="95" toId="100">
</dataflow>
<dataflow id="368" from="_ssdm_op_BitConcatenate.i4.i2.i2" to="tmp_s" fromId="251" toId="101">
</dataflow>
<dataflow id="369" from="i" to="tmp_s" fromId="95" toId="101">
</dataflow>
<dataflow id="370" from="StgValue_216" to="tmp_s" fromId="216" toId="101">
</dataflow>
<dataflow id="371" from="tmp_s" to="p_shl_cast" fromId="101" toId="102">
</dataflow>
<dataflow id="372" from="tmp_1_cast" to="tmp_1" fromId="100" toId="103">
</dataflow>
<dataflow id="373" from="p_shl_cast" to="tmp_1" fromId="102" toId="103">
</dataflow>
<dataflow id="374" from="j_1" to="j" fromId="109" toId="106">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="375" from="StgValue_120" to="j" fromId="120" toId="106">
<BackEdge/>
</dataflow>
<dataflow id="376" from="StgValue_280" to="j" fromId="280" toId="106">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="377" from="StgValue_104" to="j" fromId="104" toId="106">
</dataflow>
<dataflow id="378" from="j" to="exitcond6" fromId="106" toId="107">
</dataflow>
<dataflow id="379" from="StgValue_284" to="exitcond6" fromId="284" toId="107">
</dataflow>
<dataflow id="380" from="_ssdm_op_SpecLoopTripCount" to="empty_4" fromId="225" toId="108">
</dataflow>
<dataflow id="381" from="StgValue_287" to="empty_4" fromId="287" toId="108">
</dataflow>
<dataflow id="382" from="StgValue_287" to="empty_4" fromId="287" toId="108">
</dataflow>
<dataflow id="383" from="StgValue_287" to="empty_4" fromId="287" toId="108">
</dataflow>
<dataflow id="384" from="j" to="j_1" fromId="106" toId="109">
</dataflow>
<dataflow id="385" from="StgValue_292" to="j_1" fromId="292" toId="109">
</dataflow>
<dataflow id="386" from="exitcond6" to="StgValue_110" fromId="107" toId="110">
</dataflow>
<dataflow id="387" from="j" to="tmp_8_cast" fromId="106" toId="111">
</dataflow>
<dataflow id="388" from="tmp_1" to="tmp_10" fromId="103" toId="112">
</dataflow>
<dataflow id="389" from="tmp_8_cast" to="tmp_10" fromId="111" toId="112">
</dataflow>
<dataflow id="390" from="tmp_10" to="tmp_24_cast" fromId="112" toId="113">
</dataflow>
<dataflow id="391" from="input_r" to="input_addr" fromId="200" toId="114">
</dataflow>
<dataflow id="392" from="StgValue_300" to="input_addr" fromId="300" toId="114">
</dataflow>
<dataflow id="393" from="tmp_24_cast" to="input_addr" fromId="113" toId="114">
</dataflow>
<dataflow id="394" from="input_addr" to="input_load" fromId="114" toId="115">
</dataflow>
<dataflow id="395" from="line_buffer" to="line_buffer_addr" fromId="21" toId="117">
</dataflow>
<dataflow id="396" from="StgValue_300" to="line_buffer_addr" fromId="300" toId="117">
</dataflow>
<dataflow id="397" from="tmp_24_cast" to="line_buffer_addr" fromId="113" toId="117">
</dataflow>
<dataflow id="398" from="input_addr" to="input_load" fromId="114" toId="118">
</dataflow>
<dataflow id="399" from="input_load" to="StgValue_119" fromId="118" toId="119">
</dataflow>
<dataflow id="400" from="line_buffer_addr" to="StgValue_119" fromId="117" toId="119">
</dataflow>
<dataflow id="401" from="StgValue_216" to="y" fromId="216" toId="121">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="402" from="StgValue_87" to="y" fromId="87" toId="121">
</dataflow>
<dataflow id="403" from="y_1" to="y" fromId="125" toId="121">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="404" from="StgValue_146" to="y" fromId="146" toId="121">
<BackEdge/>
</dataflow>
<dataflow id="405" from="y" to="y_cast" fromId="121" toId="122">
</dataflow>
<dataflow id="406" from="y" to="exitcond2" fromId="121" toId="123">
</dataflow>
<dataflow id="407" from="StgValue_223" to="exitcond2" fromId="223" toId="123">
</dataflow>
<dataflow id="408" from="_ssdm_op_SpecLoopTripCount" to="empty_8" fromId="225" toId="124">
</dataflow>
<dataflow id="409" from="StgValue_227" to="empty_8" fromId="227" toId="124">
</dataflow>
<dataflow id="410" from="StgValue_227" to="empty_8" fromId="227" toId="124">
</dataflow>
<dataflow id="411" from="StgValue_227" to="empty_8" fromId="227" toId="124">
</dataflow>
<dataflow id="412" from="y" to="y_1" fromId="121" toId="125">
</dataflow>
<dataflow id="413" from="StgValue_232" to="y_1" fromId="232" toId="125">
</dataflow>
<dataflow id="414" from="exitcond2" to="StgValue_126" fromId="123" toId="126">
</dataflow>
<dataflow id="415" from="sum_1" to="sum" fromId="147" toId="129">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="416" from="StgValue_165" to="sum" fromId="165" toId="129">
<BackEdge/>
</dataflow>
<dataflow id="418" from="StgValue_417" to="sum" fromId="417" toId="129">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="419" from="StgValue_127" to="sum" fromId="127" toId="129">
</dataflow>
<dataflow id="420" from="i_3" to="i4" fromId="133" toId="130">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="421" from="StgValue_165" to="i4" fromId="165" toId="130">
<BackEdge/>
</dataflow>
<dataflow id="422" from="StgValue_216" to="i4" fromId="216" toId="130">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="423" from="StgValue_127" to="i4" fromId="127" toId="130">
</dataflow>
<dataflow id="424" from="i4" to="exitcond1" fromId="130" toId="131">
</dataflow>
<dataflow id="425" from="StgValue_223" to="exitcond1" fromId="223" toId="131">
</dataflow>
<dataflow id="426" from="_ssdm_op_SpecLoopTripCount" to="empty_9" fromId="225" toId="132">
</dataflow>
<dataflow id="427" from="StgValue_227" to="empty_9" fromId="227" toId="132">
</dataflow>
<dataflow id="428" from="StgValue_227" to="empty_9" fromId="227" toId="132">
</dataflow>
<dataflow id="429" from="StgValue_227" to="empty_9" fromId="227" toId="132">
</dataflow>
<dataflow id="430" from="i4" to="i_3" fromId="130" toId="133">
</dataflow>
<dataflow id="431" from="StgValue_232" to="i_3" fromId="232" toId="133">
</dataflow>
<dataflow id="432" from="exitcond1" to="StgValue_134" fromId="131" toId="134">
</dataflow>
<dataflow id="433" from="i4" to="tmp_11_cast" fromId="130" toId="135">
</dataflow>
<dataflow id="434" from="_ssdm_op_BitConcatenate.i4.i2.i2" to="tmp_20" fromId="251" toId="136">
</dataflow>
<dataflow id="435" from="i4" to="tmp_20" fromId="130" toId="136">
</dataflow>
<dataflow id="436" from="StgValue_216" to="tmp_20" fromId="216" toId="136">
</dataflow>
<dataflow id="437" from="tmp_20" to="p_shl7_cast" fromId="136" toId="137">
</dataflow>
<dataflow id="438" from="p_shl7_cast" to="tmp_21" fromId="137" toId="138">
</dataflow>
<dataflow id="439" from="tmp_11_cast" to="tmp_21" fromId="135" toId="138">
</dataflow>
<dataflow id="440" from="tmp_11_cast" to="tmp_22" fromId="135" toId="139">
</dataflow>
<dataflow id="441" from="p_shl7_cast" to="tmp_22" fromId="137" toId="139">
</dataflow>
<dataflow id="442" from="y" to="tmp_10_cast" fromId="121" toId="141">
</dataflow>
<dataflow id="443" from="tmp_18" to="tmp_19" fromId="86" toId="142">
</dataflow>
<dataflow id="444" from="tmp_10_cast" to="tmp_19" fromId="141" toId="142">
</dataflow>
<dataflow id="445" from="tmp_19" to="tmp_31_cast" fromId="142" toId="143">
</dataflow>
<dataflow id="446" from="output_r" to="output_addr" fromId="202" toId="144">
</dataflow>
<dataflow id="447" from="StgValue_300" to="output_addr" fromId="300" toId="144">
</dataflow>
<dataflow id="448" from="tmp_31_cast" to="output_addr" fromId="143" toId="144">
</dataflow>
<dataflow id="449" from="sum" to="StgValue_145" fromId="129" toId="145">
</dataflow>
<dataflow id="450" from="output_addr" to="StgValue_145" fromId="144" toId="145">
</dataflow>
<dataflow id="451" from="sum_2" to="sum_1" fromId="169" toId="147">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="452" from="StgValue_170" to="sum_1" fromId="170" toId="147">
<BackEdge/>
</dataflow>
<dataflow id="453" from="sum" to="sum_1" fromId="129" toId="147">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="454" from="StgValue_140" to="sum_1" fromId="140" toId="147">
</dataflow>
<dataflow id="455" from="j_4" to="j5" fromId="152" toId="148">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="456" from="StgValue_170" to="j5" fromId="170" toId="148">
<BackEdge/>
</dataflow>
<dataflow id="457" from="StgValue_216" to="j5" fromId="216" toId="148">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="458" from="StgValue_140" to="j5" fromId="140" toId="148">
</dataflow>
<dataflow id="459" from="j5" to="j5_cast" fromId="148" toId="149">
</dataflow>
<dataflow id="460" from="j5" to="exitcond" fromId="148" toId="150">
</dataflow>
<dataflow id="461" from="StgValue_223" to="exitcond" fromId="223" toId="150">
</dataflow>
<dataflow id="462" from="_ssdm_op_SpecLoopTripCount" to="empty_10" fromId="225" toId="151">
</dataflow>
<dataflow id="463" from="StgValue_227" to="empty_10" fromId="227" toId="151">
</dataflow>
<dataflow id="464" from="StgValue_227" to="empty_10" fromId="227" toId="151">
</dataflow>
<dataflow id="465" from="StgValue_227" to="empty_10" fromId="227" toId="151">
</dataflow>
<dataflow id="466" from="j5" to="j_4" fromId="148" toId="152">
</dataflow>
<dataflow id="467" from="StgValue_232" to="j_4" fromId="232" toId="152">
</dataflow>
<dataflow id="468" from="exitcond" to="StgValue_153" fromId="150" toId="153">
</dataflow>
<dataflow id="469" from="j5_cast" to="tmp_12" fromId="149" toId="154">
</dataflow>
<dataflow id="470" from="y_cast" to="tmp_12" fromId="122" toId="154">
</dataflow>
<dataflow id="471" from="tmp_12" to="tmp_13_cast" fromId="154" toId="155">
</dataflow>
<dataflow id="472" from="tmp_22" to="tmp_23" fromId="139" toId="156">
</dataflow>
<dataflow id="473" from="tmp_13_cast" to="tmp_23" fromId="155" toId="156">
</dataflow>
<dataflow id="474" from="tmp_23" to="tmp_36_cast" fromId="156" toId="157">
</dataflow>
<dataflow id="475" from="line_buffer" to="line_buffer_addr_4" fromId="21" toId="158">
</dataflow>
<dataflow id="476" from="StgValue_300" to="line_buffer_addr_4" fromId="300" toId="158">
</dataflow>
<dataflow id="477" from="tmp_36_cast" to="line_buffer_addr_4" fromId="157" toId="158">
</dataflow>
<dataflow id="478" from="line_buffer_addr_4" to="line_buffer_load_1" fromId="158" toId="159">
</dataflow>
<dataflow id="479" from="j5" to="tmp_14_cast" fromId="148" toId="160">
</dataflow>
<dataflow id="480" from="tmp_21" to="tmp_24" fromId="138" toId="161">
</dataflow>
<dataflow id="481" from="tmp_14_cast" to="tmp_24" fromId="160" toId="161">
</dataflow>
<dataflow id="482" from="tmp_24" to="tmp_37_cast" fromId="161" toId="162">
</dataflow>
<dataflow id="483" from="kernel" to="kernel_addr" fromId="201" toId="163">
</dataflow>
<dataflow id="484" from="StgValue_300" to="kernel_addr" fromId="300" toId="163">
</dataflow>
<dataflow id="485" from="tmp_37_cast" to="kernel_addr" fromId="162" toId="163">
</dataflow>
<dataflow id="486" from="kernel_addr" to="kernel_load" fromId="163" toId="164">
</dataflow>
<dataflow id="487" from="line_buffer_addr_4" to="line_buffer_load_1" fromId="158" toId="166">
</dataflow>
<dataflow id="488" from="kernel_addr" to="kernel_load" fromId="163" toId="167">
</dataflow>
<dataflow id="489" from="kernel_load" to="tmp_15" fromId="167" toId="168">
</dataflow>
<dataflow id="490" from="line_buffer_load_1" to="tmp_15" fromId="166" toId="168">
</dataflow>
<dataflow id="491" from="sum_1" to="sum_2" fromId="147" toId="169">
</dataflow>
<dataflow id="492" from="tmp_15" to="sum_2" fromId="168" toId="169">
</dataflow>
<dataflow id="493" from="exitcond8" to="StgValue_2" fromId="25" toId="2">
</dataflow>
<dataflow id="494" from="tmp" to="StgValue_2" fromId="29" toId="2">
</dataflow>
<dataflow id="495" from="exitcond5" to="StgValue_3" fromId="35" toId="3">
</dataflow>
<dataflow id="496" from="exitcond4" to="StgValue_4" fromId="55" toId="4">
</dataflow>
<dataflow id="497" from="tmp" to="StgValue_6" fromId="29" toId="6">
</dataflow>
<dataflow id="498" from="exitcond3" to="StgValue_6" fromId="73" toId="6">
</dataflow>
<dataflow id="499" from="exitcond7" to="StgValue_8" fromId="96" toId="8">
</dataflow>
<dataflow id="500" from="exitcond6" to="StgValue_9" fromId="107" toId="9">
</dataflow>
<dataflow id="501" from="exitcond2" to="StgValue_11" fromId="123" toId="11">
</dataflow>
<dataflow id="502" from="exitcond1" to="StgValue_12" fromId="131" toId="12">
</dataflow>
<dataflow id="503" from="exitcond" to="StgValue_13" fromId="150" toId="13">
</dataflow>
</dataflows>


</stg>
