{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1717143043129 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717143043129 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 31 02:10:42 2024 " "Processing started: Fri May 31 02:10:42 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717143043129 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1717143043129 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/intelfpga_lite/22.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim final_proyect final_proyect " "Command: quartus_sh -t c:/intelfpga_lite/22.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim final_proyect final_proyect" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1717143043129 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim final_proyect final_proyect " "Quartus(args): --rtl_sim final_proyect final_proyect" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1717143043129 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1717143043399 ""}
{ "Info" "0" "" "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" 0 0 "Shell" 0 0 1717143043579 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim software" 0 0 "Shell" 0 0 1717143043581 ""}
{ "Warning" "0" "" "Warning: File final_proyect_run_msim_rtl_verilog.do already exists - backing up current file as final_proyect_run_msim_rtl_verilog.do.bak11" {  } {  } 0 0 "Warning: File final_proyect_run_msim_rtl_verilog.do already exists - backing up current file as final_proyect_run_msim_rtl_verilog.do.bak11" 0 0 "Shell" 0 0 1717143043697 ""}
{ "Info" "0" "" "Info: Generated ModelSim script file C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/simulation/modelsim/final_proyect_run_msim_rtl_verilog.do" {  } { { "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/simulation/modelsim/final_proyect_run_msim_rtl_verilog.do" "0" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/simulation/modelsim/final_proyect_run_msim_rtl_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim script file C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/simulation/modelsim/final_proyect_run_msim_rtl_verilog.do" 0 0 "Shell" 0 0 1717143043793 ""}
{ "Info" "0" "" "Info: Spawning ModelSim Simulation software " {  } {  } 0 0 "Info: Spawning ModelSim Simulation software " 0 0 "Shell" 0 0 1717143043796 ""}
{ "Info" "0" "" "Info: Successfully spawned ModelSim Simulation software" {  } {  } 0 0 "Info: Successfully spawned ModelSim Simulation software" 0 0 "Shell" 0 0 1717143043804 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1717143043804 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/final_proyect_nativelink_simulation.rpt" {  } { { "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/final_proyect_nativelink_simulation.rpt" "0" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/final_proyect_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/final_proyect_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1717143043805 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/22.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/intelfpga_lite/22.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1717143043805 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 1  Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4764 " "Peak virtual memory: 4764 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717143043806 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 31 02:10:43 2024 " "Processing ended: Fri May 31 02:10:43 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717143043806 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717143043806 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717143043806 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1717143043806 ""}
