============================================================
   Tang Dynasty, V4.6.18154
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = C:/Anlogic/TD4.6.4/bin/td.exe
   Built at =   16:39:36 Mar 27 2020
   Run by =     MxD
   Run Date =   Wed Mar 30 13:20:11 2022

   Run on =     DESKTOP-6NPNTAP
============================================================
RUN-1002 : start command "open_project synthesizer.al"
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file osc.v
RUN-1002 : start command "import_device eagle_s20.db -package BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicated  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicated  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db synthesizer_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.6.18154.
RUN-1001 : Database version number 46116.
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file osc.v
RUN-1002 : start command "elaborate -top top"
HDL-1007 : elaborate module top in top.v(1)
HDL-1007 : elaborate module osc in osc.v(1)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc top.adc"
RUN-1002 : start command "set_pin_assignment  cap   LOCATION = C15; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  res   LOCATION = E16; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  vib   LOCATION = F16; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.4/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "osc"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model osc
SYN-1014 : Optimize round 1
SYN-1032 : 2/0 useful/useless nets, 1/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 0 better
RUN-1002 : start command "report_area -file synthesizer_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                     3
  #input                1
  #output               1
  #inout                1

Gate Statistics
#Basic gates            1
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  1
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                  0
  #LATCH                0

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |top    |1      |0      |0      |
+-----------------------------------------+

RUN-1002 : start command "export_db synthesizer_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea synthesizer_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.4/license/Anlogic.lic
SYN-2001 : Map 3 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5/2 useful/useless nets, 5/2 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 5/2 useful/useless nets, 5/2 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 5/2 useful/useless nets, 5/2 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1 instances into 1 LUTs, name keeping = 100%.
SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 5/0 useful/useless nets, 5/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1 LUT to BLE ...
SYN-4008 : Packed 1 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 1 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 1/5 primitive instances ...
RUN-1002 : start command "report_area -file synthesizer_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                     3
  #input                1
  #output               1
  #inout                1

Utilization Statistics
#lut                    1   out of  19600    0.01%
#reg                    0   out of  19600    0.00%
#le                     1
  #lut only             1   out of      1  100.00%
  #reg only             0   out of      1    0.00%
  #lut&reg              0   out of      1    0.00%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    3   out of    188    1.60%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |top    |1     |1     |0     |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
RUN-1002 : start command "export_db synthesizer_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.4/license/Anlogic.lic
PHY-3001 : Placer runs in 12 thread(s).
SYN-4026 : Tagged 0 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 5 instances
RUN-1001 : 0 mslices, 1 lslices, 3 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5 nets
RUN-1001 : 4 nets have 2 pins
RUN-1001 : 1 nets have [3 - 5] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 5 instances, 1 slices, 0 macros(0 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 3, tpin num: 11, tnet num: 5, tinst num: 5, tnode num: 13, tedge num: 11.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 9 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 0 clock pins, and constraint 0 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.001193s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 181.4
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.999939
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 180.7, overlap = 0
PHY-3002 : Step(2): len = 180.7, overlap = 0
PHY-3002 : Step(3): len = 180.7, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003082s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.999939
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.0338572
PHY-3002 : Step(4): len = 181.3, overlap = 0
PHY-3002 : Step(5): len = 181.3, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.999939
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(6): len = 181.3, overlap = 0
PHY-3002 : Step(7): len = 181.3, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006374s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.999939
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(8): len = 181.2, overlap = 0
PHY-3002 : Step(9): len = 181.2, overlap = 0
PHY-3002 : Step(10): len = 181.2, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004797s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 192.4, Over = 0
PHY-3001 : Final: Len = 192.4, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 176, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.008934s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.4/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 0 to 0
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 5 instances
RUN-1001 : 0 mslices, 1 lslices, 3 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5 nets
RUN-1001 : 4 nets have 2 pins
RUN-1001 : 1 nets have [3 - 5] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 176, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.009187s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (170.1%)

PHY-1001 : End global routing;  0.061605s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (101.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 0, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000007s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 0, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000011s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 40% nets.
PHY-1002 : len = 224, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 224
PHY-1001 : End Routed; 0.004191s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (372.8%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  4.722837s wall, 4.437500s user + 0.343750s system = 4.781250s CPU (101.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  4.860319s wall, 4.593750s user + 0.343750s system = 4.937500s CPU (101.6%)

RUN-1004 : used memory is 254 MB, reserved memory is 207 MB, peak memory is 791 MB
RUN-1002 : start command "report_area -io_info -file synthesizer_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                     3
  #input                1
  #output               1
  #inout                1

Utilization Statistics
#lut                    1   out of  19600    0.01%
#reg                    0   out of  19600    0.00%
#le                     1
  #lut only             1   out of      1  100.00%
  #reg only             0   out of      1    0.00%
  #lut&reg              0   out of      1    0.00%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    3   out of    188    1.60%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 

RUN-1002 : start command "export_db synthesizer_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit synthesizer.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances completely, inst num: 5
BIT-1002 : Init pips completely, net num: 5, pip num: 13
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 23 valid insts, and 65 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file synthesizer.bit.
RUN-1002 : start command "download -bit synthesizer.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit synthesizer.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1334, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit synthesizer.bit" in  1.156333s wall, 1.125000s user + 0.031250s system = 1.156250s CPU (100.0%)

RUN-1004 : used memory is 398 MB, reserved memory is 352 MB, peak memory is 791 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.371470s wall, 0.000000s user + 0.031250s system = 0.031250s CPU (0.5%)

RUN-1004 : used memory is 424 MB, reserved memory is 380 MB, peak memory is 791 MB
RUN-1003 : finish command "download -bit synthesizer.bit -mode jtag -spd 6 -sec 64 -cable 0" in  8.088945s wall, 1.234375s user + 0.062500s system = 1.296875s CPU (16.0%)

RUN-1004 : used memory is 282 MB, reserved memory is 232 MB, peak memory is 791 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file osc.v
RUN-1002 : start command "elaborate -top top"
HDL-1007 : elaborate module top in top.v(1)
HDL-1007 : elaborate module osc in osc.v(1)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc top.adc"
RUN-1002 : start command "set_pin_assignment  cap   LOCATION = E16; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  res   LOCATION = C15; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  vib   LOCATION = F16; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.4/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "osc"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model osc
SYN-1014 : Optimize round 1
SYN-1032 : 2/0 useful/useless nets, 1/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 0 better
RUN-1002 : start command "report_area -file synthesizer_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                     3
  #input                1
  #output               1
  #inout                1

Gate Statistics
#Basic gates            1
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  1
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                  0
  #LATCH                0

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |top    |1      |0      |0      |
+-----------------------------------------+

RUN-1002 : start command "export_db synthesizer_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea synthesizer_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.4/license/Anlogic.lic
SYN-2001 : Map 3 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5/2 useful/useless nets, 5/2 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 5/2 useful/useless nets, 5/2 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 5/2 useful/useless nets, 5/2 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1 instances into 1 LUTs, name keeping = 100%.
SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 5/0 useful/useless nets, 5/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1 LUT to BLE ...
SYN-4008 : Packed 1 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 1 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 1/5 primitive instances ...
RUN-1002 : start command "report_area -file synthesizer_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                     3
  #input                1
  #output               1
  #inout                1

Utilization Statistics
#lut                    1   out of  19600    0.01%
#reg                    0   out of  19600    0.00%
#le                     1
  #lut only             1   out of      1  100.00%
  #reg only             0   out of      1    0.00%
  #lut&reg              0   out of      1    0.00%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    3   out of    188    1.60%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |top    |1     |1     |0     |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
RUN-1002 : start command "export_db synthesizer_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.4/license/Anlogic.lic
PHY-3001 : Placer runs in 12 thread(s).
SYN-4026 : Tagged 0 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 5 instances
RUN-1001 : 0 mslices, 1 lslices, 3 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5 nets
RUN-1001 : 4 nets have 2 pins
RUN-1001 : 1 nets have [3 - 5] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 5 instances, 1 slices, 0 macros(0 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 3, tpin num: 11, tnet num: 5, tinst num: 5, tnode num: 13, tedge num: 11.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 9 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 0 clock pins, and constraint 0 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.000887s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 183.4
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.999939
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(11): len = 171.4, overlap = 0
PHY-3002 : Step(12): len = 171.4, overlap = 0
PHY-3002 : Step(13): len = 171.4, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002967s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.999939
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(14): len = 171.4, overlap = 0
PHY-3002 : Step(15): len = 171.4, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.999939
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(16): len = 171.4, overlap = 0
PHY-3002 : Step(17): len = 171.4, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006253s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.999939
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(18): len = 171.4, overlap = 0
PHY-3002 : Step(19): len = 171.4, overlap = 0
PHY-3002 : Step(20): len = 171.4, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004256s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 179.4, Over = 0
PHY-3001 : Final: Len = 179.4, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 200, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.005843s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.4/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 0 to 0
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 5 instances
RUN-1001 : 0 mslices, 1 lslices, 3 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5 nets
RUN-1001 : 4 nets have 2 pins
RUN-1001 : 1 nets have [3 - 5] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 200, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.006198s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End global routing;  0.059904s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (104.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 0, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000010s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 0, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000013s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 40% nets.
PHY-1002 : len = 168, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 168
PHY-1001 : End Routed; 0.004783s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.195481s wall, 0.968750s user + 0.187500s system = 1.156250s CPU (96.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.331977s wall, 1.125000s user + 0.187500s system = 1.312500s CPU (98.5%)

RUN-1004 : used memory is 275 MB, reserved memory is 246 MB, peak memory is 811 MB
RUN-1002 : start command "report_area -io_info -file synthesizer_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                     3
  #input                1
  #output               1
  #inout                1

Utilization Statistics
#lut                    1   out of  19600    0.01%
#reg                    0   out of  19600    0.00%
#le                     1
  #lut only             1   out of      1  100.00%
  #reg only             0   out of      1    0.00%
  #lut&reg              0   out of      1    0.00%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    3   out of    188    1.60%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 

RUN-1002 : start command "export_db synthesizer_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit synthesizer.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances completely, inst num: 5
BIT-1002 : Init pips completely, net num: 5, pip num: 15
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 33 valid insts, and 69 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file synthesizer.bit.
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file osc.v
RUN-1002 : start command "elaborate -top top"
HDL-1007 : elaborate module top in top.v(1)
HDL-1007 : elaborate module osc in osc.v(1)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc top.adc"
RUN-1002 : start command "set_pin_assignment  cap   LOCATION = E16; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  res   LOCATION = C15; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  vib   LOCATION = F16; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.4/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "osc"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model osc
SYN-1014 : Optimize round 1
SYN-1032 : 2/0 useful/useless nets, 1/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 0 better
RUN-1002 : start command "report_area -file synthesizer_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                     3
  #input                1
  #output               1
  #inout                1

Gate Statistics
#Basic gates            1
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  1
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                  0
  #LATCH                0

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |top    |1      |0      |0      |
+-----------------------------------------+

RUN-1002 : start command "export_db synthesizer_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea synthesizer_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.4/license/Anlogic.lic
SYN-2001 : Map 3 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5/2 useful/useless nets, 5/2 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 5/2 useful/useless nets, 5/2 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 5/2 useful/useless nets, 5/2 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1 instances into 1 LUTs, name keeping = 100%.
SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 5/0 useful/useless nets, 5/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1 LUT to BLE ...
SYN-4008 : Packed 1 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 1 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 1/5 primitive instances ...
RUN-1002 : start command "report_area -file synthesizer_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                     3
  #input                1
  #output               1
  #inout                1

Utilization Statistics
#lut                    1   out of  19600    0.01%
#reg                    0   out of  19600    0.00%
#le                     1
  #lut only             1   out of      1  100.00%
  #reg only             0   out of      1    0.00%
  #lut&reg              0   out of      1    0.00%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    3   out of    188    1.60%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |top    |1     |1     |0     |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
RUN-1002 : start command "export_db synthesizer_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.4/license/Anlogic.lic
PHY-3001 : Placer runs in 12 thread(s).
SYN-4026 : Tagged 0 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 5 instances
RUN-1001 : 0 mslices, 1 lslices, 3 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5 nets
RUN-1001 : 4 nets have 2 pins
RUN-1001 : 1 nets have [3 - 5] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 5 instances, 1 slices, 0 macros(0 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 3, tpin num: 11, tnet num: 5, tinst num: 5, tnode num: 13, tedge num: 11.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 9 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 0 clock pins, and constraint 0 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.000863s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 183.4
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.999939
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(21): len = 171.4, overlap = 0
PHY-3002 : Step(22): len = 171.4, overlap = 0
PHY-3002 : Step(23): len = 171.4, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002978s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.999939
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(24): len = 171.4, overlap = 0
PHY-3002 : Step(25): len = 171.4, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.999939
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(26): len = 171.4, overlap = 0
PHY-3002 : Step(27): len = 171.4, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006244s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (250.3%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.999939
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(28): len = 171.4, overlap = 0
PHY-3002 : Step(29): len = 171.4, overlap = 0
PHY-3002 : Step(30): len = 171.4, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004457s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 179.4, Over = 0
PHY-3001 : Final: Len = 179.4, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 200, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.005996s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.4/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 0 to 0
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 5 instances
RUN-1001 : 0 mslices, 1 lslices, 3 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5 nets
RUN-1001 : 4 nets have 2 pins
RUN-1001 : 1 nets have [3 - 5] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 200, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.006340s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (739.3%)

PHY-1001 : End global routing;  0.062237s wall, 0.046875s user + 0.046875s system = 0.093750s CPU (150.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 0, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000010s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 0, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000013s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 40% nets.
PHY-1002 : len = 168, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 168
PHY-1001 : End Routed; 0.004754s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (328.7%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.126070s wall, 1.000000s user + 0.156250s system = 1.156250s CPU (102.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.264213s wall, 1.109375s user + 0.218750s system = 1.328125s CPU (105.1%)

RUN-1004 : used memory is 291 MB, reserved memory is 253 MB, peak memory is 822 MB
RUN-1002 : start command "report_area -io_info -file synthesizer_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                     3
  #input                1
  #output               1
  #inout                1

Utilization Statistics
#lut                    1   out of  19600    0.01%
#reg                    0   out of  19600    0.00%
#le                     1
  #lut only             1   out of      1  100.00%
  #reg only             0   out of      1    0.00%
  #lut&reg              0   out of      1    0.00%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    3   out of    188    1.60%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 

RUN-1002 : start command "export_db synthesizer_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit synthesizer.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances completely, inst num: 5
BIT-1002 : Init pips completely, net num: 5, pip num: 15
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 33 valid insts, and 69 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file synthesizer.bit.
RUN-1002 : start command "download -mode erase_spi -spd 1 -chip EAGLE_S20_BG256 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
PRG-2019 : Erase flash successfully.
RUN-1003 : finish command "download -mode erase_spi -spd 1 -chip EAGLE_S20_BG256 -cable 0" in  3.351707s wall, 2.937500s user + 0.031250s system = 2.968750s CPU (88.6%)

RUN-1004 : used memory is 316 MB, reserved memory is 283 MB, peak memory is 822 MB
GUI-1001 : Erase flash success!
RUN-1002 : start command "download -bit synthesizer.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m program_spi -bit synthesizer.bit"
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m program_spi -bit synthesizer.bit" in  1.851883s wall, 1.796875s user + 0.062500s system = 1.859375s CPU (100.4%)

RUN-1004 : used memory is 644 MB, reserved memory is 616 MB, peak memory is 822 MB
RUN-1002 : start command "program_spi -cable 0 -spd 6"
RUN-1003 : finish command "program_spi -cable 0 -spd 6" in  93.090090s wall, 0.421875s user + 0.515625s system = 0.937500s CPU (1.0%)

RUN-1004 : used memory is 645 MB, reserved memory is 617 MB, peak memory is 822 MB
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m verify_spi -bit synthesizer.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  24.805961s wall, 0.015625s user + 0.140625s system = 0.156250s CPU (0.6%)

RUN-1004 : used memory is 447 MB, reserved memory is 413 MB, peak memory is 822 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit synthesizer.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  122.378035s wall, 2.984375s user + 0.781250s system = 3.765625s CPU (3.1%)

RUN-1004 : used memory is 305 MB, reserved memory is 259 MB, peak memory is 822 MB
GUI-1001 : Download success!
