module seven_seg_decoder(in,out)
input [4:0] in;
output [6:0] out;

always@(input)
begin
case(input)
0000:out = 7'b0000001;
0001:out = 7'b1001111;
0010:out = 7'b0010010;
0011:out = 7'b0000110;
0100:out = 7'b1001100;
0101:out = 7'b0100100;
0110:out = 7'b0100000;
0111:out = 7'b0001111;
1000:out = 7'b0000000;
1001:out = 7'b0001100;
1010:out = 7'b0001000;
1011:out = 7'b1100000;
1100:out = 7'b0110001;
1101:out = 7'b1000010;
1110:out = 7'b0110000;
1111:out = 7'b0111000;
end

endmodule
