<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="API documentation for the Rust `rp2040_pac` crate."><meta name="keywords" content="rust, rustlang, rust-lang, rp2040_pac"><title>rp2040_pac - Rust</title><link rel="stylesheet" type="text/css" href="../normalize.css"><link rel="stylesheet" type="text/css" href="../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" type="text/css" href="../light.css"  id="themeStyle"><link rel="stylesheet" type="text/css" href="../dark.css" disabled ><link rel="stylesheet" type="text/css" href="../ayu.css" disabled ><script id="default-settings"></script><script src="../storage.js"></script><noscript><link rel="stylesheet" href="../noscript.css"></noscript><link rel="icon" type="image/svg+xml" href="../favicon.svg">
<link rel="alternate icon" type="image/png" href="../favicon-16x16.png">
<link rel="alternate icon" type="image/png" href="../favicon-32x32.png"><style type="text/css">#crate-search{background-image:url("../down-arrow.svg");}</style></head><body class="rustdoc mod"><!--[if lte IE 8]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="sidebar-menu">&#9776;</div><a href='../rp2040_pac/index.html'><div class='logo-container rust-logo'><img src='../rust-logo.png' alt='logo'></div></a><p class="location">Crate rp2040_pac</p><div class="block version"><p>Version 0.1.0</p></div><div class="sidebar-elems"><a id="all-types" href="all.html"><p>See all rp2040_pac's items</p></a><div class="block items"><ul><li><a href="#modules">Modules</a></li><li><a href="#structs">Structs</a></li><li><a href="#enums">Enums</a></li><li><a href="#constants">Constants</a></li></ul></div><p class="location"></p><script>window.sidebarCurrent = {name: "rp2040_pac", ty: "mod", relpath: "../"};</script></div></nav><div class="theme-picker"><button id="theme-picker" aria-label="Pick another theme!" aria-haspopup="menu"><img src="../brush.svg" width="18" alt="Pick another theme!"></button><div id="theme-choices" role="menu"></div></div><script src="../theme.js"></script><nav class="sub"><form class="search-form"><div class="search-container"><div><select id="crate-search"><option value="All crates">All crates</option></select><input class="search-input" name="search" disabled autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"></div><span class="help-button">?</span>
                <a id="settings-menu" href="../settings.html"><img src="../wheel.svg" width="18" alt="Change settings"></a></div></form></nav><section id="main" class="content"><h1 class="fqn"><span class="out-of-band"><span id="render-detail"><a id="toggle-all-docs" href="javascript:void(0)" title="collapse all docs">[<span class="inner">&#x2212;</span>]</a></span><a class="srclink" href="../src/rp2040_pac/lib.rs.html#1-1137" title="goto source code">[src]</a></span><span class="in-band">Crate <a class="mod" href="">rp2040_pac</a></span></h1><div class="docblock"><p>Peripheral access API for RP2040 microcontrollers (generated using svd2rust v0.17.0)</p>
<p>You can find an overview of the API <a href="https://docs.rs/svd2rust/0.17.0/svd2rust/#peripheral-api">here</a>.</p>
</div><h2 id="modules" class="section-header"><a href="#modules">Modules</a></h2>
<table><tr class="module-item"><td><a class="mod" href="adc/index.html" title="rp2040_pac::adc mod">adc</a></td><td class="docblock-short"><p>Control and data interface to SAR ADC</p>
</td></tr><tr class="module-item"><td><a class="mod" href="busctrl/index.html" title="rp2040_pac::busctrl mod">busctrl</a></td><td class="docblock-short"><p>Register block for busfabric control signals and performance counters</p>
</td></tr><tr class="module-item"><td><a class="mod" href="clocks/index.html" title="rp2040_pac::clocks mod">clocks</a></td><td class="docblock-short"><p>CLOCKS</p>
</td></tr><tr class="module-item"><td><a class="mod" href="dma/index.html" title="rp2040_pac::dma mod">dma</a></td><td class="docblock-short"><p>DMA with separate read and write masters</p>
</td></tr><tr class="module-item"><td><a class="mod" href="generic/index.html" title="rp2040_pac::generic mod">generic</a></td><td class="docblock-short"><p>Common register and bit access and modify traits</p>
</td></tr><tr class="module-item"><td><a class="mod" href="i2c0/index.html" title="rp2040_pac::i2c0 mod">i2c0</a></td><td class="docblock-short"><p>DW_apb_i2c address block</p>
</td></tr><tr class="module-item"><td><a class="mod" href="io_bank0/index.html" title="rp2040_pac::io_bank0 mod">io_bank0</a></td><td class="docblock-short"><p>IO_BANK0</p>
</td></tr><tr class="module-item"><td><a class="mod" href="io_qspi/index.html" title="rp2040_pac::io_qspi mod">io_qspi</a></td><td class="docblock-short"><p>IO_QSPI</p>
</td></tr><tr class="module-item"><td><a class="mod" href="pads_bank0/index.html" title="rp2040_pac::pads_bank0 mod">pads_bank0</a></td><td class="docblock-short"><p>PADS_BANK0</p>
</td></tr><tr class="module-item"><td><a class="mod" href="pads_qspi/index.html" title="rp2040_pac::pads_qspi mod">pads_qspi</a></td><td class="docblock-short"><p>PADS_QSPI</p>
</td></tr><tr class="module-item"><td><a class="mod" href="pio0/index.html" title="rp2040_pac::pio0 mod">pio0</a></td><td class="docblock-short"><p>Programmable IO block</p>
</td></tr><tr class="module-item"><td><a class="mod" href="pll_sys/index.html" title="rp2040_pac::pll_sys mod">pll_sys</a></td><td class="docblock-short"><p>PLL_SYS</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ppb/index.html" title="rp2040_pac::ppb mod">ppb</a></td><td class="docblock-short"><p>PPB</p>
</td></tr><tr class="module-item"><td><a class="mod" href="psm/index.html" title="rp2040_pac::psm mod">psm</a></td><td class="docblock-short"><p>PSM</p>
</td></tr><tr class="module-item"><td><a class="mod" href="pwm/index.html" title="rp2040_pac::pwm mod">pwm</a></td><td class="docblock-short"><p>Simple PWM</p>
</td></tr><tr class="module-item"><td><a class="mod" href="resets/index.html" title="rp2040_pac::resets mod">resets</a></td><td class="docblock-short"><p>RESETS</p>
</td></tr><tr class="module-item"><td><a class="mod" href="rosc/index.html" title="rp2040_pac::rosc mod">rosc</a></td><td class="docblock-short"><p>ROSC</p>
</td></tr><tr class="module-item"><td><a class="mod" href="rtc/index.html" title="rp2040_pac::rtc mod">rtc</a></td><td class="docblock-short"><p>Register block to control RTC</p>
</td></tr><tr class="module-item"><td><a class="mod" href="sio/index.html" title="rp2040_pac::sio mod">sio</a></td><td class="docblock-short"><p>Single-cycle IO block\n Provides core-local and inter-core hardware for the two processors, with single-cycle access.</p>
</td></tr><tr class="module-item"><td><a class="mod" href="spi0/index.html" title="rp2040_pac::spi0 mod">spi0</a></td><td class="docblock-short"><p>SPI0</p>
</td></tr><tr class="module-item"><td><a class="mod" href="syscfg/index.html" title="rp2040_pac::syscfg mod">syscfg</a></td><td class="docblock-short"><p>Register block for various chip control signals</p>
</td></tr><tr class="module-item"><td><a class="mod" href="sysinfo/index.html" title="rp2040_pac::sysinfo mod">sysinfo</a></td><td class="docblock-short"><p>SYSINFO</p>
</td></tr><tr class="module-item"><td><a class="mod" href="tbman/index.html" title="rp2040_pac::tbman mod">tbman</a></td><td class="docblock-short"><p>Testbench manager. Allows the programmer to know what platform their software is running on.</p>
</td></tr><tr class="module-item"><td><a class="mod" href="timer/index.html" title="rp2040_pac::timer mod">timer</a></td><td class="docblock-short"><p>Controls time and alarms\n time is a 64 bit value indicating the time in usec since power-on\n timeh is the top 32 bits of time &amp; timel is the bottom 32 bits\n to change time write to timelw before timehw\n to read time read from timelr before timehr\n An alarm is set by setting alarm_enable and writing to the corresponding alarm register\n When an alarm is pending, the corresponding alarm_running signal will be high\n An alarm can be cancelled before it has finished by clearing the alarm_enable\n When an alarm fires, the corresponding alarm_irq is set and alarm_running is cleared\n To clear the interrupt write a 1 to the corresponding alarm_irq</p>
</td></tr><tr class="module-item"><td><a class="mod" href="uart0/index.html" title="rp2040_pac::uart0 mod">uart0</a></td><td class="docblock-short"><p>UART0</p>
</td></tr><tr class="module-item"><td><a class="mod" href="usbctrl_regs/index.html" title="rp2040_pac::usbctrl_regs mod">usbctrl_regs</a></td><td class="docblock-short"><p>USB FS/LS controller device registers</p>
</td></tr><tr class="module-item"><td><a class="mod" href="vreg_and_chip_reset/index.html" title="rp2040_pac::vreg_and_chip_reset mod">vreg_and_chip_reset</a></td><td class="docblock-short"><p>control and status for on-chip voltage regulator and chip level reset subsystem</p>
</td></tr><tr class="module-item"><td><a class="mod" href="watchdog/index.html" title="rp2040_pac::watchdog mod">watchdog</a></td><td class="docblock-short"><p>WATCHDOG</p>
</td></tr><tr class="module-item"><td><a class="mod" href="xip_ctrl/index.html" title="rp2040_pac::xip_ctrl mod">xip_ctrl</a></td><td class="docblock-short"><p>QSPI flash execute-in-place block</p>
</td></tr><tr class="module-item"><td><a class="mod" href="xip_ssi/index.html" title="rp2040_pac::xip_ssi mod">xip_ssi</a></td><td class="docblock-short"><p>DW_apb_ssi has the following features:\n * APB interface – Allows for easy integration into a DesignWare Synthesizable Components for AMBA 2 implementation.\n * APB3 and APB4 protocol support.\n * Scalable APB data bus width – Supports APB data bus widths of 8, 16, and 32 bits.\n * Serial-master or serial-slave operation – Enables serial communication with serial-master or serial-slave peripheral devices.\n * Programmable Dual/Quad/Octal SPI support in Master Mode.\n * Dual Data Rate (DDR) and Read Data Strobe (RDS) Support - Enables the DW_apb_ssi master to perform operations with the device in DDR and RDS modes when working in Dual/Quad/Octal mode of operation.\n * Data Mask Support - Enables the DW_apb_ssi to selectively update the bytes in the device. This feature is applicable only in enhanced SPI modes.\n * eXecute-In-Place (XIP) support - Enables the DW_apb_ssi master to behave as a memory mapped I/O and fetches the data from the device based on the APB read request. This feature is applicable only in enhanced SPI modes.\n * DMA Controller Interface – Enables the DW_apb_ssi to interface to a DMA controller over the bus using a handshaking interface for transfer requests.\n * Independent masking of interrupts – Master collision, transmit FIFO overflow, transmit FIFO empty, receive FIFO full, receive FIFO underflow, and receive FIFO overflow interrupts can all be masked independently.\n * Multi-master contention detection – Informs the processor of multiple serial-master accesses on the serial bus.\n * Bypass of meta-stability flip-flops for synchronous clocks – When the APB clock (pclk) and the DW_apb_ssi serial clock (ssi_clk) are synchronous, meta-stable flip-flops are not used when transferring control signals across these clock domains.\n * Programmable delay on the sample time of the received serial data bit (rxd); enables programmable control of routing delays resulting in higher serial data-bit rates.\n * Programmable features:\n - Serial interface operation – Choice of Motorola SPI, Texas Instruments Synchronous Serial Protocol or National Semiconductor Microwire.\n - Clock bit-rate – Dynamic control of the serial bit rate of the data transfer; used in only serial-master mode of operation.\n - Data Item size (4 to 32 bits) – Item size of each data transfer under the control of the programmer.\n * Configured features:\n - FIFO depth – 16 words deep. The FIFO width is fixed at 32 bits.\n - 1 slave select output.\n - Hardware slave-select – Dedicated hardware slave-select line.\n - Combined interrupt line - one combined interrupt line from the DW_apb_ssi to the interrupt controller.\n - Interrupt polarity – active high interrupt lines.\n - Serial clock polarity – low serial-clock polarity directly after reset.\n - Serial clock phase – capture on first edge of serial-clock directly after reset.</p>
</td></tr><tr class="module-item"><td><a class="mod" href="xosc/index.html" title="rp2040_pac::xosc mod">xosc</a></td><td class="docblock-short"><p>Controls the crystal oscillator</p>
</td></tr></table><h2 id="structs" class="section-header"><a href="#structs">Structs</a></h2>
<table><tr class="module-item"><td><a class="struct" href="struct.ADC.html" title="rp2040_pac::ADC struct">ADC</a></td><td class="docblock-short"><p>Control and data interface to SAR ADC</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.BUSCTRL.html" title="rp2040_pac::BUSCTRL struct">BUSCTRL</a></td><td class="docblock-short"><p>Register block for busfabric control signals and performance counters</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.CBP.html" title="rp2040_pac::CBP struct">CBP</a></td><td class="docblock-short"><p>Cache and branch predictor maintenance operations</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.CLOCKS.html" title="rp2040_pac::CLOCKS struct">CLOCKS</a></td><td class="docblock-short"><p>CLOCKS</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.CPUID.html" title="rp2040_pac::CPUID struct">CPUID</a></td><td class="docblock-short"><p>CPUID</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.CorePeripherals.html" title="rp2040_pac::CorePeripherals struct">CorePeripherals</a></td><td class="docblock-short"><p>Core peripherals</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.DCB.html" title="rp2040_pac::DCB struct">DCB</a></td><td class="docblock-short"><p>Debug Control Block</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.DMA.html" title="rp2040_pac::DMA struct">DMA</a></td><td class="docblock-short"><p>DMA with separate read and write masters</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.DWT.html" title="rp2040_pac::DWT struct">DWT</a></td><td class="docblock-short"><p>Data Watchpoint and Trace unit</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.FPB.html" title="rp2040_pac::FPB struct">FPB</a></td><td class="docblock-short"><p>Flash Patch and Breakpoint unit</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.I2C0.html" title="rp2040_pac::I2C0 struct">I2C0</a></td><td class="docblock-short"><p>DW_apb_i2c address block</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.I2C1.html" title="rp2040_pac::I2C1 struct">I2C1</a></td><td class="docblock-short"><p>DW_apb_i2c address block</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.IO_BANK0.html" title="rp2040_pac::IO_BANK0 struct">IO_BANK0</a></td><td class="docblock-short"><p>IO_BANK0</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.IO_QSPI.html" title="rp2040_pac::IO_QSPI struct">IO_QSPI</a></td><td class="docblock-short"><p>IO_QSPI</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.ITM.html" title="rp2040_pac::ITM struct">ITM</a></td><td class="docblock-short"><p>Instrumentation Trace Macrocell</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.MPU.html" title="rp2040_pac::MPU struct">MPU</a></td><td class="docblock-short"><p>Memory Protection Unit</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.NVIC.html" title="rp2040_pac::NVIC struct">NVIC</a></td><td class="docblock-short"><p>Nested Vector Interrupt Controller</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.PADS_BANK0.html" title="rp2040_pac::PADS_BANK0 struct">PADS_BANK0</a></td><td class="docblock-short"><p>PADS_BANK0</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.PADS_QSPI.html" title="rp2040_pac::PADS_QSPI struct">PADS_QSPI</a></td><td class="docblock-short"><p>PADS_QSPI</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.PIO0.html" title="rp2040_pac::PIO0 struct">PIO0</a></td><td class="docblock-short"><p>Programmable IO block</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.PIO1.html" title="rp2040_pac::PIO1 struct">PIO1</a></td><td class="docblock-short"><p>Programmable IO block</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.PLL_SYS.html" title="rp2040_pac::PLL_SYS struct">PLL_SYS</a></td><td class="docblock-short"><p>PLL_SYS</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.PLL_USB.html" title="rp2040_pac::PLL_USB struct">PLL_USB</a></td><td class="docblock-short"><p>PLL_USB</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.PPB.html" title="rp2040_pac::PPB struct">PPB</a></td><td class="docblock-short"><p>PPB</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.PSM.html" title="rp2040_pac::PSM struct">PSM</a></td><td class="docblock-short"><p>PSM</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.PWM.html" title="rp2040_pac::PWM struct">PWM</a></td><td class="docblock-short"><p>Simple PWM</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.Peripherals.html" title="rp2040_pac::Peripherals struct">Peripherals</a></td><td class="docblock-short"><p>All the peripherals</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.RESETS.html" title="rp2040_pac::RESETS struct">RESETS</a></td><td class="docblock-short"><p>RESETS</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.ROSC.html" title="rp2040_pac::ROSC struct">ROSC</a></td><td class="docblock-short"><p>ROSC</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.RTC.html" title="rp2040_pac::RTC struct">RTC</a></td><td class="docblock-short"><p>Register block to control RTC</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.SCB.html" title="rp2040_pac::SCB struct">SCB</a></td><td class="docblock-short"><p>System Control Block</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.SIO.html" title="rp2040_pac::SIO struct">SIO</a></td><td class="docblock-short"><p>Single-cycle IO block\n Provides core-local and inter-core hardware for the two processors, with single-cycle access.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.SPI0.html" title="rp2040_pac::SPI0 struct">SPI0</a></td><td class="docblock-short"><p>SPI0</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.SPI1.html" title="rp2040_pac::SPI1 struct">SPI1</a></td><td class="docblock-short"><p>SPI1</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.SYSCFG.html" title="rp2040_pac::SYSCFG struct">SYSCFG</a></td><td class="docblock-short"><p>Register block for various chip control signals</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.SYSINFO.html" title="rp2040_pac::SYSINFO struct">SYSINFO</a></td><td class="docblock-short"><p>SYSINFO</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.SYST.html" title="rp2040_pac::SYST struct">SYST</a></td><td class="docblock-short"><p>SysTick: System Timer</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.TBMAN.html" title="rp2040_pac::TBMAN struct">TBMAN</a></td><td class="docblock-short"><p>Testbench manager. Allows the programmer to know what platform their software is running on.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.TIMER.html" title="rp2040_pac::TIMER struct">TIMER</a></td><td class="docblock-short"><p>Controls time and alarms\n time is a 64 bit value indicating the time in usec since power-on\n timeh is the top 32 bits of time &amp; timel is the bottom 32 bits\n to change time write to timelw before timehw\n to read time read from timelr before timehr\n An alarm is set by setting alarm_enable and writing to the corresponding alarm register\n When an alarm is pending, the corresponding alarm_running signal will be high\n An alarm can be cancelled before it has finished by clearing the alarm_enable\n When an alarm fires, the corresponding alarm_irq is set and alarm_running is cleared\n To clear the interrupt write a 1 to the corresponding alarm_irq</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.TPIU.html" title="rp2040_pac::TPIU struct">TPIU</a></td><td class="docblock-short"><p>Trace Port Interface Unit</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.UART0.html" title="rp2040_pac::UART0 struct">UART0</a></td><td class="docblock-short"><p>UART0</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.UART1.html" title="rp2040_pac::UART1 struct">UART1</a></td><td class="docblock-short"><p>UART1</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.USBCTRL_REGS.html" title="rp2040_pac::USBCTRL_REGS struct">USBCTRL_REGS</a></td><td class="docblock-short"><p>USB FS/LS controller device registers</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.VREG_AND_CHIP_RESET.html" title="rp2040_pac::VREG_AND_CHIP_RESET struct">VREG_AND_CHIP_RESET</a></td><td class="docblock-short"><p>control and status for on-chip voltage regulator and chip level reset subsystem</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.WATCHDOG.html" title="rp2040_pac::WATCHDOG struct">WATCHDOG</a></td><td class="docblock-short"><p>WATCHDOG</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.XIP_CTRL.html" title="rp2040_pac::XIP_CTRL struct">XIP_CTRL</a></td><td class="docblock-short"><p>QSPI flash execute-in-place block</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.XIP_SSI.html" title="rp2040_pac::XIP_SSI struct">XIP_SSI</a></td><td class="docblock-short"><p>DW_apb_ssi has the following features:\n * APB interface – Allows for easy integration into a DesignWare Synthesizable Components for AMBA 2 implementation.\n * APB3 and APB4 protocol support.\n * Scalable APB data bus width – Supports APB data bus widths of 8, 16, and 32 bits.\n * Serial-master or serial-slave operation – Enables serial communication with serial-master or serial-slave peripheral devices.\n * Programmable Dual/Quad/Octal SPI support in Master Mode.\n * Dual Data Rate (DDR) and Read Data Strobe (RDS) Support - Enables the DW_apb_ssi master to perform operations with the device in DDR and RDS modes when working in Dual/Quad/Octal mode of operation.\n * Data Mask Support - Enables the DW_apb_ssi to selectively update the bytes in the device. This feature is applicable only in enhanced SPI modes.\n * eXecute-In-Place (XIP) support - Enables the DW_apb_ssi master to behave as a memory mapped I/O and fetches the data from the device based on the APB read request. This feature is applicable only in enhanced SPI modes.\n * DMA Controller Interface – Enables the DW_apb_ssi to interface to a DMA controller over the bus using a handshaking interface for transfer requests.\n * Independent masking of interrupts – Master collision, transmit FIFO overflow, transmit FIFO empty, receive FIFO full, receive FIFO underflow, and receive FIFO overflow interrupts can all be masked independently.\n * Multi-master contention detection – Informs the processor of multiple serial-master accesses on the serial bus.\n * Bypass of meta-stability flip-flops for synchronous clocks – When the APB clock (pclk) and the DW_apb_ssi serial clock (ssi_clk) are synchronous, meta-stable flip-flops are not used when transferring control signals across these clock domains.\n * Programmable delay on the sample time of the received serial data bit (rxd); enables programmable control of routing delays resulting in higher serial data-bit rates.\n * Programmable features:\n - Serial interface operation – Choice of Motorola SPI, Texas Instruments Synchronous Serial Protocol or National Semiconductor Microwire.\n - Clock bit-rate – Dynamic control of the serial bit rate of the data transfer; used in only serial-master mode of operation.\n - Data Item size (4 to 32 bits) – Item size of each data transfer under the control of the programmer.\n * Configured features:\n - FIFO depth – 16 words deep. The FIFO width is fixed at 32 bits.\n - 1 slave select output.\n - Hardware slave-select – Dedicated hardware slave-select line.\n - Combined interrupt line - one combined interrupt line from the DW_apb_ssi to the interrupt controller.\n - Interrupt polarity – active high interrupt lines.\n - Serial clock polarity – low serial-clock polarity directly after reset.\n - Serial clock phase – capture on first edge of serial-clock directly after reset.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.XOSC.html" title="rp2040_pac::XOSC struct">XOSC</a></td><td class="docblock-short"><p>Controls the crystal oscillator</p>
</td></tr></table><h2 id="enums" class="section-header"><a href="#enums">Enums</a></h2>
<table><tr class="module-item"><td><a class="enum" href="enum.Interrupt.html" title="rp2040_pac::Interrupt enum">Interrupt</a></td><td class="docblock-short"><p>Enumeration of all the interrupts</p>
</td></tr></table><h2 id="constants" class="section-header"><a href="#constants">Constants</a></h2>
<table><tr class="module-item"><td><a class="constant" href="constant.NVIC_PRIO_BITS.html" title="rp2040_pac::NVIC_PRIO_BITS constant">NVIC_PRIO_BITS</a></td><td class="docblock-short"><p>Number available in the NVIC for configuring priority</p>
</td></tr></table></section><section id="search" class="content hidden"></section><section class="footer"></section><script>window.rootPath = "../";window.currentCrate = "rp2040_pac";</script><script src="../main.js"></script><script defer src="../search-index.js"></script></body></html>