Fitter report for counter1
Thu Oct 02 12:50:26 2014
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Pin-Out File
  6. Fitter Resource Usage Summary
  7. Input Pins
  8. Output Pins
  9. All Package Pins
 10. I/O Standard
 11. Dedicated Inputs I/O
 12. Output Pin Default Load For Reported TCO
 13. Fitter Resource Utilization by Entity
 14. Control Signals
 15. Global & Other Fast Signals
 16. Non-Global High Fan-Out Signals
 17. Interconnect Usage Summary
 18. LAB External Interconnect
 19. LAB Macrocells
 20. Parallel Expander
 21. Logic Cell Interconnection
 22. Fitter Device Options
 23. Fitter Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------+
; Fitter Summary                                                       ;
+-----------------------+----------------------------------------------+
; Fitter Status         ; Successful - Thu Oct 02 12:50:26 2014        ;
; Quartus II Version    ; 9.0 Build 235 06/17/2009 SP 2 SJ Web Edition ;
; Revision Name         ; counter1                                     ;
; Top-level Entity Name ; test2                                        ;
; Family                ; MAX7000S                                     ;
; Device                ; EPM7128SLC84-7                               ;
; Timing Models         ; Final                                        ;
; Total macrocells      ; 12 / 128 ( 9 % )                             ;
; Total pins            ; 9 / 68 ( 13 % )                              ;
+-----------------------+----------------------------------------------+


+-------------------------------------------------------------------------------------+
; Fitter Settings                                                                     ;
+----------------------------------------------------+----------------+---------------+
; Option                                             ; Setting        ; Default Value ;
+----------------------------------------------------+----------------+---------------+
; Device                                             ; EPM7128SLC84-7 ;               ;
; Use smart compilation                              ; Off            ; Off           ;
; Use TimeQuest Timing Analyzer                      ; Off            ; Off           ;
; Optimize Timing for ECOs                           ; Off            ; Off           ;
; Regenerate full fit report during ECO compiles     ; Off            ; Off           ;
; Optimize IOC Register Placement for Timing         ; On             ; On            ;
; Limit to One Fitting Attempt                       ; Off            ; Off           ;
; Fitter Initial Placement Seed                      ; 1              ; 1             ;
; Slow Slew Rate                                     ; Off            ; Off           ;
; Fitter Effort                                      ; Auto Fit       ; Auto Fit      ;
; Force Fitter to Avoid Periphery Placement Warnings ; Off            ; Off           ;
+----------------------------------------------------+----------------+---------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in E:/CEG2136 Lab2/counter1/counter1.pin.


+----------------------------------------------------------------+
; Fitter Resource Usage Summary                                  ;
+-----------------------------------+----------------------------+
; Resource                          ; Usage                      ;
+-----------------------------------+----------------------------+
; Logic cells                       ; 12 / 128 ( 9 % )           ;
; Registers                         ; 11 / 128 ( 9 % )           ;
; Number of pterms used             ; 42                         ;
; User inserted logic elements      ; 0                          ;
; I/O pins                          ; 9 / 68 ( 13 % )            ;
;     -- Clock pins                 ; 1 / 2 ( 50 % )             ;
;     -- Dedicated input pins       ; 0 / 2 ( 0 % )              ;
; Global signals                    ; 1                          ;
; Shareable expanders               ; 0 / 128 ( 0 % )            ;
; Parallel expanders                ; 1 / 120 ( < 1 % )          ;
; Cells using turbo bit             ; 12 / 128 ( 9 % )           ;
; Maximum fan-out node              ; debounce:inst|count_reg[1] ;
; Maximum fan-out                   ; 12                         ;
; Highest non-global fan-out signal ; debounce:inst|count_reg[1] ;
; Highest non-global fan-out        ; 12                         ;
; Total fan-out                     ; 121                        ;
; Average fan-out                   ; 5.76                       ;
+-----------------------------------+----------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                   ;
+--------+-------+----------+-----+-----------------------+--------------------+--------+----------------+--------------+----------------------+
; Name   ; Pin # ; I/O Bank ; LAB ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; I/O Standard ; Location assigned by ;
+--------+-------+----------+-----+-----------------------+--------------------+--------+----------------+--------------+----------------------+
; BUTTON ; 54    ; --       ; 6   ; 8                     ; 0                  ; no     ; no             ; TTL          ; User                 ;
; CLOCK  ; 83    ; --       ; --  ; 8                     ; 0                  ; yes    ; no             ; TTL          ; User                 ;
+--------+-------+----------+-----+-----------------------+--------------------+--------+----------------+--------------+----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                 ;
+------+-------+----------+-----+-----------------+----------------+------------+---------------+--------------+----------------------+-------+
; Name ; Pin # ; I/O Bank ; LAB ; Output Register ; Slow Slew Rate ; Open Drain ; TRI Primitive ; I/O Standard ; Location assigned by ; Load  ;
+------+-------+----------+-----+-----------------+----------------+------------+---------------+--------------+----------------------+-------+
; Q0   ; 24    ; --       ; 3   ; no              ; no             ; no         ; no            ; TTL          ; User                 ; 10 pF ;
; Q1   ; 22    ; --       ; 2   ; no              ; no             ; no         ; no            ; TTL          ; User                 ; 10 pF ;
; Q2   ; 20    ; --       ; 2   ; no              ; no             ; no         ; no            ; TTL          ; User                 ; 10 pF ;
+------+-------+----------+-----+-----------------+----------------+------------+---------------+--------------+----------------------+-------+


+-------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                      ;
+----------+------------+----------+----------------+--------+--------------+---------+-----------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage ; Dir.   ; I/O Standard ; Voltage ; User Assignment ;
+----------+------------+----------+----------------+--------+--------------+---------+-----------------+
; 1        ; 0          ; --       ; GND+           ;        ;              ;         ;                 ;
; 2        ; 1          ; --       ; GND+           ;        ;              ;         ;                 ;
; 3        ; 2          ; --       ; VCCINT         ; power  ;              ; 5.0V    ;                 ;
; 4        ; 3          ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 5        ; 4          ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 6        ; 5          ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 7        ; 6          ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 8        ; 7          ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 9        ; 8          ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 10       ; 9          ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 11       ; 10         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 12       ; 11         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 13       ; 12         ; --       ; VCCIO          ; power  ;              ; 5.0V    ;                 ;
; 14       ; 13         ; --       ; TDI            ; input  ; TTL          ;         ; N               ;
; 15       ; 14         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 16       ; 15         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 17       ; 16         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 18       ; 17         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 19       ; 18         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 20       ; 19         ; --       ; Q2             ; output ; TTL          ;         ; Y               ;
; 21       ; 20         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 22       ; 21         ; --       ; Q1             ; output ; TTL          ;         ; Y               ;
; 23       ; 22         ; --       ; TMS            ; input  ; TTL          ;         ; N               ;
; 24       ; 23         ; --       ; Q0             ; output ; TTL          ;         ; Y               ;
; 25       ; 24         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 26       ; 25         ; --       ; VCCIO          ; power  ;              ; 5.0V    ;                 ;
; 27       ; 26         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 28       ; 27         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 29       ; 28         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 30       ; 29         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 31       ; 30         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 32       ; 31         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 33       ; 32         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 34       ; 33         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 35       ; 34         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 36       ; 35         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 37       ; 36         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 38       ; 37         ; --       ; VCCIO          ; power  ;              ; 5.0V    ;                 ;
; 39       ; 38         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 40       ; 39         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 41       ; 40         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 42       ; 41         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 43       ; 42         ; --       ; VCCINT         ; power  ;              ; 5.0V    ;                 ;
; 44       ; 43         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 45       ; 44         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 46       ; 45         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 47       ; 46         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 48       ; 47         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 49       ; 48         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 50       ; 49         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 51       ; 50         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 52       ; 51         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 53       ; 52         ; --       ; VCCIO          ; power  ;              ; 5.0V    ;                 ;
; 54       ; 53         ; --       ; BUTTON         ; input  ; TTL          ;         ; Y               ;
; 55       ; 54         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 56       ; 55         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 57       ; 56         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 58       ; 57         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 59       ; 58         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 60       ; 59         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 61       ; 60         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 62       ; 61         ; --       ; TCK            ; input  ; TTL          ;         ; N               ;
; 63       ; 62         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 64       ; 63         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 65       ; 64         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 66       ; 65         ; --       ; VCCIO          ; power  ;              ; 5.0V    ;                 ;
; 67       ; 66         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 68       ; 67         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 69       ; 68         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 70       ; 69         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 71       ; 70         ; --       ; TDO            ; output ; TTL          ;         ; N               ;
; 72       ; 71         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 73       ; 72         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 74       ; 73         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 75       ; 74         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 76       ; 75         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 77       ; 76         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 78       ; 77         ; --       ; VCCIO          ; power  ;              ; 5.0V    ;                 ;
; 79       ; 78         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 80       ; 79         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 81       ; 80         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 82       ; 81         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 83       ; 82         ; --       ; CLOCK          ; input  ; TTL          ;         ; Y               ;
; 84       ; 83         ; --       ; GND+           ;        ;              ;         ;                 ;
+----------+------------+----------+----------------+--------+--------------+---------+-----------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+--------------------------------------------------------------------------------------------------+
; I/O Standard                                                                                     ;
+--------------+------------+----------------------+-------------------+-------------------+-------+
; I/O Standard ; Input Vref ; Dedicated Input Pins ; Pins in I/O Bank1 ; Pins in I/O Bank2 ; Total ;
+--------------+------------+----------------------+-------------------+-------------------+-------+
; TTL          ; -          ; 1                    ; 0                 ; 0                 ; 1     ;
+--------------+------------+----------------------+-------------------+-------------------+-------+


+---------------------------------------------------------------------+
; Dedicated Inputs I/O                                                ;
+-------+-------+-------+-------+--------------+------------+---------+
; Name  ; Pin # ; Type  ; VCCIO ; I/O Standard ; Input Vref ; Current ;
+-------+-------+-------+-------+--------------+------------+---------+
; CLOCK ; 83    ; Input ; --    ; TTL          ; -          ; 0 mA    ;
+-------+-------+-------+-------+--------------+------------+---------+


+-----------------------------------------------+
; Output Pin Default Load For Reported TCO      ;
+--------------+-------+------------------------+
; I/O Standard ; Load  ; Termination Resistance ;
+--------------+-------+------------------------+
; 3.3-V LVTTL  ; 10 pF ; Not Available          ;
; 3.3-V LVCMOS ; 10 pF ; Not Available          ;
; TTL          ; 10 pF ; Not Available          ;
+--------------+-------+------------------------+
Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                     ;
+---------------------------------------+------------+------+--------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node            ; Macrocells ; Pins ; Full Hierarchy Name                                                            ; Library Name ;
+---------------------------------------+------------+------+--------------------------------------------------------------------------------+--------------+
; |test2                                ; 12         ; 9    ; |test2                                                                         ; work         ;
;    |counter1:inst1|                   ; 3          ; 0    ; |test2|counter1:inst1                                                          ; work         ;
;    |debounce:inst|                    ; 9          ; 0    ; |test2|debounce:inst                                                           ; work         ;
;       |lpm_add_sub:op_1|              ; 1          ; 0    ; |test2|debounce:inst|lpm_add_sub:op_1                                          ; work         ;
;          |addcore:adder[0]|           ; 1          ; 0    ; |test2|debounce:inst|lpm_add_sub:op_1|addcore:adder[0]                         ; work         ;
;             |a_csnbuffer:result_node| ; 1          ; 0    ; |test2|debounce:inst|lpm_add_sub:op_1|addcore:adder[0]|a_csnbuffer:result_node ; work         ;
+---------------------------------------+------------+------+--------------------------------------------------------------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                   ;
+----------------------------+----------+---------+--------------+--------+----------------------+------------------+
; Name                       ; Location ; Fan-Out ; Usage        ; Global ; Global Resource Used ; Global Line Name ;
+----------------------------+----------+---------+--------------+--------+----------------------+------------------+
; BUTTON                     ; PIN_54   ; 8       ; Async. clear ; no     ; --                   ; --               ;
; CLOCK                      ; PIN_83   ; 8       ; Clock        ; yes    ; On                   ; --               ;
; debounce:inst|count_reg[0] ; LC27     ; 12      ; Clock        ; no     ; --                   ; --               ;
; debounce:inst|count_reg[1] ; LC20     ; 12      ; Clock        ; no     ; --                   ; --               ;
; debounce:inst|count_reg[2] ; LC22     ; 12      ; Clock        ; no     ; --                   ; --               ;
; debounce:inst|count_reg[3] ; LC23     ; 12      ; Clock        ; no     ; --                   ; --               ;
; debounce:inst|count_reg[4] ; LC19     ; 11      ; Clock        ; no     ; --                   ; --               ;
; debounce:inst|count_reg[5] ; LC24     ; 11      ; Clock        ; no     ; --                   ; --               ;
; debounce:inst|count_reg[6] ; LC25     ; 11      ; Clock        ; no     ; --                   ; --               ;
; debounce:inst|count_reg[7] ; LC26     ; 11      ; Clock        ; no     ; --                   ; --               ;
+----------------------------+----------+---------+--------------+--------+----------------------+------------------+


+----------------------------------------------------------------------+
; Global & Other Fast Signals                                          ;
+-------+----------+---------+----------------------+------------------+
; Name  ; Location ; Fan-Out ; Global Resource Used ; Global Line Name ;
+-------+----------+---------+----------------------+------------------+
; CLOCK ; PIN_83   ; 8       ; On                   ; --               ;
+-------+----------+---------+----------------------+------------------+


+---------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                   ;
+-----------------------------------------------------------------------------------------+---------+
; Name                                                                                    ; Fan-Out ;
+-----------------------------------------------------------------------------------------+---------+
; debounce:inst|count_reg[0]                                                              ; 12      ;
; debounce:inst|count_reg[3]                                                              ; 12      ;
; debounce:inst|count_reg[2]                                                              ; 12      ;
; debounce:inst|count_reg[1]                                                              ; 12      ;
; debounce:inst|count_reg[7]                                                              ; 11      ;
; debounce:inst|count_reg[6]                                                              ; 11      ;
; debounce:inst|count_reg[5]                                                              ; 11      ;
; debounce:inst|count_reg[4]                                                              ; 11      ;
; BUTTON                                                                                  ; 8       ;
; counter1:inst1|inst2                                                                    ; 4       ;
; counter1:inst1|inst1                                                                    ; 4       ;
; counter1:inst1|inst                                                                     ; 4       ;
; debounce:inst|lpm_add_sub:op_1|addcore:adder[0]|a_csnbuffer:result_node|sout_node[5]~88 ; 1       ;
+-----------------------------------------------------------------------------------------+---------+


+-----------------------------------------------+
; Interconnect Usage Summary                    ;
+----------------------------+------------------+
; Interconnect Resource Type ; Usage            ;
+----------------------------+------------------+
; Output enables             ; 0 / 6 ( 0 % )    ;
; PIA buffers                ; 23 / 288 ( 8 % ) ;
; PIAs                       ; 23 / 288 ( 8 % ) ;
+----------------------------+------------------+


+----------------------------------------------------------------------------+
; LAB External Interconnect                                                  ;
+----------------------------------------------+-----------------------------+
; LAB External Interconnects  (Average = 2.88) ; Number of LABs  (Total = 2) ;
+----------------------------------------------+-----------------------------+
; 0                                            ; 6                           ;
; 1                                            ; 0                           ;
; 2                                            ; 0                           ;
; 3                                            ; 0                           ;
; 4                                            ; 0                           ;
; 5                                            ; 0                           ;
; 6                                            ; 0                           ;
; 7                                            ; 0                           ;
; 8                                            ; 0                           ;
; 9                                            ; 0                           ;
; 10                                           ; 0                           ;
; 11                                           ; 1                           ;
; 12                                           ; 1                           ;
+----------------------------------------------+-----------------------------+


+----------------------------------------------------------------------+
; LAB Macrocells                                                       ;
+----------------------------------------+-----------------------------+
; Number of Macrocells  (Average = 1.50) ; Number of LABs  (Total = 2) ;
+----------------------------------------+-----------------------------+
; 0                                      ; 6                           ;
; 1                                      ; 1                           ;
; 2                                      ; 0                           ;
; 3                                      ; 0                           ;
; 4                                      ; 0                           ;
; 5                                      ; 0                           ;
; 6                                      ; 0                           ;
; 7                                      ; 0                           ;
; 8                                      ; 0                           ;
; 9                                      ; 0                           ;
; 10                                     ; 0                           ;
; 11                                     ; 1                           ;
+----------------------------------------+-----------------------------+


+---------------------------------------------------------+
; Parallel Expander                                       ;
+--------------------------+------------------------------+
; Parallel Expander Length ; Number of Parallel Expanders ;
+--------------------------+------------------------------+
; 0                        ; 0                            ;
; 1                        ; 1                            ;
+--------------------------+------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Logic Cell Interconnection                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LAB ; Logic Cell ; Input                                                                                                                                                                                                                                                                                                      ; Output                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;  B  ; LC20       ; CLOCK, debounce:inst|count_reg[7], debounce:inst|count_reg[4], debounce:inst|count_reg[3], debounce:inst|count_reg[6], debounce:inst|count_reg[5], debounce:inst|count_reg[2], debounce:inst|count_reg[1], debounce:inst|count_reg[0], BUTTON                                                              ; debounce:inst|count_reg[1], debounce:inst|count_reg[2], debounce:inst|count_reg[3], debounce:inst|count_reg[4], debounce:inst|count_reg[5], debounce:inst|count_reg[6], debounce:inst|count_reg[7], debounce:inst|count_reg[0], counter1:inst1|inst, counter1:inst1|inst1, counter1:inst1|inst2, debounce:inst|lpm_add_sub:op_1|addcore:adder[0]|a_csnbuffer:result_node|sout_node[5]~88 ;
;  B  ; LC22       ; CLOCK, debounce:inst|count_reg[7], debounce:inst|count_reg[4], debounce:inst|count_reg[3], debounce:inst|count_reg[6], debounce:inst|count_reg[5], debounce:inst|count_reg[1], debounce:inst|count_reg[0], debounce:inst|count_reg[2], BUTTON                                                              ; debounce:inst|count_reg[1], debounce:inst|count_reg[2], debounce:inst|count_reg[3], debounce:inst|count_reg[4], debounce:inst|count_reg[5], debounce:inst|count_reg[6], debounce:inst|count_reg[7], debounce:inst|count_reg[0], counter1:inst1|inst, counter1:inst1|inst1, counter1:inst1|inst2, debounce:inst|lpm_add_sub:op_1|addcore:adder[0]|a_csnbuffer:result_node|sout_node[5]~88 ;
;  B  ; LC23       ; CLOCK, debounce:inst|count_reg[7], debounce:inst|count_reg[4], debounce:inst|count_reg[6], debounce:inst|count_reg[5], debounce:inst|count_reg[3], debounce:inst|count_reg[2], debounce:inst|count_reg[1], debounce:inst|count_reg[0], BUTTON                                                              ; debounce:inst|count_reg[1], debounce:inst|count_reg[2], debounce:inst|count_reg[3], debounce:inst|count_reg[4], debounce:inst|count_reg[5], debounce:inst|count_reg[6], debounce:inst|count_reg[7], debounce:inst|count_reg[0], counter1:inst1|inst, counter1:inst1|inst1, counter1:inst1|inst2, debounce:inst|lpm_add_sub:op_1|addcore:adder[0]|a_csnbuffer:result_node|sout_node[5]~88 ;
;  B  ; LC19       ; CLOCK, debounce:inst|lpm_add_sub:op_1|addcore:adder[0]|a_csnbuffer:result_node|sout_node[5]~88, debounce:inst|count_reg[4], debounce:inst|count_reg[3], debounce:inst|count_reg[2], debounce:inst|count_reg[1], debounce:inst|count_reg[0], debounce:inst|count_reg[6], debounce:inst|count_reg[5], BUTTON ; debounce:inst|count_reg[1], debounce:inst|count_reg[2], debounce:inst|count_reg[3], debounce:inst|count_reg[4], debounce:inst|count_reg[5], debounce:inst|count_reg[6], debounce:inst|count_reg[7], debounce:inst|count_reg[0], counter1:inst1|inst, counter1:inst1|inst1, counter1:inst1|inst2                                                                                          ;
;  B  ; LC24       ; CLOCK, debounce:inst|count_reg[7], debounce:inst|count_reg[2], debounce:inst|count_reg[1], debounce:inst|count_reg[0], debounce:inst|count_reg[4], debounce:inst|count_reg[3], debounce:inst|count_reg[6], debounce:inst|count_reg[5], BUTTON                                                              ; debounce:inst|count_reg[1], debounce:inst|count_reg[2], debounce:inst|count_reg[3], debounce:inst|count_reg[4], debounce:inst|count_reg[5], debounce:inst|count_reg[6], debounce:inst|count_reg[7], debounce:inst|count_reg[0], counter1:inst1|inst, counter1:inst1|inst1, counter1:inst1|inst2                                                                                          ;
;  B  ; LC25       ; CLOCK, debounce:inst|count_reg[2], debounce:inst|count_reg[1], debounce:inst|count_reg[0], debounce:inst|count_reg[7], debounce:inst|count_reg[4], debounce:inst|count_reg[3], debounce:inst|count_reg[5], debounce:inst|count_reg[6], BUTTON                                                              ; debounce:inst|count_reg[1], debounce:inst|count_reg[2], debounce:inst|count_reg[3], debounce:inst|count_reg[4], debounce:inst|count_reg[5], debounce:inst|count_reg[6], debounce:inst|count_reg[7], debounce:inst|count_reg[0], counter1:inst1|inst, counter1:inst1|inst1, counter1:inst1|inst2                                                                                          ;
;  B  ; LC26       ; CLOCK, debounce:inst|count_reg[6], debounce:inst|count_reg[5], debounce:inst|count_reg[4], debounce:inst|count_reg[3], debounce:inst|count_reg[2], debounce:inst|count_reg[1], debounce:inst|count_reg[0], debounce:inst|count_reg[7], BUTTON                                                              ; debounce:inst|count_reg[1], debounce:inst|count_reg[2], debounce:inst|count_reg[3], debounce:inst|count_reg[5], debounce:inst|count_reg[6], debounce:inst|count_reg[7], debounce:inst|count_reg[0], counter1:inst1|inst, counter1:inst1|inst1, counter1:inst1|inst2, debounce:inst|lpm_add_sub:op_1|addcore:adder[0]|a_csnbuffer:result_node|sout_node[5]~88                             ;
;  B  ; LC27       ; CLOCK, debounce:inst|count_reg[7], debounce:inst|count_reg[4], debounce:inst|count_reg[3], debounce:inst|count_reg[6], debounce:inst|count_reg[5], debounce:inst|count_reg[2], debounce:inst|count_reg[1], debounce:inst|count_reg[0], BUTTON                                                              ; debounce:inst|count_reg[1], debounce:inst|count_reg[2], debounce:inst|count_reg[3], debounce:inst|count_reg[4], debounce:inst|count_reg[5], debounce:inst|count_reg[6], debounce:inst|count_reg[7], debounce:inst|count_reg[0], counter1:inst1|inst, counter1:inst1|inst1, counter1:inst1|inst2, debounce:inst|lpm_add_sub:op_1|addcore:adder[0]|a_csnbuffer:result_node|sout_node[5]~88 ;
;  B  ; LC17       ; counter1:inst1|inst2, counter1:inst1|inst, counter1:inst1|inst1, debounce:inst|count_reg[0], debounce:inst|count_reg[7], debounce:inst|count_reg[4], debounce:inst|count_reg[3], debounce:inst|count_reg[6], debounce:inst|count_reg[5], debounce:inst|count_reg[2], debounce:inst|count_reg[1]            ; counter1:inst1|inst, Q1, counter1:inst1|inst1, counter1:inst1|inst2                                                                                                                                                                                                                                                                                                                      ;
;  B  ; LC21       ; counter1:inst1|inst2, counter1:inst1|inst1, counter1:inst1|inst, debounce:inst|count_reg[0], debounce:inst|count_reg[7], debounce:inst|count_reg[4], debounce:inst|count_reg[3], debounce:inst|count_reg[6], debounce:inst|count_reg[5], debounce:inst|count_reg[2], debounce:inst|count_reg[1]            ; counter1:inst1|inst, counter1:inst1|inst1, counter1:inst1|inst2, Q2                                                                                                                                                                                                                                                                                                                      ;
;  B  ; LC18       ; debounce:inst|count_reg[7], debounce:inst|count_reg[3], debounce:inst|count_reg[2], debounce:inst|count_reg[1], debounce:inst|count_reg[0]                                                                                                                                                                 ; debounce:inst|count_reg[4]                                                                                                                                                                                                                                                                                                                                                               ;
;  C  ; LC46       ; counter1:inst1|inst, counter1:inst1|inst2, counter1:inst1|inst1, debounce:inst|count_reg[0], debounce:inst|count_reg[7], debounce:inst|count_reg[4], debounce:inst|count_reg[3], debounce:inst|count_reg[6], debounce:inst|count_reg[5], debounce:inst|count_reg[2], debounce:inst|count_reg[1]            ; counter1:inst1|inst, counter1:inst1|inst1, Q0, counter1:inst1|inst2                                                                                                                                                                                                                                                                                                                      ;
+-----+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Fitter Device Options                                         ;
+----------------------------------------------+----------------+
; Option                                       ; Setting        ;
+----------------------------------------------+----------------+
; Enable user-supplied start-up clock (CLKUSR) ; Off            ;
; Enable device-wide reset (DEV_CLRn)          ; Off            ;
; Enable device-wide output enable (DEV_OE)    ; Off            ;
; Enable INIT_DONE output                      ; Off            ;
; Configuration scheme                         ; Passive Serial ;
; Security bit                                 ; Off            ;
; Base pin-out file on sameframe device        ; Off            ;
+----------------------------------------------+----------------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info: *******************************************************************
Info: Running Quartus II Fitter
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Oct 02 12:50:25 2014
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off counter1 -c counter1
Info: Selected device EPM7128SLC84-7 for design "counter1"
Info: Quartus II Fitter was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 202 megabytes
    Info: Processing ended: Thu Oct 02 12:50:26 2014
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


