<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>STM32F407_RCC: system/src/stm32f4-hal/stm32f4xx_hal_qspi.c File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">STM32F407_RCC
   &#160;<span id="projectnumber">0.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('stm32f4xx__hal__qspi_8c.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">stm32f4xx_hal_qspi.c File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>QSPI HAL module driver. This file provides firmware functions to manage the following functionalities of the QuadSPI interface (QSPI).  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;<a class="el" href="stm32f4xx__hal_8h_source.html">stm32f4xx_hal.h</a>&quot;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for stm32f4xx_hal_qspi.c:</div>
<div class="dyncontent">
<div class="center"><img src="stm32f4xx__hal__qspi_8c__incl.png" border="0" usemap="#asystem_2src_2stm32f4-hal_2stm32f4xx__hal__qspi_8c" alt=""/></div>
<map name="asystem_2src_2stm32f4-hal_2stm32f4xx__hal__qspi_8c" id="asystem_2src_2stm32f4-hal_2stm32f4xx__hal__qspi_8c">
<area shape="rect" title="QSPI HAL module driver. This file provides firmware functions to manage the following functionalities..." alt="" coords="2794,5,2967,47"/>
<area shape="rect" href="stm32f4xx__hal_8h.html" title="This file contains all the functions prototypes for the HAL module driver." alt="" coords="2822,95,2939,121"/>
<area shape="rect" href="stm32f4xx__hal__conf_8h.html" title=" " alt="" coords="2807,169,2955,196"/>
<area shape="rect" href="stm32f4xx__hal__rcc_8h.html" title="Header file of RCC HAL module." alt="" coords="5,244,148,271"/>
<area shape="rect" href="stm32f4xx__hal__gpio_8h.html" title="Header file of GPIO HAL module." alt="" coords="172,244,320,271"/>
<area shape="rect" href="stm32f4xx__hal__dma_8h.html" title="Header file of DMA HAL module." alt="" coords="885,319,1034,345"/>
<area shape="rect" href="stm32f4xx__hal__cortex_8h.html" title="Header file of CORTEX HAL module." alt="" coords="1067,319,1227,345"/>
<area shape="rect" href="stm32f4xx__hal__adc_8h.html" title="Header file containing functions prototypes of ADC HAL library." alt="" coords="1256,319,1401,345"/>
<area shape="rect" href="stm32f4xx__hal__can_8h.html" title="Header file of CAN HAL module." alt="" coords="497,244,643,271"/>
<area shape="rect" href="stm32f4xx__hal__crc_8h.html" title="Header file of CRC HAL module." alt="" coords="1428,319,1571,345"/>
<area shape="rect" href="stm32f4xx__hal__cryp_8h.html" title="Header file of CRYP HAL module." alt="" coords="718,244,867,271"/>
<area shape="rect" href="stm32f4xx__hal__dma2d_8h.html" title="Header file of DMA2D HAL module." alt="" coords="891,244,1054,271"/>
<area shape="rect" href="stm32f4xx__hal__dac_8h.html" title="Header file of DAC HAL module." alt="" coords="1079,244,1224,271"/>
<area shape="rect" href="stm32f4xx__hal__dcmi_8h.html" title="Header file of DCMI HAL module." alt="" coords="1249,244,1401,271"/>
<area shape="rect" href="stm32f4xx__hal__eth_8h.html" title="Header file of ETH HAL module." alt="" coords="1425,244,1568,271"/>
<area shape="rect" href="stm32f4xx__hal__flash_8h.html" title="Header file of FLASH HAL module." alt="" coords="1596,319,1747,345"/>
<area shape="rect" href="stm32f4xx__hal__sram_8h.html" title="Header file of SRAM HAL module." alt="" coords="1644,244,1797,271"/>
<area shape="rect" href="stm32f4xx__hal__nor_8h.html" title="Header file of NOR HAL module." alt="" coords="1821,244,1964,271"/>
<area shape="rect" href="stm32f4xx__hal__nand_8h.html" title="Header file of NAND HAL module." alt="" coords="1989,244,2141,271"/>
<area shape="rect" href="stm32f4xx__hal__pccard_8h.html" title="Header file of PCCARD HAL module." alt="" coords="2165,244,2327,271"/>
<area shape="rect" href="stm32f4xx__hal__sdram_8h.html" title="Header file of SDRAM HAL module." alt="" coords="2351,244,2511,271"/>
<area shape="rect" href="stm32f4xx__hal__hash_8h.html" title="Header file of HASH HAL module." alt="" coords="2535,244,2687,271"/>
<area shape="rect" href="stm32f4xx__hal__i2c_8h.html" title="Header file of I2C HAL module." alt="" coords="1906,319,2047,345"/>
<area shape="rect" href="stm32f4xx__hal__i2s_8h.html" title="Header file of I2S HAL module." alt="" coords="2071,319,2213,345"/>
<area shape="rect" href="stm32f4xx__hal__iwdg_8h.html" title="Header file of IWDG HAL module." alt="" coords="2237,319,2388,345"/>
<area shape="rect" href="stm32f4xx__hal__ltdc_8h.html" title="Header file of LTDC HAL module." alt="" coords="2864,244,3009,271"/>
<area shape="rect" href="stm32f4xx__hal__pwr_8h.html" title="Header file of PWR HAL module." alt="" coords="2413,319,2557,345"/>
<area shape="rect" href="stm32f4xx__hal__rng_8h.html" title="Header file of RNG HAL module." alt="" coords="3085,244,3228,271"/>
<area shape="rect" href="stm32f4xx__hal__rtc_8h.html" title="Header file of RTC HAL module." alt="" coords="2581,319,2719,345"/>
<area shape="rect" href="stm32f4xx__hal__sai_8h.html" title="Header file of SAI HAL module." alt="" coords="2743,319,2885,345"/>
<area shape="rect" href="stm32f4xx__hal__sd_8h.html" title="Header file of SD HAL module." alt="" coords="3354,244,3493,271"/>
<area shape="rect" href="stm32f4xx__hal__spi_8h.html" title="Header file of SPI HAL module." alt="" coords="2909,319,3050,345"/>
<area shape="rect" href="stm32f4xx__hal__tim_8h.html" title="Header file of TIM HAL module." alt="" coords="3075,319,3217,345"/>
<area shape="rect" href="stm32f4xx__hal__uart_8h.html" title="Header file of UART HAL module." alt="" coords="3242,319,3389,345"/>
<area shape="rect" href="stm32f4xx__hal__usart_8h.html" title="Header file of USART HAL module." alt="" coords="3413,319,3567,345"/>
<area shape="rect" href="stm32f4xx__hal__irda_8h.html" title="Header file of IRDA HAL module." alt="" coords="3591,319,3736,345"/>
<area shape="rect" href="stm32f4xx__hal__smartcard_8h.html" title="Header file of SMARTCARD HAL module." alt="" coords="3760,319,3943,345"/>
<area shape="rect" href="stm32f4xx__hal__wwdg_8h.html" title="Header file of WWDG HAL module." alt="" coords="3967,319,4123,345"/>
<area shape="rect" href="stm32f4xx__hal__pcd_8h.html" title="Header file of PCD HAL module." alt="" coords="3872,244,4017,271"/>
<area shape="rect" href="stm32f4xx__hal__hcd_8h.html" title="Header file of HCD HAL module." alt="" coords="4041,244,4187,271"/>
<area shape="rect" href="stm32f4xx__hal__dsi_8h.html" title="Header file of DSI HAL module." alt="" coords="4211,244,4353,271"/>
<area shape="rect" href="stm32f4xx__hal__qspi_8h.html" title="Header file of QSPI HAL module." alt="" coords="4377,244,4525,271"/>
<area shape="rect" href="stm32f4xx__hal__cec_8h.html" title="Header file of CEC HAL module." alt="" coords="4549,244,4695,271"/>
<area shape="rect" href="stm32f4xx__hal__fmpi2c_8h.html" title="Header file of FMPI2C HAL module." alt="" coords="4719,244,4882,271"/>
<area shape="rect" href="stm32f4xx__hal__spdifrx_8h.html" title="Header file of SPDIFRX HAL module." alt="" coords="4906,244,5069,271"/>
<area shape="rect" href="stm32f4xx__hal__dfsdm_8h.html" title="Header file of DFSDM HAL module." alt="" coords="5093,244,5252,271"/>
<area shape="rect" href="stm32f4xx__hal__lptim_8h.html" title="Header file of LPTIM HAL module." alt="" coords="5277,244,5429,271"/>
<area shape="rect" href="stm32f4xx__hal__def_8h.html" title="This file contains HAL common defines, enumeration, macros and structures definitions." alt="" coords="2157,393,2298,420"/>
<area shape="rect" href="stm32f4xx__hal__rcc__ex_8h.html" title="Header file of RCC HAL Extension module." alt="" coords="326,319,489,345"/>
<area shape="rect" href="stm32f4xx__hal__gpio__ex_8h.html" title="Header file of GPIO HAL Extension module." alt="" coords="672,319,841,345"/>
</map>
</div>
</div>
<p><a href="stm32f4xx__hal__qspi_8c_source.html">Go to the source code of this file.</a></p>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>QSPI HAL module driver. This file provides firmware functions to manage the following functionalities of the QuadSPI interface (QSPI). </p>
<dl class="section author"><dt>Author</dt><dd>MCD Application Team </dd></dl>
<dl class="section version"><dt>Version</dt><dd>V1.5.0 </dd></dl>
<dl class="section date"><dt>Date</dt><dd>06-May-2016<ul>
<li>Initialization and de-initialization functions</li>
<li>Indirect functional mode management</li>
<li>Memory-mapped functional mode management</li>
<li>Auto-polling functional mode management</li>
<li>Interrupts and flags management</li>
<li>DMA channel configuration for indirect functional mode</li>
<li>Errors management and abort functionality</li>
</ul>
</dd></dl>
<pre class="fragment">===============================================================================
                       ##### How to use this driver #####
===============================================================================
 [..]
   *** Initialization ***
   ======================
   [..]
     (#) As prerequisite, fill in the HAL_QSPI_MspInit() :
       (++) Enable QuadSPI clock interface with __HAL_RCC_QSPI_CLK_ENABLE().
       (++) Reset QuadSPI IP with __HAL_RCC_QSPI_FORCE_RESET() and __HAL_RCC_QSPI_RELEASE_RESET().
       (++) Enable the clocks for the QuadSPI GPIOS with __HAL_RCC_GPIOx_CLK_ENABLE().
       (++) Configure these QuadSPI pins in alternate mode using HAL_GPIO_Init().
       (++) If interrupt mode is used, enable and configure QuadSPI global
           interrupt with HAL_NVIC_SetPriority() and HAL_NVIC_EnableIRQ().
       (++) If DMA mode is used, enable the clocks for the QuadSPI DMA channel 
           with __HAL_RCC_DMAx_CLK_ENABLE(), configure DMA with HAL_DMA_Init(), 
           link it with QuadSPI handle using __HAL_LINKDMA(), enable and configure 
           DMA channel global interrupt with HAL_NVIC_SetPriority() and HAL_NVIC_EnableIRQ().
     (#) Configure the flash size, the clock prescaler, the fifo threshold, the
         clock mode, the sample shifting and the CS high time using the HAL_QSPI_Init() function.

   *** Indirect functional mode ***
   ================================
   [..]
     (#) Configure the command sequence using the HAL_QSPI_Command() or HAL_QSPI_Command_IT() 
         functions :
        (++) Instruction phase : the mode used and if present the instruction opcode.
        (++) Address phase : the mode used and if present the size and the address value.
        (++) Alternate-bytes phase : the mode used and if present the size and the alternate 
            bytes values.
        (++) Dummy-cycles phase : the number of dummy cycles (mode used is same as data phase).
        (++) Data phase : the mode used and if present the number of bytes.
        (++) Double Data Rate (DDR) mode : the activation (or not) of this mode and the delay 
            if activated.
        (++) Sending Instruction Only Once (SIOO) mode : the activation (or not) of this mode.
     (#) If no data is required for the command, it is sent directly to the memory :
        (++) In polling mode, the output of the function is done when the transfer is complete.
        (++) In interrupt mode, HAL_QSPI_CmdCpltCallback() will be called when the transfer is complete.
     (#) For the indirect write mode, use HAL_QSPI_Transmit(), HAL_QSPI_Transmit_DMA() or 
         HAL_QSPI_Transmit_IT() after the command configuration :
        (++) In polling mode, the output of the function is done when the transfer is complete.
        (++) In interrupt mode, HAL_QSPI_FifoThresholdCallback() will be called when the fifo threshold 
            is reached and HAL_QSPI_TxCpltCallback() will be called when the transfer is complete.
        (++) In DMA mode, HAL_QSPI_TxHalfCpltCallback() will be called at the half transfer and 
            HAL_QSPI_TxCpltCallback() will be called when the transfer is complete.
     (#) For the indirect read mode, use HAL_QSPI_Receive(), HAL_QSPI_Receive_DMA() or 
         HAL_QSPI_Receive_IT() after the command configuration :
        (++) In polling mode, the output of the function is done when the transfer is complete.
        (++) In interrupt mode, HAL_QSPI_FifoThresholdCallback() will be called when the fifo threshold 
            is reached and HAL_QSPI_RxCpltCallback() will be called when the transfer is complete.
        (++) In DMA mode, HAL_QSPI_RxHalfCpltCallback() will be called at the half transfer and 
            HAL_QSPI_RxCpltCallback() will be called when the transfer is complete.

   *** Auto-polling functional mode ***
   ====================================
   [..]
     (#) Configure the command sequence and the auto-polling functional mode using the 
         HAL_QSPI_AutoPolling() or HAL_QSPI_AutoPolling_IT() functions :
        (++) Instruction phase : the mode used and if present the instruction opcode.
        (++) Address phase : the mode used and if present the size and the address value.
        (++) Alternate-bytes phase : the mode used and if present the size and the alternate 
            bytes values.
        (++) Dummy-cycles phase : the number of dummy cycles (mode used is same as data phase).
        (++) Data phase : the mode used.
        (++) Double Data Rate (DDR) mode : the activation (or not) of this mode and the delay 
            if activated.
        (++) Sending Instruction Only Once (SIOO) mode : the activation (or not) of this mode.
        (++) The size of the status bytes, the match value, the mask used, the match mode (OR/AND),
            the polling interval and the automatic stop activation.
     (#) After the configuration :
        (++) In polling mode, the output of the function is done when the status match is reached. The
            automatic stop is activated to avoid an infinite loop.
        (++) In interrupt mode, HAL_QSPI_StatusMatchCallback() will be called each time the status match is reached.

   *** Memory-mapped functional mode ***
   =====================================
   [..]
     (#) Configure the command sequence and the memory-mapped functional mode using the 
         HAL_QSPI_MemoryMapped() functions :
        (++) Instruction phase : the mode used and if present the instruction opcode.
        (++) Address phase : the mode used and the size.
        (++) Alternate-bytes phase : the mode used and if present the size and the alternate 
            bytes values.
        (++) Dummy-cycles phase : the number of dummy cycles (mode used is same as data phase).
        (++) Data phase : the mode used.
        (++) Double Data Rate (DDR) mode : the activation (or not) of this mode and the delay 
            if activated.
        (++) Sending Instruction Only Once (SIOO) mode : the activation (or not) of this mode.
        (++) The timeout activation and the timeout period.
     (#) After the configuration, the QuadSPI will be used as soon as an access on the AHB is done on 
         the address range. HAL_QSPI_TimeOutCallback() will be called when the timeout expires.

   *** Errors management and abort functionality ***
   ==================================================
   [..]
     (#) HAL_QSPI_GetError() function gives the error raised during the last operation.
     (#) HAL_QSPI_Abort() and HAL_QSPI_AbortIT() functions aborts any on-going operation and 
         flushes the fifo :
        (++) In polling mode, the output of the function is done when the transfer 
             complete bit is set and the busy bit cleared.
        (++) In interrupt mode, HAL_QSPI_AbortCpltCallback() will be called when 
             the transfer complete bi is set.

   *** Control functions ***
   =========================
   [..]
     (#) HAL_QSPI_GetState() function gives the current state of the HAL QuadSPI driver.
     (#) HAL_QSPI_SetTimeout() function configures the timeout value used in the driver.
     (#) HAL_QSPI_SetFifoThreshold() function configures the threshold on the Fifo of the QSPI IP.
     (#) HAL_QSPI_GetFifoThreshold() function gives the current of the Fifo's threshold 

   *** Workarounds linked to Silicon Limitation ***
   ====================================================
   [..]
     (#) Workarounds Implemented inside HAL Driver
        (++) Extra data written in the FIFO at the end of a read transfer</pre><dl class="section attention"><dt>Attention</dt><dd></dd></dl>
<h2><center>&copy; COPYRIGHT(c) 2016 STMicroelectronics</center></h2>
<p>Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:</p><ol type="1">
<li>Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.</li>
<li>Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.</li>
<li>Neither the name of STMicroelectronics nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.</li>
</ol>
<p>THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. </p>

<p class="definition">Definition in file <a class="el" href="stm32f4xx__hal__qspi_8c_source.html">stm32f4xx_hal_qspi.c</a>.</p>
</div></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_e8522150b400a43ebfdbd1fed060b8e2.html">system</a></li><li class="navelem"><a class="el" href="dir_87da1dd3838e3a2bc958fb8a1763f6f7.html">src</a></li><li class="navelem"><a class="el" href="dir_b41e70843681b9ec200e1f0988a3ab7d.html">stm32f4-hal</a></li><li class="navelem"><a class="el" href="stm32f4xx__hal__qspi_8c.html">stm32f4xx_hal_qspi.c</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
