// Seed: 293972917
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_5 = 1'b0;
  assign id_5 = 1;
  assign id_8 = 1'b0;
  id_9 :
  assert property (@(negedge id_5 or id_9) 1)
  else;
endmodule
module module_1 (
    output tri0 id_0,
    input  tri0 id_1,
    output wand id_2,
    input  tri1 id_3,
    input  tri1 id_4,
    input  wand id_5,
    input  wor  id_6
);
  wire id_8;
  wire id_9;
  assign id_2 = ~1'b0;
  wire id_10;
  wire id_11;
  always $display(1);
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_9,
      id_9,
      id_11,
      id_10,
      id_8
  );
endmodule
