--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml SCHEME.twx SCHEME.ncd -o SCHEME.twr SCHEME.pcf -ucf GenIO.ucf

Design file:              SCHEME.ncd
Physical constraint file: SCHEME.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "Clk_50MHz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 396 paths analyzed, 102 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.341ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_5/hcs_1 (SLICE_X54Y53.F2), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.659ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_5/hcs_6 (FF)
  Destination:          XLXI_5/hcs_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.341ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_5/hcs_6 to XLXI_5/hcs_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y57.YQ      Tcko                  0.567   XLXI_5/hcs<7>
                                                       XLXI_5/hcs_6
    SLICE_X52Y56.G2      net (fanout=6)        0.823   XLXI_5/hcs<6>
    SLICE_X52Y56.Y       Tilo                  0.660   XLXI_5/vsenable
                                                       XLXI_5/hcs_cmp_eq0000110
    SLICE_X54Y53.F2      net (fanout=12)       1.515   XLXI_5/N7
    SLICE_X54Y53.CLK     Tfck                  0.776   XLXI_5/hcs<1>
                                                       XLXI_5/Mcount_hcs_eqn_11
                                                       XLXI_5/hcs_1
    -------------------------------------------------  ---------------------------
    Total                                      4.341ns (2.003ns logic, 2.338ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.730ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_5/hcs_7 (FF)
  Destination:          XLXI_5/hcs_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.270ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_5/hcs_7 to XLXI_5/hcs_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y57.XQ      Tcko                  0.515   XLXI_5/hcs<7>
                                                       XLXI_5/hcs_7
    SLICE_X52Y56.G1      net (fanout=7)        0.804   XLXI_5/hcs<7>
    SLICE_X52Y56.Y       Tilo                  0.660   XLXI_5/vsenable
                                                       XLXI_5/hcs_cmp_eq0000110
    SLICE_X54Y53.F2      net (fanout=12)       1.515   XLXI_5/N7
    SLICE_X54Y53.CLK     Tfck                  0.776   XLXI_5/hcs<1>
                                                       XLXI_5/Mcount_hcs_eqn_11
                                                       XLXI_5/hcs_1
    -------------------------------------------------  ---------------------------
    Total                                      4.270ns (1.951ns logic, 2.319ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.038ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_5/hcs_5 (FF)
  Destination:          XLXI_5/hcs_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.962ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_5/hcs_5 to XLXI_5/hcs_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y54.XQ      Tcko                  0.515   XLXI_5/hcs<5>
                                                       XLXI_5/hcs_5
    SLICE_X52Y56.G4      net (fanout=6)        0.496   XLXI_5/hcs<5>
    SLICE_X52Y56.Y       Tilo                  0.660   XLXI_5/vsenable
                                                       XLXI_5/hcs_cmp_eq0000110
    SLICE_X54Y53.F2      net (fanout=12)       1.515   XLXI_5/N7
    SLICE_X54Y53.CLK     Tfck                  0.776   XLXI_5/hcs<1>
                                                       XLXI_5/Mcount_hcs_eqn_11
                                                       XLXI_5/hcs_1
    -------------------------------------------------  ---------------------------
    Total                                      3.962ns (1.951ns logic, 2.011ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_5/hcs_9 (SLICE_X53Y57.F4), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.783ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_5/hcs_0 (FF)
  Destination:          XLXI_5/hcs_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.206ns (Levels of Logic = 6)
  Clock Path Skew:      -0.011ns (0.019 - 0.030)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_5/hcs_0 to XLXI_5/hcs_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y52.YQ      Tcko                  0.567   XLXI_5/hcs<10>
                                                       XLXI_5/hcs_0
    SLICE_X55Y53.F1      net (fanout=3)        0.531   XLXI_5/hcs<0>
    SLICE_X55Y53.COUT    Topcyf                1.011   XLXI_5/Result<0>1
                                                       XLXI_5/Mcount_hcs_lut<0>_INV_0
                                                       XLXI_5/Mcount_hcs_cy<0>
                                                       XLXI_5/Mcount_hcs_cy<1>
    SLICE_X55Y54.CIN     net (fanout=1)        0.000   XLXI_5/Mcount_hcs_cy<1>
    SLICE_X55Y54.COUT    Tbyp                  0.103   XLXI_5/Result<2>1
                                                       XLXI_5/Mcount_hcs_cy<2>
                                                       XLXI_5/Mcount_hcs_cy<3>
    SLICE_X55Y55.CIN     net (fanout=1)        0.000   XLXI_5/Mcount_hcs_cy<3>
    SLICE_X55Y55.COUT    Tbyp                  0.103   XLXI_5/Result<4>1
                                                       XLXI_5/Mcount_hcs_cy<4>
                                                       XLXI_5/Mcount_hcs_cy<5>
    SLICE_X55Y56.CIN     net (fanout=1)        0.000   XLXI_5/Mcount_hcs_cy<5>
    SLICE_X55Y56.COUT    Tbyp                  0.103   XLXI_5/Result<6>1
                                                       XLXI_5/Mcount_hcs_cy<6>
                                                       XLXI_5/Mcount_hcs_cy<7>
    SLICE_X55Y57.CIN     net (fanout=1)        0.000   XLXI_5/Mcount_hcs_cy<7>
    SLICE_X55Y57.Y       Tciny                 0.756   XLXI_5/Result<8>1
                                                       XLXI_5/Mcount_hcs_cy<8>
                                                       XLXI_5/Mcount_hcs_xor<9>
    SLICE_X53Y57.F4      net (fanout=1)        0.304   XLXI_5/Result<9>1
    SLICE_X53Y57.CLK     Tfck                  0.728   XLXI_5/hcs<9>
                                                       XLXI_5/Mcount_hcs_eqn_91
                                                       XLXI_5/hcs_9
    -------------------------------------------------  ---------------------------
    Total                                      4.206ns (3.371ns logic, 0.835ns route)
                                                       (80.1% logic, 19.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.996ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_5/hcs_2 (FF)
  Destination:          XLXI_5/hcs_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.998ns (Levels of Logic = 5)
  Clock Path Skew:      -0.006ns (0.019 - 0.025)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_5/hcs_2 to XLXI_5/hcs_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y56.XQ      Tcko                  0.515   XLXI_5/hcs<2>
                                                       XLXI_5/hcs_2
    SLICE_X55Y54.F2      net (fanout=3)        0.478   XLXI_5/hcs<2>
    SLICE_X55Y54.COUT    Topcyf                1.011   XLXI_5/Result<2>1
                                                       XLXI_5/hcs<2>_rt.1
                                                       XLXI_5/Mcount_hcs_cy<2>
                                                       XLXI_5/Mcount_hcs_cy<3>
    SLICE_X55Y55.CIN     net (fanout=1)        0.000   XLXI_5/Mcount_hcs_cy<3>
    SLICE_X55Y55.COUT    Tbyp                  0.103   XLXI_5/Result<4>1
                                                       XLXI_5/Mcount_hcs_cy<4>
                                                       XLXI_5/Mcount_hcs_cy<5>
    SLICE_X55Y56.CIN     net (fanout=1)        0.000   XLXI_5/Mcount_hcs_cy<5>
    SLICE_X55Y56.COUT    Tbyp                  0.103   XLXI_5/Result<6>1
                                                       XLXI_5/Mcount_hcs_cy<6>
                                                       XLXI_5/Mcount_hcs_cy<7>
    SLICE_X55Y57.CIN     net (fanout=1)        0.000   XLXI_5/Mcount_hcs_cy<7>
    SLICE_X55Y57.Y       Tciny                 0.756   XLXI_5/Result<8>1
                                                       XLXI_5/Mcount_hcs_cy<8>
                                                       XLXI_5/Mcount_hcs_xor<9>
    SLICE_X53Y57.F4      net (fanout=1)        0.304   XLXI_5/Result<9>1
    SLICE_X53Y57.CLK     Tfck                  0.728   XLXI_5/hcs<9>
                                                       XLXI_5/Mcount_hcs_eqn_91
                                                       XLXI_5/hcs_9
    -------------------------------------------------  ---------------------------
    Total                                      3.998ns (3.216ns logic, 0.782ns route)
                                                       (80.4% logic, 19.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.049ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_5/hcs_6 (FF)
  Destination:          XLXI_5/hcs_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.945ns (Levels of Logic = 3)
  Clock Path Skew:      -0.006ns (0.019 - 0.025)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_5/hcs_6 to XLXI_5/hcs_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y57.YQ      Tcko                  0.567   XLXI_5/hcs<7>
                                                       XLXI_5/hcs_6
    SLICE_X55Y56.F1      net (fanout=6)        0.579   XLXI_5/hcs<6>
    SLICE_X55Y56.COUT    Topcyf                1.011   XLXI_5/Result<6>1
                                                       XLXI_5/hcs<6>_rt
                                                       XLXI_5/Mcount_hcs_cy<6>
                                                       XLXI_5/Mcount_hcs_cy<7>
    SLICE_X55Y57.CIN     net (fanout=1)        0.000   XLXI_5/Mcount_hcs_cy<7>
    SLICE_X55Y57.Y       Tciny                 0.756   XLXI_5/Result<8>1
                                                       XLXI_5/Mcount_hcs_cy<8>
                                                       XLXI_5/Mcount_hcs_xor<9>
    SLICE_X53Y57.F4      net (fanout=1)        0.304   XLXI_5/Result<9>1
    SLICE_X53Y57.CLK     Tfck                  0.728   XLXI_5/hcs<9>
                                                       XLXI_5/Mcount_hcs_eqn_91
                                                       XLXI_5/hcs_9
    -------------------------------------------------  ---------------------------
    Total                                      3.945ns (3.062ns logic, 0.883ns route)
                                                       (77.6% logic, 22.4% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_5/hcs_10 (SLICE_X54Y52.F2), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.803ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_5/hcs_0 (FF)
  Destination:          XLXI_5/hcs_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.197ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_5/hcs_0 to XLXI_5/hcs_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y52.YQ      Tcko                  0.567   XLXI_5/hcs<10>
                                                       XLXI_5/hcs_0
    SLICE_X55Y53.F1      net (fanout=3)        0.531   XLXI_5/hcs<0>
    SLICE_X55Y53.COUT    Topcyf                1.011   XLXI_5/Result<0>1
                                                       XLXI_5/Mcount_hcs_lut<0>_INV_0
                                                       XLXI_5/Mcount_hcs_cy<0>
                                                       XLXI_5/Mcount_hcs_cy<1>
    SLICE_X55Y54.CIN     net (fanout=1)        0.000   XLXI_5/Mcount_hcs_cy<1>
    SLICE_X55Y54.COUT    Tbyp                  0.103   XLXI_5/Result<2>1
                                                       XLXI_5/Mcount_hcs_cy<2>
                                                       XLXI_5/Mcount_hcs_cy<3>
    SLICE_X55Y55.CIN     net (fanout=1)        0.000   XLXI_5/Mcount_hcs_cy<3>
    SLICE_X55Y55.COUT    Tbyp                  0.103   XLXI_5/Result<4>1
                                                       XLXI_5/Mcount_hcs_cy<4>
                                                       XLXI_5/Mcount_hcs_cy<5>
    SLICE_X55Y56.CIN     net (fanout=1)        0.000   XLXI_5/Mcount_hcs_cy<5>
    SLICE_X55Y56.COUT    Tbyp                  0.103   XLXI_5/Result<6>1
                                                       XLXI_5/Mcount_hcs_cy<6>
                                                       XLXI_5/Mcount_hcs_cy<7>
    SLICE_X55Y57.CIN     net (fanout=1)        0.000   XLXI_5/Mcount_hcs_cy<7>
    SLICE_X55Y57.COUT    Tbyp                  0.103   XLXI_5/Result<8>1
                                                       XLXI_5/Mcount_hcs_cy<8>
                                                       XLXI_5/Mcount_hcs_cy<9>
    SLICE_X55Y58.CIN     net (fanout=1)        0.000   XLXI_5/Mcount_hcs_cy<9>
    SLICE_X55Y58.X       Tcinx                 0.402   XLXI_5/Result<10>1
                                                       XLXI_5/Mcount_hcs_xor<10>
    SLICE_X54Y52.F2      net (fanout=1)        0.498   XLXI_5/Result<10>1
    SLICE_X54Y52.CLK     Tfck                  0.776   XLXI_5/hcs<10>
                                                       XLXI_5/Mcount_hcs_eqn_101
                                                       XLXI_5/hcs_10
    -------------------------------------------------  ---------------------------
    Total                                      4.197ns (3.168ns logic, 1.029ns route)
                                                       (75.5% logic, 24.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.011ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_5/hcs_2 (FF)
  Destination:          XLXI_5/hcs_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.989ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_5/hcs_2 to XLXI_5/hcs_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y56.XQ      Tcko                  0.515   XLXI_5/hcs<2>
                                                       XLXI_5/hcs_2
    SLICE_X55Y54.F2      net (fanout=3)        0.478   XLXI_5/hcs<2>
    SLICE_X55Y54.COUT    Topcyf                1.011   XLXI_5/Result<2>1
                                                       XLXI_5/hcs<2>_rt.1
                                                       XLXI_5/Mcount_hcs_cy<2>
                                                       XLXI_5/Mcount_hcs_cy<3>
    SLICE_X55Y55.CIN     net (fanout=1)        0.000   XLXI_5/Mcount_hcs_cy<3>
    SLICE_X55Y55.COUT    Tbyp                  0.103   XLXI_5/Result<4>1
                                                       XLXI_5/Mcount_hcs_cy<4>
                                                       XLXI_5/Mcount_hcs_cy<5>
    SLICE_X55Y56.CIN     net (fanout=1)        0.000   XLXI_5/Mcount_hcs_cy<5>
    SLICE_X55Y56.COUT    Tbyp                  0.103   XLXI_5/Result<6>1
                                                       XLXI_5/Mcount_hcs_cy<6>
                                                       XLXI_5/Mcount_hcs_cy<7>
    SLICE_X55Y57.CIN     net (fanout=1)        0.000   XLXI_5/Mcount_hcs_cy<7>
    SLICE_X55Y57.COUT    Tbyp                  0.103   XLXI_5/Result<8>1
                                                       XLXI_5/Mcount_hcs_cy<8>
                                                       XLXI_5/Mcount_hcs_cy<9>
    SLICE_X55Y58.CIN     net (fanout=1)        0.000   XLXI_5/Mcount_hcs_cy<9>
    SLICE_X55Y58.X       Tcinx                 0.402   XLXI_5/Result<10>1
                                                       XLXI_5/Mcount_hcs_xor<10>
    SLICE_X54Y52.F2      net (fanout=1)        0.498   XLXI_5/Result<10>1
    SLICE_X54Y52.CLK     Tfck                  0.776   XLXI_5/hcs<10>
                                                       XLXI_5/Mcount_hcs_eqn_101
                                                       XLXI_5/hcs_10
    -------------------------------------------------  ---------------------------
    Total                                      3.989ns (3.013ns logic, 0.976ns route)
                                                       (75.5% logic, 24.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.064ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_5/hcs_6 (FF)
  Destination:          XLXI_5/hcs_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.936ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_5/hcs_6 to XLXI_5/hcs_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y57.YQ      Tcko                  0.567   XLXI_5/hcs<7>
                                                       XLXI_5/hcs_6
    SLICE_X55Y56.F1      net (fanout=6)        0.579   XLXI_5/hcs<6>
    SLICE_X55Y56.COUT    Topcyf                1.011   XLXI_5/Result<6>1
                                                       XLXI_5/hcs<6>_rt
                                                       XLXI_5/Mcount_hcs_cy<6>
                                                       XLXI_5/Mcount_hcs_cy<7>
    SLICE_X55Y57.CIN     net (fanout=1)        0.000   XLXI_5/Mcount_hcs_cy<7>
    SLICE_X55Y57.COUT    Tbyp                  0.103   XLXI_5/Result<8>1
                                                       XLXI_5/Mcount_hcs_cy<8>
                                                       XLXI_5/Mcount_hcs_cy<9>
    SLICE_X55Y58.CIN     net (fanout=1)        0.000   XLXI_5/Mcount_hcs_cy<9>
    SLICE_X55Y58.X       Tcinx                 0.402   XLXI_5/Result<10>1
                                                       XLXI_5/Mcount_hcs_xor<10>
    SLICE_X54Y52.F2      net (fanout=1)        0.498   XLXI_5/Result<10>1
    SLICE_X54Y52.CLK     Tfck                  0.776   XLXI_5/hcs<10>
                                                       XLXI_5/Mcount_hcs_eqn_101
                                                       XLXI_5/hcs_10
    -------------------------------------------------  ---------------------------
    Total                                      3.936ns (2.859ns logic, 1.077ns route)
                                                       (72.6% logic, 27.4% route)

--------------------------------------------------------------------------------

Hold Paths: NET "Clk_50MHz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_5/vcs_0 (SLICE_X52Y76.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.349ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_5/vsenable (FF)
  Destination:          XLXI_5/vcs_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.359ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.069 - 0.059)
  Source Clock:         Clk_50MHz_BUFGP rising at 20.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_5/vsenable to XLXI_5/vcs_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y56.XQ      Tcko                  0.412   XLXI_5/vsenable
                                                       XLXI_5/vsenable
    SLICE_X52Y76.CE      net (fanout=7)        0.876   XLXI_5/vsenable
    SLICE_X52Y76.CLK     Tckce       (-Th)    -0.071   XLXI_5/vcs<0>
                                                       XLXI_5/vcs_0
    -------------------------------------------------  ---------------------------
    Total                                      1.359ns (0.483ns logic, 0.876ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_5/vcs_1 (SLICE_X52Y74.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.351ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_5/vsenable (FF)
  Destination:          XLXI_5/vcs_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.362ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.070 - 0.059)
  Source Clock:         Clk_50MHz_BUFGP rising at 20.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_5/vsenable to XLXI_5/vcs_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y56.XQ      Tcko                  0.412   XLXI_5/vsenable
                                                       XLXI_5/vsenable
    SLICE_X52Y74.CE      net (fanout=7)        0.879   XLXI_5/vsenable
    SLICE_X52Y74.CLK     Tckce       (-Th)    -0.071   XLXI_5/vcs<1>
                                                       XLXI_5/vcs_1
    -------------------------------------------------  ---------------------------
    Total                                      1.362ns (0.483ns logic, 0.879ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_5/vcs_2 (SLICE_X53Y74.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.351ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_5/vsenable (FF)
  Destination:          XLXI_5/vcs_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.362ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.070 - 0.059)
  Source Clock:         Clk_50MHz_BUFGP rising at 20.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_5/vsenable to XLXI_5/vcs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y56.XQ      Tcko                  0.412   XLXI_5/vsenable
                                                       XLXI_5/vsenable
    SLICE_X53Y74.CE      net (fanout=7)        0.879   XLXI_5/vsenable
    SLICE_X53Y74.CLK     Tckce       (-Th)    -0.071   XLXI_5/vcs<2>
                                                       XLXI_5/vcs_2
    -------------------------------------------------  ---------------------------
    Total                                      1.362ns (0.483ns logic, 0.879ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "Clk_50MHz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.562ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.719ns (Tcl)
  Physical resource: XLXI_5/vcs<0>/CLK
  Logical resource: XLXI_5/vcs_0/CK
  Location pin: SLICE_X52Y76.CLK
  Clock network: Clk_50MHz_BUFGP
--------------------------------------------------------------------------------
Slack: 18.562ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.719ns (Tch)
  Physical resource: XLXI_5/vcs<0>/CLK
  Logical resource: XLXI_5/vcs_0/CK
  Location pin: SLICE_X52Y76.CLK
  Clock network: Clk_50MHz_BUFGP
--------------------------------------------------------------------------------
Slack: 18.562ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.719ns (Tcl)
  Physical resource: XLXI_5/vcs<1>/CLK
  Logical resource: XLXI_5/vcs_1/CK
  Location pin: SLICE_X52Y74.CLK
  Clock network: Clk_50MHz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Clk_50MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_50MHz      |    4.341|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 396 paths, 0 nets, and 168 connections

Design statistics:
   Minimum period:   4.341ns{1}   (Maximum frequency: 230.362MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Apr 12 10:15:32 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 116 MB



