# âš¡ ChipForAll (C4O) - é–‹æºæ™¶ç‰‡è¨­è¨ˆæ‡¶äººåŒ…

![CI Status](https://github.com/anlit75/ChipForAll/actions/workflows/verify.yml/badge.svg)
![License](https://img.shields.io/github/license/anlit75/ChipForAll)
![Docker](https://img.shields.io/badge/docker-ready-blue)

> **å°ˆç‚ºåˆå­¸è€…æ‰“é€ çš„é›¶é…ç½® (Zero-Config) æ™¶ç‰‡è¨­è¨ˆç’°å¢ƒã€‚**
> å°ˆæ³¨æ–¼ä½ çš„ Verilog é‚è¼¯ï¼Œåˆ¥å†ç‚ºäº†å®‰è£ EDA å·¥å…·æµªè²»ç”Ÿå‘½ã€‚

---

## ğŸš€ å¿«é€Ÿé–‹å§‹ (Quick Start)

**ä¸‰æ­¥æå®šç’°å¢ƒé…ç½®ï¼š**

1.  **å»ºç«‹å°ˆæ¡ˆ**ï¼šé»æ“Šå³ä¸Šè§’çš„ **[Use this template](https://github.com/anlit75/ChipForAll/generate)** æŒ‰éˆ•ï¼Œè¤‡è£½ä¸€ä»½åˆ°ä½ çš„å¸³è™Ÿã€‚
2.  **å•Ÿå‹•ç’°å¢ƒ**ï¼šåœ¨ä½ çš„æ–°å°ˆæ¡ˆé é¢ï¼Œé»æ“Šç¶ è‰² **Code** æŒ‰éˆ• -> **Codespaces** -> **Create codespace**ã€‚
3.  **åŸ·è¡Œç¯„ä¾‹**ï¼š
    ```bash
    make test
    ```
    *ä½ æ‡‰è©²æœƒçœ‹åˆ°æ¸¬è©¦é€šéçš„è¨Šæ¯ï¼Œä¸¦ä¸”åœ¨ `build/` è³‡æ–™å¤¾ä¸­ç”Ÿæˆäº†æ³¢å½¢æª”ã€‚*

---

## ğŸ”‹ ç‰¹è‰²åŠŸèƒ½ (Features)

é€™å€‹æ¨¡æ¿æä¾›äº†ä¸€å¥—é–‹ç®±å³ç”¨çš„ EDA (é›»å­è¨­è¨ˆè‡ªå‹•åŒ–) ç’°å¢ƒï¼š

* **ğŸ³ é å…ˆé…ç½®çš„ Docker ç’°å¢ƒ**ï¼šä¸éœ€è¦æ‰‹å‹•å®‰è£ Yosys, Verilator æˆ– Icarus Verilogã€‚VS Code æœƒè‡ªå‹•æ‹‰å– `ghcr.io/anlit75/c4o-core` æ˜ åƒæª”ã€‚
* **ğŸ› ï¸ çµ±ä¸€çš„ Makefile**ï¼šç„¡è«–ä½ æ˜¯ç”¨ Linux, Mac é‚„æ˜¯ Windows (WSL)ï¼ŒæŒ‡ä»¤éƒ½æ˜¯ä¸€æ¨£çš„ã€‚Makefile æœƒè‡ªå‹•åˆ¤æ–·æ˜¯å¦éœ€è¦é€é Docker åŸ·è¡Œã€‚
* **âœ… CI/CD è‡ªå‹•åŒ–æ¸¬è©¦**ï¼šGitHub Actions å·²ç¶“è¨­å®šå¥½äº†ã€‚æ¯æ¬¡ Push ç¨‹å¼ç¢¼ï¼Œé›²ç«¯æœƒè‡ªå‹•å¹«ä½ è·‘èªæ³•æª¢æŸ¥ã€æ¨¡æ“¬èˆ‡åˆæˆæ¸¬è©¦ã€‚
* **ğŸ’» VS Code æœ€ä½³åŒ–**ï¼šå…§å»º Verilog èªæ³•é«˜äº®èˆ‡é–‹ç™¼å·¥å…·è¨­å®šã€‚

---

## ğŸ“‚ å°ˆæ¡ˆçµæ§‹

```text
.
â”œâ”€â”€ src/                # ä½ çš„ RTL è¨­è¨ˆæª” (Verilog)
â”‚   â””â”€â”€ blinky.v        # ç¯„ä¾‹ï¼šä¸€å€‹ç°¡å–®çš„ LED é–ƒçˆé›»è·¯
â”œâ”€â”€ test/               # ä½ çš„ Testbench (æ¸¬è©¦å¹³å°)
â”‚   â””â”€â”€ tb_blinky.v     # ç¯„ä¾‹ï¼šé©—è­‰ blinky æ¨¡çµ„çš„æ¸¬è©¦æª”
â”œâ”€â”€ build/              # ç”¢å‡ºç‰©å­˜æ”¾å€ (æ³¢å½¢æª” .vcd, åˆæˆç¶²è¡¨ .json)
â”œâ”€â”€ Makefile            # æ™ºæ…§å‹è…³æœ¬ (è‡ªå‹•è™•ç† Docker/Local åŸ·è¡Œç’°å¢ƒ)
â””â”€â”€ .github/            # CI è‡ªå‹•åŒ–æµç¨‹è¨­å®š
```

---

## ğŸ› ï¸ å¸¸ç”¨æŒ‡ä»¤

æœ¬å°ˆæ¡ˆä½¿ç”¨æ™ºæ…§å‹ Makefileã€‚å¦‚æœä½ æœ¬æ©Ÿæœ‰å®‰è£å·¥å…·ï¼Œå®ƒæœƒç›´æ¥åŸ·è¡Œï¼›å¦‚æœæ²’æœ‰ï¼Œå®ƒæœƒè‡ªå‹•å‘¼å« Docker å®¹å™¨åŸ·è¡Œã€‚

### 1. èªæ³•æª¢æŸ¥ (Lint)
ä½¿ç”¨ `verilator --lint-only` å¿«é€Ÿæª¢æŸ¥ Verilog èªæ³•éŒ¯èª¤ã€‚
```bash
make lint
```

### 2. åŸ·è¡Œæ¨¡æ“¬ (Test)
ä½¿ç”¨ `iverilog` ç·¨è­¯ä¸¦åŸ·è¡Œæ¨¡æ“¬ã€‚ç”Ÿæˆçš„æ³¢å½¢æª” (`.vcd`) æœƒå„²å­˜åœ¨ `build/` ç›®éŒ„ä¸‹ã€‚
```bash
make test
```

### 3. é›»è·¯åˆæˆ (Synthesize)
ä½¿ç”¨ `yosys` å°‡ä½ çš„ Verilog è½‰æ›ç‚ºé‚è¼¯é–˜å±¤ç´šçš„ç¶²è¡¨ (Gate-level Netlist)ã€‚
```bash
make synth
```

### 4. æ¸…ç†ç’°å¢ƒ
åˆªé™¤ `build/` ç›®éŒ„ä¸‹çš„æš«å­˜æª”ã€‚
```bash
make clean
```

## ğŸ—ï¸ å¯¦é«”è¨­è¨ˆ (ASIC GDSII æµç¨‹)

ä½¿ç”¨ **OpenLane** èˆ‡ **SkyWater 130nm PDK** å°‡ä½ çš„ Verilog è½‰æ›ç‚ºå¯ç”Ÿç”¢çš„æ™¶ç‰‡ä½ˆå±€ã€‚

### 1. å®‰è£ PDK (åƒ…é¦–æ¬¡éœ€è¦)
é€é `volare` ä¸‹è¼‰ä¸¦å®‰è£ Sky130 PDK (ç´„éœ€ä¸‹è¼‰ 3GB æ•¸æ“šï¼Œè«‹è€å¿ƒç­‰å¾…)ã€‚
```bash
make pdk
```

### 2. ç”¢ç”Ÿ GDSII ä½ˆå±€æª”
åœ¨ Docker å®¹å™¨ä¸­åŸ·è¡Œå®Œæ•´çš„ OpenLane æµç¨‹ (åˆæˆ -> ä½ˆå±€ -> ç¹ç·š -> ç°½æ ¸)ã€‚
```bash
make gds
```
* ç”¢å‡ºæª”æ¡ˆ: `build/blinky.gds`
* æª¢è¦–å·¥å…·: æ¨è–¦ä½¿ç”¨é–‹æºçš„ [KLayout](https://www.klayout.de/) é–‹å•Ÿ GDS æª”ï¼Œè¦ªçœ¼çœ‹çœ‹ä½ è¨­è¨ˆçš„æ™¶ç‰‡é›»è·¯çµæ§‹ï¼

---

## ğŸ¤ åƒèˆ‡è²¢ç»

æ­¡è¿æäº¤ Issue æˆ– Pull Requestï¼è®“æˆ‘å€‘ä¸€èµ·é™ä½æ™¶ç‰‡è¨­è¨ˆçš„é–€æª»ã€‚

Maintained by [anlit75](https://github.com/anlit75).
