<module name="PLL0_CFG" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="PLL0_PID" acronym="PLL0_PID" offset="0x0" width="32" description="Return to the . Peripheral Identification Register">
    <bitfield id="SCHEME" width="2" begin="31" end="30" resetval="0x1" description="Peripheral Identification Register Scheme" range="" rwaccess="R"/>
    <bitfield id="BU" width="2" begin="29" end="28" resetval="0x2" description="Business Unit - Processors" range="" rwaccess="R"/>
    <bitfield id="MODULE" width="12" begin="27" end="16" resetval="0x180" description="Module functional identifier" range="" rwaccess="R"/>
    <bitfield id="MISC" width="5" begin="15" end="11" resetval="0x2" description="Misc revision number" range="" rwaccess="R"/>
    <bitfield id="MAJOR" width="3" begin="10" end="8" resetval="0x0" description="Major revision number" range="" rwaccess="R"/>
    <bitfield id="CUSTOM" width="2" begin="7" end="6" resetval="0x0" description="custom revision number" range="" rwaccess="R"/>
    <bitfield id="MINOR" width="6" begin="5" end="0" resetval="0x1" description="Minor revision number" range="" rwaccess="R"/>
  </register>
  <register id="PLL0_CFG" acronym="PLL0_CFG" offset="0x8" width="32" description="Return to the . PLL MMR Configuration">
    <bitfield id="HSDIV_PRSNT" width="16" begin="31" end="16" resetval="0xFF" description="High Speed Divider Presence Each bit Indicates the presence of High Speed dividers 0-15.By definition HSDIV[4:0] are connected the PLL FOUTVCO output clock and HSDIV[15:5] are connected to the PLL FOUTPOSTDIV output clock" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SSM_TYPE" width="2" begin="12" end="11" resetval="0x1" description="Spread spectrum module presence Field values (Others are reserved):2'b00 - SSM is not present 2'b01 - SSM is present 2'b10 - Reserved 2'b11 - Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SSM_WVTBL" width="1" begin="8" end="8" resetval="0x0" description="Spread spectrum wave table presence1'b0 - SSM Wave table is not present 1'b1 - SSM Wave table is present" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PLL_TYPE" width="2" begin="1" end="0" resetval="0x0" description="Indicates PLL type Field values (Others are reserved):2'b00 - Fractional PLL 2'b01 - FractionalF PLL 2'b10 - De-Skew PLL" range="" rwaccess="R"/>
  </register>
  <register id="PLL0_LOCKKEY0" acronym="PLL0_LOCKKEY0" offset="0x10" width="32" description="Return to the . PLL0 Lock Key 0 Register">
    <bitfield id="KEY" width="31" begin="31" end="1" resetval="0x0" description="Write the kick0 unlock value followed by the kick1 unlock value to unlock the write-protected Partition0 registers" range="" rwaccess="RW"/>
    <bitfield id="UNLOCKED" width="1" begin="0" end="0" resetval="0x0" description="Unlock status.When set, indicates that the proper unlock sequence has been performed and the partition is unlocked for writing." range="" rwaccess="R"/>
  </register>
  <register id="PLL0_LOCKKEY1" acronym="PLL0_LOCKKEY1" offset="0x14" width="32" description="Return to the . PLL0 Lock Key 1 RegisterAddr">
    <bitfield id="LOCKKEY1_VAL" width="32" begin="31" end="0" resetval="0x0" description="Write the kick1 unlock value after the kick0 unlock value to unlock the write-protected Partition0 registers" range="" rwaccess="RW"/>
  </register>
  <register id="PLL0_CTRL" acronym="PLL0_CTRL" offset="0x20" width="32" description="Return to the . PLL0 Control">
    <bitfield id="BYPASS_EN" width="1" begin="31" end="31" resetval="0x1" description="Bypass enable.This controls the glitch-free bypass mux. The bypass_en bit should be set prior tomaking any changes to the PLL settings. 1'b0 - Synchronously select PLL and associated HSDIV clock outputs 1'b1 - Synchronously select the reference clock for all PLL and HSDIV clock outputs" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="14" begin="30" end="17" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BYP_ON_LOCKLOSS" width="1" begin="16" end="16" resetval="0x1" description="Bypass on loss of PLL lock.This bit controls the PLL bypass mux to automatically switch the clock source to the reference clock when the PLL losses lock. 1'b0 - Do not automatically switch to ref clock source on PLL lock loss 1'b1 - Switch to ref clock source when PLL losses lock" range="" rwaccess="RW"/>
    <bitfield id="PLL_EN" width="1" begin="15" end="15" resetval="0x0" description="PLL enable1'b0 - PLL is disabled 1'b1 - PLL is enabled" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="14" end="9" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="INTL_BYP_EN" width="1" begin="8" end="8" resetval="0x0" description="PLL internal bypass enable.This is an asynchronous mux which can produce glitches on the outputclocks during switching. 1'b0 - Output clocks are derived from the VCO clock 1'b1 - Output clocks are derived from the FREF reference clock" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_4PH_EN" width="1" begin="5" end="5" resetval="0x0" description="Enable 4-phase clock generator.This bit is ignored if clk_postdiv_en=0 1'b0 - 4-phase dividers disabled. FOUT1PHx and FOUTn clocks are held low. 1'b1 - 4-phase dividers enabled. FOUT1PH0/90/180/270 and FOUT2, FOUT3, FOUT4 clocks are enabled." range="" rwaccess="RW"/>
    <bitfield id="CLK_POSTDIV_EN" width="1" begin="4" end="4" resetval="0x1" description="Post divide CLK enable1'b0 - Post divide powered down. FOUTPOSTDIV and all auxiliary PLL clocks (4-phase and synchronous divided clocks) are held low 1'b1 - Post divide enabled. FOUTPOSTDIV, 4-phase and synchronous clocks are enabled." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DSM_EN" width="1" begin="1" end="1" resetval="0x0" description="Delta-Sigma modulator enable1'b0 - Delta-Sigma modulator is disabled (use integer divide mode) 1'b1 - Delta-Sigma modulator is enabled (use fractional divide mode)" range="" rwaccess="RW"/>
    <bitfield id="DAC_EN" width="1" begin="0" end="0" resetval="0x1" description="Enable fractional noise canceling DAC This bit has no function (DAC is always disabled) in integer divide mode (when dsm_en=0)1'b0 - Fractional NC DAC is disabled (for Test modes only) 1'b1 - Fractional NC DAC is enabled (ignored in integer divide mode)" range="" rwaccess="RW"/>
  </register>
  <register id="PLL0_STAT" acronym="PLL0_STAT" offset="0x24" width="32" description="Return to the . PLL0 Status">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="LOCK" width="1" begin="0" end="0" resetval="0x0" description="PLL lock status.Software should wait for lock to be asserted before clearing the PLL_CTRL_bypass_en bit 1'b0 - PLL is not locked 1'b1 - PLL is locked" range="" rwaccess="R"/>
  </register>
  <register id="PLL0_FREQ_CTRL0" acronym="PLL0_FREQ_CTRL0" offset="0x30" width="32" description="Return to the . PLL0 Frequency Control 0 Register">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FB_DIV_INT" width="12" begin="11" end="0" resetval="0x10" description="PLL feedback divider (integer portion) In Integer mode values of16 - 3200 (dec) are supported. In Fractional mode values of 20 to 320 are supported. 12'h010 - Divide by 16 12'h011 - Divide by 17 : 12'h140 - Divide by 320 : 12'hC80 - Divide by 3200 12'hC81 - 12'hFFF - Not supported" range="" rwaccess="RW"/>
  </register>
  <register id="PLL0_FREQ_CTRL1" acronym="PLL0_FREQ_CTRL1" offset="0x34" width="32" description="Return to the . PLL0 Frequency Control 1 Register">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FB_DIV_FRAC" width="24" begin="23" end="0" resetval="0x0" description="PLL feedback divider (fractional portion) Supports values of 0 to 0.999999940395.The total feedback divide value is (fb_div_int + fb_div_frac / (2)) 24'h000000 - 0 24'h000001 - .000000059605 (1/(2)) 24'h000002 - .000000119209 (2/(2)) : 24'h800000 - .500000000000 : 24'hFFFFFF - .999999940395 (1677215/(2))" range="" rwaccess="RW"/>
  </register>
  <register id="PLL0_DIV_CTRL" acronym="PLL0_DIV_CTRL" offset="0x38" width="32" description="Return to the . PLL0 Output Clock Divider Register">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="POST_DIV2" width="3" begin="26" end="24" resetval="0x1" description="Secondary post divider.Supports values of 1-7" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="23" end="19" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="POST_DIV1" width="3" begin="18" end="16" resetval="0x2" description="Primary post divider.To ensure correct operation, post_div1 must always be programmed to a value equal to or greater that post_div2. Supports values of 1-7i Field values (Others are reserved): 3'b000 - Reserved (do not use) 3'b001 - Divide by 1 3'b010 - Divide by 2 3'b011 - Divide by 3 3'b100 - Divide by 4 3'b101 - Divide by 5 3'b110 - Divide by 6 3'b111 - Divide by 7" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="10" begin="15" end="6" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="REF_DIV" width="6" begin="5" end="0" resetval="0x1" description="Reference clock pre-divider.Supports values of 1-63 6'b000000 - Reserved /(do not use/) 6'b000001 - Divide by 1 6'b000010 - Divide by 2 : 6'b111111 - Divide by 63" range="" rwaccess="RW"/>
  </register>
  <register id="PLL0_SS_CTRL" acronym="PLL0_SS_CTRL" offset="0x40" width="32" description="Return to the . PLL_SS_CTRL register for PLL0">
    <bitfield id="BYPASS_EN" width="1" begin="31" end="31" resetval="0x1" description="Bypass the SS modulator.1'b0 - Spread spectrum modulation is enabled 1'b1 - SSMOD is bypassed. No modulation of PLL frequency" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="30" end="26" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WV_TBLE_MAXADDR" width="8" begin="25" end="18" resetval="0x0" description="Wave table max address.Indicates the maximum number of address bits used to access the external wave table. These bits are not used if PLL_CFG_ssm_wvtbl = 0" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="17" end="16" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESET" width="1" begin="15" end="15" resetval="0x0" description="SSM reset.When set to 1 the SSM modulator is in reset" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="10" begin="14" end="5" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DOWNSPREAD_EN" width="1" begin="4" end="4" resetval="0x0" description="Selects center spread or down spread clock variance 1'b0 - Center spread 1'b1 - Down spread" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WAVE_SEL" width="1" begin="0" end="0" resetval="0x0" description="Wave pattern select External wave table should only be selected if PLL_CFG_ssm_wvtbl = 1 Field values (Others are reserved):1'b0 - Use 128 point triangle wave table 1'b1 - Use external wave table" range="" rwaccess="RW"/>
  </register>
  <register id="PLL0_SS_SPREAD" acronym="PLL0_SS_SPREAD" offset="0x44" width="32" description="Return to the . PLL_SS_SPREAD register for PLL0">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MOD_DIV" width="4" begin="19" end="16" resetval="0x1" description="Input clock divider.This divider sets the modulation frequency. Supports divide values of 1-63" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="15" end="5" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SPREAD" width="5" begin="4" end="0" resetval="0x1" description="Sets the spread modulation depth.The depth is spread*0.1% 5'b00000 - Reserved (don't use) 5'b00001 - 0.1% 5'b00010 - 0.2% : 5'b10000 - 1.6% : 5'b11111 - 3.1%" range="" rwaccess="RW"/>
  </register>
  <register id="PLL0_HSDIV_CTRL0" acronym="PLL0_HSDIV_CTRL0" offset="0x80" width="32" description="Return to the . HSDIV_CTRL0 register for PLL0">
    <bitfield id="RESET" width="1" begin="31" end="31" resetval="0x0" description="SSM reset.When set to 1 the SSM modulator is in resetl" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="15" begin="30" end="16" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLKOUT_EN" width="1" begin="15" end="15" resetval="0x0" description="CLKOUT1 enable1'b0 - Synchronously disable CLKOUT1 1'b1 - Synchronously enable CLKOUT1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="14" end="9" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SYNC_DIS" width="1" begin="8" end="8" resetval="0x0" description="Disable divider synchronization logic0 - Changes to DIV value synchronized to prevent glitches 1 - Changes are asynchronous" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="HSDIV" width="7" begin="6" end="0" resetval="0x0" description="CLKOUT0 divider value (HSDIV1+1) Allowed values are 0-127" range="" rwaccess="RW"/>
  </register>
  <register id="PLL0_HSDIV_CTRL1" acronym="PLL0_HSDIV_CTRL1" offset="0x84" width="32" description="Return to the . HSDIV_CTRL1 register for PLL0">
    <bitfield id="RESET" width="1" begin="31" end="31" resetval="0x0" description="SSM reset.When set to 1 the SSM modulator is in resetl" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="15" begin="30" end="16" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLKOUT_EN" width="1" begin="15" end="15" resetval="0x0" description="CLKOUT1 enable1'b0 - Synchronously disable CLKOUT1 1'b1 - Synchronously enable CLKOUT1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="14" end="9" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SYNC_DIS" width="1" begin="8" end="8" resetval="0x0" description="Disable divider synchronization logic0 - Changes to DIV value synchronized to prevent glitches 1 - Changes are asynchronous" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="HSDIV" width="7" begin="6" end="0" resetval="0x0" description="CLKOUT0 divider value (HSDIV1+1) Allowed values are 0-127" range="" rwaccess="RW"/>
  </register>
  <register id="PLL0_HSDIV_CTRL2" acronym="PLL0_HSDIV_CTRL2" offset="0x88" width="32" description="Return to the . HSDIV_CTRL2 register for PLL0">
    <bitfield id="RESET" width="1" begin="31" end="31" resetval="0x0" description="SSM reset.When set to 1 the SSM modulator is in resetl" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="15" begin="30" end="16" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLKOUT_EN" width="1" begin="15" end="15" resetval="0x0" description="CLKOUT1 enable1'b0 - Synchronously disable CLKOUT1 1'b1 - Synchronously enable CLKOUT1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="14" end="9" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SYNC_DIS" width="1" begin="8" end="8" resetval="0x0" description="Disable divider synchronization logic0 - Changes to DIV value synchronized to prevent glitches 1 - Changes are asynchronous" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="HSDIV" width="7" begin="6" end="0" resetval="0x0" description="CLKOUT0 divider value (HSDIV1+1) Allowed values are 0-127" range="" rwaccess="RW"/>
  </register>
  <register id="PLL0_HSDIV_CTRL3" acronym="PLL0_HSDIV_CTRL3" offset="0x8C" width="32" description="Return to the . HSDIV_CTRL3 register for PLL0">
    <bitfield id="RESET" width="1" begin="31" end="31" resetval="0x0" description="SSM reset.When set to 1 the SSM modulator is in resetl" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="15" begin="30" end="16" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLKOUT_EN" width="1" begin="15" end="15" resetval="0x0" description="CLKOUT1 enable1'b0 - Synchronously disable CLKOUT1 1'b1 - Synchronously enable CLKOUT1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="14" end="9" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SYNC_DIS" width="1" begin="8" end="8" resetval="0x0" description="Disable divider synchronization logic0 - Changes to DIV value synchronized to prevent glitches 1 - Changes are asynchronous" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="HSDIV" width="7" begin="6" end="0" resetval="0x0" description="CLKOUT0 divider value (HSDIV1+1) Allowed values are 0-127" range="" rwaccess="RW"/>
  </register>
  <register id="PLL0_HSDIV_CTRL4" acronym="PLL0_HSDIV_CTRL4" offset="0x90" width="32" description="Return to the . HSDIV_CTRL4 register for PLL0">
    <bitfield id="RESET" width="1" begin="31" end="31" resetval="0x0" description="SSM reset.When set to 1 the SSM modulator is in resetl" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="15" begin="30" end="16" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLKOUT_EN" width="1" begin="15" end="15" resetval="0x0" description="CLKOUT1 enable1'b0 - Synchronously disable CLKOUT1 1'b1 - Synchronously enable CLKOUT1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="14" end="9" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SYNC_DIS" width="1" begin="8" end="8" resetval="0x0" description="Disable divider synchronization logic0 - Changes to DIV value synchronized to prevent glitches 1 - Changes are asynchronous" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="HSDIV" width="7" begin="6" end="0" resetval="0x0" description="CLKOUT0 divider value (HSDIV1+1) Allowed values are 0-127" range="" rwaccess="RW"/>
  </register>
  <register id="PLL0_HSDIV_CTRL5" acronym="PLL0_HSDIV_CTRL5" offset="0x94" width="32" description="Return to the . HSDIV_CTRL5 register for PLL0">
    <bitfield id="RESET" width="1" begin="31" end="31" resetval="0x0" description="SSM reset.When set to 1 the SSM modulator is in resetl" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="15" begin="30" end="16" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLKOUT_EN" width="1" begin="15" end="15" resetval="0x0" description="CLKOUT1 enable1'b0 - Synchronously disable CLKOUT1 1'b1 - Synchronously enable CLKOUT1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="14" end="9" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SYNC_DIS" width="1" begin="8" end="8" resetval="0x0" description="Disable divider synchronization logic0 - Changes to DIV value synchronized to prevent glitches 1 - Changes are asynchronous" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="HSDIV" width="7" begin="6" end="0" resetval="0x0" description="CLKOUT0 divider value (HSDIV1+1) Allowed values are 0-127" range="" rwaccess="RW"/>
  </register>
  <register id="PLL0_HSDIV_CTRL6" acronym="PLL0_HSDIV_CTRL6" offset="0x98" width="32" description="Return to the . HSDIV_CTRL6 register for PLL0">
    <bitfield id="RESET" width="1" begin="31" end="31" resetval="0x0" description="SSM reset.When set to 1 the SSM modulator is in resetl" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="15" begin="30" end="16" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLKOUT_EN" width="1" begin="15" end="15" resetval="0x0" description="CLKOUT1 enable1'b0 - Synchronously disable CLKOUT1 1'b1 - Synchronously enable CLKOUT1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="14" end="9" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SYNC_DIS" width="1" begin="8" end="8" resetval="0x0" description="Disable divider synchronization logic0 - Changes to DIV value synchronized to prevent glitches 1 - Changes are asynchronous" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="HSDIV" width="7" begin="6" end="0" resetval="0x0" description="CLKOUT0 divider value (HSDIV1+1) Allowed values are 0-127" range="" rwaccess="RW"/>
  </register>
  <register id="PLL0_HSDIV_CTRL7" acronym="PLL0_HSDIV_CTRL7" offset="0x9C" width="32" description="Return to the . HSDIV_CTRL7 register for PLL0">
    <bitfield id="RESET" width="1" begin="31" end="31" resetval="0x0" description="SSM reset.When set to 1 the SSM modulator is in resetl" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="15" begin="30" end="16" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLKOUT_EN" width="1" begin="15" end="15" resetval="0x0" description="CLKOUT1 enable1'b0 - Synchronously disable CLKOUT1 1'b1 - Synchronously enable CLKOUT1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="14" end="9" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SYNC_DIS" width="1" begin="8" end="8" resetval="0x0" description="Disable divider synchronization logic0 - Changes to DIV value synchronized to prevent glitches 1 - Changes are asynchronous" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="HSDIV" width="7" begin="6" end="0" resetval="0x0" description="CLKOUT0 divider value (HSDIV1+1) Allowed values are 0-127" range="" rwaccess="RW"/>
  </register>
  <register id="PLL1_PID" acronym="PLL1_PID" offset="0x1000" width="32" description="Return to the . Peripheral Identification Register">
    <bitfield id="SCHEME" width="2" begin="31" end="30" resetval="0x1" description="Peripheral Identification Register Scheme" range="" rwaccess="R"/>
    <bitfield id="BU" width="2" begin="29" end="28" resetval="0x2" description="Business Unit - Processors" range="" rwaccess="R"/>
    <bitfield id="MODULE" width="12" begin="27" end="16" resetval="0x180" description="Module functional identifier" range="" rwaccess="R"/>
    <bitfield id="MISC" width="5" begin="15" end="11" resetval="0x2" description="Misc revision number" range="" rwaccess="R"/>
    <bitfield id="MAJOR" width="3" begin="10" end="8" resetval="0x0" description="Major revision number" range="" rwaccess="R"/>
    <bitfield id="CUSTOM" width="2" begin="7" end="6" resetval="0x0" description="custom revision number" range="" rwaccess="R"/>
    <bitfield id="MINOR" width="6" begin="5" end="0" resetval="0x1" description="Minor revision number" range="" rwaccess="R"/>
  </register>
  <register id="PLL1_CFG" acronym="PLL1_CFG" offset="0x1008" width="32" description="Return to the . PLL MMR Configuration">
    <bitfield id="HSDIV_PRSNT" width="16" begin="31" end="16" resetval="0xBF" description="High Speed Divider Presence Each bit Indicates the presence of High Speed dividers 0-15.By definition HSDIV[4:0] are connected the PLL FOUTVCO output clock and HSDIV[15:5] are connected to the PLL FOUTPOSTDIV output clock" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SSM_TYPE" width="2" begin="12" end="11" resetval="0x1" description="Spread spectrum module presence Field values (Others are reserved):2'b00 - SSM is not present 2'b01 - SSM is present 2'b10 - Reserved 2'b11 - Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SSM_WVTBL" width="1" begin="8" end="8" resetval="0x0" description="Spread spectrum wave table presence1'b0 - SSM Wave table is not present 1'b1 - SSM Wave table is present" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PLL_TYPE" width="2" begin="1" end="0" resetval="0x0" description="Indicates PLL type Field values (Others are reserved):2'b00 - Fractional PLL 2'b01 - FractionalF PLL 2'b10 - De-Skew PLL" range="" rwaccess="R"/>
  </register>
  <register id="PLL1_LOCKKEY0" acronym="PLL1_LOCKKEY0" offset="0x1010" width="32" description="Return to the . PLL1 Lock Key 0 Register">
    <bitfield id="KEY" width="31" begin="31" end="1" resetval="0x0" description="Write the kick0 unlock value followed by the kick1 unlock value to unlock the write-protected Partition1 registers" range="" rwaccess="RW"/>
    <bitfield id="UNLOCKED" width="1" begin="0" end="0" resetval="0x0" description="Unlock status.When set, indicates that the proper unlock sequence has been performed and the partition is unlocked for writing." range="" rwaccess="R"/>
  </register>
  <register id="PLL1_LOCKKEY1" acronym="PLL1_LOCKKEY1" offset="0x1014" width="32" description="Return to the . PLL1 Lock Key 1 RegisterAddr">
    <bitfield id="LOCKKEY1_VAL" width="32" begin="31" end="0" resetval="0x0" description="Write the kick1 unlock value after the kick0 unlock value to unlock the write-protected Partition1 registers" range="" rwaccess="RW"/>
  </register>
  <register id="PLL1_CTRL" acronym="PLL1_CTRL" offset="0x1020" width="32" description="Return to the . PLL1 Control">
    <bitfield id="BYPASS_EN" width="1" begin="31" end="31" resetval="0x1" description="Bypass enable.This controls the glitch-free bypass mux. The bypass_en bit should be set prior tomaking any changes to the PLL settings. 1'b0 - Synchronously select PLL and associated HSDIV clock outputs 1'b1 - Synchronously select the reference clock for all PLL and HSDIV clock outputs" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="14" begin="30" end="17" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BYP_ON_LOCKLOSS" width="1" begin="16" end="16" resetval="0x1" description="Bypass on loss of PLL lock.This bit controls the PLL bypass mux to automatically switch the clock source to the reference clock when the PLL losses lock. 1'b0 - Do not automatically switch to ref clock source on PLL lock loss 1'b1 - Switch to ref clock source when PLL losses lock" range="" rwaccess="RW"/>
    <bitfield id="PLL_EN" width="1" begin="15" end="15" resetval="0x0" description="PLL enable1'b0 - PLL is disabled 1'b1 - PLL is enabled" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="14" end="9" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="INTL_BYP_EN" width="1" begin="8" end="8" resetval="0x0" description="PLL internal bypass enable.This is an asynchronous mux which can produce glitches on the outputclocks during switching. 1'b0 - Output clocks are derived from the VCO clock 1'b1 - Output clocks are derived from the FREF reference clock" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_4PH_EN" width="1" begin="5" end="5" resetval="0x0" description="Enable 4-phase clock generator.This bit is ignored if clk_postdiv_en=0 1'b0 - 4-phase dividers disabled. FOUT1PHx and FOUTn clocks are held low. 1'b1 - 4-phase dividers enabled. FOUT1PH0/90/180/270 and FOUT2, FOUT3, FOUT4 clocks are enabled." range="" rwaccess="RW"/>
    <bitfield id="CLK_POSTDIV_EN" width="1" begin="4" end="4" resetval="0x1" description="Post divide CLK enable1'b0 - Post divide powered down. FOUTPOSTDIV and all auxiliary PLL clocks (4-phase and synchronous divided clocks) are held low 1'b1 - Post divide enabled. FOUTPOSTDIV, 4-phase and synchronous clocks are enabled." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DSM_EN" width="1" begin="1" end="1" resetval="0x0" description="Delta-Sigma modulator enable1'b0 - Delta-Sigma modulator is disabled (use integer divide mode) 1'b1 - Delta-Sigma modulator is enabled (use fractional divide mode)" range="" rwaccess="RW"/>
    <bitfield id="DAC_EN" width="1" begin="0" end="0" resetval="0x1" description="Enable fractional noise canceling DAC This bit has no function (DAC is always disabled) in integer divide mode (when dsm_en=0)1'b0 - Fractional NC DAC is disabled (for Test modes only) 1'b1 - Fractional NC DAC is enabled (ignored in integer divide mode)" range="" rwaccess="RW"/>
  </register>
  <register id="PLL1_STAT" acronym="PLL1_STAT" offset="0x1024" width="32" description="Return to the . PLL1 Status">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="LOCK" width="1" begin="0" end="0" resetval="0x0" description="PLL lock status.Software should wait for lock to be asserted before clearing the PLL_CTRL_bypass_en bit 1'b0 - PLL is not locked 1'b1 - PLL is locked" range="" rwaccess="R"/>
  </register>
  <register id="PLL1_FREQ_CTRL0" acronym="PLL1_FREQ_CTRL0" offset="0x1030" width="32" description="Return to the . PLL1 Frequency Control 1 Register">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FB_DIV_INT" width="12" begin="11" end="0" resetval="0x10" description="PLL feedback divider (integer portion) In Integer mode values of16 - 3200 (dec) are supported. In Fractional mode values of 20 to 320 are supported. 12'h010 - Divide by 16 12'h011 - Divide by 17 : 12'h140 - Divide by 320 : 12'hC80 - Divide by 3200 12'hC81 - 12'hFFF - Not supported" range="" rwaccess="RW"/>
  </register>
  <register id="PLL1_FREQ_CTRL1" acronym="PLL1_FREQ_CTRL1" offset="0x1034" width="32" description="Return to the . PLL0 Frequency Control 1 Register">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FB_DIV_FRAC" width="24" begin="23" end="0" resetval="0x0" description="PLL feedback divider (fractional portion) Supports values of 0 to 0.999999940395.The total feedback divide value is (fb_div_int + fb_div_frac / (2)) 24'h000000 - 0 24'h000001 - .000000059605 (1/(2)) 24'h000002 - .000000119209 (2/(2)) : 24'h800000 - .500000000000 : 24'hFFFFFF - .999999940395 (1677215/(2))" range="" rwaccess="RW"/>
  </register>
  <register id="PLL1_DIV_CTRL" acronym="PLL1_DIV_CTRL" offset="0x1038" width="32" description="Return to the . PLL1 Output Clock Divider Register">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="POST_DIV2" width="3" begin="26" end="24" resetval="0x1" description="Secondary post divider.Supports values of 1-7" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="23" end="19" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="POST_DIV1" width="3" begin="18" end="16" resetval="0x2" description="Primary post divider.To ensure correct operation, post_div1 must always be programmed to a value equal to or greater that post_div2. Supports values of 1-7i Field values (Others are reserved): 3'b000 - Reserved (do not use) 3'b001 - Divide by 1 3'b010 - Divide by 2 3'b011 - Divide by 3 3'b100 - Divide by 4 3'b101 - Divide by 5 3'b110 - Divide by 6 3'b111 - Divide by 7" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="10" begin="15" end="6" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="REF_DIV" width="6" begin="5" end="0" resetval="0x1" description="Reference clock pre-divider.Supports values of 1-63 6'b000000 - Reserved /(do not use/) 6'b000001 - Divide by 1 6'b000010 - Divide by 2 : 6'b111111 - Divide by 63" range="" rwaccess="RW"/>
  </register>
  <register id="PLL1_SS_CTRL" acronym="PLL1_SS_CTRL" offset="0x1040" width="32" description="Return to the . PLL_SS_CTRL register for PLL1">
    <bitfield id="BYPASS_EN" width="1" begin="31" end="31" resetval="0x1" description="Bypass the SS modulator.1'b0 - Spread spectrum modulation is enabled 1'b1 - SSMOD is bypassed. No modulation of PLL frequency" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="30" end="26" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WV_TBLE_MAXADDR" width="8" begin="25" end="18" resetval="0x0" description="Wave table max address.Indicates the maximum number of address bits used to access the external wave table. These bits are not used if PLL_CFG_ssm_wvtbl = 0" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="17" end="16" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESET" width="1" begin="15" end="15" resetval="0x0" description="SSM reset.When set to 1 the SSM modulator is in reset" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="10" begin="14" end="5" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DOWNSPREAD_EN" width="1" begin="4" end="4" resetval="0x0" description="Selects center spread or down spread clock variance 1'b0 - Center spread 1'b1 - Down spread" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WAVE_SEL" width="1" begin="0" end="0" resetval="0x0" description="Wave pattern select External wave table should only be selected if PLL_CFG_ssm_wvtbl = 1 Field values (Others are reserved):1'b0 - Use 128 point triangle wave table 1'b1 - Use external wave table" range="" rwaccess="RW"/>
  </register>
  <register id="PLL1_SS_SPREAD" acronym="PLL1_SS_SPREAD" offset="0x1044" width="32" description="Return to the . PLL_SS_SPREAD register for PLL1">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MOD_DIV" width="4" begin="19" end="16" resetval="0x1" description="Input clock divider.This divider sets the modulation frequency. Supports divide values of 1-63" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="15" end="5" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SPREAD" width="5" begin="4" end="0" resetval="0x1" description="Sets the spread modulation depth.The depth is spread*0.1% 5'b00000 - Reserved (don't use) 5'b00001 - 0.1% 5'b00010 - 0.2% : 5'b10000 - 1.6% : 5'b11111 - 3.1%" range="" rwaccess="RW"/>
  </register>
  <register id="PLL1_HSDIV_CTRL0" acronym="PLL1_HSDIV_CTRL0" offset="0x1080" width="32" description="Return to the . HSDIV_CTRL0 register for PLL1">
    <bitfield id="RESET" width="1" begin="31" end="31" resetval="0x0" description="SSM reset.When set to 1 the SSM modulator is in resetl" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="15" begin="30" end="16" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLKOUT_EN" width="1" begin="15" end="15" resetval="0x0" description="CLKOUT1 enable1'b0 - Synchronously disable CLKOUT1 1'b1 - Synchronously enable CLKOUT1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="14" end="9" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SYNC_DIS" width="1" begin="8" end="8" resetval="0x0" description="Disable divider synchronization logic0 - Changes to DIV value synchronized to prevent glitches 1 - Changes are asynchronous" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="HSDIV" width="7" begin="6" end="0" resetval="0x0" description="CLKOUT0 divider value (HSDIV1+1) Allowed values are 0-127" range="" rwaccess="RW"/>
  </register>
  <register id="PLL1_HSDIV_CTRL1" acronym="PLL1_HSDIV_CTRL1" offset="0x1084" width="32" description="Return to the . HSDIV_CTRL1 register for PLL1">
    <bitfield id="RESET" width="1" begin="31" end="31" resetval="0x0" description="SSM reset.When set to 1 the SSM modulator is in resetl" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="15" begin="30" end="16" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLKOUT_EN" width="1" begin="15" end="15" resetval="0x0" description="CLKOUT1 enable1'b0 - Synchronously disable CLKOUT1 1'b1 - Synchronously enable CLKOUT1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="14" end="9" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SYNC_DIS" width="1" begin="8" end="8" resetval="0x0" description="Disable divider synchronization logic0 - Changes to DIV value synchronized to prevent glitches 1 - Changes are asynchronous" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="HSDIV" width="7" begin="6" end="0" resetval="0x0" description="CLKOUT0 divider value (HSDIV1+1) Allowed values are 0-127" range="" rwaccess="RW"/>
  </register>
  <register id="PLL1_HSDIV_CTRL2" acronym="PLL1_HSDIV_CTRL2" offset="0x1088" width="32" description="Return to the . HSDIV_CTRL2 register for PLL1">
    <bitfield id="RESET" width="1" begin="31" end="31" resetval="0x0" description="SSM reset.When set to 1 the SSM modulator is in resetl" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="15" begin="30" end="16" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLKOUT_EN" width="1" begin="15" end="15" resetval="0x0" description="CLKOUT1 enable1'b0 - Synchronously disable CLKOUT1 1'b1 - Synchronously enable CLKOUT1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="14" end="9" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SYNC_DIS" width="1" begin="8" end="8" resetval="0x0" description="Disable divider synchronization logic0 - Changes to DIV value synchronized to prevent glitches 1 - Changes are asynchronous" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="HSDIV" width="7" begin="6" end="0" resetval="0x0" description="CLKOUT0 divider value (HSDIV1+1) Allowed values are 0-127" range="" rwaccess="RW"/>
  </register>
  <register id="PLL1_HSDIV_CTRL3" acronym="PLL1_HSDIV_CTRL3" offset="0x108C" width="32" description="Return to the . HSDIV_CTRL3 register for PLL1">
    <bitfield id="RESET" width="1" begin="31" end="31" resetval="0x0" description="SSM reset.When set to 1 the SSM modulator is in resetl" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="15" begin="30" end="16" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLKOUT_EN" width="1" begin="15" end="15" resetval="0x0" description="CLKOUT1 enable1'b0 - Synchronously disable CLKOUT1 1'b1 - Synchronously enable CLKOUT1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="14" end="9" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SYNC_DIS" width="1" begin="8" end="8" resetval="0x0" description="Disable divider synchronization logic0 - Changes to DIV value synchronized to prevent glitches 1 - Changes are asynchronous" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="HSDIV" width="7" begin="6" end="0" resetval="0x0" description="CLKOUT0 divider value (HSDIV1+1) Allowed values are 0-127" range="" rwaccess="RW"/>
  </register>
  <register id="PLL1_HSDIV_CTRL4" acronym="PLL1_HSDIV_CTRL4" offset="0x1090" width="32" description="Return to the . HSDIV_CTRL4 register for PLL1">
    <bitfield id="RESET" width="1" begin="31" end="31" resetval="0x0" description="SSM reset.When set to 1 the SSM modulator is in resetl" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="15" begin="30" end="16" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLKOUT_EN" width="1" begin="15" end="15" resetval="0x0" description="CLKOUT1 enable1'b0 - Synchronously disable CLKOUT1 1'b1 - Synchronously enable CLKOUT1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="14" end="9" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SYNC_DIS" width="1" begin="8" end="8" resetval="0x0" description="Disable divider synchronization logic0 - Changes to DIV value synchronized to prevent glitches 1 - Changes are asynchronous" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="HSDIV" width="7" begin="6" end="0" resetval="0x0" description="CLKOUT0 divider value (HSDIV1+1) Allowed values are 0-127" range="" rwaccess="RW"/>
  </register>
  <register id="PLL1_HSDIV_CTRL5" acronym="PLL1_HSDIV_CTRL5" offset="0x1094" width="32" description="Return to the . HSDIV_CTRL5 register for PLL1">
    <bitfield id="RESET" width="1" begin="31" end="31" resetval="0x0" description="SSM reset.When set to 1 the SSM modulator is in resetl" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="15" begin="30" end="16" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLKOUT_EN" width="1" begin="15" end="15" resetval="0x0" description="CLKOUT1 enable1'b0 - Synchronously disable CLKOUT1 1'b1 - Synchronously enable CLKOUT1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="14" end="9" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SYNC_DIS" width="1" begin="8" end="8" resetval="0x0" description="Disable divider synchronization logic0 - Changes to DIV value synchronized to prevent glitches 1 - Changes are asynchronous" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="HSDIV" width="7" begin="6" end="0" resetval="0x0" description="CLKOUT0 divider value (HSDIV1+1) Allowed values are 0-127" range="" rwaccess="RW"/>
  </register>
  <register id="PLL1_HSDIV_CTRL7" acronym="PLL1_HSDIV_CTRL7" offset="0x109C" width="32" description="Return to the . HSDIV_CTRL7 register for PLL1">
    <bitfield id="RESET" width="1" begin="31" end="31" resetval="0x0" description="SSM reset.When set to 1 the SSM modulator is in resetl" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="15" begin="30" end="16" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLKOUT_EN" width="1" begin="15" end="15" resetval="0x0" description="CLKOUT1 enable1'b0 - Synchronously disable CLKOUT1 1'b1 - Synchronously enable CLKOUT1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="14" end="9" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SYNC_DIS" width="1" begin="8" end="8" resetval="0x0" description="Disable divider synchronization logic0 - Changes to DIV value synchronized to prevent glitches 1 - Changes are asynchronous" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="HSDIV" width="7" begin="6" end="0" resetval="0x0" description="CLKOUT0 divider value (HSDIV1+1) Allowed values are 0-127" range="" rwaccess="RW"/>
  </register>
  <register id="PLL2_PID" acronym="PLL2_PID" offset="0x2000" width="32" description="Return to the . Peripheral Identification Register">
    <bitfield id="SCHEME" width="2" begin="31" end="30" resetval="0x1" description="Peripheral Identification Register Scheme" range="" rwaccess="R"/>
    <bitfield id="BU" width="2" begin="29" end="28" resetval="0x2" description="Business Unit - Processors" range="" rwaccess="R"/>
    <bitfield id="MODULE" width="12" begin="27" end="16" resetval="0x180" description="Module functional identifier" range="" rwaccess="R"/>
    <bitfield id="MISC" width="5" begin="15" end="11" resetval="0x2" description="Misc revision number" range="" rwaccess="R"/>
    <bitfield id="MAJOR" width="3" begin="10" end="8" resetval="0x0" description="Major revision number" range="" rwaccess="R"/>
    <bitfield id="CUSTOM" width="2" begin="7" end="6" resetval="0x0" description="custom revision number" range="" rwaccess="R"/>
    <bitfield id="MINOR" width="6" begin="5" end="0" resetval="0x1" description="Minor revision number" range="" rwaccess="R"/>
  </register>
  <register id="PLL2_CFG" acronym="PLL2_CFG" offset="0x2008" width="32" description="Return to the . PLL MMR Configuration">
    <bitfield id="HSDIV_PRSNT" width="16" begin="31" end="16" resetval="0x5F" description="High Speed Divider Presence Each bit Indicates the presence of High Speed dividers 0-15.By definition HSDIV[4:0] are connected the PLL FOUTVCO output clock and HSDIV[15:5] are connected to the PLL FOUTPOSTDIV output clock" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SSM_TYPE" width="2" begin="12" end="11" resetval="0x1" description="Spread spectrum module presence Field values (Others are reserved):2'b00 - SSM is not present 2'b01 - SSM is present 2'b10 - Reserved 2'b11 - Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SSM_WVTBL" width="1" begin="8" end="8" resetval="0x0" description="Spread spectrum wave table presence1'b0 - SSM Wave table is not present 1'b1 - SSM Wave table is present" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PLL_TYPE" width="2" begin="1" end="0" resetval="0x0" description="Indicates PLL type Field values (Others are reserved):2'b00 - Fractional PLL 2'b01 - FractionalF PLL 2'b10 - De-Skew PLL" range="" rwaccess="R"/>
  </register>
  <register id="PLL2_LOCKKEY0" acronym="PLL2_LOCKKEY0" offset="0x2010" width="32" description="Return to the . PLL2 Lock Key 0 Register">
    <bitfield id="KEY" width="31" begin="31" end="1" resetval="0x0" description="Write the kick0 unlock value followed by the kick1 unlock value to unlock the write-protected Partition2 registers" range="" rwaccess="RW"/>
    <bitfield id="UNLOCKED" width="1" begin="0" end="0" resetval="0x0" description="Unlock status.When set, indicates that the proper unlock sequence has been performed and the partition is unlocked for writing." range="" rwaccess="R"/>
  </register>
  <register id="PLL2_LOCKKEY1" acronym="PLL2_LOCKKEY1" offset="0x2014" width="32" description="Return to the . PLL2 Lock Key 1 RegisterAddr">
    <bitfield id="LOCKKEY1_VAL" width="32" begin="31" end="0" resetval="0x0" description="Write the kick1 unlock value after the kick0 unlock value to unlock the write-protected Partition2 registers" range="" rwaccess="RW"/>
  </register>
  <register id="PLL2_CTRL" acronym="PLL2_CTRL" offset="0x2020" width="32" description="Return to the . PLL2 Control">
    <bitfield id="BYPASS_EN" width="1" begin="31" end="31" resetval="0x1" description="Bypass enable.This controls the glitch-free bypass mux. The bypass_en bit should be set prior tomaking any changes to the PLL settings. 1'b0 - Synchronously select PLL and associated HSDIV clock outputs 1'b1 - Synchronously select the reference clock for all PLL and HSDIV clock outputs" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="14" begin="30" end="17" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BYP_ON_LOCKLOSS" width="1" begin="16" end="16" resetval="0x1" description="Bypass on loss of PLL lock.This bit controls the PLL bypass mux to automatically switch the clock source to the reference clock when the PLL losses lock. 1'b0 - Do not automatically switch to ref clock source on PLL lock loss 1'b1 - Switch to ref clock source when PLL losses lock" range="" rwaccess="RW"/>
    <bitfield id="PLL_EN" width="1" begin="15" end="15" resetval="0x0" description="PLL enable1'b0 - PLL is disabled 1'b1 - PLL is enabled" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="14" end="9" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="INTL_BYP_EN" width="1" begin="8" end="8" resetval="0x0" description="PLL internal bypass enable.This is an asynchronous mux which can produce glitches on the outputclocks during switching. 1'b0 - Output clocks are derived from the VCO clock 1'b1 - Output clocks are derived from the FREF reference clock" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_4PH_EN" width="1" begin="5" end="5" resetval="0x0" description="Enable 4-phase clock generator.This bit is ignored if clk_postdiv_en=0 1'b0 - 4-phase dividers disabled. FOUT1PHx and FOUTn clocks are held low. 1'b1 - 4-phase dividers enabled. FOUT1PH0/90/180/270 and FOUT2, FOUT3, FOUT4 clocks are enabled." range="" rwaccess="RW"/>
    <bitfield id="CLK_POSTDIV_EN" width="1" begin="4" end="4" resetval="0x1" description="Post divide CLK enable1'b0 - Post divide powered down. FOUTPOSTDIV and all auxiliary PLL clocks (4-phase and synchronous divided clocks) are held low 1'b1 - Post divide enabled. FOUTPOSTDIV, 4-phase and synchronous clocks are enabled." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DSM_EN" width="1" begin="1" end="1" resetval="0x0" description="Delta-Sigma modulator enable1'b0 - Delta-Sigma modulator is disabled (use integer divide mode) 1'b1 - Delta-Sigma modulator is enabled (use fractional divide mode)" range="" rwaccess="RW"/>
    <bitfield id="DAC_EN" width="1" begin="0" end="0" resetval="0x1" description="Enable fractional noise canceling DAC This bit has no function (DAC is always disabled) in integer divide mode (when dsm_en=0)1'b0 - Fractional NC DAC is disabled (for Test modes only) 1'b1 - Fractional NC DAC is enabled (ignored in integer divide mode)" range="" rwaccess="RW"/>
  </register>
  <register id="PLL2_STAT" acronym="PLL2_STAT" offset="0x2024" width="32" description="Return to the . PLL2 Status">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="LOCK" width="1" begin="0" end="0" resetval="0x0" description="PLL lock status.Software should wait for lock to be asserted before clearing the PLL_CTRL_bypass_en bit 1'b0 - PLL is not locked 1'b1 - PLL is locked" range="" rwaccess="R"/>
  </register>
  <register id="PLL2_FREQ_CTRL0" acronym="PLL2_FREQ_CTRL0" offset="0x2030" width="32" description="Return to the . PLL2 Frequency Control 2 Register">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FB_DIV_INT" width="12" begin="11" end="0" resetval="0x10" description="PLL feedback divider (integer portion) In Integer mode values of16 - 3200 (dec) are supported. In Fractional mode values of 20 to 320 are supported. 12'h010 - Divide by 16 12'h011 - Divide by 17 : 12'h140 - Divide by 320 : 12'hC80 - Divide by 3200 12'hC81 - 12'hFFF - Not supported" range="" rwaccess="RW"/>
  </register>
  <register id="PLL2_FREQ_CTRL1" acronym="PLL2_FREQ_CTRL1" offset="0x2034" width="32" description="Return to the . PLL0 Frequency Control 1 Register">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FB_DIV_FRAC" width="24" begin="23" end="0" resetval="0x0" description="PLL feedback divider (fractional portion) Supports values of 0 to 0.999999940395.The total feedback divide value is (fb_div_int + fb_div_frac / (2)) 24'h000000 - 0 24'h000001 - .000000059605 (1/(2)) 24'h000002 - .000000119209 (2/(2)) : 24'h800000 - .500000000000 : 24'hFFFFFF - .999999940395 (1677215/(2))" range="" rwaccess="RW"/>
  </register>
  <register id="PLL2_DIV_CTRL" acronym="PLL2_DIV_CTRL" offset="0x2038" width="32" description="Return to the . PLL2 Output Clock Divider Register">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="POST_DIV2" width="3" begin="26" end="24" resetval="0x1" description="Secondary post divider.Supports values of 1-7" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="23" end="19" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="POST_DIV1" width="3" begin="18" end="16" resetval="0x2" description="Primary post divider.To ensure correct operation, post_div1 must always be programmed to a value equal to or greater that post_div2. Supports values of 1-7i Field values (Others are reserved): 3'b000 - Reserved (do not use) 3'b001 - Divide by 1 3'b010 - Divide by 2 3'b011 - Divide by 3 3'b100 - Divide by 4 3'b101 - Divide by 5 3'b110 - Divide by 6 3'b111 - Divide by 7" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="10" begin="15" end="6" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="REF_DIV" width="6" begin="5" end="0" resetval="0x1" description="Reference clock pre-divider.Supports values of 1-63 6'b000000 - Reserved /(do not use/) 6'b000001 - Divide by 1 6'b000010 - Divide by 2 : 6'b111111 - Divide by 63" range="" rwaccess="RW"/>
  </register>
  <register id="PLL2_SS_CTRL" acronym="PLL2_SS_CTRL" offset="0x2040" width="32" description="Return to the . PLL_SS_CTRL register for PLL2">
    <bitfield id="BYPASS_EN" width="1" begin="31" end="31" resetval="0x1" description="Bypass the SS modulator.1'b0 - Spread spectrum modulation is enabled 1'b1 - SSMOD is bypassed. No modulation of PLL frequency" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="30" end="26" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WV_TBLE_MAXADDR" width="8" begin="25" end="18" resetval="0x0" description="Wave table max address.Indicates the maximum number of address bits used to access the external wave table. These bits are not used if PLL_CFG_ssm_wvtbl = 0" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="17" end="16" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESET" width="1" begin="15" end="15" resetval="0x0" description="SSM reset.When set to 1 the SSM modulator is in reset" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="10" begin="14" end="5" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DOWNSPREAD_EN" width="1" begin="4" end="4" resetval="0x0" description="Selects center spread or down spread clock variance 1'b0 - Center spread 1'b1 - Down spread" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WAVE_SEL" width="1" begin="0" end="0" resetval="0x0" description="Wave pattern select External wave table should only be selected if PLL_CFG_ssm_wvtbl = 1 Field values (Others are reserved):1'b0 - Use 128 point triangle wave table 1'b1 - Use external wave table" range="" rwaccess="RW"/>
  </register>
  <register id="PLL2_SS_SPREAD" acronym="PLL2_SS_SPREAD" offset="0x2044" width="32" description="Return to the . PLL_SS_SPREAD register for PLL2">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MOD_DIV" width="4" begin="19" end="16" resetval="0x1" description="Input clock divider.This divider sets the modulation frequency. Supports divide values of 1-63" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="15" end="5" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SPREAD" width="5" begin="4" end="0" resetval="0x1" description="Sets the spread modulation depth.The depth is spread*0.1% 5'b00000 - Reserved (don't use) 5'b00001 - 0.1% 5'b00010 - 0.2% : 5'b10000 - 1.6% : 5'b11111 - 3.1%" range="" rwaccess="RW"/>
  </register>
  <register id="PLL2_HSDIV_CTRL0" acronym="PLL2_HSDIV_CTRL0" offset="0x2080" width="32" description="Return to the . HSDIV_CTRL0 register for PLL2">
    <bitfield id="RESET" width="1" begin="31" end="31" resetval="0x0" description="SSM reset.When set to 1 the SSM modulator is in resetl" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="15" begin="30" end="16" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLKOUT_EN" width="1" begin="15" end="15" resetval="0x0" description="CLKOUT1 enable1'b0 - Synchronously disable CLKOUT1 1'b1 - Synchronously enable CLKOUT1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="14" end="9" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SYNC_DIS" width="1" begin="8" end="8" resetval="0x0" description="Disable divider synchronization logic0 - Changes to DIV value synchronized to prevent glitches 1 - Changes are asynchronous" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="HSDIV" width="7" begin="6" end="0" resetval="0x0" description="CLKOUT0 divider value (HSDIV1+1) Allowed values are 0-127" range="" rwaccess="RW"/>
  </register>
  <register id="PLL2_HSDIV_CTRL1" acronym="PLL2_HSDIV_CTRL1" offset="0x2084" width="32" description="Return to the . HSDIV_CTRL1 register for PLL2">
    <bitfield id="RESET" width="1" begin="31" end="31" resetval="0x0" description="SSM reset.When set to 1 the SSM modulator is in resetl" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="15" begin="30" end="16" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLKOUT_EN" width="1" begin="15" end="15" resetval="0x0" description="CLKOUT1 enable1'b0 - Synchronously disable CLKOUT1 1'b1 - Synchronously enable CLKOUT1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="14" end="9" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SYNC_DIS" width="1" begin="8" end="8" resetval="0x0" description="Disable divider synchronization logic0 - Changes to DIV value synchronized to prevent glitches 1 - Changes are asynchronous" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="HSDIV" width="7" begin="6" end="0" resetval="0x0" description="CLKOUT0 divider value (HSDIV1+1) Allowed values are 0-127" range="" rwaccess="RW"/>
  </register>
  <register id="PLL2_HSDIV_CTRL2" acronym="PLL2_HSDIV_CTRL2" offset="0x2088" width="32" description="Return to the . HSDIV_CTRL2 register for PLL2">
    <bitfield id="RESET" width="1" begin="31" end="31" resetval="0x0" description="SSM reset.When set to 1 the SSM modulator is in resetl" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="15" begin="30" end="16" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLKOUT_EN" width="1" begin="15" end="15" resetval="0x0" description="CLKOUT1 enable1'b0 - Synchronously disable CLKOUT1 1'b1 - Synchronously enable CLKOUT1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="14" end="9" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SYNC_DIS" width="1" begin="8" end="8" resetval="0x0" description="Disable divider synchronization logic0 - Changes to DIV value synchronized to prevent glitches 1 - Changes are asynchronous" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="HSDIV" width="7" begin="6" end="0" resetval="0x0" description="CLKOUT0 divider value (HSDIV1+1) Allowed values are 0-127" range="" rwaccess="RW"/>
  </register>
  <register id="PLL2_HSDIV_CTRL3" acronym="PLL2_HSDIV_CTRL3" offset="0x208C" width="32" description="Return to the . HSDIV_CTRL3 register for PLL2">
    <bitfield id="RESET" width="1" begin="31" end="31" resetval="0x0" description="SSM reset.When set to 1 the SSM modulator is in resetl" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="15" begin="30" end="16" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLKOUT_EN" width="1" begin="15" end="15" resetval="0x0" description="CLKOUT1 enable1'b0 - Synchronously disable CLKOUT1 1'b1 - Synchronously enable CLKOUT1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="14" end="9" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SYNC_DIS" width="1" begin="8" end="8" resetval="0x0" description="Disable divider synchronization logic0 - Changes to DIV value synchronized to prevent glitches 1 - Changes are asynchronous" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="HSDIV" width="7" begin="6" end="0" resetval="0x0" description="CLKOUT0 divider value (HSDIV1+1) Allowed values are 0-127" range="" rwaccess="RW"/>
  </register>
  <register id="PLL2_HSDIV_CTRL4" acronym="PLL2_HSDIV_CTRL4" offset="0x2090" width="32" description="Return to the . HSDIV_CTRL4 register for PLL2">
    <bitfield id="RESET" width="1" begin="31" end="31" resetval="0x0" description="SSM reset.When set to 1 the SSM modulator is in resetl" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="15" begin="30" end="16" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLKOUT_EN" width="1" begin="15" end="15" resetval="0x0" description="CLKOUT1 enable1'b0 - Synchronously disable CLKOUT1 1'b1 - Synchronously enable CLKOUT1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="14" end="9" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SYNC_DIS" width="1" begin="8" end="8" resetval="0x0" description="Disable divider synchronization logic0 - Changes to DIV value synchronized to prevent glitches 1 - Changes are asynchronous" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="HSDIV" width="7" begin="6" end="0" resetval="0x0" description="CLKOUT0 divider value (HSDIV1+1) Allowed values are 0-127" range="" rwaccess="RW"/>
  </register>
  <register id="PLL2_HSDIV_CTRL6" acronym="PLL2_HSDIV_CTRL6" offset="0x2098" width="32" description="Return to the . HSDIV_CTRL6 register for PLL2">
    <bitfield id="RESET" width="1" begin="31" end="31" resetval="0x0" description="SSM reset.When set to 1 the SSM modulator is in resetl" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="15" begin="30" end="16" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLKOUT_EN" width="1" begin="15" end="15" resetval="0x0" description="CLKOUT1 enable1'b0 - Synchronously disable CLKOUT1 1'b1 - Synchronously enable CLKOUT1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="14" end="9" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SYNC_DIS" width="1" begin="8" end="8" resetval="0x0" description="Disable divider synchronization logic0 - Changes to DIV value synchronized to prevent glitches 1 - Changes are asynchronous" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="HSDIV" width="7" begin="6" end="0" resetval="0x0" description="CLKOUT0 divider value (HSDIV1+1) Allowed values are 0-127" range="" rwaccess="RW"/>
  </register>
  <register id="PLL3_PID" acronym="PLL3_PID" offset="0x3000" width="32" description="Return to the . Peripheral Identification Register">
    <bitfield id="SCHEME" width="2" begin="31" end="30" resetval="0x1" description="Peripheral Identification Register Scheme" range="" rwaccess="R"/>
    <bitfield id="BU" width="2" begin="29" end="28" resetval="0x2" description="Business Unit - Processors" range="" rwaccess="R"/>
    <bitfield id="MODULE" width="12" begin="27" end="16" resetval="0x180" description="Module functional identifier" range="" rwaccess="R"/>
    <bitfield id="MISC" width="5" begin="15" end="11" resetval="0x2" description="Misc revision number" range="" rwaccess="R"/>
    <bitfield id="MAJOR" width="3" begin="10" end="8" resetval="0x0" description="Major revision number" range="" rwaccess="R"/>
    <bitfield id="CUSTOM" width="2" begin="7" end="6" resetval="0x0" description="custom revision number" range="" rwaccess="R"/>
    <bitfield id="MINOR" width="6" begin="5" end="0" resetval="0x1" description="Minor revision number" range="" rwaccess="R"/>
  </register>
  <register id="PLL3_CFG" acronym="PLL3_CFG" offset="0x3008" width="32" description="Return to the . PLL MMR Configuration">
    <bitfield id="HSDIV_PRSNT" width="16" begin="31" end="16" resetval="0x1F" description="High Speed Divider Presence Each bit Indicates the presence of High Speed dividers 0-15.By definition HSDIV[4:0] are connected the PLL FOUTVCO output clock and HSDIV[15:5] are connected to the PLL FOUTPOSTDIV output clock" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SSM_TYPE" width="2" begin="12" end="11" resetval="0x1" description="Spread spectrum module presence Field values (Others are reserved):2'b00 - SSM is not present 2'b01 - SSM is present 2'b10 - Reserved 2'b11 - Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SSM_WVTBL" width="1" begin="8" end="8" resetval="0x0" description="Spread spectrum wave table presence1'b0 - SSM Wave table is not present 1'b1 - SSM Wave table is present" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PLL_TYPE" width="2" begin="1" end="0" resetval="0x0" description="Indicates PLL type Field values (Others are reserved):2'b00 - Fractional PLL 2'b01 - FractionalF PLL 2'b10 - De-Skew PLL" range="" rwaccess="R"/>
  </register>
  <register id="PLL3_LOCKKEY0" acronym="PLL3_LOCKKEY0" offset="0x3010" width="32" description="Return to the . PLL3 Lock Key 0 Register">
    <bitfield id="KEY" width="31" begin="31" end="1" resetval="0x0" description="Write the kick0 unlock value followed by the kick1 unlock value to unlock the write-protected Partition3 registers" range="" rwaccess="RW"/>
    <bitfield id="UNLOCKED" width="1" begin="0" end="0" resetval="0x0" description="Unlock status.When set, indicates that the proper unlock sequence has been performed and the partition is unlocked for writing." range="" rwaccess="R"/>
  </register>
  <register id="PLL3_LOCKKEY1" acronym="PLL3_LOCKKEY1" offset="0x3014" width="32" description="Return to the . PLL3 Lock Key 1 RegisterAddr">
    <bitfield id="LOCKKEY1_VAL" width="32" begin="31" end="0" resetval="0x0" description="Write the kick1 unlock value after the kick0 unlock value to unlock the write-protected Partition3 registers" range="" rwaccess="RW"/>
  </register>
  <register id="PLL3_CTRL" acronym="PLL3_CTRL" offset="0x3020" width="32" description="Return to the . PLL3 Control">
    <bitfield id="BYPASS_EN" width="1" begin="31" end="31" resetval="0x1" description="Bypass enable.This controls the glitch-free bypass mux. The bypass_en bit should be set prior tomaking any changes to the PLL settings. 1'b0 - Synchronously select PLL and associated HSDIV clock outputs 1'b1 - Synchronously select the reference clock for all PLL and HSDIV clock outputs" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="14" begin="30" end="17" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BYP_ON_LOCKLOSS" width="1" begin="16" end="16" resetval="0x1" description="Bypass on loss of PLL lock.This bit controls the PLL bypass mux to automatically switch the clock source to the reference clock when the PLL losses lock. 1'b0 - Do not automatically switch to ref clock source on PLL lock loss 1'b1 - Switch to ref clock source when PLL losses lock" range="" rwaccess="RW"/>
    <bitfield id="PLL_EN" width="1" begin="15" end="15" resetval="0x0" description="PLL enable1'b0 - PLL is disabled 1'b1 - PLL is enabled" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="14" end="9" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="INTL_BYP_EN" width="1" begin="8" end="8" resetval="0x0" description="PLL internal bypass enable.This is an asynchronous mux which can produce glitches on the outputclocks during switching. 1'b0 - Output clocks are derived from the VCO clock 1'b1 - Output clocks are derived from the FREF reference clock" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_4PH_EN" width="1" begin="5" end="5" resetval="0x0" description="Enable 4-phase clock generator.This bit is ignored if clk_postdiv_en=0 1'b0 - 4-phase dividers disabled. FOUT1PHx and FOUTn clocks are held low. 1'b1 - 4-phase dividers enabled. FOUT1PH0/90/180/270 and FOUT2, FOUT3, FOUT4 clocks are enabled." range="" rwaccess="RW"/>
    <bitfield id="CLK_POSTDIV_EN" width="1" begin="4" end="4" resetval="0x1" description="Post divide CLK enable1'b0 - Post divide powered down. FOUTPOSTDIV and all auxiliary PLL clocks (4-phase and synchronous divided clocks) are held low 1'b1 - Post divide enabled. FOUTPOSTDIV, 4-phase and synchronous clocks are enabled." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DSM_EN" width="1" begin="1" end="1" resetval="0x0" description="Delta-Sigma modulator enable1'b0 - Delta-Sigma modulator is disabled (use integer divide mode) 1'b1 - Delta-Sigma modulator is enabled (use fractional divide mode)" range="" rwaccess="RW"/>
    <bitfield id="DAC_EN" width="1" begin="0" end="0" resetval="0x1" description="Enable fractional noise canceling DAC This bit has no function (DAC is always disabled) in integer divide mode (when dsm_en=0)1'b0 - Fractional NC DAC is disabled (for Test modes only) 1'b1 - Fractional NC DAC is enabled (ignored in integer divide mode)" range="" rwaccess="RW"/>
  </register>
  <register id="PLL3_STAT" acronym="PLL3_STAT" offset="0x3024" width="32" description="Return to the . PLL3 Status">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="LOCK" width="1" begin="0" end="0" resetval="0x0" description="PLL lock status.Software should wait for lock to be asserted before clearing the PLL_CTRL_bypass_en bit 1'b0 - PLL is not locked 1'b1 - PLL is locked" range="" rwaccess="R"/>
  </register>
  <register id="PLL3_FREQ_CTRL0" acronym="PLL3_FREQ_CTRL0" offset="0x3030" width="32" description="Return to the . PLL3 Frequency Control 3 Register">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FB_DIV_INT" width="12" begin="11" end="0" resetval="0x10" description="PLL feedback divider (integer portion) In Integer mode values of16 - 3200 (dec) are supported. In Fractional mode values of 20 to 320 are supported. 12'h010 - Divide by 16 12'h011 - Divide by 17 : 12'h140 - Divide by 320 : 12'hC80 - Divide by 3200 12'hC81 - 12'hFFF - Not supported" range="" rwaccess="RW"/>
  </register>
  <register id="PLL3_FREQ_CTRL1" acronym="PLL3_FREQ_CTRL1" offset="0x3034" width="32" description="Return to the . PLL0 Frequency Control 1 Register">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FB_DIV_FRAC" width="24" begin="23" end="0" resetval="0x0" description="PLL feedback divider (fractional portion) Supports values of 0 to 0.999999940395.The total feedback divide value is (fb_div_int + fb_div_frac / (2)) 24'h000000 - 0 24'h000001 - .000000059605 (1/(2)) 24'h000002 - .000000119209 (2/(2)) : 24'h800000 - .500000000000 : 24'hFFFFFF - .999999940395 (1677215/(2))" range="" rwaccess="RW"/>
  </register>
  <register id="PLL3_DIV_CTRL" acronym="PLL3_DIV_CTRL" offset="0x3038" width="32" description="Return to the . PLL3 Output Clock Divider Register">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="POST_DIV2" width="3" begin="26" end="24" resetval="0x1" description="Secondary post divider.Supports values of 1-7" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="23" end="19" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="POST_DIV1" width="3" begin="18" end="16" resetval="0x2" description="Primary post divider.To ensure correct operation, post_div1 must always be programmed to a value equal to or greater that post_div2. Supports values of 1-7i Field values (Others are reserved): 3'b000 - Reserved (do not use) 3'b001 - Divide by 1 3'b010 - Divide by 2 3'b011 - Divide by 3 3'b100 - Divide by 4 3'b101 - Divide by 5 3'b110 - Divide by 6 3'b111 - Divide by 7" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="10" begin="15" end="6" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="REF_DIV" width="6" begin="5" end="0" resetval="0x1" description="Reference clock pre-divider.Supports values of 1-63 6'b000000 - Reserved /(do not use/) 6'b000001 - Divide by 1 6'b000010 - Divide by 2 : 6'b111111 - Divide by 63" range="" rwaccess="RW"/>
  </register>
  <register id="PLL3_SS_CTRL" acronym="PLL3_SS_CTRL" offset="0x3040" width="32" description="Return to the . PLL_SS_CTRL register for PLL3">
    <bitfield id="BYPASS_EN" width="1" begin="31" end="31" resetval="0x1" description="Bypass the SS modulator.1'b0 - Spread spectrum modulation is enabled 1'b1 - SSMOD is bypassed. No modulation of PLL frequency" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="30" end="26" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WV_TBLE_MAXADDR" width="8" begin="25" end="18" resetval="0x0" description="Wave table max address.Indicates the maximum number of address bits used to access the external wave table. These bits are not used if PLL_CFG_ssm_wvtbl = 0" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="17" end="16" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESET" width="1" begin="15" end="15" resetval="0x0" description="SSM reset.When set to 1 the SSM modulator is in reset" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="10" begin="14" end="5" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DOWNSPREAD_EN" width="1" begin="4" end="4" resetval="0x0" description="Selects center spread or down spread clock variance 1'b0 - Center spread 1'b1 - Down spread" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WAVE_SEL" width="1" begin="0" end="0" resetval="0x0" description="Wave pattern select External wave table should only be selected if PLL_CFG_ssm_wvtbl = 1 Field values (Others are reserved):1'b0 - Use 128 point triangle wave table 1'b1 - Use external wave table" range="" rwaccess="RW"/>
  </register>
  <register id="PLL3_SS_SPREAD" acronym="PLL3_SS_SPREAD" offset="0x3044" width="32" description="Return to the . PLL_SS_SPREAD register for PLL3">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MOD_DIV" width="4" begin="19" end="16" resetval="0x1" description="Input clock divider.This divider sets the modulation frequency. Supports divide values of 1-63" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="15" end="5" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SPREAD" width="5" begin="4" end="0" resetval="0x1" description="Sets the spread modulation depth.The depth is spread*0.1% 5'b00000 - Reserved (don't use) 5'b00001 - 0.1% 5'b00010 - 0.2% : 5'b10000 - 1.6% : 5'b11111 - 3.1%" range="" rwaccess="RW"/>
  </register>
  <register id="PLL3_HSDIV_CTRL0" acronym="PLL3_HSDIV_CTRL0" offset="0x3080" width="32" description="Return to the . HSDIV_CTRL0 register for PLL3">
    <bitfield id="RESET" width="1" begin="31" end="31" resetval="0x0" description="SSM reset.When set to 1 the SSM modulator is in resetl" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="15" begin="30" end="16" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLKOUT_EN" width="1" begin="15" end="15" resetval="0x0" description="CLKOUT1 enable1'b0 - Synchronously disable CLKOUT1 1'b1 - Synchronously enable CLKOUT1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="14" end="9" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SYNC_DIS" width="1" begin="8" end="8" resetval="0x0" description="Disable divider synchronization logic0 - Changes to DIV value synchronized to prevent glitches 1 - Changes are asynchronous" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="HSDIV" width="7" begin="6" end="0" resetval="0x0" description="CLKOUT0 divider value (HSDIV1+1) Allowed values are 0-127" range="" rwaccess="RW"/>
  </register>
  <register id="PLL3_HSDIV_CTRL1" acronym="PLL3_HSDIV_CTRL1" offset="0x3084" width="32" description="Return to the . HSDIV_CTRL1 register for PLL3">
    <bitfield id="RESET" width="1" begin="31" end="31" resetval="0x0" description="SSM reset.When set to 1 the SSM modulator is in resetl" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="15" begin="30" end="16" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLKOUT_EN" width="1" begin="15" end="15" resetval="0x0" description="CLKOUT1 enable1'b0 - Synchronously disable CLKOUT1 1'b1 - Synchronously enable CLKOUT1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="14" end="9" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SYNC_DIS" width="1" begin="8" end="8" resetval="0x0" description="Disable divider synchronization logic0 - Changes to DIV value synchronized to prevent glitches 1 - Changes are asynchronous" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="HSDIV" width="7" begin="6" end="0" resetval="0x0" description="CLKOUT0 divider value (HSDIV1+1) Allowed values are 0-127" range="" rwaccess="RW"/>
  </register>
  <register id="PLL3_HSDIV_CTRL2" acronym="PLL3_HSDIV_CTRL2" offset="0x3088" width="32" description="Return to the . HSDIV_CTRL2 register for PLL3">
    <bitfield id="RESET" width="1" begin="31" end="31" resetval="0x0" description="SSM reset.When set to 1 the SSM modulator is in resetl" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="15" begin="30" end="16" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLKOUT_EN" width="1" begin="15" end="15" resetval="0x0" description="CLKOUT1 enable1'b0 - Synchronously disable CLKOUT1 1'b1 - Synchronously enable CLKOUT1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="14" end="9" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SYNC_DIS" width="1" begin="8" end="8" resetval="0x0" description="Disable divider synchronization logic0 - Changes to DIV value synchronized to prevent glitches 1 - Changes are asynchronous" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="HSDIV" width="7" begin="6" end="0" resetval="0x0" description="CLKOUT0 divider value (HSDIV1+1) Allowed values are 0-127" range="" rwaccess="RW"/>
  </register>
  <register id="PLL3_HSDIV_CTRL3" acronym="PLL3_HSDIV_CTRL3" offset="0x308C" width="32" description="Return to the . HSDIV_CTRL3 register for PLL3">
    <bitfield id="RESET" width="1" begin="31" end="31" resetval="0x0" description="SSM reset.When set to 1 the SSM modulator is in resetl" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="15" begin="30" end="16" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLKOUT_EN" width="1" begin="15" end="15" resetval="0x0" description="CLKOUT1 enable1'b0 - Synchronously disable CLKOUT1 1'b1 - Synchronously enable CLKOUT1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="14" end="9" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SYNC_DIS" width="1" begin="8" end="8" resetval="0x0" description="Disable divider synchronization logic0 - Changes to DIV value synchronized to prevent glitches 1 - Changes are asynchronous" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="HSDIV" width="7" begin="6" end="0" resetval="0x0" description="CLKOUT0 divider value (HSDIV1+1) Allowed values are 0-127" range="" rwaccess="RW"/>
  </register>
  <register id="PLL3_HSDIV_CTRL4" acronym="PLL3_HSDIV_CTRL4" offset="0x3090" width="32" description="Return to the . HSDIV_CTRL4 register for PLL3">
    <bitfield id="RESET" width="1" begin="31" end="31" resetval="0x0" description="SSM reset.When set to 1 the SSM modulator is in resetl" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="15" begin="30" end="16" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLKOUT_EN" width="1" begin="15" end="15" resetval="0x0" description="CLKOUT1 enable1'b0 - Synchronously disable CLKOUT1 1'b1 - Synchronously enable CLKOUT1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="14" end="9" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SYNC_DIS" width="1" begin="8" end="8" resetval="0x0" description="Disable divider synchronization logic0 - Changes to DIV value synchronized to prevent glitches 1 - Changes are asynchronous" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="HSDIV" width="7" begin="6" end="0" resetval="0x0" description="CLKOUT0 divider value (HSDIV1+1) Allowed values are 0-127" range="" rwaccess="RW"/>
  </register>
  <register id="PLL4_PID" acronym="PLL4_PID" offset="0x4000" width="32" description="Return to the . Peripheral Identification Register">
    <bitfield id="SCHEME" width="2" begin="31" end="30" resetval="0x1" description="Peripheral Identification Register Scheme" range="" rwaccess="R"/>
    <bitfield id="BU" width="2" begin="29" end="28" resetval="0x2" description="Business Unit - Processors" range="" rwaccess="R"/>
    <bitfield id="MODULE" width="12" begin="27" end="16" resetval="0x180" description="Module functional identifier" range="" rwaccess="R"/>
    <bitfield id="MISC" width="5" begin="15" end="11" resetval="0x2" description="Misc revision number" range="" rwaccess="R"/>
    <bitfield id="MAJOR" width="3" begin="10" end="8" resetval="0x0" description="Major revision number" range="" rwaccess="R"/>
    <bitfield id="CUSTOM" width="2" begin="7" end="6" resetval="0x0" description="custom revision number" range="" rwaccess="R"/>
    <bitfield id="MINOR" width="6" begin="5" end="0" resetval="0x1" description="Minor revision number" range="" rwaccess="R"/>
  </register>
  <register id="PLL4_CFG" acronym="PLL4_CFG" offset="0x4008" width="32" description="Return to the . PLL MMR Configuration">
    <bitfield id="HSDIV_PRSNT" width="16" begin="31" end="16" resetval="0x7" description="High Speed Divider Presence Each bit Indicates the presence of High Speed dividers 0-15.By definition HSDIV[4:0] are connected the PLL FOUTVCO output clock and HSDIV[15:5] are connected to the PLL FOUTPOSTDIV output clock" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SSM_TYPE" width="2" begin="12" end="11" resetval="0x1" description="Spread spectrum module presence Field values (Others are reserved):2'b00 - SSM is not present 2'b01 - SSM is present 2'b10 - Reserved 2'b11 - Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SSM_WVTBL" width="1" begin="8" end="8" resetval="0x0" description="Spread spectrum wave table presence1'b0 - SSM Wave table is not present 1'b1 - SSM Wave table is present" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PLL_TYPE" width="2" begin="1" end="0" resetval="0x0" description="Indicates PLL type Field values (Others are reserved):2'b00 - Fractional PLL 2'b01 - FractionalF PLL 2'b10 - De-Skew PLL" range="" rwaccess="R"/>
  </register>
  <register id="PLL4_LOCKKEY0" acronym="PLL4_LOCKKEY0" offset="0x4010" width="32" description="Return to the . PLL4 Lock Key 0 Register">
    <bitfield id="KEY" width="31" begin="31" end="1" resetval="0x0" description="Write the kick0 unlock value followed by the kick1 unlock value to unlock the write-protected Partition4 registers" range="" rwaccess="RW"/>
    <bitfield id="UNLOCKED" width="1" begin="0" end="0" resetval="0x0" description="Unlock status.When set, indicates that the proper unlock sequence has been performed and the partition is unlocked for writing." range="" rwaccess="R"/>
  </register>
  <register id="PLL4_LOCKKEY1" acronym="PLL4_LOCKKEY1" offset="0x4014" width="32" description="Return to the . PLL4 Lock Key 1 RegisterAddr">
    <bitfield id="LOCKKEY1_VAL" width="32" begin="31" end="0" resetval="0x0" description="Write the kick1 unlock value after the kick0 unlock value to unlock the write-protected Partition4 registers" range="" rwaccess="RW"/>
  </register>
  <register id="PLL4_CTRL" acronym="PLL4_CTRL" offset="0x4020" width="32" description="Return to the . PLL4 Control">
    <bitfield id="BYPASS_EN" width="1" begin="31" end="31" resetval="0x1" description="Bypass enable.This controls the glitch-free bypass mux. The bypass_en bit should be set prior tomaking any changes to the PLL settings. 1'b0 - Synchronously select PLL and associated HSDIV clock outputs 1'b1 - Synchronously select the reference clock for all PLL and HSDIV clock outputs" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="14" begin="30" end="17" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BYP_ON_LOCKLOSS" width="1" begin="16" end="16" resetval="0x1" description="Bypass on loss of PLL lock.This bit controls the PLL bypass mux to automatically switch the clock source to the reference clock when the PLL losses lock. 1'b0 - Do not automatically switch to ref clock source on PLL lock loss 1'b1 - Switch to ref clock source when PLL losses lock" range="" rwaccess="RW"/>
    <bitfield id="PLL_EN" width="1" begin="15" end="15" resetval="0x0" description="PLL enable1'b0 - PLL is disabled 1'b1 - PLL is enabled" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="14" end="9" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="INTL_BYP_EN" width="1" begin="8" end="8" resetval="0x0" description="PLL internal bypass enable.This is an asynchronous mux which can produce glitches on the outputclocks during switching. 1'b0 - Output clocks are derived from the VCO clock 1'b1 - Output clocks are derived from the FREF reference clock" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_4PH_EN" width="1" begin="5" end="5" resetval="0x0" description="Enable 4-phase clock generator.This bit is ignored if clk_postdiv_en=0 1'b0 - 4-phase dividers disabled. FOUT1PHx and FOUTn clocks are held low. 1'b1 - 4-phase dividers enabled. FOUT1PH0/90/180/270 and FOUT2, FOUT3, FOUT4 clocks are enabled." range="" rwaccess="RW"/>
    <bitfield id="CLK_POSTDIV_EN" width="1" begin="4" end="4" resetval="0x1" description="Post divide CLK enable1'b0 - Post divide powered down. FOUTPOSTDIV and all auxiliary PLL clocks (4-phase and synchronous divided clocks) are held low 1'b1 - Post divide enabled. FOUTPOSTDIV, 4-phase and synchronous clocks are enabled." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DSM_EN" width="1" begin="1" end="1" resetval="0x0" description="Delta-Sigma modulator enable1'b0 - Delta-Sigma modulator is disabled (use integer divide mode) 1'b1 - Delta-Sigma modulator is enabled (use fractional divide mode)" range="" rwaccess="RW"/>
    <bitfield id="DAC_EN" width="1" begin="0" end="0" resetval="0x1" description="Enable fractional noise canceling DAC This bit has no function (DAC is always disabled) in integer divide mode (when dsm_en=0)1'b0 - Fractional NC DAC is disabled (for Test modes only) 1'b1 - Fractional NC DAC is enabled (ignored in integer divide mode)" range="" rwaccess="RW"/>
  </register>
  <register id="PLL4_STAT" acronym="PLL4_STAT" offset="0x4024" width="32" description="Return to the . PLL4 Status">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="LOCK" width="1" begin="0" end="0" resetval="0x0" description="PLL lock status.Software should wait for lock to be asserted before clearing the PLL_CTRL_bypass_en bit 1'b0 - PLL is not locked 1'b1 - PLL is locked" range="" rwaccess="R"/>
  </register>
  <register id="PLL4_FREQ_CTRL0" acronym="PLL4_FREQ_CTRL0" offset="0x4030" width="32" description="Return to the . PLL4 Frequency Control 4 Register">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FB_DIV_INT" width="12" begin="11" end="0" resetval="0x10" description="PLL feedback divider (integer portion) In Integer mode values of16 - 3200 (dec) are supported. In Fractional mode values of 20 to 320 are supported. 12'h010 - Divide by 16 12'h011 - Divide by 17 : 12'h140 - Divide by 320 : 12'hC80 - Divide by 3200 12'hC81 - 12'hFFF - Not supported" range="" rwaccess="RW"/>
  </register>
  <register id="PLL4_FREQ_CTRL1" acronym="PLL4_FREQ_CTRL1" offset="0x4034" width="32" description="Return to the . PLL0 Frequency Control 1 Register">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FB_DIV_FRAC" width="24" begin="23" end="0" resetval="0x0" description="PLL feedback divider (fractional portion) Supports values of 0 to 0.999999940395.The total feedback divide value is (fb_div_int + fb_div_frac / (2)) 24'h000000 - 0 24'h000001 - .000000059605 (1/(2)) 24'h000002 - .000000119209 (2/(2)) : 24'h800000 - .500000000000 : 24'hFFFFFF - .999999940395 (1677215/(2))" range="" rwaccess="RW"/>
  </register>
  <register id="PLL4_DIV_CTRL" acronym="PLL4_DIV_CTRL" offset="0x4038" width="32" description="Return to the . PLL4 Output Clock Divider Register">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="POST_DIV2" width="3" begin="26" end="24" resetval="0x1" description="Secondary post divider.Supports values of 1-7" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="23" end="19" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="POST_DIV1" width="3" begin="18" end="16" resetval="0x2" description="Primary post divider.To ensure correct operation, post_div1 must always be programmed to a value equal to or greater that post_div2. Supports values of 1-7i Field values (Others are reserved): 3'b000 - Reserved (do not use) 3'b001 - Divide by 1 3'b010 - Divide by 2 3'b011 - Divide by 3 3'b100 - Divide by 4 3'b101 - Divide by 5 3'b110 - Divide by 6 3'b111 - Divide by 7" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="10" begin="15" end="6" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="REF_DIV" width="6" begin="5" end="0" resetval="0x1" description="Reference clock pre-divider.Supports values of 1-63 6'b000000 - Reserved /(do not use/) 6'b000001 - Divide by 1 6'b000010 - Divide by 2 : 6'b111111 - Divide by 63" range="" rwaccess="RW"/>
  </register>
  <register id="PLL4_SS_CTRL" acronym="PLL4_SS_CTRL" offset="0x4040" width="32" description="Return to the . PLL_SS_CTRL register for PLL4">
    <bitfield id="BYPASS_EN" width="1" begin="31" end="31" resetval="0x1" description="Bypass the SS modulator.1'b0 - Spread spectrum modulation is enabled 1'b1 - SSMOD is bypassed. No modulation of PLL frequency" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="30" end="26" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WV_TBLE_MAXADDR" width="8" begin="25" end="18" resetval="0x0" description="Wave table max address.Indicates the maximum number of address bits used to access the external wave table. These bits are not used if PLL_CFG_ssm_wvtbl = 0" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="17" end="16" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESET" width="1" begin="15" end="15" resetval="0x0" description="SSM reset.When set to 1 the SSM modulator is in reset" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="10" begin="14" end="5" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DOWNSPREAD_EN" width="1" begin="4" end="4" resetval="0x0" description="Selects center spread or down spread clock variance 1'b0 - Center spread 1'b1 - Down spread" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WAVE_SEL" width="1" begin="0" end="0" resetval="0x0" description="Wave pattern select External wave table should only be selected if PLL_CFG_ssm_wvtbl = 1 Field values (Others are reserved):1'b0 - Use 128 point triangle wave table 1'b1 - Use external wave table" range="" rwaccess="RW"/>
  </register>
  <register id="PLL4_SS_SPREAD" acronym="PLL4_SS_SPREAD" offset="0x4044" width="32" description="Return to the . PLL_SS_SPREAD register for PLL4">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MOD_DIV" width="4" begin="19" end="16" resetval="0x1" description="Input clock divider.This divider sets the modulation frequency. Supports divide values of 1-63" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="15" end="5" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SPREAD" width="5" begin="4" end="0" resetval="0x1" description="Sets the spread modulation depth.The depth is spread*0.1% 5'b00000 - Reserved (don't use) 5'b00001 - 0.1% 5'b00010 - 0.2% : 5'b10000 - 1.6% : 5'b11111 - 3.1%" range="" rwaccess="RW"/>
  </register>
  <register id="PLL4_HSDIV_CTRL0" acronym="PLL4_HSDIV_CTRL0" offset="0x4080" width="32" description="Return to the . HSDIV_CTRL0 register for PLL4">
    <bitfield id="RESET" width="1" begin="31" end="31" resetval="0x0" description="SSM reset.When set to 1 the SSM modulator is in resetl" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="15" begin="30" end="16" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLKOUT_EN" width="1" begin="15" end="15" resetval="0x0" description="CLKOUT1 enable1'b0 - Synchronously disable CLKOUT1 1'b1 - Synchronously enable CLKOUT1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="14" end="9" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SYNC_DIS" width="1" begin="8" end="8" resetval="0x0" description="Disable divider synchronization logic0 - Changes to DIV value synchronized to prevent glitches 1 - Changes are asynchronous" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="HSDIV" width="7" begin="6" end="0" resetval="0x0" description="CLKOUT0 divider value (HSDIV1+1) Allowed values are 0-127" range="" rwaccess="RW"/>
  </register>
  <register id="PLL4_HSDIV_CTRL1" acronym="PLL4_HSDIV_CTRL1" offset="0x4084" width="32" description="Return to the . HSDIV_CTRL1 register for PLL4">
    <bitfield id="RESET" width="1" begin="31" end="31" resetval="0x0" description="SSM reset.When set to 1 the SSM modulator is in resetl" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="15" begin="30" end="16" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLKOUT_EN" width="1" begin="15" end="15" resetval="0x0" description="CLKOUT1 enable1'b0 - Synchronously disable CLKOUT1 1'b1 - Synchronously enable CLKOUT1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="14" end="9" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SYNC_DIS" width="1" begin="8" end="8" resetval="0x0" description="Disable divider synchronization logic0 - Changes to DIV value synchronized to prevent glitches 1 - Changes are asynchronous" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="HSDIV" width="7" begin="6" end="0" resetval="0x0" description="CLKOUT0 divider value (HSDIV1+1) Allowed values are 0-127" range="" rwaccess="RW"/>
  </register>
  <register id="PLL4_HSDIV_CTRL2" acronym="PLL4_HSDIV_CTRL2" offset="0x4088" width="32" description="Return to the . HSDIV_CTRL2 register for PLL4">
    <bitfield id="RESET" width="1" begin="31" end="31" resetval="0x0" description="SSM reset.When set to 1 the SSM modulator is in resetl" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="15" begin="30" end="16" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLKOUT_EN" width="1" begin="15" end="15" resetval="0x0" description="CLKOUT1 enable1'b0 - Synchronously disable CLKOUT1 1'b1 - Synchronously enable CLKOUT1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="14" end="9" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SYNC_DIS" width="1" begin="8" end="8" resetval="0x0" description="Disable divider synchronization logic0 - Changes to DIV value synchronized to prevent glitches 1 - Changes are asynchronous" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="HSDIV" width="7" begin="6" end="0" resetval="0x0" description="CLKOUT0 divider value (HSDIV1+1) Allowed values are 0-127" range="" rwaccess="RW"/>
  </register>
  <register id="PLL7_PID" acronym="PLL7_PID" offset="0x7000" width="32" description="Return to the . Peripheral Identification Register">
    <bitfield id="SCHEME" width="2" begin="31" end="30" resetval="0x1" description="Peripheral Identification Register Scheme" range="" rwaccess="R"/>
    <bitfield id="BU" width="2" begin="29" end="28" resetval="0x2" description="Business Unit - Processors" range="" rwaccess="R"/>
    <bitfield id="MODULE" width="12" begin="27" end="16" resetval="0x180" description="Module functional identifier" range="" rwaccess="R"/>
    <bitfield id="MISC" width="5" begin="15" end="11" resetval="0x2" description="Misc revision number" range="" rwaccess="R"/>
    <bitfield id="MAJOR" width="3" begin="10" end="8" resetval="0x0" description="Major revision number" range="" rwaccess="R"/>
    <bitfield id="CUSTOM" width="2" begin="7" end="6" resetval="0x0" description="custom revision number" range="" rwaccess="R"/>
    <bitfield id="MINOR" width="6" begin="5" end="0" resetval="0x1" description="Minor revision number" range="" rwaccess="R"/>
  </register>
  <register id="PLL7_CFG" acronym="PLL7_CFG" offset="0x7008" width="32" description="Return to the . PLL MMR Configuration">
    <bitfield id="HSDIV_PRSNT" width="16" begin="31" end="16" resetval="0x1" description="High Speed Divider Presence Each bit Indicates the presence of High Speed dividers 0-15.By definition HSDIV[4:0] are connected the PLL FOUTVCO output clock and HSDIV[15:5] are connected to the PLL FOUTPOSTDIV output clock" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SSM_TYPE" width="2" begin="12" end="11" resetval="0x1" description="Spread spectrum module presence Field values (Others are reserved):2'b00 - SSM is not present 2'b01 - SSM is present 2'b10 - Reserved 2'b11 - Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SSM_WVTBL" width="1" begin="8" end="8" resetval="0x0" description="Spread spectrum wave table presence1'b0 - SSM Wave table is not present 1'b1 - SSM Wave table is present" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PLL_TYPE" width="2" begin="1" end="0" resetval="0x1" description="Indicates PLL type Field values (Others are reserved):2'b00 - Fractional PLL 2'b01 - FractionalF PLL 2'b10 - De-Skew PLL" range="" rwaccess="R"/>
  </register>
  <register id="PLL7_LOCKKEY0" acronym="PLL7_LOCKKEY0" offset="0x7010" width="32" description="Return to the . PLL7 Lock Key 0 Register">
    <bitfield id="KEY" width="31" begin="31" end="1" resetval="0x0" description="Write the kick0 unlock value followed by the kick1 unlock value to unlock the write-protected Partition7 registers" range="" rwaccess="RW"/>
    <bitfield id="UNLOCKED" width="1" begin="0" end="0" resetval="0x0" description="Unlock status.When set, indicates that the proper unlock sequence has been performed and the partition is unlocked for writing." range="" rwaccess="R"/>
  </register>
  <register id="PLL7_LOCKKEY1" acronym="PLL7_LOCKKEY1" offset="0x7014" width="32" description="Return to the . PLL7 Lock Key 1 RegisterAddr">
    <bitfield id="LOCKKEY1_VAL" width="32" begin="31" end="0" resetval="0x0" description="Write the kick1 unlock value after the kick0 unlock value to unlock the write-protected Partition7 registers" range="" rwaccess="RW"/>
  </register>
  <register id="PLL7_CTRL" acronym="PLL7_CTRL" offset="0x7020" width="32" description="Return to the . PLL7 Control">
    <bitfield id="BYPASS_EN" width="1" begin="31" end="31" resetval="0x1" description="Bypass enable.This controls the glitch-free bypass mux. The bypass_en bit should be set prior tomaking any changes to the PLL settings. 1'b0 - Synchronously select PLL and associated HSDIV clock outputs 1'b1 - Synchronously select the reference clock for all PLL and HSDIV clock outputs" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="14" begin="30" end="17" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BYP_ON_LOCKLOSS" width="1" begin="16" end="16" resetval="0x1" description="Bypass on loss of PLL lock.This bit controls the PLL bypass mux to automatically switch the clock source to the reference clock when the PLL losses lock. 1'b0 - Do not automatically switch to ref clock source on PLL lock loss 1'b1 - Switch to ref clock source when PLL losses lock" range="" rwaccess="RW"/>
    <bitfield id="PLL_EN" width="1" begin="15" end="15" resetval="0x0" description="PLL enable1'b0 - PLL is disabled 1'b1 - PLL is enabled" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="14" end="9" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="INTL_BYP_EN" width="1" begin="8" end="8" resetval="0x0" description="PLL internal bypass enable.This is an asynchronous mux which can produce glitches on the outputclocks during switching. 1'b0 - Output clocks are derived from the VCO clock 1'b1 - Output clocks are derived from the FREF reference clock" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_4PH_EN" width="1" begin="5" end="5" resetval="0x0" description="Enable 4-phase clock generator.This bit is ignored if clk_postdiv_en=0 1'b0 - 4-phase dividers disabled. FOUT1PHx and FOUTn clocks are held low. 1'b1 - 4-phase dividers enabled. FOUT1PH0/90/180/270 and FOUT2, FOUT3, FOUT4 clocks are enabled." range="" rwaccess="RW"/>
    <bitfield id="CLK_POSTDIV_EN" width="1" begin="4" end="4" resetval="0x1" description="Post divide CLK enable1'b0 - Post divide powered down. FOUTPOSTDIV and all auxiliary PLL clocks (4-phase and synchronous divided clocks) are held low 1'b1 - Post divide enabled. FOUTPOSTDIV, 4-phase and synchronous clocks are enabled." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DSM_EN" width="1" begin="1" end="1" resetval="0x0" description="Delta-Sigma modulator enable1'b0 - Delta-Sigma modulator is disabled (use integer divide mode) 1'b1 - Delta-Sigma modulator is enabled (use fractional divide mode)" range="" rwaccess="RW"/>
    <bitfield id="DAC_EN" width="1" begin="0" end="0" resetval="0x1" description="Enable fractional noise canceling DAC This bit has no function (DAC is always disabled) in integer divide mode (when dsm_en=0)1'b0 - Fractional NC DAC is disabled (for Test modes only) 1'b1 - Fractional NC DAC is enabled (ignored in integer divide mode)" range="" rwaccess="RW"/>
  </register>
  <register id="PLL7_STAT" acronym="PLL7_STAT" offset="0x7024" width="32" description="Return to the . PLL7 Status">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="LOCK" width="1" begin="0" end="0" resetval="0x0" description="PLL lock status.Software should wait for lock to be asserted before clearing the PLL_CTRL_bypass_en bit 1'b0 - PLL is not locked 1'b1 - PLL is locked" range="" rwaccess="R"/>
  </register>
  <register id="PLL7_FREQ_CTRL0" acronym="PLL7_FREQ_CTRL0" offset="0x7030" width="32" description="Return to the . PLL7 Frequency Control 7 Register">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FB_DIV_INT" width="12" begin="11" end="0" resetval="0x10" description="PLL feedback divider (integer portion) In Integer mode values of16 - 3200 (dec) are supported. In Fractional mode values of 20 to 320 are supported. 12'h010 - Divide by 16 12'h011 - Divide by 17 : 12'h140 - Divide by 320 : 12'hC80 - Divide by 3200 12'hC81 - 12'hFFF - Not supported" range="" rwaccess="RW"/>
  </register>
  <register id="PLL7_FREQ_CTRL1" acronym="PLL7_FREQ_CTRL1" offset="0x7034" width="32" description="Return to the . PLL0 Frequency Control 1 Register">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FB_DIV_FRAC" width="24" begin="23" end="0" resetval="0x0" description="PLL feedback divider (fractional portion) Supports values of 0 to 0.999999940395.The total feedback divide value is (fb_div_int + fb_div_frac / (2)) 24'h000000 - 0 24'h000001 - .000000059605 (1/(2)) 24'h000002 - .000000119209 (2/(2)) : 24'h800000 - .500000000000 : 24'hFFFFFF - .999999940395 (1677215/(2))" range="" rwaccess="RW"/>
  </register>
  <register id="PLL7_DIV_CTRL" acronym="PLL7_DIV_CTRL" offset="0x7038" width="32" description="Return to the . PLL7 Output Clock Divider Register">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="POST_DIV2" width="3" begin="26" end="24" resetval="0x1" description="Secondary post divider.Supports values of 1-7" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="23" end="19" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="POST_DIV1" width="3" begin="18" end="16" resetval="0x2" description="Primary post divider.To ensure correct operation, post_div1 must always be programmed to a value equal to or greater that post_div2. Supports values of 1-7i Field values (Others are reserved): 3'b000 - Reserved (do not use) 3'b001 - Divide by 1 3'b010 - Divide by 2 3'b011 - Divide by 3 3'b100 - Divide by 4 3'b101 - Divide by 5 3'b110 - Divide by 6 3'b111 - Divide by 7" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="10" begin="15" end="6" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="REF_DIV" width="6" begin="5" end="0" resetval="0x1" description="Reference clock pre-divider.Supports values of 1-63 6'b000000 - Reserved /(do not use/) 6'b000001 - Divide by 1 6'b000010 - Divide by 2 : 6'b111111 - Divide by 63" range="" rwaccess="RW"/>
  </register>
  <register id="PLL7_SS_CTRL" acronym="PLL7_SS_CTRL" offset="0x7040" width="32" description="Return to the . PLL_SS_CTRL register for PLL7">
    <bitfield id="BYPASS_EN" width="1" begin="31" end="31" resetval="0x1" description="Bypass the SS modulator.1'b0 - Spread spectrum modulation is enabled 1'b1 - SSMOD is bypassed. No modulation of PLL frequency" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="30" end="26" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WV_TBLE_MAXADDR" width="8" begin="25" end="18" resetval="0x0" description="Wave table max address.Indicates the maximum number of address bits used to access the external wave table. These bits are not used if PLL_CFG_ssm_wvtbl = 0" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="17" end="16" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESET" width="1" begin="15" end="15" resetval="0x0" description="SSM reset.When set to 1 the SSM modulator is in reset" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="10" begin="14" end="5" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DOWNSPREAD_EN" width="1" begin="4" end="4" resetval="0x0" description="Selects center spread or down spread clock variance 1'b0 - Center spread 1'b1 - Down spread" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WAVE_SEL" width="1" begin="0" end="0" resetval="0x0" description="Wave pattern select External wave table should only be selected if PLL_CFG_ssm_wvtbl = 1 Field values (Others are reserved):1'b0 - Use 128 point triangle wave table 1'b1 - Use external wave table" range="" rwaccess="RW"/>
  </register>
  <register id="PLL7_SS_SPREAD" acronym="PLL7_SS_SPREAD" offset="0x7044" width="32" description="Return to the . PLL_SS_SPREAD register for PLL7">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MOD_DIV" width="4" begin="19" end="16" resetval="0x1" description="Input clock divider.This divider sets the modulation frequency. Supports divide values of 1-63" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="15" end="5" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SPREAD" width="5" begin="4" end="0" resetval="0x1" description="Sets the spread modulation depth.The depth is spread*0.1% 5'b00000 - Reserved (don't use) 5'b00001 - 0.1% 5'b00010 - 0.2% : 5'b10000 - 1.6% : 5'b11111 - 3.1%" range="" rwaccess="RW"/>
  </register>
  <register id="PLL7_CAL_CTRL" acronym="PLL7_CAL_CTRL" offset="0x7060" width="32" description="Return to the . PLL7 Calibration Control Register">
    <bitfield id="CAL_EN" width="1" begin="31" end="31" resetval="0x0" description="Calibration enable to actively adjust for input skew1'b0 - Disabled. Static phase offset determined by analog matching only 1'b1 - Enabled. Static phase offset adjusted by phase sensing at input" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="10" begin="30" end="21" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FAST_CAL" width="1" begin="20" end="20" resetval="0x0" description="Fast calibration enabled1'b0 - Normal operation 1'b1 - Used for initial calibration if initial value is not already known" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CAL_CNT" width="3" begin="18" end="16" resetval="0x2" description="Calibration loop programmable counter.Selects the number of PFD edges to wait after each calibration step defined by 2**cal_cnt" range="" rwaccess="RW"/>
    <bitfield id="CAL_BYP" width="1" begin="15" end="15" resetval="0x0" description="Calibration bypass1'b0 - Use the calibration output to set the phase correction 1'b1 - Use the cal_in input value to set the phase correction" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="14" end="12" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CAL_IN" width="12" begin="11" end="0" resetval="0x0" description="Calibration input When cal_byp is 1'b0, this represents the initial condition for calibration.When cal_byp is 1'b1, this is the override value for calibration. Value is a signed integer with positive values delaying the faster path reset and negative values delaying the slower path reset." range="" rwaccess="RW"/>
  </register>
  <register id="PLL7_CAL_STAT" acronym="PLL7_CAL_STAT" offset="0x7064" width="32" description="Return to the . PLL7 Calibration Status Register">
    <bitfield id="CAL_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Reserved for future use" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="11" begin="30" end="20" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="LOCK_CNT" width="4" begin="19" end="16" resetval="0x0" description="Reserved for future use" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CAL_OUT" width="12" begin="11" end="0" resetval="0x0" description="Output of the calibration block if cal_byp = 1'b0.If cal_byp = 1'b1 it is a buffer version of cal_in[11:0]. Can be used to read the phase calibration state to for later use as an override value to bypass skew calibration" range="" rwaccess="R"/>
  </register>
  <register id="PLL7_HSDIV_CTRL0" acronym="PLL7_HSDIV_CTRL0" offset="0x7080" width="32" description="Return to the . HSDIV_CTRL0 register for PLL7">
    <bitfield id="RESET" width="1" begin="31" end="31" resetval="0x0" description="SSM reset.When set to 1 the SSM modulator is in resetl" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="15" begin="30" end="16" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLKOUT_EN" width="1" begin="15" end="15" resetval="0x0" description="CLKOUT1 enable1'b0 - Synchronously disable CLKOUT1 1'b1 - Synchronously enable CLKOUT1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="14" end="9" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SYNC_DIS" width="1" begin="8" end="8" resetval="0x0" description="Disable divider synchronization logic0 - Changes to DIV value synchronized to prevent glitches 1 - Changes are asynchronous" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="HSDIV" width="7" begin="6" end="0" resetval="0x0" description="CLKOUT0 divider value (HSDIV1+1) Allowed values are 0-127" range="" rwaccess="RW"/>
  </register>
  <register id="PLL8_PID" acronym="PLL8_PID" offset="0x8000" width="32" description="Return to the . Peripheral Identification Register">
    <bitfield id="SCHEME" width="2" begin="31" end="30" resetval="0x1" description="Peripheral Identification Register Scheme" range="" rwaccess="R"/>
    <bitfield id="BU" width="2" begin="29" end="28" resetval="0x2" description="Business Unit - Processors" range="" rwaccess="R"/>
    <bitfield id="MODULE" width="12" begin="27" end="16" resetval="0x180" description="Module functional identifier" range="" rwaccess="R"/>
    <bitfield id="MISC" width="5" begin="15" end="11" resetval="0x2" description="Misc revision number" range="" rwaccess="R"/>
    <bitfield id="MAJOR" width="3" begin="10" end="8" resetval="0x0" description="Major revision number" range="" rwaccess="R"/>
    <bitfield id="CUSTOM" width="2" begin="7" end="6" resetval="0x0" description="custom revision number" range="" rwaccess="R"/>
    <bitfield id="MINOR" width="6" begin="5" end="0" resetval="0x1" description="Minor revision number" range="" rwaccess="R"/>
  </register>
  <register id="PLL8_CFG" acronym="PLL8_CFG" offset="0x8008" width="32" description="Return to the . PLL MMR Configuration">
    <bitfield id="HSDIV_PRSNT" width="16" begin="31" end="16" resetval="0x1" description="High Speed Divider Presence Each bit Indicates the presence of High Speed dividers 0-15.By definition HSDIV[4:0] are connected the PLL FOUTVCO output clock and HSDIV[15:5] are connected to the PLL FOUTPOSTDIV output clock" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SSM_TYPE" width="2" begin="12" end="11" resetval="0x1" description="Spread spectrum module presence Field values (Others are reserved):2'b00 - SSM is not present 2'b01 - SSM is present 2'b10 - Reserved 2'b11 - Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SSM_WVTBL" width="1" begin="8" end="8" resetval="0x0" description="Spread spectrum wave table presence1'b0 - SSM Wave table is not present 1'b1 - SSM Wave table is present" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PLL_TYPE" width="2" begin="1" end="0" resetval="0x1" description="Indicates PLL type Field values (Others are reserved):2'b00 - Fractional PLL 2'b01 - FractionalF PLL 2'b10 - De-Skew PLL" range="" rwaccess="R"/>
  </register>
  <register id="PLL8_LOCKKEY0" acronym="PLL8_LOCKKEY0" offset="0x8010" width="32" description="Return to the . PLL8 Lock Key 0 Register">
    <bitfield id="KEY" width="31" begin="31" end="1" resetval="0x0" description="Write the kick0 unlock value followed by the kick1 unlock value to unlock the write-protected Partition8 registers" range="" rwaccess="RW"/>
    <bitfield id="UNLOCKED" width="1" begin="0" end="0" resetval="0x0" description="Unlock status.When set, indicates that the proper unlock sequence has been performed and the partition is unlocked for writing." range="" rwaccess="R"/>
  </register>
  <register id="PLL8_LOCKKEY1" acronym="PLL8_LOCKKEY1" offset="0x8014" width="32" description="Return to the . PLL8 Lock Key 1 RegisterAddr">
    <bitfield id="LOCKKEY1_VAL" width="32" begin="31" end="0" resetval="0x0" description="Write the kick1 unlock value after the kick0 unlock value to unlock the write-protected Partition8 registers" range="" rwaccess="RW"/>
  </register>
  <register id="PLL8_CTRL" acronym="PLL8_CTRL" offset="0x8020" width="32" description="Return to the . PLL8 Control">
    <bitfield id="BYPASS_EN" width="1" begin="31" end="31" resetval="0x1" description="Bypass enable.This controls the glitch-free bypass mux. The bypass_en bit should be set prior tomaking any changes to the PLL settings. 1'b0 - Synchronously select PLL and associated HSDIV clock outputs 1'b1 - Synchronously select the reference clock for all PLL and HSDIV clock outputs" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="14" begin="30" end="17" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BYP_ON_LOCKLOSS" width="1" begin="16" end="16" resetval="0x1" description="Bypass on loss of PLL lock.This bit controls the PLL bypass mux to automatically switch the clock source to the reference clock when the PLL losses lock. 1'b0 - Do not automatically switch to ref clock source on PLL lock loss 1'b1 - Switch to ref clock source when PLL losses lock" range="" rwaccess="RW"/>
    <bitfield id="PLL_EN" width="1" begin="15" end="15" resetval="0x0" description="PLL enable1'b0 - PLL is disabled 1'b1 - PLL is enabled" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="14" end="9" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="INTL_BYP_EN" width="1" begin="8" end="8" resetval="0x0" description="PLL internal bypass enable.This is an asynchronous mux which can produce glitches on the outputclocks during switching. 1'b0 - Output clocks are derived from the VCO clock 1'b1 - Output clocks are derived from the FREF reference clock" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_4PH_EN" width="1" begin="5" end="5" resetval="0x0" description="Enable 4-phase clock generator.This bit is ignored if clk_postdiv_en=0 1'b0 - 4-phase dividers disabled. FOUT1PHx and FOUTn clocks are held low. 1'b1 - 4-phase dividers enabled. FOUT1PH0/90/180/270 and FOUT2, FOUT3, FOUT4 clocks are enabled." range="" rwaccess="RW"/>
    <bitfield id="CLK_POSTDIV_EN" width="1" begin="4" end="4" resetval="0x1" description="Post divide CLK enable1'b0 - Post divide powered down. FOUTPOSTDIV and all auxiliary PLL clocks (4-phase and synchronous divided clocks) are held low 1'b1 - Post divide enabled. FOUTPOSTDIV, 4-phase and synchronous clocks are enabled." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DSM_EN" width="1" begin="1" end="1" resetval="0x0" description="Delta-Sigma modulator enable1'b0 - Delta-Sigma modulator is disabled (use integer divide mode) 1'b1 - Delta-Sigma modulator is enabled (use fractional divide mode)" range="" rwaccess="RW"/>
    <bitfield id="DAC_EN" width="1" begin="0" end="0" resetval="0x1" description="Enable fractional noise canceling DAC This bit has no function (DAC is always disabled) in integer divide mode (when dsm_en=0)1'b0 - Fractional NC DAC is disabled (for Test modes only) 1'b1 - Fractional NC DAC is enabled (ignored in integer divide mode)" range="" rwaccess="RW"/>
  </register>
  <register id="PLL8_STAT" acronym="PLL8_STAT" offset="0x8024" width="32" description="Return to the . PLL8 Status">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="LOCK" width="1" begin="0" end="0" resetval="0x0" description="PLL lock status.Software should wait for lock to be asserted before clearing the PLL_CTRL_bypass_en bit 1'b0 - PLL is not locked 1'b1 - PLL is locked" range="" rwaccess="R"/>
  </register>
  <register id="PLL8_FREQ_CTRL0" acronym="PLL8_FREQ_CTRL0" offset="0x8030" width="32" description="Return to the . PLL8 Frequency Control 8 Register">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FB_DIV_INT" width="12" begin="11" end="0" resetval="0x10" description="PLL feedback divider (integer portion) In Integer mode values of16 - 3200 (dec) are supported. In Fractional mode values of 20 to 320 are supported. 12'h010 - Divide by 16 12'h011 - Divide by 17 : 12'h140 - Divide by 320 : 12'hC80 - Divide by 3200 12'hC81 - 12'hFFF - Not supported" range="" rwaccess="RW"/>
  </register>
  <register id="PLL8_FREQ_CTRL1" acronym="PLL8_FREQ_CTRL1" offset="0x8034" width="32" description="Return to the . PLL0 Frequency Control 1 Register">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FB_DIV_FRAC" width="24" begin="23" end="0" resetval="0x0" description="PLL feedback divider (fractional portion) Supports values of 0 to 0.999999940395.The total feedback divide value is (fb_div_int + fb_div_frac / (2)) 24'h000000 - 0 24'h000001 - .000000059605 (1/(2)) 24'h000002 - .000000119209 (2/(2)) : 24'h800000 - .500000000000 : 24'hFFFFFF - .999999940395 (1677215/(2))" range="" rwaccess="RW"/>
  </register>
  <register id="PLL8_DIV_CTRL" acronym="PLL8_DIV_CTRL" offset="0x8038" width="32" description="Return to the . PLL8 Output Clock Divider Register">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="POST_DIV2" width="3" begin="26" end="24" resetval="0x1" description="Secondary post divider.Supports values of 1-7" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="23" end="19" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="POST_DIV1" width="3" begin="18" end="16" resetval="0x2" description="Primary post divider.To ensure correct operation, post_div1 must always be programmed to a value equal to or greater that post_div2. Supports values of 1-7i Field values (Others are reserved): 3'b000 - Reserved (do not use) 3'b001 - Divide by 1 3'b010 - Divide by 2 3'b011 - Divide by 3 3'b100 - Divide by 4 3'b101 - Divide by 5 3'b110 - Divide by 6 3'b111 - Divide by 7" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="10" begin="15" end="6" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="REF_DIV" width="6" begin="5" end="0" resetval="0x1" description="Reference clock pre-divider.Supports values of 1-63 6'b000000 - Reserved /(do not use/) 6'b000001 - Divide by 1 6'b000010 - Divide by 2 : 6'b111111 - Divide by 63" range="" rwaccess="RW"/>
  </register>
  <register id="PLL8_SS_CTRL" acronym="PLL8_SS_CTRL" offset="0x8040" width="32" description="Return to the . PLL_SS_CTRL register for PLL8">
    <bitfield id="BYPASS_EN" width="1" begin="31" end="31" resetval="0x1" description="Bypass the SS modulator.1'b0 - Spread spectrum modulation is enabled 1'b1 - SSMOD is bypassed. No modulation of PLL frequency" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="30" end="26" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WV_TBLE_MAXADDR" width="8" begin="25" end="18" resetval="0x0" description="Wave table max address.Indicates the maximum number of address bits used to access the external wave table. These bits are not used if PLL_CFG_ssm_wvtbl = 0" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="17" end="16" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESET" width="1" begin="15" end="15" resetval="0x0" description="SSM reset.When set to 1 the SSM modulator is in reset" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="10" begin="14" end="5" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DOWNSPREAD_EN" width="1" begin="4" end="4" resetval="0x0" description="Selects center spread or down spread clock variance 1'b0 - Center spread 1'b1 - Down spread" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WAVE_SEL" width="1" begin="0" end="0" resetval="0x0" description="Wave pattern select External wave table should only be selected if PLL_CFG_ssm_wvtbl = 1 Field values (Others are reserved):1'b0 - Use 128 point triangle wave table 1'b1 - Use external wave table" range="" rwaccess="RW"/>
  </register>
  <register id="PLL8_SS_SPREAD" acronym="PLL8_SS_SPREAD" offset="0x8044" width="32" description="Return to the . PLL_SS_SPREAD register for PLL8">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MOD_DIV" width="4" begin="19" end="16" resetval="0x1" description="Input clock divider.This divider sets the modulation frequency. Supports divide values of 1-63" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="15" end="5" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SPREAD" width="5" begin="4" end="0" resetval="0x1" description="Sets the spread modulation depth.The depth is spread*0.1% 5'b00000 - Reserved (don't use) 5'b00001 - 0.1% 5'b00010 - 0.2% : 5'b10000 - 1.6% : 5'b11111 - 3.1%" range="" rwaccess="RW"/>
  </register>
  <register id="PLL8_CAL_CTRL" acronym="PLL8_CAL_CTRL" offset="0x8060" width="32" description="Return to the . PLL8 Calibration Control Register">
    <bitfield id="CAL_EN" width="1" begin="31" end="31" resetval="0x0" description="Calibration enable to actively adjust for input skew1'b0 - Disabled. Static phase offset determined by analog matching only 1'b1 - Enabled. Static phase offset adjusted by phase sensing at input" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="10" begin="30" end="21" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FAST_CAL" width="1" begin="20" end="20" resetval="0x0" description="Fast calibration enabled1'b0 - Normal operation 1'b1 - Used for initial calibration if initial value is not already known" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CAL_CNT" width="3" begin="18" end="16" resetval="0x2" description="Calibration loop programmable counter.Selects the number of PFD edges to wait after each calibration step defined by 2**cal_cnt" range="" rwaccess="RW"/>
    <bitfield id="CAL_BYP" width="1" begin="15" end="15" resetval="0x0" description="Calibration bypass1'b0 - Use the calibration output to set the phase correction 1'b1 - Use the cal_in input value to set the phase correction" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="14" end="12" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CAL_IN" width="12" begin="11" end="0" resetval="0x0" description="Calibration input When cal_byp is 1'b0, this represents the initial condition for calibration.When cal_byp is 1'b1, this is the override value for calibration. Value is a signed integer with positive values delaying the faster path reset and negative values delaying the slower path reset." range="" rwaccess="RW"/>
  </register>
  <register id="PLL8_CAL_STAT" acronym="PLL8_CAL_STAT" offset="0x8064" width="32" description="Return to the . PLL8 Calibration Status Register">
    <bitfield id="CAL_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Reserved for future use" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="11" begin="30" end="20" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="LOCK_CNT" width="4" begin="19" end="16" resetval="0x0" description="Reserved for future use" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CAL_OUT" width="12" begin="11" end="0" resetval="0x0" description="Output of the calibration block if cal_byp = 1'b0.If cal_byp = 1'b1 it is a buffer version of cal_in[11:0]. Can be used to read the phase calibration state to for later use as an override value to bypass skew calibration" range="" rwaccess="R"/>
  </register>
  <register id="PLL8_HSDIV_CTRL0" acronym="PLL8_HSDIV_CTRL0" offset="0x8080" width="32" description="Return to the . HSDIV_CTRL0 register for PLL8">
    <bitfield id="RESET" width="1" begin="31" end="31" resetval="0x0" description="SSM reset.When set to 1 the SSM modulator is in resetl" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="15" begin="30" end="16" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLKOUT_EN" width="1" begin="15" end="15" resetval="0x0" description="CLKOUT1 enable1'b0 - Synchronously disable CLKOUT1 1'b1 - Synchronously enable CLKOUT1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="14" end="9" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SYNC_DIS" width="1" begin="8" end="8" resetval="0x0" description="Disable divider synchronization logic0 - Changes to DIV value synchronized to prevent glitches 1 - Changes are asynchronous" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="HSDIV" width="7" begin="6" end="0" resetval="0x0" description="CLKOUT0 divider value (HSDIV1+1) Allowed values are 0-127" range="" rwaccess="RW"/>
  </register>
  <register id="PLL12_PID" acronym="PLL12_PID" offset="0xC000" width="32" description="Return to the . Peripheral Identification Register">
    <bitfield id="SCHEME" width="2" begin="31" end="30" resetval="0x1" description="Peripheral Identification Register Scheme" range="" rwaccess="R"/>
    <bitfield id="BU" width="2" begin="29" end="28" resetval="0x2" description="Business Unit - Processors" range="" rwaccess="R"/>
    <bitfield id="MODULE" width="12" begin="27" end="16" resetval="0x180" description="Module functional identifier" range="" rwaccess="R"/>
    <bitfield id="MISC" width="5" begin="15" end="11" resetval="0x2" description="Misc revision number" range="" rwaccess="R"/>
    <bitfield id="MAJOR" width="3" begin="10" end="8" resetval="0x0" description="Major revision number" range="" rwaccess="R"/>
    <bitfield id="CUSTOM" width="2" begin="7" end="6" resetval="0x0" description="custom revision number" range="" rwaccess="R"/>
    <bitfield id="MINOR" width="6" begin="5" end="0" resetval="0x1" description="Minor revision number" range="" rwaccess="R"/>
  </register>
  <register id="PLL12_CFG" acronym="PLL12_CFG" offset="0xC008" width="32" description="Return to the . PLL MMR Configuration">
    <bitfield id="HSDIV_PRSNT" width="16" begin="31" end="16" resetval="0x1" description="High Speed Divider Presence Each bit Indicates the presence of High Speed dividers 0-15.By definition HSDIV[4:0] are connected the PLL FOUTVCO output clock and HSDIV[15:5] are connected to the PLL FOUTPOSTDIV output clock" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SSM_TYPE" width="2" begin="12" end="11" resetval="0x1" description="Spread spectrum module presence Field values (Others are reserved):2'b00 - SSM is not present 2'b01 - SSM is present 2'b10 - Reserved 2'b11 - Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SSM_WVTBL" width="1" begin="8" end="8" resetval="0x0" description="Spread spectrum wave table presence1'b0 - SSM Wave table is not present 1'b1 - SSM Wave table is present" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PLL_TYPE" width="2" begin="1" end="0" resetval="0x1" description="Indicates PLL type Field values (Others are reserved):2'b00 - Fractional PLL 2'b01 - FractionalF PLL 2'b10 - De-Skew PLL" range="" rwaccess="R"/>
  </register>
  <register id="PLL12_LOCKKEY0" acronym="PLL12_LOCKKEY0" offset="0xC010" width="32" description="Return to the . PLL12 Lock Key 0 Register">
    <bitfield id="KEY" width="31" begin="31" end="1" resetval="0x0" description="Write the kick0 unlock value followed by the kick1 unlock value to unlock the write-protected Partition12 registers" range="" rwaccess="RW"/>
    <bitfield id="UNLOCKED" width="1" begin="0" end="0" resetval="0x0" description="Unlock status.When set, indicates that the proper unlock sequence has been performed and the partition is unlocked for writing." range="" rwaccess="R"/>
  </register>
  <register id="PLL12_LOCKKEY1" acronym="PLL12_LOCKKEY1" offset="0xC014" width="32" description="Return to the . PLL12 Lock Key 1 RegisterAddr">
    <bitfield id="LOCKKEY1_VAL" width="32" begin="31" end="0" resetval="0x0" description="Write the kick1 unlock value after the kick0 unlock value to unlock the write-protected Partition12 registers" range="" rwaccess="RW"/>
  </register>
  <register id="PLL12_CTRL" acronym="PLL12_CTRL" offset="0xC020" width="32" description="Return to the . PLL12 Control">
    <bitfield id="BYPASS_EN" width="1" begin="31" end="31" resetval="0x1" description="Bypass enable.This controls the glitch-free bypass mux. The bypass_en bit should be set prior tomaking any changes to the PLL settings. 1'b0 - Synchronously select PLL and associated HSDIV clock outputs 1'b1 - Synchronously select the reference clock for all PLL and HSDIV clock outputs" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="14" begin="30" end="17" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BYP_ON_LOCKLOSS" width="1" begin="16" end="16" resetval="0x1" description="Bypass on loss of PLL lock.This bit controls the PLL bypass mux to automatically switch the clock source to the reference clock when the PLL losses lock. 1'b0 - Do not automatically switch to ref clock source on PLL lock loss 1'b1 - Switch to ref clock source when PLL losses lock" range="" rwaccess="RW"/>
    <bitfield id="PLL_EN" width="1" begin="15" end="15" resetval="0x0" description="PLL enable1'b0 - PLL is disabled 1'b1 - PLL is enabled" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="14" end="9" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="INTL_BYP_EN" width="1" begin="8" end="8" resetval="0x0" description="PLL internal bypass enable.This is an asynchronous mux which can produce glitches on the outputclocks during switching. 1'b0 - Output clocks are derived from the VCO clock 1'b1 - Output clocks are derived from the FREF reference clock" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_4PH_EN" width="1" begin="5" end="5" resetval="0x0" description="Enable 4-phase clock generator.This bit is ignored if clk_postdiv_en=0 1'b0 - 4-phase dividers disabled. FOUT1PHx and FOUTn clocks are held low. 1'b1 - 4-phase dividers enabled. FOUT1PH0/90/180/270 and FOUT2, FOUT3, FOUT4 clocks are enabled." range="" rwaccess="RW"/>
    <bitfield id="CLK_POSTDIV_EN" width="1" begin="4" end="4" resetval="0x1" description="Post divide CLK enable1'b0 - Post divide powered down. FOUTPOSTDIV and all auxiliary PLL clocks (4-phase and synchronous divided clocks) are held low 1'b1 - Post divide enabled. FOUTPOSTDIV, 4-phase and synchronous clocks are enabled." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DSM_EN" width="1" begin="1" end="1" resetval="0x0" description="Delta-Sigma modulator enable1'b0 - Delta-Sigma modulator is disabled (use integer divide mode) 1'b1 - Delta-Sigma modulator is enabled (use fractional divide mode)" range="" rwaccess="RW"/>
    <bitfield id="DAC_EN" width="1" begin="0" end="0" resetval="0x1" description="Enable fractional noise canceling DAC This bit has no function (DAC is always disabled) in integer divide mode (when dsm_en=0)1'b0 - Fractional NC DAC is disabled (for Test modes only) 1'b1 - Fractional NC DAC is enabled (ignored in integer divide mode)" range="" rwaccess="RW"/>
  </register>
  <register id="PLL12_STAT" acronym="PLL12_STAT" offset="0xC024" width="32" description="Return to the . PLL12 Status">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="LOCK" width="1" begin="0" end="0" resetval="0x0" description="PLL lock status.Software should wait for lock to be asserted before clearing the PLL_CTRL_bypass_en bit 1'b0 - PLL is not locked 1'b1 - PLL is locked" range="" rwaccess="R"/>
  </register>
  <register id="PLL12_FREQ_CTRL0" acronym="PLL12_FREQ_CTRL0" offset="0xC030" width="32" description="Return to the . PLL12 Frequency Control 12 Register">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FB_DIV_INT" width="12" begin="11" end="0" resetval="0x10" description="PLL feedback divider (integer portion) In Integer mode values of16 - 3200 (dec) are supported. In Fractional mode values of 20 to 320 are supported. 12'h010 - Divide by 16 12'h011 - Divide by 17 : 12'h140 - Divide by 320 : 12'hC80 - Divide by 3200 12'hC81 - 12'hFFF - Not supported" range="" rwaccess="RW"/>
  </register>
  <register id="PLL12_FREQ_CTRL1" acronym="PLL12_FREQ_CTRL1" offset="0xC034" width="32" description="Return to the . PLL0 Frequency Control 1 Register">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FB_DIV_FRAC" width="24" begin="23" end="0" resetval="0x0" description="PLL feedback divider (fractional portion) Supports values of 0 to 0.999999940395.The total feedback divide value is (fb_div_int + fb_div_frac / (2)) 24'h000000 - 0 24'h000001 - .000000059605 (1/(2)) 24'h000002 - .000000119209 (2/(2)) : 24'h800000 - .500000000000 : 24'hFFFFFF - .999999940395 (1677215/(2))" range="" rwaccess="RW"/>
  </register>
  <register id="PLL12_DIV_CTRL" acronym="PLL12_DIV_CTRL" offset="0xC038" width="32" description="Return to the . PLL12 Output Clock Divider Register">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="POST_DIV2" width="3" begin="26" end="24" resetval="0x1" description="Secondary post divider.Supports values of 1-7" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="23" end="19" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="POST_DIV1" width="3" begin="18" end="16" resetval="0x2" description="Primary post divider.To ensure correct operation, post_div1 must always be programmed to a value equal to or greater that post_div2. Supports values of 1-7i Field values (Others are reserved): 3'b000 - Reserved (do not use) 3'b001 - Divide by 1 3'b010 - Divide by 2 3'b011 - Divide by 3 3'b100 - Divide by 4 3'b101 - Divide by 5 3'b110 - Divide by 6 3'b111 - Divide by 7" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="10" begin="15" end="6" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="REF_DIV" width="6" begin="5" end="0" resetval="0x1" description="Reference clock pre-divider.Supports values of 1-63 6'b000000 - Reserved /(do not use/) 6'b000001 - Divide by 1 6'b000010 - Divide by 2 : 6'b111111 - Divide by 63" range="" rwaccess="RW"/>
  </register>
  <register id="PLL12_SS_CTRL" acronym="PLL12_SS_CTRL" offset="0xC040" width="32" description="Return to the . PLL_SS_CTRL register for PLL12">
    <bitfield id="BYPASS_EN" width="1" begin="31" end="31" resetval="0x1" description="Bypass the SS modulator.1'b0 - Spread spectrum modulation is enabled 1'b1 - SSMOD is bypassed. No modulation of PLL frequency" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="30" end="26" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WV_TBLE_MAXADDR" width="8" begin="25" end="18" resetval="0x0" description="Wave table max address.Indicates the maximum number of address bits used to access the external wave table. These bits are not used if PLL_CFG_ssm_wvtbl = 0" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="17" end="16" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESET" width="1" begin="15" end="15" resetval="0x0" description="SSM reset.When set to 1 the SSM modulator is in reset" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="10" begin="14" end="5" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DOWNSPREAD_EN" width="1" begin="4" end="4" resetval="0x0" description="Selects center spread or down spread clock variance 1'b0 - Center spread 1'b1 - Down spread" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WAVE_SEL" width="1" begin="0" end="0" resetval="0x0" description="Wave pattern select External wave table should only be selected if PLL_CFG_ssm_wvtbl = 1 Field values (Others are reserved):1'b0 - Use 128 point triangle wave table 1'b1 - Use external wave table" range="" rwaccess="RW"/>
  </register>
  <register id="PLL12_SS_SPREAD" acronym="PLL12_SS_SPREAD" offset="0xC044" width="32" description="Return to the . PLL_SS_SPREAD register for PLL12">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MOD_DIV" width="4" begin="19" end="16" resetval="0x1" description="Input clock divider.This divider sets the modulation frequency. Supports divide values of 1-63" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="15" end="5" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SPREAD" width="5" begin="4" end="0" resetval="0x1" description="Sets the spread modulation depth.The depth is spread*0.1% 5'b00000 - Reserved (don't use) 5'b00001 - 0.1% 5'b00010 - 0.2% : 5'b10000 - 1.6% : 5'b11111 - 3.1%" range="" rwaccess="RW"/>
  </register>
  <register id="PLL12_CAL_CTRL" acronym="PLL12_CAL_CTRL" offset="0xC060" width="32" description="Return to the . PLL12 Calibration Control Register">
    <bitfield id="CAL_EN" width="1" begin="31" end="31" resetval="0x0" description="Calibration enable to actively adjust for input skew1'b0 - Disabled. Static phase offset determined by analog matching only 1'b1 - Enabled. Static phase offset adjusted by phase sensing at input" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="10" begin="30" end="21" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FAST_CAL" width="1" begin="20" end="20" resetval="0x0" description="Fast calibration enabled1'b0 - Normal operation 1'b1 - Used for initial calibration if initial value is not already known" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CAL_CNT" width="3" begin="18" end="16" resetval="0x2" description="Calibration loop programmable counter.Selects the number of PFD edges to wait after each calibration step defined by 2**cal_cnt" range="" rwaccess="RW"/>
    <bitfield id="CAL_BYP" width="1" begin="15" end="15" resetval="0x0" description="Calibration bypass1'b0 - Use the calibration output to set the phase correction 1'b1 - Use the cal_in input value to set the phase correction" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="14" end="12" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CAL_IN" width="12" begin="11" end="0" resetval="0x0" description="Calibration input When cal_byp is 1'b0, this represents the initial condition for calibration.When cal_byp is 1'b1, this is the override value for calibration. Value is a signed integer with positive values delaying the faster path reset and negative values delaying the slower path reset." range="" rwaccess="RW"/>
  </register>
  <register id="PLL12_CAL_STAT" acronym="PLL12_CAL_STAT" offset="0xC064" width="32" description="Return to the . PLL12 Calibration Status Register">
    <bitfield id="CAL_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Reserved for future use" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="11" begin="30" end="20" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="LOCK_CNT" width="4" begin="19" end="16" resetval="0x0" description="Reserved for future use" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CAL_OUT" width="12" begin="11" end="0" resetval="0x0" description="Output of the calibration block if cal_byp = 1'b0.If cal_byp = 1'b1 it is a buffer version of cal_in[11:0]. Can be used to read the phase calibration state to for later use as an override value to bypass skew calibration" range="" rwaccess="R"/>
  </register>
  <register id="PLL12_HSDIV_CTRL0" acronym="PLL12_HSDIV_CTRL0" offset="0xC080" width="32" description="Return to the . HSDIV_CTRL0 register for PLL12">
    <bitfield id="RESET" width="1" begin="31" end="31" resetval="0x0" description="SSM reset.When set to 1 the SSM modulator is in resetl" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="15" begin="30" end="16" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLKOUT_EN" width="1" begin="15" end="15" resetval="0x0" description="CLKOUT1 enable1'b0 - Synchronously disable CLKOUT1 1'b1 - Synchronously enable CLKOUT1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="14" end="9" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SYNC_DIS" width="1" begin="8" end="8" resetval="0x0" description="Disable divider synchronization logic0 - Changes to DIV value synchronized to prevent glitches 1 - Changes are asynchronous" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="HSDIV" width="7" begin="6" end="0" resetval="0x0" description="CLKOUT0 divider value (HSDIV1+1) Allowed values are 0-127" range="" rwaccess="RW"/>
  </register>
  <register id="PLL14_PID" acronym="PLL14_PID" offset="0xE000" width="32" description="Return to the . Peripheral Identification Register">
    <bitfield id="SCHEME" width="2" begin="31" end="30" resetval="0x1" description="Peripheral Identification Register Scheme" range="" rwaccess="R"/>
    <bitfield id="BU" width="2" begin="29" end="28" resetval="0x2" description="Business Unit - Processors" range="" rwaccess="R"/>
    <bitfield id="MODULE" width="12" begin="27" end="16" resetval="0x180" description="Module functional identifier" range="" rwaccess="R"/>
    <bitfield id="MISC" width="5" begin="15" end="11" resetval="0x2" description="Misc revision number" range="" rwaccess="R"/>
    <bitfield id="MAJOR" width="3" begin="10" end="8" resetval="0x0" description="Major revision number" range="" rwaccess="R"/>
    <bitfield id="CUSTOM" width="2" begin="7" end="6" resetval="0x0" description="custom revision number" range="" rwaccess="R"/>
    <bitfield id="MINOR" width="6" begin="5" end="0" resetval="0x1" description="Minor revision number" range="" rwaccess="R"/>
  </register>
  <register id="PLL14_CFG" acronym="PLL14_CFG" offset="0xE008" width="32" description="Return to the . PLL MMR Configuration">
    <bitfield id="HSDIV_PRSNT" width="16" begin="31" end="16" resetval="0x3" description="High Speed Divider Presence Each bit Indicates the presence of High Speed dividers 0-15.By definition HSDIV[4:0] are connected the PLL FOUTVCO output clock and HSDIV[15:5] are connected to the PLL FOUTPOSTDIV output clock" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SSM_TYPE" width="2" begin="12" end="11" resetval="0x1" description="Spread spectrum module presence Field values (Others are reserved):2'b00 - SSM is not present 2'b01 - SSM is present 2'b10 - Reserved 2'b11 - Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SSM_WVTBL" width="1" begin="8" end="8" resetval="0x0" description="Spread spectrum wave table presence1'b0 - SSM Wave table is not present 1'b1 - SSM Wave table is present" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PLL_TYPE" width="2" begin="1" end="0" resetval="0x0" description="Indicates PLL type Field values (Others are reserved):2'b00 - Fractional PLL 2'b01 - FractionalF PLL 2'b10 - De-Skew PLL" range="" rwaccess="R"/>
  </register>
  <register id="PLL14_LOCKKEY0" acronym="PLL14_LOCKKEY0" offset="0xE010" width="32" description="Return to the . PLL14 Lock Key 0 Register">
    <bitfield id="KEY" width="31" begin="31" end="1" resetval="0x0" description="Write the kick0 unlock value followed by the kick1 unlock value to unlock the write-protected Partition14 registers" range="" rwaccess="RW"/>
    <bitfield id="UNLOCKED" width="1" begin="0" end="0" resetval="0x0" description="Unlock status.When set, indicates that the proper unlock sequence has been performed and the partition is unlocked for writing." range="" rwaccess="R"/>
  </register>
  <register id="PLL14_LOCKKEY1" acronym="PLL14_LOCKKEY1" offset="0xE014" width="32" description="Return to the . PLL14 Lock Key 1 RegisterAddr">
    <bitfield id="LOCKKEY1_VAL" width="32" begin="31" end="0" resetval="0x0" description="Write the kick1 unlock value after the kick0 unlock value to unlock the write-protected Partition14 registers" range="" rwaccess="RW"/>
  </register>
  <register id="PLL14_CTRL" acronym="PLL14_CTRL" offset="0xE020" width="32" description="Return to the . PLL14 Control">
    <bitfield id="BYPASS_EN" width="1" begin="31" end="31" resetval="0x1" description="Bypass enable.This controls the glitch-free bypass mux. The bypass_en bit should be set prior tomaking any changes to the PLL settings. 1'b0 - Synchronously select PLL and associated HSDIV clock outputs 1'b1 - Synchronously select the reference clock for all PLL and HSDIV clock outputs" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="14" begin="30" end="17" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BYP_ON_LOCKLOSS" width="1" begin="16" end="16" resetval="0x1" description="Bypass on loss of PLL lock.This bit controls the PLL bypass mux to automatically switch the clock source to the reference clock when the PLL losses lock. 1'b0 - Do not automatically switch to ref clock source on PLL lock loss 1'b1 - Switch to ref clock source when PLL losses lock" range="" rwaccess="RW"/>
    <bitfield id="PLL_EN" width="1" begin="15" end="15" resetval="0x0" description="PLL enable1'b0 - PLL is disabled 1'b1 - PLL is enabled" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="14" end="9" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="INTL_BYP_EN" width="1" begin="8" end="8" resetval="0x0" description="PLL internal bypass enable.This is an asynchronous mux which can produce glitches on the outputclocks during switching. 1'b0 - Output clocks are derived from the VCO clock 1'b1 - Output clocks are derived from the FREF reference clock" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_4PH_EN" width="1" begin="5" end="5" resetval="0x0" description="Enable 4-phase clock generator.This bit is ignored if clk_postdiv_en=0 1'b0 - 4-phase dividers disabled. FOUT1PHx and FOUTn clocks are held low. 1'b1 - 4-phase dividers enabled. FOUT1PH0/90/180/270 and FOUT2, FOUT3, FOUT4 clocks are enabled." range="" rwaccess="RW"/>
    <bitfield id="CLK_POSTDIV_EN" width="1" begin="4" end="4" resetval="0x1" description="Post divide CLK enable1'b0 - Post divide powered down. FOUTPOSTDIV and all auxiliary PLL clocks (4-phase and synchronous divided clocks) are held low 1'b1 - Post divide enabled. FOUTPOSTDIV, 4-phase and synchronous clocks are enabled." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DSM_EN" width="1" begin="1" end="1" resetval="0x0" description="Delta-Sigma modulator enable1'b0 - Delta-Sigma modulator is disabled (use integer divide mode) 1'b1 - Delta-Sigma modulator is enabled (use fractional divide mode)" range="" rwaccess="RW"/>
    <bitfield id="DAC_EN" width="1" begin="0" end="0" resetval="0x1" description="Enable fractional noise canceling DAC This bit has no function (DAC is always disabled) in integer divide mode (when dsm_en=0)1'b0 - Fractional NC DAC is disabled (for Test modes only) 1'b1 - Fractional NC DAC is enabled (ignored in integer divide mode)" range="" rwaccess="RW"/>
  </register>
  <register id="PLL14_STAT" acronym="PLL14_STAT" offset="0xE024" width="32" description="Return to the . PLL14 Status">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="LOCK" width="1" begin="0" end="0" resetval="0x0" description="PLL lock status.Software should wait for lock to be asserted before clearing the PLL_CTRL_bypass_en bit 1'b0 - PLL is not locked 1'b1 - PLL is locked" range="" rwaccess="R"/>
  </register>
  <register id="PLL14_FREQ_CTRL0" acronym="PLL14_FREQ_CTRL0" offset="0xE030" width="32" description="Return to the . PLL14 Frequency Control 14 Register">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FB_DIV_INT" width="12" begin="11" end="0" resetval="0x10" description="PLL feedback divider (integer portion) In Integer mode values of16 - 3200 (dec) are supported. In Fractional mode values of 20 to 320 are supported. 12'h010 - Divide by 16 12'h011 - Divide by 17 : 12'h140 - Divide by 320 : 12'hC80 - Divide by 3200 12'hC81 - 12'hFFF - Not supported" range="" rwaccess="RW"/>
  </register>
  <register id="PLL14_FREQ_CTRL1" acronym="PLL14_FREQ_CTRL1" offset="0xE034" width="32" description="Return to the . PLL0 Frequency Control 1 Register">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FB_DIV_FRAC" width="24" begin="23" end="0" resetval="0x0" description="PLL feedback divider (fractional portion) Supports values of 0 to 0.999999940395.The total feedback divide value is (fb_div_int + fb_div_frac / (2)) 24'h000000 - 0 24'h000001 - .000000059605 (1/(2)) 24'h000002 - .000000119209 (2/(2)) : 24'h800000 - .500000000000 : 24'hFFFFFF - .999999940395 (1677215/(2))" range="" rwaccess="RW"/>
  </register>
  <register id="PLL14_DIV_CTRL" acronym="PLL14_DIV_CTRL" offset="0xE038" width="32" description="Return to the . PLL14 Output Clock Divider Register">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="POST_DIV2" width="3" begin="26" end="24" resetval="0x1" description="Secondary post divider.Supports values of 1-7" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="23" end="19" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="POST_DIV1" width="3" begin="18" end="16" resetval="0x2" description="Primary post divider.To ensure correct operation, post_div1 must always be programmed to a value equal to or greater that post_div2. Supports values of 1-7i Field values (Others are reserved): 3'b000 - Reserved (do not use) 3'b001 - Divide by 1 3'b010 - Divide by 2 3'b011 - Divide by 3 3'b100 - Divide by 4 3'b101 - Divide by 5 3'b110 - Divide by 6 3'b111 - Divide by 7" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="10" begin="15" end="6" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="REF_DIV" width="6" begin="5" end="0" resetval="0x1" description="Reference clock pre-divider.Supports values of 1-63 6'b000000 - Reserved /(do not use/) 6'b000001 - Divide by 1 6'b000010 - Divide by 2 : 6'b111111 - Divide by 63" range="" rwaccess="RW"/>
  </register>
  <register id="PLL14_SS_CTRL" acronym="PLL14_SS_CTRL" offset="0xE040" width="32" description="Return to the . PLL_SS_CTRL register for PLL14">
    <bitfield id="BYPASS_EN" width="1" begin="31" end="31" resetval="0x1" description="Bypass the SS modulator.1'b0 - Spread spectrum modulation is enabled 1'b1 - SSMOD is bypassed. No modulation of PLL frequency" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="30" end="26" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WV_TBLE_MAXADDR" width="8" begin="25" end="18" resetval="0x0" description="Wave table max address.Indicates the maximum number of address bits used to access the external wave table. These bits are not used if PLL_CFG_ssm_wvtbl = 0" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="17" end="16" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESET" width="1" begin="15" end="15" resetval="0x0" description="SSM reset.When set to 1 the SSM modulator is in reset" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="10" begin="14" end="5" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DOWNSPREAD_EN" width="1" begin="4" end="4" resetval="0x0" description="Selects center spread or down spread clock variance 1'b0 - Center spread 1'b1 - Down spread" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WAVE_SEL" width="1" begin="0" end="0" resetval="0x0" description="Wave pattern select External wave table should only be selected if PLL_CFG_ssm_wvtbl = 1 Field values (Others are reserved):1'b0 - Use 128 point triangle wave table 1'b1 - Use external wave table" range="" rwaccess="RW"/>
  </register>
  <register id="PLL14_SS_SPREAD" acronym="PLL14_SS_SPREAD" offset="0xE044" width="32" description="Return to the . PLL_SS_SPREAD register for PLL14">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MOD_DIV" width="4" begin="19" end="16" resetval="0x1" description="Input clock divider.This divider sets the modulation frequency. Supports divide values of 1-63" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="15" end="5" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SPREAD" width="5" begin="4" end="0" resetval="0x1" description="Sets the spread modulation depth.The depth is spread*0.1% 5'b00000 - Reserved (don't use) 5'b00001 - 0.1% 5'b00010 - 0.2% : 5'b10000 - 1.6% : 5'b11111 - 3.1%" range="" rwaccess="RW"/>
  </register>
  <register id="PLL14_HSDIV_CTRL0" acronym="PLL14_HSDIV_CTRL0" offset="0xE080" width="32" description="Return to the . HSDIV_CTRL0 register for PLL14">
    <bitfield id="RESET" width="1" begin="31" end="31" resetval="0x0" description="SSM reset.When set to 1 the SSM modulator is in resetl" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="15" begin="30" end="16" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLKOUT_EN" width="1" begin="15" end="15" resetval="0x0" description="CLKOUT1 enable1'b0 - Synchronously disable CLKOUT1 1'b1 - Synchronously enable CLKOUT1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="14" end="9" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SYNC_DIS" width="1" begin="8" end="8" resetval="0x0" description="Disable divider synchronization logic0 - Changes to DIV value synchronized to prevent glitches 1 - Changes are asynchronous" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="HSDIV" width="7" begin="6" end="0" resetval="0x0" description="CLKOUT0 divider value (HSDIV1+1) Allowed values are 0-127" range="" rwaccess="RW"/>
  </register>
  <register id="PLL14_HSDIV_CTRL1" acronym="PLL14_HSDIV_CTRL1" offset="0xE084" width="32" description="Return to the . HSDIV_CTRL1 register for PLL14">
    <bitfield id="RESET" width="1" begin="31" end="31" resetval="0x0" description="SSM reset.When set to 1 the SSM modulator is in resetl" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="15" begin="30" end="16" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLKOUT_EN" width="1" begin="15" end="15" resetval="0x0" description="CLKOUT1 enable1'b0 - Synchronously disable CLKOUT1 1'b1 - Synchronously enable CLKOUT1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="14" end="9" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SYNC_DIS" width="1" begin="8" end="8" resetval="0x0" description="Disable divider synchronization logic0 - Changes to DIV value synchronized to prevent glitches 1 - Changes are asynchronous" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="HSDIV" width="7" begin="6" end="0" resetval="0x0" description="CLKOUT0 divider value (HSDIV1+1) Allowed values are 0-127" range="" rwaccess="RW"/>
  </register>
</module>
