{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 5.1 Build 176 10/26/2005 SJ Full Version " "Info: Version 5.1 Build 176 10/26/2005 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 06 15:47:38 2011 " "Info: Processing started: Mon Jun 06 15:47:38 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off cpu0 -c cpu0 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off cpu0 -c cpu0" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "cpu0 EP2C20Q240C8 " "Info: Selected device EP2C20Q240C8 for design \"cpu0\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1 MHz " "Info: Assuming a global fmax requirement of 1 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tsu " "Info: Not setting a global tsu requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tco " "Info: Not setting a global tco requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tpd " "Info: Not setting a global tpd requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0}
{ "Info" "IFSAC_FSAC_PINS_MISSING_LOCATION_INFO" "1 77 " "Info: No exact pin location assignment(s) for 1 pins of 77 total pins" { { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "c " "Info: Pin c not assigned to an exact location on the device" {  } { { "cpu0.bdf" "" { Schematic "D:/cpu_zhao/设计与实践/cpu程序/cpu0.bdf" { { 1680 800 816 1856 "c" "" } } } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "c" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "" { c } "NODE_NAME" } "" } } { "D:/cpu_zhao/设计与实践/cpu程序/cpu0.fld" "" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/cpu0.fld" "" "" { c } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN 95 (CLK12, LVDSCLK6n, Input)) " "Info: Automatically promoted node clk (placed in PIN 95 (CLK12, LVDSCLK6n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0}  } { { "cpu0.bdf" "" { Schematic "D:/cpu_zhao/设计与实践/cpu程序/cpu0.bdf" { { -304 -760 -744 -136 "clk" "" } } } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "" { clk } "NODE_NAME" } "" } } { "D:/cpu_zhao/设计与实践/cpu程序/cpu0.fld" "" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/cpu0.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "controller:inst8\|Mux~38300  " "Info: Automatically promoted node controller:inst8\|Mux~38300 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "controller:inst8\|Mux~38300" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "" { controller:inst8|Mux~38300 } "NODE_NAME" } "" } } { "D:/cpu_zhao/设计与实践/cpu程序/cpu0.fld" "" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/cpu0.fld" "" "" { controller:inst8|Mux~38300 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "controller:inst8\|Mux~38254  " "Info: Automatically promoted node controller:inst8\|Mux~38254 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "controller:inst8\|Mux~38254" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "" { controller:inst8|Mux~38254 } "NODE_NAME" } "" } } { "D:/cpu_zhao/设计与实践/cpu程序/cpu0.fld" "" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/cpu0.fld" "" "" { controller:inst8|Mux~38254 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "controller:inst8\|Mux~38282  " "Info: Automatically promoted node controller:inst8\|Mux~38282 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "controller:inst8\|Mux~38282" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "" { controller:inst8|Mux~38282 } "NODE_NAME" } "" } } { "D:/cpu_zhao/设计与实践/cpu程序/cpu0.fld" "" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/cpu0.fld" "" "" { controller:inst8|Mux~38282 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "controller:inst8\|Mux~38290  " "Info: Automatically promoted node controller:inst8\|Mux~38290 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "controller:inst8\|Mux~38290" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "" { controller:inst8|Mux~38290 } "NODE_NAME" } "" } } { "D:/cpu_zhao/设计与实践/cpu程序/cpu0.fld" "" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/cpu0.fld" "" "" { controller:inst8|Mux~38290 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset (placed in PIN 94 (CLK13, LVDSCLK6p, Input)) " "Info: Automatically promoted node reset (placed in PIN 94 (CLK13, LVDSCLK6p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0}  } { { "cpu0.bdf" "" { Schematic "D:/cpu_zhao/设计与实践/cpu程序/cpu0.bdf" { { -304 -776 -760 -136 "reset" "" } } } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "reset" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "" { reset } "NODE_NAME" } "" } } { "D:/cpu_zhao/设计与实践/cpu程序/cpu0.fld" "" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/cpu0.fld" "" "" { reset } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0}
{ "Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 0 0 "Performing register packing on registers with non-logic cell location assignments" 0 0}
{ "Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 0 0 "Completed register packing on registers with non-logic cell location assignments" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Info: Started Fast Input/Output/OE register processing" {  } {  } 0 0 "Started Fast Input/Output/OE register processing" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Info: Finished Fast Input/Output/OE register processing" {  } {  } 0 0 "Finished Fast Input/Output/OE register processing" 0 0}
{ "Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 0 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0}
{ "Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 0 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 3.30 0 1 0 " "Info: Number of I/O pins in group: 1 (unused VREF, 3.30 VCCIO, 0 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "LVTTL. " "Info: I/O standards used: LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.30V 13 6 " "Info: I/O bank number 1 does not use VREF pins and has 3.30V VCCIO pins. 13 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!d! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.30V 8 8 " "Info: I/O bank number 2 does not use VREF pins and has 3.30V VCCIO pins. 8 total pin(s) used --  8 pins available" {  } {  } 0 0 "I/O bank number %1!d! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.30V 16 2 " "Info: I/O bank number 3 does not use VREF pins and has 3.30V VCCIO pins. 16 total pin(s) used --  2 pins available" {  } {  } 0 0 "I/O bank number %1!d! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use unused 0 17 " "Info: I/O bank number 4 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  17 pins available" {  } {  } 0 0 "I/O bank number %1!d! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.30V 16 4 " "Info: I/O bank number 5 does not use VREF pins and has 3.30V VCCIO pins. 16 total pin(s) used --  4 pins available" {  } {  } 0 0 "I/O bank number %1!d! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.30V 4 14 " "Info: I/O bank number 6 does not use VREF pins and has 3.30V VCCIO pins. 4 total pin(s) used --  14 pins available" {  } {  } 0 0 "I/O bank number %1!d! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use unused 6 10 " "Info: I/O bank number 7 does not use VREF pins and has unused VCCIO pins. 6 total pin(s) used --  10 pins available" {  } {  } 0 0 "I/O bank number %1!d! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.30V 16 2 " "Info: I/O bank number 8 does not use VREF pins and has 3.30V VCCIO pins. 16 total pin(s) used --  2 pins available" {  } {  } 0 0 "I/O bank number %1!d! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "28.204 ns register register " "Info: Estimated most critical path is register to register delay of 28.204 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ir:inst7\|q\[8\] 1 REG LAB_X23_Y12 23 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X23_Y12; Fanout = 23; REG Node = 'ir:inst7\|q\[8\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "" { ir:inst7|q[8] } "NODE_NAME" } "" } } { "ir.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/ir.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.564 ns) + CELL(0.624 ns) 1.188 ns controller:inst8\|Mux~38240 2 COMB LAB_X22_Y12 1 " "Info: 2: + IC(0.564 ns) + CELL(0.624 ns) = 1.188 ns; Loc. = LAB_X22_Y12; Fanout = 1; COMB Node = 'controller:inst8\|Mux~38240'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "1.188 ns" { ir:inst7|q[8] controller:inst8|Mux~38240 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.160 ns) + CELL(0.651 ns) 1.999 ns controller:inst8\|Mux~38241 3 COMB LAB_X22_Y12 1 " "Info: 3: + IC(0.160 ns) + CELL(0.651 ns) = 1.999 ns; Loc. = LAB_X22_Y12; Fanout = 1; COMB Node = 'controller:inst8\|Mux~38241'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "0.811 ns" { controller:inst8|Mux~38240 controller:inst8|Mux~38241 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.206 ns) 2.810 ns controller:inst8\|Mux~38242 4 COMB LAB_X22_Y12 1 " "Info: 4: + IC(0.605 ns) + CELL(0.206 ns) = 2.810 ns; Loc. = LAB_X22_Y12; Fanout = 1; COMB Node = 'controller:inst8\|Mux~38242'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "0.811 ns" { controller:inst8|Mux~38241 controller:inst8|Mux~38242 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.160 ns) + CELL(0.651 ns) 3.621 ns controller:inst8\|Mux~38243 5 COMB LAB_X22_Y12 3 " "Info: 5: + IC(0.160 ns) + CELL(0.651 ns) = 3.621 ns; Loc. = LAB_X22_Y12; Fanout = 3; COMB Node = 'controller:inst8\|Mux~38243'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "0.811 ns" { controller:inst8|Mux~38242 controller:inst8|Mux~38243 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.206 ns) 4.432 ns controller:inst8\|Mux~38300 6 COMB LAB_X22_Y12 1 " "Info: 6: + IC(0.605 ns) + CELL(0.206 ns) = 4.432 ns; Loc. = LAB_X22_Y12; Fanout = 1; COMB Node = 'controller:inst8\|Mux~38300'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "0.811 ns" { controller:inst8|Mux~38243 controller:inst8|Mux~38300 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.047 ns) + CELL(0.000 ns) 6.479 ns controller:inst8\|Mux~38300clkctrl 7 COMB CLKCTRL_G2 42 " "Info: 7: + IC(2.047 ns) + CELL(0.000 ns) = 6.479 ns; Loc. = CLKCTRL_G2; Fanout = 42; COMB Node = 'controller:inst8\|Mux~38300clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "2.047 ns" { controller:inst8|Mux~38300 controller:inst8|Mux~38300clkctrl } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.775 ns) + CELL(0.206 ns) 8.460 ns controller:inst8\|dest_reg\[1\] 8 COMB LAB_X26_Y14 77 " "Info: 8: + IC(1.775 ns) + CELL(0.206 ns) = 8.460 ns; Loc. = LAB_X26_Y14; Fanout = 77; COMB Node = 'controller:inst8\|dest_reg\[1\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "1.981 ns" { controller:inst8|Mux~38300clkctrl controller:inst8|dest_reg[1] } "NODE_NAME" } "" } } { "controller.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/controller.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.615 ns) + CELL(0.651 ns) 10.726 ns bus_mux:inst28\|alu_dr\[0\]~1372 9 COMB LAB_X20_Y18 1 " "Info: 9: + IC(1.615 ns) + CELL(0.651 ns) = 10.726 ns; Loc. = LAB_X20_Y18; Fanout = 1; COMB Node = 'bus_mux:inst28\|alu_dr\[0\]~1372'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "2.266 ns" { controller:inst8|dest_reg[1] bus_mux:inst28|alu_dr[0]~1372 } "NODE_NAME" } "" } } { "bus_mux.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/bus_mux.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.873 ns) + CELL(0.366 ns) 12.965 ns bus_mux:inst28\|alu_dr\[0\]~1373 10 COMB LAB_X26_Y14 1 " "Info: 10: + IC(1.873 ns) + CELL(0.366 ns) = 12.965 ns; Loc. = LAB_X26_Y14; Fanout = 1; COMB Node = 'bus_mux:inst28\|alu_dr\[0\]~1373'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "2.239 ns" { bus_mux:inst28|alu_dr[0]~1372 bus_mux:inst28|alu_dr[0]~1373 } "NODE_NAME" } "" } } { "bus_mux.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/bus_mux.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.206 ns) 13.776 ns bus_mux:inst28\|alu_dr\[0\]~1374 11 COMB LAB_X26_Y14 1 " "Info: 11: + IC(0.605 ns) + CELL(0.206 ns) = 13.776 ns; Loc. = LAB_X26_Y14; Fanout = 1; COMB Node = 'bus_mux:inst28\|alu_dr\[0\]~1374'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "0.811 ns" { bus_mux:inst28|alu_dr[0]~1373 bus_mux:inst28|alu_dr[0]~1374 } "NODE_NAME" } "" } } { "bus_mux.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/bus_mux.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.366 ns) 14.583 ns bus_mux:inst28\|alu_dr\[0\]~1377 12 COMB LAB_X26_Y14 1 " "Info: 12: + IC(0.441 ns) + CELL(0.366 ns) = 14.583 ns; Loc. = LAB_X26_Y14; Fanout = 1; COMB Node = 'bus_mux:inst28\|alu_dr\[0\]~1377'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "0.807 ns" { bus_mux:inst28|alu_dr[0]~1374 bus_mux:inst28|alu_dr[0]~1377 } "NODE_NAME" } "" } } { "bus_mux.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/bus_mux.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.295 ns) + CELL(0.624 ns) 16.502 ns alu:inst\|add~3750 13 COMB LAB_X22_Y18 1 " "Info: 13: + IC(1.295 ns) + CELL(0.624 ns) = 16.502 ns; Loc. = LAB_X22_Y18; Fanout = 1; COMB Node = 'alu:inst\|add~3750'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "1.919 ns" { bus_mux:inst28|alu_dr[0]~1377 alu:inst|add~3750 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.160 ns) + CELL(0.651 ns) 17.313 ns alu:inst\|add~3751 14 COMB LAB_X22_Y18 10 " "Info: 14: + IC(0.160 ns) + CELL(0.651 ns) = 17.313 ns; Loc. = LAB_X22_Y18; Fanout = 10; COMB Node = 'alu:inst\|add~3751'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "0.811 ns" { alu:inst|add~3750 alu:inst|add~3751 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.317 ns) + CELL(0.596 ns) 19.226 ns alu:inst\|add~3790 15 COMB LAB_X21_Y19 2 " "Info: 15: + IC(1.317 ns) + CELL(0.596 ns) = 19.226 ns; Loc. = LAB_X21_Y19; Fanout = 2; COMB Node = 'alu:inst\|add~3790'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "1.913 ns" { alu:inst|add~3751 alu:inst|add~3790 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 19.387 ns alu:inst\|add~3792 16 COMB LAB_X21_Y19 2 " "Info: 16: + IC(0.000 ns) + CELL(0.161 ns) = 19.387 ns; Loc. = LAB_X21_Y19; Fanout = 2; COMB Node = 'alu:inst\|add~3792'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "0.161 ns" { alu:inst|add~3790 alu:inst|add~3792 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 19.548 ns alu:inst\|add~3794 17 COMB LAB_X21_Y19 2 " "Info: 17: + IC(0.000 ns) + CELL(0.161 ns) = 19.548 ns; Loc. = LAB_X21_Y19; Fanout = 2; COMB Node = 'alu:inst\|add~3794'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "0.161 ns" { alu:inst|add~3792 alu:inst|add~3794 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 19.709 ns alu:inst\|add~3796 18 COMB LAB_X21_Y19 2 " "Info: 18: + IC(0.000 ns) + CELL(0.161 ns) = 19.709 ns; Loc. = LAB_X21_Y19; Fanout = 2; COMB Node = 'alu:inst\|add~3796'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "0.161 ns" { alu:inst|add~3794 alu:inst|add~3796 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 19.870 ns alu:inst\|add~3798 19 COMB LAB_X21_Y19 2 " "Info: 19: + IC(0.000 ns) + CELL(0.161 ns) = 19.870 ns; Loc. = LAB_X21_Y19; Fanout = 2; COMB Node = 'alu:inst\|add~3798'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "0.161 ns" { alu:inst|add~3796 alu:inst|add~3798 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 20.031 ns alu:inst\|add~3800 20 COMB LAB_X21_Y19 2 " "Info: 20: + IC(0.000 ns) + CELL(0.161 ns) = 20.031 ns; Loc. = LAB_X21_Y19; Fanout = 2; COMB Node = 'alu:inst\|add~3800'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "0.161 ns" { alu:inst|add~3798 alu:inst|add~3800 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 20.192 ns alu:inst\|add~3802 21 COMB LAB_X21_Y19 2 " "Info: 21: + IC(0.000 ns) + CELL(0.161 ns) = 20.192 ns; Loc. = LAB_X21_Y19; Fanout = 2; COMB Node = 'alu:inst\|add~3802'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "0.161 ns" { alu:inst|add~3800 alu:inst|add~3802 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 20.353 ns alu:inst\|add~3804 22 COMB LAB_X21_Y19 2 " "Info: 22: + IC(0.000 ns) + CELL(0.161 ns) = 20.353 ns; Loc. = LAB_X21_Y19; Fanout = 2; COMB Node = 'alu:inst\|add~3804'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "0.161 ns" { alu:inst|add~3802 alu:inst|add~3804 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 20.514 ns alu:inst\|add~3806 23 COMB LAB_X21_Y19 2 " "Info: 23: + IC(0.000 ns) + CELL(0.161 ns) = 20.514 ns; Loc. = LAB_X21_Y19; Fanout = 2; COMB Node = 'alu:inst\|add~3806'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "0.161 ns" { alu:inst|add~3804 alu:inst|add~3806 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 20.675 ns alu:inst\|add~3808 24 COMB LAB_X21_Y19 2 " "Info: 24: + IC(0.000 ns) + CELL(0.161 ns) = 20.675 ns; Loc. = LAB_X21_Y19; Fanout = 2; COMB Node = 'alu:inst\|add~3808'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "0.161 ns" { alu:inst|add~3806 alu:inst|add~3808 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 20.836 ns alu:inst\|add~3810 25 COMB LAB_X21_Y19 2 " "Info: 25: + IC(0.000 ns) + CELL(0.161 ns) = 20.836 ns; Loc. = LAB_X21_Y19; Fanout = 2; COMB Node = 'alu:inst\|add~3810'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "0.161 ns" { alu:inst|add~3808 alu:inst|add~3810 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 20.997 ns alu:inst\|add~3812 26 COMB LAB_X21_Y19 2 " "Info: 26: + IC(0.000 ns) + CELL(0.161 ns) = 20.997 ns; Loc. = LAB_X21_Y19; Fanout = 2; COMB Node = 'alu:inst\|add~3812'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "0.161 ns" { alu:inst|add~3810 alu:inst|add~3812 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 21.158 ns alu:inst\|add~3814 27 COMB LAB_X21_Y19 2 " "Info: 27: + IC(0.000 ns) + CELL(0.161 ns) = 21.158 ns; Loc. = LAB_X21_Y19; Fanout = 2; COMB Node = 'alu:inst\|add~3814'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "0.161 ns" { alu:inst|add~3812 alu:inst|add~3814 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 21.319 ns alu:inst\|add~3816 28 COMB LAB_X21_Y19 2 " "Info: 28: + IC(0.000 ns) + CELL(0.161 ns) = 21.319 ns; Loc. = LAB_X21_Y19; Fanout = 2; COMB Node = 'alu:inst\|add~3816'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "0.161 ns" { alu:inst|add~3814 alu:inst|add~3816 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 21.825 ns alu:inst\|add~3817 29 COMB LAB_X21_Y19 1 " "Info: 29: + IC(0.000 ns) + CELL(0.506 ns) = 21.825 ns; Loc. = LAB_X21_Y19; Fanout = 1; COMB Node = 'alu:inst\|add~3817'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "0.506 ns" { alu:inst|add~3816 alu:inst|add~3817 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.290 ns) + CELL(0.621 ns) 23.736 ns alu:inst\|LessThan~447 30 COMB LAB_X21_Y20 1 " "Info: 30: + IC(1.290 ns) + CELL(0.621 ns) = 23.736 ns; Loc. = LAB_X21_Y20; Fanout = 1; COMB Node = 'alu:inst\|LessThan~447'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "1.911 ns" { alu:inst|add~3817 alu:inst|LessThan~447 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 24.242 ns alu:inst\|LessThan~448 31 COMB LAB_X21_Y20 1 " "Info: 31: + IC(0.000 ns) + CELL(0.506 ns) = 24.242 ns; Loc. = LAB_X21_Y20; Fanout = 1; COMB Node = 'alu:inst\|LessThan~448'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "0.506 ns" { alu:inst|LessThan~447 alu:inst|LessThan~448 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.884 ns) + CELL(0.650 ns) 25.776 ns flag_reg:inst2\|Mux~868 32 COMB LAB_X20_Y18 1 " "Info: 32: + IC(0.884 ns) + CELL(0.650 ns) = 25.776 ns; Loc. = LAB_X20_Y18; Fanout = 1; COMB Node = 'flag_reg:inst2\|Mux~868'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "1.534 ns" { alu:inst|LessThan~448 flag_reg:inst2|Mux~868 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.114 ns) + CELL(0.206 ns) 28.096 ns flag_reg:inst2\|Mux~869 33 COMB LAB_X24_Y11 1 " "Info: 33: + IC(2.114 ns) + CELL(0.206 ns) = 28.096 ns; Loc. = LAB_X24_Y11; Fanout = 1; COMB Node = 'flag_reg:inst2\|Mux~869'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "2.320 ns" { flag_reg:inst2|Mux~868 flag_reg:inst2|Mux~869 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 28.204 ns flag_reg:inst2\|flag_c 34 REG LAB_X24_Y11 5 " "Info: 34: + IC(0.000 ns) + CELL(0.108 ns) = 28.204 ns; Loc. = LAB_X24_Y11; Fanout = 5; REG Node = 'flag_reg:inst2\|flag_c'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "0.108 ns" { flag_reg:inst2|Mux~869 flag_reg:inst2|flag_c } "NODE_NAME" } "" } } { "flag_reg.vhd" "" { Text "D:/cpu_zhao/设计与实践/cpu程序/flag_reg.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.694 ns ( 37.92 % ) " "Info: Total cell delay = 10.694 ns ( 37.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "17.510 ns ( 62.08 % ) " "Info: Total interconnect delay = 17.510 ns ( 62.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "28.204 ns" { ir:inst7|q[8] controller:inst8|Mux~38240 controller:inst8|Mux~38241 controller:inst8|Mux~38242 controller:inst8|Mux~38243 controller:inst8|Mux~38300 controller:inst8|Mux~38300clkctrl controller:inst8|dest_reg[1] bus_mux:inst28|alu_dr[0]~1372 bus_mux:inst28|alu_dr[0]~1373 bus_mux:inst28|alu_dr[0]~1374 bus_mux:inst28|alu_dr[0]~1377 alu:inst|add~3750 alu:inst|add~3751 alu:inst|add~3790 alu:inst|add~3792 alu:inst|add~3794 alu:inst|add~3796 alu:inst|add~3798 alu:inst|add~3800 alu:inst|add~3802 alu:inst|add~3804 alu:inst|add~3806 alu:inst|add~3808 alu:inst|add~3810 alu:inst|add~3812 alu:inst|add~3814 alu:inst|add~3816 alu:inst|add~3817 alu:inst|LessThan~447 alu:inst|LessThan~448 flag_reg:inst2|Mux~868 flag_reg:inst2|Mux~869 flag_reg:inst2|flag_c } "NODE_NAME" } "" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 11 " "Info: Average interconnect usage is 3% of the available device resources. Peak interconnect usage is 11%" {  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources. Peak interconnect usage is %2!d!%%" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Info: Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0}
{ "Warning" "WDAT_PRELIMINARY_TIMING" "EP2C20Q240C8 " "Warning: Timing characteristics of device EP2C20Q240C8 are preliminary" {  } {  } 0 0 "Timing characteristics of device %1!s! are preliminary" 0 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "69 " "Warning: Found 69 output pins without output pin load capacitance assignment" { { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "wr 0 " "Warning: Pin \"wr\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "c 0 " "Warning: Pin \"c\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "z 0 " "Warning: Pin \"z\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "v 0 " "Warning: Pin \"v\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "s 0 " "Warning: Pin \"s\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "address_bus\[15\] 0 " "Warning: Pin \"address_bus\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "address_bus\[14\] 0 " "Warning: Pin \"address_bus\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "address_bus\[13\] 0 " "Warning: Pin \"address_bus\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "address_bus\[12\] 0 " "Warning: Pin \"address_bus\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "address_bus\[11\] 0 " "Warning: Pin \"address_bus\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "address_bus\[10\] 0 " "Warning: Pin \"address_bus\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "address_bus\[9\] 0 " "Warning: Pin \"address_bus\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "address_bus\[8\] 0 " "Warning: Pin \"address_bus\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "address_bus\[7\] 0 " "Warning: Pin \"address_bus\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "address_bus\[6\] 0 " "Warning: Pin \"address_bus\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "address_bus\[5\] 0 " "Warning: Pin \"address_bus\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "address_bus\[4\] 0 " "Warning: Pin \"address_bus\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "address_bus\[3\] 0 " "Warning: Pin \"address_bus\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "address_bus\[2\] 0 " "Warning: Pin \"address_bus\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "address_bus\[1\] 0 " "Warning: Pin \"address_bus\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "address_bus\[0\] 0 " "Warning: Pin \"address_bus\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg3\[15\] 0 " "Warning: Pin \"reg3\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg3\[14\] 0 " "Warning: Pin \"reg3\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg3\[13\] 0 " "Warning: Pin \"reg3\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg3\[12\] 0 " "Warning: Pin \"reg3\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg3\[11\] 0 " "Warning: Pin \"reg3\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg3\[10\] 0 " "Warning: Pin \"reg3\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg3\[9\] 0 " "Warning: Pin \"reg3\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg3\[8\] 0 " "Warning: Pin \"reg3\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg3\[7\] 0 " "Warning: Pin \"reg3\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg3\[6\] 0 " "Warning: Pin \"reg3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg3\[5\] 0 " "Warning: Pin \"reg3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg3\[4\] 0 " "Warning: Pin \"reg3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg3\[3\] 0 " "Warning: Pin \"reg3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg3\[2\] 0 " "Warning: Pin \"reg3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg3\[1\] 0 " "Warning: Pin \"reg3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg3\[0\] 0 " "Warning: Pin \"reg3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_data\[15\] 0 " "Warning: Pin \"reg_data\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_data\[14\] 0 " "Warning: Pin \"reg_data\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_data\[13\] 0 " "Warning: Pin \"reg_data\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_data\[12\] 0 " "Warning: Pin \"reg_data\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_data\[11\] 0 " "Warning: Pin \"reg_data\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_data\[10\] 0 " "Warning: Pin \"reg_data\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_data\[9\] 0 " "Warning: Pin \"reg_data\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_data\[8\] 0 " "Warning: Pin \"reg_data\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_data\[7\] 0 " "Warning: Pin \"reg_data\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_data\[6\] 0 " "Warning: Pin \"reg_data\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_data\[5\] 0 " "Warning: Pin \"reg_data\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_data\[4\] 0 " "Warning: Pin \"reg_data\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_data\[3\] 0 " "Warning: Pin \"reg_data\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_data\[2\] 0 " "Warning: Pin \"reg_data\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_data\[1\] 0 " "Warning: Pin \"reg_data\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_data\[0\] 0 " "Warning: Pin \"reg_data\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_bus\[15\] 0 " "Warning: Pin \"data_bus\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_bus\[14\] 0 " "Warning: Pin \"data_bus\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_bus\[13\] 0 " "Warning: Pin \"data_bus\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_bus\[12\] 0 " "Warning: Pin \"data_bus\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_bus\[11\] 0 " "Warning: Pin \"data_bus\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_bus\[10\] 0 " "Warning: Pin \"data_bus\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_bus\[9\] 0 " "Warning: Pin \"data_bus\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_bus\[8\] 0 " "Warning: Pin \"data_bus\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_bus\[7\] 0 " "Warning: Pin \"data_bus\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_bus\[6\] 0 " "Warning: Pin \"data_bus\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_bus\[5\] 0 " "Warning: Pin \"data_bus\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_bus\[4\] 0 " "Warning: Pin \"data_bus\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_bus\[3\] 0 " "Warning: Pin \"data_bus\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_bus\[2\] 0 " "Warning: Pin \"data_bus\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_bus\[1\] 0 " "Warning: Pin \"data_bus\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_bus\[0\] 0 " "Warning: Pin \"data_bus\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0}
{ "Info" "IFSAC_FSAC_ALL_OUTPUT_ENABLE_GROUPS" "" "Info: Following groups of pins have the same output enable" { { "Info" "IFSAC_FSAC_SAME_OUTPUT_ENABLE_GROUP" "controller:inst8\|wr (inverted) " "Info: Following pins have the same output enable: controller:inst8\|wr (inverted)" { { "Info" "IFSAC_FSAC_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional data_bus\[15\] LVTTL " "Info: Type bidirectional pin data_bus\[15\] uses the LVTTL I/O standard" {  } { { "cpu0.bdf" "" { Schematic "D:/cpu_zhao/设计与实践/cpu程序/cpu0.bdf" { { -312 672 688 -136 "data_bus\[15..0\]" "" } } } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "data_bus\[15\]" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "" { data_bus[15] } "NODE_NAME" } "" } } { "D:/cpu_zhao/设计与实践/cpu程序/cpu0.fld" "" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/cpu0.fld" "" "" { data_bus[15] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0} { "Info" "IFSAC_FSAC_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional data_bus\[14\] LVTTL " "Info: Type bidirectional pin data_bus\[14\] uses the LVTTL I/O standard" {  } { { "cpu0.bdf" "" { Schematic "D:/cpu_zhao/设计与实践/cpu程序/cpu0.bdf" { { -312 672 688 -136 "data_bus\[15..0\]" "" } } } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "data_bus\[14\]" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "" { data_bus[14] } "NODE_NAME" } "" } } { "D:/cpu_zhao/设计与实践/cpu程序/cpu0.fld" "" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/cpu0.fld" "" "" { data_bus[14] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0} { "Info" "IFSAC_FSAC_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional data_bus\[13\] LVTTL " "Info: Type bidirectional pin data_bus\[13\] uses the LVTTL I/O standard" {  } { { "cpu0.bdf" "" { Schematic "D:/cpu_zhao/设计与实践/cpu程序/cpu0.bdf" { { -312 672 688 -136 "data_bus\[15..0\]" "" } } } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "data_bus\[13\]" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "" { data_bus[13] } "NODE_NAME" } "" } } { "D:/cpu_zhao/设计与实践/cpu程序/cpu0.fld" "" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/cpu0.fld" "" "" { data_bus[13] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0} { "Info" "IFSAC_FSAC_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional data_bus\[12\] LVTTL " "Info: Type bidirectional pin data_bus\[12\] uses the LVTTL I/O standard" {  } { { "cpu0.bdf" "" { Schematic "D:/cpu_zhao/设计与实践/cpu程序/cpu0.bdf" { { -312 672 688 -136 "data_bus\[15..0\]" "" } } } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "data_bus\[12\]" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "" { data_bus[12] } "NODE_NAME" } "" } } { "D:/cpu_zhao/设计与实践/cpu程序/cpu0.fld" "" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/cpu0.fld" "" "" { data_bus[12] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0} { "Info" "IFSAC_FSAC_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional data_bus\[11\] LVTTL " "Info: Type bidirectional pin data_bus\[11\] uses the LVTTL I/O standard" {  } { { "cpu0.bdf" "" { Schematic "D:/cpu_zhao/设计与实践/cpu程序/cpu0.bdf" { { -312 672 688 -136 "data_bus\[15..0\]" "" } } } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "data_bus\[11\]" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "" { data_bus[11] } "NODE_NAME" } "" } } { "D:/cpu_zhao/设计与实践/cpu程序/cpu0.fld" "" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/cpu0.fld" "" "" { data_bus[11] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0} { "Info" "IFSAC_FSAC_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional data_bus\[10\] LVTTL " "Info: Type bidirectional pin data_bus\[10\] uses the LVTTL I/O standard" {  } { { "cpu0.bdf" "" { Schematic "D:/cpu_zhao/设计与实践/cpu程序/cpu0.bdf" { { -312 672 688 -136 "data_bus\[15..0\]" "" } } } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "data_bus\[10\]" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "" { data_bus[10] } "NODE_NAME" } "" } } { "D:/cpu_zhao/设计与实践/cpu程序/cpu0.fld" "" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/cpu0.fld" "" "" { data_bus[10] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0} { "Info" "IFSAC_FSAC_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional data_bus\[9\] LVTTL " "Info: Type bidirectional pin data_bus\[9\] uses the LVTTL I/O standard" {  } { { "cpu0.bdf" "" { Schematic "D:/cpu_zhao/设计与实践/cpu程序/cpu0.bdf" { { -312 672 688 -136 "data_bus\[15..0\]" "" } } } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "data_bus\[9\]" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "" { data_bus[9] } "NODE_NAME" } "" } } { "D:/cpu_zhao/设计与实践/cpu程序/cpu0.fld" "" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/cpu0.fld" "" "" { data_bus[9] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0} { "Info" "IFSAC_FSAC_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional data_bus\[8\] LVTTL " "Info: Type bidirectional pin data_bus\[8\] uses the LVTTL I/O standard" {  } { { "cpu0.bdf" "" { Schematic "D:/cpu_zhao/设计与实践/cpu程序/cpu0.bdf" { { -312 672 688 -136 "data_bus\[15..0\]" "" } } } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "data_bus\[8\]" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "" { data_bus[8] } "NODE_NAME" } "" } } { "D:/cpu_zhao/设计与实践/cpu程序/cpu0.fld" "" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/cpu0.fld" "" "" { data_bus[8] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0} { "Info" "IFSAC_FSAC_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional data_bus\[7\] LVTTL " "Info: Type bidirectional pin data_bus\[7\] uses the LVTTL I/O standard" {  } { { "cpu0.bdf" "" { Schematic "D:/cpu_zhao/设计与实践/cpu程序/cpu0.bdf" { { -312 672 688 -136 "data_bus\[15..0\]" "" } } } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "data_bus\[7\]" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "" { data_bus[7] } "NODE_NAME" } "" } } { "D:/cpu_zhao/设计与实践/cpu程序/cpu0.fld" "" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/cpu0.fld" "" "" { data_bus[7] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0} { "Info" "IFSAC_FSAC_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional data_bus\[6\] LVTTL " "Info: Type bidirectional pin data_bus\[6\] uses the LVTTL I/O standard" {  } { { "cpu0.bdf" "" { Schematic "D:/cpu_zhao/设计与实践/cpu程序/cpu0.bdf" { { -312 672 688 -136 "data_bus\[15..0\]" "" } } } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "data_bus\[6\]" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "" { data_bus[6] } "NODE_NAME" } "" } } { "D:/cpu_zhao/设计与实践/cpu程序/cpu0.fld" "" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/cpu0.fld" "" "" { data_bus[6] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0} { "Info" "IFSAC_FSAC_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional data_bus\[5\] LVTTL " "Info: Type bidirectional pin data_bus\[5\] uses the LVTTL I/O standard" {  } { { "cpu0.bdf" "" { Schematic "D:/cpu_zhao/设计与实践/cpu程序/cpu0.bdf" { { -312 672 688 -136 "data_bus\[15..0\]" "" } } } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "data_bus\[5\]" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "" { data_bus[5] } "NODE_NAME" } "" } } { "D:/cpu_zhao/设计与实践/cpu程序/cpu0.fld" "" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/cpu0.fld" "" "" { data_bus[5] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0} { "Info" "IFSAC_FSAC_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional data_bus\[4\] LVTTL " "Info: Type bidirectional pin data_bus\[4\] uses the LVTTL I/O standard" {  } { { "cpu0.bdf" "" { Schematic "D:/cpu_zhao/设计与实践/cpu程序/cpu0.bdf" { { -312 672 688 -136 "data_bus\[15..0\]" "" } } } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "data_bus\[4\]" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "" { data_bus[4] } "NODE_NAME" } "" } } { "D:/cpu_zhao/设计与实践/cpu程序/cpu0.fld" "" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/cpu0.fld" "" "" { data_bus[4] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0} { "Info" "IFSAC_FSAC_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional data_bus\[3\] LVTTL " "Info: Type bidirectional pin data_bus\[3\] uses the LVTTL I/O standard" {  } { { "cpu0.bdf" "" { Schematic "D:/cpu_zhao/设计与实践/cpu程序/cpu0.bdf" { { -312 672 688 -136 "data_bus\[15..0\]" "" } } } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "data_bus\[3\]" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "" { data_bus[3] } "NODE_NAME" } "" } } { "D:/cpu_zhao/设计与实践/cpu程序/cpu0.fld" "" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/cpu0.fld" "" "" { data_bus[3] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0} { "Info" "IFSAC_FSAC_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional data_bus\[2\] LVTTL " "Info: Type bidirectional pin data_bus\[2\] uses the LVTTL I/O standard" {  } { { "cpu0.bdf" "" { Schematic "D:/cpu_zhao/设计与实践/cpu程序/cpu0.bdf" { { -312 672 688 -136 "data_bus\[15..0\]" "" } } } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "data_bus\[2\]" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "" { data_bus[2] } "NODE_NAME" } "" } } { "D:/cpu_zhao/设计与实践/cpu程序/cpu0.fld" "" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/cpu0.fld" "" "" { data_bus[2] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0} { "Info" "IFSAC_FSAC_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional data_bus\[1\] LVTTL " "Info: Type bidirectional pin data_bus\[1\] uses the LVTTL I/O standard" {  } { { "cpu0.bdf" "" { Schematic "D:/cpu_zhao/设计与实践/cpu程序/cpu0.bdf" { { -312 672 688 -136 "data_bus\[15..0\]" "" } } } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "data_bus\[1\]" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "" { data_bus[1] } "NODE_NAME" } "" } } { "D:/cpu_zhao/设计与实践/cpu程序/cpu0.fld" "" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/cpu0.fld" "" "" { data_bus[1] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0} { "Info" "IFSAC_FSAC_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional data_bus\[0\] LVTTL " "Info: Type bidirectional pin data_bus\[0\] uses the LVTTL I/O standard" {  } { { "cpu0.bdf" "" { Schematic "D:/cpu_zhao/设计与实践/cpu程序/cpu0.bdf" { { -312 672 688 -136 "data_bus\[15..0\]" "" } } } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "data_bus\[0\]" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cpu0" "UNKNOWN" "V1" "D:/cpu_zhao/设计与实践/cpu程序/db/cpu0.quartus_db" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/" "" "" { data_bus[0] } "NODE_NAME" } "" } } { "D:/cpu_zhao/设计与实践/cpu程序/cpu0.fld" "" { Floorplan "D:/cpu_zhao/设计与实践/cpu程序/cpu0.fld" "" "" { data_bus[0] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0}  } {  } 0 0 "Following groups of pins have the same output enable" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 71 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 71 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 06 15:48:00 2011 " "Info: Processing ended: Mon Jun 06 15:48:00 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Info: Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
