#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Jun 18 15:43:29 2022
# Process ID: 20692
# Current directory: C:/Users/inias/Desktop/ap/j1s2/FPGA/VHDL/labo5/clock_divider/clock_divider.runs/synth_1
# Command line: vivado.exe -log clock_divider.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source clock_divider.tcl
# Log file: C:/Users/inias/Desktop/ap/j1s2/FPGA/VHDL/labo5/clock_divider/clock_divider.runs/synth_1/clock_divider.vds
# Journal file: C:/Users/inias/Desktop/ap/j1s2/FPGA/VHDL/labo5/clock_divider/clock_divider.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source clock_divider.tcl -notrace
