/* IBM_PROLOG_BEGIN_TAG                                                   */
/* This is an automatically generated prolog.                             */
/*                                                                        */
/* $Source: public/src/import/public/common/odyssey/registers/ody_scom_ody_t.H $ */
/*                                                                        */
/* OpenPOWER sbe Project                                                  */
/*                                                                        */
/* Contributors Listed Below - COPYRIGHT 2022,2023                        */
/* [+] International Business Machines Corp.                              */
/*                                                                        */
/*                                                                        */
/* Licensed under the Apache License, Version 2.0 (the "License");        */
/* you may not use this file except in compliance with the License.       */
/* You may obtain a copy of the License at                                */
/*                                                                        */
/*     http://www.apache.org/licenses/LICENSE-2.0                         */
/*                                                                        */
/* Unless required by applicable law or agreed to in writing, software    */
/* distributed under the License is distributed on an "AS IS" BASIS,      */
/* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or        */
/* implied. See the License for the specific language governing           */
/* permissions and limitations under the License.                         */
/*                                                                        */
/* IBM_PROLOG_END_TAG                                                     */
#pragma once
#include <stdint.h>

#ifndef __PPE_HCODE__
namespace scomt
{
namespace ody
{
#endif

static const uint64_t T_CFAM_FSI_W_FSI2PIB_CHIPID_RO = 0x1028ull;

static const uint32_t T_CFAM_FSI_W_FSI2PIB_CHIPID_CHIP_ID = 0;
static const uint32_t T_CFAM_FSI_W_FSI2PIB_CHIPID_CHIP_ID_LEN = 20;


static const uint64_t T_CFAM_FSI_W_FSI2PIB_COMMAND_REGISTER_RW = 0x1008ull;

static const uint32_t T_CFAM_FSI_W_FSI2PIB_COMMAND_REGISTER_CMD_REG = 0;
static const uint32_t T_CFAM_FSI_W_FSI2PIB_COMMAND_REGISTER_CMD_REG_LEN = 32;


static const uint64_t T_CFAM_FSI_W_FSI2PIB_COMPLEMENT_MASK_RW = 0x1030ull;

static const uint32_t T_CFAM_FSI_W_FSI2PIB_COMPLEMENT_MASK_COMPLEMENT_MASK_REG = 0;
static const uint32_t T_CFAM_FSI_W_FSI2PIB_COMPLEMENT_MASK_COMPLEMENT_MASK_REG_LEN = 32;


static const uint64_t T_CFAM_FSI_W_FSI2PIB_DATA_REGISTER_0_RW = 0x1000ull;

static const uint32_t T_CFAM_FSI_W_FSI2PIB_DATA_REGISTER_0_DATA_REG_0 = 0;
static const uint32_t T_CFAM_FSI_W_FSI2PIB_DATA_REGISTER_0_DATA_REG_0_LEN = 32;


static const uint64_t T_CFAM_FSI_W_FSI2PIB_DATA_REGISTER_1_RW = 0x1004ull;

static const uint32_t T_CFAM_FSI_W_FSI2PIB_DATA_REGISTER_1_DATA_REG_1 = 0;
static const uint32_t T_CFAM_FSI_W_FSI2PIB_DATA_REGISTER_1_DATA_REG_1_LEN = 32;


static const uint64_t T_CFAM_FSI_W_FSI2PIB_FSISCRPD1_RW = 0x1404ull;

static const uint32_t T_CFAM_FSI_W_FSI2PIB_FSISCRPD1_FSI_SCRATCH_PAD1 = 0;
static const uint32_t T_CFAM_FSI_W_FSI2PIB_FSISCRPD1_FSI_SCRATCH_PAD1_LEN = 32;


static const uint64_t T_CFAM_FSI_W_FSI2PIB_FSISCRPD2_RW = 0x1408ull;

static const uint32_t T_CFAM_FSI_W_FSI2PIB_FSISCRPD2_FSI_SCRATCH_PAD2 = 0;
static const uint32_t T_CFAM_FSI_W_FSI2PIB_FSISCRPD2_FSI_SCRATCH_PAD2_LEN = 32;


static const uint64_t T_CFAM_FSI_W_FSI2PIB_FSISCRPD3_RW = 0x140Cull;

static const uint32_t T_CFAM_FSI_W_FSI2PIB_FSISCRPD3_FSI_SCRATCH_PAD3 = 0;
static const uint32_t T_CFAM_FSI_W_FSI2PIB_FSISCRPD3_FSI_SCRATCH_PAD3_LEN = 32;


static const uint64_t T_CFAM_FSI_W_FSI2PIB_INTERRUPT_RO = 0x102Cull;

static const uint32_t T_CFAM_FSI_W_FSI2PIB_INTERRUPT_INTERRUPT_STATUS_REG = 0;
static const uint32_t T_CFAM_FSI_W_FSI2PIB_INTERRUPT_INTERRUPT_STATUS_REG_LEN = 32;


static const uint64_t T_CFAM_FSI_W_FSI2PIB_RESET_WO_1P = 0x1018ull;

static const uint32_t T_CFAM_FSI_W_FSI2PIB_RESET_RESET = 0;


static const uint64_t T_CFAM_FSI_W_FSI2PIB_SCPSIZE_RO = 0x1400ull;

static const uint32_t T_CFAM_FSI_W_FSI2PIB_SCPSIZE_SCR0_RD_DATA = 0;
static const uint32_t T_CFAM_FSI_W_FSI2PIB_SCPSIZE_SCR0_RD_DATA_LEN = 32;


static const uint64_t T_CFAM_FSI_W_FSI2PIB_SET_PIB_RESET_WO_1P = 0x101Cull;

static const uint32_t T_CFAM_FSI_W_FSI2PIB_SET_PIB_RESET_SET_PIB_RESET = 0;


static const uint64_t T_CFAM_FSI_W_FSI2PIB_STATUS_RO = 0x101Cull;

static const uint32_t T_CFAM_FSI_W_FSI2PIB_STATUS_ANY_ERROR = 0;
static const uint32_t T_CFAM_FSI_W_FSI2PIB_STATUS_SYSTEM_CHECKSTOP = 1;
static const uint32_t T_CFAM_FSI_W_FSI2PIB_STATUS_SPECIAL_ATTENTION = 2;
static const uint32_t T_CFAM_FSI_W_FSI2PIB_STATUS_RECOVERABLE_ERROR = 3;
static const uint32_t T_CFAM_FSI_W_FSI2PIB_STATUS_CHIPLET_INTERRUPT_FROM_HOST = 4;
static const uint32_t T_CFAM_FSI_W_FSI2PIB_STATUS_PARITY_CHECK = 5;
static const uint32_t T_CFAM_FSI_W_FSI2PIB_STATUS_POWER_MANAGEMENT_INTERRUPT = 6;
static const uint32_t T_CFAM_FSI_W_FSI2PIB_STATUS_PROTECTION_CHECK = 7;
static const uint32_t T_CFAM_FSI_W_FSI2PIB_STATUS_RESERVED_8 = 8;
static const uint32_t T_CFAM_FSI_W_FSI2PIB_STATUS_RESERVED_9 = 9;
static const uint32_t T_CFAM_FSI_W_FSI2PIB_STATUS_IDLE_INDICATION = 10;
static const uint32_t T_CFAM_FSI_W_FSI2PIB_STATUS_PIB_ABORT = 11;
static const uint32_t T_CFAM_FSI_W_FSI2PIB_STATUS_TP_TPFSI_RCS_ERROR_STATUS_DC = 12;
static const uint32_t T_CFAM_FSI_W_FSI2PIB_STATUS_TP_TPFSI_RCS_ERROR_STATUS_DC_LEN = 4;
static const uint32_t T_CFAM_FSI_W_FSI2PIB_STATUS_VDD_NEST_OBSERVE = 16;
static const uint32_t T_CFAM_FSI_W_FSI2PIB_STATUS_PIB_ERROR_CODE = 17;
static const uint32_t T_CFAM_FSI_W_FSI2PIB_STATUS_PIB_ERROR_CODE_LEN = 3;
static const uint32_t T_CFAM_FSI_W_FSI2PIB_STATUS_TP_TPFSI_PLL_LOCK_0_DC = 20;
static const uint32_t T_CFAM_FSI_W_FSI2PIB_STATUS_TP_TPFSI_PLL_LOCK_1_DC = 21;
static const uint32_t T_CFAM_FSI_W_FSI2PIB_STATUS_TP_TPFSI_PLL_LOCK_2_DC = 22;
static const uint32_t T_CFAM_FSI_W_FSI2PIB_STATUS_TP_TPFSI_PLL_LOCK_3_DC = 23;
static const uint32_t T_CFAM_FSI_W_FSI2PIB_STATUS_TP_TPFSI_PLL_LOCK_4_DC = 24;
static const uint32_t T_CFAM_FSI_W_FSI2PIB_STATUS_TP_TPFSI_PLL_LOCK_5_DC = 25;
static const uint32_t T_CFAM_FSI_W_FSI2PIB_STATUS_TP_TPFSI_PLL_LOCK_6_DC = 26;
static const uint32_t T_CFAM_FSI_W_FSI2PIB_STATUS_TP_TPFSI_PLL_LOCK_7_DC = 27;
static const uint32_t T_CFAM_FSI_W_FSI2PIB_STATUS_INTERRUPT_CONDITION_PENDING = 28;
static const uint32_t T_CFAM_FSI_W_FSI2PIB_STATUS_INTERRUPT_ENABLED = 29;
static const uint32_t T_CFAM_FSI_W_FSI2PIB_STATUS_SELFBOOT_ENGINE_ATTENTION = 30;
static const uint32_t T_CFAM_FSI_W_FSI2PIB_STATUS_RESERVED_31 = 31;


static const uint64_t T_CFAM_FSI_W_FSI2PIB_TRUE_MASK_RW = 0x1034ull;

static const uint32_t T_CFAM_FSI_W_FSI2PIB_TRUE_MASK_TRUE_MASK_REG = 0;
static const uint32_t T_CFAM_FSI_W_FSI2PIB_TRUE_MASK_TRUE_MASK_REG_LEN = 32;


static const uint64_t T_CFAM_FSI_W_SBE_FIFO_FSB_DNFIFO_DATA_OUT_RO = 0x2440ull;

static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_DNFIFO_DATA_OUT_DNFIFO_DATA_OUT_PORT = 0;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_DNFIFO_DATA_OUT_DNFIFO_DATA_OUT_PORT_LEN = 32;


static const uint64_t T_CFAM_FSI_W_SBE_FIFO_FSB_DOWNFIFO_ACK_EOT_WO = 0x2454ull;

static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_DOWNFIFO_ACK_EOT_DNFIFO_ACK_EOT = 0;


static const uint64_t T_CFAM_FSI_W_SBE_FIFO_FSB_DOWNFIFO_DATA_IN = 0xB0010ull;

static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_DOWNFIFO_DATA_IN_DNFIFO_DATA_IN_PORT = 0;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_DOWNFIFO_DATA_IN_DNFIFO_DATA_IN_PORT_LEN = 32;


static const uint64_t T_CFAM_FSI_W_SBE_FIFO_FSB_DOWNFIFO_MTC_RW = 0xB0016ull;

static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_DOWNFIFO_MTC_DNFIFO_MCT = 0;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_DOWNFIFO_MTC_DNFIFO_MCT_LEN = 32;


static const uint64_t T_CFAM_FSI_W_SBE_FIFO_FSB_DOWNFIFO_REQ_RESET = 0xB0013ull;

static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_DOWNFIFO_REQ_RESET_DNFIFO_REQ_RESET = 0;


static const uint64_t T_CFAM_FSI_W_SBE_FIFO_FSB_DOWNFIFO_RESET_WO = 0x2450ull;

static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_DOWNFIFO_RESET_DNFIFO_RESET = 0;


static const uint64_t T_CFAM_FSI_W_SBE_FIFO_FSB_DOWNFIFO_SIG_EOT = 0xB0012ull;

static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_DOWNFIFO_SIG_EOT_DNFIFO_SIGNAL_EOT = 0;


static const uint64_t T_CFAM_FSI_W_SBE_FIFO_FSB_DOWNFIFO_STATUS_RO = 0xB0011ull;

static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_DOWNFIFO_STATUS_STATUS_DATA_OUT_PARITY = 2;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_DOWNFIFO_STATUS_STATUS_REQ_RESET_FR_SBE = 6;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_DOWNFIFO_STATUS_STATUS_REQ_RESET_FR_SP = 7;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_DOWNFIFO_STATUS_STATUS_DEQUEUED_EOT_FLAG = 8;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_DOWNFIFO_STATUS_MTC_REACHES_VALUE_OF_ZERO = 9;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_DOWNFIFO_STATUS_STATUS_FIFO_FULL = 10;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_DOWNFIFO_STATUS_STATUS_FIFO_EMPTY = 11;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_DOWNFIFO_STATUS_STATUS_FIFO_ENTRY_COUNT = 12;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_DOWNFIFO_STATUS_STATUS_FIFO_ENTRY_COUNT_LEN = 4;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_DOWNFIFO_STATUS_STATUS_FIFO_VALID_FLAGS = 16;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_DOWNFIFO_STATUS_STATUS_FIFO_VALID_FLAGS_LEN = 8;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_DOWNFIFO_STATUS_STATUS_FIFO_EOT_FLAGS = 24;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_DOWNFIFO_STATUS_STATUS_FIFO_EOT_FLAGS_LEN = 8;


static const uint64_t T_CFAM_FSI_W_SBE_FIFO_FSB_HDNFIFO_DATA_OUT_RO = 0x24C0ull;

static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_HDNFIFO_DATA_OUT_HDNFIFO_DATA_OUT_PORT = 0;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_HDNFIFO_DATA_OUT_HDNFIFO_DATA_OUT_PORT_LEN = 32;


static const uint64_t T_CFAM_FSI_W_SBE_FIFO_FSB_HDOWNFIFO_ACK_EOT_WO = 0x24D4ull;

static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_HDOWNFIFO_ACK_EOT_HDNFIFO_ACK_EOT = 0;


static const uint64_t T_CFAM_FSI_W_SBE_FIFO_FSB_HDOWNFIFO_DATA_IN = 0xB0030ull;

static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_HDOWNFIFO_DATA_IN_HDNFIFO_DATA_IN_PORT = 0;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_HDOWNFIFO_DATA_IN_HDNFIFO_DATA_IN_PORT_LEN = 32;


static const uint64_t T_CFAM_FSI_W_SBE_FIFO_FSB_HDOWNFIFO_MTC_RW = 0xB0036ull;

static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_HDOWNFIFO_MTC_HDNFIFO_MCT = 0;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_HDOWNFIFO_MTC_HDNFIFO_MCT_LEN = 32;


static const uint64_t T_CFAM_FSI_W_SBE_FIFO_FSB_HDOWNFIFO_REQ_RESET = 0xB0033ull;

static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_HDOWNFIFO_REQ_RESET_HDNFIFO_REQ_RESET = 0;


static const uint64_t T_CFAM_FSI_W_SBE_FIFO_FSB_HDOWNFIFO_RESET_WO = 0x24D0ull;

static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_HDOWNFIFO_RESET_HDNFIFO_RESET = 0;


static const uint64_t T_CFAM_FSI_W_SBE_FIFO_FSB_HDOWNFIFO_SIG_EOT = 0xB0032ull;

static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_HDOWNFIFO_SIG_EOT_HDNFIFO_SIGNAL_EOT = 0;


static const uint64_t T_CFAM_FSI_W_SBE_FIFO_FSB_HDOWNFIFO_STATUS_RO = 0xB0031ull;

static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_HDOWNFIFO_STATUS_STATUS_DATA_OUT_PARITY = 2;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_HDOWNFIFO_STATUS_STATUS_REQ_RESET_FR_SBE = 6;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_HDOWNFIFO_STATUS_STATUS_REQ_RESET_FR_SP = 7;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_HDOWNFIFO_STATUS_STATUS_DEQUEUED_EOT_FLAG = 8;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_HDOWNFIFO_STATUS_MTC_REACHES_VALUE_OF_ZERO = 9;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_HDOWNFIFO_STATUS_STATUS_FIFO_FULL = 10;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_HDOWNFIFO_STATUS_STATUS_FIFO_EMPTY = 11;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_HDOWNFIFO_STATUS_STATUS_FIFO_ENTRY_COUNT = 12;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_HDOWNFIFO_STATUS_STATUS_FIFO_ENTRY_COUNT_LEN = 4;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_HDOWNFIFO_STATUS_STATUS_FIFO_VALID_FLAGS = 16;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_HDOWNFIFO_STATUS_STATUS_FIFO_VALID_FLAGS_LEN = 8;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_HDOWNFIFO_STATUS_STATUS_FIFO_EOT_FLAGS = 24;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_HDOWNFIFO_STATUS_STATUS_FIFO_EOT_FLAGS_LEN = 8;


static const uint64_t T_CFAM_FSI_W_SBE_FIFO_FSB_HUPFIFO_ACK_EOT = 0xB0025ull;

static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_HUPFIFO_ACK_EOT_HUPFIFO_ACK_EOT = 0;


static const uint64_t T_CFAM_FSI_W_SBE_FIFO_FSB_HUPFIFO_DATA_IN_WO = 0x2480ull;

static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_HUPFIFO_DATA_IN_HUPFIFO_DATA_IN_PORT = 0;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_HUPFIFO_DATA_IN_HUPFIFO_DATA_IN_PORT_LEN = 32;


static const uint64_t T_CFAM_FSI_W_SBE_FIFO_FSB_HUPFIFO_DATA_OUT = 0xB0020ull;

static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_HUPFIFO_DATA_OUT_HUPFIFO_DATA_OUT_PORT = 0;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_HUPFIFO_DATA_OUT_HUPFIFO_DATA_OUT_PORT_LEN = 32;


static const uint64_t T_CFAM_FSI_W_SBE_FIFO_FSB_HUPFIFO_REQ_RESET_WO = 0x248Cull;

static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_HUPFIFO_REQ_RESET_HUPFIFO_REQ_RESET = 0;


static const uint64_t T_CFAM_FSI_W_SBE_FIFO_FSB_HUPFIFO_RESET = 0xB0024ull;

static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_HUPFIFO_RESET_HUPFIFO_RESET = 0;


static const uint64_t T_CFAM_FSI_W_SBE_FIFO_FSB_HUPFIFO_SIG_EOT_WO = 0x2488ull;

static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_HUPFIFO_SIG_EOT_HUPFIFO_SIGNAL_EOT = 0;


static const uint64_t T_CFAM_FSI_W_SBE_FIFO_FSB_HUPFIFO_STATUS_RO = 0xB0021ull;

static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_HUPFIFO_STATUS_DATA_OUT_PARITY = 2;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_HUPFIFO_STATUS_REQ_RESET_FR_SP = 6;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_HUPFIFO_STATUS_REQ_RESET_FR_SBE = 7;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_HUPFIFO_STATUS_DEQUEUED_EOT_FLAG = 8;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_HUPFIFO_STATUS_FIFO_FULL = 10;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_HUPFIFO_STATUS_FIFO_EMPTY = 11;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_HUPFIFO_STATUS_FIFO_ENTRY_COUNT = 12;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_HUPFIFO_STATUS_FIFO_ENTRY_COUNT_LEN = 4;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_HUPFIFO_STATUS_FIFO_VALID_FLAGS = 16;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_HUPFIFO_STATUS_FIFO_VALID_FLAGS_LEN = 8;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_HUPFIFO_STATUS_FIFO_EOT_FLAGS = 24;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_HUPFIFO_STATUS_FIFO_EOT_FLAGS_LEN = 8;


static const uint64_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE1_ACK_EOT = 0xB0105ull;

static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE1_ACK_EOT_PIPE1_UPFIFO_ACK_EOT = 0;


static const uint64_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE1_DATA_IN = 0xB0110ull;

static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE1_DATA_IN_PIPE1_UPFIFO_DATA_IN_PORT = 0;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE1_DATA_IN_PIPE1_UPFIFO_DATA_IN_PORT_LEN = 32;


static const uint64_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE1_DATA_OUT = 0xB0100ull;

static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE1_DATA_OUT_PIPE1_UPFIFO_DATA_OUT_PORT = 0;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE1_DATA_OUT_PIPE1_UPFIFO_DATA_OUT_PORT_LEN = 32;


static const uint64_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE1_REQ_RESET = 0xB0113ull;

static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE1_REQ_RESET_PIPE1_UPFIFO_REQ_RESET = 0;


static const uint64_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE1_RESET = 0xB0104ull;

static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE1_RESET_PIPE1_UPFIFO_RESET = 0;


static const uint64_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE1_SIG_EOT = 0xB0112ull;

static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE1_SIG_EOT_PIPE1_UPFIFO_SIGNAL_EOT = 0;


static const uint64_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE1_STATUS = 0xB0101ull;

static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE1_STATUS_DATA_OUT_PARITY = 2;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE1_STATUS_REQ_RESET_FR_SP = 6;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE1_STATUS_DEQUEUED_EOT_FLAG = 8;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE1_STATUS_FIFO_FULL = 10;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE1_STATUS_FIFO_EMPTY = 11;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE1_STATUS_FIFO_ENTRY_COUNT = 12;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE1_STATUS_FIFO_ENTRY_COUNT_LEN = 4;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE1_STATUS_FIFO_VALID_FLAGS = 16;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE1_STATUS_FIFO_VALID_FLAGS_LEN = 8;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE1_STATUS_FIFO_EOT_FLAGS = 24;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE1_STATUS_FIFO_EOT_FLAGS_LEN = 8;


static const uint64_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE2_ACK_EOT = 0xB0205ull;

static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE2_ACK_EOT_PIPE2_UPFIFO_ACK_EOT = 0;


static const uint64_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE2_DATA_IN = 0xB0210ull;

static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE2_DATA_IN_PIPE2_UPFIFO_DATA_IN_PORT = 0;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE2_DATA_IN_PIPE2_UPFIFO_DATA_IN_PORT_LEN = 32;


static const uint64_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE2_DATA_OUT = 0xB0200ull;

static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE2_DATA_OUT_PIPE2_UPFIFO_DATA_OUT_PORT = 0;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE2_DATA_OUT_PIPE2_UPFIFO_DATA_OUT_PORT_LEN = 32;


static const uint64_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE2_REQ_RESET = 0xB0213ull;

static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE2_REQ_RESET_PIPE2_UPFIFO_REQ_RESET = 0;


static const uint64_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE2_RESET = 0xB0204ull;

static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE2_RESET_PIPE2_UPFIFO_RESET = 0;


static const uint64_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE2_SIG_EOT = 0xB0212ull;

static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE2_SIG_EOT_PIPE2_UPFIFO_SIGNAL_EOT = 0;


static const uint64_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE2_STATUS = 0xB0201ull;

static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE2_STATUS_DATA_OUT_PARITY = 2;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE2_STATUS_REQ_RESET_FR_SP = 6;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE2_STATUS_DEQUEUED_EOT_FLAG = 8;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE2_STATUS_FIFO_FULL = 10;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE2_STATUS_FIFO_EMPTY = 11;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE2_STATUS_FIFO_ENTRY_COUNT = 12;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE2_STATUS_FIFO_ENTRY_COUNT_LEN = 4;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE2_STATUS_FIFO_VALID_FLAGS = 16;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE2_STATUS_FIFO_VALID_FLAGS_LEN = 8;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE2_STATUS_FIFO_EOT_FLAGS = 24;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE2_STATUS_FIFO_EOT_FLAGS_LEN = 8;


static const uint64_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE3_ACK_EOT = 0xB0305ull;

static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE3_ACK_EOT_PIPE3_UPFIFO_ACK_EOT = 0;


static const uint64_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE3_DATA_IN = 0xB0310ull;

static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE3_DATA_IN_PIPE3_UPFIFO_DATA_IN_PORT = 0;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE3_DATA_IN_PIPE3_UPFIFO_DATA_IN_PORT_LEN = 32;


static const uint64_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE3_DATA_OUT = 0xB0300ull;

static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE3_DATA_OUT_PIPE3_UPFIFO_DATA_OUT_PORT = 0;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE3_DATA_OUT_PIPE3_UPFIFO_DATA_OUT_PORT_LEN = 32;


static const uint64_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE3_REQ_RESET = 0xB0313ull;

static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE3_REQ_RESET_PIPE3_UPFIFO_REQ_RESET = 0;


static const uint64_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE3_RESET = 0xB0304ull;

static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE3_RESET_PIPE3_UPFIFO_RESET = 0;


static const uint64_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE3_SIG_EOT = 0xB0312ull;

static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE3_SIG_EOT_PIPE3_UPFIFO_SIGNAL_EOT = 0;


static const uint64_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE3_STATUS = 0xB0301ull;

static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE3_STATUS_DATA_OUT_PARITY = 2;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE3_STATUS_REQ_RESET_FR_SP = 6;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE3_STATUS_DEQUEUED_EOT_FLAG = 8;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE3_STATUS_FIFO_FULL = 10;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE3_STATUS_FIFO_EMPTY = 11;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE3_STATUS_FIFO_ENTRY_COUNT = 12;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE3_STATUS_FIFO_ENTRY_COUNT_LEN = 4;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE3_STATUS_FIFO_VALID_FLAGS = 16;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE3_STATUS_FIFO_VALID_FLAGS_LEN = 8;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE3_STATUS_FIFO_EOT_FLAGS = 24;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE3_STATUS_FIFO_EOT_FLAGS_LEN = 8;


static const uint64_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE4_ACK_EOT = 0xB0405ull;

static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE4_ACK_EOT_PIPE4_UPFIFO_ACK_EOT = 0;


static const uint64_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE4_DATA_IN = 0xB0410ull;

static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE4_DATA_IN_PIPE4_UPFIFO_DATA_IN_PORT = 0;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE4_DATA_IN_PIPE4_UPFIFO_DATA_IN_PORT_LEN = 32;


static const uint64_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE4_DATA_OUT = 0xB0400ull;

static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE4_DATA_OUT_PIPE4_UPFIFO_DATA_OUT_PORT = 0;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE4_DATA_OUT_PIPE4_UPFIFO_DATA_OUT_PORT_LEN = 32;


static const uint64_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE4_REQ_RESET = 0xB0413ull;

static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE4_REQ_RESET_PIPE4_UPFIFO_REQ_RESET = 0;


static const uint64_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE4_RESET = 0xB0404ull;

static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE4_RESET_PIPE4_UPFIFO_RESET = 0;


static const uint64_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE4_SIG_EOT = 0xB0412ull;

static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE4_SIG_EOT_PIPE4_UPFIFO_SIGNAL_EOT = 0;


static const uint64_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE4_STATUS = 0xB0401ull;

static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE4_STATUS_DATA_OUT_PARITY = 2;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE4_STATUS_REQ_RESET_FR_SP = 6;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE4_STATUS_DEQUEUED_EOT_FLAG = 8;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE4_STATUS_FIFO_FULL = 10;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE4_STATUS_FIFO_EMPTY = 11;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE4_STATUS_FIFO_ENTRY_COUNT = 12;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE4_STATUS_FIFO_ENTRY_COUNT_LEN = 4;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE4_STATUS_FIFO_VALID_FLAGS = 16;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE4_STATUS_FIFO_VALID_FLAGS_LEN = 8;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE4_STATUS_FIFO_EOT_FLAGS = 24;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE4_STATUS_FIFO_EOT_FLAGS_LEN = 8;


static const uint64_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE5_ACK_EOT = 0xB0505ull;

static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE5_ACK_EOT_PIPE5_UPFIFO_ACK_EOT = 0;


static const uint64_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE5_DATA_IN = 0xB0510ull;

static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE5_DATA_IN_PIPE5_UPFIFO_DATA_IN_PORT = 0;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE5_DATA_IN_PIPE5_UPFIFO_DATA_IN_PORT_LEN = 32;


static const uint64_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE5_DATA_OUT = 0xB0500ull;

static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE5_DATA_OUT_PIPE5_UPFIFO_DATA_OUT_PORT = 0;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE5_DATA_OUT_PIPE5_UPFIFO_DATA_OUT_PORT_LEN = 32;


static const uint64_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE5_REQ_RESET = 0xB0513ull;

static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE5_REQ_RESET_PIPE5_UPFIFO_REQ_RESET = 0;


static const uint64_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE5_RESET = 0xB0504ull;

static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE5_RESET_PIPE5_UPFIFO_RESET = 0;


static const uint64_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE5_SIG_EOT = 0xB0512ull;

static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE5_SIG_EOT_PIPE5_UPFIFO_SIGNAL_EOT = 0;


static const uint64_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE5_STATUS = 0xB0501ull;

static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE5_STATUS_DATA_OUT_PARITY = 2;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE5_STATUS_REQ_RESET_FR_SP = 6;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE5_STATUS_DEQUEUED_EOT_FLAG = 8;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE5_STATUS_FIFO_FULL = 10;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE5_STATUS_FIFO_EMPTY = 11;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE5_STATUS_FIFO_ENTRY_COUNT = 12;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE5_STATUS_FIFO_ENTRY_COUNT_LEN = 4;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE5_STATUS_FIFO_VALID_FLAGS = 16;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE5_STATUS_FIFO_VALID_FLAGS_LEN = 8;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE5_STATUS_FIFO_EOT_FLAGS = 24;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE5_STATUS_FIFO_EOT_FLAGS_LEN = 8;


static const uint64_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE6_ACK_EOT = 0xB0605ull;

static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE6_ACK_EOT_PIPE6_UPFIFO_ACK_EOT = 0;


static const uint64_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE6_DATA_IN = 0xB0610ull;

static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE6_DATA_IN_PIPE6_UPFIFO_DATA_IN_PORT = 0;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE6_DATA_IN_PIPE6_UPFIFO_DATA_IN_PORT_LEN = 32;


static const uint64_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE6_DATA_OUT = 0xB0600ull;

static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE6_DATA_OUT_PIPE6_UPFIFO_DATA_OUT_PORT = 0;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE6_DATA_OUT_PIPE6_UPFIFO_DATA_OUT_PORT_LEN = 32;


static const uint64_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE6_REQ_RESET = 0xB0613ull;

static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE6_REQ_RESET_PIPE6_UPFIFO_REQ_RESET = 0;


static const uint64_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE6_RESET = 0xB0604ull;

static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE6_RESET_PIPE6_UPFIFO_RESET = 0;


static const uint64_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE6_SIG_EOT = 0xB0612ull;

static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE6_SIG_EOT_PIPE6_UPFIFO_SIGNAL_EOT = 0;


static const uint64_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE6_STATUS = 0xB0601ull;

static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE6_STATUS_DATA_OUT_PARITY = 2;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE6_STATUS_REQ_RESET_FR_SP = 6;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE6_STATUS_DEQUEUED_EOT_FLAG = 8;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE6_STATUS_FIFO_FULL = 10;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE6_STATUS_FIFO_EMPTY = 11;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE6_STATUS_FIFO_ENTRY_COUNT = 12;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE6_STATUS_FIFO_ENTRY_COUNT_LEN = 4;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE6_STATUS_FIFO_VALID_FLAGS = 16;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE6_STATUS_FIFO_VALID_FLAGS_LEN = 8;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE6_STATUS_FIFO_EOT_FLAGS = 24;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE6_STATUS_FIFO_EOT_FLAGS_LEN = 8;


static const uint64_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE7_ACK_EOT = 0xB0705ull;

static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE7_ACK_EOT_PIPE7_UPFIFO_ACK_EOT = 0;


static const uint64_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE7_DATA_IN = 0xB0710ull;

static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE7_DATA_IN_PIPE7_UPFIFO_DATA_IN_PORT = 0;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE7_DATA_IN_PIPE7_UPFIFO_DATA_IN_PORT_LEN = 32;


static const uint64_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE7_DATA_OUT = 0xB0700ull;

static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE7_DATA_OUT_PIPE7_UPFIFO_DATA_OUT_PORT = 0;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE7_DATA_OUT_PIPE7_UPFIFO_DATA_OUT_PORT_LEN = 32;


static const uint64_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE7_REQ_RESET = 0xB0713ull;

static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE7_REQ_RESET_PIPE7_UPFIFO_REQ_RESET = 0;


static const uint64_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE7_RESET = 0xB0704ull;

static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE7_RESET_PIPE7_UPFIFO_RESET = 0;


static const uint64_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE7_SIG_EOT = 0xB0712ull;

static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE7_SIG_EOT_PIPE7_UPFIFO_SIGNAL_EOT = 0;


static const uint64_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE7_STATUS = 0xB0701ull;

static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE7_STATUS_DATA_OUT_PARITY = 2;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE7_STATUS_REQ_RESET_FR_SP = 6;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE7_STATUS_DEQUEUED_EOT_FLAG = 8;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE7_STATUS_FIFO_FULL = 10;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE7_STATUS_FIFO_EMPTY = 11;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE7_STATUS_FIFO_ENTRY_COUNT = 12;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE7_STATUS_FIFO_ENTRY_COUNT_LEN = 4;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE7_STATUS_FIFO_VALID_FLAGS = 16;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE7_STATUS_FIFO_VALID_FLAGS_LEN = 8;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE7_STATUS_FIFO_EOT_FLAGS = 24;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE7_STATUS_FIFO_EOT_FLAGS_LEN = 8;


static const uint64_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE8_ACK_EOT = 0xB0805ull;

static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE8_ACK_EOT_PIPE8_UPFIFO_ACK_EOT = 0;


static const uint64_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE8_DATA_IN = 0xB0810ull;

static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE8_DATA_IN_PIPE8_UPFIFO_DATA_IN_PORT = 0;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE8_DATA_IN_PIPE8_UPFIFO_DATA_IN_PORT_LEN = 32;


static const uint64_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE8_DATA_OUT = 0xB0800ull;

static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE8_DATA_OUT_PIPE8_UPFIFO_DATA_OUT_PORT = 0;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE8_DATA_OUT_PIPE8_UPFIFO_DATA_OUT_PORT_LEN = 32;


static const uint64_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE8_REQ_RESET = 0xB0813ull;

static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE8_REQ_RESET_PIPE8_UPFIFO_REQ_RESET = 0;


static const uint64_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE8_RESET = 0xB0804ull;

static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE8_RESET_PIPE8_UPFIFO_RESET = 0;


static const uint64_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE8_SIG_EOT = 0xB0812ull;

static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE8_SIG_EOT_PIPE8_UPFIFO_SIGNAL_EOT = 0;


static const uint64_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE8_STATUS = 0xB0801ull;

static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE8_STATUS_DATA_OUT_PARITY = 2;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE8_STATUS_REQ_RESET_FR_SP = 6;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE8_STATUS_DEQUEUED_EOT_FLAG = 8;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE8_STATUS_FIFO_FULL = 10;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE8_STATUS_FIFO_EMPTY = 11;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE8_STATUS_FIFO_ENTRY_COUNT = 12;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE8_STATUS_FIFO_ENTRY_COUNT_LEN = 4;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE8_STATUS_FIFO_VALID_FLAGS = 16;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE8_STATUS_FIFO_VALID_FLAGS_LEN = 8;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE8_STATUS_FIFO_EOT_FLAGS = 24;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE8_STATUS_FIFO_EOT_FLAGS_LEN = 8;


static const uint64_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE_ACC_WO_CLEAR = 0xB0122ull;
static const uint64_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE_ACC_WO_OR = 0xB0121ull;
static const uint64_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE_ACC = 0xB0120ull;

static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE_ACC_PIPE1 = 0;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE_ACC_PIPE1_LEN = 7;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE_ACC_PIPE1_IP = 7;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE_ACC_PIPE2 = 8;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE_ACC_PIPE2_LEN = 7;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE_ACC_PIPE2_IP = 15;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE_ACC_PIPE3 = 16;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE_ACC_PIPE3_LEN = 7;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE_ACC_PIPE3_IP = 23;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE_ACC_PIPE4 = 24;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE_ACC_PIPE4_LEN = 7;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE_ACC_PIPE4_IP = 31;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE_ACC_PIPE5 = 32;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE_ACC_PIPE5_LEN = 7;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE_ACC_PIPE5_IP = 39;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE_ACC_PIPE6 = 40;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE_ACC_PIPE6_LEN = 7;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE_ACC_PIPE6_IP = 47;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE_ACC_PIPE7 = 48;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE_ACC_PIPE7_LEN = 7;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE_ACC_PIPE7_IP = 55;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE_ACC_PIPE8 = 56;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE_ACC_PIPE8_LEN = 7;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE_ACC_PIPE8_IP = 63;


static const uint64_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE_ACCMID_WO_CLEAR = 0xB0125ull;
static const uint64_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE_ACCMID_WO_OR = 0xB0124ull;
static const uint64_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE_ACCMID_RW = 0xB0123ull;

static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE_ACCMID_PIPE1 = 0;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE_ACCMID_PIPE1_LEN = 8;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE_ACCMID_PIPE2 = 8;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE_ACCMID_PIPE2_LEN = 8;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE_ACCMID_PIPE3 = 16;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE_ACCMID_PIPE3_LEN = 8;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE_ACCMID_PIPE4 = 24;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE_ACCMID_PIPE4_LEN = 8;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE_ACCMID_PIPE5 = 32;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE_ACCMID_PIPE5_LEN = 8;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE_ACCMID_PIPE6 = 40;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE_ACCMID_PIPE6_LEN = 8;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE_ACCMID_PIPE7 = 48;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE_ACCMID_PIPE7_LEN = 8;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE_ACCMID_PIPE8 = 56;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE_ACCMID_PIPE8_LEN = 8;


static const uint64_t T_CFAM_FSI_W_SBE_FIFO_FSB_UPFIFO_ACK_EOT = 0xB0005ull;

static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_UPFIFO_ACK_EOT_UPFIFO_ACK_EOT = 0;


static const uint64_t T_CFAM_FSI_W_SBE_FIFO_FSB_UPFIFO_DATA_IN_WO = 0x2400ull;

static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_UPFIFO_DATA_IN_UPFIFO_DATA_IN_PORT = 0;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_UPFIFO_DATA_IN_UPFIFO_DATA_IN_PORT_LEN = 32;


static const uint64_t T_CFAM_FSI_W_SBE_FIFO_FSB_UPFIFO_DATA_OUT = 0xB0000ull;

static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_UPFIFO_DATA_OUT_UPFIFO_DATA_OUT_PORT = 0;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_UPFIFO_DATA_OUT_UPFIFO_DATA_OUT_PORT_LEN = 32;


static const uint64_t T_CFAM_FSI_W_SBE_FIFO_FSB_UPFIFO_REQ_RESET_WO = 0x240Cull;

static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_UPFIFO_REQ_RESET_UPFIFO_REQ_RESET = 0;


static const uint64_t T_CFAM_FSI_W_SBE_FIFO_FSB_UPFIFO_RESET = 0xB0004ull;

static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_UPFIFO_RESET_UPFIFO_RESET = 0;


static const uint64_t T_CFAM_FSI_W_SBE_FIFO_FSB_UPFIFO_SIG_EOT_WO = 0x2408ull;

static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_UPFIFO_SIG_EOT_UPFIFO_SIGNAL_EOT = 0;


static const uint64_t T_CFAM_FSI_W_SBE_FIFO_FSB_UPFIFO_STATUS_RO = 0xB0001ull;

static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_UPFIFO_STATUS_DATA_OUT_PARITY = 2;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_UPFIFO_STATUS_REQ_RESET_FR_SP = 6;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_UPFIFO_STATUS_REQ_RESET_FR_SBE = 7;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_UPFIFO_STATUS_DEQUEUED_EOT_FLAG = 8;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_UPFIFO_STATUS_FIFO_FULL = 10;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_UPFIFO_STATUS_FIFO_EMPTY = 11;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_UPFIFO_STATUS_FIFO_ENTRY_COUNT = 12;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_UPFIFO_STATUS_FIFO_ENTRY_COUNT_LEN = 4;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_UPFIFO_STATUS_FIFO_VALID_FLAGS = 16;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_UPFIFO_STATUS_FIFO_VALID_FLAGS_LEN = 8;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_UPFIFO_STATUS_FIFO_EOT_FLAGS = 24;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_FSB_UPFIFO_STATUS_FIFO_EOT_FLAGS_LEN = 8;


static const uint64_t T_CFAM_FSI_W_SBE_FIFO_GPIO_INPUT = 0xB0050ull;

static const uint32_t T_CFAM_FSI_W_SBE_FIFO_GPIO_INPUT_0 = 0;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_GPIO_INPUT_1 = 1;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_GPIO_INPUT_2 = 2;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_GPIO_INPUT_3 = 3;


static const uint64_t T_CFAM_FSI_W_SBE_FIFO_GPIO_INT_COND = 0xB005Eull;

static const uint32_t T_CFAM_FSI_W_SBE_FIFO_GPIO_INT_COND_0 = 0;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_GPIO_INT_COND_1 = 1;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_GPIO_INT_COND_2 = 2;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_GPIO_INT_COND_3 = 3;


static const uint64_t T_CFAM_FSI_W_SBE_FIFO_GPIO_INT_ENABLE = 0xB005Dull;

static const uint32_t T_CFAM_FSI_W_SBE_FIFO_GPIO_INT_ENABLE_0 = 0;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_GPIO_INT_ENABLE_1 = 1;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_GPIO_INT_ENABLE_2 = 2;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_GPIO_INT_ENABLE_3 = 3;


static const uint64_t T_CFAM_FSI_W_SBE_FIFO_GPIO_INT_POLARITY = 0xB005Cull;

static const uint32_t T_CFAM_FSI_W_SBE_FIFO_GPIO_INT_POLARITY_0 = 0;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_GPIO_INT_POLARITY_1 = 1;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_GPIO_INT_POLARITY_2 = 2;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_GPIO_INT_POLARITY_3 = 3;


static const uint64_t T_CFAM_FSI_W_SBE_FIFO_GPIO_INT_STATUS = 0xB0057ull;

static const uint32_t T_CFAM_FSI_W_SBE_FIFO_GPIO_INT_STATUS_0 = 0;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_GPIO_INT_STATUS_1 = 1;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_GPIO_INT_STATUS_2 = 2;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_GPIO_INT_STATUS_3 = 3;


static const uint64_t T_CFAM_FSI_W_SBE_FIFO_GPIO_MODE = 0xB0059ull;

static const uint32_t T_CFAM_FSI_W_SBE_FIFO_GPIO_MODE_NUM_GPIO_PORTS = 0;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_GPIO_MODE_NUM_GPIO_PORTS_LEN = 5;


static const uint64_t T_CFAM_FSI_W_SBE_FIFO_GPIO_OUTPUT_WO_CLEAR = 0xB0053ull;
static const uint64_t T_CFAM_FSI_W_SBE_FIFO_GPIO_OUTPUT_WO_OR = 0xB0052ull;
static const uint64_t T_CFAM_FSI_W_SBE_FIFO_GPIO_OUTPUT_RW = 0xB0051ull;

static const uint32_t T_CFAM_FSI_W_SBE_FIFO_GPIO_OUTPUT_0 = 0;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_GPIO_OUTPUT_1 = 1;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_GPIO_OUTPUT_2 = 2;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_GPIO_OUTPUT_3 = 3;


static const uint64_t T_CFAM_FSI_W_SBE_FIFO_GPIO_OUTPUT_EN = 0xB0054ull;

static const uint32_t T_CFAM_FSI_W_SBE_FIFO_GPIO_OUTPUT_EN_0 = 0;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_GPIO_OUTPUT_EN_1 = 1;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_GPIO_OUTPUT_EN_2 = 2;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_GPIO_OUTPUT_EN_3 = 3;


static const uint64_t T_CFAM_FSI_W_SBE_FIFO_SBE2FSI_INTR_CLEAR_WO_CLEAR = 0x25C8ull;

static const uint32_t T_CFAM_FSI_W_SBE_FIFO_SBE2FSI_INTR_CLEAR_SBE2FSI_INTR_STATUS_VEC = 0;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_SBE2FSI_INTR_CLEAR_SBE2FSI_INTR_STATUS_VEC_LEN = 32;


static const uint64_t T_CFAM_FSI_W_SBE_FIFO_SBE2FSI_INTR_SET = 0xB0071ull;

static const uint32_t T_CFAM_FSI_W_SBE_FIFO_SBE2FSI_INTR_SET_SBE2FSI_INTR_STATUS_VEC = 0;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_SBE2FSI_INTR_SET_SBE2FSI_INTR_STATUS_VEC_LEN = 32;


static const uint64_t T_CFAM_FSI_W_SBE_FIFO_SBE2FSI_INTR_STATUS_RO = 0xB0070ull;

static const uint32_t T_CFAM_FSI_W_SBE_FIFO_SBE2FSI_INTR_STATUS_SBE2FSI_INTR_STATUS_VEC = 0;
static const uint32_t T_CFAM_FSI_W_SBE_FIFO_SBE2FSI_INTR_STATUS_SBE2FSI_INTR_STATUS_VEC_LEN = 32;


static const uint64_t T_TPCHIP_PIB_I2CC_COMMAND_REGISTER_B = 0xA0005ull;

static const uint32_t T_TPCHIP_PIB_I2CC_COMMAND_REGISTER_B_WITH_START_000 = 0;
static const uint32_t T_TPCHIP_PIB_I2CC_COMMAND_REGISTER_B_WITH_ADDRESS_000 = 1;
static const uint32_t T_TPCHIP_PIB_I2CC_COMMAND_REGISTER_B_READ_CONTINUE_000 = 2;
static const uint32_t T_TPCHIP_PIB_I2CC_COMMAND_REGISTER_B_WITH_STOP_000 = 3;
static const uint32_t T_TPCHIP_PIB_I2CC_COMMAND_REGISTER_B_NOT_USED_000 = 4;
static const uint32_t T_TPCHIP_PIB_I2CC_COMMAND_REGISTER_B_NOT_USED_000_LEN = 4;
static const uint32_t T_TPCHIP_PIB_I2CC_COMMAND_REGISTER_B_DEVICE_ADDRESS_000 = 8;
static const uint32_t T_TPCHIP_PIB_I2CC_COMMAND_REGISTER_B_DEVICE_ADDRESS_000_LEN = 7;
static const uint32_t T_TPCHIP_PIB_I2CC_COMMAND_REGISTER_B_READ_NOT_WRITE_000 = 15;
static const uint32_t T_TPCHIP_PIB_I2CC_COMMAND_REGISTER_B_LENGTH_IN_BYTES_000 = 16;
static const uint32_t T_TPCHIP_PIB_I2CC_COMMAND_REGISTER_B_LENGTH_IN_BYTES_000_LEN = 16;
static const uint32_t T_TPCHIP_PIB_I2CC_COMMAND_REGISTER_B_PEEK_DATA1_000 = 32;
static const uint32_t T_TPCHIP_PIB_I2CC_COMMAND_REGISTER_B_PEEK_DATA1_000_LEN = 8;
static const uint32_t T_TPCHIP_PIB_I2CC_COMMAND_REGISTER_B_LBUS_PARITY_ERR1_000 = 40;


static const uint64_t T_TPCHIP_PIB_I2CC_CONTROL_REGISTER_B = 0xA0000ull;

static const uint32_t T_TPCHIP_PIB_I2CC_CONTROL_REGISTER_B_PIB_CNTR_REG_BIT_WITHSTART_000 = 0;
static const uint32_t T_TPCHIP_PIB_I2CC_CONTROL_REGISTER_B_PIB_CNTR_REG_BIT_WITHADDR_000 = 1;
static const uint32_t T_TPCHIP_PIB_I2CC_CONTROL_REGISTER_B_PIB_CNTR_REG_BIT_READCONT_000 = 2;
static const uint32_t T_TPCHIP_PIB_I2CC_CONTROL_REGISTER_B_PIB_CNTR_REG_BIT_WITHSTOP_000 = 3;
static const uint32_t T_TPCHIP_PIB_I2CC_CONTROL_REGISTER_B_PIB_CNTR_REG_LENGTH_000 = 4;
static const uint32_t T_TPCHIP_PIB_I2CC_CONTROL_REGISTER_B_PIB_CNTR_REG_LENGTH_000_LEN = 4;
static const uint32_t T_TPCHIP_PIB_I2CC_CONTROL_REGISTER_B_PIB_CNTR_REG_ADDR_000 = 8;
static const uint32_t T_TPCHIP_PIB_I2CC_CONTROL_REGISTER_B_PIB_CNTR_REG_ADDR_000_LEN = 7;
static const uint32_t T_TPCHIP_PIB_I2CC_CONTROL_REGISTER_B_PIB_CNTR_REG_BIT_RNW_000 = 15;
static const uint32_t T_TPCHIP_PIB_I2CC_CONTROL_REGISTER_B_PIB_CNTR_REG_SPEED_000 = 16;
static const uint32_t T_TPCHIP_PIB_I2CC_CONTROL_REGISTER_B_PIB_CNTR_REG_SPEED_000_LEN = 2;
static const uint32_t T_TPCHIP_PIB_I2CC_CONTROL_REGISTER_B_PIB_CNTR_REG_PORT_NUMBER_000 = 18;
static const uint32_t T_TPCHIP_PIB_I2CC_CONTROL_REGISTER_B_PIB_CNTR_REG_PORT_NUMBER_000_LEN = 5;
static const uint32_t T_TPCHIP_PIB_I2CC_CONTROL_REGISTER_B_REG_ADDR_LEN_000 = 23;
static const uint32_t T_TPCHIP_PIB_I2CC_CONTROL_REGISTER_B_REG_ADDR_LEN_000_LEN = 3;
static const uint32_t T_TPCHIP_PIB_I2CC_CONTROL_REGISTER_B_ENH_MODE_000 = 26;
static const uint32_t T_TPCHIP_PIB_I2CC_CONTROL_REGISTER_B_ECC_ENABLE_000 = 27;
static const uint32_t T_TPCHIP_PIB_I2CC_CONTROL_REGISTER_B_ECCCHK_DISABLE_000 = 28;
static const uint32_t T_TPCHIP_PIB_I2CC_CONTROL_REGISTER_B_CNTR_UNUSED_000 = 29;
static const uint32_t T_TPCHIP_PIB_I2CC_CONTROL_REGISTER_B_FAST_MODE_INTERRUPT_STERRING_BITS_000 = 30;
static const uint32_t T_TPCHIP_PIB_I2CC_CONTROL_REGISTER_B_FAST_MODE_INTERRUPT_STERRING_BITS_000_LEN = 2;
static const uint32_t T_TPCHIP_PIB_I2CC_CONTROL_REGISTER_B_PIB_CNTR_REG_DATA_1_000 = 32;
static const uint32_t T_TPCHIP_PIB_I2CC_CONTROL_REGISTER_B_PIB_CNTR_REG_DATA_1_000_LEN = 8;
static const uint32_t T_TPCHIP_PIB_I2CC_CONTROL_REGISTER_B_PIB_CNTR_REG_DATA_2_000 = 40;
static const uint32_t T_TPCHIP_PIB_I2CC_CONTROL_REGISTER_B_PIB_CNTR_REG_DATA_2_000_LEN = 8;
static const uint32_t T_TPCHIP_PIB_I2CC_CONTROL_REGISTER_B_PIB_CNTR_REG_DATA_3_000 = 48;
static const uint32_t T_TPCHIP_PIB_I2CC_CONTROL_REGISTER_B_PIB_CNTR_REG_DATA_3_000_LEN = 8;
static const uint32_t T_TPCHIP_PIB_I2CC_CONTROL_REGISTER_B_PIB_CNTR_REG_DATA_4_000 = 56;
static const uint32_t T_TPCHIP_PIB_I2CC_CONTROL_REGISTER_B_PIB_CNTR_REG_DATA_4_000_LEN = 8;


static const uint64_t T_TPCHIP_PIB_I2CC_DATA0TO7_REGISTER_B = 0xA0003ull;

static const uint32_t T_TPCHIP_PIB_I2CC_DATA0TO7_REGISTER_B_PIB_DATA0TO7_000 = 0;
static const uint32_t T_TPCHIP_PIB_I2CC_DATA0TO7_REGISTER_B_PIB_DATA0TO7_000_LEN = 64;


static const uint64_t T_TPCHIP_PIB_I2CC_DATA8TO15_REGISTER_B = 0xA0001ull;

static const uint32_t T_TPCHIP_PIB_I2CC_DATA8TO15_REGISTER_B_PIB_DATA8TO15_000 = 0;
static const uint32_t T_TPCHIP_PIB_I2CC_DATA8TO15_REGISTER_B_PIB_DATA8TO15_000_LEN = 64;


static const uint64_t T_TPCHIP_PIB_I2CC_EXTENDED_STATUS_B = 0xA000Cull;

static const uint32_t T_TPCHIP_PIB_I2CC_EXTENDED_STATUS_B_FIFO_SIZE_000 = 0;
static const uint32_t T_TPCHIP_PIB_I2CC_EXTENDED_STATUS_B_FIFO_SIZE_000_LEN = 8;
static const uint32_t T_TPCHIP_PIB_I2CC_EXTENDED_STATUS_B_MSM_CURR_STATE_000 = 11;
static const uint32_t T_TPCHIP_PIB_I2CC_EXTENDED_STATUS_B_MSM_CURR_STATE_000_LEN = 5;
static const uint32_t T_TPCHIP_PIB_I2CC_EXTENDED_STATUS_B_SCL_SYN_EXT_000 = 16;
static const uint32_t T_TPCHIP_PIB_I2CC_EXTENDED_STATUS_B_SDA_SYN_EXT_000 = 17;
static const uint32_t T_TPCHIP_PIB_I2CC_EXTENDED_STATUS_B_S_SCL_000 = 18;
static const uint32_t T_TPCHIP_PIB_I2CC_EXTENDED_STATUS_B_S_SDA_000 = 19;
static const uint32_t T_TPCHIP_PIB_I2CC_EXTENDED_STATUS_B_M_SCL_000 = 20;
static const uint32_t T_TPCHIP_PIB_I2CC_EXTENDED_STATUS_B_M_SDA_000 = 21;
static const uint32_t T_TPCHIP_PIB_I2CC_EXTENDED_STATUS_B_HIGH_WATER_000 = 22;
static const uint32_t T_TPCHIP_PIB_I2CC_EXTENDED_STATUS_B_LOW_WATER_000 = 23;
static const uint32_t T_TPCHIP_PIB_I2CC_EXTENDED_STATUS_B_I2C_BUSY_EXT_000 = 24;
static const uint32_t T_TPCHIP_PIB_I2CC_EXTENDED_STATUS_B_SELF_BUSY_000 = 25;
static const uint32_t T_TPCHIP_PIB_I2CC_EXTENDED_STATUS_B_PEEK_DATA1_000 = 32;
static const uint32_t T_TPCHIP_PIB_I2CC_EXTENDED_STATUS_B_PEEK_DATA1_000_LEN = 8;
static const uint32_t T_TPCHIP_PIB_I2CC_EXTENDED_STATUS_B_LBUS_PARITY_ERR1_000 = 40;


static const uint64_t T_TPCHIP_PIB_I2CC_FIFO1_REGISTER_READ_B = 0xA0004ull;

static const uint32_t T_TPCHIP_PIB_I2CC_FIFO1_REGISTER_READ_B_FIFO_BITS_READ0_000 = 0;
static const uint32_t T_TPCHIP_PIB_I2CC_FIFO1_REGISTER_READ_B_FIFO_BITS_READ0_000_LEN = 8;
static const uint32_t T_TPCHIP_PIB_I2CC_FIFO1_REGISTER_READ_B_PEEK_DATA1_000 = 32;
static const uint32_t T_TPCHIP_PIB_I2CC_FIFO1_REGISTER_READ_B_PEEK_DATA1_000_LEN = 8;
static const uint32_t T_TPCHIP_PIB_I2CC_FIFO1_REGISTER_READ_B_LBUS_PARITY_ERR1_000 = 40;


static const uint64_t T_TPCHIP_PIB_I2CC_FIFO4_REGISTER_READ_B = 0xA0012ull;

static const uint32_t T_TPCHIP_PIB_I2CC_FIFO4_REGISTER_READ_B_FIFO_BITS_READ0_000 = 0;
static const uint32_t T_TPCHIP_PIB_I2CC_FIFO4_REGISTER_READ_B_FIFO_BITS_READ0_000_LEN = 8;
static const uint32_t T_TPCHIP_PIB_I2CC_FIFO4_REGISTER_READ_B_FIFO_BITS_READ2_000 = 8;
static const uint32_t T_TPCHIP_PIB_I2CC_FIFO4_REGISTER_READ_B_FIFO_BITS_READ2_000_LEN = 8;
static const uint32_t T_TPCHIP_PIB_I2CC_FIFO4_REGISTER_READ_B_FIFO_BITS_READ3_000 = 16;
static const uint32_t T_TPCHIP_PIB_I2CC_FIFO4_REGISTER_READ_B_FIFO_BITS_READ3_000_LEN = 8;
static const uint32_t T_TPCHIP_PIB_I2CC_FIFO4_REGISTER_READ_B_FIFO_BITS_READ4_000 = 24;
static const uint32_t T_TPCHIP_PIB_I2CC_FIFO4_REGISTER_READ_B_FIFO_BITS_READ4_000_LEN = 8;
static const uint32_t T_TPCHIP_PIB_I2CC_FIFO4_REGISTER_READ_B_PEEK_DATA1_000 = 32;
static const uint32_t T_TPCHIP_PIB_I2CC_FIFO4_REGISTER_READ_B_PEEK_DATA1_000_LEN = 8;
static const uint32_t T_TPCHIP_PIB_I2CC_FIFO4_REGISTER_READ_B_LBUS_PARITY_ERR1_000 = 40;


static const uint64_t T_TPCHIP_PIB_I2CC_I2C_BUSY_REGISTER_B = 0xA000Eull;

static const uint32_t T_TPCHIP_PIB_I2CC_I2C_BUSY_REGISTER_B_PORT_BUSY_000 = 0;
static const uint32_t T_TPCHIP_PIB_I2CC_I2C_BUSY_REGISTER_B_PORT_BUSY_000_LEN = 32;
static const uint32_t T_TPCHIP_PIB_I2CC_I2C_BUSY_REGISTER_B_PEEK_DATA1_000 = 32;
static const uint32_t T_TPCHIP_PIB_I2CC_I2C_BUSY_REGISTER_B_PEEK_DATA1_000_LEN = 8;
static const uint32_t T_TPCHIP_PIB_I2CC_I2C_BUSY_REGISTER_B_LBUS_PARITY_ERR1_000 = 40;


static const uint64_t T_TPCHIP_PIB_I2CC_IMM_RESET_ERR_B = 0xA000Cull;

static const uint32_t T_TPCHIP_PIB_I2CC_IMM_RESET_ERR_B_IMM_RESET_ERRORS_000 = 0;


static const uint64_t T_TPCHIP_PIB_I2CC_IMM_RESET_I2C_B = 0xA000Bull;

static const uint32_t T_TPCHIP_PIB_I2CC_IMM_RESET_I2C_B_IMM_RESET_I2C_000 = 0;


static const uint64_t T_TPCHIP_PIB_I2CC_IMM_RESET_S_SCL_B = 0xA000Full;

static const uint32_t T_TPCHIP_PIB_I2CC_IMM_RESET_S_SCL_B_IMM_RESET_S_SCL_000 = 0;


static const uint64_t T_TPCHIP_PIB_I2CC_IMM_RESET_S_SDA_B = 0xA0011ull;

static const uint32_t T_TPCHIP_PIB_I2CC_IMM_RESET_S_SDA_B_IMM_RESET_S_SDA_000 = 0;


static const uint64_t T_TPCHIP_PIB_I2CC_IMM_SET_S_SCL_B = 0xA000Dull;

static const uint32_t T_TPCHIP_PIB_I2CC_IMM_SET_S_SCL_B_IMM_SET_S_SCL_000 = 0;


static const uint64_t T_TPCHIP_PIB_I2CC_IMM_SET_S_SDA_B = 0xA0010ull;

static const uint32_t T_TPCHIP_PIB_I2CC_IMM_SET_S_SDA_B_IMM_SET_S_SDA_000 = 0;


static const uint64_t T_TPCHIP_PIB_I2CC_INTERRUPTS_B = 0xA000Aull;

static const uint32_t T_TPCHIP_PIB_I2CC_INTERRUPTS_B_INTS_000 = 0;
static const uint32_t T_TPCHIP_PIB_I2CC_INTERRUPTS_B_INTS_000_LEN = 32;
static const uint32_t T_TPCHIP_PIB_I2CC_INTERRUPTS_B_PEEK_DATA1_000 = 32;
static const uint32_t T_TPCHIP_PIB_I2CC_INTERRUPTS_B_PEEK_DATA1_000_LEN = 8;
static const uint32_t T_TPCHIP_PIB_I2CC_INTERRUPTS_B_LBUS_PARITY_ERR1_000 = 40;


static const uint64_t T_TPCHIP_PIB_I2CC_INTERRUPT_COND_B = 0xA0009ull;

static const uint32_t T_TPCHIP_PIB_I2CC_INTERRUPT_COND_B_INVALID_CMD_000 = 16;
static const uint32_t T_TPCHIP_PIB_I2CC_INTERRUPT_COND_B_LBUS_PARITY_ERROR_000 = 17;
static const uint32_t T_TPCHIP_PIB_I2CC_INTERRUPT_COND_B_BE_OV_ERROR_000 = 18;
static const uint32_t T_TPCHIP_PIB_I2CC_INTERRUPT_COND_B_BE_ACC_ERROR_000 = 19;
static const uint32_t T_TPCHIP_PIB_I2CC_INTERRUPT_COND_B_ARBITRATION_LOST_ERROR_000 = 20;
static const uint32_t T_TPCHIP_PIB_I2CC_INTERRUPT_COND_B_NACK_RECEIVED_ERROR_000 = 21;
static const uint32_t T_TPCHIP_PIB_I2CC_INTERRUPT_COND_B_DATA_REQUEST_000 = 22;
static const uint32_t T_TPCHIP_PIB_I2CC_INTERRUPT_COND_B_INT_CONDS_CMD_COMPLETE_000 = 23;
static const uint32_t T_TPCHIP_PIB_I2CC_INTERRUPT_COND_B_STOP_ERROR_000 = 24;
static const uint32_t T_TPCHIP_PIB_I2CC_INTERRUPT_COND_B_INT_CONDS_I2C_BUSY_000 = 25;
static const uint32_t T_TPCHIP_PIB_I2CC_INTERRUPT_COND_B_INT_CONDS_NOT_I2C_BUSY_000 = 26;
static const uint32_t T_TPCHIP_PIB_I2CC_INTERRUPT_COND_B_INT_CONDS_SCL_EQ_1_000 = 28;
static const uint32_t T_TPCHIP_PIB_I2CC_INTERRUPT_COND_B_INT_CONDS_SCL_EQ_000 = 29;
static const uint32_t T_TPCHIP_PIB_I2CC_INTERRUPT_COND_B_INT_CONDS_SDA_EQ_1_000 = 30;
static const uint32_t T_TPCHIP_PIB_I2CC_INTERRUPT_COND_B_INT_CONDS_SDA_EQ_000 = 31;
static const uint32_t T_TPCHIP_PIB_I2CC_INTERRUPT_COND_B_PEEK_DATA1_000 = 32;
static const uint32_t T_TPCHIP_PIB_I2CC_INTERRUPT_COND_B_PEEK_DATA1_000_LEN = 8;
static const uint32_t T_TPCHIP_PIB_I2CC_INTERRUPT_COND_B_LBUS_PARITY_ERR1_000 = 40;


static const uint64_t T_TPCHIP_PIB_I2CC_INTERRUPT_MASK_REGISTER_B_WO_CLEAR = 0xA000Aull;
static const uint64_t T_TPCHIP_PIB_I2CC_INTERRUPT_MASK_REGISTER_B_WO_OR = 0xA0009ull;
static const uint64_t T_TPCHIP_PIB_I2CC_INTERRUPT_MASK_REGISTER_B_WO = 0xA0008ull;

static const uint32_t T_TPCHIP_PIB_I2CC_INTERRUPT_MASK_REGISTER_B_INT_MASK_000 = 16;
static const uint32_t T_TPCHIP_PIB_I2CC_INTERRUPT_MASK_REGISTER_B_INT_MASK_000_LEN = 16;


static const uint64_t T_TPCHIP_PIB_I2CC_INTERRUPT_MASK_REGISTER_READ_B = 0xA0008ull;

static const uint32_t T_TPCHIP_PIB_I2CC_INTERRUPT_MASK_REGISTER_READ_B_INT_MASK_000 = 16;
static const uint32_t T_TPCHIP_PIB_I2CC_INTERRUPT_MASK_REGISTER_READ_B_INT_MASK_000_LEN = 16;
static const uint32_t T_TPCHIP_PIB_I2CC_INTERRUPT_MASK_REGISTER_READ_B_PEEK_DATA1_000 = 32;
static const uint32_t T_TPCHIP_PIB_I2CC_INTERRUPT_MASK_REGISTER_READ_B_PEEK_DATA1_000_LEN = 8;
static const uint32_t T_TPCHIP_PIB_I2CC_INTERRUPT_MASK_REGISTER_READ_B_LBUS_PARITY_ERR1_000 = 40;


static const uint64_t T_TPCHIP_PIB_I2CC_MODE_REGISTER_B = 0xA0006ull;

static const uint32_t T_TPCHIP_PIB_I2CC_MODE_REGISTER_B_BIT_RATE_DIVISOR_000 = 0;
static const uint32_t T_TPCHIP_PIB_I2CC_MODE_REGISTER_B_BIT_RATE_DIVISOR_000_LEN = 16;
static const uint32_t T_TPCHIP_PIB_I2CC_MODE_REGISTER_B_PORT_NUMBER_000 = 16;
static const uint32_t T_TPCHIP_PIB_I2CC_MODE_REGISTER_B_PORT_NUMBER_000_LEN = 6;
static const uint32_t T_TPCHIP_PIB_I2CC_MODE_REGISTER_B_FGAT_MODE_000 = 28;
static const uint32_t T_TPCHIP_PIB_I2CC_MODE_REGISTER_B_DIAG_MODE_000 = 29;
static const uint32_t T_TPCHIP_PIB_I2CC_MODE_REGISTER_B_PACING_ALLOW_MODE_000 = 30;
static const uint32_t T_TPCHIP_PIB_I2CC_MODE_REGISTER_B_WRAP_MODE_000 = 31;
static const uint32_t T_TPCHIP_PIB_I2CC_MODE_REGISTER_B_PEEK_DATA1_000 = 32;
static const uint32_t T_TPCHIP_PIB_I2CC_MODE_REGISTER_B_PEEK_DATA1_000_LEN = 8;
static const uint32_t T_TPCHIP_PIB_I2CC_MODE_REGISTER_B_LBUS_PARITY_ERR1_000 = 40;


static const uint64_t T_TPCHIP_PIB_I2CC_PIBI2CC_ATOMIC_LOCK_REG_B = 0xA03FFull;

static const uint32_t T_TPCHIP_PIB_I2CC_PIBI2CC_ATOMIC_LOCK_REG_B_LOCK_ENABLE_000 = 0;
static const uint32_t T_TPCHIP_PIB_I2CC_PIBI2CC_ATOMIC_LOCK_REG_B_ID_000 = 1;
static const uint32_t T_TPCHIP_PIB_I2CC_PIBI2CC_ATOMIC_LOCK_REG_B_ID_000_LEN = 4;
static const uint32_t T_TPCHIP_PIB_I2CC_PIBI2CC_ATOMIC_LOCK_REG_B_ACTIVITY_000 = 8;
static const uint32_t T_TPCHIP_PIB_I2CC_PIBI2CC_ATOMIC_LOCK_REG_B_ACTIVITY_000_LEN = 8;


static const uint64_t T_TPCHIP_PIB_I2CC_PIBI2CC_PROTECT_MODE_REG_B = 0xA03FEull;

static const uint32_t T_TPCHIP_PIB_I2CC_PIBI2CC_PROTECT_MODE_REG_B_READ_PROTECT_ENABLE_000 = 0;
static const uint32_t T_TPCHIP_PIB_I2CC_PIBI2CC_PROTECT_MODE_REG_B_WRITE_PROTECT_ENABLE_000 = 1;


static const uint64_t T_TPCHIP_PIB_I2CC_RESET_REGISTER_B = 0xA0001ull;

static const uint32_t T_TPCHIP_PIB_I2CC_RESET_REGISTER_B_OVERALL_RESET_000 = 0;


static const uint64_t T_TPCHIP_PIB_I2CC_RESIDUAL_FRONT_END_BACK_LENGTH_B = 0xA000Dull;

static const uint32_t T_TPCHIP_PIB_I2CC_RESIDUAL_FRONT_END_BACK_LENGTH_B_RESID_FE_LEN_000 = 0;
static const uint32_t T_TPCHIP_PIB_I2CC_RESIDUAL_FRONT_END_BACK_LENGTH_B_RESID_FE_LEN_000_LEN = 16;
static const uint32_t T_TPCHIP_PIB_I2CC_RESIDUAL_FRONT_END_BACK_LENGTH_B_RESID_BE_LEN_000 = 16;
static const uint32_t T_TPCHIP_PIB_I2CC_RESIDUAL_FRONT_END_BACK_LENGTH_B_RESID_BE_LEN_000_LEN = 16;
static const uint32_t T_TPCHIP_PIB_I2CC_RESIDUAL_FRONT_END_BACK_LENGTH_B_PEEK_DATA1_000 = 32;
static const uint32_t T_TPCHIP_PIB_I2CC_RESIDUAL_FRONT_END_BACK_LENGTH_B_PEEK_DATA1_000_LEN = 8;
static const uint32_t T_TPCHIP_PIB_I2CC_RESIDUAL_FRONT_END_BACK_LENGTH_B_LBUS_PARITY_ERR1_000 = 40;


static const uint64_t T_TPCHIP_PIB_I2CC_STATUS_REGISTER_B = 0xA0002ull;

static const uint32_t T_TPCHIP_PIB_I2CC_STATUS_REGISTER_B_BUS_STATUS_ADDR_NVLD_000 = 0;
static const uint32_t T_TPCHIP_PIB_I2CC_STATUS_REGISTER_B_BUS_STATUS_WRITE_NVLD_000 = 1;
static const uint32_t T_TPCHIP_PIB_I2CC_STATUS_REGISTER_B_BUS_STATUS_READ_NVLD_000 = 2;
static const uint32_t T_TPCHIP_PIB_I2CC_STATUS_REGISTER_B_BUS_STATUS_ADDR_P_ERR_000 = 3;
static const uint32_t T_TPCHIP_PIB_I2CC_STATUS_REGISTER_B_BUS_STATUS_PAR_ERR_000 = 4;
static const uint32_t T_TPCHIP_PIB_I2CC_STATUS_REGISTER_B_BUS_STATUS_LB_PARITY_ERROR_000 = 5;
static const uint32_t T_TPCHIP_PIB_I2CC_STATUS_REGISTER_B_READ_DATA_4_000 = 6;
static const uint32_t T_TPCHIP_PIB_I2CC_STATUS_REGISTER_B_READ_DATA_4_000_LEN = 32;
static const uint32_t T_TPCHIP_PIB_I2CC_STATUS_REGISTER_B_BUS_STATUS_WAITING_IN_I2C_QUEUE_000 = 40;
static const uint32_t T_TPCHIP_PIB_I2CC_STATUS_REGISTER_B_ECC_CORRECTED_ERROR_000 = 41;
static const uint32_t T_TPCHIP_PIB_I2CC_STATUS_REGISTER_B_ECC_UNCORRECTED_ERROR_000 = 42;
static const uint32_t T_TPCHIP_PIB_I2CC_STATUS_REGISTER_B_ECC_CONFIG_ERROR_000 = 43;
static const uint32_t T_TPCHIP_PIB_I2CC_STATUS_REGISTER_B_BUS_STATUS_BUSY_000 = 44;
static const uint32_t T_TPCHIP_PIB_I2CC_STATUS_REGISTER_B_BUS_STATUS_INVALID_COMMAND_000 = 45;
static const uint32_t T_TPCHIP_PIB_I2CC_STATUS_REGISTER_B_BUS_STATUS_PARITY_ERROR_000 = 46;
static const uint32_t T_TPCHIP_PIB_I2CC_STATUS_REGISTER_B_BUS_STATUS_BACK_END_OVERRUN_ERROR_000 = 47;
static const uint32_t T_TPCHIP_PIB_I2CC_STATUS_REGISTER_B_BUS_STATUS_BACK_END_ACCESS_ERROR_000 = 48;
static const uint32_t T_TPCHIP_PIB_I2CC_STATUS_REGISTER_B_BUS_STATUS_ARBITRATION_LOST_ERROR_000 = 49;
static const uint32_t T_TPCHIP_PIB_I2CC_STATUS_REGISTER_B_BUS_STATUS_NACK_RECEIVED_ERROR_000 = 50;
static const uint32_t T_TPCHIP_PIB_I2CC_STATUS_REGISTER_B_BUS_STATUS_DATA_REQUEST_000 = 51;
static const uint32_t T_TPCHIP_PIB_I2CC_STATUS_REGISTER_B_BUS_STATUS_COMMAND_COMPLETE_000 = 52;
static const uint32_t T_TPCHIP_PIB_I2CC_STATUS_REGISTER_B_BUS_STATUS_STOP_ERROR_000 = 53;
static const uint32_t T_TPCHIP_PIB_I2CC_STATUS_REGISTER_B_BUS_STATUS_I2C_PORT_BUSY_000 = 54;
static const uint32_t T_TPCHIP_PIB_I2CC_STATUS_REGISTER_B_BUS_STATUS_I2C_INTERFACE_BUSY_000 = 55;
static const uint32_t T_TPCHIP_PIB_I2CC_STATUS_REGISTER_B_BUS_STATUS_FIFO_ENTRY_COUNT_000 = 56;
static const uint32_t T_TPCHIP_PIB_I2CC_STATUS_REGISTER_B_BUS_STATUS_FIFO_ENTRY_COUNT_000_LEN = 4;
static const uint32_t T_TPCHIP_PIB_I2CC_STATUS_REGISTER_B_PCBIF_ERRS_000 = 60;
static const uint32_t T_TPCHIP_PIB_I2CC_STATUS_REGISTER_B_PCBIF_ERRS_000_LEN = 4;


static const uint64_t T_TPCHIP_PIB_I2CC_STATUS_REGISTER_ENGINE_B = 0xA000Bull;

static const uint32_t T_TPCHIP_PIB_I2CC_STATUS_REGISTER_ENGINE_B_INVALID_CMD_000 = 0;
static const uint32_t T_TPCHIP_PIB_I2CC_STATUS_REGISTER_ENGINE_B_LBUS_PARITY_ERROR_000 = 1;
static const uint32_t T_TPCHIP_PIB_I2CC_STATUS_REGISTER_ENGINE_B_BE_OV_ERROR_000 = 2;
static const uint32_t T_TPCHIP_PIB_I2CC_STATUS_REGISTER_ENGINE_B_BE_ACC_ERROR_000 = 3;
static const uint32_t T_TPCHIP_PIB_I2CC_STATUS_REGISTER_ENGINE_B_ARBITRATION_LOST_ERROR_000 = 4;
static const uint32_t T_TPCHIP_PIB_I2CC_STATUS_REGISTER_ENGINE_B_NACK_RECEIVED_ERROR_000 = 5;
static const uint32_t T_TPCHIP_PIB_I2CC_STATUS_REGISTER_ENGINE_B_DATA_REQUEST_000 = 6;
static const uint32_t T_TPCHIP_PIB_I2CC_STATUS_REGISTER_ENGINE_B_CMD_COMPLETE_000 = 7;
static const uint32_t T_TPCHIP_PIB_I2CC_STATUS_REGISTER_ENGINE_B_STOP_ERROR_000 = 8;
static const uint32_t T_TPCHIP_PIB_I2CC_STATUS_REGISTER_ENGINE_B_MAX_NUM_OF_PORTS_000 = 9;
static const uint32_t T_TPCHIP_PIB_I2CC_STATUS_REGISTER_ENGINE_B_MAX_NUM_OF_PORTS_000_LEN = 7;
static const uint32_t T_TPCHIP_PIB_I2CC_STATUS_REGISTER_ENGINE_B_ANY_I2C_INT_000 = 16;
static const uint32_t T_TPCHIP_PIB_I2CC_STATUS_REGISTER_ENGINE_B_WAITING_FOR_I2C_BUSY_000 = 17;
static const uint32_t T_TPCHIP_PIB_I2CC_STATUS_REGISTER_ENGINE_B_I2C_PORT_HISTORY_BUSY_000 = 19;
static const uint32_t T_TPCHIP_PIB_I2CC_STATUS_REGISTER_ENGINE_B_SCL_SYN_000 = 20;
static const uint32_t T_TPCHIP_PIB_I2CC_STATUS_REGISTER_ENGINE_B_SDA_SYN_000 = 21;
static const uint32_t T_TPCHIP_PIB_I2CC_STATUS_REGISTER_ENGINE_B_I2C_BUSY_000 = 22;
static const uint32_t T_TPCHIP_PIB_I2CC_STATUS_REGISTER_ENGINE_B_SELF_BUSY_000 = 23;
static const uint32_t T_TPCHIP_PIB_I2CC_STATUS_REGISTER_ENGINE_B_FIFO_ENTRY_COUNT_000 = 28;
static const uint32_t T_TPCHIP_PIB_I2CC_STATUS_REGISTER_ENGINE_B_FIFO_ENTRY_COUNT_000_LEN = 4;
static const uint32_t T_TPCHIP_PIB_I2CC_STATUS_REGISTER_ENGINE_B_PEEK_DATA1_000 = 32;
static const uint32_t T_TPCHIP_PIB_I2CC_STATUS_REGISTER_ENGINE_B_PEEK_DATA1_000_LEN = 8;
static const uint32_t T_TPCHIP_PIB_I2CC_STATUS_REGISTER_ENGINE_B_LBUS_PARITY_ERR1_000 = 40;
static const uint32_t T_TPCHIP_PIB_I2CC_STATUS_REGISTER_ENGINE_B_I2CC_STEERED_INTERRUPTS_000 = 44;
static const uint32_t T_TPCHIP_PIB_I2CC_STATUS_REGISTER_ENGINE_B_I2CC_STEERED_INTERRUPTS_000_LEN = 4;
static const uint32_t T_TPCHIP_PIB_I2CC_STATUS_REGISTER_ENGINE_B_EXTERNAL_STATUS_000 = 48;
static const uint32_t T_TPCHIP_PIB_I2CC_STATUS_REGISTER_ENGINE_B_EXTERNAL_STATUS_000_LEN = 6;


static const uint64_t T_TPCHIP_PIB_I2CC_WATER_MARK_REGISTER_B = 0xA0007ull;

static const uint32_t T_TPCHIP_PIB_I2CC_WATER_MARK_REGISTER_B_WATERMARK_REG_000 = 16;
static const uint32_t T_TPCHIP_PIB_I2CC_WATER_MARK_REGISTER_B_WATERMARK_REG_000_LEN = 16;
static const uint32_t T_TPCHIP_PIB_I2CC_WATER_MARK_REGISTER_B_PEEK_DATA1_000 = 32;
static const uint32_t T_TPCHIP_PIB_I2CC_WATER_MARK_REGISTER_B_PEEK_DATA1_000_LEN = 8;
static const uint32_t T_TPCHIP_PIB_I2CC_WATER_MARK_REGISTER_B_LBUS_PARITY_ERR1_000 = 40;


static const uint64_t T_TPCHIP_PIB_SPPE_SBEPM_MIB_XISIB = 0xD0006ull;

static const uint32_t T_TPCHIP_PIB_SPPE_SBEPM_MIB_XISIB_ADDR = 0;
static const uint32_t T_TPCHIP_PIB_SPPE_SBEPM_MIB_XISIB_ADDR_LEN = 32;
static const uint32_t T_TPCHIP_PIB_SPPE_SBEPM_MIB_XISIB_R_NW = 32;
static const uint32_t T_TPCHIP_PIB_SPPE_SBEPM_MIB_XISIB_BUSY = 33;
static const uint32_t T_TPCHIP_PIB_SPPE_SBEPM_MIB_XISIB_IMPRECISE_ERROR_PENDING = 34;
static const uint32_t T_TPCHIP_PIB_SPPE_SBEPM_MIB_XISIB_RSP_INFO = 49;
static const uint32_t T_TPCHIP_PIB_SPPE_SBEPM_MIB_XISIB_RSP_INFO_LEN = 3;
static const uint32_t T_TPCHIP_PIB_SPPE_SBEPM_MIB_XISIB_IFETCH_PENDING = 62;
static const uint32_t T_TPCHIP_PIB_SPPE_SBEPM_MIB_XISIB_DATAOP_PENDING = 63;


static const uint64_t T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_MIB_PPE_XIICAC = 0xD0009ull;

static const uint32_t T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_MIB_PPE_XIICAC_ICACHE_TAG_ADDR = 0;
static const uint32_t T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_MIB_PPE_XIICAC_ICACHE_TAG_ADDR_LEN = 27;
static const uint32_t T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_MIB_PPE_XIICAC_ICACHE_ERR = 32;
static const uint32_t T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_MIB_PPE_XIICAC_MIB_XISIB_PIB_IFETCH_PENDING = 34;
static const uint32_t T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_MIB_PPE_XIICAC_PPE_XIMEM_MEM_IFETCH_PENDING = 35;
static const uint32_t T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_MIB_PPE_XIICAC_ICACHE_VALID = 36;
static const uint32_t T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_MIB_PPE_XIICAC_ICACHE_VALID_LEN = 4;


static const uint64_t T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_MIB_PPE_XIMEM = 0xD0007ull;

static const uint32_t T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_MIB_PPE_XIMEM_ADDR = 0;
static const uint32_t T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_MIB_PPE_XIMEM_ADDR_LEN = 32;
static const uint32_t T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_MIB_PPE_XIMEM_R_NW = 32;
static const uint32_t T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_MIB_PPE_XIMEM_BUSY = 33;
static const uint32_t T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_MIB_PPE_XIMEM_IMPRECISE_ERROR_PENDING = 34;
static const uint32_t T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_MIB_PPE_XIMEM_BYTE_ENABLE = 35;
static const uint32_t T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_MIB_PPE_XIMEM_BYTE_ENABLE_LEN = 8;
static const uint32_t T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_MIB_PPE_XIMEM_LINE_MODE = 43;
static const uint32_t T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_MIB_PPE_XIMEM_ERROR = 49;
static const uint32_t T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_MIB_PPE_XIMEM_ERROR_LEN = 3;
static const uint32_t T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_MIB_PPE_XIMEM_IFETCH_PENDING = 62;
static const uint32_t T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_MIB_PPE_XIMEM_DATAOP_PENDING = 63;


static const uint64_t T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_MIB_PPE_XISGB = 0xD0008ull;

static const uint32_t T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_MIB_PPE_XISGB_STORE_ADDRESS = 0;
static const uint32_t T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_MIB_PPE_XISGB_STORE_ADDRESS_LEN = 32;
static const uint32_t T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_MIB_PPE_XISGB_PPE_XIMEM_MEM_IMPRECISE_ERROR_PENDING = 35;
static const uint32_t T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_MIB_PPE_XISGB_SGB_BYTE_VALID = 36;
static const uint32_t T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_MIB_PPE_XISGB_SGB_BYTE_VALID_LEN = 4;
static const uint32_t T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_MIB_PPE_XISGB_SGB_FLUSH_PENDING = 63;


static const uint64_t T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIDBGINF = 0xD000Full;

static const uint32_t T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIDBGINF_SRR0 = 0;
static const uint32_t T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIDBGINF_SRR0_LEN = 30;
static const uint32_t T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIDBGINF_LR = 32;
static const uint32_t T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIDBGINF_LR_LEN = 32;


static const uint64_t T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIDBGPRO = 0xD0005ull;

static const uint32_t T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIDBGPRO_XSR_HS = 0;
static const uint32_t T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIDBGPRO_XSR_HC = 1;
static const uint32_t T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIDBGPRO_XSR_HC_LEN = 3;
static const uint32_t T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIDBGPRO_XSR_HCP = 4;
static const uint32_t T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIDBGPRO_XSR_RIP = 5;
static const uint32_t T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIDBGPRO_XSR_SIP = 6;
static const uint32_t T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIDBGPRO_XSR_TRAP = 7;
static const uint32_t T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIDBGPRO_XSR_IAC = 8;
static const uint32_t T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIDBGPRO_NULL_MSR_SIBRC = 9;
static const uint32_t T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIDBGPRO_NULL_MSR_SIBRC_LEN = 3;
static const uint32_t T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIDBGPRO_XSR_RDAC = 12;
static const uint32_t T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIDBGPRO_XSR_WDAC = 13;
static const uint32_t T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIDBGPRO_NULL_MSR_WE = 14;
static const uint32_t T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIDBGPRO_XSR_TRH = 15;
static const uint32_t T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIDBGPRO_XSR_SMS = 16;
static const uint32_t T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIDBGPRO_XSR_SMS_LEN = 4;
static const uint32_t T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIDBGPRO_NULL_MSR_LP = 20;
static const uint32_t T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIDBGPRO_XSR_EP = 21;
static const uint32_t T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIDBGPRO_XSR_PTR = 24;
static const uint32_t T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIDBGPRO_XSR_ST = 25;
static const uint32_t T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIDBGPRO_XSR_MFE = 28;
static const uint32_t T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIDBGPRO_XSR_MCS = 29;
static const uint32_t T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIDBGPRO_XSR_MCS_LEN = 3;
static const uint32_t T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIDBGPRO_IAR = 32;
static const uint32_t T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIDBGPRO_IAR_LEN = 30;


static const uint64_t T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIRAMDBG = 0xD0003ull;

static const uint32_t T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIRAMDBG_XSR_HS = 0;
static const uint32_t T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIRAMDBG_XSR_HC = 1;
static const uint32_t T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIRAMDBG_XSR_HC_LEN = 3;
static const uint32_t T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIRAMDBG_XSR_HCP = 4;
static const uint32_t T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIRAMDBG_XSR_RIP = 5;
static const uint32_t T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIRAMDBG_XSR_SIP = 6;
static const uint32_t T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIRAMDBG_XSR_TRAP = 7;
static const uint32_t T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIRAMDBG_XSR_IAC = 8;
static const uint32_t T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIRAMDBG_NULL_MSR_SIBRC = 9;
static const uint32_t T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIRAMDBG_NULL_MSR_SIBRC_LEN = 3;
static const uint32_t T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIRAMDBG_XSR_RDAC = 12;
static const uint32_t T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIRAMDBG_XSR_WDAC = 13;
static const uint32_t T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIRAMDBG_NULL_MSR_WE = 14;
static const uint32_t T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIRAMDBG_XSR_TRH = 15;
static const uint32_t T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIRAMDBG_XSR_SMS = 16;
static const uint32_t T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIRAMDBG_XSR_SMS_LEN = 4;
static const uint32_t T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIRAMDBG_NULL_MSR_LP = 20;
static const uint32_t T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIRAMDBG_XSR_EP = 21;
static const uint32_t T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIRAMDBG_XSR_PTR = 24;
static const uint32_t T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIRAMDBG_XSR_ST = 25;
static const uint32_t T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIRAMDBG_XSR_MFE = 28;
static const uint32_t T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIRAMDBG_XSR_MCS = 29;
static const uint32_t T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIRAMDBG_XSR_MCS_LEN = 3;
static const uint32_t T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIRAMDBG_SPRG0 = 32;
static const uint32_t T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIRAMDBG_SPRG0_LEN = 32;


static const uint64_t T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIRAMEDR = 0xD0004ull;

static const uint32_t T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIRAMEDR_IR = 0;
static const uint32_t T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIRAMEDR_IR_LEN = 32;
static const uint32_t T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIRAMEDR_EDR = 32;
static const uint32_t T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIRAMEDR_EDR_LEN = 32;


static const uint64_t T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIRAMGA = 0xD0002ull;

static const uint32_t T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIRAMGA_PPE_XIRAMEDR_IR = 0;
static const uint32_t T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIRAMGA_PPE_XIRAMEDR_IR_LEN = 32;
static const uint32_t T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIRAMGA_SPRG0 = 32;
static const uint32_t T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIRAMGA_SPRG0_LEN = 32;


static const uint64_t T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIRAMRA = 0xD0001ull;

static const uint32_t T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIRAMRA_PPE_XIXCR_XCR = 1;
static const uint32_t T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIRAMRA_PPE_XIXCR_XCR_LEN = 3;
static const uint32_t T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIRAMRA_SPRG0 = 32;
static const uint32_t T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIRAMRA_SPRG0_LEN = 32;


static const uint64_t T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIXCR = 0xD0000ull;

static const uint32_t T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIXCR_PPE_XIXCR_XCR = 1;
static const uint32_t T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIXCR_PPE_XIXCR_XCR_LEN = 3;
static const uint32_t T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIXCR_NULL_CTR = 32;
static const uint32_t T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIXCR_NULL_CTR_LEN = 32;


static const uint64_t T_TPCHIP_PIB_SPPE_SBEPRV_ACS_CTRL_COMP_ECC_CAPTURE_REG = 0xD001Bull;

static const uint32_t T_TPCHIP_PIB_SPPE_SBEPRV_ACS_CTRL_COMP_ECC_CAPTURE_REG_CORRECTED_ERROR = 0;
static const uint32_t T_TPCHIP_PIB_SPPE_SBEPRV_ACS_CTRL_COMP_ECC_CAPTURE_REG_UNCORRECTED_ERROR = 1;
static const uint32_t T_TPCHIP_PIB_SPPE_SBEPRV_ACS_CTRL_COMP_ECC_CAPTURE_REG_ARRAY_ADDRESS = 2;
static const uint32_t T_TPCHIP_PIB_SPPE_SBEPRV_ACS_CTRL_COMP_ECC_CAPTURE_REG_ARRAY_ADDRESS_LEN = 18;
static const uint32_t T_TPCHIP_PIB_SPPE_SBEPRV_ACS_CTRL_COMP_ECC_CAPTURE_REG_BIT_LOCATION = 20;
static const uint32_t T_TPCHIP_PIB_SPPE_SBEPRV_ACS_CTRL_COMP_ECC_CAPTURE_REG_BIT_LOCATION_LEN = 7;


static const uint64_t T_TPCHIP_PIB_SPPE_SBEPRV_ACS_CTRL_COMP_FIR_MASK_REGISTER = 0xD0018ull;

static const uint32_t T_TPCHIP_PIB_SPPE_SBEPRV_ACS_CTRL_COMP_FIR_MASK_REGISTER_ECC_UNCORRECTED_ERR_PIB = 3;
static const uint32_t T_TPCHIP_PIB_SPPE_SBEPRV_ACS_CTRL_COMP_FIR_MASK_REGISTER_BAD_ARRAY_ADDR_PIB = 5;
static const uint32_t T_TPCHIP_PIB_SPPE_SBEPRV_ACS_CTRL_COMP_FIR_MASK_REGISTER_WRT_RST_INTRPT_PIB = 6;
static const uint32_t T_TPCHIP_PIB_SPPE_SBEPRV_ACS_CTRL_COMP_FIR_MASK_REGISTER_RD_RST_INTRPT_PIB = 7;
static const uint32_t T_TPCHIP_PIB_SPPE_SBEPRV_ACS_CTRL_COMP_FIR_MASK_REGISTER_ECC_UNCORRECTED_ERR_FACES = 22;
static const uint32_t T_TPCHIP_PIB_SPPE_SBEPRV_ACS_CTRL_COMP_FIR_MASK_REGISTER_BAD_ARRAY_ADDR_FACES = 24;
static const uint32_t T_TPCHIP_PIB_SPPE_SBEPRV_ACS_CTRL_COMP_FIR_MASK_REGISTER_WRT_RST_INTRPT_FACES = 25;
static const uint32_t T_TPCHIP_PIB_SPPE_SBEPRV_ACS_CTRL_COMP_FIR_MASK_REGISTER_RD_RST_INTRPT_FACES = 26;


static const uint64_t T_TPCHIP_PIB_SPPE_SBEPRV_ACS_CTRL_COMP_PIBMEM_ADDRESS_REGISTER = 0xD0011ull;

static const uint32_t T_TPCHIP_PIB_SPPE_SBEPRV_ACS_CTRL_COMP_PIBMEM_ADDRESS_REGISTER_ADDRESS_POINTER = 46;
static const uint32_t T_TPCHIP_PIB_SPPE_SBEPRV_ACS_CTRL_COMP_PIBMEM_ADDRESS_REGISTER_ADDRESS_POINTER_LEN = 18;


static const uint64_t T_TPCHIP_PIB_SPPE_SBEPRV_ACS_CTRL_COMP_PIBMEM_CONTROL_REGISTER = 0xD0010ull;

static const uint32_t T_TPCHIP_PIB_SPPE_SBEPRV_ACS_CTRL_COMP_PIBMEM_CONTROL_REGISTER_AUTO_PRE_INCREMENT_PIB = 0;
static const uint32_t T_TPCHIP_PIB_SPPE_SBEPRV_ACS_CTRL_COMP_PIBMEM_CONTROL_REGISTER_AUTO_POST_DECREMENT_PIB = 1;
static const uint32_t T_TPCHIP_PIB_SPPE_SBEPRV_ACS_CTRL_COMP_PIBMEM_CONTROL_REGISTER_DISABLE_ECC = 2;


static const uint64_t T_TPCHIP_PIB_SPPE_SBEPRV_ACS_CTRL_COMP_PIBMEM_RESET_REGISTER = 0xD0016ull;

static const uint32_t T_TPCHIP_PIB_SPPE_SBEPRV_ACS_CTRL_COMP_PIBMEM_RESET_REGISTER_RESET = 0;
static const uint32_t T_TPCHIP_PIB_SPPE_SBEPRV_ACS_CTRL_COMP_PIBMEM_RESET_REGISTER_RESET_LEN = 2;


static const uint64_t T_TPCHIP_PIB_SPPE_SBEPRV_ACS_CTRL_COMP_PIBMEM_STATUS_REG = 0xD0015ull;

static const uint32_t T_TPCHIP_PIB_SPPE_SBEPRV_ACS_CTRL_COMP_PIBMEM_STATUS_REG_ADDR_INVALID_PIB = 0;
static const uint32_t T_TPCHIP_PIB_SPPE_SBEPRV_ACS_CTRL_COMP_PIBMEM_STATUS_REG_WRITE_INVALID_PIB = 1;
static const uint32_t T_TPCHIP_PIB_SPPE_SBEPRV_ACS_CTRL_COMP_PIBMEM_STATUS_REG_READ_INVALID_PIB = 2;
static const uint32_t T_TPCHIP_PIB_SPPE_SBEPRV_ACS_CTRL_COMP_PIBMEM_STATUS_REG_ECC_UNCORRECTED_ERROR_PIB = 3;
static const uint32_t T_TPCHIP_PIB_SPPE_SBEPRV_ACS_CTRL_COMP_PIBMEM_STATUS_REG_ECC_CORRECTED_ERROR_PIB = 4;
static const uint32_t T_TPCHIP_PIB_SPPE_SBEPRV_ACS_CTRL_COMP_PIBMEM_STATUS_REG_BAD_ARRAY_ADDRESS_PIB = 5;
static const uint32_t T_TPCHIP_PIB_SPPE_SBEPRV_ACS_CTRL_COMP_PIBMEM_STATUS_REG_WRITE_RST_INTERRUPT_PIB = 6;
static const uint32_t T_TPCHIP_PIB_SPPE_SBEPRV_ACS_CTRL_COMP_PIBMEM_STATUS_REG_READ_RST_INTERRUPT_PIB = 7;
static const uint32_t T_TPCHIP_PIB_SPPE_SBEPRV_ACS_CTRL_COMP_PIBMEM_STATUS_REG_ADDR_INVALID_FACES = 19;
static const uint32_t T_TPCHIP_PIB_SPPE_SBEPRV_ACS_CTRL_COMP_PIBMEM_STATUS_REG_WRITE_INVALID_FACES = 20;
static const uint32_t T_TPCHIP_PIB_SPPE_SBEPRV_ACS_CTRL_COMP_PIBMEM_STATUS_REG_READ_INVALID_FACES = 21;
static const uint32_t T_TPCHIP_PIB_SPPE_SBEPRV_ACS_CTRL_COMP_PIBMEM_STATUS_REG_ECC_UNCORRECTED_ERROR_FACES = 22;
static const uint32_t T_TPCHIP_PIB_SPPE_SBEPRV_ACS_CTRL_COMP_PIBMEM_STATUS_REG_ECC_CORRECTED_ERROR_FACES = 23;
static const uint32_t T_TPCHIP_PIB_SPPE_SBEPRV_ACS_CTRL_COMP_PIBMEM_STATUS_REG_BAD_ARRAY_ADDRESS_FACES = 24;
static const uint32_t T_TPCHIP_PIB_SPPE_SBEPRV_ACS_CTRL_COMP_PIBMEM_STATUS_REG_WRITE_RST_INTERRUPT_FACES = 25;
static const uint32_t T_TPCHIP_PIB_SPPE_SBEPRV_ACS_CTRL_COMP_PIBMEM_STATUS_REG_READ_RST_INTERRUPT_FACES = 26;
static const uint32_t T_TPCHIP_PIB_SPPE_SBEPRV_ACS_CTRL_COMP_PIBMEM_STATUS_REG_ADDR_RESET_INTR_PIB = 32;
static const uint32_t T_TPCHIP_PIB_SPPE_SBEPRV_ACS_CTRL_COMP_PIBMEM_STATUS_REG_ADDR_RESET_INTR_PIB_LEN = 16;
static const uint32_t T_TPCHIP_PIB_SPPE_SBEPRV_ACS_CTRL_COMP_PIBMEM_STATUS_REG_ADDR_RESET_INTR_FACES = 48;
static const uint32_t T_TPCHIP_PIB_SPPE_SBEPRV_ACS_CTRL_COMP_PIBMEM_STATUS_REG_ADDR_RESET_INTR_FACES_LEN = 16;


static const uint64_t T_TPCHIP_TPC_ITR_FMU_ERROR_RPT = 0x1010786ull;

static const uint32_t T_TPCHIP_TPC_ITR_FMU_ERROR_RPT_MODEREG_P_ERR_OUT_LT = 0;
static const uint32_t T_TPCHIP_TPC_ITR_FMU_ERROR_RPT_PULSE_GEN_REG_P_ERR_OUT_LT = 1;


static const uint64_t T_TPCHIP_TPC_ITR_FMU_MODE = 0x1010780ull;

static const uint32_t T_TPCHIP_TPC_ITR_FMU_MODE_TOD_CNTR_REF = 0;
static const uint32_t T_TPCHIP_TPC_ITR_FMU_MODE_TOD_CNTR_REF_LEN = 16;
static const uint32_t T_TPCHIP_TPC_ITR_FMU_MODE_UNUSED1 = 16;
static const uint32_t T_TPCHIP_TPC_ITR_FMU_MODE_POWER_UP_CNTR_REF = 17;
static const uint32_t T_TPCHIP_TPC_ITR_FMU_MODE_POWER_UP_CNTR_REF_LEN = 3;
static const uint32_t T_TPCHIP_TPC_ITR_FMU_MODE_UNUSED2 = 20;
static const uint32_t T_TPCHIP_TPC_ITR_FMU_MODE_UNUSED2_LEN = 4;


static const uint64_t T_TPCHIP_TPC_ITR_FMU_OSC_CNTR1_RESULT = 0x1010784ull;

static const uint32_t T_TPCHIP_TPC_ITR_FMU_OSC_CNTR1_RESULT_OSC_PULSE1_CNTR_OVERFLOW = 0;
static const uint32_t T_TPCHIP_TPC_ITR_FMU_OSC_CNTR1_RESULT_PULSE_GEN_PARITY_ERROR = 1;
static const uint32_t T_TPCHIP_TPC_ITR_FMU_OSC_CNTR1_RESULT_MODE_REG_PARITY_ERROR = 2;
static const uint32_t T_TPCHIP_TPC_ITR_FMU_OSC_CNTR1_RESULT_RESULT_AVAILABLE = 3;
static const uint32_t T_TPCHIP_TPC_ITR_FMU_OSC_CNTR1_RESULT_OSC_PULSE1_CNTR = 4;
static const uint32_t T_TPCHIP_TPC_ITR_FMU_OSC_CNTR1_RESULT_OSC_PULSE1_CNTR_LEN = 24;


static const uint64_t T_TPCHIP_TPC_ITR_FMU_OSC_CNTR2_RESULT = 0x1010785ull;

static const uint32_t T_TPCHIP_TPC_ITR_FMU_OSC_CNTR2_RESULT_OSC_PULSE2_CNTR_OVERFLOW = 0;
static const uint32_t T_TPCHIP_TPC_ITR_FMU_OSC_CNTR2_RESULT_PULSE_GEN_PARITY_ERROR = 1;
static const uint32_t T_TPCHIP_TPC_ITR_FMU_OSC_CNTR2_RESULT_MODE_REG_PARITY_ERROR = 2;
static const uint32_t T_TPCHIP_TPC_ITR_FMU_OSC_CNTR2_RESULT_RESULT_AVAILABLE = 3;
static const uint32_t T_TPCHIP_TPC_ITR_FMU_OSC_CNTR2_RESULT_OSC_PULSE2_CNTR = 4;
static const uint32_t T_TPCHIP_TPC_ITR_FMU_OSC_CNTR2_RESULT_OSC_PULSE2_CNTR_LEN = 24;


static const uint64_t T_TPCHIP_TPC_ITR_FMU_PULSE_GEN = 0x1010781ull;

static const uint32_t T_TPCHIP_TPC_ITR_FMU_PULSE_GEN_FMU_INT_PULSE_ENA = 0;
static const uint32_t T_TPCHIP_TPC_ITR_FMU_PULSE_GEN_UNUSED3 = 1;
static const uint32_t T_TPCHIP_TPC_ITR_FMU_PULSE_GEN_FMU_INT_PULSE_CNTR_REF = 2;
static const uint32_t T_TPCHIP_TPC_ITR_FMU_PULSE_GEN_FMU_INT_PULSE_CNTR_REF_LEN = 10;


static const uint64_t T_TPCHIP_TPC_ITR_FMU_TRIGGER = 0x1010783ull;

static const uint32_t T_TPCHIP_TPC_ITR_FMU_TRIGGER_MEASURE = 0;
static const uint32_t T_TPCHIP_TPC_ITR_FMU_TRIGGER_FSM_RESET = 1;



#ifndef __PPE_HCODE__
}
}
#endif

#ifndef SCOMT_OMIT_FIELD_ACCESSORS
    #include "ody_scom_ody_t_fields.H"
#endif
