Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06_Full64; Runtime version L-2016.06_Full64;  Nov  7 19:25 2024
UVM_INFO /usr/synopsys/vcs-L-2016.06//etc/uvm-1.2/base/uvm_root.svh(402) @ 0: reporter [UVM/RELNOTES] 
----------------------------------------------------------------
UVM-1.2.Synopsys
(C) 2007-2014 Mentor Graphics Corporation
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2006-2014 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2013-2014 NVIDIA Corporation
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.
  See http://www.eda.org/svdb/view.php?id=3313 for more details.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.
  See http://www.eda.org/svdb/view.php?id=3770 for more details.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO @ 0: reporter [RNTST] Running test base_test...
UVM_INFO ../../channel/sv/channel_rx_monitor.sv(68) @ 0: uvm_test_top.tb.channel0.rx_agent.monitor [NOCOV] Coverage not enabled for: uvm_test_top.tb.channel0.rx_agent.monitor

Note-[FCICIO] Instance coverage is ON
/root/Desktop/UVM/A-peek-into-real-assignments/Assignment_1/assignment1-integ/tb/../../channel/sv/channel_rx_monitor.sv, 49
channel_pkg, "channel_pkg::channel_rx_monitor::cover_packet"
  Instance coverage is set (option.per_instance = 1) for covergroup 
  'channel_pkg::channel_rx_monitor::cover_packet'
  
  Covergroup Instance: tb_top.me.obj.cover_packet 
  Design hierarchy: channel_pkg

UVM_INFO ../../channel/sv/channel_rx_monitor.sv(68) @ 0: uvm_test_top.tb.channel1.rx_agent.monitor [NOCOV] Coverage not enabled for: uvm_test_top.tb.channel1.rx_agent.monitor
UVM_INFO ../../channel/sv/channel_rx_monitor.sv(68) @ 0: uvm_test_top.tb.channel2.rx_agent.monitor [NOCOV] Coverage not enabled for: uvm_test_top.tb.channel2.rx_agent.monitor
UVM_WARNING /usr/synopsys/vcs-L-2016.06//etc/uvm-1.2/base/uvm_component.svh(3335) @ 0: uvm_test_top.tb.hbus.monitor [UVM/CFG/GET/DPR] get/set_config_* API has been deprecated. Use uvm_config_db instead.
UVM_INFO /usr/synopsys/vcs-L-2016.06//etc/uvm-1.2/base/uvm_root.svh(589) @ 0: reporter [UVMTOP] UVM testbench topology:
--------------------------------------------------------------------------
Name                           Type                       Size  Value     
--------------------------------------------------------------------------
uvm_test_top                   base_test                  -     @354      
  tb                           router_tb                  -     @371      
    channel0                   channel_env                -     @387      
      rx_agent                 channel_rx_agent           -     @441      
        driver                 channel_rx_driver          -     @597      
          rsp_port             uvm_analysis_port          -     @614      
            recording_detail   integral                   32    'd1       
          seq_item_port        uvm_seq_item_pull_port     -     @605      
            recording_detail   integral                   32    'd1       
          channel_id           integral                   32    'h0       
          recording_detail     integral                   32    'd1       
        monitor                channel_rx_monitor         -     @454      
          item_collected_port  uvm_analysis_port          -     @465      
            recording_detail   integral                   32    'd1       
          channel_id           integral                   32    'h0       
          checks_enable        integral                   1     'h1       
          coverage_enable      integral                   1     'h1       
          recording_detail     integral                   32    'd1       
        sequencer              channel_rx_sequencer       -     @474      
          rsp_export           uvm_analysis_export        -     @482      
            recording_detail   integral                   32    'd1       
          seq_item_export      uvm_seq_item_pull_imp      -     @588      
            recording_detail   integral                   32    'd1       
          recording_detail     integral                   32    'd1       
          arbitration_queue    array                      0     -         
          lock_queue           array                      0     -         
          num_last_reqs        integral                   32    'd1       
          num_last_rsps        integral                   32    'd1       
        is_active              uvm_active_passive_enum    1     UVM_ACTIVE
        recording_detail       integral                   32    'd1       
      channel_id               integral                   32    'h0       
      checks_enable            integral                   1     'h1       
      coverage_enable          integral                   1     'h1       
      recording_detail         integral                   32    'd1       
    channel1                   channel_env                -     @395      
      rx_agent                 channel_rx_agent           -     @638      
        driver                 channel_rx_driver          -     @794      
          rsp_port             uvm_analysis_port          -     @811      
            recording_detail   integral                   32    'd1       
          seq_item_port        uvm_seq_item_pull_port     -     @802      
            recording_detail   integral                   32    'd1       
          channel_id           integral                   32    'h1       
          recording_detail     integral                   32    'd1       
        monitor                channel_rx_monitor         -     @651      
          item_collected_port  uvm_analysis_port          -     @662      
            recording_detail   integral                   32    'd1       
          channel_id           integral                   32    'h1       
          checks_enable        integral                   1     'h1       
          coverage_enable      integral                   1     'h1       
          recording_detail     integral                   32    'd1       
        sequencer              channel_rx_sequencer       -     @671      
          rsp_export           uvm_analysis_export        -     @679      
            recording_detail   integral                   32    'd1       
          seq_item_export      uvm_seq_item_pull_imp      -     @785      
            recording_detail   integral                   32    'd1       
          recording_detail     integral                   32    'd1       
          arbitration_queue    array                      0     -         
          lock_queue           array                      0     -         
          num_last_reqs        integral                   32    'd1       
          num_last_rsps        integral                   32    'd1       
        is_active              uvm_active_passive_enum    1     UVM_ACTIVE
        recording_detail       integral                   32    'd1       
      channel_id               integral                   32    'h1       
      checks_enable            integral                   1     'h1       
      coverage_enable          integral                   1     'h1       
      recording_detail         integral                   32    'd1       
    channel2                   channel_env                -     @403      
      rx_agent                 channel_rx_agent           -     @835      
        driver                 channel_rx_driver          -     @991      
          rsp_port             uvm_analysis_port          -     @1008     
            recording_detail   integral                   32    'd1       
          seq_item_port        uvm_seq_item_pull_port     -     @999      
            recording_detail   integral                   32    'd1       
          channel_id           integral                   32    'h2       
          recording_detail     integral                   32    'd1       
        monitor                channel_rx_monitor         -     @848      
          item_collected_port  uvm_analysis_port          -     @859      
            recording_detail   integral                   32    'd1       
          channel_id           integral                   32    'h2       
          checks_enable        integral                   1     'h1       
          coverage_enable      integral                   1     'h1       
          recording_detail     integral                   32    'd1       
        sequencer              channel_rx_sequencer       -     @868      
          rsp_export           uvm_analysis_export        -     @876      
            recording_detail   integral                   32    'd1       
          seq_item_export      uvm_seq_item_pull_imp      -     @982      
            recording_detail   integral                   32    'd1       
          recording_detail     integral                   32    'd1       
          arbitration_queue    array                      0     -         
          lock_queue           array                      0     -         
          num_last_reqs        integral                   32    'd1       
          num_last_rsps        integral                   32    'd1       
        is_active              uvm_active_passive_enum    1     UVM_ACTIVE
        recording_detail       integral                   32    'd1       
      channel_id               integral                   32    'h2       
      checks_enable            integral                   1     'h1       
      coverage_enable          integral                   1     'h1       
      recording_detail         integral                   32    'd1       
    clk_n_rst                  clock_and_reset_env        -     @419      
      agent                    clock_and_reset_agent      -     @1027     
        driver                 clock_and_reset_driver     -     @1036     
          rsp_port             uvm_analysis_port          -     @1053     
            recording_detail   integral                   32    'd1       
          seq_item_port        uvm_seq_item_pull_port     -     @1044     
            recording_detail   integral                   32    'd1       
          recording_detail     integral                   32    'd1       
        sequencer              clock_and_reset_sequencer  -     @1062     
          rsp_export           uvm_analysis_export        -     @1070     
            recording_detail   integral                   32    'd1       
          seq_item_export      uvm_seq_item_pull_imp      -     @1176     
            recording_detail   integral                   32    'd1       
          recording_detail     integral                   32    'd1       
          arbitration_queue    array                      0     -         
          lock_queue           array                      0     -         
          num_last_reqs        integral                   32    'd1       
          num_last_rsps        integral                   32    'd1       
        recording_detail       integral                   32    'd1       
      recording_detail         integral                   32    'd1       
    hbus                       hbus_env                   -     @411      
      masters[0]               hbus_master_agent          -     @1213     
        driver                 hbus_master_driver         -     @1348     
          rsp_port             uvm_analysis_port          -     @1365     
            recording_detail   integral                   32    'd1       
          seq_item_port        uvm_seq_item_pull_port     -     @1356     
            recording_detail   integral                   32    'd1       
          random_delay         integral                   1     'h0       
          master_id            integral                   32    'h0       
          recording_detail     integral                   32    'd1       
        sequencer              hbus_master_sequencer      -     @1225     
          rsp_export           uvm_analysis_export        -     @1233     
            recording_detail   integral                   32    'd1       
          seq_item_export      uvm_seq_item_pull_imp      -     @1339     
            recording_detail   integral                   32    'd1       
          recording_detail     integral                   32    'd1       
          arbitration_queue    array                      0     -         
          lock_queue           array                      0     -         
          num_last_reqs        integral                   32    'd1       
          num_last_rsps        integral                   32    'd1       
        monitor                hbus_monitor               -     @1193     
        is_active              uvm_active_passive_enum    1     UVM_ACTIVE
        master_id              integral                   32    'h0       
        recording_detail       integral                   32    'd1       
      monitor                  hbus_monitor               -     @1193     
        item_collected_port    uvm_analysis_port          -     @1201     
          recording_detail     integral                   32    'd1       
        checks_enable          integral                   1     'h1       
        coverage_enable        integral                   1     'h1       
        recording_detail       integral                   32    'd1       
      num_masters              integral                   32    'h1       
      num_slaves               integral                   32    'h0       
      checks_enable            integral                   1     'h1       
      coverage_enable          integral                   1     'h1       
      recording_detail         integral                   32    'd1       
    yapp                       yapp_env                   -     @379      
      tx_agent                 yapp_tx_agent              -     @1381     
        driver                 yapp_tx_driver             -     @1523     
          rsp_port             uvm_analysis_port          -     @1540     
            recording_detail   integral                   32    'd1       
          seq_item_port        uvm_seq_item_pull_port     -     @1531     
            recording_detail   integral                   32    'd1       
          num_sent             integral                   32    'h0       
          recording_detail     integral                   32    'd1       
        monitor                yapp_tx_monitor            -     @1392     
          num_pkt_col          integral                   32    'h0       
          recording_detail     integral                   32    'd1       
        sequencer              yapp_tx_sequencer          -     @1400     
          rsp_export           uvm_analysis_export        -     @1408     
            recording_detail   integral                   32    'd1       
          seq_item_export      uvm_seq_item_pull_imp      -     @1514     
            recording_detail   integral                   32    'd1       
          recording_detail     integral                   32    'd1       
          arbitration_queue    array                      0     -         
          lock_queue           array                      0     -         
          num_last_reqs        integral                   32    'd1       
          num_last_rsps        integral                   32    'd1       
        is_active              uvm_active_passive_enum    1     UVM_ACTIVE
        recording_detail       integral                   32    'd1       
      recording_detail         integral                   32    'd1       
    recording_detail           integral                   32    'd1       
--------------------------------------------------------------------------

UVM_INFO ../../channel/sv/channel_rx_monitor.sv(109) @ 0: uvm_test_top.tb.channel0.rx_agent.monitor [channel_rx_monitor] Inside the run() phase
UVM_INFO ../../channel/sv/channel_rx_monitor.sv(109) @ 0: uvm_test_top.tb.channel1.rx_agent.monitor [channel_rx_monitor] Inside the run() phase
UVM_INFO ../../channel/sv/channel_rx_monitor.sv(109) @ 0: uvm_test_top.tb.channel2.rx_agent.monitor [channel_rx_monitor] Inside the run() phase
UVM_INFO ../../channel/sv/channel_rx_driver.sv(94) @ 0: uvm_test_top.tb.channel0.rx_agent.driver [channel_rx_driver] Report: Channel_0 RX Driver Sent 0 Responses
UVM_INFO ../../channel/sv/channel_rx_monitor.sv(157) @ 0: uvm_test_top.tb.channel0.rx_agent.monitor [channel_rx_monitor] Report: Channel_0 Monitor Collected 0 Packets
UVM_INFO ../../channel/sv/channel_rx_driver.sv(94) @ 0: uvm_test_top.tb.channel1.rx_agent.driver [channel_rx_driver] Report: Channel_1 RX Driver Sent 0 Responses
UVM_INFO ../../channel/sv/channel_rx_monitor.sv(157) @ 0: uvm_test_top.tb.channel1.rx_agent.monitor [channel_rx_monitor] Report: Channel_1 Monitor Collected 0 Packets
UVM_INFO ../../channel/sv/channel_rx_driver.sv(94) @ 0: uvm_test_top.tb.channel2.rx_agent.driver [channel_rx_driver] Report: Channel_2 RX Driver Sent 0 Responses
UVM_INFO ../../channel/sv/channel_rx_monitor.sv(157) @ 0: uvm_test_top.tb.channel2.rx_agent.monitor [channel_rx_monitor] Report: Channel_2 Monitor Collected 0 Packets
UVM_INFO ../../hbus/sv/hbus_monitor.sv(132) @ 0: uvm_test_top.tb.hbus.monitor [hbus_monitor] Report: HBUS Monitor Collected 0 WRITE and 0 READ Transactions
UVM_INFO ../sv/yapp_tx_driver.sv(91) @ 0: uvm_test_top.tb.yapp.tx_agent.driver [yapp_tx_driver] Report: YAPP TX driver sent 0 packets
UVM_INFO ../sv/yapp_tx_monitor.sv(69) @ 0: uvm_test_top.tb.yapp.tx_agent.monitor [yapp_tx_monitor] Report: YAPP Monitor Collected 0 Packets
UVM_INFO /usr/synopsys/vcs-L-2016.06//etc/uvm-1.2/base/uvm_report_server.svh(894) @ 0: reporter [UVM/REPORT/SERVER] 
--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :   18
UVM_WARNING :    1
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[NOCOV]     3
[RNTST]     1
[UVM/CFG/GET/DPR]     1
[UVM/RELNOTES]     1
[UVMTOP]     1
[channel_rx_driver]     3
[channel_rx_monitor]     6
[hbus_monitor]     1
[yapp_tx_driver]     1
[yapp_tx_monitor]     1

$finish called from file "/usr/synopsys/vcs-L-2016.06//etc/uvm-1.2/base/uvm_root.svh", line 527.
$finish at simulation time                    0
           V C S   S i m u l a t i o n   R e p o r t 
Time: 000 ps
CPU Time:      0.200 seconds;       Data structure size:   0.5Mb
Thu Nov  7 19:25:26 2024
