23:40:46 **** Incremental Build of configuration Debug for project data_process_sw_system ****
make all 
Generating bif file for the system project
generate_system_bif.bat 57142 C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/export/data_process_hw/data_process_hw.xpfm standalone_domain C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_sw_system/Debug/system.bif
sdcard_gen --xpfm C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/export/data_process_hw/data_process_hw.xpfm --sys_config data_process_hw --bif C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_sw_system/Debug/system.bif --bitstream C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_sw/_ide/bitstream/design_1_wrapper.bit --elf C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_sw/Debug/data_process_sw.elf,ps7_cortexa9_0
creating BOOT.BIN using C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_sw/_ide/bitstream/design_1_wrapper.bit
Running C:/Xilinx/Vitis/2020.1/bin/bootgen  -image C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_sw_system/Debug/sd_card_temp/boot.bif -w -o i BOOT.BIN

23:40:51 Build Finished (took 4s.812ms)

