<?xml version="1.0" encoding="UTF-8"?>
<probeData version="2" minor="2">
  <probeset name="EDA_PROBESET" active="true">
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23e7d65a79bc59f7bc47406c1714dfae"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="50000000"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="40"/>
      </probeOptions>
      <nets>
        <net name="x_soc/x_cpu_sub_system_axi/biu_pad_awaddr[39]"/>
        <net name="x_soc/x_cpu_sub_system_axi/biu_pad_awaddr[38]"/>
        <net name="x_soc/x_cpu_sub_system_axi/biu_pad_awaddr[37]"/>
        <net name="x_soc/x_cpu_sub_system_axi/biu_pad_awaddr[36]"/>
        <net name="x_soc/x_cpu_sub_system_axi/biu_pad_awaddr[35]"/>
        <net name="x_soc/x_cpu_sub_system_axi/biu_pad_awaddr[34]"/>
        <net name="x_soc/x_cpu_sub_system_axi/biu_pad_awaddr[33]"/>
        <net name="x_soc/x_cpu_sub_system_axi/biu_pad_awaddr[32]"/>
        <net name="x_soc/x_cpu_sub_system_axi/biu_pad_awaddr[31]"/>
        <net name="x_soc/x_cpu_sub_system_axi/biu_pad_awaddr[30]"/>
        <net name="x_soc/x_cpu_sub_system_axi/biu_pad_awaddr[29]"/>
        <net name="x_soc/x_cpu_sub_system_axi/biu_pad_awaddr[28]"/>
        <net name="x_soc/x_cpu_sub_system_axi/biu_pad_awaddr[27]"/>
        <net name="x_soc/x_cpu_sub_system_axi/biu_pad_awaddr[26]"/>
        <net name="x_soc/x_cpu_sub_system_axi/biu_pad_awaddr[25]"/>
        <net name="x_soc/x_cpu_sub_system_axi/biu_pad_awaddr[24]"/>
        <net name="x_soc/x_cpu_sub_system_axi/biu_pad_awaddr[23]"/>
        <net name="x_soc/x_cpu_sub_system_axi/biu_pad_awaddr[22]"/>
        <net name="x_soc/x_cpu_sub_system_axi/biu_pad_awaddr[21]"/>
        <net name="x_soc/x_cpu_sub_system_axi/biu_pad_awaddr[20]"/>
        <net name="x_soc/x_cpu_sub_system_axi/biu_pad_awaddr[19]"/>
        <net name="x_soc/x_cpu_sub_system_axi/biu_pad_awaddr[18]"/>
        <net name="x_soc/x_cpu_sub_system_axi/biu_pad_awaddr[17]"/>
        <net name="x_soc/x_cpu_sub_system_axi/biu_pad_awaddr[16]"/>
        <net name="x_soc/x_cpu_sub_system_axi/biu_pad_awaddr[15]"/>
        <net name="x_soc/x_cpu_sub_system_axi/biu_pad_awaddr[14]"/>
        <net name="x_soc/x_cpu_sub_system_axi/biu_pad_awaddr[13]"/>
        <net name="x_soc/x_cpu_sub_system_axi/biu_pad_awaddr[12]"/>
        <net name="x_soc/x_cpu_sub_system_axi/biu_pad_awaddr[11]"/>
        <net name="x_soc/x_cpu_sub_system_axi/biu_pad_awaddr[10]"/>
        <net name="x_soc/x_cpu_sub_system_axi/biu_pad_awaddr[9]"/>
        <net name="x_soc/x_cpu_sub_system_axi/biu_pad_awaddr[8]"/>
        <net name="x_soc/x_cpu_sub_system_axi/biu_pad_awaddr[7]"/>
        <net name="x_soc/x_cpu_sub_system_axi/biu_pad_awaddr[6]"/>
        <net name="x_soc/x_cpu_sub_system_axi/biu_pad_awaddr[5]"/>
        <net name="x_soc/x_cpu_sub_system_axi/biu_pad_awaddr[4]"/>
        <net name="x_soc/x_cpu_sub_system_axi/biu_pad_awaddr[3]"/>
        <net name="x_soc/x_cpu_sub_system_axi/biu_pad_awaddr[2]"/>
        <net name="x_soc/x_cpu_sub_system_axi/biu_pad_awaddr[1]"/>
        <net name="x_soc/x_cpu_sub_system_axi/biu_pad_awaddr[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23e7d65a79bc59f7bc47406c1714dfae"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="50000000"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="x_soc/x_cpu_sub_system_axi/biu_pad_awvalid"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23e7d65a79bc59f7bc47406c1714dfae"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="50000000"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="x_soc/i_pad_uart0_sin"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23e7d65a79bc59f7bc47406c1714dfae"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="50000000"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="x_soc/o_pad_uart0_sout"/>
      </nets>
    </probe>
  </probeset>
</probeData>
