
øÛ
*sramgen_sramgen_sram_32x32m4w32_replica_v1ç
hierarchical_decoder_nand_1

gnd

vdd

a

b

c	

y"Ü
n1#!
sky130sky130_fd_pr__nfet_01v8
l	333333√?
w	öôôôôô	@"
d

x1"
s	

gnd"
g

a"
b	

gnd"Ö
n2#!
sky130sky130_fd_pr__nfet_01v8
l	333333√?
w	öôôôôô	@"
b	

gnd"
g

b"
s

x1"
d

x2"Ñ
n3#!
sky130sky130_fd_pr__nfet_01v8
w	öôôôôô	@
l	333333√?"
s

x2"
d

y"
b	

gnd"
g

c"Ö
p1#!
sky130sky130_fd_pr__pfet_01v8
l	333333√?
w	333333@"
d

y"
g

a"
s	

vdd"
b	

vdd"Ö
p2#!
sky130sky130_fd_pr__pfet_01v8
w	333333@
l	333333√?"
g

b"
s	

vdd"
d

y"
b	

vdd"Ö
p3#!
sky130sky130_fd_pr__pfet_01v8
l	333333√?
w	333333@"
s	

vdd"
d

y"
g

c"
b	

vddÍ
hierarchical_decoder_inv_2

gnd

vdd	

din
	
din_b"ä
n#!
sky130sky130_fd_pr__nfet_01v8
w	öôôôôô˘?
l	333333√?"
s	

gnd"
b	

gnd"
g	

din"
d
	
din_b"ä
p#!
sky130sky130_fd_pr__pfet_01v8
w	333333@
l	333333√?"
d
	
din_b"
s	

vdd"
g	

din"
b	

vdd—
hierarchical_decoder

vdd

gnd


addr


addr_b


decode

decode_b"û
nand_3
hierarchical_decoder_nand_1"
gnd	

gnd"
c

addr_b"
a
addr_b"
y

decode_b[0]"
b
addr_b"
vdd	

vdd"x
inv_4
hierarchical_decoder_inv_2"
din_b

decode"
din

decode_b[0]"
gnd	

gnd"
vdd	

vdd"ú
nand_5
hierarchical_decoder_nand_1"
vdd	

vdd"
gnd	

gnd"
y

decode_b[1]"
b
addr_b"
a
addr_b"
c
addr"|
inv_6
hierarchical_decoder_inv_2"
din_b
decode"
gnd	

gnd"
vdd	

vdd"
din

decode_b[1]"ú
nand_7
hierarchical_decoder_nand_1"
vdd	

vdd"
a
addr_b"
c

addr_b"
b

addr"
gnd	

gnd"
y

decode_b[2]"|
inv_8
hierarchical_decoder_inv_2"
gnd	

gnd"
din_b
decode"
vdd	

vdd"
din

decode_b[2]"ö
nand_9
hierarchical_decoder_nand_1"
c
addr"
gnd	

gnd"
y

decode_b[3]"
a
addr_b"
vdd	

vdd"
b

addr"}
inv_10
hierarchical_decoder_inv_2"
gnd	

gnd"
din

decode_b[3]"
din_b
decode"
vdd	

vdd"ù
nand_11
hierarchical_decoder_nand_1"
gnd	

gnd"
vdd	

vdd"
a

addr"
b
addr_b"
c

addr_b"
y

decode_b[4]"}
inv_12
hierarchical_decoder_inv_2"
din

decode_b[4]"
gnd	

gnd"
vdd	

vdd"
din_b
decode"õ
nand_13
hierarchical_decoder_nand_1"
y

decode_b[5]"
vdd	

vdd"
b
addr_b"
c
addr"
gnd	

gnd"
a

addr"}
inv_14
hierarchical_decoder_inv_2"
gnd	

gnd"
vdd	

vdd"
din

decode_b[5]"
din_b
decode"õ
nand_15
hierarchical_decoder_nand_1"
a

addr"
vdd	

vdd"
y

decode_b[6]"
b

addr"
gnd	

gnd"
c

addr_b"}
inv_16
hierarchical_decoder_inv_2"
din_b
decode"
gnd	

gnd"
vdd	

vdd"
din

decode_b[6]"ô
nand_17
hierarchical_decoder_nand_1"
c
addr"
a

addr"
b

addr"
gnd	

gnd"
vdd	

vdd"
y

decode_b[7]"}
inv_18
hierarchical_decoder_inv_2"
vdd	

vdd"
din_b
decode"
din

decode_b[7]"
gnd	

gndÏ
column_decoder_nand_1

gnd

vdd

a

b	

y"Ö
n1#!
sky130sky130_fd_pr__nfet_01v8
l	333333√?
w	öôôôôô	@"
b	

gnd"
d

x"
s	

gnd"
g

a"É
n2#!
sky130sky130_fd_pr__nfet_01v8
l	333333√?
w	öôôôôô	@"
d

y"
s

x"
g

b"
b	

gnd"Ö
p1#!
sky130sky130_fd_pr__pfet_01v8
w	333333@
l	333333√?"
g

a"
b	

vdd"
d

y"
s	

vdd"Ö
p2#!
sky130sky130_fd_pr__pfet_01v8
l	333333√?
w	333333@"
d

y"
b	

vdd"
g

b"
s	

vdd‰
column_decoder_inv_2

gnd

vdd	

din
	
din_b"ä
n#!
sky130sky130_fd_pr__nfet_01v8
w	öôôôôô˘?
l	333333√?"
g	

din"
b	

gnd"
s	

gnd"
d
	
din_b"ä
p#!
sky130sky130_fd_pr__pfet_01v8
l	333333√?
w	333333@"
d
	
din_b"
s	

vdd"
g	

din"
b	

vdd“
column_decoder

vdd

gnd


addr


addr_b


decode

decode_b"É
nand_3
column_decoder_nand_1"
a
addr_b"
b

addr_b"
y

decode_b[0]"
vdd	

vdd"
gnd	

gnd"r
inv_4
column_decoder_inv_2"
gnd	

gnd"
din_b

decode"
din

decode_b[0]"
vdd	

vdd"Å
nand_5
column_decoder_nand_1"
b
addr"
a
addr_b"
gnd	

gnd"
y

decode_b[1]"
vdd	

vdd"v
inv_6
column_decoder_inv_2"
gnd	

gnd"
din

decode_b[1]"
vdd	

vdd"
din_b
decode"Å
nand_7
column_decoder_nand_1"
gnd	

gnd"
b

addr_b"
vdd	

vdd"
y

decode_b[2]"
a

addr"v
inv_8
column_decoder_inv_2"
gnd	

gnd"
din_b
decode"
vdd	

vdd"
din

decode_b[2]"
nand_9
column_decoder_nand_1"
b
addr"
vdd	

vdd"
gnd	

gnd"
y

decode_b[3]"
a

addr"w
inv_10
column_decoder_inv_2"
vdd	

vdd"
din_b
decode"
din

decode_b[3]"
gnd	

gnd
wordline_driver_and2_nand

gnd

vdd

a

b	

y"Ö
n1#!
sky130sky130_fd_pr__nfet_01v8
w	öôôôôô	@
l	333333√?"
d

x"
s	

gnd"
g

a"
b	

gnd"É
n2#!
sky130sky130_fd_pr__nfet_01v8
w	öôôôôô	@
l	333333√?"
d

y"
g

b"
b	

gnd"
s

x"Ö
p1#!
sky130sky130_fd_pr__pfet_01v8
l	333333√?
w	333333@"
d

y"
s	

vdd"
b	

vdd"
g

a"Ö
p2#!
sky130sky130_fd_pr__pfet_01v8
w	333333@
l	333333√?"
d

y"
s	

vdd"
g

b"
b	

vddË
wordline_driver_and2_inv

gnd

vdd	

din
	
din_b"ä
n#!
sky130sky130_fd_pr__nfet_01v8
w	öôôôôô˘?
l	333333√?"
b	

gnd"
d
	
din_b"
s	

gnd"
g	

din"ä
p#!
sky130sky130_fd_pr__pfet_01v8
w	333333@
l	333333√?"
g	

din"
d
	
din_b"
s	

vdd"
b	

vdd≠
wordline_driver_and2

a

b	

y

vdd

vss"s
nand
wordline_driver_and2_nand"
vdd	

vdd"
gnd	

vss"
b

b"
a

a"
y	

tmp"i
inv
wordline_driver_and2_inv"
gnd	

vss"
din	

tmp"
vdd	

vdd"
din_b

yƒ
wordline_driver

vdd

vss	

din
	
wl_en


wl"s
and2
wordline_driver_and2"
b
	
wl_en"
a	

din"
vdd	

vdd"
vss	

vss"
y

wl‰
wordline_driver_array

vdd

vss	

din
	
wl_en


wl"x
wl_driver_0
wordline_driver"
wl
wl"
vdd	

vdd"
din
din"
wl_en
	
wl_en"
vss	

vss"Ä
wl_driver_1
wordline_driver"
wl_en
	
wl_en"
din	
din"
vdd	

vdd"
vss	

vss"
wl

wl"Ä
wl_driver_2
wordline_driver"
vss	

vss"
vdd	

vdd"
wl_en
	
wl_en"
wl

wl"
din	
din"Ä
wl_driver_3
wordline_driver"
wl_en
	
wl_en"
vdd	

vdd"
wl

wl"
din	
din"
vss	

vss"Ä
wl_driver_4
wordline_driver"
vdd	

vdd"
wl_en
	
wl_en"
wl

wl"
din	
din"
vss	

vss"Ä
wl_driver_5
wordline_driver"
vss	

vss"
vdd	

vdd"
wl_en
	
wl_en"
wl

wl"
din	
din"Ä
wl_driver_6
wordline_driver"
din	
din"
vss	

vss"
wl

wl"
wl_en
	
wl_en"
vdd	

vdd"Ä
wl_driver_7
wordline_driver"
din	
din"
wl

wl"
vss	

vss"
wl_en
	
wl_en"
vdd	

vddıî
bitcell_array

vdd

vss

blÄ

brÄ

wl

vnb

vpb

rbl

rbr"¢
bitcell_0_0
sky130sram_sp_cell"
VPB	

vpb"
VDD	

vdd"
WL	

vss"
VNB	

vnb"
BL	

vdd"
VSS	

vss"
BR	

vdd"¢
bitcell_0_1
sky130sram_sp_cell"
VDD	

vdd"
BL	

rbl"
VPB	

vpb"
BR	

rbr"
VNB	

vnb"
WL	

vss"
VSS	

vss"ú
bitcell_0_2
sky130sram_sp_cell"
WL	

vss"
VPB	

vpb"
VNB	

vnb"
BL
bl"
VDD	

vdd"
BR
br"
VSS	

vss"§
bitcell_0_3
sky130sram_sp_cell"
VNB	

vnb"
VPB	

vpb"
WL	

vss"
VDD	

vdd"
BR

br"
VSS	

vss"
BL

bl"§
bitcell_0_4
sky130sram_sp_cell"
VPB	

vpb"
VDD	

vdd"
VNB	

vnb"
VSS	

vss"
WL	

vss"
BL

bl"
BR

br"§
bitcell_0_5
sky130sram_sp_cell"
BR

br"
BL

bl"
VDD	

vdd"
VPB	

vpb"
WL	

vss"
VSS	

vss"
VNB	

vnb"§
bitcell_0_6
sky130sram_sp_cell"
BR

br"
VSS	

vss"
WL	

vss"
VNB	

vnb"
VPB	

vpb"
BL

bl"
VDD	

vdd"§
bitcell_0_7
sky130sram_sp_cell"
VDD	

vdd"
VPB	

vpb"
WL	

vss"
BL

bl"
VSS	

vss"
BR

br"
VNB	

vnb"§
bitcell_0_8
sky130sram_sp_cell"
WL	

vss"
BL

bl"
VSS	

vss"
BR

br"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"§
bitcell_0_9
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
BR

br"
WL	

vss"
VNB	

vnb"
VPB	

vpb"
BL

bl"•
bitcell_0_10
sky130sram_sp_cell"
BL

bl"
VPB	

vpb"
WL	

vss"
VNB	

vnb"
VDD	

vdd"
BR

br"
VSS	

vss"•
bitcell_0_11
sky130sram_sp_cell"
VSS	

vss"
VDD	

vdd"
VPB	

vpb"
WL	

vss"
BL

bl		"
BR

br		"
VNB	

vnb"•
bitcell_0_12
sky130sram_sp_cell"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"
BR

br

"
VSS	

vss"
BL

bl

"
WL	

vss"•
bitcell_0_13
sky130sram_sp_cell"
WL	

vss"
BL

bl"
VNB	

vnb"
VDD	

vdd"
VPB	

vpb"
VSS	

vss"
BR

br"•
bitcell_0_14
sky130sram_sp_cell"
WL	

vss"
VNB	

vnb"
VSS	

vss"
BR

br"
BL

bl"
VDD	

vdd"
VPB	

vpb"•
bitcell_0_15
sky130sram_sp_cell"
BL

bl"
VSS	

vss"
VDD	

vdd"
BR

br"
VPB	

vpb"
VNB	

vnb"
WL	

vss"•
bitcell_0_16
sky130sram_sp_cell"
VNB	

vnb"
VPB	

vpb"
WL	

vss"
BL

bl"
VSS	

vss"
BR

br"
VDD	

vdd"•
bitcell_0_17
sky130sram_sp_cell"
BL

bl"
BR

br"
VNB	

vnb"
VDD	

vdd"
VSS	

vss"
WL	

vss"
VPB	

vpb"•
bitcell_0_18
sky130sram_sp_cell"
VDD	

vdd"
VNB	

vnb"
BL

bl"
VSS	

vss"
WL	

vss"
BR

br"
VPB	

vpb"•
bitcell_0_19
sky130sram_sp_cell"
VNB	

vnb"
BL

bl"
VDD	

vdd"
WL	

vss"
VSS	

vss"
BR

br"
VPB	

vpb"•
bitcell_0_20
sky130sram_sp_cell"
BL

bl"
BR

br"
VPB	

vpb"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
WL	

vss"•
bitcell_0_21
sky130sram_sp_cell"
WL	

vss"
BL

bl"
BR

br"
VSS	

vss"
VPB	

vpb"
VDD	

vdd"
VNB	

vnb"•
bitcell_0_22
sky130sram_sp_cell"
VPB	

vpb"
WL	

vss"
BL

bl"
BR

br"
VNB	

vnb"
VDD	

vdd"
VSS	

vss"•
bitcell_0_23
sky130sram_sp_cell"
VPB	

vpb"
WL	

vss"
BR

br"
VNB	

vnb"
VDD	

vdd"
BL

bl"
VSS	

vss"•
bitcell_0_24
sky130sram_sp_cell"
VPB	

vpb"
WL	

vss"
BL

bl"
VNB	

vnb"
BR

br"
VDD	

vdd"
VSS	

vss"•
bitcell_0_25
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"
WL	

vss"
BL

bl"
BR

br"
VNB	

vnb"•
bitcell_0_26
sky130sram_sp_cell"
VPB	

vpb"
VSS	

vss"
WL	

vss"
BL

bl"
BR

br"
VDD	

vdd"
VNB	

vnb"•
bitcell_0_27
sky130sram_sp_cell"
BR

br"
VDD	

vdd"
VSS	

vss"
BL

bl"
VNB	

vnb"
VPB	

vpb"
WL	

vss"•
bitcell_0_28
sky130sram_sp_cell"
VSS	

vss"
VDD	

vdd"
VNB	

vnb"
WL	

vss"
VPB	

vpb"
BL

bl"
BR

br"•
bitcell_0_29
sky130sram_sp_cell"
VPB	

vpb"
WL	

vss"
VNB	

vnb"
BL

bl"
VDD	

vdd"
BR

br"
VSS	

vss"•
bitcell_0_30
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"
WL	

vss"
BL

bl"
BR

br"
VNB	

vnb"•
bitcell_0_31
sky130sram_sp_cell"
VDD	

vdd"
VNB	

vnb"
BL

bl"
VSS	

vss"
VPB	

vpb"
BR

br"
WL	

vss"•
bitcell_0_32
sky130sram_sp_cell"
WL	

vss"
BL

bl"
VPB	

vpb"
VSS	

vss"
VDD	

vdd"
BR

br"
VNB	

vnb"•
bitcell_0_33
sky130sram_sp_cell"
VPB	

vpb"
VSS	

vss"
VNB	

vnb"
BL

bl"
VDD	

vdd"
WL	

vss"
BR

br"•
bitcell_0_34
sky130sram_sp_cell"
WL	

vss"
VSS	

vss"
VNB	

vnb"
BR

br  "
BL

bl  "
VDD	

vdd"
VPB	

vpb"•
bitcell_0_35
sky130sram_sp_cell"
VPB	

vpb"
BR

br!!"
WL	

vss"
VNB	

vnb"
BL

bl!!"
VDD	

vdd"
VSS	

vss"•
bitcell_0_36
sky130sram_sp_cell"
VPB	

vpb"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
WL	

vss"
BL

bl"""
BR

br"""•
bitcell_0_37
sky130sram_sp_cell"
VNB	

vnb"
WL	

vss"
VDD	

vdd"
VPB	

vpb"
BR

br##"
BL

bl##"
VSS	

vss"•
bitcell_0_38
sky130sram_sp_cell"
VDD	

vdd"
VPB	

vpb"
BL

bl$$"
VNB	

vnb"
VSS	

vss"
WL	

vss"
BR

br$$"•
bitcell_0_39
sky130sram_sp_cell"
VNB	

vnb"
VDD	

vdd"
VPB	

vpb"
WL	

vss"
BR

br%%"
BL

bl%%"
VSS	

vss"•
bitcell_0_40
sky130sram_sp_cell"
VDD	

vdd"
BL

bl&&"
VNB	

vnb"
VPB	

vpb"
WL	

vss"
VSS	

vss"
BR

br&&"•
bitcell_0_41
sky130sram_sp_cell"
VDD	

vdd"
BL

bl''"
BR

br''"
WL	

vss"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"•
bitcell_0_42
sky130sram_sp_cell"
VDD	

vdd"
VNB	

vnb"
BL

bl(("
BR

br(("
VSS	

vss"
WL	

vss"
VPB	

vpb"•
bitcell_0_43
sky130sram_sp_cell"
BL

bl))"
VSS	

vss"
WL	

vss"
VDD	

vdd"
BR

br))"
VNB	

vnb"
VPB	

vpb"•
bitcell_0_44
sky130sram_sp_cell"
BL

bl**"
VDD	

vdd"
VSS	

vss"
BR

br**"
VNB	

vnb"
WL	

vss"
VPB	

vpb"•
bitcell_0_45
sky130sram_sp_cell"
VSS	

vss"
WL	

vss"
VNB	

vnb"
VDD	

vdd"
VPB	

vpb"
BL

bl++"
BR

br++"•
bitcell_0_46
sky130sram_sp_cell"
VPB	

vpb"
WL	

vss"
BL

bl,,"
BR

br,,"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"•
bitcell_0_47
sky130sram_sp_cell"
VNB	

vnb"
BR

br--"
BL

bl--"
VSS	

vss"
VDD	

vdd"
VPB	

vpb"
WL	

vss"•
bitcell_0_48
sky130sram_sp_cell"
VPB	

vpb"
VSS	

vss"
WL	

vss"
VNB	

vnb"
BL

bl.."
BR

br.."
VDD	

vdd"•
bitcell_0_49
sky130sram_sp_cell"
VPB	

vpb"
VSS	

vss"
VNB	

vnb"
WL	

vss"
BL

bl//"
BR

br//"
VDD	

vdd"•
bitcell_0_50
sky130sram_sp_cell"
VPB	

vpb"
VDD	

vdd"
BL

bl00"
BR

br00"
WL	

vss"
VSS	

vss"
VNB	

vnb"•
bitcell_0_51
sky130sram_sp_cell"
BL

bl11"
VPB	

vpb"
WL	

vss"
BR

br11"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"•
bitcell_0_52
sky130sram_sp_cell"
VSS	

vss"
BL

bl22"
WL	

vss"
VDD	

vdd"
BR

br22"
VNB	

vnb"
VPB	

vpb"•
bitcell_0_53
sky130sram_sp_cell"
VDD	

vdd"
VPB	

vpb"
BL

bl33"
WL	

vss"
VSS	

vss"
BR

br33"
VNB	

vnb"•
bitcell_0_54
sky130sram_sp_cell"
WL	

vss"
VPB	

vpb"
BL

bl44"
BR

br44"
VNB	

vnb"
VDD	

vdd"
VSS	

vss"•
bitcell_0_55
sky130sram_sp_cell"
BR

br55"
VPB	

vpb"
VSS	

vss"
WL	

vss"
VDD	

vdd"
VNB	

vnb"
BL

bl55"•
bitcell_0_56
sky130sram_sp_cell"
BR

br66"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"
VSS	

vss"
WL	

vss"
BL

bl66"•
bitcell_0_57
sky130sram_sp_cell"
BR

br77"
BL

bl77"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"
VDD	

vdd"
WL	

vss"•
bitcell_0_58
sky130sram_sp_cell"
VNB	

vnb"
BR

br88"
VDD	

vdd"
VPB	

vpb"
VSS	

vss"
WL	

vss"
BL

bl88"•
bitcell_0_59
sky130sram_sp_cell"
VPB	

vpb"
BL

bl99"
VSS	

vss"
BR

br99"
VDD	

vdd"
VNB	

vnb"
WL	

vss"•
bitcell_0_60
sky130sram_sp_cell"
VPB	

vpb"
BL

bl::"
VNB	

vnb"
VSS	

vss"
WL	

vss"
BR

br::"
VDD	

vdd"•
bitcell_0_61
sky130sram_sp_cell"
WL	

vss"
BL

bl;;"
VDD	

vdd"
VPB	

vpb"
BR

br;;"
VNB	

vnb"
VSS	

vss"•
bitcell_0_62
sky130sram_sp_cell"
VDD	

vdd"
VNB	

vnb"
BL

bl<<"
VSS	

vss"
WL	

vss"
VPB	

vpb"
BR

br<<"•
bitcell_0_63
sky130sram_sp_cell"
VPB	

vpb"
VNB	

vnb"
VDD	

vdd"
VSS	

vss"
WL	

vss"
BR

br=="
BL

bl=="•
bitcell_0_64
sky130sram_sp_cell"
VNB	

vnb"
WL	

vss"
VDD	

vdd"
VPB	

vpb"
VSS	

vss"
BL

bl>>"
BR

br>>"•
bitcell_0_65
sky130sram_sp_cell"
VDD	

vdd"
WL	

vss"
BR

br??"
VNB	

vnb"
VSS	

vss"
VPB	

vpb"
BL

bl??"•
bitcell_0_66
sky130sram_sp_cell"
VNB	

vnb"
BL

bl@@"
VDD	

vdd"
BR

br@@"
WL	

vss"
VPB	

vpb"
VSS	

vss"•
bitcell_0_67
sky130sram_sp_cell"
VSS	

vss"
VPB	

vpb"
BL

blAA"
BR

brAA"
VNB	

vnb"
WL	

vss"
VDD	

vdd"•
bitcell_0_68
sky130sram_sp_cell"
BR

brBB"
VSS	

vss"
VNB	

vnb"
BL

blBB"
WL	

vss"
VPB	

vpb"
VDD	

vdd"•
bitcell_0_69
sky130sram_sp_cell"
BL

blCC"
WL	

vss"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"
BR

brCC"
VNB	

vnb"•
bitcell_0_70
sky130sram_sp_cell"
WL	

vss"
BL

blDD"
VPB	

vpb"
BR

brDD"
VNB	

vnb"
VDD	

vdd"
VSS	

vss"•
bitcell_0_71
sky130sram_sp_cell"
VPB	

vpb"
BR

brEE"
VNB	

vnb"
WL	

vss"
BL

blEE"
VDD	

vdd"
VSS	

vss"•
bitcell_0_72
sky130sram_sp_cell"
WL	

vss"
BR

brFF"
VSS	

vss"
VPB	

vpb"
BL

blFF"
VNB	

vnb"
VDD	

vdd"•
bitcell_0_73
sky130sram_sp_cell"
BL

blGG"
WL	

vss"
VPB	

vpb"
BR

brGG"
VSS	

vss"
VDD	

vdd"
VNB	

vnb"•
bitcell_0_74
sky130sram_sp_cell"
VSS	

vss"
VDD	

vdd"
WL	

vss"
VPB	

vpb"
BR

brHH"
VNB	

vnb"
BL

blHH"•
bitcell_0_75
sky130sram_sp_cell"
BR

brII"
VSS	

vss"
VPB	

vpb"
VDD	

vdd"
WL	

vss"
BL

blII"
VNB	

vnb"•
bitcell_0_76
sky130sram_sp_cell"
BR

brJJ"
VPB	

vpb"
VNB	

vnb"
VDD	

vdd"
BL

blJJ"
VSS	

vss"
WL	

vss"•
bitcell_0_77
sky130sram_sp_cell"
WL	

vss"
VDD	

vdd"
VPB	

vpb"
BR

brKK"
VSS	

vss"
VNB	

vnb"
BL

blKK"•
bitcell_0_78
sky130sram_sp_cell"
VNB	

vnb"
VPB	

vpb"
BL

blLL"
BR

brLL"
VSS	

vss"
VDD	

vdd"
WL	

vss"•
bitcell_0_79
sky130sram_sp_cell"
VPB	

vpb"
VNB	

vnb"
WL	

vss"
VSS	

vss"
BR

brMM"
BL

blMM"
VDD	

vdd"•
bitcell_0_80
sky130sram_sp_cell"
VNB	

vnb"
VPB	

vpb"
BR

brNN"
VDD	

vdd"
WL	

vss"
BL

blNN"
VSS	

vss"•
bitcell_0_81
sky130sram_sp_cell"
BR

brOO"
VSS	

vss"
BL

blOO"
VDD	

vdd"
VNB	

vnb"
WL	

vss"
VPB	

vpb"•
bitcell_0_82
sky130sram_sp_cell"
VDD	

vdd"
VPB	

vpb"
WL	

vss"
BR

brPP"
BL

blPP"
VSS	

vss"
VNB	

vnb"•
bitcell_0_83
sky130sram_sp_cell"
VSS	

vss"
VPB	

vpb"
VDD	

vdd"
VNB	

vnb"
WL	

vss"
BL

blQQ"
BR

brQQ"•
bitcell_0_84
sky130sram_sp_cell"
VDD	

vdd"
VPB	

vpb"
BR

brRR"
VNB	

vnb"
WL	

vss"
BL

blRR"
VSS	

vss"•
bitcell_0_85
sky130sram_sp_cell"
VPB	

vpb"
BL

blSS"
VNB	

vnb"
WL	

vss"
VDD	

vdd"
VSS	

vss"
BR

brSS"•
bitcell_0_86
sky130sram_sp_cell"
VNB	

vnb"
VSS	

vss"
VDD	

vdd"
WL	

vss"
VPB	

vpb"
BL

blTT"
BR

brTT"•
bitcell_0_87
sky130sram_sp_cell"
BL

blUU"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"
WL	

vss"
BR

brUU"•
bitcell_0_88
sky130sram_sp_cell"
BR

brVV"
VNB	

vnb"
WL	

vss"
BL

blVV"
VDD	

vdd"
VPB	

vpb"
VSS	

vss"•
bitcell_0_89
sky130sram_sp_cell"
VSS	

vss"
VDD	

vdd"
VNB	

vnb"
WL	

vss"
BL

blWW"
BR

brWW"
VPB	

vpb"•
bitcell_0_90
sky130sram_sp_cell"
VNB	

vnb"
BL

blXX"
VSS	

vss"
BR

brXX"
VPB	

vpb"
VDD	

vdd"
WL	

vss"•
bitcell_0_91
sky130sram_sp_cell"
VPB	

vpb"
VSS	

vss"
VNB	

vnb"
BR

brYY"
WL	

vss"
BL

blYY"
VDD	

vdd"•
bitcell_0_92
sky130sram_sp_cell"
BR

brZZ"
VPB	

vpb"
VNB	

vnb"
VSS	

vss"
WL	

vss"
VDD	

vdd"
BL

blZZ"•
bitcell_0_93
sky130sram_sp_cell"
BL

bl[["
VDD	

vdd"
VSS	

vss"
VPB	

vpb"
WL	

vss"
BR

br[["
VNB	

vnb"•
bitcell_0_94
sky130sram_sp_cell"
BR

br\\"
BL

bl\\"
VSS	

vss"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"
WL	

vss"•
bitcell_0_95
sky130sram_sp_cell"
VSS	

vss"
WL	

vss"
BL

bl]]"
BR

br]]"
VDD	

vdd"
VPB	

vpb"
VNB	

vnb"•
bitcell_0_96
sky130sram_sp_cell"
BL

bl^^"
BR

br^^"
VNB	

vnb"
VDD	

vdd"
VPB	

vpb"
VSS	

vss"
WL	

vss"•
bitcell_0_97
sky130sram_sp_cell"
VDD	

vdd"
VPB	

vpb"
BR

br__"
WL	

vss"
VNB	

vnb"
BL

bl__"
VSS	

vss"•
bitcell_0_98
sky130sram_sp_cell"
WL	

vss"
VNB	

vnb"
BR

br``"
VSS	

vss"
VDD	

vdd"
BL

bl``"
VPB	

vpb"•
bitcell_0_99
sky130sram_sp_cell"
WL	

vss"
BR

braa"
VSS	

vss"
VNB	

vnb"
VDD	

vdd"
VPB	

vpb"
BL

blaa"¶
bitcell_0_100
sky130sram_sp_cell"
VDD	

vdd"
WL	

vss"
VSS	

vss"
BL

blbb"
BR

brbb"
VPB	

vpb"
VNB	

vnb"¶
bitcell_0_101
sky130sram_sp_cell"
BR

brcc"
VPB	

vpb"
VNB	

vnb"
VSS	

vss"
VDD	

vdd"
WL	

vss"
BL

blcc"¶
bitcell_0_102
sky130sram_sp_cell"
BL

bldd"
BR

brdd"
VPB	

vpb"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
WL	

vss"¶
bitcell_0_103
sky130sram_sp_cell"
BR

bree"
BL

blee"
VSS	

vss"
VDD	

vdd"
VPB	

vpb"
VNB	

vnb"
WL	

vss"¶
bitcell_0_104
sky130sram_sp_cell"
BR

brff"
VSS	

vss"
BL

blff"
VDD	

vdd"
VPB	

vpb"
WL	

vss"
VNB	

vnb"¶
bitcell_0_105
sky130sram_sp_cell"
VDD	

vdd"
WL	

vss"
VNB	

vnb"
VSS	

vss"
VPB	

vpb"
BL

blgg"
BR

brgg"¶
bitcell_0_106
sky130sram_sp_cell"
VSS	

vss"
VPB	

vpb"
WL	

vss"
BL

blhh"
BR

brhh"
VNB	

vnb"
VDD	

vdd"¶
bitcell_0_107
sky130sram_sp_cell"
WL	

vss"
BR

brii"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"
BL

blii"¶
bitcell_0_108
sky130sram_sp_cell"
VSS	

vss"
BR

brjj"
WL	

vss"
BL

bljj"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"¶
bitcell_0_109
sky130sram_sp_cell"
VDD	

vdd"
BL

blkk"
VPB	

vpb"
BR

brkk"
VSS	

vss"
VNB	

vnb"
WL	

vss"¶
bitcell_0_110
sky130sram_sp_cell"
VSS	

vss"
VDD	

vdd"
VNB	

vnb"
BL

blll"
VPB	

vpb"
BR

brll"
WL	

vss"¶
bitcell_0_111
sky130sram_sp_cell"
BL

blmm"
WL	

vss"
BR

brmm"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"¶
bitcell_0_112
sky130sram_sp_cell"
VNB	

vnb"
BR

brnn"
VPB	

vpb"
VSS	

vss"
BL

blnn"
VDD	

vdd"
WL	

vss"¶
bitcell_0_113
sky130sram_sp_cell"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"
BL

bloo"
WL	

vss"
VDD	

vdd"
BR

broo"¶
bitcell_0_114
sky130sram_sp_cell"
VSS	

vss"
VPB	

vpb"
VNB	

vnb"
BL

blpp"
WL	

vss"
BR

brpp"
VDD	

vdd"¶
bitcell_0_115
sky130sram_sp_cell"
VDD	

vdd"
BL

blqq"
VSS	

vss"
WL	

vss"
VNB	

vnb"
BR

brqq"
VPB	

vpb"¶
bitcell_0_116
sky130sram_sp_cell"
VPB	

vpb"
WL	

vss"
VSS	

vss"
BL

blrr"
VDD	

vdd"
VNB	

vnb"
BR

brrr"¶
bitcell_0_117
sky130sram_sp_cell"
VSS	

vss"
BL

blss"
BR

brss"
WL	

vss"
VNB	

vnb"
VDD	

vdd"
VPB	

vpb"¶
bitcell_0_118
sky130sram_sp_cell"
VNB	

vnb"
WL	

vss"
BR

brtt"
BL

bltt"
VPB	

vpb"
VDD	

vdd"
VSS	

vss"¶
bitcell_0_119
sky130sram_sp_cell"
VSS	

vss"
BR

bruu"
WL	

vss"
BL

bluu"
VDD	

vdd"
VPB	

vpb"
VNB	

vnb"¶
bitcell_0_120
sky130sram_sp_cell"
BL

blvv"
WL	

vss"
BR

brvv"
VSS	

vss"
VPB	

vpb"
VDD	

vdd"
VNB	

vnb"¶
bitcell_0_121
sky130sram_sp_cell"
VPB	

vpb"
WL	

vss"
BL

blww"
VNB	

vnb"
BR

brww"
VSS	

vss"
VDD	

vdd"¶
bitcell_0_122
sky130sram_sp_cell"
VNB	

vnb"
VDD	

vdd"
WL	

vss"
BL

blxx"
VSS	

vss"
BR

brxx"
VPB	

vpb"¶
bitcell_0_123
sky130sram_sp_cell"
BL

blyy"
VSS	

vss"
WL	

vss"
VDD	

vdd"
VPB	

vpb"
BR

bryy"
VNB	

vnb"¶
bitcell_0_124
sky130sram_sp_cell"
VNB	

vnb"
VPB	

vpb"
WL	

vss"
BL

blzz"
VDD	

vdd"
BR

brzz"
VSS	

vss"¶
bitcell_0_125
sky130sram_sp_cell"
BL

bl{{"
WL	

vss"
VSS	

vss"
VPB	

vpb"
VNB	

vnb"
BR

br{{"
VDD	

vdd"¶
bitcell_0_126
sky130sram_sp_cell"
BL

bl||"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"
WL	

vss"
BR

br||"¶
bitcell_0_127
sky130sram_sp_cell"
VSS	

vss"
WL	

vss"
BR

br}}"
BL

bl}}"
VPB	

vpb"
VNB	

vnb"
VDD	

vdd"¶
bitcell_0_128
sky130sram_sp_cell"
BR

br~~"
VSS	

vss"
VDD	

vdd"
BL

bl~~"
VPB	

vpb"
WL	

vss"
VNB	

vnb"¶
bitcell_0_129
sky130sram_sp_cell"
WL	

vss"
VPB	

vpb"
VDD	

vdd"
VSS	

vss"
BL

bl"
BR

br"
VNB	

vnb"§
bitcell_0_130
sky130sram_sp_cell"
VPB	

vpb"
VDD	

vdd"
WL	

vss"
BL	

vdd"
BR	

vdd"
VSS	

vss"
VNB	

vnb"§
bitcell_0_131
sky130sram_sp_cell"
BL	

vdd"
BR	

vdd"
VNB	

vnb"
VSS	

vss"
VDD	

vdd"
VPB	

vpb"
WL	

vss"¢
bitcell_1_0
sky130sram_sp_cell"
BR	

vdd"
BL	

vdd"
VNB	

vnb"
VPB	

vpb"
WL	

vss"
VDD	

vdd"
VSS	

vss"¢
bitcell_1_1
sky130sram_sp_cell"
BL	

rbl"
VSS	

vss"
VPB	

vpb"
BR	

rbr"
VDD	

vdd"
WL	

vss"
VNB	

vnb"ú
bitcell_1_2
sky130sram_sp_cell"
VDD	

vdd"
VPB	

vpb"
BL
bl"
BR
br"
WL	

vss"
VSS	

vss"
VNB	

vnb"§
bitcell_1_3
sky130sram_sp_cell"
VDD	

vdd"
VPB	

vpb"
WL	

vss"
BL

bl"
BR

br"
VNB	

vnb"
VSS	

vss"§
bitcell_1_4
sky130sram_sp_cell"
VSS	

vss"
VPB	

vpb"
BL

bl"
VNB	

vnb"
BR

br"
VDD	

vdd"
WL	

vss"§
bitcell_1_5
sky130sram_sp_cell"
VSS	

vss"
VPB	

vpb"
WL	

vss"
BL

bl"
BR

br"
VDD	

vdd"
VNB	

vnb"§
bitcell_1_6
sky130sram_sp_cell"
WL	

vss"
VPB	

vpb"
BR

br"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
BL

bl"§
bitcell_1_7
sky130sram_sp_cell"
BR

br"
VSS	

vss"
WL	

vss"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"
BL

bl"§
bitcell_1_8
sky130sram_sp_cell"
VPB	

vpb"
VDD	

vdd"
VSS	

vss"
WL	

vss"
BL

bl"
VNB	

vnb"
BR

br"§
bitcell_1_9
sky130sram_sp_cell"
VSS	

vss"
VNB	

vnb"
WL	

vss"
VDD	

vdd"
BR

br"
VPB	

vpb"
BL

bl"•
bitcell_1_10
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
WL	

vss"
BL

bl"
BR

br"
VNB	

vnb"
VPB	

vpb"•
bitcell_1_11
sky130sram_sp_cell"
VPB	

vpb"
WL	

vss"
BL

bl		"
VDD	

vdd"
VNB	

vnb"
BR

br		"
VSS	

vss"•
bitcell_1_12
sky130sram_sp_cell"
BL

bl

"
VNB	

vnb"
BR

br

"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"
WL	

vss"•
bitcell_1_13
sky130sram_sp_cell"
VDD	

vdd"
VPB	

vpb"
WL	

vss"
VNB	

vnb"
BR

br"
BL

bl"
VSS	

vss"•
bitcell_1_14
sky130sram_sp_cell"
BR

br"
VDD	

vdd"
VNB	

vnb"
VSS	

vss"
BL

bl"
VPB	

vpb"
WL	

vss"•
bitcell_1_15
sky130sram_sp_cell"
VSS	

vss"
VDD	

vdd"
WL	

vss"
BL

bl"
VPB	

vpb"
VNB	

vnb"
BR

br"•
bitcell_1_16
sky130sram_sp_cell"
BR

br"
VPB	

vpb"
VNB	

vnb"
WL	

vss"
VSS	

vss"
BL

bl"
VDD	

vdd"•
bitcell_1_17
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"
WL	

vss"
BL

bl"
VNB	

vnb"
BR

br"•
bitcell_1_18
sky130sram_sp_cell"
VSS	

vss"
VPB	

vpb"
VNB	

vnb"
WL	

vss"
BL

bl"
BR

br"
VDD	

vdd"•
bitcell_1_19
sky130sram_sp_cell"
VDD	

vdd"
WL	

vss"
VPB	

vpb"
VNB	

vnb"
VSS	

vss"
BL

bl"
BR

br"•
bitcell_1_20
sky130sram_sp_cell"
WL	

vss"
BL

bl"
BR

br"
VPB	

vpb"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"•
bitcell_1_21
sky130sram_sp_cell"
BL

bl"
BR

br"
VPB	

vpb"
VNB	

vnb"
VDD	

vdd"
VSS	

vss"
WL	

vss"•
bitcell_1_22
sky130sram_sp_cell"
BL

bl"
VSS	

vss"
BR

br"
VNB	

vnb"
VPB	

vpb"
VDD	

vdd"
WL	

vss"•
bitcell_1_23
sky130sram_sp_cell"
VDD	

vdd"
BL

bl"
BR

br"
WL	

vss"
VSS	

vss"
VPB	

vpb"
VNB	

vnb"•
bitcell_1_24
sky130sram_sp_cell"
VNB	

vnb"
BR

br"
WL	

vss"
VSS	

vss"
VDD	

vdd"
VPB	

vpb"
BL

bl"•
bitcell_1_25
sky130sram_sp_cell"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"
WL	

vss"
VSS	

vss"
BL

bl"
BR

br"•
bitcell_1_26
sky130sram_sp_cell"
VSS	

vss"
VPB	

vpb"
WL	

vss"
VDD	

vdd"
BL

bl"
BR

br"
VNB	

vnb"•
bitcell_1_27
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
BL

bl"
BR

br"
VPB	

vpb"
WL	

vss"•
bitcell_1_28
sky130sram_sp_cell"
WL	

vss"
BL

bl"
VNB	

vnb"
BR

br"
VSS	

vss"
VDD	

vdd"
VPB	

vpb"•
bitcell_1_29
sky130sram_sp_cell"
VSS	

vss"
VPB	

vpb"
VNB	

vnb"
VDD	

vdd"
BL

bl"
WL	

vss"
BR

br"•
bitcell_1_30
sky130sram_sp_cell"
VPB	

vpb"
WL	

vss"
BL

bl"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
BR

br"•
bitcell_1_31
sky130sram_sp_cell"
VPB	

vpb"
BR

br"
BL

bl"
WL	

vss"
VSS	

vss"
VDD	

vdd"
VNB	

vnb"•
bitcell_1_32
sky130sram_sp_cell"
VDD	

vdd"
WL	

vss"
BL

bl"
BR

br"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"•
bitcell_1_33
sky130sram_sp_cell"
VSS	

vss"
BL

bl"
VNB	

vnb"
VDD	

vdd"
BR

br"
VPB	

vpb"
WL	

vss"•
bitcell_1_34
sky130sram_sp_cell"
VDD	

vdd"
BL

bl  "
VSS	

vss"
VPB	

vpb"
WL	

vss"
BR

br  "
VNB	

vnb"•
bitcell_1_35
sky130sram_sp_cell"
VNB	

vnb"
BL

bl!!"
BR

br!!"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"
WL	

vss"•
bitcell_1_36
sky130sram_sp_cell"
BR

br"""
VDD	

vdd"
WL	

vss"
VPB	

vpb"
VNB	

vnb"
BL

bl"""
VSS	

vss"•
bitcell_1_37
sky130sram_sp_cell"
BR

br##"
WL	

vss"
BL

bl##"
VSS	

vss"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"•
bitcell_1_38
sky130sram_sp_cell"
WL	

vss"
BL

bl$$"
BR

br$$"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"•
bitcell_1_39
sky130sram_sp_cell"
BL

bl%%"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"
WL	

vss"
BR

br%%"
VDD	

vdd"•
bitcell_1_40
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"
WL	

vss"
BL

bl&&"
BR

br&&"
VNB	

vnb"•
bitcell_1_41
sky130sram_sp_cell"
VSS	

vss"
BR

br''"
WL	

vss"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"
BL

bl''"•
bitcell_1_42
sky130sram_sp_cell"
BR

br(("
VNB	

vnb"
VPB	

vpb"
VSS	

vss"
WL	

vss"
BL

bl(("
VDD	

vdd"•
bitcell_1_43
sky130sram_sp_cell"
VPB	

vpb"
WL	

vss"
BL

bl))"
VSS	

vss"
BR

br))"
VNB	

vnb"
VDD	

vdd"•
bitcell_1_44
sky130sram_sp_cell"
VPB	

vpb"
VSS	

vss"
WL	

vss"
BL

bl**"
VDD	

vdd"
BR

br**"
VNB	

vnb"•
bitcell_1_45
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"
WL	

vss"
BL

bl++"
BR

br++"
VNB	

vnb"•
bitcell_1_46
sky130sram_sp_cell"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"
BR

br,,"
VSS	

vss"
WL	

vss"
BL

bl,,"•
bitcell_1_47
sky130sram_sp_cell"
WL	

vss"
BR

br--"
VSS	

vss"
VPB	

vpb"
BL

bl--"
VNB	

vnb"
VDD	

vdd"•
bitcell_1_48
sky130sram_sp_cell"
VNB	

vnb"
VPB	

vpb"
VSS	

vss"
VDD	

vdd"
BL

bl.."
BR

br.."
WL	

vss"•
bitcell_1_49
sky130sram_sp_cell"
VPB	

vpb"
WL	

vss"
BL

bl//"
BR

br//"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"•
bitcell_1_50
sky130sram_sp_cell"
VNB	

vnb"
VPB	

vpb"
BR

br00"
VDD	

vdd"
VSS	

vss"
WL	

vss"
BL

bl00"•
bitcell_1_51
sky130sram_sp_cell"
VNB	

vnb"
BR

br11"
WL	

vss"
VSS	

vss"
VDD	

vdd"
VPB	

vpb"
BL

bl11"•
bitcell_1_52
sky130sram_sp_cell"
VPB	

vpb"
BL

bl22"
BR

br22"
WL	

vss"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"•
bitcell_1_53
sky130sram_sp_cell"
VNB	

vnb"
BR

br33"
VSS	

vss"
VDD	

vdd"
VPB	

vpb"
WL	

vss"
BL

bl33"•
bitcell_1_54
sky130sram_sp_cell"
VDD	

vdd"
VPB	

vpb"
BL

bl44"
WL	

vss"
VSS	

vss"
BR

br44"
VNB	

vnb"•
bitcell_1_55
sky130sram_sp_cell"
VPB	

vpb"
VDD	

vdd"
VNB	

vnb"
WL	

vss"
BR

br55"
VSS	

vss"
BL

bl55"•
bitcell_1_56
sky130sram_sp_cell"
WL	

vss"
VDD	

vdd"
VPB	

vpb"
BR

br66"
VSS	

vss"
BL

bl66"
VNB	

vnb"•
bitcell_1_57
sky130sram_sp_cell"
WL	

vss"
BL

bl77"
BR

br77"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"•
bitcell_1_58
sky130sram_sp_cell"
VNB	

vnb"
BR

br88"
VPB	

vpb"
VDD	

vdd"
WL	

vss"
VSS	

vss"
BL

bl88"•
bitcell_1_59
sky130sram_sp_cell"
WL	

vss"
VNB	

vnb"
VDD	

vdd"
BR

br99"
VSS	

vss"
VPB	

vpb"
BL

bl99"•
bitcell_1_60
sky130sram_sp_cell"
BL

bl::"
BR

br::"
VSS	

vss"
VNB	

vnb"
WL	

vss"
VPB	

vpb"
VDD	

vdd"•
bitcell_1_61
sky130sram_sp_cell"
BL

bl;;"
VNB	

vnb"
VDD	

vdd"
WL	

vss"
VPB	

vpb"
VSS	

vss"
BR

br;;"•
bitcell_1_62
sky130sram_sp_cell"
VDD	

vdd"
VNB	

vnb"
VSS	

vss"
VPB	

vpb"
BL

bl<<"
WL	

vss"
BR

br<<"•
bitcell_1_63
sky130sram_sp_cell"
BR

br=="
WL	

vss"
VPB	

vpb"
BL

bl=="
VSS	

vss"
VNB	

vnb"
VDD	

vdd"•
bitcell_1_64
sky130sram_sp_cell"
VNB	

vnb"
VSS	

vss"
VDD	

vdd"
VPB	

vpb"
WL	

vss"
BL

bl>>"
BR

br>>"•
bitcell_1_65
sky130sram_sp_cell"
VPB	

vpb"
VDD	

vdd"
VSS	

vss"
BL

bl??"
BR

br??"
VNB	

vnb"
WL	

vss"•
bitcell_1_66
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
BR

br@@"
WL	

vss"
VNB	

vnb"
VPB	

vpb"
BL

bl@@"•
bitcell_1_67
sky130sram_sp_cell"
VPB	

vpb"
WL	

vss"
BL

blAA"
BR

brAA"
VNB	

vnb"
VDD	

vdd"
VSS	

vss"•
bitcell_1_68
sky130sram_sp_cell"
VNB	

vnb"
WL	

vss"
BL

blBB"
VPB	

vpb"
BR

brBB"
VDD	

vdd"
VSS	

vss"•
bitcell_1_69
sky130sram_sp_cell"
BL

blCC"
BR

brCC"
VNB	

vnb"
VPB	

vpb"
VSS	

vss"
WL	

vss"
VDD	

vdd"•
bitcell_1_70
sky130sram_sp_cell"
BL

blDD"
VNB	

vnb"
VDD	

vdd"
VPB	

vpb"
WL	

vss"
BR

brDD"
VSS	

vss"•
bitcell_1_71
sky130sram_sp_cell"
VNB	

vnb"
VSS	

vss"
VPB	

vpb"
BR

brEE"
VDD	

vdd"
WL	

vss"
BL

blEE"•
bitcell_1_72
sky130sram_sp_cell"
VDD	

vdd"
WL	

vss"
BL

blFF"
VPB	

vpb"
BR

brFF"
VSS	

vss"
VNB	

vnb"•
bitcell_1_73
sky130sram_sp_cell"
VSS	

vss"
BL

blGG"
VPB	

vpb"
BR

brGG"
WL	

vss"
VDD	

vdd"
VNB	

vnb"•
bitcell_1_74
sky130sram_sp_cell"
WL	

vss"
BL

blHH"
VDD	

vdd"
BR

brHH"
VNB	

vnb"
VSS	

vss"
VPB	

vpb"•
bitcell_1_75
sky130sram_sp_cell"
VNB	

vnb"
VDD	

vdd"
VSS	

vss"
BL

blII"
BR

brII"
VPB	

vpb"
WL	

vss"•
bitcell_1_76
sky130sram_sp_cell"
WL	

vss"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
BR

brJJ"
BL

blJJ"
VPB	

vpb"•
bitcell_1_77
sky130sram_sp_cell"
BR

brKK"
VPB	

vpb"
VDD	

vdd"
VNB	

vnb"
WL	

vss"
BL

blKK"
VSS	

vss"•
bitcell_1_78
sky130sram_sp_cell"
WL	

vss"
VDD	

vdd"
VNB	

vnb"
VSS	

vss"
BL

blLL"
BR

brLL"
VPB	

vpb"•
bitcell_1_79
sky130sram_sp_cell"
WL	

vss"
BR

brMM"
VPB	

vpb"
BL

blMM"
VSS	

vss"
VDD	

vdd"
VNB	

vnb"•
bitcell_1_80
sky130sram_sp_cell"
VPB	

vpb"
BR

brNN"
VDD	

vdd"
VNB	

vnb"
VSS	

vss"
WL	

vss"
BL

blNN"•
bitcell_1_81
sky130sram_sp_cell"
BL

blOO"
VSS	

vss"
VNB	

vnb"
BR

brOO"
WL	

vss"
VDD	

vdd"
VPB	

vpb"•
bitcell_1_82
sky130sram_sp_cell"
VSS	

vss"
WL	

vss"
BR

brPP"
VPB	

vpb"
BL

blPP"
VNB	

vnb"
VDD	

vdd"•
bitcell_1_83
sky130sram_sp_cell"
VNB	

vnb"
WL	

vss"
VDD	

vdd"
VPB	

vpb"
BL

blQQ"
VSS	

vss"
BR

brQQ"•
bitcell_1_84
sky130sram_sp_cell"
BL

blRR"
VSS	

vss"
BR

brRR"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"
WL	

vss"•
bitcell_1_85
sky130sram_sp_cell"
VPB	

vpb"
WL	

vss"
VSS	

vss"
BL

blSS"
VDD	

vdd"
VNB	

vnb"
BR

brSS"•
bitcell_1_86
sky130sram_sp_cell"
BL

blTT"
VDD	

vdd"
BR

brTT"
VNB	

vnb"
VSS	

vss"
VPB	

vpb"
WL	

vss"•
bitcell_1_87
sky130sram_sp_cell"
WL	

vss"
VDD	

vdd"
BL

blUU"
BR

brUU"
VPB	

vpb"
VSS	

vss"
VNB	

vnb"•
bitcell_1_88
sky130sram_sp_cell"
BR

brVV"
VDD	

vdd"
VNB	

vnb"
VSS	

vss"
VPB	

vpb"
WL	

vss"
BL

blVV"•
bitcell_1_89
sky130sram_sp_cell"
VNB	

vnb"
VDD	

vdd"
VPB	

vpb"
WL	

vss"
VSS	

vss"
BL

blWW"
BR

brWW"•
bitcell_1_90
sky130sram_sp_cell"
VSS	

vss"
VPB	

vpb"
VNB	

vnb"
VDD	

vdd"
WL	

vss"
BL

blXX"
BR

brXX"•
bitcell_1_91
sky130sram_sp_cell"
VSS	

vss"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"
WL	

vss"
BL

blYY"
BR

brYY"•
bitcell_1_92
sky130sram_sp_cell"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"
WL	

vss"
BR

brZZ"
VSS	

vss"
BL

blZZ"•
bitcell_1_93
sky130sram_sp_cell"
BR

br[["
VDD	

vdd"
VSS	

vss"
WL	

vss"
VNB	

vnb"
VPB	

vpb"
BL

bl[["•
bitcell_1_94
sky130sram_sp_cell"
VPB	

vpb"
WL	

vss"
BL

bl\\"
BR

br\\"
VSS	

vss"
VDD	

vdd"
VNB	

vnb"•
bitcell_1_95
sky130sram_sp_cell"
VDD	

vdd"
WL	

vss"
BR

br]]"
VPB	

vpb"
BL

bl]]"
VNB	

vnb"
VSS	

vss"•
bitcell_1_96
sky130sram_sp_cell"
VPB	

vpb"
VNB	

vnb"
VSS	

vss"
BL

bl^^"
WL	

vss"
VDD	

vdd"
BR

br^^"•
bitcell_1_97
sky130sram_sp_cell"
VDD	

vdd"
WL	

vss"
BL

bl__"
VPB	

vpb"
VNB	

vnb"
VSS	

vss"
BR

br__"•
bitcell_1_98
sky130sram_sp_cell"
BR

br``"
VNB	

vnb"
WL	

vss"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"
BL

bl``"•
bitcell_1_99
sky130sram_sp_cell"
VPB	

vpb"
BR

braa"
WL	

vss"
BL

blaa"
VSS	

vss"
VDD	

vdd"
VNB	

vnb"¶
bitcell_1_100
sky130sram_sp_cell"
BR

brbb"
VSS	

vss"
WL	

vss"
BL

blbb"
VPB	

vpb"
VNB	

vnb"
VDD	

vdd"¶
bitcell_1_101
sky130sram_sp_cell"
BL

blcc"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
BR

brcc"
VPB	

vpb"
WL	

vss"¶
bitcell_1_102
sky130sram_sp_cell"
VSS	

vss"
BL

bldd"
VNB	

vnb"
VDD	

vdd"
BR

brdd"
WL	

vss"
VPB	

vpb"¶
bitcell_1_103
sky130sram_sp_cell"
BL

blee"
BR

bree"
VSS	

vss"
WL	

vss"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"¶
bitcell_1_104
sky130sram_sp_cell"
BL

blff"
VDD	

vdd"
VNB	

vnb"
WL	

vss"
VPB	

vpb"
BR

brff"
VSS	

vss"¶
bitcell_1_105
sky130sram_sp_cell"
VPB	

vpb"
VNB	

vnb"
VDD	

vdd"
BL

blgg"
BR

brgg"
WL	

vss"
VSS	

vss"¶
bitcell_1_106
sky130sram_sp_cell"
BL

blhh"
VSS	

vss"
VNB	

vnb"
WL	

vss"
BR

brhh"
VDD	

vdd"
VPB	

vpb"¶
bitcell_1_107
sky130sram_sp_cell"
WL	

vss"
VNB	

vnb"
BL

blii"
BR

brii"
VSS	

vss"
VPB	

vpb"
VDD	

vdd"¶
bitcell_1_108
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
WL	

vss"
BL

bljj"
BR

brjj"
VPB	

vpb"¶
bitcell_1_109
sky130sram_sp_cell"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"
WL	

vss"
BL

blkk"
BR

brkk"
VDD	

vdd"¶
bitcell_1_110
sky130sram_sp_cell"
BL

blll"
VNB	

vnb"
VPB	

vpb"
WL	

vss"
BR

brll"
VDD	

vdd"
VSS	

vss"¶
bitcell_1_111
sky130sram_sp_cell"
VPB	

vpb"
VDD	

vdd"
VSS	

vss"
BL

blmm"
WL	

vss"
BR

brmm"
VNB	

vnb"¶
bitcell_1_112
sky130sram_sp_cell"
VPB	

vpb"
VDD	

vdd"
WL	

vss"
BL

blnn"
BR

brnn"
VNB	

vnb"
VSS	

vss"¶
bitcell_1_113
sky130sram_sp_cell"
VPB	

vpb"
VDD	

vdd"
VNB	

vnb"
BL

bloo"
BR

broo"
WL	

vss"
VSS	

vss"¶
bitcell_1_114
sky130sram_sp_cell"
BR

brpp"
VPB	

vpb"
WL	

vss"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
BL

blpp"¶
bitcell_1_115
sky130sram_sp_cell"
BL

blqq"
BR

brqq"
WL	

vss"
VPB	

vpb"
VSS	

vss"
VDD	

vdd"
VNB	

vnb"¶
bitcell_1_116
sky130sram_sp_cell"
BL

blrr"
BR

brrr"
VSS	

vss"
VDD	

vdd"
VPB	

vpb"
VNB	

vnb"
WL	

vss"¶
bitcell_1_117
sky130sram_sp_cell"
BR

brss"
VSS	

vss"
VPB	

vpb"
WL	

vss"
VDD	

vdd"
VNB	

vnb"
BL

blss"¶
bitcell_1_118
sky130sram_sp_cell"
WL	

vss"
BL

bltt"
VNB	

vnb"
BR

brtt"
VSS	

vss"
VDD	

vdd"
VPB	

vpb"¶
bitcell_1_119
sky130sram_sp_cell"
BR

bruu"
VSS	

vss"
VDD	

vdd"
VPB	

vpb"
VNB	

vnb"
WL	

vss"
BL

bluu"¶
bitcell_1_120
sky130sram_sp_cell"
BR

brvv"
BL

blvv"
WL	

vss"
VNB	

vnb"
VDD	

vdd"
VPB	

vpb"
VSS	

vss"¶
bitcell_1_121
sky130sram_sp_cell"
BR

brww"
BL

blww"
VDD	

vdd"
VPB	

vpb"
VSS	

vss"
VNB	

vnb"
WL	

vss"¶
bitcell_1_122
sky130sram_sp_cell"
BL

blxx"
VPB	

vpb"
VSS	

vss"
VNB	

vnb"
VDD	

vdd"
BR

brxx"
WL	

vss"¶
bitcell_1_123
sky130sram_sp_cell"
VDD	

vdd"
VPB	

vpb"
WL	

vss"
BL

blyy"
BR

bryy"
VSS	

vss"
VNB	

vnb"¶
bitcell_1_124
sky130sram_sp_cell"
BL

blzz"
VSS	

vss"
VPB	

vpb"
BR

brzz"
VNB	

vnb"
VDD	

vdd"
WL	

vss"¶
bitcell_1_125
sky130sram_sp_cell"
VSS	

vss"
BR

br{{"
VNB	

vnb"
VPB	

vpb"
BL

bl{{"
VDD	

vdd"
WL	

vss"¶
bitcell_1_126
sky130sram_sp_cell"
VNB	

vnb"
BR

br||"
WL	

vss"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"
BL

bl||"¶
bitcell_1_127
sky130sram_sp_cell"
VNB	

vnb"
VDD	

vdd"
VPB	

vpb"
WL	

vss"
BR

br}}"
BL

bl}}"
VSS	

vss"¶
bitcell_1_128
sky130sram_sp_cell"
BL

bl~~"
VNB	

vnb"
VSS	

vss"
VPB	

vpb"
VDD	

vdd"
WL	

vss"
BR

br~~"¶
bitcell_1_129
sky130sram_sp_cell"
VNB	

vnb"
VSS	

vss"
VPB	

vpb"
WL	

vss"
BL

bl"
BR

br"
VDD	

vdd"§
bitcell_1_130
sky130sram_sp_cell"
VNB	

vnb"
VPB	

vpb"
BL	

vdd"
VDD	

vdd"
BR	

vdd"
VSS	

vss"
WL	

vss"§
bitcell_1_131
sky130sram_sp_cell"
BL	

vdd"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"
BR	

vdd"
VSS	

vss"
WL	

vss"ß
bitcell_2_0 
sky130sram_sp_cell_replica"
VNB	

vnb"
VDD	

vdd"
WL
wl"
VSS	

vss"
BL	

vdd"
VPB	

vpb"
BR	

vdd"ß
bitcell_2_1 
sky130sram_sp_cell_replica"
BL	

rbl"
BR	

rbr"
VNB	

vnb"
VDD	

vdd"
WL
wl"
VSS	

vss"
VPB	

vpb"ô
bitcell_2_2
sky130sram_sp_cell"
BR
br"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"
WL
wl"
BL
bl"
VNB	

vnb"°
bitcell_2_3
sky130sram_sp_cell"
VPB	

vpb"
BL

bl"
VSS	

vss"
VNB	

vnb"
VDD	

vdd"
WL
wl"
BR

br"°
bitcell_2_4
sky130sram_sp_cell"
WL
wl"
VDD	

vdd"
VNB	

vnb"
BL

bl"
BR

br"
VPB	

vpb"
VSS	

vss"°
bitcell_2_5
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"
WL
wl"
VNB	

vnb"
BR

br"
BL

bl"°
bitcell_2_6
sky130sram_sp_cell"
VPB	

vpb"
WL
wl"
BR

br"
VSS	

vss"
VDD	

vdd"
BL

bl"
VNB	

vnb"°
bitcell_2_7
sky130sram_sp_cell"
VPB	

vpb"
BL

bl"
VNB	

vnb"
BR

br"
VSS	

vss"
WL
wl"
VDD	

vdd"°
bitcell_2_8
sky130sram_sp_cell"
WL
wl"
BR

br"
BL

bl"
VPB	

vpb"
VSS	

vss"
VDD	

vdd"
VNB	

vnb"°
bitcell_2_9
sky130sram_sp_cell"
VNB	

vnb"
BR

br"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"
WL
wl"
BL

bl"¢
bitcell_2_10
sky130sram_sp_cell"
WL
wl"
VSS	

vss"
BL

bl"
VNB	

vnb"
BR

br"
VPB	

vpb"
VDD	

vdd"¢
bitcell_2_11
sky130sram_sp_cell"
VNB	

vnb"
VPB	

vpb"
VDD	

vdd"
VSS	

vss"
WL
wl"
BL

bl		"
BR

br		"¢
bitcell_2_12
sky130sram_sp_cell"
VNB	

vnb"
VDD	

vdd"
WL
wl"
BL

bl

"
BR

br

"
VSS	

vss"
VPB	

vpb"¢
bitcell_2_13
sky130sram_sp_cell"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"
WL
wl"
VDD	

vdd"
BL

bl"
BR

br"¢
bitcell_2_14
sky130sram_sp_cell"
WL
wl"
VPB	

vpb"
BL

bl"
BR

br"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"¢
bitcell_2_15
sky130sram_sp_cell"
BL

bl"
BR

br"
VNB	

vnb"
VSS	

vss"
VDD	

vdd"
VPB	

vpb"
WL
wl"¢
bitcell_2_16
sky130sram_sp_cell"
VSS	

vss"
VPB	

vpb"
BL

bl"
VDD	

vdd"
WL
wl"
BR

br"
VNB	

vnb"¢
bitcell_2_17
sky130sram_sp_cell"
VSS	

vss"
VDD	

vdd"
VNB	

vnb"
WL
wl"
VPB	

vpb"
BL

bl"
BR

br"¢
bitcell_2_18
sky130sram_sp_cell"
VDD	

vdd"
BR

br"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"
WL
wl"
BL

bl"¢
bitcell_2_19
sky130sram_sp_cell"
BR

br"
VPB	

vpb"
VSS	

vss"
VDD	

vdd"
VNB	

vnb"
WL
wl"
BL

bl"¢
bitcell_2_20
sky130sram_sp_cell"
BL

bl"
BR

br"
VNB	

vnb"
VSS	

vss"
VPB	

vpb"
WL
wl"
VDD	

vdd"¢
bitcell_2_21
sky130sram_sp_cell"
VDD	

vdd"
BL

bl"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"
WL
wl"
BR

br"¢
bitcell_2_22
sky130sram_sp_cell"
VPB	

vpb"
BL

bl"
BR

br"
VDD	

vdd"
VSS	

vss"
WL
wl"
VNB	

vnb"¢
bitcell_2_23
sky130sram_sp_cell"
BL

bl"
BR

br"
VSS	

vss"
VDD	

vdd"
VPB	

vpb"
WL
wl"
VNB	

vnb"¢
bitcell_2_24
sky130sram_sp_cell"
WL
wl"
BL

bl"
VSS	

vss"
VNB	

vnb"
VDD	

vdd"
BR

br"
VPB	

vpb"¢
bitcell_2_25
sky130sram_sp_cell"
VDD	

vdd"
WL
wl"
VSS	

vss"
BR

br"
VPB	

vpb"
VNB	

vnb"
BL

bl"¢
bitcell_2_26
sky130sram_sp_cell"
VDD	

vdd"
VPB	

vpb"
BL

bl"
WL
wl"
BR

br"
VSS	

vss"
VNB	

vnb"¢
bitcell_2_27
sky130sram_sp_cell"
BR

br"
VDD	

vdd"
VPB	

vpb"
VSS	

vss"
VNB	

vnb"
WL
wl"
BL

bl"¢
bitcell_2_28
sky130sram_sp_cell"
VPB	

vpb"
VDD	

vdd"
BL

bl"
VNB	

vnb"
VSS	

vss"
WL
wl"
BR

br"¢
bitcell_2_29
sky130sram_sp_cell"
VSS	

vss"
VDD	

vdd"
VPB	

vpb"
WL
wl"
VNB	

vnb"
BL

bl"
BR

br"¢
bitcell_2_30
sky130sram_sp_cell"
VSS	

vss"
VPB	

vpb"
WL
wl"
VNB	

vnb"
VDD	

vdd"
BR

br"
BL

bl"¢
bitcell_2_31
sky130sram_sp_cell"
WL
wl"
VPB	

vpb"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
BR

br"
BL

bl"¢
bitcell_2_32
sky130sram_sp_cell"
BL

bl"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"
WL
wl"
BR

br"¢
bitcell_2_33
sky130sram_sp_cell"
BL

bl"
BR

br"
VSS	

vss"
VPB	

vpb"
VDD	

vdd"
VNB	

vnb"
WL
wl"¢
bitcell_2_34
sky130sram_sp_cell"
VPB	

vpb"
BL

bl  "
VNB	

vnb"
BR

br  "
VSS	

vss"
WL
wl"
VDD	

vdd"¢
bitcell_2_35
sky130sram_sp_cell"
VNB	

vnb"
VPB	

vpb"
VDD	

vdd"
WL
wl"
BL

bl!!"
VSS	

vss"
BR

br!!"¢
bitcell_2_36
sky130sram_sp_cell"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"
BR

br"""
VSS	

vss"
WL
wl"
BL

bl"""¢
bitcell_2_37
sky130sram_sp_cell"
VPB	

vpb"
WL
wl"
BL

bl##"
BR

br##"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"¢
bitcell_2_38
sky130sram_sp_cell"
VNB	

vnb"
BL

bl$$"
VPB	

vpb"
VSS	

vss"
WL
wl"
BR

br$$"
VDD	

vdd"¢
bitcell_2_39
sky130sram_sp_cell"
VPB	

vpb"
VNB	

vnb"
BL

bl%%"
VDD	

vdd"
WL
wl"
BR

br%%"
VSS	

vss"¢
bitcell_2_40
sky130sram_sp_cell"
VNB	

vnb"
VDD	

vdd"
VSS	

vss"
WL
wl"
VPB	

vpb"
BR

br&&"
BL

bl&&"¢
bitcell_2_41
sky130sram_sp_cell"
VPB	

vpb"
WL
wl"
VSS	

vss"
BR

br''"
BL

bl''"
VDD	

vdd"
VNB	

vnb"¢
bitcell_2_42
sky130sram_sp_cell"
BR

br(("
WL
wl"
VSS	

vss"
VPB	

vpb"
VDD	

vdd"
BL

bl(("
VNB	

vnb"¢
bitcell_2_43
sky130sram_sp_cell"
BL

bl))"
VDD	

vdd"
BR

br))"
VNB	

vnb"
VSS	

vss"
WL
wl"
VPB	

vpb"¢
bitcell_2_44
sky130sram_sp_cell"
BR

br**"
VDD	

vdd"
VPB	

vpb"
WL
wl"
VSS	

vss"
VNB	

vnb"
BL

bl**"¢
bitcell_2_45
sky130sram_sp_cell"
VPB	

vpb"
BR

br++"
VDD	

vdd"
VSS	

vss"
BL

bl++"
VNB	

vnb"
WL
wl"¢
bitcell_2_46
sky130sram_sp_cell"
WL
wl"
BR

br,,"
VSS	

vss"
VNB	

vnb"
BL

bl,,"
VPB	

vpb"
VDD	

vdd"¢
bitcell_2_47
sky130sram_sp_cell"
VNB	

vnb"
BR

br--"
VDD	

vdd"
BL

bl--"
VPB	

vpb"
WL
wl"
VSS	

vss"¢
bitcell_2_48
sky130sram_sp_cell"
WL
wl"
BR

br.."
VPB	

vpb"
VNB	

vnb"
VDD	

vdd"
BL

bl.."
VSS	

vss"¢
bitcell_2_49
sky130sram_sp_cell"
BL

bl//"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"
WL
wl"
BR

br//"
VDD	

vdd"¢
bitcell_2_50
sky130sram_sp_cell"
WL
wl"
BL

bl00"
BR

br00"
VSS	

vss"
VPB	

vpb"
VNB	

vnb"
VDD	

vdd"¢
bitcell_2_51
sky130sram_sp_cell"
BL

bl11"
VSS	

vss"
VPB	

vpb"
VNB	

vnb"
WL
wl"
BR

br11"
VDD	

vdd"¢
bitcell_2_52
sky130sram_sp_cell"
VNB	

vnb"
VDD	

vdd"
WL
wl"
BL

bl22"
BR

br22"
VPB	

vpb"
VSS	

vss"¢
bitcell_2_53
sky130sram_sp_cell"
VSS	

vss"
VPB	

vpb"
BR

br33"
VDD	

vdd"
WL
wl"
BL

bl33"
VNB	

vnb"¢
bitcell_2_54
sky130sram_sp_cell"
VNB	

vnb"
VPB	

vpb"
BR

br44"
VSS	

vss"
VDD	

vdd"
BL

bl44"
WL
wl"¢
bitcell_2_55
sky130sram_sp_cell"
VPB	

vpb"
WL
wl"
VDD	

vdd"
BL

bl55"
BR

br55"
VNB	

vnb"
VSS	

vss"¢
bitcell_2_56
sky130sram_sp_cell"
VNB	

vnb"
BR

br66"
VSS	

vss"
VPB	

vpb"
BL

bl66"
WL
wl"
VDD	

vdd"¢
bitcell_2_57
sky130sram_sp_cell"
VPB	

vpb"
VDD	

vdd"
VNB	

vnb"
WL
wl"
BL

bl77"
BR

br77"
VSS	

vss"¢
bitcell_2_58
sky130sram_sp_cell"
BL

bl88"
BR

br88"
VNB	

vnb"
WL
wl"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"¢
bitcell_2_59
sky130sram_sp_cell"
BR

br99"
WL
wl"
VNB	

vnb"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"
BL

bl99"¢
bitcell_2_60
sky130sram_sp_cell"
BL

bl::"
BR

br::"
VNB	

vnb"
VDD	

vdd"
WL
wl"
VSS	

vss"
VPB	

vpb"¢
bitcell_2_61
sky130sram_sp_cell"
VSS	

vss"
BR

br;;"
BL

bl;;"
VPB	

vpb"
WL
wl"
VDD	

vdd"
VNB	

vnb"¢
bitcell_2_62
sky130sram_sp_cell"
WL
wl"
BL

bl<<"
VNB	

vnb"
VPB	

vpb"
BR

br<<"
VDD	

vdd"
VSS	

vss"¢
bitcell_2_63
sky130sram_sp_cell"
VPB	

vpb"
VDD	

vdd"
VSS	

vss"
WL
wl"
BL

bl=="
BR

br=="
VNB	

vnb"¢
bitcell_2_64
sky130sram_sp_cell"
BL

bl>>"
VPB	

vpb"
BR

br>>"
VSS	

vss"
VNB	

vnb"
WL
wl"
VDD	

vdd"¢
bitcell_2_65
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
BL

bl??"
VNB	

vnb"
VPB	

vpb"
BR

br??"
WL
wl"¢
bitcell_2_66
sky130sram_sp_cell"
WL
wl"
BL

bl@@"
BR

br@@"
VNB	

vnb"
VSS	

vss"
VDD	

vdd"
VPB	

vpb"¢
bitcell_2_67
sky130sram_sp_cell"
VSS	

vss"
VNB	

vnb"
BL

blAA"
VPB	

vpb"
WL
wl"
BR

brAA"
VDD	

vdd"¢
bitcell_2_68
sky130sram_sp_cell"
VDD	

vdd"
BL

blBB"
VPB	

vpb"
BR

brBB"
VSS	

vss"
VNB	

vnb"
WL
wl"¢
bitcell_2_69
sky130sram_sp_cell"
VSS	

vss"
VPB	

vpb"
BL

blCC"
VDD	

vdd"
BR

brCC"
WL
wl"
VNB	

vnb"¢
bitcell_2_70
sky130sram_sp_cell"
BR

brDD"
VNB	

vnb"
VDD	

vdd"
VSS	

vss"
WL
wl"
BL

blDD"
VPB	

vpb"¢
bitcell_2_71
sky130sram_sp_cell"
BL

blEE"
VSS	

vss"
BR

brEE"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"
WL
wl"¢
bitcell_2_72
sky130sram_sp_cell"
VPB	

vpb"
VNB	

vnb"
WL
wl"
BL

blFF"
BR

brFF"
VDD	

vdd"
VSS	

vss"¢
bitcell_2_73
sky130sram_sp_cell"
BR

brGG"
WL
wl"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"
VNB	

vnb"
BL

blGG"¢
bitcell_2_74
sky130sram_sp_cell"
BL

blHH"
VDD	

vdd"
VNB	

vnb"
VSS	

vss"
VPB	

vpb"
WL
wl"
BR

brHH"¢
bitcell_2_75
sky130sram_sp_cell"
VPB	

vpb"
VSS	

vss"
WL
wl"
VDD	

vdd"
BL

blII"
BR

brII"
VNB	

vnb"¢
bitcell_2_76
sky130sram_sp_cell"
BR

brJJ"
VPB	

vpb"
WL
wl"
VNB	

vnb"
VSS	

vss"
VDD	

vdd"
BL

blJJ"¢
bitcell_2_77
sky130sram_sp_cell"
VPB	

vpb"
BR

brKK"
WL
wl"
BL

blKK"
VNB	

vnb"
VSS	

vss"
VDD	

vdd"¢
bitcell_2_78
sky130sram_sp_cell"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"
VSS	

vss"
BL

blLL"
WL
wl"
BR

brLL"¢
bitcell_2_79
sky130sram_sp_cell"
WL
wl"
VPB	

vpb"
VSS	

vss"
VNB	

vnb"
BL

blMM"
BR

brMM"
VDD	

vdd"¢
bitcell_2_80
sky130sram_sp_cell"
VSS	

vss"
WL
wl"
BR

brNN"
VDD	

vdd"
VPB	

vpb"
VNB	

vnb"
BL

blNN"¢
bitcell_2_81
sky130sram_sp_cell"
VDD	

vdd"
BR

brOO"
BL

blOO"
VSS	

vss"
VPB	

vpb"
VNB	

vnb"
WL
wl"¢
bitcell_2_82
sky130sram_sp_cell"
VPB	

vpb"
VDD	

vdd"
VNB	

vnb"
WL
wl"
BR

brPP"
BL

blPP"
VSS	

vss"¢
bitcell_2_83
sky130sram_sp_cell"
VPB	

vpb"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
WL
wl"
BL

blQQ"
BR

brQQ"¢
bitcell_2_84
sky130sram_sp_cell"
WL
wl"
BR

brRR"
VPB	

vpb"
BL

blRR"
VSS	

vss"
VNB	

vnb"
VDD	

vdd"¢
bitcell_2_85
sky130sram_sp_cell"
VPB	

vpb"
VDD	

vdd"
VSS	

vss"
WL
wl"
VNB	

vnb"
BL

blSS"
BR

brSS"¢
bitcell_2_86
sky130sram_sp_cell"
VPB	

vpb"
WL
wl"
BL

blTT"
VNB	

vnb"
BR

brTT"
VDD	

vdd"
VSS	

vss"¢
bitcell_2_87
sky130sram_sp_cell"
VPB	

vpb"
WL
wl"
VNB	

vnb"
BR

brUU"
VSS	

vss"
VDD	

vdd"
BL

blUU"¢
bitcell_2_88
sky130sram_sp_cell"
VNB	

vnb"
BR

brVV"
BL

blVV"
VSS	

vss"
WL
wl"
VPB	

vpb"
VDD	

vdd"¢
bitcell_2_89
sky130sram_sp_cell"
VDD	

vdd"
WL
wl"
BL

blWW"
BR

brWW"
VSS	

vss"
VPB	

vpb"
VNB	

vnb"¢
bitcell_2_90
sky130sram_sp_cell"
BL

blXX"
VSS	

vss"
WL
wl"
BR

brXX"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"¢
bitcell_2_91
sky130sram_sp_cell"
VDD	

vdd"
BL

blYY"
VNB	

vnb"
BR

brYY"
VSS	

vss"
WL
wl"
VPB	

vpb"¢
bitcell_2_92
sky130sram_sp_cell"
BR

brZZ"
VDD	

vdd"
VPB	

vpb"
VSS	

vss"
WL
wl"
BL

blZZ"
VNB	

vnb"¢
bitcell_2_93
sky130sram_sp_cell"
VNB	

vnb"
BR

br[["
BL

bl[["
VDD	

vdd"
VPB	

vpb"
VSS	

vss"
WL
wl"¢
bitcell_2_94
sky130sram_sp_cell"
VNB	

vnb"
WL
wl"
BL

bl\\"
BR

br\\"
VPB	

vpb"
VDD	

vdd"
VSS	

vss"¢
bitcell_2_95
sky130sram_sp_cell"
VDD	

vdd"
WL
wl"
BL

bl]]"
VNB	

vnb"
BR

br]]"
VSS	

vss"
VPB	

vpb"¢
bitcell_2_96
sky130sram_sp_cell"
WL
wl"
BL

bl^^"
BR

br^^"
VDD	

vdd"
VPB	

vpb"
VNB	

vnb"
VSS	

vss"¢
bitcell_2_97
sky130sram_sp_cell"
VDD	

vdd"
VPB	

vpb"
BL

bl__"
BR

br__"
VSS	

vss"
WL
wl"
VNB	

vnb"¢
bitcell_2_98
sky130sram_sp_cell"
VPB	

vpb"
BL

bl``"
VNB	

vnb"
VSS	

vss"
WL
wl"
BR

br``"
VDD	

vdd"¢
bitcell_2_99
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
BL

blaa"
VNB	

vnb"
WL
wl"
BR

braa"
VPB	

vpb"£
bitcell_2_100
sky130sram_sp_cell"
VSS	

vss"
WL
wl"
BR

brbb"
VNB	

vnb"
VDD	

vdd"
VPB	

vpb"
BL

blbb"£
bitcell_2_101
sky130sram_sp_cell"
VNB	

vnb"
VPB	

vpb"
WL
wl"
BL

blcc"
VDD	

vdd"
BR

brcc"
VSS	

vss"£
bitcell_2_102
sky130sram_sp_cell"
WL
wl"
BL

bldd"
VPB	

vpb"
BR

brdd"
VSS	

vss"
VDD	

vdd"
VNB	

vnb"£
bitcell_2_103
sky130sram_sp_cell"
VPB	

vpb"
VNB	

vnb"
WL
wl"
BL

blee"
BR

bree"
VDD	

vdd"
VSS	

vss"£
bitcell_2_104
sky130sram_sp_cell"
VNB	

vnb"
BL

blff"
BR

brff"
VPB	

vpb"
WL
wl"
VDD	

vdd"
VSS	

vss"£
bitcell_2_105
sky130sram_sp_cell"
VNB	

vnb"
VPB	

vpb"
VSS	

vss"
BR

brgg"
BL

blgg"
WL
wl"
VDD	

vdd"£
bitcell_2_106
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
BL

blhh"
BR

brhh"
VNB	

vnb"
VPB	

vpb"
WL
wl"£
bitcell_2_107
sky130sram_sp_cell"
BL

blii"
BR

brii"
WL
wl"
VNB	

vnb"
VSS	

vss"
VDD	

vdd"
VPB	

vpb"£
bitcell_2_108
sky130sram_sp_cell"
VPB	

vpb"
WL
wl"
BL

bljj"
BR

brjj"
VNB	

vnb"
VSS	

vss"
VDD	

vdd"£
bitcell_2_109
sky130sram_sp_cell"
WL
wl"
BL

blkk"
BR

brkk"
VNB	

vnb"
VPB	

vpb"
VDD	

vdd"
VSS	

vss"£
bitcell_2_110
sky130sram_sp_cell"
VPB	

vpb"
WL
wl"
BL

blll"
BR

brll"
VDD	

vdd"
VNB	

vnb"
VSS	

vss"£
bitcell_2_111
sky130sram_sp_cell"
VPB	

vpb"
BR

brmm"
WL
wl"
BL

blmm"
VSS	

vss"
VDD	

vdd"
VNB	

vnb"£
bitcell_2_112
sky130sram_sp_cell"
VPB	

vpb"
BR

brnn"
VNB	

vnb"
WL
wl"
BL

blnn"
VDD	

vdd"
VSS	

vss"£
bitcell_2_113
sky130sram_sp_cell"
VDD	

vdd"
BL

bloo"
VPB	

vpb"
BR

broo"
VSS	

vss"
VNB	

vnb"
WL
wl"£
bitcell_2_114
sky130sram_sp_cell"
VDD	

vdd"
VPB	

vpb"
VNB	

vnb"
BR

brpp"
WL
wl"
VSS	

vss"
BL

blpp"£
bitcell_2_115
sky130sram_sp_cell"
BL

blqq"
BR

brqq"
VNB	

vnb"
VDD	

vdd"
VPB	

vpb"
VSS	

vss"
WL
wl"£
bitcell_2_116
sky130sram_sp_cell"
BR

brrr"
VPB	

vpb"
VSS	

vss"
BL

blrr"
VDD	

vdd"
VNB	

vnb"
WL
wl"£
bitcell_2_117
sky130sram_sp_cell"
BR

brss"
VPB	

vpb"
WL
wl"
BL

blss"
VSS	

vss"
VDD	

vdd"
VNB	

vnb"£
bitcell_2_118
sky130sram_sp_cell"
VPB	

vpb"
VDD	

vdd"
VNB	

vnb"
VSS	

vss"
BR

brtt"
WL
wl"
BL

bltt"£
bitcell_2_119
sky130sram_sp_cell"
BR

bruu"
VNB	

vnb"
VDD	

vdd"
BL

bluu"
VPB	

vpb"
VSS	

vss"
WL
wl"£
bitcell_2_120
sky130sram_sp_cell"
VSS	

vss"
WL
wl"
VDD	

vdd"
VPB	

vpb"
VNB	

vnb"
BL

blvv"
BR

brvv"£
bitcell_2_121
sky130sram_sp_cell"
BL

blww"
BR

brww"
VPB	

vpb"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
WL
wl"£
bitcell_2_122
sky130sram_sp_cell"
VPB	

vpb"
VDD	

vdd"
VSS	

vss"
BL

blxx"
BR

brxx"
WL
wl"
VNB	

vnb"£
bitcell_2_123
sky130sram_sp_cell"
VDD	

vdd"
BR

bryy"
VPB	

vpb"
WL
wl"
VNB	

vnb"
BL

blyy"
VSS	

vss"£
bitcell_2_124
sky130sram_sp_cell"
VNB	

vnb"
VPB	

vpb"
VDD	

vdd"
VSS	

vss"
WL
wl"
BR

brzz"
BL

blzz"£
bitcell_2_125
sky130sram_sp_cell"
VPB	

vpb"
VSS	

vss"
VDD	

vdd"
VNB	

vnb"
BL

bl{{"
BR

br{{"
WL
wl"£
bitcell_2_126
sky130sram_sp_cell"
BL

bl||"
BR

br||"
VPB	

vpb"
VNB	

vnb"
VDD	

vdd"
VSS	

vss"
WL
wl"£
bitcell_2_127
sky130sram_sp_cell"
VPB	

vpb"
BL

bl}}"
BR

br}}"
VDD	

vdd"
VNB	

vnb"
WL
wl"
VSS	

vss"£
bitcell_2_128
sky130sram_sp_cell"
BR

br~~"
VSS	

vss"
WL
wl"
VPB	

vpb"
VDD	

vdd"
BL

bl~~"
VNB	

vnb"£
bitcell_2_129
sky130sram_sp_cell"
VNB	

vnb"
VSS	

vss"
BL

bl"
VPB	

vpb"
BR

br"
VDD	

vdd"
WL
wl"°
bitcell_2_130
sky130sram_sp_cell"
VDD	

vdd"
VPB	

vpb"
VSS	

vss"
BR	

vdd"
VNB	

vnb"
WL
wl"
BL	

vdd"°
bitcell_2_131
sky130sram_sp_cell"
VNB	

vnb"
VPB	

vpb"
BL	

vdd"
BR	

vdd"
VDD	

vdd"
WL
wl"
VSS	

vss"´
bitcell_3_0 
sky130sram_sp_cell_replica"
VSS	

vss"
BR	

vdd"
VDD	

vdd"
VPB	

vpb"
BL	

vdd"
WL

wl"
VNB	

vnb"´
bitcell_3_1 
sky130sram_sp_cell_replica"
WL

wl"
VSS	

vss"
BR	

rbr"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"
BL	

rbl"ù
bitcell_3_2
sky130sram_sp_cell"
WL

wl"
VDD	

vdd"
BL
bl"
VNB	

vnb"
BR
br"
VPB	

vpb"
VSS	

vss"•
bitcell_3_3
sky130sram_sp_cell"
BL

bl"
VDD	

vdd"
VPB	

vpb"
WL

wl"
VSS	

vss"
VNB	

vnb"
BR

br"•
bitcell_3_4
sky130sram_sp_cell"
VSS	

vss"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"
WL

wl"
BL

bl"
BR

br"•
bitcell_3_5
sky130sram_sp_cell"
VPB	

vpb"
WL

wl"
BL

bl"
BR

br"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"•
bitcell_3_6
sky130sram_sp_cell"
BL

bl"
VDD	

vdd"
VPB	

vpb"
VNB	

vnb"
WL

wl"
VSS	

vss"
BR

br"•
bitcell_3_7
sky130sram_sp_cell"
WL

wl"
BL

bl"
VPB	

vpb"
VDD	

vdd"
VSS	

vss"
BR

br"
VNB	

vnb"•
bitcell_3_8
sky130sram_sp_cell"
VDD	

vdd"
WL

wl"
BL

bl"
VSS	

vss"
VPB	

vpb"
VNB	

vnb"
BR

br"•
bitcell_3_9
sky130sram_sp_cell"
VDD	

vdd"
VPB	

vpb"
WL

wl"
VSS	

vss"
BR

br"
VNB	

vnb"
BL

bl"¶
bitcell_3_10
sky130sram_sp_cell"
VNB	

vnb"
VDD	

vdd"
WL

wl"
VPB	

vpb"
VSS	

vss"
BL

bl"
BR

br"¶
bitcell_3_11
sky130sram_sp_cell"
BR

br		"
VNB	

vnb"
VDD	

vdd"
VSS	

vss"
BL

bl		"
VPB	

vpb"
WL

wl"¶
bitcell_3_12
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"
WL

wl"
BL

bl

"
BR

br

"
VNB	

vnb"¶
bitcell_3_13
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
BL

bl"
VPB	

vpb"
WL

wl"
VNB	

vnb"
BR

br"¶
bitcell_3_14
sky130sram_sp_cell"
VSS	

vss"
VPB	

vpb"
VDD	

vdd"
VNB	

vnb"
WL

wl"
BL

bl"
BR

br"¶
bitcell_3_15
sky130sram_sp_cell"
VSS	

vss"
VPB	

vpb"
BL

bl"
BR

br"
WL

wl"
VNB	

vnb"
VDD	

vdd"¶
bitcell_3_16
sky130sram_sp_cell"
VPB	

vpb"
WL

wl"
BL

bl"
BR

br"
VDD	

vdd"
VNB	

vnb"
VSS	

vss"¶
bitcell_3_17
sky130sram_sp_cell"
VSS	

vss"
WL

wl"
VPB	

vpb"
BR

br"
VDD	

vdd"
BL

bl"
VNB	

vnb"¶
bitcell_3_18
sky130sram_sp_cell"
BL

bl"
BR

br"
VDD	

vdd"
WL

wl"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"¶
bitcell_3_19
sky130sram_sp_cell"
VPB	

vpb"
BR

br"
VNB	

vnb"
VDD	

vdd"
VSS	

vss"
WL

wl"
BL

bl"¶
bitcell_3_20
sky130sram_sp_cell"
VPB	

vpb"
WL

wl"
BL

bl"
VDD	

vdd"
BR

br"
VNB	

vnb"
VSS	

vss"¶
bitcell_3_21
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"
WL

wl"
BL

bl"
BR

br"¶
bitcell_3_22
sky130sram_sp_cell"
VSS	

vss"
VPB	

vpb"
BL

bl"
BR

br"
VDD	

vdd"
WL

wl"
VNB	

vnb"¶
bitcell_3_23
sky130sram_sp_cell"
BR

br"
VPB	

vpb"
VNB	

vnb"
VSS	

vss"
VDD	

vdd"
BL

bl"
WL

wl"¶
bitcell_3_24
sky130sram_sp_cell"
VPB	

vpb"
WL

wl"
VNB	

vnb"
VDD	

vdd"
VSS	

vss"
BL

bl"
BR

br"¶
bitcell_3_25
sky130sram_sp_cell"
VNB	

vnb"
VDD	

vdd"
VPB	

vpb"
BL

bl"
BR

br"
VSS	

vss"
WL

wl"¶
bitcell_3_26
sky130sram_sp_cell"
VDD	

vdd"
BR

br"
VSS	

vss"
VNB	

vnb"
WL

wl"
BL

bl"
VPB	

vpb"¶
bitcell_3_27
sky130sram_sp_cell"
VDD	

vdd"
VNB	

vnb"
WL

wl"
BL

bl"
BR

br"
VSS	

vss"
VPB	

vpb"¶
bitcell_3_28
sky130sram_sp_cell"
VSS	

vss"
VPB	

vpb"
BL

bl"
VDD	

vdd"
BR

br"
WL

wl"
VNB	

vnb"¶
bitcell_3_29
sky130sram_sp_cell"
VPB	

vpb"
VSS	

vss"
WL

wl"
BR

br"
BL

bl"
VDD	

vdd"
VNB	

vnb"¶
bitcell_3_30
sky130sram_sp_cell"
VPB	

vpb"
WL

wl"
BR

br"
VSS	

vss"
VDD	

vdd"
VNB	

vnb"
BL

bl"¶
bitcell_3_31
sky130sram_sp_cell"
VSS	

vss"
VNB	

vnb"
BL

bl"
WL

wl"
VDD	

vdd"
VPB	

vpb"
BR

br"¶
bitcell_3_32
sky130sram_sp_cell"
VPB	

vpb"
BL

bl"
VDD	

vdd"
BR

br"
VSS	

vss"
VNB	

vnb"
WL

wl"¶
bitcell_3_33
sky130sram_sp_cell"
WL

wl"
BR

br"
BL

bl"
VSS	

vss"
VNB	

vnb"
VDD	

vdd"
VPB	

vpb"¶
bitcell_3_34
sky130sram_sp_cell"
VPB	

vpb"
VSS	

vss"
VNB	

vnb"
BL

bl  "
VDD	

vdd"
BR

br  "
WL

wl"¶
bitcell_3_35
sky130sram_sp_cell"
VDD	

vdd"
VPB	

vpb"
WL

wl"
VSS	

vss"
BL

bl!!"
BR

br!!"
VNB	

vnb"¶
bitcell_3_36
sky130sram_sp_cell"
VDD	

vdd"
WL

wl"
BL

bl"""
BR

br"""
VNB	

vnb"
VSS	

vss"
VPB	

vpb"¶
bitcell_3_37
sky130sram_sp_cell"
BL

bl##"
BR

br##"
VSS	

vss"
VDD	

vdd"
VPB	

vpb"
WL

wl"
VNB	

vnb"¶
bitcell_3_38
sky130sram_sp_cell"
VSS	

vss"
VNB	

vnb"
BR

br$$"
BL

bl$$"
VDD	

vdd"
VPB	

vpb"
WL

wl"¶
bitcell_3_39
sky130sram_sp_cell"
VSS	

vss"
VPB	

vpb"
BL

bl%%"
BR

br%%"
WL

wl"
VDD	

vdd"
VNB	

vnb"¶
bitcell_3_40
sky130sram_sp_cell"
BR

br&&"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"
WL

wl"
BL

bl&&"
VDD	

vdd"¶
bitcell_3_41
sky130sram_sp_cell"
BL

bl''"
VSS	

vss"
VDD	

vdd"
WL

wl"
VNB	

vnb"
BR

br''"
VPB	

vpb"¶
bitcell_3_42
sky130sram_sp_cell"
VDD	

vdd"
WL

wl"
VNB	

vnb"
BR

br(("
VPB	

vpb"
BL

bl(("
VSS	

vss"¶
bitcell_3_43
sky130sram_sp_cell"
BL

bl))"
BR

br))"
VSS	

vss"
VDD	

vdd"
VPB	

vpb"
WL

wl"
VNB	

vnb"¶
bitcell_3_44
sky130sram_sp_cell"
VPB	

vpb"
VNB	

vnb"
VDD	

vdd"
VSS	

vss"
WL

wl"
BL

bl**"
BR

br**"¶
bitcell_3_45
sky130sram_sp_cell"
VSS	

vss"
BL

bl++"
VDD	

vdd"
VPB	

vpb"
WL

wl"
VNB	

vnb"
BR

br++"¶
bitcell_3_46
sky130sram_sp_cell"
BR

br,,"
WL

wl"
VSS	

vss"
BL

bl,,"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"¶
bitcell_3_47
sky130sram_sp_cell"
VNB	

vnb"
VPB	

vpb"
VSS	

vss"
WL

wl"
BL

bl--"
BR

br--"
VDD	

vdd"¶
bitcell_3_48
sky130sram_sp_cell"
VNB	

vnb"
WL

wl"
VSS	

vss"
VPB	

vpb"
VDD	

vdd"
BL

bl.."
BR

br.."¶
bitcell_3_49
sky130sram_sp_cell"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"
WL

wl"
BR

br//"
VDD	

vdd"
BL

bl//"¶
bitcell_3_50
sky130sram_sp_cell"
VDD	

vdd"
WL

wl"
VPB	

vpb"
BL

bl00"
VSS	

vss"
BR

br00"
VNB	

vnb"¶
bitcell_3_51
sky130sram_sp_cell"
WL

wl"
BL

bl11"
BR

br11"
VSS	

vss"
VNB	

vnb"
VDD	

vdd"
VPB	

vpb"¶
bitcell_3_52
sky130sram_sp_cell"
BL

bl22"
VSS	

vss"
BR

br22"
VPB	

vpb"
WL

wl"
VDD	

vdd"
VNB	

vnb"¶
bitcell_3_53
sky130sram_sp_cell"
BR

br33"
WL

wl"
BL

bl33"
VDD	

vdd"
VNB	

vnb"
VSS	

vss"
VPB	

vpb"¶
bitcell_3_54
sky130sram_sp_cell"
VSS	

vss"
BL

bl44"
VPB	

vpb"
WL

wl"
VDD	

vdd"
VNB	

vnb"
BR

br44"¶
bitcell_3_55
sky130sram_sp_cell"
VPB	

vpb"
BL

bl55"
BR

br55"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
WL

wl"¶
bitcell_3_56
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"
BR

br66"
WL

wl"
BL

bl66"
VNB	

vnb"¶
bitcell_3_57
sky130sram_sp_cell"
BL

bl77"
BR

br77"
WL

wl"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"¶
bitcell_3_58
sky130sram_sp_cell"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"
WL

wl"
BL

bl88"
BR

br88"
VSS	

vss"¶
bitcell_3_59
sky130sram_sp_cell"
VSS	

vss"
VDD	

vdd"
VPB	

vpb"
WL

wl"
BL

bl99"
BR

br99"
VNB	

vnb"¶
bitcell_3_60
sky130sram_sp_cell"
VNB	

vnb"
BR

br::"
WL

wl"
BL

bl::"
VSS	

vss"
VDD	

vdd"
VPB	

vpb"¶
bitcell_3_61
sky130sram_sp_cell"
VPB	

vpb"
WL

wl"
BR

br;;"
VNB	

vnb"
BL

bl;;"
VDD	

vdd"
VSS	

vss"¶
bitcell_3_62
sky130sram_sp_cell"
VNB	

vnb"
VSS	

vss"
VPB	

vpb"
VDD	

vdd"
WL

wl"
BL

bl<<"
BR

br<<"¶
bitcell_3_63
sky130sram_sp_cell"
BL

bl=="
BR

br=="
VSS	

vss"
VPB	

vpb"
VDD	

vdd"
VNB	

vnb"
WL

wl"¶
bitcell_3_64
sky130sram_sp_cell"
WL

wl"
BR

br>>"
VNB	

vnb"
VPB	

vpb"
BL

bl>>"
VSS	

vss"
VDD	

vdd"¶
bitcell_3_65
sky130sram_sp_cell"
VDD	

vdd"
BR

br??"
VPB	

vpb"
VSS	

vss"
WL

wl"
VNB	

vnb"
BL

bl??"¶
bitcell_3_66
sky130sram_sp_cell"
VPB	

vpb"
WL

wl"
VSS	

vss"
VNB	

vnb"
BL

bl@@"
BR

br@@"
VDD	

vdd"¶
bitcell_3_67
sky130sram_sp_cell"
VNB	

vnb"
VPB	

vpb"
WL

wl"
BL

blAA"
BR

brAA"
VDD	

vdd"
VSS	

vss"¶
bitcell_3_68
sky130sram_sp_cell"
VSS	

vss"
VDD	

vdd"
VPB	

vpb"
VNB	

vnb"
WL

wl"
BL

blBB"
BR

brBB"¶
bitcell_3_69
sky130sram_sp_cell"
BL

blCC"
BR

brCC"
VSS	

vss"
VNB	

vnb"
VDD	

vdd"
VPB	

vpb"
WL

wl"¶
bitcell_3_70
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
BL

blDD"
VNB	

vnb"
VPB	

vpb"
BR

brDD"
WL

wl"¶
bitcell_3_71
sky130sram_sp_cell"
VNB	

vnb"
VDD	

vdd"
WL

wl"
VSS	

vss"
BL

blEE"
BR

brEE"
VPB	

vpb"¶
bitcell_3_72
sky130sram_sp_cell"
WL

wl"
VSS	

vss"
VNB	

vnb"
BL

blFF"
BR

brFF"
VPB	

vpb"
VDD	

vdd"¶
bitcell_3_73
sky130sram_sp_cell"
VDD	

vdd"
WL

wl"
BL

blGG"
BR

brGG"
VPB	

vpb"
VNB	

vnb"
VSS	

vss"¶
bitcell_3_74
sky130sram_sp_cell"
VDD	

vdd"
WL

wl"
VSS	

vss"
VNB	

vnb"
BL

blHH"
VPB	

vpb"
BR

brHH"¶
bitcell_3_75
sky130sram_sp_cell"
VSS	

vss"
VPB	

vpb"
WL

wl"
BR

brII"
VNB	

vnb"
BL

blII"
VDD	

vdd"¶
bitcell_3_76
sky130sram_sp_cell"
BR

brJJ"
WL

wl"
VDD	

vdd"
VPB	

vpb"
BL

blJJ"
VSS	

vss"
VNB	

vnb"¶
bitcell_3_77
sky130sram_sp_cell"
VDD	

vdd"
BL

blKK"
VPB	

vpb"
BR

brKK"
VNB	

vnb"
WL

wl"
VSS	

vss"¶
bitcell_3_78
sky130sram_sp_cell"
VDD	

vdd"
WL

wl"
VPB	

vpb"
VSS	

vss"
VNB	

vnb"
BL

blLL"
BR

brLL"¶
bitcell_3_79
sky130sram_sp_cell"
BR

brMM"
WL

wl"
VPB	

vpb"
BL

blMM"
VDD	

vdd"
VNB	

vnb"
VSS	

vss"¶
bitcell_3_80
sky130sram_sp_cell"
BR

brNN"
VNB	

vnb"
WL

wl"
BL

blNN"
VPB	

vpb"
VDD	

vdd"
VSS	

vss"¶
bitcell_3_81
sky130sram_sp_cell"
VSS	

vss"
WL

wl"
BR

brOO"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"
BL

blOO"¶
bitcell_3_82
sky130sram_sp_cell"
BR

brPP"
VDD	

vdd"
VPB	

vpb"
VNB	

vnb"
WL

wl"
VSS	

vss"
BL

blPP"¶
bitcell_3_83
sky130sram_sp_cell"
VSS	

vss"
BR

brQQ"
WL

wl"
BL

blQQ"
VNB	

vnb"
VPB	

vpb"
VDD	

vdd"¶
bitcell_3_84
sky130sram_sp_cell"
VSS	

vss"
WL

wl"
BL

blRR"
BR

brRR"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"¶
bitcell_3_85
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
BR

brSS"
VPB	

vpb"
WL

wl"
BL

blSS"¶
bitcell_3_86
sky130sram_sp_cell"
VSS	

vss"
BL

blTT"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"
BR

brTT"
WL

wl"¶
bitcell_3_87
sky130sram_sp_cell"
VNB	

vnb"
BL

blUU"
VSS	

vss"
VPB	

vpb"
WL

wl"
BR

brUU"
VDD	

vdd"¶
bitcell_3_88
sky130sram_sp_cell"
VNB	

vnb"
VDD	

vdd"
VSS	

vss"
WL

wl"
VPB	

vpb"
BL

blVV"
BR

brVV"¶
bitcell_3_89
sky130sram_sp_cell"
BL

blWW"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"
BR

brWW"
VDD	

vdd"
WL

wl"¶
bitcell_3_90
sky130sram_sp_cell"
VNB	

vnb"
VDD	

vdd"
BL

blXX"
WL

wl"
VPB	

vpb"
BR

brXX"
VSS	

vss"¶
bitcell_3_91
sky130sram_sp_cell"
BL

blYY"
WL

wl"
BR

brYY"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"¶
bitcell_3_92
sky130sram_sp_cell"
BL

blZZ"
BR

brZZ"
WL

wl"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"
VDD	

vdd"¶
bitcell_3_93
sky130sram_sp_cell"
BR

br[["
VNB	

vnb"
VSS	

vss"
WL

wl"
VDD	

vdd"
VPB	

vpb"
BL

bl[["¶
bitcell_3_94
sky130sram_sp_cell"
BR

br\\"
VSS	

vss"
WL

wl"
VNB	

vnb"
VPB	

vpb"
VDD	

vdd"
BL

bl\\"¶
bitcell_3_95
sky130sram_sp_cell"
VPB	

vpb"
VNB	

vnb"
WL

wl"
BL

bl]]"
BR

br]]"
VSS	

vss"
VDD	

vdd"¶
bitcell_3_96
sky130sram_sp_cell"
VNB	

vnb"
VSS	

vss"
VPB	

vpb"
WL

wl"
BL

bl^^"
BR

br^^"
VDD	

vdd"¶
bitcell_3_97
sky130sram_sp_cell"
VSS	

vss"
BR

br__"
VPB	

vpb"
WL

wl"
VDD	

vdd"
VNB	

vnb"
BL

bl__"¶
bitcell_3_98
sky130sram_sp_cell"
WL

wl"
VPB	

vpb"
BR

br``"
VSS	

vss"
BL

bl``"
VNB	

vnb"
VDD	

vdd"¶
bitcell_3_99
sky130sram_sp_cell"
VSS	

vss"
BL

blaa"
VPB	

vpb"
BR

braa"
VDD	

vdd"
WL

wl"
VNB	

vnb"ß
bitcell_3_100
sky130sram_sp_cell"
VDD	

vdd"
BL

blbb"
VNB	

vnb"
VPB	

vpb"
BR

brbb"
WL

wl"
VSS	

vss"ß
bitcell_3_101
sky130sram_sp_cell"
VNB	

vnb"
VDD	

vdd"
VPB	

vpb"
VSS	

vss"
WL

wl"
BL

blcc"
BR

brcc"ß
bitcell_3_102
sky130sram_sp_cell"
BL

bldd"
BR

brdd"
WL

wl"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"
VSS	

vss"ß
bitcell_3_103
sky130sram_sp_cell"
WL

wl"
BR

bree"
VDD	

vdd"
VPB	

vpb"
VSS	

vss"
VNB	

vnb"
BL

blee"ß
bitcell_3_104
sky130sram_sp_cell"
VPB	

vpb"
BL

blff"
VSS	

vss"
WL

wl"
VDD	

vdd"
BR

brff"
VNB	

vnb"ß
bitcell_3_105
sky130sram_sp_cell"
VNB	

vnb"
VDD	

vdd"
VPB	

vpb"
VSS	

vss"
WL

wl"
BL

blgg"
BR

brgg"ß
bitcell_3_106
sky130sram_sp_cell"
BR

brhh"
VNB	

vnb"
WL

wl"
VSS	

vss"
VPB	

vpb"
VDD	

vdd"
BL

blhh"ß
bitcell_3_107
sky130sram_sp_cell"
BL

blii"
BR

brii"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"
WL

wl"ß
bitcell_3_108
sky130sram_sp_cell"
VSS	

vss"
VDD	

vdd"
VNB	

vnb"
BL

bljj"
VPB	

vpb"
WL

wl"
BR

brjj"ß
bitcell_3_109
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
BL

blkk"
WL

wl"
VPB	

vpb"
BR

brkk"
VNB	

vnb"ß
bitcell_3_110
sky130sram_sp_cell"
VNB	

vnb"
VPB	

vpb"
WL

wl"
VSS	

vss"
BL

blll"
BR

brll"
VDD	

vdd"ß
bitcell_3_111
sky130sram_sp_cell"
WL

wl"
BR

brmm"
BL

blmm"
VSS	

vss"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"ß
bitcell_3_112
sky130sram_sp_cell"
VDD	

vdd"
VNB	

vnb"
VSS	

vss"
VPB	

vpb"
WL

wl"
BL

blnn"
BR

brnn"ß
bitcell_3_113
sky130sram_sp_cell"
VSS	

vss"
VPB	

vpb"
BL

bloo"
VDD	

vdd"
VNB	

vnb"
BR

broo"
WL

wl"ß
bitcell_3_114
sky130sram_sp_cell"
VSS	

vss"
WL

wl"
VPB	

vpb"
BR

brpp"
BL

blpp"
VDD	

vdd"
VNB	

vnb"ß
bitcell_3_115
sky130sram_sp_cell"
VSS	

vss"
VNB	

vnb"
VDD	

vdd"
WL

wl"
BL

blqq"
VPB	

vpb"
BR

brqq"ß
bitcell_3_116
sky130sram_sp_cell"
BL

blrr"
BR

brrr"
VSS	

vss"
VPB	

vpb"
VDD	

vdd"
VNB	

vnb"
WL

wl"ß
bitcell_3_117
sky130sram_sp_cell"
WL

wl"
BR

brss"
VDD	

vdd"
BL

blss"
VNB	

vnb"
VSS	

vss"
VPB	

vpb"ß
bitcell_3_118
sky130sram_sp_cell"
WL

wl"
VPB	

vpb"
BR

brtt"
VDD	

vdd"
BL

bltt"
VNB	

vnb"
VSS	

vss"ß
bitcell_3_119
sky130sram_sp_cell"
WL

wl"
VDD	

vdd"
VPB	

vpb"
BL

bluu"
VSS	

vss"
BR

bruu"
VNB	

vnb"ß
bitcell_3_120
sky130sram_sp_cell"
VDD	

vdd"
WL

wl"
BR

brvv"
VPB	

vpb"
VNB	

vnb"
BL

blvv"
VSS	

vss"ß
bitcell_3_121
sky130sram_sp_cell"
BR

brww"
VPB	

vpb"
VNB	

vnb"
VDD	

vdd"
VSS	

vss"
WL

wl"
BL

blww"ß
bitcell_3_122
sky130sram_sp_cell"
VNB	

vnb"
VDD	

vdd"
VPB	

vpb"
WL

wl"
BL

blxx"
BR

brxx"
VSS	

vss"ß
bitcell_3_123
sky130sram_sp_cell"
VSS	

vss"
WL

wl"
BL

blyy"
VNB	

vnb"
VDD	

vdd"
VPB	

vpb"
BR

bryy"ß
bitcell_3_124
sky130sram_sp_cell"
WL

wl"
VSS	

vss"
VPB	

vpb"
BR

brzz"
VNB	

vnb"
VDD	

vdd"
BL

blzz"ß
bitcell_3_125
sky130sram_sp_cell"
VDD	

vdd"
BR

br{{"
VSS	

vss"
VPB	

vpb"
BL

bl{{"
WL

wl"
VNB	

vnb"ß
bitcell_3_126
sky130sram_sp_cell"
VNB	

vnb"
VSS	

vss"
VDD	

vdd"
WL

wl"
VPB	

vpb"
BL

bl||"
BR

br||"ß
bitcell_3_127
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
BL

bl}}"
VNB	

vnb"
VPB	

vpb"
WL

wl"
BR

br}}"ß
bitcell_3_128
sky130sram_sp_cell"
VPB	

vpb"
WL

wl"
BR

br~~"
BL

bl~~"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"ß
bitcell_3_129
sky130sram_sp_cell"
VSS	

vss"
BL

bl"
VDD	

vdd"
BR

br"
VPB	

vpb"
VNB	

vnb"
WL

wl"•
bitcell_3_130
sky130sram_sp_cell"
VNB	

vnb"
VDD	

vdd"
VPB	

vpb"
WL

wl"
VSS	

vss"
BR	

vdd"
BL	

vdd"•
bitcell_3_131
sky130sram_sp_cell"
VPB	

vpb"
VSS	

vss"
VNB	

vnb"
WL

wl"
BL	

vdd"
BR	

vdd"
VDD	

vdd"´
bitcell_4_0 
sky130sram_sp_cell_replica"
BR	

vdd"
BL	

vdd"
WL

wl"
VSS	

vss"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"´
bitcell_4_1 
sky130sram_sp_cell_replica"
VSS	

vss"
VNB	

vnb"
WL

wl"
VPB	

vpb"
VDD	

vdd"
BR	

rbr"
BL	

rbl"ù
bitcell_4_2
sky130sram_sp_cell"
VDD	

vdd"
BR
br"
VNB	

vnb"
VPB	

vpb"
WL

wl"
VSS	

vss"
BL
bl"•
bitcell_4_3
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
BR

br"
VNB	

vnb"
BL

bl"
WL

wl"
VPB	

vpb"•
bitcell_4_4
sky130sram_sp_cell"
BL

bl"
VNB	

vnb"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"
WL

wl"
BR

br"•
bitcell_4_5
sky130sram_sp_cell"
VPB	

vpb"
BR

br"
BL

bl"
VDD	

vdd"
WL

wl"
VSS	

vss"
VNB	

vnb"•
bitcell_4_6
sky130sram_sp_cell"
WL

wl"
BR

br"
VNB	

vnb"
VSS	

vss"
BL

bl"
VDD	

vdd"
VPB	

vpb"•
bitcell_4_7
sky130sram_sp_cell"
VDD	

vdd"
BL

bl"
WL

wl"
VSS	

vss"
VPB	

vpb"
BR

br"
VNB	

vnb"•
bitcell_4_8
sky130sram_sp_cell"
VPB	

vpb"
BR

br"
VDD	

vdd"
WL

wl"
BL

bl"
VNB	

vnb"
VSS	

vss"•
bitcell_4_9
sky130sram_sp_cell"
BR

br"
VDD	

vdd"
WL

wl"
VNB	

vnb"
VSS	

vss"
VPB	

vpb"
BL

bl"¶
bitcell_4_10
sky130sram_sp_cell"
VDD	

vdd"
BL

bl"
BR

br"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"
WL

wl"¶
bitcell_4_11
sky130sram_sp_cell"
VDD	

vdd"
BL

bl		"
BR

br		"
VNB	

vnb"
VPB	

vpb"
VSS	

vss"
WL

wl"¶
bitcell_4_12
sky130sram_sp_cell"
WL

wl"
VNB	

vnb"
VPB	

vpb"
BL

bl

"
BR

br

"
VDD	

vdd"
VSS	

vss"¶
bitcell_4_13
sky130sram_sp_cell"
WL

wl"
VPB	

vpb"
BR

br"
BL

bl"
VNB	

vnb"
VDD	

vdd"
VSS	

vss"¶
bitcell_4_14
sky130sram_sp_cell"
VNB	

vnb"
VPB	

vpb"
VDD	

vdd"
WL

wl"
VSS	

vss"
BL

bl"
BR

br"¶
bitcell_4_15
sky130sram_sp_cell"
BR

br"
VDD	

vdd"
VNB	

vnb"
VSS	

vss"
VPB	

vpb"
WL

wl"
BL

bl"¶
bitcell_4_16
sky130sram_sp_cell"
VDD	

vdd"
WL

wl"
BL

bl"
VNB	

vnb"
VPB	

vpb"
BR

br"
VSS	

vss"¶
bitcell_4_17
sky130sram_sp_cell"
VDD	

vdd"
WL

wl"
VSS	

vss"
BL

bl"
BR

br"
VPB	

vpb"
VNB	

vnb"¶
bitcell_4_18
sky130sram_sp_cell"
VNB	

vnb"
BR

br"
VPB	

vpb"
VSS	

vss"
BL

bl"
VDD	

vdd"
WL

wl"¶
bitcell_4_19
sky130sram_sp_cell"
VNB	

vnb"
VDD	

vdd"
BL

bl"
VSS	

vss"
WL

wl"
VPB	

vpb"
BR

br"¶
bitcell_4_20
sky130sram_sp_cell"
BR

br"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"
VDD	

vdd"
WL

wl"
BL

bl"¶
bitcell_4_21
sky130sram_sp_cell"
BL

bl"
BR

br"
VNB	

vnb"
VPB	

vpb"
VDD	

vdd"
VSS	

vss"
WL

wl"¶
bitcell_4_22
sky130sram_sp_cell"
BR

br"
VPB	

vpb"
VNB	

vnb"
VDD	

vdd"
WL

wl"
BL

bl"
VSS	

vss"¶
bitcell_4_23
sky130sram_sp_cell"
VDD	

vdd"
BR

br"
WL

wl"
VSS	

vss"
VPB	

vpb"
BL

bl"
VNB	

vnb"¶
bitcell_4_24
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
WL

wl"
BL

bl"
VPB	

vpb"
VNB	

vnb"
BR

br"¶
bitcell_4_25
sky130sram_sp_cell"
VNB	

vnb"
WL

wl"
BR

br"
VSS	

vss"
BL

bl"
VDD	

vdd"
VPB	

vpb"¶
bitcell_4_26
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"
BL

bl"
BR

br"
WL

wl"¶
bitcell_4_27
sky130sram_sp_cell"
VDD	

vdd"
VNB	

vnb"
WL

wl"
VPB	

vpb"
BL

bl"
VSS	

vss"
BR

br"¶
bitcell_4_28
sky130sram_sp_cell"
BL

bl"
VSS	

vss"
VNB	

vnb"
VDD	

vdd"
VPB	

vpb"
WL

wl"
BR

br"¶
bitcell_4_29
sky130sram_sp_cell"
VSS	

vss"
VPB	

vpb"
WL

wl"
BL

bl"
BR

br"
VDD	

vdd"
VNB	

vnb"¶
bitcell_4_30
sky130sram_sp_cell"
WL

wl"
VNB	

vnb"
VSS	

vss"
VDD	

vdd"
VPB	

vpb"
BL

bl"
BR

br"¶
bitcell_4_31
sky130sram_sp_cell"
VPB	

vpb"
BR

br"
VNB	

vnb"
VDD	

vdd"
WL

wl"
BL

bl"
VSS	

vss"¶
bitcell_4_32
sky130sram_sp_cell"
VSS	

vss"
VNB	

vnb"
VDD	

vdd"
VPB	

vpb"
WL

wl"
BL

bl"
BR

br"¶
bitcell_4_33
sky130sram_sp_cell"
VNB	

vnb"
BL

bl"
BR

br"
VSS	

vss"
VDD	

vdd"
WL

wl"
VPB	

vpb"¶
bitcell_4_34
sky130sram_sp_cell"
WL

wl"
BL

bl  "
VSS	

vss"
BR

br  "
VPB	

vpb"
VDD	

vdd"
VNB	

vnb"¶
bitcell_4_35
sky130sram_sp_cell"
VPB	

vpb"
VSS	

vss"
VDD	

vdd"
VNB	

vnb"
WL

wl"
BL

bl!!"
BR

br!!"¶
bitcell_4_36
sky130sram_sp_cell"
VSS	

vss"
VPB	

vpb"
VDD	

vdd"
VNB	

vnb"
WL

wl"
BL

bl"""
BR

br"""¶
bitcell_4_37
sky130sram_sp_cell"
BR

br##"
VDD	

vdd"
VPB	

vpb"
BL

bl##"
VNB	

vnb"
WL

wl"
VSS	

vss"¶
bitcell_4_38
sky130sram_sp_cell"
WL

wl"
VPB	

vpb"
BL

bl$$"
BR

br$$"
VSS	

vss"
VDD	

vdd"
VNB	

vnb"¶
bitcell_4_39
sky130sram_sp_cell"
VSS	

vss"
BL

bl%%"
VPB	

vpb"
VNB	

vnb"
BR

br%%"
WL

wl"
VDD	

vdd"¶
bitcell_4_40
sky130sram_sp_cell"
BR

br&&"
VNB	

vnb"
VDD	

vdd"
VPB	

vpb"
VSS	

vss"
BL

bl&&"
WL

wl"¶
bitcell_4_41
sky130sram_sp_cell"
WL

wl"
BR

br''"
VSS	

vss"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"
BL

bl''"¶
bitcell_4_42
sky130sram_sp_cell"
VSS	

vss"
VNB	

vnb"
WL

wl"
BL

bl(("
BR

br(("
VDD	

vdd"
VPB	

vpb"¶
bitcell_4_43
sky130sram_sp_cell"
VNB	

vnb"
VPB	

vpb"
VDD	

vdd"
WL

wl"
VSS	

vss"
BR

br))"
BL

bl))"¶
bitcell_4_44
sky130sram_sp_cell"
VPB	

vpb"
VSS	

vss"
WL

wl"
BL

bl**"
VDD	

vdd"
VNB	

vnb"
BR

br**"¶
bitcell_4_45
sky130sram_sp_cell"
VSS	

vss"
BL

bl++"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"
WL

wl"
BR

br++"¶
bitcell_4_46
sky130sram_sp_cell"
VNB	

vnb"
BR

br,,"
BL

bl,,"
VSS	

vss"
VPB	

vpb"
WL

wl"
VDD	

vdd"¶
bitcell_4_47
sky130sram_sp_cell"
VPB	

vpb"
WL

wl"
BR

br--"
VSS	

vss"
VNB	

vnb"
VDD	

vdd"
BL

bl--"¶
bitcell_4_48
sky130sram_sp_cell"
VNB	

vnb"
VSS	

vss"
VPB	

vpb"
WL

wl"
BL

bl.."
VDD	

vdd"
BR

br.."¶
bitcell_4_49
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"
BL

bl//"
WL

wl"
BR

br//"¶
bitcell_4_50
sky130sram_sp_cell"
VSS	

vss"
BR

br00"
WL

wl"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"
BL

bl00"¶
bitcell_4_51
sky130sram_sp_cell"
WL

wl"
VSS	

vss"
VDD	

vdd"
BL

bl11"
BR

br11"
VNB	

vnb"
VPB	

vpb"¶
bitcell_4_52
sky130sram_sp_cell"
BL

bl22"
BR

br22"
VPB	

vpb"
VNB	

vnb"
WL

wl"
VDD	

vdd"
VSS	

vss"¶
bitcell_4_53
sky130sram_sp_cell"
VNB	

vnb"
VDD	

vdd"
VPB	

vpb"
BR

br33"
VSS	

vss"
WL

wl"
BL

bl33"¶
bitcell_4_54
sky130sram_sp_cell"
VNB	

vnb"
VSS	

vss"
VPB	

vpb"
VDD	

vdd"
WL

wl"
BR

br44"
BL

bl44"¶
bitcell_4_55
sky130sram_sp_cell"
VPB	

vpb"
WL

wl"
VDD	

vdd"
BR

br55"
BL

bl55"
VSS	

vss"
VNB	

vnb"¶
bitcell_4_56
sky130sram_sp_cell"
BR

br66"
VNB	

vnb"
VDD	

vdd"
VSS	

vss"
WL

wl"
VPB	

vpb"
BL

bl66"¶
bitcell_4_57
sky130sram_sp_cell"
VDD	

vdd"
WL

wl"
BL

bl77"
BR

br77"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"¶
bitcell_4_58
sky130sram_sp_cell"
VPB	

vpb"
WL

wl"
BL

bl88"
BR

br88"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"¶
bitcell_4_59
sky130sram_sp_cell"
BL

bl99"
VNB	

vnb"
VSS	

vss"
WL

wl"
BR

br99"
VDD	

vdd"
VPB	

vpb"¶
bitcell_4_60
sky130sram_sp_cell"
VNB	

vnb"
VDD	

vdd"
VPB	

vpb"
WL

wl"
BL

bl::"
BR

br::"
VSS	

vss"¶
bitcell_4_61
sky130sram_sp_cell"
BR

br;;"
VDD	

vdd"
VNB	

vnb"
VSS	

vss"
WL

wl"
VPB	

vpb"
BL

bl;;"¶
bitcell_4_62
sky130sram_sp_cell"
WL

wl"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"
BL

bl<<"
BR

br<<"¶
bitcell_4_63
sky130sram_sp_cell"
VDD	

vdd"
VPB	

vpb"
BL

bl=="
VNB	

vnb"
VSS	

vss"
WL

wl"
BR

br=="¶
bitcell_4_64
sky130sram_sp_cell"
VSS	

vss"
VPB	

vpb"
BR

br>>"
VDD	

vdd"
BL

bl>>"
VNB	

vnb"
WL

wl"¶
bitcell_4_65
sky130sram_sp_cell"
BR

br??"
WL

wl"
BL

bl??"
VNB	

vnb"
VSS	

vss"
VPB	

vpb"
VDD	

vdd"¶
bitcell_4_66
sky130sram_sp_cell"
WL

wl"
VPB	

vpb"
BR

br@@"
VNB	

vnb"
BL

bl@@"
VSS	

vss"
VDD	

vdd"¶
bitcell_4_67
sky130sram_sp_cell"
VSS	

vss"
VNB	

vnb"
WL

wl"
BL

blAA"
VPB	

vpb"
VDD	

vdd"
BR

brAA"¶
bitcell_4_68
sky130sram_sp_cell"
VPB	

vpb"
VSS	

vss"
BR

brBB"
VDD	

vdd"
BL

blBB"
VNB	

vnb"
WL

wl"¶
bitcell_4_69
sky130sram_sp_cell"
VSS	

vss"
VDD	

vdd"
VPB	

vpb"
BL

blCC"
WL

wl"
BR

brCC"
VNB	

vnb"¶
bitcell_4_70
sky130sram_sp_cell"
VSS	

vss"
VPB	

vpb"
WL

wl"
BR

brDD"
BL

blDD"
VNB	

vnb"
VDD	

vdd"¶
bitcell_4_71
sky130sram_sp_cell"
VDD	

vdd"
BR

brEE"
VPB	

vpb"
VNB	

vnb"
WL

wl"
BL

blEE"
VSS	

vss"¶
bitcell_4_72
sky130sram_sp_cell"
VSS	

vss"
WL

wl"
BL

blFF"
VNB	

vnb"
VDD	

vdd"
VPB	

vpb"
BR

brFF"¶
bitcell_4_73
sky130sram_sp_cell"
BL

blGG"
VNB	

vnb"
WL

wl"
VSS	

vss"
VDD	

vdd"
BR

brGG"
VPB	

vpb"¶
bitcell_4_74
sky130sram_sp_cell"
VPB	

vpb"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
WL

wl"
BR

brHH"
BL

blHH"¶
bitcell_4_75
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
BR

brII"
WL

wl"
BL

blII"
VPB	

vpb"
VNB	

vnb"¶
bitcell_4_76
sky130sram_sp_cell"
BR

brJJ"
VSS	

vss"
VNB	

vnb"
WL

wl"
BL

blJJ"
VDD	

vdd"
VPB	

vpb"¶
bitcell_4_77
sky130sram_sp_cell"
WL

wl"
VNB	

vnb"
BR

brKK"
BL

blKK"
VSS	

vss"
VDD	

vdd"
VPB	

vpb"¶
bitcell_4_78
sky130sram_sp_cell"
VSS	

vss"
VPB	

vpb"
BL

blLL"
VNB	

vnb"
WL

wl"
BR

brLL"
VDD	

vdd"¶
bitcell_4_79
sky130sram_sp_cell"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"
WL

wl"
VDD	

vdd"
BL

blMM"
BR

brMM"¶
bitcell_4_80
sky130sram_sp_cell"
VDD	

vdd"
VNB	

vnb"
WL

wl"
BR

brNN"
VPB	

vpb"
BL

blNN"
VSS	

vss"¶
bitcell_4_81
sky130sram_sp_cell"
VDD	

vdd"
BL

blOO"
VPB	

vpb"
BR

brOO"
WL

wl"
VSS	

vss"
VNB	

vnb"¶
bitcell_4_82
sky130sram_sp_cell"
VPB	

vpb"
VSS	

vss"
WL

wl"
BR

brPP"
VDD	

vdd"
VNB	

vnb"
BL

blPP"¶
bitcell_4_83
sky130sram_sp_cell"
VSS	

vss"
VPB	

vpb"
VDD	

vdd"
WL

wl"
BL

blQQ"
BR

brQQ"
VNB	

vnb"¶
bitcell_4_84
sky130sram_sp_cell"
BL

blRR"
VDD	

vdd"
WL

wl"
VSS	

vss"
VPB	

vpb"
BR

brRR"
VNB	

vnb"¶
bitcell_4_85
sky130sram_sp_cell"
VSS	

vss"
WL

wl"
VDD	

vdd"
VNB	

vnb"
BL

blSS"
BR

brSS"
VPB	

vpb"¶
bitcell_4_86
sky130sram_sp_cell"
WL

wl"
VPB	

vpb"
VSS	

vss"
BL

blTT"
VDD	

vdd"
BR

brTT"
VNB	

vnb"¶
bitcell_4_87
sky130sram_sp_cell"
BR

brUU"
VNB	

vnb"
VDD	

vdd"
WL

wl"
VPB	

vpb"
VSS	

vss"
BL

blUU"¶
bitcell_4_88
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"
WL

wl"
BL

blVV"
BR

brVV"
VNB	

vnb"¶
bitcell_4_89
sky130sram_sp_cell"
VPB	

vpb"
WL

wl"
BL

blWW"
BR

brWW"
VNB	

vnb"
VDD	

vdd"
VSS	

vss"¶
bitcell_4_90
sky130sram_sp_cell"
VSS	

vss"
VPB	

vpb"
WL

wl"
BR

brXX"
VDD	

vdd"
BL

blXX"
VNB	

vnb"¶
bitcell_4_91
sky130sram_sp_cell"
BR

brYY"
WL

wl"
VDD	

vdd"
VNB	

vnb"
VSS	

vss"
VPB	

vpb"
BL

blYY"¶
bitcell_4_92
sky130sram_sp_cell"
VSS	

vss"
VNB	

vnb"
BL

blZZ"
VPB	

vpb"
WL

wl"
BR

brZZ"
VDD	

vdd"¶
bitcell_4_93
sky130sram_sp_cell"
VSS	

vss"
WL

wl"
VPB	

vpb"
BL

bl[["
BR

br[["
VNB	

vnb"
VDD	

vdd"¶
bitcell_4_94
sky130sram_sp_cell"
BL

bl\\"
VNB	

vnb"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"
WL

wl"
BR

br\\"¶
bitcell_4_95
sky130sram_sp_cell"
WL

wl"
VNB	

vnb"
BL

bl]]"
BR

br]]"
VSS	

vss"
VPB	

vpb"
VDD	

vdd"¶
bitcell_4_96
sky130sram_sp_cell"
VPB	

vpb"
VDD	

vdd"
VSS	

vss"
BL

bl^^"
WL

wl"
VNB	

vnb"
BR

br^^"¶
bitcell_4_97
sky130sram_sp_cell"
VDD	

vdd"
BR

br__"
VNB	

vnb"
VPB	

vpb"
VSS	

vss"
WL

wl"
BL

bl__"¶
bitcell_4_98
sky130sram_sp_cell"
VPB	

vpb"
WL

wl"
BL

bl``"
BR

br``"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"¶
bitcell_4_99
sky130sram_sp_cell"
VDD	

vdd"
WL

wl"
VNB	

vnb"
VPB	

vpb"
BR

braa"
VSS	

vss"
BL

blaa"ß
bitcell_4_100
sky130sram_sp_cell"
BR

brbb"
VDD	

vdd"
WL

wl"
VSS	

vss"
VNB	

vnb"
BL

blbb"
VPB	

vpb"ß
bitcell_4_101
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"
WL

wl"
BL

blcc"
BR

brcc"ß
bitcell_4_102
sky130sram_sp_cell"
WL

wl"
VDD	

vdd"
BL

bldd"
VSS	

vss"
VPB	

vpb"
VNB	

vnb"
BR

brdd"ß
bitcell_4_103
sky130sram_sp_cell"
VSS	

vss"
VPB	

vpb"
VDD	

vdd"
VNB	

vnb"
WL

wl"
BL

blee"
BR

bree"ß
bitcell_4_104
sky130sram_sp_cell"
BR

brff"
WL

wl"
BL

blff"
VNB	

vnb"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"ß
bitcell_4_105
sky130sram_sp_cell"
WL

wl"
VNB	

vnb"
BL

blgg"
VSS	

vss"
VPB	

vpb"
BR

brgg"
VDD	

vdd"ß
bitcell_4_106
sky130sram_sp_cell"
WL

wl"
BL

blhh"
BR

brhh"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"ß
bitcell_4_107
sky130sram_sp_cell"
VSS	

vss"
BL

blii"
VNB	

vnb"
VDD	

vdd"
VPB	

vpb"
WL

wl"
BR

brii"ß
bitcell_4_108
sky130sram_sp_cell"
BR

brjj"
VSS	

vss"
VNB	

vnb"
VDD	

vdd"
VPB	

vpb"
WL

wl"
BL

bljj"ß
bitcell_4_109
sky130sram_sp_cell"
BR

brkk"
VSS	

vss"
BL

blkk"
VNB	

vnb"
VDD	

vdd"
VPB	

vpb"
WL

wl"ß
bitcell_4_110
sky130sram_sp_cell"
BL

blll"
BR

brll"
VSS	

vss"
VNB	

vnb"
VDD	

vdd"
VPB	

vpb"
WL

wl"ß
bitcell_4_111
sky130sram_sp_cell"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"
BL

blmm"
VDD	

vdd"
BR

brmm"
WL

wl"ß
bitcell_4_112
sky130sram_sp_cell"
BR

brnn"
VSS	

vss"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"
WL

wl"
BL

blnn"ß
bitcell_4_113
sky130sram_sp_cell"
VDD	

vdd"
WL

wl"
VNB	

vnb"
BL

bloo"
VSS	

vss"
BR

broo"
VPB	

vpb"ß
bitcell_4_114
sky130sram_sp_cell"
BR

brpp"
BL

blpp"
VDD	

vdd"
WL

wl"
VSS	

vss"
VPB	

vpb"
VNB	

vnb"ß
bitcell_4_115
sky130sram_sp_cell"
VSS	

vss"
VPB	

vpb"
WL

wl"
BL

blqq"
VNB	

vnb"
VDD	

vdd"
BR

brqq"ß
bitcell_4_116
sky130sram_sp_cell"
BR

brrr"
VSS	

vss"
VDD	

vdd"
VNB	

vnb"
WL

wl"
BL

blrr"
VPB	

vpb"ß
bitcell_4_117
sky130sram_sp_cell"
VNB	

vnb"
VDD	

vdd"
BL

blss"
BR

brss"
WL

wl"
VPB	

vpb"
VSS	

vss"ß
bitcell_4_118
sky130sram_sp_cell"
BR

brtt"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"
WL

wl"
VSS	

vss"
BL

bltt"ß
bitcell_4_119
sky130sram_sp_cell"
BL

bluu"
VDD	

vdd"
BR

bruu"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"
WL

wl"ß
bitcell_4_120
sky130sram_sp_cell"
VPB	

vpb"
BR

brvv"
VSS	

vss"
WL

wl"
BL

blvv"
VDD	

vdd"
VNB	

vnb"ß
bitcell_4_121
sky130sram_sp_cell"
VSS	

vss"
VNB	

vnb"
BL

blww"
BR

brww"
VDD	

vdd"
VPB	

vpb"
WL

wl"ß
bitcell_4_122
sky130sram_sp_cell"
BL

blxx"
VSS	

vss"
VNB	

vnb"
WL

wl"
BR

brxx"
VDD	

vdd"
VPB	

vpb"ß
bitcell_4_123
sky130sram_sp_cell"
BL

blyy"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
WL

wl"
BR

bryy"
VPB	

vpb"ß
bitcell_4_124
sky130sram_sp_cell"
VPB	

vpb"
WL

wl"
BR

brzz"
BL

blzz"
VDD	

vdd"
VNB	

vnb"
VSS	

vss"ß
bitcell_4_125
sky130sram_sp_cell"
VNB	

vnb"
WL

wl"
BR

br{{"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"
BL

bl{{"ß
bitcell_4_126
sky130sram_sp_cell"
VSS	

vss"
WL

wl"
BR

br||"
VDD	

vdd"
VPB	

vpb"
BL

bl||"
VNB	

vnb"ß
bitcell_4_127
sky130sram_sp_cell"
WL

wl"
BL

bl}}"
VNB	

vnb"
VDD	

vdd"
BR

br}}"
VSS	

vss"
VPB	

vpb"ß
bitcell_4_128
sky130sram_sp_cell"
VPB	

vpb"
BR

br~~"
VNB	

vnb"
BL

bl~~"
VDD	

vdd"
VSS	

vss"
WL

wl"ß
bitcell_4_129
sky130sram_sp_cell"
BR

br"
VDD	

vdd"
VPB	

vpb"
WL

wl"
BL

bl"
VSS	

vss"
VNB	

vnb"•
bitcell_4_130
sky130sram_sp_cell"
BL	

vdd"
VSS	

vss"
VNB	

vnb"
WL

wl"
VDD	

vdd"
BR	

vdd"
VPB	

vpb"•
bitcell_4_131
sky130sram_sp_cell"
WL

wl"
BL	

vdd"
BR	

vdd"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"´
bitcell_5_0 
sky130sram_sp_cell_replica"
WL

wl"
VSS	

vss"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"
BL	

vdd"
BR	

vdd"´
bitcell_5_1 
sky130sram_sp_cell_replica"
WL

wl"
VSS	

vss"
BL	

rbl"
BR	

rbr"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"ù
bitcell_5_2
sky130sram_sp_cell"
VPB	

vpb"
VNB	

vnb"
BR
br"
WL

wl"
BL
bl"
VSS	

vss"
VDD	

vdd"•
bitcell_5_3
sky130sram_sp_cell"
VNB	

vnb"
BL

bl"
VSS	

vss"
BR

br"
VDD	

vdd"
WL

wl"
VPB	

vpb"•
bitcell_5_4
sky130sram_sp_cell"
VNB	

vnb"
VPB	

vpb"
BR

br"
VDD	

vdd"
VSS	

vss"
WL

wl"
BL

bl"•
bitcell_5_5
sky130sram_sp_cell"
BL

bl"
BR

br"
VNB	

vnb"
WL

wl"
VSS	

vss"
VDD	

vdd"
VPB	

vpb"•
bitcell_5_6
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"
WL

wl"
BL

bl"
BR

br"•
bitcell_5_7
sky130sram_sp_cell"
BL

bl"
VNB	

vnb"
VPB	

vpb"
WL

wl"
VSS	

vss"
BR

br"
VDD	

vdd"•
bitcell_5_8
sky130sram_sp_cell"
BL

bl"
BR

br"
WL

wl"
VSS	

vss"
VPB	

vpb"
VDD	

vdd"
VNB	

vnb"•
bitcell_5_9
sky130sram_sp_cell"
VDD	

vdd"
BR

br"
VSS	

vss"
VNB	

vnb"
WL

wl"
BL

bl"
VPB	

vpb"¶
bitcell_5_10
sky130sram_sp_cell"
VPB	

vpb"
VSS	

vss"
BL

bl"
BR

br"
WL

wl"
VDD	

vdd"
VNB	

vnb"¶
bitcell_5_11
sky130sram_sp_cell"
VNB	

vnb"
WL

wl"
BL

bl		"
VPB	

vpb"
BR

br		"
VSS	

vss"
VDD	

vdd"¶
bitcell_5_12
sky130sram_sp_cell"
BR

br

"
VDD	

vdd"
VPB	

vpb"
WL

wl"
VNB	

vnb"
VSS	

vss"
BL

bl

"¶
bitcell_5_13
sky130sram_sp_cell"
VPB	

vpb"
VDD	

vdd"
VNB	

vnb"
VSS	

vss"
WL

wl"
BL

bl"
BR

br"¶
bitcell_5_14
sky130sram_sp_cell"
VNB	

vnb"
BL

bl"
VDD	

vdd"
WL

wl"
VPB	

vpb"
BR

br"
VSS	

vss"¶
bitcell_5_15
sky130sram_sp_cell"
VDD	

vdd"
WL

wl"
VSS	

vss"
VNB	

vnb"
BL

bl"
BR

br"
VPB	

vpb"¶
bitcell_5_16
sky130sram_sp_cell"
BR

br"
VNB	

vnb"
WL

wl"
VDD	

vdd"
VPB	

vpb"
BL

bl"
VSS	

vss"¶
bitcell_5_17
sky130sram_sp_cell"
WL

wl"
VSS	

vss"
VNB	

vnb"
VDD	

vdd"
VPB	

vpb"
BL

bl"
BR

br"¶
bitcell_5_18
sky130sram_sp_cell"
BL

bl"
WL

wl"
VNB	

vnb"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"
BR

br"¶
bitcell_5_19
sky130sram_sp_cell"
BL

bl"
BR

br"
WL

wl"
VNB	

vnb"
VSS	

vss"
VDD	

vdd"
VPB	

vpb"¶
bitcell_5_20
sky130sram_sp_cell"
BR

br"
VNB	

vnb"
VPB	

vpb"
WL

wl"
VDD	

vdd"
VSS	

vss"
BL

bl"¶
bitcell_5_21
sky130sram_sp_cell"
VSS	

vss"
VPB	

vpb"
BR

br"
WL

wl"
VDD	

vdd"
VNB	

vnb"
BL

bl"¶
bitcell_5_22
sky130sram_sp_cell"
VNB	

vnb"
WL

wl"
BR

br"
VPB	

vpb"
VDD	

vdd"
VSS	

vss"
BL

bl"¶
bitcell_5_23
sky130sram_sp_cell"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"
WL

wl"
VDD	

vdd"
BL

bl"
BR

br"¶
bitcell_5_24
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"
WL

wl"
BL

bl"
BR

br"¶
bitcell_5_25
sky130sram_sp_cell"
VPB	

vpb"
VNB	

vnb"
VDD	

vdd"
VSS	

vss"
WL

wl"
BL

bl"
BR

br"¶
bitcell_5_26
sky130sram_sp_cell"
VSS	

vss"
VPB	

vpb"
WL

wl"
BL

bl"
BR

br"
VDD	

vdd"
VNB	

vnb"¶
bitcell_5_27
sky130sram_sp_cell"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"
VSS	

vss"
WL

wl"
BL

bl"
BR

br"¶
bitcell_5_28
sky130sram_sp_cell"
VDD	

vdd"
WL

wl"
VNB	

vnb"
BL

bl"
VPB	

vpb"
BR

br"
VSS	

vss"¶
bitcell_5_29
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
BL

bl"
VNB	

vnb"
VPB	

vpb"
WL

wl"
BR

br"¶
bitcell_5_30
sky130sram_sp_cell"
VPB	

vpb"
VDD	

vdd"
WL

wl"
VSS	

vss"
BL

bl"
BR

br"
VNB	

vnb"¶
bitcell_5_31
sky130sram_sp_cell"
BL

bl"
BR

br"
VDD	

vdd"
VNB	

vnb"
VSS	

vss"
VPB	

vpb"
WL

wl"¶
bitcell_5_32
sky130sram_sp_cell"
VSS	

vss"
VDD	

vdd"
VNB	

vnb"
WL

wl"
VPB	

vpb"
BR

br"
BL

bl"¶
bitcell_5_33
sky130sram_sp_cell"
VDD	

vdd"
WL

wl"
BL

bl"
BR

br"
VPB	

vpb"
VNB	

vnb"
VSS	

vss"¶
bitcell_5_34
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
BR

br  "
WL

wl"
VPB	

vpb"
BL

bl  "¶
bitcell_5_35
sky130sram_sp_cell"
WL

wl"
VDD	

vdd"
BR

br!!"
BL

bl!!"
VNB	

vnb"
VPB	

vpb"
VSS	

vss"¶
bitcell_5_36
sky130sram_sp_cell"
VNB	

vnb"
BL

bl"""
VDD	

vdd"
WL

wl"
VSS	

vss"
VPB	

vpb"
BR

br"""¶
bitcell_5_37
sky130sram_sp_cell"
VPB	

vpb"
WL

wl"
BL

bl##"
BR

br##"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"¶
bitcell_5_38
sky130sram_sp_cell"
VPB	

vpb"
VNB	

vnb"
BL

bl$$"
VDD	

vdd"
WL

wl"
VSS	

vss"
BR

br$$"¶
bitcell_5_39
sky130sram_sp_cell"
WL

wl"
VDD	

vdd"
VNB	

vnb"
VSS	

vss"
VPB	

vpb"
BL

bl%%"
BR

br%%"¶
bitcell_5_40
sky130sram_sp_cell"
WL

wl"
VSS	

vss"
VPB	

vpb"
BL

bl&&"
BR

br&&"
VNB	

vnb"
VDD	

vdd"¶
bitcell_5_41
sky130sram_sp_cell"
VSS	

vss"
VNB	

vnb"
VDD	

vdd"
VPB	

vpb"
BL

bl''"
BR

br''"
WL

wl"¶
bitcell_5_42
sky130sram_sp_cell"
WL

wl"
BL

bl(("
VPB	

vpb"
VDD	

vdd"
BR

br(("
VSS	

vss"
VNB	

vnb"¶
bitcell_5_43
sky130sram_sp_cell"
WL

wl"
BL

bl))"
BR

br))"
VSS	

vss"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"¶
bitcell_5_44
sky130sram_sp_cell"
BL

bl**"
BR

br**"
VPB	

vpb"
VSS	

vss"
VNB	

vnb"
WL

wl"
VDD	

vdd"¶
bitcell_5_45
sky130sram_sp_cell"
VDD	

vdd"
VNB	

vnb"
VSS	

vss"
VPB	

vpb"
WL

wl"
BL

bl++"
BR

br++"¶
bitcell_5_46
sky130sram_sp_cell"
VNB	

vnb"
WL

wl"
VSS	

vss"
VDD	

vdd"
VPB	

vpb"
BL

bl,,"
BR

br,,"¶
bitcell_5_47
sky130sram_sp_cell"
VNB	

vnb"
BL

bl--"
VSS	

vss"
BR

br--"
VPB	

vpb"
VDD	

vdd"
WL

wl"¶
bitcell_5_48
sky130sram_sp_cell"
BR

br.."
VSS	

vss"
VNB	

vnb"
BL

bl.."
VPB	

vpb"
VDD	

vdd"
WL

wl"¶
bitcell_5_49
sky130sram_sp_cell"
VPB	

vpb"
WL

wl"
BR

br//"
VNB	

vnb"
BL

bl//"
VSS	

vss"
VDD	

vdd"¶
bitcell_5_50
sky130sram_sp_cell"
VPB	

vpb"
WL

wl"
VNB	

vnb"
VSS	

vss"
BL

bl00"
BR

br00"
VDD	

vdd"¶
bitcell_5_51
sky130sram_sp_cell"
VDD	

vdd"
VNB	

vnb"
WL

wl"
BR

br11"
VSS	

vss"
VPB	

vpb"
BL

bl11"¶
bitcell_5_52
sky130sram_sp_cell"
BR

br22"
WL

wl"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"
BL

bl22"
VSS	

vss"¶
bitcell_5_53
sky130sram_sp_cell"
VNB	

vnb"
BL

bl33"
VDD	

vdd"
VPB	

vpb"
WL

wl"
BR

br33"
VSS	

vss"¶
bitcell_5_54
sky130sram_sp_cell"
BL

bl44"
VDD	

vdd"
VNB	

vnb"
WL

wl"
BR

br44"
VSS	

vss"
VPB	

vpb"¶
bitcell_5_55
sky130sram_sp_cell"
VDD	

vdd"
VNB	

vnb"
WL

wl"
BL

bl55"
VSS	

vss"
BR

br55"
VPB	

vpb"¶
bitcell_5_56
sky130sram_sp_cell"
BR

br66"
VPB	

vpb"
VDD	

vdd"
VNB	

vnb"
VSS	

vss"
WL

wl"
BL

bl66"¶
bitcell_5_57
sky130sram_sp_cell"
VPB	

vpb"
WL

wl"
BR

br77"
BL

bl77"
VSS	

vss"
VDD	

vdd"
VNB	

vnb"¶
bitcell_5_58
sky130sram_sp_cell"
VDD	

vdd"
BR

br88"
VSS	

vss"
BL

bl88"
WL

wl"
VNB	

vnb"
VPB	

vpb"¶
bitcell_5_59
sky130sram_sp_cell"
VSS	

vss"
WL

wl"
VPB	

vpb"
VDD	

vdd"
BL

bl99"
BR

br99"
VNB	

vnb"¶
bitcell_5_60
sky130sram_sp_cell"
VSS	

vss"
VNB	

vnb"
WL

wl"
BR

br::"
VDD	

vdd"
VPB	

vpb"
BL

bl::"¶
bitcell_5_61
sky130sram_sp_cell"
VSS	

vss"
BL

bl;;"
VDD	

vdd"
VPB	

vpb"
BR

br;;"
VNB	

vnb"
WL

wl"¶
bitcell_5_62
sky130sram_sp_cell"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"
BL

bl<<"
BR

br<<"
VDD	

vdd"
WL

wl"¶
bitcell_5_63
sky130sram_sp_cell"
VSS	

vss"
WL

wl"
BL

bl=="
VPB	

vpb"
VNB	

vnb"
BR

br=="
VDD	

vdd"¶
bitcell_5_64
sky130sram_sp_cell"
VDD	

vdd"
VNB	

vnb"
WL

wl"
VPB	

vpb"
BL

bl>>"
BR

br>>"
VSS	

vss"¶
bitcell_5_65
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"
BL

bl??"
WL

wl"
BR

br??"¶
bitcell_5_66
sky130sram_sp_cell"
VPB	

vpb"
BR

br@@"
WL

wl"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
BL

bl@@"¶
bitcell_5_67
sky130sram_sp_cell"
WL

wl"
BR

brAA"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
BL

blAA"
VPB	

vpb"¶
bitcell_5_68
sky130sram_sp_cell"
BR

brBB"
VDD	

vdd"
VPB	

vpb"
VSS	

vss"
WL

wl"
BL

blBB"
VNB	

vnb"¶
bitcell_5_69
sky130sram_sp_cell"
BL

blCC"
BR

brCC"
VNB	

vnb"
VDD	

vdd"
WL

wl"
VSS	

vss"
VPB	

vpb"¶
bitcell_5_70
sky130sram_sp_cell"
VNB	

vnb"
VDD	

vdd"
VPB	

vpb"
VSS	

vss"
WL

wl"
BL

blDD"
BR

brDD"¶
bitcell_5_71
sky130sram_sp_cell"
WL

wl"
BL

blEE"
BR

brEE"
VSS	

vss"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"¶
bitcell_5_72
sky130sram_sp_cell"
VNB	

vnb"
VPB	

vpb"
VDD	

vdd"
WL

wl"
BL

blFF"
VSS	

vss"
BR

brFF"¶
bitcell_5_73
sky130sram_sp_cell"
BR

brGG"
WL

wl"
VSS	

vss"
VNB	

vnb"
VDD	

vdd"
VPB	

vpb"
BL

blGG"¶
bitcell_5_74
sky130sram_sp_cell"
VDD	

vdd"
VNB	

vnb"
WL

wl"
BL

blHH"
BR

brHH"
VSS	

vss"
VPB	

vpb"¶
bitcell_5_75
sky130sram_sp_cell"
VNB	

vnb"
WL

wl"
BR

brII"
VDD	

vdd"
VPB	

vpb"
BL

blII"
VSS	

vss"¶
bitcell_5_76
sky130sram_sp_cell"
VSS	

vss"
WL

wl"
BL

blJJ"
BR

brJJ"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"¶
bitcell_5_77
sky130sram_sp_cell"
BR

brKK"
VSS	

vss"
VNB	

vnb"
VDD	

vdd"
VPB	

vpb"
WL

wl"
BL

blKK"¶
bitcell_5_78
sky130sram_sp_cell"
VDD	

vdd"
VPB	

vpb"
VSS	

vss"
WL

wl"
BL

blLL"
BR

brLL"
VNB	

vnb"¶
bitcell_5_79
sky130sram_sp_cell"
VSS	

vss"
WL

wl"
BL

blMM"
BR

brMM"
VNB	

vnb"
VPB	

vpb"
VDD	

vdd"¶
bitcell_5_80
sky130sram_sp_cell"
VSS	

vss"
WL

wl"
VPB	

vpb"
BR

brNN"
VNB	

vnb"
BL

blNN"
VDD	

vdd"¶
bitcell_5_81
sky130sram_sp_cell"
VNB	

vnb"
WL

wl"
BL

blOO"
BR

brOO"
VPB	

vpb"
VDD	

vdd"
VSS	

vss"¶
bitcell_5_82
sky130sram_sp_cell"
BL

blPP"
WL

wl"
VSS	

vss"
VPB	

vpb"
BR

brPP"
VDD	

vdd"
VNB	

vnb"¶
bitcell_5_83
sky130sram_sp_cell"
VDD	

vdd"
BL

blQQ"
VPB	

vpb"
WL

wl"
BR

brQQ"
VSS	

vss"
VNB	

vnb"¶
bitcell_5_84
sky130sram_sp_cell"
WL

wl"
BL

blRR"
VDD	

vdd"
VPB	

vpb"
VSS	

vss"
BR

brRR"
VNB	

vnb"¶
bitcell_5_85
sky130sram_sp_cell"
VSS	

vss"
VDD	

vdd"
WL

wl"
BR

brSS"
VPB	

vpb"
VNB	

vnb"
BL

blSS"¶
bitcell_5_86
sky130sram_sp_cell"
WL

wl"
VSS	

vss"
VPB	

vpb"
VNB	

vnb"
BL

blTT"
BR

brTT"
VDD	

vdd"¶
bitcell_5_87
sky130sram_sp_cell"
VDD	

vdd"
VPB	

vpb"
WL

wl"
BL

blUU"
VNB	

vnb"
BR

brUU"
VSS	

vss"¶
bitcell_5_88
sky130sram_sp_cell"
VSS	

vss"
VPB	

vpb"
WL

wl"
VNB	

vnb"
VDD	

vdd"
BL

blVV"
BR

brVV"¶
bitcell_5_89
sky130sram_sp_cell"
BL

blWW"
VPB	

vpb"
VNB	

vnb"
VDD	

vdd"
VSS	

vss"
WL

wl"
BR

brWW"¶
bitcell_5_90
sky130sram_sp_cell"
VPB	

vpb"
VSS	

vss"
VNB	

vnb"
WL

wl"
BR

brXX"
VDD	

vdd"
BL

blXX"¶
bitcell_5_91
sky130sram_sp_cell"
VSS	

vss"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"
WL

wl"
BL

blYY"
BR

brYY"¶
bitcell_5_92
sky130sram_sp_cell"
VDD	

vdd"
WL

wl"
BL

blZZ"
VNB	

vnb"
BR

brZZ"
VPB	

vpb"
VSS	

vss"¶
bitcell_5_93
sky130sram_sp_cell"
VSS	

vss"
BL

bl[["
BR

br[["
VNB	

vnb"
VDD	

vdd"
VPB	

vpb"
WL

wl"¶
bitcell_5_94
sky130sram_sp_cell"
BL

bl\\"
BR

br\\"
VDD	

vdd"
WL

wl"
VNB	

vnb"
VSS	

vss"
VPB	

vpb"¶
bitcell_5_95
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
BL

bl]]"
WL

wl"
BR

br]]"
VPB	

vpb"¶
bitcell_5_96
sky130sram_sp_cell"
VPB	

vpb"
VDD	

vdd"
VNB	

vnb"
VSS	

vss"
WL

wl"
BL

bl^^"
BR

br^^"¶
bitcell_5_97
sky130sram_sp_cell"
VNB	

vnb"
WL

wl"
BL

bl__"
BR

br__"
VSS	

vss"
VPB	

vpb"
VDD	

vdd"¶
bitcell_5_98
sky130sram_sp_cell"
BL

bl``"
BR

br``"
VNB	

vnb"
VDD	

vdd"
WL

wl"
VSS	

vss"
VPB	

vpb"¶
bitcell_5_99
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"
BL

blaa"
WL

wl"
BR

braa"
VNB	

vnb"ß
bitcell_5_100
sky130sram_sp_cell"
VDD	

vdd"
BR

brbb"
VSS	

vss"
BL

blbb"
VNB	

vnb"
VPB	

vpb"
WL

wl"ß
bitcell_5_101
sky130sram_sp_cell"
WL

wl"
BR

brcc"
BL

blcc"
VSS	

vss"
VDD	

vdd"
VPB	

vpb"
VNB	

vnb"ß
bitcell_5_102
sky130sram_sp_cell"
WL

wl"
VSS	

vss"
VPB	

vpb"
BL

bldd"
VDD	

vdd"
VNB	

vnb"
BR

brdd"ß
bitcell_5_103
sky130sram_sp_cell"
BR

bree"
VNB	

vnb"
VPB	

vpb"
VSS	

vss"
WL

wl"
BL

blee"
VDD	

vdd"ß
bitcell_5_104
sky130sram_sp_cell"
BR

brff"
VPB	

vpb"
VNB	

vnb"
WL

wl"
VSS	

vss"
BL

blff"
VDD	

vdd"ß
bitcell_5_105
sky130sram_sp_cell"
VNB	

vnb"
WL

wl"
VSS	

vss"
BL

blgg"
VPB	

vpb"
VDD	

vdd"
BR

brgg"ß
bitcell_5_106
sky130sram_sp_cell"
VDD	

vdd"
VPB	

vpb"
BL

blhh"
VNB	

vnb"
VSS	

vss"
BR

brhh"
WL

wl"ß
bitcell_5_107
sky130sram_sp_cell"
VSS	

vss"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"
BL

blii"
BR

brii"
WL

wl"ß
bitcell_5_108
sky130sram_sp_cell"
VDD	

vdd"
BL

bljj"
VNB	

vnb"
BR

brjj"
VSS	

vss"
WL

wl"
VPB	

vpb"ß
bitcell_5_109
sky130sram_sp_cell"
VNB	

vnb"
VPB	

vpb"
BL

blkk"
BR

brkk"
VDD	

vdd"
WL

wl"
VSS	

vss"ß
bitcell_5_110
sky130sram_sp_cell"
WL

wl"
BR

brll"
BL

blll"
VPB	

vpb"
VNB	

vnb"
VDD	

vdd"
VSS	

vss"ß
bitcell_5_111
sky130sram_sp_cell"
VNB	

vnb"
VDD	

vdd"
WL

wl"
BL

blmm"
BR

brmm"
VPB	

vpb"
VSS	

vss"ß
bitcell_5_112
sky130sram_sp_cell"
BR

brnn"
VNB	

vnb"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"
BL

blnn"
WL

wl"ß
bitcell_5_113
sky130sram_sp_cell"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"
WL

wl"
VSS	

vss"
BL

bloo"
BR

broo"ß
bitcell_5_114
sky130sram_sp_cell"
WL

wl"
VSS	

vss"
VPB	

vpb"
BL

blpp"
VDD	

vdd"
BR

brpp"
VNB	

vnb"ß
bitcell_5_115
sky130sram_sp_cell"
VNB	

vnb"
VDD	

vdd"
VSS	

vss"
WL

wl"
VPB	

vpb"
BL

blqq"
BR

brqq"ß
bitcell_5_116
sky130sram_sp_cell"
VNB	

vnb"
VPB	

vpb"
VDD	

vdd"
VSS	

vss"
WL

wl"
BL

blrr"
BR

brrr"ß
bitcell_5_117
sky130sram_sp_cell"
BL

blss"
BR

brss"
VSS	

vss"
VDD	

vdd"
WL

wl"
VNB	

vnb"
VPB	

vpb"ß
bitcell_5_118
sky130sram_sp_cell"
BL

bltt"
WL

wl"
BR

brtt"
VSS	

vss"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"ß
bitcell_5_119
sky130sram_sp_cell"
BL

bluu"
BR

bruu"
VSS	

vss"
VDD	

vdd"
VPB	

vpb"
WL

wl"
VNB	

vnb"ß
bitcell_5_120
sky130sram_sp_cell"
VSS	

vss"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"
WL

wl"
BL

blvv"
BR

brvv"ß
bitcell_5_121
sky130sram_sp_cell"
VPB	

vpb"
BL

blww"
WL

wl"
VDD	

vdd"
BR

brww"
VNB	

vnb"
VSS	

vss"ß
bitcell_5_122
sky130sram_sp_cell"
VSS	

vss"
VPB	

vpb"
BL

blxx"
WL

wl"
BR

brxx"
VNB	

vnb"
VDD	

vdd"ß
bitcell_5_123
sky130sram_sp_cell"
VDD	

vdd"
WL

wl"
BL

blyy"
VSS	

vss"
BR

bryy"
VPB	

vpb"
VNB	

vnb"ß
bitcell_5_124
sky130sram_sp_cell"
VNB	

vnb"
WL

wl"
VPB	

vpb"
BL

blzz"
VDD	

vdd"
BR

brzz"
VSS	

vss"ß
bitcell_5_125
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
WL

wl"
VPB	

vpb"
BL

bl{{"
BR

br{{"
VNB	

vnb"ß
bitcell_5_126
sky130sram_sp_cell"
VSS	

vss"
VNB	

vnb"
VDD	

vdd"
VPB	

vpb"
BL

bl||"
WL

wl"
BR

br||"ß
bitcell_5_127
sky130sram_sp_cell"
VPB	

vpb"
WL

wl"
VSS	

vss"
BL

bl}}"
VDD	

vdd"
BR

br}}"
VNB	

vnb"ß
bitcell_5_128
sky130sram_sp_cell"
BR

br~~"
VPB	

vpb"
BL

bl~~"
VDD	

vdd"
VNB	

vnb"
WL

wl"
VSS	

vss"ß
bitcell_5_129
sky130sram_sp_cell"
VNB	

vnb"
VDD	

vdd"
VSS	

vss"
WL

wl"
BL

bl"
VPB	

vpb"
BR

br"•
bitcell_5_130
sky130sram_sp_cell"
VSS	

vss"
WL

wl"
VDD	

vdd"
BL	

vdd"
VPB	

vpb"
BR	

vdd"
VNB	

vnb"•
bitcell_5_131
sky130sram_sp_cell"
VPB	

vpb"
BL	

vdd"
WL

wl"
BR	

vdd"
VNB	

vnb"
VSS	

vss"
VDD	

vdd"´
bitcell_6_0 
sky130sram_sp_cell_replica"
VNB	

vnb"
BL	

vdd"
WL

wl"
BR	

vdd"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"´
bitcell_6_1 
sky130sram_sp_cell_replica"
VPB	

vpb"
WL

wl"
VDD	

vdd"
BR	

rbr"
BL	

rbl"
VNB	

vnb"
VSS	

vss"ù
bitcell_6_2
sky130sram_sp_cell"
BL
bl"
VSS	

vss"
BR
br"
VPB	

vpb"
VDD	

vdd"
VNB	

vnb"
WL

wl"•
bitcell_6_3
sky130sram_sp_cell"
BL

bl"
VSS	

vss"
BR

br"
VDD	

vdd"
VPB	

vpb"
VNB	

vnb"
WL

wl"•
bitcell_6_4
sky130sram_sp_cell"
VSS	

vss"
VDD	

vdd"
WL

wl"
BL

bl"
VPB	

vpb"
BR

br"
VNB	

vnb"•
bitcell_6_5
sky130sram_sp_cell"
WL

wl"
VPB	

vpb"
BR

br"
VNB	

vnb"
BL

bl"
VDD	

vdd"
VSS	

vss"•
bitcell_6_6
sky130sram_sp_cell"
VNB	

vnb"
WL

wl"
BL

bl"
BR

br"
VSS	

vss"
VDD	

vdd"
VPB	

vpb"•
bitcell_6_7
sky130sram_sp_cell"
BL

bl"
BR

br"
VDD	

vdd"
VPB	

vpb"
WL

wl"
VNB	

vnb"
VSS	

vss"•
bitcell_6_8
sky130sram_sp_cell"
VPB	

vpb"
BL

bl"
BR

br"
VDD	

vdd"
VSS	

vss"
WL

wl"
VNB	

vnb"•
bitcell_6_9
sky130sram_sp_cell"
VPB	

vpb"
WL

wl"
BL

bl"
VDD	

vdd"
BR

br"
VSS	

vss"
VNB	

vnb"¶
bitcell_6_10
sky130sram_sp_cell"
WL

wl"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"
BL

bl"
BR

br"
VNB	

vnb"¶
bitcell_6_11
sky130sram_sp_cell"
VSS	

vss"
BL

bl		"
VNB	

vnb"
WL

wl"
VDD	

vdd"
BR

br		"
VPB	

vpb"¶
bitcell_6_12
sky130sram_sp_cell"
BL

bl

"
VSS	

vss"
VNB	

vnb"
BR

br

"
VDD	

vdd"
VPB	

vpb"
WL

wl"¶
bitcell_6_13
sky130sram_sp_cell"
BL

bl"
BR

br"
VNB	

vnb"
VSS	

vss"
VDD	

vdd"
VPB	

vpb"
WL

wl"¶
bitcell_6_14
sky130sram_sp_cell"
BL

bl"
VNB	

vnb"
BR

br"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"
WL

wl"¶
bitcell_6_15
sky130sram_sp_cell"
BL

bl"
BR

br"
VNB	

vnb"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"
WL

wl"¶
bitcell_6_16
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
WL

wl"
BR

br"
BL

bl"
VPB	

vpb"¶
bitcell_6_17
sky130sram_sp_cell"
VSS	

vss"
VPB	

vpb"
VNB	

vnb"
VDD	

vdd"
WL

wl"
BL

bl"
BR

br"¶
bitcell_6_18
sky130sram_sp_cell"
VNB	

vnb"
VPB	

vpb"
WL

wl"
VSS	

vss"
BL

bl"
BR

br"
VDD	

vdd"¶
bitcell_6_19
sky130sram_sp_cell"
BL

bl"
VSS	

vss"
BR

br"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"
WL

wl"¶
bitcell_6_20
sky130sram_sp_cell"
VSS	

vss"
BL

bl"
VPB	

vpb"
VNB	

vnb"
VDD	

vdd"
WL

wl"
BR

br"¶
bitcell_6_21
sky130sram_sp_cell"
WL

wl"
BL

bl"
BR

br"
VSS	

vss"
VPB	

vpb"
VNB	

vnb"
VDD	

vdd"¶
bitcell_6_22
sky130sram_sp_cell"
BR

br"
VPB	

vpb"
BL

bl"
VNB	

vnb"
VDD	

vdd"
VSS	

vss"
WL

wl"¶
bitcell_6_23
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
BL

bl"
BR

br"
VNB	

vnb"
VPB	

vpb"
WL

wl"¶
bitcell_6_24
sky130sram_sp_cell"
VDD	

vdd"
BR

br"
WL

wl"
VNB	

vnb"
VSS	

vss"
BL

bl"
VPB	

vpb"¶
bitcell_6_25
sky130sram_sp_cell"
WL

wl"
VDD	

vdd"
BL

bl"
VPB	

vpb"
BR

br"
VSS	

vss"
VNB	

vnb"¶
bitcell_6_26
sky130sram_sp_cell"
BL

bl"
VDD	

vdd"
VPB	

vpb"
WL

wl"
VSS	

vss"
BR

br"
VNB	

vnb"¶
bitcell_6_27
sky130sram_sp_cell"
WL

wl"
BL

bl"
BR

br"
VNB	

vnb"
VSS	

vss"
VDD	

vdd"
VPB	

vpb"¶
bitcell_6_28
sky130sram_sp_cell"
BR

br"
VNB	

vnb"
VDD	

vdd"
WL

wl"
VPB	

vpb"
VSS	

vss"
BL

bl"¶
bitcell_6_29
sky130sram_sp_cell"
VPB	

vpb"
VNB	

vnb"
VDD	

vdd"
WL

wl"
BR

br"
VSS	

vss"
BL

bl"¶
bitcell_6_30
sky130sram_sp_cell"
BL

bl"
BR

br"
VSS	

vss"
VPB	

vpb"
VDD	

vdd"
VNB	

vnb"
WL

wl"¶
bitcell_6_31
sky130sram_sp_cell"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"
WL

wl"
BL

bl"
BR

br"
VSS	

vss"¶
bitcell_6_32
sky130sram_sp_cell"
BR

br"
VDD	

vdd"
VPB	

vpb"
WL

wl"
BL

bl"
VSS	

vss"
VNB	

vnb"¶
bitcell_6_33
sky130sram_sp_cell"
BR

br"
WL

wl"
VNB	

vnb"
VSS	

vss"
VDD	

vdd"
VPB	

vpb"
BL

bl"¶
bitcell_6_34
sky130sram_sp_cell"
BL

bl  "
BR

br  "
VNB	

vnb"
WL

wl"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"¶
bitcell_6_35
sky130sram_sp_cell"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"
BL

bl!!"
BR

br!!"
WL

wl"
VDD	

vdd"¶
bitcell_6_36
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"
VNB	

vnb"
WL

wl"
BL

bl"""
BR

br"""¶
bitcell_6_37
sky130sram_sp_cell"
BR

br##"
WL

wl"
VNB	

vnb"
BL

bl##"
VPB	

vpb"
VSS	

vss"
VDD	

vdd"¶
bitcell_6_38
sky130sram_sp_cell"
VSS	

vss"
BL

bl$$"
VPB	

vpb"
WL

wl"
VNB	

vnb"
VDD	

vdd"
BR

br$$"¶
bitcell_6_39
sky130sram_sp_cell"
VNB	

vnb"
VPB	

vpb"
BL

bl%%"
VDD	

vdd"
BR

br%%"
VSS	

vss"
WL

wl"¶
bitcell_6_40
sky130sram_sp_cell"
VPB	

vpb"
VNB	

vnb"
BR

br&&"
VDD	

vdd"
BL

bl&&"
WL

wl"
VSS	

vss"¶
bitcell_6_41
sky130sram_sp_cell"
VNB	

vnb"
VDD	

vdd"
VPB	

vpb"
BL

bl''"
BR

br''"
WL

wl"
VSS	

vss"¶
bitcell_6_42
sky130sram_sp_cell"
BL

bl(("
VNB	

vnb"
VDD	

vdd"
VPB	

vpb"
WL

wl"
BR

br(("
VSS	

vss"¶
bitcell_6_43
sky130sram_sp_cell"
VNB	

vnb"
BR

br))"
VSS	

vss"
VDD	

vdd"
VPB	

vpb"
WL

wl"
BL

bl))"¶
bitcell_6_44
sky130sram_sp_cell"
VSS	

vss"
VNB	

vnb"
VDD	

vdd"
BL

bl**"
BR

br**"
VPB	

vpb"
WL

wl"¶
bitcell_6_45
sky130sram_sp_cell"
VNB	

vnb"
WL

wl"
VSS	

vss"
BL

bl++"
BR

br++"
VDD	

vdd"
VPB	

vpb"¶
bitcell_6_46
sky130sram_sp_cell"
VSS	

vss"
VDD	

vdd"
VPB	

vpb"
BL

bl,,"
BR

br,,"
VNB	

vnb"
WL

wl"¶
bitcell_6_47
sky130sram_sp_cell"
VNB	

vnb"
WL

wl"
VSS	

vss"
VDD	

vdd"
VPB	

vpb"
BL

bl--"
BR

br--"¶
bitcell_6_48
sky130sram_sp_cell"
BL

bl.."
VDD	

vdd"
VNB	

vnb"
WL

wl"
BR

br.."
VPB	

vpb"
VSS	

vss"¶
bitcell_6_49
sky130sram_sp_cell"
VPB	

vpb"
VNB	

vnb"
WL

wl"
VSS	

vss"
BR

br//"
BL

bl//"
VDD	

vdd"¶
bitcell_6_50
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
BL

bl00"
WL

wl"
VPB	

vpb"
BR

br00"¶
bitcell_6_51
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"
VNB	

vnb"
BL

bl11"
BR

br11"
WL

wl"¶
bitcell_6_52
sky130sram_sp_cell"
BR

br22"
VSS	

vss"
VDD	

vdd"
VPB	

vpb"
VNB	

vnb"
WL

wl"
BL

bl22"¶
bitcell_6_53
sky130sram_sp_cell"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"
BL

bl33"
BR

br33"
WL

wl"
VSS	

vss"¶
bitcell_6_54
sky130sram_sp_cell"
VDD	

vdd"
VPB	

vpb"
BR

br44"
VSS	

vss"
WL

wl"
BL

bl44"
VNB	

vnb"¶
bitcell_6_55
sky130sram_sp_cell"
VPB	

vpb"
VSS	

vss"
BL

bl55"
BR

br55"
VNB	

vnb"
WL

wl"
VDD	

vdd"¶
bitcell_6_56
sky130sram_sp_cell"
BL

bl66"
VDD	

vdd"
VNB	

vnb"
BR

br66"
VSS	

vss"
VPB	

vpb"
WL

wl"¶
bitcell_6_57
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"
VNB	

vnb"
WL

wl"
BL

bl77"
BR

br77"¶
bitcell_6_58
sky130sram_sp_cell"
VNB	

vnb"
VPB	

vpb"
BL

bl88"
BR

br88"
VDD	

vdd"
WL

wl"
VSS	

vss"¶
bitcell_6_59
sky130sram_sp_cell"
BL

bl99"
BR

br99"
VSS	

vss"
VNB	

vnb"
VDD	

vdd"
VPB	

vpb"
WL

wl"¶
bitcell_6_60
sky130sram_sp_cell"
BR

br::"
WL

wl"
VDD	

vdd"
BL

bl::"
VNB	

vnb"
VSS	

vss"
VPB	

vpb"¶
bitcell_6_61
sky130sram_sp_cell"
BR

br;;"
VSS	

vss"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"
BL

bl;;"
WL

wl"¶
bitcell_6_62
sky130sram_sp_cell"
VNB	

vnb"
VDD	

vdd"
WL

wl"
VPB	

vpb"
BL

bl<<"
BR

br<<"
VSS	

vss"¶
bitcell_6_63
sky130sram_sp_cell"
VNB	

vnb"
VSS	

vss"
BL

bl=="
VDD	

vdd"
VPB	

vpb"
BR

br=="
WL

wl"¶
bitcell_6_64
sky130sram_sp_cell"
BR

br>>"
BL

bl>>"
VSS	

vss"
VDD	

vdd"
VPB	

vpb"
VNB	

vnb"
WL

wl"¶
bitcell_6_65
sky130sram_sp_cell"
VDD	

vdd"
VPB	

vpb"
BL

bl??"
BR

br??"
WL

wl"
VSS	

vss"
VNB	

vnb"¶
bitcell_6_66
sky130sram_sp_cell"
BR

br@@"
VSS	

vss"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"
WL

wl"
BL

bl@@"¶
bitcell_6_67
sky130sram_sp_cell"
VDD	

vdd"
BR

brAA"
VSS	

vss"
WL

wl"
BL

blAA"
VPB	

vpb"
VNB	

vnb"¶
bitcell_6_68
sky130sram_sp_cell"
VSS	

vss"
VDD	

vdd"
BL

blBB"
VNB	

vnb"
WL

wl"
VPB	

vpb"
BR

brBB"¶
bitcell_6_69
sky130sram_sp_cell"
VNB	

vnb"
VDD	

vdd"
WL

wl"
BL

blCC"
VPB	

vpb"
BR

brCC"
VSS	

vss"¶
bitcell_6_70
sky130sram_sp_cell"
VSS	

vss"
BL

blDD"
BR

brDD"
WL

wl"
VNB	

vnb"
VDD	

vdd"
VPB	

vpb"¶
bitcell_6_71
sky130sram_sp_cell"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"
BL

blEE"
WL

wl"
BR

brEE"
VSS	

vss"¶
bitcell_6_72
sky130sram_sp_cell"
WL

wl"
VSS	

vss"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"
BL

blFF"
BR

brFF"¶
bitcell_6_73
sky130sram_sp_cell"
WL

wl"
VNB	

vnb"
BL

blGG"
VSS	

vss"
BR

brGG"
VDD	

vdd"
VPB	

vpb"¶
bitcell_6_74
sky130sram_sp_cell"
WL

wl"
BL

blHH"
BR

brHH"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"¶
bitcell_6_75
sky130sram_sp_cell"
WL

wl"
BL

blII"
BR

brII"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"
VNB	

vnb"¶
bitcell_6_76
sky130sram_sp_cell"
WL

wl"
BL

blJJ"
BR

brJJ"
VNB	

vnb"
VDD	

vdd"
VPB	

vpb"
VSS	

vss"¶
bitcell_6_77
sky130sram_sp_cell"
VDD	

vdd"
VPB	

vpb"
VSS	

vss"
WL

wl"
BL

blKK"
VNB	

vnb"
BR

brKK"¶
bitcell_6_78
sky130sram_sp_cell"
VNB	

vnb"
VPB	

vpb"
BL

blLL"
WL

wl"
BR

brLL"
VSS	

vss"
VDD	

vdd"¶
bitcell_6_79
sky130sram_sp_cell"
VSS	

vss"
WL

wl"
VDD	

vdd"
BR

brMM"
BL

blMM"
VPB	

vpb"
VNB	

vnb"¶
bitcell_6_80
sky130sram_sp_cell"
VSS	

vss"
VNB	

vnb"
VDD	

vdd"
VPB	

vpb"
WL

wl"
BR

brNN"
BL

blNN"¶
bitcell_6_81
sky130sram_sp_cell"
VNB	

vnb"
BR

brOO"
VDD	

vdd"
VPB	

vpb"
WL

wl"
VSS	

vss"
BL

blOO"¶
bitcell_6_82
sky130sram_sp_cell"
VSS	

vss"
VPB	

vpb"
VDD	

vdd"
WL

wl"
BR

brPP"
BL

blPP"
VNB	

vnb"¶
bitcell_6_83
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"
BL

blQQ"
WL

wl"
BR

brQQ"¶
bitcell_6_84
sky130sram_sp_cell"
WL

wl"
VDD	

vdd"
VNB	

vnb"
VSS	

vss"
VPB	

vpb"
BR

brRR"
BL

blRR"¶
bitcell_6_85
sky130sram_sp_cell"
VNB	

vnb"
BL

blSS"
BR

brSS"
VDD	

vdd"
VSS	

vss"
WL

wl"
VPB	

vpb"¶
bitcell_6_86
sky130sram_sp_cell"
WL

wl"
BR

brTT"
VDD	

vdd"
VPB	

vpb"
VNB	

vnb"
VSS	

vss"
BL

blTT"¶
bitcell_6_87
sky130sram_sp_cell"
VPB	

vpb"
VNB	

vnb"
BL

blUU"
BR

brUU"
VDD	

vdd"
WL

wl"
VSS	

vss"¶
bitcell_6_88
sky130sram_sp_cell"
VPB	

vpb"
VSS	

vss"
VNB	

vnb"
VDD	

vdd"
WL

wl"
BL

blVV"
BR

brVV"¶
bitcell_6_89
sky130sram_sp_cell"
VPB	

vpb"
WL

wl"
BL

blWW"
BR

brWW"
VNB	

vnb"
VDD	

vdd"
VSS	

vss"¶
bitcell_6_90
sky130sram_sp_cell"
WL

wl"
BL

blXX"
BR

brXX"
VSS	

vss"
VPB	

vpb"
VDD	

vdd"
VNB	

vnb"¶
bitcell_6_91
sky130sram_sp_cell"
BL

blYY"
VNB	

vnb"
WL

wl"
BR

brYY"
VDD	

vdd"
VPB	

vpb"
VSS	

vss"¶
bitcell_6_92
sky130sram_sp_cell"
BL

blZZ"
VPB	

vpb"
VSS	

vss"
BR

brZZ"
WL

wl"
VNB	

vnb"
VDD	

vdd"¶
bitcell_6_93
sky130sram_sp_cell"
VSS	

vss"
WL

wl"
BL

bl[["
BR

br[["
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"¶
bitcell_6_94
sky130sram_sp_cell"
VNB	

vnb"
VPB	

vpb"
WL

wl"
BR

br\\"
VDD	

vdd"
BL

bl\\"
VSS	

vss"¶
bitcell_6_95
sky130sram_sp_cell"
BR

br]]"
BL

bl]]"
VNB	

vnb"
VDD	

vdd"
VPB	

vpb"
VSS	

vss"
WL

wl"¶
bitcell_6_96
sky130sram_sp_cell"
BL

bl^^"
BR

br^^"
VPB	

vpb"
VNB	

vnb"
VDD	

vdd"
WL

wl"
VSS	

vss"¶
bitcell_6_97
sky130sram_sp_cell"
BL

bl__"
VNB	

vnb"
BR

br__"
VDD	

vdd"
VPB	

vpb"
VSS	

vss"
WL

wl"¶
bitcell_6_98
sky130sram_sp_cell"
BR

br``"
VDD	

vdd"
VSS	

vss"
BL

bl``"
VNB	

vnb"
WL

wl"
VPB	

vpb"¶
bitcell_6_99
sky130sram_sp_cell"
VDD	

vdd"
VNB	

vnb"
WL

wl"
BL

blaa"
VPB	

vpb"
VSS	

vss"
BR

braa"ß
bitcell_6_100
sky130sram_sp_cell"
VPB	

vpb"
VDD	

vdd"
VSS	

vss"
BR

brbb"
WL

wl"
BL

blbb"
VNB	

vnb"ß
bitcell_6_101
sky130sram_sp_cell"
WL

wl"
BL

blcc"
VNB	

vnb"
VDD	

vdd"
VPB	

vpb"
VSS	

vss"
BR

brcc"ß
bitcell_6_102
sky130sram_sp_cell"
VNB	

vnb"
VDD	

vdd"
BL

bldd"
BR

brdd"
VSS	

vss"
VPB	

vpb"
WL

wl"ß
bitcell_6_103
sky130sram_sp_cell"
WL

wl"
BL

blee"
VSS	

vss"
VPB	

vpb"
BR

bree"
VNB	

vnb"
VDD	

vdd"ß
bitcell_6_104
sky130sram_sp_cell"
WL

wl"
VDD	

vdd"
VPB	

vpb"
BR

brff"
VNB	

vnb"
BL

blff"
VSS	

vss"ß
bitcell_6_105
sky130sram_sp_cell"
WL

wl"
VDD	

vdd"
VPB	

vpb"
VSS	

vss"
BR

brgg"
BL

blgg"
VNB	

vnb"ß
bitcell_6_106
sky130sram_sp_cell"
BR

brhh"
VSS	

vss"
BL

blhh"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"
WL

wl"ß
bitcell_6_107
sky130sram_sp_cell"
VDD	

vdd"
VPB	

vpb"
BL

blii"
BR

brii"
VSS	

vss"
WL

wl"
VNB	

vnb"ß
bitcell_6_108
sky130sram_sp_cell"
VSS	

vss"
VDD	

vdd"
VNB	

vnb"
WL

wl"
BR

brjj"
VPB	

vpb"
BL

bljj"ß
bitcell_6_109
sky130sram_sp_cell"
BR

brkk"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"
WL

wl"
VDD	

vdd"
BL

blkk"ß
bitcell_6_110
sky130sram_sp_cell"
BR

brll"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"
BL

blll"
VDD	

vdd"
WL

wl"ß
bitcell_6_111
sky130sram_sp_cell"
VPB	

vpb"
WL

wl"
BL

blmm"
VSS	

vss"
BR

brmm"
VNB	

vnb"
VDD	

vdd"ß
bitcell_6_112
sky130sram_sp_cell"
VNB	

vnb"
WL

wl"
VSS	

vss"
VDD	

vdd"
BL

blnn"
VPB	

vpb"
BR

brnn"ß
bitcell_6_113
sky130sram_sp_cell"
BL

bloo"
BR

broo"
VSS	

vss"
VNB	

vnb"
VDD	

vdd"
VPB	

vpb"
WL

wl"ß
bitcell_6_114
sky130sram_sp_cell"
BL

blpp"
VNB	

vnb"
BR

brpp"
VSS	

vss"
VPB	

vpb"
VDD	

vdd"
WL

wl"ß
bitcell_6_115
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"
BR

brqq"
WL

wl"
BL

blqq"ß
bitcell_6_116
sky130sram_sp_cell"
VPB	

vpb"
BR

brrr"
VDD	

vdd"
VNB	

vnb"
VSS	

vss"
WL

wl"
BL

blrr"ß
bitcell_6_117
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"
BL

blss"
VNB	

vnb"
BR

brss"
WL

wl"ß
bitcell_6_118
sky130sram_sp_cell"
VDD	

vdd"
VNB	

vnb"
BL

bltt"
BR

brtt"
VPB	

vpb"
WL

wl"
VSS	

vss"ß
bitcell_6_119
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"
WL

wl"
BL

bluu"
BR

bruu"ß
bitcell_6_120
sky130sram_sp_cell"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"
WL

wl"
VDD	

vdd"
BL

blvv"
BR

brvv"ß
bitcell_6_121
sky130sram_sp_cell"
VNB	

vnb"
VPB	

vpb"
WL

wl"
BR

brww"
VSS	

vss"
BL

blww"
VDD	

vdd"ß
bitcell_6_122
sky130sram_sp_cell"
BL

blxx"
BR

brxx"
VNB	

vnb"
VDD	

vdd"
VSS	

vss"
WL

wl"
VPB	

vpb"ß
bitcell_6_123
sky130sram_sp_cell"
VNB	

vnb"
BL

blyy"
BR

bryy"
VPB	

vpb"
VSS	

vss"
WL

wl"
VDD	

vdd"ß
bitcell_6_124
sky130sram_sp_cell"
BL

blzz"
VSS	

vss"
BR

brzz"
WL

wl"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"ß
bitcell_6_125
sky130sram_sp_cell"
VSS	

vss"
VPB	

vpb"
BL

bl{{"
VDD	

vdd"
WL

wl"
BR

br{{"
VNB	

vnb"ß
bitcell_6_126
sky130sram_sp_cell"
WL

wl"
VSS	

vss"
BR

br||"
VNB	

vnb"
VPB	

vpb"
VDD	

vdd"
BL

bl||"ß
bitcell_6_127
sky130sram_sp_cell"
VNB	

vnb"
BR

br}}"
BL

bl}}"
WL

wl"
VSS	

vss"
VPB	

vpb"
VDD	

vdd"ß
bitcell_6_128
sky130sram_sp_cell"
VDD	

vdd"
VPB	

vpb"
WL

wl"
BL

bl~~"
BR

br~~"
VNB	

vnb"
VSS	

vss"ß
bitcell_6_129
sky130sram_sp_cell"
WL

wl"
BR

br"
VDD	

vdd"
VSS	

vss"
BL

bl"
VPB	

vpb"
VNB	

vnb"•
bitcell_6_130
sky130sram_sp_cell"
VNB	

vnb"
VSS	

vss"
VPB	

vpb"
WL

wl"
BL	

vdd"
VDD	

vdd"
BR	

vdd"•
bitcell_6_131
sky130sram_sp_cell"
VNB	

vnb"
BR	

vdd"
VDD	

vdd"
VSS	

vss"
WL

wl"
VPB	

vpb"
BL	

vdd"´
bitcell_7_0 
sky130sram_sp_cell_replica"
BL	

vdd"
VDD	

vdd"
BR	

vdd"
VNB	

vnb"
VPB	

vpb"
WL

wl"
VSS	

vss"´
bitcell_7_1 
sky130sram_sp_cell_replica"
BR	

rbr"
VNB	

vnb"
BL	

rbl"
VSS	

vss"
VPB	

vpb"
VDD	

vdd"
WL

wl"ù
bitcell_7_2
sky130sram_sp_cell"
VPB	

vpb"
BL
bl"
WL

wl"
VNB	

vnb"
BR
br"
VDD	

vdd"
VSS	

vss"•
bitcell_7_3
sky130sram_sp_cell"
BL

bl"
VDD	

vdd"
WL

wl"
VPB	

vpb"
VNB	

vnb"
VSS	

vss"
BR

br"•
bitcell_7_4
sky130sram_sp_cell"
VPB	

vpb"
VDD	

vdd"
VSS	

vss"
BL

bl"
VNB	

vnb"
BR

br"
WL

wl"•
bitcell_7_5
sky130sram_sp_cell"
VSS	

vss"
VNB	

vnb"
VDD	

vdd"
WL

wl"
BL

bl"
VPB	

vpb"
BR

br"•
bitcell_7_6
sky130sram_sp_cell"
BR

br"
VNB	

vnb"
VDD	

vdd"
BL

bl"
VSS	

vss"
VPB	

vpb"
WL

wl"•
bitcell_7_7
sky130sram_sp_cell"
BR

br"
WL

wl"
VSS	

vss"
BL

bl"
VDD	

vdd"
VPB	

vpb"
VNB	

vnb"•
bitcell_7_8
sky130sram_sp_cell"
VNB	

vnb"
VSS	

vss"
VDD	

vdd"
WL

wl"
VPB	

vpb"
BL

bl"
BR

br"•
bitcell_7_9
sky130sram_sp_cell"
VPB	

vpb"
VDD	

vdd"
WL

wl"
BL

bl"
BR

br"
VNB	

vnb"
VSS	

vss"¶
bitcell_7_10
sky130sram_sp_cell"
VSS	

vss"
VPB	

vpb"
VNB	

vnb"
WL

wl"
BL

bl"
VDD	

vdd"
BR

br"¶
bitcell_7_11
sky130sram_sp_cell"
BR

br		"
VDD	

vdd"
VNB	

vnb"
VSS	

vss"
VPB	

vpb"
BL

bl		"
WL

wl"¶
bitcell_7_12
sky130sram_sp_cell"
BR

br

"
BL

bl

"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"
VSS	

vss"
WL

wl"¶
bitcell_7_13
sky130sram_sp_cell"
BL

bl"
VPB	

vpb"
BR

br"
VNB	

vnb"
VDD	

vdd"
VSS	

vss"
WL

wl"¶
bitcell_7_14
sky130sram_sp_cell"
VNB	

vnb"
VPB	

vpb"
VDD	

vdd"
VSS	

vss"
WL

wl"
BL

bl"
BR

br"¶
bitcell_7_15
sky130sram_sp_cell"
VSS	

vss"
VPB	

vpb"
WL

wl"
BL

bl"
VDD	

vdd"
BR

br"
VNB	

vnb"¶
bitcell_7_16
sky130sram_sp_cell"
WL

wl"
BR

br"
VPB	

vpb"
BL

bl"
VSS	

vss"
VNB	

vnb"
VDD	

vdd"¶
bitcell_7_17
sky130sram_sp_cell"
VPB	

vpb"
BL

bl"
VSS	

vss"
WL

wl"
BR

br"
VNB	

vnb"
VDD	

vdd"¶
bitcell_7_18
sky130sram_sp_cell"
WL

wl"
BR

br"
VDD	

vdd"
BL

bl"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"¶
bitcell_7_19
sky130sram_sp_cell"
VNB	

vnb"
VSS	

vss"
WL

wl"
BL

bl"
VPB	

vpb"
VDD	

vdd"
BR

br"¶
bitcell_7_20
sky130sram_sp_cell"
BR

br"
VNB	

vnb"
WL

wl"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"
BL

bl"¶
bitcell_7_21
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"
WL

wl"
BL

bl"
BR

br"¶
bitcell_7_22
sky130sram_sp_cell"
WL

wl"
BL

bl"
VDD	

vdd"
BR

br"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"¶
bitcell_7_23
sky130sram_sp_cell"
BR

br"
VNB	

vnb"
VPB	

vpb"
VSS	

vss"
BL

bl"
WL

wl"
VDD	

vdd"¶
bitcell_7_24
sky130sram_sp_cell"
BR

br"
VDD	

vdd"
BL

bl"
VNB	

vnb"
VSS	

vss"
VPB	

vpb"
WL

wl"¶
bitcell_7_25
sky130sram_sp_cell"
WL

wl"
BL

bl"
VSS	

vss"
VNB	

vnb"
VDD	

vdd"
VPB	

vpb"
BR

br"¶
bitcell_7_26
sky130sram_sp_cell"
WL

wl"
VSS	

vss"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"
BL

bl"
BR

br"¶
bitcell_7_27
sky130sram_sp_cell"
VSS	

vss"
BL

bl"
BR

br"
VNB	

vnb"
WL

wl"
VPB	

vpb"
VDD	

vdd"¶
bitcell_7_28
sky130sram_sp_cell"
BL

bl"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"
VDD	

vdd"
WL

wl"
BR

br"¶
bitcell_7_29
sky130sram_sp_cell"
WL

wl"
BL

bl"
BR

br"
VNB	

vnb"
VSS	

vss"
VPB	

vpb"
VDD	

vdd"¶
bitcell_7_30
sky130sram_sp_cell"
BR

br"
VSS	

vss"
WL

wl"
VNB	

vnb"
VPB	

vpb"
BL

bl"
VDD	

vdd"¶
bitcell_7_31
sky130sram_sp_cell"
BR

br"
VNB	

vnb"
VSS	

vss"
VDD	

vdd"
VPB	

vpb"
BL

bl"
WL

wl"¶
bitcell_7_32
sky130sram_sp_cell"
VNB	

vnb"
WL

wl"
BL

bl"
BR

br"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"¶
bitcell_7_33
sky130sram_sp_cell"
VSS	

vss"
WL

wl"
BL

bl"
VPB	

vpb"
BR

br"
VDD	

vdd"
VNB	

vnb"¶
bitcell_7_34
sky130sram_sp_cell"
VPB	

vpb"
BL

bl  "
VNB	

vnb"
WL

wl"
BR

br  "
VDD	

vdd"
VSS	

vss"¶
bitcell_7_35
sky130sram_sp_cell"
VPB	

vpb"
VDD	

vdd"
VNB	

vnb"
WL

wl"
BL

bl!!"
BR

br!!"
VSS	

vss"¶
bitcell_7_36
sky130sram_sp_cell"
VPB	

vpb"
VNB	

vnb"
BR

br"""
VDD	

vdd"
WL

wl"
BL

bl"""
VSS	

vss"¶
bitcell_7_37
sky130sram_sp_cell"
WL

wl"
VDD	

vdd"
BL

bl##"
VNB	

vnb"
BR

br##"
VSS	

vss"
VPB	

vpb"¶
bitcell_7_38
sky130sram_sp_cell"
VDD	

vdd"
WL

wl"
BR

br$$"
VNB	

vnb"
BL

bl$$"
VSS	

vss"
VPB	

vpb"¶
bitcell_7_39
sky130sram_sp_cell"
VNB	

vnb"
BL

bl%%"
BR

br%%"
VPB	

vpb"
VSS	

vss"
WL

wl"
VDD	

vdd"¶
bitcell_7_40
sky130sram_sp_cell"
VNB	

vnb"
VDD	

vdd"
WL

wl"
BR

br&&"
VPB	

vpb"
VSS	

vss"
BL

bl&&"¶
bitcell_7_41
sky130sram_sp_cell"
VPB	

vpb"
VSS	

vss"
WL

wl"
BR

br''"
BL

bl''"
VNB	

vnb"
VDD	

vdd"¶
bitcell_7_42
sky130sram_sp_cell"
BL

bl(("
BR

br(("
VNB	

vnb"
VPB	

vpb"
VSS	

vss"
WL

wl"
VDD	

vdd"¶
bitcell_7_43
sky130sram_sp_cell"
WL

wl"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"
VDD	

vdd"
BL

bl))"
BR

br))"¶
bitcell_7_44
sky130sram_sp_cell"
VDD	

vdd"
BR

br**"
VPB	

vpb"
WL

wl"
VSS	

vss"
BL

bl**"
VNB	

vnb"¶
bitcell_7_45
sky130sram_sp_cell"
VSS	

vss"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"
WL

wl"
BR

br++"
BL

bl++"¶
bitcell_7_46
sky130sram_sp_cell"
VPB	

vpb"
VDD	

vdd"
VNB	

vnb"
BL

bl,,"
VSS	

vss"
WL

wl"
BR

br,,"¶
bitcell_7_47
sky130sram_sp_cell"
WL

wl"
BL

bl--"
BR

br--"
VSS	

vss"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"¶
bitcell_7_48
sky130sram_sp_cell"
WL

wl"
VNB	

vnb"
VDD	

vdd"
BR

br.."
BL

bl.."
VPB	

vpb"
VSS	

vss"¶
bitcell_7_49
sky130sram_sp_cell"
BR

br//"
VNB	

vnb"
VSS	

vss"
BL

bl//"
WL

wl"
VDD	

vdd"
VPB	

vpb"¶
bitcell_7_50
sky130sram_sp_cell"
BR

br00"
VNB	

vnb"
VDD	

vdd"
VPB	

vpb"
WL

wl"
BL

bl00"
VSS	

vss"¶
bitcell_7_51
sky130sram_sp_cell"
VDD	

vdd"
WL

wl"
BR

br11"
VNB	

vnb"
VPB	

vpb"
VSS	

vss"
BL

bl11"¶
bitcell_7_52
sky130sram_sp_cell"
VSS	

vss"
BL

bl22"
BR

br22"
VNB	

vnb"
VDD	

vdd"
WL

wl"
VPB	

vpb"¶
bitcell_7_53
sky130sram_sp_cell"
VPB	

vpb"
VDD	

vdd"
BL

bl33"
BR

br33"
VSS	

vss"
WL

wl"
VNB	

vnb"¶
bitcell_7_54
sky130sram_sp_cell"
VPB	

vpb"
WL

wl"
BL

bl44"
VSS	

vss"
BR

br44"
VNB	

vnb"
VDD	

vdd"¶
bitcell_7_55
sky130sram_sp_cell"
WL

wl"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"
BL

bl55"
BR

br55"
VNB	

vnb"¶
bitcell_7_56
sky130sram_sp_cell"
BR

br66"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"
BL

bl66"
VNB	

vnb"
WL

wl"¶
bitcell_7_57
sky130sram_sp_cell"
VSS	

vss"
BR

br77"
VNB	

vnb"
VPB	

vpb"
WL

wl"
VDD	

vdd"
BL

bl77"¶
bitcell_7_58
sky130sram_sp_cell"
WL

wl"
VPB	

vpb"
VDD	

vdd"
BL

bl88"
VNB	

vnb"
BR

br88"
VSS	

vss"¶
bitcell_7_59
sky130sram_sp_cell"
VDD	

vdd"
BL

bl99"
VSS	

vss"
VNB	

vnb"
WL

wl"
VPB	

vpb"
BR

br99"¶
bitcell_7_60
sky130sram_sp_cell"
BL

bl::"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
WL

wl"
BR

br::"
VPB	

vpb"¶
bitcell_7_61
sky130sram_sp_cell"
VNB	

vnb"
BL

bl;;"
BR

br;;"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"
WL

wl"¶
bitcell_7_62
sky130sram_sp_cell"
WL

wl"
BL

bl<<"
BR

br<<"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"
VDD	

vdd"¶
bitcell_7_63
sky130sram_sp_cell"
WL

wl"
VSS	

vss"
BL

bl=="
VPB	

vpb"
VDD	

vdd"
BR

br=="
VNB	

vnb"¶
bitcell_7_64
sky130sram_sp_cell"
VSS	

vss"
VDD	

vdd"
WL

wl"
BL

bl>>"
BR

br>>"
VPB	

vpb"
VNB	

vnb"¶
bitcell_7_65
sky130sram_sp_cell"
WL

wl"
BR

br??"
BL

bl??"
VNB	

vnb"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"¶
bitcell_7_66
sky130sram_sp_cell"
VSS	

vss"
BL

bl@@"
BR

br@@"
VNB	

vnb"
VPB	

vpb"
VDD	

vdd"
WL

wl"¶
bitcell_7_67
sky130sram_sp_cell"
WL

wl"
BR

brAA"
VNB	

vnb"
VDD	

vdd"
VPB	

vpb"
BL

blAA"
VSS	

vss"¶
bitcell_7_68
sky130sram_sp_cell"
VDD	

vdd"
VNB	

vnb"
VSS	

vss"
VPB	

vpb"
WL

wl"
BL

blBB"
BR

brBB"¶
bitcell_7_69
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
WL

wl"
BR

brCC"
VNB	

vnb"
VPB	

vpb"
BL

blCC"¶
bitcell_7_70
sky130sram_sp_cell"
VDD	

vdd"
VPB	

vpb"
VSS	

vss"
WL

wl"
BL

blDD"
BR

brDD"
VNB	

vnb"¶
bitcell_7_71
sky130sram_sp_cell"
VSS	

vss"
BR

brEE"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"
WL

wl"
BL

blEE"¶
bitcell_7_72
sky130sram_sp_cell"
BR

brFF"
BL

blFF"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"
WL

wl"
VSS	

vss"¶
bitcell_7_73
sky130sram_sp_cell"
BL

blGG"
VSS	

vss"
VPB	

vpb"
BR

brGG"
VDD	

vdd"
VNB	

vnb"
WL

wl"¶
bitcell_7_74
sky130sram_sp_cell"
VNB	

vnb"
VSS	

vss"
VDD	

vdd"
WL

wl"
BL

blHH"
BR

brHH"
VPB	

vpb"¶
bitcell_7_75
sky130sram_sp_cell"
VDD	

vdd"
BL

blII"
VPB	

vpb"
WL

wl"
VNB	

vnb"
BR

brII"
VSS	

vss"¶
bitcell_7_76
sky130sram_sp_cell"
WL

wl"
VSS	

vss"
BL

blJJ"
BR

brJJ"
VNB	

vnb"
VDD	

vdd"
VPB	

vpb"¶
bitcell_7_77
sky130sram_sp_cell"
BL

blKK"
BR

brKK"
VNB	

vnb"
VSS	

vss"
VDD	

vdd"
VPB	

vpb"
WL

wl"¶
bitcell_7_78
sky130sram_sp_cell"
VSS	

vss"
VDD	

vdd"
WL

wl"
VPB	

vpb"
VNB	

vnb"
BL

blLL"
BR

brLL"¶
bitcell_7_79
sky130sram_sp_cell"
WL

wl"
VDD	

vdd"
BL

blMM"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"
BR

brMM"¶
bitcell_7_80
sky130sram_sp_cell"
BR

brNN"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"
WL

wl"
BL

blNN"¶
bitcell_7_81
sky130sram_sp_cell"
BL

blOO"
WL

wl"
BR

brOO"
VDD	

vdd"
VNB	

vnb"
VSS	

vss"
VPB	

vpb"¶
bitcell_7_82
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"
WL

wl"
BL

blPP"
BR

brPP"¶
bitcell_7_83
sky130sram_sp_cell"
BL

blQQ"
BR

brQQ"
VNB	

vnb"
VSS	

vss"
VDD	

vdd"
VPB	

vpb"
WL

wl"¶
bitcell_7_84
sky130sram_sp_cell"
BL

blRR"
VNB	

vnb"
BR

brRR"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"
WL

wl"¶
bitcell_7_85
sky130sram_sp_cell"
BL

blSS"
BR

brSS"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"
WL

wl"
VSS	

vss"¶
bitcell_7_86
sky130sram_sp_cell"
BL

blTT"
BR

brTT"
WL

wl"
VNB	

vnb"
VDD	

vdd"
VPB	

vpb"
VSS	

vss"¶
bitcell_7_87
sky130sram_sp_cell"
BR

brUU"
VSS	

vss"
VNB	

vnb"
VDD	

vdd"
VPB	

vpb"
BL

blUU"
WL

wl"¶
bitcell_7_88
sky130sram_sp_cell"
VNB	

vnb"
WL

wl"
VSS	

vss"
VPB	

vpb"
BR

brVV"
VDD	

vdd"
BL

blVV"¶
bitcell_7_89
sky130sram_sp_cell"
VNB	

vnb"
VPB	

vpb"
BR

brWW"
WL

wl"
VDD	

vdd"
BL

blWW"
VSS	

vss"¶
bitcell_7_90
sky130sram_sp_cell"
BL

blXX"
VPB	

vpb"
VSS	

vss"
VDD	

vdd"
WL

wl"
BR

brXX"
VNB	

vnb"¶
bitcell_7_91
sky130sram_sp_cell"
WL

wl"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
BL

blYY"
BR

brYY"
VPB	

vpb"¶
bitcell_7_92
sky130sram_sp_cell"
WL

wl"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
BL

blZZ"
BR

brZZ"
VPB	

vpb"¶
bitcell_7_93
sky130sram_sp_cell"
WL

wl"
BL

bl[["
BR

br[["
VDD	

vdd"
VPB	

vpb"
VNB	

vnb"
VSS	

vss"¶
bitcell_7_94
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"
WL

wl"
BL

bl\\"
BR

br\\"¶
bitcell_7_95
sky130sram_sp_cell"
VNB	

vnb"
WL

wl"
BR

br]]"
VSS	

vss"
VDD	

vdd"
BL

bl]]"
VPB	

vpb"¶
bitcell_7_96
sky130sram_sp_cell"
VSS	

vss"
WL

wl"
BR

br^^"
VPB	

vpb"
BL

bl^^"
VNB	

vnb"
VDD	

vdd"¶
bitcell_7_97
sky130sram_sp_cell"
VSS	

vss"
BR

br__"
WL

wl"
VPB	

vpb"
VDD	

vdd"
VNB	

vnb"
BL

bl__"¶
bitcell_7_98
sky130sram_sp_cell"
VSS	

vss"
VDD	

vdd"
VPB	

vpb"
BL

bl``"
BR

br``"
WL

wl"
VNB	

vnb"¶
bitcell_7_99
sky130sram_sp_cell"
VDD	

vdd"
VPB	

vpb"
VNB	

vnb"
WL

wl"
BL

blaa"
BR

braa"
VSS	

vss"ß
bitcell_7_100
sky130sram_sp_cell"
VNB	

vnb"
VPB	

vpb"
WL

wl"
VDD	

vdd"
VSS	

vss"
BL

blbb"
BR

brbb"ß
bitcell_7_101
sky130sram_sp_cell"
BL

blcc"
VPB	

vpb"
VNB	

vnb"
VSS	

vss"
VDD	

vdd"
WL

wl"
BR

brcc"ß
bitcell_7_102
sky130sram_sp_cell"
VSS	

vss"
VPB	

vpb"
BR

brdd"
VDD	

vdd"
VNB	

vnb"
BL

bldd"
WL

wl"ß
bitcell_7_103
sky130sram_sp_cell"
VPB	

vpb"
VNB	

vnb"
WL

wl"
BL

blee"
BR

bree"
VSS	

vss"
VDD	

vdd"ß
bitcell_7_104
sky130sram_sp_cell"
VPB	

vpb"
WL

wl"
VDD	

vdd"
VSS	

vss"
BL

blff"
BR

brff"
VNB	

vnb"ß
bitcell_7_105
sky130sram_sp_cell"
BR

brgg"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"
BL

blgg"
WL

wl"
VDD	

vdd"ß
bitcell_7_106
sky130sram_sp_cell"
VDD	

vdd"
VNB	

vnb"
BL

blhh"
WL

wl"
BR

brhh"
VSS	

vss"
VPB	

vpb"ß
bitcell_7_107
sky130sram_sp_cell"
VNB	

vnb"
VDD	

vdd"
WL

wl"
BL

blii"
BR

brii"
VPB	

vpb"
VSS	

vss"ß
bitcell_7_108
sky130sram_sp_cell"
VNB	

vnb"
VPB	

vpb"
BL

bljj"
VSS	

vss"
VDD	

vdd"
BR

brjj"
WL

wl"ß
bitcell_7_109
sky130sram_sp_cell"
BR

brkk"
VDD	

vdd"
VSS	

vss"
BL

blkk"
VPB	

vpb"
VNB	

vnb"
WL

wl"ß
bitcell_7_110
sky130sram_sp_cell"
VDD	

vdd"
WL

wl"
VPB	

vpb"
BL

blll"
BR

brll"
VSS	

vss"
VNB	

vnb"ß
bitcell_7_111
sky130sram_sp_cell"
VSS	

vss"
VPB	

vpb"
WL

wl"
BL

blmm"
VNB	

vnb"
BR

brmm"
VDD	

vdd"ß
bitcell_7_112
sky130sram_sp_cell"
VDD	

vdd"
BR

brnn"
VNB	

vnb"
VPB	

vpb"
WL

wl"
BL

blnn"
VSS	

vss"ß
bitcell_7_113
sky130sram_sp_cell"
VPB	

vpb"
BR

broo"
VNB	

vnb"
VDD	

vdd"
WL

wl"
BL

bloo"
VSS	

vss"ß
bitcell_7_114
sky130sram_sp_cell"
BL

blpp"
WL

wl"
BR

brpp"
VNB	

vnb"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"ß
bitcell_7_115
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"
BL

blqq"
WL

wl"
BR

brqq"ß
bitcell_7_116
sky130sram_sp_cell"
VDD	

vdd"
VPB	

vpb"
WL

wl"
VNB	

vnb"
BR

brrr"
VSS	

vss"
BL

blrr"ß
bitcell_7_117
sky130sram_sp_cell"
BL

blss"
BR

brss"
VNB	

vnb"
VSS	

vss"
VDD	

vdd"
VPB	

vpb"
WL

wl"ß
bitcell_7_118
sky130sram_sp_cell"
WL

wl"
BR

brtt"
BL

bltt"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"ß
bitcell_7_119
sky130sram_sp_cell"
WL

wl"
BR

bruu"
VDD	

vdd"
BL

bluu"
VNB	

vnb"
VPB	

vpb"
VSS	

vss"ß
bitcell_7_120
sky130sram_sp_cell"
VNB	

vnb"
BL

blvv"
VPB	

vpb"
BR

brvv"
VSS	

vss"
VDD	

vdd"
WL

wl"ß
bitcell_7_121
sky130sram_sp_cell"
BL

blww"
VSS	

vss"
BR

brww"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"
WL

wl"ß
bitcell_7_122
sky130sram_sp_cell"
BL

blxx"
VNB	

vnb"
VSS	

vss"
BR

brxx"
VDD	

vdd"
WL

wl"
VPB	

vpb"ß
bitcell_7_123
sky130sram_sp_cell"
BL

blyy"
VDD	

vdd"
BR

bryy"
VNB	

vnb"
VPB	

vpb"
VSS	

vss"
WL

wl"ß
bitcell_7_124
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
WL

wl"
BL

blzz"
VNB	

vnb"
BR

brzz"
VPB	

vpb"ß
bitcell_7_125
sky130sram_sp_cell"
VPB	

vpb"
WL

wl"
BL

bl{{"
BR

br{{"
VNB	

vnb"
VDD	

vdd"
VSS	

vss"ß
bitcell_7_126
sky130sram_sp_cell"
WL

wl"
VDD	

vdd"
BR

br||"
VNB	

vnb"
VPB	

vpb"
VSS	

vss"
BL

bl||"ß
bitcell_7_127
sky130sram_sp_cell"
VPB	

vpb"
VDD	

vdd"
VNB	

vnb"
VSS	

vss"
WL

wl"
BL

bl}}"
BR

br}}"ß
bitcell_7_128
sky130sram_sp_cell"
VDD	

vdd"
WL

wl"
BL

bl~~"
BR

br~~"
VPB	

vpb"
VNB	

vnb"
VSS	

vss"ß
bitcell_7_129
sky130sram_sp_cell"
VPB	

vpb"
VNB	

vnb"
VDD	

vdd"
VSS	

vss"
BL

bl"
BR

br"
WL

wl"•
bitcell_7_130
sky130sram_sp_cell"
VNB	

vnb"
VPB	

vpb"
BR	

vdd"
BL	

vdd"
VSS	

vss"
WL

wl"
VDD	

vdd"•
bitcell_7_131
sky130sram_sp_cell"
VSS	

vss"
WL

wl"
VPB	

vpb"
BL	

vdd"
BR	

vdd"
VNB	

vnb"
VDD	

vdd"´
bitcell_8_0 
sky130sram_sp_cell_replica"
VPB	

vpb"
WL

wl"
VDD	

vdd"
BL	

vdd"
VNB	

vnb"
VSS	

vss"
BR	

vdd"´
bitcell_8_1 
sky130sram_sp_cell_replica"
VPB	

vpb"
BR	

rbr"
VDD	

vdd"
WL

wl"
VSS	

vss"
BL	

rbl"
VNB	

vnb"ù
bitcell_8_2
sky130sram_sp_cell"
VSS	

vss"
BR
br"
VNB	

vnb"
VPB	

vpb"
BL
bl"
VDD	

vdd"
WL

wl"•
bitcell_8_3
sky130sram_sp_cell"
VSS	

vss"
BR

br"
WL

wl"
VNB	

vnb"
VDD	

vdd"
BL

bl"
VPB	

vpb"•
bitcell_8_4
sky130sram_sp_cell"
WL

wl"
VPB	

vpb"
VSS	

vss"
VNB	

vnb"
BL

bl"
BR

br"
VDD	

vdd"•
bitcell_8_5
sky130sram_sp_cell"
BR

br"
VNB	

vnb"
VSS	

vss"
VPB	

vpb"
WL

wl"
VDD	

vdd"
BL

bl"•
bitcell_8_6
sky130sram_sp_cell"
VSS	

vss"
VPB	

vpb"
VNB	

vnb"
BL

bl"
WL

wl"
BR

br"
VDD	

vdd"•
bitcell_8_7
sky130sram_sp_cell"
BL

bl"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"
WL

wl"
BR

br"
VDD	

vdd"•
bitcell_8_8
sky130sram_sp_cell"
BL

bl"
BR

br"
VNB	

vnb"
VSS	

vss"
VDD	

vdd"
VPB	

vpb"
WL

wl"•
bitcell_8_9
sky130sram_sp_cell"
BR

br"
BL

bl"
VNB	

vnb"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"
WL

wl"¶
bitcell_8_10
sky130sram_sp_cell"
VPB	

vpb"
WL

wl"
VDD	

vdd"
BR

br"
BL

bl"
VSS	

vss"
VNB	

vnb"¶
bitcell_8_11
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
BL

bl		"
VPB	

vpb"
WL

wl"
BR

br		"¶
bitcell_8_12
sky130sram_sp_cell"
BL

bl

"
BR

br

"
VPB	

vpb"
VSS	

vss"
VDD	

vdd"
VNB	

vnb"
WL

wl"¶
bitcell_8_13
sky130sram_sp_cell"
WL

wl"
VDD	

vdd"
VNB	

vnb"
BL

bl"
BR

br"
VPB	

vpb"
VSS	

vss"¶
bitcell_8_14
sky130sram_sp_cell"
BR

br"
WL

wl"
VNB	

vnb"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"
BL

bl"¶
bitcell_8_15
sky130sram_sp_cell"
VDD	

vdd"
VNB	

vnb"
VSS	

vss"
VPB	

vpb"
WL

wl"
BL

bl"
BR

br"¶
bitcell_8_16
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"
BL

bl"
WL

wl"
VNB	

vnb"
BR

br"¶
bitcell_8_17
sky130sram_sp_cell"
VDD	

vdd"
VPB	

vpb"
WL

wl"
BL

bl"
BR

br"
VNB	

vnb"
VSS	

vss"¶
bitcell_8_18
sky130sram_sp_cell"
BL

bl"
VPB	

vpb"
BR

br"
VDD	

vdd"
WL

wl"
VSS	

vss"
VNB	

vnb"¶
bitcell_8_19
sky130sram_sp_cell"
VDD	

vdd"
BR

br"
VSS	

vss"
VNB	

vnb"
WL

wl"
BL

bl"
VPB	

vpb"¶
bitcell_8_20
sky130sram_sp_cell"
VSS	

vss"
BL

bl"
VPB	

vpb"
BR

br"
VNB	

vnb"
VDD	

vdd"
WL

wl"¶
bitcell_8_21
sky130sram_sp_cell"
BL

bl"
BR

br"
VNB	

vnb"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"
WL

wl"¶
bitcell_8_22
sky130sram_sp_cell"
VNB	

vnb"
VSS	

vss"
WL

wl"
VDD	

vdd"
VPB	

vpb"
BL

bl"
BR

br"¶
bitcell_8_23
sky130sram_sp_cell"
VDD	

vdd"
WL

wl"
VNB	

vnb"
BL

bl"
BR

br"
VPB	

vpb"
VSS	

vss"¶
bitcell_8_24
sky130sram_sp_cell"
BR

br"
WL

wl"
VNB	

vnb"
VDD	

vdd"
VPB	

vpb"
VSS	

vss"
BL

bl"¶
bitcell_8_25
sky130sram_sp_cell"
BL

bl"
BR

br"
WL

wl"
VDD	

vdd"
VNB	

vnb"
VSS	

vss"
VPB	

vpb"¶
bitcell_8_26
sky130sram_sp_cell"
BL

bl"
BR

br"
WL

wl"
VDD	

vdd"
VPB	

vpb"
VSS	

vss"
VNB	

vnb"¶
bitcell_8_27
sky130sram_sp_cell"
VSS	

vss"
WL

wl"
VDD	

vdd"
VPB	

vpb"
BL

bl"
VNB	

vnb"
BR

br"¶
bitcell_8_28
sky130sram_sp_cell"
BR

br"
BL

bl"
WL

wl"
VSS	

vss"
VNB	

vnb"
VDD	

vdd"
VPB	

vpb"¶
bitcell_8_29
sky130sram_sp_cell"
VPB	

vpb"
BL

bl"
BR

br"
VDD	

vdd"
WL

wl"
VNB	

vnb"
VSS	

vss"¶
bitcell_8_30
sky130sram_sp_cell"
VPB	

vpb"
BL

bl"
WL

wl"
BR

br"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"¶
bitcell_8_31
sky130sram_sp_cell"
BL

bl"
VDD	

vdd"
BR

br"
VPB	

vpb"
VSS	

vss"
VNB	

vnb"
WL

wl"¶
bitcell_8_32
sky130sram_sp_cell"
WL

wl"
BR

br"
BL

bl"
VSS	

vss"
VPB	

vpb"
VNB	

vnb"
VDD	

vdd"¶
bitcell_8_33
sky130sram_sp_cell"
BR

br"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"
WL

wl"
VNB	

vnb"
BL

bl"¶
bitcell_8_34
sky130sram_sp_cell"
VSS	

vss"
WL

wl"
BR

br  "
VNB	

vnb"
VDD	

vdd"
VPB	

vpb"
BL

bl  "¶
bitcell_8_35
sky130sram_sp_cell"
BR

br!!"
VNB	

vnb"
BL

bl!!"
VDD	

vdd"
VSS	

vss"
WL

wl"
VPB	

vpb"¶
bitcell_8_36
sky130sram_sp_cell"
VNB	

vnb"
VPB	

vpb"
VDD	

vdd"
WL

wl"
BR

br"""
BL

bl"""
VSS	

vss"¶
bitcell_8_37
sky130sram_sp_cell"
VDD	

vdd"
VNB	

vnb"
BL

bl##"
BR

br##"
VSS	

vss"
VPB	

vpb"
WL

wl"¶
bitcell_8_38
sky130sram_sp_cell"
VPB	

vpb"
VNB	

vnb"
VSS	

vss"
WL

wl"
BL

bl$$"
VDD	

vdd"
BR

br$$"¶
bitcell_8_39
sky130sram_sp_cell"
WL

wl"
BL

bl%%"
VSS	

vss"
BR

br%%"
VNB	

vnb"
VPB	

vpb"
VDD	

vdd"¶
bitcell_8_40
sky130sram_sp_cell"
VSS	

vss"
VDD	

vdd"
VPB	

vpb"
BR

br&&"
VNB	

vnb"
BL

bl&&"
WL

wl"¶
bitcell_8_41
sky130sram_sp_cell"
VPB	

vpb"
WL

wl"
VSS	

vss"
VDD	

vdd"
BL

bl''"
VNB	

vnb"
BR

br''"¶
bitcell_8_42
sky130sram_sp_cell"
VSS	

vss"
BR

br(("
VDD	

vdd"
VNB	

vnb"
WL

wl"
VPB	

vpb"
BL

bl(("¶
bitcell_8_43
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
WL

wl"
BL

bl))"
VPB	

vpb"
BR

br))"¶
bitcell_8_44
sky130sram_sp_cell"
WL

wl"
VDD	

vdd"
VSS	

vss"
BL

bl**"
VNB	

vnb"
BR

br**"
VPB	

vpb"¶
bitcell_8_45
sky130sram_sp_cell"
VNB	

vnb"
BR

br++"
BL

bl++"
VSS	

vss"
VPB	

vpb"
VDD	

vdd"
WL

wl"¶
bitcell_8_46
sky130sram_sp_cell"
VNB	

vnb"
VSS	

vss"
BR

br,,"
VPB	

vpb"
BL

bl,,"
VDD	

vdd"
WL

wl"¶
bitcell_8_47
sky130sram_sp_cell"
VPB	

vpb"
BL

bl--"
BR

br--"
WL

wl"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"¶
bitcell_8_48
sky130sram_sp_cell"
VPB	

vpb"
VDD	

vdd"
BR

br.."
VNB	

vnb"
VSS	

vss"
WL

wl"
BL

bl.."¶
bitcell_8_49
sky130sram_sp_cell"
WL

wl"
BL

bl//"
BR

br//"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"
VNB	

vnb"¶
bitcell_8_50
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
BL

bl00"
BR

br00"
VPB	

vpb"
WL

wl"
VNB	

vnb"¶
bitcell_8_51
sky130sram_sp_cell"
WL

wl"
BL

bl11"
BR

br11"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"¶
bitcell_8_52
sky130sram_sp_cell"
BR

br22"
VSS	

vss"
VPB	

vpb"
VDD	

vdd"
BL

bl22"
VNB	

vnb"
WL

wl"¶
bitcell_8_53
sky130sram_sp_cell"
VSS	

vss"
VNB	

vnb"
WL

wl"
BL

bl33"
VPB	

vpb"
VDD	

vdd"
BR

br33"¶
bitcell_8_54
sky130sram_sp_cell"
VDD	

vdd"
BR

br44"
VPB	

vpb"
WL

wl"
VSS	

vss"
VNB	

vnb"
BL

bl44"¶
bitcell_8_55
sky130sram_sp_cell"
VPB	

vpb"
BR

br55"
VNB	

vnb"
WL

wl"
BL

bl55"
VSS	

vss"
VDD	

vdd"¶
bitcell_8_56
sky130sram_sp_cell"
VDD	

vdd"
WL

wl"
VNB	

vnb"
BR

br66"
BL

bl66"
VSS	

vss"
VPB	

vpb"¶
bitcell_8_57
sky130sram_sp_cell"
BR

br77"
VPB	

vpb"
VNB	

vnb"
VSS	

vss"
VDD	

vdd"
WL

wl"
BL

bl77"¶
bitcell_8_58
sky130sram_sp_cell"
BR

br88"
BL

bl88"
VSS	

vss"
VPB	

vpb"
VNB	

vnb"
VDD	

vdd"
WL

wl"¶
bitcell_8_59
sky130sram_sp_cell"
VDD	

vdd"
BR

br99"
VNB	

vnb"
WL

wl"
BL

bl99"
VPB	

vpb"
VSS	

vss"¶
bitcell_8_60
sky130sram_sp_cell"
VDD	

vdd"
VNB	

vnb"
VSS	

vss"
WL

wl"
BL

bl::"
BR

br::"
VPB	

vpb"¶
bitcell_8_61
sky130sram_sp_cell"
VNB	

vnb"
WL

wl"
BL

bl;;"
VDD	

vdd"
BR

br;;"
VPB	

vpb"
VSS	

vss"¶
bitcell_8_62
sky130sram_sp_cell"
WL

wl"
BR

br<<"
BL

bl<<"
VSS	

vss"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"¶
bitcell_8_63
sky130sram_sp_cell"
WL

wl"
VSS	

vss"
VDD	

vdd"
VPB	

vpb"
VNB	

vnb"
BL

bl=="
BR

br=="¶
bitcell_8_64
sky130sram_sp_cell"
VDD	

vdd"
VNB	

vnb"
VSS	

vss"
BL

bl>>"
BR

br>>"
VPB	

vpb"
WL

wl"¶
bitcell_8_65
sky130sram_sp_cell"
BL

bl??"
WL

wl"
VSS	

vss"
VNB	

vnb"
VDD	

vdd"
VPB	

vpb"
BR

br??"¶
bitcell_8_66
sky130sram_sp_cell"
VSS	

vss"
VDD	

vdd"
VNB	

vnb"
WL

wl"
VPB	

vpb"
BL

bl@@"
BR

br@@"¶
bitcell_8_67
sky130sram_sp_cell"
VSS	

vss"
WL

wl"
BR

brAA"
VNB	

vnb"
BL

blAA"
VDD	

vdd"
VPB	

vpb"¶
bitcell_8_68
sky130sram_sp_cell"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"
BL

blBB"
BR

brBB"
WL

wl"
VSS	

vss"¶
bitcell_8_69
sky130sram_sp_cell"
VPB	

vpb"
WL

wl"
VDD	

vdd"
BL

blCC"
VNB	

vnb"
BR

brCC"
VSS	

vss"¶
bitcell_8_70
sky130sram_sp_cell"
BL

blDD"
VPB	

vpb"
VNB	

vnb"
BR

brDD"
VDD	

vdd"
VSS	

vss"
WL

wl"¶
bitcell_8_71
sky130sram_sp_cell"
BR

brEE"
VNB	

vnb"
VDD	

vdd"
WL

wl"
BL

blEE"
VPB	

vpb"
VSS	

vss"¶
bitcell_8_72
sky130sram_sp_cell"
BL

blFF"
BR

brFF"
VNB	

vnb"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"
WL

wl"¶
bitcell_8_73
sky130sram_sp_cell"
VPB	

vpb"
VNB	

vnb"
BL

blGG"
VDD	

vdd"
BR

brGG"
WL

wl"
VSS	

vss"¶
bitcell_8_74
sky130sram_sp_cell"
BL

blHH"
VDD	

vdd"
WL

wl"
BR

brHH"
VNB	

vnb"
VSS	

vss"
VPB	

vpb"¶
bitcell_8_75
sky130sram_sp_cell"
BL

blII"
VSS	

vss"
VDD	

vdd"
VNB	

vnb"
WL

wl"
VPB	

vpb"
BR

brII"¶
bitcell_8_76
sky130sram_sp_cell"
VDD	

vdd"
VNB	

vnb"
BL

blJJ"
WL

wl"
VPB	

vpb"
VSS	

vss"
BR

brJJ"¶
bitcell_8_77
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"
WL

wl"
BL

blKK"
BR

brKK"¶
bitcell_8_78
sky130sram_sp_cell"
WL

wl"
BR

brLL"
VNB	

vnb"
BL

blLL"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"¶
bitcell_8_79
sky130sram_sp_cell"
VPB	

vpb"
VDD	

vdd"
WL

wl"
BR

brMM"
VNB	

vnb"
BL

blMM"
VSS	

vss"¶
bitcell_8_80
sky130sram_sp_cell"
BL

blNN"
BR

brNN"
VNB	

vnb"
VSS	

vss"
VDD	

vdd"
VPB	

vpb"
WL

wl"¶
bitcell_8_81
sky130sram_sp_cell"
WL

wl"
BL

blOO"
BR

brOO"
VNB	

vnb"
VSS	

vss"
VDD	

vdd"
VPB	

vpb"¶
bitcell_8_82
sky130sram_sp_cell"
VNB	

vnb"
BR

brPP"
VPB	

vpb"
WL

wl"
VDD	

vdd"
VSS	

vss"
BL

blPP"¶
bitcell_8_83
sky130sram_sp_cell"
BL

blQQ"
VSS	

vss"
VPB	

vpb"
WL

wl"
BR

brQQ"
VDD	

vdd"
VNB	

vnb"¶
bitcell_8_84
sky130sram_sp_cell"
VSS	

vss"
BR

brRR"
WL

wl"
VPB	

vpb"
VDD	

vdd"
BL

blRR"
VNB	

vnb"¶
bitcell_8_85
sky130sram_sp_cell"
BR

brSS"
VPB	

vpb"
VSS	

vss"
WL

wl"
VDD	

vdd"
VNB	

vnb"
BL

blSS"¶
bitcell_8_86
sky130sram_sp_cell"
VPB	

vpb"
BL

blTT"
BR

brTT"
VSS	

vss"
WL

wl"
VDD	

vdd"
VNB	

vnb"¶
bitcell_8_87
sky130sram_sp_cell"
VPB	

vpb"
VSS	

vss"
BL

blUU"
WL

wl"
VDD	

vdd"
BR

brUU"
VNB	

vnb"¶
bitcell_8_88
sky130sram_sp_cell"
BL

blVV"
BR

brVV"
VSS	

vss"
VDD	

vdd"
VPB	

vpb"
VNB	

vnb"
WL

wl"¶
bitcell_8_89
sky130sram_sp_cell"
BL

blWW"
VDD	

vdd"
BR

brWW"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"
WL

wl"¶
bitcell_8_90
sky130sram_sp_cell"
VPB	

vpb"
WL

wl"
VSS	

vss"
VNB	

vnb"
BL

blXX"
BR

brXX"
VDD	

vdd"¶
bitcell_8_91
sky130sram_sp_cell"
WL

wl"
BL

blYY"
BR

brYY"
VPB	

vpb"
VNB	

vnb"
VSS	

vss"
VDD	

vdd"¶
bitcell_8_92
sky130sram_sp_cell"
VSS	

vss"
VNB	

vnb"
WL

wl"
BL

blZZ"
VDD	

vdd"
VPB	

vpb"
BR

brZZ"¶
bitcell_8_93
sky130sram_sp_cell"
VPB	

vpb"
VDD	

vdd"
WL

wl"
BL

bl[["
BR

br[["
VSS	

vss"
VNB	

vnb"¶
bitcell_8_94
sky130sram_sp_cell"
WL

wl"
VNB	

vnb"
VSS	

vss"
VDD	

vdd"
BR

br\\"
BL

bl\\"
VPB	

vpb"¶
bitcell_8_95
sky130sram_sp_cell"
VSS	

vss"
VDD	

vdd"
BR

br]]"
VPB	

vpb"
BL

bl]]"
VNB	

vnb"
WL

wl"¶
bitcell_8_96
sky130sram_sp_cell"
VSS	

vss"
VPB	

vpb"
BL

bl^^"
BR

br^^"
VDD	

vdd"
WL

wl"
VNB	

vnb"¶
bitcell_8_97
sky130sram_sp_cell"
VPB	

vpb"
VNB	

vnb"
WL

wl"
VDD	

vdd"
VSS	

vss"
BR

br__"
BL

bl__"¶
bitcell_8_98
sky130sram_sp_cell"
BL

bl``"
VNB	

vnb"
VPB	

vpb"
WL

wl"
BR

br``"
VDD	

vdd"
VSS	

vss"¶
bitcell_8_99
sky130sram_sp_cell"
BR

braa"
BL

blaa"
VSS	

vss"
VDD	

vdd"
VPB	

vpb"
VNB	

vnb"
WL

wl"ß
bitcell_8_100
sky130sram_sp_cell"
BR

brbb"
VSS	

vss"
VNB	

vnb"
VDD	

vdd"
VPB	

vpb"
WL

wl"
BL

blbb"ß
bitcell_8_101
sky130sram_sp_cell"
VSS	

vss"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"
WL

wl"
BL

blcc"
BR

brcc"ß
bitcell_8_102
sky130sram_sp_cell"
VSS	

vss"
VPB	

vpb"
WL

wl"
VNB	

vnb"
VDD	

vdd"
BR

brdd"
BL

bldd"ß
bitcell_8_103
sky130sram_sp_cell"
VDD	

vdd"
WL

wl"
BL

blee"
VSS	

vss"
BR

bree"
VPB	

vpb"
VNB	

vnb"ß
bitcell_8_104
sky130sram_sp_cell"
VDD	

vdd"
BL

blff"
VPB	

vpb"
VSS	

vss"
WL

wl"
BR

brff"
VNB	

vnb"ß
bitcell_8_105
sky130sram_sp_cell"
BR

brgg"
VPB	

vpb"
WL

wl"
VSS	

vss"
VDD	

vdd"
VNB	

vnb"
BL

blgg"ß
bitcell_8_106
sky130sram_sp_cell"
BR

brhh"
VSS	

vss"
WL

wl"
BL

blhh"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"ß
bitcell_8_107
sky130sram_sp_cell"
VSS	

vss"
BR

brii"
VPB	

vpb"
VDD	

vdd"
VNB	

vnb"
WL

wl"
BL

blii"ß
bitcell_8_108
sky130sram_sp_cell"
VNB	

vnb"
VPB	

vpb"
WL

wl"
BL

bljj"
VSS	

vss"
VDD	

vdd"
BR

brjj"ß
bitcell_8_109
sky130sram_sp_cell"
VSS	

vss"
WL

wl"
BL

blkk"
BR

brkk"
VPB	

vpb"
VDD	

vdd"
VNB	

vnb"ß
bitcell_8_110
sky130sram_sp_cell"
WL

wl"
BL

blll"
VPB	

vpb"
VDD	

vdd"
BR

brll"
VSS	

vss"
VNB	

vnb"ß
bitcell_8_111
sky130sram_sp_cell"
WL

wl"
BR

brmm"
VPB	

vpb"
BL

blmm"
VDD	

vdd"
VNB	

vnb"
VSS	

vss"ß
bitcell_8_112
sky130sram_sp_cell"
BL

blnn"
BR

brnn"
VDD	

vdd"
WL

wl"
VSS	

vss"
VPB	

vpb"
VNB	

vnb"ß
bitcell_8_113
sky130sram_sp_cell"
BL

bloo"
BR

broo"
VSS	

vss"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"
WL

wl"ß
bitcell_8_114
sky130sram_sp_cell"
VDD	

vdd"
VNB	

vnb"
BL

blpp"
VPB	

vpb"
VSS	

vss"
BR

brpp"
WL

wl"ß
bitcell_8_115
sky130sram_sp_cell"
BR

brqq"
WL

wl"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"
VDD	

vdd"
BL

blqq"ß
bitcell_8_116
sky130sram_sp_cell"
BR

brrr"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"
BL

blrr"
WL

wl"ß
bitcell_8_117
sky130sram_sp_cell"
WL

wl"
BL

blss"
VSS	

vss"
VPB	

vpb"
VDD	

vdd"
VNB	

vnb"
BR

brss"ß
bitcell_8_118
sky130sram_sp_cell"
VDD	

vdd"
BR

brtt"
VPB	

vpb"
WL

wl"
VSS	

vss"
VNB	

vnb"
BL

bltt"ß
bitcell_8_119
sky130sram_sp_cell"
BL

bluu"
BR

bruu"
VPB	

vpb"
VDD	

vdd"
VNB	

vnb"
VSS	

vss"
WL

wl"ß
bitcell_8_120
sky130sram_sp_cell"
VPB	

vpb"
BL

blvv"
BR

brvv"
VSS	

vss"
VNB	

vnb"
VDD	

vdd"
WL

wl"ß
bitcell_8_121
sky130sram_sp_cell"
VPB	

vpb"
WL

wl"
BL

blww"
VDD	

vdd"
VSS	

vss"
BR

brww"
VNB	

vnb"ß
bitcell_8_122
sky130sram_sp_cell"
BL

blxx"
VPB	

vpb"
WL

wl"
VNB	

vnb"
VSS	

vss"
BR

brxx"
VDD	

vdd"ß
bitcell_8_123
sky130sram_sp_cell"
VPB	

vpb"
VDD	

vdd"
WL

wl"
VNB	

vnb"
BL

blyy"
VSS	

vss"
BR

bryy"ß
bitcell_8_124
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
WL

wl"
BL

blzz"
VNB	

vnb"
BR

brzz"
VPB	

vpb"ß
bitcell_8_125
sky130sram_sp_cell"
BL

bl{{"
VDD	

vdd"
VNB	

vnb"
WL

wl"
BR

br{{"
VSS	

vss"
VPB	

vpb"ß
bitcell_8_126
sky130sram_sp_cell"
VNB	

vnb"
VDD	

vdd"
VPB	

vpb"
WL

wl"
BL

bl||"
BR

br||"
VSS	

vss"ß
bitcell_8_127
sky130sram_sp_cell"
WL

wl"
BR

br}}"
VDD	

vdd"
BL

bl}}"
VNB	

vnb"
VSS	

vss"
VPB	

vpb"ß
bitcell_8_128
sky130sram_sp_cell"
WL

wl"
BL

bl~~"
BR

br~~"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"ß
bitcell_8_129
sky130sram_sp_cell"
BR

br"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"
VNB	

vnb"
WL

wl"
BL

bl"•
bitcell_8_130
sky130sram_sp_cell"
VNB	

vnb"
WL

wl"
VDD	

vdd"
BR	

vdd"
BL	

vdd"
VPB	

vpb"
VSS	

vss"•
bitcell_8_131
sky130sram_sp_cell"
VNB	

vnb"
BL	

vdd"
VDD	

vdd"
BR	

vdd"
VSS	

vss"
VPB	

vpb"
WL

wl"´
bitcell_9_0 
sky130sram_sp_cell_replica"
BL	

vdd"
VDD	

vdd"
BR	

vdd"
VNB	

vnb"
WL

wl"
VPB	

vpb"
VSS	

vss"´
bitcell_9_1 
sky130sram_sp_cell_replica"
VPB	

vpb"
VNB	

vnb"
VDD	

vdd"
WL

wl"
BL	

rbl"
BR	

rbr"
VSS	

vss"ù
bitcell_9_2
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
WL

wl"
BL
bl"
BR
br"
VPB	

vpb"•
bitcell_9_3
sky130sram_sp_cell"
BR

br"
VNB	

vnb"
VPB	

vpb"
WL

wl"
VDD	

vdd"
VSS	

vss"
BL

bl"•
bitcell_9_4
sky130sram_sp_cell"
VPB	

vpb"
WL

wl"
BR

br"
VSS	

vss"
BL

bl"
VDD	

vdd"
VNB	

vnb"•
bitcell_9_5
sky130sram_sp_cell"
VSS	

vss"
BL

bl"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"
WL

wl"
BR

br"•
bitcell_9_6
sky130sram_sp_cell"
BR

br"
VNB	

vnb"
BL

bl"
WL

wl"
VSS	

vss"
VDD	

vdd"
VPB	

vpb"•
bitcell_9_7
sky130sram_sp_cell"
VPB	

vpb"
VSS	

vss"
VNB	

vnb"
VDD	

vdd"
BR

br"
WL

wl"
BL

bl"•
bitcell_9_8
sky130sram_sp_cell"
WL

wl"
BL

bl"
BR

br"
VSS	

vss"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"•
bitcell_9_9
sky130sram_sp_cell"
VSS	

vss"
WL

wl"
VNB	

vnb"
VPB	

vpb"
VDD	

vdd"
BL

bl"
BR

br"¶
bitcell_9_10
sky130sram_sp_cell"
VSS	

vss"
VPB	

vpb"
WL

wl"
BR

br"
VDD	

vdd"
BL

bl"
VNB	

vnb"¶
bitcell_9_11
sky130sram_sp_cell"
VPB	

vpb"
VDD	

vdd"
VNB	

vnb"
WL

wl"
BL

bl		"
BR

br		"
VSS	

vss"¶
bitcell_9_12
sky130sram_sp_cell"
BL

bl

"
VNB	

vnb"
VPB	

vpb"
VDD	

vdd"
VSS	

vss"
BR

br

"
WL

wl"¶
bitcell_9_13
sky130sram_sp_cell"
BL

bl"
VPB	

vpb"
BR

br"
VSS	

vss"
VNB	

vnb"
VDD	

vdd"
WL

wl"¶
bitcell_9_14
sky130sram_sp_cell"
WL

wl"
VPB	

vpb"
VNB	

vnb"
VDD	

vdd"
BL

bl"
BR

br"
VSS	

vss"¶
bitcell_9_15
sky130sram_sp_cell"
WL

wl"
VNB	

vnb"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"
BL

bl"
BR

br"¶
bitcell_9_16
sky130sram_sp_cell"
VPB	

vpb"
BL

bl"
VDD	

vdd"
BR

br"
VNB	

vnb"
VSS	

vss"
WL

wl"¶
bitcell_9_17
sky130sram_sp_cell"
VNB	

vnb"
VPB	

vpb"
VSS	

vss"
WL

wl"
VDD	

vdd"
BL

bl"
BR

br"¶
bitcell_9_18
sky130sram_sp_cell"
VSS	

vss"
VPB	

vpb"
VNB	

vnb"
BL

bl"
VDD	

vdd"
WL

wl"
BR

br"¶
bitcell_9_19
sky130sram_sp_cell"
VSS	

vss"
VPB	

vpb"
VDD	

vdd"
WL

wl"
BL

bl"
BR

br"
VNB	

vnb"¶
bitcell_9_20
sky130sram_sp_cell"
BL

bl"
VPB	

vpb"
BR

br"
WL

wl"
VNB	

vnb"
VDD	

vdd"
VSS	

vss"¶
bitcell_9_21
sky130sram_sp_cell"
VDD	

vdd"
VPB	

vpb"
BR

br"
WL

wl"
VNB	

vnb"
VSS	

vss"
BL

bl"¶
bitcell_9_22
sky130sram_sp_cell"
VDD	

vdd"
VNB	

vnb"
VSS	

vss"
WL

wl"
VPB	

vpb"
BR

br"
BL

bl"¶
bitcell_9_23
sky130sram_sp_cell"
VDD	

vdd"
VNB	

vnb"
VSS	

vss"
WL

wl"
BL

bl"
VPB	

vpb"
BR

br"¶
bitcell_9_24
sky130sram_sp_cell"
VDD	

vdd"
BL

bl"
WL

wl"
BR

br"
VPB	

vpb"
VSS	

vss"
VNB	

vnb"¶
bitcell_9_25
sky130sram_sp_cell"
WL

wl"
VNB	

vnb"
VDD	

vdd"
BR

br"
VSS	

vss"
BL

bl"
VPB	

vpb"¶
bitcell_9_26
sky130sram_sp_cell"
VPB	

vpb"
VDD	

vdd"
BL

bl"
BR

br"
WL

wl"
VSS	

vss"
VNB	

vnb"¶
bitcell_9_27
sky130sram_sp_cell"
VSS	

vss"
WL

wl"
VDD	

vdd"
BL

bl"
VNB	

vnb"
BR

br"
VPB	

vpb"¶
bitcell_9_28
sky130sram_sp_cell"
BL

bl"
BR

br"
VPB	

vpb"
WL

wl"
VSS	

vss"
VDD	

vdd"
VNB	

vnb"¶
bitcell_9_29
sky130sram_sp_cell"
BL

bl"
VSS	

vss"
VNB	

vnb"
BR

br"
VDD	

vdd"
VPB	

vpb"
WL

wl"¶
bitcell_9_30
sky130sram_sp_cell"
VDD	

vdd"
VPB	

vpb"
BR

br"
BL

bl"
VNB	

vnb"
WL

wl"
VSS	

vss"¶
bitcell_9_31
sky130sram_sp_cell"
WL

wl"
BR

br"
VPB	

vpb"
BL

bl"
VSS	

vss"
VDD	

vdd"
VNB	

vnb"¶
bitcell_9_32
sky130sram_sp_cell"
BR

br"
VPB	

vpb"
VNB	

vnb"
VDD	

vdd"
VSS	

vss"
BL

bl"
WL

wl"¶
bitcell_9_33
sky130sram_sp_cell"
BL

bl"
VDD	

vdd"
VPB	

vpb"
WL

wl"
VSS	

vss"
VNB	

vnb"
BR

br"¶
bitcell_9_34
sky130sram_sp_cell"
VNB	

vnb"
WL

wl"
VDD	

vdd"
VPB	

vpb"
BL

bl  "
BR

br  "
VSS	

vss"¶
bitcell_9_35
sky130sram_sp_cell"
BR

br!!"
VNB	

vnb"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"
WL

wl"
BL

bl!!"¶
bitcell_9_36
sky130sram_sp_cell"
VDD	

vdd"
VPB	

vpb"
BR

br"""
VNB	

vnb"
WL

wl"
BL

bl"""
VSS	

vss"¶
bitcell_9_37
sky130sram_sp_cell"
BL

bl##"
BR

br##"
VNB	

vnb"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"
WL

wl"¶
bitcell_9_38
sky130sram_sp_cell"
BR

br$$"
VNB	

vnb"
VSS	

vss"
VPB	

vpb"
VDD	

vdd"
BL

bl$$"
WL

wl"¶
bitcell_9_39
sky130sram_sp_cell"
BL

bl%%"
VDD	

vdd"
WL

wl"
BR

br%%"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"¶
bitcell_9_40
sky130sram_sp_cell"
VDD	

vdd"
VPB	

vpb"
WL

wl"
VSS	

vss"
BL

bl&&"
VNB	

vnb"
BR

br&&"¶
bitcell_9_41
sky130sram_sp_cell"
VSS	

vss"
VDD	

vdd"
VPB	

vpb"
WL

wl"
VNB	

vnb"
BL

bl''"
BR

br''"¶
bitcell_9_42
sky130sram_sp_cell"
BR

br(("
BL

bl(("
VDD	

vdd"
VPB	

vpb"
WL

wl"
VNB	

vnb"
VSS	

vss"¶
bitcell_9_43
sky130sram_sp_cell"
WL

wl"
BL

bl))"
BR

br))"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"¶
bitcell_9_44
sky130sram_sp_cell"
WL

wl"
VSS	

vss"
BL

bl**"
BR

br**"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"¶
bitcell_9_45
sky130sram_sp_cell"
VPB	

vpb"
VNB	

vnb"
VSS	

vss"
WL

wl"
BL

bl++"
BR

br++"
VDD	

vdd"¶
bitcell_9_46
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
WL

wl"
BL

bl,,"
BR

br,,"
VNB	

vnb"
VPB	

vpb"¶
bitcell_9_47
sky130sram_sp_cell"
VNB	

vnb"
WL

wl"
BL

bl--"
BR

br--"
VDD	

vdd"
VPB	

vpb"
VSS	

vss"¶
bitcell_9_48
sky130sram_sp_cell"
VNB	

vnb"
VPB	

vpb"
BL

bl.."
BR

br.."
WL

wl"
VDD	

vdd"
VSS	

vss"¶
bitcell_9_49
sky130sram_sp_cell"
VSS	

vss"
WL

wl"
VNB	

vnb"
VDD	

vdd"
BL

bl//"
BR

br//"
VPB	

vpb"¶
bitcell_9_50
sky130sram_sp_cell"
VPB	

vpb"
WL

wl"
BL

bl00"
VSS	

vss"
VDD	

vdd"
VNB	

vnb"
BR

br00"¶
bitcell_9_51
sky130sram_sp_cell"
VNB	

vnb"
VPB	

vpb"
WL

wl"
VDD	

vdd"
VSS	

vss"
BL

bl11"
BR

br11"¶
bitcell_9_52
sky130sram_sp_cell"
VNB	

vnb"
VDD	

vdd"
BL

bl22"
WL

wl"
BR

br22"
VPB	

vpb"
VSS	

vss"¶
bitcell_9_53
sky130sram_sp_cell"
BL

bl33"
BR

br33"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"
VSS	

vss"
WL

wl"¶
bitcell_9_54
sky130sram_sp_cell"
VDD	

vdd"
VPB	

vpb"
VSS	

vss"
WL

wl"
BL

bl44"
VNB	

vnb"
BR

br44"¶
bitcell_9_55
sky130sram_sp_cell"
VPB	

vpb"
BL

bl55"
BR

br55"
VDD	

vdd"
VSS	

vss"
WL

wl"
VNB	

vnb"¶
bitcell_9_56
sky130sram_sp_cell"
VSS	

vss"
VNB	

vnb"
VDD	

vdd"
WL

wl"
VPB	

vpb"
BL

bl66"
BR

br66"¶
bitcell_9_57
sky130sram_sp_cell"
VNB	

vnb"
BR

br77"
VDD	

vdd"
VPB	

vpb"
WL

wl"
VSS	

vss"
BL

bl77"¶
bitcell_9_58
sky130sram_sp_cell"
VPB	

vpb"
BR

br88"
WL

wl"
VDD	

vdd"
VNB	

vnb"
BL

bl88"
VSS	

vss"¶
bitcell_9_59
sky130sram_sp_cell"
VPB	

vpb"
VDD	

vdd"
VNB	

vnb"
WL

wl"
VSS	

vss"
BL

bl99"
BR

br99"¶
bitcell_9_60
sky130sram_sp_cell"
WL

wl"
VPB	

vpb"
BR

br::"
VSS	

vss"
BL

bl::"
VDD	

vdd"
VNB	

vnb"¶
bitcell_9_61
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
WL

wl"
BL

bl;;"
VPB	

vpb"
VNB	

vnb"
BR

br;;"¶
bitcell_9_62
sky130sram_sp_cell"
VDD	

vdd"
VPB	

vpb"
VNB	

vnb"
VSS	

vss"
WL

wl"
BL

bl<<"
BR

br<<"¶
bitcell_9_63
sky130sram_sp_cell"
WL

wl"
BL

bl=="
VNB	

vnb"
VPB	

vpb"
VDD	

vdd"
VSS	

vss"
BR

br=="¶
bitcell_9_64
sky130sram_sp_cell"
VNB	

vnb"
BL

bl>>"
BR

br>>"
VPB	

vpb"
VDD	

vdd"
WL

wl"
VSS	

vss"¶
bitcell_9_65
sky130sram_sp_cell"
BL

bl??"
VSS	

vss"
VDD	

vdd"
WL

wl"
BR

br??"
VPB	

vpb"
VNB	

vnb"¶
bitcell_9_66
sky130sram_sp_cell"
BR

br@@"
VNB	

vnb"
VPB	

vpb"
VDD	

vdd"
WL

wl"
BL

bl@@"
VSS	

vss"¶
bitcell_9_67
sky130sram_sp_cell"
VPB	

vpb"
VDD	

vdd"
BL

blAA"
BR

brAA"
VNB	

vnb"
WL

wl"
VSS	

vss"¶
bitcell_9_68
sky130sram_sp_cell"
BL

blBB"
VPB	

vpb"
BR

brBB"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
WL

wl"¶
bitcell_9_69
sky130sram_sp_cell"
BL

blCC"
VDD	

vdd"
WL

wl"
VSS	

vss"
BR

brCC"
VNB	

vnb"
VPB	

vpb"¶
bitcell_9_70
sky130sram_sp_cell"
VNB	

vnb"
BL

blDD"
VPB	

vpb"
BR

brDD"
VDD	

vdd"
VSS	

vss"
WL

wl"¶
bitcell_9_71
sky130sram_sp_cell"
VPB	

vpb"
BL

blEE"
VSS	

vss"
VNB	

vnb"
WL

wl"
BR

brEE"
VDD	

vdd"¶
bitcell_9_72
sky130sram_sp_cell"
VNB	

vnb"
VDD	

vdd"
WL

wl"
VSS	

vss"
VPB	

vpb"
BL

blFF"
BR

brFF"¶
bitcell_9_73
sky130sram_sp_cell"
VDD	

vdd"
VPB	

vpb"
VNB	

vnb"
VSS	

vss"
WL

wl"
BL

blGG"
BR

brGG"¶
bitcell_9_74
sky130sram_sp_cell"
BL

blHH"
VSS	

vss"
BR

brHH"
VPB	

vpb"
VDD	

vdd"
VNB	

vnb"
WL

wl"¶
bitcell_9_75
sky130sram_sp_cell"
VPB	

vpb"
WL

wl"
BL

blII"
BR

brII"
VNB	

vnb"
VSS	

vss"
VDD	

vdd"¶
bitcell_9_76
sky130sram_sp_cell"
WL

wl"
BL

blJJ"
VDD	

vdd"
BR

brJJ"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"¶
bitcell_9_77
sky130sram_sp_cell"
VPB	

vpb"
WL

wl"
VDD	

vdd"
VNB	

vnb"
VSS	

vss"
BL

blKK"
BR

brKK"¶
bitcell_9_78
sky130sram_sp_cell"
VPB	

vpb"
BR

brLL"
BL

blLL"
VNB	

vnb"
WL

wl"
VDD	

vdd"
VSS	

vss"¶
bitcell_9_79
sky130sram_sp_cell"
VSS	

vss"
BR

brMM"
VDD	

vdd"
VPB	

vpb"
WL

wl"
BL

blMM"
VNB	

vnb"¶
bitcell_9_80
sky130sram_sp_cell"
VSS	

vss"
VPB	

vpb"
BL

blNN"
WL

wl"
VDD	

vdd"
VNB	

vnb"
BR

brNN"¶
bitcell_9_81
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
BR

brOO"
BL

blOO"
VPB	

vpb"
WL

wl"¶
bitcell_9_82
sky130sram_sp_cell"
VSS	

vss"
VNB	

vnb"
BL

blPP"
WL

wl"
BR

brPP"
VDD	

vdd"
VPB	

vpb"¶
bitcell_9_83
sky130sram_sp_cell"
VPB	

vpb"
BL

blQQ"
VSS	

vss"
BR

brQQ"
WL

wl"
VDD	

vdd"
VNB	

vnb"¶
bitcell_9_84
sky130sram_sp_cell"
VNB	

vnb"
VPB	

vpb"
VSS	

vss"
WL

wl"
BL

blRR"
BR

brRR"
VDD	

vdd"¶
bitcell_9_85
sky130sram_sp_cell"
VSS	

vss"
BR

brSS"
VDD	

vdd"
WL

wl"
VPB	

vpb"
BL

blSS"
VNB	

vnb"¶
bitcell_9_86
sky130sram_sp_cell"
VDD	

vdd"
VNB	

vnb"
WL

wl"
VPB	

vpb"
BL

blTT"
BR

brTT"
VSS	

vss"¶
bitcell_9_87
sky130sram_sp_cell"
VNB	

vnb"
VPB	

vpb"
WL

wl"
BL

blUU"
BR

brUU"
VDD	

vdd"
VSS	

vss"¶
bitcell_9_88
sky130sram_sp_cell"
VDD	

vdd"
BL

blVV"
VSS	

vss"
BR

brVV"
WL

wl"
VNB	

vnb"
VPB	

vpb"¶
bitcell_9_89
sky130sram_sp_cell"
VPB	

vpb"
WL

wl"
BL

blWW"
BR

brWW"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"¶
bitcell_9_90
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
WL

wl"
BR

brXX"
VNB	

vnb"
VPB	

vpb"
BL

blXX"¶
bitcell_9_91
sky130sram_sp_cell"
BR

brYY"
VPB	

vpb"
VNB	

vnb"
VSS	

vss"
VDD	

vdd"
WL

wl"
BL

blYY"¶
bitcell_9_92
sky130sram_sp_cell"
VPB	

vpb"
WL

wl"
BL

blZZ"
BR

brZZ"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"¶
bitcell_9_93
sky130sram_sp_cell"
WL

wl"
BL

bl[["
BR

br[["
VNB	

vnb"
VSS	

vss"
VPB	

vpb"
VDD	

vdd"¶
bitcell_9_94
sky130sram_sp_cell"
VSS	

vss"
VPB	

vpb"
VDD	

vdd"
VNB	

vnb"
WL

wl"
BR

br\\"
BL

bl\\"¶
bitcell_9_95
sky130sram_sp_cell"
VNB	

vnb"
VDD	

vdd"
VPB	

vpb"
BR

br]]"
BL

bl]]"
VSS	

vss"
WL

wl"¶
bitcell_9_96
sky130sram_sp_cell"
VPB	

vpb"
BL

bl^^"
VSS	

vss"
VNB	

vnb"
WL

wl"
BR

br^^"
VDD	

vdd"¶
bitcell_9_97
sky130sram_sp_cell"
BL

bl__"
VSS	

vss"
VNB	

vnb"
VDD	

vdd"
WL

wl"
BR

br__"
VPB	

vpb"¶
bitcell_9_98
sky130sram_sp_cell"
VPB	

vpb"
BL

bl``"
BR

br``"
VSS	

vss"
VNB	

vnb"
VDD	

vdd"
WL

wl"¶
bitcell_9_99
sky130sram_sp_cell"
VDD	

vdd"
BL

blaa"
VNB	

vnb"
VPB	

vpb"
WL

wl"
BR

braa"
VSS	

vss"ß
bitcell_9_100
sky130sram_sp_cell"
BR

brbb"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"
VSS	

vss"
WL

wl"
BL

blbb"ß
bitcell_9_101
sky130sram_sp_cell"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"
WL

wl"
BL

blcc"
BR

brcc"
VSS	

vss"ß
bitcell_9_102
sky130sram_sp_cell"
VSS	

vss"
VNB	

vnb"
VDD	

vdd"
BL

bldd"
BR

brdd"
VPB	

vpb"
WL

wl"ß
bitcell_9_103
sky130sram_sp_cell"
WL

wl"
VPB	

vpb"
BR

bree"
VNB	

vnb"
BL

blee"
VDD	

vdd"
VSS	

vss"ß
bitcell_9_104
sky130sram_sp_cell"
VDD	

vdd"
VPB	

vpb"
VSS	

vss"
WL

wl"
BL

blff"
VNB	

vnb"
BR

brff"ß
bitcell_9_105
sky130sram_sp_cell"
BR

brgg"
BL

blgg"
WL

wl"
VPB	

vpb"
VNB	

vnb"
VSS	

vss"
VDD	

vdd"ß
bitcell_9_106
sky130sram_sp_cell"
VPB	

vpb"
VDD	

vdd"
BR

brhh"
VSS	

vss"
WL

wl"
VNB	

vnb"
BL

blhh"ß
bitcell_9_107
sky130sram_sp_cell"
BR

brii"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"
VDD	

vdd"
WL

wl"
BL

blii"ß
bitcell_9_108
sky130sram_sp_cell"
BR

brjj"
VSS	

vss"
WL

wl"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"
BL

bljj"ß
bitcell_9_109
sky130sram_sp_cell"
VDD	

vdd"
VPB	

vpb"
WL

wl"
VSS	

vss"
BL

blkk"
BR

brkk"
VNB	

vnb"ß
bitcell_9_110
sky130sram_sp_cell"
BL

blll"
BR

brll"
VNB	

vnb"
VDD	

vdd"
WL

wl"
VPB	

vpb"
VSS	

vss"ß
bitcell_9_111
sky130sram_sp_cell"
BL

blmm"
VPB	

vpb"
BR

brmm"
VSS	

vss"
VNB	

vnb"
VDD	

vdd"
WL

wl"ß
bitcell_9_112
sky130sram_sp_cell"
VNB	

vnb"
BL

blnn"
VDD	

vdd"
VPB	

vpb"
WL

wl"
VSS	

vss"
BR

brnn"ß
bitcell_9_113
sky130sram_sp_cell"
VPB	

vpb"
BL

bloo"
WL

wl"
VNB	

vnb"
BR

broo"
VDD	

vdd"
VSS	

vss"ß
bitcell_9_114
sky130sram_sp_cell"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"
WL

wl"
BL

blpp"
BR

brpp"
VSS	

vss"ß
bitcell_9_115
sky130sram_sp_cell"
VDD	

vdd"
BR

brqq"
VPB	

vpb"
VSS	

vss"
BL

blqq"
VNB	

vnb"
WL

wl"ß
bitcell_9_116
sky130sram_sp_cell"
WL

wl"
BR

brrr"
VPB	

vpb"
VSS	

vss"
VDD	

vdd"
VNB	

vnb"
BL

blrr"ß
bitcell_9_117
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
BR

brss"
VPB	

vpb"
WL

wl"
BL

blss"
VNB	

vnb"ß
bitcell_9_118
sky130sram_sp_cell"
VNB	

vnb"
BL

bltt"
VSS	

vss"
WL

wl"
VPB	

vpb"
VDD	

vdd"
BR

brtt"ß
bitcell_9_119
sky130sram_sp_cell"
VDD	

vdd"
VPB	

vpb"
BR

bruu"
VNB	

vnb"
VSS	

vss"
BL

bluu"
WL

wl"ß
bitcell_9_120
sky130sram_sp_cell"
BL

blvv"
BR

brvv"
VNB	

vnb"
VSS	

vss"
VPB	

vpb"
WL

wl"
VDD	

vdd"ß
bitcell_9_121
sky130sram_sp_cell"
BR

brww"
VSS	

vss"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"
WL

wl"
BL

blww"ß
bitcell_9_122
sky130sram_sp_cell"
VNB	

vnb"
WL

wl"
BL

blxx"
VPB	

vpb"
VSS	

vss"
BR

brxx"
VDD	

vdd"ß
bitcell_9_123
sky130sram_sp_cell"
WL

wl"
BR

bryy"
VDD	

vdd"
VPB	

vpb"
BL

blyy"
VNB	

vnb"
VSS	

vss"ß
bitcell_9_124
sky130sram_sp_cell"
BL

blzz"
VSS	

vss"
VDD	

vdd"
VNB	

vnb"
BR

brzz"
WL

wl"
VPB	

vpb"ß
bitcell_9_125
sky130sram_sp_cell"
VPB	

vpb"
VDD	

vdd"
WL

wl"
VNB	

vnb"
BL

bl{{"
BR

br{{"
VSS	

vss"ß
bitcell_9_126
sky130sram_sp_cell"
VPB	

vpb"
WL

wl"
BL

bl||"
BR

br||"
VDD	

vdd"
VNB	

vnb"
VSS	

vss"ß
bitcell_9_127
sky130sram_sp_cell"
VDD	

vdd"
VNB	

vnb"
BL

bl}}"
BR

br}}"
VSS	

vss"
WL

wl"
VPB	

vpb"ß
bitcell_9_128
sky130sram_sp_cell"
VNB	

vnb"
BL

bl~~"
WL

wl"
VPB	

vpb"
VDD	

vdd"
BR

br~~"
VSS	

vss"ß
bitcell_9_129
sky130sram_sp_cell"
BL

bl"
VPB	

vpb"
BR

br"
WL

wl"
VDD	

vdd"
VNB	

vnb"
VSS	

vss"•
bitcell_9_130
sky130sram_sp_cell"
VNB	

vnb"
BL	

vdd"
VSS	

vss"
BR	

vdd"
VPB	

vpb"
VDD	

vdd"
WL

wl"•
bitcell_9_131
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"
WL

wl"
BL	

vdd"
BR	

vdd"£
bitcell_10_0
sky130sram_sp_cell"
VDD	

vdd"
WL	

vss"
BL	

vdd"
BR	

vdd"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"£
bitcell_10_1
sky130sram_sp_cell"
VSS	

vss"
WL	

vss"
VNB	

vnb"
BL	

rbl"
BR	

rbr"
VDD	

vdd"
VPB	

vpb"ù
bitcell_10_2
sky130sram_sp_cell"
VNB	

vnb"
WL	

vss"
VSS	

vss"
VDD	

vdd"
VPB	

vpb"
BL
bl"
BR
br"•
bitcell_10_3
sky130sram_sp_cell"
VNB	

vnb"
VDD	

vdd"
WL	

vss"
BL

bl"
VPB	

vpb"
BR

br"
VSS	

vss"•
bitcell_10_4
sky130sram_sp_cell"
VPB	

vpb"
BR

br"
VDD	

vdd"
BL

bl"
VNB	

vnb"
VSS	

vss"
WL	

vss"•
bitcell_10_5
sky130sram_sp_cell"
WL	

vss"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"
BL

bl"
BR

br"
VNB	

vnb"•
bitcell_10_6
sky130sram_sp_cell"
VPB	

vpb"
BR

br"
VDD	

vdd"
BL

bl"
VSS	

vss"
VNB	

vnb"
WL	

vss"•
bitcell_10_7
sky130sram_sp_cell"
VDD	

vdd"
VPB	

vpb"
VNB	

vnb"
VSS	

vss"
BL

bl"
BR

br"
WL	

vss"•
bitcell_10_8
sky130sram_sp_cell"
VPB	

vpb"
VNB	

vnb"
WL	

vss"
VSS	

vss"
BL

bl"
BR

br"
VDD	

vdd"•
bitcell_10_9
sky130sram_sp_cell"
BR

br"
VSS	

vss"
WL	

vss"
VNB	

vnb"
VDD	

vdd"
VPB	

vpb"
BL

bl"¶
bitcell_10_10
sky130sram_sp_cell"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"
WL	

vss"
VSS	

vss"
BL

bl"
BR

br"¶
bitcell_10_11
sky130sram_sp_cell"
BR

br		"
VNB	

vnb"
VDD	

vdd"
VPB	

vpb"
VSS	

vss"
WL	

vss"
BL

bl		"¶
bitcell_10_12
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"
BL

bl

"
BR

br

"
WL	

vss"¶
bitcell_10_13
sky130sram_sp_cell"
WL	

vss"
VDD	

vdd"
VPB	

vpb"
BR

br"
VNB	

vnb"
VSS	

vss"
BL

bl"¶
bitcell_10_14
sky130sram_sp_cell"
BL

bl"
BR

br"
VPB	

vpb"
VNB	

vnb"
VDD	

vdd"
VSS	

vss"
WL	

vss"¶
bitcell_10_15
sky130sram_sp_cell"
WL	

vss"
BR

br"
VSS	

vss"
VDD	

vdd"
VNB	

vnb"
BL

bl"
VPB	

vpb"¶
bitcell_10_16
sky130sram_sp_cell"
VPB	

vpb"
BR

br"
VNB	

vnb"
BL

bl"
VDD	

vdd"
WL	

vss"
VSS	

vss"¶
bitcell_10_17
sky130sram_sp_cell"
VNB	

vnb"
WL	

vss"
BL

bl"
BR

br"
VDD	

vdd"
VPB	

vpb"
VSS	

vss"¶
bitcell_10_18
sky130sram_sp_cell"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"
VSS	

vss"
WL	

vss"
BL

bl"
BR

br"¶
bitcell_10_19
sky130sram_sp_cell"
VNB	

vnb"
BR

br"
BL

bl"
VDD	

vdd"
VPB	

vpb"
VSS	

vss"
WL	

vss"¶
bitcell_10_20
sky130sram_sp_cell"
VSS	

vss"
VPB	

vpb"
VNB	

vnb"
WL	

vss"
VDD	

vdd"
BL

bl"
BR

br"¶
bitcell_10_21
sky130sram_sp_cell"
BL

bl"
BR

br"
VSS	

vss"
VNB	

vnb"
VDD	

vdd"
WL	

vss"
VPB	

vpb"¶
bitcell_10_22
sky130sram_sp_cell"
VNB	

vnb"
BL

bl"
VPB	

vpb"
VSS	

vss"
BR

br"
VDD	

vdd"
WL	

vss"¶
bitcell_10_23
sky130sram_sp_cell"
VNB	

vnb"
BL

bl"
WL	

vss"
VSS	

vss"
VPB	

vpb"
BR

br"
VDD	

vdd"¶
bitcell_10_24
sky130sram_sp_cell"
VSS	

vss"
VDD	

vdd"
VPB	

vpb"
WL	

vss"
BL

bl"
VNB	

vnb"
BR

br"¶
bitcell_10_25
sky130sram_sp_cell"
VNB	

vnb"
VDD	

vdd"
VPB	

vpb"
WL	

vss"
BL

bl"
BR

br"
VSS	

vss"¶
bitcell_10_26
sky130sram_sp_cell"
WL	

vss"
BR

br"
VNB	

vnb"
VPB	

vpb"
BL

bl"
VDD	

vdd"
VSS	

vss"¶
bitcell_10_27
sky130sram_sp_cell"
VDD	

vdd"
WL	

vss"
VSS	

vss"
BL

bl"
BR

br"
VNB	

vnb"
VPB	

vpb"¶
bitcell_10_28
sky130sram_sp_cell"
BL

bl"
VDD	

vdd"
VNB	

vnb"
WL	

vss"
VPB	

vpb"
BR

br"
VSS	

vss"¶
bitcell_10_29
sky130sram_sp_cell"
VDD	

vdd"
VNB	

vnb"
WL	

vss"
VSS	

vss"
BL

bl"
VPB	

vpb"
BR

br"¶
bitcell_10_30
sky130sram_sp_cell"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"
VDD	

vdd"
WL	

vss"
BL

bl"
BR

br"¶
bitcell_10_31
sky130sram_sp_cell"
WL	

vss"
VPB	

vpb"
VNB	

vnb"
BR

br"
BL

bl"
VDD	

vdd"
VSS	

vss"¶
bitcell_10_32
sky130sram_sp_cell"
BL

bl"
VNB	

vnb"
VPB	

vpb"
VDD	

vdd"
WL	

vss"
VSS	

vss"
BR

br"¶
bitcell_10_33
sky130sram_sp_cell"
WL	

vss"
VPB	

vpb"
VNB	

vnb"
VDD	

vdd"
BL

bl"
VSS	

vss"
BR

br"¶
bitcell_10_34
sky130sram_sp_cell"
WL	

vss"
VPB	

vpb"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
BL

bl  "
BR

br  "¶
bitcell_10_35
sky130sram_sp_cell"
BL

bl!!"
BR

br!!"
VSS	

vss"
VNB	

vnb"
VDD	

vdd"
VPB	

vpb"
WL	

vss"¶
bitcell_10_36
sky130sram_sp_cell"
VPB	

vpb"
BR

br"""
VSS	

vss"
VDD	

vdd"
WL	

vss"
VNB	

vnb"
BL

bl"""¶
bitcell_10_37
sky130sram_sp_cell"
WL	

vss"
VNB	

vnb"
BL

bl##"
BR

br##"
VPB	

vpb"
VDD	

vdd"
VSS	

vss"¶
bitcell_10_38
sky130sram_sp_cell"
VSS	

vss"
VDD	

vdd"
VPB	

vpb"
BR

br$$"
WL	

vss"
BL

bl$$"
VNB	

vnb"¶
bitcell_10_39
sky130sram_sp_cell"
VNB	

vnb"
VPB	

vpb"
VSS	

vss"
VDD	

vdd"
WL	

vss"
BL

bl%%"
BR

br%%"¶
bitcell_10_40
sky130sram_sp_cell"
VPB	

vpb"
VDD	

vdd"
VSS	

vss"
BL

bl&&"
VNB	

vnb"
WL	

vss"
BR

br&&"¶
bitcell_10_41
sky130sram_sp_cell"
WL	

vss"
BL

bl''"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"
BR

br''"
VSS	

vss"¶
bitcell_10_42
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"
WL	

vss"
BL

bl(("
VNB	

vnb"
BR

br(("¶
bitcell_10_43
sky130sram_sp_cell"
VPB	

vpb"
VDD	

vdd"
VNB	

vnb"
VSS	

vss"
WL	

vss"
BL

bl))"
BR

br))"¶
bitcell_10_44
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
WL	

vss"
BL

bl**"
VNB	

vnb"
VPB	

vpb"
BR

br**"¶
bitcell_10_45
sky130sram_sp_cell"
BR

br++"
VNB	

vnb"
VDD	

vdd"
BL

bl++"
VSS	

vss"
VPB	

vpb"
WL	

vss"¶
bitcell_10_46
sky130sram_sp_cell"
VSS	

vss"
BR

br,,"
VPB	

vpb"
VNB	

vnb"
VDD	

vdd"
WL	

vss"
BL

bl,,"¶
bitcell_10_47
sky130sram_sp_cell"
BR

br--"
VDD	

vdd"
VNB	

vnb"
BL

bl--"
VSS	

vss"
VPB	

vpb"
WL	

vss"¶
bitcell_10_48
sky130sram_sp_cell"
BR

br.."
VNB	

vnb"
WL	

vss"
BL

bl.."
VPB	

vpb"
VSS	

vss"
VDD	

vdd"¶
bitcell_10_49
sky130sram_sp_cell"
BR

br//"
WL	

vss"
VNB	

vnb"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"
BL

bl//"¶
bitcell_10_50
sky130sram_sp_cell"
VPB	

vpb"
BR

br00"
VNB	

vnb"
VDD	

vdd"
WL	

vss"
BL

bl00"
VSS	

vss"¶
bitcell_10_51
sky130sram_sp_cell"
BL

bl11"
BR

br11"
VPB	

vpb"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
WL	

vss"¶
bitcell_10_52
sky130sram_sp_cell"
VSS	

vss"
BL

bl22"
VPB	

vpb"
WL	

vss"
VDD	

vdd"
BR

br22"
VNB	

vnb"¶
bitcell_10_53
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"
WL	

vss"
BL

bl33"
BR

br33"¶
bitcell_10_54
sky130sram_sp_cell"
VNB	

vnb"
WL	

vss"
BR

br44"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"
BL

bl44"¶
bitcell_10_55
sky130sram_sp_cell"
WL	

vss"
BR

br55"
VNB	

vnb"
BL

bl55"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"¶
bitcell_10_56
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
BL

bl66"
VNB	

vnb"
VPB	

vpb"
WL	

vss"
BR

br66"¶
bitcell_10_57
sky130sram_sp_cell"
BR

br77"
VNB	

vnb"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"
WL	

vss"
BL

bl77"¶
bitcell_10_58
sky130sram_sp_cell"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"
VSS	

vss"
BR

br88"
WL	

vss"
BL

bl88"¶
bitcell_10_59
sky130sram_sp_cell"
VDD	

vdd"
BL

bl99"
VPB	

vpb"
WL	

vss"
BR

br99"
VNB	

vnb"
VSS	

vss"¶
bitcell_10_60
sky130sram_sp_cell"
BR

br::"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"
WL	

vss"
VSS	

vss"
BL

bl::"¶
bitcell_10_61
sky130sram_sp_cell"
BL

bl;;"
VNB	

vnb"
VPB	

vpb"
VDD	

vdd"
WL	

vss"
VSS	

vss"
BR

br;;"¶
bitcell_10_62
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"
WL	

vss"
BL

bl<<"
BR

br<<"¶
bitcell_10_63
sky130sram_sp_cell"
VPB	

vpb"
BL

bl=="
VDD	

vdd"
BR

br=="
VNB	

vnb"
WL	

vss"
VSS	

vss"¶
bitcell_10_64
sky130sram_sp_cell"
VDD	

vdd"
BL

bl>>"
VSS	

vss"
VPB	

vpb"
WL	

vss"
BR

br>>"
VNB	

vnb"¶
bitcell_10_65
sky130sram_sp_cell"
VSS	

vss"
BL

bl??"
WL	

vss"
VPB	

vpb"
BR

br??"
VDD	

vdd"
VNB	

vnb"¶
bitcell_10_66
sky130sram_sp_cell"
VNB	

vnb"
BR

br@@"
VSS	

vss"
VDD	

vdd"
WL	

vss"
BL

bl@@"
VPB	

vpb"¶
bitcell_10_67
sky130sram_sp_cell"
VDD	

vdd"
WL	

vss"
BL

blAA"
BR

brAA"
VSS	

vss"
VPB	

vpb"
VNB	

vnb"¶
bitcell_10_68
sky130sram_sp_cell"
VDD	

vdd"
BL

blBB"
WL	

vss"
BR

brBB"
VNB	

vnb"
VPB	

vpb"
VSS	

vss"¶
bitcell_10_69
sky130sram_sp_cell"
BL

blCC"
VNB	

vnb"
VSS	

vss"
WL	

vss"
BR

brCC"
VPB	

vpb"
VDD	

vdd"¶
bitcell_10_70
sky130sram_sp_cell"
VSS	

vss"
VNB	

vnb"
VDD	

vdd"
VPB	

vpb"
BL

blDD"
BR

brDD"
WL	

vss"¶
bitcell_10_71
sky130sram_sp_cell"
BR

brEE"
VSS	

vss"
VPB	

vpb"
WL	

vss"
VDD	

vdd"
VNB	

vnb"
BL

blEE"¶
bitcell_10_72
sky130sram_sp_cell"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"
WL	

vss"
BL

blFF"
BR

brFF"
VSS	

vss"¶
bitcell_10_73
sky130sram_sp_cell"
VDD	

vdd"
WL	

vss"
BL

blGG"
BR

brGG"
VPB	

vpb"
VSS	

vss"
VNB	

vnb"¶
bitcell_10_74
sky130sram_sp_cell"
VDD	

vdd"
VNB	

vnb"
WL	

vss"
BL

blHH"
VPB	

vpb"
BR

brHH"
VSS	

vss"¶
bitcell_10_75
sky130sram_sp_cell"
VDD	

vdd"
VNB	

vnb"
BL

blII"
VSS	

vss"
VPB	

vpb"
WL	

vss"
BR

brII"¶
bitcell_10_76
sky130sram_sp_cell"
VNB	

vnb"
VSS	

vss"
WL	

vss"
VDD	

vdd"
BL

blJJ"
VPB	

vpb"
BR

brJJ"¶
bitcell_10_77
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
WL	

vss"
VNB	

vnb"
BL

blKK"
VPB	

vpb"
BR

brKK"¶
bitcell_10_78
sky130sram_sp_cell"
VDD	

vdd"
VPB	

vpb"
WL	

vss"
BR

brLL"
BL

blLL"
VNB	

vnb"
VSS	

vss"¶
bitcell_10_79
sky130sram_sp_cell"
WL	

vss"
VSS	

vss"
BR

brMM"
VNB	

vnb"
BL

blMM"
VDD	

vdd"
VPB	

vpb"¶
bitcell_10_80
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"
WL	

vss"
VNB	

vnb"
BL

blNN"
BR

brNN"¶
bitcell_10_81
sky130sram_sp_cell"
VNB	

vnb"
VDD	

vdd"
VPB	

vpb"
BL

blOO"
BR

brOO"
WL	

vss"
VSS	

vss"¶
bitcell_10_82
sky130sram_sp_cell"
BL

blPP"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"
WL	

vss"
VDD	

vdd"
BR

brPP"¶
bitcell_10_83
sky130sram_sp_cell"
VSS	

vss"
VPB	

vpb"
BL

blQQ"
WL	

vss"
VDD	

vdd"
VNB	

vnb"
BR

brQQ"¶
bitcell_10_84
sky130sram_sp_cell"
WL	

vss"
BL

blRR"
VDD	

vdd"
VSS	

vss"
BR

brRR"
VNB	

vnb"
VPB	

vpb"¶
bitcell_10_85
sky130sram_sp_cell"
VPB	

vpb"
WL	

vss"
BR

brSS"
BL

blSS"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"¶
bitcell_10_86
sky130sram_sp_cell"
WL	

vss"
VDD	

vdd"
VNB	

vnb"
VSS	

vss"
BR

brTT"
BL

blTT"
VPB	

vpb"¶
bitcell_10_87
sky130sram_sp_cell"
BL

blUU"
BR

brUU"
VNB	

vnb"
VSS	

vss"
VDD	

vdd"
VPB	

vpb"
WL	

vss"¶
bitcell_10_88
sky130sram_sp_cell"
WL	

vss"
VDD	

vdd"
VSS	

vss"
BL

blVV"
BR

brVV"
VPB	

vpb"
VNB	

vnb"¶
bitcell_10_89
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
BL

blWW"
VPB	

vpb"
VNB	

vnb"
WL	

vss"
BR

brWW"¶
bitcell_10_90
sky130sram_sp_cell"
WL	

vss"
VNB	

vnb"
VPB	

vpb"
BR

brXX"
VDD	

vdd"
VSS	

vss"
BL

blXX"¶
bitcell_10_91
sky130sram_sp_cell"
VPB	

vpb"
WL	

vss"
VNB	

vnb"
VDD	

vdd"
BR

brYY"
VSS	

vss"
BL

blYY"¶
bitcell_10_92
sky130sram_sp_cell"
VNB	

vnb"
VPB	

vpb"
BL

blZZ"
VSS	

vss"
BR

brZZ"
VDD	

vdd"
WL	

vss"¶
bitcell_10_93
sky130sram_sp_cell"
WL	

vss"
BL

bl[["
VPB	

vpb"
VNB	

vnb"
VDD	

vdd"
BR

br[["
VSS	

vss"¶
bitcell_10_94
sky130sram_sp_cell"
BL

bl\\"
VNB	

vnb"
VDD	

vdd"
VPB	

vpb"
WL	

vss"
BR

br\\"
VSS	

vss"¶
bitcell_10_95
sky130sram_sp_cell"
VDD	

vdd"
BL

bl]]"
WL	

vss"
BR

br]]"
VPB	

vpb"
VSS	

vss"
VNB	

vnb"¶
bitcell_10_96
sky130sram_sp_cell"
VNB	

vnb"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"
WL	

vss"
BR

br^^"
BL

bl^^"¶
bitcell_10_97
sky130sram_sp_cell"
BR

br__"
WL	

vss"
VDD	

vdd"
VNB	

vnb"
VSS	

vss"
VPB	

vpb"
BL

bl__"¶
bitcell_10_98
sky130sram_sp_cell"
VPB	

vpb"
VNB	

vnb"
VSS	

vss"
VDD	

vdd"
BR

br``"
BL

bl``"
WL	

vss"¶
bitcell_10_99
sky130sram_sp_cell"
BR

braa"
VNB	

vnb"
VPB	

vpb"
VDD	

vdd"
VSS	

vss"
WL	

vss"
BL

blaa"ß
bitcell_10_100
sky130sram_sp_cell"
VNB	

vnb"
WL	

vss"
BL

blbb"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"
BR

brbb"ß
bitcell_10_101
sky130sram_sp_cell"
BR

brcc"
VDD	

vdd"
WL	

vss"
VSS	

vss"
VNB	

vnb"
BL

blcc"
VPB	

vpb"ß
bitcell_10_102
sky130sram_sp_cell"
VSS	

vss"
BL

bldd"
BR

brdd"
VNB	

vnb"
VDD	

vdd"
VPB	

vpb"
WL	

vss"ß
bitcell_10_103
sky130sram_sp_cell"
VPB	

vpb"
WL	

vss"
VSS	

vss"
VNB	

vnb"
BL

blee"
BR

bree"
VDD	

vdd"ß
bitcell_10_104
sky130sram_sp_cell"
WL	

vss"
VDD	

vdd"
VSS	

vss"
BR

brff"
VNB	

vnb"
VPB	

vpb"
BL

blff"ß
bitcell_10_105
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
WL	

vss"
VPB	

vpb"
BR

brgg"
BL

blgg"ß
bitcell_10_106
sky130sram_sp_cell"
VDD	

vdd"
VNB	

vnb"
WL	

vss"
BL

blhh"
BR

brhh"
VSS	

vss"
VPB	

vpb"ß
bitcell_10_107
sky130sram_sp_cell"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"
WL	

vss"
VDD	

vdd"
BR

brii"
BL

blii"ß
bitcell_10_108
sky130sram_sp_cell"
VPB	

vpb"
WL	

vss"
BR

brjj"
VNB	

vnb"
BL

bljj"
VDD	

vdd"
VSS	

vss"ß
bitcell_10_109
sky130sram_sp_cell"
VPB	

vpb"
WL	

vss"
BR

brkk"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
BL

blkk"ß
bitcell_10_110
sky130sram_sp_cell"
BR

brll"
VDD	

vdd"
VSS	

vss"
BL

blll"
VNB	

vnb"
VPB	

vpb"
WL	

vss"ß
bitcell_10_111
sky130sram_sp_cell"
BL

blmm"
VDD	

vdd"
BR

brmm"
VNB	

vnb"
VSS	

vss"
VPB	

vpb"
WL	

vss"ß
bitcell_10_112
sky130sram_sp_cell"
WL	

vss"
BL

blnn"
VDD	

vdd"
VNB	

vnb"
BR

brnn"
VSS	

vss"
VPB	

vpb"ß
bitcell_10_113
sky130sram_sp_cell"
BL

bloo"
VDD	

vdd"
VSS	

vss"
BR

broo"
WL	

vss"
VNB	

vnb"
VPB	

vpb"ß
bitcell_10_114
sky130sram_sp_cell"
VPB	

vpb"
WL	

vss"
BL

blpp"
BR

brpp"
VNB	

vnb"
VSS	

vss"
VDD	

vdd"ß
bitcell_10_115
sky130sram_sp_cell"
VNB	

vnb"
WL	

vss"
VPB	

vpb"
VDD	

vdd"
BL

blqq"
BR

brqq"
VSS	

vss"ß
bitcell_10_116
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
WL	

vss"
BL

blrr"
BR

brrr"
VPB	

vpb"ß
bitcell_10_117
sky130sram_sp_cell"
WL	

vss"
BR

brss"
BL

blss"
VNB	

vnb"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"ß
bitcell_10_118
sky130sram_sp_cell"
VPB	

vpb"
VDD	

vdd"
VNB	

vnb"
BL

bltt"
WL	

vss"
VSS	

vss"
BR

brtt"ß
bitcell_10_119
sky130sram_sp_cell"
BL

bluu"
BR

bruu"
VNB	

vnb"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"
WL	

vss"ß
bitcell_10_120
sky130sram_sp_cell"
BR

brvv"
VDD	

vdd"
VNB	

vnb"
VSS	

vss"
VPB	

vpb"
WL	

vss"
BL

blvv"ß
bitcell_10_121
sky130sram_sp_cell"
BR

brww"
VPB	

vpb"
BL

blww"
VNB	

vnb"
VDD	

vdd"
WL	

vss"
VSS	

vss"ß
bitcell_10_122
sky130sram_sp_cell"
BR

brxx"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"
WL	

vss"
BL

blxx"
VDD	

vdd"ß
bitcell_10_123
sky130sram_sp_cell"
VDD	

vdd"
WL	

vss"
VPB	

vpb"
BL

blyy"
VSS	

vss"
VNB	

vnb"
BR

bryy"ß
bitcell_10_124
sky130sram_sp_cell"
WL	

vss"
BL

blzz"
BR

brzz"
VPB	

vpb"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"ß
bitcell_10_125
sky130sram_sp_cell"
WL	

vss"
BL

bl{{"
VNB	

vnb"
VSS	

vss"
VDD	

vdd"
VPB	

vpb"
BR

br{{"ß
bitcell_10_126
sky130sram_sp_cell"
VDD	

vdd"
WL	

vss"
VPB	

vpb"
BL

bl||"
VNB	

vnb"
VSS	

vss"
BR

br||"ß
bitcell_10_127
sky130sram_sp_cell"
BR

br}}"
VDD	

vdd"
VPB	

vpb"
VNB	

vnb"
VSS	

vss"
WL	

vss"
BL

bl}}"ß
bitcell_10_128
sky130sram_sp_cell"
BL

bl~~"
VNB	

vnb"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"
WL	

vss"
BR

br~~"ß
bitcell_10_129
sky130sram_sp_cell"
VPB	

vpb"
WL	

vss"
BR

br"
BL

bl"
VSS	

vss"
VDD	

vdd"
VNB	

vnb"•
bitcell_10_130
sky130sram_sp_cell"
VDD	

vdd"
BL	

vdd"
VNB	

vnb"
VSS	

vss"
WL	

vss"
VPB	

vpb"
BR	

vdd"•
bitcell_10_131
sky130sram_sp_cell"
VSS	

vss"
VPB	

vpb"
BL	

vdd"
VDD	

vdd"
BR	

vdd"
WL	

vss"
VNB	

vnb"£
bitcell_11_0
sky130sram_sp_cell"
VSS	

vss"
VDD	

vdd"
VPB	

vpb"
WL	

vss"
BL	

vdd"
VNB	

vnb"
BR	

vdd"£
bitcell_11_1
sky130sram_sp_cell"
WL	

vss"
BL	

rbl"
BR	

rbr"
VPB	

vpb"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"ù
bitcell_11_2
sky130sram_sp_cell"
VNB	

vnb"
VSS	

vss"
WL	

vss"
BL
bl"
BR
br"
VPB	

vpb"
VDD	

vdd"•
bitcell_11_3
sky130sram_sp_cell"
VPB	

vpb"
VSS	

vss"
VNB	

vnb"
BL

bl"
WL	

vss"
VDD	

vdd"
BR

br"•
bitcell_11_4
sky130sram_sp_cell"
WL	

vss"
VNB	

vnb"
VPB	

vpb"
BR

br"
BL

bl"
VSS	

vss"
VDD	

vdd"•
bitcell_11_5
sky130sram_sp_cell"
VNB	

vnb"
VSS	

vss"
VPB	

vpb"
WL	

vss"
BR

br"
BL

bl"
VDD	

vdd"•
bitcell_11_6
sky130sram_sp_cell"
WL	

vss"
VNB	

vnb"
VPB	

vpb"
VSS	

vss"
BL

bl"
BR

br"
VDD	

vdd"•
bitcell_11_7
sky130sram_sp_cell"
VSS	

vss"
VNB	

vnb"
WL	

vss"
VDD	

vdd"
BL

bl"
BR

br"
VPB	

vpb"•
bitcell_11_8
sky130sram_sp_cell"
BL

bl"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"
WL	

vss"
VDD	

vdd"
BR

br"•
bitcell_11_9
sky130sram_sp_cell"
VDD	

vdd"
VNB	

vnb"
WL	

vss"
BL

bl"
BR

br"
VPB	

vpb"
VSS	

vss"¶
bitcell_11_10
sky130sram_sp_cell"
WL	

vss"
BL

bl"
VDD	

vdd"
VSS	

vss"
BR

br"
VPB	

vpb"
VNB	

vnb"¶
bitcell_11_11
sky130sram_sp_cell"
VPB	

vpb"
BL

bl		"
WL	

vss"
BR

br		"
VNB	

vnb"
VDD	

vdd"
VSS	

vss"¶
bitcell_11_12
sky130sram_sp_cell"
VNB	

vnb"
VPB	

vpb"
WL	

vss"
BL

bl

"
BR

br

"
VSS	

vss"
VDD	

vdd"¶
bitcell_11_13
sky130sram_sp_cell"
VNB	

vnb"
VSS	

vss"
WL	

vss"
BL

bl"
VPB	

vpb"
VDD	

vdd"
BR

br"¶
bitcell_11_14
sky130sram_sp_cell"
BR

br"
VNB	

vnb"
WL	

vss"
VPB	

vpb"
VSS	

vss"
BL

bl"
VDD	

vdd"¶
bitcell_11_15
sky130sram_sp_cell"
WL	

vss"
VPB	

vpb"
VDD	

vdd"
BL

bl"
BR

br"
VSS	

vss"
VNB	

vnb"¶
bitcell_11_16
sky130sram_sp_cell"
WL	

vss"
BL

bl"
VNB	

vnb"
VSS	

vss"
BR

br"
VDD	

vdd"
VPB	

vpb"¶
bitcell_11_17
sky130sram_sp_cell"
WL	

vss"
VPB	

vpb"
BL

bl"
BR

br"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"¶
bitcell_11_18
sky130sram_sp_cell"
BL

bl"
BR

br"
VPB	

vpb"
VSS	

vss"
VNB	

vnb"
WL	

vss"
VDD	

vdd"¶
bitcell_11_19
sky130sram_sp_cell"
VPB	

vpb"
WL	

vss"
BL

bl"
VNB	

vnb"
BR

br"
VSS	

vss"
VDD	

vdd"¶
bitcell_11_20
sky130sram_sp_cell"
VSS	

vss"
WL	

vss"
VPB	

vpb"
VNB	

vnb"
BL

bl"
BR

br"
VDD	

vdd"¶
bitcell_11_21
sky130sram_sp_cell"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"
WL	

vss"
BL

bl"
BR

br"
VSS	

vss"¶
bitcell_11_22
sky130sram_sp_cell"
BL

bl"
BR

br"
VSS	

vss"
WL	

vss"
VDD	

vdd"
VPB	

vpb"
VNB	

vnb"¶
bitcell_11_23
sky130sram_sp_cell"
VPB	

vpb"
VDD	

vdd"
VSS	

vss"
WL	

vss"
VNB	

vnb"
BL

bl"
BR

br"¶
bitcell_11_24
sky130sram_sp_cell"
WL	

vss"
VNB	

vnb"
VDD	

vdd"
BL

bl"
BR

br"
VSS	

vss"
VPB	

vpb"¶
bitcell_11_25
sky130sram_sp_cell"
VSS	

vss"
VDD	

vdd"
VNB	

vnb"
BL

bl"
VPB	

vpb"
BR

br"
WL	

vss"¶
bitcell_11_26
sky130sram_sp_cell"
VPB	

vpb"
VDD	

vdd"
BR

br"
BL

bl"
VSS	

vss"
VNB	

vnb"
WL	

vss"¶
bitcell_11_27
sky130sram_sp_cell"
WL	

vss"
VDD	

vdd"
VPB	

vpb"
VNB	

vnb"
BL

bl"
BR

br"
VSS	

vss"¶
bitcell_11_28
sky130sram_sp_cell"
VSS	

vss"
VNB	

vnb"
BL

bl"
BR

br"
VDD	

vdd"
WL	

vss"
VPB	

vpb"¶
bitcell_11_29
sky130sram_sp_cell"
WL	

vss"
BL

bl"
BR

br"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"¶
bitcell_11_30
sky130sram_sp_cell"
VPB	

vpb"
BR

br"
VDD	

vdd"
VSS	

vss"
WL	

vss"
BL

bl"
VNB	

vnb"¶
bitcell_11_31
sky130sram_sp_cell"
BL

bl"
VPB	

vpb"
BR

br"
VNB	

vnb"
VSS	

vss"
WL	

vss"
VDD	

vdd"¶
bitcell_11_32
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"
WL	

vss"
BL

bl"
BR

br"¶
bitcell_11_33
sky130sram_sp_cell"
VPB	

vpb"
BR

br"
VSS	

vss"
BL

bl"
WL	

vss"
VDD	

vdd"
VNB	

vnb"¶
bitcell_11_34
sky130sram_sp_cell"
VDD	

vdd"
VPB	

vpb"
WL	

vss"
VSS	

vss"
BL

bl  "
BR

br  "
VNB	

vnb"¶
bitcell_11_35
sky130sram_sp_cell"
BR

br!!"
VPB	

vpb"
BL

bl!!"
WL	

vss"
VSS	

vss"
VDD	

vdd"
VNB	

vnb"¶
bitcell_11_36
sky130sram_sp_cell"
BL

bl"""
VSS	

vss"
VNB	

vnb"
VDD	

vdd"
VPB	

vpb"
WL	

vss"
BR

br"""¶
bitcell_11_37
sky130sram_sp_cell"
VPB	

vpb"
WL	

vss"
VDD	

vdd"
VSS	

vss"
BL

bl##"
VNB	

vnb"
BR

br##"¶
bitcell_11_38
sky130sram_sp_cell"
BL

bl$$"
VSS	

vss"
VNB	

vnb"
BR

br$$"
VPB	

vpb"
WL	

vss"
VDD	

vdd"¶
bitcell_11_39
sky130sram_sp_cell"
VNB	

vnb"
VSS	

vss"
VDD	

vdd"
BR

br%%"
WL	

vss"
VPB	

vpb"
BL

bl%%"¶
bitcell_11_40
sky130sram_sp_cell"
VNB	

vnb"
VPB	

vpb"
BL

bl&&"
VDD	

vdd"
BR

br&&"
VSS	

vss"
WL	

vss"¶
bitcell_11_41
sky130sram_sp_cell"
WL	

vss"
VNB	

vnb"
BR

br''"
VDD	

vdd"
BL

bl''"
VSS	

vss"
VPB	

vpb"¶
bitcell_11_42
sky130sram_sp_cell"
BR

br(("
VDD	

vdd"
VSS	

vss"
VPB	

vpb"
WL	

vss"
BL

bl(("
VNB	

vnb"¶
bitcell_11_43
sky130sram_sp_cell"
VSS	

vss"
BL

bl))"
BR

br))"
VDD	

vdd"
WL	

vss"
VNB	

vnb"
VPB	

vpb"¶
bitcell_11_44
sky130sram_sp_cell"
BL

bl**"
VSS	

vss"
WL	

vss"
BR

br**"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"¶
bitcell_11_45
sky130sram_sp_cell"
VPB	

vpb"
BL

bl++"
WL	

vss"
BR

br++"
VNB	

vnb"
VDD	

vdd"
VSS	

vss"¶
bitcell_11_46
sky130sram_sp_cell"
BL

bl,,"
VSS	

vss"
VPB	

vpb"
BR

br,,"
VDD	

vdd"
VNB	

vnb"
WL	

vss"¶
bitcell_11_47
sky130sram_sp_cell"
VDD	

vdd"
WL	

vss"
VSS	

vss"
VNB	

vnb"
BR

br--"
VPB	

vpb"
BL

bl--"¶
bitcell_11_48
sky130sram_sp_cell"
BR

br.."
BL

bl.."
VNB	

vnb"
WL	

vss"
VSS	

vss"
VPB	

vpb"
VDD	

vdd"¶
bitcell_11_49
sky130sram_sp_cell"
VDD	

vdd"
VNB	

vnb"
WL	

vss"
BL

bl//"
BR

br//"
VSS	

vss"
VPB	

vpb"¶
bitcell_11_50
sky130sram_sp_cell"
BR

br00"
VDD	

vdd"
VPB	

vpb"
BL

bl00"
VNB	

vnb"
VSS	

vss"
WL	

vss"¶
bitcell_11_51
sky130sram_sp_cell"
WL	

vss"
BL

bl11"
VSS	

vss"
VPB	

vpb"
BR

br11"
VNB	

vnb"
VDD	

vdd"¶
bitcell_11_52
sky130sram_sp_cell"
WL	

vss"
VSS	

vss"
BL

bl22"
BR

br22"
VDD	

vdd"
VPB	

vpb"
VNB	

vnb"¶
bitcell_11_53
sky130sram_sp_cell"
VPB	

vpb"
VDD	

vdd"
VSS	

vss"
BL

bl33"
WL	

vss"
BR

br33"
VNB	

vnb"¶
bitcell_11_54
sky130sram_sp_cell"
BL

bl44"
BR

br44"
WL	

vss"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"¶
bitcell_11_55
sky130sram_sp_cell"
WL	

vss"
VDD	

vdd"
BL

bl55"
BR

br55"
VPB	

vpb"
VSS	

vss"
VNB	

vnb"¶
bitcell_11_56
sky130sram_sp_cell"
VDD	

vdd"
BR

br66"
WL	

vss"
VNB	

vnb"
VSS	

vss"
BL

bl66"
VPB	

vpb"¶
bitcell_11_57
sky130sram_sp_cell"
WL	

vss"
VSS	

vss"
BL

bl77"
VDD	

vdd"
VPB	

vpb"
VNB	

vnb"
BR

br77"¶
bitcell_11_58
sky130sram_sp_cell"
VSS	

vss"
BL

bl88"
VDD	

vdd"
VPB	

vpb"
BR

br88"
VNB	

vnb"
WL	

vss"¶
bitcell_11_59
sky130sram_sp_cell"
VDD	

vdd"
VNB	

vnb"
VSS	

vss"
BL

bl99"
BR

br99"
VPB	

vpb"
WL	

vss"¶
bitcell_11_60
sky130sram_sp_cell"
BR

br::"
VDD	

vdd"
VNB	

vnb"
VSS	

vss"
VPB	

vpb"
WL	

vss"
BL

bl::"¶
bitcell_11_61
sky130sram_sp_cell"
WL	

vss"
BL

bl;;"
VPB	

vpb"
VSS	

vss"
VNB	

vnb"
BR

br;;"
VDD	

vdd"¶
bitcell_11_62
sky130sram_sp_cell"
VNB	

vnb"
VPB	

vpb"
VSS	

vss"
BL

bl<<"
VDD	

vdd"
BR

br<<"
WL	

vss"¶
bitcell_11_63
sky130sram_sp_cell"
BL

bl=="
BR

br=="
VNB	

vnb"
VSS	

vss"
WL	

vss"
VDD	

vdd"
VPB	

vpb"¶
bitcell_11_64
sky130sram_sp_cell"
BR

br>>"
VPB	

vpb"
VNB	

vnb"
VDD	

vdd"
WL	

vss"
VSS	

vss"
BL

bl>>"¶
bitcell_11_65
sky130sram_sp_cell"
VDD	

vdd"
VPB	

vpb"
VSS	

vss"
VNB	

vnb"
BL

bl??"
WL	

vss"
BR

br??"¶
bitcell_11_66
sky130sram_sp_cell"
BL

bl@@"
VNB	

vnb"
WL	

vss"
VPB	

vpb"
BR

br@@"
VSS	

vss"
VDD	

vdd"¶
bitcell_11_67
sky130sram_sp_cell"
BL

blAA"
BR

brAA"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"
WL	

vss"¶
bitcell_11_68
sky130sram_sp_cell"
VDD	

vdd"
WL	

vss"
BL

blBB"
VNB	

vnb"
BR

brBB"
VSS	

vss"
VPB	

vpb"¶
bitcell_11_69
sky130sram_sp_cell"
VPB	

vpb"
VNB	

vnb"
WL	

vss"
VDD	

vdd"
VSS	

vss"
BL

blCC"
BR

brCC"¶
bitcell_11_70
sky130sram_sp_cell"
VNB	

vnb"
VSS	

vss"
VPB	

vpb"
WL	

vss"
VDD	

vdd"
BL

blDD"
BR

brDD"¶
bitcell_11_71
sky130sram_sp_cell"
VPB	

vpb"
BR

brEE"
VSS	

vss"
VNB	

vnb"
WL	

vss"
BL

blEE"
VDD	

vdd"¶
bitcell_11_72
sky130sram_sp_cell"
VPB	

vpb"
WL	

vss"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
BL

blFF"
BR

brFF"¶
bitcell_11_73
sky130sram_sp_cell"
WL	

vss"
BR

brGG"
VPB	

vpb"
BL

blGG"
VSS	

vss"
VDD	

vdd"
VNB	

vnb"¶
bitcell_11_74
sky130sram_sp_cell"
VPB	

vpb"
VSS	

vss"
VNB	

vnb"
BL

blHH"
WL	

vss"
BR

brHH"
VDD	

vdd"¶
bitcell_11_75
sky130sram_sp_cell"
BR

brII"
VNB	

vnb"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"
WL	

vss"
BL

blII"¶
bitcell_11_76
sky130sram_sp_cell"
VNB	

vnb"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"
BL

blJJ"
WL	

vss"
BR

brJJ"¶
bitcell_11_77
sky130sram_sp_cell"
WL	

vss"
VPB	

vpb"
BR

brKK"
VNB	

vnb"
BL

blKK"
VSS	

vss"
VDD	

vdd"¶
bitcell_11_78
sky130sram_sp_cell"
VSS	

vss"
VPB	

vpb"
BL

blLL"
WL	

vss"
VNB	

vnb"
VDD	

vdd"
BR

brLL"¶
bitcell_11_79
sky130sram_sp_cell"
WL	

vss"
VDD	

vdd"
VPB	

vpb"
BL

blMM"
VSS	

vss"
BR

brMM"
VNB	

vnb"¶
bitcell_11_80
sky130sram_sp_cell"
VSS	

vss"
VNB	

vnb"
BR

brNN"
VDD	

vdd"
BL

blNN"
WL	

vss"
VPB	

vpb"¶
bitcell_11_81
sky130sram_sp_cell"
WL	

vss"
VNB	

vnb"
VPB	

vpb"
VDD	

vdd"
VSS	

vss"
BL

blOO"
BR

brOO"¶
bitcell_11_82
sky130sram_sp_cell"
BL

blPP"
BR

brPP"
VSS	

vss"
VDD	

vdd"
VNB	

vnb"
WL	

vss"
VPB	

vpb"¶
bitcell_11_83
sky130sram_sp_cell"
VNB	

vnb"
VPB	

vpb"
BL

blQQ"
BR

brQQ"
VSS	

vss"
WL	

vss"
VDD	

vdd"¶
bitcell_11_84
sky130sram_sp_cell"
VSS	

vss"
BR

brRR"
WL	

vss"
VPB	

vpb"
VDD	

vdd"
VNB	

vnb"
BL

blRR"¶
bitcell_11_85
sky130sram_sp_cell"
VSS	

vss"
BR

brSS"
VNB	

vnb"
VDD	

vdd"
VPB	

vpb"
WL	

vss"
BL

blSS"¶
bitcell_11_86
sky130sram_sp_cell"
VPB	

vpb"
WL	

vss"
VSS	

vss"
VDD	

vdd"
BL

blTT"
VNB	

vnb"
BR

brTT"¶
bitcell_11_87
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
BL

blUU"
WL	

vss"
VPB	

vpb"
VNB	

vnb"
BR

brUU"¶
bitcell_11_88
sky130sram_sp_cell"
BL

blVV"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"
WL	

vss"
BR

brVV"
VDD	

vdd"¶
bitcell_11_89
sky130sram_sp_cell"
BR

brWW"
VNB	

vnb"
VSS	

vss"
VDD	

vdd"
BL

blWW"
WL	

vss"
VPB	

vpb"¶
bitcell_11_90
sky130sram_sp_cell"
VPB	

vpb"
WL	

vss"
VSS	

vss"
BL

blXX"
VNB	

vnb"
VDD	

vdd"
BR

brXX"¶
bitcell_11_91
sky130sram_sp_cell"
VPB	

vpb"
WL	

vss"
BR

brYY"
BL

blYY"
VSS	

vss"
VDD	

vdd"
VNB	

vnb"¶
bitcell_11_92
sky130sram_sp_cell"
VPB	

vpb"
BL

blZZ"
BR

brZZ"
VNB	

vnb"
VSS	

vss"
VDD	

vdd"
WL	

vss"¶
bitcell_11_93
sky130sram_sp_cell"
BL

bl[["
BR

br[["
VPB	

vpb"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
WL	

vss"¶
bitcell_11_94
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
WL	

vss"
VNB	

vnb"
BL

bl\\"
BR

br\\"
VPB	

vpb"¶
bitcell_11_95
sky130sram_sp_cell"
VNB	

vnb"
WL	

vss"
VSS	

vss"
BL

bl]]"
VPB	

vpb"
VDD	

vdd"
BR

br]]"¶
bitcell_11_96
sky130sram_sp_cell"
BL

bl^^"
VPB	

vpb"
BR

br^^"
WL	

vss"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"¶
bitcell_11_97
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
WL	

vss"
BL

bl__"
BR

br__"
VNB	

vnb"
VPB	

vpb"¶
bitcell_11_98
sky130sram_sp_cell"
BL

bl``"
BR

br``"
VSS	

vss"
WL	

vss"
VPB	

vpb"
VNB	

vnb"
VDD	

vdd"¶
bitcell_11_99
sky130sram_sp_cell"
WL	

vss"
VDD	

vdd"
VPB	

vpb"
VSS	

vss"
BL

blaa"
BR

braa"
VNB	

vnb"ß
bitcell_11_100
sky130sram_sp_cell"
BL

blbb"
BR

brbb"
VPB	

vpb"
VSS	

vss"
WL	

vss"
VDD	

vdd"
VNB	

vnb"ß
bitcell_11_101
sky130sram_sp_cell"
VPB	

vpb"
WL	

vss"
BL

blcc"
BR

brcc"
VDD	

vdd"
VNB	

vnb"
VSS	

vss"ß
bitcell_11_102
sky130sram_sp_cell"
VDD	

vdd"
WL	

vss"
BL

bldd"
BR

brdd"
VSS	

vss"
VPB	

vpb"
VNB	

vnb"ß
bitcell_11_103
sky130sram_sp_cell"
VSS	

vss"
VPB	

vpb"
WL	

vss"
BL

blee"
VDD	

vdd"
VNB	

vnb"
BR

bree"ß
bitcell_11_104
sky130sram_sp_cell"
VPB	

vpb"
VNB	

vnb"
WL	

vss"
BL

blff"
BR

brff"
VDD	

vdd"
VSS	

vss"ß
bitcell_11_105
sky130sram_sp_cell"
VSS	

vss"
VPB	

vpb"
BR

brgg"
VDD	

vdd"
WL	

vss"
BL

blgg"
VNB	

vnb"ß
bitcell_11_106
sky130sram_sp_cell"
VPB	

vpb"
WL	

vss"
BL

blhh"
VNB	

vnb"
VSS	

vss"
VDD	

vdd"
BR

brhh"ß
bitcell_11_107
sky130sram_sp_cell"
BL

blii"
VSS	

vss"
VDD	

vdd"
BR

brii"
WL	

vss"
VPB	

vpb"
VNB	

vnb"ß
bitcell_11_108
sky130sram_sp_cell"
BL

bljj"
WL	

vss"
BR

brjj"
VSS	

vss"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"ß
bitcell_11_109
sky130sram_sp_cell"
WL	

vss"
VPB	

vpb"
VSS	

vss"
BL

blkk"
BR

brkk"
VDD	

vdd"
VNB	

vnb"ß
bitcell_11_110
sky130sram_sp_cell"
VPB	

vpb"
BL

blll"
WL	

vss"
VSS	

vss"
VNB	

vnb"
BR

brll"
VDD	

vdd"ß
bitcell_11_111
sky130sram_sp_cell"
VDD	

vdd"
BL

blmm"
BR

brmm"
VNB	

vnb"
VPB	

vpb"
VSS	

vss"
WL	

vss"ß
bitcell_11_112
sky130sram_sp_cell"
VDD	

vdd"
VNB	

vnb"
BL

blnn"
BR

brnn"
VSS	

vss"
VPB	

vpb"
WL	

vss"ß
bitcell_11_113
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
WL	

vss"
BL

bloo"
VNB	

vnb"
VPB	

vpb"
BR

broo"ß
bitcell_11_114
sky130sram_sp_cell"
VSS	

vss"
VPB	

vpb"
BL

blpp"
WL	

vss"
BR

brpp"
VNB	

vnb"
VDD	

vdd"ß
bitcell_11_115
sky130sram_sp_cell"
WL	

vss"
BR

brqq"
VDD	

vdd"
VPB	

vpb"
BL

blqq"
VNB	

vnb"
VSS	

vss"ß
bitcell_11_116
sky130sram_sp_cell"
BR

brrr"
VPB	

vpb"
VSS	

vss"
WL	

vss"
BL

blrr"
VDD	

vdd"
VNB	

vnb"ß
bitcell_11_117
sky130sram_sp_cell"
VNB	

vnb"
VDD	

vdd"
BL

blss"
BR

brss"
WL	

vss"
VSS	

vss"
VPB	

vpb"ß
bitcell_11_118
sky130sram_sp_cell"
VSS	

vss"
BR

brtt"
BL

bltt"
VNB	

vnb"
VPB	

vpb"
WL	

vss"
VDD	

vdd"ß
bitcell_11_119
sky130sram_sp_cell"
BL

bluu"
BR

bruu"
VSS	

vss"
VNB	

vnb"
VDD	

vdd"
VPB	

vpb"
WL	

vss"ß
bitcell_11_120
sky130sram_sp_cell"
VSS	

vss"
VNB	

vnb"
BL

blvv"
BR

brvv"
WL	

vss"
VDD	

vdd"
VPB	

vpb"ß
bitcell_11_121
sky130sram_sp_cell"
BR

brww"
BL

blww"
WL	

vss"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"
VDD	

vdd"ß
bitcell_11_122
sky130sram_sp_cell"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"
BR

brxx"
VSS	

vss"
BL

blxx"
WL	

vss"ß
bitcell_11_123
sky130sram_sp_cell"
VPB	

vpb"
BL

blyy"
VSS	

vss"
WL	

vss"
BR

bryy"
VDD	

vdd"
VNB	

vnb"ß
bitcell_11_124
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"
WL	

vss"
BL

blzz"
BR

brzz"
VNB	

vnb"ß
bitcell_11_125
sky130sram_sp_cell"
WL	

vss"
BL

bl{{"
BR

br{{"
VSS	

vss"
VPB	

vpb"
VDD	

vdd"
VNB	

vnb"ß
bitcell_11_126
sky130sram_sp_cell"
WL	

vss"
VSS	

vss"
VPB	

vpb"
BR

br||"
VDD	

vdd"
VNB	

vnb"
BL

bl||"ß
bitcell_11_127
sky130sram_sp_cell"
VDD	

vdd"
BL

bl}}"
BR

br}}"
WL	

vss"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"ß
bitcell_11_128
sky130sram_sp_cell"
BL

bl~~"
VPB	

vpb"
WL	

vss"
VNB	

vnb"
BR

br~~"
VDD	

vdd"
VSS	

vss"ß
bitcell_11_129
sky130sram_sp_cell"
WL	

vss"
VPB	

vpb"
VNB	

vnb"
VSS	

vss"
BL

bl"
BR

br"
VDD	

vdd"•
bitcell_11_130
sky130sram_sp_cell"
BR	

vdd"
VPB	

vpb"
WL	

vss"
VNB	

vnb"
BL	

vdd"
VSS	

vss"
VDD	

vdd"•
bitcell_11_131
sky130sram_sp_cell"
WL	

vss"
BL	

vdd"
VNB	

vnb"
BR	

vdd"
VSS	

vss"
VDD	

vdd"
VPB	

vpb"´
colend_0_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL0	

vdd"
BL1	

vdd"
VPWR	

vdd"
VNB	

vnb"
VPB	

vpb"
VGND	

vss"´
colend_0_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VNB	

vnb"
VPWR	

vdd"
VPB	

vpb"
BL1	

vdd"
VGND	

vss"
BL0	

vdd"´
colend_1_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VNB	

vnb"
VPB	

vpb"
BL1	

rbr"
VGND	

vss"
BL0	

rbl"
VPWR	

vdd"´
colend_1_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL0	

rbl"
VPWR	

vdd"
VGND	

vss"
BL1	

rbr"
VNB	

vnb"
VPB	

vpb"•
colend_2_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VPB	

vpb"
VPWR	

vdd"
BL1
br"
VGND	

vss"
BL0
bl"
VNB	

vnb"•
colend_2_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VGND	

vss"
VPB	

vpb"
VNB	

vnb"
BL1
br"
VPWR	

vdd"
BL0
bl"≠
colend_3_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VNB	

vnb"
VPB	

vpb"
VPWR	

vdd"
BL0

bl"
VGND	

vss"
BL1

br"≠
colend_3_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VNB	

vnb"
VPB	

vpb"
BL0

bl"
VPWR	

vdd"
BL1

br"
VGND	

vss"≠
colend_4_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL1

br"
VPWR	

vdd"
VGND	

vss"
VNB	

vnb"
BL0

bl"
VPB	

vpb"≠
colend_4_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL1

br"
VGND	

vss"
BL0

bl"
VNB	

vnb"
VPB	

vpb"
VPWR	

vdd"≠
colend_5_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL1

br"
VPWR	

vdd"
VGND	

vss"
VPB	

vpb"
BL0

bl"
VNB	

vnb"≠
colend_5_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL0

bl"
VNB	

vnb"
VPWR	

vdd"
BL1

br"
VPB	

vpb"
VGND	

vss"≠
colend_6_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VGND	

vss"
BL1

br"
VPB	

vpb"
BL0

bl"
VPWR	

vdd"
VNB	

vnb"≠
colend_6_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VPWR	

vdd"
BL1

br"
BL0

bl"
VPB	

vpb"
VNB	

vnb"
VGND	

vss"≠
colend_7_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VNB	

vnb"
VPWR	

vdd"
BL0

bl"
BL1

br"
VPB	

vpb"
VGND	

vss"≠
colend_7_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL1

br"
VPB	

vpb"
BL0

bl"
VPWR	

vdd"
VGND	

vss"
VNB	

vnb"≠
colend_8_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VPB	

vpb"
VNB	

vnb"
VGND	

vss"
BL1

br"
BL0

bl"
VPWR	

vdd"≠
colend_8_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL1

br"
VPB	

vpb"
VNB	

vnb"
VPWR	

vdd"
VGND	

vss"
BL0

bl"≠
colend_9_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VPWR	

vdd"
VNB	

vnb"
BL1

br"
VGND	

vss"
BL0

bl"
VPB	

vpb"≠
colend_9_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL1

br"
VGND	

vss"
BL0

bl"
VNB	

vnb"
VPWR	

vdd"
VPB	

vpb"Æ
colend_10_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VNB	

vnb"
VPWR	

vdd"
BL0

bl"
VPB	

vpb"
BL1

br"
VGND	

vss"Æ
colend_10_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VPWR	

vdd"
VGND	

vss"
VNB	

vnb"
BL0

bl"
BL1

br"
VPB	

vpb"Æ
colend_11_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL1

br		"
VPWR	

vdd"
BL0

bl		"
VGND	

vss"
VNB	

vnb"
VPB	

vpb"Æ
colend_11_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL1

br		"
VNB	

vnb"
VGND	

vss"
BL0

bl		"
VPWR	

vdd"
VPB	

vpb"Æ
colend_12_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VPWR	

vdd"
VGND	

vss"
BL0

bl

"
BL1

br

"
VNB	

vnb"
VPB	

vpb"Æ
colend_12_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL1

br

"
BL0

bl

"
VGND	

vss"
VNB	

vnb"
VPWR	

vdd"
VPB	

vpb"Æ
colend_13_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VPB	

vpb"
BL0

bl"
VPWR	

vdd"
BL1

br"
VNB	

vnb"
VGND	

vss"Æ
colend_13_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VPB	

vpb"
VPWR	

vdd"
BL1

br"
BL0

bl"
VGND	

vss"
VNB	

vnb"Æ
colend_14_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VNB	

vnb"
BL1

br"
VPB	

vpb"
VPWR	

vdd"
VGND	

vss"
BL0

bl"Æ
colend_14_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VPWR	

vdd"
VNB	

vnb"
BL1

br"
VGND	

vss"
VPB	

vpb"
BL0

bl"Æ
colend_15_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VGND	

vss"
VNB	

vnb"
VPB	

vpb"
VPWR	

vdd"
BL0

bl"
BL1

br"Æ
colend_15_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VGND	

vss"
BL1

br"
VPWR	

vdd"
BL0

bl"
VNB	

vnb"
VPB	

vpb"Æ
colend_16_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VGND	

vss"
BL1

br"
VNB	

vnb"
VPB	

vpb"
BL0

bl"
VPWR	

vdd"Æ
colend_16_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL0

bl"
VPB	

vpb"
BL1

br"
VPWR	

vdd"
VGND	

vss"
VNB	

vnb"Æ
colend_17_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VPWR	

vdd"
VPB	

vpb"
VGND	

vss"
BL1

br"
BL0

bl"
VNB	

vnb"Æ
colend_17_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VPB	

vpb"
BL1

br"
BL0

bl"
VPWR	

vdd"
VNB	

vnb"
VGND	

vss"Æ
colend_18_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL0

bl"
VGND	

vss"
VNB	

vnb"
VPB	

vpb"
VPWR	

vdd"
BL1

br"Æ
colend_18_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL0

bl"
VGND	

vss"
VPB	

vpb"
VNB	

vnb"
BL1

br"
VPWR	

vdd"Æ
colend_19_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VPB	

vpb"
VGND	

vss"
BL1

br"
BL0

bl"
VPWR	

vdd"
VNB	

vnb"Æ
colend_19_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VPWR	

vdd"
BL1

br"
VNB	

vnb"
BL0

bl"
VPB	

vpb"
VGND	

vss"Æ
colend_20_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL0

bl"
BL1

br"
VPWR	

vdd"
VPB	

vpb"
VGND	

vss"
VNB	

vnb"Æ
colend_20_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL0

bl"
VPWR	

vdd"
VNB	

vnb"
VGND	

vss"
VPB	

vpb"
BL1

br"Æ
colend_21_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL0

bl"
VPWR	

vdd"
VNB	

vnb"
VGND	

vss"
BL1

br"
VPB	

vpb"Æ
colend_21_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VPB	

vpb"
BL1

br"
BL0

bl"
VNB	

vnb"
VPWR	

vdd"
VGND	

vss"Æ
colend_22_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VNB	

vnb"
VPB	

vpb"
BL0

bl"
VGND	

vss"
VPWR	

vdd"
BL1

br"Æ
colend_22_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VPWR	

vdd"
BL1

br"
VGND	

vss"
VNB	

vnb"
VPB	

vpb"
BL0

bl"Æ
colend_23_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VPB	

vpb"
VPWR	

vdd"
BL1

br"
BL0

bl"
VNB	

vnb"
VGND	

vss"Æ
colend_23_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VNB	

vnb"
BL0

bl"
BL1

br"
VPB	

vpb"
VPWR	

vdd"
VGND	

vss"Æ
colend_24_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL1

br"
VPWR	

vdd"
VGND	

vss"
VNB	

vnb"
VPB	

vpb"
BL0

bl"Æ
colend_24_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL1

br"
VGND	

vss"
VPWR	

vdd"
BL0

bl"
VPB	

vpb"
VNB	

vnb"Æ
colend_25_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL0

bl"
VGND	

vss"
VPB	

vpb"
BL1

br"
VNB	

vnb"
VPWR	

vdd"Æ
colend_25_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL1

br"
VGND	

vss"
BL0

bl"
VNB	

vnb"
VPB	

vpb"
VPWR	

vdd"Æ
colend_26_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VGND	

vss"
BL1

br"
VNB	

vnb"
VPWR	

vdd"
BL0

bl"
VPB	

vpb"Æ
colend_26_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VPWR	

vdd"
VGND	

vss"
BL1

br"
BL0

bl"
VNB	

vnb"
VPB	

vpb"Æ
colend_27_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VNB	

vnb"
VPB	

vpb"
VGND	

vss"
BL1

br"
BL0

bl"
VPWR	

vdd"Æ
colend_27_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VNB	

vnb"
VPB	

vpb"
BL1

br"
VGND	

vss"
BL0

bl"
VPWR	

vdd"Æ
colend_28_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VPB	

vpb"
VPWR	

vdd"
VGND	

vss"
VNB	

vnb"
BL1

br"
BL0

bl"Æ
colend_28_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL1

br"
VNB	

vnb"
VPWR	

vdd"
VGND	

vss"
VPB	

vpb"
BL0

bl"Æ
colend_29_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VNB	

vnb"
VPWR	

vdd"
BL0

bl"
VGND	

vss"
BL1

br"
VPB	

vpb"Æ
colend_29_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VNB	

vnb"
VPB	

vpb"
BL0

bl"
BL1

br"
VPWR	

vdd"
VGND	

vss"Æ
colend_30_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VGND	

vss"
BL0

bl"
VPB	

vpb"
VPWR	

vdd"
VNB	

vnb"
BL1

br"Æ
colend_30_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VGND	

vss"
VPWR	

vdd"
VNB	

vnb"
BL0

bl"
VPB	

vpb"
BL1

br"Æ
colend_31_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL1

br"
VPWR	

vdd"
VNB	

vnb"
BL0

bl"
VPB	

vpb"
VGND	

vss"Æ
colend_31_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VNB	

vnb"
VPWR	

vdd"
VGND	

vss"
VPB	

vpb"
BL1

br"
BL0

bl"Æ
colend_32_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL1

br"
BL0

bl"
VNB	

vnb"
VPWR	

vdd"
VGND	

vss"
VPB	

vpb"Æ
colend_32_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VPB	

vpb"
BL1

br"
VGND	

vss"
VNB	

vnb"
VPWR	

vdd"
BL0

bl"Æ
colend_33_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL1

br"
BL0

bl"
VGND	

vss"
VNB	

vnb"
VPWR	

vdd"
VPB	

vpb"Æ
colend_33_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VPB	

vpb"
BL1

br"
BL0

bl"
VPWR	

vdd"
VNB	

vnb"
VGND	

vss"Æ
colend_34_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL1

br  "
BL0

bl  "
VPB	

vpb"
VPWR	

vdd"
VNB	

vnb"
VGND	

vss"Æ
colend_34_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VNB	

vnb"
VGND	

vss"
BL1

br  "
BL0

bl  "
VPWR	

vdd"
VPB	

vpb"Æ
colend_35_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VPWR	

vdd"
VGND	

vss"
BL1

br!!"
VNB	

vnb"
BL0

bl!!"
VPB	

vpb"Æ
colend_35_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VGND	

vss"
VPB	

vpb"
BL0

bl!!"
VNB	

vnb"
VPWR	

vdd"
BL1

br!!"Æ
colend_36_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VPB	

vpb"
VGND	

vss"
BL0

bl"""
VPWR	

vdd"
BL1

br"""
VNB	

vnb"Æ
colend_36_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VNB	

vnb"
VPB	

vpb"
VPWR	

vdd"
BL1

br"""
BL0

bl"""
VGND	

vss"Æ
colend_37_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL0

bl##"
VGND	

vss"
VPWR	

vdd"
VNB	

vnb"
BL1

br##"
VPB	

vpb"Æ
colend_37_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL0

bl##"
VPWR	

vdd"
VGND	

vss"
VNB	

vnb"
VPB	

vpb"
BL1

br##"Æ
colend_38_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VNB	

vnb"
VPB	

vpb"
BL0

bl$$"
VGND	

vss"
BL1

br$$"
VPWR	

vdd"Æ
colend_38_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL1

br$$"
VPWR	

vdd"
BL0

bl$$"
VNB	

vnb"
VGND	

vss"
VPB	

vpb"Æ
colend_39_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL0

bl%%"
VPB	

vpb"
VPWR	

vdd"
VNB	

vnb"
BL1

br%%"
VGND	

vss"Æ
colend_39_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VGND	

vss"
BL1

br%%"
VPB	

vpb"
VPWR	

vdd"
VNB	

vnb"
BL0

bl%%"Æ
colend_40_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VPWR	

vdd"
VGND	

vss"
VPB	

vpb"
VNB	

vnb"
BL0

bl&&"
BL1

br&&"Æ
colend_40_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VPWR	

vdd"
BL1

br&&"
VGND	

vss"
BL0

bl&&"
VNB	

vnb"
VPB	

vpb"Æ
colend_41_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VGND	

vss"
VPB	

vpb"
VPWR	

vdd"
BL1

br''"
VNB	

vnb"
BL0

bl''"Æ
colend_41_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL1

br''"
VNB	

vnb"
VPWR	

vdd"
VPB	

vpb"
VGND	

vss"
BL0

bl''"Æ
colend_42_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VPB	

vpb"
BL1

br(("
BL0

bl(("
VNB	

vnb"
VPWR	

vdd"
VGND	

vss"Æ
colend_42_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VNB	

vnb"
VPWR	

vdd"
VPB	

vpb"
BL0

bl(("
VGND	

vss"
BL1

br(("Æ
colend_43_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL1

br))"
VPWR	

vdd"
VGND	

vss"
BL0

bl))"
VNB	

vnb"
VPB	

vpb"Æ
colend_43_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL1

br))"
BL0

bl))"
VGND	

vss"
VPWR	

vdd"
VNB	

vnb"
VPB	

vpb"Æ
colend_44_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL0

bl**"
BL1

br**"
VPWR	

vdd"
VPB	

vpb"
VGND	

vss"
VNB	

vnb"Æ
colend_44_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL1

br**"
VPWR	

vdd"
BL0

bl**"
VNB	

vnb"
VPB	

vpb"
VGND	

vss"Æ
colend_45_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL1

br++"
BL0

bl++"
VPWR	

vdd"
VNB	

vnb"
VPB	

vpb"
VGND	

vss"Æ
colend_45_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL0

bl++"
VPWR	

vdd"
VPB	

vpb"
BL1

br++"
VNB	

vnb"
VGND	

vss"Æ
colend_46_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VPWR	

vdd"
VGND	

vss"
BL0

bl,,"
VNB	

vnb"
BL1

br,,"
VPB	

vpb"Æ
colend_46_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VGND	

vss"
VNB	

vnb"
VPB	

vpb"
BL1

br,,"
BL0

bl,,"
VPWR	

vdd"Æ
colend_47_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VPB	

vpb"
BL0

bl--"
VNB	

vnb"
BL1

br--"
VGND	

vss"
VPWR	

vdd"Æ
colend_47_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VNB	

vnb"
BL1

br--"
BL0

bl--"
VGND	

vss"
VPB	

vpb"
VPWR	

vdd"Æ
colend_48_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VPWR	

vdd"
BL1

br.."
VPB	

vpb"
VGND	

vss"
VNB	

vnb"
BL0

bl.."Æ
colend_48_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL0

bl.."
VPWR	

vdd"
VGND	

vss"
VPB	

vpb"
BL1

br.."
VNB	

vnb"Æ
colend_49_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VPB	

vpb"
VGND	

vss"
VNB	

vnb"
BL1

br//"
BL0

bl//"
VPWR	

vdd"Æ
colend_49_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL0

bl//"
VGND	

vss"
VNB	

vnb"
VPB	

vpb"
BL1

br//"
VPWR	

vdd"Æ
colend_50_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL0

bl00"
VPWR	

vdd"
BL1

br00"
VGND	

vss"
VPB	

vpb"
VNB	

vnb"Æ
colend_50_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL0

bl00"
VPB	

vpb"
VNB	

vnb"
VPWR	

vdd"
VGND	

vss"
BL1

br00"Æ
colend_51_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VGND	

vss"
VNB	

vnb"
BL1

br11"
BL0

bl11"
VPB	

vpb"
VPWR	

vdd"Æ
colend_51_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VGND	

vss"
VNB	

vnb"
BL0

bl11"
VPB	

vpb"
VPWR	

vdd"
BL1

br11"Æ
colend_52_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL1

br22"
VPB	

vpb"
VNB	

vnb"
BL0

bl22"
VGND	

vss"
VPWR	

vdd"Æ
colend_52_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VGND	

vss"
VPWR	

vdd"
VNB	

vnb"
VPB	

vpb"
BL1

br22"
BL0

bl22"Æ
colend_53_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL1

br33"
VPWR	

vdd"
VNB	

vnb"
VPB	

vpb"
VGND	

vss"
BL0

bl33"Æ
colend_53_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL1

br33"
BL0

bl33"
VPB	

vpb"
VPWR	

vdd"
VGND	

vss"
VNB	

vnb"Æ
colend_54_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VNB	

vnb"
BL1

br44"
VPWR	

vdd"
VGND	

vss"
VPB	

vpb"
BL0

bl44"Æ
colend_54_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VPB	

vpb"
BL0

bl44"
BL1

br44"
VNB	

vnb"
VPWR	

vdd"
VGND	

vss"Æ
colend_55_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VGND	

vss"
VNB	

vnb"
BL1

br55"
BL0

bl55"
VPWR	

vdd"
VPB	

vpb"Æ
colend_55_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL0

bl55"
BL1

br55"
VPWR	

vdd"
VNB	

vnb"
VPB	

vpb"
VGND	

vss"Æ
colend_56_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL1

br66"
VGND	

vss"
VNB	

vnb"
BL0

bl66"
VPB	

vpb"
VPWR	

vdd"Æ
colend_56_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VGND	

vss"
VNB	

vnb"
VPB	

vpb"
BL0

bl66"
BL1

br66"
VPWR	

vdd"Æ
colend_57_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL0

bl77"
VGND	

vss"
BL1

br77"
VNB	

vnb"
VPB	

vpb"
VPWR	

vdd"Æ
colend_57_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VPB	

vpb"
VPWR	

vdd"
VNB	

vnb"
VGND	

vss"
BL1

br77"
BL0

bl77"Æ
colend_58_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL0

bl88"
VPWR	

vdd"
VGND	

vss"
VPB	

vpb"
BL1

br88"
VNB	

vnb"Æ
colend_58_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VGND	

vss"
VPWR	

vdd"
VPB	

vpb"
VNB	

vnb"
BL1

br88"
BL0

bl88"Æ
colend_59_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VGND	

vss"
VPWR	

vdd"
VNB	

vnb"
BL0

bl99"
BL1

br99"
VPB	

vpb"Æ
colend_59_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL1

br99"
BL0

bl99"
VPWR	

vdd"
VPB	

vpb"
VNB	

vnb"
VGND	

vss"Æ
colend_60_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VPWR	

vdd"
BL1

br::"
VNB	

vnb"
VPB	

vpb"
VGND	

vss"
BL0

bl::"Æ
colend_60_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VPB	

vpb"
VPWR	

vdd"
BL0

bl::"
VNB	

vnb"
BL1

br::"
VGND	

vss"Æ
colend_61_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VNB	

vnb"
VGND	

vss"
BL1

br;;"
BL0

bl;;"
VPB	

vpb"
VPWR	

vdd"Æ
colend_61_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL1

br;;"
VPWR	

vdd"
VNB	

vnb"
BL0

bl;;"
VPB	

vpb"
VGND	

vss"Æ
colend_62_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VPWR	

vdd"
VGND	

vss"
VNB	

vnb"
BL0

bl<<"
VPB	

vpb"
BL1

br<<"Æ
colend_62_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL0

bl<<"
BL1

br<<"
VPWR	

vdd"
VNB	

vnb"
VGND	

vss"
VPB	

vpb"Æ
colend_63_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VNB	

vnb"
VGND	

vss"
BL1

br=="
BL0

bl=="
VPWR	

vdd"
VPB	

vpb"Æ
colend_63_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VPWR	

vdd"
VGND	

vss"
BL1

br=="
BL0

bl=="
VNB	

vnb"
VPB	

vpb"Æ
colend_64_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL0

bl>>"
VPWR	

vdd"
BL1

br>>"
VPB	

vpb"
VNB	

vnb"
VGND	

vss"Æ
colend_64_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL0

bl>>"
VPWR	

vdd"
BL1

br>>"
VNB	

vnb"
VPB	

vpb"
VGND	

vss"Æ
colend_65_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL1

br??"
VPWR	

vdd"
VNB	

vnb"
VPB	

vpb"
VGND	

vss"
BL0

bl??"Æ
colend_65_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL1

br??"
VPWR	

vdd"
VNB	

vnb"
VGND	

vss"
BL0

bl??"
VPB	

vpb"Æ
colend_66_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VGND	

vss"
BL0

bl@@"
VPWR	

vdd"
BL1

br@@"
VPB	

vpb"
VNB	

vnb"Æ
colend_66_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VPB	

vpb"
BL0

bl@@"
VNB	

vnb"
VPWR	

vdd"
BL1

br@@"
VGND	

vss"Æ
colend_67_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VGND	

vss"
VNB	

vnb"
VPB	

vpb"
BL0

blAA"
BL1

brAA"
VPWR	

vdd"Æ
colend_67_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL1

brAA"
VPB	

vpb"
VPWR	

vdd"
BL0

blAA"
VNB	

vnb"
VGND	

vss"Æ
colend_68_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL1

brBB"
VGND	

vss"
VPB	

vpb"
VPWR	

vdd"
BL0

blBB"
VNB	

vnb"Æ
colend_68_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VPB	

vpb"
BL1

brBB"
VGND	

vss"
BL0

blBB"
VPWR	

vdd"
VNB	

vnb"Æ
colend_69_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VPB	

vpb"
VGND	

vss"
BL1

brCC"
BL0

blCC"
VPWR	

vdd"
VNB	

vnb"Æ
colend_69_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VGND	

vss"
VNB	

vnb"
BL0

blCC"
VPWR	

vdd"
VPB	

vpb"
BL1

brCC"Æ
colend_70_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VNB	

vnb"
VGND	

vss"
VPB	

vpb"
BL1

brDD"
VPWR	

vdd"
BL0

blDD"Æ
colend_70_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VNB	

vnb"
VPB	

vpb"
VPWR	

vdd"
BL0

blDD"
VGND	

vss"
BL1

brDD"Æ
colend_71_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VNB	

vnb"
BL0

blEE"
VPB	

vpb"
VGND	

vss"
BL1

brEE"
VPWR	

vdd"Æ
colend_71_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL1

brEE"
VNB	

vnb"
VPB	

vpb"
VGND	

vss"
VPWR	

vdd"
BL0

blEE"Æ
colend_72_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VPB	

vpb"
VPWR	

vdd"
BL1

brFF"
VGND	

vss"
VNB	

vnb"
BL0

blFF"Æ
colend_72_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VNB	

vnb"
VPWR	

vdd"
VGND	

vss"
VPB	

vpb"
BL1

brFF"
BL0

blFF"Æ
colend_73_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VGND	

vss"
VPWR	

vdd"
VNB	

vnb"
VPB	

vpb"
BL1

brGG"
BL0

blGG"Æ
colend_73_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VPWR	

vdd"
VGND	

vss"
BL1

brGG"
BL0

blGG"
VNB	

vnb"
VPB	

vpb"Æ
colend_74_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VGND	

vss"
VPB	

vpb"
BL1

brHH"
BL0

blHH"
VPWR	

vdd"
VNB	

vnb"Æ
colend_74_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VNB	

vnb"
BL1

brHH"
VPB	

vpb"
VPWR	

vdd"
BL0

blHH"
VGND	

vss"Æ
colend_75_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL0

blII"
VGND	

vss"
VNB	

vnb"
VPB	

vpb"
BL1

brII"
VPWR	

vdd"Æ
colend_75_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VNB	

vnb"
VGND	

vss"
BL1

brII"
BL0

blII"
VPWR	

vdd"
VPB	

vpb"Æ
colend_76_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VNB	

vnb"
VPWR	

vdd"
BL1

brJJ"
BL0

blJJ"
VGND	

vss"
VPB	

vpb"Æ
colend_76_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL1

brJJ"
VGND	

vss"
VPB	

vpb"
VPWR	

vdd"
VNB	

vnb"
BL0

blJJ"Æ
colend_77_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VGND	

vss"
VNB	

vnb"
VPB	

vpb"
BL0

blKK"
VPWR	

vdd"
BL1

brKK"Æ
colend_77_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL1

brKK"
BL0

blKK"
VGND	

vss"
VPWR	

vdd"
VNB	

vnb"
VPB	

vpb"Æ
colend_78_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL1

brLL"
VPWR	

vdd"
VGND	

vss"
BL0

blLL"
VNB	

vnb"
VPB	

vpb"Æ
colend_78_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VPWR	

vdd"
BL1

brLL"
BL0

blLL"
VNB	

vnb"
VPB	

vpb"
VGND	

vss"Æ
colend_79_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VPWR	

vdd"
VGND	

vss"
BL1

brMM"
VNB	

vnb"
BL0

blMM"
VPB	

vpb"Æ
colend_79_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VNB	

vnb"
VPWR	

vdd"
BL1

brMM"
BL0

blMM"
VGND	

vss"
VPB	

vpb"Æ
colend_80_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VGND	

vss"
VPB	

vpb"
BL1

brNN"
BL0

blNN"
VPWR	

vdd"
VNB	

vnb"Æ
colend_80_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL1

brNN"
VGND	

vss"
VPB	

vpb"
VPWR	

vdd"
BL0

blNN"
VNB	

vnb"Æ
colend_81_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VPWR	

vdd"
BL1

brOO"
VPB	

vpb"
BL0

blOO"
VGND	

vss"
VNB	

vnb"Æ
colend_81_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL0

blOO"
VPWR	

vdd"
VGND	

vss"
VNB	

vnb"
BL1

brOO"
VPB	

vpb"Æ
colend_82_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VNB	

vnb"
BL1

brPP"
VGND	

vss"
VPB	

vpb"
BL0

blPP"
VPWR	

vdd"Æ
colend_82_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VGND	

vss"
VPWR	

vdd"
BL1

brPP"
VNB	

vnb"
VPB	

vpb"
BL0

blPP"Æ
colend_83_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL0

blQQ"
VPWR	

vdd"
BL1

brQQ"
VGND	

vss"
VNB	

vnb"
VPB	

vpb"Æ
colend_83_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VPWR	

vdd"
VNB	

vnb"
VPB	

vpb"
BL0

blQQ"
BL1

brQQ"
VGND	

vss"Æ
colend_84_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL0

blRR"
VPWR	

vdd"
VGND	

vss"
BL1

brRR"
VPB	

vpb"
VNB	

vnb"Æ
colend_84_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VNB	

vnb"
BL1

brRR"
BL0

blRR"
VPB	

vpb"
VPWR	

vdd"
VGND	

vss"Æ
colend_85_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL1

brSS"
BL0

blSS"
VPWR	

vdd"
VNB	

vnb"
VGND	

vss"
VPB	

vpb"Æ
colend_85_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL0

blSS"
VPWR	

vdd"
BL1

brSS"
VGND	

vss"
VPB	

vpb"
VNB	

vnb"Æ
colend_86_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VPB	

vpb"
BL1

brTT"
VGND	

vss"
BL0

blTT"
VPWR	

vdd"
VNB	

vnb"Æ
colend_86_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VPB	

vpb"
VPWR	

vdd"
BL1

brTT"
BL0

blTT"
VNB	

vnb"
VGND	

vss"Æ
colend_87_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL0

blUU"
VGND	

vss"
VNB	

vnb"
VPB	

vpb"
BL1

brUU"
VPWR	

vdd"Æ
colend_87_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL1

brUU"
VNB	

vnb"
VPWR	

vdd"
VPB	

vpb"
BL0

blUU"
VGND	

vss"Æ
colend_88_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VGND	

vss"
VNB	

vnb"
VPB	

vpb"
BL1

brVV"
VPWR	

vdd"
BL0

blVV"Æ
colend_88_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL0

blVV"
BL1

brVV"
VNB	

vnb"
VPWR	

vdd"
VGND	

vss"
VPB	

vpb"Æ
colend_89_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL1

brWW"
BL0

blWW"
VPB	

vpb"
VNB	

vnb"
VPWR	

vdd"
VGND	

vss"Æ
colend_89_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL0

blWW"
VPWR	

vdd"
BL1

brWW"
VPB	

vpb"
VGND	

vss"
VNB	

vnb"Æ
colend_90_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VGND	

vss"
BL1

brXX"
BL0

blXX"
VNB	

vnb"
VPB	

vpb"
VPWR	

vdd"Æ
colend_90_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL1

brXX"
BL0

blXX"
VGND	

vss"
VNB	

vnb"
VPB	

vpb"
VPWR	

vdd"Æ
colend_91_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL0

blYY"
BL1

brYY"
VPWR	

vdd"
VNB	

vnb"
VPB	

vpb"
VGND	

vss"Æ
colend_91_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL0

blYY"
VPWR	

vdd"
BL1

brYY"
VNB	

vnb"
VPB	

vpb"
VGND	

vss"Æ
colend_92_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VGND	

vss"
BL1

brZZ"
BL0

blZZ"
VNB	

vnb"
VPB	

vpb"
VPWR	

vdd"Æ
colend_92_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VPB	

vpb"
VPWR	

vdd"
VGND	

vss"
BL1

brZZ"
BL0

blZZ"
VNB	

vnb"Æ
colend_93_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VPB	

vpb"
VPWR	

vdd"
BL0

bl[["
VGND	

vss"
BL1

br[["
VNB	

vnb"Æ
colend_93_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VGND	

vss"
VPWR	

vdd"
VNB	

vnb"
BL1

br[["
BL0

bl[["
VPB	

vpb"Æ
colend_94_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VPWR	

vdd"
VPB	

vpb"
VNB	

vnb"
BL1

br\\"
BL0

bl\\"
VGND	

vss"Æ
colend_94_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL1

br\\"
VPWR	

vdd"
VGND	

vss"
VNB	

vnb"
VPB	

vpb"
BL0

bl\\"Æ
colend_95_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL0

bl]]"
BL1

br]]"
VNB	

vnb"
VPB	

vpb"
VGND	

vss"
VPWR	

vdd"Æ
colend_95_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL1

br]]"
VGND	

vss"
VNB	

vnb"
VPWR	

vdd"
BL0

bl]]"
VPB	

vpb"Æ
colend_96_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL1

br^^"
VGND	

vss"
VPB	

vpb"
VNB	

vnb"
BL0

bl^^"
VPWR	

vdd"Æ
colend_96_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VNB	

vnb"
BL0

bl^^"
VGND	

vss"
BL1

br^^"
VPWR	

vdd"
VPB	

vpb"Æ
colend_97_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VGND	

vss"
VPB	

vpb"
BL0

bl__"
BL1

br__"
VNB	

vnb"
VPWR	

vdd"Æ
colend_97_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VPB	

vpb"
BL1

br__"
BL0

bl__"
VGND	

vss"
VPWR	

vdd"
VNB	

vnb"Æ
colend_98_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL0

bl``"
VGND	

vss"
VPWR	

vdd"
VPB	

vpb"
BL1

br``"
VNB	

vnb"Æ
colend_98_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL1

br``"
BL0

bl``"
VPWR	

vdd"
VGND	

vss"
VNB	

vnb"
VPB	

vpb"Æ
colend_99_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VPWR	

vdd"
VPB	

vpb"
VGND	

vss"
BL1

braa"
VNB	

vnb"
BL0

blaa"Æ
colend_99_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL1

braa"
VPB	

vpb"
BL0

blaa"
VGND	

vss"
VNB	

vnb"
VPWR	

vdd"Ø
colend_100_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL1

brbb"
BL0

blbb"
VPWR	

vdd"
VGND	

vss"
VNB	

vnb"
VPB	

vpb"Ø
colend_100_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VGND	

vss"
VPWR	

vdd"
VNB	

vnb"
BL0

blbb"
BL1

brbb"
VPB	

vpb"Ø
colend_101_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VPB	

vpb"
VGND	

vss"
VPWR	

vdd"
BL1

brcc"
BL0

blcc"
VNB	

vnb"Ø
colend_101_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VPWR	

vdd"
BL0

blcc"
BL1

brcc"
VNB	

vnb"
VGND	

vss"
VPB	

vpb"Ø
colend_102_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VNB	

vnb"
VGND	

vss"
VPB	

vpb"
VPWR	

vdd"
BL1

brdd"
BL0

bldd"Ø
colend_102_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VPWR	

vdd"
BL0

bldd"
VGND	

vss"
BL1

brdd"
VNB	

vnb"
VPB	

vpb"Ø
colend_103_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL1

bree"
BL0

blee"
VPWR	

vdd"
VGND	

vss"
VPB	

vpb"
VNB	

vnb"Ø
colend_103_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VNB	

vnb"
BL1

bree"
VGND	

vss"
BL0

blee"
VPWR	

vdd"
VPB	

vpb"Ø
colend_104_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL1

brff"
VNB	

vnb"
VPWR	

vdd"
BL0

blff"
VPB	

vpb"
VGND	

vss"Ø
colend_104_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VPWR	

vdd"
VGND	

vss"
VPB	

vpb"
BL1

brff"
BL0

blff"
VNB	

vnb"Ø
colend_105_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VPWR	

vdd"
BL0

blgg"
BL1

brgg"
VGND	

vss"
VNB	

vnb"
VPB	

vpb"Ø
colend_105_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL0

blgg"
VPWR	

vdd"
BL1

brgg"
VNB	

vnb"
VPB	

vpb"
VGND	

vss"Ø
colend_106_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VPB	

vpb"
BL1

brhh"
VGND	

vss"
VNB	

vnb"
BL0

blhh"
VPWR	

vdd"Ø
colend_106_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VGND	

vss"
VPWR	

vdd"
BL1

brhh"
BL0

blhh"
VNB	

vnb"
VPB	

vpb"Ø
colend_107_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL1

brii"
BL0

blii"
VPWR	

vdd"
VGND	

vss"
VPB	

vpb"
VNB	

vnb"Ø
colend_107_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL1

brii"
BL0

blii"
VGND	

vss"
VNB	

vnb"
VPB	

vpb"
VPWR	

vdd"Ø
colend_108_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL1

brjj"
BL0

bljj"
VPB	

vpb"
VNB	

vnb"
VPWR	

vdd"
VGND	

vss"Ø
colend_108_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL1

brjj"
VNB	

vnb"
VPWR	

vdd"
BL0

bljj"
VPB	

vpb"
VGND	

vss"Ø
colend_109_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VNB	

vnb"
VGND	

vss"
VPB	

vpb"
BL0

blkk"
VPWR	

vdd"
BL1

brkk"Ø
colend_109_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VPB	

vpb"
VPWR	

vdd"
BL1

brkk"
VNB	

vnb"
BL0

blkk"
VGND	

vss"Ø
colend_110_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VGND	

vss"
VPB	

vpb"
BL1

brll"
BL0

blll"
VNB	

vnb"
VPWR	

vdd"Ø
colend_110_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VPWR	

vdd"
VNB	

vnb"
BL0

blll"
VGND	

vss"
BL1

brll"
VPB	

vpb"Ø
colend_111_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL1

brmm"
VPWR	

vdd"
VGND	

vss"
VPB	

vpb"
BL0

blmm"
VNB	

vnb"Ø
colend_111_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL0

blmm"
VNB	

vnb"
BL1

brmm"
VGND	

vss"
VPB	

vpb"
VPWR	

vdd"Ø
colend_112_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL0

blnn"
BL1

brnn"
VPWR	

vdd"
VGND	

vss"
VNB	

vnb"
VPB	

vpb"Ø
colend_112_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VGND	

vss"
BL1

brnn"
BL0

blnn"
VPB	

vpb"
VNB	

vnb"
VPWR	

vdd"Ø
colend_113_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VPWR	

vdd"
VPB	

vpb"
BL0

bloo"
BL1

broo"
VGND	

vss"
VNB	

vnb"Ø
colend_113_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL0

bloo"
VNB	

vnb"
VPB	

vpb"
BL1

broo"
VPWR	

vdd"
VGND	

vss"Ø
colend_114_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VNB	

vnb"
VPWR	

vdd"
VPB	

vpb"
BL1

brpp"
VGND	

vss"
BL0

blpp"Ø
colend_114_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VPB	

vpb"
BL1

brpp"
VNB	

vnb"
BL0

blpp"
VPWR	

vdd"
VGND	

vss"Ø
colend_115_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL0

blqq"
VNB	

vnb"
VGND	

vss"
VPB	

vpb"
VPWR	

vdd"
BL1

brqq"Ø
colend_115_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL0

blqq"
BL1

brqq"
VGND	

vss"
VNB	

vnb"
VPB	

vpb"
VPWR	

vdd"Ø
colend_116_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL1

brrr"
VGND	

vss"
BL0

blrr"
VPB	

vpb"
VPWR	

vdd"
VNB	

vnb"Ø
colend_116_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL1

brrr"
BL0

blrr"
VGND	

vss"
VPWR	

vdd"
VNB	

vnb"
VPB	

vpb"Ø
colend_117_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VNB	

vnb"
BL0

blss"
BL1

brss"
VPB	

vpb"
VPWR	

vdd"
VGND	

vss"Ø
colend_117_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL1

brss"
BL0

blss"
VPB	

vpb"
VGND	

vss"
VNB	

vnb"
VPWR	

vdd"Ø
colend_118_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VPB	

vpb"
VNB	

vnb"
BL0

bltt"
BL1

brtt"
VPWR	

vdd"
VGND	

vss"Ø
colend_118_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VNB	

vnb"
VPWR	

vdd"
BL1

brtt"
VGND	

vss"
VPB	

vpb"
BL0

bltt"Ø
colend_119_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VPB	

vpb"
BL1

bruu"
VNB	

vnb"
VGND	

vss"
VPWR	

vdd"
BL0

bluu"Ø
colend_119_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL0

bluu"
VPWR	

vdd"
BL1

bruu"
VGND	

vss"
VPB	

vpb"
VNB	

vnb"Ø
colend_120_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VPWR	

vdd"
VNB	

vnb"
BL1

brvv"
VGND	

vss"
VPB	

vpb"
BL0

blvv"Ø
colend_120_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VNB	

vnb"
VPB	

vpb"
VPWR	

vdd"
BL1

brvv"
BL0

blvv"
VGND	

vss"Ø
colend_121_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VPB	

vpb"
VPWR	

vdd"
BL0

blww"
BL1

brww"
VGND	

vss"
VNB	

vnb"Ø
colend_121_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VNB	

vnb"
VPB	

vpb"
VPWR	

vdd"
BL0

blww"
VGND	

vss"
BL1

brww"Ø
colend_122_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL1

brxx"
BL0

blxx"
VGND	

vss"
VPWR	

vdd"
VNB	

vnb"
VPB	

vpb"Ø
colend_122_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VPB	

vpb"
BL0

blxx"
BL1

brxx"
VGND	

vss"
VPWR	

vdd"
VNB	

vnb"Ø
colend_123_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VNB	

vnb"
VPWR	

vdd"
VGND	

vss"
BL1

bryy"
BL0

blyy"
VPB	

vpb"Ø
colend_123_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VPB	

vpb"
BL1

bryy"
BL0

blyy"
VGND	

vss"
VNB	

vnb"
VPWR	

vdd"Ø
colend_124_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL1

brzz"
BL0

blzz"
VGND	

vss"
VNB	

vnb"
VPWR	

vdd"
VPB	

vpb"Ø
colend_124_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VPB	

vpb"
BL1

brzz"
VGND	

vss"
VNB	

vnb"
VPWR	

vdd"
BL0

blzz"Ø
colend_125_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL1

br{{"
BL0

bl{{"
VNB	

vnb"
VPWR	

vdd"
VGND	

vss"
VPB	

vpb"Ø
colend_125_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VGND	

vss"
BL1

br{{"
VPB	

vpb"
VNB	

vnb"
BL0

bl{{"
VPWR	

vdd"Ø
colend_126_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VPB	

vpb"
BL0

bl||"
VPWR	

vdd"
BL1

br||"
VNB	

vnb"
VGND	

vss"Ø
colend_126_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VPWR	

vdd"
VPB	

vpb"
BL0

bl||"
BL1

br||"
VNB	

vnb"
VGND	

vss"Ø
colend_127_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VPWR	

vdd"
BL1

br}}"
VGND	

vss"
VNB	

vnb"
VPB	

vpb"
BL0

bl}}"Ø
colend_127_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VGND	

vss"
VPWR	

vdd"
VNB	

vnb"
VPB	

vpb"
BL1

br}}"
BL0

bl}}"Ø
colend_128_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL0

bl~~"
VGND	

vss"
VNB	

vnb"
VPB	

vpb"
VPWR	

vdd"
BL1

br~~"Ø
colend_128_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VNB	

vnb"
VPB	

vpb"
VPWR	

vdd"
VGND	

vss"
BL1

br~~"
BL0

bl~~"Ø
colend_129_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VPB	

vpb"
BL1

br"
VPWR	

vdd"
BL0

bl"
VGND	

vss"
VNB	

vnb"Ø
colend_129_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VNB	

vnb"
VGND	

vss"
BL1

br"
VPB	

vpb"
VPWR	

vdd"
BL0

bl"≠
colend_130_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL1	

vdd"
BL0	

vdd"
VNB	

vnb"
VPB	

vpb"
VGND	

vss"
VPWR	

vdd"≠
colend_130_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL1	

vdd"
VNB	

vnb"
VPWR	

vdd"
VPB	

vpb"
VGND	

vss"
BL0	

vdd"≠
colend_131_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VNB	

vnb"
BL1	

vdd"
BL0	

vdd"
VPWR	

vdd"
VPB	

vpb"
VGND	

vss"≠
colend_131_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VNB	

vnb"
VPWR	

vdd"
VPB	

vpb"
BL1	

vdd"
VGND	

vss"
BL0	

vddˆ
	precharge

vdd


bl


br


en_b"ë

bl_pull_up#!
sky130sky130_fd_pr__pfet_01v8
w	      ?
l	333333√?"
s	

vdd"
g


en_b"
b	

vdd"
d

bl"ë

br_pull_up#!
sky130sky130_fd_pr__pfet_01v8
l	333333√?
w	      ?"
s	

vdd"
b	

vdd"
d

br"
g


en_b"è
	equalizer#!
sky130sky130_fd_pr__pfet_01v8
w	      ?
l	333333√?"
g


en_b"
b	

vdd"
s

br"
d

bl∫h
precharge_array

vdd


en_b

blÅ

brÅ"\
precharge_0
	precharge"
vdd	

vdd"
br
br"
bl
bl"
en_b


en_b"d
precharge_1
	precharge"
vdd	

vdd"
en_b


en_b"
br

br"
bl

bl"d
precharge_2
	precharge"
vdd	

vdd"
br

br"
en_b


en_b"
bl

bl"d
precharge_3
	precharge"
vdd	

vdd"
en_b


en_b"
bl

bl"
br

br"d
precharge_4
	precharge"
bl

bl"
vdd	

vdd"
br

br"
en_b


en_b"d
precharge_5
	precharge"
vdd	

vdd"
br

br"
bl

bl"
en_b


en_b"d
precharge_6
	precharge"
en_b


en_b"
bl

bl"
br

br"
vdd	

vdd"d
precharge_7
	precharge"
en_b


en_b"
bl

bl"
br

br"
vdd	

vdd"d
precharge_8
	precharge"
vdd	

vdd"
en_b


en_b"
br

br"
bl

bl"d
precharge_9
	precharge"
en_b


en_b"
br

br		"
vdd	

vdd"
bl

bl		"e
precharge_10
	precharge"
en_b


en_b"
bl

bl

"
vdd	

vdd"
br

br

"e
precharge_11
	precharge"
bl

bl"
vdd	

vdd"
br

br"
en_b


en_b"e
precharge_12
	precharge"
en_b


en_b"
vdd	

vdd"
br

br"
bl

bl"e
precharge_13
	precharge"
en_b


en_b"
vdd	

vdd"
br

br"
bl

bl"e
precharge_14
	precharge"
vdd	

vdd"
bl

bl"
en_b


en_b"
br

br"e
precharge_15
	precharge"
br

br"
vdd	

vdd"
en_b


en_b"
bl

bl"e
precharge_16
	precharge"
vdd	

vdd"
bl

bl"
en_b


en_b"
br

br"e
precharge_17
	precharge"
vdd	

vdd"
br

br"
en_b


en_b"
bl

bl"e
precharge_18
	precharge"
en_b


en_b"
vdd	

vdd"
br

br"
bl

bl"e
precharge_19
	precharge"
vdd	

vdd"
en_b


en_b"
bl

bl"
br

br"e
precharge_20
	precharge"
bl

bl"
vdd	

vdd"
en_b


en_b"
br

br"e
precharge_21
	precharge"
bl

bl"
en_b


en_b"
br

br"
vdd	

vdd"e
precharge_22
	precharge"
en_b


en_b"
vdd	

vdd"
bl

bl"
br

br"e
precharge_23
	precharge"
br

br"
vdd	

vdd"
en_b


en_b"
bl

bl"e
precharge_24
	precharge"
en_b


en_b"
vdd	

vdd"
bl

bl"
br

br"e
precharge_25
	precharge"
en_b


en_b"
vdd	

vdd"
bl

bl"
br

br"e
precharge_26
	precharge"
en_b


en_b"
vdd	

vdd"
bl

bl"
br

br"e
precharge_27
	precharge"
br

br"
en_b


en_b"
bl

bl"
vdd	

vdd"e
precharge_28
	precharge"
vdd	

vdd"
en_b


en_b"
br

br"
bl

bl"e
precharge_29
	precharge"
vdd	

vdd"
en_b


en_b"
bl

bl"
br

br"e
precharge_30
	precharge"
bl

bl"
br

br"
en_b


en_b"
vdd	

vdd"e
precharge_31
	precharge"
en_b


en_b"
vdd	

vdd"
bl

bl"
br

br"e
precharge_32
	precharge"
bl

bl  "
vdd	

vdd"
en_b


en_b"
br

br  "e
precharge_33
	precharge"
bl

bl!!"
en_b


en_b"
br

br!!"
vdd	

vdd"e
precharge_34
	precharge"
vdd	

vdd"
br

br"""
en_b


en_b"
bl

bl"""e
precharge_35
	precharge"
vdd	

vdd"
bl

bl##"
br

br##"
en_b


en_b"e
precharge_36
	precharge"
bl

bl$$"
br

br$$"
en_b


en_b"
vdd	

vdd"e
precharge_37
	precharge"
vdd	

vdd"
br

br%%"
bl

bl%%"
en_b


en_b"e
precharge_38
	precharge"
vdd	

vdd"
en_b


en_b"
bl

bl&&"
br

br&&"e
precharge_39
	precharge"
en_b


en_b"
br

br''"
vdd	

vdd"
bl

bl''"e
precharge_40
	precharge"
en_b


en_b"
bl

bl(("
vdd	

vdd"
br

br(("e
precharge_41
	precharge"
br

br))"
bl

bl))"
en_b


en_b"
vdd	

vdd"e
precharge_42
	precharge"
en_b


en_b"
bl

bl**"
br

br**"
vdd	

vdd"e
precharge_43
	precharge"
en_b


en_b"
br

br++"
bl

bl++"
vdd	

vdd"e
precharge_44
	precharge"
bl

bl,,"
vdd	

vdd"
en_b


en_b"
br

br,,"e
precharge_45
	precharge"
en_b


en_b"
bl

bl--"
br

br--"
vdd	

vdd"e
precharge_46
	precharge"
bl

bl.."
en_b


en_b"
vdd	

vdd"
br

br.."e
precharge_47
	precharge"
bl

bl//"
vdd	

vdd"
en_b


en_b"
br

br//"e
precharge_48
	precharge"
vdd	

vdd"
bl

bl00"
en_b


en_b"
br

br00"e
precharge_49
	precharge"
vdd	

vdd"
en_b


en_b"
bl

bl11"
br

br11"e
precharge_50
	precharge"
br

br22"
vdd	

vdd"
en_b


en_b"
bl

bl22"e
precharge_51
	precharge"
bl

bl33"
vdd	

vdd"
en_b


en_b"
br

br33"e
precharge_52
	precharge"
en_b


en_b"
br

br44"
bl

bl44"
vdd	

vdd"e
precharge_53
	precharge"
br

br55"
bl

bl55"
vdd	

vdd"
en_b


en_b"e
precharge_54
	precharge"
vdd	

vdd"
en_b


en_b"
bl

bl66"
br

br66"e
precharge_55
	precharge"
vdd	

vdd"
bl

bl77"
br

br77"
en_b


en_b"e
precharge_56
	precharge"
en_b


en_b"
br

br88"
bl

bl88"
vdd	

vdd"e
precharge_57
	precharge"
en_b


en_b"
br

br99"
vdd	

vdd"
bl

bl99"e
precharge_58
	precharge"
vdd	

vdd"
bl

bl::"
en_b


en_b"
br

br::"e
precharge_59
	precharge"
br

br;;"
vdd	

vdd"
bl

bl;;"
en_b


en_b"e
precharge_60
	precharge"
en_b


en_b"
br

br<<"
vdd	

vdd"
bl

bl<<"e
precharge_61
	precharge"
br

br=="
en_b


en_b"
vdd	

vdd"
bl

bl=="e
precharge_62
	precharge"
en_b


en_b"
vdd	

vdd"
br

br>>"
bl

bl>>"e
precharge_63
	precharge"
en_b


en_b"
vdd	

vdd"
bl

bl??"
br

br??"e
precharge_64
	precharge"
br

br@@"
bl

bl@@"
vdd	

vdd"
en_b


en_b"e
precharge_65
	precharge"
br

brAA"
bl

blAA"
vdd	

vdd"
en_b


en_b"e
precharge_66
	precharge"
br

brBB"
bl

blBB"
en_b


en_b"
vdd	

vdd"e
precharge_67
	precharge"
en_b


en_b"
br

brCC"
bl

blCC"
vdd	

vdd"e
precharge_68
	precharge"
vdd	

vdd"
en_b


en_b"
br

brDD"
bl

blDD"e
precharge_69
	precharge"
bl

blEE"
en_b


en_b"
vdd	

vdd"
br

brEE"e
precharge_70
	precharge"
vdd	

vdd"
bl

blFF"
br

brFF"
en_b


en_b"e
precharge_71
	precharge"
vdd	

vdd"
en_b


en_b"
bl

blGG"
br

brGG"e
precharge_72
	precharge"
vdd	

vdd"
br

brHH"
en_b


en_b"
bl

blHH"e
precharge_73
	precharge"
vdd	

vdd"
bl

blII"
br

brII"
en_b


en_b"e
precharge_74
	precharge"
bl

blJJ"
vdd	

vdd"
br

brJJ"
en_b


en_b"e
precharge_75
	precharge"
en_b


en_b"
vdd	

vdd"
br

brKK"
bl

blKK"e
precharge_76
	precharge"
bl

blLL"
br

brLL"
vdd	

vdd"
en_b


en_b"e
precharge_77
	precharge"
bl

blMM"
vdd	

vdd"
en_b


en_b"
br

brMM"e
precharge_78
	precharge"
bl

blNN"
en_b


en_b"
br

brNN"
vdd	

vdd"e
precharge_79
	precharge"
vdd	

vdd"
bl

blOO"
en_b


en_b"
br

brOO"e
precharge_80
	precharge"
br

brPP"
en_b


en_b"
vdd	

vdd"
bl

blPP"e
precharge_81
	precharge"
br

brQQ"
vdd	

vdd"
bl

blQQ"
en_b


en_b"e
precharge_82
	precharge"
en_b


en_b"
vdd	

vdd"
br

brRR"
bl

blRR"e
precharge_83
	precharge"
en_b


en_b"
bl

blSS"
br

brSS"
vdd	

vdd"e
precharge_84
	precharge"
vdd	

vdd"
br

brTT"
en_b


en_b"
bl

blTT"e
precharge_85
	precharge"
vdd	

vdd"
br

brUU"
en_b


en_b"
bl

blUU"e
precharge_86
	precharge"
vdd	

vdd"
br

brVV"
bl

blVV"
en_b


en_b"e
precharge_87
	precharge"
vdd	

vdd"
br

brWW"
bl

blWW"
en_b


en_b"e
precharge_88
	precharge"
en_b


en_b"
vdd	

vdd"
br

brXX"
bl

blXX"e
precharge_89
	precharge"
vdd	

vdd"
en_b


en_b"
bl

blYY"
br

brYY"e
precharge_90
	precharge"
br

brZZ"
bl

blZZ"
vdd	

vdd"
en_b


en_b"e
precharge_91
	precharge"
en_b


en_b"
vdd	

vdd"
bl

bl[["
br

br[["e
precharge_92
	precharge"
vdd	

vdd"
br

br\\"
en_b


en_b"
bl

bl\\"e
precharge_93
	precharge"
bl

bl]]"
en_b


en_b"
br

br]]"
vdd	

vdd"e
precharge_94
	precharge"
br

br^^"
bl

bl^^"
vdd	

vdd"
en_b


en_b"e
precharge_95
	precharge"
vdd	

vdd"
bl

bl__"
br

br__"
en_b


en_b"e
precharge_96
	precharge"
en_b


en_b"
br

br``"
bl

bl``"
vdd	

vdd"e
precharge_97
	precharge"
en_b


en_b"
bl

blaa"
br

braa"
vdd	

vdd"e
precharge_98
	precharge"
vdd	

vdd"
br

brbb"
bl

blbb"
en_b


en_b"e
precharge_99
	precharge"
bl

blcc"
en_b


en_b"
vdd	

vdd"
br

brcc"f
precharge_100
	precharge"
vdd	

vdd"
en_b


en_b"
br

brdd"
bl

bldd"f
precharge_101
	precharge"
vdd	

vdd"
en_b


en_b"
br

bree"
bl

blee"f
precharge_102
	precharge"
vdd	

vdd"
br

brff"
en_b


en_b"
bl

blff"f
precharge_103
	precharge"
br

brgg"
en_b


en_b"
bl

blgg"
vdd	

vdd"f
precharge_104
	precharge"
br

brhh"
bl

blhh"
vdd	

vdd"
en_b


en_b"f
precharge_105
	precharge"
en_b


en_b"
br

brii"
bl

blii"
vdd	

vdd"f
precharge_106
	precharge"
vdd	

vdd"
en_b


en_b"
br

brjj"
bl

bljj"f
precharge_107
	precharge"
en_b


en_b"
bl

blkk"
vdd	

vdd"
br

brkk"f
precharge_108
	precharge"
br

brll"
bl

blll"
vdd	

vdd"
en_b


en_b"f
precharge_109
	precharge"
en_b


en_b"
br

brmm"
bl

blmm"
vdd	

vdd"f
precharge_110
	precharge"
vdd	

vdd"
en_b


en_b"
br

brnn"
bl

blnn"f
precharge_111
	precharge"
vdd	

vdd"
bl

bloo"
en_b


en_b"
br

broo"f
precharge_112
	precharge"
bl

blpp"
en_b


en_b"
vdd	

vdd"
br

brpp"f
precharge_113
	precharge"
br

brqq"
en_b


en_b"
vdd	

vdd"
bl

blqq"f
precharge_114
	precharge"
vdd	

vdd"
br

brrr"
en_b


en_b"
bl

blrr"f
precharge_115
	precharge"
vdd	

vdd"
bl

blss"
en_b


en_b"
br

brss"f
precharge_116
	precharge"
en_b


en_b"
vdd	

vdd"
br

brtt"
bl

bltt"f
precharge_117
	precharge"
en_b


en_b"
vdd	

vdd"
bl

bluu"
br

bruu"f
precharge_118
	precharge"
vdd	

vdd"
br

brvv"
bl

blvv"
en_b


en_b"f
precharge_119
	precharge"
en_b


en_b"
bl

blww"
br

brww"
vdd	

vdd"f
precharge_120
	precharge"
vdd	

vdd"
bl

blxx"
en_b


en_b"
br

brxx"f
precharge_121
	precharge"
vdd	

vdd"
br

bryy"
bl

blyy"
en_b


en_b"f
precharge_122
	precharge"
en_b


en_b"
bl

blzz"
vdd	

vdd"
br

brzz"f
precharge_123
	precharge"
br

br{{"
en_b


en_b"
bl

bl{{"
vdd	

vdd"f
precharge_124
	precharge"
bl

bl||"
vdd	

vdd"
en_b


en_b"
br

br||"f
precharge_125
	precharge"
vdd	

vdd"
br

br}}"
en_b


en_b"
bl

bl}}"f
precharge_126
	precharge"
vdd	

vdd"
en_b


en_b"
br

br~~"
bl

bl~~"f
precharge_127
	precharge"
br

br"
vdd	

vdd"
en_b


en_b"
bl

bl"j
precharge_128
	precharge"
vdd	

vdd"
bl

blÄÄ"
br

brÄÄ"
en_b


en_b˛
read_mux
	
sel_b


bl


br


bl_out


br_out

vdd"é
MBL#!
sky130sky130_fd_pr__pfet_01v8
l	333333√?
w	333333Û?"
g
	
sel_b"
s

bl"
d


bl_out"
b	

vdd"é
MBR#!
sky130sky130_fd_pr__pfet_01v8
w	333333Û?
l	333333√?"
d


br_out"
b	

vdd"
g
	
sel_b"
s

brŒò
read_mux_array
	
sel_b

blÄ

brÄ


bl_out 


br_out 

vdd"Å
mux_0

read_mux"
bl
bl"
br_out

br_out"
sel_b	
sel_b"
br
br"
bl_out

bl_out"
vdd	

vdd"ç
mux_1

read_mux"
vdd	

vdd"
br_out

br_out"
br

br"
bl

bl"
bl_out

bl_out"
sel_b
sel_b"ç
mux_2

read_mux"
bl

bl"
br

br"
bl_out

bl_out"
sel_b
sel_b"
vdd	

vdd"
br_out

br_out"ç
mux_3

read_mux"
bl_out

bl_out"
br_out

br_out"
bl

bl"
vdd	

vdd"
sel_b
sel_b"
br

br"ë
mux_4

read_mux"
bl_out
bl_out"
br_out
br_out"
sel_b	
sel_b"
bl

bl"
vdd	

vdd"
br

br"ï
mux_5

read_mux"
vdd	

vdd"
bl

bl"
br_out
br_out"
sel_b
sel_b"
br

br"
bl_out
bl_out"ï
mux_6

read_mux"
sel_b
sel_b"
br_out
br_out"
vdd	

vdd"
bl

bl"
br

br"
bl_out
bl_out"ï
mux_7

read_mux"
vdd	

vdd"
bl

bl"
br_out
br_out"
sel_b
sel_b"
bl_out
bl_out"
br

br"ë
mux_8

read_mux"
vdd	

vdd"
sel_b	
sel_b"
bl

bl"
bl_out
bl_out"
br_out
br_out"
br

br"ï
mux_9

read_mux"
vdd	

vdd"
br

br		"
sel_b
sel_b"
bl_out
bl_out"
br_out
br_out"
bl

bl		"ñ
mux_10

read_mux"
br_out
br_out"
bl_out
bl_out"
sel_b
sel_b"
br

br

"
vdd	

vdd"
bl

bl

"ñ
mux_11

read_mux"
vdd	

vdd"
br

br"
br_out
br_out"
bl

bl"
sel_b
sel_b"
bl_out
bl_out"í
mux_12

read_mux"
bl

bl"
sel_b	
sel_b"
bl_out
bl_out"
vdd	

vdd"
br_out
br_out"
br

br"ñ
mux_13

read_mux"
bl

bl"
vdd	

vdd"
sel_b
sel_b"
bl_out
bl_out"
br_out
br_out"
br

br"ñ
mux_14

read_mux"
vdd	

vdd"
bl_out
bl_out"
br

br"
bl

bl"
sel_b
sel_b"
br_out
br_out"ñ
mux_15

read_mux"
vdd	

vdd"
sel_b
sel_b"
bl_out
bl_out"
br

br"
bl

bl"
br_out
br_out"í
mux_16

read_mux"
vdd	

vdd"
bl_out
bl_out"
br_out
br_out"
sel_b	
sel_b"
br

br"
bl

bl"ñ
mux_17

read_mux"
bl

bl"
br

br"
vdd	

vdd"
bl_out
bl_out"
sel_b
sel_b"
br_out
br_out"ñ
mux_18

read_mux"
bl_out
bl_out"
sel_b
sel_b"
br

br"
br_out
br_out"
bl

bl"
vdd	

vdd"ñ
mux_19

read_mux"
sel_b
sel_b"
bl

bl"
vdd	

vdd"
br

br"
bl_out
bl_out"
br_out
br_out"í
mux_20

read_mux"
sel_b	
sel_b"
bl

bl"
br_out
br_out"
vdd	

vdd"
bl_out
bl_out"
br

br"ñ
mux_21

read_mux"
sel_b
sel_b"
vdd	

vdd"
bl

bl"
bl_out
bl_out"
br_out
br_out"
br

br"ñ
mux_22

read_mux"
br

br"
bl

bl"
sel_b
sel_b"
vdd	

vdd"
br_out
br_out"
bl_out
bl_out"ñ
mux_23

read_mux"
bl

bl"
sel_b
sel_b"
vdd	

vdd"
br

br"
bl_out
bl_out"
br_out
br_out"í
mux_24

read_mux"
bl_out
bl_out"
vdd	

vdd"
br

br"
bl

bl"
sel_b	
sel_b"
br_out
br_out"ñ
mux_25

read_mux"
bl_out
bl_out"
br_out
br_out"
bl

bl"
br

br"
vdd	

vdd"
sel_b
sel_b"ñ
mux_26

read_mux"
sel_b
sel_b"
bl_out
bl_out"
br

br"
vdd	

vdd"
bl

bl"
br_out
br_out"ñ
mux_27

read_mux"
vdd	

vdd"
bl

bl"
br

br"
br_out
br_out"
bl_out
bl_out"
sel_b
sel_b"í
mux_28

read_mux"
bl

bl"
bl_out
bl_out"
br_out
br_out"
sel_b	
sel_b"
br

br"
vdd	

vdd"ñ
mux_29

read_mux"
br_out
br_out"
sel_b
sel_b"
vdd	

vdd"
bl

bl"
br

br"
bl_out
bl_out"ñ
mux_30

read_mux"
bl

bl"
br

br"
bl_out
bl_out"
vdd	

vdd"
br_out
br_out"
sel_b
sel_b"ñ
mux_31

read_mux"
bl

bl"
bl_out
bl_out"
br_out
br_out"
sel_b
sel_b"
vdd	

vdd"
br

br"í
mux_32

read_mux"
br

br  "
vdd	

vdd"
bl

bl  "
bl_out
bl_out"
sel_b	
sel_b"
br_out
br_out"ñ
mux_33

read_mux"
vdd	

vdd"
br_out
br_out"
sel_b
sel_b"
bl

bl!!"
br

br!!"
bl_out
bl_out"ñ
mux_34

read_mux"
br

br"""
bl_out
bl_out"
bl

bl"""
sel_b
sel_b"
br_out
br_out"
vdd	

vdd"ñ
mux_35

read_mux"
br_out
br_out"
sel_b
sel_b"
bl_out
bl_out"
vdd	

vdd"
bl

bl##"
br

br##"í
mux_36

read_mux"
sel_b	
sel_b"
br_out
br_out		"
vdd	

vdd"
bl_out
bl_out		"
bl

bl$$"
br

br$$"ñ
mux_37

read_mux"
bl_out
bl_out		"
br_out
br_out		"
sel_b
sel_b"
br

br%%"
vdd	

vdd"
bl

bl%%"ñ
mux_38

read_mux"
br

br&&"
bl_out
bl_out		"
sel_b
sel_b"
br_out
br_out		"
bl

bl&&"
vdd	

vdd"ñ
mux_39

read_mux"
br

br''"
bl_out
bl_out		"
bl

bl''"
vdd	

vdd"
br_out
br_out		"
sel_b
sel_b"í
mux_40

read_mux"
br

br(("
bl_out
bl_out

"
br_out
br_out

"
sel_b	
sel_b"
bl

bl(("
vdd	

vdd"ñ
mux_41

read_mux"
vdd	

vdd"
bl

bl))"
bl_out
bl_out

"
br_out
br_out

"
sel_b
sel_b"
br

br))"ñ
mux_42

read_mux"
bl_out
bl_out

"
bl

bl**"
sel_b
sel_b"
br

br**"
vdd	

vdd"
br_out
br_out

"ñ
mux_43

read_mux"
bl_out
bl_out

"
bl

bl++"
br

br++"
br_out
br_out

"
sel_b
sel_b"
vdd	

vdd"í
mux_44

read_mux"
vdd	

vdd"
bl

bl,,"
br

br,,"
bl_out
bl_out"
sel_b	
sel_b"
br_out
br_out"ñ
mux_45

read_mux"
bl

bl--"
sel_b
sel_b"
vdd	

vdd"
br

br--"
bl_out
bl_out"
br_out
br_out"ñ
mux_46

read_mux"
br_out
br_out"
br

br.."
sel_b
sel_b"
vdd	

vdd"
bl

bl.."
bl_out
bl_out"ñ
mux_47

read_mux"
br

br//"
vdd	

vdd"
sel_b
sel_b"
br_out
br_out"
bl_out
bl_out"
bl

bl//"í
mux_48

read_mux"
bl_out
bl_out"
bl

bl00"
sel_b	
sel_b"
br_out
br_out"
vdd	

vdd"
br

br00"ñ
mux_49

read_mux"
br

br11"
bl_out
bl_out"
bl

bl11"
br_out
br_out"
sel_b
sel_b"
vdd	

vdd"ñ
mux_50

read_mux"
br_out
br_out"
sel_b
sel_b"
vdd	

vdd"
br

br22"
bl_out
bl_out"
bl

bl22"ñ
mux_51

read_mux"
bl

bl33"
vdd	

vdd"
bl_out
bl_out"
br_out
br_out"
br

br33"
sel_b
sel_b"í
mux_52

read_mux"
br_out
br_out"
bl

bl44"
sel_b	
sel_b"
vdd	

vdd"
bl_out
bl_out"
br

br44"ñ
mux_53

read_mux"
br

br55"
vdd	

vdd"
bl

bl55"
bl_out
bl_out"
br_out
br_out"
sel_b
sel_b"ñ
mux_54

read_mux"
br_out
br_out"
sel_b
sel_b"
bl

bl66"
bl_out
bl_out"
br

br66"
vdd	

vdd"ñ
mux_55

read_mux"
vdd	

vdd"
bl

bl77"
bl_out
bl_out"
br_out
br_out"
sel_b
sel_b"
br

br77"í
mux_56

read_mux"
vdd	

vdd"
bl

bl88"
br

br88"
bl_out
bl_out"
br_out
br_out"
sel_b	
sel_b"ñ
mux_57

read_mux"
br_out
br_out"
bl

bl99"
br

br99"
vdd	

vdd"
bl_out
bl_out"
sel_b
sel_b"ñ
mux_58

read_mux"
bl_out
bl_out"
sel_b
sel_b"
br

br::"
br_out
br_out"
bl

bl::"
vdd	

vdd"ñ
mux_59

read_mux"
bl_out
bl_out"
br_out
br_out"
br

br;;"
vdd	

vdd"
bl

bl;;"
sel_b
sel_b"í
mux_60

read_mux"
bl_out
bl_out"
br_out
br_out"
sel_b	
sel_b"
bl

bl<<"
br

br<<"
vdd	

vdd"ñ
mux_61

read_mux"
sel_b
sel_b"
bl_out
bl_out"
br

br=="
vdd	

vdd"
bl

bl=="
br_out
br_out"ñ
mux_62

read_mux"
vdd	

vdd"
br

br>>"
bl

bl>>"
br_out
br_out"
bl_out
bl_out"
sel_b
sel_b"ñ
mux_63

read_mux"
bl

bl??"
bl_out
bl_out"
vdd	

vdd"
sel_b
sel_b"
br_out
br_out"
br

br??"í
mux_64

read_mux"
br_out
br_out"
br

br@@"
sel_b	
sel_b"
bl_out
bl_out"
vdd	

vdd"
bl

bl@@"ñ
mux_65

read_mux"
bl

blAA"
br

brAA"
bl_out
bl_out"
vdd	

vdd"
br_out
br_out"
sel_b
sel_b"ñ
mux_66

read_mux"
vdd	

vdd"
bl

blBB"
bl_out
bl_out"
sel_b
sel_b"
br

brBB"
br_out
br_out"ñ
mux_67

read_mux"
br_out
br_out"
bl

blCC"
sel_b
sel_b"
br

brCC"
vdd	

vdd"
bl_out
bl_out"í
mux_68

read_mux"
bl

blDD"
br_out
br_out"
vdd	

vdd"
bl_out
bl_out"
br

brDD"
sel_b	
sel_b"ñ
mux_69

read_mux"
br

brEE"
vdd	

vdd"
bl_out
bl_out"
br_out
br_out"
bl

blEE"
sel_b
sel_b"ñ
mux_70

read_mux"
bl

blFF"
bl_out
bl_out"
br_out
br_out"
sel_b
sel_b"
vdd	

vdd"
br

brFF"ñ
mux_71

read_mux"
bl

blGG"
vdd	

vdd"
br

brGG"
br_out
br_out"
sel_b
sel_b"
bl_out
bl_out"í
mux_72

read_mux"
vdd	

vdd"
bl_out
bl_out"
sel_b	
sel_b"
br_out
br_out"
bl

blHH"
br

brHH"ñ
mux_73

read_mux"
vdd	

vdd"
bl

blII"
bl_out
bl_out"
br_out
br_out"
sel_b
sel_b"
br

brII"ñ
mux_74

read_mux"
br_out
br_out"
vdd	

vdd"
sel_b
sel_b"
br

brJJ"
bl_out
bl_out"
bl

blJJ"ñ
mux_75

read_mux"
vdd	

vdd"
bl_out
bl_out"
br_out
br_out"
br

brKK"
sel_b
sel_b"
bl

blKK"í
mux_76

read_mux"
br

brLL"
bl_out
bl_out"
br_out
br_out"
sel_b	
sel_b"
vdd	

vdd"
bl

blLL"ñ
mux_77

read_mux"
bl

blMM"
sel_b
sel_b"
br

brMM"
bl_out
bl_out"
br_out
br_out"
vdd	

vdd"ñ
mux_78

read_mux"
bl

blNN"
br_out
br_out"
vdd	

vdd"
sel_b
sel_b"
br

brNN"
bl_out
bl_out"ñ
mux_79

read_mux"
bl_out
bl_out"
bl

blOO"
br_out
br_out"
vdd	

vdd"
br

brOO"
sel_b
sel_b"í
mux_80

read_mux"
br

brPP"
vdd	

vdd"
sel_b	
sel_b"
bl

blPP"
bl_out
bl_out"
br_out
br_out"ñ
mux_81

read_mux"
bl_out
bl_out"
sel_b
sel_b"
br

brQQ"
bl

blQQ"
vdd	

vdd"
br_out
br_out"ñ
mux_82

read_mux"
br

brRR"
br_out
br_out"
bl

blRR"
sel_b
sel_b"
bl_out
bl_out"
vdd	

vdd"ñ
mux_83

read_mux"
bl

blSS"
vdd	

vdd"
br_out
br_out"
bl_out
bl_out"
sel_b
sel_b"
br

brSS"í
mux_84

read_mux"
vdd	

vdd"
bl_out
bl_out"
bl

blTT"
br_out
br_out"
sel_b	
sel_b"
br

brTT"ñ
mux_85

read_mux"
br_out
br_out"
sel_b
sel_b"
bl_out
bl_out"
vdd	

vdd"
bl

blUU"
br

brUU"ñ
mux_86

read_mux"
bl

blVV"
br_out
br_out"
vdd	

vdd"
bl_out
bl_out"
sel_b
sel_b"
br

brVV"ñ
mux_87

read_mux"
br

brWW"
bl_out
bl_out"
br_out
br_out"
bl

blWW"
vdd	

vdd"
sel_b
sel_b"í
mux_88

read_mux"
br_out
br_out"
br

brXX"
bl

blXX"
sel_b	
sel_b"
vdd	

vdd"
bl_out
bl_out"ñ
mux_89

read_mux"
vdd	

vdd"
bl_out
bl_out"
br_out
br_out"
sel_b
sel_b"
bl

blYY"
br

brYY"ñ
mux_90

read_mux"
br_out
br_out"
vdd	

vdd"
sel_b
sel_b"
br

brZZ"
bl

blZZ"
bl_out
bl_out"ñ
mux_91

read_mux"
br

br[["
bl_out
bl_out"
br_out
br_out"
vdd	

vdd"
sel_b
sel_b"
bl

bl[["í
mux_92

read_mux"
sel_b	
sel_b"
bl

bl\\"
vdd	

vdd"
bl_out
bl_out"
br

br\\"
br_out
br_out"ñ
mux_93

read_mux"
br

br]]"
vdd	

vdd"
sel_b
sel_b"
bl

bl]]"
bl_out
bl_out"
br_out
br_out"ñ
mux_94

read_mux"
sel_b
sel_b"
br

br^^"
vdd	

vdd"
bl

bl^^"
br_out
br_out"
bl_out
bl_out"ñ
mux_95

read_mux"
sel_b
sel_b"
vdd	

vdd"
bl_out
bl_out"
br

br__"
bl

bl__"
br_out
br_out"í
mux_96

read_mux"
br_out
br_out"
vdd	

vdd"
bl_out
bl_out"
br

br``"
bl

bl``"
sel_b	
sel_b"ñ
mux_97

read_mux"
bl

blaa"
br

braa"
bl_out
bl_out"
br_out
br_out"
sel_b
sel_b"
vdd	

vdd"ñ
mux_98

read_mux"
bl_out
bl_out"
vdd	

vdd"
bl

blbb"
sel_b
sel_b"
br_out
br_out"
br

brbb"ñ
mux_99

read_mux"
bl

blcc"
bl_out
bl_out"
sel_b
sel_b"
br_out
br_out"
vdd	

vdd"
br

brcc"ì
mux_100

read_mux"
bl_out
bl_out"
vdd	

vdd"
sel_b	
sel_b"
bl

bldd"
br

brdd"
br_out
br_out"ó
mux_101

read_mux"
bl_out
bl_out"
sel_b
sel_b"
vdd	

vdd"
br

bree"
bl

blee"
br_out
br_out"ó
mux_102

read_mux"
bl

blff"
bl_out
bl_out"
vdd	

vdd"
sel_b
sel_b"
br

brff"
br_out
br_out"ó
mux_103

read_mux"
sel_b
sel_b"
vdd	

vdd"
br

brgg"
bl_out
bl_out"
br_out
br_out"
bl

blgg"ì
mux_104

read_mux"
br_out
br_out"
vdd	

vdd"
br

brhh"
sel_b	
sel_b"
bl

blhh"
bl_out
bl_out"ó
mux_105

read_mux"
bl

blii"
sel_b
sel_b"
vdd	

vdd"
bl_out
bl_out"
br

brii"
br_out
br_out"ó
mux_106

read_mux"
br

brjj"
bl

bljj"
bl_out
bl_out"
sel_b
sel_b"
vdd	

vdd"
br_out
br_out"ó
mux_107

read_mux"
bl_out
bl_out"
sel_b
sel_b"
br_out
br_out"
bl

blkk"
vdd	

vdd"
br

brkk"ì
mux_108

read_mux"
bl

blll"
br

brll"
sel_b	
sel_b"
bl_out
bl_out"
vdd	

vdd"
br_out
br_out"ó
mux_109

read_mux"
vdd	

vdd"
sel_b
sel_b"
br_out
br_out"
bl

blmm"
bl_out
bl_out"
br

brmm"ó
mux_110

read_mux"
br_out
br_out"
sel_b
sel_b"
br

brnn"
bl_out
bl_out"
vdd	

vdd"
bl

blnn"ó
mux_111

read_mux"
bl

bloo"
br

broo"
br_out
br_out"
sel_b
sel_b"
bl_out
bl_out"
vdd	

vdd"ì
mux_112

read_mux"
vdd	

vdd"
sel_b	
sel_b"
bl_out
bl_out"
bl

blpp"
br_out
br_out"
br

brpp"ó
mux_113

read_mux"
sel_b
sel_b"
bl

blqq"
br

brqq"
bl_out
bl_out"
vdd	

vdd"
br_out
br_out"ó
mux_114

read_mux"
bl

blrr"
bl_out
bl_out"
br

brrr"
vdd	

vdd"
sel_b
sel_b"
br_out
br_out"ó
mux_115

read_mux"
bl_out
bl_out"
br

brss"
sel_b
sel_b"
bl

blss"
br_out
br_out"
vdd	

vdd"ì
mux_116

read_mux"
br

brtt"
vdd	

vdd"
bl_out
bl_out"
br_out
br_out"
sel_b	
sel_b"
bl

bltt"ó
mux_117

read_mux"
bl_out
bl_out"
br

bruu"
br_out
br_out"
sel_b
sel_b"
vdd	

vdd"
bl

bluu"ó
mux_118

read_mux"
bl

blvv"
vdd	

vdd"
br_out
br_out"
sel_b
sel_b"
br

brvv"
bl_out
bl_out"ó
mux_119

read_mux"
bl_out
bl_out"
br_out
br_out"
bl

blww"
br

brww"
sel_b
sel_b"
vdd	

vdd"ì
mux_120

read_mux"
br_out
br_out"
vdd	

vdd"
sel_b	
sel_b"
bl

blxx"
br

brxx"
bl_out
bl_out"ó
mux_121

read_mux"
vdd	

vdd"
bl

blyy"
bl_out
bl_out"
sel_b
sel_b"
br_out
br_out"
br

bryy"ó
mux_122

read_mux"
sel_b
sel_b"
br

brzz"
vdd	

vdd"
bl_out
bl_out"
br_out
br_out"
bl

blzz"ó
mux_123

read_mux"
sel_b
sel_b"
br

br{{"
bl

bl{{"
bl_out
bl_out"
br_out
br_out"
vdd	

vdd"ì
mux_124

read_mux"
sel_b	
sel_b"
bl_out
bl_out"
br_out
br_out"
br

br||"
bl

bl||"
vdd	

vdd"ó
mux_125

read_mux"
vdd	

vdd"
br

br}}"
bl

bl}}"
br_out
br_out"
bl_out
bl_out"
sel_b
sel_b"ó
mux_126

read_mux"
bl_out
bl_out"
br

br~~"
br_out
br_out"
bl

bl~~"
vdd	

vdd"
sel_b
sel_b"ó
mux_127

read_mux"
br_out
br_out"
sel_b
sel_b"
bl_out
bl_out"
bl

bl"
br

br"
vdd	

vdd¸
	write_mux

we


data


data_b


bl


br

vss"ã
MMUXBR#!
sky130sky130_fd_pr__nfet_01v8
l	333333√?
w	       @"
d

br"
b	

vss"
s

x"
g


data"ç
MMUXBL#!
sky130sky130_fd_pr__nfet_01v8
w	       @
l	333333√?"
d

bl"
g


data_b"
b	

vss"
s

x"á
MPD#!
sky130sky130_fd_pr__nfet_01v8
l	333333√?
w	       @"
g

we"
d

x"
s	

vss"
b	

vss≈è
write_mux_array

we


data 


data_b 

blÄ

brÄ

vss"x
mux_0
	write_mux"
bl
bl"
data_b

data_b"
vss	

vss"
br
br"
we
we"
data
data"Ñ
mux_1
	write_mux"
data
data"
data_b

data_b"
bl

bl"
br

br"
we

we"
vss	

vss"Ñ
mux_2
	write_mux"
br

br"
vss	

vss"
data_b

data_b"
bl

bl"
data
data"
we

we"Ñ
mux_3
	write_mux"
data
data"
data_b

data_b"
bl

bl"
we

we"
vss	

vss"
br

br"à
mux_4
	write_mux"
bl

bl"
vss	

vss"
br

br"
data_b
data_b"
we
we"
data

data"å
mux_5
	write_mux"
vss	

vss"
data_b
data_b"
bl

bl"
data

data"
br

br"
we

we"å
mux_6
	write_mux"
data_b
data_b"
we

we"
br

br"
vss	

vss"
bl

bl"
data

data"å
mux_7
	write_mux"
data_b
data_b"
data

data"
bl

bl"
vss	

vss"
we

we"
br

br"à
mux_8
	write_mux"
bl

bl"
we
we"
vss	

vss"
data

data"
data_b
data_b"
br

br"å
mux_9
	write_mux"
vss	

vss"
br

br		"
bl

bl		"
we

we"
data

data"
data_b
data_b"ç
mux_10
	write_mux"
data

data"
br

br

"
bl

bl

"
data_b
data_b"
we

we"
vss	

vss"ç
mux_11
	write_mux"
vss	

vss"
data

data"
data_b
data_b"
we

we"
bl

bl"
br

br"â
mux_12
	write_mux"
bl

bl"
vss	

vss"
we
we"
data

data"
data_b
data_b"
br

br"ç
mux_13
	write_mux"
bl

bl"
data_b
data_b"
we

we"
br

br"
data

data"
vss	

vss"ç
mux_14
	write_mux"
data

data"
data_b
data_b"
we

we"
bl

bl"
br

br"
vss	

vss"ç
mux_15
	write_mux"
bl

bl"
data_b
data_b"
br

br"
we

we"
vss	

vss"
data

data"â
mux_16
	write_mux"
vss	

vss"
bl

bl"
data_b
data_b"
we
we"
br

br"
data

data"ç
mux_17
	write_mux"
data_b
data_b"
bl

bl"
we

we"
data

data"
vss	

vss"
br

br"ç
mux_18
	write_mux"
data

data"
bl

bl"
br

br"
vss	

vss"
we

we"
data_b
data_b"ç
mux_19
	write_mux"
data_b
data_b"
we

we"
br

br"
bl

bl"
vss	

vss"
data

data"â
mux_20
	write_mux"
data

data"
vss	

vss"
br

br"
we
we"
data_b
data_b"
bl

bl"ç
mux_21
	write_mux"
we

we"
data

data"
bl

bl"
br

br"
vss	

vss"
data_b
data_b"ç
mux_22
	write_mux"
br

br"
we

we"
bl

bl"
vss	

vss"
data_b
data_b"
data

data"ç
mux_23
	write_mux"
vss	

vss"
we

we"
data

data"
br

br"
data_b
data_b"
bl

bl"â
mux_24
	write_mux"
bl

bl"
br

br"
we
we"
data_b
data_b"
data

data"
vss	

vss"ç
mux_25
	write_mux"
data

data"
vss	

vss"
we

we"
br

br"
bl

bl"
data_b
data_b"ç
mux_26
	write_mux"
br

br"
data

data"
data_b
data_b"
bl

bl"
we

we"
vss	

vss"ç
mux_27
	write_mux"
we

we"
data_b
data_b"
br

br"
bl

bl"
vss	

vss"
data

data"â
mux_28
	write_mux"
bl

bl"
we
we"
vss	

vss"
data_b
data_b"
data

data"
br

br"ç
mux_29
	write_mux"
bl

bl"
we

we"
vss	

vss"
br

br"
data_b
data_b"
data

data"ç
mux_30
	write_mux"
bl

bl"
vss	

vss"
we

we"
data_b
data_b"
br

br"
data

data"ç
mux_31
	write_mux"
data

data"
data_b
data_b"
br

br"
we

we"
vss	

vss"
bl

bl"â
mux_32
	write_mux"
br

br  "
bl

bl  "
vss	

vss"
data_b
data_b"
we
we"
data

data"ç
mux_33
	write_mux"
data_b
data_b"
bl

bl!!"
we

we"
br

br!!"
data

data"
vss	

vss"ç
mux_34
	write_mux"
vss	

vss"
data

data"
br

br"""
we

we"
bl

bl"""
data_b
data_b"ç
mux_35
	write_mux"
data_b
data_b"
data

data"
we

we"
bl

bl##"
br

br##"
vss	

vss"â
mux_36
	write_mux"
we
we"
bl

bl$$"
br

br$$"
vss	

vss"
data

data		"
data_b
data_b		"ç
mux_37
	write_mux"
bl

bl%%"
br

br%%"
vss	

vss"
data

data		"
we

we"
data_b
data_b		"ç
mux_38
	write_mux"
data

data		"
we

we"
data_b
data_b		"
bl

bl&&"
vss	

vss"
br

br&&"ç
mux_39
	write_mux"
br

br''"
vss	

vss"
data

data		"
we

we"
data_b
data_b		"
bl

bl''"â
mux_40
	write_mux"
data_b
data_b

"
br

br(("
data

data

"
vss	

vss"
we
we"
bl

bl(("ç
mux_41
	write_mux"
vss	

vss"
data_b
data_b

"
bl

bl))"
we

we"
data

data

"
br

br))"ç
mux_42
	write_mux"
bl

bl**"
vss	

vss"
data_b
data_b

"
br

br**"
data

data

"
we

we"ç
mux_43
	write_mux"
we

we"
data_b
data_b

"
bl

bl++"
br

br++"
vss	

vss"
data

data

"â
mux_44
	write_mux"
br

br,,"
vss	

vss"
data_b
data_b"
we
we"
bl

bl,,"
data

data"ç
mux_45
	write_mux"
data

data"
data_b
data_b"
vss	

vss"
bl

bl--"
br

br--"
we

we"ç
mux_46
	write_mux"
we

we"
data

data"
data_b
data_b"
br

br.."
vss	

vss"
bl

bl.."ç
mux_47
	write_mux"
br

br//"
data_b
data_b"
data

data"
we

we"
vss	

vss"
bl

bl//"â
mux_48
	write_mux"
bl

bl00"
br

br00"
data_b
data_b"
we
we"
vss	

vss"
data

data"ç
mux_49
	write_mux"
we

we"
data

data"
vss	

vss"
data_b
data_b"
br

br11"
bl

bl11"ç
mux_50
	write_mux"
data

data"
bl

bl22"
br

br22"
we

we"
data_b
data_b"
vss	

vss"ç
mux_51
	write_mux"
we

we"
br

br33"
data

data"
bl

bl33"
vss	

vss"
data_b
data_b"â
mux_52
	write_mux"
we
we"
bl

bl44"
br

br44"
vss	

vss"
data

data"
data_b
data_b"ç
mux_53
	write_mux"
we

we"
bl

bl55"
data_b
data_b"
vss	

vss"
data

data"
br

br55"ç
mux_54
	write_mux"
we

we"
data

data"
data_b
data_b"
br

br66"
bl

bl66"
vss	

vss"ç
mux_55
	write_mux"
bl

bl77"
data

data"
data_b
data_b"
vss	

vss"
br

br77"
we

we"â
mux_56
	write_mux"
we
we"
data

data"
bl

bl88"
data_b
data_b"
br

br88"
vss	

vss"ç
mux_57
	write_mux"
we

we"
bl

bl99"
data_b
data_b"
data

data"
br

br99"
vss	

vss"ç
mux_58
	write_mux"
br

br::"
bl

bl::"
data_b
data_b"
data

data"
vss	

vss"
we

we"ç
mux_59
	write_mux"
br

br;;"
vss	

vss"
bl

bl;;"
data_b
data_b"
we

we"
data

data"â
mux_60
	write_mux"
data

data"
vss	

vss"
data_b
data_b"
we
we"
bl

bl<<"
br

br<<"ç
mux_61
	write_mux"
we

we"
data

data"
vss	

vss"
data_b
data_b"
bl

bl=="
br

br=="ç
mux_62
	write_mux"
data

data"
vss	

vss"
we

we"
bl

bl>>"
data_b
data_b"
br

br>>"ç
mux_63
	write_mux"
data_b
data_b"
data

data"
we

we"
vss	

vss"
br

br??"
bl

bl??"â
mux_64
	write_mux"
bl

bl@@"
br

br@@"
data

data"
vss	

vss"
we
we"
data_b
data_b"ç
mux_65
	write_mux"
vss	

vss"
data_b
data_b"
we

we"
data

data"
bl

blAA"
br

brAA"ç
mux_66
	write_mux"
we

we"
data_b
data_b"
br

brBB"
data

data"
bl

blBB"
vss	

vss"ç
mux_67
	write_mux"
br

brCC"
data

data"
data_b
data_b"
we

we"
vss	

vss"
bl

blCC"â
mux_68
	write_mux"
data

data"
data_b
data_b"
we
we"
bl

blDD"
br

brDD"
vss	

vss"ç
mux_69
	write_mux"
vss	

vss"
data_b
data_b"
data

data"
bl

blEE"
we

we"
br

brEE"ç
mux_70
	write_mux"
br

brFF"
vss	

vss"
we

we"
data_b
data_b"
bl

blFF"
data

data"ç
mux_71
	write_mux"
data_b
data_b"
data

data"
bl

blGG"
we

we"
br

brGG"
vss	

vss"â
mux_72
	write_mux"
data_b
data_b"
we
we"
data

data"
bl

blHH"
br

brHH"
vss	

vss"ç
mux_73
	write_mux"
vss	

vss"
we

we"
data_b
data_b"
bl

blII"
br

brII"
data

data"ç
mux_74
	write_mux"
we

we"
vss	

vss"
data

data"
bl

blJJ"
br

brJJ"
data_b
data_b"ç
mux_75
	write_mux"
we

we"
vss	

vss"
data

data"
bl

blKK"
br

brKK"
data_b
data_b"â
mux_76
	write_mux"
we
we"
data

data"
data_b
data_b"
bl

blLL"
br

brLL"
vss	

vss"ç
mux_77
	write_mux"
data_b
data_b"
we

we"
data

data"
br

brMM"
bl

blMM"
vss	

vss"ç
mux_78
	write_mux"
vss	

vss"
data_b
data_b"
we

we"
data

data"
bl

blNN"
br

brNN"ç
mux_79
	write_mux"
data_b
data_b"
bl

blOO"
data

data"
vss	

vss"
we

we"
br

brOO"â
mux_80
	write_mux"
br

brPP"
we
we"
data

data"
data_b
data_b"
bl

blPP"
vss	

vss"ç
mux_81
	write_mux"
data_b
data_b"
data

data"
we

we"
br

brQQ"
vss	

vss"
bl

blQQ"ç
mux_82
	write_mux"
bl

blRR"
br

brRR"
data

data"
vss	

vss"
we

we"
data_b
data_b"ç
mux_83
	write_mux"
data_b
data_b"
data

data"
br

brSS"
bl

blSS"
we

we"
vss	

vss"â
mux_84
	write_mux"
bl

blTT"
we
we"
vss	

vss"
data

data"
br

brTT"
data_b
data_b"ç
mux_85
	write_mux"
vss	

vss"
we

we"
data

data"
data_b
data_b"
bl

blUU"
br

brUU"ç
mux_86
	write_mux"
vss	

vss"
data_b
data_b"
data

data"
bl

blVV"
br

brVV"
we

we"ç
mux_87
	write_mux"
data

data"
data_b
data_b"
we

we"
bl

blWW"
br

brWW"
vss	

vss"â
mux_88
	write_mux"
data_b
data_b"
we
we"
data

data"
br

brXX"
vss	

vss"
bl

blXX"ç
mux_89
	write_mux"
data_b
data_b"
data

data"
br

brYY"
bl

blYY"
vss	

vss"
we

we"ç
mux_90
	write_mux"
we

we"
data

data"
data_b
data_b"
bl

blZZ"
br

brZZ"
vss	

vss"ç
mux_91
	write_mux"
bl

bl[["
data

data"
data_b
data_b"
we

we"
br

br[["
vss	

vss"â
mux_92
	write_mux"
data_b
data_b"
we
we"
data

data"
br

br\\"
bl

bl\\"
vss	

vss"ç
mux_93
	write_mux"
vss	

vss"
data

data"
data_b
data_b"
bl

bl]]"
br

br]]"
we

we"ç
mux_94
	write_mux"
data

data"
vss	

vss"
bl

bl^^"
we

we"
br

br^^"
data_b
data_b"ç
mux_95
	write_mux"
data

data"
br

br__"
we

we"
bl

bl__"
data_b
data_b"
vss	

vss"â
mux_96
	write_mux"
data_b
data_b"
bl

bl``"
we
we"
vss	

vss"
br

br``"
data

data"ç
mux_97
	write_mux"
we

we"
data

data"
bl

blaa"
vss	

vss"
data_b
data_b"
br

braa"ç
mux_98
	write_mux"
we

we"
data

data"
data_b
data_b"
bl

blbb"
br

brbb"
vss	

vss"ç
mux_99
	write_mux"
we

we"
data_b
data_b"
br

brcc"
data

data"
vss	

vss"
bl

blcc"ä
mux_100
	write_mux"
data

data"
bl

bldd"
data_b
data_b"
vss	

vss"
we
we"
br

brdd"é
mux_101
	write_mux"
vss	

vss"
data_b
data_b"
data

data"
bl

blee"
we

we"
br

bree"é
mux_102
	write_mux"
data

data"
data_b
data_b"
bl

blff"
br

brff"
vss	

vss"
we

we"é
mux_103
	write_mux"
data_b
data_b"
data

data"
we

we"
vss	

vss"
bl

blgg"
br

brgg"ä
mux_104
	write_mux"
we
we"
data

data"
vss	

vss"
bl

blhh"
br

brhh"
data_b
data_b"é
mux_105
	write_mux"
data_b
data_b"
we

we"
data

data"
bl

blii"
vss	

vss"
br

brii"é
mux_106
	write_mux"
bl

bljj"
data

data"
data_b
data_b"
we

we"
br

brjj"
vss	

vss"é
mux_107
	write_mux"
data_b
data_b"
data

data"
bl

blkk"
we

we"
vss	

vss"
br

brkk"ä
mux_108
	write_mux"
bl

blll"
vss	

vss"
br

brll"
we
we"
data

data"
data_b
data_b"é
mux_109
	write_mux"
vss	

vss"
data

data"
bl

blmm"
data_b
data_b"
we

we"
br

brmm"é
mux_110
	write_mux"
we

we"
data

data"
br

brnn"
bl

blnn"
data_b
data_b"
vss	

vss"é
mux_111
	write_mux"
we

we"
br

broo"
vss	

vss"
bl

bloo"
data

data"
data_b
data_b"ä
mux_112
	write_mux"
vss	

vss"
data

data"
we
we"
bl

blpp"
data_b
data_b"
br

brpp"é
mux_113
	write_mux"
data_b
data_b"
we

we"
bl

blqq"
vss	

vss"
br

brqq"
data

data"é
mux_114
	write_mux"
vss	

vss"
we

we"
bl

blrr"
data_b
data_b"
br

brrr"
data

data"é
mux_115
	write_mux"
br

brss"
data_b
data_b"
we

we"
bl

blss"
data

data"
vss	

vss"ä
mux_116
	write_mux"
vss	

vss"
data_b
data_b"
data

data"
we
we"
bl

bltt"
br

brtt"é
mux_117
	write_mux"
data

data"
data_b
data_b"
br

bruu"
vss	

vss"
we

we"
bl

bluu"é
mux_118
	write_mux"
br

brvv"
vss	

vss"
data

data"
data_b
data_b"
we

we"
bl

blvv"é
mux_119
	write_mux"
br

brww"
bl

blww"
vss	

vss"
data

data"
we

we"
data_b
data_b"ä
mux_120
	write_mux"
vss	

vss"
data

data"
we
we"
data_b
data_b"
bl

blxx"
br

brxx"é
mux_121
	write_mux"
br

bryy"
vss	

vss"
we

we"
data

data"
bl

blyy"
data_b
data_b"é
mux_122
	write_mux"
we

we"
data

data"
bl

blzz"
data_b
data_b"
br

brzz"
vss	

vss"é
mux_123
	write_mux"
bl

bl{{"
vss	

vss"
br

br{{"
we

we"
data_b
data_b"
data

data"ä
mux_124
	write_mux"
data

data"
data_b
data_b"
bl

bl||"
we
we"
br

br||"
vss	

vss"é
mux_125
	write_mux"
data

data"
data_b
data_b"
bl

bl}}"
we

we"
br

br}}"
vss	

vss"é
mux_126
	write_mux"
data

data"
we

we"
br

br~~"
bl

bl~~"
data_b
data_b"
vss	

vss"é
mux_127
	write_mux"
we

we"
data_b
data_b"
bl

bl"
data

data"
br

br"
vss	

vssˇ#
data_dff_array

vdd

vss	

clk

d 	

q 

q_b "~
dff_0
sky130openram_dff"
Q_N
q_b"
CLK	

clk"
GND	

vss"

D
d"
VDD	

vdd"

Q
q"ä
dff_1
sky130openram_dff"
CLK	

clk"
D	
d"
Q	
q"
Q_N	
q_b"
VDD	

vdd"
GND	

vss"ä
dff_2
sky130openram_dff"
VDD	

vdd"
GND	

vss"
CLK	

clk"
D	
d"
Q_N	
q_b"
Q	
q"ä
dff_3
sky130openram_dff"
VDD	

vdd"
GND	

vss"
CLK	

clk"
D	
d"
Q_N	
q_b"
Q	
q"ä
dff_4
sky130openram_dff"
D	
d"
Q_N	
q_b"
Q	
q"
VDD	

vdd"
CLK	

clk"
GND	

vss"ä
dff_5
sky130openram_dff"
GND	

vss"
D	
d"
Q_N	
q_b"
VDD	

vdd"
Q	
q"
CLK	

clk"ä
dff_6
sky130openram_dff"
Q_N	
q_b"
VDD	

vdd"
CLK	

clk"
GND	

vss"
Q	
q"
D	
d"ä
dff_7
sky130openram_dff"
Q_N	
q_b"
VDD	

vdd"
CLK	

clk"
D	
d"
GND	

vss"
Q	
q"ä
dff_8
sky130openram_dff"
D	
d"
Q_N	
q_b"
CLK	

clk"
GND	

vss"
VDD	

vdd"
Q	
q"ä
dff_9
sky130openram_dff"
D	
d		"
Q_N	
q_b		"
Q	
q		"
VDD	

vdd"
GND	

vss"
CLK	

clk"ã
dff_10
sky130openram_dff"
D	
d

"
Q_N	
q_b

"
GND	

vss"
CLK	

clk"
Q	
q

"
VDD	

vdd"ã
dff_11
sky130openram_dff"
GND	

vss"
D	
d"
CLK	

clk"
Q	
q"
Q_N	
q_b"
VDD	

vdd"ã
dff_12
sky130openram_dff"
VDD	

vdd"
GND	

vss"
D	
d"
Q_N	
q_b"
Q	
q"
CLK	

clk"ã
dff_13
sky130openram_dff"
VDD	

vdd"
D	
d"
CLK	

clk"
Q	
q"
Q_N	
q_b"
GND	

vss"ã
dff_14
sky130openram_dff"
D	
d"
Q	
q"
VDD	

vdd"
Q_N	
q_b"
CLK	

clk"
GND	

vss"ã
dff_15
sky130openram_dff"
VDD	

vdd"
CLK	

clk"
GND	

vss"
D	
d"
Q	
q"
Q_N	
q_b"ã
dff_16
sky130openram_dff"
VDD	

vdd"
GND	

vss"
Q	
q"
D	
d"
Q_N	
q_b"
CLK	

clk"ã
dff_17
sky130openram_dff"
VDD	

vdd"
GND	

vss"
Q	
q"
Q_N	
q_b"
D	
d"
CLK	

clk"ã
dff_18
sky130openram_dff"
Q	
q"
CLK	

clk"
Q_N	
q_b"
VDD	

vdd"
D	
d"
GND	

vss"ã
dff_19
sky130openram_dff"
CLK	

clk"
GND	

vss"
Q	
q"
D	
d"
VDD	

vdd"
Q_N	
q_b"ã
dff_20
sky130openram_dff"
VDD	

vdd"
GND	

vss"
D	
d"
CLK	

clk"
Q_N	
q_b"
Q	
q"ã
dff_21
sky130openram_dff"
CLK	

clk"
GND	

vss"
Q_N	
q_b"
D	
d"
Q	
q"
VDD	

vdd"ã
dff_22
sky130openram_dff"
Q_N	
q_b"
Q	
q"
D	
d"
CLK	

clk"
VDD	

vdd"
GND	

vss"ã
dff_23
sky130openram_dff"
GND	

vss"
CLK	

clk"
D	
d"
Q	
q"
VDD	

vdd"
Q_N	
q_b"ã
dff_24
sky130openram_dff"
VDD	

vdd"
GND	

vss"
D	
d"
Q_N	
q_b"
CLK	

clk"
Q	
q"ã
dff_25
sky130openram_dff"
VDD	

vdd"
GND	

vss"
D	
d"
CLK	

clk"
Q	
q"
Q_N	
q_b"ã
dff_26
sky130openram_dff"
CLK	

clk"
Q	
q"
Q_N	
q_b"
GND	

vss"
D	
d"
VDD	

vdd"ã
dff_27
sky130openram_dff"
Q_N	
q_b"
VDD	

vdd"
CLK	

clk"
D	
d"
GND	

vss"
Q	
q"ã
dff_28
sky130openram_dff"
Q_N	
q_b"
GND	

vss"
CLK	

clk"
D	
d"
Q	
q"
VDD	

vdd"ã
dff_29
sky130openram_dff"
CLK	

clk"
D	
d"
GND	

vss"
Q	
q"
VDD	

vdd"
Q_N	
q_b"ã
dff_30
sky130openram_dff"
VDD	

vdd"
Q	
q"
D	
d"
Q_N	
q_b"
GND	

vss"
CLK	

clk"ã
dff_31
sky130openram_dff"
GND	

vss"
VDD	

vdd"
CLK	

clk"
D	
d"
Q_N	
q_b"
Q	
qä
addr_dff_array

vdd

vss	

clk

d	

q

q_b"~
dff_0
sky130openram_dff"

Q
q"
VDD	

vdd"
GND	

vss"
CLK	

clk"
Q_N
q_b"

D
d"ä
dff_1
sky130openram_dff"
CLK	

clk"
VDD	

vdd"
Q_N	
q_b"
Q	
q"
D	
d"
GND	

vss"ä
dff_2
sky130openram_dff"
CLK	

clk"
GND	

vss"
D	
d"
Q	
q"
Q_N	
q_b"
VDD	

vdd"ä
dff_3
sky130openram_dff"
VDD	

vdd"
CLK	

clk"
Q	
q"
D	
d"
Q_N	
q_b"
GND	

vss"ä
dff_4
sky130openram_dff"
GND	

vss"
D	
d"
CLK	

clk"
VDD	

vdd"
Q	
q"
Q_N	
q_b‡
col_data_inv	

din
	
din_b

vdd

vss"å
MP0#!
sky130sky130_fd_pr__pfet_01v8
l	333333√?
w	ÕÃÃÃÃÃ@"
g	

din"
s	

vdd"
b	

vdd"
d
	
din_b"å
MN0#!
sky130sky130_fd_pr__nfet_01v8
l	333333√?
w	ffffffˆ?"
d
	
din_b"
s	

vss"
g	

din"
b	

vssÒ
col_inv_array	

din 
	
din_b 

vdd

vss"_
inv_0
col_data_inv"
vss	

vss"
din
din"
vdd	

vdd"
din_b	
din_b"g
inv_1
col_data_inv"
vss	

vss"
din	
din"
din_b
din_b"
vdd	

vdd"g
inv_2
col_data_inv"
din_b
din_b"
vdd	

vdd"
din	
din"
vss	

vss"g
inv_3
col_data_inv"
din	
din"
din_b
din_b"
vdd	

vdd"
vss	

vss"g
inv_4
col_data_inv"
vdd	

vdd"
vss	

vss"
din_b
din_b"
din	
din"g
inv_5
col_data_inv"
vdd	

vdd"
din_b
din_b"
vss	

vss"
din	
din"g
inv_6
col_data_inv"
din_b
din_b"
vss	

vss"
din	
din"
vdd	

vdd"g
inv_7
col_data_inv"
din_b
din_b"
din	
din"
vss	

vss"
vdd	

vdd"g
inv_8
col_data_inv"
din_b
din_b"
din	
din"
vss	

vss"
vdd	

vdd"g
inv_9
col_data_inv"
vdd	

vdd"
din	
din		"
vss	

vss"
din_b
din_b		"h
inv_10
col_data_inv"
din	
din

"
din_b
din_b

"
vss	

vss"
vdd	

vdd"h
inv_11
col_data_inv"
din	
din"
vss	

vss"
vdd	

vdd"
din_b
din_b"h
inv_12
col_data_inv"
vdd	

vdd"
vss	

vss"
din	
din"
din_b
din_b"h
inv_13
col_data_inv"
din_b
din_b"
vdd	

vdd"
din	
din"
vss	

vss"h
inv_14
col_data_inv"
din_b
din_b"
din	
din"
vss	

vss"
vdd	

vdd"h
inv_15
col_data_inv"
din	
din"
vdd	

vdd"
din_b
din_b"
vss	

vss"h
inv_16
col_data_inv"
din_b
din_b"
vdd	

vdd"
din	
din"
vss	

vss"h
inv_17
col_data_inv"
din	
din"
vss	

vss"
din_b
din_b"
vdd	

vdd"h
inv_18
col_data_inv"
vss	

vss"
vdd	

vdd"
din_b
din_b"
din	
din"h
inv_19
col_data_inv"
din_b
din_b"
vdd	

vdd"
vss	

vss"
din	
din"h
inv_20
col_data_inv"
vss	

vss"
din	
din"
din_b
din_b"
vdd	

vdd"h
inv_21
col_data_inv"
din	
din"
vdd	

vdd"
vss	

vss"
din_b
din_b"h
inv_22
col_data_inv"
din	
din"
din_b
din_b"
vss	

vss"
vdd	

vdd"h
inv_23
col_data_inv"
vss	

vss"
din	
din"
din_b
din_b"
vdd	

vdd"h
inv_24
col_data_inv"
vss	

vss"
din_b
din_b"
din	
din"
vdd	

vdd"h
inv_25
col_data_inv"
din	
din"
vdd	

vdd"
din_b
din_b"
vss	

vss"h
inv_26
col_data_inv"
vss	

vss"
vdd	

vdd"
din	
din"
din_b
din_b"h
inv_27
col_data_inv"
din_b
din_b"
vss	

vss"
vdd	

vdd"
din	
din"h
inv_28
col_data_inv"
din_b
din_b"
vss	

vss"
vdd	

vdd"
din	
din"h
inv_29
col_data_inv"
vdd	

vdd"
din_b
din_b"
vss	

vss"
din	
din"h
inv_30
col_data_inv"
din	
din"
vdd	

vdd"
vss	

vss"
din_b
din_b"h
inv_31
col_data_inv"
vss	

vss"
din	
din"
vdd	

vdd"
din_b
din_bÓ/
sense_amp_array

vdd

vss	

clk

bl 

br 

data 


data_b "©
sense_amp_0 
sky130sramgen_sp_sense_amp"
inn
br"
clk	

clk"
inp
bl"
outp
data"
VDD	

vdd"
outn

data_b"
VSS	

vss"π
sense_amp_1 
sky130sramgen_sp_sense_amp"
VDD	

vdd"
outn
data_b"
clk	

clk"
VSS	

vss"
inn

br"
outp

data"
inp

bl"π
sense_amp_2 
sky130sramgen_sp_sense_amp"
outp

data"
outn
data_b"
VDD	

vdd"
VSS	

vss"
clk	

clk"
inn

br"
inp

bl"π
sense_amp_3 
sky130sramgen_sp_sense_amp"
clk	

clk"
VDD	

vdd"
inn

br"
outp

data"
outn
data_b"
inp

bl"
VSS	

vss"π
sense_amp_4 
sky130sramgen_sp_sense_amp"
inn

br"
inp

bl"
outn
data_b"
VSS	

vss"
outp

data"
clk	

clk"
VDD	

vdd"π
sense_amp_5 
sky130sramgen_sp_sense_amp"
inn

br"
clk	

clk"
inp

bl"
outn
data_b"
VSS	

vss"
outp

data"
VDD	

vdd"π
sense_amp_6 
sky130sramgen_sp_sense_amp"
inp

bl"
outp

data"
outn
data_b"
VSS	

vss"
VDD	

vdd"
inn

br"
clk	

clk"π
sense_amp_7 
sky130sramgen_sp_sense_amp"
outn
data_b"
VSS	

vss"
inp

bl"
VDD	

vdd"
clk	

clk"
inn

br"
outp

data"π
sense_amp_8 
sky130sramgen_sp_sense_amp"
inn

br"
outn
data_b"
clk	

clk"
VDD	

vdd"
inp

bl"
outp

data"
VSS	

vss"π
sense_amp_9 
sky130sramgen_sp_sense_amp"
outp

data		"
VSS	

vss"
inp

bl		"
outn
data_b		"
clk	

clk"
VDD	

vdd"
inn

br		"∫
sense_amp_10 
sky130sramgen_sp_sense_amp"
VSS	

vss"
outp

data

"
inp

bl

"
clk	

clk"
outn
data_b

"
VDD	

vdd"
inn

br

"∫
sense_amp_11 
sky130sramgen_sp_sense_amp"
VDD	

vdd"
outn
data_b"
VSS	

vss"
inn

br"
clk	

clk"
outp

data"
inp

bl"∫
sense_amp_12 
sky130sramgen_sp_sense_amp"
inp

bl"
outp

data"
clk	

clk"
outn
data_b"
VDD	

vdd"
inn

br"
VSS	

vss"∫
sense_amp_13 
sky130sramgen_sp_sense_amp"
VSS	

vss"
outp

data"
clk	

clk"
outn
data_b"
inn

br"
inp

bl"
VDD	

vdd"∫
sense_amp_14 
sky130sramgen_sp_sense_amp"
outp

data"
outn
data_b"
inp

bl"
clk	

clk"
VDD	

vdd"
VSS	

vss"
inn

br"∫
sense_amp_15 
sky130sramgen_sp_sense_amp"
VSS	

vss"
outp

data"
VDD	

vdd"
outn
data_b"
inn

br"
inp

bl"
clk	

clk"∫
sense_amp_16 
sky130sramgen_sp_sense_amp"
VDD	

vdd"
outp

data"
VSS	

vss"
inn

br"
clk	

clk"
outn
data_b"
inp

bl"∫
sense_amp_17 
sky130sramgen_sp_sense_amp"
outp

data"
VSS	

vss"
inn

br"
inp

bl"
clk	

clk"
outn
data_b"
VDD	

vdd"∫
sense_amp_18 
sky130sramgen_sp_sense_amp"
VDD	

vdd"
outn
data_b"
inp

bl"
outp

data"
VSS	

vss"
clk	

clk"
inn

br"∫
sense_amp_19 
sky130sramgen_sp_sense_amp"
clk	

clk"
VSS	

vss"
VDD	

vdd"
inp

bl"
outp

data"
outn
data_b"
inn

br"∫
sense_amp_20 
sky130sramgen_sp_sense_amp"
VSS	

vss"
clk	

clk"
inp

bl"
outp

data"
outn
data_b"
inn

br"
VDD	

vdd"∫
sense_amp_21 
sky130sramgen_sp_sense_amp"
outn
data_b"
VDD	

vdd"
VSS	

vss"
inp

bl"
clk	

clk"
inn

br"
outp

data"∫
sense_amp_22 
sky130sramgen_sp_sense_amp"
VDD	

vdd"
outp

data"
VSS	

vss"
inn

br"
inp

bl"
clk	

clk"
outn
data_b"∫
sense_amp_23 
sky130sramgen_sp_sense_amp"
clk	

clk"
inn

br"
outp

data"
outn
data_b"
VSS	

vss"
inp

bl"
VDD	

vdd"∫
sense_amp_24 
sky130sramgen_sp_sense_amp"
VSS	

vss"
inn

br"
outp

data"
VDD	

vdd"
inp

bl"
outn
data_b"
clk	

clk"∫
sense_amp_25 
sky130sramgen_sp_sense_amp"
outn
data_b"
VSS	

vss"
outp

data"
inp

bl"
VDD	

vdd"
clk	

clk"
inn

br"∫
sense_amp_26 
sky130sramgen_sp_sense_amp"
outp

data"
inn

br"
outn
data_b"
VSS	

vss"
clk	

clk"
VDD	

vdd"
inp

bl"∫
sense_amp_27 
sky130sramgen_sp_sense_amp"
inn

br"
VDD	

vdd"
inp

bl"
outp

data"
VSS	

vss"
clk	

clk"
outn
data_b"∫
sense_amp_28 
sky130sramgen_sp_sense_amp"
inn

br"
inp

bl"
outp

data"
outn
data_b"
clk	

clk"
VDD	

vdd"
VSS	

vss"∫
sense_amp_29 
sky130sramgen_sp_sense_amp"
outn
data_b"
clk	

clk"
inn

br"
inp

bl"
outp

data"
VDD	

vdd"
VSS	

vss"∫
sense_amp_30 
sky130sramgen_sp_sense_amp"
VDD	

vdd"
VSS	

vss"
inp

bl"
outp

data"
outn
data_b"
clk	

clk"
inn

br"∫
sense_amp_31 
sky130sramgen_sp_sense_amp"
VDD	

vdd"
VSS	

vss"
outp

data"
inn

br"
outn
data_b"
inp

bl"
clk	

clkŒ	
dout_buf


din1


din2
	
dout1
	
dout2

vdd

vss"ã
MP11#!
sky130sky130_fd_pr__pfet_01v8
l	333333√?
w	öôôôôô˘?"
g


din1"
s	

vdd"
b	

vdd"
d

x1"ã
MN11#!
sky130sky130_fd_pr__nfet_01v8
w	      ?
l	333333√?"
d

x1"
s	

vss"
b	

vss"
g


din1"å
MP21#!
sky130sky130_fd_pr__pfet_01v8
w	öôôôôô	@
l	333333√?"
d
	
dout1"
b	

vdd"
s	

vdd"
g

x1"å
MN21#!
sky130sky130_fd_pr__nfet_01v8
w	       @
l	333333√?"
g

x1"
b	

vss"
d
	
dout1"
s	

vss"ã
MP12#!
sky130sky130_fd_pr__pfet_01v8
w	öôôôôô˘?
l	333333√?"
b	

vdd"
d

x2"
s	

vdd"
g


din2"ã
MN12#!
sky130sky130_fd_pr__nfet_01v8
w	      ?
l	333333√?"
b	

vss"
g


din2"
s	

vss"
d

x2"å
MP22#!
sky130sky130_fd_pr__pfet_01v8
w	öôôôôô	@
l	333333√?"
g

x2"
s	

vdd"
d
	
dout2"
b	

vdd"å
MN22#!
sky130sky130_fd_pr__nfet_01v8
l	333333√?
w	       @"
d
	
dout2"
b	

vss"
g

x2"
s	

vss¶&
dout_buf_array


din1 


din2 
	
dout1 
	
dout2 

vdd

vss"É
buf_0

dout_buf"
din2
din2"
vdd	

vdd"
din1
din1"
vss	

vss"
dout1	
dout1"
dout2	
dout2"ì
buf_1

dout_buf"
dout2
dout2"
vss	

vss"
vdd	

vdd"
din2

din2"
dout1
dout1"
din1

din1"ì
buf_2

dout_buf"
din1

din1"
vdd	

vdd"
din2

din2"
dout1
dout1"
dout2
dout2"
vss	

vss"ì
buf_3

dout_buf"
dout2
dout2"
din1

din1"
din2

din2"
dout1
dout1"
vdd	

vdd"
vss	

vss"ì
buf_4

dout_buf"
vss	

vss"
dout2
dout2"
din1

din1"
vdd	

vdd"
din2

din2"
dout1
dout1"ì
buf_5

dout_buf"
din2

din2"
dout2
dout2"
vss	

vss"
dout1
dout1"
vdd	

vdd"
din1

din1"ì
buf_6

dout_buf"
vdd	

vdd"
vss	

vss"
din2

din2"
dout2
dout2"
din1

din1"
dout1
dout1"ì
buf_7

dout_buf"
dout2
dout2"
din1

din1"
vdd	

vdd"
vss	

vss"
din2

din2"
dout1
dout1"ì
buf_8

dout_buf"
dout1
dout1"
vdd	

vdd"
dout2
dout2"
din1

din1"
vss	

vss"
din2

din2"ì
buf_9

dout_buf"
vss	

vss"
din1

din1		"
vdd	

vdd"
dout2
dout2		"
din2

din2		"
dout1
dout1		"î
buf_10

dout_buf"
din2

din2

"
vss	

vss"
dout1
dout1

"
din1

din1

"
dout2
dout2

"
vdd	

vdd"î
buf_11

dout_buf"
vdd	

vdd"
dout1
dout1"
din2

din2"
dout2
dout2"
vss	

vss"
din1

din1"î
buf_12

dout_buf"
dout1
dout1"
vss	

vss"
din1

din1"
dout2
dout2"
din2

din2"
vdd	

vdd"î
buf_13

dout_buf"
dout1
dout1"
vss	

vss"
din1

din1"
din2

din2"
dout2
dout2"
vdd	

vdd"î
buf_14

dout_buf"
dout2
dout2"
vss	

vss"
vdd	

vdd"
din1

din1"
din2

din2"
dout1
dout1"î
buf_15

dout_buf"
vdd	

vdd"
dout2
dout2"
din1

din1"
vss	

vss"
din2

din2"
dout1
dout1"î
buf_16

dout_buf"
vdd	

vdd"
vss	

vss"
din2

din2"
din1

din1"
dout1
dout1"
dout2
dout2"î
buf_17

dout_buf"
din2

din2"
vdd	

vdd"
din1

din1"
dout1
dout1"
vss	

vss"
dout2
dout2"î
buf_18

dout_buf"
dout1
dout1"
vss	

vss"
dout2
dout2"
vdd	

vdd"
din1

din1"
din2

din2"î
buf_19

dout_buf"
din1

din1"
din2

din2"
dout1
dout1"
dout2
dout2"
vdd	

vdd"
vss	

vss"î
buf_20

dout_buf"
vss	

vss"
dout2
dout2"
din2

din2"
dout1
dout1"
din1

din1"
vdd	

vdd"î
buf_21

dout_buf"
din1

din1"
vss	

vss"
din2

din2"
dout2
dout2"
vdd	

vdd"
dout1
dout1"î
buf_22

dout_buf"
vdd	

vdd"
dout2
dout2"
din1

din1"
dout1
dout1"
din2

din2"
vss	

vss"î
buf_23

dout_buf"
din1

din1"
vss	

vss"
din2

din2"
dout1
dout1"
dout2
dout2"
vdd	

vdd"î
buf_24

dout_buf"
vdd	

vdd"
vss	

vss"
din2

din2"
dout1
dout1"
dout2
dout2"
din1

din1"î
buf_25

dout_buf"
dout1
dout1"
vss	

vss"
vdd	

vdd"
din2

din2"
dout2
dout2"
din1

din1"î
buf_26

dout_buf"
vss	

vss"
vdd	

vdd"
din1

din1"
din2

din2"
dout1
dout1"
dout2
dout2"î
buf_27

dout_buf"
din1

din1"
vdd	

vdd"
dout2
dout2"
vss	

vss"
dout1
dout1"
din2

din2"î
buf_28

dout_buf"
din1

din1"
vdd	

vdd"
din2

din2"
vss	

vss"
dout1
dout1"
dout2
dout2"î
buf_29

dout_buf"
vss	

vss"
din2

din2"
dout2
dout2"
dout1
dout1"
din1

din1"
vdd	

vdd"î
buf_30

dout_buf"
vss	

vss"
vdd	

vdd"
din1

din1"
dout1
dout1"
din2

din2"
dout2
dout2"î
buf_31

dout_buf"
vdd	

vdd"
din2

din2"
dout1
dout1"
dout2
dout2"
din1

din1"
vss	

vssÎ
we_control_and2_nand

gnd

vdd

a

b	

y"Ö
n1#!
sky130sky130_fd_pr__nfet_01v8
w	      @
l	333333√?"
s	

gnd"
d

x"
g

a"
b	

gnd"É
n2#!
sky130sky130_fd_pr__nfet_01v8
w	      @
l	333333√?"
b	

gnd"
g

b"
d

y"
s

x"Ö
p1#!
sky130sky130_fd_pr__pfet_01v8
l	333333√?
w	      @"
d

y"
b	

vdd"
s	

vdd"
g

a"Ö
p2#!
sky130sky130_fd_pr__pfet_01v8
l	333333√?
w	      @"
d

y"
b	

vdd"
s	

vdd"
g

b„
we_control_and2_inv

gnd

vdd	

din
	
din_b"ä
n#!
sky130sky130_fd_pr__nfet_01v8
w	       @
l	333333√?"
b	

gnd"
d
	
din_b"
s	

gnd"
g	

din"ä
p#!
sky130sky130_fd_pr__pfet_01v8
w	      (@
l	333333√?"
g	

din"
s	

vdd"
d
	
din_b"
b	

vddû
we_control_and2

a

b	

y

vdd

vss"n
nand
we_control_and2_nand"
gnd	

vss"
b

b"
y	

tmp"
a

a"
vdd	

vdd"d
inv
we_control_and2_inv"
vdd	

vdd"
din	

tmp"
din_b

y"
gnd	

vssﬁ

we_control
	
wr_en	

sel

write_driver_en

vdd

vss"y
and2_0
we_control_and2"
vdd	

vdd"
a
sel"
y
write_driver_en"
b
	
wr_en"
vss	

vss"Å
and2_1
we_control_and2"
b
	
wr_en"
vss	

vss"
vdd	

vdd"
y
write_driver_en"
a	
sel"Å
and2_2
we_control_and2"
vdd	

vdd"
b
	
wr_en"
y
write_driver_en"
vss	

vss"
a	
sel"Å
and2_3
we_control_and2"
vdd	

vdd"
b
	
wr_en"
a	
sel"
vss	

vss"
y
write_driver_en§*
control_logic_delay_chain	

din

dout

vdd

vss"n
inv_0
sky130control_logic_inv"
din	

din"
vss	

vss"
din_b
int"
vdd	

vdd"p
inv_1
sky130control_logic_inv"
din
int"
vdd	

vdd"
vss	

vss"
din_b	
int"t
inv_2
sky130control_logic_inv"
vss	

vss"
din	
int"
din_b	
int"
vdd	

vdd"t
inv_3
sky130control_logic_inv"
vdd	

vdd"
vss	

vss"
din_b	
int"
din	
int"t
inv_4
sky130control_logic_inv"
din_b	
int"
din	
int"
vdd	

vdd"
vss	

vss"t
inv_5
sky130control_logic_inv"
din	
int"
vss	

vss"
din_b	
int"
vdd	

vdd"t
inv_6
sky130control_logic_inv"
din	
int"
vdd	

vdd"
vss	

vss"
din_b	
int"t
inv_7
sky130control_logic_inv"
din_b	
int"
vdd	

vdd"
vss	

vss"
din	
int"t
inv_8
sky130control_logic_inv"
din_b	
int"
vss	

vss"
vdd	

vdd"
din	
int"t
inv_9
sky130control_logic_inv"
vdd	

vdd"
din	
int"
din_b	
int		"
vss	

vss"u
inv_10
sky130control_logic_inv"
vss	

vss"
vdd	

vdd"
din_b	
int

"
din	
int		"u
inv_11
sky130control_logic_inv"
din	
int

"
vss	

vss"
din_b	
int"
vdd	

vdd"u
inv_12
sky130control_logic_inv"
din_b	
int"
vdd	

vdd"
din	
int"
vss	

vss"u
inv_13
sky130control_logic_inv"
din	
int"
din_b	
int"
vdd	

vdd"
vss	

vss"u
inv_14
sky130control_logic_inv"
din	
int"
vss	

vss"
din_b	
int"
vdd	

vdd"u
inv_15
sky130control_logic_inv"
vdd	

vdd"
vss	

vss"
din_b	
int"
din	
int"u
inv_16
sky130control_logic_inv"
din_b	
int"
din	
int"
vss	

vss"
vdd	

vdd"u
inv_17
sky130control_logic_inv"
din	
int"
vdd	

vdd"
din_b	
int"
vss	

vss"u
inv_18
sky130control_logic_inv"
din	
int"
vss	

vss"
vdd	

vdd"
din_b	
int"u
inv_19
sky130control_logic_inv"
din	
int"
vss	

vss"
vdd	

vdd"
din_b	
int"u
inv_20
sky130control_logic_inv"
din	
int"
din_b	
int"
vdd	

vdd"
vss	

vss"u
inv_21
sky130control_logic_inv"
din	
int"
vdd	

vdd"
vss	

vss"
din_b	
int"u
inv_22
sky130control_logic_inv"
din	
int"
vdd	

vdd"
din_b	
int"
vss	

vss"u
inv_23
sky130control_logic_inv"
vss	

vss"
vdd	

vdd"
din_b	
int"
din	
int"u
inv_24
sky130control_logic_inv"
din_b	
int"
vss	

vss"
vdd	

vdd"
din	
int"u
inv_25
sky130control_logic_inv"
vss	

vss"
din_b	
int"
din	
int"
vdd	

vdd"u
inv_26
sky130control_logic_inv"
din_b	
int"
vdd	

vdd"
vss	

vss"
din	
int"u
inv_27
sky130control_logic_inv"
din_b	
int"
vdd	

vdd"
din	
int"
vss	

vss"u
inv_28
sky130control_logic_inv"
vss	

vss"
din_b	
int"
vdd	

vdd"
din	
int"u
inv_29
sky130control_logic_inv"
din_b	
int"
din	
int"
vss	

vss"
vdd	

vdd"u
inv_30
sky130control_logic_inv"
vdd	

vdd"
din	
int"
vss	

vss"
din_b	
int"u
inv_31
sky130control_logic_inv"
vdd	

vdd"
din	
int"
vss	

vss"
din_b	
int"u
inv_32
sky130control_logic_inv"
vdd	

vdd"
din	
int"
din_b	
int  "
vss	

vss"u
inv_33
sky130control_logic_inv"
din_b	
int!!"
din	
int  "
vdd	

vdd"
vss	

vss"u
inv_34
sky130control_logic_inv"
vss	

vss"
din_b	
int"""
din	
int!!"
vdd	

vdd"u
inv_35
sky130control_logic_inv"
din	
int"""
vss	

vss"
din_b	
int##"
vdd	

vdd"u
inv_36
sky130control_logic_inv"
din	
int##"
vdd	

vdd"
vss	

vss"
din_b	
int$$"u
inv_37
sky130control_logic_inv"
vdd	

vdd"
vss	

vss"
din_b	
int%%"
din	
int$$"u
inv_38
sky130control_logic_inv"
din	
int%%"
din_b	
int&&"
vdd	

vdd"
vss	

vss"u
inv_39
sky130control_logic_inv"
vdd	

vdd"
din	
int&&"
din_b	
int''"
vss	

vss"u
inv_40
sky130control_logic_inv"
din_b	
int(("
vdd	

vdd"
vss	

vss"
din	
int''"u
inv_41
sky130control_logic_inv"
din	
int(("
vdd	

vdd"
din_b	
int))"
vss	

vss"u
inv_42
sky130control_logic_inv"
din_b	
int**"
din	
int))"
vss	

vss"
vdd	

vdd"u
inv_43
sky130control_logic_inv"
din	
int**"
din_b	
int++"
vss	

vss"
vdd	

vdd"t
inv_44
sky130control_logic_inv"
din	
int++"
vss	

vss"
vdd	

vdd"
din_b


doutΩ
"sramgen_sram_32x32m4w32_replica_v1

vdd

vss	

clk	

din 

dout 

we


addr"è
din_dffs
data_dff_array"
vdd	

vdd"
clk	

clk"
q_b

	dff_din_b "
q

bank_din "
d	

din "
vss	

vss"î
	addr_dffs
addr_dff_array"
d


addr"
vss	

vss"
clk	

clk"
vdd	

vdd"
q_b

bank_addr_b"
q

	bank_addr"í
we_dff
sky130openram_dff"
VDD	

vdd"
D

we"
Q_N

	bank_we_b"
Q

bank_we"
CLK	

clk"
GND	

vss"µ
decoder
hierarchical_decoder"
vdd	

vdd"
addr_b
bank_addr_b"
addr
	bank_addr"
decode_b

	wl_data_b"
gnd	

vss"
decode

wl_data"ä
wl_driver_array
wordline_driver_array"
vdd	

vdd"
din

wl_data"
wl_en
	
wl_en"
wl

wl"
vss	

vss"π
bitcells
bitcell_array"
rbl	

rbl"
vpb	

vdd"
rbr	

rbr"
br	

brÄ"
vss	

vss"
vnb	

vss"
wl

wl"
bl	

blÄ"
vdd	

vdd"ä
precharge_array
precharge_array"
br
	

rbr
	

brÄ"
en_b


pc_b"
vdd	

vdd"
bl
	

rbl
	

blÄ"©
write_mux_array
write_mux_array"
data_b


bank_din_b "
data

bank_din "
br	

brÄ"
bl	

blÄ"
vss	

vss"
we

write_driver_en"¢
read_mux_array
read_mux_array"
bl	

blÄ"
bl_out

bl_read "
sel_b

	col_sel_b"
br_out

br_read "
vdd	

vdd"
br	

brÄ"v
col_inv_array
col_inv_array"
vss	

vss"
din

bank_din "
din_b


bank_din_b "
vdd	

vdd"Ω
sense_amp_array
sense_amp_array"
clk

sense_amp_en"
vdd	

vdd"
br

br_read "
vss	

vss"
bl

bl_read "
data

sa_outp "
data_b

sa_outn "†
dout_buf_array
dout_buf_array"
din2

sa_outn "
vss	

vss"
din1

sa_outp "
dout1


dout "
dout2


dout_b "
vdd	

vdd"˛
control_logic&$
sky130sramgen_control_replica_v1"
wl_en
	
wl_en"
vdd	

vdd"
write_driver_en
	
wr_en"
we

bank_we"
clk	

clk"
sense_en

sense_amp_en"
vss	

vss"
pc_b


pc_b"
rbl	

rbl"≤
column_decoder
column_decoder"
vdd	

vdd"
addr
	bank_addr"
decode

col_sel"
gnd	

vss"
addr_b
bank_addr_b"
decode_b

	col_sel_b"î

we_control

we_control"
sel

col_sel"
vdd	

vdd"(
write_driver_en

write_driver_en"
wr_en
	
wr_en"
vss	

vsss
!
sky130sky130_fd_pr__nfet_01v8A SKY130 NMOS transistor	

d	

g	

s	

b*
w*
ls
!
sky130sky130_fd_pr__pfet_01v8A SKY130 NMOS transistor	

d	

g	

s	

b*
w*
lÑ

sky130sram_sp_cellAn external module


BL


BR

VDD

VSS


WL

VNB

VPBë
+
sky130!sky130_fd_bd_sram__sram_sp_colendAn external module

BL1

VPWR

VGND

BL0

VNB

VPBå

sky130sram_sp_cell_replicaAn external module


BL


BR

VSS

VDD

VPB

VNB


WL±
 
sky130sramgen_control_simpleAn external module

clk


we

pc_b
	
wl_en

write_driver_en

sense_en

vdd

vss¬
$
sky130sramgen_control_replica_v1An external module

clk


we

rbl

pc_b
	
wl_en

write_driver_en

sense_en

vdd

vssë

sky130sramgen_sp_sense_ampAn external module

clk

inn

inp

outn

outp

VDD

VSSg

sky130control_logic_invAn external module

din
	
din_b

vdd

vssg
!
sky130control_logic_bufbuf_16An external module	

a	

x

vdd

vssu

sky130openram_dffAn external module

VDD

GND

CLK	

D	

Q

Q_NRSramgen generated cells"sramgen_sram_32x32m4w32_replica_v1