-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2017.2
-- Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity subconv_3x3_4_no_rel is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    weight_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    weight_V_ce0 : OUT STD_LOGIC;
    weight_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    bias_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    bias_V_ce0 : OUT STD_LOGIC;
    bias_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    output_V_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    output_V_ce0 : OUT STD_LOGIC;
    output_V_we0 : OUT STD_LOGIC;
    output_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    buffer1_1_96_4x4_p_V_24_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    buffer1_1_96_4x4_p_V_24_ce0 : OUT STD_LOGIC;
    buffer1_1_96_4x4_p_V_24_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    buffer1_1_96_4x4_p_V_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    buffer1_1_96_4x4_p_V_1_ce0 : OUT STD_LOGIC;
    buffer1_1_96_4x4_p_V_1_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    buffer1_1_96_4x4_p_V_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    buffer1_1_96_4x4_p_V_2_ce0 : OUT STD_LOGIC;
    buffer1_1_96_4x4_p_V_2_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    buffer1_1_96_4x4_p_V_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    buffer1_1_96_4x4_p_V_3_ce0 : OUT STD_LOGIC;
    buffer1_1_96_4x4_p_V_3_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    buffer1_1_96_4x4_p_V_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    buffer1_1_96_4x4_p_V_4_ce0 : OUT STD_LOGIC;
    buffer1_1_96_4x4_p_V_4_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    buffer1_1_96_4x4_p_V_5_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    buffer1_1_96_4x4_p_V_5_ce0 : OUT STD_LOGIC;
    buffer1_1_96_4x4_p_V_5_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    buffer1_1_96_4x4_p_V_6_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    buffer1_1_96_4x4_p_V_6_ce0 : OUT STD_LOGIC;
    buffer1_1_96_4x4_p_V_6_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    buffer1_1_96_4x4_p_V_7_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    buffer1_1_96_4x4_p_V_7_ce0 : OUT STD_LOGIC;
    buffer1_1_96_4x4_p_V_7_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    buffer1_1_96_4x4_p_V_8_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    buffer1_1_96_4x4_p_V_8_ce0 : OUT STD_LOGIC;
    buffer1_1_96_4x4_p_V_8_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    buffer1_1_96_4x4_p_V_9_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    buffer1_1_96_4x4_p_V_9_ce0 : OUT STD_LOGIC;
    buffer1_1_96_4x4_p_V_9_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    buffer1_1_96_4x4_p_V_10_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    buffer1_1_96_4x4_p_V_10_ce0 : OUT STD_LOGIC;
    buffer1_1_96_4x4_p_V_10_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    buffer1_1_96_4x4_p_V_11_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    buffer1_1_96_4x4_p_V_11_ce0 : OUT STD_LOGIC;
    buffer1_1_96_4x4_p_V_11_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    buffer1_1_96_4x4_p_V_12_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    buffer1_1_96_4x4_p_V_12_ce0 : OUT STD_LOGIC;
    buffer1_1_96_4x4_p_V_12_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    buffer1_1_96_4x4_p_V_13_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    buffer1_1_96_4x4_p_V_13_ce0 : OUT STD_LOGIC;
    buffer1_1_96_4x4_p_V_13_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    buffer1_1_96_4x4_p_V_14_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    buffer1_1_96_4x4_p_V_14_ce0 : OUT STD_LOGIC;
    buffer1_1_96_4x4_p_V_14_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    buffer1_1_96_4x4_p_V_15_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    buffer1_1_96_4x4_p_V_15_ce0 : OUT STD_LOGIC;
    buffer1_1_96_4x4_p_V_15_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    buffer1_1_96_4x4_p_V_16_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    buffer1_1_96_4x4_p_V_16_ce0 : OUT STD_LOGIC;
    buffer1_1_96_4x4_p_V_16_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    buffer1_1_96_4x4_p_V_17_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    buffer1_1_96_4x4_p_V_17_ce0 : OUT STD_LOGIC;
    buffer1_1_96_4x4_p_V_17_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    buffer1_1_96_4x4_p_V_18_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    buffer1_1_96_4x4_p_V_18_ce0 : OUT STD_LOGIC;
    buffer1_1_96_4x4_p_V_18_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    buffer1_1_96_4x4_p_V_19_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    buffer1_1_96_4x4_p_V_19_ce0 : OUT STD_LOGIC;
    buffer1_1_96_4x4_p_V_19_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    buffer1_1_96_4x4_p_V_20_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    buffer1_1_96_4x4_p_V_20_ce0 : OUT STD_LOGIC;
    buffer1_1_96_4x4_p_V_20_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    buffer1_1_96_4x4_p_V_21_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    buffer1_1_96_4x4_p_V_21_ce0 : OUT STD_LOGIC;
    buffer1_1_96_4x4_p_V_21_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    buffer1_1_96_4x4_p_V_22_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    buffer1_1_96_4x4_p_V_22_ce0 : OUT STD_LOGIC;
    buffer1_1_96_4x4_p_V_22_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    buffer1_1_96_4x4_p_V_23_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    buffer1_1_96_4x4_p_V_23_ce0 : OUT STD_LOGIC;
    buffer1_1_96_4x4_p_V_23_q0 : IN STD_LOGIC_VECTOR (7 downto 0) );
end;


architecture behav of subconv_3x3_4_no_rel is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (10 downto 0) := "00000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (10 downto 0) := "00000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (10 downto 0) := "00000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (10 downto 0) := "00000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (10 downto 0) := "00000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (10 downto 0) := "00001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (10 downto 0) := "00010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (10 downto 0) := "00100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (10 downto 0) := "01000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (10 downto 0) := "10000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv15_AB : STD_LOGIC_VECTOR (14 downto 0) := "000000010101011";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv7_60 : STD_LOGIC_VECTOR (6 downto 0) := "1100000";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv7_18 : STD_LOGIC_VECTOR (6 downto 0) := "0011000";
    constant ap_const_lv11_2 : STD_LOGIC_VECTOR (10 downto 0) := "00000000010";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_CS_fsm : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal next_mul_fu_546_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal next_mul_reg_1000 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal tmp_78_cast_fu_579_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_78_cast_reg_1005 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_81_cast_fu_613_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_81_cast_reg_1010 : STD_LOGIC_VECTOR (11 downto 0);
    signal co_3_fu_623_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal co_3_reg_1018 : STD_LOGIC_VECTOR (6 downto 0);
    signal bias_V_addr_reg_1023 : STD_LOGIC_VECTOR (6 downto 0);
    signal exitcond9_fu_617_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal arrayNo_cast_fu_629_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal arrayNo_cast_reg_1028 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_86_cast_fu_673_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_86_cast_reg_1033 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_72_fu_706_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_72_reg_1038 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal idx_urem_fu_730_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal exitcond1_fu_712_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal output_V_addr_reg_1051 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal h_3_fu_758_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal exitcond2_fu_752_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_77_fu_779_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_77_reg_1064 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal m_3_fu_791_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal m_3_reg_1072 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_79_fu_822_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_79_reg_1077 : STD_LOGIC_VECTOR (5 downto 0);
    signal exitcond3_fu_785_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_80_fu_826_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_80_reg_1082 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_81_fu_844_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_81_reg_1087 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal n_3_fu_870_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal n_3_reg_1100 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_83_fu_896_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_83_reg_1105 : STD_LOGIC_VECTOR (8 downto 0);
    signal exitcond_fu_864_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal weight_V_load_reg_1230 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_fu_928_p26 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_reg_1235 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal grp_fu_994_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal w_3_fu_988_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal co_reg_442 : STD_LOGIC_VECTOR (6 downto 0);
    signal phi_mul_reg_453 : STD_LOGIC_VECTOR (14 downto 0);
    signal phi_urem_reg_464 : STD_LOGIC_VECTOR (6 downto 0);
    signal h_reg_476 : STD_LOGIC_VECTOR (2 downto 0);
    signal w_reg_488 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_s_reg_500 : STD_LOGIC_VECTOR (7 downto 0);
    signal m_reg_512 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_09_1_reg_523 : STD_LOGIC_VECTOR (7 downto 0);
    signal n_reg_535 : STD_LOGIC_VECTOR (1 downto 0);
    signal co_cast7_fu_552_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_91_cast_fu_747_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_99_cast_fu_859_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_100_cast_fu_901_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_64_fu_561_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_shl2_cast_fu_569_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal co_cast7_cast_fu_557_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_65_fu_573_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_66_fu_583_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_67_fu_595_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_shl_cast_fu_591_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_shl1_cast_fu_603_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_68_fu_607_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_61_fu_633_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_62_fu_643_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_63_fu_655_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_shl3_cast_fu_651_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_shl4_cast_fu_663_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_69_fu_667_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal h_cast6_cast_fu_677_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_70_fu_681_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_71_fu_686_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_shl5_cast_fu_690_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_shl6_cast_fu_698_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal next_urem_fu_718_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_73_fu_724_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal w_cast5_cast_fu_738_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_74_fu_742_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal m_cast4_cast_fu_764_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_75_fu_768_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_76_fu_773_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp1_fu_797_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp1_cast_fu_803_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_s_fu_807_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_cast_cast_fu_813_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_78_fu_817_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_shl8_cast_fu_830_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_shl9_cast_fu_837_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal n_cast3_cast_fu_850_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_82_fu_854_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp2_fu_876_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp2_cast_fu_882_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_5_fu_886_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_5_cast_cast_fu_892_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (10 downto 0);

    component ShuffleNetV2_mux_g8j IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        din9_WIDTH : INTEGER;
        din10_WIDTH : INTEGER;
        din11_WIDTH : INTEGER;
        din12_WIDTH : INTEGER;
        din13_WIDTH : INTEGER;
        din14_WIDTH : INTEGER;
        din15_WIDTH : INTEGER;
        din16_WIDTH : INTEGER;
        din17_WIDTH : INTEGER;
        din18_WIDTH : INTEGER;
        din19_WIDTH : INTEGER;
        din20_WIDTH : INTEGER;
        din21_WIDTH : INTEGER;
        din22_WIDTH : INTEGER;
        din23_WIDTH : INTEGER;
        din24_WIDTH : INTEGER;
        din25_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (7 downto 0);
        din3 : IN STD_LOGIC_VECTOR (7 downto 0);
        din4 : IN STD_LOGIC_VECTOR (7 downto 0);
        din5 : IN STD_LOGIC_VECTOR (7 downto 0);
        din6 : IN STD_LOGIC_VECTOR (7 downto 0);
        din7 : IN STD_LOGIC_VECTOR (7 downto 0);
        din8 : IN STD_LOGIC_VECTOR (7 downto 0);
        din9 : IN STD_LOGIC_VECTOR (7 downto 0);
        din10 : IN STD_LOGIC_VECTOR (7 downto 0);
        din11 : IN STD_LOGIC_VECTOR (7 downto 0);
        din12 : IN STD_LOGIC_VECTOR (7 downto 0);
        din13 : IN STD_LOGIC_VECTOR (7 downto 0);
        din14 : IN STD_LOGIC_VECTOR (7 downto 0);
        din15 : IN STD_LOGIC_VECTOR (7 downto 0);
        din16 : IN STD_LOGIC_VECTOR (7 downto 0);
        din17 : IN STD_LOGIC_VECTOR (7 downto 0);
        din18 : IN STD_LOGIC_VECTOR (7 downto 0);
        din19 : IN STD_LOGIC_VECTOR (7 downto 0);
        din20 : IN STD_LOGIC_VECTOR (7 downto 0);
        din21 : IN STD_LOGIC_VECTOR (7 downto 0);
        din22 : IN STD_LOGIC_VECTOR (7 downto 0);
        din23 : IN STD_LOGIC_VECTOR (7 downto 0);
        din24 : IN STD_LOGIC_VECTOR (7 downto 0);
        din25 : IN STD_LOGIC_VECTOR (31 downto 0);
        dout : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component ShuffleNetV2_mac_cud IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (7 downto 0);
        dout : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;



begin
    ShuffleNetV2_mux_g8j_x_U700 : component ShuffleNetV2_mux_g8j
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 8,
        din17_WIDTH => 8,
        din18_WIDTH => 8,
        din19_WIDTH => 8,
        din20_WIDTH => 8,
        din21_WIDTH => 8,
        din22_WIDTH => 8,
        din23_WIDTH => 8,
        din24_WIDTH => 8,
        din25_WIDTH => 32,
        dout_WIDTH => 8)
    port map (
        din1 => buffer1_1_96_4x4_p_V_24_q0,
        din2 => buffer1_1_96_4x4_p_V_1_q0,
        din3 => buffer1_1_96_4x4_p_V_2_q0,
        din4 => buffer1_1_96_4x4_p_V_3_q0,
        din5 => buffer1_1_96_4x4_p_V_4_q0,
        din6 => buffer1_1_96_4x4_p_V_5_q0,
        din7 => buffer1_1_96_4x4_p_V_6_q0,
        din8 => buffer1_1_96_4x4_p_V_7_q0,
        din9 => buffer1_1_96_4x4_p_V_8_q0,
        din10 => buffer1_1_96_4x4_p_V_9_q0,
        din11 => buffer1_1_96_4x4_p_V_10_q0,
        din12 => buffer1_1_96_4x4_p_V_11_q0,
        din13 => buffer1_1_96_4x4_p_V_12_q0,
        din14 => buffer1_1_96_4x4_p_V_13_q0,
        din15 => buffer1_1_96_4x4_p_V_14_q0,
        din16 => buffer1_1_96_4x4_p_V_15_q0,
        din17 => buffer1_1_96_4x4_p_V_16_q0,
        din18 => buffer1_1_96_4x4_p_V_17_q0,
        din19 => buffer1_1_96_4x4_p_V_18_q0,
        din20 => buffer1_1_96_4x4_p_V_19_q0,
        din21 => buffer1_1_96_4x4_p_V_20_q0,
        din22 => buffer1_1_96_4x4_p_V_21_q0,
        din23 => buffer1_1_96_4x4_p_V_22_q0,
        din24 => buffer1_1_96_4x4_p_V_23_q0,
        din25 => arrayNo_cast_reg_1028,
        dout => tmp_fu_928_p26);

    ShuffleNetV2_mac_cud_x_U701 : component ShuffleNetV2_mac_cud
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        din0 => tmp_reg_1235,
        din1 => weight_V_load_reg_1230,
        din2 => p_09_1_reg_523,
        dout => grp_fu_994_p3);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    co_reg_442_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state3) and (exitcond1_fu_712_p2 = ap_const_lv1_1))) then 
                co_reg_442 <= co_3_reg_1018;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                co_reg_442 <= ap_const_lv7_0;
            end if; 
        end if;
    end process;

    h_reg_476_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (exitcond9_fu_617_p2 = ap_const_lv1_0))) then 
                h_reg_476 <= ap_const_lv3_1;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv1_1 = exitcond2_fu_752_p2))) then 
                h_reg_476 <= h_3_fu_758_p2;
            end if; 
        end if;
    end process;

    m_reg_512_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv1_0 = exitcond2_fu_752_p2))) then 
                m_reg_512 <= ap_const_lv2_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state7) and (ap_const_lv1_1 = exitcond_fu_864_p2))) then 
                m_reg_512 <= m_3_reg_1072;
            end if; 
        end if;
    end process;

    n_reg_535_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                n_reg_535 <= ap_const_lv2_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                n_reg_535 <= n_3_reg_1100;
            end if; 
        end if;
    end process;

    p_09_1_reg_523_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                p_09_1_reg_523 <= p_s_reg_500;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                p_09_1_reg_523 <= grp_fu_994_p3;
            end if; 
        end if;
    end process;

    p_s_reg_500_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv1_0 = exitcond2_fu_752_p2))) then 
                p_s_reg_500 <= ap_const_lv8_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state7) and (ap_const_lv1_1 = exitcond_fu_864_p2))) then 
                p_s_reg_500 <= p_09_1_reg_523;
            end if; 
        end if;
    end process;

    phi_mul_reg_453_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state3) and (exitcond1_fu_712_p2 = ap_const_lv1_1))) then 
                phi_mul_reg_453 <= next_mul_reg_1000;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                phi_mul_reg_453 <= ap_const_lv15_0;
            end if; 
        end if;
    end process;

    phi_urem_reg_464_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state3) and (exitcond1_fu_712_p2 = ap_const_lv1_1))) then 
                phi_urem_reg_464 <= idx_urem_fu_730_p3;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                phi_urem_reg_464 <= ap_const_lv7_0;
            end if; 
        end if;
    end process;

    w_reg_488_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state3) and (ap_const_lv1_0 = exitcond1_fu_712_p2))) then 
                w_reg_488 <= ap_const_lv3_1;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
                w_reg_488 <= w_3_fu_988_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (exitcond9_fu_617_p2 = ap_const_lv1_0))) then
                    arrayNo_cast_reg_1028(6 downto 0) <= arrayNo_cast_fu_629_p1(6 downto 0);
                bias_V_addr_reg_1023 <= co_cast7_fu_552_p1(7 - 1 downto 0);
                    tmp_86_cast_reg_1033(11 downto 1) <= tmp_86_cast_fu_673_p1(11 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                co_3_reg_1018 <= co_3_fu_623_p2;
                next_mul_reg_1000 <= next_mul_fu_546_p2;
                tmp_78_cast_reg_1005 <= tmp_78_cast_fu_579_p1;
                    tmp_81_cast_reg_1010(11 downto 1) <= tmp_81_cast_fu_613_p1(11 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                m_3_reg_1072 <= m_3_fu_791_p2;
                tmp_77_reg_1064 <= tmp_77_fu_779_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then
                n_3_reg_1100 <= n_3_fu_870_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                output_V_addr_reg_1051 <= tmp_91_cast_fu_747_p1(12 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                    tmp_72_reg_1038(12 downto 1) <= tmp_72_fu_706_p2(12 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state5) and (ap_const_lv1_0 = exitcond3_fu_785_p2))) then
                tmp_79_reg_1077 <= tmp_79_fu_822_p1;
                tmp_80_reg_1082 <= tmp_80_fu_826_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                    tmp_81_reg_1087(8 downto 1) <= tmp_81_fu_844_p2(8 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state7) and (ap_const_lv1_0 = exitcond_fu_864_p2))) then
                tmp_83_reg_1105 <= tmp_83_fu_896_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state9)) then
                tmp_reg_1235 <= tmp_fu_928_p26;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then
                weight_V_load_reg_1230 <= weight_V_q0;
            end if;
        end if;
    end process;
    tmp_81_cast_reg_1010(0) <= '0';
    arrayNo_cast_reg_1028(31 downto 7) <= "0000000000000000000000000";
    tmp_86_cast_reg_1033(0) <= '0';
    tmp_72_reg_1038(0) <= '0';
    tmp_81_reg_1087(0) <= '0';

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, exitcond9_fu_617_p2, ap_CS_fsm_state3, exitcond1_fu_712_p2, ap_CS_fsm_state4, exitcond2_fu_752_p2, ap_CS_fsm_state5, exitcond3_fu_785_p2, ap_CS_fsm_state7, exitcond_fu_864_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (exitcond9_fu_617_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state3) and (exitcond1_fu_712_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state4 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv1_1 = exitcond2_fu_752_p2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state5 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state5) and (ap_const_lv1_1 = exitcond3_fu_785_p2))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state7) and (ap_const_lv1_1 = exitcond_fu_864_p2))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2, exitcond9_fu_617_p2)
    begin
        if ((((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_logic_1 = ap_CS_fsm_state2) and (exitcond9_fu_617_p2 = ap_const_lv1_1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state2, exitcond9_fu_617_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (exitcond9_fu_617_p2 = ap_const_lv1_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    arrayNo_cast_fu_629_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(phi_urem_reg_464),32));
    bias_V_address0 <= bias_V_addr_reg_1023;

    bias_V_ce0_assign_proc : process(ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            bias_V_ce0 <= ap_const_logic_1;
        else 
            bias_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    buffer1_1_96_4x4_p_V_10_address0 <= tmp_100_cast_fu_901_p1(8 - 1 downto 0);

    buffer1_1_96_4x4_p_V_10_ce0_assign_proc : process(ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer1_1_96_4x4_p_V_10_ce0 <= ap_const_logic_1;
        else 
            buffer1_1_96_4x4_p_V_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    buffer1_1_96_4x4_p_V_11_address0 <= tmp_100_cast_fu_901_p1(8 - 1 downto 0);

    buffer1_1_96_4x4_p_V_11_ce0_assign_proc : process(ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer1_1_96_4x4_p_V_11_ce0 <= ap_const_logic_1;
        else 
            buffer1_1_96_4x4_p_V_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    buffer1_1_96_4x4_p_V_12_address0 <= tmp_100_cast_fu_901_p1(8 - 1 downto 0);

    buffer1_1_96_4x4_p_V_12_ce0_assign_proc : process(ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer1_1_96_4x4_p_V_12_ce0 <= ap_const_logic_1;
        else 
            buffer1_1_96_4x4_p_V_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    buffer1_1_96_4x4_p_V_13_address0 <= tmp_100_cast_fu_901_p1(8 - 1 downto 0);

    buffer1_1_96_4x4_p_V_13_ce0_assign_proc : process(ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer1_1_96_4x4_p_V_13_ce0 <= ap_const_logic_1;
        else 
            buffer1_1_96_4x4_p_V_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    buffer1_1_96_4x4_p_V_14_address0 <= tmp_100_cast_fu_901_p1(8 - 1 downto 0);

    buffer1_1_96_4x4_p_V_14_ce0_assign_proc : process(ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer1_1_96_4x4_p_V_14_ce0 <= ap_const_logic_1;
        else 
            buffer1_1_96_4x4_p_V_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    buffer1_1_96_4x4_p_V_15_address0 <= tmp_100_cast_fu_901_p1(8 - 1 downto 0);

    buffer1_1_96_4x4_p_V_15_ce0_assign_proc : process(ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer1_1_96_4x4_p_V_15_ce0 <= ap_const_logic_1;
        else 
            buffer1_1_96_4x4_p_V_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    buffer1_1_96_4x4_p_V_16_address0 <= tmp_100_cast_fu_901_p1(8 - 1 downto 0);

    buffer1_1_96_4x4_p_V_16_ce0_assign_proc : process(ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer1_1_96_4x4_p_V_16_ce0 <= ap_const_logic_1;
        else 
            buffer1_1_96_4x4_p_V_16_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    buffer1_1_96_4x4_p_V_17_address0 <= tmp_100_cast_fu_901_p1(8 - 1 downto 0);

    buffer1_1_96_4x4_p_V_17_ce0_assign_proc : process(ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer1_1_96_4x4_p_V_17_ce0 <= ap_const_logic_1;
        else 
            buffer1_1_96_4x4_p_V_17_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    buffer1_1_96_4x4_p_V_18_address0 <= tmp_100_cast_fu_901_p1(8 - 1 downto 0);

    buffer1_1_96_4x4_p_V_18_ce0_assign_proc : process(ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer1_1_96_4x4_p_V_18_ce0 <= ap_const_logic_1;
        else 
            buffer1_1_96_4x4_p_V_18_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    buffer1_1_96_4x4_p_V_19_address0 <= tmp_100_cast_fu_901_p1(8 - 1 downto 0);

    buffer1_1_96_4x4_p_V_19_ce0_assign_proc : process(ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer1_1_96_4x4_p_V_19_ce0 <= ap_const_logic_1;
        else 
            buffer1_1_96_4x4_p_V_19_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    buffer1_1_96_4x4_p_V_1_address0 <= tmp_100_cast_fu_901_p1(8 - 1 downto 0);

    buffer1_1_96_4x4_p_V_1_ce0_assign_proc : process(ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer1_1_96_4x4_p_V_1_ce0 <= ap_const_logic_1;
        else 
            buffer1_1_96_4x4_p_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    buffer1_1_96_4x4_p_V_20_address0 <= tmp_100_cast_fu_901_p1(8 - 1 downto 0);

    buffer1_1_96_4x4_p_V_20_ce0_assign_proc : process(ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer1_1_96_4x4_p_V_20_ce0 <= ap_const_logic_1;
        else 
            buffer1_1_96_4x4_p_V_20_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    buffer1_1_96_4x4_p_V_21_address0 <= tmp_100_cast_fu_901_p1(8 - 1 downto 0);

    buffer1_1_96_4x4_p_V_21_ce0_assign_proc : process(ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer1_1_96_4x4_p_V_21_ce0 <= ap_const_logic_1;
        else 
            buffer1_1_96_4x4_p_V_21_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    buffer1_1_96_4x4_p_V_22_address0 <= tmp_100_cast_fu_901_p1(8 - 1 downto 0);

    buffer1_1_96_4x4_p_V_22_ce0_assign_proc : process(ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer1_1_96_4x4_p_V_22_ce0 <= ap_const_logic_1;
        else 
            buffer1_1_96_4x4_p_V_22_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    buffer1_1_96_4x4_p_V_23_address0 <= tmp_100_cast_fu_901_p1(8 - 1 downto 0);

    buffer1_1_96_4x4_p_V_23_ce0_assign_proc : process(ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer1_1_96_4x4_p_V_23_ce0 <= ap_const_logic_1;
        else 
            buffer1_1_96_4x4_p_V_23_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    buffer1_1_96_4x4_p_V_24_address0 <= tmp_100_cast_fu_901_p1(8 - 1 downto 0);

    buffer1_1_96_4x4_p_V_24_ce0_assign_proc : process(ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer1_1_96_4x4_p_V_24_ce0 <= ap_const_logic_1;
        else 
            buffer1_1_96_4x4_p_V_24_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    buffer1_1_96_4x4_p_V_2_address0 <= tmp_100_cast_fu_901_p1(8 - 1 downto 0);

    buffer1_1_96_4x4_p_V_2_ce0_assign_proc : process(ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer1_1_96_4x4_p_V_2_ce0 <= ap_const_logic_1;
        else 
            buffer1_1_96_4x4_p_V_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    buffer1_1_96_4x4_p_V_3_address0 <= tmp_100_cast_fu_901_p1(8 - 1 downto 0);

    buffer1_1_96_4x4_p_V_3_ce0_assign_proc : process(ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer1_1_96_4x4_p_V_3_ce0 <= ap_const_logic_1;
        else 
            buffer1_1_96_4x4_p_V_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    buffer1_1_96_4x4_p_V_4_address0 <= tmp_100_cast_fu_901_p1(8 - 1 downto 0);

    buffer1_1_96_4x4_p_V_4_ce0_assign_proc : process(ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer1_1_96_4x4_p_V_4_ce0 <= ap_const_logic_1;
        else 
            buffer1_1_96_4x4_p_V_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    buffer1_1_96_4x4_p_V_5_address0 <= tmp_100_cast_fu_901_p1(8 - 1 downto 0);

    buffer1_1_96_4x4_p_V_5_ce0_assign_proc : process(ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer1_1_96_4x4_p_V_5_ce0 <= ap_const_logic_1;
        else 
            buffer1_1_96_4x4_p_V_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    buffer1_1_96_4x4_p_V_6_address0 <= tmp_100_cast_fu_901_p1(8 - 1 downto 0);

    buffer1_1_96_4x4_p_V_6_ce0_assign_proc : process(ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer1_1_96_4x4_p_V_6_ce0 <= ap_const_logic_1;
        else 
            buffer1_1_96_4x4_p_V_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    buffer1_1_96_4x4_p_V_7_address0 <= tmp_100_cast_fu_901_p1(8 - 1 downto 0);

    buffer1_1_96_4x4_p_V_7_ce0_assign_proc : process(ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer1_1_96_4x4_p_V_7_ce0 <= ap_const_logic_1;
        else 
            buffer1_1_96_4x4_p_V_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    buffer1_1_96_4x4_p_V_8_address0 <= tmp_100_cast_fu_901_p1(8 - 1 downto 0);

    buffer1_1_96_4x4_p_V_8_ce0_assign_proc : process(ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer1_1_96_4x4_p_V_8_ce0 <= ap_const_logic_1;
        else 
            buffer1_1_96_4x4_p_V_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    buffer1_1_96_4x4_p_V_9_address0 <= tmp_100_cast_fu_901_p1(8 - 1 downto 0);

    buffer1_1_96_4x4_p_V_9_ce0_assign_proc : process(ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer1_1_96_4x4_p_V_9_ce0 <= ap_const_logic_1;
        else 
            buffer1_1_96_4x4_p_V_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    co_3_fu_623_p2 <= std_logic_vector(unsigned(co_reg_442) + unsigned(ap_const_lv7_1));
    co_cast7_cast_fu_557_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(co_reg_442),10));
    co_cast7_fu_552_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(co_reg_442),32));
    exitcond1_fu_712_p2 <= "1" when (h_reg_476 = ap_const_lv3_5) else "0";
    exitcond2_fu_752_p2 <= "1" when (w_reg_488 = ap_const_lv3_5) else "0";
    exitcond3_fu_785_p2 <= "1" when (m_reg_512 = ap_const_lv2_3) else "0";
    exitcond9_fu_617_p2 <= "1" when (co_reg_442 = ap_const_lv7_60) else "0";
    exitcond_fu_864_p2 <= "1" when (n_reg_535 = ap_const_lv2_3) else "0";
    h_3_fu_758_p2 <= std_logic_vector(unsigned(h_reg_476) + unsigned(ap_const_lv3_1));
    h_cast6_cast_fu_677_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(h_reg_476),12));
    idx_urem_fu_730_p3 <= 
        next_urem_fu_718_p2 when (tmp_73_fu_724_p2(0) = '1') else 
        ap_const_lv7_0;
    m_3_fu_791_p2 <= std_logic_vector(unsigned(ap_const_lv2_1) + unsigned(m_reg_512));
    m_cast4_cast_fu_764_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(m_reg_512),11));
    n_3_fu_870_p2 <= std_logic_vector(unsigned(n_reg_535) + unsigned(ap_const_lv2_1));
    n_cast3_cast_fu_850_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(n_reg_535),11));
    next_mul_fu_546_p2 <= std_logic_vector(unsigned(phi_mul_reg_453) + unsigned(ap_const_lv15_AB));
    next_urem_fu_718_p2 <= std_logic_vector(unsigned(phi_urem_reg_464) + unsigned(ap_const_lv7_1));
    output_V_address0 <= output_V_addr_reg_1051;

    output_V_ce0_assign_proc : process(ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            output_V_ce0 <= ap_const_logic_1;
        else 
            output_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    output_V_d0 <= std_logic_vector(unsigned(bias_V_q0) + unsigned(p_s_reg_500));

    output_V_we0_assign_proc : process(ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            output_V_we0 <= ap_const_logic_1;
        else 
            output_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    p_shl1_cast_fu_603_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_67_fu_595_p3),11));
    p_shl2_cast_fu_569_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_64_fu_561_p3),10));
    p_shl3_cast_fu_651_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_62_fu_643_p3),11));
    p_shl4_cast_fu_663_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_63_fu_655_p3),11));
    p_shl5_cast_fu_690_p3 <= (tmp_71_fu_686_p1 & ap_const_lv3_0);
    p_shl6_cast_fu_698_p3 <= (tmp_70_fu_681_p2 & ap_const_lv1_0);
    p_shl8_cast_fu_830_p3 <= (tmp_79_reg_1077 & ap_const_lv3_0);
    p_shl9_cast_fu_837_p3 <= (tmp_80_reg_1082 & ap_const_lv1_0);
    p_shl_cast_fu_591_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_66_fu_583_p3),11));
        tmp1_cast_fu_803_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp1_fu_797_p2),3));

    tmp1_fu_797_p2 <= std_logic_vector(signed(ap_const_lv2_3) + signed(m_reg_512));
        tmp2_cast_fu_882_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp2_fu_876_p2),3));

    tmp2_fu_876_p2 <= std_logic_vector(unsigned(n_reg_535) + unsigned(ap_const_lv2_3));
    tmp_100_cast_fu_901_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_83_reg_1105),32));
    tmp_5_cast_cast_fu_892_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_5_fu_886_p2),9));
    tmp_5_fu_886_p2 <= std_logic_vector(unsigned(w_reg_488) + unsigned(tmp2_cast_fu_882_p1));
    tmp_61_fu_633_p4 <= phi_mul_reg_453(14 downto 12);
    tmp_62_fu_643_p3 <= (tmp_61_fu_633_p4 & ap_const_lv3_0);
    tmp_63_fu_655_p3 <= (tmp_61_fu_633_p4 & ap_const_lv1_0);
    tmp_64_fu_561_p3 <= (co_reg_442 & ap_const_lv2_0);
    tmp_65_fu_573_p2 <= std_logic_vector(unsigned(p_shl2_cast_fu_569_p1) - unsigned(co_cast7_cast_fu_557_p1));
    tmp_66_fu_583_p3 <= (co_reg_442 & ap_const_lv3_0);
    tmp_67_fu_595_p3 <= (co_reg_442 & ap_const_lv1_0);
    tmp_68_fu_607_p2 <= std_logic_vector(unsigned(p_shl_cast_fu_591_p1) - unsigned(p_shl1_cast_fu_603_p1));
    tmp_69_fu_667_p2 <= std_logic_vector(unsigned(p_shl3_cast_fu_651_p1) - unsigned(p_shl4_cast_fu_663_p1));
    tmp_70_fu_681_p2 <= std_logic_vector(unsigned(h_cast6_cast_fu_677_p1) + unsigned(tmp_81_cast_reg_1010));
    tmp_71_fu_686_p1 <= tmp_70_fu_681_p2(10 - 1 downto 0);
    tmp_72_fu_706_p2 <= std_logic_vector(unsigned(p_shl5_cast_fu_690_p3) - unsigned(p_shl6_cast_fu_698_p3));
    tmp_73_fu_724_p2 <= "1" when (unsigned(next_urem_fu_718_p2) < unsigned(ap_const_lv7_18)) else "0";
    tmp_74_fu_742_p2 <= std_logic_vector(unsigned(tmp_72_reg_1038) + unsigned(w_cast5_cast_fu_738_p1));
    tmp_75_fu_768_p2 <= std_logic_vector(unsigned(m_cast4_cast_fu_764_p1) + unsigned(tmp_78_cast_reg_1005));
    tmp_76_fu_773_p2 <= std_logic_vector(shift_left(unsigned(tmp_75_fu_768_p2),to_integer(unsigned('0' & ap_const_lv11_2(11-1 downto 0)))));
    tmp_77_fu_779_p2 <= std_logic_vector(unsigned(tmp_76_fu_773_p2) - unsigned(tmp_75_fu_768_p2));
        tmp_78_cast_fu_579_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_65_fu_573_p2),11));

    tmp_78_fu_817_p2 <= std_logic_vector(unsigned(tmp_cast_cast_fu_813_p1) + unsigned(tmp_86_cast_reg_1033));
    tmp_79_fu_822_p1 <= tmp_78_fu_817_p2(6 - 1 downto 0);
    tmp_80_fu_826_p1 <= tmp_78_fu_817_p2(8 - 1 downto 0);
        tmp_81_cast_fu_613_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_68_fu_607_p2),12));

    tmp_81_fu_844_p2 <= std_logic_vector(unsigned(p_shl8_cast_fu_830_p3) - unsigned(p_shl9_cast_fu_837_p3));
    tmp_82_fu_854_p2 <= std_logic_vector(unsigned(tmp_77_reg_1064) + unsigned(n_cast3_cast_fu_850_p1));
    tmp_83_fu_896_p2 <= std_logic_vector(unsigned(tmp_81_reg_1087) + unsigned(tmp_5_cast_cast_fu_892_p1));
        tmp_86_cast_fu_673_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_69_fu_667_p2),12));

    tmp_91_cast_fu_747_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_74_fu_742_p2),32));
    tmp_99_cast_fu_859_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_82_fu_854_p2),32));
    tmp_cast_cast_fu_813_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_s_fu_807_p2),12));
    tmp_s_fu_807_p2 <= std_logic_vector(signed(tmp1_cast_fu_803_p1) + signed(h_reg_476));
    w_3_fu_988_p2 <= std_logic_vector(unsigned(w_reg_488) + unsigned(ap_const_lv3_1));
    w_cast5_cast_fu_738_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(w_reg_488),13));
    weight_V_address0 <= tmp_99_cast_fu_859_p1(10 - 1 downto 0);

    weight_V_ce0_assign_proc : process(ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            weight_V_ce0 <= ap_const_logic_1;
        else 
            weight_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

end behav;
