// Seed: 2495947484
module module_0 (
    input tri0 id_0,
    input supply0 id_1,
    input wor id_2,
    output tri1 id_3,
    input wand id_4,
    output wire id_5,
    input supply0 id_6,
    input tri id_7,
    input supply1 id_8
);
  logic id_10;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    output tri1 id_0,
    input wor id_1,
    output tri id_2,
    output supply1 id_3,
    input tri1 id_4,
    inout wire id_5,
    inout tri1 id_6,
    input uwire id_7,
    output tri id_8
    , id_18,
    output wor id_9,
    input wire id_10,
    input tri1 id_11,
    output uwire id_12,
    input uwire id_13,
    output uwire id_14,
    output wand id_15,
    input wire id_16
);
  wire id_19;
  module_0 modCall_1 (
      id_4,
      id_10,
      id_6,
      id_5,
      id_1,
      id_3,
      id_4,
      id_11,
      id_5
  );
endmodule
