Analysis & Synthesis report for Cyclone_V_revision
Fri Dec 18 17:59:39 2020
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis IP Cores Summary
  6. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Fri Dec 18 17:59:39 2020           ;
; Quartus Prime Version       ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name               ; Cyclone_V_revision                          ;
; Top-level Entity Name       ; BION_TOP                                    ;
; Family                      ; Cyclone V                                   ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                   ;
; Total registers             ; N/A until Partition Merge                   ;
; Total pins                  ; N/A until Partition Merge                   ;
; Total virtual pins          ; N/A until Partition Merge                   ;
; Total block memory bits     ; N/A until Partition Merge                   ;
; Total PLLs                  ; N/A until Partition Merge                   ;
; Total DLLs                  ; N/A until Partition Merge                   ;
+-----------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEFA9F23C8        ;                    ;
; Top-level entity name                                                           ; BION_TOP           ; Cyclone_V_revision ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                          ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------+-------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                      ; IP Include File         ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------+-------------------------+
; Altera ; LPM_CONSTANT ; 19.1    ; N/A          ; N/A          ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_0  ; Megafunctions/const.vhd ;
; Altera ; LPM_CONSTANT ; 19.1    ; N/A          ; N/A          ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_1  ; Megafunctions/const.vhd ;
; Altera ; LPM_CONSTANT ; 19.1    ; N/A          ; N/A          ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_2  ; Megafunctions/const.vhd ;
; Altera ; LPM_CONSTANT ; 19.1    ; N/A          ; N/A          ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_3  ; Megafunctions/const.vhd ;
; Altera ; LPM_CONSTANT ; 19.1    ; N/A          ; N/A          ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_4  ; Megafunctions/const.vhd ;
; Altera ; LPM_CONSTANT ; 19.1    ; N/A          ; N/A          ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_5  ; Megafunctions/const.vhd ;
; Altera ; LPM_CONSTANT ; 19.1    ; N/A          ; N/A          ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_6  ; Megafunctions/const.vhd ;
; Altera ; LPM_CONSTANT ; 19.1    ; N/A          ; N/A          ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_7  ; Megafunctions/const.vhd ;
; Altera ; LPM_CONSTANT ; 19.1    ; N/A          ; N/A          ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_8  ; Megafunctions/const.vhd ;
; Altera ; LPM_CONSTANT ; 19.1    ; N/A          ; N/A          ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_9  ; Megafunctions/const.vhd ;
; Altera ; LPM_CONSTANT ; 19.1    ; N/A          ; N/A          ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_10 ; Megafunctions/const.vhd ;
; Altera ; LPM_CONSTANT ; 19.1    ; N/A          ; N/A          ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_11 ; Megafunctions/const.vhd ;
; Altera ; LPM_CONSTANT ; 19.1    ; N/A          ; N/A          ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_12 ; Megafunctions/const.vhd ;
; Altera ; LPM_CONSTANT ; 19.1    ; N/A          ; N/A          ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_13 ; Megafunctions/const.vhd ;
; Altera ; LPM_CONSTANT ; 19.1    ; N/A          ; N/A          ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_14 ; Megafunctions/const.vhd ;
; Altera ; ALTPLL       ; 20.1    ; N/A          ; N/A          ; |BION_TOP|PLL:PLL_input                                              ; Megafunctions/PLL.vhd   ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------+-------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Fri Dec 18 17:59:28 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off KPA_usb_3_0 -c Cyclone_V_revision
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file bion_to_usb/2_ch_to_1/four_input_cameras_top.vhd
    Info (12022): Found design unit 1: four_input_cameras_top-four_input_cameras_top_arch File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/2_ch_to_1/four_input_cameras_top.vhd Line: 34
    Info (12023): Found entity 1: four_input_cameras_top File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/2_ch_to_1/four_input_cameras_top.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file megafunctions/pll.vhd
    Info (12022): Found design unit 1: pll-SYN File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/Megafunctions/PLL.vhd Line: 55
    Info (12023): Found entity 1: PLL File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/Megafunctions/PLL.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file pathern_generator.vhd
    Info (12022): Found design unit 1: PATHERN_GENERATOR-beh File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/PATHERN_GENERATOR.vhd Line: 35
    Info (12023): Found entity 1: PATHERN_GENERATOR File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/PATHERN_GENERATOR.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file bion_to_usb/framing_interface.vhd
    Info (12022): Found design unit 1: Framing_interface-Framing_interface_arch File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/Framing_interface.vhd Line: 32
    Info (12023): Found entity 1: Framing_interface File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/Framing_interface.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file bion_to_usb/data_processing_interface.vhd
    Info (12022): Found design unit 1: Data_processing_interface-Data_processing_interface_arch File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/Data_processing_interface.vhd Line: 33
    Info (12023): Found entity 1: Data_processing_interface File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/Data_processing_interface.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file megafunctions/fifo.vhd
    Info (12022): Found design unit 1: fifo-SYN File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/Megafunctions/FIFO.vhd Line: 62
    Info (12023): Found entity 1: FIFO File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/Megafunctions/FIFO.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file megafunctions/const.vhd
    Info (12022): Found design unit 1: const-SYN File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/Megafunctions/const.vhd Line: 51
    Info (12023): Found entity 1: const File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/Megafunctions/const.vhd Line: 43
Info (12021): Found 1 design units, including 0 entities, in source file video_constants.vhd
    Info (12022): Found design unit 1: VIDEO_CONSTANTS File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/VIDEO_CONSTANTS.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file trs_gen.vhd
    Info (12022): Found design unit 1: TRS_gen-beh File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/TRS_gen.vhd Line: 31
    Info (12023): Found entity 1: TRS_gen File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/TRS_gen.vhd Line: 10
Info (12021): Found 1 design units, including 0 entities, in source file my_component_pkg.vhd
    Info (12022): Found design unit 1: My_component_pkg File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/my_component_pkg.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file count_n_modul.vhd
    Info (12022): Found design unit 1: count_n_modul-beh File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/count_n_modul.vhd Line: 17
    Info (12023): Found entity 1: count_n_modul File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/count_n_modul.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file bion_to_usb/2_ch_to_1/two_channel_input_serial.vhd
    Info (12022): Found design unit 1: Two_channel_input_serial-Two_channel_input_serial_arch File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/2_ch_to_1/Two_channel_input_serial.vhd Line: 26
    Info (12023): Found entity 1: Two_channel_input_serial File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/2_ch_to_1/Two_channel_input_serial.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file bion_to_usb/2_ch_to_1/two_ch_to_one_top.vhd
    Info (12022): Found design unit 1: two_ch_to_one_top-two_ch_to_one_top_arch File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/2_ch_to_1/two_ch_to_one_top.vhd Line: 26
    Info (12023): Found entity 1: two_ch_to_one_top File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/2_ch_to_1/two_ch_to_one_top.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file bion_to_usb/2_ch_to_1/mux_2_ch.vhd
    Info (12022): Found design unit 1: mux_2_ch-mux_2_ch_arch File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/2_ch_to_1/mux_2_ch.vhd Line: 22
    Info (12023): Found entity 1: mux_2_ch File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/2_ch_to_1/mux_2_ch.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file bion_to_usb/2_ch_to_1/input_serial_channel.vhd
    Info (12022): Found design unit 1: input_serial_channel-input_serial_channel_arch File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/2_ch_to_1/input_serial_channel.vhd Line: 26
    Info (12023): Found entity 1: input_serial_channel File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/2_ch_to_1/input_serial_channel.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file bion_to_usb/2_ch_to_1/count_fast.vhd
    Info (12022): Found design unit 1: count_fast-beh File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/2_ch_to_1/count_fast.vhd Line: 21
    Info (12023): Found entity 1: count_fast File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/2_ch_to_1/count_fast.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file bion_to_usb/2_ch_to_1/aligner.vhd
    Info (12022): Found design unit 1: Aligner-Aligner_arch File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/2_ch_to_1/Aligner.vhd Line: 27
    Info (12023): Found entity 1: Aligner File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/2_ch_to_1/Aligner.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file bion_to_usb/synth_gen.vhd
    Info (12022): Found design unit 1: Sync_gen-Sync_gen_arch File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/Synth_gen.vhd Line: 34
    Info (12023): Found entity 1: Sync_gen File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/Synth_gen.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file bion_to_usb/sync_gen_mult.vhd
    Info (12022): Found design unit 1: Synth_gen_mult-Synth_gen_mult_arch File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/sync_gen_mult.vhd Line: 33
    Info (12023): Found entity 1: Synth_gen_mult File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/sync_gen_mult.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file bion_to_usb/output_data_interface.vhd
    Info (12022): Found design unit 1: output_data_interface-output_data_interface_arch File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/output_data_interface.vhd Line: 21
    Info (12023): Found entity 1: output_data_interface File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/output_data_interface.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file bion_to_usb/noise_gen.vhd
    Info (12022): Found design unit 1: noise_gen-beh File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/noise_gen.vhd Line: 25
    Info (12023): Found entity 1: noise_gen File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/noise_gen.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file bion_to_usb/jtag_debug_const.vhd
    Info (12022): Found design unit 1: JTAG_DEBUG_CONST-beh File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/JTAG_DEBUG_CONST.vhd Line: 32
    Info (12023): Found entity 1: JTAG_DEBUG_CONST File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/JTAG_DEBUG_CONST.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file bion_to_usb/data_gen_cam.vhd
    Info (12022): Found design unit 1: Data_gen_cam-Data_gen_cam_arch File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/Data_gen_cam.vhd Line: 28
    Info (12023): Found entity 1: Data_gen_cam File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/Data_gen_cam.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file bion_to_usb/bion_top.vhd
    Info (12022): Found design unit 1: BION_TOP-BION_TOP_arch File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/BION_TOP.vhd Line: 41
    Info (12023): Found entity 1: BION_TOP File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/BION_TOP.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file bion_to_usb/button_debounce/debounce.vhd
    Info (12022): Found design unit 1: debounce-logic File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/button_debounce/debounce.vhd Line: 44
    Info (12023): Found entity 1: debounce File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/button_debounce/debounce.vhd Line: 30
Info (12021): Found 2 design units, including 1 entities, in source file bion_to_usb/button_debounce/button_work.vhd
    Info (12022): Found design unit 1: Button_work-Button_work_arch File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/button_debounce/Button_work.vhd Line: 27
    Info (12023): Found entity 1: Button_work File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/button_debounce/Button_work.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file ram_2_ports.vhd
    Info (12022): Found design unit 1: ram_2_ports-SYN File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/RAM_2_ports.vhd Line: 58
    Info (12023): Found entity 1: RAM_2_ports File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/RAM_2_ports.vhd Line: 43
Info (12127): Elaborating entity "BION_TOP" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at BION_TOP.vhd(30): used implicit default value for signal "reset_FX" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/BION_TOP.vhd Line: 30
Warning (10036): Verilog HDL or VHDL warning at BION_TOP.vhd(75): object "pix_active_cam" assigned a value but never read File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/BION_TOP.vhd Line: 75
Warning (10036): Verilog HDL or VHDL warning at BION_TOP.vhd(76): object "str_active_cam" assigned a value but never read File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/BION_TOP.vhd Line: 76
Warning (10036): Verilog HDL or VHDL warning at BION_TOP.vhd(77): object "valid_data_cam" assigned a value but never read File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/BION_TOP.vhd Line: 77
Warning (10036): Verilog HDL or VHDL warning at BION_TOP.vhd(78): object "pix_active_interface" assigned a value but never read File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/BION_TOP.vhd Line: 78
Warning (10036): Verilog HDL or VHDL warning at BION_TOP.vhd(86): object "debug_7" assigned a value but never read File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/BION_TOP.vhd Line: 86
Warning (10036): Verilog HDL or VHDL warning at BION_TOP.vhd(87): object "debug_8" assigned a value but never read File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/BION_TOP.vhd Line: 87
Warning (10492): VHDL Process Statement warning at BION_TOP.vhd(327): signal "clk_pix_cam" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/BION_TOP.vhd Line: 327
Warning (10492): VHDL Process Statement warning at BION_TOP.vhd(328): signal "Pix_per_line_interface" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/BION_TOP.vhd Line: 328
Warning (10492): VHDL Process Statement warning at BION_TOP.vhd(329): signal "stroka_interface_flag" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/BION_TOP.vhd Line: 329
Warning (10492): VHDL Process Statement warning at BION_TOP.vhd(330): signal "Pix_per_line_interface" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/BION_TOP.vhd Line: 330
Warning (10492): VHDL Process Statement warning at BION_TOP.vhd(331): signal "clk_pix_interface" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/BION_TOP.vhd Line: 331
Warning (10492): VHDL Process Statement warning at BION_TOP.vhd(332): signal "mode_switcher" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/BION_TOP.vhd Line: 332
Warning (10492): VHDL Process Statement warning at BION_TOP.vhd(333): signal "button_left" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/BION_TOP.vhd Line: 333
Warning (10492): VHDL Process Statement warning at BION_TOP.vhd(334): signal "button_right" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/BION_TOP.vhd Line: 334
Warning (10492): VHDL Process Statement warning at BION_TOP.vhd(335): signal "Pix_per_line_interface" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/BION_TOP.vhd Line: 335
Warning (10492): VHDL Process Statement warning at BION_TOP.vhd(336): signal "Pix_per_line_interface" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/BION_TOP.vhd Line: 336
Warning (10492): VHDL Process Statement warning at BION_TOP.vhd(337): signal "Pix_per_line_interface" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/BION_TOP.vhd Line: 337
Warning (10492): VHDL Process Statement warning at BION_TOP.vhd(338): signal "Line_per_frame_interface" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/BION_TOP.vhd Line: 338
Warning (10492): VHDL Process Statement warning at BION_TOP.vhd(339): signal "Line_per_frame_interface" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/BION_TOP.vhd Line: 339
Warning (10492): VHDL Process Statement warning at BION_TOP.vhd(340): signal "clk_bit" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/BION_TOP.vhd Line: 340
Warning (10492): VHDL Process Statement warning at BION_TOP.vhd(347): signal "stroka_cam_flag" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/BION_TOP.vhd Line: 347
Warning (10492): VHDL Process Statement warning at BION_TOP.vhd(348): signal "stroka_interface_flag" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/BION_TOP.vhd Line: 348
Warning (10492): VHDL Process Statement warning at BION_TOP.vhd(349): signal "FLAGB" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/BION_TOP.vhd Line: 349
Warning (10492): VHDL Process Statement warning at BION_TOP.vhd(350): signal "FLAGA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/BION_TOP.vhd Line: 350
Warning (10492): VHDL Process Statement warning at BION_TOP.vhd(351): signal "slwr_in_arch" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/BION_TOP.vhd Line: 351
Warning (10492): VHDL Process Statement warning at BION_TOP.vhd(352): signal "frame_cam_flag" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/BION_TOP.vhd Line: 352
Warning (10492): VHDL Process Statement warning at BION_TOP.vhd(353): signal "frame_interface_flag" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/BION_TOP.vhd Line: 353
Warning (10492): VHDL Process Statement warning at BION_TOP.vhd(354): signal "button_right" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/BION_TOP.vhd Line: 354
Warning (10492): VHDL Process Statement warning at BION_TOP.vhd(355): signal "PCLK_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/BION_TOP.vhd Line: 355
Warning (10492): VHDL Process Statement warning at BION_TOP.vhd(356): signal "reset_sync_counters" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/BION_TOP.vhd Line: 356
Warning (10492): VHDL Process Statement warning at BION_TOP.vhd(357): signal "stroka_cam_flag" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/BION_TOP.vhd Line: 357
Info (12128): Elaborating entity "JTAG_DEBUG_CONST" for hierarchy "JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch" File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/BION_TOP.vhd Line: 105
Info (12128): Elaborating entity "const" for hierarchy "JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_0" File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/JTAG_DEBUG_CONST.vhd Line: 42
Info (12128): Elaborating entity "lpm_constant" for hierarchy "JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_0|lpm_constant:LPM_CONSTANT_component" File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/Megafunctions/const.vhd Line: 72
Info (12130): Elaborated megafunction instantiation "JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_0|lpm_constant:LPM_CONSTANT_component" File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/Megafunctions/const.vhd Line: 72
Info (12133): Instantiated megafunction "JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_0|lpm_constant:LPM_CONSTANT_component" with the following parameter: File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/Megafunctions/const.vhd Line: 72
    Info (12134): Parameter "lpm_cvalue" = "8"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=Sw"
    Info (12134): Parameter "lpm_type" = "LPM_CONSTANT"
    Info (12134): Parameter "lpm_width" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_constant_ma8.tdf
    Info (12023): Found entity 1: lpm_constant_ma8 File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/db/lpm_constant_ma8.tdf Line: 26
Info (12128): Elaborating entity "lpm_constant_ma8" for hierarchy "JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_0|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_constant.tdf Line: 46
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_0|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag|sld_mod_ram_rom:mgl_prim1" File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/db/lpm_constant_ma8.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_0|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag|sld_mod_ram_rom:mgl_prim1" File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/db/lpm_constant_ma8.tdf Line: 31
Info (12133): Instantiated megafunction "JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_0|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag|sld_mod_ram_rom:mgl_prim1" with the following parameter: File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/db/lpm_constant_ma8.tdf Line: 31
    Info (12134): Parameter "CVALUE" = "00001000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "0"
    Info (12134): Parameter "IS_READABLE" = "0"
    Info (12134): Parameter "NODE_NAME" = "1400307712"
    Info (12134): Parameter "NUMWORDS" = "1"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "8"
    Info (12134): Parameter "WIDTHAD" = "1"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_0|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag|sld_mod_ram_rom:mgl_prim1|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_0|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag|sld_mod_ram_rom:mgl_prim1|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_0|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 485
Info (12128): Elaborating entity "PLL" for hierarchy "PLL:PLL_input" File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/BION_TOP.vhd Line: 126
Info (12128): Elaborating entity "altpll" for hierarchy "PLL:PLL_input|altpll:altpll_component" File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/Megafunctions/PLL.vhd Line: 155
Info (12130): Elaborated megafunction instantiation "PLL:PLL_input|altpll:altpll_component" File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/Megafunctions/PLL.vhd Line: 155
Info (12133): Instantiated megafunction "PLL:PLL_input|altpll:altpll_component" with the following parameter: File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/Megafunctions/PLL.vhd Line: 155
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "8"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "8"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll5.v
    Info (12023): Found entity 1: PLL_altpll5 File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/db/pll_altpll5.v Line: 30
Info (12128): Elaborating entity "PLL_altpll5" for hierarchy "PLL:PLL_input|altpll:altpll_component|PLL_altpll5:auto_generated" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "four_input_cameras_top" for hierarchy "four_input_cameras_top:four_input_cameras_module" File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/BION_TOP.vhd Line: 138
Info (12128): Elaborating entity "two_ch_to_one_top" for hierarchy "four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1" File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/2_ch_to_1/four_input_cameras_top.vhd Line: 49
Info (12128): Elaborating entity "input_serial_channel" for hierarchy "four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|input_serial_channel:Deserial_1" File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/2_ch_to_1/two_ch_to_one_top.vhd Line: 68
Warning (10036): Verilog HDL or VHDL warning at input_serial_channel.vhd(36): object "bit_count" assigned a value but never read File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/2_ch_to_1/input_serial_channel.vhd Line: 36
Info (12128): Elaborating entity "count_n_modul" for hierarchy "four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|input_serial_channel:Deserial_1|count_n_modul:counter_bit" File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/2_ch_to_1/input_serial_channel.vhd Line: 68
Info (12128): Elaborating entity "count_n_modul" for hierarchy "four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|input_serial_channel:Deserial_1|count_n_modul:counter_for_load" File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/2_ch_to_1/input_serial_channel.vhd Line: 78
Info (12128): Elaborating entity "Aligner" for hierarchy "four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp" File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/2_ch_to_1/two_ch_to_one_top.vhd Line: 93
Warning (10036): Verilog HDL or VHDL warning at Aligner.vhd(30): object "counter_for_data" assigned a value but never read File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/2_ch_to_1/Aligner.vhd Line: 30
Warning (10036): Verilog HDL or VHDL warning at Aligner.vhd(35): object "TRS_F0_V0_H0" assigned a value but never read File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/2_ch_to_1/Aligner.vhd Line: 35
Warning (10036): Verilog HDL or VHDL warning at Aligner.vhd(36): object "TRS_F0_V0_H1" assigned a value but never read File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/2_ch_to_1/Aligner.vhd Line: 36
Warning (10036): Verilog HDL or VHDL warning at Aligner.vhd(37): object "TRS_F0_V1_H0" assigned a value but never read File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/2_ch_to_1/Aligner.vhd Line: 37
Warning (10036): Verilog HDL or VHDL warning at Aligner.vhd(38): object "TRS_F0_V1_H1" assigned a value but never read File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/2_ch_to_1/Aligner.vhd Line: 38
Warning (10036): Verilog HDL or VHDL warning at Aligner.vhd(39): object "TRS_SYNC_3FF" assigned a value but never read File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/2_ch_to_1/Aligner.vhd Line: 39
Warning (10036): Verilog HDL or VHDL warning at Aligner.vhd(40): object "TRS_SYNC_0" assigned a value but never read File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/2_ch_to_1/Aligner.vhd Line: 40
Error (10822): HDL error at Aligner.vhd(153): couldn't implement registers for assignments on this clock edge File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/2_ch_to_1/Aligner.vhd Line: 153
Error (12152): Can't elaborate user hierarchy "four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp" File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/2_ch_to_1/two_ch_to_one_top.vhd Line: 93
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 41 warnings
    Error: Peak virtual memory: 4865 megabytes
    Error: Processing ended: Fri Dec 18 17:59:40 2020
    Error: Elapsed time: 00:00:12
    Error: Total CPU time (on all processors): 00:00:20


