var group__clock__manager__kl03z4 =
[
    [ "fsl_clock_MKL03Z4.h", "fsl__clock__MKL03Z4_8h.html", null ],
    [ "oscer_config_kl03z4_t", "group__clock__manager__kl03z4.html#structoscer__config__kl03z4__t", [
      [ "Enable", "group__clock__manager__kl03z4.html#adab94a0def9c80ffeae6913f6721f686", null ],
      [ "EnableInStop", "group__clock__manager__kl03z4.html#ae6fa055923c467e6ed0d38964b5f5009", null ]
    ] ],
    [ "sim_config_kl03z4_t", "group__clock__manager__kl03z4.html#structsim__config__kl03z4__t", [
      [ "er32kSrc", "group__clock__manager__kl03z4.html#af5a682519c0d1f07c19ad1a864a12f46", null ],
      [ "outdiv1", "group__clock__manager__kl03z4.html#ad6580ad5724f9aab243e819c95138a4c", null ],
      [ "outdiv4", "group__clock__manager__kl03z4.html#acc867dae110fd5833d3a2bbeea9341bd", null ]
    ] ],
    [ "TPM_EXT_CLK_COUNT", "group__clock__manager__kl03z4.html#gaa810c2aa39dabddb9c99b18db370b582", null ],
    [ "CLOCK_CONFIG_NUM", "group__clock__manager__kl03z4.html#gab452618b3ce89c82a8031db2aabc403d", null ],
    [ "CLOCK_CONFIG_INDEX_FOR_VLPR", "group__clock__manager__kl03z4.html#ga5bf4d63409128402f9e4bc2babb28296", null ],
    [ "CLOCK_CONFIG_INDEX_FOR_RUN", "group__clock__manager__kl03z4.html#gad571ef8756f1008f29b5b6eeaee90f8a", null ],
    [ "g_tpmClkFreq", "group__clock__manager__kl03z4.html#ga8dc6f89acf492550ead2787c27ddda1a", null ]
];