{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 28 12:48:51 2019 " "Info: Processing started: Fri Jun 28 12:48:51 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off freeway -c freeway " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off freeway -c freeway" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "freeway.bdf" "" { Schematic "C:/Users/tiago/Desktop/freeway-master/freeway.bdf" { { 120 288 456 136 "clock" "" } { 200 1728 1768 216 "clock" "" } { 112 480 515 128 "clock" "" } { 456 385 400 520 "clock" "" } { 400 1344 1379 416 "clock" "" } { 248 1352 1387 264 "clock" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "divfreq:inst4\|temporal " "Info: Detected ripple clock \"divfreq:inst4\|temporal\" as buffer" {  } { { "divfreq.vhd" "" { Text "C:/Users/tiago/Desktop/freeway-master/divfreq.vhd" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divfreq:inst4\|temporal" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register render:inst1\|coluna_carro3\[3\] register inst5 22.47 MHz 44.5 ns Internal " "Info: Clock \"clock\" has Internal fmax of 22.47 MHz between source register \"render:inst1\|coluna_carro3\[3\]\" and destination register \"inst5\" (period= 44.5 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "35.100 ns + Longest register register " "Info: + Longest register to register delay is 35.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns render:inst1\|coluna_carro3\[3\] 1 REG LC1_E14 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1_E14; Fanout = 6; REG Node = 'render:inst1\|coluna_carro3\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { render:inst1|coluna_carro3[3] } "NODE_NAME" } } { "render.v" "" { Text "C:/Users/tiago/Desktop/freeway-master/render.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(1.200 ns) 3.400 ns render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]~COUT 2 COMB LC3_E15 2 " "Info: 2: + IC(2.200 ns) + CELL(1.200 ns) = 3.400 ns; Loc. = LC3_E15; Fanout = 2; COMB Node = 'render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { render:inst1|coluna_carro3[3] render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 3.700 ns render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~COUT 3 COMB LC4_E15 2 " "Info: 3: + IC(0.000 ns) + CELL(0.300 ns) = 3.700 ns; Loc. = LC4_E15; Fanout = 2; COMB Node = 'render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 4.000 ns render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~COUT 4 COMB LC5_E15 2 " "Info: 4: + IC(0.000 ns) + CELL(0.300 ns) = 4.000 ns; Loc. = LC5_E15; Fanout = 2; COMB Node = 'render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 4.300 ns render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~COUT 5 COMB LC6_E15 2 " "Info: 5: + IC(0.000 ns) + CELL(0.300 ns) = 4.300 ns; Loc. = LC6_E15; Fanout = 2; COMB Node = 'render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 4.600 ns render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]~COUT 6 COMB LC7_E15 2 " "Info: 6: + IC(0.000 ns) + CELL(0.300 ns) = 4.600 ns; Loc. = LC7_E15; Fanout = 2; COMB Node = 'render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 4.900 ns render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\]~COUT 7 COMB LC8_E15 2 " "Info: 7: + IC(0.000 ns) + CELL(0.300 ns) = 4.900 ns; Loc. = LC8_E15; Fanout = 2; COMB Node = 'render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.800 ns) + CELL(0.300 ns) 6.000 ns render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[7\]~COUT 8 COMB LC1_E17 2 " "Info: 8: + IC(0.800 ns) + CELL(0.300 ns) = 6.000 ns; Loc. = LC1_E17; Fanout = 2; COMB Node = 'render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[7\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~COUT render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 6.300 ns render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[8\]~COUT 9 COMB LC2_E17 2 " "Info: 9: + IC(0.000 ns) + CELL(0.300 ns) = 6.300 ns; Loc. = LC2_E17; Fanout = 2; COMB Node = 'render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[8\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~COUT render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 6.600 ns render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[9\]~COUT 10 COMB LC3_E17 2 " "Info: 10: + IC(0.000 ns) + CELL(0.300 ns) = 6.600 ns; Loc. = LC3_E17; Fanout = 2; COMB Node = 'render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[9\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]~COUT render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[9]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 6.900 ns render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[10\]~COUT 11 COMB LC4_E17 2 " "Info: 11: + IC(0.000 ns) + CELL(0.300 ns) = 6.900 ns; Loc. = LC4_E17; Fanout = 2; COMB Node = 'render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[10\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[9]~COUT render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[10]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 7.200 ns render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[11\]~COUT 12 COMB LC5_E17 2 " "Info: 12: + IC(0.000 ns) + CELL(0.300 ns) = 7.200 ns; Loc. = LC5_E17; Fanout = 2; COMB Node = 'render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[11\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[10]~COUT render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[11]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 7.500 ns render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[12\]~COUT 13 COMB LC6_E17 2 " "Info: 13: + IC(0.000 ns) + CELL(0.300 ns) = 7.500 ns; Loc. = LC6_E17; Fanout = 2; COMB Node = 'render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[12\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[11]~COUT render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[12]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 7.800 ns render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[13\]~COUT 14 COMB LC7_E17 2 " "Info: 14: + IC(0.000 ns) + CELL(0.300 ns) = 7.800 ns; Loc. = LC7_E17; Fanout = 2; COMB Node = 'render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[13\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[12]~COUT render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[13]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 8.100 ns render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[14\]~COUT 15 COMB LC8_E17 2 " "Info: 15: + IC(0.000 ns) + CELL(0.300 ns) = 8.100 ns; Loc. = LC8_E17; Fanout = 2; COMB Node = 'render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[14\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[13]~COUT render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[14]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.800 ns) + CELL(0.300 ns) 9.200 ns render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[15\]~COUT 16 COMB LC1_E19 2 " "Info: 16: + IC(0.800 ns) + CELL(0.300 ns) = 9.200 ns; Loc. = LC1_E19; Fanout = 2; COMB Node = 'render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[15\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[14]~COUT render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[15]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 9.500 ns render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[16\]~COUT 17 COMB LC2_E19 2 " "Info: 17: + IC(0.000 ns) + CELL(0.300 ns) = 9.500 ns; Loc. = LC2_E19; Fanout = 2; COMB Node = 'render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[16\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[15]~COUT render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[16]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 9.800 ns render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[17\]~COUT 18 COMB LC3_E19 2 " "Info: 18: + IC(0.000 ns) + CELL(0.300 ns) = 9.800 ns; Loc. = LC3_E19; Fanout = 2; COMB Node = 'render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[17\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[16]~COUT render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[17]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 10.100 ns render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[18\]~COUT 19 COMB LC4_E19 2 " "Info: 19: + IC(0.000 ns) + CELL(0.300 ns) = 10.100 ns; Loc. = LC4_E19; Fanout = 2; COMB Node = 'render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[18\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[17]~COUT render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[18]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 10.400 ns render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[19\]~COUT 20 COMB LC5_E19 2 " "Info: 20: + IC(0.000 ns) + CELL(0.300 ns) = 10.400 ns; Loc. = LC5_E19; Fanout = 2; COMB Node = 'render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[19\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[18]~COUT render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[19]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 10.700 ns render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[20\]~COUT 21 COMB LC6_E19 2 " "Info: 21: + IC(0.000 ns) + CELL(0.300 ns) = 10.700 ns; Loc. = LC6_E19; Fanout = 2; COMB Node = 'render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[20\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[19]~COUT render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[20]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 11.000 ns render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[21\]~COUT 22 COMB LC7_E19 2 " "Info: 22: + IC(0.000 ns) + CELL(0.300 ns) = 11.000 ns; Loc. = LC7_E19; Fanout = 2; COMB Node = 'render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[21\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[20]~COUT render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[21]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 11.300 ns render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[22\]~COUT 23 COMB LC8_E19 2 " "Info: 23: + IC(0.000 ns) + CELL(0.300 ns) = 11.300 ns; Loc. = LC8_E19; Fanout = 2; COMB Node = 'render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[22\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[21]~COUT render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[22]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.800 ns) + CELL(0.300 ns) 12.400 ns render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[23\]~COUT 24 COMB LC1_E21 2 " "Info: 24: + IC(0.800 ns) + CELL(0.300 ns) = 12.400 ns; Loc. = LC1_E21; Fanout = 2; COMB Node = 'render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[23\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[22]~COUT render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[23]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 12.700 ns render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[24\]~COUT 25 COMB LC2_E21 2 " "Info: 25: + IC(0.000 ns) + CELL(0.300 ns) = 12.700 ns; Loc. = LC2_E21; Fanout = 2; COMB Node = 'render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[24\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[23]~COUT render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[24]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 13.000 ns render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[25\]~COUT 26 COMB LC3_E21 2 " "Info: 26: + IC(0.000 ns) + CELL(0.300 ns) = 13.000 ns; Loc. = LC3_E21; Fanout = 2; COMB Node = 'render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[25\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[24]~COUT render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[25]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 13.300 ns render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[26\]~COUT 27 COMB LC4_E21 2 " "Info: 27: + IC(0.000 ns) + CELL(0.300 ns) = 13.300 ns; Loc. = LC4_E21; Fanout = 2; COMB Node = 'render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[26\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[25]~COUT render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[26]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 13.600 ns render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[27\]~COUT 28 COMB LC5_E21 2 " "Info: 28: + IC(0.000 ns) + CELL(0.300 ns) = 13.600 ns; Loc. = LC5_E21; Fanout = 2; COMB Node = 'render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[27\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[26]~COUT render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[27]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 14.900 ns render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[28\] 29 COMB LC6_E21 1 " "Info: 29: + IC(0.000 ns) + CELL(1.300 ns) = 14.900 ns; Loc. = LC6_E21; Fanout = 1; COMB Node = 'render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[28\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[27]~COUT render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[28] } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.700 ns) 17.200 ns render:inst1\|LessThan14~56 30 COMB LC7_E21 1 " "Info: 30: + IC(0.600 ns) + CELL(1.700 ns) = 17.200 ns; Loc. = LC7_E21; Fanout = 1; COMB Node = 'render:inst1\|LessThan14~56'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.300 ns" { render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[28] render:inst1|LessThan14~56 } "NODE_NAME" } } { "render.v" "" { Text "C:/Users/tiago/Desktop/freeway-master/render.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.500 ns) 18.700 ns render:inst1\|LessThan14~36 31 COMB LC8_E21 1 " "Info: 31: + IC(0.000 ns) + CELL(1.500 ns) = 18.700 ns; Loc. = LC8_E21; Fanout = 1; COMB Node = 'render:inst1\|LessThan14~36'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { render:inst1|LessThan14~56 render:inst1|LessThan14~36 } "NODE_NAME" } } { "render.v" "" { Text "C:/Users/tiago/Desktop/freeway-master/render.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(2.300 ns) 23.200 ns render:inst1\|LessThan14~6 32 COMB LC5_E13 1 " "Info: 32: + IC(2.200 ns) + CELL(2.300 ns) = 23.200 ns; Loc. = LC5_E13; Fanout = 1; COMB Node = 'render:inst1\|LessThan14~6'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.500 ns" { render:inst1|LessThan14~36 render:inst1|LessThan14~6 } "NODE_NAME" } } { "render.v" "" { Text "C:/Users/tiago/Desktop/freeway-master/render.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.800 ns) 25.600 ns render:inst1\|always0~52 33 COMB LC2_E13 1 " "Info: 33: + IC(0.600 ns) + CELL(1.800 ns) = 25.600 ns; Loc. = LC2_E13; Fanout = 1; COMB Node = 'render:inst1\|always0~52'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { render:inst1|LessThan14~6 render:inst1|always0~52 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.200 ns) + CELL(2.300 ns) 31.100 ns render:inst1\|saida_carro~4 34 COMB LC7_F13 1 " "Info: 34: + IC(3.200 ns) + CELL(2.300 ns) = 31.100 ns; Loc. = LC7_F13; Fanout = 1; COMB Node = 'render:inst1\|saida_carro~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { render:inst1|always0~52 render:inst1|saida_carro~4 } "NODE_NAME" } } { "render.v" "" { Text "C:/Users/tiago/Desktop/freeway-master/render.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(1.700 ns) 35.100 ns inst5 35 REG LC6_F23 1 " "Info: 35: + IC(2.300 ns) + CELL(1.700 ns) = 35.100 ns; Loc. = LC6_F23; Fanout = 1; REG Node = 'inst5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { render:inst1|saida_carro~4 inst5 } "NODE_NAME" } } { "freeway.bdf" "" { Schematic "C:/Users/tiago/Desktop/freeway-master/freeway.bdf" { { 376 1376 1440 456 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "21.600 ns ( 61.54 % ) " "Info: Total cell delay = 21.600 ns ( 61.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.500 ns ( 38.46 % ) " "Info: Total interconnect delay = 13.500 ns ( 38.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "35.100 ns" { render:inst1|coluna_carro3[3] render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~COUT render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~COUT render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]~COUT render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[9]~COUT render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[10]~COUT render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[11]~COUT render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[12]~COUT render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[13]~COUT render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[14]~COUT render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[15]~COUT render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[16]~COUT render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[17]~COUT render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[18]~COUT render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[19]~COUT render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[20]~COUT render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[21]~COUT render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[22]~COUT render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[23]~COUT render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[24]~COUT render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[25]~COUT render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[26]~COUT render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[27]~COUT render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[28] render:inst1|LessThan14~56 render:inst1|LessThan14~36 render:inst1|LessThan14~6 render:inst1|always0~52 render:inst1|saida_carro~4 inst5 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "35.100 ns" { render:inst1|coluna_carro3[3] {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~COUT {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~COUT {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]~COUT {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[9]~COUT {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[10]~COUT {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[11]~COUT {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[12]~COUT {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[13]~COUT {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[14]~COUT {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[15]~COUT {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[16]~COUT {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[17]~COUT {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[18]~COUT {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[19]~COUT {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[20]~COUT {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[21]~COUT {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[22]~COUT {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[23]~COUT {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[24]~COUT {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[25]~COUT {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[26]~COUT {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[27]~COUT {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[28] {} render:inst1|LessThan14~56 {} render:inst1|LessThan14~36 {} render:inst1|LessThan14~6 {} render:inst1|always0~52 {} render:inst1|saida_carro~4 {} inst5 {} } { 0.000ns 2.200ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.800ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.800ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.800ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.600ns 0.000ns 2.200ns 0.600ns 3.200ns 2.300ns } { 0.000ns 1.200ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 1.300ns 1.700ns 1.500ns 2.300ns 1.800ns 2.300ns 1.700ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-5.800 ns - Smallest " "Info: - Smallest clock skew is -5.800 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 5.300 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 5.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns clock 1 CLK PIN_91 42 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_91; Fanout = 42; CLK Node = 'clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "freeway.bdf" "" { Schematic "C:/Users/tiago/Desktop/freeway-master/freeway.bdf" { { 120 288 456 136 "clock" "" } { 200 1728 1768 216 "clock" "" } { 112 480 515 128 "clock" "" } { 456 385 400 520 "clock" "" } { 400 1344 1379 416 "clock" "" } { 248 1352 1387 264 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(0.000 ns) 5.300 ns inst5 2 REG LC6_F23 1 " "Info: 2: + IC(2.500 ns) + CELL(0.000 ns) = 5.300 ns; Loc. = LC6_F23; Fanout = 1; REG Node = 'inst5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { clock inst5 } "NODE_NAME" } } { "freeway.bdf" "" { Schematic "C:/Users/tiago/Desktop/freeway-master/freeway.bdf" { { 376 1376 1440 456 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.800 ns ( 52.83 % ) " "Info: Total cell delay = 2.800 ns ( 52.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.500 ns ( 47.17 % ) " "Info: Total interconnect delay = 2.500 ns ( 47.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { clock inst5 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { clock {} clock~out {} inst5 {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 11.100 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 11.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns clock 1 CLK PIN_91 42 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_91; Fanout = 42; CLK Node = 'clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "freeway.bdf" "" { Schematic "C:/Users/tiago/Desktop/freeway-master/freeway.bdf" { { 120 288 456 136 "clock" "" } { 200 1728 1768 216 "clock" "" } { 112 480 515 128 "clock" "" } { 456 385 400 520 "clock" "" } { 400 1344 1379 416 "clock" "" } { 248 1352 1387 264 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(1.100 ns) 6.400 ns divfreq:inst4\|temporal 2 REG LC1_B15 122 " "Info: 2: + IC(2.500 ns) + CELL(1.100 ns) = 6.400 ns; Loc. = LC1_B15; Fanout = 122; REG Node = 'divfreq:inst4\|temporal'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { clock divfreq:inst4|temporal } "NODE_NAME" } } { "divfreq.vhd" "" { Text "C:/Users/tiago/Desktop/freeway-master/divfreq.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.700 ns) + CELL(0.000 ns) 11.100 ns render:inst1\|coluna_carro3\[3\] 3 REG LC1_E14 6 " "Info: 3: + IC(4.700 ns) + CELL(0.000 ns) = 11.100 ns; Loc. = LC1_E14; Fanout = 6; REG Node = 'render:inst1\|coluna_carro3\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.700 ns" { divfreq:inst4|temporal render:inst1|coluna_carro3[3] } "NODE_NAME" } } { "render.v" "" { Text "C:/Users/tiago/Desktop/freeway-master/render.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.900 ns ( 35.14 % ) " "Info: Total cell delay = 3.900 ns ( 35.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.200 ns ( 64.86 % ) " "Info: Total interconnect delay = 7.200 ns ( 64.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.100 ns" { clock divfreq:inst4|temporal render:inst1|coluna_carro3[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.100 ns" { clock {} clock~out {} divfreq:inst4|temporal {} render:inst1|coluna_carro3[3] {} } { 0.000ns 0.000ns 2.500ns 4.700ns } { 0.000ns 2.800ns 1.100ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { clock inst5 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { clock {} clock~out {} inst5 {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.100 ns" { clock divfreq:inst4|temporal render:inst1|coluna_carro3[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.100 ns" { clock {} clock~out {} divfreq:inst4|temporal {} render:inst1|coluna_carro3[3] {} } { 0.000ns 0.000ns 2.500ns 4.700ns } { 0.000ns 2.800ns 1.100ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.100 ns + " "Info: + Micro clock to output delay of source is 1.100 ns" {  } { { "render.v" "" { Text "C:/Users/tiago/Desktop/freeway-master/render.v" 64 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.500 ns + " "Info: + Micro setup delay of destination is 2.500 ns" {  } { { "freeway.bdf" "" { Schematic "C:/Users/tiago/Desktop/freeway-master/freeway.bdf" { { 376 1376 1440 456 "inst5" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "35.100 ns" { render:inst1|coluna_carro3[3] render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~COUT render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~COUT render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]~COUT render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[9]~COUT render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[10]~COUT render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[11]~COUT render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[12]~COUT render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[13]~COUT render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[14]~COUT render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[15]~COUT render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[16]~COUT render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[17]~COUT render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[18]~COUT render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[19]~COUT render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[20]~COUT render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[21]~COUT render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[22]~COUT render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[23]~COUT render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[24]~COUT render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[25]~COUT render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[26]~COUT render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[27]~COUT render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[28] render:inst1|LessThan14~56 render:inst1|LessThan14~36 render:inst1|LessThan14~6 render:inst1|always0~52 render:inst1|saida_carro~4 inst5 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "35.100 ns" { render:inst1|coluna_carro3[3] {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~COUT {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~COUT {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]~COUT {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[9]~COUT {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[10]~COUT {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[11]~COUT {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[12]~COUT {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[13]~COUT {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[14]~COUT {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[15]~COUT {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[16]~COUT {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[17]~COUT {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[18]~COUT {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[19]~COUT {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[20]~COUT {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[21]~COUT {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[22]~COUT {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[23]~COUT {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[24]~COUT {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[25]~COUT {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[26]~COUT {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[27]~COUT {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[28] {} render:inst1|LessThan14~56 {} render:inst1|LessThan14~36 {} render:inst1|LessThan14~6 {} render:inst1|always0~52 {} render:inst1|saida_carro~4 {} inst5 {} } { 0.000ns 2.200ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.800ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.800ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.800ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.600ns 0.000ns 2.200ns 0.600ns 3.200ns 2.300ns } { 0.000ns 1.200ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 1.300ns 1.700ns 1.500ns 2.300ns 1.800ns 2.300ns 1.700ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { clock inst5 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { clock {} clock~out {} inst5 {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.100 ns" { clock divfreq:inst4|temporal render:inst1|coluna_carro3[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.100 ns" { clock {} clock~out {} divfreq:inst4|temporal {} render:inst1|coluna_carro3[3] {} } { 0.000ns 0.000ns 2.500ns 4.700ns } { 0.000ns 2.800ns 1.100ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock H VGAdrive:inst\|H 15.200 ns register " "Info: tco from clock \"clock\" to destination pin \"H\" through register \"VGAdrive:inst\|H\" is 15.200 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 5.300 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 5.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns clock 1 CLK PIN_91 42 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_91; Fanout = 42; CLK Node = 'clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "freeway.bdf" "" { Schematic "C:/Users/tiago/Desktop/freeway-master/freeway.bdf" { { 120 288 456 136 "clock" "" } { 200 1728 1768 216 "clock" "" } { 112 480 515 128 "clock" "" } { 456 385 400 520 "clock" "" } { 400 1344 1379 416 "clock" "" } { 248 1352 1387 264 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(0.000 ns) 5.300 ns VGAdrive:inst\|H 2 REG LC2_D6 1 " "Info: 2: + IC(2.500 ns) + CELL(0.000 ns) = 5.300 ns; Loc. = LC2_D6; Fanout = 1; REG Node = 'VGAdrive:inst\|H'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { clock VGAdrive:inst|H } "NODE_NAME" } } { "VGAdrive.vhd" "" { Text "C:/Users/tiago/Desktop/freeway-master/VGAdrive.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.800 ns ( 52.83 % ) " "Info: Total cell delay = 2.800 ns ( 52.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.500 ns ( 47.17 % ) " "Info: Total interconnect delay = 2.500 ns ( 47.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { clock VGAdrive:inst|H } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { clock {} clock~out {} VGAdrive:inst|H {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.100 ns + " "Info: + Micro clock to output delay of source is 1.100 ns" {  } { { "VGAdrive.vhd" "" { Text "C:/Users/tiago/Desktop/freeway-master/VGAdrive.vhd" 12 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.800 ns + Longest register pin " "Info: + Longest register to pin delay is 8.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGAdrive:inst\|H 1 REG LC2_D6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC2_D6; Fanout = 1; REG Node = 'VGAdrive:inst\|H'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGAdrive:inst|H } "NODE_NAME" } } { "VGAdrive.vhd" "" { Text "C:/Users/tiago/Desktop/freeway-master/VGAdrive.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.700 ns) + CELL(5.100 ns) 8.800 ns H 2 PIN PIN_240 0 " "Info: 2: + IC(3.700 ns) + CELL(5.100 ns) = 8.800 ns; Loc. = PIN_240; Fanout = 0; PIN Node = 'H'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.800 ns" { VGAdrive:inst|H H } "NODE_NAME" } } { "freeway.bdf" "" { Schematic "C:/Users/tiago/Desktop/freeway-master/freeway.bdf" { { 288 1912 2088 304 "H" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.100 ns ( 57.95 % ) " "Info: Total cell delay = 5.100 ns ( 57.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.700 ns ( 42.05 % ) " "Info: Total interconnect delay = 3.700 ns ( 42.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.800 ns" { VGAdrive:inst|H H } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.800 ns" { VGAdrive:inst|H {} H {} } { 0.000ns 3.700ns } { 0.000ns 5.100ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { clock VGAdrive:inst|H } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { clock {} clock~out {} VGAdrive:inst|H {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.800 ns" { VGAdrive:inst|H H } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.800 ns" { VGAdrive:inst|H {} H {} } { 0.000ns 3.700ns } { 0.000ns 5.100ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "183 " "Info: Peak virtual memory: 183 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 28 12:48:52 2019 " "Info: Processing ended: Fri Jun 28 12:48:52 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
