FILE_TYPE = EXPANDEDNETLIST;
{ Using PSTWRITER 16.3.0 p002Oct-01-2010 at 22:46:51 }
NET_NAME
'N249140'
 '@PCI CARD.SCHEMATIC1(SCH_1):N249140':
 C_SIGNAL='@\pci card\.schematic1(sch_1):n249140';
NODE_NAME	R37 1
 '@PCI CARD.SCHEMATIC1(SCH_1):INS249124@LIBRARY1.R_0805.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U3 4
 '@PCI CARD.SCHEMATIC1(SCH_1):INS237422@LIBRARY1.TI_PTH05000W.NORMAL(CHIPS)':
 'VO_ADJ':;
NET_NAME
'DDR2_VREF'
 '@PCI CARD.SCHEMATIC1(SCH_1):DDR2_VREF':
 C_SIGNAL='@\pci card\.schematic1(sch_1):ddr2_vref';
NODE_NAME	J4 1
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111726@LIBRARY1.MINI DIMM 1GB SMARTD.NORMAL(CHIPS)':
 'VREF':;
NODE_NAME	U1 F30
 '@PCI CARD.SCHEMATIC1(SCH_1):INS125981@LIBRARY1.XC4VLX80_FF1148E.NORMAL(CHIPS)':
 'IO_L28N_VREF_5':;
NODE_NAME	U1 H25
 '@PCI CARD.SCHEMATIC1(SCH_1):INS125981@LIBRARY1.XC4VLX80_FF1148E.NORMAL(CHIPS)':
 'IO_L4N_VREF_5':;
NODE_NAME	U1 C30
 '@PCI CARD.SCHEMATIC1(SCH_1):INS125981@LIBRARY1.XC4VLX80_FF1148E.NORMAL(CHIPS)':
 'IO_L20N_VREF_5':;
NODE_NAME	U1 E27
 '@PCI CARD.SCHEMATIC1(SCH_1):INS125981@LIBRARY1.XC4VLX80_FF1148E.NORMAL(CHIPS)':
 'IO_L12N_VREF_5':;
NODE_NAME	U1 G6
 '@PCI CARD.SCHEMATIC1(SCH_1):INS184303@LIBRARY1.XC4VLX80_FF1148F.NORMAL(CHIPS)':
 'IO_L28N_VREF_6':;
NODE_NAME	U1 C8
 '@PCI CARD.SCHEMATIC1(SCH_1):INS184303@LIBRARY1.XC4VLX80_FF1148F.NORMAL(CHIPS)':
 'IO_L4N_VREF_6':;
NODE_NAME	U1 A3
 '@PCI CARD.SCHEMATIC1(SCH_1):INS184303@LIBRARY1.XC4VLX80_FF1148F.NORMAL(CHIPS)':
 'IO_L20N_VREF_6':;
NODE_NAME	U1 B6
 '@PCI CARD.SCHEMATIC1(SCH_1):INS184303@LIBRARY1.XC4VLX80_FF1148F.NORMAL(CHIPS)':
 'IO_L12N_VREF_6':;
NODE_NAME	U1 AN33
 '@PCI CARD.SCHEMATIC1(SCH_1):INS183392@LIBRARY1.XC4VLX80_FF1148G.NORMAL(CHIPS)':
 'IO_L4N_VREF_7':;
NODE_NAME	U1 AK28
 '@PCI CARD.SCHEMATIC1(SCH_1):INS183392@LIBRARY1.XC4VLX80_FF1148G.NORMAL(CHIPS)':
 'IO_L20N_VREF_7':;
NODE_NAME	U1 AH25
 '@PCI CARD.SCHEMATIC1(SCH_1):INS183392@LIBRARY1.XC4VLX80_FF1148G.NORMAL(CHIPS)':
 'IO_L28N_VREF_7':;
NODE_NAME	U1 AP32
 '@PCI CARD.SCHEMATIC1(SCH_1):INS183392@LIBRARY1.XC4VLX80_FF1148G.NORMAL(CHIPS)':
 'IO_L12N_VREF_7':;
NODE_NAME	U1 E17
 '@PCI CARD.SCHEMATIC1(SCH_1):INS196294@LIBRARY1.XC4VLX80_FF1148D.NORMAL(CHIPS)':
 'IO_L4N_GC_VREF_LC_3':;
NODE_NAME	U1 AK17
 '@PCI CARD.SCHEMATIC1(SCH_1):INS196294@LIBRARY1.XC4VLX80_FF1148D.NORMAL(CHIPS)':
 'IO_L4N_GC_VREF_LC_4':;
NODE_NAME	C6 1
 '@PCI CARD.SCHEMATIC1(SCH_1):INS264850@CAPACITOR.330UF_2.5V.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U4 6
 '@PCI CARD.SCHEMATIC1(SCH_1):INS264675@LIBRARY1.TI_PTH05050Y.NORMAL(CHIPS)':
 'VOUT':;
NET_NAME
'DDR_DM1'
 '@PCI CARD.SCHEMATIC1(SCH_1):DDR_DM1':
 C_SIGNAL='@\pci card\.schematic1(sch_1):ddr_dm1';
NODE_NAME	J4 136
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111153@LIBRARY1.MINI DIMM 1GB SMARTA.NORMAL(CHIPS)':
 'DM1':;
NODE_NAME	U1 A4
 '@PCI CARD.SCHEMATIC1(SCH_1):INS184303@LIBRARY1.XC4VLX80_FF1148F.NORMAL(CHIPS)':
 'IO_L20P_6':;
NET_NAME
'EXTRA_IO_B1_8'
 '@PCI CARD.SCHEMATIC1(SCH_1):EXTRA_IO_B1_8':
 C_SIGNAL='@\pci card\.schematic1(sch_1):extra_io_b1_8';
NODE_NAME	U1 G15
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68313@LIBRARY1.XC4VLX80_FF1148B.NORMAL(CHIPS)':
 'IO_L22P_LC_1':;
NET_NAME
'DDR_DM2'
 '@PCI CARD.SCHEMATIC1(SCH_1):DDR_DM2':
 C_SIGNAL='@\pci card\.schematic1(sch_1):ddr_dm2';
NODE_NAME	J4 148
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111153@LIBRARY1.MINI DIMM 1GB SMARTA.NORMAL(CHIPS)':
 'DM2':;
NODE_NAME	U1 E13
 '@PCI CARD.SCHEMATIC1(SCH_1):INS184303@LIBRARY1.XC4VLX80_FF1148F.NORMAL(CHIPS)':
 'IO_L21P_6':;
NET_NAME
'EXTRA_IO_B1_9'
 '@PCI CARD.SCHEMATIC1(SCH_1):EXTRA_IO_B1_9':
 C_SIGNAL='@\pci card\.schematic1(sch_1):extra_io_b1_9';
NODE_NAME	U1 F14
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68313@LIBRARY1.XC4VLX80_FF1148B.NORMAL(CHIPS)':
 'IO_L22N_LC_1':;
NET_NAME
'N83360'
 '@PCI CARD.SCHEMATIC1(SCH_1):N83360':
 C_SIGNAL='@\pci card\.schematic1(sch_1):n83360';
NODE_NAME	J6 A14
 '@PCI CARD.SCHEMATIC1(SCH_1):INS276175@LIBRARY1.PCI 32 BOTTOM EDGE.NORMAL(CHIPS)':
 '3.3VAUX _A14':;
NODE_NAME	TP1 1
 '@PCI CARD.SCHEMATIC1(SCH_1):INS83346@LIBRARY1.TEST POINT.NORMAL(CHIPS)':
 '1':;
NET_NAME
'DDR_DM3'
 '@PCI CARD.SCHEMATIC1(SCH_1):DDR_DM3':
 C_SIGNAL='@\pci card\.schematic1(sch_1):ddr_dm3';
NODE_NAME	J4 157
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111153@LIBRARY1.MINI DIMM 1GB SMARTA.NORMAL(CHIPS)':
 'DM3':;
NODE_NAME	U1 E12
 '@PCI CARD.SCHEMATIC1(SCH_1):INS184303@LIBRARY1.XC4VLX80_FF1148F.NORMAL(CHIPS)':
 'IO_L21N_6':;
NET_NAME
'EXTRA_IO_B1_10'
 '@PCI CARD.SCHEMATIC1(SCH_1):EXTRA_IO_B1_10':
 C_SIGNAL='@\pci card\.schematic1(sch_1):extra_io_b1_10';
NODE_NAME	U1 F21
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68313@LIBRARY1.XC4VLX80_FF1148B.NORMAL(CHIPS)':
 'IO_L23P_LC_1':;
NET_NAME
'DDR_DM4'
 '@PCI CARD.SCHEMATIC1(SCH_1):DDR_DM4':
 C_SIGNAL='@\pci card\.schematic1(sch_1):ddr_dm4';
NODE_NAME	J4 206
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111153@LIBRARY1.MINI DIMM 1GB SMARTA.NORMAL(CHIPS)':
 'DM4':;
NODE_NAME	U1 A5
 '@PCI CARD.SCHEMATIC1(SCH_1):INS184303@LIBRARY1.XC4VLX80_FF1148F.NORMAL(CHIPS)':
 'IO_L22P_6':;
NET_NAME
'EXTRA_IO_B1_11'
 '@PCI CARD.SCHEMATIC1(SCH_1):EXTRA_IO_B1_11':
 C_SIGNAL='@\pci card\.schematic1(sch_1):extra_io_b1_11';
NODE_NAME	U1 F20
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68313@LIBRARY1.XC4VLX80_FF1148B.NORMAL(CHIPS)':
 'IO_L23N_LC_1':;
NET_NAME
'DDR_DM5'
 '@PCI CARD.SCHEMATIC1(SCH_1):DDR_DM5':
 C_SIGNAL='@\pci card\.schematic1(sch_1):ddr_dm5';
NODE_NAME	J4 215
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111153@LIBRARY1.MINI DIMM 1GB SMARTA.NORMAL(CHIPS)':
 'DM5':;
NODE_NAME	U1 B5
 '@PCI CARD.SCHEMATIC1(SCH_1):INS184303@LIBRARY1.XC4VLX80_FF1148F.NORMAL(CHIPS)':
 'IO_L22N_6':;
NET_NAME
'EXTRA_IO_B1_12'
 '@PCI CARD.SCHEMATIC1(SCH_1):EXTRA_IO_B1_12':
 C_SIGNAL='@\pci card\.schematic1(sch_1):extra_io_b1_12';
NODE_NAME	U1 A15
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68313@LIBRARY1.XC4VLX80_FF1148B.NORMAL(CHIPS)':
 'IO_L24P_LC_1':;
NET_NAME
'5V'
 '@PCI CARD.SCHEMATIC1(SCH_1):5V':
 C_SIGNAL='@\pci card\.schematic1(sch_1):\5v\';
NODE_NAME	U3 2
 '@PCI CARD.SCHEMATIC1(SCH_1):INS237422@LIBRARY1.TI_PTH05000W.NORMAL(CHIPS)':
 'VIN':;
NODE_NAME	C5 1
 '@PCI CARD.SCHEMATIC1(SCH_1):INS255959@CAPACITOR.330UF_6.3V.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U4 3
 '@PCI CARD.SCHEMATIC1(SCH_1):INS264675@LIBRARY1.TI_PTH05050Y.NORMAL(CHIPS)':
 'VIN':;
NODE_NAME	C7 1
 '@PCI CARD.SCHEMATIC1(SCH_1):INS264874@CAPACITOR.330UF_6.3V.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C8 1
 '@PCI CARD.SCHEMATIC1(SCH_1):INS265625@CAPACITOR.10UF_6.3V.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U5 2
 '@PCI CARD.SCHEMATIC1(SCH_1):INS265227@LIBRARY1.TI_TPS75501.NORMAL(CHIPS)':
 'IN':;
NODE_NAME	C10 1
 '@PCI CARD.SCHEMATIC1(SCH_1):INS266543@CAPACITOR.10UF_6.3V.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U6 2
 '@PCI CARD.SCHEMATIC1(SCH_1):INS266447@LIBRARY1.TI_TPS75501.NORMAL(CHIPS)':
 'IN':;
NET_NAME
'DDR_DM6'
 '@PCI CARD.SCHEMATIC1(SCH_1):DDR_DM6':
 C_SIGNAL='@\pci card\.schematic1(sch_1):ddr_dm6';
NODE_NAME	J4 227
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111153@LIBRARY1.MINI DIMM 1GB SMARTA.NORMAL(CHIPS)':
 'DM6':;
NODE_NAME	U1 A8
 '@PCI CARD.SCHEMATIC1(SCH_1):INS184303@LIBRARY1.XC4VLX80_FF1148F.NORMAL(CHIPS)':
 'IO_L10P_6':;
NET_NAME
'EXTRA_IO_B1_13'
 '@PCI CARD.SCHEMATIC1(SCH_1):EXTRA_IO_B1_13':
 C_SIGNAL='@\pci card\.schematic1(sch_1):extra_io_b1_13';
NODE_NAME	U1 B15
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68313@LIBRARY1.XC4VLX80_FF1148B.NORMAL(CHIPS)':
 'IO_L24N_LC_1':;
NET_NAME
'DDR_DM7'
 '@PCI CARD.SCHEMATIC1(SCH_1):DDR_DM7':
 C_SIGNAL='@\pci card\.schematic1(sch_1):ddr_dm7';
NODE_NAME	J4 236
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111153@LIBRARY1.MINI DIMM 1GB SMARTA.NORMAL(CHIPS)':
 'DM7':;
NODE_NAME	U1 B8
 '@PCI CARD.SCHEMATIC1(SCH_1):INS184303@LIBRARY1.XC4VLX80_FF1148F.NORMAL(CHIPS)':
 'IO_L10N_6':;
NET_NAME
'EXTRA_IO_B1_14'
 '@PCI CARD.SCHEMATIC1(SCH_1):EXTRA_IO_B1_14':
 C_SIGNAL='@\pci card\.schematic1(sch_1):extra_io_b1_14';
NODE_NAME	U1 D17
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68313@LIBRARY1.XC4VLX80_FF1148B.NORMAL(CHIPS)':
 'IO_L12N_GC_VREF_LC_1':;
NET_NAME
'DDR_DM8'
 '@PCI CARD.SCHEMATIC1(SCH_1):DDR_DM8':
 C_SIGNAL='@\pci card\.schematic1(sch_1):ddr_dm8';
NODE_NAME	J4 166
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111153@LIBRARY1.MINI DIMM 1GB SMARTA.NORMAL(CHIPS)':
 'DM8':;
NODE_NAME	U1 E11
 '@PCI CARD.SCHEMATIC1(SCH_1):INS184303@LIBRARY1.XC4VLX80_FF1148F.NORMAL(CHIPS)':
 'IO_L11P_6':;
NET_NAME
'EXTRA_IO_B2_15'
 '@PCI CARD.SCHEMATIC1(SCH_1):EXTRA_IO_B2_15':
 C_SIGNAL='@\pci card\.schematic1(sch_1):extra_io_b2_15';
NODE_NAME	U1 AK16
 '@PCI CARD.SCHEMATIC1(SCH_1):INS86523@LIBRARY1.XC4VLX80_FF1148C.NORMAL(CHIPS)':
 'IO_L24N_CC_LC_2':;
NET_NAME
'EXTRA_IO_B1_15'
 '@PCI CARD.SCHEMATIC1(SCH_1):EXTRA_IO_B1_15':
 C_SIGNAL='@\pci card\.schematic1(sch_1):extra_io_b1_15';
NODE_NAME	U1 M18
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68313@LIBRARY1.XC4VLX80_FF1148B.NORMAL(CHIPS)':
 'IO_L9P_GC_LC_1':;
NET_NAME
'N183590'
 '@PCI CARD.SCHEMATIC1(SCH_1):N183590':
 C_SIGNAL='@\pci card\.schematic1(sch_1):n183590';
NODE_NAME	U1 AH23
 '@PCI CARD.SCHEMATIC1(SCH_1):INS183392@LIBRARY1.XC4VLX80_FF1148G.NORMAL(CHIPS)':
 'IO_L23P_VRN_7':;
NODE_NAME	R29 2
 '@PCI CARD.SCHEMATIC1(SCH_1):INS183532@LIBRARY1.R_0805.NORMAL(CHIPS)':
 '2':;
NET_NAME
'EXTRA_IO_B1_16'
 '@PCI CARD.SCHEMATIC1(SCH_1):EXTRA_IO_B1_16':
 C_SIGNAL='@\pci card\.schematic1(sch_1):extra_io_b1_16';
NODE_NAME	U1 L18
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68313@LIBRARY1.XC4VLX80_FF1148B.NORMAL(CHIPS)':
 'IO_L9N_GC_LC_1':;
NET_NAME
'N183586'
 '@PCI CARD.SCHEMATIC1(SCH_1):N183586':
 C_SIGNAL='@\pci card\.schematic1(sch_1):n183586';
NODE_NAME	U1 AH24
 '@PCI CARD.SCHEMATIC1(SCH_1):INS183392@LIBRARY1.XC4VLX80_FF1148G.NORMAL(CHIPS)':
 'IO_L23N_VRP_7':;
NODE_NAME	R30 2
 '@PCI CARD.SCHEMATIC1(SCH_1):INS183548@LIBRARY1.R_0805.NORMAL(CHIPS)':
 '2':;
NET_NAME
'EXTRA_IO_B1_17'
 '@PCI CARD.SCHEMATIC1(SCH_1):EXTRA_IO_B1_17':
 C_SIGNAL='@\pci card\.schematic1(sch_1):extra_io_b1_17';
NODE_NAME	U1 M17
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68313@LIBRARY1.XC4VLX80_FF1148B.NORMAL(CHIPS)':
 'IO_L10P_GC_LC_1':;
NET_NAME
'EXTRA_IO_B1_18'
 '@PCI CARD.SCHEMATIC1(SCH_1):EXTRA_IO_B1_18':
 C_SIGNAL='@\pci card\.schematic1(sch_1):extra_io_b1_18';
NODE_NAME	U1 N17
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68313@LIBRARY1.XC4VLX80_FF1148B.NORMAL(CHIPS)':
 'IO_L10N_GC_LC_1':;
NET_NAME
'EXTRA_IO_B1_19'
 '@PCI CARD.SCHEMATIC1(SCH_1):EXTRA_IO_B1_19':
 C_SIGNAL='@\pci card\.schematic1(sch_1):extra_io_b1_19';
NODE_NAME	U1 E19
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68313@LIBRARY1.XC4VLX80_FF1148B.NORMAL(CHIPS)':
 'IO_L11P_GC_LC_1':;
NET_NAME
'DDR_DQS0#'
 '@PCI CARD.SCHEMATIC1(SCH_1):DDR_DQS0#':
 C_SIGNAL='@\pci card\.schematic1(sch_1):\ddr_dqs0#\';
NODE_NAME	J4 6
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111153@LIBRARY1.MINI DIMM 1GB SMARTA.NORMAL(CHIPS)':
 'DQS0#':;
NET_NAME
'EXTRA_IO_B1_20'
 '@PCI CARD.SCHEMATIC1(SCH_1):EXTRA_IO_B1_20':
 C_SIGNAL='@\pci card\.schematic1(sch_1):extra_io_b1_20';
NODE_NAME	U1 K14
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68313@LIBRARY1.XC4VLX80_FF1148B.NORMAL(CHIPS)':
 'IO_L4N_D24_VREF_LC_1':;
NET_NAME
'DDR_DQS1#'
 '@PCI CARD.SCHEMATIC1(SCH_1):DDR_DQS1#':
 C_SIGNAL='@\pci card\.schematic1(sch_1):\ddr_dqs1#\';
NODE_NAME	J4 15
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111153@LIBRARY1.MINI DIMM 1GB SMARTA.NORMAL(CHIPS)':
 'DQS1#':;
NET_NAME
'DDR_DQS2#'
 '@PCI CARD.SCHEMATIC1(SCH_1):DDR_DQS2#':
 C_SIGNAL='@\pci card\.schematic1(sch_1):\ddr_dqs2#\';
NODE_NAME	J4 27
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111153@LIBRARY1.MINI DIMM 1GB SMARTA.NORMAL(CHIPS)':
 'DQS2#':;
NET_NAME
'DDR_DQS3#'
 '@PCI CARD.SCHEMATIC1(SCH_1):DDR_DQS3#':
 C_SIGNAL='@\pci card\.schematic1(sch_1):\ddr_dqs3#\';
NODE_NAME	J4 36
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111153@LIBRARY1.MINI DIMM 1GB SMARTA.NORMAL(CHIPS)':
 'DQS3#':;
NET_NAME
'DDR_DQS4#'
 '@PCI CARD.SCHEMATIC1(SCH_1):DDR_DQS4#':
 C_SIGNAL='@\pci card\.schematic1(sch_1):\ddr_dqs4#\';
NODE_NAME	J4 85
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111153@LIBRARY1.MINI DIMM 1GB SMARTA.NORMAL(CHIPS)':
 'DQS4#':;
NET_NAME
'EXTRA_IO_B1_22'
 '@PCI CARD.SCHEMATIC1(SCH_1):EXTRA_IO_B1_22':
 C_SIGNAL='@\pci card\.schematic1(sch_1):extra_io_b1_22';
NODE_NAME	U1 N18
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68313@LIBRARY1.XC4VLX80_FF1148B.NORMAL(CHIPS)':
 'IO_L1N_D30_LC_1':;
NET_NAME
'DDR_DQS5#'
 '@PCI CARD.SCHEMATIC1(SCH_1):DDR_DQS5#':
 C_SIGNAL='@\pci card\.schematic1(sch_1):\ddr_dqs5#\';
NODE_NAME	J4 94
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111153@LIBRARY1.MINI DIMM 1GB SMARTA.NORMAL(CHIPS)':
 'DQS5#':;
NET_NAME
'EXTRA_IO_B1_21'
 '@PCI CARD.SCHEMATIC1(SCH_1):EXTRA_IO_B1_21':
 C_SIGNAL='@\pci card\.schematic1(sch_1):extra_io_b1_21';
NODE_NAME	U1 N19
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68313@LIBRARY1.XC4VLX80_FF1148B.NORMAL(CHIPS)':
 'IO_L1P_D31_LC_1':;
NET_NAME
'DDR_DQS6#'
 '@PCI CARD.SCHEMATIC1(SCH_1):DDR_DQS6#':
 C_SIGNAL='@\pci card\.schematic1(sch_1):\ddr_dqs6#\';
NODE_NAME	J4 106
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111153@LIBRARY1.MINI DIMM 1GB SMARTA.NORMAL(CHIPS)':
 'DQS6#':;
NET_NAME
'DDR_DQS7#'
 '@PCI CARD.SCHEMATIC1(SCH_1):DDR_DQS7#':
 C_SIGNAL='@\pci card\.schematic1(sch_1):\ddr_dqs7#\';
NODE_NAME	J4 115
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111153@LIBRARY1.MINI DIMM 1GB SMARTA.NORMAL(CHIPS)':
 'DQS7#':;
NET_NAME
'DDR_DQS8#'
 '@PCI CARD.SCHEMATIC1(SCH_1):DDR_DQS8#':
 C_SIGNAL='@\pci card\.schematic1(sch_1):\ddr_dqs8#\';
NODE_NAME	J4 45
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111153@LIBRARY1.MINI DIMM 1GB SMARTA.NORMAL(CHIPS)':
 'DQS8#':;
NET_NAME
'N96808'
 '@PCI CARD.SCHEMATIC1(SCH_1):N96808':
 C_SIGNAL='@\pci card\.schematic1(sch_1):n96808';
NODE_NAME	U2 H6
 '@PCI CARD.SCHEMATIC1(SCH_1):INS232188@LIBRARY1.XCF32P_FS48.NORMAL(CHIPS)':
 'D0':;
NODE_NAME	U1 T16
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68059@LIBRARY1.XC4VLX80_FF1148A.NORMAL(CHIPS)':
 'D_IN_0':;
NET_NAME
'N265098'
 '@PCI CARD.SCHEMATIC1(SCH_1):N265098':
 C_SIGNAL='@\pci card\.schematic1(sch_1):n265098';
NODE_NAME	R38 2
 '@PCI CARD.SCHEMATIC1(SCH_1):INS265015@RESISTOR.1K_1/10W.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U4 2
 '@PCI CARD.SCHEMATIC1(SCH_1):INS264675@LIBRARY1.TI_PTH05050Y.NORMAL(CHIPS)':
 'VREF':;
NODE_NAME	R39 1
 '@PCI CARD.SCHEMATIC1(SCH_1):INS265039@RESISTOR.1K_1/10W.NORMAL(CHIPS)':
 '1':;
NET_NAME
'DDR_DQS#8'
 '@PCI CARD.SCHEMATIC1(SCH_1):DDR_DQS#8':
 C_SIGNAL='@\pci card\.schematic1(sch_1):\ddr_dqs#8\';
NODE_NAME	U1 AL25
 '@PCI CARD.SCHEMATIC1(SCH_1):INS183392@LIBRARY1.XC4VLX80_FF1148G.NORMAL(CHIPS)':
 'IO_L25N_CC_SM7_LC_7':;
NET_NAME
'N96815'
 '@PCI CARD.SCHEMATIC1(SCH_1):N96815':
 C_SIGNAL='@\pci card\.schematic1(sch_1):n96815';
NODE_NAME	U1 R17
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68059@LIBRARY1.XC4VLX80_FF1148A.NORMAL(CHIPS)':
 'CCLK_0':;
NODE_NAME	U2 B3
 '@PCI CARD.SCHEMATIC1(SCH_1):INS232188@LIBRARY1.XCF32P_FS48.NORMAL(CHIPS)':
 'CLK':;
NET_NAME
'N96827'
 '@PCI CARD.SCHEMATIC1(SCH_1):N96827':
 C_SIGNAL='@\pci card\.schematic1(sch_1):n96827';
NODE_NAME	U2 B4
 '@PCI CARD.SCHEMATIC1(SCH_1):INS232188@LIBRARY1.XCF32P_FS48.NORMAL(CHIPS)':
 'CE':;
NODE_NAME	R7 2
 '@PCI CARD.SCHEMATIC1(SCH_1):INS99508@LIBRARY1.R_0805.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U1 U15
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68059@LIBRARY1.XC4VLX80_FF1148A.NORMAL(CHIPS)':
 'DONE_0':;
NET_NAME
'N96851'
 '@PCI CARD.SCHEMATIC1(SCH_1):N96851':
 C_SIGNAL='@\pci card\.schematic1(sch_1):n96851';
NODE_NAME	U2 D1
 '@PCI CARD.SCHEMATIC1(SCH_1):INS232188@LIBRARY1.XCF32P_FS48.NORMAL(CHIPS)':
 'CF':;
NODE_NAME	R9 2
 '@PCI CARD.SCHEMATIC1(SCH_1):INS99560@LIBRARY1.R_0805.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U1 U22
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68059@LIBRARY1.XC4VLX80_FF1148A.NORMAL(CHIPS)':
 'PROGRAM_B_0':;
NET_NAME
'N265173'
 '@PCI CARD.SCHEMATIC1(SCH_1):N265173':
 C_SIGNAL='@\pci card\.schematic1(sch_1):n265173';
NODE_NAME	U4 5
 '@PCI CARD.SCHEMATIC1(SCH_1):INS264675@LIBRARY1.TI_PTH05050Y.NORMAL(CHIPS)':
 'NC':;
NODE_NAME	R40 1
 '@PCI CARD.SCHEMATIC1(SCH_1):INS265149@RESISTOR.1K_1/10W.NORMAL(CHIPS)':
 '1':;
NET_NAME
'DDR_SA0'
 '@PCI CARD.SCHEMATIC1(SCH_1):DDR_SA0':
 C_SIGNAL='@\pci card\.schematic1(sch_1):ddr_sa0';
NODE_NAME	J4 121
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111585@LIBRARY1.MINI DIMM 1GB SMARTC.NORMAL(CHIPS)':
 'SA0':;
NET_NAME
'DDR_SA2'
 '@PCI CARD.SCHEMATIC1(SCH_1):DDR_SA2':
 C_SIGNAL='@\pci card\.schematic1(sch_1):ddr_sa2';
NODE_NAME	J4 103
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111585@LIBRARY1.MINI DIMM 1GB SMARTC.NORMAL(CHIPS)':
 'SA2':;
NET_NAME
'DDR_SA1'
 '@PCI CARD.SCHEMATIC1(SCH_1):DDR_SA1':
 C_SIGNAL='@\pci card\.schematic1(sch_1):ddr_sa1';
NODE_NAME	J4 122
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111585@LIBRARY1.MINI DIMM 1GB SMARTC.NORMAL(CHIPS)':
 'SA1':;
NET_NAME
'DDR_SCL'
 '@PCI CARD.SCHEMATIC1(SCH_1):DDR_SCL':
 C_SIGNAL='@\pci card\.schematic1(sch_1):ddr_scl';
NODE_NAME	J4 243
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111585@LIBRARY1.MINI DIMM 1GB SMARTC.NORMAL(CHIPS)':
 'SCL':;
NODE_NAME	U1 G17
 '@PCI CARD.SCHEMATIC1(SCH_1):INS196294@LIBRARY1.XC4VLX80_FF1148D.NORMAL(CHIPS)':
 'IO_L8P_GC_LC_3':;
NET_NAME
'DDR_SDA'
 '@PCI CARD.SCHEMATIC1(SCH_1):DDR_SDA':
 C_SIGNAL='@\pci card\.schematic1(sch_1):ddr_sda';
NODE_NAME	J4 242
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111585@LIBRARY1.MINI DIMM 1GB SMARTC.NORMAL(CHIPS)':
 'SDA':;
NODE_NAME	U1 G16
 '@PCI CARD.SCHEMATIC1(SCH_1):INS196294@LIBRARY1.XC4VLX80_FF1148D.NORMAL(CHIPS)':
 'IO_L8N_GC_LC_3':;
NET_NAME
'N265532'
 '@PCI CARD.SCHEMATIC1(SCH_1):N265532':
 C_SIGNAL='@\pci card\.schematic1(sch_1):n265532';
NODE_NAME	U5 1
 '@PCI CARD.SCHEMATIC1(SCH_1):INS265227@LIBRARY1.TI_TPS75501.NORMAL(CHIPS)':
 'EN_B':;
NODE_NAME	R41 1
 '@PCI CARD.SCHEMATIC1(SCH_1):INS265508@RESISTOR.100_1/10W.NORMAL(CHIPS)':
 '1':;
NET_NAME
'DDR_RESET'
 '@PCI CARD.SCHEMATIC1(SCH_1):DDR_RESET':
 C_SIGNAL='@\pci card\.schematic1(sch_1):ddr_reset';
NODE_NAME	J4 18
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111585@LIBRARY1.MINI DIMM 1GB SMARTC.NORMAL(CHIPS)':
 'RESET#':;
NODE_NAME	U1 B7
 '@PCI CARD.SCHEMATIC1(SCH_1):INS184303@LIBRARY1.XC4VLX80_FF1148F.NORMAL(CHIPS)':
 'IO_L14P_6':;
NET_NAME
'DDR_RAS#'
 '@PCI CARD.SCHEMATIC1(SCH_1):DDR_RAS#':
 C_SIGNAL='@\pci card\.schematic1(sch_1):\ddr_ras#\';
NODE_NAME	J4 194
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111585@LIBRARY1.MINI DIMM 1GB SMARTC.NORMAL(CHIPS)':
 'RAS#':;
NODE_NAME	U1 F16
 '@PCI CARD.SCHEMATIC1(SCH_1):INS196294@LIBRARY1.XC4VLX80_FF1148D.NORMAL(CHIPS)':
 'IO_L6N_GC_LC_3':;
NET_NAME
'DDR_CAS#'
 '@PCI CARD.SCHEMATIC1(SCH_1):DDR_CAS#':
 C_SIGNAL='@\pci card\.schematic1(sch_1):\ddr_cas#\';
NODE_NAME	J4 75
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111585@LIBRARY1.MINI DIMM 1GB SMARTC.NORMAL(CHIPS)':
 'CAS#':;
NODE_NAME	U1 K19
 '@PCI CARD.SCHEMATIC1(SCH_1):INS196294@LIBRARY1.XC4VLX80_FF1148D.NORMAL(CHIPS)':
 'IO_L7P_GC_LC_3':;
NET_NAME
'DDR_WE#'
 '@PCI CARD.SCHEMATIC1(SCH_1):DDR_WE#':
 C_SIGNAL='@\pci card\.schematic1(sch_1):\ddr_we#\';
NODE_NAME	J4 73
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111585@LIBRARY1.MINI DIMM 1GB SMARTC.NORMAL(CHIPS)':
 'WE#':;
NODE_NAME	U1 J19
 '@PCI CARD.SCHEMATIC1(SCH_1):INS196294@LIBRARY1.XC4VLX80_FF1148D.NORMAL(CHIPS)':
 'IO_L7N_GC_LC_3':;
NET_NAME
'VCC'
 '@PCI CARD.SCHEMATIC1(SCH_1):VCC':
 C_SIGNAL='@\pci card\.schematic1(sch_1):vcc';
NODE_NAME	U1 B16
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69845@LIBRARY1.XC4VLX80_FF1148R.NORMAL(CHIPS)':
 'AVDD_ADC':;
NODE_NAME	U1 AJ26
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69845@LIBRARY1.XC4VLX80_FF1148R.NORMAL(CHIPS)':
 'VCCAUX_AJ26':;
NODE_NAME	U1 N8
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69845@LIBRARY1.XC4VLX80_FF1148R.NORMAL(CHIPS)':
 'VCCAUX_N8':;
NODE_NAME	U1 F9
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69845@LIBRARY1.XC4VLX80_FF1148R.NORMAL(CHIPS)':
 'VCCAUX_F9':;
NODE_NAME	U1 R18
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69845@LIBRARY1.XC4VLX80_FF1148R.NORMAL(CHIPS)':
 'VCCAUX_R18':;
NODE_NAME	U1 F19
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69845@LIBRARY1.XC4VLX80_FF1148R.NORMAL(CHIPS)':
 'VCCAUX_F19':;
NODE_NAME	U1 AJ16
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69845@LIBRARY1.XC4VLX80_FF1148R.NORMAL(CHIPS)':
 'VCCAUX_AJ16':;
NODE_NAME	U1 Y17
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69845@LIBRARY1.XC4VLX80_FF1148R.NORMAL(CHIPS)':
 'VCCAUX_Y17':;
NODE_NAME	U1 U16
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69845@LIBRARY1.XC4VLX80_FF1148R.NORMAL(CHIPS)':
 'VCCAUX_U16':;
NODE_NAME	U1 AA10
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69845@LIBRARY1.XC4VLX80_FF1148R.NORMAL(CHIPS)':
 'VCCAUX_AA10':;
NODE_NAME	U1 M11
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69845@LIBRARY1.XC4VLX80_FF1148R.NORMAL(CHIPS)':
 'VCCAUX_M11':;
NODE_NAME	U1 L24
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69845@LIBRARY1.XC4VLX80_FF1148R.NORMAL(CHIPS)':
 'VCCAUX_L24':;
NODE_NAME	U1 AC24
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69845@LIBRARY1.XC4VLX80_FF1148R.NORMAL(CHIPS)':
 'VCCAUX_AC24':;
NODE_NAME	U1 J10
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69845@LIBRARY1.XC4VLX80_FF1148R.NORMAL(CHIPS)':
 'VCCAUX_J10':;
NODE_NAME	U1 W26
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69845@LIBRARY1.XC4VLX80_FF1148R.NORMAL(CHIPS)':
 'VCCAUX_W26':;
NODE_NAME	U1 H23
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69845@LIBRARY1.XC4VLX80_FF1148R.NORMAL(CHIPS)':
 'VCCAUX_H23':;
NODE_NAME	U1 G26
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69845@LIBRARY1.XC4VLX80_FF1148R.NORMAL(CHIPS)':
 'VCCAUX_G26':;
NODE_NAME	U1 AH9
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69845@LIBRARY1.XC4VLX80_FF1148R.NORMAL(CHIPS)':
 'VCCAUX_AH9':;
NODE_NAME	U1 AF25
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69845@LIBRARY1.XC4VLX80_FF1148R.NORMAL(CHIPS)':
 'VCCAUX_AF25':;
NODE_NAME	U1 V19
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69845@LIBRARY1.XC4VLX80_FF1148R.NORMAL(CHIPS)':
 'VCCAUX_V19':;
NODE_NAME	U1 AD11
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69845@LIBRARY1.XC4VLX80_FF1148R.NORMAL(CHIPS)':
 'VCCAUX_AD11':;
NODE_NAME	U1 T9
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69845@LIBRARY1.XC4VLX80_FF1148R.NORMAL(CHIPS)':
 'VCCAUX_T9':;
NODE_NAME	U1 P25
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69845@LIBRARY1.XC4VLX80_FF1148R.NORMAL(CHIPS)':
 'VCCAUX_P25':;
NODE_NAME	U1 AG12
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69845@LIBRARY1.XC4VLX80_FF1148R.NORMAL(CHIPS)':
 'VCCAUX_AG12':;
NODE_NAME	U1 AB27
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69845@LIBRARY1.XC4VLX80_FF1148R.NORMAL(CHIPS)':
 'VCCAUX_AB27':;
NODE_NAME	U1 U18
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69620@LIBRARY1.XC4VLX80_FF1148Q.NORMAL(CHIPS)':
 'VCCINT_U18':;
NODE_NAME	U1 AA18
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69620@LIBRARY1.XC4VLX80_FF1148Q.NORMAL(CHIPS)':
 'VCCINT_AA18':;
NODE_NAME	U1 T21
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69620@LIBRARY1.XC4VLX80_FF1148Q.NORMAL(CHIPS)':
 'VCCINT_T21':;
NODE_NAME	U1 Y21
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69620@LIBRARY1.XC4VLX80_FF1148Q.NORMAL(CHIPS)':
 'VCCINT_Y21':;
NODE_NAME	U1 M23
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69620@LIBRARY1.XC4VLX80_FF1148Q.NORMAL(CHIPS)':
 'VCCINT_M23':;
NODE_NAME	U1 Y23
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69620@LIBRARY1.XC4VLX80_FF1148Q.NORMAL(CHIPS)':
 'VCCINT_Y23':;
NODE_NAME	U1 AE22
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69620@LIBRARY1.XC4VLX80_FF1148Q.NORMAL(CHIPS)':
 'VCCINT_AE22':;
NODE_NAME	U1 K23
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69620@LIBRARY1.XC4VLX80_FF1148Q.NORMAL(CHIPS)':
 'VCCINT_K23':;
NODE_NAME	U1 U20
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69620@LIBRARY1.XC4VLX80_FF1148Q.NORMAL(CHIPS)':
 'VCCINT_U20':;
NODE_NAME	U1 AA20
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69620@LIBRARY1.XC4VLX80_FF1148Q.NORMAL(CHIPS)':
 'VCCINT_AA20':;
NODE_NAME	U1 N24
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69620@LIBRARY1.XC4VLX80_FF1148Q.NORMAL(CHIPS)':
 'VCCINT_N24':;
NODE_NAME	U1 AE24
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69620@LIBRARY1.XC4VLX80_FF1148Q.NORMAL(CHIPS)':
 'VCCINT_AE24':;
NODE_NAME	U1 J22
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69620@LIBRARY1.XC4VLX80_FF1148Q.NORMAL(CHIPS)':
 'VCCINT_J22':;
NODE_NAME	U1 L22
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69620@LIBRARY1.XC4VLX80_FF1148Q.NORMAL(CHIPS)':
 'VCCINT_L22':;
NODE_NAME	U1 P19
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69620@LIBRARY1.XC4VLX80_FF1148Q.NORMAL(CHIPS)':
 'VCCINT_P19':;
NODE_NAME	U1 T19
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69620@LIBRARY1.XC4VLX80_FF1148Q.NORMAL(CHIPS)':
 'VCCINT_T19':;
NODE_NAME	U1 N28
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69620@LIBRARY1.XC4VLX80_FF1148Q.NORMAL(CHIPS)':
 'VCCINT_N28':;
NODE_NAME	U1 AE28
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69620@LIBRARY1.XC4VLX80_FF1148Q.NORMAL(CHIPS)':
 'VCCINT_AE28':;
NODE_NAME	U1 AD23
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69620@LIBRARY1.XC4VLX80_FF1148Q.NORMAL(CHIPS)':
 'VCCINT_AD23':;
NODE_NAME	U1 M21
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69620@LIBRARY1.XC4VLX80_FF1148Q.NORMAL(CHIPS)':
 'VCCINT_M21':;
NODE_NAME	U1 L20
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69620@LIBRARY1.XC4VLX80_FF1148Q.NORMAL(CHIPS)':
 'VCCINT_L20':;
NODE_NAME	U1 J26
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69620@LIBRARY1.XC4VLX80_FF1148Q.NORMAL(CHIPS)':
 'VCCINT_J26':;
NODE_NAME	U1 AC18
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69620@LIBRARY1.XC4VLX80_FF1148Q.NORMAL(CHIPS)':
 'VCCINT_AC18':;
NODE_NAME	U1 AF19
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69620@LIBRARY1.XC4VLX80_FF1148Q.NORMAL(CHIPS)':
 'VCCINT_AF19':;
NODE_NAME	U1 G20
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69620@LIBRARY1.XC4VLX80_FF1148Q.NORMAL(CHIPS)':
 'VCCINT_G20':;
NODE_NAME	U1 AD25
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69620@LIBRARY1.XC4VLX80_FF1148Q.NORMAL(CHIPS)':
 'VCCINT_AD25':;
NODE_NAME	U1 K21
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69620@LIBRARY1.XC4VLX80_FF1148Q.NORMAL(CHIPS)':
 'VCCINT_K21':;
NODE_NAME	U1 AC22
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69620@LIBRARY1.XC4VLX80_FF1148Q.NORMAL(CHIPS)':
 'VCCINT_AC22':;
NODE_NAME	U1 Y19
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69620@LIBRARY1.XC4VLX80_FF1148Q.NORMAL(CHIPS)':
 'VCCINT_Y19':;
NODE_NAME	U1 AC20
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69620@LIBRARY1.XC4VLX80_FF1148Q.NORMAL(CHIPS)':
 'VCCINT_AC20':;
NODE_NAME	U1 W22
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69620@LIBRARY1.XC4VLX80_FF1148Q.NORMAL(CHIPS)':
 'VCCINT_W22':;
NODE_NAME	U1 AB21
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69620@LIBRARY1.XC4VLX80_FF1148Q.NORMAL(CHIPS)':
 'VCCINT_AB21':;
NODE_NAME	U1 AF23
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69620@LIBRARY1.XC4VLX80_FF1148Q.NORMAL(CHIPS)':
 'VCCINT_AF23':;
NODE_NAME	U1 G22
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69620@LIBRARY1.XC4VLX80_FF1148Q.NORMAL(CHIPS)':
 'VCCINT_G22':;
NODE_NAME	U1 P17
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69620@LIBRARY1.XC4VLX80_FF1148Q.NORMAL(CHIPS)':
 'VCCINT_P17':;
NODE_NAME	U1 V17
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69620@LIBRARY1.XC4VLX80_FF1148Q.NORMAL(CHIPS)':
 'VCCINT_V17':;
NODE_NAME	U1 J16
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69620@LIBRARY1.XC4VLX80_FF1148Q.NORMAL(CHIPS)':
 'VCCINT_J16':;
NODE_NAME	U1 R16
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69620@LIBRARY1.XC4VLX80_FF1148Q.NORMAL(CHIPS)':
 'VCCINT_R16':;
NODE_NAME	U1 J12
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69620@LIBRARY1.XC4VLX80_FF1148Q.NORMAL(CHIPS)':
 'VCCINT_J12':;
NODE_NAME	U1 L12
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69620@LIBRARY1.XC4VLX80_FF1148Q.NORMAL(CHIPS)':
 'VCCINT_L12':;
NODE_NAME	U1 N14
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69620@LIBRARY1.XC4VLX80_FF1148Q.NORMAL(CHIPS)':
 'VCCINT_N14':;
NODE_NAME	U1 R14
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69620@LIBRARY1.XC4VLX80_FF1148Q.NORMAL(CHIPS)':
 'VCCINT_R14':;
NODE_NAME	U1 M13
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69620@LIBRARY1.XC4VLX80_FF1148Q.NORMAL(CHIPS)':
 'VCCINT_M13':;
NODE_NAME	U1 T13
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69620@LIBRARY1.XC4VLX80_FF1148Q.NORMAL(CHIPS)':
 'VCCINT_T13':;
NODE_NAME	U1 AE12
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69620@LIBRARY1.XC4VLX80_FF1148Q.NORMAL(CHIPS)':
 'VCCINT_AE12':;
NODE_NAME	U1 K13
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69620@LIBRARY1.XC4VLX80_FF1148Q.NORMAL(CHIPS)':
 'VCCINT_K13':;
NODE_NAME	U1 AB7
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69620@LIBRARY1.XC4VLX80_FF1148Q.NORMAL(CHIPS)':
 'VCCINT_AB7':;
NODE_NAME	U1 AF9
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69620@LIBRARY1.XC4VLX80_FF1148Q.NORMAL(CHIPS)':
 'VCCINT_AF9':;
NODE_NAME	U1 P15
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69620@LIBRARY1.XC4VLX80_FF1148Q.NORMAL(CHIPS)':
 'VCCINT_P15':;
NODE_NAME	U1 T15
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69620@LIBRARY1.XC4VLX80_FF1148Q.NORMAL(CHIPS)':
 'VCCINT_T15':;
NODE_NAME	U1 AB11
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69620@LIBRARY1.XC4VLX80_FF1148Q.NORMAL(CHIPS)':
 'VCCINT_AB11':;
NODE_NAME	U1 AH15
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69620@LIBRARY1.XC4VLX80_FF1148Q.NORMAL(CHIPS)':
 'VCCINT_AH15':;
NODE_NAME	U1 AH13
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69620@LIBRARY1.XC4VLX80_FF1148Q.NORMAL(CHIPS)':
 'VCCINT_AH13':;
NODE_NAME	U1 AC12
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69620@LIBRARY1.XC4VLX80_FF1148Q.NORMAL(CHIPS)':
 'VCCINT_AC12':;
NODE_NAME	U1 M15
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69620@LIBRARY1.XC4VLX80_FF1148Q.NORMAL(CHIPS)':
 'VCCINT_M15':;
NODE_NAME	U1 AC14
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69620@LIBRARY1.XC4VLX80_FF1148Q.NORMAL(CHIPS)':
 'VCCINT_AC14':;
NODE_NAME	U1 AE14
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69620@LIBRARY1.XC4VLX80_FF1148Q.NORMAL(CHIPS)':
 'VCCINT_AE14':;
NODE_NAME	U1 AF13
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69620@LIBRARY1.XC4VLX80_FF1148Q.NORMAL(CHIPS)':
 'VCCINT_AF13':;
NODE_NAME	U1 K11
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69620@LIBRARY1.XC4VLX80_FF1148Q.NORMAL(CHIPS)':
 'VCCINT_K11':;
NODE_NAME	U1 AD15
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69620@LIBRARY1.XC4VLX80_FF1148Q.NORMAL(CHIPS)':
 'VCCINT_AD15':;
NODE_NAME	U1 W16
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69620@LIBRARY1.XC4VLX80_FF1148Q.NORMAL(CHIPS)':
 'VCCINT_W16':;
NODE_NAME	U1 AA16
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69620@LIBRARY1.XC4VLX80_FF1148Q.NORMAL(CHIPS)':
 'VCCINT_AA16':;
NODE_NAME	U1 R12
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69620@LIBRARY1.XC4VLX80_FF1148Q.NORMAL(CHIPS)':
 'VCCINT_R12':;
NODE_NAME	U1 W14
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69620@LIBRARY1.XC4VLX80_FF1148Q.NORMAL(CHIPS)':
 'VCCINT_W14':;
NODE_NAME	U1 AD13
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69620@LIBRARY1.XC4VLX80_FF1148Q.NORMAL(CHIPS)':
 'VCCINT_AD13':;
NODE_NAME	U1 L10
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69620@LIBRARY1.XC4VLX80_FF1148Q.NORMAL(CHIPS)':
 'VCCINT_L10':;
NODE_NAME	U1 V15
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69620@LIBRARY1.XC4VLX80_FF1148Q.NORMAL(CHIPS)':
 'VCCINT_V15':;
NODE_NAME	U1 K7
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69620@LIBRARY1.XC4VLX80_FF1148Q.NORMAL(CHIPS)':
 'VCCINT_K7':;
NODE_NAME	U1 E20
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69243@LIBRARY1.XC4VLX80_FF1148P.NORMAL(CHIPS)':
 'VCCO_1_6':;
NODE_NAME	U1 G14
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69243@LIBRARY1.XC4VLX80_FF1148P.NORMAL(CHIPS)':
 'VCCO_1_0':;
NODE_NAME	U1 K15
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69243@LIBRARY1.XC4VLX80_FF1148P.NORMAL(CHIPS)':
 'VCCO_1_1':;
NODE_NAME	U1 B19
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69243@LIBRARY1.XC4VLX80_FF1148P.NORMAL(CHIPS)':
 'VCCO_1_4':;
NODE_NAME	U1 M19
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69243@LIBRARY1.XC4VLX80_FF1148P.NORMAL(CHIPS)':
 'VCCO_1_5':;
NODE_NAME	U1 N16
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69243@LIBRARY1.XC4VLX80_FF1148P.NORMAL(CHIPS)':
 'VCCO_1_3':;
NODE_NAME	U1 C16
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69243@LIBRARY1.XC4VLX80_FF1148P.NORMAL(CHIPS)':
 'VCCO_1_2':;
NODE_NAME	U1 H21
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69243@LIBRARY1.XC4VLX80_FF1148P.NORMAL(CHIPS)':
 'VCCO_1_7':;
NODE_NAME	U1 AE20
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69243@LIBRARY1.XC4VLX80_FF1148P.NORMAL(CHIPS)':
 'VCCO_2_6':;
NODE_NAME	U1 AN16
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69243@LIBRARY1.XC4VLX80_FF1148P.NORMAL(CHIPS)':
 'VCCO_2_3':;
NODE_NAME	U1 AM19
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69243@LIBRARY1.XC4VLX80_FF1148P.NORMAL(CHIPS)':
 'VCCO_2_5':;
NODE_NAME	U1 AB19
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69243@LIBRARY1.XC4VLX80_FF1148P.NORMAL(CHIPS)':
 'VCCO_2_4':;
NODE_NAME	U1 AK15
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69243@LIBRARY1.XC4VLX80_FF1148P.NORMAL(CHIPS)':
 'VCCO_2_1':;
NODE_NAME	U1 AG14
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69243@LIBRARY1.XC4VLX80_FF1148P.NORMAL(CHIPS)':
 'VCCO_2_0':;
NODE_NAME	U1 AC16
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69243@LIBRARY1.XC4VLX80_FF1148P.NORMAL(CHIPS)':
 'VCCO_2_2':;
NODE_NAME	U1 AH21
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69243@LIBRARY1.XC4VLX80_FF1148P.NORMAL(CHIPS)':
 'VCCO_2_7':;
NODE_NAME	J6 A5
 '@PCI CARD.SCHEMATIC1(SCH_1):INS276175@LIBRARY1.PCI 32 BOTTOM EDGE.NORMAL(CHIPS)':
 '+5V _A5':;
NODE_NAME	J6 A8
 '@PCI CARD.SCHEMATIC1(SCH_1):INS276175@LIBRARY1.PCI 32 BOTTOM EDGE.NORMAL(CHIPS)':
 '+5V _A8':;
NODE_NAME	J6 A10
 '@PCI CARD.SCHEMATIC1(SCH_1):INS276175@LIBRARY1.PCI 32 BOTTOM EDGE.NORMAL(CHIPS)':
 '+5V _A10':;
NODE_NAME	J6 A16
 '@PCI CARD.SCHEMATIC1(SCH_1):INS276175@LIBRARY1.PCI 32 BOTTOM EDGE.NORMAL(CHIPS)':
 '+5V _A16':;
NODE_NAME	J6 A59
 '@PCI CARD.SCHEMATIC1(SCH_1):INS276175@LIBRARY1.PCI 32 BOTTOM EDGE.NORMAL(CHIPS)':
 '+5V _A59':;
NODE_NAME	J5 B19
 '@PCI CARD.SCHEMATIC1(SCH_1):INS275396@LIBRARY1.PCI 32 TOP EDGE.NORMAL(CHIPS)':
 '+5V _B19':;
NODE_NAME	J6 A21
 '@PCI CARD.SCHEMATIC1(SCH_1):INS276175@LIBRARY1.PCI 32 BOTTOM EDGE.NORMAL(CHIPS)':
 '+3.3V01':;
NODE_NAME	J6 A27
 '@PCI CARD.SCHEMATIC1(SCH_1):INS276175@LIBRARY1.PCI 32 BOTTOM EDGE.NORMAL(CHIPS)':
 '+3.3V03':;
NODE_NAME	J6 A33
 '@PCI CARD.SCHEMATIC1(SCH_1):INS276175@LIBRARY1.PCI 32 BOTTOM EDGE.NORMAL(CHIPS)':
 '+3.3V05':;
NODE_NAME	J6 A39
 '@PCI CARD.SCHEMATIC1(SCH_1):INS276175@LIBRARY1.PCI 32 BOTTOM EDGE.NORMAL(CHIPS)':
 '+3.3V07':;
NODE_NAME	J6 A45
 '@PCI CARD.SCHEMATIC1(SCH_1):INS276175@LIBRARY1.PCI 32 BOTTOM EDGE.NORMAL(CHIPS)':
 '+3.3V10':;
NODE_NAME	J6 A53
 '@PCI CARD.SCHEMATIC1(SCH_1):INS276175@LIBRARY1.PCI 32 BOTTOM EDGE.NORMAL(CHIPS)':
 '+3.3V11':;
NODE_NAME	J5 B25
 '@PCI CARD.SCHEMATIC1(SCH_1):INS275396@LIBRARY1.PCI 32 TOP EDGE.NORMAL(CHIPS)':
 '+3.3V _B25':;
NODE_NAME	J5 B31
 '@PCI CARD.SCHEMATIC1(SCH_1):INS275396@LIBRARY1.PCI 32 TOP EDGE.NORMAL(CHIPS)':
 '+3.3V _B31':;
NODE_NAME	J5 B36
 '@PCI CARD.SCHEMATIC1(SCH_1):INS275396@LIBRARY1.PCI 32 TOP EDGE.NORMAL(CHIPS)':
 '+3.3V06':;
NODE_NAME	J5 B41
 '@PCI CARD.SCHEMATIC1(SCH_1):INS275396@LIBRARY1.PCI 32 TOP EDGE.NORMAL(CHIPS)':
 '+3.3V08':;
NODE_NAME	J5 B43
 '@PCI CARD.SCHEMATIC1(SCH_1):INS275396@LIBRARY1.PCI 32 TOP EDGE.NORMAL(CHIPS)':
 '+3.3V09':;
NODE_NAME	J5 B54
 '@PCI CARD.SCHEMATIC1(SCH_1):INS275396@LIBRARY1.PCI 32 TOP EDGE.NORMAL(CHIPS)':
 '+3.3V12':;
NODE_NAME	J6 A61
 '@PCI CARD.SCHEMATIC1(SCH_1):INS276175@LIBRARY1.PCI 32 BOTTOM EDGE.NORMAL(CHIPS)':
 'VCC11':;
NODE_NAME	J6 A62
 '@PCI CARD.SCHEMATIC1(SCH_1):INS276175@LIBRARY1.PCI 32 BOTTOM EDGE.NORMAL(CHIPS)':
 'VCC13':;
NODE_NAME	J5 B61
 '@PCI CARD.SCHEMATIC1(SCH_1):INS275396@LIBRARY1.PCI 32 TOP EDGE.NORMAL(CHIPS)':
 'VCC10':;
NODE_NAME	J5 B62
 '@PCI CARD.SCHEMATIC1(SCH_1):INS275396@LIBRARY1.PCI 32 TOP EDGE.NORMAL(CHIPS)':
 'VCC12':;
NODE_NAME	J5 B59
 '@PCI CARD.SCHEMATIC1(SCH_1):INS275396@LIBRARY1.PCI 32 TOP EDGE.NORMAL(CHIPS)':
 'VCC08':;
NODE_NAME	J6 A2
 '@PCI CARD.SCHEMATIC1(SCH_1):INS276175@LIBRARY1.PCI 32 BOTTOM EDGE.NORMAL(CHIPS)':
 '+12V _A2':;
NODE_NAME	J5 B6
 '@PCI CARD.SCHEMATIC1(SCH_1):INS275396@LIBRARY1.PCI 32 TOP EDGE.NORMAL(CHIPS)':
 '+5V _B6':;
NODE_NAME	J5 B5
 '@PCI CARD.SCHEMATIC1(SCH_1):INS275396@LIBRARY1.PCI 32 TOP EDGE.NORMAL(CHIPS)':
 '+5V _B5':;
NODE_NAME	R2 1
 '@PCI CARD.SCHEMATIC1(SCH_1):INS82916@LIBRARY1.R_0805.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R5 1
 '@PCI CARD.SCHEMATIC1(SCH_1):INS85485@LIBRARY1.R_0805.NORMAL(CHIPS)':
 '1':;
NET_NAME
'N265884'
 '@PCI CARD.SCHEMATIC1(SCH_1):N265884':
 C_SIGNAL='@\pci card\.schematic1(sch_1):n265884';
NODE_NAME	U5 5
 '@PCI CARD.SCHEMATIC1(SCH_1):INS265227@LIBRARY1.TI_TPS75501.NORMAL(CHIPS)':
 'FB':;
NODE_NAME	R42 1
 '@PCI CARD.SCHEMATIC1(SCH_1):INS265823@RESISTOR.30.1K_1/10W.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R43 2
 '@PCI CARD.SCHEMATIC1(SCH_1):INS265860@RESISTOR.31.6K_1/10W.NORMAL(CHIPS)':
 '2':;
NET_NAME
'DDR_CKE0'
 '@PCI CARD.SCHEMATIC1(SCH_1):DDR_CKE0':
 C_SIGNAL='@\pci card\.schematic1(sch_1):ddr_cke0';
NODE_NAME	J4 53
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111585@LIBRARY1.MINI DIMM 1GB SMARTC.NORMAL(CHIPS)':
 'CKE0':;
NET_NAME
'GND'
 '@PCI CARD.SCHEMATIC1(SCH_1):GND':
 C_SIGNAL='@\pci card\.schematic1(sch_1):gnd';
NODE_NAME	U2 A1
 '@PCI CARD.SCHEMATIC1(SCH_1):INS232188@LIBRARY1.XCF32P_FS48.NORMAL(CHIPS)':
 'GND_0':;
NODE_NAME	U2 F1
 '@PCI CARD.SCHEMATIC1(SCH_1):INS232188@LIBRARY1.XCF32P_FS48.NORMAL(CHIPS)':
 'GND_3':;
NODE_NAME	U2 F5
 '@PCI CARD.SCHEMATIC1(SCH_1):INS232188@LIBRARY1.XCF32P_FS48.NORMAL(CHIPS)':
 'GND_4':;
NODE_NAME	U2 B6
 '@PCI CARD.SCHEMATIC1(SCH_1):INS232188@LIBRARY1.XCF32P_FS48.NORMAL(CHIPS)':
 'GND_2':;
NODE_NAME	U2 A2
 '@PCI CARD.SCHEMATIC1(SCH_1):INS232188@LIBRARY1.XCF32P_FS48.NORMAL(CHIPS)':
 'GND_1':;
NODE_NAME	U2 F6
 '@PCI CARD.SCHEMATIC1(SCH_1):INS232188@LIBRARY1.XCF32P_FS48.NORMAL(CHIPS)':
 'GND_5':;
NODE_NAME	U2 H1
 '@PCI CARD.SCHEMATIC1(SCH_1):INS232188@LIBRARY1.XCF32P_FS48.NORMAL(CHIPS)':
 'GND_6':;
NODE_NAME	J2 6
 '@PCI CARD.SCHEMATIC1(SCH_1):INS100686@CONNECTOR.HEADER 3X2/SM.NORMAL(CHIPS)':
 '6':;
NODE_NAME	J2 4
 '@PCI CARD.SCHEMATIC1(SCH_1):INS100686@CONNECTOR.HEADER 3X2/SM.NORMAL(CHIPS)':
 '4':;
NODE_NAME	J2 2
 '@PCI CARD.SCHEMATIC1(SCH_1):INS100686@CONNECTOR.HEADER 3X2/SM.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R14 2
 '@PCI CARD.SCHEMATIC1(SCH_1):INS101898@LIBRARY1.R_0805.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U1 V22
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68059@LIBRARY1.XC4VLX80_FF1148A.NORMAL(CHIPS)':
 'VBATT_0':;
NODE_NAME	U1 D18
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68714@LIBRARY1.XC4VLX80_FF1148O.NORMAL(CHIPS)':
 'GND_D18':;
NODE_NAME	U1 P18
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68714@LIBRARY1.XC4VLX80_FF1148O.NORMAL(CHIPS)':
 'GND_P18':;
NODE_NAME	U1 AF32
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68714@LIBRARY1.XC4VLX80_FF1148O.NORMAL(CHIPS)':
 'GND_AF32':;
NODE_NAME	U1 A33
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68714@LIBRARY1.XC4VLX80_FF1148O.NORMAL(CHIPS)':
 'GND_A33':;
NODE_NAME	U1 L23
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68714@LIBRARY1.XC4VLX80_FF1148O.NORMAL(CHIPS)':
 'GND_L23':;
NODE_NAME	U1 W23
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68714@LIBRARY1.XC4VLX80_FF1148O.NORMAL(CHIPS)':
 'GND_W23':;
NODE_NAME	U1 A19
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68714@LIBRARY1.XC4VLX80_FF1148O.NORMAL(CHIPS)':
 'GND_A19':;
NODE_NAME	U1 G19
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68714@LIBRARY1.XC4VLX80_FF1148O.NORMAL(CHIPS)':
 'GND_G19':;
NODE_NAME	U1 Y30
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68714@LIBRARY1.XC4VLX80_FF1148O.NORMAL(CHIPS)':
 'GND_Y30':;
NODE_NAME	U1 AK30
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68714@LIBRARY1.XC4VLX80_FF1148O.NORMAL(CHIPS)':
 'GND_AK30':;
NODE_NAME	U1 L27
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68714@LIBRARY1.XC4VLX80_FF1148O.NORMAL(CHIPS)':
 'GND_L27':;
NODE_NAME	U1 AA27
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68714@LIBRARY1.XC4VLX80_FF1148O.NORMAL(CHIPS)':
 'GND_AA27':;
NODE_NAME	U1 AE25
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68714@LIBRARY1.XC4VLX80_FF1148O.NORMAL(CHIPS)':
 'GND_AE25':;
NODE_NAME	U1 H26
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68714@LIBRARY1.XC4VLX80_FF1148O.NORMAL(CHIPS)':
 'GND_H26':;
NODE_NAME	U1 R25
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68714@LIBRARY1.XC4VLX80_FF1148O.NORMAL(CHIPS)':
 'GND_R25':;
NODE_NAME	U1 F22
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68714@LIBRARY1.XC4VLX80_FF1148O.NORMAL(CHIPS)':
 'GND_F22':;
NODE_NAME	U1 K22
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68714@LIBRARY1.XC4VLX80_FF1148O.NORMAL(CHIPS)':
 'GND_K22':;
NODE_NAME	U1 T20
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68714@LIBRARY1.XC4VLX80_FF1148O.NORMAL(CHIPS)':
 'GND_T20':;
NODE_NAME	U1 Y20
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68714@LIBRARY1.XC4VLX80_FF1148O.NORMAL(CHIPS)':
 'GND_Y20':;
NODE_NAME	U1 J33
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68714@LIBRARY1.XC4VLX80_FF1148O.NORMAL(CHIPS)':
 'GND_J33':;
NODE_NAME	U1 W33
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68714@LIBRARY1.XC4VLX80_FF1148O.NORMAL(CHIPS)':
 'GND_W33':;
NODE_NAME	U1 B24
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68714@LIBRARY1.XC4VLX80_FF1148O.NORMAL(CHIPS)':
 'GND_B24':;
NODE_NAME	U1 M24
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68714@LIBRARY1.XC4VLX80_FF1148O.NORMAL(CHIPS)':
 'GND_M24':;
NODE_NAME	U1 T22
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68714@LIBRARY1.XC4VLX80_FF1148O.NORMAL(CHIPS)':
 'GND_T22':;
NODE_NAME	U1 Y22
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68714@LIBRARY1.XC4VLX80_FF1148O.NORMAL(CHIPS)':
 'GND_Y22':;
NODE_NAME	U1 N21
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68714@LIBRARY1.XC4VLX80_FF1148O.NORMAL(CHIPS)':
 'GND_N21':;
NODE_NAME	U1 AC21
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68714@LIBRARY1.XC4VLX80_FF1148O.NORMAL(CHIPS)':
 'GND_AC21':;
NODE_NAME	U1 U19
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68714@LIBRARY1.XC4VLX80_FF1148O.NORMAL(CHIPS)':
 'GND_U19':;
NODE_NAME	U1 AA19
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68714@LIBRARY1.XC4VLX80_FF1148O.NORMAL(CHIPS)':
 'GND_AA19':;
NODE_NAME	U1 AJ33
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68714@LIBRARY1.XC4VLX80_FF1148O.NORMAL(CHIPS)':
 'GND_AJ33':;
NODE_NAME	U1 B34
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68714@LIBRARY1.XC4VLX80_FF1148O.NORMAL(CHIPS)':
 'GND_B34':;
NODE_NAME	U1 N31
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68714@LIBRARY1.XC4VLX80_FF1148O.NORMAL(CHIPS)':
 'GND_N31':;
NODE_NAME	U1 AC31
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68714@LIBRARY1.XC4VLX80_FF1148O.NORMAL(CHIPS)':
 'GND_AC31':;
NODE_NAME	U1 K30
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68714@LIBRARY1.XC4VLX80_FF1148O.NORMAL(CHIPS)':
 'GND_K30':;
NODE_NAME	U1 AP28
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68714@LIBRARY1.XC4VLX80_FF1148O.NORMAL(CHIPS)':
 'GND_AP28':;
NODE_NAME	U1 G29
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68714@LIBRARY1.XC4VLX80_FF1148O.NORMAL(CHIPS)':
 'GND_G29':;
NODE_NAME	U1 V26
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68714@LIBRARY1.XC4VLX80_FF1148O.NORMAL(CHIPS)':
 'GND_V26':;
NODE_NAME	U1 AH26
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68714@LIBRARY1.XC4VLX80_FF1148O.NORMAL(CHIPS)':
 'GND_AH26':;
NODE_NAME	U1 AN21
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68714@LIBRARY1.XC4VLX80_FF1148O.NORMAL(CHIPS)':
 'GND_AN21':;
NODE_NAME	U1 AB20
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68714@LIBRARY1.XC4VLX80_FF1148O.NORMAL(CHIPS)':
 'GND_AB20':;
NODE_NAME	U1 AK20
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68714@LIBRARY1.XC4VLX80_FF1148O.NORMAL(CHIPS)':
 'GND_AK20':;
NODE_NAME	U1 AG19
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68714@LIBRARY1.XC4VLX80_FF1148O.NORMAL(CHIPS)':
 'GND_AG19':;
NODE_NAME	U1 K20
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68714@LIBRARY1.XC4VLX80_FF1148O.NORMAL(CHIPS)':
 'GND_K20':;
NODE_NAME	U1 T32
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68714@LIBRARY1.XC4VLX80_FF1148O.NORMAL(CHIPS)':
 'GND_T32':;
NODE_NAME	U1 D28
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68714@LIBRARY1.XC4VLX80_FF1148O.NORMAL(CHIPS)':
 'GND_D28':;
NODE_NAME	U1 P28
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68714@LIBRARY1.XC4VLX80_FF1148O.NORMAL(CHIPS)':
 'GND_P28':;
NODE_NAME	U1 J23
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68714@LIBRARY1.XC4VLX80_FF1148O.NORMAL(CHIPS)':
 'GND_J23':;
NODE_NAME	U1 AD18
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68714@LIBRARY1.XC4VLX80_FF1148O.NORMAL(CHIPS)':
 'GND_AD18':;
NODE_NAME	U1 A27
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68714@LIBRARY1.XC4VLX80_FF1148O.NORMAL(CHIPS)':
 'GND_A27':;
NODE_NAME	U1 AM24
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68714@LIBRARY1.XC4VLX80_FF1148O.NORMAL(CHIPS)':
 'GND_AM24':;
NODE_NAME	U1 E25
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68714@LIBRARY1.XC4VLX80_FF1148O.NORMAL(CHIPS)':
 'GND_E25':;
NODE_NAME	U1 AE23
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68714@LIBRARY1.XC4VLX80_FF1148O.NORMAL(CHIPS)':
 'GND_AE23':;
NODE_NAME	U1 AJ23
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68714@LIBRARY1.XC4VLX80_FF1148O.NORMAL(CHIPS)':
 'GND_AJ23':;
NODE_NAME	U1 AM34
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68714@LIBRARY1.XC4VLX80_FF1148O.NORMAL(CHIPS)':
 'GND_AM34':;
NODE_NAME	U1 AN34
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68714@LIBRARY1.XC4VLX80_FF1148O.NORMAL(CHIPS)':
 'GND_AN34':;
NODE_NAME	U1 L21
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68714@LIBRARY1.XC4VLX80_FF1148O.NORMAL(CHIPS)':
 'GND_L21':;
NODE_NAME	U1 C31
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68714@LIBRARY1.XC4VLX80_FF1148O.NORMAL(CHIPS)':
 'GND_C31':;
NODE_NAME	U1 AG29
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68714@LIBRARY1.XC4VLX80_FF1148O.NORMAL(CHIPS)':
 'GND_AG29':;
NODE_NAME	U1 AD28
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68714@LIBRARY1.XC4VLX80_FF1148O.NORMAL(CHIPS)':
 'GND_AD28':;
NODE_NAME	U1 F32
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68714@LIBRARY1.XC4VLX80_FF1148O.NORMAL(CHIPS)':
 'GND_F32':;
NODE_NAME	U1 AL27
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68714@LIBRARY1.XC4VLX80_FF1148O.NORMAL(CHIPS)':
 'GND_AL27':;
NODE_NAME	U1 AF22
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68714@LIBRARY1.XC4VLX80_FF1148O.NORMAL(CHIPS)':
 'GND_AF22':;
NODE_NAME	U1 AC23
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68714@LIBRARY1.XC4VLX80_FF1148O.NORMAL(CHIPS)':
 'GND_AC23':;
NODE_NAME	U1 AB34
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68714@LIBRARY1.XC4VLX80_FF1148O.NORMAL(CHIPS)':
 'GND_AB34':;
NODE_NAME	U1 U29
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68714@LIBRARY1.XC4VLX80_FF1148O.NORMAL(CHIPS)':
 'GND_U29':;
NODE_NAME	U1 AB24
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68714@LIBRARY1.XC4VLX80_FF1148O.NORMAL(CHIPS)':
 'GND_AB24':;
NODE_NAME	U1 AD24
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68714@LIBRARY1.XC4VLX80_FF1148O.NORMAL(CHIPS)':
 'GND_AD24':;
NODE_NAME	U1 AD22
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68714@LIBRARY1.XC4VLX80_FF1148O.NORMAL(CHIPS)':
 'GND_AD22':;
NODE_NAME	U1 M34
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68714@LIBRARY1.XC4VLX80_FF1148O.NORMAL(CHIPS)':
 'GND_M34':;
NODE_NAME	U1 AN31
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68714@LIBRARY1.XC4VLX80_FF1148O.NORMAL(CHIPS)':
 'GND_AN31':;
NODE_NAME	U1 C21
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68714@LIBRARY1.XC4VLX80_FF1148O.NORMAL(CHIPS)':
 'GND_C21':;
NODE_NAME	U1 M22
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68714@LIBRARY1.XC4VLX80_FF1148O.NORMAL(CHIPS)':
 'GND_M22':;
NODE_NAME	U1 AA17
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68714@LIBRARY1.XC4VLX80_FF1148O.NORMAL(CHIPS)':
 'GND_AA17':;
NODE_NAME	U1 L17
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68714@LIBRARY1.XC4VLX80_FF1148O.NORMAL(CHIPS)':
 'GND_L17':;
NODE_NAME	U1 AH16
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68714@LIBRARY1.XC4VLX80_FF1148O.NORMAL(CHIPS)':
 'GND_AH16':;
NODE_NAME	U1 AP16
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68714@LIBRARY1.XC4VLX80_FF1148O.NORMAL(CHIPS)':
 'GND_AP16':;
NODE_NAME	U1 T14
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68714@LIBRARY1.XC4VLX80_FF1148O.NORMAL(CHIPS)':
 'GND_T14':;
NODE_NAME	U1 AB14
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68714@LIBRARY1.XC4VLX80_FF1148O.NORMAL(CHIPS)':
 'GND_AB14':;
NODE_NAME	U1 AK10
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68714@LIBRARY1.XC4VLX80_FF1148O.NORMAL(CHIPS)':
 'GND_AK10':;
NODE_NAME	U1 C11
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68714@LIBRARY1.XC4VLX80_FF1148O.NORMAL(CHIPS)':
 'GND_C11':;
NODE_NAME	U1 M4
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68714@LIBRARY1.XC4VLX80_FF1148O.NORMAL(CHIPS)':
 'GND_M4':;
NODE_NAME	U1 AB4
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68714@LIBRARY1.XC4VLX80_FF1148O.NORMAL(CHIPS)':
 'GND_AB4':;
NODE_NAME	U1 W15
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68714@LIBRARY1.XC4VLX80_FF1148O.NORMAL(CHIPS)':
 'GND_W15':;
NODE_NAME	U1 AE15
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68714@LIBRARY1.XC4VLX80_FF1148O.NORMAL(CHIPS)':
 'GND_AE15':;
NODE_NAME	U1 F12
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68714@LIBRARY1.XC4VLX80_FF1148O.NORMAL(CHIPS)':
 'GND_F12':;
NODE_NAME	U1 K12
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68714@LIBRARY1.XC4VLX80_FF1148O.NORMAL(CHIPS)':
 'GND_K12':;
NODE_NAME	U1 H6
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68714@LIBRARY1.XC4VLX80_FF1148O.NORMAL(CHIPS)':
 'GND_H6':;
NODE_NAME	U1 V6
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68714@LIBRARY1.XC4VLX80_FF1148O.NORMAL(CHIPS)':
 'GND_V6':;
NODE_NAME	U1 R5
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68714@LIBRARY1.XC4VLX80_FF1148O.NORMAL(CHIPS)':
 'GND_R5':;
NODE_NAME	U1 AE5
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68714@LIBRARY1.XC4VLX80_FF1148O.NORMAL(CHIPS)':
 'GND_AE5':;
NODE_NAME	U1 B4
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68714@LIBRARY1.XC4VLX80_FF1148O.NORMAL(CHIPS)':
 'GND_B4':;
NODE_NAME	U1 AC1
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68714@LIBRARY1.XC4VLX80_FF1148O.NORMAL(CHIPS)':
 'GND_AC1':;
NODE_NAME	U1 AN1
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68714@LIBRARY1.XC4VLX80_FF1148O.NORMAL(CHIPS)':
 'GND_AN1':;
NODE_NAME	U1 AD12
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68714@LIBRARY1.XC4VLX80_FF1148O.NORMAL(CHIPS)':
 'GND_AD12':;
NODE_NAME	U1 AF12
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68714@LIBRARY1.XC4VLX80_FF1148O.NORMAL(CHIPS)':
 'GND_AF12':;
NODE_NAME	U1 AA7
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68714@LIBRARY1.XC4VLX80_FF1148O.NORMAL(CHIPS)':
 'GND_AA7':;
NODE_NAME	U1 AL7
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68714@LIBRARY1.XC4VLX80_FF1148O.NORMAL(CHIPS)':
 'GND_AL7':;
NODE_NAME	U1 J3
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68714@LIBRARY1.XC4VLX80_FF1148O.NORMAL(CHIPS)':
 'GND_J3':;
NODE_NAME	U1 W3
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68714@LIBRARY1.XC4VLX80_FF1148O.NORMAL(CHIPS)':
 'GND_W3':;
NODE_NAME	U1 AF2
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68714@LIBRARY1.XC4VLX80_FF1148O.NORMAL(CHIPS)':
 'GND_AF2':;
NODE_NAME	U1 AP2
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68714@LIBRARY1.XC4VLX80_FF1148O.NORMAL(CHIPS)':
 'GND_AP2':;
NODE_NAME	U1 N1
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68714@LIBRARY1.XC4VLX80_FF1148O.NORMAL(CHIPS)':
 'GND_N1':;
NODE_NAME	U1 AC13
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68714@LIBRARY1.XC4VLX80_FF1148O.NORMAL(CHIPS)':
 'GND_AC13':;
NODE_NAME	U1 AE13
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68714@LIBRARY1.XC4VLX80_FF1148O.NORMAL(CHIPS)':
 'GND_AE13':;
NODE_NAME	U1 G9
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68714@LIBRARY1.XC4VLX80_FF1148O.NORMAL(CHIPS)':
 'GND_G9':;
NODE_NAME	U1 U9
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68714@LIBRARY1.XC4VLX80_FF1148O.NORMAL(CHIPS)':
 'GND_U9':;
NODE_NAME	U1 AD8
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68714@LIBRARY1.XC4VLX80_FF1148O.NORMAL(CHIPS)':
 'GND_AD8':;
NODE_NAME	U1 AP8
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68714@LIBRARY1.XC4VLX80_FF1148O.NORMAL(CHIPS)':
 'GND_AP8':;
NODE_NAME	U1 V16
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68714@LIBRARY1.XC4VLX80_FF1148O.NORMAL(CHIPS)':
 'GND_V16':;
NODE_NAME	U1 M14
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68714@LIBRARY1.XC4VLX80_FF1148O.NORMAL(CHIPS)':
 'GND_M14':;
NODE_NAME	U1 Y10
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68714@LIBRARY1.XC4VLX80_FF1148O.NORMAL(CHIPS)':
 'GND_Y10':;
NODE_NAME	U1 R15
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68714@LIBRARY1.XC4VLX80_FF1148O.NORMAL(CHIPS)':
 'GND_R15':;
NODE_NAME	U1 AN11
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68714@LIBRARY1.XC4VLX80_FF1148O.NORMAL(CHIPS)':
 'GND_AN11':;
NODE_NAME	U1 N11
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68714@LIBRARY1.XC4VLX80_FF1148O.NORMAL(CHIPS)':
 'GND_N11':;
NODE_NAME	U1 AC11
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68714@LIBRARY1.XC4VLX80_FF1148O.NORMAL(CHIPS)':
 'GND_AC11':;
NODE_NAME	U1 E5
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68714@LIBRARY1.XC4VLX80_FF1148O.NORMAL(CHIPS)':
 'GND_E5':;
NODE_NAME	U1 AJ3
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68714@LIBRARY1.XC4VLX80_FF1148O.NORMAL(CHIPS)':
 'GND_AJ3':;
NODE_NAME	U1 T12
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68714@LIBRARY1.XC4VLX80_FF1148O.NORMAL(CHIPS)':
 'GND_T12':;
NODE_NAME	U1 A7
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68714@LIBRARY1.XC4VLX80_FF1148O.NORMAL(CHIPS)':
 'GND_A7':;
NODE_NAME	U1 L7
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68714@LIBRARY1.XC4VLX80_FF1148O.NORMAL(CHIPS)':
 'GND_L7':;
NODE_NAME	U1 T2
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68714@LIBRARY1.XC4VLX80_FF1148O.NORMAL(CHIPS)':
 'GND_T2':;
NODE_NAME	U1 C1
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68714@LIBRARY1.XC4VLX80_FF1148O.NORMAL(CHIPS)':
 'GND_C1':;
NODE_NAME	U1 W13
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68714@LIBRARY1.XC4VLX80_FF1148O.NORMAL(CHIPS)':
 'GND_W13':;
NODE_NAME	U1 L13
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68714@LIBRARY1.XC4VLX80_FF1148O.NORMAL(CHIPS)':
 'GND_L13':;
NODE_NAME	U1 R13
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68714@LIBRARY1.XC4VLX80_FF1148O.NORMAL(CHIPS)':
 'GND_R13':;
NODE_NAME	U1 P8
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68714@LIBRARY1.XC4VLX80_FF1148O.NORMAL(CHIPS)':
 'GND_P8':;
NODE_NAME	U1 P16
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68714@LIBRARY1.XC4VLX80_FF1148O.NORMAL(CHIPS)':
 'GND_P16':;
NODE_NAME	U1 B14
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68714@LIBRARY1.XC4VLX80_FF1148O.NORMAL(CHIPS)':
 'GND_B14':;
NODE_NAME	U1 K10
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68714@LIBRARY1.XC4VLX80_FF1148O.NORMAL(CHIPS)':
 'GND_K10':;
NODE_NAME	U1 E15
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68714@LIBRARY1.XC4VLX80_FF1148O.NORMAL(CHIPS)':
 'GND_E15':;
NODE_NAME	U1 AD14
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68714@LIBRARY1.XC4VLX80_FF1148O.NORMAL(CHIPS)':
 'GND_AD14':;
NODE_NAME	U1 AM14
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68714@LIBRARY1.XC4VLX80_FF1148O.NORMAL(CHIPS)':
 'GND_AM14':;
NODE_NAME	U1 L11
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68714@LIBRARY1.XC4VLX80_FF1148O.NORMAL(CHIPS)':
 'GND_L11':;
NODE_NAME	U1 AM4
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68714@LIBRARY1.XC4VLX80_FF1148O.NORMAL(CHIPS)':
 'GND_AM4':;
NODE_NAME	U1 M12
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68714@LIBRARY1.XC4VLX80_FF1148O.NORMAL(CHIPS)':
 'GND_M12':;
NODE_NAME	U1 AH6
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68714@LIBRARY1.XC4VLX80_FF1148O.NORMAL(CHIPS)':
 'GND_AH6':;
NODE_NAME	U1 F2
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68714@LIBRARY1.XC4VLX80_FF1148O.NORMAL(CHIPS)':
 'GND_F2':;
NODE_NAME	U1 J13
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68714@LIBRARY1.XC4VLX80_FF1148O.NORMAL(CHIPS)':
 'GND_J13':;
NODE_NAME	U1 D8
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68714@LIBRARY1.XC4VLX80_FF1148O.NORMAL(CHIPS)':
 'GND_D8':;
NODE_NAME	U1 H16
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68714@LIBRARY1.XC4VLX80_FF1148O.NORMAL(CHIPS)':
 'GND_H16':;
NODE_NAME	U1 AJ13
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68714@LIBRARY1.XC4VLX80_FF1148O.NORMAL(CHIPS)':
 'GND_AJ13':;
NODE_NAME	U1 AG9
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68714@LIBRARY1.XC4VLX80_FF1148O.NORMAL(CHIPS)':
 'GND_AG9':;
NODE_NAME	U1 B1
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68714@LIBRARY1.XC4VLX80_FF1148O.NORMAL(CHIPS)':
 'GND_B1':;
NODE_NAME	U1 AL17
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68714@LIBRARY1.XC4VLX80_FF1148O.NORMAL(CHIPS)':
 'GND_AL17':;
NODE_NAME	U1 AN17
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69845@LIBRARY1.XC4VLX80_FF1148R.NORMAL(CHIPS)':
 'VREFN_SM':;
NODE_NAME	U1 AN18
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69845@LIBRARY1.XC4VLX80_FF1148R.NORMAL(CHIPS)':
 'VREFP_SM':;
NODE_NAME	U1 AP19
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69845@LIBRARY1.XC4VLX80_FF1148R.NORMAL(CHIPS)':
 'AVDD_SM':;
NODE_NAME	U1 B18
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69845@LIBRARY1.XC4VLX80_FF1148R.NORMAL(CHIPS)':
 'VREFP_ADC':;
NODE_NAME	U1 A17
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69845@LIBRARY1.XC4VLX80_FF1148R.NORMAL(CHIPS)':
 'VN_ADC':;
NODE_NAME	U1 AN19
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69845@LIBRARY1.XC4VLX80_FF1148R.NORMAL(CHIPS)':
 'AVSS_SM':;
NODE_NAME	U1 B17
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69845@LIBRARY1.XC4VLX80_FF1148R.NORMAL(CHIPS)':
 'VREFN_ADC':;
NODE_NAME	U1 AP18
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69845@LIBRARY1.XC4VLX80_FF1148R.NORMAL(CHIPS)':
 'VP_SM':;
NODE_NAME	U1 A18
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69845@LIBRARY1.XC4VLX80_FF1148R.NORMAL(CHIPS)':
 'VP_ADC':;
NODE_NAME	U1 A16
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69845@LIBRARY1.XC4VLX80_FF1148R.NORMAL(CHIPS)':
 'AVSS_ADC':;
NODE_NAME	U1 AP17
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69845@LIBRARY1.XC4VLX80_FF1148R.NORMAL(CHIPS)':
 'VN_SM':;
NODE_NAME	J3 1
 '@PCI CARD.SCHEMATIC1(SCH_1):INS104392@CONNECTOR.HEADER 7X2.NORMAL(CHIPS)':
 '1':;
NODE_NAME	J3 3
 '@PCI CARD.SCHEMATIC1(SCH_1):INS104392@CONNECTOR.HEADER 7X2.NORMAL(CHIPS)':
 '3':;
NODE_NAME	J3 9
 '@PCI CARD.SCHEMATIC1(SCH_1):INS104392@CONNECTOR.HEADER 7X2.NORMAL(CHIPS)':
 '9':;
NODE_NAME	J3 11
 '@PCI CARD.SCHEMATIC1(SCH_1):INS104392@CONNECTOR.HEADER 7X2.NORMAL(CHIPS)':
 '11':;
NODE_NAME	J3 7
 '@PCI CARD.SCHEMATIC1(SCH_1):INS104392@CONNECTOR.HEADER 7X2.NORMAL(CHIPS)':
 '7':;
NODE_NAME	J3 5
 '@PCI CARD.SCHEMATIC1(SCH_1):INS104392@CONNECTOR.HEADER 7X2.NORMAL(CHIPS)':
 '5':;
NODE_NAME	J3 13
 '@PCI CARD.SCHEMATIC1(SCH_1):INS104392@CONNECTOR.HEADER 7X2.NORMAL(CHIPS)':
 '13':;
NODE_NAME	J4 120
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111961@LIBRARY1.MINI DIMM 1GB SMARTE.NORMAL(CHIPS)':
 'VSS_120':;
NODE_NAME	J4 123
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111961@LIBRARY1.MINI DIMM 1GB SMARTE.NORMAL(CHIPS)':
 'VSS_123':;
NODE_NAME	J4 156
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111961@LIBRARY1.MINI DIMM 1GB SMARTE.NORMAL(CHIPS)':
 'VSS_156':;
NODE_NAME	J4 159
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111961@LIBRARY1.MINI DIMM 1GB SMARTE.NORMAL(CHIPS)':
 'VSS_159':;
NODE_NAME	J4 168
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111961@LIBRARY1.MINI DIMM 1GB SMARTE.NORMAL(CHIPS)':
 'VSS_168':;
NODE_NAME	J4 171
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111961@LIBRARY1.MINI DIMM 1GB SMARTE.NORMAL(CHIPS)':
 'VSS_171':;
NODE_NAME	J4 214
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111961@LIBRARY1.MINI DIMM 1GB SMARTE.NORMAL(CHIPS)':
 'VSS_214':;
NODE_NAME	J4 217
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111961@LIBRARY1.MINI DIMM 1GB SMARTE.NORMAL(CHIPS)':
 'VSS_217':;
NODE_NAME	J4 226
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111961@LIBRARY1.MINI DIMM 1GB SMARTE.NORMAL(CHIPS)':
 'VSS_226':;
NODE_NAME	J4 229
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111961@LIBRARY1.MINI DIMM 1GB SMARTE.NORMAL(CHIPS)':
 'VSS_229':;
NODE_NAME	J4 135
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111961@LIBRARY1.MINI DIMM 1GB SMARTE.NORMAL(CHIPS)':
 'VSS_135':;
NODE_NAME	J4 138
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111961@LIBRARY1.MINI DIMM 1GB SMARTE.NORMAL(CHIPS)':
 'VSS_138':;
NODE_NAME	J4 153
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111961@LIBRARY1.MINI DIMM 1GB SMARTE.NORMAL(CHIPS)':
 'VSS_153':;
NODE_NAME	J4 147
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111961@LIBRARY1.MINI DIMM 1GB SMARTE.NORMAL(CHIPS)':
 'VSS_147':;
NODE_NAME	J4 150
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111961@LIBRARY1.MINI DIMM 1GB SMARTE.NORMAL(CHIPS)':
 'VSS_150':;
NODE_NAME	J4 165
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111961@LIBRARY1.MINI DIMM 1GB SMARTE.NORMAL(CHIPS)':
 'VSS_165':;
NODE_NAME	J4 211
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111961@LIBRARY1.MINI DIMM 1GB SMARTE.NORMAL(CHIPS)':
 'VSS_211':;
NODE_NAME	J4 205
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111961@LIBRARY1.MINI DIMM 1GB SMARTE.NORMAL(CHIPS)':
 'VSS_205':;
NODE_NAME	J4 208
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111961@LIBRARY1.MINI DIMM 1GB SMARTE.NORMAL(CHIPS)':
 'VSS_208':;
NODE_NAME	J4 223
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111961@LIBRARY1.MINI DIMM 1GB SMARTE.NORMAL(CHIPS)':
 'VSS_223':;
NODE_NAME	J4 132
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111961@LIBRARY1.MINI DIMM 1GB SMARTE.NORMAL(CHIPS)':
 'VSS_132':;
NODE_NAME	J4 129
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111961@LIBRARY1.MINI DIMM 1GB SMARTE.NORMAL(CHIPS)':
 'VSS_129':;
NODE_NAME	J4 235
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111961@LIBRARY1.MINI DIMM 1GB SMARTE.NORMAL(CHIPS)':
 'VSS_235':;
NODE_NAME	J4 238
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111961@LIBRARY1.MINI DIMM 1GB SMARTE.NORMAL(CHIPS)':
 'VSS_238':;
NODE_NAME	J4 144
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111961@LIBRARY1.MINI DIMM 1GB SMARTE.NORMAL(CHIPS)':
 'VSS_144':;
NODE_NAME	J4 162
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111961@LIBRARY1.MINI DIMM 1GB SMARTE.NORMAL(CHIPS)':
 'VSS_162':;
NODE_NAME	J4 202
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111961@LIBRARY1.MINI DIMM 1GB SMARTE.NORMAL(CHIPS)':
 'VSS_202':;
NODE_NAME	J4 220
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111961@LIBRARY1.MINI DIMM 1GB SMARTE.NORMAL(CHIPS)':
 'VSS_220':;
NODE_NAME	J4 126
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111961@LIBRARY1.MINI DIMM 1GB SMARTE.NORMAL(CHIPS)':
 'VSS_126':;
NODE_NAME	J4 241
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111961@LIBRARY1.MINI DIMM 1GB SMARTE.NORMAL(CHIPS)':
 'VSS_241':;
NODE_NAME	J4 232
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111961@LIBRARY1.MINI DIMM 1GB SMARTE.NORMAL(CHIPS)':
 'VSS_232':;
NODE_NAME	J4 141
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111961@LIBRARY1.MINI DIMM 1GB SMARTE.NORMAL(CHIPS)':
 'VSS_141':;
NODE_NAME	J4 2
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111961@LIBRARY1.MINI DIMM 1GB SMARTE.NORMAL(CHIPS)':
 'VSS_2':;
NODE_NAME	J4 5
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111961@LIBRARY1.MINI DIMM 1GB SMARTE.NORMAL(CHIPS)':
 'VSS_5':;
NODE_NAME	J4 14
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111961@LIBRARY1.MINI DIMM 1GB SMARTE.NORMAL(CHIPS)':
 'VSS_14':;
NODE_NAME	J4 17
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111961@LIBRARY1.MINI DIMM 1GB SMARTE.NORMAL(CHIPS)':
 'VSS_17':;
NODE_NAME	J4 96
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111961@LIBRARY1.MINI DIMM 1GB SMARTE.NORMAL(CHIPS)':
 'VSS_96':;
NODE_NAME	J4 99
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111961@LIBRARY1.MINI DIMM 1GB SMARTE.NORMAL(CHIPS)':
 'VSS_99':;
NODE_NAME	J4 26
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111961@LIBRARY1.MINI DIMM 1GB SMARTE.NORMAL(CHIPS)':
 'VSS_26':;
NODE_NAME	J4 29
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111961@LIBRARY1.MINI DIMM 1GB SMARTE.NORMAL(CHIPS)':
 'VSS_29':;
NODE_NAME	J4 108
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111961@LIBRARY1.MINI DIMM 1GB SMARTE.NORMAL(CHIPS)':
 'VSS_108':;
NODE_NAME	J4 111
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111961@LIBRARY1.MINI DIMM 1GB SMARTE.NORMAL(CHIPS)':
 'VSS_111':;
NODE_NAME	J4 44
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111961@LIBRARY1.MINI DIMM 1GB SMARTE.NORMAL(CHIPS)':
 'VSS_44':;
NODE_NAME	J4 47
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111961@LIBRARY1.MINI DIMM 1GB SMARTE.NORMAL(CHIPS)':
 'VSS_47':;
NODE_NAME	J4 67
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111961@LIBRARY1.MINI DIMM 1GB SMARTE.NORMAL(CHIPS)':
 'VSS_67':;
NODE_NAME	J4 81
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111961@LIBRARY1.MINI DIMM 1GB SMARTE.NORMAL(CHIPS)':
 'VSS_81':;
NODE_NAME	J4 11
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111961@LIBRARY1.MINI DIMM 1GB SMARTE.NORMAL(CHIPS)':
 'VSS_11':;
NODE_NAME	J4 8
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111961@LIBRARY1.MINI DIMM 1GB SMARTE.NORMAL(CHIPS)':
 'VSS_8':;
NODE_NAME	J4 93
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111961@LIBRARY1.MINI DIMM 1GB SMARTE.NORMAL(CHIPS)':
 'VSS_93':;
NODE_NAME	J4 87
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111961@LIBRARY1.MINI DIMM 1GB SMARTE.NORMAL(CHIPS)':
 'VSS_87':;
NODE_NAME	J4 90
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111961@LIBRARY1.MINI DIMM 1GB SMARTE.NORMAL(CHIPS)':
 'VSS_90':;
NODE_NAME	J4 23
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111961@LIBRARY1.MINI DIMM 1GB SMARTE.NORMAL(CHIPS)':
 'VSS_23':;
NODE_NAME	J4 105
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111961@LIBRARY1.MINI DIMM 1GB SMARTE.NORMAL(CHIPS)':
 'VSS_105':;
NODE_NAME	J4 41
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111961@LIBRARY1.MINI DIMM 1GB SMARTE.NORMAL(CHIPS)':
 'VSS_41':;
NODE_NAME	J4 35
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111961@LIBRARY1.MINI DIMM 1GB SMARTE.NORMAL(CHIPS)':
 'VSS_35':;
NODE_NAME	J4 38
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111961@LIBRARY1.MINI DIMM 1GB SMARTE.NORMAL(CHIPS)':
 'VSS_38':;
NODE_NAME	J4 66
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111961@LIBRARY1.MINI DIMM 1GB SMARTE.NORMAL(CHIPS)':
 'VSS_66':;
NODE_NAME	J4 84
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111961@LIBRARY1.MINI DIMM 1GB SMARTE.NORMAL(CHIPS)':
 'VSS_84':;
NODE_NAME	J4 20
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111961@LIBRARY1.MINI DIMM 1GB SMARTE.NORMAL(CHIPS)':
 'VSS_20':;
NODE_NAME	J4 102
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111961@LIBRARY1.MINI DIMM 1GB SMARTE.NORMAL(CHIPS)':
 'VSS_102':;
NODE_NAME	J4 32
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111961@LIBRARY1.MINI DIMM 1GB SMARTE.NORMAL(CHIPS)':
 'VSS_32':;
NODE_NAME	J4 50
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111961@LIBRARY1.MINI DIMM 1GB SMARTE.NORMAL(CHIPS)':
 'VSS_50':;
NODE_NAME	J4 114
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111961@LIBRARY1.MINI DIMM 1GB SMARTE.NORMAL(CHIPS)':
 'VSS_114':;
NODE_NAME	J4 117
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111961@LIBRARY1.MINI DIMM 1GB SMARTE.NORMAL(CHIPS)':
 'VSS_117':;
NODE_NAME	R22 1
 '@PCI CARD.SCHEMATIC1(SCH_1):INS162269@LIBRARY1.R_0805.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R32 1
 '@PCI CARD.SCHEMATIC1(SCH_1):INS184217@LIBRARY1.R_0805.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R30 1
 '@PCI CARD.SCHEMATIC1(SCH_1):INS183548@LIBRARY1.R_0805.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R34 1
 '@PCI CARD.SCHEMATIC1(SCH_1):INS197860@LIBRARY1.R_0805.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R36 1
 '@PCI CARD.SCHEMATIC1(SCH_1):INS198258@LIBRARY1.R_0805.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U3 1
 '@PCI CARD.SCHEMATIC1(SCH_1):INS237422@LIBRARY1.TI_PTH05000W.NORMAL(CHIPS)':
 'GND':;
NODE_NAME	C5 2
 '@PCI CARD.SCHEMATIC1(SCH_1):INS255959@CAPACITOR.330UF_6.3V.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R37 2
 '@PCI CARD.SCHEMATIC1(SCH_1):INS249124@LIBRARY1.R_0805.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C4 2
 '@PCI CARD.SCHEMATIC1(SCH_1):INS249628@CAPACITOR.330UF_2.5V.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U4 1
 '@PCI CARD.SCHEMATIC1(SCH_1):INS264675@LIBRARY1.TI_PTH05050Y.NORMAL(CHIPS)':
 'GND':;
NODE_NAME	C6 2
 '@PCI CARD.SCHEMATIC1(SCH_1):INS264850@CAPACITOR.330UF_2.5V.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C7 2
 '@PCI CARD.SCHEMATIC1(SCH_1):INS264874@CAPACITOR.330UF_6.3V.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R39 2
 '@PCI CARD.SCHEMATIC1(SCH_1):INS265039@RESISTOR.1K_1/10W.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R40 2
 '@PCI CARD.SCHEMATIC1(SCH_1):INS265149@RESISTOR.1K_1/10W.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U5 6
 '@PCI CARD.SCHEMATIC1(SCH_1):INS265227@LIBRARY1.TI_TPS75501.NORMAL(CHIPS)':
 'TAB':;
NODE_NAME	U5 3
 '@PCI CARD.SCHEMATIC1(SCH_1):INS265227@LIBRARY1.TI_TPS75501.NORMAL(CHIPS)':
 'GND':;
NODE_NAME	R41 2
 '@PCI CARD.SCHEMATIC1(SCH_1):INS265508@RESISTOR.100_1/10W.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C8 2
 '@PCI CARD.SCHEMATIC1(SCH_1):INS265625@CAPACITOR.10UF_6.3V.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R42 2
 '@PCI CARD.SCHEMATIC1(SCH_1):INS265823@RESISTOR.30.1K_1/10W.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C9 2
 '@PCI CARD.SCHEMATIC1(SCH_1):INS266053@CAPACITOR.47UF_6.3V.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U6 6
 '@PCI CARD.SCHEMATIC1(SCH_1):INS266447@LIBRARY1.TI_TPS75501.NORMAL(CHIPS)':
 'TAB':;
NODE_NAME	U6 3
 '@PCI CARD.SCHEMATIC1(SCH_1):INS266447@LIBRARY1.TI_TPS75501.NORMAL(CHIPS)':
 'GND':;
NODE_NAME	R44 2
 '@PCI CARD.SCHEMATIC1(SCH_1):INS266503@RESISTOR.100_1/10W.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C10 2
 '@PCI CARD.SCHEMATIC1(SCH_1):INS266543@CAPACITOR.10UF_6.3V.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R45 2
 '@PCI CARD.SCHEMATIC1(SCH_1):INS266595@RESISTOR.30.1K_1/10W.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C11 2
 '@PCI CARD.SCHEMATIC1(SCH_1):INS266679@CAPACITOR.47UF_6.3V.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C12 2
 '@PCI CARD.SCHEMATIC1(SCH_1):INS266996@CAPACITOR.330UF_6.3V.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C13 2
 '@PCI CARD.SCHEMATIC1(SCH_1):INS267020@CAPACITOR.330UF_6.3V.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R47 2
 '@PCI CARD.SCHEMATIC1(SCH_1):INS267365@RESISTOR.84.5K_1/10W.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U7 1
 '@PCI CARD.SCHEMATIC1(SCH_1):INS266911@LIBRARY1.TI_PTH03000.NORMAL(CHIPS)':
 'GND':;
NODE_NAME	J5 B3
 '@PCI CARD.SCHEMATIC1(SCH_1):INS275396@LIBRARY1.PCI 32 TOP EDGE.NORMAL(CHIPS)':
 'GND':;
NODE_NAME	J5 B12
 '@PCI CARD.SCHEMATIC1(SCH_1):INS275396@LIBRARY1.PCI 32 TOP EDGE.NORMAL(CHIPS)':
 'GND _B12':;
NODE_NAME	J5 B13
 '@PCI CARD.SCHEMATIC1(SCH_1):INS275396@LIBRARY1.PCI 32 TOP EDGE.NORMAL(CHIPS)':
 'GND _B13':;
NODE_NAME	J5 B15
 '@PCI CARD.SCHEMATIC1(SCH_1):INS275396@LIBRARY1.PCI 32 TOP EDGE.NORMAL(CHIPS)':
 'GND _B15':;
NODE_NAME	J5 B17
 '@PCI CARD.SCHEMATIC1(SCH_1):INS275396@LIBRARY1.PCI 32 TOP EDGE.NORMAL(CHIPS)':
 'GND _B17':;
NODE_NAME	J5 B22
 '@PCI CARD.SCHEMATIC1(SCH_1):INS275396@LIBRARY1.PCI 32 TOP EDGE.NORMAL(CHIPS)':
 'GND _B22':;
NODE_NAME	J5 B28
 '@PCI CARD.SCHEMATIC1(SCH_1):INS275396@LIBRARY1.PCI 32 TOP EDGE.NORMAL(CHIPS)':
 'GND _B28':;
NODE_NAME	J5 B34
 '@PCI CARD.SCHEMATIC1(SCH_1):INS275396@LIBRARY1.PCI 32 TOP EDGE.NORMAL(CHIPS)':
 'GND13':;
NODE_NAME	J5 B38
 '@PCI CARD.SCHEMATIC1(SCH_1):INS275396@LIBRARY1.PCI 32 TOP EDGE.NORMAL(CHIPS)':
 'GND16':;
NODE_NAME	J5 B46
 '@PCI CARD.SCHEMATIC1(SCH_1):INS275396@LIBRARY1.PCI 32 TOP EDGE.NORMAL(CHIPS)':
 'GND18':;
NODE_NAME	J5 B49
 '@PCI CARD.SCHEMATIC1(SCH_1):INS275396@LIBRARY1.PCI 32 TOP EDGE.NORMAL(CHIPS)':
 'GND20':;
NODE_NAME	J5 B57
 '@PCI CARD.SCHEMATIC1(SCH_1):INS275396@LIBRARY1.PCI 32 TOP EDGE.NORMAL(CHIPS)':
 'GND22':;
NODE_NAME	J6 A56
 '@PCI CARD.SCHEMATIC1(SCH_1):INS276175@LIBRARY1.PCI 32 BOTTOM EDGE.NORMAL(CHIPS)':
 'GND21':;
NODE_NAME	J6 A48
 '@PCI CARD.SCHEMATIC1(SCH_1):INS276175@LIBRARY1.PCI 32 BOTTOM EDGE.NORMAL(CHIPS)':
 'GND19':;
NODE_NAME	J6 A42
 '@PCI CARD.SCHEMATIC1(SCH_1):INS276175@LIBRARY1.PCI 32 BOTTOM EDGE.NORMAL(CHIPS)':
 'GND17':;
NODE_NAME	J6 A37
 '@PCI CARD.SCHEMATIC1(SCH_1):INS276175@LIBRARY1.PCI 32 BOTTOM EDGE.NORMAL(CHIPS)':
 'GND15':;
NODE_NAME	J6 A35
 '@PCI CARD.SCHEMATIC1(SCH_1):INS276175@LIBRARY1.PCI 32 BOTTOM EDGE.NORMAL(CHIPS)':
 'GND14':;
NODE_NAME	J6 A24
 '@PCI CARD.SCHEMATIC1(SCH_1):INS276175@LIBRARY1.PCI 32 BOTTOM EDGE.NORMAL(CHIPS)':
 'GND10':;
NODE_NAME	J6 A18
 '@PCI CARD.SCHEMATIC1(SCH_1):INS276175@LIBRARY1.PCI 32 BOTTOM EDGE.NORMAL(CHIPS)':
 'GND08':;
NODE_NAME	J6 A30
 '@PCI CARD.SCHEMATIC1(SCH_1):INS276175@LIBRARY1.PCI 32 BOTTOM EDGE.NORMAL(CHIPS)':
 'GND12':;
NODE_NAME	J6 A13
 '@PCI CARD.SCHEMATIC1(SCH_1):INS276175@LIBRARY1.PCI 32 BOTTOM EDGE.NORMAL(CHIPS)':
 'GND05':;
NODE_NAME	J6 A12
 '@PCI CARD.SCHEMATIC1(SCH_1):INS276175@LIBRARY1.PCI 32 BOTTOM EDGE.NORMAL(CHIPS)':
 'GND03':;
NODE_NAME	J5 B9
 '@PCI CARD.SCHEMATIC1(SCH_1):INS275396@LIBRARY1.PCI 32 TOP EDGE.NORMAL(CHIPS)':
 'PRSNT1':;
NODE_NAME	J5 B11
 '@PCI CARD.SCHEMATIC1(SCH_1):INS275396@LIBRARY1.PCI 32 TOP EDGE.NORMAL(CHIPS)':
 'PRSNT2':;
NODE_NAME	R1 2
 '@PCI CARD.SCHEMATIC1(SCH_1):INS82900@LIBRARY1.R_0805.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R4 2
 '@PCI CARD.SCHEMATIC1(SCH_1):INS85469@LIBRARY1.R_0805.NORMAL(CHIPS)':
 '2':;
NET_NAME
'DDR_CKE1'
 '@PCI CARD.SCHEMATIC1(SCH_1):DDR_CKE1':
 C_SIGNAL='@\pci card\.schematic1(sch_1):ddr_cke1';
NODE_NAME	J4 174
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111585@LIBRARY1.MINI DIMM 1GB SMARTC.NORMAL(CHIPS)':
 'CKE1 (NC)':;
NET_NAME
'DDR_CS0#'
 '@PCI CARD.SCHEMATIC1(SCH_1):DDR_CS0#':
 C_SIGNAL='@\pci card\.schematic1(sch_1):\ddr_cs0#\';
NODE_NAME	J4 196
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111585@LIBRARY1.MINI DIMM 1GB SMARTC.NORMAL(CHIPS)':
 'CS0#':;
NODE_NAME	U1 H12
 '@PCI CARD.SCHEMATIC1(SCH_1):INS184303@LIBRARY1.XC4VLX80_FF1148F.NORMAL(CHIPS)':
 'IO_L13P_6':;
NODE_NAME	U1 F11
 '@PCI CARD.SCHEMATIC1(SCH_1):INS184303@LIBRARY1.XC4VLX80_FF1148F.NORMAL(CHIPS)':
 'IO_L11N_6':;
NET_NAME
'VCCAUX2V5'
 '@PCI CARD.SCHEMATIC1(SCH_1):VCCAUX2V5':
 C_SIGNAL='@\pci card\.schematic1(sch_1):vccaux2v5';
NODE_NAME	R43 1
 '@PCI CARD.SCHEMATIC1(SCH_1):INS265860@RESISTOR.31.6K_1/10W.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U5 4
 '@PCI CARD.SCHEMATIC1(SCH_1):INS265227@LIBRARY1.TI_TPS75501.NORMAL(CHIPS)':
 'OUT':;
NODE_NAME	C9 1
 '@PCI CARD.SCHEMATIC1(SCH_1):INS266053@CAPACITOR.47UF_6.3V.NORMAL(CHIPS)':
 '1':;
NET_NAME
'DDR_CS1#'
 '@PCI CARD.SCHEMATIC1(SCH_1):DDR_CS1#':
 C_SIGNAL='@\pci card\.schematic1(sch_1):\ddr_cs1#\';
NODE_NAME	J4 77
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111585@LIBRARY1.MINI DIMM 1GB SMARTC.NORMAL(CHIPS)':
 'CS1# (NC)':;
NODE_NAME	U1 J11
 '@PCI CARD.SCHEMATIC1(SCH_1):INS184303@LIBRARY1.XC4VLX80_FF1148F.NORMAL(CHIPS)':
 'IO_L13N_6':;
NODE_NAME	U1 A6
 '@PCI CARD.SCHEMATIC1(SCH_1):INS184303@LIBRARY1.XC4VLX80_FF1148F.NORMAL(CHIPS)':
 'IO_L12P_6':;
NET_NAME
'DDR_DQS8'
 '@PCI CARD.SCHEMATIC1(SCH_1):DDR_DQS8':
 C_SIGNAL='@\pci card\.schematic1(sch_1):ddr_dqs8';
NODE_NAME	J4 46
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111153@LIBRARY1.MINI DIMM 1GB SMARTA.NORMAL(CHIPS)':
 'DQS8':;
NODE_NAME	U1 AL24
 '@PCI CARD.SCHEMATIC1(SCH_1):INS183392@LIBRARY1.XC4VLX80_FF1148G.NORMAL(CHIPS)':
 'IO_L25P_CC_SM7_LC_7':;
NET_NAME
'N184255'
 '@PCI CARD.SCHEMATIC1(SCH_1):N184255':
 C_SIGNAL='@\pci card\.schematic1(sch_1):n184255';
NODE_NAME	U1 E7
 '@PCI CARD.SCHEMATIC1(SCH_1):INS184303@LIBRARY1.XC4VLX80_FF1148F.NORMAL(CHIPS)':
 'IO_L23N_VRP_6':;
NODE_NAME	R32 2
 '@PCI CARD.SCHEMATIC1(SCH_1):INS184217@LIBRARY1.R_0805.NORMAL(CHIPS)':
 '2':;
NET_NAME
'DDR_DQS2'
 '@PCI CARD.SCHEMATIC1(SCH_1):DDR_DQS2':
 C_SIGNAL='@\pci card\.schematic1(sch_1):ddr_dqs2';
NODE_NAME	J4 28
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111153@LIBRARY1.MINI DIMM 1GB SMARTA.NORMAL(CHIPS)':
 'DQS2':;
NODE_NAME	U1 B28
 '@PCI CARD.SCHEMATIC1(SCH_1):INS125981@LIBRARY1.XC4VLX80_FF1148E.NORMAL(CHIPS)':
 'IO_L25P_CC_LC_5':;
NET_NAME
'N184251'
 '@PCI CARD.SCHEMATIC1(SCH_1):N184251':
 C_SIGNAL='@\pci card\.schematic1(sch_1):n184251';
NODE_NAME	U1 E8
 '@PCI CARD.SCHEMATIC1(SCH_1):INS184303@LIBRARY1.XC4VLX80_FF1148F.NORMAL(CHIPS)':
 'IO_L23P_VRN_6':;
NODE_NAME	R31 2
 '@PCI CARD.SCHEMATIC1(SCH_1):INS184197@LIBRARY1.R_0805.NORMAL(CHIPS)':
 '2':;
NET_NAME
'DDR_DQS3'
 '@PCI CARD.SCHEMATIC1(SCH_1):DDR_DQS3':
 C_SIGNAL='@\pci card\.schematic1(sch_1):ddr_dqs3';
NODE_NAME	J4 37
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111153@LIBRARY1.MINI DIMM 1GB SMARTA.NORMAL(CHIPS)':
 'DQS3':;
NODE_NAME	U1 B27
 '@PCI CARD.SCHEMATIC1(SCH_1):INS125981@LIBRARY1.XC4VLX80_FF1148E.NORMAL(CHIPS)':
 'IO_L8P_CC_ADC1_LC_5':;
NET_NAME
'DDR_DQS0'
 '@PCI CARD.SCHEMATIC1(SCH_1):DDR_DQS0':
 C_SIGNAL='@\pci card\.schematic1(sch_1):ddr_dqs0';
NODE_NAME	J4 7
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111153@LIBRARY1.MINI DIMM 1GB SMARTA.NORMAL(CHIPS)':
 'DQS0':;
NODE_NAME	U1 A31
 '@PCI CARD.SCHEMATIC1(SCH_1):INS125981@LIBRARY1.XC4VLX80_FF1148E.NORMAL(CHIPS)':
 'IO_L24P_CC_LC_5':;
NET_NAME
'DDR_DQS4'
 '@PCI CARD.SCHEMATIC1(SCH_1):DDR_DQS4':
 C_SIGNAL='@\pci card\.schematic1(sch_1):ddr_dqs4';
NODE_NAME	J4 86
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111153@LIBRARY1.MINI DIMM 1GB SMARTA.NORMAL(CHIPS)':
 'DQS4':;
NODE_NAME	U1 H10
 '@PCI CARD.SCHEMATIC1(SCH_1):INS184303@LIBRARY1.XC4VLX80_FF1148F.NORMAL(CHIPS)':
 'IO_L8P_CC_LC_6':;
NET_NAME
'DDR_DQS1'
 '@PCI CARD.SCHEMATIC1(SCH_1):DDR_DQS1':
 C_SIGNAL='@\pci card\.schematic1(sch_1):ddr_dqs1';
NODE_NAME	J4 16
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111153@LIBRARY1.MINI DIMM 1GB SMARTA.NORMAL(CHIPS)':
 'DQS1':;
NODE_NAME	U1 F23
 '@PCI CARD.SCHEMATIC1(SCH_1):INS125981@LIBRARY1.XC4VLX80_FF1148E.NORMAL(CHIPS)':
 'IO_L9P_CC_LC_5':;
NET_NAME
'DDR_DQS7'
 '@PCI CARD.SCHEMATIC1(SCH_1):DDR_DQS7':
 C_SIGNAL='@\pci card\.schematic1(sch_1):ddr_dqs7';
NODE_NAME	J4 116
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111153@LIBRARY1.MINI DIMM 1GB SMARTA.NORMAL(CHIPS)':
 'DQS7':;
NODE_NAME	U1 C14
 '@PCI CARD.SCHEMATIC1(SCH_1):INS184303@LIBRARY1.XC4VLX80_FF1148F.NORMAL(CHIPS)':
 'IO_L25P_CC_LC_6':;
NET_NAME
'DDR_DQS6'
 '@PCI CARD.SCHEMATIC1(SCH_1):DDR_DQS6':
 C_SIGNAL='@\pci card\.schematic1(sch_1):ddr_dqs6';
NODE_NAME	J4 107
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111153@LIBRARY1.MINI DIMM 1GB SMARTA.NORMAL(CHIPS)':
 'DQS6':;
NODE_NAME	U1 B13
 '@PCI CARD.SCHEMATIC1(SCH_1):INS184303@LIBRARY1.XC4VLX80_FF1148F.NORMAL(CHIPS)':
 'IO_L9P_CC_LC_6':;
NET_NAME
'N266645'
 '@PCI CARD.SCHEMATIC1(SCH_1):N266645':
 C_SIGNAL='@\pci card\.schematic1(sch_1):n266645';
NODE_NAME	U6 5
 '@PCI CARD.SCHEMATIC1(SCH_1):INS266447@LIBRARY1.TI_TPS75501.NORMAL(CHIPS)':
 'FB':;
NODE_NAME	R45 1
 '@PCI CARD.SCHEMATIC1(SCH_1):INS266595@RESISTOR.30.1K_1/10W.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R46 2
 '@PCI CARD.SCHEMATIC1(SCH_1):INS266843@RESISTOR.44.2K_1/10W.NORMAL(CHIPS)':
 '2':;
NET_NAME
'DDR_DQS5'
 '@PCI CARD.SCHEMATIC1(SCH_1):DDR_DQS5':
 C_SIGNAL='@\pci card\.schematic1(sch_1):ddr_dqs5';
NODE_NAME	J4 95
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111153@LIBRARY1.MINI DIMM 1GB SMARTA.NORMAL(CHIPS)':
 'DQS5':;
NODE_NAME	U1 J9
 '@PCI CARD.SCHEMATIC1(SCH_1):INS184303@LIBRARY1.XC4VLX80_FF1148F.NORMAL(CHIPS)':
 'IO_L24P_CC_LC_6':;
NET_NAME
'N266529'
 '@PCI CARD.SCHEMATIC1(SCH_1):N266529':
 C_SIGNAL='@\pci card\.schematic1(sch_1):n266529';
NODE_NAME	R44 1
 '@PCI CARD.SCHEMATIC1(SCH_1):INS266503@RESISTOR.100_1/10W.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U6 1
 '@PCI CARD.SCHEMATIC1(SCH_1):INS266447@LIBRARY1.TI_TPS75501.NORMAL(CHIPS)':
 'EN_B':;
NET_NAME
'PCI_VCC'
 '@PCI CARD.SCHEMATIC1(SCH_1):PCI_VCC':
 C_SIGNAL='@\pci card\.schematic1(sch_1):pci_vcc';
NODE_NAME	R46 1
 '@PCI CARD.SCHEMATIC1(SCH_1):INS266843@RESISTOR.44.2K_1/10W.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U6 4
 '@PCI CARD.SCHEMATIC1(SCH_1):INS266447@LIBRARY1.TI_TPS75501.NORMAL(CHIPS)':
 'OUT':;
NODE_NAME	C11 1
 '@PCI CARD.SCHEMATIC1(SCH_1):INS266679@CAPACITOR.47UF_6.3V.NORMAL(CHIPS)':
 '1':;
NET_NAME
'DDR_DQS3#_126115'
 '@PCI CARD.SCHEMATIC1(SCH_1):DDR_DQS3#_126115':
 C_SIGNAL='@\pci card\.schematic1(sch_1):\ddr_dqs3#_126115\';
NODE_NAME	U1 C27
 '@PCI CARD.SCHEMATIC1(SCH_1):INS125981@LIBRARY1.XC4VLX80_FF1148E.NORMAL(CHIPS)':
 'IO_L8N_CC_ADC1_LC_5':;
NET_NAME
'DDR_DQS1#_126115'
 '@PCI CARD.SCHEMATIC1(SCH_1):DDR_DQS1#_126115':
 C_SIGNAL='@\pci card\.schematic1(sch_1):\ddr_dqs1#_126115\';
NODE_NAME	U1 E23
 '@PCI CARD.SCHEMATIC1(SCH_1):INS125981@LIBRARY1.XC4VLX80_FF1148E.NORMAL(CHIPS)':
 'IO_L9N_CC_LC_5':;
NET_NAME
'DDR_DQS2#_126115'
 '@PCI CARD.SCHEMATIC1(SCH_1):DDR_DQS2#_126115':
 C_SIGNAL='@\pci card\.schematic1(sch_1):\ddr_dqs2#_126115\';
NODE_NAME	U1 C28
 '@PCI CARD.SCHEMATIC1(SCH_1):INS125981@LIBRARY1.XC4VLX80_FF1148E.NORMAL(CHIPS)':
 'IO_L25N_CC_LC_5':;
NET_NAME
'DDR_DQS4#_184437'
 '@PCI CARD.SCHEMATIC1(SCH_1):DDR_DQS4#_184437':
 C_SIGNAL='@\pci card\.schematic1(sch_1):\ddr_dqs4#_184437\';
NODE_NAME	U1 H9
 '@PCI CARD.SCHEMATIC1(SCH_1):INS184303@LIBRARY1.XC4VLX80_FF1148F.NORMAL(CHIPS)':
 'IO_L8N_CC_LC_6':;
NET_NAME
'DDR_DQS6#_184437'
 '@PCI CARD.SCHEMATIC1(SCH_1):DDR_DQS6#_184437':
 C_SIGNAL='@\pci card\.schematic1(sch_1):\ddr_dqs6#_184437\';
NODE_NAME	U1 B12
 '@PCI CARD.SCHEMATIC1(SCH_1):INS184303@LIBRARY1.XC4VLX80_FF1148F.NORMAL(CHIPS)':
 'IO_L9N_CC_LC_6':;
NET_NAME
'DDR_DQS7#_184437'
 '@PCI CARD.SCHEMATIC1(SCH_1):DDR_DQS7#_184437':
 C_SIGNAL='@\pci card\.schematic1(sch_1):\ddr_dqs7#_184437\';
NODE_NAME	U1 C13
 '@PCI CARD.SCHEMATIC1(SCH_1):INS184303@LIBRARY1.XC4VLX80_FF1148F.NORMAL(CHIPS)':
 'IO_L25N_CC_LC_6':;
NET_NAME
'DDR_DQS5#_184437'
 '@PCI CARD.SCHEMATIC1(SCH_1):DDR_DQS5#_184437':
 C_SIGNAL='@\pci card\.schematic1(sch_1):\ddr_dqs5#_184437\';
NODE_NAME	U1 K9
 '@PCI CARD.SCHEMATIC1(SCH_1):INS184303@LIBRARY1.XC4VLX80_FF1148F.NORMAL(CHIPS)':
 'IO_L24N_CC_LC_6':;
NET_NAME
'N175995'
 '@PCI CARD.SCHEMATIC1(SCH_1):N175995':
 C_SIGNAL='@\pci card\.schematic1(sch_1):n175995';
NODE_NAME	U1 D22
 '@PCI CARD.SCHEMATIC1(SCH_1):INS125981@LIBRARY1.XC4VLX80_FF1148E.NORMAL(CHIPS)':
 'IO_L23N_VRP_5':;
NODE_NAME	R22 2
 '@PCI CARD.SCHEMATIC1(SCH_1):INS162269@LIBRARY1.R_0805.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N175989'
 '@PCI CARD.SCHEMATIC1(SCH_1):N175989':
 C_SIGNAL='@\pci card\.schematic1(sch_1):n175989';
NODE_NAME	R21 2
 '@PCI CARD.SCHEMATIC1(SCH_1):INS162253@LIBRARY1.R_0805.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U1 E22
 '@PCI CARD.SCHEMATIC1(SCH_1):INS125981@LIBRARY1.XC4VLX80_FF1148E.NORMAL(CHIPS)':
 'IO_L23P_VRN_5':;
NET_NAME
'DDR_DQS0#_126115'
 '@PCI CARD.SCHEMATIC1(SCH_1):DDR_DQS0#_126115':
 C_SIGNAL='@\pci card\.schematic1(sch_1):\ddr_dqs0#_126115\';
NODE_NAME	U1 B31
 '@PCI CARD.SCHEMATIC1(SCH_1):INS125981@LIBRARY1.XC4VLX80_FF1148E.NORMAL(CHIPS)':
 'IO_L24N_CC_LC_5':;
NET_NAME
'N267389'
 '@PCI CARD.SCHEMATIC1(SCH_1):N267389':
 C_SIGNAL='@\pci card\.schematic1(sch_1):n267389';
NODE_NAME	U7 4
 '@PCI CARD.SCHEMATIC1(SCH_1):INS266911@LIBRARY1.TI_PTH03000.NORMAL(CHIPS)':
 'ADJ':;
NODE_NAME	R47 1
 '@PCI CARD.SCHEMATIC1(SCH_1):INS267365@RESISTOR.84.5K_1/10W.NORMAL(CHIPS)':
 '1':;
NET_NAME
'VCCINT'
 '@PCI CARD.SCHEMATIC1(SCH_1):VCCINT':
 C_SIGNAL='@\pci card\.schematic1(sch_1):vccint';
NODE_NAME	C13 1
 '@PCI CARD.SCHEMATIC1(SCH_1):INS267020@CAPACITOR.330UF_6.3V.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U7 5
 '@PCI CARD.SCHEMATIC1(SCH_1):INS266911@LIBRARY1.TI_PTH03000.NORMAL(CHIPS)':
 'VOUT':;
NET_NAME
'DDR_DQ0'
 '@PCI CARD.SCHEMATIC1(SCH_1):DDR_DQ0':
 C_SIGNAL='@\pci card\.schematic1(sch_1):ddr_dq0';
NODE_NAME	J4 3
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111406@LIBRARY1.MINI DIMM 1GB SMARTB.NORMAL(CHIPS)':
 'DQ0':;
NODE_NAME	U1 B23
 '@PCI CARD.SCHEMATIC1(SCH_1):INS125981@LIBRARY1.XC4VLX80_FF1148E.NORMAL(CHIPS)':
 'IO_L1P_ADC7_5':;
NET_NAME
'FPGA_JTAG_TCK'
 '@PCI CARD.SCHEMATIC1(SCH_1):FPGA_JTAG_TCK':
 C_SIGNAL='@\pci card\.schematic1(sch_1):fpga_jtag_tck';
NODE_NAME	U1 V14
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68059@LIBRARY1.XC4VLX80_FF1148A.NORMAL(CHIPS)':
 'TCK_0':;
NODE_NAME	U2 G1
 '@PCI CARD.SCHEMATIC1(SCH_1):INS232188@LIBRARY1.XCF32P_FS48.NORMAL(CHIPS)':
 'TDI':;
NODE_NAME	U1 L14
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68313@LIBRARY1.XC4VLX80_FF1148B.NORMAL(CHIPS)':
 'IO_L2N_D28_LC_1':;
NODE_NAME	U1 D21
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68313@LIBRARY1.XC4VLX80_FF1148B.NORMAL(CHIPS)':
 'IO_L3N_D26_LC_1':;
NODE_NAME	U1 D16
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68313@LIBRARY1.XC4VLX80_FF1148B.NORMAL(CHIPS)':
 'IO_L14P_GC_LC_1':;
NODE_NAME	U1 AD16
 '@PCI CARD.SCHEMATIC1(SCH_1):INS86523@LIBRARY1.XC4VLX80_FF1148C.NORMAL(CHIPS)':
 'IO_L10P_GC_LC_2':;
NODE_NAME	U1 AF15
 '@PCI CARD.SCHEMATIC1(SCH_1):INS86523@LIBRARY1.XC4VLX80_FF1148C.NORMAL(CHIPS)':
 'IO_L10N_GC_LC_2':;
NODE_NAME	U1 AP20
 '@PCI CARD.SCHEMATIC1(SCH_1):INS86523@LIBRARY1.XC4VLX80_FF1148C.NORMAL(CHIPS)':
 'IO_L11N_GC_LC_2':;
NODE_NAME	U1 AM20
 '@PCI CARD.SCHEMATIC1(SCH_1):INS86523@LIBRARY1.XC4VLX80_FF1148C.NORMAL(CHIPS)':
 'IO_L13P_GC_LC_2':;
NODE_NAME	U1 AB17
 '@PCI CARD.SCHEMATIC1(SCH_1):INS86523@LIBRARY1.XC4VLX80_FF1148C.NORMAL(CHIPS)':
 'IO_L14P_GC_LC_2':;
NODE_NAME	J3 4
 '@PCI CARD.SCHEMATIC1(SCH_1):INS104392@CONNECTOR.HEADER 7X2.NORMAL(CHIPS)':
 '4':;
NODE_NAME	J3 10
 '@PCI CARD.SCHEMATIC1(SCH_1):INS104392@CONNECTOR.HEADER 7X2.NORMAL(CHIPS)':
 '10':;
NODE_NAME	R15 2
 '@PCI CARD.SCHEMATIC1(SCH_1):INS105273@LIBRARY1.R_0805.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R18 2
 '@PCI CARD.SCHEMATIC1(SCH_1):INS105907@LIBRARY1.R_0805.NORMAL(CHIPS)':
 '2':;
NODE_NAME	J5 B52
 '@PCI CARD.SCHEMATIC1(SCH_1):INS275396@LIBRARY1.PCI 32 TOP EDGE.NORMAL(CHIPS)':
 'AD8':;
NODE_NAME	J5 B53
 '@PCI CARD.SCHEMATIC1(SCH_1):INS275396@LIBRARY1.PCI 32 TOP EDGE.NORMAL(CHIPS)':
 'AD7':;
NODE_NAME	J5 B55
 '@PCI CARD.SCHEMATIC1(SCH_1):INS275396@LIBRARY1.PCI 32 TOP EDGE.NORMAL(CHIPS)':
 'AD5':;
NODE_NAME	J5 B56
 '@PCI CARD.SCHEMATIC1(SCH_1):INS275396@LIBRARY1.PCI 32 TOP EDGE.NORMAL(CHIPS)':
 'AD3':;
NODE_NAME	J5 B58
 '@PCI CARD.SCHEMATIC1(SCH_1):INS275396@LIBRARY1.PCI 32 TOP EDGE.NORMAL(CHIPS)':
 'AD1':;
NODE_NAME	J5 B60
 '@PCI CARD.SCHEMATIC1(SCH_1):INS275396@LIBRARY1.PCI 32 TOP EDGE.NORMAL(CHIPS)':
 'ACK64':;
NODE_NAME	J5 B2
 '@PCI CARD.SCHEMATIC1(SCH_1):INS275396@LIBRARY1.PCI 32 TOP EDGE.NORMAL(CHIPS)':
 'TCK':;
NODE_NAME	J5 B4
 '@PCI CARD.SCHEMATIC1(SCH_1):INS275396@LIBRARY1.PCI 32 TOP EDGE.NORMAL(CHIPS)':
 'TDO':;
NODE_NAME	J5 B7
 '@PCI CARD.SCHEMATIC1(SCH_1):INS275396@LIBRARY1.PCI 32 TOP EDGE.NORMAL(CHIPS)':
 'INTB':;
NODE_NAME	J5 B8
 '@PCI CARD.SCHEMATIC1(SCH_1):INS275396@LIBRARY1.PCI 32 TOP EDGE.NORMAL(CHIPS)':
 'INTD':;
NET_NAME
'DDR_DQ10'
 '@PCI CARD.SCHEMATIC1(SCH_1):DDR_DQ10':
 C_SIGNAL='@\pci card\.schematic1(sch_1):ddr_dq10';
NODE_NAME	J4 21
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111406@LIBRARY1.MINI DIMM 1GB SMARTB.NORMAL(CHIPS)':
 'DQ10':;
NODE_NAME	U1 D24
 '@PCI CARD.SCHEMATIC1(SCH_1):INS125981@LIBRARY1.XC4VLX80_FF1148E.NORMAL(CHIPS)':
 'IO_L7P_ADC2_5':;
NET_NAME
'DDR_DQ1'
 '@PCI CARD.SCHEMATIC1(SCH_1):DDR_DQ1':
 C_SIGNAL='@\pci card\.schematic1(sch_1):ddr_dq1';
NODE_NAME	J4 4
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111406@LIBRARY1.MINI DIMM 1GB SMARTB.NORMAL(CHIPS)':
 'DQ1':;
NODE_NAME	U1 A23
 '@PCI CARD.SCHEMATIC1(SCH_1):INS125981@LIBRARY1.XC4VLX80_FF1148E.NORMAL(CHIPS)':
 'IO_L1N_ADC7_5':;
NET_NAME
'DDR_DQ2'
 '@PCI CARD.SCHEMATIC1(SCH_1):DDR_DQ2':
 C_SIGNAL='@\pci card\.schematic1(sch_1):ddr_dq2';
NODE_NAME	J4 9
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111406@LIBRARY1.MINI DIMM 1GB SMARTB.NORMAL(CHIPS)':
 'DQ2':;
NODE_NAME	U1 A26
 '@PCI CARD.SCHEMATIC1(SCH_1):INS125981@LIBRARY1.XC4VLX80_FF1148E.NORMAL(CHIPS)':
 'IO_L2P_ADC6_5':;
NET_NAME
'DDR_DQ3'
 '@PCI CARD.SCHEMATIC1(SCH_1):DDR_DQ3':
 C_SIGNAL='@\pci card\.schematic1(sch_1):ddr_dq3';
NODE_NAME	J4 10
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111406@LIBRARY1.MINI DIMM 1GB SMARTB.NORMAL(CHIPS)':
 'DQ3':;
NODE_NAME	U1 B26
 '@PCI CARD.SCHEMATIC1(SCH_1):INS125981@LIBRARY1.XC4VLX80_FF1148E.NORMAL(CHIPS)':
 'IO_L2N_ADC6_5':;
NET_NAME
'DDR_DQ4'
 '@PCI CARD.SCHEMATIC1(SCH_1):DDR_DQ4':
 C_SIGNAL='@\pci card\.schematic1(sch_1):ddr_dq4';
NODE_NAME	J4 124
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111406@LIBRARY1.MINI DIMM 1GB SMARTB.NORMAL(CHIPS)':
 'DQ4':;
NODE_NAME	U1 A24
 '@PCI CARD.SCHEMATIC1(SCH_1):INS125981@LIBRARY1.XC4VLX80_FF1148E.NORMAL(CHIPS)':
 'IO_L3P_ADC5_5':;
NET_NAME
'DDR_DQ5'
 '@PCI CARD.SCHEMATIC1(SCH_1):DDR_DQ5':
 C_SIGNAL='@\pci card\.schematic1(sch_1):ddr_dq5';
NODE_NAME	J4 125
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111406@LIBRARY1.MINI DIMM 1GB SMARTB.NORMAL(CHIPS)':
 'DQ5':;
NODE_NAME	U1 A25
 '@PCI CARD.SCHEMATIC1(SCH_1):INS125981@LIBRARY1.XC4VLX80_FF1148E.NORMAL(CHIPS)':
 'IO_L3N_ADC5_5':;
NET_NAME
'DDR_DQ6'
 '@PCI CARD.SCHEMATIC1(SCH_1):DDR_DQ6':
 C_SIGNAL='@\pci card\.schematic1(sch_1):ddr_dq6';
NODE_NAME	J4 130
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111406@LIBRARY1.MINI DIMM 1GB SMARTB.NORMAL(CHIPS)':
 'DQ6':;
NODE_NAME	U1 C23
 '@PCI CARD.SCHEMATIC1(SCH_1):INS125981@LIBRARY1.XC4VLX80_FF1148E.NORMAL(CHIPS)':
 'IO_L5P_ADC4_5':;
NET_NAME
'N96843'
 '@PCI CARD.SCHEMATIC1(SCH_1):N96843':
 C_SIGNAL='@\pci card\.schematic1(sch_1):n96843';
NODE_NAME	U2 A3
 '@PCI CARD.SCHEMATIC1(SCH_1):INS232188@LIBRARY1.XCF32P_FS48.NORMAL(CHIPS)':
 'OE/RESET':;
NODE_NAME	R8 2
 '@PCI CARD.SCHEMATIC1(SCH_1):INS99534@LIBRARY1.R_0805.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U1 U21
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68059@LIBRARY1.XC4VLX80_FF1148A.NORMAL(CHIPS)':
 'INIT_0':;
NET_NAME
'DDR_DQ49'
 '@PCI CARD.SCHEMATIC1(SCH_1):DDR_DQ49':
 C_SIGNAL='@\pci card\.schematic1(sch_1):ddr_dq49';
NODE_NAME	J4 101
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111406@LIBRARY1.MINI DIMM 1GB SMARTB.NORMAL(CHIPS)':
 'DQ49':;
NODE_NAME	U1 F31
 '@PCI CARD.SCHEMATIC1(SCH_1):INS125981@LIBRARY1.XC4VLX80_FF1148E.NORMAL(CHIPS)':
 'IO_L32N_5':;
NET_NAME
'DDR_DQ48'
 '@PCI CARD.SCHEMATIC1(SCH_1):DDR_DQ48':
 C_SIGNAL='@\pci card\.schematic1(sch_1):ddr_dq48';
NODE_NAME	J4 100
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111406@LIBRARY1.MINI DIMM 1GB SMARTB.NORMAL(CHIPS)':
 'DQ48':;
NODE_NAME	U1 E31
 '@PCI CARD.SCHEMATIC1(SCH_1):INS125981@LIBRARY1.XC4VLX80_FF1148E.NORMAL(CHIPS)':
 'IO_L32P_5':;
NET_NAME
'3V3'
 '@PCI CARD.SCHEMATIC1(SCH_1):3V3':
 C_SIGNAL='@\pci card\.schematic1(sch_1):\3v3\';
NODE_NAME	R9 1
 '@PCI CARD.SCHEMATIC1(SCH_1):INS99560@LIBRARY1.R_0805.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R7 1
 '@PCI CARD.SCHEMATIC1(SCH_1):INS99508@LIBRARY1.R_0805.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R8 1
 '@PCI CARD.SCHEMATIC1(SCH_1):INS99534@LIBRARY1.R_0805.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U2 B2
 '@PCI CARD.SCHEMATIC1(SCH_1):INS232188@LIBRARY1.XCF32P_FS48.NORMAL(CHIPS)':
 'VCCO_0':;
NODE_NAME	U2 C6
 '@PCI CARD.SCHEMATIC1(SCH_1):INS232188@LIBRARY1.XCF32P_FS48.NORMAL(CHIPS)':
 'VCCO_1':;
NODE_NAME	U2 D6
 '@PCI CARD.SCHEMATIC1(SCH_1):INS232188@LIBRARY1.XCF32P_FS48.NORMAL(CHIPS)':
 'VCCO_2':;
NODE_NAME	U2 G5
 '@PCI CARD.SCHEMATIC1(SCH_1):INS232188@LIBRARY1.XCF32P_FS48.NORMAL(CHIPS)':
 'VCCO_3':;
NODE_NAME	U2 H2
 '@PCI CARD.SCHEMATIC1(SCH_1):INS232188@LIBRARY1.XCF32P_FS48.NORMAL(CHIPS)':
 'VCCJ':;
NODE_NAME	R10 1
 '@PCI CARD.SCHEMATIC1(SCH_1):INS100363@LIBRARY1.R_0805.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R11 1
 '@PCI CARD.SCHEMATIC1(SCH_1):INS100379@LIBRARY1.R_0805.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R12 1
 '@PCI CARD.SCHEMATIC1(SCH_1):INS100395@LIBRARY1.R_0805.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R13 1
 '@PCI CARD.SCHEMATIC1(SCH_1):INS101868@LIBRARY1.R_0805.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R16 1
 '@PCI CARD.SCHEMATIC1(SCH_1):INS105652@LIBRARY1.R_0805.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R17 1
 '@PCI CARD.SCHEMATIC1(SCH_1):INS105764@LIBRARY1.R_0805.NORMAL(CHIPS)':
 '1':;
NODE_NAME	J3 2
 '@PCI CARD.SCHEMATIC1(SCH_1):INS104392@CONNECTOR.HEADER 7X2.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R18 1
 '@PCI CARD.SCHEMATIC1(SCH_1):INS105907@LIBRARY1.R_0805.NORMAL(CHIPS)':
 '1':;
NODE_NAME	J4 244
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111726@LIBRARY1.MINI DIMM 1GB SMARTD.NORMAL(CHIPS)':
 'VDDSPD_244':;
NODE_NAME	U7 2
 '@PCI CARD.SCHEMATIC1(SCH_1):INS266911@LIBRARY1.TI_PTH03000.NORMAL(CHIPS)':
 'VIN':;
NODE_NAME	C12 1
 '@PCI CARD.SCHEMATIC1(SCH_1):INS266996@CAPACITOR.330UF_6.3V.NORMAL(CHIPS)':
 '1':;
NET_NAME
'DDR_DQ47'
 '@PCI CARD.SCHEMATIC1(SCH_1):DDR_DQ47':
 C_SIGNAL='@\pci card\.schematic1(sch_1):ddr_dq47';
NODE_NAME	J4 219
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111406@LIBRARY1.MINI DIMM 1GB SMARTB.NORMAL(CHIPS)':
 'DQ47':;
NODE_NAME	U1 B33
 '@PCI CARD.SCHEMATIC1(SCH_1):INS125981@LIBRARY1.XC4VLX80_FF1148E.NORMAL(CHIPS)':
 'IO_L31N_5':;
NET_NAME
'1V8'
 '@PCI CARD.SCHEMATIC1(SCH_1):1V8':
 C_SIGNAL='@\pci card\.schematic1(sch_1):\1v8\';
NODE_NAME	U2 B1
 '@PCI CARD.SCHEMATIC1(SCH_1):INS232188@LIBRARY1.XCF32P_FS48.NORMAL(CHIPS)':
 'VCCINT_0':;
NODE_NAME	U2 E1
 '@PCI CARD.SCHEMATIC1(SCH_1):INS232188@LIBRARY1.XCF32P_FS48.NORMAL(CHIPS)':
 'VCCINT_1':;
NODE_NAME	U2 G6
 '@PCI CARD.SCHEMATIC1(SCH_1):INS232188@LIBRARY1.XCF32P_FS48.NORMAL(CHIPS)':
 'VCCINT_2':;
NODE_NAME	J4 54
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111726@LIBRARY1.MINI DIMM 1GB SMARTD.NORMAL(CHIPS)':
 'VDD_54':;
NODE_NAME	J4 60
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111726@LIBRARY1.MINI DIMM 1GB SMARTD.NORMAL(CHIPS)':
 'VDD_60':;
NODE_NAME	J4 195
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111726@LIBRARY1.MINI DIMM 1GB SMARTD.NORMAL(CHIPS)':
 'VDDQ_195':;
NODE_NAME	J4 197
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111726@LIBRARY1.MINI DIMM 1GB SMARTD.NORMAL(CHIPS)':
 'VDDQ_197':;
NODE_NAME	J4 76
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111726@LIBRARY1.MINI DIMM 1GB SMARTD.NORMAL(CHIPS)':
 'VDDQ_76':;
NODE_NAME	J4 79
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111726@LIBRARY1.MINI DIMM 1GB SMARTD.NORMAL(CHIPS)':
 'VDDQ_79':;
NODE_NAME	J4 69
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111726@LIBRARY1.MINI DIMM 1GB SMARTD.NORMAL(CHIPS)':
 'VDD_69':;
NODE_NAME	J4 72
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111726@LIBRARY1.MINI DIMM 1GB SMARTD.NORMAL(CHIPS)':
 'VDD_72':;
NODE_NAME	J4 175
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111726@LIBRARY1.MINI DIMM 1GB SMARTD.NORMAL(CHIPS)':
 'VDD_175':;
NODE_NAME	J4 181
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111726@LIBRARY1.MINI DIMM 1GB SMARTD.NORMAL(CHIPS)':
 'VDD_181':;
NODE_NAME	J4 184
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111726@LIBRARY1.MINI DIMM 1GB SMARTD.NORMAL(CHIPS)':
 'VDDQ_184':;
NODE_NAME	J4 63
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111726@LIBRARY1.MINI DIMM 1GB SMARTD.NORMAL(CHIPS)':
 'VDDQ_63':;
NODE_NAME	J4 65
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111726@LIBRARY1.MINI DIMM 1GB SMARTD.NORMAL(CHIPS)':
 'VDD_65':;
NODE_NAME	J4 178
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111726@LIBRARY1.MINI DIMM 1GB SMARTD.NORMAL(CHIPS)':
 'VDDQ_178':;
NODE_NAME	J4 57
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111726@LIBRARY1.MINI DIMM 1GB SMARTD.NORMAL(CHIPS)':
 'VDDQ_57':;
NODE_NAME	J4 200
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111726@LIBRARY1.MINI DIMM 1GB SMARTD.NORMAL(CHIPS)':
 'VDD_200':;
NODE_NAME	J4 52
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111726@LIBRARY1.MINI DIMM 1GB SMARTD.NORMAL(CHIPS)':
 'VDDQ_52':;
NODE_NAME	J4 173
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111726@LIBRARY1.MINI DIMM 1GB SMARTD.NORMAL(CHIPS)':
 'VDDQ_173':;
NODE_NAME	J4 193
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111726@LIBRARY1.MINI DIMM 1GB SMARTD.NORMAL(CHIPS)':
 'VDD_193':;
NODE_NAME	J4 187
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111726@LIBRARY1.MINI DIMM 1GB SMARTD.NORMAL(CHIPS)':
 'VDD_187':;
NODE_NAME	J4 190
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111726@LIBRARY1.MINI DIMM 1GB SMARTD.NORMAL(CHIPS)':
 'VDD_190':;
NODE_NAME	J4 74
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111726@LIBRARY1.MINI DIMM 1GB SMARTD.NORMAL(CHIPS)':
 'VDD_74':;
NODE_NAME	R21 1
 '@PCI CARD.SCHEMATIC1(SCH_1):INS162253@LIBRARY1.R_0805.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R31 1
 '@PCI CARD.SCHEMATIC1(SCH_1):INS184197@LIBRARY1.R_0805.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R29 1
 '@PCI CARD.SCHEMATIC1(SCH_1):INS183532@LIBRARY1.R_0805.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R33 1
 '@PCI CARD.SCHEMATIC1(SCH_1):INS197832@LIBRARY1.R_0805.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R35 1
 '@PCI CARD.SCHEMATIC1(SCH_1):INS198234@LIBRARY1.R_0805.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C4 1
 '@PCI CARD.SCHEMATIC1(SCH_1):INS249628@CAPACITOR.330UF_2.5V.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U3 5
 '@PCI CARD.SCHEMATIC1(SCH_1):INS237422@LIBRARY1.TI_PTH05000W.NORMAL(CHIPS)':
 'VOUT':;
NODE_NAME	R38 1
 '@PCI CARD.SCHEMATIC1(SCH_1):INS265015@RESISTOR.1K_1/10W.NORMAL(CHIPS)':
 '1':;
NET_NAME
'DDR_DQ46'
 '@PCI CARD.SCHEMATIC1(SCH_1):DDR_DQ46':
 C_SIGNAL='@\pci card\.schematic1(sch_1):ddr_dq46';
NODE_NAME	J4 218
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111406@LIBRARY1.MINI DIMM 1GB SMARTB.NORMAL(CHIPS)':
 'DQ46':;
NODE_NAME	U1 B32
 '@PCI CARD.SCHEMATIC1(SCH_1):INS125981@LIBRARY1.XC4VLX80_FF1148E.NORMAL(CHIPS)':
 'IO_L31P_5':;
NET_NAME
'DDR_DQ45'
 '@PCI CARD.SCHEMATIC1(SCH_1):DDR_DQ45':
 C_SIGNAL='@\pci card\.schematic1(sch_1):ddr_dq45';
NODE_NAME	J4 213
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111406@LIBRARY1.MINI DIMM 1GB SMARTB.NORMAL(CHIPS)':
 'DQ45':;
NODE_NAME	U1 L26
 '@PCI CARD.SCHEMATIC1(SCH_1):INS125981@LIBRARY1.XC4VLX80_FF1148E.NORMAL(CHIPS)':
 'IO_L30N_5':;
NET_NAME
'DDR_DQ44'
 '@PCI CARD.SCHEMATIC1(SCH_1):DDR_DQ44':
 C_SIGNAL='@\pci card\.schematic1(sch_1):ddr_dq44';
NODE_NAME	J4 212
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111406@LIBRARY1.MINI DIMM 1GB SMARTB.NORMAL(CHIPS)':
 'DQ44':;
NODE_NAME	U1 L25
 '@PCI CARD.SCHEMATIC1(SCH_1):INS125981@LIBRARY1.XC4VLX80_FF1148E.NORMAL(CHIPS)':
 'IO_L30P_5':;
NET_NAME
'DDR_DQ43'
 '@PCI CARD.SCHEMATIC1(SCH_1):DDR_DQ43':
 C_SIGNAL='@\pci card\.schematic1(sch_1):ddr_dq43';
NODE_NAME	J4 98
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111406@LIBRARY1.MINI DIMM 1GB SMARTB.NORMAL(CHIPS)':
 'DQ43':;
NODE_NAME	U1 E29
 '@PCI CARD.SCHEMATIC1(SCH_1):INS125981@LIBRARY1.XC4VLX80_FF1148E.NORMAL(CHIPS)':
 'IO_L29N_5':;
NET_NAME
'DDR_DQ42'
 '@PCI CARD.SCHEMATIC1(SCH_1):DDR_DQ42':
 C_SIGNAL='@\pci card\.schematic1(sch_1):ddr_dq42';
NODE_NAME	J4 97
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111406@LIBRARY1.MINI DIMM 1GB SMARTB.NORMAL(CHIPS)':
 'DQ42':;
NODE_NAME	U1 D29
 '@PCI CARD.SCHEMATIC1(SCH_1):INS125981@LIBRARY1.XC4VLX80_FF1148E.NORMAL(CHIPS)':
 'IO_L29P_5':;
NET_NAME
'DDR_DQ41'
 '@PCI CARD.SCHEMATIC1(SCH_1):DDR_DQ41':
 C_SIGNAL='@\pci card\.schematic1(sch_1):ddr_dq41';
NODE_NAME	J4 92
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111406@LIBRARY1.MINI DIMM 1GB SMARTB.NORMAL(CHIPS)':
 'DQ41':;
NODE_NAME	U1 F29
 '@PCI CARD.SCHEMATIC1(SCH_1):INS125981@LIBRARY1.XC4VLX80_FF1148E.NORMAL(CHIPS)':
 'IO_L28P_5':;
NET_NAME
'DDR_DQ40'
 '@PCI CARD.SCHEMATIC1(SCH_1):DDR_DQ40':
 C_SIGNAL='@\pci card\.schematic1(sch_1):ddr_dq40';
NODE_NAME	J4 91
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111406@LIBRARY1.MINI DIMM 1GB SMARTB.NORMAL(CHIPS)':
 'DQ40':;
NODE_NAME	U1 G28
 '@PCI CARD.SCHEMATIC1(SCH_1):INS125981@LIBRARY1.XC4VLX80_FF1148E.NORMAL(CHIPS)':
 'IO_L27N_5':;
NET_NAME
'DDR_DQ39'
 '@PCI CARD.SCHEMATIC1(SCH_1):DDR_DQ39':
 C_SIGNAL='@\pci card\.schematic1(sch_1):ddr_dq39';
NODE_NAME	J4 210
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111406@LIBRARY1.MINI DIMM 1GB SMARTB.NORMAL(CHIPS)':
 'DQ39':;
NODE_NAME	U1 G27
 '@PCI CARD.SCHEMATIC1(SCH_1):INS125981@LIBRARY1.XC4VLX80_FF1148E.NORMAL(CHIPS)':
 'IO_L27P_5':;
NET_NAME
'DDR_DQ38'
 '@PCI CARD.SCHEMATIC1(SCH_1):DDR_DQ38':
 C_SIGNAL='@\pci card\.schematic1(sch_1):ddr_dq38';
NODE_NAME	J4 209
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111406@LIBRARY1.MINI DIMM 1GB SMARTB.NORMAL(CHIPS)':
 'DQ38':;
NODE_NAME	U1 D31
 '@PCI CARD.SCHEMATIC1(SCH_1):INS125981@LIBRARY1.XC4VLX80_FF1148E.NORMAL(CHIPS)':
 'IO_L26N_5':;
NET_NAME
'DDR_DQ37'
 '@PCI CARD.SCHEMATIC1(SCH_1):DDR_DQ37':
 C_SIGNAL='@\pci card\.schematic1(sch_1):ddr_dq37';
NODE_NAME	J4 204
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111406@LIBRARY1.MINI DIMM 1GB SMARTB.NORMAL(CHIPS)':
 'DQ37':;
NODE_NAME	U1 D30
 '@PCI CARD.SCHEMATIC1(SCH_1):INS125981@LIBRARY1.XC4VLX80_FF1148E.NORMAL(CHIPS)':
 'IO_L26P_5':;
NET_NAME
'DDR_DQ36'
 '@PCI CARD.SCHEMATIC1(SCH_1):DDR_DQ36':
 C_SIGNAL='@\pci card\.schematic1(sch_1):ddr_dq36';
NODE_NAME	J4 203
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111406@LIBRARY1.MINI DIMM 1GB SMARTB.NORMAL(CHIPS)':
 'DQ36':;
NODE_NAME	U1 K26
 '@PCI CARD.SCHEMATIC1(SCH_1):INS125981@LIBRARY1.XC4VLX80_FF1148E.NORMAL(CHIPS)':
 'IO_L16N_5':;
NET_NAME
'N100411'
 '@PCI CARD.SCHEMATIC1(SCH_1):N100411':
 C_SIGNAL='@\pci card\.schematic1(sch_1):n100411';
NODE_NAME	U1 W20
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68059@LIBRARY1.XC4VLX80_FF1148A.NORMAL(CHIPS)':
 'M0_0':;
NODE_NAME	R12 2
 '@PCI CARD.SCHEMATIC1(SCH_1):INS100395@LIBRARY1.R_0805.NORMAL(CHIPS)':
 '2':;
NODE_NAME	J2 5
 '@PCI CARD.SCHEMATIC1(SCH_1):INS100686@CONNECTOR.HEADER 3X2/SM.NORMAL(CHIPS)':
 '5':;
NET_NAME
'DDR_DQ35'
 '@PCI CARD.SCHEMATIC1(SCH_1):DDR_DQ35':
 C_SIGNAL='@\pci card\.schematic1(sch_1):ddr_dq35';
NODE_NAME	J4 89
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111406@LIBRARY1.MINI DIMM 1GB SMARTB.NORMAL(CHIPS)':
 'DQ35':;
NODE_NAME	U1 J25
 '@PCI CARD.SCHEMATIC1(SCH_1):INS125981@LIBRARY1.XC4VLX80_FF1148E.NORMAL(CHIPS)':
 'IO_L16P_5':;
NET_NAME
'N100426'
 '@PCI CARD.SCHEMATIC1(SCH_1):N100426':
 C_SIGNAL='@\pci card\.schematic1(sch_1):n100426';
NODE_NAME	U1 W19
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68059@LIBRARY1.XC4VLX80_FF1148A.NORMAL(CHIPS)':
 'M1_0':;
NODE_NAME	R11 2
 '@PCI CARD.SCHEMATIC1(SCH_1):INS100379@LIBRARY1.R_0805.NORMAL(CHIPS)':
 '2':;
NODE_NAME	J2 3
 '@PCI CARD.SCHEMATIC1(SCH_1):INS100686@CONNECTOR.HEADER 3X2/SM.NORMAL(CHIPS)':
 '3':;
NET_NAME
'DDR_DQ34'
 '@PCI CARD.SCHEMATIC1(SCH_1):DDR_DQ34':
 C_SIGNAL='@\pci card\.schematic1(sch_1):ddr_dq34';
NODE_NAME	J4 88
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111406@LIBRARY1.MINI DIMM 1GB SMARTB.NORMAL(CHIPS)':
 'DQ34':;
NODE_NAME	U1 C25
 '@PCI CARD.SCHEMATIC1(SCH_1):INS125981@LIBRARY1.XC4VLX80_FF1148E.NORMAL(CHIPS)':
 'IO_L15N_5':;
NET_NAME
'N100438'
 '@PCI CARD.SCHEMATIC1(SCH_1):N100438':
 C_SIGNAL='@\pci card\.schematic1(sch_1):n100438';
NODE_NAME	U1 V20
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68059@LIBRARY1.XC4VLX80_FF1148A.NORMAL(CHIPS)':
 'M2_0':;
NODE_NAME	R10 2
 '@PCI CARD.SCHEMATIC1(SCH_1):INS100363@LIBRARY1.R_0805.NORMAL(CHIPS)':
 '2':;
NODE_NAME	J2 1
 '@PCI CARD.SCHEMATIC1(SCH_1):INS100686@CONNECTOR.HEADER 3X2/SM.NORMAL(CHIPS)':
 '1':;
NET_NAME
'DDR_DQ33'
 '@PCI CARD.SCHEMATIC1(SCH_1):DDR_DQ33':
 C_SIGNAL='@\pci card\.schematic1(sch_1):ddr_dq33';
NODE_NAME	J4 83
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111406@LIBRARY1.MINI DIMM 1GB SMARTB.NORMAL(CHIPS)':
 'DQ33':;
NODE_NAME	U1 B25
 '@PCI CARD.SCHEMATIC1(SCH_1):INS125981@LIBRARY1.XC4VLX80_FF1148E.NORMAL(CHIPS)':
 'IO_L15P_5':;
NET_NAME
'DDR_DQ32'
 '@PCI CARD.SCHEMATIC1(SCH_1):DDR_DQ32':
 C_SIGNAL='@\pci card\.schematic1(sch_1):ddr_dq32';
NODE_NAME	J4 82
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111406@LIBRARY1.MINI DIMM 1GB SMARTB.NORMAL(CHIPS)':
 'DQ32':;
NODE_NAME	U1 A29
 '@PCI CARD.SCHEMATIC1(SCH_1):INS125981@LIBRARY1.XC4VLX80_FF1148E.NORMAL(CHIPS)':
 'IO_L14N_5':;
NET_NAME
'DDR_DQ31'
 '@PCI CARD.SCHEMATIC1(SCH_1):DDR_DQ31':
 C_SIGNAL='@\pci card\.schematic1(sch_1):ddr_dq31';
NODE_NAME	J4 161
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111406@LIBRARY1.MINI DIMM 1GB SMARTB.NORMAL(CHIPS)':
 'DQ31':;
NODE_NAME	U1 A28
 '@PCI CARD.SCHEMATIC1(SCH_1):INS125981@LIBRARY1.XC4VLX80_FF1148E.NORMAL(CHIPS)':
 'IO_L14P_5':;
NET_NAME
'DDR_DQ30'
 '@PCI CARD.SCHEMATIC1(SCH_1):DDR_DQ30':
 C_SIGNAL='@\pci card\.schematic1(sch_1):ddr_dq30';
NODE_NAME	J4 160
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111406@LIBRARY1.MINI DIMM 1GB SMARTB.NORMAL(CHIPS)':
 'DQ30':;
NODE_NAME	U1 H24
 '@PCI CARD.SCHEMATIC1(SCH_1):INS125981@LIBRARY1.XC4VLX80_FF1148E.NORMAL(CHIPS)':
 'IO_L13N_5':;
NET_NAME
'PCI_GNT'
 '@PCI CARD.SCHEMATIC1(SCH_1):PCI_GNT':
 C_SIGNAL='@\pci card\.schematic1(sch_1):pci_gnt';
NODE_NAME	U1 B20
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68313@LIBRARY1.XC4VLX80_FF1148B.NORMAL(CHIPS)':
 'IO_L17P_CC_LC_1':;
NODE_NAME	J6 A17
 '@PCI CARD.SCHEMATIC1(SCH_1):INS276175@LIBRARY1.PCI 32 BOTTOM EDGE.NORMAL(CHIPS)':
 'GNT':;
NET_NAME
'DDR_DQ29'
 '@PCI CARD.SCHEMATIC1(SCH_1):DDR_DQ29':
 C_SIGNAL='@\pci card\.schematic1(sch_1):ddr_dq29';
NODE_NAME	J4 155
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111406@LIBRARY1.MINI DIMM 1GB SMARTB.NORMAL(CHIPS)':
 'DQ29':;
NODE_NAME	U1 G23
 '@PCI CARD.SCHEMATIC1(SCH_1):INS125981@LIBRARY1.XC4VLX80_FF1148E.NORMAL(CHIPS)':
 'IO_L13P_5':;
NET_NAME
'PCI_PME'
 '@PCI CARD.SCHEMATIC1(SCH_1):PCI_PME':
 C_SIGNAL='@\pci card\.schematic1(sch_1):pci_pme';
NODE_NAME	U1 H13
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68313@LIBRARY1.XC4VLX80_FF1148B.NORMAL(CHIPS)':
 'IO_L6N_D20_LC_1':;
NODE_NAME	J6 A19
 '@PCI CARD.SCHEMATIC1(SCH_1):INS276175@LIBRARY1.PCI 32 BOTTOM EDGE.NORMAL(CHIPS)':
 'PME#':;
NET_NAME
'DDR_DQ28'
 '@PCI CARD.SCHEMATIC1(SCH_1):DDR_DQ28':
 C_SIGNAL='@\pci card\.schematic1(sch_1):ddr_dq28';
NODE_NAME	J4 154
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111406@LIBRARY1.MINI DIMM 1GB SMARTB.NORMAL(CHIPS)':
 'DQ28':;
NODE_NAME	U1 D27
 '@PCI CARD.SCHEMATIC1(SCH_1):INS125981@LIBRARY1.XC4VLX80_FF1148E.NORMAL(CHIPS)':
 'IO_L12P_5':;
NET_NAME
'PCI_AD30'
 '@PCI CARD.SCHEMATIC1(SCH_1):PCI_AD30':
 C_SIGNAL='@\pci card\.schematic1(sch_1):pci_ad30';
NODE_NAME	U1 AM18
 '@PCI CARD.SCHEMATIC1(SCH_1):INS86523@LIBRARY1.XC4VLX80_FF1148C.NORMAL(CHIPS)':
 'IO_L15N_GC_LC_2':;
NODE_NAME	J6 A20
 '@PCI CARD.SCHEMATIC1(SCH_1):INS276175@LIBRARY1.PCI 32 BOTTOM EDGE.NORMAL(CHIPS)':
 'AD30':;
NET_NAME
'DDR_DQ27'
 '@PCI CARD.SCHEMATIC1(SCH_1):DDR_DQ27':
 C_SIGNAL='@\pci card\.schematic1(sch_1):ddr_dq27';
NODE_NAME	J4 40
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111406@LIBRARY1.MINI DIMM 1GB SMARTB.NORMAL(CHIPS)':
 'DQ27':;
NODE_NAME	U1 E24
 '@PCI CARD.SCHEMATIC1(SCH_1):INS125981@LIBRARY1.XC4VLX80_FF1148E.NORMAL(CHIPS)':
 'IO_L11N_5':;
NET_NAME
'PCI_AD28'
 '@PCI CARD.SCHEMATIC1(SCH_1):PCI_AD28':
 C_SIGNAL='@\pci card\.schematic1(sch_1):pci_ad28';
NODE_NAME	U1 AM16
 '@PCI CARD.SCHEMATIC1(SCH_1):INS86523@LIBRARY1.XC4VLX80_FF1148C.NORMAL(CHIPS)':
 'IO_L16N_GC_LC_2':;
NODE_NAME	J6 A22
 '@PCI CARD.SCHEMATIC1(SCH_1):INS276175@LIBRARY1.PCI 32 BOTTOM EDGE.NORMAL(CHIPS)':
 'AD28':;
NET_NAME
'DDR_DQ26'
 '@PCI CARD.SCHEMATIC1(SCH_1):DDR_DQ26':
 C_SIGNAL='@\pci card\.schematic1(sch_1):ddr_dq26';
NODE_NAME	J4 39
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111406@LIBRARY1.MINI DIMM 1GB SMARTB.NORMAL(CHIPS)':
 'DQ26':;
NODE_NAME	U1 F24
 '@PCI CARD.SCHEMATIC1(SCH_1):INS125981@LIBRARY1.XC4VLX80_FF1148E.NORMAL(CHIPS)':
 'IO_L11P_5':;
NET_NAME
'PCI_AD26'
 '@PCI CARD.SCHEMATIC1(SCH_1):PCI_AD26':
 C_SIGNAL='@\pci card\.schematic1(sch_1):pci_ad26';
NODE_NAME	U1 AB18
 '@PCI CARD.SCHEMATIC1(SCH_1):INS86523@LIBRARY1.XC4VLX80_FF1148C.NORMAL(CHIPS)':
 'IO_L9N_GC_CC_LC_2':;
NODE_NAME	J6 A23
 '@PCI CARD.SCHEMATIC1(SCH_1):INS276175@LIBRARY1.PCI 32 BOTTOM EDGE.NORMAL(CHIPS)':
 'AD26':;
NET_NAME
'DDR_DQ25'
 '@PCI CARD.SCHEMATIC1(SCH_1):DDR_DQ25':
 C_SIGNAL='@\pci card\.schematic1(sch_1):ddr_dq25';
NODE_NAME	J4 34
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111406@LIBRARY1.MINI DIMM 1GB SMARTB.NORMAL(CHIPS)':
 'DQ25':;
NODE_NAME	U1 E26
 '@PCI CARD.SCHEMATIC1(SCH_1):INS125981@LIBRARY1.XC4VLX80_FF1148E.NORMAL(CHIPS)':
 'IO_L10N_5':;
NET_NAME
'PCI_AD24'
 '@PCI CARD.SCHEMATIC1(SCH_1):PCI_AD24':
 C_SIGNAL='@\pci card\.schematic1(sch_1):pci_ad24';
NODE_NAME	U1 AC15
 '@PCI CARD.SCHEMATIC1(SCH_1):INS86523@LIBRARY1.XC4VLX80_FF1148C.NORMAL(CHIPS)':
 'IO_L2P_D13_LC_2':;
NODE_NAME	J6 A25
 '@PCI CARD.SCHEMATIC1(SCH_1):INS276175@LIBRARY1.PCI 32 BOTTOM EDGE.NORMAL(CHIPS)':
 'AD24':;
NET_NAME
'DDR_DQ24'
 '@PCI CARD.SCHEMATIC1(SCH_1):DDR_DQ24':
 C_SIGNAL='@\pci card\.schematic1(sch_1):ddr_dq24';
NODE_NAME	J4 33
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111406@LIBRARY1.MINI DIMM 1GB SMARTB.NORMAL(CHIPS)':
 'DQ24':;
NODE_NAME	U1 D26
 '@PCI CARD.SCHEMATIC1(SCH_1):INS125981@LIBRARY1.XC4VLX80_FF1148E.NORMAL(CHIPS)':
 'IO_L10P_5':;
NET_NAME
'PCI_IDSEL'
 '@PCI CARD.SCHEMATIC1(SCH_1):PCI_IDSEL':
 C_SIGNAL='@\pci card\.schematic1(sch_1):pci_idsel';
NODE_NAME	U1 A20
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68313@LIBRARY1.XC4VLX80_FF1148B.NORMAL(CHIPS)':
 'IO_L17N_CC_LC_1':;
NODE_NAME	J6 A26
 '@PCI CARD.SCHEMATIC1(SCH_1):INS276175@LIBRARY1.PCI 32 BOTTOM EDGE.NORMAL(CHIPS)':
 'IDSEL':;
NET_NAME
'DDR_DQ23'
 '@PCI CARD.SCHEMATIC1(SCH_1):DDR_DQ23':
 C_SIGNAL='@\pci card\.schematic1(sch_1):ddr_dq23';
NODE_NAME	J4 152
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111406@LIBRARY1.MINI DIMM 1GB SMARTB.NORMAL(CHIPS)':
 'DQ23':;
NODE_NAME	U1 F28
 '@PCI CARD.SCHEMATIC1(SCH_1):INS125981@LIBRARY1.XC4VLX80_FF1148E.NORMAL(CHIPS)':
 'IO_L22N_5':;
NET_NAME
'PCI_AD22'
 '@PCI CARD.SCHEMATIC1(SCH_1):PCI_AD22':
 C_SIGNAL='@\pci card\.schematic1(sch_1):pci_ad22';
NODE_NAME	U1 AG22
 '@PCI CARD.SCHEMATIC1(SCH_1):INS86523@LIBRARY1.XC4VLX80_FF1148C.NORMAL(CHIPS)':
 'IO_L3P_D11_LC_2':;
NODE_NAME	J6 A28
 '@PCI CARD.SCHEMATIC1(SCH_1):INS276175@LIBRARY1.PCI 32 BOTTOM EDGE.NORMAL(CHIPS)':
 'AD22':;
NET_NAME
'DDR_DQ22'
 '@PCI CARD.SCHEMATIC1(SCH_1):DDR_DQ22':
 C_SIGNAL='@\pci card\.schematic1(sch_1):ddr_dq22';
NODE_NAME	J4 151
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111406@LIBRARY1.MINI DIMM 1GB SMARTB.NORMAL(CHIPS)':
 'DQ22':;
NODE_NAME	U1 E28
 '@PCI CARD.SCHEMATIC1(SCH_1):INS125981@LIBRARY1.XC4VLX80_FF1148E.NORMAL(CHIPS)':
 'IO_L22P_5':;
NET_NAME
'PCI_AD20'
 '@PCI CARD.SCHEMATIC1(SCH_1):PCI_AD20':
 C_SIGNAL='@\pci card\.schematic1(sch_1):pci_ad20';
NODE_NAME	U1 AD21
 '@PCI CARD.SCHEMATIC1(SCH_1):INS86523@LIBRARY1.XC4VLX80_FF1148C.NORMAL(CHIPS)':
 'IO_L17P_LC_2':;
NODE_NAME	J6 A29
 '@PCI CARD.SCHEMATIC1(SCH_1):INS276175@LIBRARY1.PCI 32 BOTTOM EDGE.NORMAL(CHIPS)':
 'AD20':;
NET_NAME
'DDR_DQ21'
 '@PCI CARD.SCHEMATIC1(SCH_1):DDR_DQ21':
 C_SIGNAL='@\pci card\.schematic1(sch_1):ddr_dq21';
NODE_NAME	J4 146
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111406@LIBRARY1.MINI DIMM 1GB SMARTB.NORMAL(CHIPS)':
 'DQ21':;
NODE_NAME	U1 A21
 '@PCI CARD.SCHEMATIC1(SCH_1):INS125981@LIBRARY1.XC4VLX80_FF1148E.NORMAL(CHIPS)':
 'IO_L21N_5':;
NET_NAME
'N101445'
 '@PCI CARD.SCHEMATIC1(SCH_1):N101445':
 C_SIGNAL='@\pci card\.schematic1(sch_1):n101445';
NODE_NAME	U1 D15
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68059@LIBRARY1.XC4VLX80_FF1148A.NORMAL(CHIPS)':
 'TDP_0':;
NODE_NAME	TP2 1
 '@PCI CARD.SCHEMATIC1(SCH_1):INS101417@LIBRARY1.TEST POINT.NORMAL(CHIPS)':
 '1':;
NET_NAME
'PCI_AD18'
 '@PCI CARD.SCHEMATIC1(SCH_1):PCI_AD18':
 C_SIGNAL='@\pci card\.schematic1(sch_1):pci_ad18';
NODE_NAME	U1 AM15
 '@PCI CARD.SCHEMATIC1(SCH_1):INS86523@LIBRARY1.XC4VLX80_FF1148C.NORMAL(CHIPS)':
 'IO_L18P_LC_2':;
NODE_NAME	J6 A31
 '@PCI CARD.SCHEMATIC1(SCH_1):INS276175@LIBRARY1.PCI 32 BOTTOM EDGE.NORMAL(CHIPS)':
 'AD18':;
NET_NAME
'DDR_DQ20'
 '@PCI CARD.SCHEMATIC1(SCH_1):DDR_DQ20':
 C_SIGNAL='@\pci card\.schematic1(sch_1):ddr_dq20';
NODE_NAME	J4 145
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111406@LIBRARY1.MINI DIMM 1GB SMARTB.NORMAL(CHIPS)':
 'DQ20':;
NODE_NAME	U1 B21
 '@PCI CARD.SCHEMATIC1(SCH_1):INS125981@LIBRARY1.XC4VLX80_FF1148E.NORMAL(CHIPS)':
 'IO_L21P_5':;
NET_NAME
'PCI_AD16'
 '@PCI CARD.SCHEMATIC1(SCH_1):PCI_AD16':
 C_SIGNAL='@\pci card\.schematic1(sch_1):pci_ad16';
NODE_NAME	U1 AJ20
 '@PCI CARD.SCHEMATIC1(SCH_1):INS86523@LIBRARY1.XC4VLX80_FF1148C.NORMAL(CHIPS)':
 'IO_L19P_LC_2':;
NODE_NAME	J6 A32
 '@PCI CARD.SCHEMATIC1(SCH_1):INS276175@LIBRARY1.PCI 32 BOTTOM EDGE.NORMAL(CHIPS)':
 'AD16':;
NET_NAME
'DDR_DQ19'
 '@PCI CARD.SCHEMATIC1(SCH_1):DDR_DQ19':
 C_SIGNAL='@\pci card\.schematic1(sch_1):ddr_dq19';
NODE_NAME	J4 31
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111406@LIBRARY1.MINI DIMM 1GB SMARTB.NORMAL(CHIPS)':
 'DQ19':;
NODE_NAME	U1 C29
 '@PCI CARD.SCHEMATIC1(SCH_1):INS125981@LIBRARY1.XC4VLX80_FF1148E.NORMAL(CHIPS)':
 'IO_L20P_5':;
NET_NAME
'N101449'
 '@PCI CARD.SCHEMATIC1(SCH_1):N101449':
 C_SIGNAL='@\pci card\.schematic1(sch_1):n101449';
NODE_NAME	U1 F15
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68059@LIBRARY1.XC4VLX80_FF1148A.NORMAL(CHIPS)':
 'TDN_0':;
NODE_NAME	TP3 1
 '@PCI CARD.SCHEMATIC1(SCH_1):INS101431@LIBRARY1.TEST POINT.NORMAL(CHIPS)':
 '1':;
NET_NAME
'PCI_FRAME'
 '@PCI CARD.SCHEMATIC1(SCH_1):PCI_FRAME':
 C_SIGNAL='@\pci card\.schematic1(sch_1):pci_frame';
NODE_NAME	U1 M20
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68313@LIBRARY1.XC4VLX80_FF1148B.NORMAL(CHIPS)':
 'IO_L5N_D22_LC_1':;
NODE_NAME	J6 A34
 '@PCI CARD.SCHEMATIC1(SCH_1):INS276175@LIBRARY1.PCI 32 BOTTOM EDGE.NORMAL(CHIPS)':
 'FRAME':;
NET_NAME
'DDR_DQ18'
 '@PCI CARD.SCHEMATIC1(SCH_1):DDR_DQ18':
 C_SIGNAL='@\pci card\.schematic1(sch_1):ddr_dq18';
NODE_NAME	J4 30
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111406@LIBRARY1.MINI DIMM 1GB SMARTB.NORMAL(CHIPS)':
 'DQ18':;
NODE_NAME	U1 J24
 '@PCI CARD.SCHEMATIC1(SCH_1):INS125981@LIBRARY1.XC4VLX80_FF1148E.NORMAL(CHIPS)':
 'IO_L19N_5':;
NET_NAME
'PCI_TRDY'
 '@PCI CARD.SCHEMATIC1(SCH_1):PCI_TRDY':
 C_SIGNAL='@\pci card\.schematic1(sch_1):pci_trdy';
NODE_NAME	U1 F13
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68313@LIBRARY1.XC4VLX80_FF1148B.NORMAL(CHIPS)':
 'IO_L8P_D17_CC_LC_1':;
NODE_NAME	J6 A36
 '@PCI CARD.SCHEMATIC1(SCH_1):INS276175@LIBRARY1.PCI 32 BOTTOM EDGE.NORMAL(CHIPS)':
 'TRDY#':;
NET_NAME
'DDR_DQ17'
 '@PCI CARD.SCHEMATIC1(SCH_1):DDR_DQ17':
 C_SIGNAL='@\pci card\.schematic1(sch_1):ddr_dq17';
NODE_NAME	J4 25
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111406@LIBRARY1.MINI DIMM 1GB SMARTB.NORMAL(CHIPS)':
 'DQ17':;
NODE_NAME	U1 K24
 '@PCI CARD.SCHEMATIC1(SCH_1):INS125981@LIBRARY1.XC4VLX80_FF1148E.NORMAL(CHIPS)':
 'IO_L19P_5':;
NET_NAME
'STOP'
 '@PCI CARD.SCHEMATIC1(SCH_1):STOP':
 C_SIGNAL='@\pci card\.schematic1(sch_1):stop';
NODE_NAME	U1 M16
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68313@LIBRARY1.XC4VLX80_FF1148B.NORMAL(CHIPS)':
 'IO_L16P_GC_CC_LC_1':;
NODE_NAME	J6 A38
 '@PCI CARD.SCHEMATIC1(SCH_1):INS276175@LIBRARY1.PCI 32 BOTTOM EDGE.NORMAL(CHIPS)':
 'STOP':;
NET_NAME
'DDR_DQ16'
 '@PCI CARD.SCHEMATIC1(SCH_1):DDR_DQ16':
 C_SIGNAL='@\pci card\.schematic1(sch_1):ddr_dq16';
NODE_NAME	J4 24
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111406@LIBRARY1.MINI DIMM 1GB SMARTB.NORMAL(CHIPS)':
 'DQ16':;
NODE_NAME	U1 B30
 '@PCI CARD.SCHEMATIC1(SCH_1):INS125981@LIBRARY1.XC4VLX80_FF1148E.NORMAL(CHIPS)':
 'IO_L18N_5':;
NET_NAME
'PCI_PAR'
 '@PCI CARD.SCHEMATIC1(SCH_1):PCI_PAR':
 C_SIGNAL='@\pci card\.schematic1(sch_1):pci_par';
NODE_NAME	U1 H14
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68313@LIBRARY1.XC4VLX80_FF1148B.NORMAL(CHIPS)':
 'IO_L6P_D21_LC_1':;
NODE_NAME	J6 A43
 '@PCI CARD.SCHEMATIC1(SCH_1):INS276175@LIBRARY1.PCI 32 BOTTOM EDGE.NORMAL(CHIPS)':
 'PAR':;
NET_NAME
'DDR_DQ15'
 '@PCI CARD.SCHEMATIC1(SCH_1):DDR_DQ15':
 C_SIGNAL='@\pci card\.schematic1(sch_1):ddr_dq15';
NODE_NAME	J4 143
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111406@LIBRARY1.MINI DIMM 1GB SMARTB.NORMAL(CHIPS)':
 'DQ15':;
NODE_NAME	U1 A30
 '@PCI CARD.SCHEMATIC1(SCH_1):INS125981@LIBRARY1.XC4VLX80_FF1148E.NORMAL(CHIPS)':
 'IO_L18P_5':;
NET_NAME
'N101884'
 '@PCI CARD.SCHEMATIC1(SCH_1):N101884':
 C_SIGNAL='@\pci card\.schematic1(sch_1):n101884';
NODE_NAME	U1 T18
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68059@LIBRARY1.XC4VLX80_FF1148A.NORMAL(CHIPS)':
 'HSWAPEN_0':;
NODE_NAME	R13 2
 '@PCI CARD.SCHEMATIC1(SCH_1):INS101868@LIBRARY1.R_0805.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R14 1
 '@PCI CARD.SCHEMATIC1(SCH_1):INS101898@LIBRARY1.R_0805.NORMAL(CHIPS)':
 '1':;
NET_NAME
'PCI_AD15'
 '@PCI CARD.SCHEMATIC1(SCH_1):PCI_AD15':
 C_SIGNAL='@\pci card\.schematic1(sch_1):pci_ad15';
NODE_NAME	U1 AL20
 '@PCI CARD.SCHEMATIC1(SCH_1):INS86523@LIBRARY1.XC4VLX80_FF1148C.NORMAL(CHIPS)':
 'IO_L19N_LC_2':;
NODE_NAME	J6 A44
 '@PCI CARD.SCHEMATIC1(SCH_1):INS276175@LIBRARY1.PCI 32 BOTTOM EDGE.NORMAL(CHIPS)':
 'AD15':;
NET_NAME
'DDR_DQ14'
 '@PCI CARD.SCHEMATIC1(SCH_1):DDR_DQ14':
 C_SIGNAL='@\pci card\.schematic1(sch_1):ddr_dq14';
NODE_NAME	J4 142
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111406@LIBRARY1.MINI DIMM 1GB SMARTB.NORMAL(CHIPS)':
 'DQ14':;
NODE_NAME	U1 B22
 '@PCI CARD.SCHEMATIC1(SCH_1):INS125981@LIBRARY1.XC4VLX80_FF1148E.NORMAL(CHIPS)':
 'IO_L17N_5':;
NET_NAME
'PCI_AD13'
 '@PCI CARD.SCHEMATIC1(SCH_1):PCI_AD13':
 C_SIGNAL='@\pci card\.schematic1(sch_1):pci_ad13';
NODE_NAME	U1 AG20
 '@PCI CARD.SCHEMATIC1(SCH_1):INS86523@LIBRARY1.XC4VLX80_FF1148C.NORMAL(CHIPS)':
 'IO_L21P_LC_2':;
NODE_NAME	J6 A46
 '@PCI CARD.SCHEMATIC1(SCH_1):INS276175@LIBRARY1.PCI 32 BOTTOM EDGE.NORMAL(CHIPS)':
 'AD13':;
NET_NAME
'DDR_DQ13'
 '@PCI CARD.SCHEMATIC1(SCH_1):DDR_DQ13':
 C_SIGNAL='@\pci card\.schematic1(sch_1):ddr_dq13';
NODE_NAME	J4 134
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111406@LIBRARY1.MINI DIMM 1GB SMARTB.NORMAL(CHIPS)':
 'DQ13':;
NODE_NAME	U1 C22
 '@PCI CARD.SCHEMATIC1(SCH_1):INS125981@LIBRARY1.XC4VLX80_FF1148E.NORMAL(CHIPS)':
 'IO_L17P_5':;
NET_NAME
'PCI_AD11'
 '@PCI CARD.SCHEMATIC1(SCH_1):PCI_AD11':
 C_SIGNAL='@\pci card\.schematic1(sch_1):pci_ad11';
NODE_NAME	U1 AG15
 '@PCI CARD.SCHEMATIC1(SCH_1):INS86523@LIBRARY1.XC4VLX80_FF1148C.NORMAL(CHIPS)':
 'IO_L22P_LC_2':;
NODE_NAME	J6 A47
 '@PCI CARD.SCHEMATIC1(SCH_1):INS276175@LIBRARY1.PCI 32 BOTTOM EDGE.NORMAL(CHIPS)':
 'AD11':;
NET_NAME
'DDR_DQ12'
 '@PCI CARD.SCHEMATIC1(SCH_1):DDR_DQ12':
 C_SIGNAL='@\pci card\.schematic1(sch_1):ddr_dq12';
NODE_NAME	J4 133
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111406@LIBRARY1.MINI DIMM 1GB SMARTB.NORMAL(CHIPS)':
 'DQ12':;
NODE_NAME	U1 G25
 '@PCI CARD.SCHEMATIC1(SCH_1):INS125981@LIBRARY1.XC4VLX80_FF1148E.NORMAL(CHIPS)':
 'IO_L4P_5':;
NET_NAME
'PCI_AD9'
 '@PCI CARD.SCHEMATIC1(SCH_1):PCI_AD9':
 C_SIGNAL='@\pci card\.schematic1(sch_1):pci_ad9';
NODE_NAME	U1 AC17
 '@PCI CARD.SCHEMATIC1(SCH_1):INS86523@LIBRARY1.XC4VLX80_FF1148C.NORMAL(CHIPS)':
 'IO_L12N_GC_VREF_LC_2':;
NODE_NAME	J6 A49
 '@PCI CARD.SCHEMATIC1(SCH_1):INS276175@LIBRARY1.PCI 32 BOTTOM EDGE.NORMAL(CHIPS)':
 'AD9':;
NET_NAME
'DDR_DQ11'
 '@PCI CARD.SCHEMATIC1(SCH_1):DDR_DQ11':
 C_SIGNAL='@\pci card\.schematic1(sch_1):ddr_dq11';
NODE_NAME	J4 22
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111406@LIBRARY1.MINI DIMM 1GB SMARTB.NORMAL(CHIPS)':
 'DQ11':;
NODE_NAME	U1 D25
 '@PCI CARD.SCHEMATIC1(SCH_1):INS125981@LIBRARY1.XC4VLX80_FF1148E.NORMAL(CHIPS)':
 'IO_L7N_ADC2_5':;
NET_NAME
'DDR_DQ9'
 '@PCI CARD.SCHEMATIC1(SCH_1):DDR_DQ9':
 C_SIGNAL='@\pci card\.schematic1(sch_1):ddr_dq9';
NODE_NAME	J4 13
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111406@LIBRARY1.MINI DIMM 1GB SMARTB.NORMAL(CHIPS)':
 'DQ9':;
NODE_NAME	U1 F26
 '@PCI CARD.SCHEMATIC1(SCH_1):INS125981@LIBRARY1.XC4VLX80_FF1148E.NORMAL(CHIPS)':
 'IO_L6N_ADC3_5':;
NET_NAME
'DDR_DQ8'
 '@PCI CARD.SCHEMATIC1(SCH_1):DDR_DQ8':
 C_SIGNAL='@\pci card\.schematic1(sch_1):ddr_dq8';
NODE_NAME	J4 12
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111406@LIBRARY1.MINI DIMM 1GB SMARTB.NORMAL(CHIPS)':
 'DQ8':;
NODE_NAME	U1 F25
 '@PCI CARD.SCHEMATIC1(SCH_1):INS125981@LIBRARY1.XC4VLX80_FF1148E.NORMAL(CHIPS)':
 'IO_L6P_ADC3_5':;
NET_NAME
'DDR_DQ7'
 '@PCI CARD.SCHEMATIC1(SCH_1):DDR_DQ7':
 C_SIGNAL='@\pci card\.schematic1(sch_1):ddr_dq7';
NODE_NAME	J4 131
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111406@LIBRARY1.MINI DIMM 1GB SMARTB.NORMAL(CHIPS)':
 'DQ7':;
NODE_NAME	U1 C24
 '@PCI CARD.SCHEMATIC1(SCH_1):INS125981@LIBRARY1.XC4VLX80_FF1148E.NORMAL(CHIPS)':
 'IO_L5N_ADC4_5':;
NET_NAME
'DDR_A0'
 '@PCI CARD.SCHEMATIC1(SCH_1):DDR_A0':
 C_SIGNAL='@\pci card\.schematic1(sch_1):ddr_a0';
NODE_NAME	J4 191
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111153@LIBRARY1.MINI DIMM 1GB SMARTA.NORMAL(CHIPS)':
 'A0':;
NODE_NAME	U1 H19
 '@PCI CARD.SCHEMATIC1(SCH_1):INS196294@LIBRARY1.XC4VLX80_FF1148D.NORMAL(CHIPS)':
 'IO_L3P_GC_LC_3':;
NET_NAME
'DDR_A1'
 '@PCI CARD.SCHEMATIC1(SCH_1):DDR_A1':
 C_SIGNAL='@\pci card\.schematic1(sch_1):ddr_a1';
NODE_NAME	J4 186
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111153@LIBRARY1.MINI DIMM 1GB SMARTA.NORMAL(CHIPS)':
 'A1':;
NODE_NAME	U1 H18
 '@PCI CARD.SCHEMATIC1(SCH_1):INS196294@LIBRARY1.XC4VLX80_FF1148D.NORMAL(CHIPS)':
 'IO_L3N_GC_LC_3':;
NET_NAME
'FPGA_JTAG_TDI'
 '@PCI CARD.SCHEMATIC1(SCH_1):FPGA_JTAG_TDI':
 C_SIGNAL='@\pci card\.schematic1(sch_1):fpga_jtag_tdi';
NODE_NAME	U1 V13
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68059@LIBRARY1.XC4VLX80_FF1148A.NORMAL(CHIPS)':
 'TMS_0':;
NODE_NAME	U2 E2
 '@PCI CARD.SCHEMATIC1(SCH_1):INS232188@LIBRARY1.XCF32P_FS48.NORMAL(CHIPS)':
 'TMS':;
NODE_NAME	U1 V18
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68059@LIBRARY1.XC4VLX80_FF1148A.NORMAL(CHIPS)':
 'TDO_0':;
NODE_NAME	U2 E6
 '@PCI CARD.SCHEMATIC1(SCH_1):INS232188@LIBRARY1.XCF32P_FS48.NORMAL(CHIPS)':
 'TDO':;
NODE_NAME	U1 W17
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68059@LIBRARY1.XC4VLX80_FF1148A.NORMAL(CHIPS)':
 'TDI_0':;
NODE_NAME	U2 H3
 '@PCI CARD.SCHEMATIC1(SCH_1):INS232188@LIBRARY1.XCF32P_FS48.NORMAL(CHIPS)':
 'TCK':;
NODE_NAME	R16 2
 '@PCI CARD.SCHEMATIC1(SCH_1):INS105652@LIBRARY1.R_0805.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R17 2
 '@PCI CARD.SCHEMATIC1(SCH_1):INS105764@LIBRARY1.R_0805.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U1 C18
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68313@LIBRARY1.XC4VLX80_FF1148B.NORMAL(CHIPS)':
 'IO_L13N_GC_LC_1':;
NODE_NAME	U1 L15
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68313@LIBRARY1.XC4VLX80_FF1148B.NORMAL(CHIPS)':
 'IO_L2P_D29_LC_1':;
NODE_NAME	U1 E21
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68313@LIBRARY1.XC4VLX80_FF1148B.NORMAL(CHIPS)':
 'IO_L3P_D27_LC_1':;
NODE_NAME	U1 J21
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68313@LIBRARY1.XC4VLX80_FF1148B.NORMAL(CHIPS)':
 'IO_L7N_D18_LC_1':;
NODE_NAME	U1 AB16
 '@PCI CARD.SCHEMATIC1(SCH_1):INS86523@LIBRARY1.XC4VLX80_FF1148C.NORMAL(CHIPS)':
 'IO_L14N_GC_LC_2':;
NODE_NAME	U1 AL19
 '@PCI CARD.SCHEMATIC1(SCH_1):INS86523@LIBRARY1.XC4VLX80_FF1148C.NORMAL(CHIPS)':
 'IO_L13N_GC_LC_2':;
NODE_NAME	U1 AN20
 '@PCI CARD.SCHEMATIC1(SCH_1):INS86523@LIBRARY1.XC4VLX80_FF1148C.NORMAL(CHIPS)':
 'IO_L11P_GC_LC_2':;
NODE_NAME	U1 AD17
 '@PCI CARD.SCHEMATIC1(SCH_1):INS86523@LIBRARY1.XC4VLX80_FF1148C.NORMAL(CHIPS)':
 'IO_L12P_GC_LC_2':;
NODE_NAME	J3 6
 '@PCI CARD.SCHEMATIC1(SCH_1):INS104392@CONNECTOR.HEADER 7X2.NORMAL(CHIPS)':
 '6':;
NODE_NAME	J3 8
 '@PCI CARD.SCHEMATIC1(SCH_1):INS104392@CONNECTOR.HEADER 7X2.NORMAL(CHIPS)':
 '8':;
NODE_NAME	R15 1
 '@PCI CARD.SCHEMATIC1(SCH_1):INS105273@LIBRARY1.R_0805.NORMAL(CHIPS)':
 '1':;
NODE_NAME	J6 A52
 '@PCI CARD.SCHEMATIC1(SCH_1):INS276175@LIBRARY1.PCI 32 BOTTOM EDGE.NORMAL(CHIPS)':
 'C/BE0':;
NODE_NAME	J6 A54
 '@PCI CARD.SCHEMATIC1(SCH_1):INS276175@LIBRARY1.PCI 32 BOTTOM EDGE.NORMAL(CHIPS)':
 'AD6':;
NODE_NAME	J6 A55
 '@PCI CARD.SCHEMATIC1(SCH_1):INS276175@LIBRARY1.PCI 32 BOTTOM EDGE.NORMAL(CHIPS)':
 'AD4':;
NODE_NAME	J6 A57
 '@PCI CARD.SCHEMATIC1(SCH_1):INS276175@LIBRARY1.PCI 32 BOTTOM EDGE.NORMAL(CHIPS)':
 'AD2':;
NODE_NAME	J6 A58
 '@PCI CARD.SCHEMATIC1(SCH_1):INS276175@LIBRARY1.PCI 32 BOTTOM EDGE.NORMAL(CHIPS)':
 'AD0':;
NODE_NAME	J6 A60
 '@PCI CARD.SCHEMATIC1(SCH_1):INS276175@LIBRARY1.PCI 32 BOTTOM EDGE.NORMAL(CHIPS)':
 'REQ64':;
NODE_NAME	J6 A3
 '@PCI CARD.SCHEMATIC1(SCH_1):INS276175@LIBRARY1.PCI 32 BOTTOM EDGE.NORMAL(CHIPS)':
 'TMS':;
NODE_NAME	J6 A4
 '@PCI CARD.SCHEMATIC1(SCH_1):INS276175@LIBRARY1.PCI 32 BOTTOM EDGE.NORMAL(CHIPS)':
 'TDI':;
NODE_NAME	J6 A6
 '@PCI CARD.SCHEMATIC1(SCH_1):INS276175@LIBRARY1.PCI 32 BOTTOM EDGE.NORMAL(CHIPS)':
 'INTA':;
NODE_NAME	J6 A7
 '@PCI CARD.SCHEMATIC1(SCH_1):INS276175@LIBRARY1.PCI 32 BOTTOM EDGE.NORMAL(CHIPS)':
 'INTC':;
NET_NAME
'DDR_A2'
 '@PCI CARD.SCHEMATIC1(SCH_1):DDR_A2':
 C_SIGNAL='@\pci card\.schematic1(sch_1):ddr_a2';
NODE_NAME	J4 64
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111153@LIBRARY1.MINI DIMM 1GB SMARTA.NORMAL(CHIPS)':
 'A2':;
NODE_NAME	U1 E18
 '@PCI CARD.SCHEMATIC1(SCH_1):INS196294@LIBRARY1.XC4VLX80_FF1148D.NORMAL(CHIPS)':
 'IO_L4P_GC_LC_3':;
NET_NAME
'DDR_A3'
 '@PCI CARD.SCHEMATIC1(SCH_1):DDR_A3':
 C_SIGNAL='@\pci card\.schematic1(sch_1):ddr_a3';
NODE_NAME	J4 185
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111153@LIBRARY1.MINI DIMM 1GB SMARTA.NORMAL(CHIPS)':
 'A3':;
NODE_NAME	U1 AF18
 '@PCI CARD.SCHEMATIC1(SCH_1):INS196294@LIBRARY1.XC4VLX80_FF1148D.NORMAL(CHIPS)':
 'IO_L1P_GC_LC_4':;
NET_NAME
'DDR_A4'
 '@PCI CARD.SCHEMATIC1(SCH_1):DDR_A4':
 C_SIGNAL='@\pci card\.schematic1(sch_1):ddr_a4';
NODE_NAME	J4 62
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111153@LIBRARY1.MINI DIMM 1GB SMARTA.NORMAL(CHIPS)':
 'A4':;
NODE_NAME	U1 AE18
 '@PCI CARD.SCHEMATIC1(SCH_1):INS196294@LIBRARY1.XC4VLX80_FF1148D.NORMAL(CHIPS)':
 'IO_L1N_GC_LC_4':;
NET_NAME
'DDR_A5'
 '@PCI CARD.SCHEMATIC1(SCH_1):DDR_A5':
 C_SIGNAL='@\pci card\.schematic1(sch_1):ddr_a5';
NODE_NAME	J4 61
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111153@LIBRARY1.MINI DIMM 1GB SMARTA.NORMAL(CHIPS)':
 'A5':;
NODE_NAME	U1 AG16
 '@PCI CARD.SCHEMATIC1(SCH_1):INS196294@LIBRARY1.XC4VLX80_FF1148D.NORMAL(CHIPS)':
 'IO_L2P_GC_LC_4':;
NET_NAME
'DDR_A6'
 '@PCI CARD.SCHEMATIC1(SCH_1):DDR_A6':
 C_SIGNAL='@\pci card\.schematic1(sch_1):ddr_a6';
NODE_NAME	J4 183
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111153@LIBRARY1.MINI DIMM 1GB SMARTA.NORMAL(CHIPS)':
 'A6':;
NODE_NAME	U1 AF16
 '@PCI CARD.SCHEMATIC1(SCH_1):INS196294@LIBRARY1.XC4VLX80_FF1148D.NORMAL(CHIPS)':
 'IO_L2N_GC_LC_4':;
NET_NAME
'DDR_A7'
 '@PCI CARD.SCHEMATIC1(SCH_1):DDR_A7':
 C_SIGNAL='@\pci card\.schematic1(sch_1):ddr_a7';
NODE_NAME	J4 59
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111153@LIBRARY1.MINI DIMM 1GB SMARTA.NORMAL(CHIPS)':
 'A7':;
NODE_NAME	U1 AH19
 '@PCI CARD.SCHEMATIC1(SCH_1):INS196294@LIBRARY1.XC4VLX80_FF1148D.NORMAL(CHIPS)':
 'IO_L3P_GC_LC_4':;
NET_NAME
'DDR_A8'
 '@PCI CARD.SCHEMATIC1(SCH_1):DDR_A8':
 C_SIGNAL='@\pci card\.schematic1(sch_1):ddr_a8';
NODE_NAME	J4 182
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111153@LIBRARY1.MINI DIMM 1GB SMARTA.NORMAL(CHIPS)':
 'A8':;
NODE_NAME	U1 AH18
 '@PCI CARD.SCHEMATIC1(SCH_1):INS196294@LIBRARY1.XC4VLX80_FF1148D.NORMAL(CHIPS)':
 'IO_L3N_GC_LC_4':;
NET_NAME
'DDR_A9'
 '@PCI CARD.SCHEMATIC1(SCH_1):DDR_A9':
 C_SIGNAL='@\pci card\.schematic1(sch_1):ddr_a9';
NODE_NAME	J4 180
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111153@LIBRARY1.MINI DIMM 1GB SMARTA.NORMAL(CHIPS)':
 'A9':;
NODE_NAME	U1 AK18
 '@PCI CARD.SCHEMATIC1(SCH_1):INS196294@LIBRARY1.XC4VLX80_FF1148D.NORMAL(CHIPS)':
 'IO_L4P_GC_LC_4':;
NET_NAME
'EXTRA_IO_B2_2'
 '@PCI CARD.SCHEMATIC1(SCH_1):EXTRA_IO_B2_2':
 C_SIGNAL='@\pci card\.schematic1(sch_1):extra_io_b2_2';
NODE_NAME	U1 AH22
 '@PCI CARD.SCHEMATIC1(SCH_1):INS86523@LIBRARY1.XC4VLX80_FF1148C.NORMAL(CHIPS)':
 'IO_L3N_D10_LC_2':;
NET_NAME
'DDR_A10'
 '@PCI CARD.SCHEMATIC1(SCH_1):DDR_A10':
 C_SIGNAL='@\pci card\.schematic1(sch_1):ddr_a10';
NODE_NAME	J4 70
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111153@LIBRARY1.MINI DIMM 1GB SMARTA.NORMAL(CHIPS)':
 'A10/AP':;
NODE_NAME	U1 AG18
 '@PCI CARD.SCHEMATIC1(SCH_1):INS196294@LIBRARY1.XC4VLX80_FF1148D.NORMAL(CHIPS)':
 'IO_L5P_GC_LC_4':;
NET_NAME
'EXTRA_IO_B2_3'
 '@PCI CARD.SCHEMATIC1(SCH_1):EXTRA_IO_B2_3':
 C_SIGNAL='@\pci card\.schematic1(sch_1):extra_io_b2_3';
NODE_NAME	U1 AL14
 '@PCI CARD.SCHEMATIC1(SCH_1):INS86523@LIBRARY1.XC4VLX80_FF1148C.NORMAL(CHIPS)':
 'IO_L4P_D9_LC_2':;
NET_NAME
'DDR_A11'
 '@PCI CARD.SCHEMATIC1(SCH_1):DDR_A11':
 C_SIGNAL='@\pci card\.schematic1(sch_1):ddr_a11';
NODE_NAME	J4 58
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111153@LIBRARY1.MINI DIMM 1GB SMARTA.NORMAL(CHIPS)':
 'A11':;
NODE_NAME	U1 AG17
 '@PCI CARD.SCHEMATIC1(SCH_1):INS196294@LIBRARY1.XC4VLX80_FF1148D.NORMAL(CHIPS)':
 'IO_L5N_GC_LC_4':;
NET_NAME
'EXTRA_IO_B2_4'
 '@PCI CARD.SCHEMATIC1(SCH_1):EXTRA_IO_B2_4':
 C_SIGNAL='@\pci card\.schematic1(sch_1):extra_io_b2_4';
NODE_NAME	U1 AG21
 '@PCI CARD.SCHEMATIC1(SCH_1):INS86523@LIBRARY1.XC4VLX80_FF1148C.NORMAL(CHIPS)':
 'IO_L5P_D7_LC_2':;
NET_NAME
'DDR_A12'
 '@PCI CARD.SCHEMATIC1(SCH_1):DDR_A12':
 C_SIGNAL='@\pci card\.schematic1(sch_1):ddr_a12';
NODE_NAME	J4 179
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111153@LIBRARY1.MINI DIMM 1GB SMARTA.NORMAL(CHIPS)':
 'A12':;
NODE_NAME	U1 AE17
 '@PCI CARD.SCHEMATIC1(SCH_1):INS196294@LIBRARY1.XC4VLX80_FF1148D.NORMAL(CHIPS)':
 'IO_L6P_GC_LC_4':;
NET_NAME
'EXTRA_IO_B2_5'
 '@PCI CARD.SCHEMATIC1(SCH_1):EXTRA_IO_B2_5':
 C_SIGNAL='@\pci card\.schematic1(sch_1):extra_io_b2_5';
NODE_NAME	U1 AF20
 '@PCI CARD.SCHEMATIC1(SCH_1):INS86523@LIBRARY1.XC4VLX80_FF1148C.NORMAL(CHIPS)':
 'IO_L5N_D6_LC_2':;
NET_NAME
'PCI_CLK'
 '@PCI CARD.SCHEMATIC1(SCH_1):PCI_CLK':
 C_SIGNAL='@\pci card\.schematic1(sch_1):pci_clk';
NODE_NAME	U1 C20
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68313@LIBRARY1.XC4VLX80_FF1148B.NORMAL(CHIPS)':
 'IO_L15N_GC_LC_1':;
NODE_NAME	R5 2
 '@PCI CARD.SCHEMATIC1(SCH_1):INS85485@LIBRARY1.R_0805.NORMAL(CHIPS)':
 '2':;
NODE_NAME	J5 B16
 '@PCI CARD.SCHEMATIC1(SCH_1):INS275396@LIBRARY1.PCI 32 TOP EDGE.NORMAL(CHIPS)':
 'CLK':;
NODE_NAME	R4 1
 '@PCI CARD.SCHEMATIC1(SCH_1):INS85469@LIBRARY1.R_0805.NORMAL(CHIPS)':
 '1':;
NET_NAME
'N197882'
 '@PCI CARD.SCHEMATIC1(SCH_1):N197882':
 C_SIGNAL='@\pci card\.schematic1(sch_1):n197882';
NODE_NAME	U1 H17
 '@PCI CARD.SCHEMATIC1(SCH_1):INS196294@LIBRARY1.XC4VLX80_FF1148D.NORMAL(CHIPS)':
 'IO_L2P_GC_VRN_LC_3':;
NODE_NAME	R34 2
 '@PCI CARD.SCHEMATIC1(SCH_1):INS197860@LIBRARY1.R_0805.NORMAL(CHIPS)':
 '2':;
NET_NAME
'DDR_A13'
 '@PCI CARD.SCHEMATIC1(SCH_1):DDR_A13':
 C_SIGNAL='@\pci card\.schematic1(sch_1):ddr_a13';
NODE_NAME	J4 199
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111153@LIBRARY1.MINI DIMM 1GB SMARTA.NORMAL(CHIPS)':
 'A13':;
NODE_NAME	U1 AE16
 '@PCI CARD.SCHEMATIC1(SCH_1):INS196294@LIBRARY1.XC4VLX80_FF1148D.NORMAL(CHIPS)':
 'IO_L6N_GC_LC_4':;
NET_NAME
'EXTRA_IO_B2_6'
 '@PCI CARD.SCHEMATIC1(SCH_1):EXTRA_IO_B2_6':
 C_SIGNAL='@\pci card\.schematic1(sch_1):extra_io_b2_6';
NODE_NAME	U1 AF14
 '@PCI CARD.SCHEMATIC1(SCH_1):INS86523@LIBRARY1.XC4VLX80_FF1148C.NORMAL(CHIPS)':
 'IO_L6P_D5_LC_2':;
NET_NAME
'PCI_REQ'
 '@PCI CARD.SCHEMATIC1(SCH_1):PCI_REQ':
 C_SIGNAL='@\pci card\.schematic1(sch_1):pci_req';
NODE_NAME	U1 H22
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68313@LIBRARY1.XC4VLX80_FF1148B.NORMAL(CHIPS)':
 'IO_L7P_D19_LC_1':;
NODE_NAME	J5 B18
 '@PCI CARD.SCHEMATIC1(SCH_1):INS275396@LIBRARY1.PCI 32 TOP EDGE.NORMAL(CHIPS)':
 'REQ':;
NET_NAME
'DDR_A14'
 '@PCI CARD.SCHEMATIC1(SCH_1):DDR_A14':
 C_SIGNAL='@\pci card\.schematic1(sch_1):ddr_a14';
NODE_NAME	J4 177
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111153@LIBRARY1.MINI DIMM 1GB SMARTA.NORMAL(CHIPS)':
 'A14 (NC)':;
NODE_NAME	U1 AJ17
 '@PCI CARD.SCHEMATIC1(SCH_1):INS196294@LIBRARY1.XC4VLX80_FF1148D.NORMAL(CHIPS)':
 'IO_L8P_GC_CC_LC_4':;
NET_NAME
'EXTRA_IO_B2_7'
 '@PCI CARD.SCHEMATIC1(SCH_1):EXTRA_IO_B2_7':
 C_SIGNAL='@\pci card\.schematic1(sch_1):extra_io_b2_7';
NODE_NAME	U1 AG13
 '@PCI CARD.SCHEMATIC1(SCH_1):INS86523@LIBRARY1.XC4VLX80_FF1148C.NORMAL(CHIPS)':
 'IO_L6N_D4_LC_2':;
NET_NAME
'PCI_AD31'
 '@PCI CARD.SCHEMATIC1(SCH_1):PCI_AD31':
 C_SIGNAL='@\pci card\.schematic1(sch_1):pci_ad31';
NODE_NAME	U1 AL18
 '@PCI CARD.SCHEMATIC1(SCH_1):INS86523@LIBRARY1.XC4VLX80_FF1148C.NORMAL(CHIPS)':
 'IO_L15P_GC_LC_2':;
NODE_NAME	J5 B20
 '@PCI CARD.SCHEMATIC1(SCH_1):INS275396@LIBRARY1.PCI 32 TOP EDGE.NORMAL(CHIPS)':
 'AD31':;
NET_NAME
'N198126'
 '@PCI CARD.SCHEMATIC1(SCH_1):N198126':
 C_SIGNAL='@\pci card\.schematic1(sch_1):n198126';
NODE_NAME	R33 2
 '@PCI CARD.SCHEMATIC1(SCH_1):INS197832@LIBRARY1.R_0805.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U1 J17
 '@PCI CARD.SCHEMATIC1(SCH_1):INS196294@LIBRARY1.XC4VLX80_FF1148D.NORMAL(CHIPS)':
 'IO_L2N_GC_VRP_LC_3':;
NET_NAME
'DDR_A15'
 '@PCI CARD.SCHEMATIC1(SCH_1):DDR_A15':
 C_SIGNAL='@\pci card\.schematic1(sch_1):ddr_a15';
NODE_NAME	J4 176
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111153@LIBRARY1.MINI DIMM 1GB SMARTA.NORMAL(CHIPS)':
 'A15 (NC)':;
NODE_NAME	U1 AH17
 '@PCI CARD.SCHEMATIC1(SCH_1):INS196294@LIBRARY1.XC4VLX80_FF1148D.NORMAL(CHIPS)':
 'IO_L8N_GC_CC_LC_4':;
NET_NAME
'EXTRA_IO_B2_8'
 '@PCI CARD.SCHEMATIC1(SCH_1):EXTRA_IO_B2_8':
 C_SIGNAL='@\pci card\.schematic1(sch_1):extra_io_b2_8';
NODE_NAME	U1 AE21
 '@PCI CARD.SCHEMATIC1(SCH_1):INS86523@LIBRARY1.XC4VLX80_FF1148C.NORMAL(CHIPS)':
 'IO_L7P_D3_LC_2':;
NET_NAME
'PCI_AD29'
 '@PCI CARD.SCHEMATIC1(SCH_1):PCI_AD29':
 C_SIGNAL='@\pci card\.schematic1(sch_1):pci_ad29';
NODE_NAME	U1 AM17
 '@PCI CARD.SCHEMATIC1(SCH_1):INS86523@LIBRARY1.XC4VLX80_FF1148C.NORMAL(CHIPS)':
 'IO_L16P_GC_LC_2':;
NODE_NAME	J5 B21
 '@PCI CARD.SCHEMATIC1(SCH_1):INS275396@LIBRARY1.PCI 32 TOP EDGE.NORMAL(CHIPS)':
 'AD29':;
NET_NAME
'EXTRA_IO_B2_9'
 '@PCI CARD.SCHEMATIC1(SCH_1):EXTRA_IO_B2_9':
 C_SIGNAL='@\pci card\.schematic1(sch_1):extra_io_b2_9';
NODE_NAME	U1 AF21
 '@PCI CARD.SCHEMATIC1(SCH_1):INS86523@LIBRARY1.XC4VLX80_FF1148C.NORMAL(CHIPS)':
 'IO_L7N_D2_LC_2':;
NET_NAME
'PCI_AD27'
 '@PCI CARD.SCHEMATIC1(SCH_1):PCI_AD27':
 C_SIGNAL='@\pci card\.schematic1(sch_1):pci_ad27';
NODE_NAME	U1 AC19
 '@PCI CARD.SCHEMATIC1(SCH_1):INS86523@LIBRARY1.XC4VLX80_FF1148C.NORMAL(CHIPS)':
 'IO_L9P_GC_CC_LC_2':;
NODE_NAME	J5 B23
 '@PCI CARD.SCHEMATIC1(SCH_1):INS275396@LIBRARY1.PCI 32 TOP EDGE.NORMAL(CHIPS)':
 'AD27':;
NET_NAME
'EXTRA_IO_B2_10'
 '@PCI CARD.SCHEMATIC1(SCH_1):EXTRA_IO_B2_10':
 C_SIGNAL='@\pci card\.schematic1(sch_1):extra_io_b2_10';
NODE_NAME	U1 AP15
 '@PCI CARD.SCHEMATIC1(SCH_1):INS86523@LIBRARY1.XC4VLX80_FF1148C.NORMAL(CHIPS)':
 'IO_L8P_D1_LC_2':;
NET_NAME
'PCI_AD25'
 '@PCI CARD.SCHEMATIC1(SCH_1):PCI_AD25':
 C_SIGNAL='@\pci card\.schematic1(sch_1):pci_ad25';
NODE_NAME	U1 AK14
 '@PCI CARD.SCHEMATIC1(SCH_1):INS86523@LIBRARY1.XC4VLX80_FF1148C.NORMAL(CHIPS)':
 'IO_L4N_D8_VREF_LC_2':;
NODE_NAME	J5 B24
 '@PCI CARD.SCHEMATIC1(SCH_1):INS275396@LIBRARY1.PCI 32 TOP EDGE.NORMAL(CHIPS)':
 'AD25':;
NET_NAME
'EXTRA_IO_B2_11'
 '@PCI CARD.SCHEMATIC1(SCH_1):EXTRA_IO_B2_11':
 C_SIGNAL='@\pci card\.schematic1(sch_1):extra_io_b2_11';
NODE_NAME	U1 AN15
 '@PCI CARD.SCHEMATIC1(SCH_1):INS86523@LIBRARY1.XC4VLX80_FF1148C.NORMAL(CHIPS)':
 'IO_L8N_D0_LC_2':;
NET_NAME
'PCI_C/BE3'
 '@PCI CARD.SCHEMATIC1(SCH_1):PCI_C/BE3':
 C_SIGNAL='@\pci card\.schematic1(sch_1):\pci_c/be3\';
NODE_NAME	U1 D19
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68313@LIBRARY1.XC4VLX80_FF1148B.NORMAL(CHIPS)':
 'IO_L11N_GC_LC_1':;
NODE_NAME	J5 B26
 '@PCI CARD.SCHEMATIC1(SCH_1):INS275396@LIBRARY1.PCI 32 TOP EDGE.NORMAL(CHIPS)':
 'C/BE3':;
NET_NAME
'EXTRA_IO_B2_12'
 '@PCI CARD.SCHEMATIC1(SCH_1):EXTRA_IO_B2_12':
 C_SIGNAL='@\pci card\.schematic1(sch_1):extra_io_b2_12';
NODE_NAME	U1 AJ22
 '@PCI CARD.SCHEMATIC1(SCH_1):INS86523@LIBRARY1.XC4VLX80_FF1148C.NORMAL(CHIPS)':
 'IO_L1P_D15_CC_LC_2':;
NET_NAME
'PCI_AD23'
 '@PCI CARD.SCHEMATIC1(SCH_1):PCI_AD23':
 C_SIGNAL='@\pci card\.schematic1(sch_1):pci_ad23';
NODE_NAME	U1 AB15
 '@PCI CARD.SCHEMATIC1(SCH_1):INS86523@LIBRARY1.XC4VLX80_FF1148C.NORMAL(CHIPS)':
 'IO_L2N_D12_LC_2':;
NODE_NAME	J5 B27
 '@PCI CARD.SCHEMATIC1(SCH_1):INS275396@LIBRARY1.PCI 32 TOP EDGE.NORMAL(CHIPS)':
 'AD23':;
NET_NAME
'EXTRA_IO_B2_13'
 '@PCI CARD.SCHEMATIC1(SCH_1):EXTRA_IO_B2_13':
 C_SIGNAL='@\pci card\.schematic1(sch_1):extra_io_b2_13';
NODE_NAME	U1 AJ21
 '@PCI CARD.SCHEMATIC1(SCH_1):INS86523@LIBRARY1.XC4VLX80_FF1148C.NORMAL(CHIPS)':
 'IO_L1N_D14_CC_LC_2':;
NET_NAME
'PCI_AD21'
 '@PCI CARD.SCHEMATIC1(SCH_1):PCI_AD21':
 C_SIGNAL='@\pci card\.schematic1(sch_1):pci_ad21';
NODE_NAME	U1 AJ14
 '@PCI CARD.SCHEMATIC1(SCH_1):INS86523@LIBRARY1.XC4VLX80_FF1148C.NORMAL(CHIPS)':
 'IO_L20N_VREF_LC_2':;
NODE_NAME	J5 B29
 '@PCI CARD.SCHEMATIC1(SCH_1):INS275396@LIBRARY1.PCI 32 TOP EDGE.NORMAL(CHIPS)':
 'AD21':;
NET_NAME
'EXTRA_IO_B2_14'
 '@PCI CARD.SCHEMATIC1(SCH_1):EXTRA_IO_B2_14':
 C_SIGNAL='@\pci card\.schematic1(sch_1):extra_io_b2_14';
NODE_NAME	U1 AL16
 '@PCI CARD.SCHEMATIC1(SCH_1):INS86523@LIBRARY1.XC4VLX80_FF1148C.NORMAL(CHIPS)':
 'IO_L24P_CC_LC_2':;
NET_NAME
'PCI_AD19'
 '@PCI CARD.SCHEMATIC1(SCH_1):PCI_AD19':
 C_SIGNAL='@\pci card\.schematic1(sch_1):pci_ad19';
NODE_NAME	U1 AD20
 '@PCI CARD.SCHEMATIC1(SCH_1):INS86523@LIBRARY1.XC4VLX80_FF1148C.NORMAL(CHIPS)':
 'IO_L17N_LC_2':;
NODE_NAME	J5 B30
 '@PCI CARD.SCHEMATIC1(SCH_1):INS275396@LIBRARY1.PCI 32 TOP EDGE.NORMAL(CHIPS)':
 'AD19':;
NET_NAME
'N198288'
 '@PCI CARD.SCHEMATIC1(SCH_1):N198288':
 C_SIGNAL='@\pci card\.schematic1(sch_1):n198288';
NODE_NAME	R36 2
 '@PCI CARD.SCHEMATIC1(SCH_1):INS198258@LIBRARY1.R_0805.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U1 AK19
 '@PCI CARD.SCHEMATIC1(SCH_1):INS196294@LIBRARY1.XC4VLX80_FF1148D.NORMAL(CHIPS)':
 'IO_L7N_GC_VRP_LC_4':;
NET_NAME
'DDR_BA0'
 '@PCI CARD.SCHEMATIC1(SCH_1):DDR_BA0':
 C_SIGNAL='@\pci card\.schematic1(sch_1):ddr_ba0';
NODE_NAME	J4 71
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111153@LIBRARY1.MINI DIMM 1GB SMARTA.NORMAL(CHIPS)':
 'BA0':;
NODE_NAME	U1 K18
 '@PCI CARD.SCHEMATIC1(SCH_1):INS196294@LIBRARY1.XC4VLX80_FF1148D.NORMAL(CHIPS)':
 'IO_L5P_GC_LC_3':;
NET_NAME
'PCI_AD17'
 '@PCI CARD.SCHEMATIC1(SCH_1):PCI_AD17':
 C_SIGNAL='@\pci card\.schematic1(sch_1):pci_ad17';
NODE_NAME	U1 AL15
 '@PCI CARD.SCHEMATIC1(SCH_1):INS86523@LIBRARY1.XC4VLX80_FF1148C.NORMAL(CHIPS)':
 'IO_L18N_LC_2':;
NODE_NAME	J5 B32
 '@PCI CARD.SCHEMATIC1(SCH_1):INS275396@LIBRARY1.PCI 32 TOP EDGE.NORMAL(CHIPS)':
 'AD17':;
NET_NAME
'N198292'
 '@PCI CARD.SCHEMATIC1(SCH_1):N198292':
 C_SIGNAL='@\pci card\.schematic1(sch_1):n198292';
NODE_NAME	R35 2
 '@PCI CARD.SCHEMATIC1(SCH_1):INS198234@LIBRARY1.R_0805.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U1 AJ19
 '@PCI CARD.SCHEMATIC1(SCH_1):INS196294@LIBRARY1.XC4VLX80_FF1148D.NORMAL(CHIPS)':
 'IO_L7P_GC_VRN_LC_4':;
NET_NAME
'DDR_DQ59'
 '@PCI CARD.SCHEMATIC1(SCH_1):DDR_DQ59':
 C_SIGNAL='@\pci card\.schematic1(sch_1):ddr_dq59';
NODE_NAME	J4 119
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111406@LIBRARY1.MINI DIMM 1GB SMARTB.NORMAL(CHIPS)':
 'DQ59':;
NODE_NAME	U1 F10
 '@PCI CARD.SCHEMATIC1(SCH_1):INS184303@LIBRARY1.XC4VLX80_FF1148F.NORMAL(CHIPS)':
 'IO_L6P_6':;
NET_NAME
'DDR_BA1'
 '@PCI CARD.SCHEMATIC1(SCH_1):DDR_BA1':
 C_SIGNAL='@\pci card\.schematic1(sch_1):ddr_ba1';
NODE_NAME	J4 192
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111153@LIBRARY1.MINI DIMM 1GB SMARTA.NORMAL(CHIPS)':
 'BA1':;
NODE_NAME	U1 K17
 '@PCI CARD.SCHEMATIC1(SCH_1):INS196294@LIBRARY1.XC4VLX80_FF1148D.NORMAL(CHIPS)':
 'IO_L5N_GC_LC_3':;
NET_NAME
'PCI_C/BE2'
 '@PCI CARD.SCHEMATIC1(SCH_1):PCI_C/BE2':
 C_SIGNAL='@\pci card\.schematic1(sch_1):\pci_c/be2\';
NODE_NAME	U1 C17
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68313@LIBRARY1.XC4VLX80_FF1148B.NORMAL(CHIPS)':
 'IO_L12P_GC_LC_1':;
NODE_NAME	J5 B33
 '@PCI CARD.SCHEMATIC1(SCH_1):INS275396@LIBRARY1.PCI 32 TOP EDGE.NORMAL(CHIPS)':
 'C/BE2':;
NET_NAME
'DDR_DQ62'
 '@PCI CARD.SCHEMATIC1(SCH_1):DDR_DQ62':
 C_SIGNAL='@\pci card\.schematic1(sch_1):ddr_dq62';
NODE_NAME	J4 239
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111406@LIBRARY1.MINI DIMM 1GB SMARTB.NORMAL(CHIPS)':
 'DQ62':;
NODE_NAME	U1 D10
 '@PCI CARD.SCHEMATIC1(SCH_1):INS184303@LIBRARY1.XC4VLX80_FF1148F.NORMAL(CHIPS)':
 'IO_L7N_6':;
NET_NAME
'DDR_BA2'
 '@PCI CARD.SCHEMATIC1(SCH_1):DDR_BA2':
 C_SIGNAL='@\pci card\.schematic1(sch_1):ddr_ba2';
NODE_NAME	J4 55
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111153@LIBRARY1.MINI DIMM 1GB SMARTA.NORMAL(CHIPS)':
 'BA2':;
NODE_NAME	U1 E16
 '@PCI CARD.SCHEMATIC1(SCH_1):INS196294@LIBRARY1.XC4VLX80_FF1148D.NORMAL(CHIPS)':
 'IO_L6P_GC_LC_3':;
NET_NAME
'PCI_IRDY'
 '@PCI CARD.SCHEMATIC1(SCH_1):PCI_IRDY':
 C_SIGNAL='@\pci card\.schematic1(sch_1):pci_irdy';
NODE_NAME	U1 G13
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68313@LIBRARY1.XC4VLX80_FF1148B.NORMAL(CHIPS)':
 'IO_L8N_D16_CC_LC_1':;
NODE_NAME	J5 B35
 '@PCI CARD.SCHEMATIC1(SCH_1):INS275396@LIBRARY1.PCI 32 TOP EDGE.NORMAL(CHIPS)':
 'IRDY#':;
NET_NAME
'DDR_DQ57'
 '@PCI CARD.SCHEMATIC1(SCH_1):DDR_DQ57':
 C_SIGNAL='@\pci card\.schematic1(sch_1):ddr_dq57';
NODE_NAME	J4 113
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111406@LIBRARY1.MINI DIMM 1GB SMARTB.NORMAL(CHIPS)':
 'DQ57':;
NODE_NAME	U1 G12
 '@PCI CARD.SCHEMATIC1(SCH_1):INS184303@LIBRARY1.XC4VLX80_FF1148F.NORMAL(CHIPS)':
 'IO_L5P_6':;
NET_NAME
'PCI_DEVSEL'
 '@PCI CARD.SCHEMATIC1(SCH_1):PCI_DEVSEL':
 C_SIGNAL='@\pci card\.schematic1(sch_1):pci_devsel';
NODE_NAME	U1 N15
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68313@LIBRARY1.XC4VLX80_FF1148B.NORMAL(CHIPS)':
 'IO_L16N_GC_CC_LC_1':;
NODE_NAME	J5 B37
 '@PCI CARD.SCHEMATIC1(SCH_1):INS275396@LIBRARY1.PCI 32 TOP EDGE.NORMAL(CHIPS)':
 'DEVSEL':;
NET_NAME
'DDR_DQ54'
 '@PCI CARD.SCHEMATIC1(SCH_1):DDR_DQ54':
 C_SIGNAL='@\pci card\.schematic1(sch_1):ddr_dq54';
NODE_NAME	J4 230
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111406@LIBRARY1.MINI DIMM 1GB SMARTB.NORMAL(CHIPS)':
 'DQ54':;
NODE_NAME	U1 A11
 '@PCI CARD.SCHEMATIC1(SCH_1):INS184303@LIBRARY1.XC4VLX80_FF1148F.NORMAL(CHIPS)':
 'IO_L3P_6':;
NET_NAME
'PCI_LOCK'
 '@PCI CARD.SCHEMATIC1(SCH_1):PCI_LOCK':
 C_SIGNAL='@\pci card\.schematic1(sch_1):pci_lock';
NODE_NAME	U1 J14
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68313@LIBRARY1.XC4VLX80_FF1148B.NORMAL(CHIPS)':
 'IO_L4P_D25_LC_1':;
NODE_NAME	J5 B39
 '@PCI CARD.SCHEMATIC1(SCH_1):INS275396@LIBRARY1.PCI 32 TOP EDGE.NORMAL(CHIPS)':
 'LOCK#':;
NET_NAME
'DDR_DQ50'
 '@PCI CARD.SCHEMATIC1(SCH_1):DDR_DQ50':
 C_SIGNAL='@\pci card\.schematic1(sch_1):ddr_dq50';
NODE_NAME	J4 109
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111406@LIBRARY1.MINI DIMM 1GB SMARTB.NORMAL(CHIPS)':
 'DQ50':;
NODE_NAME	U1 D12
 '@PCI CARD.SCHEMATIC1(SCH_1):INS184303@LIBRARY1.XC4VLX80_FF1148F.NORMAL(CHIPS)':
 'IO_L1P_6':;
NET_NAME
'PCI_PERR'
 '@PCI CARD.SCHEMATIC1(SCH_1):PCI_PERR':
 C_SIGNAL='@\pci card\.schematic1(sch_1):pci_perr';
NODE_NAME	U1 D20
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68313@LIBRARY1.XC4VLX80_FF1148B.NORMAL(CHIPS)':
 'IO_L15P_GC_LC_1':;
NODE_NAME	J5 B40
 '@PCI CARD.SCHEMATIC1(SCH_1):INS275396@LIBRARY1.PCI 32 TOP EDGE.NORMAL(CHIPS)':
 'PERR#':;
NET_NAME
'DDR_DQ61'
 '@PCI CARD.SCHEMATIC1(SCH_1):DDR_DQ61':
 C_SIGNAL='@\pci card\.schematic1(sch_1):ddr_dq61';
NODE_NAME	J4 234
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111406@LIBRARY1.MINI DIMM 1GB SMARTB.NORMAL(CHIPS)':
 'DQ61':;
NODE_NAME	U1 D11
 '@PCI CARD.SCHEMATIC1(SCH_1):INS184303@LIBRARY1.XC4VLX80_FF1148F.NORMAL(CHIPS)':
 'IO_L7P_6':;
NET_NAME
'PCI_SERR'
 '@PCI CARD.SCHEMATIC1(SCH_1):PCI_SERR':
 C_SIGNAL='@\pci card\.schematic1(sch_1):pci_serr';
NODE_NAME	U1 C15
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68313@LIBRARY1.XC4VLX80_FF1148B.NORMAL(CHIPS)':
 'IO_L14N_GC_LC_1':;
NODE_NAME	J5 B42
 '@PCI CARD.SCHEMATIC1(SCH_1):INS275396@LIBRARY1.PCI 32 TOP EDGE.NORMAL(CHIPS)':
 'SERR#':;
NET_NAME
'DDR_DQ51'
 '@PCI CARD.SCHEMATIC1(SCH_1):DDR_DQ51':
 C_SIGNAL='@\pci card\.schematic1(sch_1):ddr_dq51';
NODE_NAME	J4 110
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111406@LIBRARY1.MINI DIMM 1GB SMARTB.NORMAL(CHIPS)':
 'DQ51':;
NODE_NAME	U1 C12
 '@PCI CARD.SCHEMATIC1(SCH_1):INS184303@LIBRARY1.XC4VLX80_FF1148F.NORMAL(CHIPS)':
 'IO_L1N_6':;
NET_NAME
'PCI_C/BE1'
 '@PCI CARD.SCHEMATIC1(SCH_1):PCI_C/BE1':
 C_SIGNAL='@\pci card\.schematic1(sch_1):\pci_c/be1\';
NODE_NAME	U1 C19
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68313@LIBRARY1.XC4VLX80_FF1148B.NORMAL(CHIPS)':
 'IO_L13P_GC_LC_1':;
NODE_NAME	J5 B44
 '@PCI CARD.SCHEMATIC1(SCH_1):INS275396@LIBRARY1.PCI 32 TOP EDGE.NORMAL(CHIPS)':
 'C/BE1':;
NET_NAME
'DDR_DQ58'
 '@PCI CARD.SCHEMATIC1(SCH_1):DDR_DQ58':
 C_SIGNAL='@\pci card\.schematic1(sch_1):ddr_dq58';
NODE_NAME	J4 118
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111406@LIBRARY1.MINI DIMM 1GB SMARTB.NORMAL(CHIPS)':
 'DQ58':;
NODE_NAME	U1 G11
 '@PCI CARD.SCHEMATIC1(SCH_1):INS184303@LIBRARY1.XC4VLX80_FF1148F.NORMAL(CHIPS)':
 'IO_L5N_6':;
NET_NAME
'PCI_AD14'
 '@PCI CARD.SCHEMATIC1(SCH_1):PCI_AD14':
 C_SIGNAL='@\pci card\.schematic1(sch_1):pci_ad14';
NODE_NAME	U1 AJ15
 '@PCI CARD.SCHEMATIC1(SCH_1):INS86523@LIBRARY1.XC4VLX80_FF1148C.NORMAL(CHIPS)':
 'IO_L20P_LC_2':;
NODE_NAME	J5 B45
 '@PCI CARD.SCHEMATIC1(SCH_1):INS275396@LIBRARY1.PCI 32 TOP EDGE.NORMAL(CHIPS)':
 'AD14':;
NET_NAME
'DDR_DQ53'
 '@PCI CARD.SCHEMATIC1(SCH_1):DDR_DQ53':
 C_SIGNAL='@\pci card\.schematic1(sch_1):ddr_dq53';
NODE_NAME	J4 222
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111406@LIBRARY1.MINI DIMM 1GB SMARTB.NORMAL(CHIPS)':
 'DQ53':;
NODE_NAME	U1 C10
 '@PCI CARD.SCHEMATIC1(SCH_1):INS184303@LIBRARY1.XC4VLX80_FF1148F.NORMAL(CHIPS)':
 'IO_L2N_6':;
NET_NAME
'PCI_AD12'
 '@PCI CARD.SCHEMATIC1(SCH_1):PCI_AD12':
 C_SIGNAL='@\pci card\.schematic1(sch_1):pci_ad12';
NODE_NAME	U1 AH20
 '@PCI CARD.SCHEMATIC1(SCH_1):INS86523@LIBRARY1.XC4VLX80_FF1148C.NORMAL(CHIPS)':
 'IO_L21N_LC_2':;
NODE_NAME	J5 B47
 '@PCI CARD.SCHEMATIC1(SCH_1):INS275396@LIBRARY1.PCI 32 TOP EDGE.NORMAL(CHIPS)':
 'AD12':;
NET_NAME
'DDR_DQ56'
 '@PCI CARD.SCHEMATIC1(SCH_1):DDR_DQ56':
 C_SIGNAL='@\pci card\.schematic1(sch_1):ddr_dq56';
NODE_NAME	J4 112
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111406@LIBRARY1.MINI DIMM 1GB SMARTB.NORMAL(CHIPS)':
 'DQ56':;
NODE_NAME	U1 C9
 '@PCI CARD.SCHEMATIC1(SCH_1):INS184303@LIBRARY1.XC4VLX80_FF1148F.NORMAL(CHIPS)':
 'IO_L4P_6':;
NET_NAME
'PCI_AD10'
 '@PCI CARD.SCHEMATIC1(SCH_1):PCI_AD10':
 C_SIGNAL='@\pci card\.schematic1(sch_1):pci_ad10';
NODE_NAME	U1 AH14
 '@PCI CARD.SCHEMATIC1(SCH_1):INS86523@LIBRARY1.XC4VLX80_FF1148C.NORMAL(CHIPS)':
 'IO_L22N_LC_2':;
NODE_NAME	J5 B48
 '@PCI CARD.SCHEMATIC1(SCH_1):INS275396@LIBRARY1.PCI 32 TOP EDGE.NORMAL(CHIPS)':
 'AD10':;
NET_NAME
'DDR_DQ52'
 '@PCI CARD.SCHEMATIC1(SCH_1):DDR_DQ52':
 C_SIGNAL='@\pci card\.schematic1(sch_1):ddr_dq52';
NODE_NAME	J4 221
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111406@LIBRARY1.MINI DIMM 1GB SMARTB.NORMAL(CHIPS)':
 'DQ52':;
NODE_NAME	U1 B10
 '@PCI CARD.SCHEMATIC1(SCH_1):INS184303@LIBRARY1.XC4VLX80_FF1148F.NORMAL(CHIPS)':
 'IO_L2P_6':;
NET_NAME
'PCI_RESET'
 '@PCI CARD.SCHEMATIC1(SCH_1):PCI_RESET':
 C_SIGNAL='@\pci card\.schematic1(sch_1):pci_reset';
NODE_NAME	U1 N20
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68313@LIBRARY1.XC4VLX80_FF1148B.NORMAL(CHIPS)':
 'IO_L5P_D23_LC_1':;
NODE_NAME	R1 1
 '@PCI CARD.SCHEMATIC1(SCH_1):INS82900@LIBRARY1.R_0805.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R2 2
 '@PCI CARD.SCHEMATIC1(SCH_1):INS82916@LIBRARY1.R_0805.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R3 1
 '@PCI CARD.SCHEMATIC1(SCH_1):INS82932@LIBRARY1.R_0805.NORMAL(CHIPS)':
 '1':;
NET_NAME
'DDR_DQ60'
 '@PCI CARD.SCHEMATIC1(SCH_1):DDR_DQ60':
 C_SIGNAL='@\pci card\.schematic1(sch_1):ddr_dq60';
NODE_NAME	J4 233
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111406@LIBRARY1.MINI DIMM 1GB SMARTB.NORMAL(CHIPS)':
 'DQ60':;
NODE_NAME	U1 G10
 '@PCI CARD.SCHEMATIC1(SCH_1):INS184303@LIBRARY1.XC4VLX80_FF1148F.NORMAL(CHIPS)':
 'IO_L6N_6':;
NET_NAME
'DDR_DQ63'
 '@PCI CARD.SCHEMATIC1(SCH_1):DDR_DQ63':
 C_SIGNAL='@\pci card\.schematic1(sch_1):ddr_dq63';
NODE_NAME	J4 240
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111406@LIBRARY1.MINI DIMM 1GB SMARTB.NORMAL(CHIPS)':
 'DQ63':;
NODE_NAME	U1 A14
 '@PCI CARD.SCHEMATIC1(SCH_1):INS184303@LIBRARY1.XC4VLX80_FF1148F.NORMAL(CHIPS)':
 'IO_L17P_6':;
NET_NAME
'DDR_DQ55'
 '@PCI CARD.SCHEMATIC1(SCH_1):DDR_DQ55':
 C_SIGNAL='@\pci card\.schematic1(sch_1):ddr_dq55';
NODE_NAME	J4 231
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111406@LIBRARY1.MINI DIMM 1GB SMARTB.NORMAL(CHIPS)':
 'DQ55':;
NODE_NAME	U1 B11
 '@PCI CARD.SCHEMATIC1(SCH_1):INS184303@LIBRARY1.XC4VLX80_FF1148F.NORMAL(CHIPS)':
 'IO_L3N_6':;
NET_NAME
'DDR_CB3'
 '@PCI CARD.SCHEMATIC1(SCH_1):DDR_CB3':
 C_SIGNAL='@\pci card\.schematic1(sch_1):ddr_cb3';
NODE_NAME	J4 49
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111153@LIBRARY1.MINI DIMM 1GB SMARTA.NORMAL(CHIPS)':
 'CB3':;
NET_NAME
'DDR_CB4'
 '@PCI CARD.SCHEMATIC1(SCH_1):DDR_CB4':
 C_SIGNAL='@\pci card\.schematic1(sch_1):ddr_cb4';
NODE_NAME	J4 163
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111153@LIBRARY1.MINI DIMM 1GB SMARTA.NORMAL(CHIPS)':
 'CB4':;
NET_NAME
'DDR_CB1'
 '@PCI CARD.SCHEMATIC1(SCH_1):DDR_CB1':
 C_SIGNAL='@\pci card\.schematic1(sch_1):ddr_cb1';
NODE_NAME	J4 43
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111153@LIBRARY1.MINI DIMM 1GB SMARTA.NORMAL(CHIPS)':
 'CB1':;
NET_NAME
'DDR_CB2'
 '@PCI CARD.SCHEMATIC1(SCH_1):DDR_CB2':
 C_SIGNAL='@\pci card\.schematic1(sch_1):ddr_cb2';
NODE_NAME	J4 48
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111153@LIBRARY1.MINI DIMM 1GB SMARTA.NORMAL(CHIPS)':
 'CB2':;
NET_NAME
'EXTRA_IO_B1_2'
 '@PCI CARD.SCHEMATIC1(SCH_1):EXTRA_IO_B1_2':
 C_SIGNAL='@\pci card\.schematic1(sch_1):extra_io_b1_2';
NODE_NAME	U1 J15
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68313@LIBRARY1.XC4VLX80_FF1148B.NORMAL(CHIPS)':
 'IO_L20N_VREF_LC_1':;
NET_NAME
'DDR_CB5'
 '@PCI CARD.SCHEMATIC1(SCH_1):DDR_CB5':
 C_SIGNAL='@\pci card\.schematic1(sch_1):ddr_cb5';
NODE_NAME	J4 164
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111153@LIBRARY1.MINI DIMM 1GB SMARTA.NORMAL(CHIPS)':
 'CB5':;
NET_NAME
'EXTRA_IO_B1_3'
 '@PCI CARD.SCHEMATIC1(SCH_1):EXTRA_IO_B1_3':
 C_SIGNAL='@\pci card\.schematic1(sch_1):extra_io_b1_3';
NODE_NAME	U1 J20
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68313@LIBRARY1.XC4VLX80_FF1148B.NORMAL(CHIPS)':
 'IO_L19P_LC_1':;
NET_NAME
'DDR_CB0'
 '@PCI CARD.SCHEMATIC1(SCH_1):DDR_CB0':
 C_SIGNAL='@\pci card\.schematic1(sch_1):ddr_cb0';
NODE_NAME	J4 42
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111153@LIBRARY1.MINI DIMM 1GB SMARTA.NORMAL(CHIPS)':
 'CB0':;
NET_NAME
'EXTRA_IO_B1_4'
 '@PCI CARD.SCHEMATIC1(SCH_1):EXTRA_IO_B1_4':
 C_SIGNAL='@\pci card\.schematic1(sch_1):extra_io_b1_4';
NODE_NAME	U1 L19
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68313@LIBRARY1.XC4VLX80_FF1148B.NORMAL(CHIPS)':
 'IO_L19N_LC_1':;
NET_NAME
'DDR_CB7'
 '@PCI CARD.SCHEMATIC1(SCH_1):DDR_CB7':
 C_SIGNAL='@\pci card\.schematic1(sch_1):ddr_cb7';
NODE_NAME	J4 170
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111153@LIBRARY1.MINI DIMM 1GB SMARTA.NORMAL(CHIPS)':
 'CB7':;
NET_NAME
'EXTRA_IO_B1_5'
 '@PCI CARD.SCHEMATIC1(SCH_1):EXTRA_IO_B1_5':
 C_SIGNAL='@\pci card\.schematic1(sch_1):extra_io_b1_5';
NODE_NAME	U1 H15
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68313@LIBRARY1.XC4VLX80_FF1148B.NORMAL(CHIPS)':
 'IO_L20P_LC_1':;
NET_NAME
'N82948'
 '@PCI CARD.SCHEMATIC1(SCH_1):N82948':
 C_SIGNAL='@\pci card\.schematic1(sch_1):n82948';
NODE_NAME	J6 A15
 '@PCI CARD.SCHEMATIC1(SCH_1):INS276175@LIBRARY1.PCI 32 BOTTOM EDGE.NORMAL(CHIPS)':
 'RESET':;
NODE_NAME	R3 2
 '@PCI CARD.SCHEMATIC1(SCH_1):INS82932@LIBRARY1.R_0805.NORMAL(CHIPS)':
 '2':;
NET_NAME
'DDR_CB6'
 '@PCI CARD.SCHEMATIC1(SCH_1):DDR_CB6':
 C_SIGNAL='@\pci card\.schematic1(sch_1):ddr_cb6';
NODE_NAME	J4 169
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111153@LIBRARY1.MINI DIMM 1GB SMARTA.NORMAL(CHIPS)':
 'CB6':;
NET_NAME
'EXTRA_IO_B1_6'
 '@PCI CARD.SCHEMATIC1(SCH_1):EXTRA_IO_B1_6':
 C_SIGNAL='@\pci card\.schematic1(sch_1):extra_io_b1_6';
NODE_NAME	U1 G21
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68313@LIBRARY1.XC4VLX80_FF1148B.NORMAL(CHIPS)':
 'IO_L21P_LC_1':;
NET_NAME
'DDR_DM0'
 '@PCI CARD.SCHEMATIC1(SCH_1):DDR_DM0':
 C_SIGNAL='@\pci card\.schematic1(sch_1):ddr_dm0';
NODE_NAME	J4 127
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111153@LIBRARY1.MINI DIMM 1GB SMARTA.NORMAL(CHIPS)':
 'DM0':;
NODE_NAME	U1 E9
 '@PCI CARD.SCHEMATIC1(SCH_1):INS184303@LIBRARY1.XC4VLX80_FF1148F.NORMAL(CHIPS)':
 'IO_L19N_6':;
NET_NAME
'EXTRA_IO_B1_7'
 '@PCI CARD.SCHEMATIC1(SCH_1):EXTRA_IO_B1_7':
 C_SIGNAL='@\pci card\.schematic1(sch_1):extra_io_b1_7';
NODE_NAME	U1 H20
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68313@LIBRARY1.XC4VLX80_FF1148B.NORMAL(CHIPS)':
 'IO_L21N_LC_1':;
NET_NAME
'NC'
 'NC':
 C_SIGNAL='NC';
NODE_NAME	U1 W21
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68059@LIBRARY1.XC4VLX80_FF1148A.NORMAL(CHIPS)':
 'PWRDWN_B_0':;
NODE_NAME	U1 U17
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68059@LIBRARY1.XC4VLX80_FF1148A.NORMAL(CHIPS)':
 'CS_B_0':;
NODE_NAME	U1 U13
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68059@LIBRARY1.XC4VLX80_FF1148A.NORMAL(CHIPS)':
 'RDWR_B_0':;
NODE_NAME	U1 Y18
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68059@LIBRARY1.XC4VLX80_FF1148A.NORMAL(CHIPS)':
 'DOUT_BUSY_0':;
NODE_NAME	U1 L16
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68313@LIBRARY1.XC4VLX80_FF1148B.NORMAL(CHIPS)':
 'IO_L18N_VRP_LC_1':;
NODE_NAME	U1 K16
 '@PCI CARD.SCHEMATIC1(SCH_1):INS68313@LIBRARY1.XC4VLX80_FF1148B.NORMAL(CHIPS)':
 'IO_L18P_VRN_LC_1':;
NODE_NAME	U1 U14
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69243@LIBRARY1.XC4VLX80_FF1148P.NORMAL(CHIPS)':
 'VCCO_0_0':;
NODE_NAME	U1 T17
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69243@LIBRARY1.XC4VLX80_FF1148P.NORMAL(CHIPS)':
 'VCCO_0_1':;
NODE_NAME	U1 W18
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69243@LIBRARY1.XC4VLX80_FF1148P.NORMAL(CHIPS)':
 'VCCO_0_2':;
NODE_NAME	U1 V21
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69243@LIBRARY1.XC4VLX80_FF1148P.NORMAL(CHIPS)':
 'VCCO_0_3':;
NODE_NAME	U1 F17
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69243@LIBRARY1.XC4VLX80_FF1148P.NORMAL(CHIPS)':
 'VCCO_3_0':;
NODE_NAME	U1 J18
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69243@LIBRARY1.XC4VLX80_FF1148P.NORMAL(CHIPS)':
 'VCCO_3_1':;
NODE_NAME	U1 AF17
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69243@LIBRARY1.XC4VLX80_FF1148P.NORMAL(CHIPS)':
 'VCCO_4_0':;
NODE_NAME	U1 AJ18
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69243@LIBRARY1.XC4VLX80_FF1148P.NORMAL(CHIPS)':
 'VCCO_4_1':;
NODE_NAME	U1 A22
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69243@LIBRARY1.XC4VLX80_FF1148P.NORMAL(CHIPS)':
 'VCCO_5_0':;
NODE_NAME	U1 D23
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69243@LIBRARY1.XC4VLX80_FF1148P.NORMAL(CHIPS)':
 'VCCO_5_1':;
NODE_NAME	U1 G24
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69243@LIBRARY1.XC4VLX80_FF1148P.NORMAL(CHIPS)':
 'VCCO_5_2':;
NODE_NAME	U1 K25
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69243@LIBRARY1.XC4VLX80_FF1148P.NORMAL(CHIPS)':
 'VCCO_5_3':;
NODE_NAME	U1 C26
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69243@LIBRARY1.XC4VLX80_FF1148P.NORMAL(CHIPS)':
 'VCCO_5_4':;
NODE_NAME	U1 F27
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69243@LIBRARY1.XC4VLX80_FF1148P.NORMAL(CHIPS)':
 'VCCO_5_5':;
NODE_NAME	U1 B29
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69243@LIBRARY1.XC4VLX80_FF1148P.NORMAL(CHIPS)':
 'VCCO_5_6':;
NODE_NAME	U1 E30
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69243@LIBRARY1.XC4VLX80_FF1148P.NORMAL(CHIPS)':
 'VCCO_5_7':;
NODE_NAME	U1 A32
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69243@LIBRARY1.XC4VLX80_FF1148P.NORMAL(CHIPS)':
 'VCCO_5_8':;
NODE_NAME	U1 A2
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69243@LIBRARY1.XC4VLX80_FF1148P.NORMAL(CHIPS)':
 'VCCO_6_0':;
NODE_NAME	U1 C6
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69243@LIBRARY1.XC4VLX80_FF1148P.NORMAL(CHIPS)':
 'VCCO_6_1':;
NODE_NAME	U1 F7
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69243@LIBRARY1.XC4VLX80_FF1148P.NORMAL(CHIPS)':
 'VCCO_6_2':;
NODE_NAME	U1 J8
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69243@LIBRARY1.XC4VLX80_FF1148P.NORMAL(CHIPS)':
 'VCCO_6_3':;
NODE_NAME	U1 B9
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69243@LIBRARY1.XC4VLX80_FF1148P.NORMAL(CHIPS)':
 'VCCO_6_4':;
NODE_NAME	U1 E10
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69243@LIBRARY1.XC4VLX80_FF1148P.NORMAL(CHIPS)':
 'VCCO_6_5':;
NODE_NAME	U1 H11
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69243@LIBRARY1.XC4VLX80_FF1148P.NORMAL(CHIPS)':
 'VCCO_6_6':;
NODE_NAME	U1 A12
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69243@LIBRARY1.XC4VLX80_FF1148P.NORMAL(CHIPS)':
 'VCCO_6_7':;
NODE_NAME	U1 D13
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69243@LIBRARY1.XC4VLX80_FF1148P.NORMAL(CHIPS)':
 'VCCO_6_8':;
NODE_NAME	U1 AL22
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69243@LIBRARY1.XC4VLX80_FF1148P.NORMAL(CHIPS)':
 'VCCO_7_0':;
NODE_NAME	U1 AP23
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69243@LIBRARY1.XC4VLX80_FF1148P.NORMAL(CHIPS)':
 'VCCO_7_1':;
NODE_NAME	U1 AG24
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69243@LIBRARY1.XC4VLX80_FF1148P.NORMAL(CHIPS)':
 'VCCO_7_2':;
NODE_NAME	U1 AK25
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69243@LIBRARY1.XC4VLX80_FF1148P.NORMAL(CHIPS)':
 'VCCO_7_3':;
NODE_NAME	U1 AN26
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69243@LIBRARY1.XC4VLX80_FF1148P.NORMAL(CHIPS)':
 'VCCO_7_4':;
NODE_NAME	U1 AF27
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69243@LIBRARY1.XC4VLX80_FF1148P.NORMAL(CHIPS)':
 'VCCO_7_5':;
NODE_NAME	U1 AJ28
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69243@LIBRARY1.XC4VLX80_FF1148P.NORMAL(CHIPS)':
 'VCCO_7_6':;
NODE_NAME	U1 AM29
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69243@LIBRARY1.XC4VLX80_FF1148P.NORMAL(CHIPS)':
 'VCCO_7_7':;
NODE_NAME	U1 AP33
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69243@LIBRARY1.XC4VLX80_FF1148P.NORMAL(CHIPS)':
 'VCCO_7_8':;
NODE_NAME	U1 AP3
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69243@LIBRARY1.XC4VLX80_FF1148P.NORMAL(CHIPS)':
 'VCCO_8_0':;
NODE_NAME	U1 AK5
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69243@LIBRARY1.XC4VLX80_FF1148P.NORMAL(CHIPS)':
 'VCCO_8_1':;
NODE_NAME	U1 AN6
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69243@LIBRARY1.XC4VLX80_FF1148P.NORMAL(CHIPS)':
 'VCCO_8_2':;
NODE_NAME	U1 AJ8
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69243@LIBRARY1.XC4VLX80_FF1148P.NORMAL(CHIPS)':
 'VCCO_8_3':;
NODE_NAME	U1 AM9
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69243@LIBRARY1.XC4VLX80_FF1148P.NORMAL(CHIPS)':
 'VCCO_8_4':;
NODE_NAME	U1 AE10
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69243@LIBRARY1.XC4VLX80_FF1148P.NORMAL(CHIPS)':
 'VCCO_8_5':;
NODE_NAME	U1 AH11
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69243@LIBRARY1.XC4VLX80_FF1148P.NORMAL(CHIPS)':
 'VCCO_8_6':;
NODE_NAME	U1 AL12
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69243@LIBRARY1.XC4VLX80_FF1148P.NORMAL(CHIPS)':
 'VCCO_8_7':;
NODE_NAME	U1 AP13
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69243@LIBRARY1.XC4VLX80_FF1148P.NORMAL(CHIPS)':
 'VCCO_8_8':;
NODE_NAME	U1 R20
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69243@LIBRARY1.XC4VLX80_FF1148P.NORMAL(CHIPS)':
 'VCCO_9_0':;
NODE_NAME	U1 P23
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69243@LIBRARY1.XC4VLX80_FF1148P.NORMAL(CHIPS)':
 'VCCO_9_1':;
NODE_NAME	U1 N26
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69243@LIBRARY1.XC4VLX80_FF1148P.NORMAL(CHIPS)':
 'VCCO_9_2':;
NODE_NAME	U1 J28
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69243@LIBRARY1.XC4VLX80_FF1148P.NORMAL(CHIPS)':
 'VCCO_9_3':;
NODE_NAME	U1 M29
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69243@LIBRARY1.XC4VLX80_FF1148P.NORMAL(CHIPS)':
 'VCCO_9_4':;
NODE_NAME	U1 H31
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69243@LIBRARY1.XC4VLX80_FF1148P.NORMAL(CHIPS)':
 'VCCO_9_5':;
NODE_NAME	U1 L32
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69243@LIBRARY1.XC4VLX80_FF1148P.NORMAL(CHIPS)':
 'VCCO_9_6':;
NODE_NAME	U1 D33
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69243@LIBRARY1.XC4VLX80_FF1148P.NORMAL(CHIPS)':
 'VCCO_9_7':;
NODE_NAME	U1 G34
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69243@LIBRARY1.XC4VLX80_FF1148P.NORMAL(CHIPS)':
 'VCCO_9_8':;
NODE_NAME	U1 H1
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69243@LIBRARY1.XC4VLX80_FF1148P.NORMAL(CHIPS)':
 'VCCO_10_0':;
NODE_NAME	U1 L2
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69243@LIBRARY1.XC4VLX80_FF1148P.NORMAL(CHIPS)':
 'VCCO_10_1':;
NODE_NAME	U1 D3
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69243@LIBRARY1.XC4VLX80_FF1148P.NORMAL(CHIPS)':
 'VCCO_10_2':;
NODE_NAME	U1 G4
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69243@LIBRARY1.XC4VLX80_FF1148P.NORMAL(CHIPS)':
 'VCCO_10_3':;
NODE_NAME	U1 K5
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69243@LIBRARY1.XC4VLX80_FF1148P.NORMAL(CHIPS)':
 'VCCO_10_4':;
NODE_NAME	U1 N6
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69243@LIBRARY1.XC4VLX80_FF1148P.NORMAL(CHIPS)':
 'VCCO_10_5':;
NODE_NAME	U1 M9
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69243@LIBRARY1.XC4VLX80_FF1148P.NORMAL(CHIPS)':
 'VCCO_10_6':;
NODE_NAME	U1 R10
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69243@LIBRARY1.XC4VLX80_FF1148P.NORMAL(CHIPS)':
 'VCCO_10_7':;
NODE_NAME	U1 P13
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69243@LIBRARY1.XC4VLX80_FF1148P.NORMAL(CHIPS)':
 'VCCO_10_8':;
NODE_NAME	U1 AA22
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69243@LIBRARY1.XC4VLX80_FF1148P.NORMAL(CHIPS)':
 'VCCO_11_0':;
NODE_NAME	U1 Y25
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69243@LIBRARY1.XC4VLX80_FF1148P.NORMAL(CHIPS)':
 'VCCO_11_1':;
NODE_NAME	U1 AC26
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69243@LIBRARY1.XC4VLX80_FF1148P.NORMAL(CHIPS)':
 'VCCO_11_2':;
NODE_NAME	U1 AB29
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69243@LIBRARY1.XC4VLX80_FF1148P.NORMAL(CHIPS)':
 'VCCO_11_3':;
NODE_NAME	U1 AE30
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69243@LIBRARY1.XC4VLX80_FF1148P.NORMAL(CHIPS)':
 'VCCO_11_4':;
NODE_NAME	U1 AH31
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69243@LIBRARY1.XC4VLX80_FF1148P.NORMAL(CHIPS)':
 'VCCO_11_5':;
NODE_NAME	U1 AL32
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69243@LIBRARY1.XC4VLX80_FF1148P.NORMAL(CHIPS)':
 'VCCO_11_6':;
NODE_NAME	U1 AD33
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69243@LIBRARY1.XC4VLX80_FF1148P.NORMAL(CHIPS)':
 'VCCO_11_7':;
NODE_NAME	U1 AG34
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69243@LIBRARY1.XC4VLX80_FF1148P.NORMAL(CHIPS)':
 'VCCO_11_8':;
NODE_NAME	U1 AH1
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69243@LIBRARY1.XC4VLX80_FF1148P.NORMAL(CHIPS)':
 'VCCO_12_0':;
NODE_NAME	U1 AL2
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69243@LIBRARY1.XC4VLX80_FF1148P.NORMAL(CHIPS)':
 'VCCO_12_1':;
NODE_NAME	U1 AD3
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69243@LIBRARY1.XC4VLX80_FF1148P.NORMAL(CHIPS)':
 'VCCO_12_2':;
NODE_NAME	U1 AG4
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69243@LIBRARY1.XC4VLX80_FF1148P.NORMAL(CHIPS)':
 'VCCO_12_3':;
NODE_NAME	U1 AC6
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69243@LIBRARY1.XC4VLX80_FF1148P.NORMAL(CHIPS)':
 'VCCO_12_4':;
NODE_NAME	U1 AF7
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69243@LIBRARY1.XC4VLX80_FF1148P.NORMAL(CHIPS)':
 'VCCO_12_5':;
NODE_NAME	U1 AB9
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69243@LIBRARY1.XC4VLX80_FF1148P.NORMAL(CHIPS)':
 'VCCO_12_6':;
NODE_NAME	U1 AA12
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69243@LIBRARY1.XC4VLX80_FF1148P.NORMAL(CHIPS)':
 'VCCO_12_7':;
NODE_NAME	U1 Y15
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69243@LIBRARY1.XC4VLX80_FF1148P.NORMAL(CHIPS)':
 'VCCO_12_8':;
NODE_NAME	U1 U24
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69243@LIBRARY1.XC4VLX80_FF1148P.NORMAL(CHIPS)':
 'VCCO_13_0':;
NODE_NAME	U1 T27
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69243@LIBRARY1.XC4VLX80_FF1148P.NORMAL(CHIPS)':
 'VCCO_13_1':;
NODE_NAME	U1 W28
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69243@LIBRARY1.XC4VLX80_FF1148P.NORMAL(CHIPS)':
 'VCCO_13_2':;
NODE_NAME	U1 R30
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69243@LIBRARY1.XC4VLX80_FF1148P.NORMAL(CHIPS)':
 'VCCO_13_3':;
NODE_NAME	U1 V31
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69243@LIBRARY1.XC4VLX80_FF1148P.NORMAL(CHIPS)':
 'VCCO_13_4':;
NODE_NAME	U1 AA32
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69243@LIBRARY1.XC4VLX80_FF1148P.NORMAL(CHIPS)':
 'VCCO_13_5':;
NODE_NAME	U1 P33
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69243@LIBRARY1.XC4VLX80_FF1148P.NORMAL(CHIPS)':
 'VCCO_13_6':;
NODE_NAME	U1 U34
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69243@LIBRARY1.XC4VLX80_FF1148P.NORMAL(CHIPS)':
 'VCCO_13_7':;
NODE_NAME	U1 V1
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69243@LIBRARY1.XC4VLX80_FF1148P.NORMAL(CHIPS)':
 'VCCO_14_0':;
NODE_NAME	U1 AA2
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69243@LIBRARY1.XC4VLX80_FF1148P.NORMAL(CHIPS)':
 'VCCO_14_1':;
NODE_NAME	U1 P3
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69243@LIBRARY1.XC4VLX80_FF1148P.NORMAL(CHIPS)':
 'VCCO_14_2':;
NODE_NAME	U1 U4
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69243@LIBRARY1.XC4VLX80_FF1148P.NORMAL(CHIPS)':
 'VCCO_14_3':;
NODE_NAME	U1 Y5
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69243@LIBRARY1.XC4VLX80_FF1148P.NORMAL(CHIPS)':
 'VCCO_14_4':;
NODE_NAME	U1 T7
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69243@LIBRARY1.XC4VLX80_FF1148P.NORMAL(CHIPS)':
 'VCCO_14_5':;
NODE_NAME	U1 W8
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69243@LIBRARY1.XC4VLX80_FF1148P.NORMAL(CHIPS)':
 'VCCO_14_6':;
NODE_NAME	U1 V11
 '@PCI CARD.SCHEMATIC1(SCH_1):INS69243@LIBRARY1.XC4VLX80_FF1148P.NORMAL(CHIPS)':
 'VCCO_14_7':;
NODE_NAME	U1 AE19
 '@PCI CARD.SCHEMATIC1(SCH_1):INS86523@LIBRARY1.XC4VLX80_FF1148C.NORMAL(CHIPS)':
 'IO_L23N_VRP_LC_2':;
NODE_NAME	U1 AD19
 '@PCI CARD.SCHEMATIC1(SCH_1):INS86523@LIBRARY1.XC4VLX80_FF1148C.NORMAL(CHIPS)':
 'IO_L23P_VRN_LC_2':;
NODE_NAME	J3 12
 '@PCI CARD.SCHEMATIC1(SCH_1):INS104392@CONNECTOR.HEADER 7X2.NORMAL(CHIPS)':
 '12':;
NODE_NAME	J3 14
 '@PCI CARD.SCHEMATIC1(SCH_1):INS104392@CONNECTOR.HEADER 7X2.NORMAL(CHIPS)':
 '14':;
NODE_NAME	J4 188
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111585@LIBRARY1.MINI DIMM 1GB SMARTC.NORMAL(CHIPS)':
 'CK0':;
NODE_NAME	J4 189
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111585@LIBRARY1.MINI DIMM 1GB SMARTC.NORMAL(CHIPS)':
 'CK0#':;
NODE_NAME	J4 198
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111585@LIBRARY1.MINI DIMM 1GB SMARTC.NORMAL(CHIPS)':
 'ODT0':;
NODE_NAME	J4 78
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111585@LIBRARY1.MINI DIMM 1GB SMARTC.NORMAL(CHIPS)':
 'ODT1 (NC)':;
NODE_NAME	J4 139
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111726@LIBRARY1.MINI DIMM 1GB SMARTD.NORMAL(CHIPS)':
 'DU_139':;
NODE_NAME	J4 140
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111726@LIBRARY1.MINI DIMM 1GB SMARTD.NORMAL(CHIPS)':
 'DU_140':;
NODE_NAME	J4 224
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111726@LIBRARY1.MINI DIMM 1GB SMARTD.NORMAL(CHIPS)':
 'DU_224':;
NODE_NAME	J4 225
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111726@LIBRARY1.MINI DIMM 1GB SMARTD.NORMAL(CHIPS)':
 'DU_225':;
NODE_NAME	J4 19
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111726@LIBRARY1.MINI DIMM 1GB SMARTD.NORMAL(CHIPS)':
 'NC_19':;
NODE_NAME	J4 51
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111726@LIBRARY1.MINI DIMM 1GB SMARTD.NORMAL(CHIPS)':
 'NC_51':;
NODE_NAME	J4 56
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111726@LIBRARY1.MINI DIMM 1GB SMARTD.NORMAL(CHIPS)':
 'NC_56':;
NODE_NAME	J4 68
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111726@LIBRARY1.MINI DIMM 1GB SMARTD.NORMAL(CHIPS)':
 'NC_68':;
NODE_NAME	J4 80
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111726@LIBRARY1.MINI DIMM 1GB SMARTD.NORMAL(CHIPS)':
 'NC_80':;
NODE_NAME	J4 104
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111726@LIBRARY1.MINI DIMM 1GB SMARTD.NORMAL(CHIPS)':
 'NC_104':;
NODE_NAME	J4 128
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111726@LIBRARY1.MINI DIMM 1GB SMARTD.NORMAL(CHIPS)':
 'NC_128':;
NODE_NAME	J4 137
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111726@LIBRARY1.MINI DIMM 1GB SMARTD.NORMAL(CHIPS)':
 'NC_137':;
NODE_NAME	J4 149
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111726@LIBRARY1.MINI DIMM 1GB SMARTD.NORMAL(CHIPS)':
 'NC_149':;
NODE_NAME	J4 158
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111726@LIBRARY1.MINI DIMM 1GB SMARTD.NORMAL(CHIPS)':
 'NC_158':;
NODE_NAME	J4 167
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111726@LIBRARY1.MINI DIMM 1GB SMARTD.NORMAL(CHIPS)':
 'NC_167':;
NODE_NAME	J4 172
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111726@LIBRARY1.MINI DIMM 1GB SMARTD.NORMAL(CHIPS)':
 'NC_172':;
NODE_NAME	J4 201
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111726@LIBRARY1.MINI DIMM 1GB SMARTD.NORMAL(CHIPS)':
 'NC_201':;
NODE_NAME	J4 207
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111726@LIBRARY1.MINI DIMM 1GB SMARTD.NORMAL(CHIPS)':
 'NC_207':;
NODE_NAME	J4 216
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111726@LIBRARY1.MINI DIMM 1GB SMARTD.NORMAL(CHIPS)':
 'NC_216':;
NODE_NAME	J4 228
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111726@LIBRARY1.MINI DIMM 1GB SMARTD.NORMAL(CHIPS)':
 'NC_228':;
NODE_NAME	J4 237
 '@PCI CARD.SCHEMATIC1(SCH_1):INS111726@LIBRARY1.MINI DIMM 1GB SMARTD.NORMAL(CHIPS)':
 'NC_237':;
NODE_NAME	U1 AL26
 '@PCI CARD.SCHEMATIC1(SCH_1):INS183392@LIBRARY1.XC4VLX80_FF1148G.NORMAL(CHIPS)':
 'IO_L26P_SM6_7':;
NODE_NAME	U1 AK26
 '@PCI CARD.SCHEMATIC1(SCH_1):INS183392@LIBRARY1.XC4VLX80_FF1148G.NORMAL(CHIPS)':
 'IO_L26N_SM6_7':;
NODE_NAME	U1 AN22
 '@PCI CARD.SCHEMATIC1(SCH_1):INS183392@LIBRARY1.XC4VLX80_FF1148G.NORMAL(CHIPS)':
 'IO_L27P_SM5_7':;
NODE_NAME	U1 AN23
 '@PCI CARD.SCHEMATIC1(SCH_1):INS183392@LIBRARY1.XC4VLX80_FF1148G.NORMAL(CHIPS)':
 'IO_L27N_SM5_7':;
NODE_NAME	U1 AP24
 '@PCI CARD.SCHEMATIC1(SCH_1):INS183392@LIBRARY1.XC4VLX80_FF1148G.NORMAL(CHIPS)':
 'IO_L29P_SM4_7':;
NODE_NAME	U1 AN24
 '@PCI CARD.SCHEMATIC1(SCH_1):INS183392@LIBRARY1.XC4VLX80_FF1148G.NORMAL(CHIPS)':
 'IO_L29N_SM4_7':;
NODE_NAME	U1 AM26
 '@PCI CARD.SCHEMATIC1(SCH_1):INS183392@LIBRARY1.XC4VLX80_FF1148G.NORMAL(CHIPS)':
 'IO_L30P_SM3_7':;
NODE_NAME	U1 AM27
 '@PCI CARD.SCHEMATIC1(SCH_1):INS183392@LIBRARY1.XC4VLX80_FF1148G.NORMAL(CHIPS)':
 'IO_L30N_SM3_7':;
NODE_NAME	U1 AL23
 '@PCI CARD.SCHEMATIC1(SCH_1):INS183392@LIBRARY1.XC4VLX80_FF1148G.NORMAL(CHIPS)':
 'IO_L31P_SM2_7':;
NODE_NAME	U1 AM23
 '@PCI CARD.SCHEMATIC1(SCH_1):INS183392@LIBRARY1.XC4VLX80_FF1148G.NORMAL(CHIPS)':
 'IO_L31N_SM2_7':;
NODE_NAME	U1 AN25
 '@PCI CARD.SCHEMATIC1(SCH_1):INS183392@LIBRARY1.XC4VLX80_FF1148G.NORMAL(CHIPS)':
 'IO_L32P_SM1_7':;
NODE_NAME	U1 AM25
 '@PCI CARD.SCHEMATIC1(SCH_1):INS183392@LIBRARY1.XC4VLX80_FF1148G.NORMAL(CHIPS)':
 'IO_L32N_SM1_7':;
NODE_NAME	U1 AN28
 '@PCI CARD.SCHEMATIC1(SCH_1):INS183392@LIBRARY1.XC4VLX80_FF1148G.NORMAL(CHIPS)':
 'IO_L24P_CC_LC_7':;
NODE_NAME	U1 AM28
 '@PCI CARD.SCHEMATIC1(SCH_1):INS183392@LIBRARY1.XC4VLX80_FF1148G.NORMAL(CHIPS)':
 'IO_L24N_CC_LC_7':;
NODE_NAME	U1 AG27
 '@PCI CARD.SCHEMATIC1(SCH_1):INS183392@LIBRARY1.XC4VLX80_FF1148G.NORMAL(CHIPS)':
 'IO_L8P_CC_LC_7':;
NODE_NAME	U1 AG28
 '@PCI CARD.SCHEMATIC1(SCH_1):INS183392@LIBRARY1.XC4VLX80_FF1148G.NORMAL(CHIPS)':
 'IO_L8N_CC_LC_7':;
NODE_NAME	U1 AM21
 '@PCI CARD.SCHEMATIC1(SCH_1):INS183392@LIBRARY1.XC4VLX80_FF1148G.NORMAL(CHIPS)':
 'IO_L9P_CC_LC_7':;
NODE_NAME	U1 AM22
 '@PCI CARD.SCHEMATIC1(SCH_1):INS183392@LIBRARY1.XC4VLX80_FF1148G.NORMAL(CHIPS)':
 'IO_L9N_CC_LC_7':;
NODE_NAME	U1 AJ25
 '@PCI CARD.SCHEMATIC1(SCH_1):INS183392@LIBRARY1.XC4VLX80_FF1148G.NORMAL(CHIPS)':
 'IO_L28P_7':;
NODE_NAME	U1 AP21
 '@PCI CARD.SCHEMATIC1(SCH_1):INS183392@LIBRARY1.XC4VLX80_FF1148G.NORMAL(CHIPS)':
 'IO_L17P_7':;
NODE_NAME	U1 AP22
 '@PCI CARD.SCHEMATIC1(SCH_1):INS183392@LIBRARY1.XC4VLX80_FF1148G.NORMAL(CHIPS)':
 'IO_L17N_7':;
NODE_NAME	U1 AP29
 '@PCI CARD.SCHEMATIC1(SCH_1):INS183392@LIBRARY1.XC4VLX80_FF1148G.NORMAL(CHIPS)':
 'IO_L18P_7':;
NODE_NAME	U1 AN29
 '@PCI CARD.SCHEMATIC1(SCH_1):INS183392@LIBRARY1.XC4VLX80_FF1148G.NORMAL(CHIPS)':
 'IO_L18N_7':;
NODE_NAME	U1 AK24
 '@PCI CARD.SCHEMATIC1(SCH_1):INS183392@LIBRARY1.XC4VLX80_FF1148G.NORMAL(CHIPS)':
 'IO_L19P_7':;
NODE_NAME	U1 AJ24
 '@PCI CARD.SCHEMATIC1(SCH_1):INS183392@LIBRARY1.XC4VLX80_FF1148G.NORMAL(CHIPS)':
 'IO_L19N_7':;
NODE_NAME	U1 AK27
 '@PCI CARD.SCHEMATIC1(SCH_1):INS183392@LIBRARY1.XC4VLX80_FF1148G.NORMAL(CHIPS)':
 'IO_L20P_7':;
NODE_NAME	U1 AG23
 '@PCI CARD.SCHEMATIC1(SCH_1):INS183392@LIBRARY1.XC4VLX80_FF1148G.NORMAL(CHIPS)':
 'IO_L21P_7':;
NODE_NAME	U1 AF24
 '@PCI CARD.SCHEMATIC1(SCH_1):INS183392@LIBRARY1.XC4VLX80_FF1148G.NORMAL(CHIPS)':
 'IO_L21N_7':;
NODE_NAME	U1 AG25
 '@PCI CARD.SCHEMATIC1(SCH_1):INS183392@LIBRARY1.XC4VLX80_FF1148G.NORMAL(CHIPS)':
 'IO_L22P_7':;
NODE_NAME	U1 AG26
 '@PCI CARD.SCHEMATIC1(SCH_1):INS183392@LIBRARY1.XC4VLX80_FF1148G.NORMAL(CHIPS)':
 'IO_L22N_7':;
NODE_NAME	U1 AK29
 '@PCI CARD.SCHEMATIC1(SCH_1):INS183392@LIBRARY1.XC4VLX80_FF1148G.NORMAL(CHIPS)':
 'IO_L1P_7':;
NODE_NAME	U1 AJ29
 '@PCI CARD.SCHEMATIC1(SCH_1):INS183392@LIBRARY1.XC4VLX80_FF1148G.NORMAL(CHIPS)':
 'IO_L1N_7':;
NODE_NAME	U1 AF28
 '@PCI CARD.SCHEMATIC1(SCH_1):INS183392@LIBRARY1.XC4VLX80_FF1148G.NORMAL(CHIPS)':
 'IO_L2P_7':;
NODE_NAME	U1 AE27
 '@PCI CARD.SCHEMATIC1(SCH_1):INS183392@LIBRARY1.XC4VLX80_FF1148G.NORMAL(CHIPS)':
 'IO_L2N_7':;
NODE_NAME	U1 AF26
 '@PCI CARD.SCHEMATIC1(SCH_1):INS183392@LIBRARY1.XC4VLX80_FF1148G.NORMAL(CHIPS)':
 'IO_L3P_7':;
NODE_NAME	U1 AE26
 '@PCI CARD.SCHEMATIC1(SCH_1):INS183392@LIBRARY1.XC4VLX80_FF1148G.NORMAL(CHIPS)':
 'IO_L3N_7':;
NODE_NAME	U1 AN32
 '@PCI CARD.SCHEMATIC1(SCH_1):INS183392@LIBRARY1.XC4VLX80_FF1148G.NORMAL(CHIPS)':
 'IO_L4P_7':;
NODE_NAME	U1 AK21
 '@PCI CARD.SCHEMATIC1(SCH_1):INS183392@LIBRARY1.XC4VLX80_FF1148G.NORMAL(CHIPS)':
 'IO_L5P_7':;
NODE_NAME	U1 AL21
 '@PCI CARD.SCHEMATIC1(SCH_1):INS183392@LIBRARY1.XC4VLX80_FF1148G.NORMAL(CHIPS)':
 'IO_L5N_7':;
NODE_NAME	U1 AH28
 '@PCI CARD.SCHEMATIC1(SCH_1):INS183392@LIBRARY1.XC4VLX80_FF1148G.NORMAL(CHIPS)':
 'IO_L6P_7':;
NODE_NAME	U1 AH29
 '@PCI CARD.SCHEMATIC1(SCH_1):INS183392@LIBRARY1.XC4VLX80_FF1148G.NORMAL(CHIPS)':
 'IO_L6N_7':;
NODE_NAME	U1 AP30
 '@PCI CARD.SCHEMATIC1(SCH_1):INS183392@LIBRARY1.XC4VLX80_FF1148G.NORMAL(CHIPS)':
 'IO_L7P_7':;
NODE_NAME	U1 AN30
 '@PCI CARD.SCHEMATIC1(SCH_1):INS183392@LIBRARY1.XC4VLX80_FF1148G.NORMAL(CHIPS)':
 'IO_L7N_7':;
NODE_NAME	U1 AM30
 '@PCI CARD.SCHEMATIC1(SCH_1):INS183392@LIBRARY1.XC4VLX80_FF1148G.NORMAL(CHIPS)':
 'IO_L10P_7':;
NODE_NAME	U1 AL30
 '@PCI CARD.SCHEMATIC1(SCH_1):INS183392@LIBRARY1.XC4VLX80_FF1148G.NORMAL(CHIPS)':
 'IO_L10N_7':;
NODE_NAME	U1 AP27
 '@PCI CARD.SCHEMATIC1(SCH_1):INS183392@LIBRARY1.XC4VLX80_FF1148G.NORMAL(CHIPS)':
 'IO_L11P_7':;
NODE_NAME	U1 AN27
 '@PCI CARD.SCHEMATIC1(SCH_1):INS183392@LIBRARY1.XC4VLX80_FF1148G.NORMAL(CHIPS)':
 'IO_L11N_7':;
NODE_NAME	U1 AP31
 '@PCI CARD.SCHEMATIC1(SCH_1):INS183392@LIBRARY1.XC4VLX80_FF1148G.NORMAL(CHIPS)':
 'IO_L12P_7':;
NODE_NAME	U1 AK22
 '@PCI CARD.SCHEMATIC1(SCH_1):INS183392@LIBRARY1.XC4VLX80_FF1148G.NORMAL(CHIPS)':
 'IO_L13P_7':;
NODE_NAME	U1 AK23
 '@PCI CARD.SCHEMATIC1(SCH_1):INS183392@LIBRARY1.XC4VLX80_FF1148G.NORMAL(CHIPS)':
 'IO_L13N_7':;
NODE_NAME	U1 AL28
 '@PCI CARD.SCHEMATIC1(SCH_1):INS183392@LIBRARY1.XC4VLX80_FF1148G.NORMAL(CHIPS)':
 'IO_L14P_7':;
NODE_NAME	U1 AL29
 '@PCI CARD.SCHEMATIC1(SCH_1):INS183392@LIBRARY1.XC4VLX80_FF1148G.NORMAL(CHIPS)':
 'IO_L14N_7':;
NODE_NAME	U1 AP25
 '@PCI CARD.SCHEMATIC1(SCH_1):INS183392@LIBRARY1.XC4VLX80_FF1148G.NORMAL(CHIPS)':
 'IO_L15P_7':;
NODE_NAME	U1 AP26
 '@PCI CARD.SCHEMATIC1(SCH_1):INS183392@LIBRARY1.XC4VLX80_FF1148G.NORMAL(CHIPS)':
 'IO_L15N_7':;
NODE_NAME	U1 AJ27
 '@PCI CARD.SCHEMATIC1(SCH_1):INS183392@LIBRARY1.XC4VLX80_FF1148G.NORMAL(CHIPS)':
 'IO_L16P_7':;
NODE_NAME	U1 AH27
 '@PCI CARD.SCHEMATIC1(SCH_1):INS183392@LIBRARY1.XC4VLX80_FF1148G.NORMAL(CHIPS)':
 'IO_L16N_7':;
NODE_NAME	U1 A13
 '@PCI CARD.SCHEMATIC1(SCH_1):INS184303@LIBRARY1.XC4VLX80_FF1148F.NORMAL(CHIPS)':
 'IO_L17N_6':;
NODE_NAME	U1 D7
 '@PCI CARD.SCHEMATIC1(SCH_1):INS184303@LIBRARY1.XC4VLX80_FF1148F.NORMAL(CHIPS)':
 'IO_L18P_6':;
NODE_NAME	U1 D6
 '@PCI CARD.SCHEMATIC1(SCH_1):INS184303@LIBRARY1.XC4VLX80_FF1148F.NORMAL(CHIPS)':
 'IO_L18N_6':;
NODE_NAME	U1 D9
 '@PCI CARD.SCHEMATIC1(SCH_1):INS184303@LIBRARY1.XC4VLX80_FF1148F.NORMAL(CHIPS)':
 'IO_L19P_6':;
NODE_NAME	U1 C7
 '@PCI CARD.SCHEMATIC1(SCH_1):INS184303@LIBRARY1.XC4VLX80_FF1148F.NORMAL(CHIPS)':
 'IO_L14N_6':;
NODE_NAME	U1 A10
 '@PCI CARD.SCHEMATIC1(SCH_1):INS184303@LIBRARY1.XC4VLX80_FF1148F.NORMAL(CHIPS)':
 'IO_L15P_6':;
NODE_NAME	U1 A9
 '@PCI CARD.SCHEMATIC1(SCH_1):INS184303@LIBRARY1.XC4VLX80_FF1148F.NORMAL(CHIPS)':
 'IO_L15N_6':;
NODE_NAME	U1 F8
 '@PCI CARD.SCHEMATIC1(SCH_1):INS184303@LIBRARY1.XC4VLX80_FF1148F.NORMAL(CHIPS)':
 'IO_L16P_6':;
NODE_NAME	U1 G8
 '@PCI CARD.SCHEMATIC1(SCH_1):INS184303@LIBRARY1.XC4VLX80_FF1148F.NORMAL(CHIPS)':
 'IO_L16N_6':;
NODE_NAME	U1 E6
 '@PCI CARD.SCHEMATIC1(SCH_1):INS184303@LIBRARY1.XC4VLX80_FF1148F.NORMAL(CHIPS)':
 'IO_L26P_6':;
NODE_NAME	U1 F6
 '@PCI CARD.SCHEMATIC1(SCH_1):INS184303@LIBRARY1.XC4VLX80_FF1148F.NORMAL(CHIPS)':
 'IO_L26N_6':;
NODE_NAME	U1 C5
 '@PCI CARD.SCHEMATIC1(SCH_1):INS184303@LIBRARY1.XC4VLX80_FF1148F.NORMAL(CHIPS)':
 'IO_L27P_6':;
NODE_NAME	U1 D5
 '@PCI CARD.SCHEMATIC1(SCH_1):INS184303@LIBRARY1.XC4VLX80_FF1148F.NORMAL(CHIPS)':
 'IO_L27N_6':;
NODE_NAME	U1 G7
 '@PCI CARD.SCHEMATIC1(SCH_1):INS184303@LIBRARY1.XC4VLX80_FF1148F.NORMAL(CHIPS)':
 'IO_L28P_6':;
NODE_NAME	U1 E14
 '@PCI CARD.SCHEMATIC1(SCH_1):INS184303@LIBRARY1.XC4VLX80_FF1148F.NORMAL(CHIPS)':
 'IO_L29P_6':;
NODE_NAME	U1 D14
 '@PCI CARD.SCHEMATIC1(SCH_1):INS184303@LIBRARY1.XC4VLX80_FF1148F.NORMAL(CHIPS)':
 'IO_L29N_6':;
NODE_NAME	U1 B3
 '@PCI CARD.SCHEMATIC1(SCH_1):INS184303@LIBRARY1.XC4VLX80_FF1148F.NORMAL(CHIPS)':
 'IO_L30P_6':;
NODE_NAME	U1 B2
 '@PCI CARD.SCHEMATIC1(SCH_1):INS184303@LIBRARY1.XC4VLX80_FF1148F.NORMAL(CHIPS)':
 'IO_L30N_6':;
NODE_NAME	U1 H8
 '@PCI CARD.SCHEMATIC1(SCH_1):INS184303@LIBRARY1.XC4VLX80_FF1148F.NORMAL(CHIPS)':
 'IO_L31P_6':;
NODE_NAME	U1 H7
 '@PCI CARD.SCHEMATIC1(SCH_1):INS184303@LIBRARY1.XC4VLX80_FF1148F.NORMAL(CHIPS)':
 'IO_L31N_6':;
NODE_NAME	U1 K8
 '@PCI CARD.SCHEMATIC1(SCH_1):INS184303@LIBRARY1.XC4VLX80_FF1148F.NORMAL(CHIPS)':
 'IO_L32P_6':;
NODE_NAME	U1 J7
 '@PCI CARD.SCHEMATIC1(SCH_1):INS184303@LIBRARY1.XC4VLX80_FF1148F.NORMAL(CHIPS)':
 'IO_L32N_6':;
NODE_NAME	U1 F18
 '@PCI CARD.SCHEMATIC1(SCH_1):INS196294@LIBRARY1.XC4VLX80_FF1148D.NORMAL(CHIPS)':
 'IO_L1P_GC_CC_LC_3':;
NODE_NAME	U1 G18
 '@PCI CARD.SCHEMATIC1(SCH_1):INS196294@LIBRARY1.XC4VLX80_FF1148D.NORMAL(CHIPS)':
 'IO_L1N_GC_CC_LC_3':;
NODE_NAME	U2 C1
 '@PCI CARD.SCHEMATIC1(SCH_1):INS232188@LIBRARY1.XCF32P_FS48.NORMAL(CHIPS)':
 'BUSY':;
NODE_NAME	U2 D2
 '@PCI CARD.SCHEMATIC1(SCH_1):INS232188@LIBRARY1.XCF32P_FS48.NORMAL(CHIPS)':
 'CEO':;
NODE_NAME	U2 C2
 '@PCI CARD.SCHEMATIC1(SCH_1):INS232188@LIBRARY1.XCF32P_FS48.NORMAL(CHIPS)':
 'CLKOUT':;
NODE_NAME	U2 H5
 '@PCI CARD.SCHEMATIC1(SCH_1):INS232188@LIBRARY1.XCF32P_FS48.NORMAL(CHIPS)':
 'D1':;
NODE_NAME	U2 E5
 '@PCI CARD.SCHEMATIC1(SCH_1):INS232188@LIBRARY1.XCF32P_FS48.NORMAL(CHIPS)':
 'D2':;
NODE_NAME	U2 D5
 '@PCI CARD.SCHEMATIC1(SCH_1):INS232188@LIBRARY1.XCF32P_FS48.NORMAL(CHIPS)':
 'D3':;
NODE_NAME	U2 C5
 '@PCI CARD.SCHEMATIC1(SCH_1):INS232188@LIBRARY1.XCF32P_FS48.NORMAL(CHIPS)':
 'D4':;
NODE_NAME	U2 B5
 '@PCI CARD.SCHEMATIC1(SCH_1):INS232188@LIBRARY1.XCF32P_FS48.NORMAL(CHIPS)':
 'D5':;
NODE_NAME	U2 A5
 '@PCI CARD.SCHEMATIC1(SCH_1):INS232188@LIBRARY1.XCF32P_FS48.NORMAL(CHIPS)':
 'D6':;
NODE_NAME	U2 A6
 '@PCI CARD.SCHEMATIC1(SCH_1):INS232188@LIBRARY1.XCF32P_FS48.NORMAL(CHIPS)':
 'D7':;
NODE_NAME	U2 A4
 '@PCI CARD.SCHEMATIC1(SCH_1):INS232188@LIBRARY1.XCF32P_FS48.NORMAL(CHIPS)':
 'DNC_0':;
NODE_NAME	U2 C3
 '@PCI CARD.SCHEMATIC1(SCH_1):INS232188@LIBRARY1.XCF32P_FS48.NORMAL(CHIPS)':
 'DNC_1':;
NODE_NAME	U2 C4
 '@PCI CARD.SCHEMATIC1(SCH_1):INS232188@LIBRARY1.XCF32P_FS48.NORMAL(CHIPS)':
 'DNC_2':;
NODE_NAME	U2 D3
 '@PCI CARD.SCHEMATIC1(SCH_1):INS232188@LIBRARY1.XCF32P_FS48.NORMAL(CHIPS)':
 'DNC_3':;
NODE_NAME	U2 D4
 '@PCI CARD.SCHEMATIC1(SCH_1):INS232188@LIBRARY1.XCF32P_FS48.NORMAL(CHIPS)':
 'DNC_4':;
NODE_NAME	U2 E3
 '@PCI CARD.SCHEMATIC1(SCH_1):INS232188@LIBRARY1.XCF32P_FS48.NORMAL(CHIPS)':
 'DNC_5':;
NODE_NAME	U2 E4
 '@PCI CARD.SCHEMATIC1(SCH_1):INS232188@LIBRARY1.XCF32P_FS48.NORMAL(CHIPS)':
 'DNC_6':;
NODE_NAME	U2 F2
 '@PCI CARD.SCHEMATIC1(SCH_1):INS232188@LIBRARY1.XCF32P_FS48.NORMAL(CHIPS)':
 'DNC_7':;
NODE_NAME	U2 F3
 '@PCI CARD.SCHEMATIC1(SCH_1):INS232188@LIBRARY1.XCF32P_FS48.NORMAL(CHIPS)':
 'DNC_8':;
NODE_NAME	U2 F4
 '@PCI CARD.SCHEMATIC1(SCH_1):INS232188@LIBRARY1.XCF32P_FS48.NORMAL(CHIPS)':
 'DNC_9':;
NODE_NAME	U2 G2
 '@PCI CARD.SCHEMATIC1(SCH_1):INS232188@LIBRARY1.XCF32P_FS48.NORMAL(CHIPS)':
 'DNC_10':;
NODE_NAME	U2 H4
 '@PCI CARD.SCHEMATIC1(SCH_1):INS232188@LIBRARY1.XCF32P_FS48.NORMAL(CHIPS)':
 'EN_EXT_SEL':;
NODE_NAME	U2 G3
 '@PCI CARD.SCHEMATIC1(SCH_1):INS232188@LIBRARY1.XCF32P_FS48.NORMAL(CHIPS)':
 'REV_SEL0':;
NODE_NAME	U2 G4
 '@PCI CARD.SCHEMATIC1(SCH_1):INS232188@LIBRARY1.XCF32P_FS48.NORMAL(CHIPS)':
 'REV_SEL1':;
NODE_NAME	U3 3
 '@PCI CARD.SCHEMATIC1(SCH_1):INS237422@LIBRARY1.TI_PTH05000W.NORMAL(CHIPS)':
 '#OFF':;
NODE_NAME	U4 4
 '@PCI CARD.SCHEMATIC1(SCH_1):INS264675@LIBRARY1.TI_PTH05050Y.NORMAL(CHIPS)':
 '#OFF':;
NODE_NAME	U7 3
 '@PCI CARD.SCHEMATIC1(SCH_1):INS266911@LIBRARY1.TI_PTH03000.NORMAL(CHIPS)':
 '#OFF':;
NODE_NAME	J5 B1
 '@PCI CARD.SCHEMATIC1(SCH_1):INS275396@LIBRARY1.PCI 32 TOP EDGE.NORMAL(CHIPS)':
 '-12V _B1':;
NODE_NAME	J5 B10
 '@PCI CARD.SCHEMATIC1(SCH_1):INS275396@LIBRARY1.PCI 32 TOP EDGE.NORMAL(CHIPS)':
 'RSVD_B10':;
NODE_NAME	J5 B14
 '@PCI CARD.SCHEMATIC1(SCH_1):INS275396@LIBRARY1.PCI 32 TOP EDGE.NORMAL(CHIPS)':
 'RES _B14':;
NODE_NAME	J6 A1
 '@PCI CARD.SCHEMATIC1(SCH_1):INS276175@LIBRARY1.PCI 32 BOTTOM EDGE.NORMAL(CHIPS)':
 'TRST':;
NODE_NAME	J6 A9
 '@PCI CARD.SCHEMATIC1(SCH_1):INS276175@LIBRARY1.PCI 32 BOTTOM EDGE.NORMAL(CHIPS)':
 'RSVD_A9':;
NODE_NAME	J6 A11
 '@PCI CARD.SCHEMATIC1(SCH_1):INS276175@LIBRARY1.PCI 32 BOTTOM EDGE.NORMAL(CHIPS)':
 'RSVD_A11':;
NODE_NAME	J6 A40
 '@PCI CARD.SCHEMATIC1(SCH_1):INS276175@LIBRARY1.PCI 32 BOTTOM EDGE.NORMAL(CHIPS)':
 'RSVD_A40':;
NODE_NAME	J6 A41
 '@PCI CARD.SCHEMATIC1(SCH_1):INS276175@LIBRARY1.PCI 32 BOTTOM EDGE.NORMAL(CHIPS)':
 'RSVD_A41':;
END.
