# Single-Cycle-Processor
Final Project: created an extended version of Single Cycle Processor in Verilog to run a Bubble Sort algorithm in the processor.

## Simulation Result:
<img width="1384" alt="Screenshot 2023-09-25 at 10 43 14 PM" src="https://github.com/techerpradip/Single-Cycle-Processor/assets/104470779/2edd3618-3557-4c37-b7dd-5f7c63a481d3">
