
---------- Begin Simulation Statistics ----------
final_tick                                33402176500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 192584                       # Simulator instruction rate (inst/s)
host_mem_usage                                4425400                       # Number of bytes of host memory used
host_op_rate                                   364300                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    81.51                       # Real time elapsed on the host
host_tick_rate                              409782002                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    15697903                       # Number of instructions simulated
sim_ops                                      29694880                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.033402                       # Number of seconds simulated
sim_ticks                                 33402176500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               39                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               80                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     80                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           15                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                   10000000                       # Number of instructions committed
system.cpu0.committedOps                     18916380                       # Number of ops (including micro ops) committed
system.cpu0.cpi                              6.680435                       # CPI: cycles per instruction
system.cpu0.discardedOps                      3502536                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    2501867                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                        32881                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    1828767                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                         1220                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       34313270                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.149691                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    3365913                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          209                       # TLB misses on write requests
system.cpu0.numCycles                        66804353                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass              38775      0.20%      0.20% # Class of committed instruction
system.cpu0.op_class_0::IntAlu               14860976     78.56%     78.77% # Class of committed instruction
system.cpu0.op_class_0::IntMult                 41062      0.22%     78.98% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1365      0.01%     78.99% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                24884      0.13%     79.12% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     79.12% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                  160      0.00%     79.12% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     79.12% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     79.12% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     79.12% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     79.12% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     79.12% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                   946      0.01%     79.13% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     79.13% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                  1027      0.01%     79.13% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                    12      0.00%     79.13% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                 27378      0.14%     79.28% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc               112708      0.60%     79.87% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     79.87% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     79.87% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 446      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::MemRead               2046688     10.82%     90.70% # Class of committed instruction
system.cpu0.op_class_0::MemWrite              1656607      8.76%     99.45% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead            64978      0.34%     99.80% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite           38368      0.20%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                18916380                       # Class of committed instruction
system.cpu0.tickCycles                       32491083                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   39                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               36                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               77                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     77                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           15                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                    5697903                       # Number of instructions committed
system.cpu1.committedOps                     10778500                       # Number of ops (including micro ops) committed
system.cpu1.cpi                             11.724354                       # CPI: cycles per instruction
system.cpu1.discardedOps                      2003770                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    1442030                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                        19757                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    1053612                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                          741                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                       48203841                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.085293                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    1893142                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          197                       # TLB misses on write requests
system.cpu1.numCycles                        66804230                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass              23160      0.21%      0.21% # Class of committed instruction
system.cpu1.op_class_0::IntAlu                8441115     78.31%     78.53% # Class of committed instruction
system.cpu1.op_class_0::IntMult                 21279      0.20%     78.73% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1365      0.01%     78.74% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                14425      0.13%     78.87% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     78.87% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                  160      0.00%     78.87% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     78.87% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     78.87% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     78.87% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     78.87% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     78.87% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                   946      0.01%     78.88% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     78.88% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                  1027      0.01%     78.89% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                    12      0.00%     78.89% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                 16400      0.15%     79.05% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                65596      0.61%     79.65% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     79.65% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     79.65% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 446      0.00%     79.66% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     79.66% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     79.66% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     79.66% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     79.66% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     79.66% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     79.66% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                0      0.00%     79.66% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     79.66% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     79.66% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     79.66% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     79.66% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     79.66% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     79.66% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     79.66% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     79.66% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     79.66% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     79.66% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     79.66% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     79.66% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     79.66% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     79.66% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     79.66% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     79.66% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     79.66% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     79.66% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     79.66% # Class of committed instruction
system.cpu1.op_class_0::MemRead               1178465     10.93%     90.59% # Class of committed instruction
system.cpu1.op_class_0::MemWrite               953268      8.84%     99.44% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead            38234      0.35%     99.79% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite           22602      0.21%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                10778500                       # Class of committed instruction
system.cpu1.tickCycles                       18600389                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   36                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       314245                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        629515                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3567190                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1098                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      7134445                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1098                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             252083                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        80435                       # Transaction distribution
system.membus.trans_dist::CleanEvict           233810                       # Transaction distribution
system.membus.trans_dist::ReadExReq             63187                       # Transaction distribution
system.membus.trans_dist::ReadExResp            63187                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        252083                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       944785                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       944785                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 944785                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     25325120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     25325120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                25325120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            315270                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  315270    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              315270                       # Request fanout histogram
system.membus.reqLayer4.occupancy          1003441000                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               3.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1674997250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.0                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  33402176500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      1730293                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1730293                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      1730293                       # number of overall hits
system.cpu0.icache.overall_hits::total        1730293                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst      1635567                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       1635567                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst      1635567                       # number of overall misses
system.cpu0.icache.overall_misses::total      1635567                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  21652103500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  21652103500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  21652103500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  21652103500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      3365860                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      3365860                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      3365860                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      3365860                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.485928                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.485928                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.485928                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.485928                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13238.285867                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13238.285867                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13238.285867                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13238.285867                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks      1635551                       # number of writebacks
system.cpu0.icache.writebacks::total          1635551                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst      1635567                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      1635567                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst      1635567                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      1635567                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst  20016536500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  20016536500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst  20016536500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  20016536500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.485928                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.485928                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.485928                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.485928                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12238.285867                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12238.285867                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12238.285867                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12238.285867                       # average overall mshr miss latency
system.cpu0.icache.replacements               1635551                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      1730293                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1730293                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst      1635567                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      1635567                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  21652103500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  21652103500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      3365860                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      3365860                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.485928                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.485928                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13238.285867                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13238.285867                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst      1635567                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      1635567                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst  20016536500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  20016536500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.485928                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.485928                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12238.285867                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12238.285867                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  33402176500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999591                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            3365860                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          1635567                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             2.057916                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999591                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999974                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999974                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         28562447                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        28562447                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33402176500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33402176500                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  33402176500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33402176500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  33402176500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33402176500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      3402052                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         3402052                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      3402052                       # number of overall hits
system.cpu0.dcache.overall_hits::total        3402052                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       722635                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        722635                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       722635                       # number of overall misses
system.cpu0.dcache.overall_misses::total       722635                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  14107434000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  14107434000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  14107434000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  14107434000                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      4124687                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      4124687                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      4124687                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      4124687                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.175198                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.175198                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.175198                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.175198                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 19522.212459                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 19522.212459                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 19522.212459                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 19522.212459                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       433656                       # number of writebacks
system.cpu0.dcache.writebacks::total           433656                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data        85328                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        85328                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data        85328                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        85328                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       637307                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       637307                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       637307                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       637307                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  11094852500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  11094852500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  11094852500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  11094852500                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.154510                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.154510                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.154510                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.154510                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 17408.960674                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17408.960674                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 17408.960674                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17408.960674                       # average overall mshr miss latency
system.cpu0.dcache.replacements                637291                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      1963561                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1963561                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       466741                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       466741                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data   6984062500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   6984062500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      2430302                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2430302                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.192051                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.192051                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 14963.464748                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 14963.464748                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data        18088                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        18088                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       448653                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       448653                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data   6275460500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   6275460500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.184608                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.184608                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 13987.336538                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 13987.336538                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1438491                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1438491                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       255894                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       255894                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   7123371500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   7123371500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1694385                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1694385                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.151025                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.151025                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 27837.196261                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 27837.196261                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data        67240                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        67240                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       188654                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       188654                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   4819392000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   4819392000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.111341                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.111341                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 25546.195681                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 25546.195681                       # average WriteReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  33402176500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999617                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            4039359                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           637307                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             6.338168                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999617                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999976                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999976                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         33634803                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        33634803                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33402176500                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  33402176500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33402176500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst       970008                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          970008                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst       970008                       # number of overall hits
system.cpu1.icache.overall_hits::total         970008                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst       923081                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        923081                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst       923081                       # number of overall misses
system.cpu1.icache.overall_misses::total       923081                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst  27038653000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total  27038653000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst  27038653000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total  27038653000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      1893089                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1893089                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      1893089                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1893089                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.487606                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.487606                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.487606                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.487606                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 29291.744711                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 29291.744711                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 29291.744711                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 29291.744711                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks       923064                       # number of writebacks
system.cpu1.icache.writebacks::total           923064                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst       923081                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       923081                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst       923081                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       923081                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst  26115573000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total  26115573000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst  26115573000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total  26115573000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.487606                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.487606                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.487606                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.487606                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 28291.745795                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 28291.745795                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 28291.745795                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 28291.745795                       # average overall mshr miss latency
system.cpu1.icache.replacements                923064                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst       970008                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         970008                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst       923081                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       923081                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst  27038653000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total  27038653000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      1893089                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1893089                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.487606                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.487606                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 29291.744711                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 29291.744711                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst       923081                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       923081                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst  26115573000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total  26115573000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.487606                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.487606                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 28291.745795                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 28291.745795                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  33402176500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999573                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            1893088                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           923080                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             2.050838                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            94500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999573                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999973                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999973                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         16067792                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        16067792                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33402176500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33402176500                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  33402176500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33402176500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  33402176500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33402176500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      1950929                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1950929                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      1950929                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1950929                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       424335                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        424335                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       424335                       # number of overall misses
system.cpu1.dcache.overall_misses::total       424335                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data   9783265000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   9783265000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data   9783265000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   9783265000                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      2375264                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2375264                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      2375264                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2375264                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.178648                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.178648                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.178648                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.178648                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 23055.522170                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 23055.522170                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 23055.522170                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 23055.522170                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       222243                       # number of writebacks
system.cpu1.dcache.writebacks::total           222243                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data        53035                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        53035                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data        53035                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        53035                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       371300                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       371300                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       371300                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       371300                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data   7773436500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   7773436500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data   7773436500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   7773436500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.156319                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.156319                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.156319                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.156319                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 20935.729868                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 20935.729868                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 20935.729868                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 20935.729868                       # average overall mshr miss latency
system.cpu1.dcache.replacements                371284                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1127896                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1127896                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       271852                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       271852                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data   5102849000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   5102849000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1399748                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1399748                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.194215                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.194215                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 18770.687727                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 18770.687727                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data        10529                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        10529                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       261323                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       261323                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data   4603513500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   4603513500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.186693                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.186693                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 17616.181890                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 17616.181890                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       823033                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        823033                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       152483                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       152483                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   4680416000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   4680416000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       975516                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       975516                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.156310                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.156310                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 30694.674160                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 30694.674160                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data        42506                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        42506                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       109977                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       109977                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   3169923000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   3169923000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.112737                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.112737                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 28823.508552                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 28823.508552                       # average WriteReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  33402176500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999600                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            2322229                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           371300                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             6.254320                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           190500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999600                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999975                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999975                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         19373412                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        19373412                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33402176500                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  33402176500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33402176500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst             1632794                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              595530                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst              703899                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              319762                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3251985                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst            1632794                       # number of overall hits
system.l2.overall_hits::.cpu0.data             595530                       # number of overall hits
system.l2.overall_hits::.cpu1.inst             703899                       # number of overall hits
system.l2.overall_hits::.cpu1.data             319762                       # number of overall hits
system.l2.overall_hits::total                 3251985                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              2773                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data             41777                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst            219182                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data             51538                       # number of demand (read+write) misses
system.l2.demand_misses::total                 315270                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             2773                       # number of overall misses
system.l2.overall_misses::.cpu0.data            41777                       # number of overall misses
system.l2.overall_misses::.cpu1.inst           219182                       # number of overall misses
system.l2.overall_misses::.cpu1.data            51538                       # number of overall misses
system.l2.overall_misses::total                315270                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    241247000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data   3558077500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst  17117055000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data   3663519500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      24579899000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    241247000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data   3558077500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst  17117055000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data   3663519500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     24579899000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst         1635567                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          637307                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst          923081                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          371300                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3567255                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst        1635567                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         637307                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst         923081                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         371300                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3567255                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.001695                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.065552                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.237446                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.138804                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.088379                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.001695                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.065552                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.237446                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.138804                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.088379                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 86998.557519                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 85168.334251                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 78095.167486                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 71083.850751                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77964.598598                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 86998.557519                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 85168.334251                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 78095.167486                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 71083.850751                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77964.598598                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               80435                       # number of writebacks
system.l2.writebacks::total                     80435                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         2773                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data        41777                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst       219182                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data        51538                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            315270                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         2773                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data        41777                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst       219182                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data        51538                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           315270                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    213517000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data   3140307500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst  14925235000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data   3148139500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  21427199000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    213517000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data   3140307500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst  14925235000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data   3148139500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  21427199000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.001695                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.065552                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.237446                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.138804                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.088379                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.001695                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.065552                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.237446                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.138804                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.088379                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 76998.557519                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 75168.334251                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 68095.167486                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 61083.850751                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67964.598598                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 76998.557519                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 75168.334251                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 68095.167486                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 61083.850751                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67964.598598                       # average overall mshr miss latency
system.l2.replacements                         315184                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       655899                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           655899                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       655899                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       655899                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      2558615                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          2558615                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      2558615                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      2558615                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          160                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           160                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data           154876                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            80568                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                235444                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          33778                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          29409                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               63187                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   2883619000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   2141516500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    5025135500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       188654                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       109977                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            298631                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.179047                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.267410                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.211589                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 85369.737699                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 72818.405930                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79527.996265                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        33778                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        29409                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          63187                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   2545839000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   1847426500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   4393265500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.179047                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.267410                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.211589                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 75369.737699                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 62818.405930                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69527.996265                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst       1632794                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst        703899                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            2336693                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         2773                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst       219182                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           221955                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    241247000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst  17117055000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  17358302000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst      1635567                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst       923081                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        2558648                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.001695                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.237446                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.086747                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 86998.557519                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 78095.167486                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78206.402199                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         2773                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst       219182                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       221955                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    213517000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst  14925235000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  15138752000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.001695                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.237446                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.086747                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 76998.557519                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 68095.167486                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68206.402199                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       440654                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       239194                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            679848                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data         7999                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data        22129                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           30128                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data    674458500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data   1522003000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2196461500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       448653                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       261323                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        709976                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.017829                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.084681                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.042435                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 84317.852232                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 68778.661485                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 72904.324881                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data         7999                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data        22129                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        30128                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data    594468500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data   1300713000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1895181500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.017829                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.084681                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.042435                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 74317.852232                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 58778.661485                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 62904.324881                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  33402176500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1023.180694                       # Cycle average of tags in use
system.l2.tags.total_refs                     7134285                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    316208                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     22.562000                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      32.288877                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst      168.005773                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      566.992267                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst      122.126325                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      133.767453                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.031532                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.164068                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.553703                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.119264                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.130632                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999200                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           95                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          454                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          190                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          241                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  57391768                       # Number of tag accesses
system.l2.tags.data_accesses                 57391768                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33402176500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        177472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data       2673728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst      14027648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data       3298432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           20177280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       177472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst     14027648                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      14205120                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      5147840                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5147840                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           2773                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data          41777                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst         219182                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data          51538                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              315270                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        80435                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              80435                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          5313187                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         80046520                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst        419962094                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         98749014                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             604070816                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      5313187                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst    419962094                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        425275281                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      154116903                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            154116903                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      154116903                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         5313187                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        80046520                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst       419962094                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        98749014                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            758187719                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     68711.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      2773.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples     41644.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples    219182.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples     34864.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000379432750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4185                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4185                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              676727                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              64567                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      315270                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      80435                       # Number of write requests accepted
system.mem_ctrls.readBursts                    315270                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    80435                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  16807                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 11724                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             20040                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             58187                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              4589                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              6780                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             56436                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             53918                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4776                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5965                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             16676                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              4940                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            22927                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            22885                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             4680                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             4526                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5721                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             5417                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3715                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3784                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3825                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              9567                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3743                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5357                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3898                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3990                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3765                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3993                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3856                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3803                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3912                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3852                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3826                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3806                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.11                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.28                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3065693250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1492315000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              8661874500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10271.60                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29021.60                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   222515                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   52693                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.55                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                76.69                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                315270                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                80435                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  260383                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   32153                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5571                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     324                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      32                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        91936                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    255.573964                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   187.021196                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   213.984341                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        23778     25.86%     25.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        28860     31.39%     57.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        20342     22.13%     79.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         7953      8.65%     88.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3006      3.27%     91.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2075      2.26%     93.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3319      3.61%     97.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2014      2.19%     99.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          589      0.64%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        91936                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4185                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      71.315173                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     68.612947                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     27.622287                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31             23      0.55%      0.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63          1506     35.99%     36.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95          2488     59.45%     95.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           98      2.34%     98.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           40      0.96%     99.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191           12      0.29%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            4      0.10%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            4      0.10%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            1      0.02%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            3      0.07%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            3      0.07%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            1      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::864-895            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4185                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4185                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.413859                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.393249                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.845808                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3337     79.74%     79.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               62      1.48%     81.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              695     16.61%     97.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               84      2.01%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                7      0.17%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4185                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               19101632                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1075648                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4396288                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                20177280                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5147840                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       571.87                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       131.62                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    604.07                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    154.12                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.50                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.47                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   33402108000                       # Total gap between requests
system.mem_ctrls.avgGap                      84411.64                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       177472                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data      2665216                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst     14027648                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data      2231296                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      4396288                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 5313186.702070148662                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 79791686.628564462066                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 419962094.386274516582                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 66800916.401360854506                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 131616812.455320090055                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         2773                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data        41777                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst       219182                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data        51538                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        80435                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     99434750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data   1419820000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst   5944990500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data   1197629250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 813294940250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     35858.19                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     33985.69                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     27123.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     23237.79                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  10111207.06                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    74.95                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            244530720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            129952185                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           626692080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          160843860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2636190960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      12614677410                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2203549920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        18616437135                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        557.342038                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   5613901500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1115140000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  26673135000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            411970860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            218944935                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1504333740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          197728380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2636190960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      15020003880                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        178011840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        20167184595                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        603.768578                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    333290000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1115140000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  31953746500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  33402176500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp           3268623                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       736334                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2558615                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          587425                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           298631                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          298631                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       2558648                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       709976                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      4906685                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1911905                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      2769225                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1113884                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              10701699                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    209351552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     68541632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    118153216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     37986752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              434033152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          315184                       # Total snoops (count)
system.tol2bus.snoopTraffic                   5147840                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3882439                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000283                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.016815                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3881341     99.97%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1098      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3882439                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6781736500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             20.3                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         558153581                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy        1388795130                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             4.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         956471470                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        2453842514                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             7.3                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  33402176500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
