# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../4_Bit_Adder.ip_user_files/bd/four_bit_Adder/ipshared/23f7/1_bit_Full_Adder.srcs/sources_1/new/Full_adder.vhd" \
"../../../../4_Bit_Adder.ip_user_files/bd/four_bit_Adder/ip/four_bit_Adder_Full_adder_0_0/sim/four_bit_Adder_Full_adder_0_0.vhd" \
"../../../../4_Bit_Adder.ip_user_files/bd/four_bit_Adder/ip/four_bit_Adder_Full_adder_0_1/sim/four_bit_Adder_Full_adder_0_1.vhd" \
"../../../../4_Bit_Adder.ip_user_files/bd/four_bit_Adder/ip/four_bit_Adder_Full_adder_0_2/sim/four_bit_Adder_Full_adder_0_2.vhd" \
"../../../../4_Bit_Adder.ip_user_files/bd/four_bit_Adder/ip/four_bit_Adder_Full_adder_0_3/sim/four_bit_Adder_Full_adder_0_3.vhd" \

# Do not sort compile order
nosort
