# RAM-in-Verilog
RAM in Verilog using [Cadence SimVision &amp; RTL Compiler]
