(S (NP (NP (JJ On-chip) (NN learning)) (PP (IN in) (NP (NP (DT a) (ADJP (NN crossbar) (NN array) (VBN based)) (NN analog) (NN hardware) (NNP Neural) (NNP Network)) (PRN (-LRB- -LRB-) (NP (NNP NN)) (-RRB- -RRB-))))) (VP (VBZ has) (VP (VBN been) (VP (VBN shown) (S (VP (TO to) (VP (VB have) (NP (NP (JJ major) (NNS advantages)) (PP (IN in) (NP (NP (NNS terms)) (PP (IN of) (NP (NN speed) (CC and) (NN energy))))) (PP (VBN compared) (PP (TO to) (S (VP (VBG training) (NP (NNP NN)) (PP (IN on) (NP (DT a) (JJ traditional) (NN computer)))))))))))))) (. .))
(S (ADVP (RB However)) (NP (NN analog) (NN hardware) (NNP NN) (NNS proposals) (CC and) (NNS implementations)) (ADVP (RB thus) (RB far)) (VP (VBP have) (ADVP (RB mostly)) (VP (VBN involved) (NP (NP (NP (ADJP (NNP Non) (NNP Volatile)) (NNP Memory) (PRN (-LRB- -LRB-) (NNP NVM) (-RRB- -RRB-)) (NNS devices)) (PP (IN like) (NP (NP (NP (JJ Resistive) (NNP Random) (NNP Access) (NNP Memory)) (PRN (-LRB- -LRB-) (NP (NNP RRAM)) (-RRB- -RRB-))) (, ,) (NP (NP (NNP Phase) (NNP Change) (NNP Memory)) (PRN (-LRB- -LRB-) (NP (NNP PCM)) (-RRB- -RRB-))) (, ,) (NP (JJ spintronic) (NNS devices)) (CC or) (NP (VBG floating) (JJ gate) (NNS transistors))))) (PP (IN as) (NP (NNS synapses)))))) (. .))
(S (S (VP (VBG Fabricating) (NP (NP (NNS systems)) (VP (VBN based) (PP (IN on) (NP (NNP RRAM) (, ,) (NNP PCM) (CC or) (JJ spintronic) (NNS devices))))))) (VP (VP (VBP need) (NP (JJ in-house) (NN laboratory) (NNS facilities))) (CC and) (VP (MD can) (RB not) (VP (VB be) (VP (VBN done) (PP (IN through) (NP (NN merchant) (NNS foundries))) (, ,) (PP (IN unlike) (NP (JJ conventional) (ADJP (NN silicon) (VBN based)) (NNP CMOS) (NNS chips))))))) (. .))
(S (NP (VBG Floating) (NN gate) (NNS transistors)) (VP (VBP need) (NP (JJ large) (NN voltage) (NNS pulses)) (PP (IN for) (NP (NN weight) (NN update))) (, ,) (S (VP (VBG making) (S (NP (NP (JJ on-chip) (NN learning)) (PP (IN in) (NP (JJ such) (NNS systems)))) (ADJP (NN energy) (NN inefficient)))))) (. .))
(S (NP (DT This) (NN paper)) (VP (VBZ proposes) (CC and) (NNS implements) (PP (IN through) (NP (NNP SPICE) (NNS simulations))) (NP (NP (NP (JJ on-chip) (NN learning)) (PP (IN in) (NP (NN analog) (NN hardware) (NNP NN)))) (VP (VBG using) (NP (NP (RB only) (JJ conventional) (ADJP (NN silicon) (VBN based)) (NNP MOSFETs)) (PRN (-LRB- -LRB-) (PP (IN without) (NP (DT any) (VBG floating) (NN gate))) (-RRB- -RRB-))) (PP (IN as) (NP (NNS synapses))) (SBAR (IN since) (S (NP (PRP they)) (VP (VBP are) (ADJP (JJ easy) (S (VP (TO to) (VP (VB fabricate))))))))))) (. .))
(S (NP (PRP We)) (ADVP (RB first)) (VP (VP (VBD model) (NP (NP (DT the) (JJ synaptic) (NN characteristic)) (PP (IN of) (NP (PRP$ our) (JJ single) (NN transistor) (NN synapse)))) (S (VP (VBG using) (NP (NNP SPICE) (NN circuit) (NN simulator))))) (CC and) (VP (NN benchmark) (NP (PRP it)) (PP (IN against) (NP (NP (ADJP (RB experimentally) (VBN obtained)) (NN current-voltage) (NNS characteristics)) (PP (IN of) (NP (DT a) (NN transistor))))))) (. .))
(S (ADVP (IN Next)) (NP (PRP we)) (VP (VBP design) (NP (DT a) (ADJP (NNP Fully) (NNP Connected)) (NNP Neural) (NNP Network) (PRN (-LRB- -LRB-) (NP (NNP FCNN)) (-RRB- -RRB-)) (NN crossbar) (NN array)) (S (VP (VBG using) (NP (JJ such) (NN transistor) (NNS synapses))))) (. .))
(S (NP (PRP We)) (ADVP (RB also)) (VP (VBP design) (NP (NP (JJ analog) (JJ peripheral) (NNS circuits)) (PP (IN for) (NP (NP (NN neuron) (CC and) (JJ synaptic) (NN weight) (JJ update) (NN calculation)) (, ,) (VP (VBN needed) (PP (IN for) (NP (JJ on-chip) (NN learning))))))) (, ,) (S (ADVP (RB again)) (VP (VBG using) (NP (JJ conventional) (NNS transistors))))) (. .))
(S (S (VP (VBG Simulating) (NP (DT the) (JJ entire) (NN system)) (PP (IN on) (NP (NNP SPICE) (NN simulator))))) (, ,) (NP (PRP we)) (VP (VB obtain) (NP (JJ high) (NN training) (CC and) (NN test) (NN accuracy)) (PP (IN on) (NP (NP (DT the) (NN standard) (NP (NNP Fisher) (POS 's)) (NNP Iris) (NN dataset)) (, ,) (VP (ADVP (RB widely)) (VBN used) (PP (IN in) (NP (NN machine) (NN learning))))))) (. .))
(S (NP (PRP We)) (ADVP (RB also)) (VP (VP (VBP compare) (NP (NP (DT the) (NN speed) (CC and) (NN energy) (NN performance)) (PP (IN of) (NP (NP (PRP$ our) (ADJP (NN transistor) (VBN based)) (NN implementation)) (PP (IN of) (NP (NN analog) (NN hardware) (NNP NN)))))) (PP (IN with) (NP (NP (DT some) (JJ previous) (NNS implementations)) (PP (IN of) (NP (NNP NN))) (PP (IN with) (NP (NNP NVM) (NNS devices)))))) (CC and) (VP (VBP show) (NP (JJ comparable) (NN performance)) (PP (IN with) (NP (NP (NN respect)) (PP (TO to) (NP (JJ on-chip) (NN learning))))))) (. .))
