`define id_0 0
module module_1 (
    id_2,
    id_3,
    id_4,
    input logic [1 'b0 : 1] id_5[id_2 : id_3],
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    inout [id_4 : id_6[1 'd0]] id_12,
    id_13,
    input id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24
);
  logic [id_18 : id_10] id_25 (
      .id_13(id_16),
      .id_12(id_23)
  );
  assign id_6[1] = 1;
  assign id_23   = id_6[id_14];
  id_26 id_27 (
      .id_13(1),
      .id_5 (id_17),
      .id_17(id_3)
  );
endmodule
