<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="Processor_tb_behav.wdb" id="1">
         <top_modules>
            <top_module name="Processor_tb" />
            <top_module name="glbl" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="0fs"></ZoomStartTime>
      <ZoomEndTime time="215400001fs"></ZoomEndTime>
      <Cursor1Time time="28800000fs"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="139"></NameColumnWidth>
      <ValueColumnWidth column_width="58"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="84" />
   <wvobject fp_name="/Processor_tb/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/Processor_tb/rst" type="logic">
      <obj_property name="ElementShortName">rst</obj_property>
      <obj_property name="ObjectShortName">rst</obj_property>
   </wvobject>
   <wvobject type="divider" fp_name="divider5">
      <obj_property name="label">Stage1</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="group14" type="group">
      <obj_property name="label">bef IF</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject fp_name="/Processor_tb/testing/Dp/Inst_mem/Inst_memory" type="array">
         <obj_property name="ElementShortName">Inst_memory[8191:0]</obj_property>
         <obj_property name="ObjectShortName">Inst_memory[8191:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/Processor_tb/testing/Dp/Inst_mem/Instruction" type="array">
         <obj_property name="ElementShortName">Instruction[31:0]</obj_property>
         <obj_property name="ObjectShortName">Instruction[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/Processor_tb/testing/Dp/Inst_mem/address" type="array">
         <obj_property name="ElementShortName">address[31:0]</obj_property>
         <obj_property name="ObjectShortName">address[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/Processor_tb/testing/Dp/pc/PC" type="array">
         <obj_property name="ElementShortName">PC[31:0]</obj_property>
         <obj_property name="ObjectShortName">PC[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/Processor_tb/testing/Dp/pc/PC_out" type="array">
         <obj_property name="ElementShortName">PC_out[31:0]</obj_property>
         <obj_property name="ObjectShortName">PC_out[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/Processor_tb/testing/Dp/pc/address" type="array">
         <obj_property name="ElementShortName">address[31:0]</obj_property>
         <obj_property name="ObjectShortName">address[31:0]</obj_property>
      </wvobject>
   </wvobject>
   <wvobject type="divider" fp_name="divider15">
      <obj_property name="label">IF ID</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="BkColor">#00FFFF</obj_property>
   </wvobject>
   <wvobject fp_name="/Processor_tb/testing/Dp/stage1/pc_in" type="array">
      <obj_property name="ElementShortName">pc_in[31:0]</obj_property>
      <obj_property name="ObjectShortName">pc_in[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/Processor_tb/testing/Dp/stage1/inst_in" type="array">
      <obj_property name="ElementShortName">inst_in[31:0]</obj_property>
      <obj_property name="ObjectShortName">inst_in[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/Processor_tb/testing/Dp/stage1/pc_out" type="array">
      <obj_property name="ElementShortName">pc_out[31:0]</obj_property>
      <obj_property name="ObjectShortName">pc_out[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/Processor_tb/testing/Dp/stage1/inst_out" type="array">
      <obj_property name="ElementShortName">inst_out[31:0]</obj_property>
      <obj_property name="ObjectShortName">inst_out[31:0]</obj_property>
   </wvobject>
   <wvobject type="divider" fp_name="divider24">
      <obj_property name="label">Reg File</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="BkColor">#0000FF</obj_property>
   </wvobject>
   <wvobject fp_name="/Processor_tb/testing/Dp/reg_file/rs1" type="array">
      <obj_property name="ElementShortName">rs1[4:0]</obj_property>
      <obj_property name="ObjectShortName">rs1[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/Processor_tb/testing/Dp/reg_file/rs2" type="array">
      <obj_property name="ElementShortName">rs2[4:0]</obj_property>
      <obj_property name="ObjectShortName">rs2[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/Processor_tb/testing/Dp/reg_file/rd" type="array">
      <obj_property name="ElementShortName">rd[4:0]</obj_property>
      <obj_property name="ObjectShortName">rd[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/Processor_tb/testing/Dp/reg_file/write_data" type="array">
      <obj_property name="ElementShortName">write_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">write_data[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/Processor_tb/testing/Dp/reg_file/reg_write" type="logic">
      <obj_property name="ElementShortName">reg_write</obj_property>
      <obj_property name="ObjectShortName">reg_write</obj_property>
   </wvobject>
   <wvobject fp_name="/Processor_tb/testing/Dp/reg_file/read_out1" type="array">
      <obj_property name="ElementShortName">read_out1[31:0]</obj_property>
      <obj_property name="ObjectShortName">read_out1[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/Processor_tb/testing/Dp/reg_file/read_out2" type="array">
      <obj_property name="ElementShortName">read_out2[31:0]</obj_property>
      <obj_property name="ObjectShortName">read_out2[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/Processor_tb/testing/Dp/reg_file/registers" type="array">
      <obj_property name="ElementShortName">registers[0:31][31:0]</obj_property>
      <obj_property name="ObjectShortName">registers[0:31][31:0]</obj_property>
   </wvobject>
   <wvobject type="divider" fp_name="divider36">
      <obj_property name="label">ID EX</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="BkColor">#00FF7F</obj_property>
   </wvobject>
   <wvobject fp_name="group81" type="group">
      <obj_property name="label">Inputs</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject fp_name="/Processor_tb/testing/Dp/stage2/pc_in" type="array">
         <obj_property name="ElementShortName">pc_in[31:0]</obj_property>
         <obj_property name="ObjectShortName">pc_in[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/Processor_tb/testing/Dp/stage2/reg_data1_in" type="array">
         <obj_property name="ElementShortName">reg_data1_in[31:0]</obj_property>
         <obj_property name="ObjectShortName">reg_data1_in[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/Processor_tb/testing/Dp/stage2/reg_data2_in" type="array">
         <obj_property name="ElementShortName">reg_data2_in[31:0]</obj_property>
         <obj_property name="ObjectShortName">reg_data2_in[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/Processor_tb/testing/Dp/stage2/imm_in" type="array">
         <obj_property name="ElementShortName">imm_in[31:0]</obj_property>
         <obj_property name="ObjectShortName">imm_in[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/Processor_tb/testing/Dp/stage2/func3_in" type="array">
         <obj_property name="ElementShortName">func3_in[2:0]</obj_property>
         <obj_property name="ObjectShortName">func3_in[2:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/Processor_tb/testing/Dp/stage2/func7_in" type="array">
         <obj_property name="ElementShortName">func7_in[6:0]</obj_property>
         <obj_property name="ObjectShortName">func7_in[6:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/Processor_tb/testing/Dp/stage2/rd_in" type="array">
         <obj_property name="ElementShortName">rd_in[4:0]</obj_property>
         <obj_property name="ObjectShortName">rd_in[4:0]</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="group82" type="group">
      <obj_property name="label">CU inputs</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject fp_name="/Processor_tb/testing/Dp/stage2/mem_to_reg_in" type="logic">
         <obj_property name="ElementShortName">mem_to_reg_in</obj_property>
         <obj_property name="ObjectShortName">mem_to_reg_in</obj_property>
      </wvobject>
      <wvobject fp_name="/Processor_tb/testing/Dp/stage2/reg_write_in" type="logic">
         <obj_property name="ElementShortName">reg_write_in</obj_property>
         <obj_property name="ObjectShortName">reg_write_in</obj_property>
      </wvobject>
      <wvobject fp_name="/Processor_tb/testing/Dp/stage2/mem_write_in" type="logic">
         <obj_property name="ElementShortName">mem_write_in</obj_property>
         <obj_property name="ObjectShortName">mem_write_in</obj_property>
      </wvobject>
      <wvobject fp_name="/Processor_tb/testing/Dp/stage2/mem_read_in" type="logic">
         <obj_property name="ElementShortName">mem_read_in</obj_property>
         <obj_property name="ObjectShortName">mem_read_in</obj_property>
      </wvobject>
      <wvobject fp_name="/Processor_tb/testing/Dp/stage2/alu_src_in" type="logic">
         <obj_property name="ElementShortName">alu_src_in</obj_property>
         <obj_property name="ObjectShortName">alu_src_in</obj_property>
      </wvobject>
      <wvobject fp_name="/Processor_tb/testing/Dp/stage2/alu_op_in" type="array">
         <obj_property name="ElementShortName">alu_op_in[1:0]</obj_property>
         <obj_property name="ObjectShortName">alu_op_in[1:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/Processor_tb/testing/Dp/stage2/branch_in" type="logic">
         <obj_property name="ElementShortName">branch_in</obj_property>
         <obj_property name="ObjectShortName">branch_in</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="/Processor_tb/testing/Dp/stage2/pc_out" type="array">
      <obj_property name="ElementShortName">pc_out[31:0]</obj_property>
      <obj_property name="ObjectShortName">pc_out[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/Processor_tb/testing/Dp/stage2/reg_data1_out" type="array">
      <obj_property name="ElementShortName">reg_data1_out[31:0]</obj_property>
      <obj_property name="ObjectShortName">reg_data1_out[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/Processor_tb/testing/Dp/stage2/reg_data2_out" type="array">
      <obj_property name="ElementShortName">reg_data2_out[31:0]</obj_property>
      <obj_property name="ObjectShortName">reg_data2_out[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/Processor_tb/testing/Dp/stage2/imm_out" type="array">
      <obj_property name="ElementShortName">imm_out[31:0]</obj_property>
      <obj_property name="ObjectShortName">imm_out[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/Processor_tb/testing/Dp/stage2/rd_out" type="array">
      <obj_property name="ElementShortName">rd_out[4:0]</obj_property>
      <obj_property name="ObjectShortName">rd_out[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/Processor_tb/testing/Dp/stage2/func3_out" type="array">
      <obj_property name="ElementShortName">func3_out[2:0]</obj_property>
      <obj_property name="ObjectShortName">func3_out[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/Processor_tb/testing/Dp/stage2/func7_out" type="array">
      <obj_property name="ElementShortName">func7_out[6:0]</obj_property>
      <obj_property name="ObjectShortName">func7_out[6:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/Processor_tb/testing/Dp/stage2/branch_out" type="logic">
      <obj_property name="ElementShortName">branch_out</obj_property>
      <obj_property name="ObjectShortName">branch_out</obj_property>
   </wvobject>
   <wvobject fp_name="/Processor_tb/testing/Dp/stage2/alu_op_out" type="array">
      <obj_property name="ElementShortName">alu_op_out[1:0]</obj_property>
      <obj_property name="ObjectShortName">alu_op_out[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/Processor_tb/testing/Dp/stage2/alu_src_out" type="logic">
      <obj_property name="ElementShortName">alu_src_out</obj_property>
      <obj_property name="ObjectShortName">alu_src_out</obj_property>
   </wvobject>
   <wvobject fp_name="/Processor_tb/testing/Dp/stage2/mem_read_out" type="logic">
      <obj_property name="ElementShortName">mem_read_out</obj_property>
      <obj_property name="ObjectShortName">mem_read_out</obj_property>
   </wvobject>
   <wvobject fp_name="/Processor_tb/testing/Dp/stage2/mem_write_out" type="logic">
      <obj_property name="ElementShortName">mem_write_out</obj_property>
      <obj_property name="ObjectShortName">mem_write_out</obj_property>
   </wvobject>
   <wvobject fp_name="/Processor_tb/testing/Dp/stage2/reg_write_out" type="logic">
      <obj_property name="ElementShortName">reg_write_out</obj_property>
      <obj_property name="ObjectShortName">reg_write_out</obj_property>
   </wvobject>
   <wvobject fp_name="/Processor_tb/testing/Dp/stage2/mem_to_reg_out" type="logic">
      <obj_property name="ElementShortName">mem_to_reg_out</obj_property>
      <obj_property name="ObjectShortName">mem_to_reg_out</obj_property>
   </wvobject>
   <wvobject type="divider" fp_name="divider83">
      <obj_property name="label">ALU</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="BkColor">#FFFF00</obj_property>
   </wvobject>
   <wvobject fp_name="/Processor_tb/testing/Dp/alu/in1" type="array">
      <obj_property name="ElementShortName">in1[31:0]</obj_property>
      <obj_property name="ObjectShortName">in1[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/Processor_tb/testing/Dp/alu/in2" type="array">
      <obj_property name="ElementShortName">in2[31:0]</obj_property>
      <obj_property name="ObjectShortName">in2[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/Processor_tb/testing/Dp/alu/ALU_control" type="array">
      <obj_property name="ElementShortName">ALU_control[3:0]</obj_property>
      <obj_property name="ObjectShortName">ALU_control[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/Processor_tb/testing/Dp/alu/ALU_result" type="array">
      <obj_property name="ElementShortName">ALU_result[31:0]</obj_property>
      <obj_property name="ObjectShortName">ALU_result[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/Processor_tb/testing/Dp/alu/zero" type="logic">
      <obj_property name="ElementShortName">zero</obj_property>
      <obj_property name="ObjectShortName">zero</obj_property>
   </wvobject>
   <wvobject type="divider" fp_name="divider89">
      <obj_property name="label">EX MEM</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="BkColor">#FF00FF</obj_property>
   </wvobject>
   <wvobject fp_name="group128" type="group">
      <obj_property name="label">Input</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject fp_name="/Processor_tb/testing/Dp/stage3/pc_address_in" type="array">
         <obj_property name="ElementShortName">pc_address_in[31:0]</obj_property>
         <obj_property name="ObjectShortName">pc_address_in[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/Processor_tb/testing/Dp/stage3/alu_result_in" type="array">
         <obj_property name="ElementShortName">alu_result_in[31:0]</obj_property>
         <obj_property name="ObjectShortName">alu_result_in[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/Processor_tb/testing/Dp/stage3/reg_data2_in" type="array">
         <obj_property name="ElementShortName">reg_data2_in[31:0]</obj_property>
         <obj_property name="ObjectShortName">reg_data2_in[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/Processor_tb/testing/Dp/stage3/func3_in" type="array">
         <obj_property name="ElementShortName">func3_in[2:0]</obj_property>
         <obj_property name="ObjectShortName">func3_in[2:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/Processor_tb/testing/Dp/stage3/rd_in" type="array">
         <obj_property name="ElementShortName">rd_in[4:0]</obj_property>
         <obj_property name="ObjectShortName">rd_in[4:0]</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="group130" type="group">
      <obj_property name="label">CU input</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject fp_name="/Processor_tb/testing/Dp/stage3/zero_in" type="logic">
         <obj_property name="ElementShortName">zero_in</obj_property>
         <obj_property name="ObjectShortName">zero_in</obj_property>
      </wvobject>
      <wvobject fp_name="/Processor_tb/testing/Dp/stage3/branch_address_in" type="array">
         <obj_property name="ElementShortName">branch_address_in[31:0]</obj_property>
         <obj_property name="ObjectShortName">branch_address_in[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/Processor_tb/testing/Dp/stage3/mem_read_in" type="logic">
         <obj_property name="ElementShortName">mem_read_in</obj_property>
         <obj_property name="ObjectShortName">mem_read_in</obj_property>
      </wvobject>
      <wvobject fp_name="/Processor_tb/testing/Dp/stage3/mem_write_in" type="logic">
         <obj_property name="ElementShortName">mem_write_in</obj_property>
         <obj_property name="ObjectShortName">mem_write_in</obj_property>
      </wvobject>
      <wvobject fp_name="/Processor_tb/testing/Dp/stage3/reg_write_in" type="logic">
         <obj_property name="ElementShortName">reg_write_in</obj_property>
         <obj_property name="ObjectShortName">reg_write_in</obj_property>
      </wvobject>
      <wvobject fp_name="/Processor_tb/testing/Dp/stage3/mem_to_reg_in" type="logic">
         <obj_property name="ElementShortName">mem_to_reg_in</obj_property>
         <obj_property name="ObjectShortName">mem_to_reg_in</obj_property>
      </wvobject>
      <wvobject fp_name="/Processor_tb/testing/Dp/stage3/branch_in" type="logic">
         <obj_property name="ElementShortName">branch_in</obj_property>
         <obj_property name="ObjectShortName">branch_in</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="/Processor_tb/testing/Dp/stage3/pc_address_out" type="array">
      <obj_property name="ElementShortName">pc_address_out[31:0]</obj_property>
      <obj_property name="ObjectShortName">pc_address_out[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/Processor_tb/testing/Dp/stage3/alu_result_out" type="array">
      <obj_property name="ElementShortName">alu_result_out[31:0]</obj_property>
      <obj_property name="ObjectShortName">alu_result_out[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/Processor_tb/testing/Dp/stage3/reg_data2_out" type="array">
      <obj_property name="ElementShortName">reg_data2_out[31:0]</obj_property>
      <obj_property name="ObjectShortName">reg_data2_out[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/Processor_tb/testing/Dp/stage3/func3_out" type="array">
      <obj_property name="ElementShortName">func3_out[2:0]</obj_property>
      <obj_property name="ObjectShortName">func3_out[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/Processor_tb/testing/Dp/stage3/rd_out" type="array">
      <obj_property name="ElementShortName">rd_out[4:0]</obj_property>
      <obj_property name="ObjectShortName">rd_out[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/Processor_tb/testing/Dp/stage3/zero_out" type="logic">
      <obj_property name="ElementShortName">zero_out</obj_property>
      <obj_property name="ObjectShortName">zero_out</obj_property>
   </wvobject>
   <wvobject fp_name="/Processor_tb/testing/Dp/stage3/branch_address_out" type="array">
      <obj_property name="ElementShortName">branch_address_out[31:0]</obj_property>
      <obj_property name="ObjectShortName">branch_address_out[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/Processor_tb/testing/Dp/stage3/mem_read_out" type="logic">
      <obj_property name="ElementShortName">mem_read_out</obj_property>
      <obj_property name="ObjectShortName">mem_read_out</obj_property>
   </wvobject>
   <wvobject fp_name="/Processor_tb/testing/Dp/stage3/mem_write_out" type="logic">
      <obj_property name="ElementShortName">mem_write_out</obj_property>
      <obj_property name="ObjectShortName">mem_write_out</obj_property>
   </wvobject>
   <wvobject fp_name="/Processor_tb/testing/Dp/stage3/reg_write_out" type="logic">
      <obj_property name="ElementShortName">reg_write_out</obj_property>
      <obj_property name="ObjectShortName">reg_write_out</obj_property>
   </wvobject>
   <wvobject fp_name="/Processor_tb/testing/Dp/stage3/mem_to_reg_out" type="logic">
      <obj_property name="ElementShortName">mem_to_reg_out</obj_property>
      <obj_property name="ObjectShortName">mem_to_reg_out</obj_property>
   </wvobject>
   <wvobject fp_name="/Processor_tb/testing/Dp/stage3/branch_out" type="logic">
      <obj_property name="ElementShortName">branch_out</obj_property>
      <obj_property name="ObjectShortName">branch_out</obj_property>
   </wvobject>
   <wvobject type="divider" fp_name="divider151">
      <obj_property name="label">Memory</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="/Processor_tb/testing/Dp/memory/Clk" type="logic">
      <obj_property name="ElementShortName">Clk</obj_property>
      <obj_property name="ObjectShortName">Clk</obj_property>
   </wvobject>
   <wvobject fp_name="/Processor_tb/testing/Dp/memory/rst" type="logic">
      <obj_property name="ElementShortName">rst</obj_property>
      <obj_property name="ObjectShortName">rst</obj_property>
   </wvobject>
   <wvobject fp_name="/Processor_tb/testing/Dp/memory/memWrite" type="logic">
      <obj_property name="ElementShortName">memWrite</obj_property>
      <obj_property name="ObjectShortName">memWrite</obj_property>
   </wvobject>
   <wvobject fp_name="/Processor_tb/testing/Dp/memory/memRead" type="logic">
      <obj_property name="ElementShortName">memRead</obj_property>
      <obj_property name="ObjectShortName">memRead</obj_property>
   </wvobject>
   <wvobject fp_name="/Processor_tb/testing/Dp/memory/func3" type="array">
      <obj_property name="ElementShortName">func3[2:0]</obj_property>
      <obj_property name="ObjectShortName">func3[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/Processor_tb/testing/Dp/memory/address" type="array">
      <obj_property name="ElementShortName">address[31:0]</obj_property>
      <obj_property name="ObjectShortName">address[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/Processor_tb/testing/Dp/memory/data_in" type="array">
      <obj_property name="ElementShortName">data_in[31:0]</obj_property>
      <obj_property name="ObjectShortName">data_in[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/Processor_tb/testing/Dp/memory/data_out" type="array">
      <obj_property name="ElementShortName">data_out[31:0]</obj_property>
      <obj_property name="ObjectShortName">data_out[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/Processor_tb/testing/Dp/memory/data_memory" type="array">
      <obj_property name="ElementShortName">data_memory[8191:0]</obj_property>
      <obj_property name="ObjectShortName">data_memory[8191:0]</obj_property>
   </wvobject>
   <wvobject type="divider" fp_name="divider8391">
      <obj_property name="label">MEM_WB</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="BkColor">#FFD700</obj_property>
   </wvobject>
   <wvobject fp_name="group8417" type="group">
      <obj_property name="label">input</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="isExpanded"></obj_property>
      <wvobject fp_name="/Processor_tb/testing/Dp/stage4/mem_data_in" type="array">
         <obj_property name="ElementShortName">mem_data_in[31:0]</obj_property>
         <obj_property name="ObjectShortName">mem_data_in[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/Processor_tb/testing/Dp/stage4/alu_result_in" type="array">
         <obj_property name="ElementShortName">alu_result_in[31:0]</obj_property>
         <obj_property name="ObjectShortName">alu_result_in[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/Processor_tb/testing/Dp/stage4/rd_in" type="array">
         <obj_property name="ElementShortName">rd_in[4:0]</obj_property>
         <obj_property name="ObjectShortName">rd_in[4:0]</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="group8418" type="group">
      <obj_property name="label">CU input</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="isExpanded"></obj_property>
      <wvobject fp_name="/Processor_tb/testing/Dp/stage4/reg_write_in" type="logic">
         <obj_property name="ElementShortName">reg_write_in</obj_property>
         <obj_property name="ObjectShortName">reg_write_in</obj_property>
      </wvobject>
      <wvobject fp_name="/Processor_tb/testing/Dp/stage4/mem_to_reg_in" type="logic">
         <obj_property name="ElementShortName">mem_to_reg_in</obj_property>
         <obj_property name="ObjectShortName">mem_to_reg_in</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="/Processor_tb/testing/Dp/stage4/mem_data_out" type="array">
      <obj_property name="ElementShortName">mem_data_out[31:0]</obj_property>
      <obj_property name="ObjectShortName">mem_data_out[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/Processor_tb/testing/Dp/stage4/alu_result_out" type="array">
      <obj_property name="ElementShortName">alu_result_out[31:0]</obj_property>
      <obj_property name="ObjectShortName">alu_result_out[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/Processor_tb/testing/Dp/stage4/rd_out" type="array">
      <obj_property name="ElementShortName">rd_out[4:0]</obj_property>
      <obj_property name="ObjectShortName">rd_out[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/Processor_tb/testing/Dp/stage4/reg_write_out" type="logic">
      <obj_property name="ElementShortName">reg_write_out</obj_property>
      <obj_property name="ObjectShortName">reg_write_out</obj_property>
   </wvobject>
   <wvobject fp_name="group8419" type="group">
      <obj_property name="label">testing</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject fp_name="/Processor_tb/testing/Dp/stage4/mem_to_reg_out" type="logic">
         <obj_property name="ElementShortName">mem_to_reg_out</obj_property>
         <obj_property name="ObjectShortName">mem_to_reg_out</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="/Processor_tb/testing/Dp/Alu_mux/in1" type="array">
      <obj_property name="ElementShortName">in1[31:0]</obj_property>
      <obj_property name="ObjectShortName">in1[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/Processor_tb/testing/Dp/Alu_mux/in2" type="array">
      <obj_property name="ElementShortName">in2[31:0]</obj_property>
      <obj_property name="ObjectShortName">in2[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/Processor_tb/testing/Dp/Alu_mux/sel" type="logic">
      <obj_property name="ElementShortName">sel</obj_property>
      <obj_property name="ObjectShortName">sel</obj_property>
   </wvobject>
   <wvobject fp_name="/Processor_tb/testing/Dp/Alu_mux/out" type="array">
      <obj_property name="ElementShortName">out[31:0]</obj_property>
      <obj_property name="ObjectShortName">out[31:0]</obj_property>
   </wvobject>
   <wvobject type="divider" fp_name="divider8604">
      <obj_property name="label">Testing</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="/Processor_tb/testing/Dp/Alu_mux/in1" type="array">
      <obj_property name="ElementShortName">in1[31:0]</obj_property>
      <obj_property name="ObjectShortName">in1[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/Processor_tb/testing/Dp/Alu_mux/in2" type="array">
      <obj_property name="ElementShortName">in2[31:0]</obj_property>
      <obj_property name="ObjectShortName">in2[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/Processor_tb/testing/Dp/Alu_mux/sel" type="logic">
      <obj_property name="ElementShortName">sel</obj_property>
      <obj_property name="ObjectShortName">sel</obj_property>
   </wvobject>
   <wvobject fp_name="/Processor_tb/testing/Dp/Alu_mux/out" type="array">
      <obj_property name="ElementShortName">out[31:0]</obj_property>
      <obj_property name="ObjectShortName">out[31:0]</obj_property>
   </wvobject>
   <wvobject type="divider" fp_name="divider16898">
      <obj_property name="label">forward unti</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
</wave_config>
