Release 10.1.03 - xst K.39 (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to /home/wbraun/laser_pinball/FinalVersion/laser_projector/xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Parameter xsthdpdir set to /home/wbraun/laser_pinball/FinalVersion/laser_projector/xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Reading design: hardware_interface.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "hardware_interface.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "hardware_interface"
Output Format                      : NGC
Target Device                      : xc5vlx50t-3-ff1136

---- Source Options
Top Module Name                    : hardware_interface
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : off
Reduce Control Sets                : off
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Library Search Order               : hardware_interface.lso
Keep Hierarchy                     : NO
Netlist Hierarchy                  : as_optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "reset_controller.v" in library work
Compiling verilog file "nes_interface.v" in library work
Module <reset_controller> compiled
Compiling verilog file "debounce.v" in library work
Module <nes_interface> compiled
Compiling verilog file "clocking.v" in library work
Module <debounce> compiled
Compiling verilog file "hardware_interface.v" in library work
Module <clocking> compiled
Module <hardware_interface> compiled
No errors in compilation
Analysis of file <"hardware_interface.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <hardware_interface> in library <work>.

Analyzing hierarchy for module <clocking> in library <work>.

Analyzing hierarchy for module <reset_controller> in library <work>.

Analyzing hierarchy for module <nes_interface> in library <work> with parameters.
	clk_period = "00000000000000000000000100101100"
	timer_state = "00000000000000000000000000100100"
	update_delay = "00000000000000000111010100110000"

Analyzing hierarchy for module <debounce> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <hardware_interface>.
Module <hardware_interface> is correct for synthesis.
 
Analyzing module <clocking> in library <work>.
Module <clocking> is correct for synthesis.
 
    Set user-defined property "CLKDV_DIVIDE =  2.0000000000000000" for instance <DCM_ADV_INST> in unit <clocking>.
    Set user-defined property "CLKFX_DIVIDE =  1" for instance <DCM_ADV_INST> in unit <clocking>.
    Set user-defined property "CLKFX_MULTIPLY =  4" for instance <DCM_ADV_INST> in unit <clocking>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_ADV_INST> in unit <clocking>.
    Set user-defined property "CLKIN_PERIOD =  10.0000000000000000" for instance <DCM_ADV_INST> in unit <clocking>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM_ADV_INST> in unit <clocking>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <DCM_ADV_INST> in unit <clocking>.
    Set user-defined property "DCM_AUTOCALIBRATION =  TRUE" for instance <DCM_ADV_INST> in unit <clocking>.
    Set user-defined property "DCM_PERFORMANCE_MODE =  MAX_SPEED" for instance <DCM_ADV_INST> in unit <clocking>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_ADV_INST> in unit <clocking>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_ADV_INST> in unit <clocking>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_ADV_INST> in unit <clocking>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_ADV_INST> in unit <clocking>.
    Set user-defined property "FACTORY_JF =  F0F0" for instance <DCM_ADV_INST> in unit <clocking>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_ADV_INST> in unit <clocking>.
    Set user-defined property "SIM_DEVICE =  VIRTEX5" for instance <DCM_ADV_INST> in unit <clocking>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <DCM_ADV_INST> in unit <clocking>.
Analyzing module <reset_controller> in library <work>.
Module <reset_controller> is correct for synthesis.
 
Analyzing module <nes_interface> in library <work>.
	clk_period = 32'sb00000000000000000000000100101100
	timer_state = 32'sb00000000000000000000000000100100
	update_delay = 32'sb00000000000000000111010100110000
Module <nes_interface> is correct for synthesis.
 
Analyzing module <debounce> in library <work>.
Module <debounce> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <updated> in unit <nes_interface> has a constant value of 0 during circuit operation. The register is replaced by logic.

Synthesizing Unit <reset_controller>.
    Related source file is "reset_controller.v".
    Found 16-bit register for signal <reset_timer>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <reset_controller> synthesized.


Synthesizing Unit <nes_interface>.
    Related source file is "nes_interface.v".
    Found 1-bit register for signal <button_E>.
    Found 1-bit register for signal <button_L>.
    Found 1-bit register for signal <button_N>.
    Found 1-bit register for signal <button_R>.
    Found 1-bit register for signal <button_S>.
    Found 1-bit register for signal <button_W>.
    Found 1-bit register for signal <button_X>.
    Found 1-bit register for signal <button_Y>.
    Found 1-bit register for signal <button_START>.
    Found 1-bit register for signal <controller_latch>.
    Found 1-bit register for signal <button_SELECT>.
    Found 1-bit register for signal <controller_clk>.
    Found 1-bit register for signal <button_A>.
    Found 1-bit register for signal <button_B>.
    Found 32-bit register for signal <counter>.
    Found 32-bit subtractor for signal <counter$addsub0000> created at line 319.
    Found 6-bit register for signal <FSM_state>.
    Found 6-bit register for signal <FSM_state_return>.
    Summary:
	inferred  58 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <nes_interface> synthesized.


Synthesizing Unit <debounce>.
    Related source file is "debounce.v".
    Found 1-bit register for signal <clean>.
    Found 20-bit up counter for signal <count>.
    Found 1-bit xor2 for signal <count$xor0000> created at line 30.
    Found 1-bit register for signal <new>.
    Summary:
	inferred   1 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <debounce> synthesized.


Synthesizing Unit <clocking>.
    Related source file is "clocking.v".
Unit <clocking> synthesized.


Synthesizing Unit <hardware_interface>.
    Related source file is "hardware_interface.v".
WARNING:Xst:1306 - Output <AUDIO_SDATA_OUT> is never assigned.
WARNING:Xst:1306 - Output <HDR1_16> is never assigned.
WARNING:Xst:1306 - Output <HDR1_30> is never assigned.
WARNING:Xst:1306 - Output <HDR1_32> is never assigned.
WARNING:Xst:1306 - Output <HDR1_28> is never assigned.
WARNING:Xst:1306 - Output <HDR1_34> is never assigned.
WARNING:Xst:1306 - Output <HDR1_36> is never assigned.
WARNING:Xst:1306 - Output <HDR1_38> is never assigned.
WARNING:Xst:1306 - Output <AUDIO_BIT_CLK> is never assigned.
WARNING:Xst:2565 - Inout <IIC_SDA_MAIN> is never assigned.
WARNING:Xst:1306 - Output <DVI_GPIO1> is never assigned.
WARNING:Xst:2565 - Inout <IIC_SCL_VIDEO> is never assigned.
WARNING:Xst:647 - Input <AUDIO_SDATA_IN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1306 - Output <AUDIO_SYNC> is never assigned.
WARNING:Xst:647 - Input <CLK_27MHZ_FPGA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <IIC_SCL_MAIN> is never assigned.
WARNING:Xst:2565 - Inout <IIC_SDA_VIDEO> is never assigned.
WARNING:Xst:653 - Signal <vsync> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <snes_Y> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <snes_X> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <snes_START> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <snes_SELECT> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <process_frame_start> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <paddle_r> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <paddle_l> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <laser_rgb> is used but never assigned. This sourceless signal will be automatically connected to value 000.
WARNING:Xst:653 - Signal <hsync> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <dip_sw> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <debug_led> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <dac_sclk> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <dac_mosi> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <dac_latchn> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <dac_csn> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:1780 - Signal <clk_100> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <camera_xclk> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <camera_vsync> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <camera_start> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <camera_pclk> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <camera_href> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <camera_dout> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <blank> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <DVI_data> is used but never assigned. This sourceless signal will be automatically connected to value 000000000000.
Unit <hardware_interface> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 32-bit subtractor                                     : 1
# Counters                                             : 4
 20-bit up counter                                     : 4
# Registers                                            : 26
 1-bit register                                        : 22
 16-bit register                                       : 1
 32-bit register                                       : 1
 6-bit register                                        : 2
# Xors                                                 : 4
 1-bit xor2                                            : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Loading device for application Rf_Device from file '5vlx50t.nph' in environment /afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE.
WARNING:Xst:1426 - The value init of the FF/Latch reset_timer_0 hinder the constant cleaning in the block reset_controller.
   You should achieve better results by setting this init to 0.
WARNING:Xst:2677 - Node <button_Y> of sequential type is unconnected in block <nes_controller>.
WARNING:Xst:2677 - Node <button_SELECT> of sequential type is unconnected in block <nes_controller>.
WARNING:Xst:2677 - Node <button_START> of sequential type is unconnected in block <nes_controller>.
WARNING:Xst:2677 - Node <button_X> of sequential type is unconnected in block <nes_controller>.
WARNING:Xst:2677 - Node <clean> of sequential type is unconnected in block <db_2>.
WARNING:Xst:2677 - Node <clean> of sequential type is unconnected in block <db_3>.
WARNING:Xst:2677 - Node <clean> of sequential type is unconnected in block <db_4>.
WARNING:Xst:2677 - Node <clean> of sequential type is unconnected in block <db_5>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 32-bit subtractor                                     : 1
# Counters                                             : 4
 20-bit up counter                                     : 4
# Registers                                            : 82
 Flip-Flops                                            : 82
# Xors                                                 : 4
 1-bit xor2                                            : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <db_5/clean> of sequential type is unconnected in block <hardware_interface>.
WARNING:Xst:2677 - Node <db_5/new> of sequential type is unconnected in block <hardware_interface>.
WARNING:Xst:2677 - Node <db_4/clean> of sequential type is unconnected in block <hardware_interface>.
WARNING:Xst:2677 - Node <db_4/new> of sequential type is unconnected in block <hardware_interface>.
WARNING:Xst:2677 - Node <db_3/clean> of sequential type is unconnected in block <hardware_interface>.
WARNING:Xst:2677 - Node <db_3/new> of sequential type is unconnected in block <hardware_interface>.
WARNING:Xst:2677 - Node <db_2/clean> of sequential type is unconnected in block <hardware_interface>.
WARNING:Xst:2677 - Node <db_2/new> of sequential type is unconnected in block <hardware_interface>.

Optimizing unit <hardware_interface> ...

Optimizing unit <nes_interface> ...
WARNING:Xst:2677 - Node <nes_controller/button_X> of sequential type is unconnected in block <hardware_interface>.
WARNING:Xst:2677 - Node <nes_controller/button_START> of sequential type is unconnected in block <hardware_interface>.
WARNING:Xst:2677 - Node <nes_controller/button_SELECT> of sequential type is unconnected in block <hardware_interface>.
WARNING:Xst:2677 - Node <nes_controller/button_Y> of sequential type is unconnected in block <hardware_interface>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block hardware_interface, actual ratio is 0.

Final Macro Processing ...

Processing Unit <hardware_interface> :
	Found 16-bit shift register for signal <gen_sys_reset/reset_timer_15>.
Unit <hardware_interface> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 54
 Flip-Flops                                            : 54
# Shift Registers                                      : 1
 16-bit shift register                                 : 1

=========================================================================

=========================================================================
*                           Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : hardware_interface.ngr
Top Level Output File Name         : hardware_interface
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 82

Cell Usage :
# BELS                             : 188
#      GND                         : 1
#      INV                         : 32
#      LUT1                        : 1
#      LUT2                        : 5
#      LUT3                        : 5
#      LUT4                        : 27
#      LUT5                        : 8
#      LUT6                        : 44
#      MUXCY                       : 31
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 32
# FlipFlops/Latches                : 55
#      FD                          : 40
#      FDE                         : 9
#      FDS                         : 6
# Shift Registers                  : 1
#      SRLC16E                     : 1
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 42
#      IBUF                        : 2
#      IBUFG                       : 1
#      OBUF                        : 39
# DCM_ADVs                         : 1
#      DCM_ADV                     : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vlx50tff1136-3 


Slice Logic Utilization: 
 Number of Slice Registers:              55  out of  28800     0%  
 Number of Slice LUTs:                  123  out of  28800     0%  
    Number used as Logic:               122  out of  28800     0%  
    Number used as Memory:                1  out of   7680     0%  
       Number used as SRL:                1

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    128
   Number with an unused Flip Flop:      73  out of    128    57%  
   Number with an unused LUT:             5  out of    128     3%  
   Number of fully used LUT-FF pairs:    50  out of    128    39%  
   Number of unique control sets:        15

IO Utilization: 
 Number of IOs:                          82
 Number of bonded IOBs:                  42  out of    480     8%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     32     6%  
 Number of DCM_ADVs:                      1  out of     12     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)        | Load  |
-----------------------------------+------------------------------+-------+
USER_CLK                           | clk_50_gen/DCM_ADV_INST:CLKDV| 56    |
-----------------------------------+------------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 1.571ns (Maximum Frequency: 636.734MHz)
   Minimum input arrival time before clock: 0.956ns
   Maximum output required time after clock: 3.304ns
   Maximum combinational path delay: 3.527ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'USER_CLK'
  Clock period: 1.571ns (frequency: 636.734MHz)
  Total number of paths / destination ports: 2661 / 61
-------------------------------------------------------------------------
Delay:               3.141ns (Levels of Logic = 4)
  Source:            nes_controller/counter_9 (FF)
  Destination:       nes_controller/counter_31 (FF)
  Source Clock:      USER_CLK rising 0.5X
  Destination Clock: USER_CLK rising 0.5X

  Data Path: nes_controller/counter_9 to nes_controller/counter_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.396   0.776  nes_controller/counter_9 (nes_controller/counter_9)
     LUT5:I0->O            1   0.086   0.768  nes_controller/FSM_state_cmp_eq0025248_SW1 (N27)
     LUT6:I1->O           13   0.086   0.407  nes_controller/FSM_state_cmp_eq0025261 (nes_controller/FSM_state_cmp_eq0025)
     LUT6:I5->O           26   0.086   0.450  nes_controller/counter_mux0000<27>2 (nes_controller/N10)
     LUT4:I3->O            1   0.086   0.000  nes_controller/counter_mux0000<9>1 (nes_controller/counter_mux0000<9>)
     FD:D                     -0.022          nes_controller/counter_22
    ----------------------------------------
    Total                      3.141ns (0.740ns logic, 2.401ns route)
                                       (23.6% logic, 76.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'USER_CLK'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.956ns (Levels of Logic = 1)
  Source:            HDR1_26 (PAD)
  Destination:       nes_controller/button_R (FF)
  Destination Clock: USER_CLK rising 0.5X

  Data Path: HDR1_26 to nes_controller/button_R
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   0.694   0.262  HDR1_26_IBUF (HDR1_26_IBUF)
     FDE:D                    -0.022          nes_controller/button_B
    ----------------------------------------
    Total                      0.956ns (0.694ns logic, 0.262ns route)
                                       (72.6% logic, 27.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'USER_CLK'
  Total number of paths / destination ports: 13 / 13
-------------------------------------------------------------------------
Offset:              3.304ns (Levels of Logic = 2)
  Source:            gen_sys_reset/reset_timer_15 (FF)
  Destination:       HDR1_42 (PAD)
  Source Clock:      USER_CLK rising 0.5X

  Data Path: gen_sys_reset/reset_timer_15 to HDR1_42
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.396   0.440  gen_sys_reset/reset_timer_15 (gen_sys_reset/reset_timer_15)
     LUT2:I0->O            2   0.086   0.239  HDR1_421 (HDR1_42_OBUF)
     OBUF:I->O                 2.144          HDR1_42_OBUF (HDR1_42)
    ----------------------------------------
    Total                      3.304ns (2.626ns logic, 0.678ns route)
                                       (79.5% logic, 20.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Delay:               3.527ns (Levels of Logic = 3)
  Source:            GPIO_SW_C (PAD)
  Destination:       HDR1_42 (PAD)

  Data Path: GPIO_SW_C to HDR1_42
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.694   0.365  GPIO_SW_C_IBUF (GPIO_SW_C_IBUF)
     LUT2:I1->O            2   0.086   0.239  HDR1_421 (HDR1_42_OBUF)
     OBUF:I->O                 2.144          HDR1_42_OBUF (HDR1_42)
    ----------------------------------------
    Total                      3.527ns (2.924ns logic, 0.603ns route)
                                       (82.9% logic, 17.1% route)

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 8.04 secs
 
--> 


Total memory usage is 582780 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   64 (   0 filtered)
Number of infos    :    1 (   0 filtered)

