Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/RicardoWin7/Documents/git/TOC/practica4/practica4/simu4b_3_6_isim_beh.exe -prj C:/Users/RicardoWin7/Documents/git/TOC/practica4/practica4/simu4b_3_6_beh.prj work.simu4b_3_6 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/RicardoWin7/Documents/git/TOC/practica4/practica4/recursos/reg_divisor.vhd" into library work
Parsing VHDL file "C:/Users/RicardoWin7/Documents/git/TOC/practica4/practica4/recursos/reg_dividendo.vhd" into library work
Parsing VHDL file "C:/Users/RicardoWin7/Documents/git/TOC/practica4/practica4/recursos/reg_c.vhd" into library work
Parsing VHDL file "C:/Users/RicardoWin7/Documents/git/TOC/practica4/practica4/recursos/reg.vhd" into library work
Parsing VHDL file "C:/Users/RicardoWin7/Documents/git/TOC/practica4/practica4/recursos/mux.vhd" into library work
Parsing VHDL file "C:/Users/RicardoWin7/Documents/git/TOC/practica4/practica4/recursos/alu.vhd" into library work
Parsing VHDL file "C:/Users/RicardoWin7/Documents/git/TOC/practica4/practica4/recursos/divider.vhd" into library work
Parsing VHDL file "C:/Users/RicardoWin7/Documents/git/TOC/practica4/practica4/recursos/tb_m3_n6.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package vcomponents
Compiling architecture behavioral of entity reg_dividendo [\reg_dividendo(6)\]
Compiling architecture behavioral of entity reg_divisor [\reg_divisor(6)\]
Compiling architecture behavioral of entity reg_c [\reg_c(6)\]
Compiling architecture behavioral of entity reg [\reg(6)\]
Compiling architecture behavioral of entity mux [\mux(6)\]
Compiling architecture behavioral of entity alu [\alu(6)\]
Compiling architecture behavioral of entity divider [\divider(6,3)\]
Compiling architecture behavior of entity simu4b_3_6
Time Resolution for simulation is 1ps.
Compiled 19 VHDL Units
Built simulation executable C:/Users/RicardoWin7/Documents/git/TOC/practica4/practica4/simu4b_3_6_isim_beh.exe
Fuse Memory Usage: 45760 KB
Fuse CPU Usage: 640 ms
