set_property SRC_FILE_INFO {cfile:c:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/design_2_udp/ip/design_2_udp_clk_wiz_1_0/design_2_udp_clk_wiz_1_0.xdc rfile:../../../ARTY_ETH.gen/sources_1/bd/design_2_udp/ip/design_2_udp_clk_wiz_1_0/design_2_udp_clk_wiz_1_0.xdc id:1 order:EARLY scoped_inst:inst} [current_design]
current_instance inst
set_property src_info {type:SCOPED_XDC file:1 line:57 export:INPUT save:INPUT read:READ} [current_design]
set_input_jitter [get_clocks -of_objects [get_ports clk_in1]] 0.100
