{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.580715",
   "Default View_TopLeft":"1441,1522",
   "ExpandedHierarchyInLayout":"",
   "PinnedBlocks":"",
   "PinnedPorts":"",
   "guistr":"# # String gsaved with Nlview 7.8.0 2024-04-26 e1825d835c VDI=44 GEI=38 GUI=JA:21.0
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 10 -x 3600 -y 980 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 10 -x 3600 -y 1000 -defaultsOSRD
preplace port port-id_v_sync -pg 1 -lvl 10 -x 3600 -y 1760 -defaultsOSRD
preplace port port-id_h_sync -pg 1 -lvl 10 -x 3600 -y 1580 -defaultsOSRD
preplace port port-id_clk_100M -pg 1 -lvl 0 -x 0 -y 1900 -defaultsOSRD
preplace port port-id_ov5640_pclk -pg 1 -lvl 0 -x 0 -y 2020 -defaultsOSRD
preplace port port-id_ov5640_href -pg 1 -lvl 0 -x 0 -y 2040 -defaultsOSRD
preplace port port-id_ov5640_vsync -pg 1 -lvl 0 -x 0 -y 2060 -defaultsOSRD
preplace port port-id_i2c_sclk -pg 1 -lvl 10 -x 3600 -y 1920 -defaultsOSRD
preplace port port-id_i2c_sdat -pg 1 -lvl 10 -x 3600 -y 1940 -defaultsOSRD
preplace port port-id_ov5640_xclk -pg 1 -lvl 10 -x 3600 -y 2220 -defaultsOSRD
preplace port port-id_ov5640_pwdn -pg 1 -lvl 10 -x 3600 -y 1960 -defaultsOSRD
preplace port port-id_ov5640_rst_n -pg 1 -lvl 10 -x 3600 -y 2240 -defaultsOSRD
preplace portBus rgb_data -pg 1 -lvl 10 -x 3600 -y 1560 -defaultsOSRD
preplace portBus ov5640_data -pg 1 -lvl 0 -x 0 -y 2080 -defaultsOSRD
preplace inst v_tc_0 -pg 1 -lvl 6 -x 2060 -y 1620 -defaultsOSRD
preplace inst v_axi4s_vid_out_0 -pg 1 -lvl 7 -x 2540 -y 1660 -defaultsOSRD
preplace inst util_vector_logic_0 -pg 1 -lvl 2 -x 400 -y 1850 -defaultsOSRD
preplace inst axi_vdma_0 -pg 1 -lvl 6 -x 2060 -y 1310 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 8 -x 3040 -y 1020 -defaultsOSRD
preplace inst axi_smc -pg 1 -lvl 5 -x 1620 -y 1240 -defaultsOSRD
preplace inst rst_ps7_0_200M -pg 1 -lvl 4 -x 1190 -y 1250 -defaultsOSRD
preplace inst axi_mem_intercon -pg 1 -lvl 7 -x 2540 -y 1310 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 4 -x 1190 -y 1910 -defaultsOSRD
preplace inst vga_data_0 -pg 1 -lvl 8 -x 3040 -y 1570 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 1 -x 120 -y 1900 -defaultsOSRD
preplace inst ov5640_top_0 -pg 1 -lvl 3 -x 770 -y 2030 -defaultsOSRD
preplace inst v_vid_in_axi4s_0 -pg 1 -lvl 5 -x 1620 -y 1870 -defaultsOSRD
preplace inst util_vector_logic_1 -pg 1 -lvl 3 -x 770 -y 2210 -defaultsOSRD
preplace inst blk_mem_gen_0 -pg 1 -lvl 9 -x 3460 -y 250 -defaultsOSRD
preplace inst collect_rom_data_0 -pg 1 -lvl 7 -x 2540 -y 760 -defaultsOSRD
preplace inst blk_mem_gen_1 -pg 1 -lvl 9 -x 3460 -y 90 -defaultsOSRD
preplace inst blk_mem_gen_2 -pg 1 -lvl 9 -x 3460 -y 410 -defaultsOSRD
preplace inst blk_mem_gen_3 -pg 1 -lvl 9 -x 3460 -y 570 -defaultsOSRD
preplace inst blk_mem_gen_4 -pg 1 -lvl 9 -x 3460 -y 730 -defaultsOSRD
preplace inst blk_mem_gen_5 -pg 1 -lvl 9 -x 3460 -y 890 -defaultsOSRD
preplace inst blk_mem_gen_6 -pg 1 -lvl 9 -x 3460 -y 1090 -defaultsOSRD
preplace inst blk_mem_gen_7 -pg 1 -lvl 9 -x 3460 -y 1250 -defaultsOSRD
preplace inst blk_mem_gen_8 -pg 1 -lvl 9 -x 3460 -y 1670 -defaultsOSRD
preplace inst blk_mem_gen_9 -pg 1 -lvl 9 -x 3460 -y 1410 -defaultsOSRD
preplace inst util_vector_logic_2 -pg 1 -lvl 4 -x 1190 -y 2070 -defaultsOSRD
preplace inst save_feature_map_0 -pg 1 -lvl 6 -x 2060 -y 2280 -defaultsOSRD
preplace inst ila_0 -pg 1 -lvl 9 -x 3460 -y 2090 -defaultsOSRD
preplace inst lenet5_top_0 -pg 1 -lvl 7 -x 2540 -y 1950 -defaultsOSRD
preplace inst clk_wiz_1 -pg 1 -lvl 6 -x 2060 -y 1840 -defaultsOSRD
preplace netloc Net 1 3 7 NJ 1970 1410J 2040 1790J 1920 2330J 1850 NJ 1850 NJ 1850 3580J
preplace netloc blk_mem_gen_0_douta 1 6 3 2350 280 NJ 280 NJ
preplace netloc blk_mem_gen_1_douta 1 6 3 2340 120 NJ 120 NJ
preplace netloc blk_mem_gen_2_douta 1 6 3 2310 440 NJ 440 NJ
preplace netloc blk_mem_gen_3_douta 1 6 3 2320 600 NJ 600 NJ
preplace netloc blk_mem_gen_4_douta 1 6 3 2330 610 NJ 610 3360J
preplace netloc blk_mem_gen_5_douta 1 6 3 2310 910 NJ 910 3290
preplace netloc blk_mem_gen_6_douta 1 6 3 2330 1120 NJ 1120 N
preplace netloc blk_mem_gen_7_douta 1 6 3 2350 1460 2740J 1280 NJ
preplace netloc blk_mem_gen_8_douta 1 6 3 2340 1470 2750J 1420 3330
preplace netloc blk_mem_gen_9_douta 1 6 3 2320 1480 2760J 1430 3340J
preplace netloc clk_in1_0_1 1 0 6 20 1820 240J 1930 610 1810 NJ 1810 1430J 2060 1780J
preplace netloc clk_wiz_0_clk_24M 1 1 9 230J 1920 600J 1890 1000J 1980 1360J 2090 1850 2050 NJ 2050 NJ 2050 3350 1940 3570J
preplace netloc clk_wiz_0_clk_74_25M 1 1 8 250 1910 580J 1880 1000J 1850 1400J 2080 1770 1510 2310 1490 2770 1410 3350
preplace netloc clk_wiz_0_locked 1 4 3 1460 1600 1870 1520 2280
preplace netloc clk_wiz_0_locked1 1 1 5 220 1660 NJ 1660 NJ 1660 NJ 1660 NJ
preplace netloc clk_wiz_1_clk_out1 1 6 1 2260 1830n
preplace netloc clk_wiz_1_clk_out2 1 6 3 2250J 2070 2750J 2030 3340
preplace netloc collect_rom_data_0_rom_data_collect 1 7 1 2780 760n
preplace netloc lenet5_top_0_feature_addr_b0 1 5 4 1870 2080 NJ 2080 2760 2070 N
preplace netloc lenet5_top_0_feature_addr_b1 1 5 4 1880 2090 NJ 2090 2770 2090 N
preplace netloc lenet5_top_0_final_result 1 7 2 2810 2000 3310
preplace netloc lenet5_top_0_final_result_valid 1 7 2 2800 2010 3300
preplace netloc ov5640_data_0_1 1 0 3 NJ 2080 NJ 2080 NJ
preplace netloc ov5640_href_0_1 1 0 5 NJ 2040 NJ 2040 560 1780 NJ 1780 NJ
preplace netloc ov5640_pclk_1 1 0 6 NJ 2020 NJ 2020 570 1820 NJ 1820 1390 2130 1790J
preplace netloc ov5640_top_0_data_pixel 1 3 2 950J 1800 N
preplace netloc ov5640_top_0_i2c_sclk 1 3 7 990J 1990 1380J 2070 NJ 2070 2240J 2100 NJ 2100 3330J 1920 NJ
preplace netloc ov5640_top_0_lenet5_go 1 3 6 940J 2160 NJ 2160 1830 2110 2290 2110 2790J 2040 3360
preplace netloc ov5640_top_0_ov5640_pwdn 1 3 7 980J 2140 NJ 2140 1810J 2120 NJ 2120 2780J 2020 3320J 1950 3560J
preplace netloc ov5640_top_0_ov5640_rst_n 1 3 7 960J 2150 NJ 2150 1820J 2140 NJ 2140 NJ 2140 3290J 2230 3580J
preplace netloc ov5640_top_0_wr_fm_data 1 3 3 930J 2190 NJ 2190 1760
preplace netloc ov5640_top_0_wr_fm_en 1 3 3 950J 2180 NJ 2180 1770
preplace netloc ov5640_top_0_wr_pixel_en 1 3 1 970 2050n
preplace netloc ov5640_vsync_0_1 1 0 5 NJ 2060 NJ 2060 590 1840 NJ 1840 NJ
preplace netloc processing_system7_0_FCLK_CLK1 1 3 6 1010 1350 1440 1320 1870 1440 2300 1050 2740 920 3270
preplace netloc processing_system7_0_FCLK_RESET0_N 1 3 6 1020 2170 NJ 2170 1840J 2150 NJ 2150 NJ 2150 3270
preplace netloc rst_ps7_0_200M_peripheral_aresetn 1 4 4 1450 1380 1800 1930 2270 1830 2760J
preplace netloc save_feature_map_0_data_fm_block_0 1 6 3 2260 2170 2800J 2110 NJ
preplace netloc save_feature_map_0_data_fm_block_1 1 6 3 2350 2160 2810J 2130 NJ
preplace netloc util_vector_logic_0_Res 1 2 5 550 1850 930J 1830 1470 1700 1850J 1720 2260
preplace netloc util_vector_logic_1_Res 1 3 2 1000 2000 1420
preplace netloc util_vector_logic_2_Res 1 4 1 1370 1880n
preplace netloc v_axi4s_vid_out_0_sof_state_out 1 5 3 1870 1910 2240J 1840 2730
preplace netloc v_axi4s_vid_out_0_vid_active_video 1 7 1 N 1570
preplace netloc v_axi4s_vid_out_0_vid_data 1 7 1 N 1590
preplace netloc v_axi4s_vid_out_0_vid_hsync 1 7 3 2730 1710 3320J 1580 NJ
preplace netloc v_axi4s_vid_out_0_vid_vsync 1 7 3 2790 1760 NJ 1760 NJ
preplace netloc v_axi4s_vid_out_0_vtg_ce 1 5 3 1860 2130 NJ 2130 2740
preplace netloc vga_data_0_digit_rom_addr 1 8 1 3300 80n
preplace netloc vga_data_0_rgb_data_o 1 8 2 NJ 1560 NJ
preplace netloc axi_mem_intercon_M00_AXI 1 7 1 2730 1010n
preplace netloc axi_smc_M00_AXI 1 5 1 N 1240
preplace netloc axi_vdma_0_M_AXIS_MM2S 1 6 1 2290 1290n
preplace netloc axi_vdma_0_M_AXI_MM2S 1 6 1 2260 1220n
preplace netloc axi_vdma_0_M_AXI_S2MM 1 6 1 2270 1240n
preplace netloc processing_system7_0_DDR 1 8 2 NJ 980 NJ
preplace netloc processing_system7_0_FIXED_IO 1 8 2 NJ 1000 NJ
preplace netloc processing_system7_0_M_AXI_GP0 1 4 5 1480 2050 1830J 2060 NJ 2060 NJ 2060 3280
preplace netloc v_tc_0_vtiming_out 1 6 1 2260 1600n
preplace netloc v_vid_in_axi4s_0_video_out 1 5 1 1760 1260n
levelinfo -pg 1 0 120 400 770 1190 1620 2060 2540 3040 3460 3600
pagesize -pg 1 -db -bbox -sgen -170 0 3750 2410
"
}
{
   "da_axi4_cnt":"4",
   "da_clkrst_cnt":"1",
   "da_ps7_cnt":"1"
}
