// Seed: 1209389329
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire [1 'b0 : 1] id_4;
endmodule
module module_1 #(
    parameter id_11 = 32'd59,
    parameter id_4  = 32'd1
) (
    input wand id_0,
    input wand id_1,
    input tri0 id_2,
    output uwire id_3,
    input wire _id_4,
    input supply0 id_5,
    input wor id_6,
    input wire id_7,
    input wor id_8,
    output tri id_9,
    input tri0 id_10,
    input wire _id_11,
    input wand id_12,
    input wor id_13,
    input wire id_14,
    input wor id_15,
    output tri id_16,
    input supply1 id_17,
    output tri0 id_18,
    input supply1 id_19
);
  assign id_3 = 1;
  int [id_4 : 1] id_21 = id_11, id_22, id_23;
  module_0 modCall_1 (
      id_22,
      id_23,
      id_23
  );
  wire [1 : id_11] id_24;
endmodule
