// Seed: 26386426
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_3 = id_5;
  logic id_6;
endmodule
module module_1 #(
    parameter id_7 = 32'd18
) (
    input  tri0 id_0,
    output tri1 id_1,
    input  wor  id_2,
    input  wor  id_3,
    output wire id_4
);
  assign id_4 = 1 & -1;
  logic id_6;
  ;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
  wire _id_7;
  logic id_8 = id_0;
  wire [1 : 1  ==  id_7] id_9;
endmodule
