--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml optohybrid_top.twx optohybrid_top.ncd -o optohybrid_top.twr
optohybrid_top.pcf

Design file:              optohybrid_top.ncd
Physical constraint file: optohybrid_top.pcf
Device,package,speed:     xc6slx150t,fgg676,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_fpga_clk = PERIOD TIMEGRP "fpga_clk" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 924 paths analyzed, 69 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.276ns.
--------------------------------------------------------------------------------

Paths for end point clock_control_inst/cdce_count_10 (SLICE_X42Y81.CIN), 107 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.724ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_control_inst/cdce_count_5 (FF)
  Destination:          clock_control_inst/cdce_count_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.131ns (Levels of Logic = 5)
  Clock Path Skew:      -0.010ns (0.154 - 0.164)
  Source Clock:         fpga_clk rising at 0.000ns
  Destination Clock:    fpga_clk rising at 20.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_control_inst/cdce_count_5 to clock_control_inst/cdce_count_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y80.BQ      Tcko                  0.408   clock_control_inst/cdce_count<7>
                                                       clock_control_inst/cdce_count_5
    SLICE_X43Y80.C1      net (fanout=2)        0.586   clock_control_inst/cdce_count<5>
    SLICE_X43Y80.C       Tilo                  0.259   cdce_reset_src
                                                       clock_control_inst/PWR_12_o_cdce_count[10]_equal_10_o<10>_SW0
    SLICE_X43Y80.B6      net (fanout=2)        0.285   clock_control_inst/N01
    SLICE_X43Y80.B       Tilo                  0.259   cdce_reset_src
                                                       clock_control_inst/PWR_12_o_cdce_count[10]_equal_10_o<10>
    SLICE_X42Y79.D2      net (fanout=11)       0.651   clock_control_inst/PWR_12_o_cdce_count[10]_equal_10_o
    SLICE_X42Y79.COUT    Topcyd                0.260   clock_control_inst/cdce_count<3>
                                                       clock_control_inst/Mcount_cdce_count_lut<3>
                                                       clock_control_inst/Mcount_cdce_count_cy<3>
    SLICE_X42Y80.CIN     net (fanout=1)        0.003   clock_control_inst/Mcount_cdce_count_cy<3>
    SLICE_X42Y80.COUT    Tbyp                  0.076   clock_control_inst/cdce_count<7>
                                                       clock_control_inst/Mcount_cdce_count_cy<7>
    SLICE_X42Y81.CIN     net (fanout=1)        0.003   clock_control_inst/Mcount_cdce_count_cy<7>
    SLICE_X42Y81.CLK     Tcinck                0.341   clock_control_inst/cdce_count<10>
                                                       clock_control_inst/Mcount_cdce_count_xor<10>
                                                       clock_control_inst/cdce_count_10
    -------------------------------------------------  ---------------------------
    Total                                      3.131ns (1.603ns logic, 1.528ns route)
                                                       (51.2% logic, 48.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.726ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_control_inst/cdce_count_5 (FF)
  Destination:          clock_control_inst/cdce_count_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.129ns (Levels of Logic = 5)
  Clock Path Skew:      -0.010ns (0.154 - 0.164)
  Source Clock:         fpga_clk rising at 0.000ns
  Destination Clock:    fpga_clk rising at 20.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_control_inst/cdce_count_5 to clock_control_inst/cdce_count_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y80.BQ      Tcko                  0.408   clock_control_inst/cdce_count<7>
                                                       clock_control_inst/cdce_count_5
    SLICE_X43Y80.C1      net (fanout=2)        0.586   clock_control_inst/cdce_count<5>
    SLICE_X43Y80.C       Tilo                  0.259   cdce_reset_src
                                                       clock_control_inst/PWR_12_o_cdce_count[10]_equal_10_o<10>_SW0
    SLICE_X43Y80.B6      net (fanout=2)        0.285   clock_control_inst/N01
    SLICE_X43Y80.B       Tilo                  0.259   cdce_reset_src
                                                       clock_control_inst/PWR_12_o_cdce_count[10]_equal_10_o<10>
    SLICE_X42Y79.C2      net (fanout=11)       0.614   clock_control_inst/PWR_12_o_cdce_count[10]_equal_10_o
    SLICE_X42Y79.COUT    Topcyc                0.295   clock_control_inst/cdce_count<3>
                                                       clock_control_inst/Mcount_cdce_count_lut<2>
                                                       clock_control_inst/Mcount_cdce_count_cy<3>
    SLICE_X42Y80.CIN     net (fanout=1)        0.003   clock_control_inst/Mcount_cdce_count_cy<3>
    SLICE_X42Y80.COUT    Tbyp                  0.076   clock_control_inst/cdce_count<7>
                                                       clock_control_inst/Mcount_cdce_count_cy<7>
    SLICE_X42Y81.CIN     net (fanout=1)        0.003   clock_control_inst/Mcount_cdce_count_cy<7>
    SLICE_X42Y81.CLK     Tcinck                0.341   clock_control_inst/cdce_count<10>
                                                       clock_control_inst/Mcount_cdce_count_xor<10>
                                                       clock_control_inst/cdce_count_10
    -------------------------------------------------  ---------------------------
    Total                                      3.129ns (1.638ns logic, 1.491ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.729ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_control_inst/cdce_count_5 (FF)
  Destination:          clock_control_inst/cdce_count_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.126ns (Levels of Logic = 5)
  Clock Path Skew:      -0.010ns (0.154 - 0.164)
  Source Clock:         fpga_clk rising at 0.000ns
  Destination Clock:    fpga_clk rising at 20.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_control_inst/cdce_count_5 to clock_control_inst/cdce_count_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y80.BQ      Tcko                  0.408   clock_control_inst/cdce_count<7>
                                                       clock_control_inst/cdce_count_5
    SLICE_X43Y80.C1      net (fanout=2)        0.586   clock_control_inst/cdce_count<5>
    SLICE_X43Y80.C       Tilo                  0.259   cdce_reset_src
                                                       clock_control_inst/PWR_12_o_cdce_count[10]_equal_10_o<10>_SW0
    SLICE_X43Y80.B6      net (fanout=2)        0.285   clock_control_inst/N01
    SLICE_X43Y80.B       Tilo                  0.259   cdce_reset_src
                                                       clock_control_inst/PWR_12_o_cdce_count[10]_equal_10_o<10>
    SLICE_X42Y79.B3      net (fanout=11)       0.531   clock_control_inst/PWR_12_o_cdce_count[10]_equal_10_o
    SLICE_X42Y79.COUT    Topcyb                0.375   clock_control_inst/cdce_count<3>
                                                       clock_control_inst/Mcount_cdce_count_lut<1>
                                                       clock_control_inst/Mcount_cdce_count_cy<3>
    SLICE_X42Y80.CIN     net (fanout=1)        0.003   clock_control_inst/Mcount_cdce_count_cy<3>
    SLICE_X42Y80.COUT    Tbyp                  0.076   clock_control_inst/cdce_count<7>
                                                       clock_control_inst/Mcount_cdce_count_cy<7>
    SLICE_X42Y81.CIN     net (fanout=1)        0.003   clock_control_inst/Mcount_cdce_count_cy<7>
    SLICE_X42Y81.CLK     Tcinck                0.341   clock_control_inst/cdce_count<10>
                                                       clock_control_inst/Mcount_cdce_count_xor<10>
                                                       clock_control_inst/cdce_count_10
    -------------------------------------------------  ---------------------------
    Total                                      3.126ns (1.718ns logic, 1.408ns route)
                                                       (55.0% logic, 45.0% route)

--------------------------------------------------------------------------------

Paths for end point clock_control_inst/cdce_count_9 (SLICE_X42Y81.CIN), 107 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.736ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_control_inst/cdce_count_5 (FF)
  Destination:          clock_control_inst/cdce_count_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.119ns (Levels of Logic = 5)
  Clock Path Skew:      -0.010ns (0.154 - 0.164)
  Source Clock:         fpga_clk rising at 0.000ns
  Destination Clock:    fpga_clk rising at 20.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_control_inst/cdce_count_5 to clock_control_inst/cdce_count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y80.BQ      Tcko                  0.408   clock_control_inst/cdce_count<7>
                                                       clock_control_inst/cdce_count_5
    SLICE_X43Y80.C1      net (fanout=2)        0.586   clock_control_inst/cdce_count<5>
    SLICE_X43Y80.C       Tilo                  0.259   cdce_reset_src
                                                       clock_control_inst/PWR_12_o_cdce_count[10]_equal_10_o<10>_SW0
    SLICE_X43Y80.B6      net (fanout=2)        0.285   clock_control_inst/N01
    SLICE_X43Y80.B       Tilo                  0.259   cdce_reset_src
                                                       clock_control_inst/PWR_12_o_cdce_count[10]_equal_10_o<10>
    SLICE_X42Y79.D2      net (fanout=11)       0.651   clock_control_inst/PWR_12_o_cdce_count[10]_equal_10_o
    SLICE_X42Y79.COUT    Topcyd                0.260   clock_control_inst/cdce_count<3>
                                                       clock_control_inst/Mcount_cdce_count_lut<3>
                                                       clock_control_inst/Mcount_cdce_count_cy<3>
    SLICE_X42Y80.CIN     net (fanout=1)        0.003   clock_control_inst/Mcount_cdce_count_cy<3>
    SLICE_X42Y80.COUT    Tbyp                  0.076   clock_control_inst/cdce_count<7>
                                                       clock_control_inst/Mcount_cdce_count_cy<7>
    SLICE_X42Y81.CIN     net (fanout=1)        0.003   clock_control_inst/Mcount_cdce_count_cy<7>
    SLICE_X42Y81.CLK     Tcinck                0.329   clock_control_inst/cdce_count<10>
                                                       clock_control_inst/Mcount_cdce_count_xor<10>
                                                       clock_control_inst/cdce_count_9
    -------------------------------------------------  ---------------------------
    Total                                      3.119ns (1.591ns logic, 1.528ns route)
                                                       (51.0% logic, 49.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.738ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_control_inst/cdce_count_5 (FF)
  Destination:          clock_control_inst/cdce_count_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.117ns (Levels of Logic = 5)
  Clock Path Skew:      -0.010ns (0.154 - 0.164)
  Source Clock:         fpga_clk rising at 0.000ns
  Destination Clock:    fpga_clk rising at 20.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_control_inst/cdce_count_5 to clock_control_inst/cdce_count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y80.BQ      Tcko                  0.408   clock_control_inst/cdce_count<7>
                                                       clock_control_inst/cdce_count_5
    SLICE_X43Y80.C1      net (fanout=2)        0.586   clock_control_inst/cdce_count<5>
    SLICE_X43Y80.C       Tilo                  0.259   cdce_reset_src
                                                       clock_control_inst/PWR_12_o_cdce_count[10]_equal_10_o<10>_SW0
    SLICE_X43Y80.B6      net (fanout=2)        0.285   clock_control_inst/N01
    SLICE_X43Y80.B       Tilo                  0.259   cdce_reset_src
                                                       clock_control_inst/PWR_12_o_cdce_count[10]_equal_10_o<10>
    SLICE_X42Y79.C2      net (fanout=11)       0.614   clock_control_inst/PWR_12_o_cdce_count[10]_equal_10_o
    SLICE_X42Y79.COUT    Topcyc                0.295   clock_control_inst/cdce_count<3>
                                                       clock_control_inst/Mcount_cdce_count_lut<2>
                                                       clock_control_inst/Mcount_cdce_count_cy<3>
    SLICE_X42Y80.CIN     net (fanout=1)        0.003   clock_control_inst/Mcount_cdce_count_cy<3>
    SLICE_X42Y80.COUT    Tbyp                  0.076   clock_control_inst/cdce_count<7>
                                                       clock_control_inst/Mcount_cdce_count_cy<7>
    SLICE_X42Y81.CIN     net (fanout=1)        0.003   clock_control_inst/Mcount_cdce_count_cy<7>
    SLICE_X42Y81.CLK     Tcinck                0.329   clock_control_inst/cdce_count<10>
                                                       clock_control_inst/Mcount_cdce_count_xor<10>
                                                       clock_control_inst/cdce_count_9
    -------------------------------------------------  ---------------------------
    Total                                      3.117ns (1.626ns logic, 1.491ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.741ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_control_inst/cdce_count_5 (FF)
  Destination:          clock_control_inst/cdce_count_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.114ns (Levels of Logic = 5)
  Clock Path Skew:      -0.010ns (0.154 - 0.164)
  Source Clock:         fpga_clk rising at 0.000ns
  Destination Clock:    fpga_clk rising at 20.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_control_inst/cdce_count_5 to clock_control_inst/cdce_count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y80.BQ      Tcko                  0.408   clock_control_inst/cdce_count<7>
                                                       clock_control_inst/cdce_count_5
    SLICE_X43Y80.C1      net (fanout=2)        0.586   clock_control_inst/cdce_count<5>
    SLICE_X43Y80.C       Tilo                  0.259   cdce_reset_src
                                                       clock_control_inst/PWR_12_o_cdce_count[10]_equal_10_o<10>_SW0
    SLICE_X43Y80.B6      net (fanout=2)        0.285   clock_control_inst/N01
    SLICE_X43Y80.B       Tilo                  0.259   cdce_reset_src
                                                       clock_control_inst/PWR_12_o_cdce_count[10]_equal_10_o<10>
    SLICE_X42Y79.B3      net (fanout=11)       0.531   clock_control_inst/PWR_12_o_cdce_count[10]_equal_10_o
    SLICE_X42Y79.COUT    Topcyb                0.375   clock_control_inst/cdce_count<3>
                                                       clock_control_inst/Mcount_cdce_count_lut<1>
                                                       clock_control_inst/Mcount_cdce_count_cy<3>
    SLICE_X42Y80.CIN     net (fanout=1)        0.003   clock_control_inst/Mcount_cdce_count_cy<3>
    SLICE_X42Y80.COUT    Tbyp                  0.076   clock_control_inst/cdce_count<7>
                                                       clock_control_inst/Mcount_cdce_count_cy<7>
    SLICE_X42Y81.CIN     net (fanout=1)        0.003   clock_control_inst/Mcount_cdce_count_cy<7>
    SLICE_X42Y81.CLK     Tcinck                0.329   clock_control_inst/cdce_count<10>
                                                       clock_control_inst/Mcount_cdce_count_xor<10>
                                                       clock_control_inst/cdce_count_9
    -------------------------------------------------  ---------------------------
    Total                                      3.114ns (1.706ns logic, 1.408ns route)
                                                       (54.8% logic, 45.2% route)

--------------------------------------------------------------------------------

Paths for end point clock_control_inst/cdce_count_6 (SLICE_X42Y80.CIN), 59 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.813ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_control_inst/cdce_count_5 (FF)
  Destination:          clock_control_inst/cdce_count_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.052ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         fpga_clk rising at 0.000ns
  Destination Clock:    fpga_clk rising at 20.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_control_inst/cdce_count_5 to clock_control_inst/cdce_count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y80.BQ      Tcko                  0.408   clock_control_inst/cdce_count<7>
                                                       clock_control_inst/cdce_count_5
    SLICE_X43Y80.C1      net (fanout=2)        0.586   clock_control_inst/cdce_count<5>
    SLICE_X43Y80.C       Tilo                  0.259   cdce_reset_src
                                                       clock_control_inst/PWR_12_o_cdce_count[10]_equal_10_o<10>_SW0
    SLICE_X43Y80.B6      net (fanout=2)        0.285   clock_control_inst/N01
    SLICE_X43Y80.B       Tilo                  0.259   cdce_reset_src
                                                       clock_control_inst/PWR_12_o_cdce_count[10]_equal_10_o<10>
    SLICE_X42Y79.D2      net (fanout=11)       0.651   clock_control_inst/PWR_12_o_cdce_count[10]_equal_10_o
    SLICE_X42Y79.COUT    Topcyd                0.260   clock_control_inst/cdce_count<3>
                                                       clock_control_inst/Mcount_cdce_count_lut<3>
                                                       clock_control_inst/Mcount_cdce_count_cy<3>
    SLICE_X42Y80.CIN     net (fanout=1)        0.003   clock_control_inst/Mcount_cdce_count_cy<3>
    SLICE_X42Y80.CLK     Tcinck                0.341   clock_control_inst/cdce_count<7>
                                                       clock_control_inst/Mcount_cdce_count_cy<7>
                                                       clock_control_inst/cdce_count_6
    -------------------------------------------------  ---------------------------
    Total                                      3.052ns (1.527ns logic, 1.525ns route)
                                                       (50.0% logic, 50.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.815ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_control_inst/cdce_count_5 (FF)
  Destination:          clock_control_inst/cdce_count_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.050ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         fpga_clk rising at 0.000ns
  Destination Clock:    fpga_clk rising at 20.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_control_inst/cdce_count_5 to clock_control_inst/cdce_count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y80.BQ      Tcko                  0.408   clock_control_inst/cdce_count<7>
                                                       clock_control_inst/cdce_count_5
    SLICE_X43Y80.C1      net (fanout=2)        0.586   clock_control_inst/cdce_count<5>
    SLICE_X43Y80.C       Tilo                  0.259   cdce_reset_src
                                                       clock_control_inst/PWR_12_o_cdce_count[10]_equal_10_o<10>_SW0
    SLICE_X43Y80.B6      net (fanout=2)        0.285   clock_control_inst/N01
    SLICE_X43Y80.B       Tilo                  0.259   cdce_reset_src
                                                       clock_control_inst/PWR_12_o_cdce_count[10]_equal_10_o<10>
    SLICE_X42Y79.C2      net (fanout=11)       0.614   clock_control_inst/PWR_12_o_cdce_count[10]_equal_10_o
    SLICE_X42Y79.COUT    Topcyc                0.295   clock_control_inst/cdce_count<3>
                                                       clock_control_inst/Mcount_cdce_count_lut<2>
                                                       clock_control_inst/Mcount_cdce_count_cy<3>
    SLICE_X42Y80.CIN     net (fanout=1)        0.003   clock_control_inst/Mcount_cdce_count_cy<3>
    SLICE_X42Y80.CLK     Tcinck                0.341   clock_control_inst/cdce_count<7>
                                                       clock_control_inst/Mcount_cdce_count_cy<7>
                                                       clock_control_inst/cdce_count_6
    -------------------------------------------------  ---------------------------
    Total                                      3.050ns (1.562ns logic, 1.488ns route)
                                                       (51.2% logic, 48.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.818ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_control_inst/cdce_count_5 (FF)
  Destination:          clock_control_inst/cdce_count_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.047ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         fpga_clk rising at 0.000ns
  Destination Clock:    fpga_clk rising at 20.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_control_inst/cdce_count_5 to clock_control_inst/cdce_count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y80.BQ      Tcko                  0.408   clock_control_inst/cdce_count<7>
                                                       clock_control_inst/cdce_count_5
    SLICE_X43Y80.C1      net (fanout=2)        0.586   clock_control_inst/cdce_count<5>
    SLICE_X43Y80.C       Tilo                  0.259   cdce_reset_src
                                                       clock_control_inst/PWR_12_o_cdce_count[10]_equal_10_o<10>_SW0
    SLICE_X43Y80.B6      net (fanout=2)        0.285   clock_control_inst/N01
    SLICE_X43Y80.B       Tilo                  0.259   cdce_reset_src
                                                       clock_control_inst/PWR_12_o_cdce_count[10]_equal_10_o<10>
    SLICE_X42Y79.B3      net (fanout=11)       0.531   clock_control_inst/PWR_12_o_cdce_count[10]_equal_10_o
    SLICE_X42Y79.COUT    Topcyb                0.375   clock_control_inst/cdce_count<3>
                                                       clock_control_inst/Mcount_cdce_count_lut<1>
                                                       clock_control_inst/Mcount_cdce_count_cy<3>
    SLICE_X42Y80.CIN     net (fanout=1)        0.003   clock_control_inst/Mcount_cdce_count_cy<3>
    SLICE_X42Y80.CLK     Tcinck                0.341   clock_control_inst/cdce_count<7>
                                                       clock_control_inst/Mcount_cdce_count_cy<7>
                                                       clock_control_inst/cdce_count_6
    -------------------------------------------------  ---------------------------
    Total                                      3.047ns (1.642ns logic, 1.405ns route)
                                                       (53.9% logic, 46.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_fpga_clk = PERIOD TIMEGRP "fpga_clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point clock_control_inst/cdce_count_1 (SLICE_X42Y79.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.509ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clock_control_inst/cdce_count_1 (FF)
  Destination:          clock_control_inst/cdce_count_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.509ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         fpga_clk rising at 20.000ns
  Destination Clock:    fpga_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clock_control_inst/cdce_count_1 to clock_control_inst/cdce_count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y79.BQ      Tcko                  0.200   clock_control_inst/cdce_count<3>
                                                       clock_control_inst/cdce_count_1
    SLICE_X42Y79.B5      net (fanout=2)        0.075   clock_control_inst/cdce_count<1>
    SLICE_X42Y79.CLK     Tah         (-Th)    -0.234   clock_control_inst/cdce_count<3>
                                                       clock_control_inst/Mcount_cdce_count_lut<1>
                                                       clock_control_inst/Mcount_cdce_count_cy<3>
                                                       clock_control_inst/cdce_count_1
    -------------------------------------------------  ---------------------------
    Total                                      0.509ns (0.434ns logic, 0.075ns route)
                                                       (85.3% logic, 14.7% route)

--------------------------------------------------------------------------------

Paths for end point clock_control_inst/cdce_count_4 (SLICE_X42Y80.CIN), 59 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.520ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clock_control_inst/cdce_count_2 (FF)
  Destination:          clock_control_inst/cdce_count_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.582ns (Levels of Logic = 2)
  Clock Path Skew:      0.062ns (0.659 - 0.597)
  Source Clock:         fpga_clk rising at 20.000ns
  Destination Clock:    fpga_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clock_control_inst/cdce_count_2 to clock_control_inst/cdce_count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y79.CQ      Tcko                  0.200   clock_control_inst/cdce_count<3>
                                                       clock_control_inst/cdce_count_2
    SLICE_X42Y79.C5      net (fanout=2)        0.065   clock_control_inst/cdce_count<2>
    SLICE_X42Y79.COUT    Topcyc                0.195   clock_control_inst/cdce_count<3>
                                                       clock_control_inst/Mcount_cdce_count_lut<2>
                                                       clock_control_inst/Mcount_cdce_count_cy<3>
    SLICE_X42Y80.CIN     net (fanout=1)        0.001   clock_control_inst/Mcount_cdce_count_cy<3>
    SLICE_X42Y80.CLK     Tckcin      (-Th)    -0.121   clock_control_inst/cdce_count<7>
                                                       clock_control_inst/Mcount_cdce_count_cy<7>
                                                       clock_control_inst/cdce_count_4
    -------------------------------------------------  ---------------------------
    Total                                      0.582ns (0.516ns logic, 0.066ns route)
                                                       (88.7% logic, 11.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.594ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clock_control_inst/cdce_count_1 (FF)
  Destination:          clock_control_inst/cdce_count_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.656ns (Levels of Logic = 2)
  Clock Path Skew:      0.062ns (0.659 - 0.597)
  Source Clock:         fpga_clk rising at 20.000ns
  Destination Clock:    fpga_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clock_control_inst/cdce_count_1 to clock_control_inst/cdce_count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y79.BQ      Tcko                  0.200   clock_control_inst/cdce_count<3>
                                                       clock_control_inst/cdce_count_1
    SLICE_X42Y79.B5      net (fanout=2)        0.075   clock_control_inst/cdce_count<1>
    SLICE_X42Y79.COUT    Topcyb                0.259   clock_control_inst/cdce_count<3>
                                                       clock_control_inst/Mcount_cdce_count_lut<1>
                                                       clock_control_inst/Mcount_cdce_count_cy<3>
    SLICE_X42Y80.CIN     net (fanout=1)        0.001   clock_control_inst/Mcount_cdce_count_cy<3>
    SLICE_X42Y80.CLK     Tckcin      (-Th)    -0.121   clock_control_inst/cdce_count<7>
                                                       clock_control_inst/Mcount_cdce_count_cy<7>
                                                       clock_control_inst/cdce_count_4
    -------------------------------------------------  ---------------------------
    Total                                      0.656ns (0.580ns logic, 0.076ns route)
                                                       (88.4% logic, 11.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.637ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clock_control_inst/cdce_count_3 (FF)
  Destination:          clock_control_inst/cdce_count_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.699ns (Levels of Logic = 2)
  Clock Path Skew:      0.062ns (0.659 - 0.597)
  Source Clock:         fpga_clk rising at 20.000ns
  Destination Clock:    fpga_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clock_control_inst/cdce_count_3 to clock_control_inst/cdce_count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y79.DQ      Tcko                  0.200   clock_control_inst/cdce_count<3>
                                                       clock_control_inst/cdce_count_3
    SLICE_X42Y79.D5      net (fanout=2)        0.196   clock_control_inst/cdce_count<3>
    SLICE_X42Y79.COUT    Topcyd                0.181   clock_control_inst/cdce_count<3>
                                                       clock_control_inst/Mcount_cdce_count_lut<3>
                                                       clock_control_inst/Mcount_cdce_count_cy<3>
    SLICE_X42Y80.CIN     net (fanout=1)        0.001   clock_control_inst/Mcount_cdce_count_cy<3>
    SLICE_X42Y80.CLK     Tckcin      (-Th)    -0.121   clock_control_inst/cdce_count<7>
                                                       clock_control_inst/Mcount_cdce_count_cy<7>
                                                       clock_control_inst/cdce_count_4
    -------------------------------------------------  ---------------------------
    Total                                      0.699ns (0.502ns logic, 0.197ns route)
                                                       (71.8% logic, 28.2% route)

--------------------------------------------------------------------------------

Paths for end point clock_control_inst/cdce_reset_src (SLICE_X43Y80.B4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.530ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clock_control_inst/cdce_count_6 (FF)
  Destination:          clock_control_inst/cdce_reset_src (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.532ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.044 - 0.042)
  Source Clock:         fpga_clk rising at 20.000ns
  Destination Clock:    fpga_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clock_control_inst/cdce_count_6 to clock_control_inst/cdce_reset_src
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y80.CQ      Tcko                  0.200   clock_control_inst/cdce_count<7>
                                                       clock_control_inst/cdce_count_6
    SLICE_X43Y80.B4      net (fanout=3)        0.117   clock_control_inst/cdce_count<6>
    SLICE_X43Y80.CLK     Tah         (-Th)    -0.215   cdce_reset_src
                                                       clock_control_inst/PWR_12_o_cdce_count[10]_equal_10_o<10>
                                                       clock_control_inst/cdce_reset_src
    -------------------------------------------------  ---------------------------
    Total                                      0.532ns (0.415ns logic, 0.117ns route)
                                                       (78.0% logic, 22.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_fpga_clk = PERIOD TIMEGRP "fpga_clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: clock_control_inst/cdce_count<3>/CLK
  Logical resource: clock_control_inst/cdce_count_0/CK
  Location pin: SLICE_X42Y79.CLK
  Clock network: fpga_clk
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: clock_control_inst/cdce_count<3>/CLK
  Logical resource: clock_control_inst/cdce_count_1/CK
  Location pin: SLICE_X42Y79.CLK
  Clock network: fpga_clk
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: clock_control_inst/cdce_count<3>/CLK
  Logical resource: clock_control_inst/cdce_count_2/CK
  Location pin: SLICE_X42Y79.CLK
  Clock network: fpga_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_vfat2_clk_ext = PERIOD TIMEGRP "vfat2_clk_ext" 25 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 9 paths analyzed, 9 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.124ns.
--------------------------------------------------------------------------------

Paths for end point clock_control_inst/vfat2_count_1 (SLICE_X37Y66.A3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     23.686ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_control_inst/last_vfat2 (FF)
  Destination:          clock_control_inst/vfat2_count_1 (FF)
  Requirement:          25.000ns
  Data Path Delay:      1.171ns (Levels of Logic = 1)
  Clock Path Skew:      -0.008ns (0.153 - 0.161)
  Source Clock:         fpga_clk rising at 0.000ns
  Destination Clock:    fpga_clk rising at 25.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_control_inst/last_vfat2 to clock_control_inst/vfat2_count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y67.DQ      Tcko                  0.391   clock_control_inst/last_vfat2
                                                       clock_control_inst/last_vfat2
    SLICE_X37Y66.A3      net (fanout=2)        0.458   clock_control_inst/last_vfat2
    SLICE_X37Y66.CLK     Tas                   0.322   clock_control_inst/vfat2_count<1>
                                                       clock_control_inst/Mcount_vfat2_count_xor<1>11
                                                       clock_control_inst/vfat2_count_1
    -------------------------------------------------  ---------------------------
    Total                                      1.171ns (0.713ns logic, 0.458ns route)
                                                       (60.9% logic, 39.1% route)

--------------------------------------------------------------------------------

Paths for end point clock_control_inst/vfat2_count_0 (SLICE_X36Y66.A1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     23.715ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_control_inst/vfat2_count_0 (FF)
  Destination:          clock_control_inst/vfat2_count_0 (FF)
  Requirement:          25.000ns
  Data Path Delay:      1.150ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         fpga_clk rising at 0.000ns
  Destination Clock:    fpga_clk rising at 25.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_control_inst/vfat2_count_0 to clock_control_inst/vfat2_count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y66.AMUX    Tshcko                0.488   vfat2_reset_src
                                                       clock_control_inst/vfat2_count_0
    SLICE_X36Y66.A1      net (fanout=2)        0.508   clock_control_inst/vfat2_count<0>
    SLICE_X36Y66.CLK     Tas                   0.154   vfat2_reset_src
                                                       clock_control_inst/Mcount_vfat2_count_xor<0>11
                                                       clock_control_inst/vfat2_count_0
    -------------------------------------------------  ---------------------------
    Total                                      1.150ns (0.642ns logic, 0.508ns route)
                                                       (55.8% logic, 44.2% route)

--------------------------------------------------------------------------------

Paths for end point clock_control_inst/vfat2_count_2 (SLICE_X37Y66.A2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     23.731ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_control_inst/vfat2_count_2 (FF)
  Destination:          clock_control_inst/vfat2_count_2 (FF)
  Requirement:          25.000ns
  Data Path Delay:      1.134ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         fpga_clk rising at 0.000ns
  Destination Clock:    fpga_clk rising at 25.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_control_inst/vfat2_count_2 to clock_control_inst/vfat2_count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y66.AMUX    Tshcko                0.461   clock_control_inst/vfat2_count<1>
                                                       clock_control_inst/vfat2_count_2
    SLICE_X37Y66.A2      net (fanout=2)        0.446   clock_control_inst/vfat2_count<2>
    SLICE_X37Y66.CLK     Tas                   0.227   clock_control_inst/vfat2_count<1>
                                                       clock_control_inst/Mcount_vfat2_count_xor<2>11
                                                       clock_control_inst/vfat2_count_2
    -------------------------------------------------  ---------------------------
    Total                                      1.134ns (0.688ns logic, 0.446ns route)
                                                       (60.7% logic, 39.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_vfat2_clk_ext = PERIOD TIMEGRP "vfat2_clk_ext" 25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point clock_control_inst/vfat2_count_2 (SLICE_X37Y66.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.534ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clock_control_inst/vfat2_count_0 (FF)
  Destination:          clock_control_inst/vfat2_count_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.536ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.042 - 0.040)
  Source Clock:         fpga_clk rising at 25.000ns
  Destination Clock:    fpga_clk rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clock_control_inst/vfat2_count_0 to clock_control_inst/vfat2_count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y66.AMUX    Tshcko                0.266   vfat2_reset_src
                                                       clock_control_inst/vfat2_count_0
    SLICE_X37Y66.A4      net (fanout=2)        0.115   clock_control_inst/vfat2_count<0>
    SLICE_X37Y66.CLK     Tah         (-Th)    -0.155   clock_control_inst/vfat2_count<1>
                                                       clock_control_inst/Mcount_vfat2_count_xor<2>11
                                                       clock_control_inst/vfat2_count_2
    -------------------------------------------------  ---------------------------
    Total                                      0.536ns (0.421ns logic, 0.115ns route)
                                                       (78.5% logic, 21.5% route)

--------------------------------------------------------------------------------

Paths for end point clock_control_inst/vfat2_count_2 (SLICE_X37Y66.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.554ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clock_control_inst/vfat2_count_1 (FF)
  Destination:          clock_control_inst/vfat2_count_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.554ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         fpga_clk rising at 25.000ns
  Destination Clock:    fpga_clk rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clock_control_inst/vfat2_count_1 to clock_control_inst/vfat2_count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y66.AQ      Tcko                  0.198   clock_control_inst/vfat2_count<1>
                                                       clock_control_inst/vfat2_count_1
    SLICE_X37Y66.A5      net (fanout=2)        0.201   clock_control_inst/vfat2_count<1>
    SLICE_X37Y66.CLK     Tah         (-Th)    -0.155   clock_control_inst/vfat2_count<1>
                                                       clock_control_inst/Mcount_vfat2_count_xor<2>11
                                                       clock_control_inst/vfat2_count_2
    -------------------------------------------------  ---------------------------
    Total                                      0.554ns (0.353ns logic, 0.201ns route)
                                                       (63.7% logic, 36.3% route)

--------------------------------------------------------------------------------

Paths for end point clock_control_inst/vfat2_count_0 (SLICE_X36Y66.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.577ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clock_control_inst/last_vfat2 (FF)
  Destination:          clock_control_inst/vfat2_count_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.580ns (Levels of Logic = 1)
  Clock Path Skew:      0.003ns (0.042 - 0.039)
  Source Clock:         fpga_clk rising at 25.000ns
  Destination Clock:    fpga_clk rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clock_control_inst/last_vfat2 to clock_control_inst/vfat2_count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y67.DQ      Tcko                  0.198   clock_control_inst/last_vfat2
                                                       clock_control_inst/last_vfat2
    SLICE_X36Y66.A3      net (fanout=2)        0.251   clock_control_inst/last_vfat2
    SLICE_X36Y66.CLK     Tah         (-Th)    -0.131   vfat2_reset_src
                                                       clock_control_inst/Mcount_vfat2_count_xor<0>11
                                                       clock_control_inst/vfat2_count_0
    -------------------------------------------------  ---------------------------
    Total                                      0.580ns (0.329ns logic, 0.251ns route)
                                                       (56.7% logic, 43.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_vfat2_clk_ext = PERIOD TIMEGRP "vfat2_clk_ext" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 21.876ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y36.CLKAWRCLK
  Clock network: vfat2_clk
--------------------------------------------------------------------------------
Slack: 21.876ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y47.CLKAWRCLK
  Clock network: vfat2_clk
--------------------------------------------------------------------------------
Slack: 21.876ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y34.CLKAWRCLK
  Clock network: vfat2_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_vfat2_clk_fpga = PERIOD TIMEGRP "vfat2_clk_fpga" 25 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.124ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_vfat2_clk_fpga = PERIOD TIMEGRP "vfat2_clk_fpga" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 21.876ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y36.CLKAWRCLK
  Clock network: vfat2_clk
--------------------------------------------------------------------------------
Slack: 21.876ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y47.CLKAWRCLK
  Clock network: vfat2_clk
--------------------------------------------------------------------------------
Slack: 21.876ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y34.CLKAWRCLK
  Clock network: vfat2_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_vfat2_clk_muxed = PERIOD TIMEGRP "vfat2_clk_muxed" 25 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.124ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_vfat2_clk_muxed = PERIOD TIMEGRP "vfat2_clk_muxed" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 21.876ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y36.CLKAWRCLK
  Clock network: vfat2_clk
--------------------------------------------------------------------------------
Slack: 21.876ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y47.CLKAWRCLK
  Clock network: vfat2_clk
--------------------------------------------------------------------------------
Slack: 21.876ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y34.CLKAWRCLK
  Clock network: vfat2_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_rec_clk = PERIOD TIMEGRP "rec_clk" 3.125 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.300ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_rec_clk = PERIOD TIMEGRP "rec_clk" 3.125 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.335ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 1.790ns (558.659MHz) (Tdcmper_CLKIN)
  Physical resource: rec_clk_pll_inst/dcm_sp_inst/CLKIN
  Logical resource: rec_clk_pll_inst/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: rec_clk_pll_inst/clkin1
--------------------------------------------------------------------------------
Slack: 1.395ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: rec_clk_pll_inst/clkin1_buf/I0
  Logical resource: rec_clk_pll_inst/clkin1_buf/I0
  Location pin: BUFGMUX_X2Y12.I0
  Clock network: rec_clk
--------------------------------------------------------------------------------
Slack: 2.680ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmper_CLKOUT)
  Physical resource: rec_clk_pll_inst/dcm_sp_inst/CLK0
  Logical resource: rec_clk_pll_inst/dcm_sp_inst/CLK0
  Location pin: DCM_X0Y0.CLK0
  Clock network: rec_clk_pll_inst/clk0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cdce_clk_rec = PERIOD TIMEGRP "cdce_clk_rec" 25 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cdce_clk_muxed = PERIOD TIMEGRP "cdce_clk_muxed" 25 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_gtp_clk = PERIOD TIMEGRP "gtp_clk" 6.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 33618 paths analyzed, 10143 endpoints analyzed, 1 failing endpoint
 1 timing error detected. (1 setup error, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.256ns.
--------------------------------------------------------------------------------

Paths for end point chipscope_vio_inst/U0/I_VIO/GEN_SYNC_OUT[19].SYNC_OUT_CELL/USER_REG (SLICE_X33Y179.AX), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.006ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chipscope_vio_inst/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/COUNT/G[0].U_FDRE (FF)
  Destination:          chipscope_vio_inst/U0/I_VIO/GEN_SYNC_OUT[19].SYNC_OUT_CELL/USER_REG (FF)
  Requirement:          6.250ns
  Data Path Delay:      8.105ns (Levels of Logic = 1)
  Clock Path Skew:      -0.016ns (0.240 - 0.256)
  Source Clock:         gtp_clk rising at 0.000ns
  Destination Clock:    gtp_clk rising at 6.250ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: chipscope_vio_inst/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/COUNT/G[0].U_FDRE to chipscope_vio_inst/U0/I_VIO/GEN_SYNC_OUT[19].SYNC_OUT_CELL/USER_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y178.AQ     Tcko                  0.408   chipscope_vio_inst/U0/I_VIO/addr<3>
                                                       chipscope_vio_inst/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/COUNT/G[0].U_FDRE
    SLICE_X52Y186.A2     net (fanout=18)       4.325   chipscope_vio_inst/U0/I_VIO/addr<0>
    SLICE_X52Y186.A      Tilo                  0.203   chipscope_vio_inst/U0/I_VIO/GEN_SYNC_OUT[19].SYNC_OUT_CELL/out_temp
                                                       chipscope_vio_inst/U0/I_VIO/GEN_SYNC_OUT[19].SYNC_OUT_CELL/I_SRL_T2.U_SRL
    SLICE_X33Y179.AX     net (fanout=1)        3.106   chipscope_vio_inst/U0/I_VIO/GEN_SYNC_OUT[19].SYNC_OUT_CELL/out_temp
    SLICE_X33Y179.CLK    Tdick                 0.063   cs_sync_out<3>
                                                       chipscope_vio_inst/U0/I_VIO/GEN_SYNC_OUT[19].SYNC_OUT_CELL/USER_REG
    -------------------------------------------------  ---------------------------
    Total                                      8.105ns (0.674ns logic, 7.431ns route)
                                                       (8.3% logic, 91.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.887ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chipscope_vio_inst/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/COUNT/G[1].U_FDRE (FF)
  Destination:          chipscope_vio_inst/U0/I_VIO/GEN_SYNC_OUT[19].SYNC_OUT_CELL/USER_REG (FF)
  Requirement:          6.250ns
  Data Path Delay:      7.986ns (Levels of Logic = 1)
  Clock Path Skew:      -0.016ns (0.240 - 0.256)
  Source Clock:         gtp_clk rising at 0.000ns
  Destination Clock:    gtp_clk rising at 6.250ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: chipscope_vio_inst/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/COUNT/G[1].U_FDRE to chipscope_vio_inst/U0/I_VIO/GEN_SYNC_OUT[19].SYNC_OUT_CELL/USER_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y178.BQ     Tcko                  0.408   chipscope_vio_inst/U0/I_VIO/addr<3>
                                                       chipscope_vio_inst/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/COUNT/G[1].U_FDRE
    SLICE_X52Y186.A3     net (fanout=18)       4.206   chipscope_vio_inst/U0/I_VIO/addr<1>
    SLICE_X52Y186.A      Tilo                  0.203   chipscope_vio_inst/U0/I_VIO/GEN_SYNC_OUT[19].SYNC_OUT_CELL/out_temp
                                                       chipscope_vio_inst/U0/I_VIO/GEN_SYNC_OUT[19].SYNC_OUT_CELL/I_SRL_T2.U_SRL
    SLICE_X33Y179.AX     net (fanout=1)        3.106   chipscope_vio_inst/U0/I_VIO/GEN_SYNC_OUT[19].SYNC_OUT_CELL/out_temp
    SLICE_X33Y179.CLK    Tdick                 0.063   cs_sync_out<3>
                                                       chipscope_vio_inst/U0/I_VIO/GEN_SYNC_OUT[19].SYNC_OUT_CELL/USER_REG
    -------------------------------------------------  ---------------------------
    Total                                      7.986ns (0.674ns logic, 7.312ns route)
                                                       (8.4% logic, 91.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.879ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chipscope_vio_inst/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/COUNT/G[2].U_FDRE (FF)
  Destination:          chipscope_vio_inst/U0/I_VIO/GEN_SYNC_OUT[19].SYNC_OUT_CELL/USER_REG (FF)
  Requirement:          6.250ns
  Data Path Delay:      7.978ns (Levels of Logic = 1)
  Clock Path Skew:      -0.016ns (0.240 - 0.256)
  Source Clock:         gtp_clk rising at 0.000ns
  Destination Clock:    gtp_clk rising at 6.250ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: chipscope_vio_inst/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/COUNT/G[2].U_FDRE to chipscope_vio_inst/U0/I_VIO/GEN_SYNC_OUT[19].SYNC_OUT_CELL/USER_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y178.CQ     Tcko                  0.408   chipscope_vio_inst/U0/I_VIO/addr<3>
                                                       chipscope_vio_inst/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/COUNT/G[2].U_FDRE
    SLICE_X52Y186.A4     net (fanout=18)       4.198   chipscope_vio_inst/U0/I_VIO/addr<2>
    SLICE_X52Y186.A      Tilo                  0.203   chipscope_vio_inst/U0/I_VIO/GEN_SYNC_OUT[19].SYNC_OUT_CELL/out_temp
                                                       chipscope_vio_inst/U0/I_VIO/GEN_SYNC_OUT[19].SYNC_OUT_CELL/I_SRL_T2.U_SRL
    SLICE_X33Y179.AX     net (fanout=1)        3.106   chipscope_vio_inst/U0/I_VIO/GEN_SYNC_OUT[19].SYNC_OUT_CELL/out_temp
    SLICE_X33Y179.CLK    Tdick                 0.063   cs_sync_out<3>
                                                       chipscope_vio_inst/U0/I_VIO/GEN_SYNC_OUT[19].SYNC_OUT_CELL/USER_REG
    -------------------------------------------------  ---------------------------
    Total                                      7.978ns (0.674ns logic, 7.304ns route)
                                                       (8.4% logic, 91.6% route)

--------------------------------------------------------------------------------

Paths for end point gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i (GTPA1_DUAL_X0Y1.TXDATA114), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.086ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/gtp_tx_mux_inst/tx_data_o_14 (FF)
  Destination:          gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i (HSIO)
  Requirement:          6.250ns
  Data Path Delay:      6.200ns (Levels of Logic = 0)
  Clock Path Skew:      0.171ns (0.988 - 0.817)
  Source Clock:         gtp_clk rising at 0.000ns
  Destination Clock:    gtp_clk rising at 6.250ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/gtp_tx_mux_inst/tx_data_o_14 to gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X65Y129.CQ           Tcko                  0.391   tx_data<30>
                                                             link_tracking_1_inst/gtp_tx_mux_inst/tx_data_o_14
    GTPA1_DUAL_X0Y1.TXDATA114  net (fanout=2)        5.359   tx_data<30>
    GTPA1_DUAL_X0Y1.TXUSRCLK21 Tgtpcck_TXDATA        0.450   gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i
                                                             gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i
    -------------------------------------------------------  ---------------------------
    Total                                            6.200ns (0.841ns logic, 5.359ns route)
                                                             (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------

Paths for end point link_tracking_1_inst/rx_error_counter_inst/counter_8 (SLICE_X32Y148.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.153ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i (HSIO)
  Destination:          link_tracking_1_inst/rx_error_counter_inst/counter_8 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.732ns (Levels of Logic = 1)
  Clock Path Skew:      -0.230ns (0.791 - 1.021)
  Source Clock:         gtp_clk rising at 0.000ns
  Destination Clock:    gtp_clk rising at 6.250ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i to link_tracking_1_inst/rx_error_counter_inst/counter_8
    Location                       Delay type         Delay(ns)  Physical Resource
                                                                 Logical Resource(s)
    -----------------------------------------------------------  -------------------
    GTPA1_DUAL_X0Y1.RXNOTINTABLE11 Tgtpcko_RXNOTINTABLE  1.100   gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i
                                                                 gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i
    SLICE_X38Y152.D1               net (fanout=1)        2.862   gtp_wrapper_inst/rx_notintable<3>
    SLICE_X38Y152.D                Tilo                  0.205   rx_error<1>
                                                                 gtp_wrapper_inst/rx_error_o<1><2>1
    SLICE_X32Y148.CE               net (fanout=8)        1.230   rx_error<1>
    SLICE_X32Y148.CLK              Tceck                 0.335   link_tracking_1_inst/rx_error_counter<11>
                                                                 link_tracking_1_inst/rx_error_counter_inst/counter_8
    -----------------------------------------------------------  ---------------------------
    Total                                                5.732ns (1.640ns logic, 4.092ns route)
                                                                 (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.584ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i (HSIO)
  Destination:          link_tracking_1_inst/rx_error_counter_inst/counter_8 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.301ns (Levels of Logic = 1)
  Clock Path Skew:      -0.230ns (0.791 - 1.021)
  Source Clock:         gtp_clk rising at 0.000ns
  Destination Clock:    gtp_clk rising at 6.250ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i to link_tracking_1_inst/rx_error_counter_inst/counter_8
    Location                       Delay type         Delay(ns)  Physical Resource
                                                                 Logical Resource(s)
    -----------------------------------------------------------  -------------------
    GTPA1_DUAL_X0Y1.RXNOTINTABLE10 Tgtpcko_RXNOTINTABLE  1.100   gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i
                                                                 gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i
    SLICE_X38Y152.D3               net (fanout=1)        2.431   gtp_wrapper_inst/rx_notintable<2>
    SLICE_X38Y152.D                Tilo                  0.205   rx_error<1>
                                                                 gtp_wrapper_inst/rx_error_o<1><2>1
    SLICE_X32Y148.CE               net (fanout=8)        1.230   rx_error<1>
    SLICE_X32Y148.CLK              Tceck                 0.335   link_tracking_1_inst/rx_error_counter<11>
                                                                 link_tracking_1_inst/rx_error_counter_inst/counter_8
    -----------------------------------------------------------  ---------------------------
    Total                                                5.301ns (1.640ns logic, 3.661ns route)
                                                                 (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.648ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i (HSIO)
  Destination:          link_tracking_1_inst/rx_error_counter_inst/counter_8 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.237ns (Levels of Logic = 1)
  Clock Path Skew:      -0.230ns (0.791 - 1.021)
  Source Clock:         gtp_clk rising at 0.000ns
  Destination Clock:    gtp_clk rising at 6.250ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i to link_tracking_1_inst/rx_error_counter_inst/counter_8
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    GTPA1_DUAL_X0Y1.RXDISPERR11 Tgtpcko_RXDISPERR     1.100   gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i
                                                              gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i
    SLICE_X38Y152.D6            net (fanout=1)        2.367   gtp_wrapper_inst/rx_disperr<3>
    SLICE_X38Y152.D             Tilo                  0.205   rx_error<1>
                                                              gtp_wrapper_inst/rx_error_o<1><2>1
    SLICE_X32Y148.CE            net (fanout=8)        1.230   rx_error<1>
    SLICE_X32Y148.CLK           Tceck                 0.335   link_tracking_1_inst/rx_error_counter<11>
                                                              link_tracking_1_inst/rx_error_counter_inst/counter_8
    --------------------------------------------------------  ---------------------------
    Total                                             5.237ns (1.640ns logic, 3.597ns route)
                                                              (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_gtp_clk = PERIOD TIMEGRP "gtp_clk" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[119].I_SRLT_NE_0.DLY9/SRL16E (SLICE_X14Y102.DI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.255ns (requirement - (clock path skew + uncertainty - data path))
  Source:               chipscope_ila_inst/U0/I_TQ3.G_TW[23].U_TQ (FF)
  Destination:          chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[119].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.257ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.033 - 0.031)
  Source Clock:         gtp_clk rising at 6.250ns
  Destination Clock:    gtp_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: chipscope_ila_inst/U0/I_TQ3.G_TW[23].U_TQ to chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[119].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y102.DQ     Tcko                  0.198   chipscope_ila_inst/U0/iTRIG_IN<119>
                                                       chipscope_ila_inst/U0/I_TQ3.G_TW[23].U_TQ
    SLICE_X14Y102.DI     net (fanout=2)        0.026   chipscope_ila_inst/U0/iTRIG_IN<119>
    SLICE_X14Y102.CLK    Tdh         (-Th)    -0.033   chipscope_ila_inst/U0/I_NO_D.U_ILA/iDATA<119>
                                                       chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[119].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.257ns (0.231ns logic, 0.026ns route)
                                                       (89.9% logic, 10.1% route)

--------------------------------------------------------------------------------

Paths for end point chipscope_ila_inst/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE (SLICE_X72Y154.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.261ns (requirement - (clock path skew + uncertainty - data path))
  Source:               chipscope_ila_inst/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT (FF)
  Destination:          chipscope_ila_inst/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.260ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.036 - 0.037)
  Source Clock:         gtp_clk rising at 6.250ns
  Destination Clock:    gtp_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: chipscope_ila_inst/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT to chipscope_ila_inst/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y155.AQ     Tcko                  0.234   chipscope_ila_inst/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT
                                                       chipscope_ila_inst/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT
    SLICE_X72Y154.CE     net (fanout=2)        0.118   chipscope_ila_inst/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT
    SLICE_X72Y154.CLK    Tckce       (-Th)     0.092   chipscope_ila_inst/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly<0>
                                                       chipscope_ila_inst/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE
    -------------------------------------------------  ---------------------------
    Total                                      0.260ns (0.142ns logic, 0.118ns route)
                                                       (54.6% logic, 45.4% route)

--------------------------------------------------------------------------------

Paths for end point chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18 (RAMB16_X1Y74.DIB11), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.301ns (requirement - (clock path skew + uncertainty - data path))
  Source:               chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[29].I_SRLT_NE_0.FF (FF)
  Destination:          chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.304ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.071 - 0.068)
  Source Clock:         gtp_clk rising at 6.250ns
  Destination Clock:    gtp_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[29].I_SRLT_NE_0.FF to chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y149.DQ     Tcko                  0.234   chipscope_ila_inst/U0/I_NO_D.U_ILA/iDATA<29>
                                                       chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[29].I_SRLT_NE_0.FF
    RAMB16_X1Y74.DIB11   net (fanout=1)        0.123   chipscope_ila_inst/U0/I_NO_D.U_ILA/iDATA<29>
    RAMB16_X1Y74.CLKB    Trckd_DIB   (-Th)     0.053   chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18
                                                       chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18
    -------------------------------------------------  ---------------------------
    Total                                      0.304ns (0.181ns logic, 0.123ns route)
                                                       (59.5% logic, 40.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gtp_clk = PERIOD TIMEGRP "gtp_clk" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 6.250ns (160.000MHz) (Tgtpcper_RXUSRCLK)
  Physical resource: gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i/RXUSRCLK20
  Logical resource: gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i/RXUSRCLK20
  Location pin: GTPA1_DUAL_X0Y1.RXUSRCLK20
  Clock network: gtp_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 6.250ns (160.000MHz) (Tgtpcper_RXUSRCLK)
  Physical resource: gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i/RXUSRCLK21
  Logical resource: gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i/RXUSRCLK21
  Location pin: GTPA1_DUAL_X0Y1.RXUSRCLK21
  Clock network: gtp_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 6.250ns (160.000MHz) (Tgtpcper_TXUSRCLK)
  Physical resource: gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i/TXUSRCLK20
  Logical resource: gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i/TXUSRCLK20
  Location pin: GTPA1_DUAL_X0Y1.TXUSRCLK20
  Clock network: gtp_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_vfat2_clk = PERIOD TIMEGRP "vfat2_clk" 25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 57152 paths analyzed, 20752 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.707ns.
--------------------------------------------------------------------------------

Paths for end point link_tracking_1_inst/tracking_core_inst/track_2_inst/data_156 (SLICE_X73Y53.A5), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.293ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/tracking_core_inst/track_2_inst/data_cnt_3 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/track_2_inst/data_156 (FF)
  Requirement:          25.000ns
  Data Path Delay:      10.219ns (Levels of Logic = 2)
  Clock Path Skew:      -0.103ns (0.604 - 0.707)
  Source Clock:         vfat2_clk rising at 0.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.385ns

  Clock Uncertainty:          0.385ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.700ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/tracking_core_inst/track_2_inst/data_cnt_3 to link_tracking_1_inst/tracking_core_inst/track_2_inst/data_156
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y71.DQ     Tcko                  0.391   link_tracking_1_inst/tracking_core_inst/track_2_inst/data_cnt<3>
                                                       link_tracking_1_inst/tracking_core_inst/track_2_inst/data_cnt_3
    SLICE_X98Y78.B3      net (fanout=16)       1.306   link_tracking_1_inst/tracking_core_inst/track_2_inst/data_cnt<3>
    SLICE_X98Y78.B       Tilo                  0.205   link_tracking_1_inst/tracking_core_inst/track_2_inst/data<190>
                                                       link_tracking_1_inst/tracking_core_inst/track_2_inst/_n0267<108>21
    SLICE_X73Y53.A5      net (fanout=24)       7.995   link_tracking_1_inst/tracking_core_inst/track_2_inst/_n0267<108>2
    SLICE_X73Y53.CLK     Tas                   0.322   link_tracking_1_inst/tracking_core_inst/track_2_inst/data<159>
                                                       link_tracking_1_inst/tracking_core_inst/track_2_inst/_n0267<156>1
                                                       link_tracking_1_inst/tracking_core_inst/track_2_inst/data_156
    -------------------------------------------------  ---------------------------
    Total                                     10.219ns (0.918ns logic, 9.301ns route)
                                                       (9.0% logic, 91.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.347ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/tracking_core_inst/track_2_inst/data_cnt_2 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/track_2_inst/data_156 (FF)
  Requirement:          25.000ns
  Data Path Delay:      10.165ns (Levels of Logic = 2)
  Clock Path Skew:      -0.103ns (0.604 - 0.707)
  Source Clock:         vfat2_clk rising at 0.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.385ns

  Clock Uncertainty:          0.385ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.700ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/tracking_core_inst/track_2_inst/data_cnt_2 to link_tracking_1_inst/tracking_core_inst/track_2_inst/data_156
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y71.CQ     Tcko                  0.391   link_tracking_1_inst/tracking_core_inst/track_2_inst/data_cnt<3>
                                                       link_tracking_1_inst/tracking_core_inst/track_2_inst/data_cnt_2
    SLICE_X98Y78.B4      net (fanout=16)       1.252   link_tracking_1_inst/tracking_core_inst/track_2_inst/data_cnt<2>
    SLICE_X98Y78.B       Tilo                  0.205   link_tracking_1_inst/tracking_core_inst/track_2_inst/data<190>
                                                       link_tracking_1_inst/tracking_core_inst/track_2_inst/_n0267<108>21
    SLICE_X73Y53.A5      net (fanout=24)       7.995   link_tracking_1_inst/tracking_core_inst/track_2_inst/_n0267<108>2
    SLICE_X73Y53.CLK     Tas                   0.322   link_tracking_1_inst/tracking_core_inst/track_2_inst/data<159>
                                                       link_tracking_1_inst/tracking_core_inst/track_2_inst/_n0267<156>1
                                                       link_tracking_1_inst/tracking_core_inst/track_2_inst/data_156
    -------------------------------------------------  ---------------------------
    Total                                     10.165ns (0.918ns logic, 9.247ns route)
                                                       (9.0% logic, 91.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.433ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/tracking_core_inst/track_2_inst/data_cnt_1 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/track_2_inst/data_156 (FF)
  Requirement:          25.000ns
  Data Path Delay:      10.079ns (Levels of Logic = 2)
  Clock Path Skew:      -0.103ns (0.604 - 0.707)
  Source Clock:         vfat2_clk rising at 0.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.385ns

  Clock Uncertainty:          0.385ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.700ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/tracking_core_inst/track_2_inst/data_cnt_1 to link_tracking_1_inst/tracking_core_inst/track_2_inst/data_156
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y71.BQ     Tcko                  0.391   link_tracking_1_inst/tracking_core_inst/track_2_inst/data_cnt<3>
                                                       link_tracking_1_inst/tracking_core_inst/track_2_inst/data_cnt_1
    SLICE_X98Y78.B5      net (fanout=16)       1.166   link_tracking_1_inst/tracking_core_inst/track_2_inst/data_cnt<1>
    SLICE_X98Y78.B       Tilo                  0.205   link_tracking_1_inst/tracking_core_inst/track_2_inst/data<190>
                                                       link_tracking_1_inst/tracking_core_inst/track_2_inst/_n0267<108>21
    SLICE_X73Y53.A5      net (fanout=24)       7.995   link_tracking_1_inst/tracking_core_inst/track_2_inst/_n0267<108>2
    SLICE_X73Y53.CLK     Tas                   0.322   link_tracking_1_inst/tracking_core_inst/track_2_inst/data<159>
                                                       link_tracking_1_inst/tracking_core_inst/track_2_inst/_n0267<156>1
                                                       link_tracking_1_inst/tracking_core_inst/track_2_inst/data_156
    -------------------------------------------------  ---------------------------
    Total                                     10.079ns (0.918ns logic, 9.161ns route)
                                                       (9.1% logic, 90.9% route)

--------------------------------------------------------------------------------

Paths for end point link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_173 (SLICE_X108Y42.CE), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.325ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_0 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_173 (FF)
  Requirement:          25.000ns
  Data Path Delay:      10.132ns (Levels of Logic = 2)
  Clock Path Skew:      -0.158ns (0.612 - 0.770)
  Source Clock:         vfat2_clk rising at 0.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.385ns

  Clock Uncertainty:          0.385ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.700ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_0 to link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_173
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y82.AQ      Tcko                  0.408   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt<2>
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_0
    SLICE_X86Y78.C3      net (fanout=386)      1.314   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt<0>
    SLICE_X86Y78.CMUX    Tilo                  0.343   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt[2]_en[7]_Mux_20_o
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/Mmux_cnt[2]_en[7]_Mux_20_o_3
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/Mmux_cnt[2]_en[7]_Mux_20_o_2_f7
    SLICE_X70Y78.D4      net (fanout=1)        0.974   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt[2]_en[7]_Mux_20_o
    SLICE_X70Y78.D       Tilo                  0.205   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0248_inv
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0248_inv1
    SLICE_X108Y42.CE     net (fanout=197)      6.593   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0248_inv
    SLICE_X108Y42.CLK    Tceck                 0.295   link_tracking_1_inst/tracking_core_inst/data_fifo_din<173>
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_173
    -------------------------------------------------  ---------------------------
    Total                                     10.132ns (1.251ns logic, 8.881ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.367ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_0 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_173 (FF)
  Requirement:          25.000ns
  Data Path Delay:      10.090ns (Levels of Logic = 2)
  Clock Path Skew:      -0.158ns (0.612 - 0.770)
  Source Clock:         vfat2_clk rising at 0.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.385ns

  Clock Uncertainty:          0.385ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.700ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_0 to link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_173
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y82.AQ      Tcko                  0.408   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt<2>
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_0
    SLICE_X86Y78.D3      net (fanout=386)      1.277   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt<0>
    SLICE_X86Y78.CMUX    Topdc                 0.338   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt[2]_en[7]_Mux_20_o
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/Mmux_cnt[2]_en[7]_Mux_20_o_4
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/Mmux_cnt[2]_en[7]_Mux_20_o_2_f7
    SLICE_X70Y78.D4      net (fanout=1)        0.974   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt[2]_en[7]_Mux_20_o
    SLICE_X70Y78.D       Tilo                  0.205   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0248_inv
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0248_inv1
    SLICE_X108Y42.CE     net (fanout=197)      6.593   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0248_inv
    SLICE_X108Y42.CLK    Tceck                 0.295   link_tracking_1_inst/tracking_core_inst/data_fifo_din<173>
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_173
    -------------------------------------------------  ---------------------------
    Total                                     10.090ns (1.246ns logic, 8.844ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.434ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_2 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_173 (FF)
  Requirement:          25.000ns
  Data Path Delay:      10.023ns (Levels of Logic = 2)
  Clock Path Skew:      -0.158ns (0.612 - 0.770)
  Source Clock:         vfat2_clk rising at 0.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.385ns

  Clock Uncertainty:          0.385ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.700ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_2 to link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_173
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y82.BQ      Tcko                  0.408   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt<2>
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_2
    SLICE_X86Y78.CX      net (fanout=194)      1.385   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt<2>
    SLICE_X86Y78.CMUX    Tcxc                  0.163   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt[2]_en[7]_Mux_20_o
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/Mmux_cnt[2]_en[7]_Mux_20_o_2_f7
    SLICE_X70Y78.D4      net (fanout=1)        0.974   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt[2]_en[7]_Mux_20_o
    SLICE_X70Y78.D       Tilo                  0.205   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0248_inv
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0248_inv1
    SLICE_X108Y42.CE     net (fanout=197)      6.593   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0248_inv
    SLICE_X108Y42.CLK    Tceck                 0.295   link_tracking_1_inst/tracking_core_inst/data_fifo_din<173>
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_173
    -------------------------------------------------  ---------------------------
    Total                                     10.023ns (1.071ns logic, 8.952ns route)
                                                       (10.7% logic, 89.3% route)

--------------------------------------------------------------------------------

Paths for end point link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_172 (SLICE_X106Y42.CE), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.522ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_0 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_172 (FF)
  Requirement:          25.000ns
  Data Path Delay:      9.934ns (Levels of Logic = 2)
  Clock Path Skew:      -0.159ns (0.611 - 0.770)
  Source Clock:         vfat2_clk rising at 0.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.385ns

  Clock Uncertainty:          0.385ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.700ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_0 to link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_172
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y82.AQ      Tcko                  0.408   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt<2>
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_0
    SLICE_X86Y78.C3      net (fanout=386)      1.314   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt<0>
    SLICE_X86Y78.CMUX    Tilo                  0.343   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt[2]_en[7]_Mux_20_o
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/Mmux_cnt[2]_en[7]_Mux_20_o_3
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/Mmux_cnt[2]_en[7]_Mux_20_o_2_f7
    SLICE_X70Y78.D4      net (fanout=1)        0.974   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt[2]_en[7]_Mux_20_o
    SLICE_X70Y78.D       Tilo                  0.205   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0248_inv
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0248_inv1
    SLICE_X106Y42.CE     net (fanout=197)      6.376   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0248_inv
    SLICE_X106Y42.CLK    Tceck                 0.314   link_tracking_1_inst/tracking_core_inst/data_fifo_din<172>
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_172
    -------------------------------------------------  ---------------------------
    Total                                      9.934ns (1.270ns logic, 8.664ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.564ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_0 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_172 (FF)
  Requirement:          25.000ns
  Data Path Delay:      9.892ns (Levels of Logic = 2)
  Clock Path Skew:      -0.159ns (0.611 - 0.770)
  Source Clock:         vfat2_clk rising at 0.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.385ns

  Clock Uncertainty:          0.385ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.700ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_0 to link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_172
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y82.AQ      Tcko                  0.408   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt<2>
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_0
    SLICE_X86Y78.D3      net (fanout=386)      1.277   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt<0>
    SLICE_X86Y78.CMUX    Topdc                 0.338   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt[2]_en[7]_Mux_20_o
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/Mmux_cnt[2]_en[7]_Mux_20_o_4
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/Mmux_cnt[2]_en[7]_Mux_20_o_2_f7
    SLICE_X70Y78.D4      net (fanout=1)        0.974   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt[2]_en[7]_Mux_20_o
    SLICE_X70Y78.D       Tilo                  0.205   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0248_inv
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0248_inv1
    SLICE_X106Y42.CE     net (fanout=197)      6.376   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0248_inv
    SLICE_X106Y42.CLK    Tceck                 0.314   link_tracking_1_inst/tracking_core_inst/data_fifo_din<172>
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_172
    -------------------------------------------------  ---------------------------
    Total                                      9.892ns (1.265ns logic, 8.627ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.631ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_2 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_172 (FF)
  Requirement:          25.000ns
  Data Path Delay:      9.825ns (Levels of Logic = 2)
  Clock Path Skew:      -0.159ns (0.611 - 0.770)
  Source Clock:         vfat2_clk rising at 0.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.385ns

  Clock Uncertainty:          0.385ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.700ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_2 to link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_172
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y82.BQ      Tcko                  0.408   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt<2>
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_2
    SLICE_X86Y78.CX      net (fanout=194)      1.385   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt<2>
    SLICE_X86Y78.CMUX    Tcxc                  0.163   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt[2]_en[7]_Mux_20_o
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/Mmux_cnt[2]_en[7]_Mux_20_o_2_f7
    SLICE_X70Y78.D4      net (fanout=1)        0.974   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt[2]_en[7]_Mux_20_o
    SLICE_X70Y78.D       Tilo                  0.205   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0248_inv
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0248_inv1
    SLICE_X106Y42.CE     net (fanout=197)      6.376   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0248_inv
    SLICE_X106Y42.CLK    Tceck                 0.314   link_tracking_1_inst/tracking_core_inst/data_fifo_din<172>
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_172
    -------------------------------------------------  ---------------------------
    Total                                      9.825ns (1.090ns logic, 8.735ns route)
                                                       (11.1% logic, 88.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_vfat2_clk = PERIOD TIMEGRP "vfat2_clk" 25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point link_tracking_1_inst/tracking_core_inst/track_7_inst/data_o_183 (SLICE_X97Y64.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.378ns (requirement - (clock path skew + uncertainty - data path))
  Source:               link_tracking_1_inst/tracking_core_inst/track_7_inst/data_183 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/track_7_inst/data_o_183 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.470ns (Levels of Logic = 0)
  Clock Path Skew:      0.092ns (0.429 - 0.337)
  Source Clock:         vfat2_clk rising at 25.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: link_tracking_1_inst/tracking_core_inst/track_7_inst/data_183 to link_tracking_1_inst/tracking_core_inst/track_7_inst/data_o_183
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y63.AQ      Tcko                  0.198   link_tracking_1_inst/tracking_core_inst/track_7_inst/data<184>
                                                       link_tracking_1_inst/tracking_core_inst/track_7_inst/data_183
    SLICE_X97Y64.DX      net (fanout=2)        0.213   link_tracking_1_inst/tracking_core_inst/track_7_inst/data<183>
    SLICE_X97Y64.CLK     Tckdi       (-Th)    -0.059   link_tracking_1_inst/tracking_core_inst/track_data<7><183>
                                                       link_tracking_1_inst/tracking_core_inst/track_7_inst/data_o_183
    -------------------------------------------------  ---------------------------
    Total                                      0.470ns (0.257ns logic, 0.213ns route)
                                                       (54.7% logic, 45.3% route)

--------------------------------------------------------------------------------

Paths for end point link_tracking_1_inst/tracking_core_inst/tracking_bx_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2 (SLICE_X58Y106.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.381ns (requirement - (clock path skew + uncertainty - data path))
  Source:               link_tracking_1_inst/tracking_core_inst/tracking_bx_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/tracking_bx_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.381ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         vfat2_clk rising at 25.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: link_tracking_1_inst/tracking_core_inst/tracking_bx_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2 to link_tracking_1_inst/tracking_core_inst/tracking_bx_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y106.CQ     Tcko                  0.200   link_tracking_1_inst/tracking_core_inst/tracking_bx_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<3>
                                                       link_tracking_1_inst/tracking_core_inst/tracking_bx_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2
    SLICE_X58Y106.C5     net (fanout=1)        0.060   link_tracking_1_inst/tracking_core_inst/tracking_bx_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<2>
    SLICE_X58Y106.CLK    Tah         (-Th)    -0.121   link_tracking_1_inst/tracking_core_inst/tracking_bx_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<3>
                                                       link_tracking_1_inst/tracking_core_inst/tracking_bx_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<2>_rt
                                                       link_tracking_1_inst/tracking_core_inst/tracking_bx_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      0.381ns (0.321ns logic, 0.060ns route)
                                                       (84.3% logic, 15.7% route)

--------------------------------------------------------------------------------

Paths for end point link_tracking_1_inst/tracking_core_inst/track_6_inst/data_o_104 (SLICE_X38Y55.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.388ns (requirement - (clock path skew + uncertainty - data path))
  Source:               link_tracking_1_inst/tracking_core_inst/track_6_inst/data_104 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/track_6_inst/data_o_104 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.390ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.032 - 0.030)
  Source Clock:         vfat2_clk rising at 25.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: link_tracking_1_inst/tracking_core_inst/track_6_inst/data_104 to link_tracking_1_inst/tracking_core_inst/track_6_inst/data_o_104
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y55.AQ      Tcko                  0.198   link_tracking_1_inst/tracking_core_inst/track_6_inst/data<107>
                                                       link_tracking_1_inst/tracking_core_inst/track_6_inst/data_104
    SLICE_X38Y55.AX      net (fanout=2)        0.144   link_tracking_1_inst/tracking_core_inst/track_6_inst/data<104>
    SLICE_X38Y55.CLK     Tckdi       (-Th)    -0.048   link_tracking_1_inst/tracking_core_inst/track_data<6><107>
                                                       link_tracking_1_inst/tracking_core_inst/track_6_inst/data_o_104
    -------------------------------------------------  ---------------------------
    Total                                      0.390ns (0.246ns logic, 0.144ns route)
                                                       (63.1% logic, 36.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_vfat2_clk = PERIOD TIMEGRP "vfat2_clk" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 21.876ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y36.CLKAWRCLK
  Clock network: vfat2_clk
--------------------------------------------------------------------------------
Slack: 21.876ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y47.CLKAWRCLK
  Clock network: vfat2_clk
--------------------------------------------------------------------------------
Slack: 21.876ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y34.CLKAWRCLK
  Clock network: vfat2_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_gtp_userclk00 = PERIOD TIMEGRP "gtp_userclk00" 3.125 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.125ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gtp_userclk00 = PERIOD TIMEGRP "gtp_userclk00" 3.125 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_RXUSRCLK)
  Physical resource: gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i/RXUSRCLK0
  Logical resource: gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i/RXUSRCLK0
  Location pin: GTPA1_DUAL_X0Y1.RXUSRCLK0
  Clock network: gtp_wrapper_inst/gtp_userclk<0>
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_RXUSRCLK)
  Physical resource: gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i/RXUSRCLK1
  Logical resource: gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i/RXUSRCLK1
  Location pin: GTPA1_DUAL_X0Y1.RXUSRCLK1
  Clock network: gtp_wrapper_inst/gtp_userclk<0>
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_TXUSRCLK)
  Physical resource: gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i/TXUSRCLK0
  Logical resource: gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i/TXUSRCLK0
  Location pin: GTPA1_DUAL_X0Y1.TXUSRCLK0
  Clock network: gtp_wrapper_inst/gtp_userclk<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_gtp_userclk01 = PERIOD TIMEGRP "gtp_userclk01" 3.125 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.125ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gtp_userclk01 = PERIOD TIMEGRP "gtp_userclk01" 3.125 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_RXUSRCLK)
  Physical resource: gtp_wrapper_inst/gtp_inst/tile1_gtp_i/gtpa1_dual_i/RXUSRCLK0
  Logical resource: gtp_wrapper_inst/gtp_inst/tile1_gtp_i/gtpa1_dual_i/RXUSRCLK0
  Location pin: GTPA1_DUAL_X1Y1.RXUSRCLK0
  Clock network: gtp_wrapper_inst/gtp_userclk<1>
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_RXUSRCLK)
  Physical resource: gtp_wrapper_inst/gtp_inst/tile1_gtp_i/gtpa1_dual_i/RXUSRCLK1
  Logical resource: gtp_wrapper_inst/gtp_inst/tile1_gtp_i/gtpa1_dual_i/RXUSRCLK1
  Location pin: GTPA1_DUAL_X1Y1.RXUSRCLK1
  Clock network: gtp_wrapper_inst/gtp_userclk<1>
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_TXUSRCLK)
  Physical resource: gtp_wrapper_inst/gtp_inst/tile1_gtp_i/gtpa1_dual_i/TXUSRCLK0
  Logical resource: gtp_wrapper_inst/gtp_inst/tile1_gtp_i/gtpa1_dual_i/TXUSRCLK0
  Location pin: GTPA1_DUAL_X1Y1.TXUSRCLK0
  Clock network: gtp_wrapper_inst/gtp_userclk<1>
--------------------------------------------------------------------------------


1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock fpga_clk_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fpga_clk_i     |   10.707|         |         |         |
fpga_test_io<1>|   10.707|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_test_io<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fpga_clk_i     |   10.707|         |         |         |
fpga_test_io<1>|   10.707|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 1  Score: 2006  (Setup/Max: 2006, Hold: 0)

Constraints cover 91703 paths, 0 nets, and 31034 connections

Design statistics:
   Minimum period:  10.707ns{1}   (Maximum frequency:  93.397MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Nov 22 14:00:48 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 383 MB



