{"title": "CPU RTL Architect (Fetch, Out of Order)", "summary": "Apple\u2019s Silicon Engineering Group (SEG) designs high-performance, low power microprocessors that power Apple's innovative products. Looking for an experienced engineer to drive architecture and RTL development of CPU front-end and/or out-of-order subsystem.", "description": "As a CPU RTL Architect, you will own or participate in micro-architecture development, RTL ownership, verification, performance exploration, design delivery, etc.", "key_qualifications": "Minimum BS and 3+ years of relevant industry experience. Thorough knowledge of microprocessor architecture, Verilog/VHDL, logic design principles, low power microarchitecture techniques, high-performance techniques, C/C++ programming, interpretive languages like Perl/Python.", "preferred_qualifications": "", "education_experience": "Minimum BS and 3+ years of relevant industry experience", "additional_requirements": "", "pay_benefits": "At Apple, base pay is one part of the total compensation package determined within a range. Range for this role is between $143,100 and $264,200. Additional benefits include medical and dental coverage, retirement benefits, discounted products and free services, educational expense reimbursement, stock programs, and more.", "company": "apple", "url": "https://jobs.apple.com/en-in/details/200513154"}