Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Sat Dec  9 22:10:11 2023
| Host         : worker running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -file obj/post_route_timing_summary.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (48)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16)
5. checking no_input_delay (9)
6. checking no_output_delay (25)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (48)
-------------------------
 There are 16 register/latch pins with no clock driven by root clock pin: gameplay_module/wall_direction_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: gameplay_module/wall_direction_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: gameplay_module/wall_direction_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16)
-------------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -17.984     -610.128                    188                 4917        0.023        0.000                      0                 4917        0.538        0.000                       0                  2587  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)         Period(ns)      Frequency(MHz)
-----                  ------------         ----------      --------------
gclk                   {0.000 4.000}        10.000          100.000         
  clk_pixel_clk_wiz_0  {0.000 6.734}        13.468          74.250          
  clk_tmds_clk_wiz_0   {0.000 1.347}        2.694           371.250         
  clkfbout_clk_wiz_0   {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
gclk                                                                                                                                                                     2.000        0.000                       0                     1  
  clk_pixel_clk_wiz_0      -17.984     -610.128                    188                 4917        0.023        0.000                      0                 4917        5.484        0.000                       0                  2575  
  clk_tmds_clk_wiz_0                                                                                                                                                     0.538        0.000                       0                     8  
  clkfbout_clk_wiz_0                                                                                                                                                    47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  gclk
  To Clock:  gclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  mhdmicw/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  mhdmicw/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         6.000       4.000      MMCME2_ADV_X0Y0  mhdmicw/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  mhdmicw/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_pixel_clk_wiz_0
  To Clock:  clk_pixel_clk_wiz_0

Setup :          188  Failing Endpoints,  Worst Slack      -17.984ns,  Total Violation     -610.128ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.484ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -17.984ns  (required time - arrival time)
  Source:                 com_sprite_m/depth_calc/dividend_reg[39][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            com_sprite_m/imageBRO/BRAM_reg_0/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_pixel_clk_wiz_0 rise@13.468ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        30.638ns  (logic 21.083ns (68.814%)  route 9.555ns (31.186%))
  Logic Levels:           29  (CARRY4=17 DSP48E1=4 LUT2=6 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 11.933 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mhdmicw/clk_ref_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mhdmicw/clkout1_buf/O
                         net (fo=2590, routed)        1.556    -0.973    com_sprite_m/depth_calc/clk_pixel
    SLICE_X13Y29         FDRE                                         r  com_sprite_m/depth_calc/dividend_reg[39][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDRE (Prop_fdre_C_Q)         0.456    -0.517 r  com_sprite_m/depth_calc/dividend_reg[39][10]/Q
                         net (fo=2, routed)           0.654     0.138    com_sprite_m/multiplier[10]
    SLICE_X12Y29         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     0.534 r  com_sprite_m/sidel_x1__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.534    com_sprite_m/sidel_x1__0_i_3_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.651 r  com_sprite_m/sidel_x1__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.651    com_sprite_m/sidel_x1__0_i_2_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.974 r  com_sprite_m/sidel_x1__0_i_1/O[1]
                         net (fo=4, routed)           0.944     1.917    com_sprite_m/sider_x2[16]
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      4.033     5.950 r  com_sprite_m/sidel_y1__0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.952    com_sprite_m/sidel_y1__0_n_106
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     7.470 r  com_sprite_m/sidel_y1__1/P[17]
                         net (fo=2, routed)           0.618     8.088    com_sprite_m/sidel_y1__1_n_88
    SLICE_X11Y45         LUT2 (Prop_lut2_I0_O)        0.124     8.212 r  com_sprite_m/pos_y_321_i_35/O
                         net (fo=1, routed)           0.000     8.212    com_sprite_m/pos_y_321_i_35_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.792 r  com_sprite_m/pos_y_321_i_29/O[2]
                         net (fo=1, routed)           0.440     9.233    com_sprite_m/pos_y_321_i_29_n_5
    SLICE_X11Y43         LUT2 (Prop_lut2_I1_O)        0.302     9.535 r  com_sprite_m/pos_y_321_i_18/O
                         net (fo=1, routed)           0.000     9.535    com_sprite_m/pos_y_321_i_18_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.936 r  com_sprite_m/pos_y_321_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.936    com_sprite_m/pos_y_321_i_11_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.270 r  com_sprite_m/pos_y_321_i_10/O[1]
                         net (fo=1, routed)           0.459    10.729    com_sprite_m/sidel_y0[37]
    SLICE_X10Y47         LUT2 (Prop_lut2_I0_O)        0.303    11.032 r  com_sprite_m/pos_y_321_i_3/O
                         net (fo=2, routed)           1.156    12.188    com_sprite_m/sidel_y[37]
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      4.036    16.224 r  com_sprite_m/pos_y_321__0/PCOUT[47]
                         net (fo=1, routed)           0.056    16.280    com_sprite_m/pos_y_321__0_n_106
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    17.798 r  com_sprite_m/pos_y_321__1/P[0]
                         net (fo=9, routed)           1.041    18.839    com_sprite_m/imageBRO/BRAM_reg_0_i_613_0[0]
    SLICE_X11Y65         LUT2 (Prop_lut2_I1_O)        0.124    18.963 r  com_sprite_m/imageBRO/onboard_pipe_reg[2]_srl3_i_77/O
                         net (fo=1, routed)           0.000    18.963    com_sprite_m/imageBRO/onboard_pipe_reg[2]_srl3_i_77_n_0
    SLICE_X11Y65         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    19.543 r  com_sprite_m/imageBRO/onboard_pipe_reg[2]_srl3_i_66/O[2]
                         net (fo=3, routed)           0.323    19.865    com_sprite_m/imageBRO/onboard_pipe_reg[2]_srl3_i_66_n_5
    SLICE_X9Y65          LUT3 (Prop_lut3_I1_O)        0.302    20.167 r  com_sprite_m/imageBRO/BRAM_reg_0_i_433/O
                         net (fo=1, routed)           0.352    20.519    com_sprite_m/imageBRO/BRAM_reg_0_i_433_n_0
    SLICE_X10Y64         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    20.915 r  com_sprite_m/imageBRO/BRAM_reg_0_i_312/CO[3]
                         net (fo=1, routed)           0.000    20.915    com_sprite_m/imageBRO/BRAM_reg_0_i_312_n_0
    SLICE_X10Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.238 r  com_sprite_m/imageBRO/onboard_pipe_reg[2]_srl3_i_32/O[1]
                         net (fo=1, routed)           0.805    22.043    com_sprite_m/imageBRO/pos_y_320[21]
    SLICE_X9Y56          LUT2 (Prop_lut2_I1_O)        0.306    22.349 r  com_sprite_m/imageBRO/onboard_pipe_reg[2]_srl3_i_13/O
                         net (fo=1, routed)           0.000    22.349    com_sprite_m/imageBRO/onboard_pipe_reg[2]_srl3_i_13_n_0
    SLICE_X9Y56          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.929 r  com_sprite_m/imageBRO/onboard_pipe_reg[2]_srl3_i_4/O[2]
                         net (fo=4, routed)           0.360    23.289    com_sprite_m/imageBRO/onboard_pipe_reg[2]_srl3_i_9_0[1]
    SLICE_X8Y55          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.678    23.967 r  com_sprite_m/imageBRO/BRAM_reg_0_i_99/CO[3]
                         net (fo=1, routed)           0.000    23.967    com_sprite_m/imageBRO/BRAM_reg_0_i_99_n_0
    SLICE_X8Y56          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    24.186 r  com_sprite_m/imageBRO/BRAM_reg_0_i_111/O[0]
                         net (fo=1, routed)           0.390    24.576    com_sprite_m/imageBRO/pos_y[23]
    SLICE_X7Y56          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.875    25.451 r  com_sprite_m/imageBRO/BRAM_reg_0_i_48/O[2]
                         net (fo=3, routed)           0.469    25.920    com_sprite_m/imageBRO/image_addr3[12]
    SLICE_X7Y53          LUT2 (Prop_lut2_I1_O)        0.302    26.222 r  com_sprite_m/imageBRO/BRAM_reg_0_i_96/O
                         net (fo=1, routed)           0.000    26.222    com_sprite_m/imageBRO/BRAM_reg_0_i_96_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.623 r  com_sprite_m/imageBRO/BRAM_reg_0_i_39/CO[3]
                         net (fo=1, routed)           0.000    26.623    com_sprite_m/imageBRO/BRAM_reg_0_i_39_n_0
    SLICE_X7Y54          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.957 r  com_sprite_m/imageBRO/BRAM_reg_0_i_25/O[1]
                         net (fo=1, routed)           0.632    27.589    com_sprite_m/imageBRO/image_addr1[11]
    SLICE_X7Y51          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.701    28.290 r  com_sprite_m/imageBRO/BRAM_reg_0_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.290    com_sprite_m/imageBRO/BRAM_reg_0_i_21_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.512 r  com_sprite_m/imageBRO/BRAM_reg_0_i_15/O[0]
                         net (fo=1, routed)           0.315    28.827    com_sprite_m/imageBRO/image_addr0[13]
    SLICE_X4Y53          LUT6 (Prop_lut6_I0_O)        0.299    29.126 r  com_sprite_m/imageBRO/BRAM_reg_0_i_1__0/O
                         net (fo=1, routed)           0.539    29.665    com_sprite_m/imageBRO/image_addr[13]
    RAMB36_X0Y10         RAMB36E1                                     r  com_sprite_m/imageBRO/BRAM_reg_0/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    N15                                               0.000    13.468 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    13.468    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    14.838 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.000    mhdmicw/clk_ref_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     8.779 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    10.366    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.457 r  mhdmicw/clkout1_buf/O
                         net (fo=2590, routed)        1.476    11.933    com_sprite_m/imageBRO/clk_pixel
    RAMB36_X0Y10         RAMB36E1                                     r  com_sprite_m/imageBRO/BRAM_reg_0/CLKARDCLK
                         clock pessimism              0.482    12.415    
                         clock uncertainty           -0.168    12.247    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    11.681    com_sprite_m/imageBRO/BRAM_reg_0
  -------------------------------------------------------------------
                         required time                         11.681    
                         arrival time                         -29.665    
  -------------------------------------------------------------------
                         slack                                -17.984    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 com_sprite_m/tnearl_y_reg[0][6]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            com_sprite_m/tnearl_y_reg[32][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_clk_wiz_0 rise@0.000ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.164ns (40.885%)  route 0.237ns (59.115%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mhdmicw/clk_ref_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mhdmicw/clkout1_buf/O
                         net (fo=2590, routed)        0.563    -0.636    com_sprite_m/clk_pixel
    SLICE_X38Y45         FDRE                                         r  com_sprite_m/tnearl_y_reg[0][6]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDRE (Prop_fdre_C_Q)         0.164    -0.472 r  com_sprite_m/tnearl_y_reg[0][6]__0/Q
                         net (fo=1, routed)           0.237    -0.235    com_sprite_m/tnearl_y_reg[0][6]__0_n_0
    SLICE_X34Y43         SRLC32E                                      r  com_sprite_m/tnearl_y_reg[32][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mhdmicw/clk_ref_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mhdmicw/clkout1_buf/O
                         net (fo=2590, routed)        0.831    -0.876    com_sprite_m/clk_pixel
    SLICE_X34Y43         SRLC32E                                      r  com_sprite_m/tnearl_y_reg[32][6]_srl32/CLK
                         clock pessimism              0.503    -0.373    
    SLICE_X34Y43         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115    -0.258    com_sprite_m/tnearl_y_reg[32][6]_srl32
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.023    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pixel_clk_wiz_0
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { mhdmicw/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         13.468      10.576     RAMB36_X2Y2      gameplay_module/bram_ball/BRAM_reg_0_0/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.468      199.892    MMCME2_ADV_X0Y0  mhdmicw/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         6.734       5.484      SLICE_X6Y22      com_sprite_m/paletteBRO/BRAM_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         6.734       5.484      SLICE_X6Y22      com_sprite_m/paletteBRO/BRAM_reg_0_3_0_0/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_tmds_clk_wiz_0
  To Clock:  clk_tmds_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.538ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_tmds_clk_wiz_0
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.694
Sources:            { mhdmicw/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.694       0.538      BUFGCTRL_X0Y1    mhdmicw/clkout2_buf/I
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.694       210.666    MMCME2_ADV_X0Y0  mhdmicw/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { mhdmicw/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y2    mhdmicw/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y0  mhdmicw/mmcm_adv_inst/CLKFBIN



