<profile>

<section name = "Vitis HLS Report for 'Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2'" level="0">
<item name = "Date">Thu Oct  2 21:26:37 2025
</item>
<item name = "Version">2025.1 (Build 6135595 on May 21 2025)</item>
<item name = "Project">mhsa_prj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">versalhbm</item>
<item name = "Target device">xcv80-lsva4737-2MHP-e-S</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">4.00 ns, 2.920 ns, 1.08 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, 0, 0, loop auto-rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- LOAD_K_CACHE_VITIS_LOOP_84_2">?, ?, 14, 1, 1, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 573, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 194, -</column>
<column name="Register">-, -, 379, 16, -</column>
<specialColumn name="Available SLR">2494, 3616, 1716138, 858069, 641</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">7482, 10848, 5148416, 2574208, 1925</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln83_1_fu_441_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln83_2_fu_291_p2">+, 0, 0, 70, 70, 1</column>
<column name="add_ln83_3_fu_327_p2">+, 0, 0, 64, 64, 1</column>
<column name="add_ln83_fu_377_p2">+, 0, 0, 125, 62, 62</column>
<column name="add_ln84_fu_418_p2">+, 0, 0, 8, 7, 1</column>
<column name="sub_ln83_fu_371_p2">-, 0, 0, 125, 62, 62</column>
<column name="ap_block_state4_io_grp1">and, 0, 0, 2, 1, 1</column>
<column name="first_iter_0_fu_341_p2">icmp, 0, 0, 3, 7, 1</column>
<column name="icmp_ln83_fu_297_p2">icmp, 0, 0, 35, 70, 70</column>
<column name="icmp_ln84_fu_313_p2">icmp, 0, 0, 3, 7, 8</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="select_ln83_1_fu_333_p3">select, 0, 0, 63, 1, 64</column>
<column name="select_ln83_fu_319_p3">select, 0, 0, 7, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">1, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">1, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">1, 2, 1, 2</column>
<column name="gmem2_blk_n_AR">1, 2, 1, 2</column>
<column name="gmem2_blk_n_R">1, 2, 1, 2</column>
<column name="indvar_flatten_fu_124">118, 2, 70, 140</column>
<column name="j_fu_116">8, 2, 7, 14</column>
<column name="t_fu_120">63, 2, 64, 128</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln83_reg_584">62, 0, 62, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter10">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter11">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter12">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter13">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter14">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter9">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter10_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter11_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter12_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter13_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter5_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter6_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter7_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter8_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter9_reg">1, 0, 1, 0</column>
<column name="first_iter_0_reg_580">1, 0, 1, 0</column>
<column name="indvar_flatten_fu_124">70, 0, 70, 0</column>
<column name="j_fu_116">7, 0, 7, 0</column>
<column name="lshr_ln_reg_593">3, 0, 3, 0</column>
<column name="sext_ln76_reg_571">70, 0, 70, 0</column>
<column name="sext_ln78_cast_reg_566">62, 0, 62, 0</column>
<column name="t_fu_120">64, 0, 64, 0</column>
<column name="trunc_ln84_reg_589">3, 0, 3, 0</column>
<column name="trunc_ln86_reg_598">9, 0, 9, 0</column>
<column name="lshr_ln_reg_593">0, 4, 3, 0</column>
<column name="trunc_ln84_reg_589">0, 4, 3, 0</column>
<column name="trunc_ln86_reg_598">0, 8, 9, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2, return value</column>
<column name="m_axi_gmem2_0_AWVALID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_AWREADY">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_AWADDR">out, 64, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_AWID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_AWLEN">out, 32, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_AWSIZE">out, 3, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_AWBURST">out, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_AWLOCK">out, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_AWCACHE">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_AWPROT">out, 3, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_AWQOS">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_AWREGION">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_AWUSER">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_WVALID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_WREADY">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_WDATA">out, 32, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_WSTRB">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_WLAST">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_WID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_WUSER">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_ARVALID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_ARREADY">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_ARADDR">out, 64, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_ARID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_ARLEN">out, 32, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_ARSIZE">out, 3, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_ARBURST">out, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_ARLOCK">out, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_ARCACHE">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_ARPROT">out, 3, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_ARQOS">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_ARREGION">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_ARUSER">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_RVALID">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_RREADY">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_RDATA">in, 32, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_RLAST">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_RID">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_RFIFONUM">in, 13, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_RUSER">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_RRESP">in, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_BVALID">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_BREADY">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_BRESP">in, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_BID">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_BUSER">in, 1, m_axi, gmem2, pointer</column>
<column name="tmp">in, 39, ap_none, tmp, scalar</column>
<column name="k_cache_local_7_i_i_address0">out, 12, ap_memory, k_cache_local_7_i_i, array</column>
<column name="k_cache_local_7_i_i_ce0">out, 1, ap_memory, k_cache_local_7_i_i, array</column>
<column name="k_cache_local_7_i_i_we0">out, 1, ap_memory, k_cache_local_7_i_i, array</column>
<column name="k_cache_local_7_i_i_d0">out, 32, ap_memory, k_cache_local_7_i_i, array</column>
<column name="k_cache_local_6_i_i_address0">out, 12, ap_memory, k_cache_local_6_i_i, array</column>
<column name="k_cache_local_6_i_i_ce0">out, 1, ap_memory, k_cache_local_6_i_i, array</column>
<column name="k_cache_local_6_i_i_we0">out, 1, ap_memory, k_cache_local_6_i_i, array</column>
<column name="k_cache_local_6_i_i_d0">out, 32, ap_memory, k_cache_local_6_i_i, array</column>
<column name="k_cache_local_5_i_i_address0">out, 12, ap_memory, k_cache_local_5_i_i, array</column>
<column name="k_cache_local_5_i_i_ce0">out, 1, ap_memory, k_cache_local_5_i_i, array</column>
<column name="k_cache_local_5_i_i_we0">out, 1, ap_memory, k_cache_local_5_i_i, array</column>
<column name="k_cache_local_5_i_i_d0">out, 32, ap_memory, k_cache_local_5_i_i, array</column>
<column name="k_cache_local_4_i_i_address0">out, 12, ap_memory, k_cache_local_4_i_i, array</column>
<column name="k_cache_local_4_i_i_ce0">out, 1, ap_memory, k_cache_local_4_i_i, array</column>
<column name="k_cache_local_4_i_i_we0">out, 1, ap_memory, k_cache_local_4_i_i, array</column>
<column name="k_cache_local_4_i_i_d0">out, 32, ap_memory, k_cache_local_4_i_i, array</column>
<column name="k_cache_local_3_i_i_address0">out, 12, ap_memory, k_cache_local_3_i_i, array</column>
<column name="k_cache_local_3_i_i_ce0">out, 1, ap_memory, k_cache_local_3_i_i, array</column>
<column name="k_cache_local_3_i_i_we0">out, 1, ap_memory, k_cache_local_3_i_i, array</column>
<column name="k_cache_local_3_i_i_d0">out, 32, ap_memory, k_cache_local_3_i_i, array</column>
<column name="k_cache_local_2_i_i_address0">out, 12, ap_memory, k_cache_local_2_i_i, array</column>
<column name="k_cache_local_2_i_i_ce0">out, 1, ap_memory, k_cache_local_2_i_i, array</column>
<column name="k_cache_local_2_i_i_we0">out, 1, ap_memory, k_cache_local_2_i_i, array</column>
<column name="k_cache_local_2_i_i_d0">out, 32, ap_memory, k_cache_local_2_i_i, array</column>
<column name="k_cache_local_1_i_i_address0">out, 12, ap_memory, k_cache_local_1_i_i, array</column>
<column name="k_cache_local_1_i_i_ce0">out, 1, ap_memory, k_cache_local_1_i_i, array</column>
<column name="k_cache_local_1_i_i_we0">out, 1, ap_memory, k_cache_local_1_i_i, array</column>
<column name="k_cache_local_1_i_i_d0">out, 32, ap_memory, k_cache_local_1_i_i, array</column>
<column name="k_cache_local_0_i_i_address0">out, 12, ap_memory, k_cache_local_0_i_i, array</column>
<column name="k_cache_local_0_i_i_ce0">out, 1, ap_memory, k_cache_local_0_i_i, array</column>
<column name="k_cache_local_0_i_i_we0">out, 1, ap_memory, k_cache_local_0_i_i, array</column>
<column name="k_cache_local_0_i_i_d0">out, 32, ap_memory, k_cache_local_0_i_i, array</column>
<column name="sext_ln78">in, 33, ap_none, sext_ln78, scalar</column>
<column name="key_cache_load">in, 64, ap_none, key_cache_load, scalar</column>
</table>
</item>
</section>
</profile>
