# Single-Cycle-RISCV-Microarch
The repository contains the SystemVerilog code for a Single Cycle RISCV Core that is designed and simulated on Vivado 2024.1
This is an overview of the implementation.

![Screenshot 2025-02-06 004528](https://github.com/user-attachments/assets/ad978966-55f0-49b8-8722-3412518589c6)

This is a simple datapath for the single cycle RISC-V microarchitechture that has 5 stages namely :
   ![Screenshot 2025-02-06 005118](https://github.com/user-attachments/assets/0496d3e3-b681-4e5b-b288-a84225baadf7)

   
1. Instruction Fetch stage
   ![Screenshot 2025-02-06 004934](https://github.com/user-attachments/assets/b9258214-7906-42e3-b8b1-ddebee354942)
   
3. Instruction Decode Stage
   ![Screenshot 2025-02-06 005023](https://github.com/user-attachments/assets/afb327cd-af45-43c0-8dda-fc29f9c99cd0)
   
5. Instruction Execution Stage
   ![Screenshot 2025-02-06 005057](https://github.com/user-attachments/assets/1fab936a-a07d-42c6-897b-8a9346d38f2f)
   
7. Memory Access Stage

   
9. Write Back Stage
   ![Screenshot 2025-02-06 005206](https://github.com/user-attachments/assets/9b72cf93-b0a2-4f44-af5d-b7f9be3a7af8)













![Screenshot 2025-02-06 005141](https://github.com/user-attachments/assets/45e31450-4015-470a-9d66-a472dfb0dcb3)



