# generated on Thu Oct 16 20:44:14 2025
# Top Cell: SYS_TOP

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.091  |  0.091  |  0.865  |  2.199  |   N/A   |  0.252  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|  1121   |  1108   |   380   |    6    |   N/A   |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 100.000%
Routing Overflow: 0.03% H and 0.44% V
------------------------------------------------------------
