#include "nvme.h"
#include "mm/heap.h"
#include "dev/bus/pci.h"
#include "mm/pm.h"
#include <stddef.h>
#include <stdint.h>
#include <string.h>

// Helpers
static inline uint32_t nvme_read_reg(uintptr_t nvme_base_addr, uint32_t offset) {
	volatile uint32_t *nvme_reg = (volatile uint32_t *)(nvme_base_addr + offset);
	return *nvme_reg;
}

static inline void nvme_write_reg(uintptr_t nvme_base_addr, uint32_t offset, uint32_t value) {
	volatile uint32_t *nvme_reg = (volatile uint32_t *)(nvme_base_addr + offset);
	*nvme_reg = value;
}

// Poll the completion queue once; returns pointer to a valid completed entry or NULL
nvme_cq_entry_t *nvme_poll_cq(nvme_t *nvme, nvme_queue_t *queue)
{
    nvme_cq_entry_t *entry = &queue->cq[queue->head];

    if ((entry->phase & 1) != queue->phase)
        return NULL; // nothing new

    // got a new entry
    queue->head = (queue->head + 1) % queue->depth;
    if (queue->head == 0)
        queue->phase ^= 1;

    // tell controller entry is consumed
    NVME_CQ_HDBL(nvme->registers, queue->qid, nvme->registers->stride) = queue->head;

    return entry;
}

// Set ready status and wait
void nvme_wait_ready(nvme_t *nvme, bool ready)
{
    while (nvme->registers->CSTS.rdy != ready)
        ; // spin
}

// --- BASIC FUNCS ---
void nvme_reset(nvme_t *nvme)
{
    if(nvme->registers->CC.en)
        while(nvme->registers->CSTS.rdy)
            ;
    nvme->registers->CC.en = 0;
}

void nvme_start(nvme_t *nvme)
{
    nvme->registers->CC.ams = 0;
    nvme->registers->CC.mps = 0; // 4kb page shift
    nvme->registers->CC.css = 0;

    // set queue entry sizes
    nvme->registers->CC.iosqes = 6;
    nvme->registers->CC.iocqes = 4;

    nvme->registers->CC.en  = 1;
}

// --- ADMIN FUNCS ---
int nvme_create_admin_queue(nvme_t *nvme)
{
    size_t sq_size = NVME_ADMIN_QUEUE_DEPTH * sizeof(nvme_sq_entry_t);
    size_t cq_size = NVME_ADMIN_QUEUE_DEPTH * sizeof(nvme_cq_entry_t);

    nvme_queue_t *aq = heap_alloc(sizeof(nvme_queue_t));
    if (!aq) return -1;
    nvme->admin_queue = aq;

    nvme->admin_queue->sq = (nvme_sq_entry_t *) dma_map(sq_size);
    nvme->admin_queue->cq = (nvme_cq_entry_t *) dma_map(cq_size);

    memset(nvme->admin_queue->sq, 0, sq_size);
    memset(nvme->admin_queue->cq, 0, cq_size);

    nvme->admin_queue->qid = 0; // Admin queue ID is 0
    nvme->admin_queue->depth = NVME_ADMIN_QUEUE_DEPTH;
    nvme->admin_queue->head = 0;
    nvme->admin_queue->tail = 0;
    nvme->admin_queue->phase = 1;

    // Set queue sizes in AQA register
    nvme->registers->AQA.asqs = NVME_ADMIN_QUEUE_DEPTH - 1;
    nvme->registers->AQA.acqs = NVME_ADMIN_QUEUE_DEPTH - 1;

    // Program controller registers with physical addresses
    nvme->registers->ASQ = dma_phys_addr(nvme->admin_queue->sq);
    nvme->registers->ACQ = dma_phys_addr(nvme->admin_queue->cq);

    return 0;
}

uint16_t nvme_submit_admin_command(nvme_t *nvme, uint8_t opc, uint16_t cid, nvme_command_t command)
{
    nvme_queue_t *aq = nvme->admin_queue;

    nvme_sq_entry_t new_entry =
    {
        .opc = opc,
        .cid = cid,
        .command = command,
    };
    aq->sq[aq->tail] = new_entry;

    // ring doorbell
    NVME_SQ_TDBL(nvme->registers, aq->qid, nvme->registers->stride) = aq->tail;

    return cid;
}

// waits until command with given cid is completed
// TO-DO: add status, result, flags support
bool nvme_admin_wait_completion(nvme_t *nvme, uint16_t cid, nvme_cq_entry_t *out_cqe)
{
    nvme_queue_t *aq = nvme->admin_queue;

    while (true)
    {
        nvme_cq_entry_t *entry = nvme_poll_cq(nvme, aq);
        if (!entry)
            continue; // no new CQ entry yet

        if (entry->cid == cid)
        {
            if (out_cqe)
                *out_cqe = *entry; // copy the completion info if caller wants it
            return true;
        }
    }
}

void nvme_identify_controller(nvme_t *nvme)
{
    nvme->identity = (nvme_id_t *)dma_map(sizeof(nvme_id_t));
    memset((void *)nvme->identity, 0, sizeof(nvme_id_t));

    nvme_command_t cmd = {0};
    cmd.dptr.prp1 = dma_phys_addr((void *)nvme->identity);
    cmd.cdw10 = 1; // CNS=1 for controller identify

    nvme_submit_admin_command(nvme, 0x06, 1, cmd); // opcode 0x06 = Identify
    nvme_admin_wait_completion(nvme, 1, NULL);
}

// --- INIT ---

void nvme_init(pci_header_type0_t *header)
{
    nvme_t *nvme = heap_alloc(sizeof(nvme_t));
    nvme->registers = (nvme_regs_t *)(uintptr_t)header->bar[0];

    // read stride from CAP
    nvme_cap_t *cap = (nvme_cap_t *)&nvme->registers->CAP;
    nvme->registers->stride = 4 << cap->dstrd;

    nvme_reset(nvme);
    nvme_wait_ready(nvme, 0);
    nvme_create_admin_queue(nvme);
    nvme_start(nvme);
    nvme_wait_ready(nvme, 1);
    nvme_identify_controller(nvme);
}
