	component soc is
		port (
			clk_clk                                       : in    std_logic                     := 'X';             -- clk
			drum_instant_drum                             : out   std_logic;                                        -- drum
			drum_sound_sound                              : out   std_logic;                                        -- sound
			gpio_1_gpio                                   : out   std_logic_vector(2 downto 0);                     -- gpio
			gpio_2_gpio                                   : out   std_logic_vector(2 downto 0);                     -- gpio
			gpio_3_gpio                                   : out   std_logic_vector(2 downto 0);                     -- gpio
			gpio_4_gpio                                   : out   std_logic_vector(4 downto 0);                     -- gpio
			hex_digits_export                             : out   std_logic_vector(15 downto 0);                    -- export
			key_wire_export                               : in    std_logic_vector(1 downto 0)  := (others => 'X'); -- export
			keycode_export                                : out   std_logic_vector(7 downto 0);                     -- export
			led_wire_export                               : out   std_logic_vector(13 downto 0);                    -- export
			leds_leds                                     : out   std_logic_vector(4 downto 0);                     -- leds
			nios2_gen2_0_custom_instruction_master_readra : out   std_logic;                                        -- readra
			reset_reset_n                                 : in    std_logic                     := 'X';             -- reset_n
			sdram_clk_clk                                 : out   std_logic;                                        -- clk
			sdram_wire_addr                               : out   std_logic_vector(12 downto 0);                    -- addr
			sdram_wire_ba                                 : out   std_logic_vector(1 downto 0);                     -- ba
			sdram_wire_cas_n                              : out   std_logic;                                        -- cas_n
			sdram_wire_cke                                : out   std_logic;                                        -- cke
			sdram_wire_cs_n                               : out   std_logic;                                        -- cs_n
			sdram_wire_dq                                 : inout std_logic_vector(15 downto 0) := (others => 'X'); -- dq
			sdram_wire_dqm                                : out   std_logic_vector(1 downto 0);                     -- dqm
			sdram_wire_ras_n                              : out   std_logic;                                        -- ras_n
			sdram_wire_we_n                               : out   std_logic;                                        -- we_n
			spi_MISO                                      : in    std_logic                     := 'X';             -- MISO
			spi_MOSI                                      : out   std_logic;                                        -- MOSI
			spi_SCLK                                      : out   std_logic;                                        -- SCLK
			spi_SS_n                                      : out   std_logic;                                        -- SS_n
			sw_wire_export                                : in    std_logic_vector(9 downto 0)  := (others => 'X'); -- export
			usb_gpx_export                                : in    std_logic                     := 'X';             -- export
			usb_irq_export                                : in    std_logic                     := 'X';             -- export
			usb_rst_export                                : out   std_logic                                         -- export
		);
	end component soc;

