[root]
type=Root
children=system
eventq_index=0
full_system=false
sim_quantum=0
time_sync_enable=false
time_sync_period=100000000000
time_sync_spin_threshold=100000000

[system]
type=System
children=RootComplex clk_domain cpu dvfs_handler mem_ctrl membus pcie1 pcie2 pcie3 pcie4 pcie5 pcie6 switch workload
auto_unlink_shared_backstore=false
cache_line_size=64
eventq_index=0
exit_on_work_items=false
init_param=0
m5ops_base=0
mem_mode=timing
mem_ranges=0:536870912
memories=system.mem_ctrl.dram
mmap_using_noreserve=false
multi_thread=false
num_work_ids=16
readfile=
redirect_paths=
shadow_rom_ranges=
shared_backstore=
symbolfile=
thermal_components=
thermal_model=Null
work_begin_ckpt_count=0
work_begin_cpu_id_exit=-1
work_begin_exit_count=0
work_cpus_ckpt_count=0
work_end_ckpt_count=0
work_end_exit_count=0
work_item_id=-1
workload=system.workload
system_port=system.membus.cpu_side_ports[3]

[system.RootComplex]
type=PciBridge2
BAR0Size=0
BAR1Size=0
BIST=0
Bar0=0
Bar1=0
BridgeControl=0
CacheLineSize=0
CapabilityPointer=208
ClassCode=6
Command=1031
DeviceId1=40080
DeviceId2=40082
DeviceId3=40084
DeviceId_upstream=33330
ExpansionROMBaseAddress=0
HeaderType=1
IOBase=1
IOBaseUpper=12032
IOLimit=1
IOLimitUpper=12032
InterruptLine=32
InterruptPin=1
LatencyTimer=0
MemoryBase=0
MemoryLimit=0
PXCAPBaseOffset=208
PXCAPCapId=16
PXCAPCapabilities=65
PXCAPCapabilities_downstream=97
PXCAPCapabilities_upstream=81
PXCAPDevCap2=0
PXCAPDevCapabilities=577
PXCAPDevCtrl=4128
PXCAPDevCtrl2=0
PXCAPDevStatus=0
PXCAPLinkCap=16814097
PXCAPLinkCtrl=8
PXCAPLinkStatus=17
PXCAPNextCapability=0
PXCAPRootControl=0
PXCAPRootStatus=0
PrefetchableMemoryBase=0
PrefetchableMemoryBaseUpper=0
PrefetchableMemoryLimit=0
PrefetchableMemoryLimitUpper=0
PrimaryBusNumber=0
ProgIF=0
Revision=0
SecondaryBusNumber=0
SecondaryLatencyTimer=0
SecondaryStatus=0
Status=16
SubClassCode=4
SubordinateBusNumber=0
VendorId=32902
config_latency=20000
delay=0
eventq_index=0
is_switch=0
is_transmit=0
pci_bus=0
pci_dev1=4
pci_dev2=5
pci_dev3=6
pci_func1=0
pci_func2=0
pci_func3=0
pci_upstream_dev=0
pci_upstream_func=0
rc_id=0
req_size=16
resp_size=16
request1=system.pcie1.upstreamResponse
request2=system.pcie2.upstreamResponse
request3=system.pcie3.upstreamResponse
request_dma=system.membus.cpu_side_ports[4]
response=system.membus.mem_side_ports[3]
response_dma1=system.pcie1.upstreamRequest
response_dma2=system.pcie2.upstreamRequest
response_dma3=system.pcie3.upstreamRequest

[system.clk_domain]
type=SrcClockDomain
children=voltage_domain
clock=1000
domain_id=-1
eventq_index=0
init_perf_level=0
voltage_domain=system.clk_domain.voltage_domain

[system.clk_domain.voltage_domain]
type=VoltageDomain
eventq_index=0
voltage=1.0

[system.cpu]
type=BaseTimingSimpleCPU
children=decoder interrupts isa mmu power_state tracer workload
branchPred=Null
checker=Null
clk_domain=system.clk_domain
cpu_id=-1
decoder=system.cpu.decoder
do_checkpoint_insts=true
do_statistics_insts=true
eventq_index=0
function_trace=false
function_trace_start=0
interrupts=system.cpu.interrupts
isa=system.cpu.isa
max_insts_all_threads=0
max_insts_any_thread=0
mmu=system.cpu.mmu
numThreads=1
power_gating_on_idle=false
power_model=
power_state=system.cpu.power_state
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
socket_id=0
switched_out=false
syscallRetryLatency=10000
system=system
tracer=system.cpu.tracer
workload=system.cpu.workload
dcache_port=system.membus.cpu_side_ports[1]
icache_port=system.membus.cpu_side_ports[0]

[system.cpu.decoder]
type=X86Decoder
eventq_index=0
isa=system.cpu.isa

[system.cpu.interrupts]
type=X86LocalApic
children=clk_domain
clk_domain=system.cpu.interrupts.clk_domain
eventq_index=0
int_latency=1000
pio_latency=100000
system=system
int_requestor=system.membus.cpu_side_ports[2]
int_responder=system.membus.mem_side_ports[1]
pio=system.membus.mem_side_ports[0]

[system.cpu.interrupts.clk_domain]
type=DerivedClockDomain
clk_divider=16
clk_domain=system.clk_domain
eventq_index=0

[system.cpu.isa]
type=X86ISA
eventq_index=0
vendor_string=HygonGenuine

[system.cpu.mmu]
type=X86MMU
children=dtb itb
dtb=system.cpu.mmu.dtb
eventq_index=0
itb=system.cpu.mmu.itb

[system.cpu.mmu.dtb]
type=X86TLB
children=walker
entry_type=data
eventq_index=0
next_level=Null
size=64
system=system
walker=system.cpu.mmu.dtb.walker

[system.cpu.mmu.dtb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=system.clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=system.cpu.mmu.dtb.walker.power_state
system=system

[system.cpu.mmu.dtb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu.mmu.itb]
type=X86TLB
children=walker
entry_type=instruction
eventq_index=0
next_level=Null
size=64
system=system
walker=system.cpu.mmu.itb.walker

[system.cpu.mmu.itb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=system.clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=system.cpu.mmu.itb.walker.power_state
system=system

[system.cpu.mmu.itb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=ON CLK_GATED OFF

[system.cpu.tracer]
type=ExeTracer
eventq_index=0

[system.cpu.workload]
type=Process
cmd=tests/test-progs/hello/bin/x86/linux/hello
cwd=/home/bill/gem5-for-CXL/gem5
drivers=
egid=100
env=
errout=cerr
euid=100
eventq_index=0
executable=
gid=100
input=cin
kvmInSE=false
maxStackSize=67108864
output=cout
pgid=100
pid=100
ppid=0
release=5.1.0
simpoint=0
system=system
uid=100
useArchPT=false

[system.dvfs_handler]
type=DVFSHandler
domains=
enable=false
eventq_index=0
sys_clk_domain=system.clk_domain
transition_latency=100000000

[system.mem_ctrl]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.mem_ctrl.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.mem_ctrl.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.membus.mem_side_ports[2]

[system.mem_ctrl.dram]
type=DRAMInterface
children=power_state
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.23500000000000001
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=4
addr_mapping=RoRaBaCoCh
bank_groups_per_rank=0
banks_per_rank=8
beats_per_clock=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=8
device_rowbuffer_size=1024
device_size=536870912
devices_per_rank=8
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
null=false
page_policy=open_adaptive
power_model=
power_state=system.mem_ctrl.dram.power_state
range=0:536870912
ranks_per_channel=2
read_buffer_size=32
tAAD=1250
tBURST=5000
tBURST_MAX=5000
tBURST_MIN=5000
tCCD_L=0
tCCD_L_WR=0
tCK=1250
tCL=13750
tCS=2500
tCWL=13750
tPPD=0
tRAS=35000
tRCD=13750
tRCD_WR=13750
tREFI=7800000
tRFC=260000
tRP=13750
tRRD=6000
tRRD_L=0
tRTP=7500
tRTW=2500
tWR=15000
tWTR=7500
tWTR_L=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64
writeable=true

[system.mem_ctrl.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.mem_ctrl.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.membus]
type=CoherentXBar
children=power_state snoop_filter
clk_domain=system.clk_domain
eventq_index=0
forward_latency=4
frontend_latency=3
header_latency=1
max_outstanding_snoops=512
max_routing_table_size=512
point_of_coherency=true
point_of_unification=true
power_model=
power_state=system.membus.power_state
response_latency=2
snoop_filter=system.membus.snoop_filter
snoop_response_latency=4
system=system
use_default_range=false
width=16
cpu_side_ports=system.cpu.icache_port system.cpu.dcache_port system.cpu.interrupts.int_requestor system.system_port system.RootComplex.request_dma
mem_side_ports=system.cpu.interrupts.pio system.cpu.interrupts.int_responder system.mem_ctrl.port system.RootComplex.response

[system.membus.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.membus.snoop_filter]
type=SnoopFilter
eventq_index=0
lookup_latency=1
max_capacity=8388608
system=system

[system.pcie1]
type=PCIELink
delay=0
delay_var=0
eventq_index=0
lanes=2
max_queue_size=10
mps=5
speed=5.0
downstreamRequest=system.switch.response
downstreamResponse=system.switch.request_dma
upstreamRequest=system.RootComplex.response_dma1
upstreamResponse=system.RootComplex.request1

[system.pcie2]
type=PCIELink
delay=0
delay_var=0
eventq_index=0
lanes=2
max_queue_size=10
mps=5
speed=5.0
upstreamRequest=system.RootComplex.response_dma2
upstreamResponse=system.RootComplex.request2

[system.pcie3]
type=PCIELink
delay=0
delay_var=0
eventq_index=0
lanes=2
max_queue_size=10
mps=5
speed=5.0
upstreamRequest=system.RootComplex.response_dma3
upstreamResponse=system.RootComplex.request3

[system.pcie4]
type=PCIELink
delay=0
delay_var=0
eventq_index=0
lanes=2
max_queue_size=10
mps=5
speed=5.0
downstreamRequest=system.switch.response_dma1
downstreamResponse=system.switch.request1

[system.pcie5]
type=PCIELink
delay=0
delay_var=0
eventq_index=0
lanes=2
max_queue_size=10
mps=5
speed=5.0
downstreamRequest=system.switch.response_dma2
downstreamResponse=system.switch.request2

[system.pcie6]
type=PCIELink
delay=0
delay_var=0
eventq_index=0
lanes=2
max_queue_size=10
mps=5
speed=5.0
downstreamRequest=system.switch.response_dma3
downstreamResponse=system.switch.request3

[system.switch]
type=PciBridge2
BAR0Size=0
BAR1Size=0
BIST=0
Bar0=0
Bar1=0
BridgeControl=0
CacheLineSize=0
CapabilityPointer=208
ClassCode=6
Command=1031
DeviceId1=33331
DeviceId2=33331
DeviceId3=33331
DeviceId_upstream=33330
ExpansionROMBaseAddress=0
HeaderType=1
IOBase=1
IOBaseUpper=12032
IOLimit=1
IOLimitUpper=12032
InterruptLine=32
InterruptPin=1
LatencyTimer=0
MemoryBase=0
MemoryLimit=0
PXCAPBaseOffset=208
PXCAPCapId=16
PXCAPCapabilities=0
PXCAPCapabilities_downstream=97
PXCAPCapabilities_upstream=81
PXCAPDevCap2=0
PXCAPDevCapabilities=0
PXCAPDevCtrl=4128
PXCAPDevCtrl2=0
PXCAPDevStatus=0
PXCAPLinkCap=16814097
PXCAPLinkCtrl=8
PXCAPLinkStatus=17
PXCAPNextCapability=0
PXCAPRootControl=0
PXCAPRootStatus=0
PrefetchableMemoryBase=0
PrefetchableMemoryBaseUpper=0
PrefetchableMemoryLimit=0
PrefetchableMemoryLimitUpper=0
PrimaryBusNumber=0
ProgIF=0
Revision=0
SecondaryBusNumber=0
SecondaryLatencyTimer=0
SecondaryStatus=0
Status=16
SubClassCode=4
SubordinateBusNumber=0
VendorId=4172
config_latency=20000
delay=0
eventq_index=0
is_switch=1
is_transmit=0
pci_bus=1
pci_dev1=0
pci_dev2=1
pci_dev3=2
pci_func1=0
pci_func2=0
pci_func3=0
pci_upstream_dev=0
pci_upstream_func=0
rc_id=0
req_size=16
resp_size=16
request1=system.pcie4.downstreamResponse
request2=system.pcie5.downstreamResponse
request3=system.pcie6.downstreamResponse
request_dma=system.pcie1.downstreamResponse
response=system.pcie1.downstreamRequest
response_dma1=system.pcie4.downstreamRequest
response_dma2=system.pcie5.downstreamRequest
response_dma3=system.pcie6.downstreamRequest

[system.workload]
type=X86EmuLinux
eventq_index=0
remote_gdb_port=#7000
wait_for_remote_gdb=false

