Scalable FPGA-based architecture for DCT computation using dynamic partial reconfiguration