
// interrupt source;
mac_intr;
mac_nmi;
pwr_intr;
bb_int;
bt_mac_int;
bt_bb_int;
bt_bb_nmi;
rwbt_irq;
rwble_irq;
rwbt_nmi;
rwble_nmi;
slc0_intr;
slc1_intr;
uhci0_intr;
uhci1_intr;
tg_t0_level_int;
tg_t1_level_int;
tg_wdt_level_int;
tg_lact_level_int;
tg1_t0_level_int;
tg1_t1_level_int;
tg1_wdt_level_int;
tg1_lact_level_int;
gpio_interrupt_pro;
gpio_interrupt_pro_nmi;
gpio_interrupt_app;
gpio_interrupt_app_nmi;
dedicated_gpio_in_intr;
cpu_intr_from_cpu_0;
cpu_intr_from_cpu_1;
cpu_intr_from_cpu_2;
cpu_intr_from_cpu_3;
spi_intr_1;
spi_intr_2;
spi_intr_3;
i2s0_int;
i2s1_int;
uart_intr;
uart1_intr;
uart2_intr;
sdio_host_interrupt;
pwm0_intr;
pwm1_intr;
pwm2_intr;
pwm3_intr;
ledc_int;
efuse_int;
can_int;
usb_intr;
rtc_core_intr;
rmt_intr;
pcnt_intr;
i2c_ext0_intr;
i2c_ext1_intr;
rsa_intr;
spi1_dma_int;
spi2_dma_int;
spi3_dma_int;
wdg_int;
timer_int1;
timer_int2;
tg_t0_edge_int;
tg_t1_edge_int;
tg_wdt_edge_int;
tg_lact_edge_int;
tg1_t0_edge_int;
tg1_t1_edge_int;
tg1_wdt_edge_int;
tg1_lact_edge_int;
cache_ia_int;
systimer_target0_int;
systimer_target1_int;
systimer_target2_int;
assist_debug_intr;
Pms_pro_IRam0_iLg_Intr;
Pms_pro_DRam0_iLg_Intr;
Pms_pro_DPort_iLg_Intr;
Pms_pro_AHB_iLg_Intr;
Pms_pro_cache_iLg_Intr;
Pms_DMA_apb_i_iLg_Intr;
Pms_DMA_rx_i_iLg_Intr;
Pms_DMA_tx_i_iLg_Intr;
spi0_reject_cache_intr;
spi1_reject_cpu_intr;
DMA_copy_intr;
spi4_dma_int;
spi_intr_4;
dcache_preload_int;
icache_preload_int;

// interrupt type;
 0 : intr;
 1 : intr;
 2 : intr;
 3 : intr;
 4 : intr;
 5 : intr;
 6 : timer.0;
 7 : sw;
 8 : intr;
 9 : intr;
10 : intr;
11 : profiling;
12 : intr;
13 : intr;
14 : nmi;
15 : timer.1;
16 : timer.2;
17 : intr;
18 : intr;
19 : intr;
20 : intr;
21 : intr;
22 : intr;
23 : intr;
24 : intr;
25 : intr;
26 : intr;
27 : intr;
28 : intr;
29 : sw;
30 : intr;
31 : intr;

// version;
28'h1810250;

