Generated by Fabric Compiler ( version 2022.2-SP4.2 <build 132111> ) at Fri Oct 13 11:18:10 2023


Cell Usage:
GTP_APM_E1 (SIMD)           1 use
GTP_CLKBUFG                   2 uses
GTP_DDC_E1                    5 uses
GTP_DFF                     115 uses
GTP_DFF_C                  2554 uses
GTP_DFF_CE                 1395 uses
GTP_DFF_P                    96 uses
GTP_DFF_PE                   45 uses
GTP_DFF_R                    44 uses
GTP_DFF_RE                   10 uses
GTP_DLL                       1 use
GTP_DRM18K                   18 uses
GTP_GRS                       1 use
GTP_INV                      18 uses
GTP_IOCLKBUF                  2 uses
GTP_IOCLKDIV                  1 use
GTP_IODELAY                  16 uses
GTP_ISERDES                  16 uses
GTP_LUT1                     37 uses
GTP_LUT2                    437 uses
GTP_LUT3                    679 uses
GTP_LUT4                   1101 uses
GTP_LUT5                   1361 uses
GTP_LUT5CARRY              1077 uses
GTP_LUT5M                   503 uses
GTP_MUX2LUT6                 73 uses
GTP_MUX2LUT7                 20 uses
GTP_MUX2LUT8                  8 uses
GTP_OSERDES                  53 uses
GTP_PLL_E3                    2 uses
GTP_RAM16X1DP                72 uses
GTP_ROM32X1                   2 uses

I/O ports: 71
GTP_INBUF                  13 uses
GTP_IOBUF                  16 uses
GTP_IOBUFCO                 2 uses
GTP_OUTBUF                  4 uses
GTP_OUTBUFT                35 uses
GTP_OUTBUFTCO               1 use

Mapping Summary:
Total LUTs: 5269 of 22560 (23.36%)
	LUTs as dram: 72 of 7568 (0.95%)
	LUTs as logic: 5197
Total Registers: 4259 of 33840 (12.59%)
Total Latches: 0

DRM18K:
Total DRM18K = 18.0 of 60 (30.00%)

APMs:
Total APMs = 0.50 of 40 (1.25%)

Total I/O ports = 74 of 226 (32.74%)


Overview of Control Sets:

Number of unique control sets : 148

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 2        | 0                 2
  [2, 4)      | 25       | 1                 24
  [4, 6)      | 20       | 0                 20
  [6, 8)      | 13       | 2                 11
  [8, 10)     | 17       | 0                 17
  [10, 12)    | 8        | 1                 7
  [12, 14)    | 5        | 0                 5
  [14, 16)    | 19       | 0                 19
  [16, Inf)   | 39       | 3                 36
--------------------------------------------------------------
  The maximum fanout: 1238
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 115
  NO              NO                YES                2650
  NO              YES               NO                 44
  YES             NO                NO                 0
  YES             NO                YES                1440
  YES             YES               NO                 10
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

View the details of control sets in the file ov5640_hdmi_median_filter_controlsets.txt.


Device Utilization Summary Of Each Module:
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name                                   | LUT      | FF       | Distributed RAM     | APM     | DRM     | ADC     | CGRA     | CRYSTAL     | DLL     | DQSL     | EFUSECODE     | FLSIF     | HMEMC     | HSST     | IO     | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | LUT CARRY     | LUT6 MUX     | LUT7 MUX     | LUT8 MUX     | OSC     | PCIE     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| ov5640_hdmi_median_filter                          | 5269     | 4259     | 72                  | 0.5     | 18      | 0       | 0        | 0           | 1       | 5        | 0             | 0         | 0         | 0        | 74     | 1           | 0           | 2            | 0        | 1077          | 73           | 20           | 8            | 0       | 0        | 2       | 0        | 0          | 0             | 1         | 0        | 2        
| + u_ddr3_ctrl_top                                  | 4061     | 3612     | 72                  | 0       | 16      | 0       | 0        | 0           | 1       | 5        | 0             | 0         | 0         | 0        | 48     | 1           | 0           | 2            | 0        | 724           | 24           | 1            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 2        
|   + u_aq_axi_master                                | 113      | 86       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 60            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ctrl_fifo                                    | 226      | 251      | 0                   | 0       | 16      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 97            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_rd_fifo                                    | 110      | 106      | 0                   | 0       | 8       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 48            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_rd_fifo                        | 110      | 106      | 0                   | 0       | 8       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 48            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_fifo_ctrl                         | 110      | 106      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 48            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram                            | 0        | 0        | 0                   | 0       | 8       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_wr_fifo                                    | 112      | 110      | 0                   | 0       | 8       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 49            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_wr_fifo                        | 112      | 110      | 0                   | 0       | 8       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 49            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_fifo_ctrl                         | 112      | 110      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 49            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram                            | 0        | 0        | 0                   | 0       | 8       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ddr3_ip                                      | 3604     | 3198     | 72                  | 0       | 0       | 0       | 0        | 0           | 1       | 5        | 0             | 0         | 0         | 0        | 48     | 1           | 0           | 2            | 0        | 488           | 24           | 1            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 2        
|     + u_ddrp_rstn_sync                             | 0        | 2        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ddrphy_top                                 | 2231     | 1816     | 0                   | 0       | 0       | 0       | 0        | 0           | 1       | 5        | 0             | 0         | 0         | 0        | 48     | 0           | 0           | 0            | 0        | 377           | 4            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_calib_top                           | 786      | 545      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 77            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + calib_mux                                | 30       | 23       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + ddrphy_init                              | 135      | 92       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 46            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + ddrphy_main_ctrl                         | 13       | 11       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + ddrphy_wrlvl                             | 44       | 38       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 7             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + rdcal                                    | 340      | 74       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 17            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + upcal                                    | 223      | 307      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 7             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_dfi                                 | 353      | 385      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 31            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_dll_update_ctrl                     | 11       | 12       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_gate_update_ctrl                    | 41       | 50       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + drift_dqs_group[0].ddrphy_drift_ctrl     | 21       | 26       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 9             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + drift_dqs_group[1].ddrphy_drift_ctrl     | 19       | 24       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 9             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_info                                | 96       | 60       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 15            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_reset_ctrl                          | 75       | 58       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 25            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + ddrphy_pll_lock_debounce                 | 45       | 22       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_ddrphy_rstn_sync                       | 0        | 2        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_dll_rst_sync                           | 0        | 2        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_slice_top                           | 863      | 698      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 5        | 0             | 0         | 0         | 0        | 48     | 0           | 0           | 0            | 0        | 211           | 4            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + i_dqs_group[0].u_ddrphy_data_slice       | 465      | 294      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 1        | 0             | 0         | 0         | 0        | 11     | 0           | 0           | 0            | 0        | 105           | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + data_slice_dqs_gate_cal                | 172      | 82       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 22            | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + dqs_gate_coarse_cal                  | 76       | 34       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + gatecal                              | 96       | 48       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 22            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + data_slice_wrlvl                       | 56       | 43       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 7             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqs_rddata_align                       | 55       | 80       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqsi_rdel_cal                          | 173      | 84       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 76            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + wdata_path_adj                         | 9        | 5        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + i_dqs_group[1].u_ddrphy_data_slice       | 389      | 271      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 1        | 0             | 0         | 0         | 0        | 11     | 0           | 0           | 0            | 0        | 106           | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + data_slice_dqs_gate_cal                | 121      | 67       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 23            | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + dqs_gate_coarse_cal                  | 31       | 26       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + gatecal                              | 90       | 41       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 23            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + data_slice_wrlvl                       | 56       | 43       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 7             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqs_rddata_align                       | 55       | 80       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqsi_rdel_cal                          | 152      | 81       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 76            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + wdata_path_adj                         | 5        | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_control_path_adj                       | 0        | 3        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_slice_rddata_align                     | 3        | 130      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_training_ctrl                       | 6        | 8        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ipsxb_ddrc_top                             | 1372     | 1380     | 72                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 111           | 20           | 1            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_calib_delay                           | 0        | 43       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_cfg_apb                               | 12       | 9        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_dcd_top                               | 151      | 131      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 19            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_dcd_bm                              | 100      | 67       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 12            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + mcdq_dcd_rowaddr                       | 17       | 8        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_dcd_sm                              | 51       | 64       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 7             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_dcp_top                               | 821      | 584      | 70                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 71            | 5            | 1            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_dcp_back_ctrl                       | 537      | 388      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 4             | 5            | 1            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + PRE_PASS_LOOP[0].timing_pre_pass       | 21       | 13       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + PRE_PASS_LOOP[1].timing_pre_pass       | 21       | 13       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + PRE_PASS_LOOP[2].timing_pre_pass       | 21       | 13       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + PRE_PASS_LOOP[3].timing_pre_pass       | 21       | 13       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + PRE_PASS_LOOP[4].timing_pre_pass       | 21       | 13       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + PRE_PASS_LOOP[5].timing_pre_pass       | 21       | 13       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + PRE_PASS_LOOP[6].timing_pre_pass       | 21       | 13       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + PRE_PASS_LOOP[7].timing_pre_pass       | 21       | 13       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRC_LOOP[0].trc_timing                 | 4        | 4        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRC_LOOP[1].trc_timing                 | 4        | 4        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRC_LOOP[2].trc_timing                 | 4        | 4        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRC_LOOP[3].trc_timing                 | 4        | 4        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRC_LOOP[4].trc_timing                 | 4        | 4        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRC_LOOP[5].trc_timing                 | 4        | 4        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRC_LOOP[6].trc_timing                 | 4        | 4        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRC_LOOP[7].trc_timing                 | 4        | 4        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRDA2ACT_LOOP[0].trda2act_timing       | 8        | 5        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRDA2ACT_LOOP[1].trda2act_timing       | 7        | 5        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRDA2ACT_LOOP[2].trda2act_timing       | 7        | 5        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRDA2ACT_LOOP[3].trda2act_timing       | 7        | 5        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRDA2ACT_LOOP[4].trda2act_timing       | 7        | 5        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRDA2ACT_LOOP[5].trda2act_timing       | 7        | 5        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRDA2ACT_LOOP[6].trda2act_timing       | 7        | 5        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRDA2ACT_LOOP[7].trda2act_timing       | 7        | 5        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TWRA2ACT_LOOP[0].twra2act_timing       | 9        | 6        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TWRA2ACT_LOOP[1].twra2act_timing       | 9        | 6        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TWRA2ACT_LOOP[2].twra2act_timing       | 9        | 6        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TWRA2ACT_LOOP[3].twra2act_timing       | 9        | 6        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TWRA2ACT_LOOP[4].twra2act_timing       | 9        | 6        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TWRA2ACT_LOOP[5].twra2act_timing       | 9        | 6        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TWRA2ACT_LOOP[6].twra2act_timing       | 9        | 6        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TWRA2ACT_LOOP[7].twra2act_timing       | 9        | 6        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + mcdq_timing_rd_pass                    | 10       | 7        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + tfaw_timing                            | 24       | 18       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + TFAW_LOOP[0].mcdq_tfaw               | 7        | 5        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + TFAW_LOOP[1].mcdq_tfaw               | 7        | 5        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + TFAW_LOOP[2].mcdq_tfaw               | 7        | 5        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + timing_act_pass                        | 27       | 8        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 4             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + timing_prea_pass                       | 15       | 12       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + timing_ref_pass                        | 19       | 7        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + timing_wr_pass                         | 10       | 5        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_dcp_buf                             | 234      | 148      | 70                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 67            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + A_ipsxb_distributed_fifo               | 77       | 15       | 35                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipsxb_distributed_fifo_distributed_fifo_v1_0| 77       | 15       | 35                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + ipsxb_distributed_sdpram_distributed_fifo_v1_0| 35       | 0        | 35                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_ipsxb_distributed_fifo_ctr       | 41       | 15       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + B_ipsxb_distributed_fifo               | 77       | 15       | 35                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipsxb_distributed_fifo_distributed_fifo_v1_0| 77       | 15       | 35                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + ipsxb_distributed_sdpram_distributed_fifo_v1_0| 35       | 0        | 35                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_ipsxb_distributed_fifo_ctr       | 41       | 15       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_dcp_out                             | 50       | 48       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_dfi                                   | 79       | 83       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_ui_axi                                | 149      | 276      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 8             | 15           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_reg_fifo2                           | 71       | 49       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_user_cmd_fifo                          | 24       | 82       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_wdatapath                             | 160      | 254      | 2                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 13            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + ipsxb_distributed_fifo                   | 27       | 14       | 2                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 13            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_ipsxb_distributed_fifo_distributed_fifo_v1_0| 27       | 14       | 2                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 13            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + ipsxb_distributed_sdpram_distributed_fifo_v1_0| 2        | 0        | 2                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipsxb_distributed_fifo_ctr         | 24       | 14       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 13            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mc3q_wdp_dcp                             | 0        | 4        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_wdp_align                           | 132      | 232      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ipsxb_ddrphy_pll                           | 0        | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ddr3_rw_ctrl                                 | 116      | 74       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 79            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_hdmi_top                                       | 341      | 178      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 8      | 0           | 0           | 0            | 0        | 100           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_rgb2dvi_0                                    | 301      | 155      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 8      | 0           | 0           | 0            | 0        | 81            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + encoder_b                                    | 85       | 40       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 27            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + encoder_g                                    | 82       | 36       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 27            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + encoder_r                                    | 82       | 33       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 27            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + reset_syn                                    | 0        | 2        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + serializer_b                                 | 12       | 10       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 2      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + serializer_clk                               | 9        | 8        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 2      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + serializer_g                                 | 16       | 13       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 2      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + serializer_r                                 | 15       | 13       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 2      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_video_driver                                 | 40       | 23       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 19            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_ov5640_dri                                     | 389      | 129      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 25            | 49           | 19           | 8            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_cmos_capture_data                            | 31       | 35       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_i2c_cfg                                      | 264      | 45       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 19            | 46           | 19           | 8            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_i2c_dri                                      | 94       | 49       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 6             | 3            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_pll_clk                                        | 0        | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_vip                                            | 473      | 340      | 0                   | 0.5     | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 228           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_rgb2ycbcr                                    | 112      | 53       | 0                   | 0.5     | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 67            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_vip_gray_median_filter                       | 361      | 287      | 0                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 161           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_median_filter_3x3                          | 272      | 111      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 152           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_sort3_1                                  | 52       | 24       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 24            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_sort3_2                                  | 52       | 24       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 24            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_sort3_3                                  | 52       | 24       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 24            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_sort3_4                                  | 25       | 8        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 16            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_sort3_5                                  | 34       | 8        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 24            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_sort3_6                                  | 25       | 8        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 16            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_sort3_7                                  | 32       | 6        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 24            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_vip_matrix_generate_3x3_8bit               | 83       | 176      | 0                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 9             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_line_shift_ram_8bit                      | 10       | 57       | 0                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 9             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_ram_2048x8_0                           | 0        | 0        | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_ipml_sdpram_blk_mem_gen_0            | 0        | 0        | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_ram_2048x8_1                           | 0        | 0        | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_ipml_sdpram_blk_mem_gen_0            | 0        | 0        | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Timing analysis mode : single corner

 Clock Summary:                                                                                                                                                               
******************************************************************************************************************************************************************************
                                                                                                       Clock   Non-clock                                                      
 Clock                                          Period       Waveform            Type                  Loads       Loads  Sources                                             
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 sys_clk                                        20.0000      {0.0000 10.0000}    Declared                  0           7  {sys_clk}                                           
   ui_clk                                       10.0000      {0.0000 5.0000}     Generated (sys_clk)    3578           0  {u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT}  
   ioclk0                                       2.5000       {0.0000 1.2500}     Generated (sys_clk)       3           0  {u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_0/CLKOUT} 
   ioclk1                                       2.5000       {0.0000 1.2500}     Generated (sys_clk)      18           1  {u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKOUT} 
   ioclk_gate_clk                               10.0000      {0.0000 5.0000}     Generated (sys_clk)       1           0  {u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg_gate/CLKOUT}   
   sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred  20.0000      {0.0000 10.0000}    Generated (sys_clk)      73           0  {u_pll_clk/u_pll_e3/CLKOUT2}                        
   sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred  2.6660       {0.0000 1.3330}     Generated (sys_clk)      60           0  {u_pll_clk/u_pll_e3/CLKOUT1}                        
   sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred  13.3330      {0.0000 6.6660}     Generated (sys_clk)     193           0  {u_pll_clk/u_pll_e3/CLKOUT0}                        
 ov5640_hdmi_median_filter|cam_pclk             1000.0000    {0.0000 500.0000}   Declared                457           0  {cam_pclk}                                          
==============================================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 sys_clk                       asynchronous               sys_clk                                   
 ioclk0                        asynchronous               ioclk0                                    
 ioclk1                        asynchronous               ioclk1                                    
 ioclk_gate_clk                asynchronous               ioclk_gate_clk                            
 Inferred_clock_group_0        asynchronous               ov5640_hdmi_median_filter|cam_pclk        
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 ui_clk                    100.0000 MHz    120.9629 MHz        10.0000         8.2670          1.733
 ioclk1                    400.0000 MHz    708.2153 MHz         2.5000         1.4120          1.088
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                            50.0000 MHz    201.2882 MHz        20.0000         4.9680         15.032
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                           375.0938 MHz    578.7037 MHz         2.6660         1.7280          0.938
 ov5640_hdmi_median_filter|cam_pclk
                             1.0000 MHz    171.0864 MHz      1000.0000         5.8450        994.155
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                            75.0019 MHz    150.5117 MHz        13.3330         6.6440          6.689
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ui_clk                 ui_clk                       1.733       0.000              0           5796
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        ui_clk                       5.425       0.000              0             15
 ioclk1                 ioclk1                       1.088       0.000              0             48
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                                                    15.032       0.000              0            109
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                                                     3.898       0.000              0             35
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                     0.783       0.000              0             74
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                     0.938       0.000              0             60
 ov5640_hdmi_median_filter|cam_pclk
                        ov5640_hdmi_median_filter|cam_pclk
                                                   994.155       0.000              0            687
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     6.689       0.000              0            315
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                    -1.805     -19.855             11             11
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ui_clk                 ui_clk                       0.542       0.000              0           5796
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        ui_clk                      -3.638     -54.075             15             15
 ioclk1                 ioclk1                       1.193       0.000              0             48
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                                                     0.740       0.000              0            109
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                                                     3.288       0.000              0             35
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                     1.058       0.000              0             74
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                     0.872       0.000              0             60
 ov5640_hdmi_median_filter|cam_pclk
                        ov5640_hdmi_median_filter|cam_pclk
                                                     0.740       0.000              0            687
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     0.740       0.000              0            315
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     4.819       0.000              0             11
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ui_clk                 ui_clk                       6.606       0.000              0           1897
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                        ui_clk                       9.288       0.000              0           1434
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                                                    16.805       0.000              0             65
 ov5640_hdmi_median_filter|cam_pclk
                        ov5640_hdmi_median_filter|cam_pclk
                                                   997.342       0.000              0             59
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                    -3.693    -298.283             84             84
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                    11.405       0.000              0             44
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ui_clk                 ui_clk                       1.047       0.000              0           1897
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                        ui_clk                      -1.595     -43.653             54           1434
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                                                     1.250       0.000              0             65
 ov5640_hdmi_median_filter|cam_pclk
                        ov5640_hdmi_median_filter|cam_pclk
                                                     2.208       0.000              0             59
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     6.057       0.000              0             84
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     1.487       0.000              0             44
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ui_clk                                              3.100       0.000              0           3578
 ioclk0                                              0.397       0.000              0              3
 ioclk1                                              0.397       0.000              0             18
 ioclk_gate_clk                                      4.380       0.000              0              1
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred         9.380       0.000              0             73
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred        -0.184      -1.472              8             60
 ov5640_hdmi_median_filter|cam_pclk                498.862       0.000              0            457
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred         5.768       0.000              0            193
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value[5]/CLK (GTP_DFF_CE)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[5]/D (GTP_DFF_CE)
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.677
  Launch Clock Delay      :  7.677
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=7)        0.605       2.998         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.832         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.926 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.531         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       4.531 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3578)     3.146       7.677         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value[5]/CLK (GTP_DFF_CE)

                                   tco                   0.329       8.006 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value[5]/Q (GTP_DFF_CE)
                                   net (fanout=18)       0.834       8.840         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/coarse_slip_step [3]
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N22_10[2]/I0 (GTP_LUT4)
                                   td                    0.274       9.114 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N22_10[2]/Z (GTP_LUT4)
                                   net (fanout=2)        0.553       9.667         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N22 [2]
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N52_7[2]/I1 (GTP_LUT5)
                                   td                    0.185       9.852 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N52_7[2]/Z (GTP_LUT5)
                                   net (fanout=1)        0.464      10.316         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N13152
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N52_9[2]_2/I2 (GTP_LUT3)
                                   td                    0.185      10.501 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N52_9[2]_2/Z (GTP_LUT3)
                                   net (fanout=4)        0.641      11.142         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_next [2]
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N139/I3 (GTP_LUT5)
                                   td                    0.185      11.327 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N139/Z (GTP_LUT5)
                                   net (fanout=9)        0.745      12.072         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N139
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N396_3/I0 (GTP_LUT2)
                                   td                    0.185      12.257 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N396_3/Z (GTP_LUT2)
                                   net (fanout=10)       0.758      13.015         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N396
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_26/I0 (GTP_LUT4)
                                   td                    0.185      13.200 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_26/Z (GTP_LUT4)
                                   net (fanout=11)       0.771      13.971         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N13086
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_49[1]_1/I1 (GTP_LUT2)
                                   td                    0.185      14.156 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_49[1]_1/Z (GTP_LUT2)
                                   net (fanout=1)        0.464      14.620         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N13115
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_1/I3 (GTP_LUT5CARRY)
                                   td                    0.233      14.853 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.853         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.co [1]
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.883         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.co [2]
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.913 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.913         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.co [3]
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.943 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.943         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.co [4]
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.236      15.179 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_5/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464      15.643         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N13125
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_51[5]/I2 (GTP_LUT3)
                                   td                    0.185      15.828 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_51[5]/Z (GTP_LUT3)
                                   net (fanout=1)        0.000      15.828         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389 [5]
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[5]/D (GTP_DFF_CE)

 Data arrival time                                                  15.828         Logic Levels: 10 
                                                                                   Logic: 2.457ns(30.144%), Route: 5.694ns(69.856%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      12.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      12.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=7)        0.605      12.998         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      13.832         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.926 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      14.531         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      14.531 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3578)     3.146      17.677         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[5]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      17.677                          
 clock uncertainty                                      -0.150      17.527                          

 Setup time                                              0.034      17.561                          

 Data required time                                                 17.561                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.561                          
 Data arrival time                                                  15.828                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.733                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value[5]/CLK (GTP_DFF_CE)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[5]/D (GTP_DFF_CE)
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.677
  Launch Clock Delay      :  7.677
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=7)        0.605       2.998         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.832         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.926 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.531         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       4.531 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3578)     3.146       7.677         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value[5]/CLK (GTP_DFF_CE)

                                   tco                   0.329       8.006 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value[5]/Q (GTP_DFF_CE)
                                   net (fanout=18)       0.834       8.840         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/coarse_slip_step [3]
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N22_10[2]/I0 (GTP_LUT4)
                                   td                    0.274       9.114 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N22_10[2]/Z (GTP_LUT4)
                                   net (fanout=2)        0.553       9.667         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N22 [2]
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N52_7[2]/I2 (GTP_LUT5)
                                   td                    0.185       9.852 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N52_7[2]/Z (GTP_LUT5)
                                   net (fanout=1)        0.464      10.316         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N12554
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N52_9[2]_2/I2 (GTP_LUT3)
                                   td                    0.185      10.501 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N52_9[2]_2/Z (GTP_LUT3)
                                   net (fanout=4)        0.641      11.142         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_next [2]
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N139/I3 (GTP_LUT5)
                                   td                    0.185      11.327 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N139/Z (GTP_LUT5)
                                   net (fanout=9)        0.745      12.072         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N139
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N396_2/I1 (GTP_LUT2)
                                   td                    0.185      12.257 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N396_2/Z (GTP_LUT2)
                                   net (fanout=10)       0.758      13.015         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N396
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_26/I0 (GTP_LUT4)
                                   td                    0.185      13.200 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_26/Z (GTP_LUT4)
                                   net (fanout=11)       0.771      13.971         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N12470
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_49[1]_1/I1 (GTP_LUT2)
                                   td                    0.185      14.156 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_49[1]_1/Z (GTP_LUT2)
                                   net (fanout=1)        0.464      14.620         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N12499
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_1/I3 (GTP_LUT5CARRY)
                                   td                    0.233      14.853 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.853         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.co [1]
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.883         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.co [2]
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.913 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.913         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.co [3]
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.943 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.943         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.co [4]
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.236      15.179 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_5/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464      15.643         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N12509
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_51[5]/I2 (GTP_LUT3)
                                   td                    0.185      15.828 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_51[5]/Z (GTP_LUT3)
                                   net (fanout=1)        0.000      15.828         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389 [5]
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[5]/D (GTP_DFF_CE)

 Data arrival time                                                  15.828         Logic Levels: 10 
                                                                                   Logic: 2.457ns(30.144%), Route: 5.694ns(69.856%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      12.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      12.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=7)        0.605      12.998         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      13.832         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.926 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      14.531         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      14.531 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3578)     3.146      17.677         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[5]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      17.677                          
 clock uncertainty                                      -0.150      17.527                          

 Setup time                                              0.034      17.561                          

 Data required time                                                 17.561                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.561                          
 Data arrival time                                                  15.828                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.733                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value[5]/CLK (GTP_DFF_CE)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[4]/D (GTP_DFF_CE)
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.677
  Launch Clock Delay      :  7.677
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=7)        0.605       2.998         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.832         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.926 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.531         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       4.531 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3578)     3.146       7.677         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value[5]/CLK (GTP_DFF_CE)

                                   tco                   0.329       8.006 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value[5]/Q (GTP_DFF_CE)
                                   net (fanout=18)       0.834       8.840         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/coarse_slip_step [3]
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N22_10[2]/I0 (GTP_LUT4)
                                   td                    0.274       9.114 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N22_10[2]/Z (GTP_LUT4)
                                   net (fanout=2)        0.553       9.667         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N22 [2]
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N52_7[2]/I1 (GTP_LUT5)
                                   td                    0.185       9.852 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N52_7[2]/Z (GTP_LUT5)
                                   net (fanout=1)        0.464      10.316         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N13152
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N52_9[2]_2/I2 (GTP_LUT3)
                                   td                    0.185      10.501 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N52_9[2]_2/Z (GTP_LUT3)
                                   net (fanout=4)        0.641      11.142         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_next [2]
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N139/I3 (GTP_LUT5)
                                   td                    0.185      11.327 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N139/Z (GTP_LUT5)
                                   net (fanout=9)        0.745      12.072         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N139
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N396_3/I0 (GTP_LUT2)
                                   td                    0.185      12.257 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N396_3/Z (GTP_LUT2)
                                   net (fanout=10)       0.758      13.015         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N396
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_26/I0 (GTP_LUT4)
                                   td                    0.185      13.200 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_26/Z (GTP_LUT4)
                                   net (fanout=11)       0.771      13.971         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N13086
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_49[1]_1/I1 (GTP_LUT2)
                                   td                    0.185      14.156 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_49[1]_1/Z (GTP_LUT2)
                                   net (fanout=1)        0.464      14.620         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N13115
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_1/I3 (GTP_LUT5CARRY)
                                   td                    0.233      14.853 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.853         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.co [1]
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.883         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.co [2]
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.913 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.913         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.co [3]
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.236      15.149 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_4/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464      15.613         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N13124
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_51[4]/I2 (GTP_LUT3)
                                   td                    0.185      15.798 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_51[4]/Z (GTP_LUT3)
                                   net (fanout=1)        0.000      15.798         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389 [4]
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[4]/D (GTP_DFF_CE)

 Data arrival time                                                  15.798         Logic Levels: 9  
                                                                                   Logic: 2.427ns(29.885%), Route: 5.694ns(70.115%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      12.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      12.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=7)        0.605      12.998         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      13.832         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.926 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      14.531         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      14.531 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3578)     3.146      17.677         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[4]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      17.677                          
 clock uncertainty                                      -0.150      17.527                          

 Setup time                                              0.034      17.561                          

 Data required time                                                 17.561                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.561                          
 Data arrival time                                                  15.798                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.763                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[10]/CLK (GTP_DFF_CE)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_15/DI (GTP_RAM16X1DP)
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.677
  Launch Clock Delay      :  7.677
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=7)        0.605       2.998         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.832         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.926 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.531         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       4.531 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3578)     3.146       7.677         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[10]/CLK (GTP_DFF_CE)

                                   tco                   0.323       8.000 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[10]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.553       8.553         u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/dcd_wr_addr [10]
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_15/DI (GTP_RAM16X1DP)

 Data arrival time                                                   8.553         Logic Levels: 0  
                                                                                   Logic: 0.323ns(36.872%), Route: 0.553ns(63.128%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=7)        0.605       2.998         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.832         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.926 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.531         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       4.531 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3578)     3.146       7.677         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_15/WCLK (GTP_RAM16X1DP)
 clock pessimism                                         0.000       7.677                          
 clock uncertainty                                       0.000       7.677                          

 Hold time                                               0.334       8.011                          

 Data required time                                                  8.011                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.011                          
 Data arrival time                                                   8.553                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.542                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[11]/CLK (GTP_DFF_CE)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_16/DI (GTP_RAM16X1DP)
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.677
  Launch Clock Delay      :  7.677
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=7)        0.605       2.998         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.832         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.926 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.531         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       4.531 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3578)     3.146       7.677         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[11]/CLK (GTP_DFF_CE)

                                   tco                   0.323       8.000 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[11]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.553       8.553         u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/dcd_wr_addr [11]
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_16/DI (GTP_RAM16X1DP)

 Data arrival time                                                   8.553         Logic Levels: 0  
                                                                                   Logic: 0.323ns(36.872%), Route: 0.553ns(63.128%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=7)        0.605       2.998         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.832         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.926 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.531         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       4.531 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3578)     3.146       7.677         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_16/WCLK (GTP_RAM16X1DP)
 clock pessimism                                         0.000       7.677                          
 clock uncertainty                                       0.000       7.677                          

 Hold time                                               0.334       8.011                          

 Data required time                                                  8.011                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.011                          
 Data arrival time                                                   8.553                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.542                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[12]/CLK (GTP_DFF_CE)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_17/DI (GTP_RAM16X1DP)
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.677
  Launch Clock Delay      :  7.677
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=7)        0.605       2.998         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.832         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.926 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.531         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       4.531 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3578)     3.146       7.677         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[12]/CLK (GTP_DFF_CE)

                                   tco                   0.323       8.000 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[12]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.553       8.553         u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/dcd_wr_addr [12]
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_17/DI (GTP_RAM16X1DP)

 Data arrival time                                                   8.553         Logic Levels: 0  
                                                                                   Logic: 0.323ns(36.872%), Route: 0.553ns(63.128%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=7)        0.605       2.998         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.832         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.926 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.531         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       4.531 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3578)     3.146       7.677         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_17/WCLK (GTP_RAM16X1DP)
 clock pessimism                                         0.000       7.677                          
 clock uncertainty                                       0.000       7.677                          

 Hold time                                               0.334       8.011                          

 Data required time                                                  8.011                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.011                          
 Data arrival time                                                   8.553                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.542                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_video_driver/cnt_v[8]/CLK (GTP_DFF_CE)
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/rd_load_d0/D (GTP_DFF_C)
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    4.228  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.677
  Launch Clock Delay      :  3.449
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        26.666      26.666 r                        
 sys_clk                                                 0.000      26.666 r       sys_clk (port)   
                                   net (fanout=1)        0.000      26.666         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      27.877 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      28.968         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      29.062 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=193)      1.053      30.115         pixel_clk        
                                                                           r       u_hdmi_top/u_video_driver/cnt_v[8]/CLK (GTP_DFF_CE)

                                   tco                   0.329      30.444 r       u_hdmi_top/u_video_driver/cnt_v[8]/Q (GTP_DFF_CE)
                                   net (fanout=4)        0.641      31.085         u_hdmi_top/u_video_driver/cnt_v [8]
                                                                                   u_hdmi_top/u_video_driver/N19_mux9_8/I3 (GTP_LUT5)
                                   td                    0.313      31.398 f       u_hdmi_top/u_video_driver/N19_mux9_8/Z (GTP_LUT5)
                                   net (fanout=2)        0.553      31.951         u_hdmi_top/u_video_driver/_N40164
                                                                                   u_hdmi_top/u_video_driver/N7_1/I0 (GTP_LUT4)
                                   td                    0.185      32.136 r       u_hdmi_top/u_video_driver/N7_1/Z (GTP_LUT4)
                                   net (fanout=2)        0.000      32.136         video_vs         
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/rd_load_d0/D (GTP_DFF_C)

 Data arrival time                                                  32.136         Logic Levels: 2  
                                                                                   Logic: 0.827ns(40.920%), Route: 1.194ns(59.080%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             30.000      30.000 r                        
 sys_clk                                                 0.000      30.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      30.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      31.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      32.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      32.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=7)        0.605      32.998         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      32.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      33.832         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      33.926 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      34.531         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      34.531 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3578)     3.146      37.677         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/rd_load_d0/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      37.677                          
 clock uncertainty                                      -0.150      37.527                          

 Setup time                                              0.034      37.561                          

 Data required time                                                 37.561                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 37.561                          
 Data arrival time                                                  32.136                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.425                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/D (GTP_DFF_C)
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    4.228  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.677
  Launch Clock Delay      :  3.449
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        26.666      26.666 r                        
 sys_clk                                                 0.000      26.666 r       sys_clk (port)   
                                   net (fanout=1)        0.000      26.666         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      27.877 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      28.968         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      29.062 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=193)      1.053      30.115         pixel_clk        
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/CLK (GTP_DFF_C)

                                   tco                   0.329      30.444 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464      30.908         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rptr [0]
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/D (GTP_DFF_C)

 Data arrival time                                                  30.908         Logic Levels: 0  
                                                                                   Logic: 0.329ns(41.488%), Route: 0.464ns(58.512%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             30.000      30.000 r                        
 sys_clk                                                 0.000      30.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      30.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      31.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      32.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      32.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=7)        0.605      32.998         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      32.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      33.832         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      33.926 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      34.531         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      34.531 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3578)     3.146      37.677         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      37.677                          
 clock uncertainty                                      -0.150      37.527                          

 Setup time                                              0.034      37.561                          

 Data required time                                                 37.561                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 37.561                          
 Data arrival time                                                  30.908                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.653                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/D (GTP_DFF_C)
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    4.228  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.677
  Launch Clock Delay      :  3.449
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        26.666      26.666 r                        
 sys_clk                                                 0.000      26.666 r       sys_clk (port)   
                                   net (fanout=1)        0.000      26.666         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      27.877 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      28.968         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      29.062 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=193)      1.053      30.115         pixel_clk        
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/CLK (GTP_DFF_C)

                                   tco                   0.329      30.444 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464      30.908         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rptr [1]
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/D (GTP_DFF_C)

 Data arrival time                                                  30.908         Logic Levels: 0  
                                                                                   Logic: 0.329ns(41.488%), Route: 0.464ns(58.512%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             30.000      30.000 r                        
 sys_clk                                                 0.000      30.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      30.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      31.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      32.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      32.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=7)        0.605      32.998         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      32.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      33.832         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      33.926 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      34.531         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      34.531 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3578)     3.146      37.677         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      37.677                          
 clock uncertainty                                      -0.150      37.527                          

 Setup time                                              0.034      37.561                          

 Data required time                                                 37.561                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 37.561                          
 Data arrival time                                                  30.908                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.653                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/D (GTP_DFF_C)
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    4.228  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.677
  Launch Clock Delay      :  3.449
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=193)      1.053       3.449         pixel_clk        
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/CLK (GTP_DFF_C)

                                   tco                   0.323       3.772 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       4.236         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rptr [0]
                                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/D (GTP_DFF_C)

 Data arrival time                                                   4.236         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=7)        0.605       2.998         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.832         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.926 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.531         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       4.531 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3578)     3.146       7.677         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       7.677                          
 clock uncertainty                                       0.150       7.827                          

 Hold time                                               0.047       7.874                          

 Data required time                                                  7.874                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.874                          
 Data arrival time                                                   4.236                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.638                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/D (GTP_DFF_C)
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    4.228  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.677
  Launch Clock Delay      :  3.449
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=193)      1.053       3.449         pixel_clk        
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/CLK (GTP_DFF_C)

                                   tco                   0.323       3.772 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       4.236         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rptr [1]
                                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/D (GTP_DFF_C)

 Data arrival time                                                   4.236         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=7)        0.605       2.998         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.832         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.926 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.531         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       4.531 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3578)     3.146       7.677         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       7.677                          
 clock uncertainty                                       0.150       7.827                          

 Hold time                                               0.047       7.874                          

 Data required time                                                  7.874                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.874                          
 Data arrival time                                                   4.236                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.638                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/D (GTP_DFF_C)
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    4.228  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.677
  Launch Clock Delay      :  3.449
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=193)      1.053       3.449         pixel_clk        
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/CLK (GTP_DFF_C)

                                   tco                   0.323       3.772 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       4.236         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rptr [2]
                                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/D (GTP_DFF_C)

 Data arrival time                                                   4.236         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=7)        0.605       2.998         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.832         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.926 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.531         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       4.531 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3578)     3.146       7.677         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       7.677                          
 clock uncertainty                                       0.150       7.827                          

 Hold time                                               0.047       7.874                          

 Data required time                                                  7.874                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.874                          
 Data arrival time                                                   4.236                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.638                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.678
  Launch Clock Delay      :  5.678
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=7)        0.605       2.998         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.832         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.926 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.531         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.837 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=19)       0.841       5.678         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       6.142 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[0] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.872         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)

 Data arrival time                                                   6.872         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 sys_clk                                                 0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.500         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.711 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       4.802         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       4.893 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=7)        0.605       5.498         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       5.498 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       6.332         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       6.426 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       7.031         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       7.337 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=19)       0.841       8.178         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       8.178                          
 clock uncertainty                                      -0.150       8.028                          

 Setup time                                             -0.068       7.960                          

 Data required time                                                  7.960                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.960                          
 Data arrival time                                                   6.872                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.088                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.678
  Launch Clock Delay      :  5.678
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=7)        0.605       2.998         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.832         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.926 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.531         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.837 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=19)       0.841       5.678         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       6.142 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[1] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.872         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)

 Data arrival time                                                   6.872         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 sys_clk                                                 0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.500         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.711 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       4.802         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       4.893 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=7)        0.605       5.498         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       5.498 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       6.332         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       6.426 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       7.031         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       7.337 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=19)       0.841       8.178         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       8.178                          
 clock uncertainty                                      -0.150       8.028                          

 Setup time                                             -0.068       7.960                          

 Data required time                                                  7.960                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.960                          
 Data arrival time                                                   6.872                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.088                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.678
  Launch Clock Delay      :  5.678
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=7)        0.605       2.998         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.832         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.926 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.531         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.837 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=19)       0.841       5.678         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       6.142 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[2] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.872         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)

 Data arrival time                                                   6.872         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 sys_clk                                                 0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.500         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.711 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       4.802         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       4.893 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=7)        0.605       5.498         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       5.498 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       6.332         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       6.426 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       7.031         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       7.337 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=19)       0.841       8.178         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       8.178                          
 clock uncertainty                                      -0.150       8.028                          

 Setup time                                             -0.068       7.960                          

 Data required time                                                  7.960                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.960                          
 Data arrival time                                                   6.872                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.088                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.678
  Launch Clock Delay      :  5.678
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=7)        0.605       2.998         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.832         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.926 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.531         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.837 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=19)       0.841       5.678         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       6.142 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[0] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.872         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)

 Data arrival time                                                   6.872         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=7)        0.605       2.998         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.832         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.926 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.531         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.837 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=19)       0.841       5.678         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       5.678                          
 clock uncertainty                                       0.000       5.678                          

 Hold time                                               0.001       5.679                          

 Data required time                                                  5.679                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.679                          
 Data arrival time                                                   6.872                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.193                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.678
  Launch Clock Delay      :  5.678
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=7)        0.605       2.998         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.832         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.926 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.531         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.837 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=19)       0.841       5.678         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       6.142 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[1] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.872         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)

 Data arrival time                                                   6.872         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=7)        0.605       2.998         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.832         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.926 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.531         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.837 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=19)       0.841       5.678         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       5.678                          
 clock uncertainty                                       0.000       5.678                          

 Hold time                                               0.001       5.679                          

 Data required time                                                  5.679                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.679                          
 Data arrival time                                                   6.872                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.193                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.678
  Launch Clock Delay      :  5.678
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=7)        0.605       2.998         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.832         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.926 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.531         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.837 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=19)       0.841       5.678         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       6.142 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[2] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.872         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)

 Data arrival time                                                   6.872         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=7)        0.605       2.998         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.832         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.926 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.531         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.837 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=19)       0.841       5.678         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       5.678                          
 clock uncertainty                                       0.000       5.678                          

 Hold time                                               0.001       5.679                          

 Data required time                                                  5.679                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.679                          
 Data arrival time                                                   6.872                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.193                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/CLK (GTP_DFF_CE)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[0]/CE (GTP_DFF_CE)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.194
  Launch Clock Delay      :  5.194
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=7)        0.605       2.998         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       2.196       5.194         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/CLK (GTP_DFF_CE)

                                   tco                   0.329       5.523 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.553       6.076         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [14]
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/I0 (GTP_LUT5)
                                   td                    0.318       6.394 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       6.858         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N44807
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/I4 (GTP_LUT5)
                                   td                    0.185       7.043 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/Z (GTP_LUT5)
                                   net (fanout=2)        0.553       7.596         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N44810
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_1/I3 (GTP_LUT4)
                                   td                    0.185       7.781 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_1/Z (GTP_LUT4)
                                   net (fanout=20)       0.847       8.628         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N49
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/I1 (GTP_LUT2)
                                   td                    0.172       8.800 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/Z (GTP_LUT2)
                                   net (fanout=19)       0.670       9.470         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[0]/CE (GTP_DFF_CE)

 Data arrival time                                                   9.470         Logic Levels: 4  
                                                                                   Logic: 1.189ns(27.806%), Route: 3.087ns(72.194%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      22.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      22.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=7)        0.605      22.998         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       2.196      25.194         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      25.194                          
 clock uncertainty                                      -0.150      25.044                          

 Setup time                                             -0.542      24.502                          

 Data required time                                                 24.502                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.502                          
 Data arrival time                                                   9.470                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.032                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/CLK (GTP_DFF_CE)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[1]/CE (GTP_DFF_CE)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.194
  Launch Clock Delay      :  5.194
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=7)        0.605       2.998         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       2.196       5.194         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/CLK (GTP_DFF_CE)

                                   tco                   0.329       5.523 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.553       6.076         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [14]
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/I0 (GTP_LUT5)
                                   td                    0.318       6.394 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       6.858         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N44807
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/I4 (GTP_LUT5)
                                   td                    0.185       7.043 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/Z (GTP_LUT5)
                                   net (fanout=2)        0.553       7.596         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N44810
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_1/I3 (GTP_LUT4)
                                   td                    0.185       7.781 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_1/Z (GTP_LUT4)
                                   net (fanout=20)       0.847       8.628         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N49
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/I1 (GTP_LUT2)
                                   td                    0.172       8.800 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/Z (GTP_LUT2)
                                   net (fanout=19)       0.670       9.470         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[1]/CE (GTP_DFF_CE)

 Data arrival time                                                   9.470         Logic Levels: 4  
                                                                                   Logic: 1.189ns(27.806%), Route: 3.087ns(72.194%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      22.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      22.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=7)        0.605      22.998         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       2.196      25.194         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      25.194                          
 clock uncertainty                                      -0.150      25.044                          

 Setup time                                             -0.542      24.502                          

 Data required time                                                 24.502                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.502                          
 Data arrival time                                                   9.470                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.032                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/CLK (GTP_DFF_CE)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[2]/CE (GTP_DFF_CE)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.194
  Launch Clock Delay      :  5.194
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=7)        0.605       2.998         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       2.196       5.194         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/CLK (GTP_DFF_CE)

                                   tco                   0.329       5.523 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.553       6.076         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [14]
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/I0 (GTP_LUT5)
                                   td                    0.318       6.394 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       6.858         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N44807
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/I4 (GTP_LUT5)
                                   td                    0.185       7.043 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/Z (GTP_LUT5)
                                   net (fanout=2)        0.553       7.596         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N44810
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_1/I3 (GTP_LUT4)
                                   td                    0.185       7.781 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_1/Z (GTP_LUT4)
                                   net (fanout=20)       0.847       8.628         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N49
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/I1 (GTP_LUT2)
                                   td                    0.172       8.800 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/Z (GTP_LUT2)
                                   net (fanout=19)       0.670       9.470         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[2]/CE (GTP_DFF_CE)

 Data arrival time                                                   9.470         Logic Levels: 4  
                                                                                   Logic: 1.189ns(27.806%), Route: 3.087ns(72.194%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      22.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      22.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=7)        0.605      22.998         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       2.196      25.194         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      25.194                          
 clock uncertainty                                      -0.150      25.044                          

 Setup time                                             -0.542      24.502                          

 Data required time                                                 24.502                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.502                          
 Data arrival time                                                   9.470                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.032                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r1[0]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/D (GTP_DFF_C)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.194
  Launch Clock Delay      :  5.194
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=7)        0.605       2.998         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       2.196       5.194         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r1[0]/CLK (GTP_DFF_C)

                                   tco                   0.323       5.517 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r1[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.981         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r1 [0]
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/D (GTP_DFF_C)

 Data arrival time                                                   5.981         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=7)        0.605       2.998         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       2.196       5.194         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       5.194                          
 clock uncertainty                                       0.000       5.194                          

 Hold time                                               0.047       5.241                          

 Data required time                                                  5.241                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.241                          
 Data arrival time                                                   5.981                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_req_rst_ctrl/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/D (GTP_DFF_C)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.194
  Launch Clock Delay      :  5.194
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=7)        0.605       2.998         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       2.196       5.194         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_req_rst_ctrl/CLK (GTP_DFF_C)

                                   tco                   0.323       5.517 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_req_rst_ctrl/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.981         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/dll_update_req_rst_ctrl
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/D (GTP_DFF_C)

 Data arrival time                                                   5.981         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=7)        0.605       2.998         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       2.196       5.194         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       5.194                          
 clock uncertainty                                       0.000       5.194                          

 Hold time                                               0.047       5.241                          

 Data required time                                                  5.241                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.241                          
 Data arrival time                                                   5.981                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[1]/D (GTP_DFF_C)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.194
  Launch Clock Delay      :  5.194
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=7)        0.605       2.998         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       2.196       5.194         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/CLK (GTP_DFF_C)

                                   tco                   0.323       5.517 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.981         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d [0]
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[1]/D (GTP_DFF_C)

 Data arrival time                                                   5.981         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=7)        0.605       2.998         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       2.196       5.194         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       5.194                          
 clock uncertainty                                       0.000       5.194                          

 Hold time                                               0.047       5.241                          

 Data required time                                                  5.241                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.241                          
 Data arrival time                                                   5.981                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/D (GTP_DFF_CE)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.483  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.194
  Launch Clock Delay      :  7.677
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      12.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      12.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=7)        0.605      12.998         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      13.832         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.926 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      14.531         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      14.531 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3578)     3.146      17.677         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/CLK (GTP_DFF_C)

                                   tco                   0.329      18.006 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/Q (GTP_DFF_C)
                                   net (fanout=8)        0.730      18.736         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [0]
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/N19/I0 (GTP_LUT2)
                                   td                    0.217      18.953 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/N19/Z (GTP_LUT2)
                                   net (fanout=6)        0.693      19.646         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/gate_check_error_rnmt
                                                                                   _N6575_inv/I1 (GTP_LUT5)
                                   td                    0.185      19.831 r       _N6575_inv/Z (GTP_LUT5)
                                   net (fanout=8)        0.730      20.561         _N6575           
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233      20.794 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      20.794         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N4966
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      20.824 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      20.824         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N4967
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      20.854 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      20.854         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N4968
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      20.884 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      20.884         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N4969
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      20.914 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      20.914         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N4970
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      20.944 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      20.944         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N4971
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_7/CIN (GTP_LUT5CARRY)
                                   td                    0.236      21.180 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_7/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      21.180         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N235 [7]
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/D (GTP_DFF_CE)

 Data arrival time                                                  21.180         Logic Levels: 4  
                                                                                   Logic: 1.350ns(38.538%), Route: 2.153ns(61.462%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      22.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      22.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=7)        0.605      22.998         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       2.196      25.194         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      25.194                          
 clock uncertainty                                      -0.150      25.044                          

 Setup time                                              0.034      25.078                          

 Data required time                                                 25.078                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.078                          
 Data arrival time                                                  21.180                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.898                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/D (GTP_DFF_CE)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.483  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.194
  Launch Clock Delay      :  7.677
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      12.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      12.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=7)        0.605      12.998         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      13.832         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.926 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      14.531         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      14.531 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3578)     3.146      17.677         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/CLK (GTP_DFF_C)

                                   tco                   0.329      18.006 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/Q (GTP_DFF_C)
                                   net (fanout=8)        0.730      18.736         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [0]
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/N19/I0 (GTP_LUT2)
                                   td                    0.217      18.953 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/N19/Z (GTP_LUT2)
                                   net (fanout=6)        0.693      19.646         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/gate_check_error_rnmt
                                                                                   _N6575_inv/I1 (GTP_LUT5)
                                   td                    0.185      19.831 r       _N6575_inv/Z (GTP_LUT5)
                                   net (fanout=8)        0.730      20.561         _N6575           
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233      20.794 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      20.794         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N4966
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      20.824 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      20.824         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N4967
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      20.854 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      20.854         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N4968
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      20.884 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      20.884         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N4969
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      20.914 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      20.914         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N4970
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_6/CIN (GTP_LUT5CARRY)
                                   td                    0.236      21.150 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_6/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      21.150         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N235 [6]
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/D (GTP_DFF_CE)

 Data arrival time                                                  21.150         Logic Levels: 4  
                                                                                   Logic: 1.320ns(38.007%), Route: 2.153ns(61.993%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      22.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      22.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=7)        0.605      22.998         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       2.196      25.194         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      25.194                          
 clock uncertainty                                      -0.150      25.044                          

 Setup time                                              0.034      25.078                          

 Data required time                                                 25.078                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.078                          
 Data arrival time                                                  21.150                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.928                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[5]/D (GTP_DFF_CE)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.483  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.194
  Launch Clock Delay      :  7.677
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      12.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      12.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=7)        0.605      12.998         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      13.832         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.926 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      14.531         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      14.531 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3578)     3.146      17.677         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/CLK (GTP_DFF_C)

                                   tco                   0.329      18.006 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/Q (GTP_DFF_C)
                                   net (fanout=8)        0.730      18.736         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [0]
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/N19/I0 (GTP_LUT2)
                                   td                    0.217      18.953 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/N19/Z (GTP_LUT2)
                                   net (fanout=6)        0.693      19.646         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/gate_check_error_rnmt
                                                                                   _N6575_inv/I1 (GTP_LUT5)
                                   td                    0.185      19.831 r       _N6575_inv/Z (GTP_LUT5)
                                   net (fanout=8)        0.730      20.561         _N6575           
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233      20.794 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      20.794         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N4966
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      20.824 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      20.824         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N4967
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      20.854 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      20.854         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N4968
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      20.884 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      20.884         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N4969
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_5/CIN (GTP_LUT5CARRY)
                                   td                    0.236      21.120 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_5/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      21.120         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N235 [5]
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[5]/D (GTP_DFF_CE)

 Data arrival time                                                  21.120         Logic Levels: 4  
                                                                                   Logic: 1.290ns(37.467%), Route: 2.153ns(62.533%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      22.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      22.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=7)        0.605      22.998         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       2.196      25.194         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[5]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      25.194                          
 clock uncertainty                                      -0.150      25.044                          

 Setup time                                              0.034      25.078                          

 Data required time                                                 25.078                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.078                          
 Data arrival time                                                  21.120                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.958                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_error/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/training_error_d[0]/D (GTP_DFF_C)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.483  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.194
  Launch Clock Delay      :  7.677
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      22.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      22.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=7)        0.605      22.998         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      23.832         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      23.926 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      24.531         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      24.531 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3578)     3.146      27.677         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_error/CLK (GTP_DFF_C)

                                   tco                   0.323      28.000 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_error/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464      28.464         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/wrlvl_error_tmp [0]
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/N9/I0 (GTP_LUT2)
                                   td                    0.215      28.679 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/N9/Z (GTP_LUT2)
                                   net (fanout=1)        0.000      28.679         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/wrlvl_error
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/training_error_d[0]/D (GTP_DFF_C)

 Data arrival time                                                  28.679         Logic Levels: 1  
                                                                                   Logic: 0.538ns(53.693%), Route: 0.464ns(46.307%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      22.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      22.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=7)        0.605      22.998         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       2.196      25.194         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/training_error_d[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      25.194                          
 clock uncertainty                                       0.150      25.344                          

 Hold time                                               0.047      25.391                          

 Data required time                                                 25.391                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.391                          
 Data arrival time                                                  28.679                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.288                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[4]/D (GTP_DFF_CE)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.483  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.194
  Launch Clock Delay      :  7.677
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      22.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      22.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=7)        0.605      22.998         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      23.832         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      23.926 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      24.531         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      24.531 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3578)     3.146      27.677         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/CLK (GTP_DFF_C)

                                   tco                   0.323      28.000 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/Q (GTP_DFF_C)
                                   net (fanout=8)        0.730      28.730         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [0]
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_fsm[3:0]_67_3/I3 (GTP_LUT5)
                                   td                    0.215      28.945 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_fsm[3:0]_67_3/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      28.945         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N26
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[4]/D (GTP_DFF_CE)

 Data arrival time                                                  28.945         Logic Levels: 1  
                                                                                   Logic: 0.538ns(42.429%), Route: 0.730ns(57.571%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      22.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      22.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=7)        0.605      22.998         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       2.196      25.194         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[4]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      25.194                          
 clock uncertainty                                       0.150      25.344                          

 Hold time                                               0.047      25.391                          

 Data required time                                                 25.391                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.391                          
 Data arrival time                                                  28.945                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.554                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/D (GTP_DFF_CE)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.483  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.194
  Launch Clock Delay      :  7.677
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      22.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      22.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=7)        0.605      22.998         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      23.832         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      23.926 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      24.531         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      24.531 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3578)     3.146      27.677         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/CLK (GTP_DFF_C)

                                   tco                   0.323      28.000 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/Q (GTP_DFF_C)
                                   net (fanout=8)        0.730      28.730         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [0]
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_fsm[3:0]_37/I3 (GTP_LUT5)
                                   td                    0.215      28.945 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_fsm[3:0]_37/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      28.945         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N36
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/D (GTP_DFF_CE)

 Data arrival time                                                  28.945         Logic Levels: 1  
                                                                                   Logic: 0.538ns(42.429%), Route: 0.730ns(57.571%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      22.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      22.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=7)        0.605      22.998         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       2.196      25.194         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      25.194                          
 clock uncertainty                                       0.150      25.344                          

 Hold time                                               0.047      25.391                          

 Data required time                                                 25.391                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.391                          
 Data arrival time                                                  28.945                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.554                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/CLK (GTP_DFF_P)
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[0]/R (GTP_DFF_R)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.145  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.304
  Launch Clock Delay      :  3.449
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        26.666      26.666 r                        
 sys_clk                                                 0.000      26.666 r       sys_clk (port)   
                                   net (fanout=1)        0.000      26.666         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      27.877 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      28.968         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      29.062 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=193)      1.053      30.115         pixel_clk        
                                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/CLK (GTP_DFF_P)

                                   tco                   0.323      30.438 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/Q (GTP_DFF_P)
                                   net (fanout=88)       0.913      31.351         u_hdmi_top/u_rgb2dvi_0/reset
                                                                           f       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[0]/R (GTP_DFF_R)

 Data arrival time                                                  31.351         Logic Levels: 0  
                                                                                   Logic: 0.323ns(26.133%), Route: 0.913ns(73.867%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        29.326      29.326 r                        
 sys_clk                                                 0.000      29.326 r       sys_clk (port)   
                                   net (fanout=1)        0.000      29.326         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      30.537 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      31.628         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089      31.717 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=60)       0.913      32.630         pixel_clk_5x     
                                                                           r       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[0]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000      32.630                          
 clock uncertainty                                      -0.150      32.480                          

 Setup time                                             -0.346      32.134                          

 Data required time                                                 32.134                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 32.134                          
 Data arrival time                                                  31.351                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.783                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/CLK (GTP_DFF_P)
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[1]/R (GTP_DFF_R)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.145  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.304
  Launch Clock Delay      :  3.449
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        26.666      26.666 r                        
 sys_clk                                                 0.000      26.666 r       sys_clk (port)   
                                   net (fanout=1)        0.000      26.666         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      27.877 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      28.968         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      29.062 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=193)      1.053      30.115         pixel_clk        
                                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/CLK (GTP_DFF_P)

                                   tco                   0.323      30.438 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/Q (GTP_DFF_P)
                                   net (fanout=88)       0.913      31.351         u_hdmi_top/u_rgb2dvi_0/reset
                                                                           f       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[1]/R (GTP_DFF_R)

 Data arrival time                                                  31.351         Logic Levels: 0  
                                                                                   Logic: 0.323ns(26.133%), Route: 0.913ns(73.867%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        29.326      29.326 r                        
 sys_clk                                                 0.000      29.326 r       sys_clk (port)   
                                   net (fanout=1)        0.000      29.326         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      30.537 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      31.628         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089      31.717 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=60)       0.913      32.630         pixel_clk_5x     
                                                                           r       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[1]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000      32.630                          
 clock uncertainty                                      -0.150      32.480                          

 Setup time                                             -0.346      32.134                          

 Data required time                                                 32.134                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 32.134                          
 Data arrival time                                                  31.351                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.783                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/CLK (GTP_DFF_P)
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[2]/R (GTP_DFF_R)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.145  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.304
  Launch Clock Delay      :  3.449
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        26.666      26.666 r                        
 sys_clk                                                 0.000      26.666 r       sys_clk (port)   
                                   net (fanout=1)        0.000      26.666         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      27.877 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      28.968         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      29.062 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=193)      1.053      30.115         pixel_clk        
                                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/CLK (GTP_DFF_P)

                                   tco                   0.323      30.438 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/Q (GTP_DFF_P)
                                   net (fanout=88)       0.913      31.351         u_hdmi_top/u_rgb2dvi_0/reset
                                                                           f       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[2]/R (GTP_DFF_R)

 Data arrival time                                                  31.351         Logic Levels: 0  
                                                                                   Logic: 0.323ns(26.133%), Route: 0.913ns(73.867%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        29.326      29.326 r                        
 sys_clk                                                 0.000      29.326 r       sys_clk (port)   
                                   net (fanout=1)        0.000      29.326         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      30.537 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      31.628         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089      31.717 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=60)       0.913      32.630         pixel_clk_5x     
                                                                           r       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[2]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000      32.630                          
 clock uncertainty                                      -0.150      32.480                          

 Setup time                                             -0.346      32.134                          

 Data required time                                                 32.134                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 32.134                          
 Data arrival time                                                  31.351                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.783                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[8]/CLK (GTP_DFF_C)
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_rise_shift[4]/D (GTP_DFF_R)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.145  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.304
  Launch Clock Delay      :  3.449
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=193)      1.053       3.449         pixel_clk        
                                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[8]/CLK (GTP_DFF_C)

                                   tco                   0.323       3.772 f       u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[8]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       4.236         u_hdmi_top/u_rgb2dvi_0/red_10bit [8]
                                                                                   u_hdmi_top/u_rgb2dvi_0/serializer_r/N41[4]_1/I0 (GTP_LUT4)
                                   td                    0.323       4.559 f       u_hdmi_top/u_rgb2dvi_0/serializer_r/N41[4]_1/Z (GTP_LUT4)
                                   net (fanout=1)        0.000       4.559         u_hdmi_top/u_rgb2dvi_0/serializer_r/N41 [4]
                                                                           f       u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_rise_shift[4]/D (GTP_DFF_R)

 Data arrival time                                                   4.559         Logic Levels: 1  
                                                                                   Logic: 0.646ns(58.198%), Route: 0.464ns(41.802%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.391 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=60)       0.913       3.304         pixel_clk_5x     
                                                                           r       u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_rise_shift[4]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       3.304                          
 clock uncertainty                                       0.150       3.454                          

 Hold time                                               0.047       3.501                          

 Data required time                                                  3.501                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.501                          
 Data arrival time                                                   4.559                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.058                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[1]/CLK (GTP_DFF_C)
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_fall_shift[0]/D (GTP_DFF_R)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.145  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.304
  Launch Clock Delay      :  3.449
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=193)      1.053       3.449         pixel_clk        
                                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[1]/CLK (GTP_DFF_C)

                                   tco                   0.323       3.772 f       u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       4.236         u_hdmi_top/u_rgb2dvi_0/red_10bit [1]
                                                                                   u_hdmi_top/u_rgb2dvi_0/serializer_r/N42[0]/I0 (GTP_LUT5)
                                   td                    0.337       4.573 f       u_hdmi_top/u_rgb2dvi_0/serializer_r/N42[0]/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       4.573         u_hdmi_top/u_rgb2dvi_0/serializer_r/N42 [0]
                                                                           f       u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_fall_shift[0]/D (GTP_DFF_R)

 Data arrival time                                                   4.573         Logic Levels: 1  
                                                                                   Logic: 0.660ns(58.719%), Route: 0.464ns(41.281%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.391 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=60)       0.913       3.304         pixel_clk_5x     
                                                                           r       u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_fall_shift[0]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       3.304                          
 clock uncertainty                                       0.150       3.454                          

 Hold time                                               0.047       3.501                          

 Data required time                                                  3.501                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.501                          
 Data arrival time                                                   4.573                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.072                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[3]/CLK (GTP_DFF_C)
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_fall_shift[1]/D (GTP_DFF_R)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.145  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.304
  Launch Clock Delay      :  3.449
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=193)      1.053       3.449         pixel_clk        
                                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[3]/CLK (GTP_DFF_C)

                                   tco                   0.323       3.772 f       u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[3]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       4.236         u_hdmi_top/u_rgb2dvi_0/red_10bit [3]
                                                                                   u_hdmi_top/u_rgb2dvi_0/serializer_r/N42[1]/I0 (GTP_LUT5)
                                   td                    0.337       4.573 f       u_hdmi_top/u_rgb2dvi_0/serializer_r/N42[1]/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       4.573         u_hdmi_top/u_rgb2dvi_0/serializer_r/N42 [1]
                                                                           f       u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_fall_shift[1]/D (GTP_DFF_R)

 Data arrival time                                                   4.573         Logic Levels: 1  
                                                                                   Logic: 0.660ns(58.719%), Route: 0.464ns(41.281%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.391 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=60)       0.913       3.304         pixel_clk_5x     
                                                                           r       u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_fall_shift[1]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       3.304                          
 clock uncertainty                                       0.150       3.454                          

 Hold time                                               0.047       3.501                          

 Data required time                                                  3.501                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.501                          
 Data arrival time                                                   4.573                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.072                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift[0]/CLK (GTP_DFF_R)
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_b/gtp_ogddr_n/DI[0] (GTP_OSERDES)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.627  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.931
  Launch Clock Delay      :  3.304
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.391 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=60)       0.913       3.304         pixel_clk_5x     
                                                                           r       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift[0]/CLK (GTP_DFF_R)

                                   tco                   0.329       3.633 r       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift[0]/Q (GTP_DFF_R)
                                   net (fanout=2)        0.553       4.186         u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift [0]
                                                                                   u_hdmi_top/u_rgb2dvi_0/serializer_b/N29/I0 (GTP_LUT1)
                                   td                    0.172       4.358 f       u_hdmi_top/u_rgb2dvi_0/serializer_b/N29/Z (GTP_LUT1)
                                   net (fanout=1)        1.091       5.449         u_hdmi_top/u_rgb2dvi_0/serializer_b/N29
                                                                           f       u_hdmi_top/u_rgb2dvi_0/serializer_b/gtp_ogddr_n/DI[0] (GTP_OSERDES)

 Data arrival time                                                   5.449         Logic Levels: 1  
                                                                                   Logic: 0.501ns(23.357%), Route: 1.644ns(76.643%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         2.666       2.666 r                        
 sys_clk                                                 0.000       2.666 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.666         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.877 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       4.968         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       5.057 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=60)       1.540       6.597         pixel_clk_5x     
                                                                           r       u_hdmi_top/u_rgb2dvi_0/serializer_b/gtp_ogddr_n/RCLK (GTP_OSERDES)
 clock pessimism                                         0.000       6.597                          
 clock uncertainty                                      -0.150       6.447                          

 Setup time                                             -0.060       6.387                          

 Data required time                                                  6.387                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.387                          
 Data arrival time                                                   5.449                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.938                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[0]/CLK (GTP_DFF_R)
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_b/gtp_ogddr_n/DI[1] (GTP_OSERDES)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.627  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.931
  Launch Clock Delay      :  3.304
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.391 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=60)       0.913       3.304         pixel_clk_5x     
                                                                           r       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[0]/CLK (GTP_DFF_R)

                                   tco                   0.329       3.633 r       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[0]/Q (GTP_DFF_R)
                                   net (fanout=2)        0.553       4.186         u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift [0]
                                                                                   u_hdmi_top/u_rgb2dvi_0/serializer_b/N28/I0 (GTP_LUT1)
                                   td                    0.172       4.358 f       u_hdmi_top/u_rgb2dvi_0/serializer_b/N28/Z (GTP_LUT1)
                                   net (fanout=1)        1.091       5.449         u_hdmi_top/u_rgb2dvi_0/serializer_b/N28
                                                                           f       u_hdmi_top/u_rgb2dvi_0/serializer_b/gtp_ogddr_n/DI[1] (GTP_OSERDES)

 Data arrival time                                                   5.449         Logic Levels: 1  
                                                                                   Logic: 0.501ns(23.357%), Route: 1.644ns(76.643%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         2.666       2.666 r                        
 sys_clk                                                 0.000       2.666 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.666         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.877 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       4.968         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       5.057 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=60)       1.540       6.597         pixel_clk_5x     
                                                                           r       u_hdmi_top/u_rgb2dvi_0/serializer_b/gtp_ogddr_n/RCLK (GTP_OSERDES)
 clock pessimism                                         0.000       6.597                          
 clock uncertainty                                      -0.150       6.447                          

 Setup time                                             -0.060       6.387                          

 Data required time                                                  6.387                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.387                          
 Data arrival time                                                   5.449                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.938                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_rise_shift[0]/CLK (GTP_DFF_R)
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_clk/gtp_ogddr_n/DI[0] (GTP_OSERDES)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.627  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.931
  Launch Clock Delay      :  3.304
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.391 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=60)       0.913       3.304         pixel_clk_5x     
                                                                           r       u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_rise_shift[0]/CLK (GTP_DFF_R)

                                   tco                   0.329       3.633 r       u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_rise_shift[0]/Q (GTP_DFF_R)
                                   net (fanout=2)        0.553       4.186         u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_rise_shift [0]
                                                                                   u_hdmi_top/u_rgb2dvi_0/serializer_clk/N29/I0 (GTP_LUT1)
                                   td                    0.172       4.358 f       u_hdmi_top/u_rgb2dvi_0/serializer_clk/N29/Z (GTP_LUT1)
                                   net (fanout=1)        1.091       5.449         u_hdmi_top/u_rgb2dvi_0/serializer_clk/N29
                                                                           f       u_hdmi_top/u_rgb2dvi_0/serializer_clk/gtp_ogddr_n/DI[0] (GTP_OSERDES)

 Data arrival time                                                   5.449         Logic Levels: 1  
                                                                                   Logic: 0.501ns(23.357%), Route: 1.644ns(76.643%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         2.666       2.666 r                        
 sys_clk                                                 0.000       2.666 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.666         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.877 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       4.968         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       5.057 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=60)       1.540       6.597         pixel_clk_5x     
                                                                           r       u_hdmi_top/u_rgb2dvi_0/serializer_clk/gtp_ogddr_n/RCLK (GTP_OSERDES)
 clock pessimism                                         0.000       6.597                          
 clock uncertainty                                      -0.150       6.447                          

 Setup time                                             -0.060       6.387                          

 Data required time                                                  6.387                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.387                          
 Data arrival time                                                   5.449                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.938                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift[0]/CLK (GTP_DFF_R)
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_b/gtp_ogddr_p/DI[0] (GTP_OSERDES)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.627  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.931
  Launch Clock Delay      :  3.304
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.391 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=60)       0.913       3.304         pixel_clk_5x     
                                                                           r       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift[0]/CLK (GTP_DFF_R)

                                   tco                   0.323       3.627 f       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift[0]/Q (GTP_DFF_R)
                                   net (fanout=2)        1.180       4.807         u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift [0]
                                                                           f       u_hdmi_top/u_rgb2dvi_0/serializer_b/gtp_ogddr_p/DI[0] (GTP_OSERDES)

 Data arrival time                                                   4.807         Logic Levels: 0  
                                                                                   Logic: 0.323ns(21.490%), Route: 1.180ns(78.510%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.391 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=60)       1.540       3.931         pixel_clk_5x     
                                                                           r       u_hdmi_top/u_rgb2dvi_0/serializer_b/gtp_ogddr_p/RCLK (GTP_OSERDES)
 clock pessimism                                         0.000       3.931                          
 clock uncertainty                                       0.000       3.931                          

 Hold time                                               0.004       3.935                          

 Data required time                                                  3.935                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.935                          
 Data arrival time                                                   4.807                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.872                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[0]/CLK (GTP_DFF_R)
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_b/gtp_ogddr_p/DI[1] (GTP_OSERDES)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.627  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.931
  Launch Clock Delay      :  3.304
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.391 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=60)       0.913       3.304         pixel_clk_5x     
                                                                           r       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[0]/CLK (GTP_DFF_R)

                                   tco                   0.323       3.627 f       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[0]/Q (GTP_DFF_R)
                                   net (fanout=2)        1.180       4.807         u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift [0]
                                                                           f       u_hdmi_top/u_rgb2dvi_0/serializer_b/gtp_ogddr_p/DI[1] (GTP_OSERDES)

 Data arrival time                                                   4.807         Logic Levels: 0  
                                                                                   Logic: 0.323ns(21.490%), Route: 1.180ns(78.510%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.391 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=60)       1.540       3.931         pixel_clk_5x     
                                                                           r       u_hdmi_top/u_rgb2dvi_0/serializer_b/gtp_ogddr_p/RCLK (GTP_OSERDES)
 clock pessimism                                         0.000       3.931                          
 clock uncertainty                                       0.000       3.931                          

 Hold time                                               0.004       3.935                          

 Data required time                                                  3.935                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.935                          
 Data arrival time                                                   4.807                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.872                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_rise_shift[0]/CLK (GTP_DFF_R)
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_clk/gtp_ogddr_p/DI[0] (GTP_OSERDES)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.627  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.931
  Launch Clock Delay      :  3.304
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.391 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=60)       0.913       3.304         pixel_clk_5x     
                                                                           r       u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_rise_shift[0]/CLK (GTP_DFF_R)

                                   tco                   0.323       3.627 f       u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_rise_shift[0]/Q (GTP_DFF_R)
                                   net (fanout=2)        1.180       4.807         u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_rise_shift [0]
                                                                           f       u_hdmi_top/u_rgb2dvi_0/serializer_clk/gtp_ogddr_p/DI[0] (GTP_OSERDES)

 Data arrival time                                                   4.807         Logic Levels: 0  
                                                                                   Logic: 0.323ns(21.490%), Route: 1.180ns(78.510%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.391 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=60)       1.540       3.931         pixel_clk_5x     
                                                                           r       u_hdmi_top/u_rgb2dvi_0/serializer_clk/gtp_ogddr_p/RCLK (GTP_OSERDES)
 clock pessimism                                         0.000       3.931                          
 clock uncertainty                                       0.000       3.931                          

 Hold time                                               0.004       3.935                          

 Data required time                                                  3.935                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.935                          
 Data arrival time                                                   4.807                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.872                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640_dri/u_cmos_capture_data/frame_val_flag/CLK (GTP_DFF_C)
Endpoint    : u_vip/u_rgb2ycbcr/rgb_r_m0[14]/D (GTP_DFF_C)
Path Group  : ov5640_hdmi_median_filter|cam_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_median_filter|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 cam_pclk                                                0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
                                                                                   cam_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=457)      3.204       4.415         nt_cam_pclk      
                                                                           r       u_ov5640_dri/u_cmos_capture_data/frame_val_flag/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_ov5640_dri/u_cmos_capture_data/frame_val_flag/Q (GTP_DFF_C)
                                   net (fanout=64)       1.099       5.843         u_ov5640_dri/u_cmos_capture_data/frame_val_flag
                                                                                   u_vip/u_rgb2ycbcr/N22_m1_a1_1_maj1_3/I0 (GTP_LUT5)
                                   td                    0.255       6.098 f       u_vip/u_rgb2ycbcr/N22_m1_a1_1_maj1_3/Z (GTP_LUT5)
                                   net (fanout=2)        0.553       6.651         u_vip/u_rgb2ycbcr/_N5633
                                                                                   u_vip/u_rgb2ycbcr/N22_m1_a1_1_maj2_3/I3 (GTP_LUT4)
                                   td                    0.185       6.836 r       u_vip/u_rgb2ycbcr/N22_m1_a1_1_maj2_3/Z (GTP_LUT4)
                                   net (fanout=2)        0.553       7.389         u_vip/u_rgb2ycbcr/_N5637
                                                                                   u_vip/u_rgb2ycbcr/N22_m1_a1_1_maj3_3/I3 (GTP_LUT4)
                                   td                    0.185       7.574 r       u_vip/u_rgb2ycbcr/N22_m1_a1_1_maj3_3/Z (GTP_LUT4)
                                   net (fanout=2)        0.553       8.127         u_vip/u_rgb2ycbcr/_N5641
                                                                                   u_vip/u_rgb2ycbcr/N22_m1_a1_1_maj4_3/I3 (GTP_LUT4)
                                   td                    0.185       8.312 r       u_vip/u_rgb2ycbcr/N22_m1_a1_1_maj4_3/Z (GTP_LUT4)
                                   net (fanout=3)        0.605       8.917         u_vip/u_rgb2ycbcr/_N5645
                                                                                   u_vip/u_rgb2ycbcr/N22_m1_a1_1_ac6/I4 (GTP_LUT5)
                                   td                    0.185       9.102 r       u_vip/u_rgb2ycbcr/N22_m1_a1_1_ac6/Z (GTP_LUT5)
                                   net (fanout=2)        0.553       9.655         u_vip/u_rgb2ycbcr/_N5652
                                                                                   u_vip/u_rgb2ycbcr/N22_a1_7/I3 (GTP_LUT5CARRY)
                                   td                    0.233       9.888 f       u_vip/u_rgb2ycbcr/N22_a1_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.888         u_vip/u_rgb2ycbcr/_N5587
                                                                                   u_vip/u_rgb2ycbcr/N22_a1_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.918 r       u_vip/u_rgb2ycbcr/N22_a1_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.918         u_vip/u_rgb2ycbcr/_N5588
                                                                                   u_vip/u_rgb2ycbcr/N22_a1_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.948 r       u_vip/u_rgb2ycbcr/N22_a1_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.948         u_vip/u_rgb2ycbcr/_N5589
                                                                                   u_vip/u_rgb2ycbcr/N22_a1_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.978 r       u_vip/u_rgb2ycbcr/N22_a1_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.978         u_vip/u_rgb2ycbcr/_N5590
                                                                                   u_vip/u_rgb2ycbcr/N22_a1_11/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.008 r       u_vip/u_rgb2ycbcr/N22_a1_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.008         u_vip/u_rgb2ycbcr/_N5591
                                                                                   u_vip/u_rgb2ycbcr/N22_a1_12/CIN (GTP_LUT5CARRY)
                                   td                    0.236      10.244 r       u_vip/u_rgb2ycbcr/N22_a1_12/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.244         u_vip/u_rgb2ycbcr/N22 [14]
                                                                           r       u_vip/u_rgb2ycbcr/rgb_r_m0[14]/D (GTP_DFF_C)

 Data arrival time                                                  10.244         Logic Levels: 7  
                                                                                   Logic: 1.913ns(32.819%), Route: 3.916ns(67.181%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_median_filter|cam_pclk (rising edge)
                                                      1000.000    1000.000 r                        
 cam_pclk                                                0.000    1000.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000    1000.000         cam_pclk         
                                                                                   cam_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       cam_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=457)      3.204    1004.415         nt_cam_pclk      
                                                                           r       u_vip/u_rgb2ycbcr/rgb_r_m0[14]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1004.415                          
 clock uncertainty                                      -0.050    1004.365                          

 Setup time                                              0.034    1004.399                          

 Data required time                                               1004.399                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.399                          
 Data arrival time                                                  10.244                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.155                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640_dri/u_cmos_capture_data/frame_val_flag/CLK (GTP_DFF_C)
Endpoint    : u_vip/u_rgb2ycbcr/rgb_r_m0[13]/D (GTP_DFF_C)
Path Group  : ov5640_hdmi_median_filter|cam_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_median_filter|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 cam_pclk                                                0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
                                                                                   cam_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=457)      3.204       4.415         nt_cam_pclk      
                                                                           r       u_ov5640_dri/u_cmos_capture_data/frame_val_flag/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_ov5640_dri/u_cmos_capture_data/frame_val_flag/Q (GTP_DFF_C)
                                   net (fanout=64)       1.099       5.843         u_ov5640_dri/u_cmos_capture_data/frame_val_flag
                                                                                   u_vip/u_rgb2ycbcr/N22_m1_a1_1_maj1_3/I0 (GTP_LUT5)
                                   td                    0.255       6.098 f       u_vip/u_rgb2ycbcr/N22_m1_a1_1_maj1_3/Z (GTP_LUT5)
                                   net (fanout=2)        0.553       6.651         u_vip/u_rgb2ycbcr/_N5633
                                                                                   u_vip/u_rgb2ycbcr/N22_m1_a1_1_maj2_3/I3 (GTP_LUT4)
                                   td                    0.185       6.836 r       u_vip/u_rgb2ycbcr/N22_m1_a1_1_maj2_3/Z (GTP_LUT4)
                                   net (fanout=2)        0.553       7.389         u_vip/u_rgb2ycbcr/_N5637
                                                                                   u_vip/u_rgb2ycbcr/N22_m1_a1_1_maj3_3/I3 (GTP_LUT4)
                                   td                    0.185       7.574 r       u_vip/u_rgb2ycbcr/N22_m1_a1_1_maj3_3/Z (GTP_LUT4)
                                   net (fanout=2)        0.553       8.127         u_vip/u_rgb2ycbcr/_N5641
                                                                                   u_vip/u_rgb2ycbcr/N22_m1_a1_1_maj4_3/I3 (GTP_LUT4)
                                   td                    0.185       8.312 r       u_vip/u_rgb2ycbcr/N22_m1_a1_1_maj4_3/Z (GTP_LUT4)
                                   net (fanout=3)        0.605       8.917         u_vip/u_rgb2ycbcr/_N5645
                                                                                   u_vip/u_rgb2ycbcr/N22_m1_a1_1_ac6/I4 (GTP_LUT5)
                                   td                    0.185       9.102 r       u_vip/u_rgb2ycbcr/N22_m1_a1_1_ac6/Z (GTP_LUT5)
                                   net (fanout=2)        0.553       9.655         u_vip/u_rgb2ycbcr/_N5652
                                                                                   u_vip/u_rgb2ycbcr/N22_a1_7/I3 (GTP_LUT5CARRY)
                                   td                    0.233       9.888 f       u_vip/u_rgb2ycbcr/N22_a1_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.888         u_vip/u_rgb2ycbcr/_N5587
                                                                                   u_vip/u_rgb2ycbcr/N22_a1_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.918 r       u_vip/u_rgb2ycbcr/N22_a1_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.918         u_vip/u_rgb2ycbcr/_N5588
                                                                                   u_vip/u_rgb2ycbcr/N22_a1_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.948 r       u_vip/u_rgb2ycbcr/N22_a1_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.948         u_vip/u_rgb2ycbcr/_N5589
                                                                                   u_vip/u_rgb2ycbcr/N22_a1_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.978 r       u_vip/u_rgb2ycbcr/N22_a1_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.978         u_vip/u_rgb2ycbcr/_N5590
                                                                                   u_vip/u_rgb2ycbcr/N22_a1_11/CIN (GTP_LUT5CARRY)
                                   td                    0.236      10.214 r       u_vip/u_rgb2ycbcr/N22_a1_11/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.214         u_vip/u_rgb2ycbcr/N22 [13]
                                                                           r       u_vip/u_rgb2ycbcr/rgb_r_m0[13]/D (GTP_DFF_C)

 Data arrival time                                                  10.214         Logic Levels: 7  
                                                                                   Logic: 1.883ns(32.471%), Route: 3.916ns(67.529%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_median_filter|cam_pclk (rising edge)
                                                      1000.000    1000.000 r                        
 cam_pclk                                                0.000    1000.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000    1000.000         cam_pclk         
                                                                                   cam_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       cam_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=457)      3.204    1004.415         nt_cam_pclk      
                                                                           r       u_vip/u_rgb2ycbcr/rgb_r_m0[13]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1004.415                          
 clock uncertainty                                      -0.050    1004.365                          

 Setup time                                              0.034    1004.399                          

 Data required time                                               1004.399                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.399                          
 Data arrival time                                                  10.214                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.185                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640_dri/u_cmos_capture_data/frame_val_flag/CLK (GTP_DFF_C)
Endpoint    : u_vip/u_rgb2ycbcr/rgb_r_m0[12]/D (GTP_DFF_C)
Path Group  : ov5640_hdmi_median_filter|cam_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_median_filter|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 cam_pclk                                                0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
                                                                                   cam_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=457)      3.204       4.415         nt_cam_pclk      
                                                                           r       u_ov5640_dri/u_cmos_capture_data/frame_val_flag/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_ov5640_dri/u_cmos_capture_data/frame_val_flag/Q (GTP_DFF_C)
                                   net (fanout=64)       1.099       5.843         u_ov5640_dri/u_cmos_capture_data/frame_val_flag
                                                                                   u_vip/u_rgb2ycbcr/N22_m1_a1_1_maj1_3/I0 (GTP_LUT5)
                                   td                    0.255       6.098 f       u_vip/u_rgb2ycbcr/N22_m1_a1_1_maj1_3/Z (GTP_LUT5)
                                   net (fanout=2)        0.553       6.651         u_vip/u_rgb2ycbcr/_N5633
                                                                                   u_vip/u_rgb2ycbcr/N22_m1_a1_1_maj2_3/I3 (GTP_LUT4)
                                   td                    0.185       6.836 r       u_vip/u_rgb2ycbcr/N22_m1_a1_1_maj2_3/Z (GTP_LUT4)
                                   net (fanout=2)        0.553       7.389         u_vip/u_rgb2ycbcr/_N5637
                                                                                   u_vip/u_rgb2ycbcr/N22_m1_a1_1_maj3_3/I3 (GTP_LUT4)
                                   td                    0.185       7.574 r       u_vip/u_rgb2ycbcr/N22_m1_a1_1_maj3_3/Z (GTP_LUT4)
                                   net (fanout=2)        0.553       8.127         u_vip/u_rgb2ycbcr/_N5641
                                                                                   u_vip/u_rgb2ycbcr/N22_m1_a1_1_maj4_3/I3 (GTP_LUT4)
                                   td                    0.185       8.312 r       u_vip/u_rgb2ycbcr/N22_m1_a1_1_maj4_3/Z (GTP_LUT4)
                                   net (fanout=3)        0.605       8.917         u_vip/u_rgb2ycbcr/_N5645
                                                                                   u_vip/u_rgb2ycbcr/N22_m1_a1_1_ac6/I4 (GTP_LUT5)
                                   td                    0.185       9.102 r       u_vip/u_rgb2ycbcr/N22_m1_a1_1_ac6/Z (GTP_LUT5)
                                   net (fanout=2)        0.553       9.655         u_vip/u_rgb2ycbcr/_N5652
                                                                                   u_vip/u_rgb2ycbcr/N22_a1_7/I3 (GTP_LUT5CARRY)
                                   td                    0.233       9.888 f       u_vip/u_rgb2ycbcr/N22_a1_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.888         u_vip/u_rgb2ycbcr/_N5587
                                                                                   u_vip/u_rgb2ycbcr/N22_a1_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.918 r       u_vip/u_rgb2ycbcr/N22_a1_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.918         u_vip/u_rgb2ycbcr/_N5588
                                                                                   u_vip/u_rgb2ycbcr/N22_a1_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.948 r       u_vip/u_rgb2ycbcr/N22_a1_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.948         u_vip/u_rgb2ycbcr/_N5589
                                                                                   u_vip/u_rgb2ycbcr/N22_a1_10/CIN (GTP_LUT5CARRY)
                                   td                    0.236      10.184 r       u_vip/u_rgb2ycbcr/N22_a1_10/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.184         u_vip/u_rgb2ycbcr/N22 [12]
                                                                           r       u_vip/u_rgb2ycbcr/rgb_r_m0[12]/D (GTP_DFF_C)

 Data arrival time                                                  10.184         Logic Levels: 6  
                                                                                   Logic: 1.853ns(32.120%), Route: 3.916ns(67.880%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_median_filter|cam_pclk (rising edge)
                                                      1000.000    1000.000 r                        
 cam_pclk                                                0.000    1000.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000    1000.000         cam_pclk         
                                                                                   cam_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       cam_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=457)      3.204    1004.415         nt_cam_pclk      
                                                                           r       u_vip/u_rgb2ycbcr/rgb_r_m0[12]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1004.415                          
 clock uncertainty                                      -0.050    1004.365                          

 Setup time                                              0.034    1004.399                          

 Data required time                                               1004.399                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.399                          
 Data arrival time                                                  10.184                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.215                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2[0]/D (GTP_DFF_C)
Path Group  : ov5640_hdmi_median_filter|cam_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_median_filter|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 cam_pclk                                                0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
                                                                                   cam_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=457)      3.204       4.415         nt_cam_pclk      
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr1 [0]
                                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2[0]/D (GTP_DFF_C)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_median_filter|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 cam_pclk                                                0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
                                                                                   cam_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=457)      3.204       4.415         nt_cam_pclk      
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2[1]/D (GTP_DFF_C)
Path Group  : ov5640_hdmi_median_filter|cam_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_median_filter|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 cam_pclk                                                0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
                                                                                   cam_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=457)      3.204       4.415         nt_cam_pclk      
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr1 [1]
                                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2[1]/D (GTP_DFF_C)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_median_filter|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 cam_pclk                                                0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
                                                                                   cam_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=457)      3.204       4.415         nt_cam_pclk      
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2[2]/D (GTP_DFF_C)
Path Group  : ov5640_hdmi_median_filter|cam_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_median_filter|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 cam_pclk                                                0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
                                                                                   cam_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=457)      3.204       4.415         nt_cam_pclk      
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr1 [2]
                                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2[2]/D (GTP_DFF_C)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_median_filter|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 cam_pclk                                                0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
                                                                                   cam_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=457)      3.204       4.415         nt_cam_pclk      
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/encoder_b/n0q_m[0]/CLK (GTP_DFF)
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[4]/D (GTP_DFF_C)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.449
  Launch Clock Delay      :  3.449
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=193)      1.053       3.449         pixel_clk        
                                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_b/n0q_m[0]/CLK (GTP_DFF)

                                   tco                   0.329       3.778 r       u_hdmi_top/u_rgb2dvi_0/encoder_b/n0q_m[0]/Q (GTP_DFF)
                                   net (fanout=14)       0.802       4.580         u_hdmi_top/u_rgb2dvi_0/encoder_b/n0q_m [0]
                                                                                   u_hdmi_top/u_rgb2dvi_0/encoder_b/N94.eq_0/I1 (GTP_LUT5CARRY)
                                   td                    0.308       4.888 f       u_hdmi_top/u_rgb2dvi_0/encoder_b/N94.eq_0/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.888         u_hdmi_top/u_rgb2dvi_0/encoder_b/N94.co [0]
                                                                                   u_hdmi_top/u_rgb2dvi_0/encoder_b/N94.eq_1/CIN (GTP_LUT5CARRY)
                                   td                    0.030       4.918 r       u_hdmi_top/u_rgb2dvi_0/encoder_b/N94.eq_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464       5.382         u_hdmi_top/u_rgb2dvi_0/encoder_b/N94
                                                                                   u_hdmi_top/u_rgb2dvi_0/encoder_b/N95/I3 (GTP_LUT4)
                                   td                    0.185       5.567 r       u_hdmi_top/u_rgb2dvi_0/encoder_b/N95/Z (GTP_LUT4)
                                   net (fanout=7)        0.713       6.280         u_hdmi_top/u_rgb2dvi_0/encoder_b/decision2
                                                                                   u_hdmi_top/u_rgb2dvi_0/encoder_b/N214/I2 (GTP_LUT3)
                                   td                    0.185       6.465 r       u_hdmi_top/u_rgb2dvi_0/encoder_b/N214/Z (GTP_LUT3)
                                   net (fanout=6)        0.693       7.158         u_hdmi_top/u_rgb2dvi_0/encoder_b/N214
                                                                                   u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_7[1]/I2 (GTP_LUT3)
                                   td                    0.185       7.343 r       u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_7[1]/Z (GTP_LUT3)
                                   net (fanout=1)        0.464       7.807         u_hdmi_top/u_rgb2dvi_0/encoder_b/nb11 [1]
                                                                                   u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_7_2/I2 (GTP_LUT5CARRY)
                                   td                    0.233       8.040 f       u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_7_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.040         u_hdmi_top/u_rgb2dvi_0/encoder_b/_N5330
                                                                                   u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_7_3/CIN (GTP_LUT5CARRY)
                                   td                    0.236       8.276 r       u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_7_3/Z (GTP_LUT5CARRY)
                                   net (fanout=2)        0.553       8.829         u_hdmi_top/u_rgb2dvi_0/encoder_b/nb12 [2]
                                                                                   u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_9.fsub_3/I2 (GTP_LUT5CARRY)
                                   td                    0.233       9.062 f       u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_9.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.062         u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_9.co [3]
                                                                                   u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_9.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.092 r       u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_9.fsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.092         u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_9.co [4]
                                                                                   u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_9.fsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.236       9.328 r       u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_9.fsub_5/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464       9.792         u_hdmi_top/u_rgb2dvi_0/encoder_b/nb7 [4]
                                                                                   u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_9[4]/I3 (GTP_LUT4)
                                   td                    0.185       9.977 r       u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_9[4]/Z (GTP_LUT4)
                                   net (fanout=1)        0.000       9.977         u_hdmi_top/u_rgb2dvi_0/encoder_b/N220 [4]
                                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[4]/D (GTP_DFF_C)

 Data arrival time                                                   9.977         Logic Levels: 7  
                                                                                   Logic: 2.375ns(36.382%), Route: 4.153ns(63.618%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        13.333      13.333 r                        
 sys_clk                                                 0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.000      13.333         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      14.544 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      15.635         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      15.729 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=193)      1.053      16.782         pixel_clk        
                                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[4]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      16.782                          
 clock uncertainty                                      -0.150      16.632                          

 Setup time                                              0.034      16.666                          

 Data required time                                                 16.666                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.666                          
 Data arrival time                                                   9.977                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.689                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/encoder_b/n0q_m[0]/CLK (GTP_DFF)
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[3]/D (GTP_DFF_C)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.449
  Launch Clock Delay      :  3.449
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=193)      1.053       3.449         pixel_clk        
                                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_b/n0q_m[0]/CLK (GTP_DFF)

                                   tco                   0.329       3.778 r       u_hdmi_top/u_rgb2dvi_0/encoder_b/n0q_m[0]/Q (GTP_DFF)
                                   net (fanout=14)       0.802       4.580         u_hdmi_top/u_rgb2dvi_0/encoder_b/n0q_m [0]
                                                                                   u_hdmi_top/u_rgb2dvi_0/encoder_b/N94.eq_0/I1 (GTP_LUT5CARRY)
                                   td                    0.308       4.888 f       u_hdmi_top/u_rgb2dvi_0/encoder_b/N94.eq_0/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.888         u_hdmi_top/u_rgb2dvi_0/encoder_b/N94.co [0]
                                                                                   u_hdmi_top/u_rgb2dvi_0/encoder_b/N94.eq_1/CIN (GTP_LUT5CARRY)
                                   td                    0.030       4.918 r       u_hdmi_top/u_rgb2dvi_0/encoder_b/N94.eq_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464       5.382         u_hdmi_top/u_rgb2dvi_0/encoder_b/N94
                                                                                   u_hdmi_top/u_rgb2dvi_0/encoder_b/N95/I3 (GTP_LUT4)
                                   td                    0.185       5.567 r       u_hdmi_top/u_rgb2dvi_0/encoder_b/N95/Z (GTP_LUT4)
                                   net (fanout=7)        0.713       6.280         u_hdmi_top/u_rgb2dvi_0/encoder_b/decision2
                                                                                   u_hdmi_top/u_rgb2dvi_0/encoder_b/N214/I2 (GTP_LUT3)
                                   td                    0.185       6.465 r       u_hdmi_top/u_rgb2dvi_0/encoder_b/N214/Z (GTP_LUT3)
                                   net (fanout=6)        0.693       7.158         u_hdmi_top/u_rgb2dvi_0/encoder_b/N214
                                                                                   u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_7[1]/I2 (GTP_LUT3)
                                   td                    0.185       7.343 r       u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_7[1]/Z (GTP_LUT3)
                                   net (fanout=1)        0.464       7.807         u_hdmi_top/u_rgb2dvi_0/encoder_b/nb11 [1]
                                                                                   u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_7_2/I2 (GTP_LUT5CARRY)
                                   td                    0.233       8.040 f       u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_7_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.040         u_hdmi_top/u_rgb2dvi_0/encoder_b/_N5330
                                                                                   u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_7_3/CIN (GTP_LUT5CARRY)
                                   td                    0.236       8.276 r       u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_7_3/Z (GTP_LUT5CARRY)
                                   net (fanout=2)        0.553       8.829         u_hdmi_top/u_rgb2dvi_0/encoder_b/nb12 [2]
                                                                                   u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_9.fsub_3/I2 (GTP_LUT5CARRY)
                                   td                    0.233       9.062 f       u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_9.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.062         u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_9.co [3]
                                                                                   u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_9.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.236       9.298 r       u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_9.fsub_4/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464       9.762         u_hdmi_top/u_rgb2dvi_0/encoder_b/nb7 [3]
                                                                                   u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_9[3]/I3 (GTP_LUT4)
                                   td                    0.185       9.947 r       u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_9[3]/Z (GTP_LUT4)
                                   net (fanout=1)        0.000       9.947         u_hdmi_top/u_rgb2dvi_0/encoder_b/N220 [3]
                                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[3]/D (GTP_DFF_C)

 Data arrival time                                                   9.947         Logic Levels: 7  
                                                                                   Logic: 2.345ns(36.088%), Route: 4.153ns(63.912%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        13.333      13.333 r                        
 sys_clk                                                 0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.000      13.333         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      14.544 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      15.635         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      15.729 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=193)      1.053      16.782         pixel_clk        
                                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[3]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      16.782                          
 clock uncertainty                                      -0.150      16.632                          

 Setup time                                              0.034      16.666                          

 Data required time                                                 16.666                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.666                          
 Data arrival time                                                   9.947                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.719                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/encoder_g/n0q_m[0]/CLK (GTP_DFF)
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_g/cnt[4]/D (GTP_DFF_C)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.449
  Launch Clock Delay      :  3.449
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=193)      1.053       3.449         pixel_clk        
                                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_g/n0q_m[0]/CLK (GTP_DFF)

                                   tco                   0.329       3.778 r       u_hdmi_top/u_rgb2dvi_0/encoder_g/n0q_m[0]/Q (GTP_DFF)
                                   net (fanout=14)       0.802       4.580         u_hdmi_top/u_rgb2dvi_0/encoder_g/n0q_m [0]
                                                                                   u_hdmi_top/u_rgb2dvi_0/encoder_g/N97.lt_0/I1 (GTP_LUT5CARRY)
                                   td                    0.308       4.888 f       u_hdmi_top/u_rgb2dvi_0/encoder_g/N97.lt_0/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.888         u_hdmi_top/u_rgb2dvi_0/encoder_g/N97.co [0]
                                                                                   u_hdmi_top/u_rgb2dvi_0/encoder_g/N97.lt_1/CIN (GTP_LUT5CARRY)
                                   td                    0.030       4.918 r       u_hdmi_top/u_rgb2dvi_0/encoder_g/N97.lt_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=12)       0.782       5.700         u_hdmi_top/u_rgb2dvi_0/encoder_g/N97
                                                                                   u_hdmi_top/u_rgb2dvi_0/encoder_g/N101/I1 (GTP_LUT3)
                                   td                    0.217       5.917 r       u_hdmi_top/u_rgb2dvi_0/encoder_g/N101/Z (GTP_LUT3)
                                   net (fanout=9)        0.745       6.662         u_hdmi_top/u_rgb2dvi_0/encoder_g/decision3
                                                                                   u_hdmi_top/u_rgb2dvi_0/encoder_g/N222_14_maj0_1/I4 (GTP_LUT5)
                                   td                    0.185       6.847 r       u_hdmi_top/u_rgb2dvi_0/encoder_g/N222_14_maj0_1/Z (GTP_LUT5)
                                   net (fanout=2)        0.553       7.400         u_hdmi_top/u_rgb2dvi_0/encoder_g/_N5072
                                                                                   u_hdmi_top/u_rgb2dvi_0/encoder_g/N222_14_maj1_3/I4 (GTP_LUT5)
                                   td                    0.185       7.585 r       u_hdmi_top/u_rgb2dvi_0/encoder_g/N222_14_maj1_3/Z (GTP_LUT5)
                                   net (fanout=3)        0.605       8.190         u_hdmi_top/u_rgb2dvi_0/encoder_g/_N5076
                                                                                   u_hdmi_top/u_rgb2dvi_0/encoder_g/N222_14_sum3_1_4/I4 (GTP_LUT5)
                                   td                    0.185       8.375 r       u_hdmi_top/u_rgb2dvi_0/encoder_g/N222_14_sum3_1_4/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       8.839         u_hdmi_top/u_rgb2dvi_0/encoder_g/_N42649_1_inv
                                                                                   u_hdmi_top/u_rgb2dvi_0/encoder_g/N222_13_5/I2 (GTP_LUT5CARRY)
                                   td                    0.430       9.269 f       u_hdmi_top/u_rgb2dvi_0/encoder_g/N222_13_5/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464       9.733         u_hdmi_top/u_rgb2dvi_0/encoder_g/nb0 [4]
                                                                                   u_hdmi_top/u_rgb2dvi_0/encoder_g/N220_9[4]/I2 (GTP_LUT4)
                                   td                    0.185       9.918 r       u_hdmi_top/u_rgb2dvi_0/encoder_g/N220_9[4]/Z (GTP_LUT4)
                                   net (fanout=1)        0.000       9.918         u_hdmi_top/u_rgb2dvi_0/encoder_g/N220 [4]
                                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_g/cnt[4]/D (GTP_DFF_C)

 Data arrival time                                                   9.918         Logic Levels: 7  
                                                                                   Logic: 2.054ns(31.751%), Route: 4.415ns(68.249%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        13.333      13.333 r                        
 sys_clk                                                 0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.000      13.333         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      14.544 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      15.635         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      15.729 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=193)      1.053      16.782         pixel_clk        
                                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_g/cnt[4]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      16.782                          
 clock uncertainty                                      -0.150      16.632                          

 Setup time                                              0.034      16.666                          

 Data required time                                                 16.666                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.666                          
 Data arrival time                                                   9.918                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.748                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr2[0]/D (GTP_DFF_C)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.449
  Launch Clock Delay      :  3.449
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=193)      1.053       3.449         pixel_clk        
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/CLK (GTP_DFF_C)

                                   tco                   0.323       3.772 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       4.236         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr1 [0]
                                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr2[0]/D (GTP_DFF_C)

 Data arrival time                                                   4.236         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=193)      1.053       3.449         pixel_clk        
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr2[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.449                          
 clock uncertainty                                       0.000       3.449                          

 Hold time                                               0.047       3.496                          

 Data required time                                                  3.496                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.496                          
 Data arrival time                                                   4.236                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr2[1]/D (GTP_DFF_C)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.449
  Launch Clock Delay      :  3.449
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=193)      1.053       3.449         pixel_clk        
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/CLK (GTP_DFF_C)

                                   tco                   0.323       3.772 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       4.236         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr1 [1]
                                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr2[1]/D (GTP_DFF_C)

 Data arrival time                                                   4.236         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=193)      1.053       3.449         pixel_clk        
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr2[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.449                          
 clock uncertainty                                       0.000       3.449                          

 Hold time                                               0.047       3.496                          

 Data required time                                                  3.496                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.496                          
 Data arrival time                                                   4.236                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr2[2]/D (GTP_DFF_C)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.449
  Launch Clock Delay      :  3.449
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=193)      1.053       3.449         pixel_clk        
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/CLK (GTP_DFF_C)

                                   tco                   0.323       3.772 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       4.236         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr1 [2]
                                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr2[2]/D (GTP_DFF_C)

 Data arrival time                                                   4.236         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=193)      1.053       3.449         pixel_clk        
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr2[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.449                          
 clock uncertainty                                       0.000       3.449                          

 Hold time                                               0.047       3.496                          

 Data required time                                                  3.496                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.496                          
 Data arrival time                                                   4.236                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/D (GTP_DFF_C)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -4.228  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.449
  Launch Clock Delay      :  7.677
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             50.000      50.000 r                        
 sys_clk                                                 0.000      50.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      50.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      51.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      52.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      52.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=7)        0.605      52.998         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      52.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      53.832         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      53.926 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      54.531         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      54.531 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3578)     3.146      57.677         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/CLK (GTP_DFF_C)

                                   tco                   0.329      58.006 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464      58.470         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [0]
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/D (GTP_DFF_C)

 Data arrival time                                                  58.470         Logic Levels: 0  
                                                                                   Logic: 0.329ns(41.488%), Route: 0.464ns(58.512%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        53.332      53.332 r                        
 sys_clk                                                 0.000      53.332 r       sys_clk (port)   
                                   net (fanout=1)        0.000      53.332         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      54.543 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      55.634         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      55.728 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=193)      1.053      56.781         pixel_clk        
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      56.781                          
 clock uncertainty                                      -0.150      56.631                          

 Setup time                                              0.034      56.665                          

 Data required time                                                 56.665                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 56.665                          
 Data arrival time                                                  58.470                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.805                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/D (GTP_DFF_C)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -4.228  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.449
  Launch Clock Delay      :  7.677
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             50.000      50.000 r                        
 sys_clk                                                 0.000      50.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      50.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      51.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      52.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      52.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=7)        0.605      52.998         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      52.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      53.832         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      53.926 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      54.531         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      54.531 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3578)     3.146      57.677         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/CLK (GTP_DFF_C)

                                   tco                   0.329      58.006 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464      58.470         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [1]
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/D (GTP_DFF_C)

 Data arrival time                                                  58.470         Logic Levels: 0  
                                                                                   Logic: 0.329ns(41.488%), Route: 0.464ns(58.512%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        53.332      53.332 r                        
 sys_clk                                                 0.000      53.332 r       sys_clk (port)   
                                   net (fanout=1)        0.000      53.332         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      54.543 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      55.634         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      55.728 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=193)      1.053      56.781         pixel_clk        
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      56.781                          
 clock uncertainty                                      -0.150      56.631                          

 Setup time                                              0.034      56.665                          

 Data required time                                                 56.665                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 56.665                          
 Data arrival time                                                  58.470                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.805                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/D (GTP_DFF_C)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -4.228  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.449
  Launch Clock Delay      :  7.677
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             50.000      50.000 r                        
 sys_clk                                                 0.000      50.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      50.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      51.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      52.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      52.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=7)        0.605      52.998         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      52.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      53.832         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      53.926 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      54.531         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      54.531 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3578)     3.146      57.677         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/CLK (GTP_DFF_C)

                                   tco                   0.329      58.006 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464      58.470         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [2]
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/D (GTP_DFF_C)

 Data arrival time                                                  58.470         Logic Levels: 0  
                                                                                   Logic: 0.329ns(41.488%), Route: 0.464ns(58.512%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        53.332      53.332 r                        
 sys_clk                                                 0.000      53.332 r       sys_clk (port)   
                                   net (fanout=1)        0.000      53.332         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      54.543 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      55.634         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      55.728 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=193)      1.053      56.781         pixel_clk        
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      56.781                          
 clock uncertainty                                      -0.150      56.631                          

 Setup time                                              0.034      56.665                          

 Data required time                                                 56.665                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 56.665                          
 Data arrival time                                                  58.470                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.805                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/D (GTP_DFF_C)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -4.228  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.449
  Launch Clock Delay      :  7.677
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             40.000      40.000 r                        
 sys_clk                                                 0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      40.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      42.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      42.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=7)        0.605      42.998         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      42.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      43.832         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      43.926 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      44.531         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      44.531 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3578)     3.146      47.677         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/CLK (GTP_DFF_C)

                                   tco                   0.323      48.000 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464      48.464         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [0]
                                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/D (GTP_DFF_C)

 Data arrival time                                                  48.464         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        39.999      39.999 r                        
 sys_clk                                                 0.000      39.999 r       sys_clk (port)   
                                   net (fanout=1)        0.000      39.999         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.210 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      42.301         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      42.395 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=193)      1.053      43.448         pixel_clk        
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      43.448                          
 clock uncertainty                                       0.150      43.598                          

 Hold time                                               0.047      43.645                          

 Data required time                                                 43.645                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.645                          
 Data arrival time                                                  48.464                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.819                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/D (GTP_DFF_C)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -4.228  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.449
  Launch Clock Delay      :  7.677
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             40.000      40.000 r                        
 sys_clk                                                 0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      40.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      42.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      42.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=7)        0.605      42.998         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      42.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      43.832         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      43.926 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      44.531         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      44.531 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3578)     3.146      47.677         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/CLK (GTP_DFF_C)

                                   tco                   0.323      48.000 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464      48.464         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [1]
                                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/D (GTP_DFF_C)

 Data arrival time                                                  48.464         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        39.999      39.999 r                        
 sys_clk                                                 0.000      39.999 r       sys_clk (port)   
                                   net (fanout=1)        0.000      39.999         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.210 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      42.301         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      42.395 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=193)      1.053      43.448         pixel_clk        
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      43.448                          
 clock uncertainty                                       0.150      43.598                          

 Hold time                                               0.047      43.645                          

 Data required time                                                 43.645                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.645                          
 Data arrival time                                                  48.464                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.819                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/D (GTP_DFF_C)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -4.228  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.449
  Launch Clock Delay      :  7.677
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             40.000      40.000 r                        
 sys_clk                                                 0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      40.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      42.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      42.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=7)        0.605      42.998         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      42.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      43.832         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      43.926 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      44.531         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      44.531 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3578)     3.146      47.677         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/CLK (GTP_DFF_C)

                                   tco                   0.323      48.000 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464      48.464         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [2]
                                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/D (GTP_DFF_C)

 Data arrival time                                                  48.464         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        39.999      39.999 r                        
 sys_clk                                                 0.000      39.999 r       sys_clk (port)   
                                   net (fanout=1)        0.000      39.999         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.210 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      42.301         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      42.395 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=193)      1.053      43.448         pixel_clk        
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      43.448                          
 clock uncertainty                                       0.150      43.598                          

 Hold time                                               0.047      43.645                          

 Data required time                                                 43.645                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.645                          
 Data arrival time                                                  48.464                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.819                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[0]/C (GTP_DFF_C)
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.677
  Launch Clock Delay      :  7.677
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=7)        0.605       2.998         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.832         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.926 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.531         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       4.531 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3578)     3.146       7.677         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       8.006 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       8.006         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0/I (GTP_INV)
                                   td                    0.000       8.006 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0/Z (GTP_INV)
                                   net (fanout=1743)     2.373      10.379         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[0]/C (GTP_DFF_C)

 Data arrival time                                                  10.379         Logic Levels: 1  
                                                                                   Logic: 0.329ns(12.176%), Route: 2.373ns(87.824%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      12.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      12.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=7)        0.605      12.998         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      13.832         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.926 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      14.531         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      14.531 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3578)     3.146      17.677         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      17.677                          
 clock uncertainty                                      -0.150      17.527                          

 Recovery time                                          -0.542      16.985                          

 Data required time                                                 16.985                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.985                          
 Data arrival time                                                  10.379                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.606                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[1]/C (GTP_DFF_C)
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.677
  Launch Clock Delay      :  7.677
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=7)        0.605       2.998         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.832         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.926 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.531         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       4.531 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3578)     3.146       7.677         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       8.006 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       8.006         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0/I (GTP_INV)
                                   td                    0.000       8.006 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0/Z (GTP_INV)
                                   net (fanout=1743)     2.373      10.379         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[1]/C (GTP_DFF_C)

 Data arrival time                                                  10.379         Logic Levels: 1  
                                                                                   Logic: 0.329ns(12.176%), Route: 2.373ns(87.824%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      12.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      12.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=7)        0.605      12.998         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      13.832         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.926 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      14.531         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      14.531 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3578)     3.146      17.677         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      17.677                          
 clock uncertainty                                      -0.150      17.527                          

 Recovery time                                          -0.542      16.985                          

 Data required time                                                 16.985                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.985                          
 Data arrival time                                                  10.379                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.606                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[2]/C (GTP_DFF_C)
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.677
  Launch Clock Delay      :  7.677
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=7)        0.605       2.998         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.832         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.926 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.531         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       4.531 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3578)     3.146       7.677         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       8.006 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       8.006         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0/I (GTP_INV)
                                   td                    0.000       8.006 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0/Z (GTP_INV)
                                   net (fanout=1743)     2.373      10.379         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[2]/C (GTP_DFF_C)

 Data arrival time                                                  10.379         Logic Levels: 1  
                                                                                   Logic: 0.329ns(12.176%), Route: 2.373ns(87.824%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      12.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      12.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=7)        0.605      12.998         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      13.832         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.926 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      14.531         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      14.531 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3578)     3.146      17.677         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      17.677                          
 clock uncertainty                                      -0.150      17.527                          

 Recovery time                                          -0.542      16.985                          

 Data required time                                                 16.985                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.985                          
 Data arrival time                                                  10.379                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.606                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.677
  Launch Clock Delay      :  7.677
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=7)        0.605       2.998         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.832         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.926 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.531         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       4.531 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3578)     3.146       7.677         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)

                                   tco                   0.323       8.000 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/Q (GTP_DFF_C)
                                   net (fanout=7)        0.713       8.713         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dqs_training_rstn
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)

 Data arrival time                                                   8.713         Logic Levels: 0  
                                                                                   Logic: 0.323ns(31.178%), Route: 0.713ns(68.822%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=7)        0.605       2.998         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.832         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.926 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.531         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       4.531 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3578)     3.146       7.677         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/CLKB (GTP_DDC_E1)
 clock pessimism                                         0.000       7.677                          
 clock uncertainty                                       0.000       7.677                          

 Removal time                                           -0.011       7.666                          

 Data required time                                                  7.666                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.666                          
 Data arrival time                                                   8.713                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.047                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.677
  Launch Clock Delay      :  7.677
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=7)        0.605       2.998         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.832         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.926 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.531         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       4.531 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3578)     3.146       7.677         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)

                                   tco                   0.323       8.000 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/Q (GTP_DFF_C)
                                   net (fanout=7)        0.713       8.713         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dqs_training_rstn
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)

 Data arrival time                                                   8.713         Logic Levels: 0  
                                                                                   Logic: 0.323ns(31.178%), Route: 0.713ns(68.822%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=7)        0.605       2.998         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.832         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.926 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.531         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       4.531 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3578)     3.146       7.677         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/CLKB (GTP_DDC_E1)
 clock pessimism                                         0.000       7.677                          
 clock uncertainty                                       0.000       7.677                          

 Removal time                                           -0.011       7.666                          

 Data required time                                                  7.666                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.666                          
 Data arrival time                                                   8.713                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.047                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.677
  Launch Clock Delay      :  7.677
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=7)        0.605       2.998         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.832         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.926 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.531         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       4.531 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3578)     3.146       7.677         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)

                                   tco                   0.323       8.000 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/Q (GTP_DFF_C)
                                   net (fanout=7)        0.713       8.713         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dqs_training_rstn
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)

 Data arrival time                                                   8.713         Logic Levels: 0  
                                                                                   Logic: 0.323ns(31.178%), Route: 0.713ns(68.822%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=7)        0.605       2.998         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.832         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.926 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.531         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       4.531 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3578)     3.146       7.677         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/CLKB (GTP_DDC_E1)
 clock pessimism                                         0.000       7.677                          
 clock uncertainty                                       0.000       7.677                          

 Removal time                                           -0.011       7.666                          

 Data required time                                                  7.666                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.666                          
 Data arrival time                                                   8.713                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.047                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_addr_l[0]/C (GTP_DFF_C)
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    2.483  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.677
  Launch Clock Delay      :  5.194
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=7)        0.605       2.998         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       2.196       5.194         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       5.523 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       5.523         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N17/I (GTP_INV)
                                   td                    0.000       5.523 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N17/Z (GTP_INV)
                                   net (fanout=1426)     2.174       7.697         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N17
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_addr_l[0]/C (GTP_DFF_C)

 Data arrival time                                                   7.697         Logic Levels: 1  
                                                                                   Logic: 0.329ns(13.144%), Route: 2.174ns(86.856%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      12.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      12.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=7)        0.605      12.998         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      13.832         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.926 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      14.531         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      14.531 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3578)     3.146      17.677         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_addr_l[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      17.677                          
 clock uncertainty                                      -0.150      17.527                          

 Recovery time                                          -0.542      16.985                          

 Data required time                                                 16.985                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.985                          
 Data arrival time                                                   7.697                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.288                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_addr_l[1]/C (GTP_DFF_C)
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    2.483  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.677
  Launch Clock Delay      :  5.194
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=7)        0.605       2.998         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       2.196       5.194         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       5.523 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       5.523         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N17/I (GTP_INV)
                                   td                    0.000       5.523 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N17/Z (GTP_INV)
                                   net (fanout=1426)     2.174       7.697         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N17
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_addr_l[1]/C (GTP_DFF_C)

 Data arrival time                                                   7.697         Logic Levels: 1  
                                                                                   Logic: 0.329ns(13.144%), Route: 2.174ns(86.856%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      12.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      12.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=7)        0.605      12.998         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      13.832         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.926 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      14.531         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      14.531 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3578)     3.146      17.677         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_addr_l[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      17.677                          
 clock uncertainty                                      -0.150      17.527                          

 Recovery time                                          -0.542      16.985                          

 Data required time                                                 16.985                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.985                          
 Data arrival time                                                   7.697                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.288                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_addr_l[2]/C (GTP_DFF_C)
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    2.483  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.677
  Launch Clock Delay      :  5.194
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=7)        0.605       2.998         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       2.196       5.194         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       5.523 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       5.523         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N17/I (GTP_INV)
                                   td                    0.000       5.523 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N17/Z (GTP_INV)
                                   net (fanout=1426)     2.174       7.697         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N17
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_addr_l[2]/C (GTP_DFF_C)

 Data arrival time                                                   7.697         Logic Levels: 1  
                                                                                   Logic: 0.329ns(13.144%), Route: 2.174ns(86.856%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      12.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      12.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=7)        0.605      12.998         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      13.832         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.926 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      14.531         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      14.531 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3578)     3.146      17.677         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_addr_l[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      17.677                          
 clock uncertainty                                      -0.150      17.527                          

 Recovery time                                          -0.542      16.985                          

 Data required time                                                 16.985                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.985                          
 Data arrival time                                                   7.697                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.288                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dll_rst_rg/CLK (GTP_DFF_P)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_dll_rst_sync/sig_async_r1[0]/P (GTP_DFF_P)
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    2.483  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.677
  Launch Clock Delay      :  5.194
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=7)        0.605       2.998         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       2.196       5.194         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dll_rst_rg/CLK (GTP_DFF_P)

                                   tco                   0.323       5.517 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dll_rst_rg/Q (GTP_DFF_P)
                                   net (fanout=2)        0.464       5.981         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dll_rst_rg
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_dll_rst_sync/sig_async_r1[0]/P (GTP_DFF_P)

 Data arrival time                                                   5.981         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=7)        0.605       2.998         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.832         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.926 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.531         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       4.531 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3578)     3.146       7.677         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_dll_rst_sync/sig_async_r1[0]/CLK (GTP_DFF_P)
 clock pessimism                                         0.000       7.677                          
 clock uncertainty                                       0.150       7.827                          

 Removal time                                           -0.251       7.576                          

 Data required time                                                  7.576                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.576                          
 Data arrival time                                                   5.981                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.595                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dll_rst_rg/CLK (GTP_DFF_P)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_dll_rst_sync/sig_async_r2[0]/P (GTP_DFF_P)
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    2.483  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.677
  Launch Clock Delay      :  5.194
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=7)        0.605       2.998         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       2.196       5.194         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dll_rst_rg/CLK (GTP_DFF_P)

                                   tco                   0.323       5.517 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dll_rst_rg/Q (GTP_DFF_P)
                                   net (fanout=2)        0.464       5.981         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dll_rst_rg
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_dll_rst_sync/sig_async_r2[0]/P (GTP_DFF_P)

 Data arrival time                                                   5.981         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=7)        0.605       2.998         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.832         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.926 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.531         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       4.531 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3578)     3.146       7.677         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_dll_rst_sync/sig_async_r2[0]/CLK (GTP_DFF_P)
 clock pessimism                                         0.000       7.677                          
 clock uncertainty                                       0.150       7.827                          

 Removal time                                           -0.251       7.576                          

 Data required time                                                  7.576                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.576                          
 Data arrival time                                                   5.981                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.595                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_rst_n_rg/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r1[0]/C (GTP_DFF_C)
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    2.483  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.677
  Launch Clock Delay      :  5.194
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=7)        0.605       2.998         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       2.196       5.194         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_rst_n_rg/CLK (GTP_DFF_C)

                                   tco                   0.329       5.523 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_rst_n_rg/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       5.523         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_rst_n_rg
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/N0/I (GTP_INV)
                                   td                    0.000       5.523 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/N0/Z (GTP_INV)
                                   net (fanout=2)        0.464       5.987         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/N0
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r1[0]/C (GTP_DFF_C)

 Data arrival time                                                   5.987         Logic Levels: 1  
                                                                                   Logic: 0.329ns(41.488%), Route: 0.464ns(58.512%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=7)        0.605       2.998         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.832         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.926 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.531         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       4.531 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3578)     3.146       7.677         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r1[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       7.677                          
 clock uncertainty                                       0.150       7.827                          

 Removal time                                           -0.251       7.576                          

 Data required time                                                  7.576                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.576                          
 Data arrival time                                                   5.987                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.589                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]/C (GTP_DFF_CE)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.194
  Launch Clock Delay      :  5.194
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=7)        0.605       2.998         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       2.196       5.194         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       5.523 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       5.523         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N17/I (GTP_INV)
                                   td                    0.000       5.523 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N17/Z (GTP_INV)
                                   net (fanout=1426)     2.174       7.697         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N17
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]/C (GTP_DFF_CE)

 Data arrival time                                                   7.697         Logic Levels: 1  
                                                                                   Logic: 0.329ns(13.144%), Route: 2.174ns(86.856%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      22.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      22.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=7)        0.605      22.998         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       2.196      25.194         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      25.194                          
 clock uncertainty                                      -0.150      25.044                          

 Recovery time                                          -0.542      24.502                          

 Data required time                                                 24.502                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.502                          
 Data arrival time                                                   7.697                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.805                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[1]/C (GTP_DFF_CE)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.194
  Launch Clock Delay      :  5.194
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=7)        0.605       2.998         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       2.196       5.194         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       5.523 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       5.523         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N17/I (GTP_INV)
                                   td                    0.000       5.523 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N17/Z (GTP_INV)
                                   net (fanout=1426)     2.174       7.697         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N17
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[1]/C (GTP_DFF_CE)

 Data arrival time                                                   7.697         Logic Levels: 1  
                                                                                   Logic: 0.329ns(13.144%), Route: 2.174ns(86.856%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      22.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      22.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=7)        0.605      22.998         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       2.196      25.194         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      25.194                          
 clock uncertainty                                      -0.150      25.044                          

 Recovery time                                          -0.542      24.502                          

 Data required time                                                 24.502                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.502                          
 Data arrival time                                                   7.697                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.805                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/C (GTP_DFF_CE)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.194
  Launch Clock Delay      :  5.194
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=7)        0.605       2.998         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       2.196       5.194         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       5.523 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       5.523         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N17/I (GTP_INV)
                                   td                    0.000       5.523 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N17/Z (GTP_INV)
                                   net (fanout=1426)     2.174       7.697         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N17
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/C (GTP_DFF_CE)

 Data arrival time                                                   7.697         Logic Levels: 1  
                                                                                   Logic: 0.329ns(13.144%), Route: 2.174ns(86.856%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      22.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      22.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=7)        0.605      22.998         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       2.196      25.194         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      25.194                          
 clock uncertainty                                      -0.150      25.044                          

 Recovery time                                          -0.542      24.502                          

 Data required time                                                 24.502                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.502                          
 Data arrival time                                                   7.697                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.805                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/C (GTP_DFF_C)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.194
  Launch Clock Delay      :  5.194
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=7)        0.605       2.998         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       2.196       5.194         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/CLK (GTP_DFF_C)

                                   tco                   0.329       5.523 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       5.523         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/logic_rstn
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/N0/I (GTP_INV)
                                   td                    0.000       5.523 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/N0/Z (GTP_INV)
                                   net (fanout=20)       0.670       6.193         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/N0
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/C (GTP_DFF_C)

 Data arrival time                                                   6.193         Logic Levels: 1  
                                                                                   Logic: 0.329ns(32.933%), Route: 0.670ns(67.067%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=7)        0.605       2.998         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       2.196       5.194         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       5.194                          
 clock uncertainty                                       0.000       5.194                          

 Removal time                                           -0.251       4.943                          

 Data required time                                                  4.943                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.943                          
 Data arrival time                                                   6.193                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.250                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/C (GTP_DFF_C)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.194
  Launch Clock Delay      :  5.194
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=7)        0.605       2.998         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       2.196       5.194         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/CLK (GTP_DFF_C)

                                   tco                   0.329       5.523 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       5.523         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/logic_rstn
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/N0/I (GTP_INV)
                                   td                    0.000       5.523 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/N0/Z (GTP_INV)
                                   net (fanout=20)       0.670       6.193         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/N0
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/C (GTP_DFF_C)

 Data arrival time                                                   6.193         Logic Levels: 1  
                                                                                   Logic: 0.329ns(32.933%), Route: 0.670ns(67.067%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=7)        0.605       2.998         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       2.196       5.194         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       5.194                          
 clock uncertainty                                       0.000       5.194                          

 Removal time                                           -0.251       4.943                          

 Data required time                                                  4.943                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.943                          
 Data arrival time                                                   6.193                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.250                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/C (GTP_DFF_C)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.194
  Launch Clock Delay      :  5.194
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=7)        0.605       2.998         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       2.196       5.194         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/CLK (GTP_DFF_C)

                                   tco                   0.329       5.523 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       5.523         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/logic_rstn
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/N0/I (GTP_INV)
                                   td                    0.000       5.523 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/N0/Z (GTP_INV)
                                   net (fanout=20)       0.670       6.193         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/N0
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/C (GTP_DFF_C)

 Data arrival time                                                   6.193         Logic Levels: 1  
                                                                                   Logic: 0.329ns(32.933%), Route: 0.670ns(67.067%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=7)        0.605       2.998         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       2.196       5.194         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       5.194                          
 clock uncertainty                                       0.000       5.194                          

 Removal time                                           -0.251       4.943                          

 Data required time                                                  4.943                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.943                          
 Data arrival time                                                   6.193                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.250                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTA (GTP_DRM18K)
Path Group  : ov5640_hdmi_median_filter|cam_pclk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_median_filter|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 cam_pclk                                                0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
                                                                                   cam_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=457)      3.204       4.415         nt_cam_pclk      
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.208         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
                                                                                   u_ddr3_ctrl_top/u_ctrl_fifo/N17/I1 (GTP_LUT2)
                                   td                    0.185       5.393 r       u_ddr3_ctrl_top/u_ctrl_fifo/N17/Z (GTP_LUT2)
                                   net (fanout=126)      1.512       6.905         u_ddr3_ctrl_top/u_ctrl_fifo/N17
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTA (GTP_DRM18K)

 Data arrival time                                                   6.905         Logic Levels: 1  
                                                                                   Logic: 0.514ns(20.643%), Route: 1.976ns(79.357%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_median_filter|cam_pclk (rising edge)
                                                      1000.000    1000.000 r                        
 cam_pclk                                                0.000    1000.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000    1000.000         cam_pclk         
                                                                                   cam_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       cam_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=457)      3.204    1004.415         nt_cam_pclk      
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000    1004.415                          
 clock uncertainty                                      -0.050    1004.365                          

 Recovery time                                          -0.118    1004.247                          

 Data required time                                               1004.247                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.247                          
 Data arrival time                                                   6.905                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.342                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTA (GTP_DRM18K)
Path Group  : ov5640_hdmi_median_filter|cam_pclk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_median_filter|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 cam_pclk                                                0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
                                                                                   cam_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=457)      3.204       4.415         nt_cam_pclk      
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.208         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
                                                                                   u_ddr3_ctrl_top/u_ctrl_fifo/N17/I1 (GTP_LUT2)
                                   td                    0.185       5.393 r       u_ddr3_ctrl_top/u_ctrl_fifo/N17/Z (GTP_LUT2)
                                   net (fanout=126)      1.512       6.905         u_ddr3_ctrl_top/u_ctrl_fifo/N17
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTA (GTP_DRM18K)

 Data arrival time                                                   6.905         Logic Levels: 1  
                                                                                   Logic: 0.514ns(20.643%), Route: 1.976ns(79.357%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_median_filter|cam_pclk (rising edge)
                                                      1000.000    1000.000 r                        
 cam_pclk                                                0.000    1000.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000    1000.000         cam_pclk         
                                                                                   cam_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       cam_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=457)      3.204    1004.415         nt_cam_pclk      
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000    1004.415                          
 clock uncertainty                                      -0.050    1004.365                          

 Recovery time                                          -0.118    1004.247                          

 Data required time                                               1004.247                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.247                          
 Data arrival time                                                   6.905                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.342                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/RSTA (GTP_DRM18K)
Path Group  : ov5640_hdmi_median_filter|cam_pclk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_median_filter|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 cam_pclk                                                0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
                                                                                   cam_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=457)      3.204       4.415         nt_cam_pclk      
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.208         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
                                                                                   u_ddr3_ctrl_top/u_ctrl_fifo/N17/I1 (GTP_LUT2)
                                   td                    0.185       5.393 r       u_ddr3_ctrl_top/u_ctrl_fifo/N17/Z (GTP_LUT2)
                                   net (fanout=126)      1.512       6.905         u_ddr3_ctrl_top/u_ctrl_fifo/N17
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/RSTA (GTP_DRM18K)

 Data arrival time                                                   6.905         Logic Levels: 1  
                                                                                   Logic: 0.514ns(20.643%), Route: 1.976ns(79.357%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_median_filter|cam_pclk (rising edge)
                                                      1000.000    1000.000 r                        
 cam_pclk                                                0.000    1000.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000    1000.000         cam_pclk         
                                                                                   cam_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       cam_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=457)      3.204    1004.415         nt_cam_pclk      
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000    1004.415                          
 clock uncertainty                                      -0.050    1004.365                          

 Recovery time                                          -0.118    1004.247                          

 Data required time                                               1004.247                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.247                          
 Data arrival time                                                   6.905                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.342                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/C (GTP_DFF_C)
Path Group  : ov5640_hdmi_median_filter|cam_pclk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_median_filter|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 cam_pclk                                                0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
                                                                                   cam_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=457)      3.204       4.415         nt_cam_pclk      
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
                                                                                   u_ddr3_ctrl_top/u_ctrl_fifo/N17/I1 (GTP_LUT2)
                                   td                    0.172       5.374 f       u_ddr3_ctrl_top/u_ctrl_fifo/N17/Z (GTP_LUT2)
                                   net (fanout=126)      0.998       6.372         u_ddr3_ctrl_top/u_ctrl_fifo/N17
                                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/C (GTP_DFF_C)

 Data arrival time                                                   6.372         Logic Levels: 1  
                                                                                   Logic: 0.495ns(25.294%), Route: 1.462ns(74.706%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_median_filter|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 cam_pclk                                                0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
                                                                                   cam_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=457)      3.204       4.415         nt_cam_pclk      
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Removal time                                           -0.251       4.164                          

 Data required time                                                  4.164                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.164                          
 Data arrival time                                                   6.372                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.208                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/C (GTP_DFF_CE)
Path Group  : ov5640_hdmi_median_filter|cam_pclk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_median_filter|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 cam_pclk                                                0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
                                                                                   cam_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=457)      3.204       4.415         nt_cam_pclk      
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
                                                                                   u_ddr3_ctrl_top/u_ctrl_fifo/N17/I1 (GTP_LUT2)
                                   td                    0.172       5.374 f       u_ddr3_ctrl_top/u_ctrl_fifo/N17/Z (GTP_LUT2)
                                   net (fanout=126)      0.998       6.372         u_ddr3_ctrl_top/u_ctrl_fifo/N17
                                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/C (GTP_DFF_CE)

 Data arrival time                                                   6.372         Logic Levels: 1  
                                                                                   Logic: 0.495ns(25.294%), Route: 1.462ns(74.706%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_median_filter|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 cam_pclk                                                0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
                                                                                   cam_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=457)      3.204       4.415         nt_cam_pclk      
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Removal time                                           -0.251       4.164                          

 Data required time                                                  4.164                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.164                          
 Data arrival time                                                   6.372                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.208                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/C (GTP_DFF_CE)
Path Group  : ov5640_hdmi_median_filter|cam_pclk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_median_filter|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 cam_pclk                                                0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
                                                                                   cam_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=457)      3.204       4.415         nt_cam_pclk      
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
                                                                                   u_ddr3_ctrl_top/u_ctrl_fifo/N17/I1 (GTP_LUT2)
                                   td                    0.172       5.374 f       u_ddr3_ctrl_top/u_ctrl_fifo/N17/Z (GTP_LUT2)
                                   net (fanout=126)      0.998       6.372         u_ddr3_ctrl_top/u_ctrl_fifo/N17
                                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/C (GTP_DFF_CE)

 Data arrival time                                                   6.372         Logic Levels: 1  
                                                                                   Logic: 0.495ns(25.294%), Route: 1.462ns(74.706%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_median_filter|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 cam_pclk                                                0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
                                                                                   cam_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=457)      3.204       4.415         nt_cam_pclk      
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Removal time                                           -0.251       4.164                          

 Data required time                                                  4.164                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.164                          
 Data arrival time                                                   6.372                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.208                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/CLK (GTP_DFF_C)
Endpoint    : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_1/P (GTP_DFF_P)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -4.228  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.449
  Launch Clock Delay      :  7.677
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             50.000      50.000 r                        
 sys_clk                                                 0.000      50.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      50.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      51.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      52.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      52.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=7)        0.605      52.998         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      52.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      53.832         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      53.926 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      54.531         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      54.531 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3578)     3.146      57.677         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/ddr3_init_done/CLK (GTP_DFF_C)

                                   tco                   0.329      58.006 r       u_ddr3_ctrl_top/ddr3_init_done/Q (GTP_DFF_C)
                                   net (fanout=4)        0.641      58.647         u_ddr3_ctrl_top/ddr3_init_done
                                                                                   u_ddr3_ctrl_top/u_aq_axi_master/N15/I1 (GTP_LUT3)
                                   td                    0.172      58.819 f       u_ddr3_ctrl_top/u_aq_axi_master/N15/Z (GTP_LUT3)
                                   net (fanout=146)      0.963      59.782         u_ddr3_ctrl_top/u_aq_axi_master/N15
                                                                           f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_1/P (GTP_DFF_P)

 Data arrival time                                                  59.782         Logic Levels: 1  
                                                                                   Logic: 0.501ns(23.800%), Route: 1.604ns(76.200%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        53.332      53.332 r                        
 sys_clk                                                 0.000      53.332 r       sys_clk (port)   
                                   net (fanout=1)        0.000      53.332         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      54.543 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      55.634         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      55.728 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=193)      1.053      56.781         pixel_clk        
                                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_1/CLK (GTP_DFF_P)
 clock pessimism                                         0.000      56.781                          
 clock uncertainty                                      -0.150      56.631                          

 Recovery time                                          -0.542      56.089                          

 Data required time                                                 56.089                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 56.089                          
 Data arrival time                                                  59.782                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.693                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/CLK (GTP_DFF_C)
Endpoint    : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/P (GTP_DFF_P)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -4.228  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.449
  Launch Clock Delay      :  7.677
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             50.000      50.000 r                        
 sys_clk                                                 0.000      50.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      50.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      51.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      52.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      52.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=7)        0.605      52.998         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      52.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      53.832         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      53.926 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      54.531         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      54.531 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3578)     3.146      57.677         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/ddr3_init_done/CLK (GTP_DFF_C)

                                   tco                   0.329      58.006 r       u_ddr3_ctrl_top/ddr3_init_done/Q (GTP_DFF_C)
                                   net (fanout=4)        0.641      58.647         u_ddr3_ctrl_top/ddr3_init_done
                                                                                   u_ddr3_ctrl_top/u_aq_axi_master/N15/I1 (GTP_LUT3)
                                   td                    0.172      58.819 f       u_ddr3_ctrl_top/u_aq_axi_master/N15/Z (GTP_LUT3)
                                   net (fanout=146)      0.963      59.782         u_ddr3_ctrl_top/u_aq_axi_master/N15
                                                                           f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/P (GTP_DFF_P)

 Data arrival time                                                  59.782         Logic Levels: 1  
                                                                                   Logic: 0.501ns(23.800%), Route: 1.604ns(76.200%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        53.332      53.332 r                        
 sys_clk                                                 0.000      53.332 r       sys_clk (port)   
                                   net (fanout=1)        0.000      53.332         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      54.543 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      55.634         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      55.728 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=193)      1.053      56.781         pixel_clk        
                                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/CLK (GTP_DFF_P)
 clock pessimism                                         0.000      56.781                          
 clock uncertainty                                      -0.150      56.631                          

 Recovery time                                          -0.542      56.089                          

 Data required time                                                 56.089                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 56.089                          
 Data arrival time                                                  59.782                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.693                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/CLK (GTP_DFF_C)
Endpoint    : u_hdmi_top/u_video_driver/cnt_h[0]/C (GTP_DFF_C)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -4.228  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.449
  Launch Clock Delay      :  7.677
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             50.000      50.000 r                        
 sys_clk                                                 0.000      50.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      50.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      51.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      52.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      52.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=7)        0.605      52.998         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      52.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      53.832         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      53.926 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      54.531         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      54.531 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3578)     3.146      57.677         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/ddr3_init_done/CLK (GTP_DFF_C)

                                   tco                   0.329      58.006 r       u_ddr3_ctrl_top/ddr3_init_done/Q (GTP_DFF_C)
                                   net (fanout=4)        0.641      58.647         u_ddr3_ctrl_top/ddr3_init_done
                                                                                   u_ddr3_ctrl_top/u_aq_axi_master/N15/I1 (GTP_LUT3)
                                   td                    0.172      58.819 f       u_ddr3_ctrl_top/u_aq_axi_master/N15/Z (GTP_LUT3)
                                   net (fanout=146)      0.963      59.782         u_ddr3_ctrl_top/u_aq_axi_master/N15
                                                                           f       u_hdmi_top/u_video_driver/cnt_h[0]/C (GTP_DFF_C)

 Data arrival time                                                  59.782         Logic Levels: 1  
                                                                                   Logic: 0.501ns(23.800%), Route: 1.604ns(76.200%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        53.332      53.332 r                        
 sys_clk                                                 0.000      53.332 r       sys_clk (port)   
                                   net (fanout=1)        0.000      53.332         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      54.543 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      55.634         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      55.728 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=193)      1.053      56.781         pixel_clk        
                                                                           r       u_hdmi_top/u_video_driver/cnt_h[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      56.781                          
 clock uncertainty                                      -0.150      56.631                          

 Recovery time                                          -0.542      56.089                          

 Data required time                                                 56.089                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 56.089                          
 Data arrival time                                                  59.782                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.693                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTB (GTP_DRM18K)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -3.714  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.963
  Launch Clock Delay      :  7.677
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             40.000      40.000 r                        
 sys_clk                                                 0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      40.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      42.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      42.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=7)        0.605      42.998         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      42.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      43.832         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      43.926 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      44.531         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      44.531 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3578)     3.146      47.677         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/CLK (GTP_DFF_C)

                                   tco                   0.323      48.000 f       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464      48.464         u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h
                                                                                   u_ddr3_ctrl_top/u_ctrl_fifo/N21/I1 (GTP_LUT2)
                                   td                    0.172      48.636 f       u_ddr3_ctrl_top/u_ctrl_fifo/N21/Z (GTP_LUT2)
                                   net (fanout=122)      1.507      50.143         u_ddr3_ctrl_top/u_ctrl_fifo/N21
                                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTB (GTP_DRM18K)

 Data arrival time                                                  50.143         Logic Levels: 1  
                                                                                   Logic: 0.495ns(20.073%), Route: 1.971ns(79.927%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        39.999      39.999 r                        
 sys_clk                                                 0.000      39.999 r       sys_clk (port)   
                                   net (fanout=1)        0.000      39.999         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.210 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      42.301         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      42.395 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=193)      1.567      43.962         pixel_clk        
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000      43.962                          
 clock uncertainty                                       0.150      44.112                          

 Removal time                                           -0.026      44.086                          

 Data required time                                                 44.086                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.086                          
 Data arrival time                                                  50.143                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.057                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTB (GTP_DRM18K)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -3.714  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.963
  Launch Clock Delay      :  7.677
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             40.000      40.000 r                        
 sys_clk                                                 0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      40.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      42.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      42.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=7)        0.605      42.998         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      42.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      43.832         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      43.926 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      44.531         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      44.531 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3578)     3.146      47.677         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/CLK (GTP_DFF_C)

                                   tco                   0.323      48.000 f       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464      48.464         u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h
                                                                                   u_ddr3_ctrl_top/u_ctrl_fifo/N21/I1 (GTP_LUT2)
                                   td                    0.172      48.636 f       u_ddr3_ctrl_top/u_ctrl_fifo/N21/Z (GTP_LUT2)
                                   net (fanout=122)      1.507      50.143         u_ddr3_ctrl_top/u_ctrl_fifo/N21
                                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTB (GTP_DRM18K)

 Data arrival time                                                  50.143         Logic Levels: 1  
                                                                                   Logic: 0.495ns(20.073%), Route: 1.971ns(79.927%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        39.999      39.999 r                        
 sys_clk                                                 0.000      39.999 r       sys_clk (port)   
                                   net (fanout=1)        0.000      39.999         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.210 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      42.301         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      42.395 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=193)      1.567      43.962         pixel_clk        
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000      43.962                          
 clock uncertainty                                       0.150      44.112                          

 Removal time                                           -0.026      44.086                          

 Data required time                                                 44.086                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.086                          
 Data arrival time                                                  50.143                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.057                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/RSTB (GTP_DRM18K)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -3.714  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.963
  Launch Clock Delay      :  7.677
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             40.000      40.000 r                        
 sys_clk                                                 0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      40.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      42.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      42.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=7)        0.605      42.998         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      42.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      43.832         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      43.926 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      44.531         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      44.531 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3578)     3.146      47.677         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/CLK (GTP_DFF_C)

                                   tco                   0.323      48.000 f       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464      48.464         u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h
                                                                                   u_ddr3_ctrl_top/u_ctrl_fifo/N21/I1 (GTP_LUT2)
                                   td                    0.172      48.636 f       u_ddr3_ctrl_top/u_ctrl_fifo/N21/Z (GTP_LUT2)
                                   net (fanout=122)      1.507      50.143         u_ddr3_ctrl_top/u_ctrl_fifo/N21
                                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/RSTB (GTP_DRM18K)

 Data arrival time                                                  50.143         Logic Levels: 1  
                                                                                   Logic: 0.495ns(20.073%), Route: 1.971ns(79.927%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        39.999      39.999 r                        
 sys_clk                                                 0.000      39.999 r       sys_clk (port)   
                                   net (fanout=1)        0.000      39.999         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.210 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      42.301         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      42.395 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=193)      1.567      43.962         pixel_clk        
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000      43.962                          
 clock uncertainty                                       0.150      44.112                          

 Removal time                                           -0.026      44.086                          

 Data required time                                                 44.086                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.086                          
 Data arrival time                                                  50.143                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.057                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/CLK (GTP_DFF_P)
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[0]/C (GTP_DFF_C)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.449
  Launch Clock Delay      :  3.449
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=193)      1.053       3.449         pixel_clk        
                                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/CLK (GTP_DFF_P)

                                   tco                   0.323       3.772 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/Q (GTP_DFF_P)
                                   net (fanout=88)       0.913       4.685         u_hdmi_top/u_rgb2dvi_0/reset
                                                                           f       u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[0]/C (GTP_DFF_C)

 Data arrival time                                                   4.685         Logic Levels: 0  
                                                                                   Logic: 0.323ns(26.133%), Route: 0.913ns(73.867%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        13.333      13.333 r                        
 sys_clk                                                 0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.000      13.333         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      14.544 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      15.635         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      15.729 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=193)      1.053      16.782         pixel_clk        
                                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      16.782                          
 clock uncertainty                                      -0.150      16.632                          

 Recovery time                                          -0.542      16.090                          

 Data required time                                                 16.090                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.090                          
 Data arrival time                                                   4.685                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.405                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/CLK (GTP_DFF_P)
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[1]/C (GTP_DFF_C)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.449
  Launch Clock Delay      :  3.449
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=193)      1.053       3.449         pixel_clk        
                                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/CLK (GTP_DFF_P)

                                   tco                   0.323       3.772 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/Q (GTP_DFF_P)
                                   net (fanout=88)       0.913       4.685         u_hdmi_top/u_rgb2dvi_0/reset
                                                                           f       u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[1]/C (GTP_DFF_C)

 Data arrival time                                                   4.685         Logic Levels: 0  
                                                                                   Logic: 0.323ns(26.133%), Route: 0.913ns(73.867%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        13.333      13.333 r                        
 sys_clk                                                 0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.000      13.333         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      14.544 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      15.635         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      15.729 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=193)      1.053      16.782         pixel_clk        
                                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      16.782                          
 clock uncertainty                                      -0.150      16.632                          

 Recovery time                                          -0.542      16.090                          

 Data required time                                                 16.090                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.090                          
 Data arrival time                                                   4.685                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.405                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/CLK (GTP_DFF_P)
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[2]/C (GTP_DFF_C)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.449
  Launch Clock Delay      :  3.449
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=193)      1.053       3.449         pixel_clk        
                                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/CLK (GTP_DFF_P)

                                   tco                   0.323       3.772 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/Q (GTP_DFF_P)
                                   net (fanout=88)       0.913       4.685         u_hdmi_top/u_rgb2dvi_0/reset
                                                                           f       u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[2]/C (GTP_DFF_C)

 Data arrival time                                                   4.685         Logic Levels: 0  
                                                                                   Logic: 0.323ns(26.133%), Route: 0.913ns(73.867%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        13.333      13.333 r                        
 sys_clk                                                 0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.000      13.333         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      14.544 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      15.635         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      15.729 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=193)      1.053      16.782         pixel_clk        
                                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      16.782                          
 clock uncertainty                                      -0.150      16.632                          

 Recovery time                                          -0.542      16.090                          

 Data required time                                                 16.090                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.090                          
 Data arrival time                                                   4.685                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.405                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/CLK (GTP_DFF_P)
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[0]/C (GTP_DFF_C)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.449
  Launch Clock Delay      :  3.449
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=193)      1.053       3.449         pixel_clk        
                                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/CLK (GTP_DFF_P)

                                   tco                   0.323       3.772 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/Q (GTP_DFF_P)
                                   net (fanout=88)       0.913       4.685         u_hdmi_top/u_rgb2dvi_0/reset
                                                                           f       u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[0]/C (GTP_DFF_C)

 Data arrival time                                                   4.685         Logic Levels: 0  
                                                                                   Logic: 0.323ns(26.133%), Route: 0.913ns(73.867%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=193)      1.053       3.449         pixel_clk        
                                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.449                          
 clock uncertainty                                       0.000       3.449                          

 Removal time                                           -0.251       3.198                          

 Data required time                                                  3.198                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.198                          
 Data arrival time                                                   4.685                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.487                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/CLK (GTP_DFF_P)
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[1]/C (GTP_DFF_C)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.449
  Launch Clock Delay      :  3.449
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=193)      1.053       3.449         pixel_clk        
                                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/CLK (GTP_DFF_P)

                                   tco                   0.323       3.772 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/Q (GTP_DFF_P)
                                   net (fanout=88)       0.913       4.685         u_hdmi_top/u_rgb2dvi_0/reset
                                                                           f       u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[1]/C (GTP_DFF_C)

 Data arrival time                                                   4.685         Logic Levels: 0  
                                                                                   Logic: 0.323ns(26.133%), Route: 0.913ns(73.867%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=193)      1.053       3.449         pixel_clk        
                                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.449                          
 clock uncertainty                                       0.000       3.449                          

 Removal time                                           -0.251       3.198                          

 Data required time                                                  3.198                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.198                          
 Data arrival time                                                   4.685                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.487                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/CLK (GTP_DFF_P)
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[2]/C (GTP_DFF_C)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.449
  Launch Clock Delay      :  3.449
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=193)      1.053       3.449         pixel_clk        
                                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/CLK (GTP_DFF_P)

                                   tco                   0.323       3.772 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/Q (GTP_DFF_P)
                                   net (fanout=88)       0.913       4.685         u_hdmi_top/u_rgb2dvi_0/reset
                                                                           f       u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[2]/C (GTP_DFF_C)

 Data arrival time                                                   4.685         Logic Levels: 0  
                                                                                   Logic: 0.323ns(26.133%), Route: 0.913ns(73.867%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=193)      1.053       3.449         pixel_clk        
                                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.449                          
 clock uncertainty                                       0.000       3.449                          

 Removal time                                           -0.251       3.198                          

 Data required time                                                  3.198                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.198                          
 Data arrival time                                                   4.685                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.487                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/CLK (GTP_DFF_C)
Endpoint    : mem_rst_n (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=7)        0.605       2.998         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.832         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.926 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.531         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       4.531 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3578)     3.146       7.677         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/CLK (GTP_DFF_C)

                                   tco                   0.329       8.006 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/Q (GTP_DFF_C)
                                   net (fanout=314)      2.067      10.073         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/calib_done
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/N44/I0 (GTP_LUT2)
                                   td                    0.172      10.245 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/N44/Z (GTP_LUT2)
                                   net (fanout=1)        1.091      11.336         nt_mem_rst_n     
                                                                                   mem_rst_n_obuf/I (GTP_OUTBUF)
                                   td                    2.803      14.139 f       mem_rst_n_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      14.139         mem_rst_n        
 mem_rst_n                                                                 f       mem_rst_n (port) 

 Data arrival time                                                  14.139         Logic Levels: 2  
                                                                                   Logic: 3.304ns(51.130%), Route: 3.158ns(48.870%)
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_clk/gtp_ogddr_n/RCLK (GTP_OSERDES)
Endpoint    : tmds_clk_n (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (falling edge)
                                                         0.000       0.000 f                        
 sys_clk                                                 0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.312       1.312 f       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.403         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.088       2.491 f       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=60)       1.540       4.031         pixel_clk_5x     
                                                                           f       u_hdmi_top/u_rgb2dvi_0/serializer_clk/gtp_ogddr_n/RCLK (GTP_OSERDES)

                                   tco                   0.682       4.713 f       u_hdmi_top/u_rgb2dvi_0/serializer_clk/gtp_ogddr_n/DO (GTP_OSERDES)
                                   net (fanout=1)        1.091       5.804         u_hdmi_top/u_rgb2dvi_0/serializer_clk/ddr_data_n
                                                                                   u_hdmi_top/u_rgb2dvi_0/serializer_clk/gtp_outbuft_n/I (GTP_OUTBUFT)
                                   td                    2.803       8.607 f       u_hdmi_top/u_rgb2dvi_0/serializer_clk/gtp_outbuft_n/O (GTP_OUTBUFT)
                                   net (fanout=1)        0.000       8.607         tmds_clk_n       
 tmds_clk_n                                                                f       tmds_clk_n (port)

 Data arrival time                                                   8.607         Logic Levels: 1  
                                                                                   Logic: 3.485ns(76.158%), Route: 1.091ns(23.842%)
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_clk/gtp_ogddr_p/RCLK (GTP_OSERDES)
Endpoint    : tmds_clk_p (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (falling edge)
                                                         0.000       0.000 f                        
 sys_clk                                                 0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.312       1.312 f       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.403         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.088       2.491 f       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=60)       1.540       4.031         pixel_clk_5x     
                                                                           f       u_hdmi_top/u_rgb2dvi_0/serializer_clk/gtp_ogddr_p/RCLK (GTP_OSERDES)

                                   tco                   0.682       4.713 f       u_hdmi_top/u_rgb2dvi_0/serializer_clk/gtp_ogddr_p/DO (GTP_OSERDES)
                                   net (fanout=1)        1.091       5.804         u_hdmi_top/u_rgb2dvi_0/serializer_clk/ddr_data_p
                                                                                   u_hdmi_top/u_rgb2dvi_0/serializer_clk/gtp_outbuft_p/I (GTP_OUTBUFT)
                                   td                    2.803       8.607 f       u_hdmi_top/u_rgb2dvi_0/serializer_clk/gtp_outbuft_p/O (GTP_OUTBUFT)
                                   net (fanout=1)        0.000       8.607         tmds_clk_p       
 tmds_clk_p                                                                f       tmds_clk_p (port)

 Data arrival time                                                   8.607         Logic Levels: 1  
                                                                                   Logic: 3.485ns(76.158%), Route: 1.091ns(23.842%)
====================================================================================================

====================================================================================================

Startpoint  : cam_vsync (port)
Endpoint    : u_ov5640_dri/u_cmos_capture_data/cam_vsync_d0/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 cam_vsync                                               0.000       0.000 r       cam_vsync (port) 
                                   net (fanout=1)        0.000       0.000         cam_vsync        
                                                                                   cam_vsync_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_vsync_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_cam_vsync     
                                                                           r       u_ov5640_dri/u_cmos_capture_data/cam_vsync_d0/D (GTP_DFF_C)

 Data arrival time                                                   2.302         Logic Levels: 1  
                                                                                   Logic: 1.211ns(52.606%), Route: 1.091ns(47.394%)
====================================================================================================

====================================================================================================

Startpoint  : cam_data[0] (port)
Endpoint    : u_ov5640_dri/u_cmos_capture_data/cmos_data_t[0]/D (GTP_DFF_CE)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 cam_data[0]                                             0.000       0.000 r       cam_data[0] (port)
                                   net (fanout=1)        0.000       0.000         cam_data[0]      
                                                                                   cam_data_ibuf[0]/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_data_ibuf[0]/O (GTP_INBUF)
                                   net (fanout=2)        1.180       2.391         nt_cam_data[0]   
                                                                           r       u_ov5640_dri/u_cmos_capture_data/cmos_data_t[0]/D (GTP_DFF_CE)

 Data arrival time                                                   2.391         Logic Levels: 1  
                                                                                   Logic: 1.211ns(50.648%), Route: 1.180ns(49.352%)
====================================================================================================

====================================================================================================

Startpoint  : cam_data[1] (port)
Endpoint    : u_ov5640_dri/u_cmos_capture_data/cmos_data_t[1]/D (GTP_DFF_CE)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 cam_data[1]                                             0.000       0.000 r       cam_data[1] (port)
                                   net (fanout=1)        0.000       0.000         cam_data[1]      
                                                                                   cam_data_ibuf[1]/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_data_ibuf[1]/O (GTP_INBUF)
                                   net (fanout=2)        1.180       2.391         nt_cam_data[1]   
                                                                           r       u_ov5640_dri/u_cmos_capture_data/cmos_data_t[1]/D (GTP_DFF_CE)

 Data arrival time                                                   2.391         Logic Levels: 1  
                                                                                   Logic: 1.211ns(50.648%), Route: 1.180ns(49.352%)
====================================================================================================

{ui_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.100       5.000           1.900           High Pulse Width                          u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/WCLK
 3.100       5.000           1.900           Low Pulse Width                           u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/WCLK
 3.100       5.000           1.900           High Pulse Width                          u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/WCLK
====================================================================================================

{ioclk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width                          u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/CLKA
 0.397       1.250           0.853           Low Pulse Width                           u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/CLKA
 0.397       1.250           0.853           High Pulse Width                          u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/CLKA
====================================================================================================

{ioclk1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width                          u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA
 0.397       1.250           0.853           Low Pulse Width                           u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA
 0.397       1.250           0.853           Low Pulse Width                           u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/CLKA
====================================================================================================

{ioclk_gate_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.380       5.000           0.620           High Pulse Width                          u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/CLK
 4.380       5.000           0.620           Low Pulse Width                           u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/CLK
====================================================================================================

{sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.380       10.000          0.620           Low Pulse Width                           u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r1[0]/CLK
 9.380       10.000          0.620           High Pulse Width                          u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r1[0]/CLK
 9.380       10.000          0.620           Low Pulse Width                           u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/CLK
====================================================================================================

{sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 -0.184      1.333           1.517           Low Pulse Width                           u_hdmi_top/u_rgb2dvi_0/serializer_b/gtp_ogddr_n/RCLK
 -0.184      1.333           1.517           High Pulse Width                          u_hdmi_top/u_rgb2dvi_0/serializer_b/gtp_ogddr_n/RCLK
 -0.184      1.333           1.517           Low Pulse Width                           u_hdmi_top/u_rgb2dvi_0/serializer_b/gtp_ogddr_p/RCLK
====================================================================================================

{ov5640_hdmi_median_filter|cam_pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.862     500.000         1.138           Low Pulse Width                           u_vip/u_rgb2ycbcr/N36/CLK
 498.862     500.000         1.138           High Pulse Width                          u_vip/u_rgb2ycbcr/N36/CLK
 499.102     500.000         0.898           Low Pulse Width                           u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA
====================================================================================================

{sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.768       6.666           0.898           High Pulse Width                          u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB
 5.768       6.666           0.898           High Pulse Width                          u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKB
 5.768       6.666           0.898           High Pulse Width                          u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/CLKB
====================================================================================================

====================================================================================================

Inputs and Outputs :
+-----------------------------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                                                 
+-----------------------------------------------------------------------------------------------------------------------------------------+
| Input      | D:/ywd/dps4/ccccccccccc/pm/25G/25G/ov5640_hdmi_median_filter/prj/compile/ov5640_hdmi_median_filter_comp.adf               
|            | D:/ywd/dps4/ccccccccccc/pm/25G/25G/ov5640_hdmi_median_filter/prj/source/ov5640_hdmi_median_filter.fdc                     
| Output     | D:/ywd/dps4/ccccccccccc/pm/25G/25G/ov5640_hdmi_median_filter/prj/synthesize/ov5640_hdmi_median_filter_syn.adf             
|            | D:/ywd/dps4/ccccccccccc/pm/25G/25G/ov5640_hdmi_median_filter/prj/synthesize/ov5640_hdmi_median_filter_syn.vm              
|            | D:/ywd/dps4/ccccccccccc/pm/25G/25G/ov5640_hdmi_median_filter/prj/synthesize/ov5640_hdmi_median_filter_controlsets.txt     
|            | D:/ywd/dps4/ccccccccccc/pm/25G/25G/ov5640_hdmi_median_filter/prj/synthesize/snr.db                                        
|            | D:/ywd/dps4/ccccccccccc/pm/25G/25G/ov5640_hdmi_median_filter/prj/synthesize/ov5640_hdmi_median_filter.snr                 
+-----------------------------------------------------------------------------------------------------------------------------------------+


Flow Command: synthesize -dir {} -selected_syn_tool_opt 2 
Peak memory: 450 MB
Total CPU time to synthesize completion : 0h:0m:37s
Process Total CPU time to synthesize completion : 0h:0m:40s
Total real time to synthesize completion : 0h:0m:42s
