-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
-- Date        : Sat Jun 14 08:54:50 2025
-- Host        : rogDesktop running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ bd_0_hls_inst_0_sim_netlist.vhdl
-- Design      : bd_0_hls_inst_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_control_s_axi is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_start : out STD_LOGIC;
    \FSM_onehot_rstate_reg[1]_0\ : out STD_LOGIC;
    \FSM_onehot_wstate_reg[2]_0\ : out STD_LOGIC;
    ap_rst_n_inv : out STD_LOGIC;
    s_axi_control_BVALID : out STD_LOGIC;
    \FSM_onehot_wstate_reg[1]_0\ : out STD_LOGIC;
    s_axi_control_RVALID : out STD_LOGIC;
    s_axi_control_RDATA : out STD_LOGIC_VECTOR ( 5 downto 0 );
    interrupt : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_control_ARVALID : in STD_LOGIC;
    s_axi_control_ARADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_control_WVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    s_axi_control_AWADDR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_AWVALID : in STD_LOGIC;
    ap_done : in STD_LOGIC;
    s_axi_control_WDATA : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_control_RREADY : in STD_LOGIC;
    s_axi_control_WSTRB : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_control_BREADY : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_control_s_axi;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_control_s_axi is
  signal \FSM_onehot_rstate[1]_i_1_n_5\ : STD_LOGIC;
  signal \FSM_onehot_rstate[2]_i_1_n_5\ : STD_LOGIC;
  signal \^fsm_onehot_rstate_reg[1]_0\ : STD_LOGIC;
  signal \FSM_onehot_wstate[1]_i_1_n_5\ : STD_LOGIC;
  signal \FSM_onehot_wstate[2]_i_1_n_5\ : STD_LOGIC;
  signal \FSM_onehot_wstate[3]_i_1_n_5\ : STD_LOGIC;
  signal \^fsm_onehot_wstate_reg[1]_0\ : STD_LOGIC;
  signal \^fsm_onehot_wstate_reg[2]_0\ : STD_LOGIC;
  signal ap_idle : STD_LOGIC;
  signal \^ap_rst_n_inv\ : STD_LOGIC;
  signal \^ap_start\ : STD_LOGIC;
  signal ar_hs : STD_LOGIC;
  signal auto_restart_status_i_1_n_5 : STD_LOGIC;
  signal auto_restart_status_reg_n_5 : STD_LOGIC;
  signal \int_ap_ready__0\ : STD_LOGIC;
  signal int_ap_ready_i_1_n_5 : STD_LOGIC;
  signal int_ap_start1 : STD_LOGIC;
  signal int_ap_start5_out : STD_LOGIC;
  signal int_ap_start_i_1_n_5 : STD_LOGIC;
  signal int_auto_restart_i_1_n_5 : STD_LOGIC;
  signal int_gie_i_1_n_5 : STD_LOGIC;
  signal int_gie_i_2_n_5 : STD_LOGIC;
  signal int_gie_reg_n_5 : STD_LOGIC;
  signal int_ier10_out : STD_LOGIC;
  signal \int_ier[0]_i_1_n_5\ : STD_LOGIC;
  signal \int_ier[1]_i_1_n_5\ : STD_LOGIC;
  signal \int_ier_reg_n_5_[0]\ : STD_LOGIC;
  signal int_interrupt0 : STD_LOGIC;
  signal int_isr7_out : STD_LOGIC;
  signal \int_isr[0]_i_1_n_5\ : STD_LOGIC;
  signal \int_isr[1]_i_1_n_5\ : STD_LOGIC;
  signal \int_isr_reg_n_5_[0]\ : STD_LOGIC;
  signal \int_isr_reg_n_5_[1]\ : STD_LOGIC;
  signal int_task_ap_done0 : STD_LOGIC;
  signal \int_task_ap_done__0\ : STD_LOGIC;
  signal int_task_ap_done_i_1_n_5 : STD_LOGIC;
  signal \^interrupt\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \p_0_in__0\ : STD_LOGIC;
  signal \rdata[0]_i_1_n_5\ : STD_LOGIC;
  signal \rdata[0]_i_2_n_5\ : STD_LOGIC;
  signal \rdata[1]_i_1_n_5\ : STD_LOGIC;
  signal \rdata[1]_i_2_n_5\ : STD_LOGIC;
  signal \rdata[9]_i_1_n_5\ : STD_LOGIC;
  signal \^s_axi_control_bvalid\ : STD_LOGIC;
  signal \^s_axi_control_rdata\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^s_axi_control_rvalid\ : STD_LOGIC;
  signal \waddr[2]_i_1_n_5\ : STD_LOGIC;
  signal \waddr[3]_i_1_n_5\ : STD_LOGIC;
  signal \waddr_reg_n_5_[2]\ : STD_LOGIC;
  signal \waddr_reg_n_5_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_rstate[1]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \FSM_onehot_rstate[2]_i_1\ : label is "soft_lutpair3";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[1]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[2]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[1]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[2]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[3]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of auto_restart_status_i_1 : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of int_ap_idle_i_1 : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of int_ap_start_i_1 : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of int_auto_restart_i_2 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of int_gie_i_2 : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \int_ier[0]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \int_ier[1]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \int_ier[1]_i_2\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \int_isr[0]_i_2\ : label is "soft_lutpair1";
begin
  \FSM_onehot_rstate_reg[1]_0\ <= \^fsm_onehot_rstate_reg[1]_0\;
  \FSM_onehot_wstate_reg[1]_0\ <= \^fsm_onehot_wstate_reg[1]_0\;
  \FSM_onehot_wstate_reg[2]_0\ <= \^fsm_onehot_wstate_reg[2]_0\;
  ap_rst_n_inv <= \^ap_rst_n_inv\;
  ap_start <= \^ap_start\;
  interrupt <= \^interrupt\;
  s_axi_control_BVALID <= \^s_axi_control_bvalid\;
  s_axi_control_RDATA(5 downto 0) <= \^s_axi_control_rdata\(5 downto 0);
  s_axi_control_RVALID <= \^s_axi_control_rvalid\;
\FSM_onehot_rstate[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F747"
    )
        port map (
      I0 => s_axi_control_ARVALID,
      I1 => \^fsm_onehot_rstate_reg[1]_0\,
      I2 => \^s_axi_control_rvalid\,
      I3 => s_axi_control_RREADY,
      O => \FSM_onehot_rstate[1]_i_1_n_5\
    );
\FSM_onehot_rstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => s_axi_control_ARVALID,
      I1 => \^fsm_onehot_rstate_reg[1]_0\,
      I2 => s_axi_control_RREADY,
      I3 => \^s_axi_control_rvalid\,
      O => \FSM_onehot_rstate[2]_i_1_n_5\
    );
\FSM_onehot_rstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_rstate[1]_i_1_n_5\,
      Q => \^fsm_onehot_rstate_reg[1]_0\,
      R => \^ap_rst_n_inv\
    );
\FSM_onehot_rstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_rstate[2]_i_1_n_5\,
      Q => \^s_axi_control_rvalid\,
      R => \^ap_rst_n_inv\
    );
\FSM_onehot_wstate[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888BFF8B"
    )
        port map (
      I0 => s_axi_control_BREADY,
      I1 => \^s_axi_control_bvalid\,
      I2 => \^fsm_onehot_wstate_reg[2]_0\,
      I3 => \^fsm_onehot_wstate_reg[1]_0\,
      I4 => s_axi_control_AWVALID,
      O => \FSM_onehot_wstate[1]_i_1_n_5\
    );
\FSM_onehot_wstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => s_axi_control_AWVALID,
      I1 => \^fsm_onehot_wstate_reg[1]_0\,
      I2 => s_axi_control_WVALID,
      I3 => \^fsm_onehot_wstate_reg[2]_0\,
      O => \FSM_onehot_wstate[2]_i_1_n_5\
    );
\FSM_onehot_wstate[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => s_axi_control_WVALID,
      I1 => \^fsm_onehot_wstate_reg[2]_0\,
      I2 => s_axi_control_BREADY,
      I3 => \^s_axi_control_bvalid\,
      O => \FSM_onehot_wstate[3]_i_1_n_5\
    );
\FSM_onehot_wstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[1]_i_1_n_5\,
      Q => \^fsm_onehot_wstate_reg[1]_0\,
      R => \^ap_rst_n_inv\
    );
\FSM_onehot_wstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[2]_i_1_n_5\,
      Q => \^fsm_onehot_wstate_reg[2]_0\,
      R => \^ap_rst_n_inv\
    );
\FSM_onehot_wstate_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[3]_i_1_n_5\,
      Q => \^s_axi_control_bvalid\,
      R => \^ap_rst_n_inv\
    );
\ack_in_t_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => \^ap_rst_n_inv\
    );
\ap_CS_fsm[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \^ap_start\,
      O => D(0)
    );
auto_restart_status_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFAA"
    )
        port map (
      I0 => p_0_in(7),
      I1 => \^ap_start\,
      I2 => Q(0),
      I3 => auto_restart_status_reg_n_5,
      O => auto_restart_status_i_1_n_5
    );
auto_restart_status_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => auto_restart_status_i_1_n_5,
      Q => auto_restart_status_reg_n_5,
      R => \^ap_rst_n_inv\
    );
int_ap_idle_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => \^ap_start\,
      O => ap_idle
    );
int_ap_idle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_idle,
      Q => p_0_in(2),
      R => \^ap_rst_n_inv\
    );
int_ap_ready_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => p_0_in(7),
      I1 => ap_done,
      I2 => int_task_ap_done0,
      I3 => \int_ap_ready__0\,
      O => int_ap_ready_i_1_n_5
    );
int_ap_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_ready_i_1_n_5,
      Q => \int_ap_ready__0\,
      R => \^ap_rst_n_inv\
    );
int_ap_start_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF8"
    )
        port map (
      I0 => p_0_in(7),
      I1 => ap_done,
      I2 => int_ap_start5_out,
      I3 => \^ap_start\,
      O => int_ap_start_i_1_n_5
    );
int_ap_start_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => s_axi_control_WSTRB(0),
      I2 => \waddr_reg_n_5_[3]\,
      I3 => s_axi_control_WVALID,
      I4 => \^fsm_onehot_wstate_reg[2]_0\,
      I5 => \waddr_reg_n_5_[2]\,
      O => int_ap_start5_out
    );
int_ap_start_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_start_i_1_n_5,
      Q => \^ap_start\,
      R => \^ap_rst_n_inv\
    );
int_auto_restart_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(2),
      I1 => int_ap_start1,
      I2 => p_0_in(7),
      O => int_auto_restart_i_1_n_5
    );
int_auto_restart_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \waddr_reg_n_5_[2]\,
      I1 => \^fsm_onehot_wstate_reg[2]_0\,
      I2 => s_axi_control_WVALID,
      I3 => \waddr_reg_n_5_[3]\,
      I4 => s_axi_control_WSTRB(0),
      O => int_ap_start1
    );
int_auto_restart_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_auto_restart_i_1_n_5,
      Q => p_0_in(7),
      R => \^ap_rst_n_inv\
    );
int_gie_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => s_axi_control_WSTRB(0),
      I2 => int_gie_i_2_n_5,
      I3 => \waddr_reg_n_5_[2]\,
      I4 => int_gie_reg_n_5,
      O => int_gie_i_1_n_5
    );
int_gie_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^fsm_onehot_wstate_reg[2]_0\,
      I1 => s_axi_control_WVALID,
      I2 => \waddr_reg_n_5_[3]\,
      O => int_gie_i_2_n_5
    );
int_gie_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_gie_i_1_n_5,
      Q => int_gie_reg_n_5,
      R => \^ap_rst_n_inv\
    );
\int_ier[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => int_ier10_out,
      I2 => \int_ier_reg_n_5_[0]\,
      O => \int_ier[0]_i_1_n_5\
    );
\int_ier[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(1),
      I1 => int_ier10_out,
      I2 => \p_0_in__0\,
      O => \int_ier[1]_i_1_n_5\
    );
\int_ier[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => s_axi_control_WSTRB(0),
      I1 => \waddr_reg_n_5_[2]\,
      I2 => \waddr_reg_n_5_[3]\,
      I3 => \^fsm_onehot_wstate_reg[2]_0\,
      I4 => s_axi_control_WVALID,
      O => int_ier10_out
    );
\int_ier_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[0]_i_1_n_5\,
      Q => \int_ier_reg_n_5_[0]\,
      R => \^ap_rst_n_inv\
    );
\int_ier_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[1]_i_1_n_5\,
      Q => \p_0_in__0\,
      R => \^ap_rst_n_inv\
    );
int_interrupt_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => int_gie_reg_n_5,
      I1 => \int_isr_reg_n_5_[1]\,
      I2 => \int_isr_reg_n_5_[0]\,
      O => int_interrupt0
    );
int_interrupt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_interrupt0,
      Q => \^interrupt\,
      R => \^ap_rst_n_inv\
    );
\int_isr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F777F888"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => int_isr7_out,
      I2 => \int_ier_reg_n_5_[0]\,
      I3 => ap_done,
      I4 => \int_isr_reg_n_5_[0]\,
      O => \int_isr[0]_i_1_n_5\
    );
\int_isr[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => s_axi_control_WSTRB(0),
      I1 => \waddr_reg_n_5_[3]\,
      I2 => \^fsm_onehot_wstate_reg[2]_0\,
      I3 => s_axi_control_WVALID,
      I4 => \waddr_reg_n_5_[2]\,
      O => int_isr7_out
    );
\int_isr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F777F888"
    )
        port map (
      I0 => s_axi_control_WDATA(1),
      I1 => int_isr7_out,
      I2 => \p_0_in__0\,
      I3 => ap_done,
      I4 => \int_isr_reg_n_5_[1]\,
      O => \int_isr[1]_i_1_n_5\
    );
\int_isr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[0]_i_1_n_5\,
      Q => \int_isr_reg_n_5_[0]\,
      R => \^ap_rst_n_inv\
    );
\int_isr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[1]_i_1_n_5\,
      Q => \int_isr_reg_n_5_[1]\,
      R => \^ap_rst_n_inv\
    );
int_task_ap_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7520FFFF75207520"
    )
        port map (
      I0 => auto_restart_status_reg_n_5,
      I1 => p_0_in(2),
      I2 => ap_idle,
      I3 => ap_done,
      I4 => int_task_ap_done0,
      I5 => \int_task_ap_done__0\,
      O => int_task_ap_done_i_1_n_5
    );
int_task_ap_done_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => s_axi_control_ARADDR(2),
      I1 => s_axi_control_ARADDR(3),
      I2 => s_axi_control_ARADDR(1),
      I3 => s_axi_control_ARADDR(0),
      I4 => \^fsm_onehot_rstate_reg[1]_0\,
      I5 => s_axi_control_ARVALID,
      O => int_task_ap_done0
    );
int_task_ap_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_task_ap_done_i_1_n_5,
      Q => \int_task_ap_done__0\,
      R => \^ap_rst_n_inv\
    );
\rdata[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10FFFFFF10000000"
    )
        port map (
      I0 => s_axi_control_ARADDR(0),
      I1 => s_axi_control_ARADDR(1),
      I2 => \rdata[0]_i_2_n_5\,
      I3 => s_axi_control_ARVALID,
      I4 => \^fsm_onehot_rstate_reg[1]_0\,
      I5 => \^s_axi_control_rdata\(0),
      O => \rdata[0]_i_1_n_5\
    );
\rdata[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_isr_reg_n_5_[0]\,
      I1 => int_gie_reg_n_5,
      I2 => s_axi_control_ARADDR(2),
      I3 => \int_ier_reg_n_5_[0]\,
      I4 => s_axi_control_ARADDR(3),
      I5 => \^ap_start\,
      O => \rdata[0]_i_2_n_5\
    );
\rdata[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10FFFFFF10000000"
    )
        port map (
      I0 => s_axi_control_ARADDR(0),
      I1 => s_axi_control_ARADDR(1),
      I2 => \rdata[1]_i_2_n_5\,
      I3 => s_axi_control_ARVALID,
      I4 => \^fsm_onehot_rstate_reg[1]_0\,
      I5 => \^s_axi_control_rdata\(1),
      O => \rdata[1]_i_1_n_5\
    );
\rdata[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \int_isr_reg_n_5_[1]\,
      I1 => s_axi_control_ARADDR(2),
      I2 => \p_0_in__0\,
      I3 => s_axi_control_ARADDR(3),
      I4 => \int_task_ap_done__0\,
      O => \rdata[1]_i_2_n_5\
    );
\rdata[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888888880"
    )
        port map (
      I0 => \^fsm_onehot_rstate_reg[1]_0\,
      I1 => s_axi_control_ARVALID,
      I2 => s_axi_control_ARADDR(2),
      I3 => s_axi_control_ARADDR(1),
      I4 => s_axi_control_ARADDR(3),
      I5 => s_axi_control_ARADDR(0),
      O => \rdata[9]_i_1_n_5\
    );
\rdata[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_control_ARVALID,
      I1 => \^fsm_onehot_rstate_reg[1]_0\,
      O => ar_hs
    );
\rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \rdata[0]_i_1_n_5\,
      Q => \^s_axi_control_rdata\(0),
      R => '0'
    );
\rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \rdata[1]_i_1_n_5\,
      Q => \^s_axi_control_rdata\(1),
      R => '0'
    );
\rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => p_0_in(2),
      Q => \^s_axi_control_rdata\(2),
      R => \rdata[9]_i_1_n_5\
    );
\rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \int_ap_ready__0\,
      Q => \^s_axi_control_rdata\(3),
      R => \rdata[9]_i_1_n_5\
    );
\rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => p_0_in(7),
      Q => \^s_axi_control_rdata\(4),
      R => \rdata[9]_i_1_n_5\
    );
\rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \^interrupt\,
      Q => \^s_axi_control_rdata\(5),
      R => \rdata[9]_i_1_n_5\
    );
\waddr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s_axi_control_AWADDR(0),
      I1 => \^fsm_onehot_wstate_reg[1]_0\,
      I2 => s_axi_control_AWVALID,
      I3 => \waddr_reg_n_5_[2]\,
      O => \waddr[2]_i_1_n_5\
    );
\waddr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s_axi_control_AWADDR(1),
      I1 => \^fsm_onehot_wstate_reg[1]_0\,
      I2 => s_axi_control_AWVALID,
      I3 => \waddr_reg_n_5_[3]\,
      O => \waddr[3]_i_1_n_5\
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \waddr[2]_i_1_n_5\,
      Q => \waddr_reg_n_5_[2]\,
      R => '0'
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \waddr[3]_i_1_n_5\,
      Q => \waddr_reg_n_5_[3]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[5]\ : out STD_LOGIC;
    grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_ap_start_reg_reg : out STD_LOGIC;
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 5 downto 0 );
    add_ln99_fu_108_p2 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    i_fu_380 : out STD_LOGIC;
    grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_ap_ready : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_loop_exit_ready_pp0_iter1_reg : in STD_LOGIC;
    grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_ap_start_reg : in STD_LOGIC;
    grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_ap_start_reg_reg_0 : in STD_LOGIC;
    ram_reg : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC;
    \i_fu_38_reg[5]\ : in STD_LOGIC;
    \i_fu_38_reg[5]_0\ : in STD_LOGIC;
    \i_fu_38_reg[5]_1\ : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \i_fu_38_reg[7]\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init is
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__5_n_5\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__6_n_5\ : STD_LOGIC;
  signal \i_fu_38[5]_i_2_n_5\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[6]_i_1\ : label is "soft_lutpair434";
  attribute SOFT_HLUTNM of \ap_CS_fsm[7]_i_1\ : label is "soft_lutpair434";
  attribute SOFT_HLUTNM of \ap_loop_exit_ready_pp0_iter1_reg_i_1__2\ : label is "soft_lutpair439";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__6\ : label is "soft_lutpair438";
  attribute SOFT_HLUTNM of grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_ap_start_reg_i_1 : label is "soft_lutpair437";
  attribute SOFT_HLUTNM of \i_fu_38[1]_i_1\ : label is "soft_lutpair440";
  attribute SOFT_HLUTNM of \i_fu_38[2]_i_1\ : label is "soft_lutpair440";
  attribute SOFT_HLUTNM of \i_fu_38[3]_i_1\ : label is "soft_lutpair435";
  attribute SOFT_HLUTNM of \i_fu_38[4]_i_1\ : label is "soft_lutpair435";
  attribute SOFT_HLUTNM of \i_fu_38[5]_i_2\ : label is "soft_lutpair439";
  attribute SOFT_HLUTNM of \i_fu_38[6]_i_1\ : label is "soft_lutpair436";
  attribute SOFT_HLUTNM of \i_fu_38[7]_i_1\ : label is "soft_lutpair437";
  attribute SOFT_HLUTNM of \i_fu_38[7]_i_2\ : label is "soft_lutpair436";
  attribute SOFT_HLUTNM of \layer1_activations_1_addr_reg_160[5]_i_1\ : label is "soft_lutpair438";
begin
\ap_CS_fsm[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBABAAAA"
    )
        port map (
      I0 => Q(0),
      I1 => ap_loop_exit_ready_pp0_iter1_reg,
      I2 => ap_done_cache,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_ap_start_reg,
      I4 => Q(1),
      O => D(0)
    );
\ap_CS_fsm[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA20"
    )
        port map (
      I0 => Q(1),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_ap_start_reg,
      I2 => ap_done_cache,
      I3 => ap_loop_exit_ready_pp0_iter1_reg,
      O => D(1)
    );
\ap_done_cache_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg,
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_ap_start_reg,
      I2 => ap_done_cache,
      O => \ap_done_cache_i_1__5_n_5\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__5_n_5\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_loop_exit_ready_pp0_iter1_reg_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_ap_start_reg,
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_ap_start_reg_reg_0,
      O => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_ap_ready
    );
\ap_loop_init_int_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_loop_exit_ready_pp0_iter1_reg,
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_ap_start_reg,
      I3 => ap_loop_init_int,
      O => \ap_loop_init_int_i_1__6_n_5\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__6_n_5\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FABA"
    )
        port map (
      I0 => Q(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_ap_start_reg_reg_0,
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_ap_start_reg,
      I3 => ap_loop_init_int,
      O => \ap_CS_fsm_reg[5]\
    );
\i_fu_38[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \i_fu_38_reg[5]\,
      O => add_ln99_fu_108_p2(0)
    );
\i_fu_38[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => \i_fu_38_reg[5]_0\,
      I1 => ap_loop_init_int,
      I2 => \i_fu_38_reg[5]\,
      O => add_ln99_fu_108_p2(1)
    );
\i_fu_38[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0708"
    )
        port map (
      I0 => \i_fu_38_reg[5]\,
      I1 => \i_fu_38_reg[5]_0\,
      I2 => ap_loop_init_int,
      I3 => ram_reg,
      O => add_ln99_fu_108_p2(2)
    );
\i_fu_38[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => \i_fu_38_reg[5]_0\,
      I1 => \i_fu_38_reg[5]\,
      I2 => ram_reg,
      I3 => ap_loop_init_int,
      I4 => ram_reg_0,
      O => add_ln99_fu_108_p2(3)
    );
\i_fu_38[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF000080000000"
    )
        port map (
      I0 => ram_reg,
      I1 => \i_fu_38_reg[5]\,
      I2 => \i_fu_38_reg[5]_0\,
      I3 => ram_reg_0,
      I4 => \i_fu_38[5]_i_2_n_5\,
      I5 => \i_fu_38_reg[5]_1\,
      O => add_ln99_fu_108_p2(4)
    );
\i_fu_38[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_ap_start_reg,
      O => \i_fu_38[5]_i_2_n_5\
    );
\i_fu_38[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"21"
    )
        port map (
      I0 => \i_fu_38_reg[7]\,
      I1 => ap_loop_init_int,
      I2 => ram_reg_1,
      O => add_ln99_fu_108_p2(5)
    );
\i_fu_38[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C4"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_ap_start_reg_reg_0,
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_ap_start_reg,
      I2 => ap_loop_init_int,
      O => i_fu_380
    );
\i_fu_38[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B04"
    )
        port map (
      I0 => \i_fu_38_reg[7]\,
      I1 => ram_reg_1,
      I2 => ap_loop_init_int,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_ap_start_reg_reg_0,
      O => add_ln99_fu_108_p2(6)
    );
\layer1_activations_1_addr_reg_160[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_38_reg[5]\,
      I1 => ap_loop_init_int,
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_ap_start_reg,
      O => ADDRBWRADDR(0)
    );
\layer1_activations_1_addr_reg_160[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_ap_start_reg,
      I1 => ap_loop_init_int,
      O => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_ap_start_reg_reg
    );
ram_reg_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \i_fu_38_reg[5]_1\,
      O => ADDRBWRADDR(4)
    );
ram_reg_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => ram_reg_0,
      O => ADDRBWRADDR(3)
    );
ram_reg_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => ram_reg,
      O => ADDRBWRADDR(2)
    );
ram_reg_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \i_fu_38_reg[5]_0\,
      O => ADDRBWRADDR(1)
    );
ram_reg_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => ram_reg_1,
      O => ADDRBWRADDR(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_10 is
  port (
    grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_ap_start_reg_reg : out STD_LOGIC;
    \temp_last_reg_163_reg[0]\ : out STD_LOGIC;
    ap_loop_init_int_reg_0 : out STD_LOGIC;
    i_fu_64 : out STD_LOGIC;
    add_ln143_fu_126_p2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    layer3_activations_address0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_CS_fsm_reg[19]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_ap_start_reg : in STD_LOGIC;
    output_stream_TREADY_int_regslice : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \i_fu_64_reg[0]\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_output_stream_TLAST : in STD_LOGIC;
    \temp_last_reg_163_reg[0]_0\ : in STD_LOGIC;
    \temp_last_reg_163_reg[0]_1\ : in STD_LOGIC;
    \temp_last_reg_163_reg[0]_2\ : in STD_LOGIC;
    ap_loop_init_int_reg_1 : in STD_LOGIC;
    \i_fu_64_reg[0]_0\ : in STD_LOGIC;
    \i_fu_64_reg[3]\ : in STD_LOGIC;
    ap_done : in STD_LOGIC;
    grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_layer3_activations_address0 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_10 : entity is "feedforward_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_10;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_10 is
  signal ap_done_cache : STD_LOGIC;
  signal ap_done_cache_i_1_n_5 : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__0_n_5\ : STD_LOGIC;
  signal \ap_loop_init_int_i_3__0_n_5\ : STD_LOGIC;
  signal \^ap_loop_init_int_reg_0\ : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_layer3_activations_address0 : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \i_fu_64[3]_i_3_n_5\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_i_7_n_5 : STD_LOGIC;
  signal ram_reg_0_15_0_0_i_8_n_5 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[20]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of ap_done_cache_i_1 : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__0\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_3__0\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_ap_start_reg_i_1 : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \i_fu_64[0]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \i_fu_64[2]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \i_fu_64[3]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \i_fu_64[3]_i_2\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of ram_reg_0_15_0_0_i_7 : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of ram_reg_0_15_0_0_i_8 : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \temp_last_reg_163[0]_i_3\ : label is "soft_lutpair81";
begin
  ap_loop_init_int_reg_0 <= \^ap_loop_init_int_reg_0\;
\ap_CS_fsm[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAFBAAAA"
    )
        port map (
      I0 => Q(1),
      I1 => ap_done_cache,
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_ap_start_reg,
      I3 => \ap_loop_init_int_i_3__0_n_5\,
      I4 => Q(2),
      O => D(0)
    );
\ap_CS_fsm[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F200FFFFF200F200"
    )
        port map (
      I0 => ap_done_cache,
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_ap_start_reg,
      I2 => \ap_loop_init_int_i_3__0_n_5\,
      I3 => Q(2),
      I4 => ap_done,
      I5 => Q(3),
      O => D(1)
    );
ap_done_cache_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_loop_init_int_i_3__0_n_5\,
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_ap_start_reg,
      I2 => ap_done_cache,
      O => ap_done_cache_i_1_n_5
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_done_cache_i_1_n_5,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BFAA0000"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_ap_start_reg,
      I1 => output_stream_TREADY_int_regslice,
      I2 => Q(2),
      I3 => \i_fu_64_reg[0]\,
      I4 => ap_rst_n,
      I5 => \ap_loop_init_int_i_3__0_n_5\,
      O => grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_ap_start_reg_reg
    );
\ap_loop_init_int_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF8F"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => ap_loop_init_int_reg_1,
      I2 => ap_rst_n,
      I3 => \ap_loop_init_int_i_3__0_n_5\,
      O => \ap_loop_init_int_i_1__0_n_5\
    );
\ap_loop_init_int_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000A222"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_ap_start_reg,
      I1 => \i_fu_64_reg[0]\,
      I2 => Q(2),
      I3 => output_stream_TREADY_int_regslice,
      I4 => \i_fu_64[3]_i_3_n_5\,
      O => \ap_loop_init_int_i_3__0_n_5\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__0_n_5\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_ap_start_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(1),
      I1 => \ap_loop_init_int_i_3__0_n_5\,
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_ap_start_reg,
      O => \ap_CS_fsm_reg[19]\
    );
\i_fu_64[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_ap_start_reg,
      I2 => \i_fu_64_reg[0]_0\,
      O => \^ap_loop_init_int_reg_0\
    );
\i_fu_64[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \temp_last_reg_163_reg[0]_1\,
      I1 => \i_fu_64_reg[0]_0\,
      I2 => ap_loop_init_int,
      O => add_ln143_fu_126_p2(0)
    );
\i_fu_64[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1222"
    )
        port map (
      I0 => \temp_last_reg_163_reg[0]_2\,
      I1 => ap_loop_init_int,
      I2 => \temp_last_reg_163_reg[0]_1\,
      I3 => \i_fu_64_reg[0]_0\,
      O => add_ln143_fu_126_p2(1)
    );
\i_fu_64[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88080808"
    )
        port map (
      I0 => \i_fu_64[3]_i_3_n_5\,
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_ap_start_reg,
      I2 => \i_fu_64_reg[0]\,
      I3 => Q(2),
      I4 => output_stream_TREADY_int_regslice,
      O => i_fu_64
    );
\i_fu_64[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"006A00AA"
    )
        port map (
      I0 => \i_fu_64_reg[3]\,
      I1 => \i_fu_64_reg[0]_0\,
      I2 => \temp_last_reg_163_reg[0]_1\,
      I3 => ap_loop_init_int,
      I4 => \temp_last_reg_163_reg[0]_2\,
      O => add_ln143_fu_126_p2(2)
    );
\i_fu_64[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDFFFDFFFDFF"
    )
        port map (
      I0 => \temp_last_reg_163_reg[0]_1\,
      I1 => \i_fu_64_reg[0]_0\,
      I2 => \temp_last_reg_163_reg[0]_2\,
      I3 => \i_fu_64_reg[3]\,
      I4 => ap_loop_init_int,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_ap_start_reg,
      O => \i_fu_64[3]_i_3_n_5\
    );
ram_reg_0_15_0_0_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"74777444"
    )
        port map (
      I0 => \^ap_loop_init_int_reg_0\,
      I1 => Q(2),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address0(0),
      I3 => Q(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_layer3_activations_address0(0),
      O => layer3_activations_address0(0)
    );
ram_reg_0_15_0_0_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"74777444"
    )
        port map (
      I0 => ram_reg_0_15_0_0_i_7_n_5,
      I1 => Q(2),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address0(1),
      I3 => Q(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_layer3_activations_address0(1),
      O => layer3_activations_address0(1)
    );
ram_reg_0_15_0_0_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F2F202020"
    )
        port map (
      I0 => \temp_last_reg_163_reg[0]_2\,
      I1 => ram_reg_0_15_0_0_i_8_n_5,
      I2 => Q(2),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address0(2),
      I4 => Q(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_layer3_activations_address0(2),
      O => layer3_activations_address0(2)
    );
ram_reg_0_15_0_0_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F2F202020"
    )
        port map (
      I0 => \i_fu_64_reg[3]\,
      I1 => ram_reg_0_15_0_0_i_8_n_5,
      I2 => Q(2),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address0(3),
      I4 => Q(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_layer3_activations_address0(3),
      O => layer3_activations_address0(3)
    );
ram_reg_0_15_0_0_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_ap_start_reg,
      I2 => \temp_last_reg_163_reg[0]_1\,
      O => ram_reg_0_15_0_0_i_7_n_5
    );
ram_reg_0_15_0_0_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_ap_start_reg,
      I1 => ap_loop_init_int,
      O => ram_reg_0_15_0_0_i_8_n_5
    );
\temp_last_reg_163[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888888B8888"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_output_stream_TLAST,
      I1 => \temp_last_reg_163_reg[0]_0\,
      I2 => \^ap_loop_init_int_reg_0\,
      I3 => \temp_last_reg_163_reg[0]_1\,
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_layer3_activations_address0(3),
      I5 => \temp_last_reg_163_reg[0]_2\,
      O => \temp_last_reg_163_reg[0]\
    );
\temp_last_reg_163[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_64_reg[3]\,
      I1 => ap_loop_init_int,
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_ap_start_reg,
      O => grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_layer3_activations_address0(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_11 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[17]\ : out STD_LOGIC;
    i_fu_300 : out STD_LOGIC;
    grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    add_ln134_fu_65_p2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_ap_start_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_0 : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_1 : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_2 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_11 : entity is "feedforward_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_11;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_11 is
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__0_n_5\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__1_n_5\ : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_ap_ready : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[18]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \ap_CS_fsm[19]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_ap_start_reg_i_1 : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \i_fu_30[0]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \i_fu_30[1]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \i_fu_30[2]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \i_fu_30[3]_i_2\ : label is "soft_lutpair73";
begin
\ap_CS_fsm[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAFBAAAA"
    )
        port map (
      I0 => Q(0),
      I1 => ap_done_cache,
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_ap_start_reg,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_ap_ready,
      I4 => Q(1),
      O => D(0)
    );
\ap_CS_fsm[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A88"
    )
        port map (
      I0 => Q(1),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_ap_ready,
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_ap_start_reg,
      I3 => ap_done_cache,
      O => D(1)
    );
\ap_done_cache_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_ap_ready,
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_ap_start_reg,
      I2 => ap_done_cache,
      O => \ap_done_cache_i_1__0_n_5\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__0_n_5\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_loop_init_int_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF5D"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_loop_init_int,
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_ap_start_reg,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_ap_ready,
      O => \ap_loop_init_int_i_1__1_n_5\
    );
\ap_loop_init_int_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_ap_start_reg,
      I2 => ap_enable_reg_pp0_iter1_reg_2,
      I3 => ap_enable_reg_pp0_iter1_reg_1,
      I4 => ap_enable_reg_pp0_iter1_reg_0,
      I5 => ap_enable_reg_pp0_iter1_reg,
      O => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_ap_ready
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__1_n_5\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_ap_start_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_ap_ready,
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_ap_start_reg,
      O => \ap_CS_fsm_reg[17]\
    );
\i_fu_30[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => ap_enable_reg_pp0_iter1_reg_0,
      O => add_ln134_fu_65_p2(0)
    );
\i_fu_30[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg,
      I1 => ap_loop_init_int,
      I2 => ap_enable_reg_pp0_iter1_reg_0,
      O => add_ln134_fu_65_p2(1)
    );
\i_fu_30[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0708"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_0,
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => ap_loop_init_int,
      I3 => ap_enable_reg_pp0_iter1_reg_2,
      O => add_ln134_fu_65_p2(2)
    );
\i_fu_30[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFDF0000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg,
      I1 => ap_enable_reg_pp0_iter1_reg_0,
      I2 => ap_enable_reg_pp0_iter1_reg_1,
      I3 => ap_enable_reg_pp0_iter1_reg_2,
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_ap_start_reg,
      I5 => ap_loop_init_int,
      O => i_fu_300
    );
\i_fu_30[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"13332000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_2,
      I1 => ap_loop_init_int,
      I2 => ap_enable_reg_pp0_iter1_reg,
      I3 => ap_enable_reg_pp0_iter1_reg_0,
      I4 => ap_enable_reg_pp0_iter1_reg_1,
      O => add_ln134_fu_65_p2(3)
    );
\layer3_activations_addr_reg_104[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_0,
      I1 => ap_loop_init_int,
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_ap_start_reg,
      O => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1(0)
    );
\layer3_activations_addr_reg_104[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => ap_enable_reg_pp0_iter1_reg,
      O => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1(1)
    );
\layer3_activations_addr_reg_104[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => ap_enable_reg_pp0_iter1_reg_2,
      O => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1(2)
    );
\layer3_activations_addr_reg_104[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => ap_enable_reg_pp0_iter1_reg_1,
      O => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_12 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    layer2_activations_3_address0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_CS_fsm_reg[13]\ : out STD_LOGIC;
    grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_ap_start_reg_reg : out STD_LOGIC;
    add_ln124_fu_1082_p2 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    ap_sig_allocacmp_i : out STD_LOGIC_VECTOR ( 0 to 0 );
    i_4_fu_3080 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_ap_start_reg : in STD_LOGIC;
    \i_4_fu_308_reg[4]\ : in STD_LOGIC;
    grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_layer2_activations_3_address0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \i_4_fu_308_reg[4]_0\ : in STD_LOGIC;
    \i_4_fu_308_reg[4]_1\ : in STD_LOGIC;
    \i_4_fu_308_reg[6]\ : in STD_LOGIC;
    \i_4_fu_308_reg[4]_2\ : in STD_LOGIC;
    \i_4_fu_308_reg[4]_3\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \i_4_fu_308_reg[6]_0\ : in STD_LOGIC;
    \i_4_fu_308_reg[6]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_12 : entity is "feedforward_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_12;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_12 is
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__2_n_5\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__3_n_5\ : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_ap_ready : STD_LOGIC;
  signal \i_4_fu_308[4]_i_2_n_5\ : STD_LOGIC;
  signal \i_4_fu_308[6]_i_3_n_5\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[14]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \ap_CS_fsm[15]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__2\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__3\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_ap_start_reg_i_1 : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \i_4_fu_308[0]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \i_4_fu_308[1]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \i_4_fu_308[2]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \i_4_fu_308[3]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \i_4_fu_308[4]_i_2\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \i_4_fu_308[5]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \i_4_fu_308[6]_i_2\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \trunc_ln124_1_reg_2127[0]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \trunc_ln124_1_reg_2127[5]_i_1\ : label is "soft_lutpair57";
begin
\ap_CS_fsm[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAFBAAAA"
    )
        port map (
      I0 => Q(1),
      I1 => ap_done_cache,
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_ap_start_reg,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_ap_ready,
      I4 => Q(2),
      O => D(0)
    );
\ap_CS_fsm[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A88"
    )
        port map (
      I0 => Q(2),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_ap_ready,
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_ap_start_reg,
      I3 => ap_done_cache,
      O => D(1)
    );
\ap_done_cache_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_ap_ready,
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_ap_start_reg,
      I2 => ap_done_cache,
      O => \ap_done_cache_i_1__2_n_5\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__2_n_5\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_loop_init_int_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF5D"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_loop_init_int,
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_ap_start_reg,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_ap_ready,
      O => \ap_loop_init_int_i_1__3_n_5\
    );
\ap_loop_init_int_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_ap_start_reg,
      I2 => \i_4_fu_308_reg[4]\,
      I3 => \i_4_fu_308_reg[4]_3\,
      I4 => \i_4_fu_308_reg[4]_2\,
      I5 => \i_4_fu_308[6]_i_3_n_5\,
      O => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_ap_ready
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__3_n_5\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_ap_start_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(1),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_ap_ready,
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_ap_start_reg,
      O => \ap_CS_fsm_reg[13]\
    );
\i_4_fu_308[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \i_4_fu_308_reg[4]_2\,
      O => add_ln124_fu_1082_p2(0)
    );
\i_4_fu_308[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"14"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \i_4_fu_308_reg[4]_3\,
      I2 => \i_4_fu_308_reg[4]_2\,
      O => add_ln124_fu_1082_p2(1)
    );
\i_4_fu_308[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0708"
    )
        port map (
      I0 => \i_4_fu_308_reg[4]_2\,
      I1 => \i_4_fu_308_reg[4]_3\,
      I2 => ap_loop_init_int,
      I3 => \i_4_fu_308_reg[4]\,
      O => add_ln124_fu_1082_p2(2)
    );
\i_4_fu_308[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => \i_4_fu_308_reg[4]_3\,
      I1 => \i_4_fu_308_reg[4]_2\,
      I2 => \i_4_fu_308_reg[4]\,
      I3 => ap_loop_init_int,
      I4 => \i_4_fu_308_reg[4]_0\,
      O => add_ln124_fu_1082_p2(3)
    );
\i_4_fu_308[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF000080000000"
    )
        port map (
      I0 => \i_4_fu_308_reg[4]\,
      I1 => \i_4_fu_308_reg[4]_2\,
      I2 => \i_4_fu_308_reg[4]_3\,
      I3 => \i_4_fu_308_reg[4]_0\,
      I4 => \i_4_fu_308[4]_i_2_n_5\,
      I5 => \i_4_fu_308_reg[4]_1\,
      O => add_ln124_fu_1082_p2(4)
    );
\i_4_fu_308[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_ap_start_reg,
      O => \i_4_fu_308[4]_i_2_n_5\
    );
\i_4_fu_308[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"21"
    )
        port map (
      I0 => \i_4_fu_308_reg[6]_1\,
      I1 => ap_loop_init_int,
      I2 => \i_4_fu_308_reg[6]\,
      O => add_ln124_fu_1082_p2(5)
    );
\i_4_fu_308[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFE0000"
    )
        port map (
      I0 => \i_4_fu_308[6]_i_3_n_5\,
      I1 => \i_4_fu_308_reg[4]_2\,
      I2 => \i_4_fu_308_reg[4]_3\,
      I3 => \i_4_fu_308_reg[4]\,
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_ap_start_reg,
      I5 => ap_loop_init_int,
      O => i_4_fu_3080
    );
\i_4_fu_308[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B04"
    )
        port map (
      I0 => \i_4_fu_308_reg[6]_1\,
      I1 => \i_4_fu_308_reg[6]\,
      I2 => ap_loop_init_int,
      I3 => \i_4_fu_308_reg[6]_0\,
      O => add_ln124_fu_1082_p2(6)
    );
\i_4_fu_308[6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \i_4_fu_308_reg[6]_0\,
      I1 => \i_4_fu_308_reg[6]\,
      I2 => \i_4_fu_308_reg[4]_1\,
      I3 => \i_4_fu_308_reg[4]_0\,
      O => \i_4_fu_308[6]_i_3_n_5\
    );
\ram_reg_0_15_0_0_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F808F8F8F808080"
    )
        port map (
      I0 => \i_4_fu_308[4]_i_2_n_5\,
      I1 => \i_4_fu_308_reg[4]\,
      I2 => Q(2),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address0(0),
      I4 => Q(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_layer2_activations_3_address0(0),
      O => layer2_activations_3_address0(0)
    );
\ram_reg_0_15_0_0_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F808F8F8F808080"
    )
        port map (
      I0 => \i_4_fu_308[4]_i_2_n_5\,
      I1 => \i_4_fu_308_reg[4]_0\,
      I2 => Q(2),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address0(1),
      I4 => Q(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_layer2_activations_3_address0(1),
      O => layer2_activations_3_address0(1)
    );
\ram_reg_0_15_0_0_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F808F8F8F808080"
    )
        port map (
      I0 => \i_4_fu_308[4]_i_2_n_5\,
      I1 => \i_4_fu_308_reg[4]_1\,
      I2 => Q(2),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address0(2),
      I4 => Q(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_layer2_activations_3_address0(2),
      O => layer2_activations_3_address0(2)
    );
\ram_reg_0_15_0_0_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F808F8F8F808080"
    )
        port map (
      I0 => \i_4_fu_308[4]_i_2_n_5\,
      I1 => \i_4_fu_308_reg[6]\,
      I2 => Q(2),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address0(3),
      I4 => Q(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_layer2_activations_3_address0(3),
      O => layer2_activations_3_address0(3)
    );
\trunc_ln124_1_reg_2127[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_4_fu_308_reg[4]_2\,
      I1 => ap_loop_init_int,
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_ap_start_reg,
      O => ap_sig_allocacmp_i(0)
    );
\trunc_ln124_1_reg_2127[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_ap_start_reg,
      I1 => ap_loop_init_int,
      O => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_ap_start_reg_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_13 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[11]\ : out STD_LOGIC;
    i_3_fu_440 : out STD_LOGIC;
    ap_rst_n_0 : out STD_LOGIC;
    grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    add_ln117_fu_150_p2 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_ap_start_reg : in STD_LOGIC;
    grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_ap_start_reg_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \layer2_activations_1_addr_reg_229_reg[3]\ : in STD_LOGIC;
    \layer2_activations_1_addr_reg_229_reg[2]\ : in STD_LOGIC;
    \i_3_fu_44_reg[5]\ : in STD_LOGIC;
    \i_3_fu_44_reg[5]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_13 : entity is "feedforward_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_13;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_13 is
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__3_n_5\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__4_n_5\ : STD_LOGIC;
  signal \^grp_feedforward_pipeline_vitis_loop_117_4_fu_5880_layer2_activations_3_address1\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \i_3_fu_44[5]_i_2_n_5\ : STD_LOGIC;
  signal \i_3_fu_44[6]_i_3_n_5\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[13]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__3\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter1_i_1__0\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__4\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_ap_start_reg_i_1 : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \i_3_fu_44[3]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \i_3_fu_44[4]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \i_3_fu_44[5]_i_2\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \i_3_fu_44[6]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \i_3_fu_44[6]_i_2\ : label is "soft_lutpair48";
begin
  grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(3 downto 0) <= \^grp_feedforward_pipeline_vitis_loop_117_4_fu_5880_layer2_activations_3_address1\(3 downto 0);
\ap_CS_fsm[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBABFBFBAAAAAAAA"
    )
        port map (
      I0 => Q(0),
      I1 => ap_done_cache,
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_ap_start_reg_reg,
      I5 => Q(1),
      O => D(0)
    );
\ap_CS_fsm[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08AA0800"
    )
        port map (
      I0 => Q(1),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_ap_start_reg_reg,
      I2 => ap_loop_init_int,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_ap_start_reg,
      I4 => ap_done_cache,
      O => D(1)
    );
\ap_done_cache_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_ap_start_reg_reg,
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_ap_start_reg,
      I3 => ap_done_cache,
      O => \ap_done_cache_i_1__3_n_5\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__3_n_5\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter1_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A00"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_loop_init_int,
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_ap_start_reg_reg,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_ap_start_reg,
      O => ap_rst_n_0
    );
\ap_loop_init_int_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5FD5"
    )
        port map (
      I0 => ap_rst_n,
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_ap_start_reg_reg,
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_ap_start_reg,
      I3 => ap_loop_init_int,
      O => \ap_loop_init_int_i_1__4_n_5\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__4_n_5\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEAE"
    )
        port map (
      I0 => Q(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_ap_start_reg,
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_ap_start_reg_reg,
      I3 => ap_loop_init_int,
      O => \ap_CS_fsm_reg[11]\
    );
\i_3_fu_44[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \i_3_fu_44_reg[5]_0\,
      O => add_ln117_fu_150_p2(0)
    );
\i_3_fu_44[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \i_3_fu_44_reg[5]\,
      I2 => \i_3_fu_44_reg[5]_0\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_117_4_fu_5880_layer2_activations_3_address1\(1),
      O => add_ln117_fu_150_p2(1)
    );
\i_3_fu_44[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1F103030"
    )
        port map (
      I0 => \i_3_fu_44_reg[5]\,
      I1 => ap_loop_init_int,
      I2 => \layer2_activations_1_addr_reg_229_reg[2]\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_117_4_fu_5880_layer2_activations_3_address1\(1),
      I4 => \i_3_fu_44_reg[5]_0\,
      O => add_ln117_fu_150_p2(2)
    );
\i_3_fu_44[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4FC040C0C0C0C0C0"
    )
        port map (
      I0 => \i_3_fu_44_reg[5]\,
      I1 => \i_3_fu_44[5]_i_2_n_5\,
      I2 => \layer2_activations_1_addr_reg_229_reg[3]\,
      I3 => \i_3_fu_44_reg[5]_0\,
      I4 => \^grp_feedforward_pipeline_vitis_loop_117_4_fu_5880_layer2_activations_3_address1\(1),
      I5 => \layer2_activations_1_addr_reg_229_reg[2]\,
      O => add_ln117_fu_150_p2(3)
    );
\i_3_fu_44[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_ap_start_reg,
      O => \i_3_fu_44[5]_i_2_n_5\
    );
\i_3_fu_44[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_ap_start_reg_reg,
      I1 => ap_loop_init_int,
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_ap_start_reg,
      O => i_3_fu_440
    );
\i_3_fu_44[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8B88"
    )
        port map (
      I0 => \i_3_fu_44[6]_i_3_n_5\,
      I1 => \layer2_activations_1_addr_reg_229_reg[3]\,
      I2 => ap_loop_init_int,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_ap_start_reg_reg,
      O => add_ln117_fu_150_p2(4)
    );
\i_3_fu_44[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"007F7F7F00808080"
    )
        port map (
      I0 => \i_3_fu_44_reg[5]\,
      I1 => \i_3_fu_44_reg[5]_0\,
      I2 => \layer2_activations_1_addr_reg_229_reg[2]\,
      I3 => ap_loop_init_int,
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_ap_start_reg,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_ap_start_reg_reg,
      O => \i_3_fu_44[6]_i_3_n_5\
    );
\layer2_activations_1_addr_reg_229[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \i_3_fu_44_reg[5]_0\,
      O => \^grp_feedforward_pipeline_vitis_loop_117_4_fu_5880_layer2_activations_3_address1\(0)
    );
\layer2_activations_1_addr_reg_229[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \i_3_fu_44_reg[5]\,
      O => \^grp_feedforward_pipeline_vitis_loop_117_4_fu_5880_layer2_activations_3_address1\(1)
    );
\layer2_activations_1_addr_reg_229[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \layer2_activations_1_addr_reg_229_reg[2]\,
      O => \^grp_feedforward_pipeline_vitis_loop_117_4_fu_5880_layer2_activations_3_address1\(2)
    );
\layer2_activations_1_addr_reg_229[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \layer2_activations_1_addr_reg_229_reg[3]\,
      O => \^grp_feedforward_pipeline_vitis_loop_117_4_fu_5880_layer2_activations_3_address1\(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_14 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 5 downto 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_ap_start_reg_reg : out STD_LOGIC;
    add_ln106_fu_1998_p2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_activations_address0 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_ap_start_reg_reg_0 : out STD_LOGIC;
    i_2_fu_5460 : out STD_LOGIC;
    ap_sig_allocacmp_i : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_ap_start_reg : in STD_LOGIC;
    \i_2_fu_546_reg[4]\ : in STD_LOGIC;
    grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_address0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_layer1_activations_1_address0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \i_2_fu_546_reg[4]_0\ : in STD_LOGIC;
    \i_2_fu_546_reg[4]_1\ : in STD_LOGIC;
    ram_reg : in STD_LOGIC;
    \i_2_fu_546_reg[4]_2\ : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \i_2_fu_546_reg[4]_3\ : in STD_LOGIC;
    \i_2_fu_546_reg[7]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_14 : entity is "feedforward_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_14;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_14 is
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__7_n_5\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__7_n_5\ : STD_LOGIC;
  signal \i_2_fu_546[4]_i_2_n_5\ : STD_LOGIC;
  signal \i_2_fu_546[6]_i_2_n_5\ : STD_LOGIC;
  signal \i_2_fu_546[7]_i_3_n_5\ : STD_LOGIC;
  signal \i_2_fu_546[7]_i_4_n_5\ : STD_LOGIC;
  signal \i_2_fu_546[7]_i_5_n_5\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[8]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \ap_CS_fsm[9]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__7\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter1_i_1__1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__7\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_ap_start_reg_i_1 : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \i_2_fu_546[1]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \i_2_fu_546[2]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \i_2_fu_546[3]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \i_2_fu_546[4]_i_2\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \i_2_fu_546[5]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \i_2_fu_546[6]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \i_2_fu_546[7]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \trunc_ln106_1_reg_3985[0]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \trunc_ln106_1_reg_3985[1]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \trunc_ln106_1_reg_3985[2]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \trunc_ln106_1_reg_3985[3]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \trunc_ln106_1_reg_3985[4]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \trunc_ln106_1_reg_3985[5]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \trunc_ln106_1_reg_3985[6]_i_1\ : label is "soft_lutpair14";
begin
\ap_CS_fsm[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFBAAAA"
    )
        port map (
      I0 => Q(1),
      I1 => ap_done_cache,
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_ap_start_reg,
      I3 => \i_2_fu_546[7]_i_3_n_5\,
      I4 => Q(2),
      O => D(0)
    );
\ap_CS_fsm[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A80"
    )
        port map (
      I0 => Q(2),
      I1 => \i_2_fu_546[7]_i_3_n_5\,
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_ap_start_reg,
      I3 => ap_done_cache,
      O => D(1)
    );
\ap_done_cache_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_ap_start_reg,
      I1 => \i_2_fu_546[7]_i_3_n_5\,
      I2 => ap_done_cache,
      O => \ap_done_cache_i_1__7_n_5\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__7_n_5\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter1_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_ap_start_reg,
      I1 => ap_rst_n,
      I2 => \i_2_fu_546[7]_i_3_n_5\,
      O => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_ap_start_reg_reg_0
    );
\ap_loop_init_int_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF8F"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_ap_start_reg,
      I1 => \i_2_fu_546[7]_i_3_n_5\,
      I2 => ap_rst_n,
      I3 => ap_loop_init_int,
      O => \ap_loop_init_int_i_1__7_n_5\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__7_n_5\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_ap_start_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_ap_start_reg,
      I1 => \i_2_fu_546[7]_i_3_n_5\,
      I2 => Q(1),
      O => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_ap_start_reg_reg
    );
\i_2_fu_546[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \i_2_fu_546_reg[4]_3\,
      O => add_ln106_fu_1998_p2(0)
    );
\i_2_fu_546[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => \i_2_fu_546_reg[4]\,
      I1 => ap_loop_init_int,
      I2 => \i_2_fu_546_reg[4]_3\,
      O => add_ln106_fu_1998_p2(1)
    );
\i_2_fu_546[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0708"
    )
        port map (
      I0 => \i_2_fu_546_reg[4]_3\,
      I1 => \i_2_fu_546_reg[4]\,
      I2 => ap_loop_init_int,
      I3 => \i_2_fu_546_reg[4]_2\,
      O => add_ln106_fu_1998_p2(2)
    );
\i_2_fu_546[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"006A00AA"
    )
        port map (
      I0 => \i_2_fu_546_reg[4]_0\,
      I1 => \i_2_fu_546_reg[4]\,
      I2 => \i_2_fu_546_reg[4]_3\,
      I3 => ap_loop_init_int,
      I4 => \i_2_fu_546_reg[4]_2\,
      O => add_ln106_fu_1998_p2(3)
    );
\i_2_fu_546[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"060A0A0A0A0A0A0A"
    )
        port map (
      I0 => \i_2_fu_546_reg[4]_1\,
      I1 => \i_2_fu_546_reg[4]_2\,
      I2 => \i_2_fu_546[4]_i_2_n_5\,
      I3 => \i_2_fu_546_reg[4]_3\,
      I4 => \i_2_fu_546_reg[4]\,
      I5 => \i_2_fu_546_reg[4]_0\,
      O => add_ln106_fu_1998_p2(4)
    );
\i_2_fu_546[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_ap_start_reg,
      I1 => ap_loop_init_int,
      O => \i_2_fu_546[4]_i_2_n_5\
    );
\i_2_fu_546[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B444"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => ram_reg_0,
      I2 => \i_2_fu_546[6]_i_2_n_5\,
      I3 => \i_2_fu_546_reg[4]_1\,
      O => add_ln106_fu_1998_p2(5)
    );
\i_2_fu_546[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00006AAA"
    )
        port map (
      I0 => ram_reg,
      I1 => \i_2_fu_546_reg[4]_1\,
      I2 => \i_2_fu_546[6]_i_2_n_5\,
      I3 => ram_reg_0,
      I4 => ap_loop_init_int,
      O => add_ln106_fu_1998_p2(6)
    );
\i_2_fu_546[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080808000000000"
    )
        port map (
      I0 => \i_2_fu_546_reg[4]_0\,
      I1 => \i_2_fu_546_reg[4]\,
      I2 => \i_2_fu_546_reg[4]_3\,
      I3 => ap_loop_init_int,
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_ap_start_reg,
      I5 => \i_2_fu_546_reg[4]_2\,
      O => \i_2_fu_546[6]_i_2_n_5\
    );
\i_2_fu_546[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_ap_start_reg,
      I1 => \i_2_fu_546[7]_i_3_n_5\,
      O => i_2_fu_5460
    );
\i_2_fu_546[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"12222222"
    )
        port map (
      I0 => \i_2_fu_546_reg[7]\,
      I1 => ap_loop_init_int,
      I2 => ram_reg_0,
      I3 => \i_2_fu_546[7]_i_4_n_5\,
      I4 => ram_reg,
      O => add_ln106_fu_1998_p2(7)
    );
\i_2_fu_546[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \i_2_fu_546_reg[7]\,
      I1 => \i_2_fu_546[4]_i_2_n_5\,
      I2 => \i_2_fu_546_reg[4]_3\,
      I3 => \i_2_fu_546_reg[4]_0\,
      I4 => \i_2_fu_546_reg[4]\,
      I5 => \i_2_fu_546[7]_i_5_n_5\,
      O => \i_2_fu_546[7]_i_3_n_5\
    );
\i_2_fu_546[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \i_2_fu_546_reg[4]_1\,
      I1 => \i_2_fu_546_reg[4]_2\,
      I2 => \i_2_fu_546[4]_i_2_n_5\,
      I3 => \i_2_fu_546_reg[4]_3\,
      I4 => \i_2_fu_546_reg[4]\,
      I5 => \i_2_fu_546_reg[4]_0\,
      O => \i_2_fu_546[7]_i_4_n_5\
    );
\i_2_fu_546[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF000000FF010101"
    )
        port map (
      I0 => ram_reg,
      I1 => \i_2_fu_546_reg[4]_1\,
      I2 => ram_reg_0,
      I3 => ap_loop_init_int,
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_ap_start_reg,
      I5 => \i_2_fu_546_reg[4]_2\,
      O => \i_2_fu_546[7]_i_5_n_5\
    );
ram_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F2F202020"
    )
        port map (
      I0 => ram_reg,
      I1 => \i_2_fu_546[4]_i_2_n_5\,
      I2 => Q(2),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_address0(5),
      I4 => Q(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_layer1_activations_1_address0(5),
      O => ADDRARDADDR(5)
    );
ram_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F2F202020"
    )
        port map (
      I0 => ram_reg_0,
      I1 => \i_2_fu_546[4]_i_2_n_5\,
      I2 => Q(2),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_address0(4),
      I4 => Q(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_layer1_activations_1_address0(4),
      O => ADDRARDADDR(4)
    );
ram_reg_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F2F202020"
    )
        port map (
      I0 => \i_2_fu_546_reg[4]_1\,
      I1 => \i_2_fu_546[4]_i_2_n_5\,
      I2 => Q(2),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_address0(3),
      I4 => Q(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_layer1_activations_1_address0(3),
      O => ADDRARDADDR(3)
    );
ram_reg_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F2F202020"
    )
        port map (
      I0 => \i_2_fu_546_reg[4]_0\,
      I1 => \i_2_fu_546[4]_i_2_n_5\,
      I2 => Q(2),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_address0(2),
      I4 => Q(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_layer1_activations_1_address0(2),
      O => ADDRARDADDR(2)
    );
ram_reg_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F2F202020"
    )
        port map (
      I0 => \i_2_fu_546_reg[4]_2\,
      I1 => \i_2_fu_546[4]_i_2_n_5\,
      I2 => Q(2),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_address0(1),
      I4 => Q(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_layer1_activations_1_address0(1),
      O => ADDRARDADDR(1)
    );
ram_reg_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F2F202020"
    )
        port map (
      I0 => \i_2_fu_546_reg[4]\,
      I1 => \i_2_fu_546[4]_i_2_n_5\,
      I2 => Q(2),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_address0(0),
      I4 => Q(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_layer1_activations_1_address0(0),
      O => ADDRARDADDR(0)
    );
\trunc_ln106_1_reg_3985[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_2_fu_546_reg[4]_3\,
      I1 => ap_loop_init_int,
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_ap_start_reg,
      O => ap_sig_allocacmp_i(0)
    );
\trunc_ln106_1_reg_3985[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_2_fu_546_reg[4]\,
      I1 => ap_loop_init_int,
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_ap_start_reg,
      O => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_activations_address0(0)
    );
\trunc_ln106_1_reg_3985[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_2_fu_546_reg[4]_2\,
      I1 => ap_loop_init_int,
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_ap_start_reg,
      O => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_activations_address0(1)
    );
\trunc_ln106_1_reg_3985[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_2_fu_546_reg[4]_0\,
      I1 => ap_loop_init_int,
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_ap_start_reg,
      O => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_activations_address0(2)
    );
\trunc_ln106_1_reg_3985[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_2_fu_546_reg[4]_1\,
      I1 => ap_loop_init_int,
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_ap_start_reg,
      O => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_activations_address0(3)
    );
\trunc_ln106_1_reg_3985[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ram_reg_0,
      I1 => ap_loop_init_int,
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_ap_start_reg,
      O => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_activations_address0(4)
    );
\trunc_ln106_1_reg_3985[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ram_reg,
      I1 => ap_loop_init_int,
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_ap_start_reg,
      O => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_activations_address0(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_6 is
  port (
    i_fu_3184 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 9 downto 0 );
    add_ln88_fu_11844_p2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \i_fu_3184_reg[2]\ : out STD_LOGIC;
    \i_fu_3184_reg[1]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_rst_n_0 : out STD_LOGIC;
    grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_ap_start_reg_reg : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_ap_start_reg : in STD_LOGIC;
    ap_done_cache_reg_0 : in STD_LOGIC;
    ap_done_cache_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \i_fu_3184_reg[8]\ : in STD_LOGIC;
    \i_fu_3184_reg[8]_0\ : in STD_LOGIC;
    \i_2_reg_23648_reg[2]\ : in STD_LOGIC;
    \i_fu_3184_reg[4]\ : in STD_LOGIC;
    \i_2_reg_23648_reg[9]\ : in STD_LOGIC;
    \i_fu_3184_reg[4]_0\ : in STD_LOGIC;
    \i_fu_3184_reg[4]_1\ : in STD_LOGIC;
    \i_fu_3184_reg[4]_2\ : in STD_LOGIC;
    \i_fu_3184_reg[8]_1\ : in STD_LOGIC;
    \i_fu_3184_reg[8]_2\ : in STD_LOGIC;
    \ap_CS_fsm_reg[2]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_6 : entity is "feedforward_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_6;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_6 is
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__8_n_5\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__8_n_5\ : STD_LOGIC;
  signal ap_loop_init_int_i_2_n_5 : STD_LOGIC;
  signal ap_loop_init_int_i_3_n_5 : STD_LOGIC;
  signal ap_loop_init_int_i_4_n_5 : STD_LOGIC;
  signal \i_fu_3184[8]_i_2_n_5\ : STD_LOGIC;
  signal \i_fu_3184[8]_i_3_n_5\ : STD_LOGIC;
  signal \i_fu_3184[9]_i_3_n_5\ : STD_LOGIC;
  signal \i_fu_3184[9]_i_4_n_5\ : STD_LOGIC;
  signal \i_fu_3184[9]_i_5_n_5\ : STD_LOGIC;
  signal \i_fu_3184[9]_i_6_n_5\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_1\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of ap_loop_init_int_i_4 : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_ap_start_reg_i_1 : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \i_2_reg_23648[0]_i_1\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \i_2_reg_23648[1]_i_1\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \i_2_reg_23648[2]_i_1\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \i_2_reg_23648[3]_i_1\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \i_2_reg_23648[4]_i_1\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \i_2_reg_23648[5]_i_1\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \i_2_reg_23648[6]_i_1\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \i_2_reg_23648[7]_i_1\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \i_2_reg_23648[8]_i_1\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \i_2_reg_23648[9]_i_2\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \i_fu_3184[0]_i_1\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \i_fu_3184[1]_i_1\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \i_fu_3184[2]_i_1\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \i_fu_3184[3]_i_1\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \i_fu_3184[5]_i_1\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \i_fu_3184[6]_i_1\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \i_fu_3184[7]_i_1\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \i_fu_3184[8]_i_2\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \i_fu_3184[9]_i_1\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \i_fu_3184[9]_i_2\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \i_fu_3184[9]_i_4\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \i_fu_3184[9]_i_5\ : label is "soft_lutpair319";
begin
\ap_CS_fsm[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF00A2"
    )
        port map (
      I0 => \ap_CS_fsm_reg[2]_0\(1),
      I1 => ap_done_cache,
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_ap_start_reg,
      I3 => ap_loop_init_int_i_2_n_5,
      I4 => \ap_CS_fsm_reg[2]_0\(0),
      O => \ap_CS_fsm_reg[2]\(0)
    );
\ap_CS_fsm[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA08"
    )
        port map (
      I0 => \ap_CS_fsm_reg[2]_0\(1),
      I1 => ap_done_cache,
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_ap_start_reg,
      I3 => ap_loop_init_int_i_2_n_5,
      O => \ap_CS_fsm_reg[2]\(1)
    );
\ap_done_cache_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55F700A2"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_ap_start_reg,
      I1 => ap_done_cache_reg_0,
      I2 => ap_done_cache_reg_1(0),
      I3 => \i_fu_3184[9]_i_3_n_5\,
      I4 => ap_done_cache,
      O => \ap_done_cache_i_1__8_n_5\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__8_n_5\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter1_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40444040"
    )
        port map (
      I0 => ap_loop_init_int_i_2_n_5,
      I1 => ap_rst_n,
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_ap_start_reg,
      I3 => ap_done_cache_reg_1(0),
      I4 => ap_done_cache_reg_0,
      O => ap_rst_n_0
    );
\ap_loop_init_int_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBFBBBBBFBFBFBFB"
    )
        port map (
      I0 => ap_loop_init_int_i_2_n_5,
      I1 => ap_rst_n,
      I2 => ap_loop_init_int,
      I3 => ap_done_cache_reg_1(0),
      I4 => ap_done_cache_reg_0,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_ap_start_reg,
      O => \ap_loop_init_int_i_1__8_n_5\
    );
ap_loop_init_int_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => ap_loop_init_int_i_3_n_5,
      I1 => \i_fu_3184_reg[8]\,
      I2 => \i_fu_3184_reg[8]_0\,
      I3 => \i_2_reg_23648_reg[2]\,
      I4 => \i_fu_3184_reg[4]\,
      I5 => ap_loop_init_int_i_4_n_5,
      O => ap_loop_init_int_i_2_n_5
    );
ap_loop_init_int_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFBFFF"
    )
        port map (
      I0 => \i_fu_3184_reg[8]_2\,
      I1 => \i_2_reg_23648_reg[9]\,
      I2 => \i_fu_3184_reg[8]_1\,
      I3 => \i_fu_3184_reg[4]_1\,
      I4 => \i_fu_3184_reg[4]_0\,
      I5 => \i_fu_3184_reg[4]_2\,
      O => ap_loop_init_int_i_3_n_5
    );
ap_loop_init_int_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_ap_start_reg,
      I2 => ap_done_cache_reg_0,
      I3 => ap_done_cache_reg_1(0),
      O => ap_loop_init_int_i_4_n_5
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__8_n_5\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_ap_start_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAA08"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_ap_start_reg,
      I1 => ap_done_cache_reg_0,
      I2 => ap_done_cache_reg_1(0),
      I3 => \i_fu_3184[9]_i_3_n_5\,
      I4 => \ap_CS_fsm_reg[2]_0\(0),
      O => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_ap_start_reg_reg
    );
\i_2_reg_23648[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_3184_reg[4]_0\,
      I1 => ap_loop_init_int,
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_ap_start_reg,
      O => D(0)
    );
\i_2_reg_23648[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_3184_reg[4]_2\,
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_ap_start_reg,
      I2 => ap_loop_init_int,
      O => D(1)
    );
\i_2_reg_23648[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_2_reg_23648_reg[2]\,
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_ap_start_reg,
      I2 => ap_loop_init_int,
      O => D(2)
    );
\i_2_reg_23648[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_3184_reg[4]\,
      I1 => ap_loop_init_int,
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_ap_start_reg,
      O => D(3)
    );
\i_2_reg_23648[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_3184_reg[4]_1\,
      I1 => ap_loop_init_int,
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_ap_start_reg,
      O => D(4)
    );
\i_2_reg_23648[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_3184_reg[8]\,
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_ap_start_reg,
      I2 => ap_loop_init_int,
      O => D(5)
    );
\i_2_reg_23648[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_3184_reg[8]_0\,
      I1 => ap_loop_init_int,
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_ap_start_reg,
      O => D(6)
    );
\i_2_reg_23648[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_3184_reg[8]_2\,
      I1 => ap_loop_init_int,
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_ap_start_reg,
      O => D(7)
    );
\i_2_reg_23648[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_3184_reg[8]_1\,
      I1 => ap_loop_init_int,
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_ap_start_reg,
      O => D(8)
    );
\i_2_reg_23648[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_2_reg_23648_reg[9]\,
      I1 => ap_loop_init_int,
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_ap_start_reg,
      O => D(9)
    );
\i_fu_3184[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \i_fu_3184_reg[4]_0\,
      O => add_ln88_fu_11844_p2(0)
    );
\i_fu_3184[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => \i_fu_3184_reg[4]_2\,
      I1 => ap_loop_init_int,
      I2 => \i_fu_3184_reg[4]_0\,
      O => \i_fu_3184_reg[1]\
    );
\i_fu_3184[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1222"
    )
        port map (
      I0 => \i_2_reg_23648_reg[2]\,
      I1 => ap_loop_init_int,
      I2 => \i_fu_3184_reg[4]_2\,
      I3 => \i_fu_3184_reg[4]_0\,
      O => \i_fu_3184_reg[2]\
    );
\i_fu_3184[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"006A00AA"
    )
        port map (
      I0 => \i_fu_3184_reg[4]\,
      I1 => \i_fu_3184_reg[4]_2\,
      I2 => \i_fu_3184_reg[4]_0\,
      I3 => ap_loop_init_int,
      I4 => \i_2_reg_23648_reg[2]\,
      O => add_ln88_fu_11844_p2(1)
    );
\i_fu_3184[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"060A0A0A0A0A0A0A"
    )
        port map (
      I0 => \i_fu_3184_reg[4]_1\,
      I1 => \i_2_reg_23648_reg[2]\,
      I2 => \i_fu_3184[8]_i_2_n_5\,
      I3 => \i_fu_3184_reg[4]_0\,
      I4 => \i_fu_3184_reg[4]_2\,
      I5 => \i_fu_3184_reg[4]\,
      O => add_ln88_fu_11844_p2(2)
    );
\i_fu_3184[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2D"
    )
        port map (
      I0 => \i_fu_3184_reg[8]\,
      I1 => ap_loop_init_int,
      I2 => \i_fu_3184[8]_i_3_n_5\,
      O => add_ln88_fu_11844_p2(3)
    );
\i_fu_3184[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4B44"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \i_fu_3184_reg[8]_0\,
      I2 => \i_fu_3184[8]_i_3_n_5\,
      I3 => \i_fu_3184_reg[8]\,
      O => add_ln88_fu_11844_p2(4)
    );
\i_fu_3184[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44B44444"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \i_fu_3184_reg[8]_2\,
      I2 => \i_fu_3184_reg[8]\,
      I3 => \i_fu_3184[8]_i_3_n_5\,
      I4 => \i_fu_3184_reg[8]_0\,
      O => add_ln88_fu_11844_p2(5)
    );
\i_fu_3184[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4B44444444444444"
    )
        port map (
      I0 => \i_fu_3184[8]_i_2_n_5\,
      I1 => \i_fu_3184_reg[8]_1\,
      I2 => \i_fu_3184[8]_i_3_n_5\,
      I3 => \i_fu_3184_reg[8]_0\,
      I4 => \i_fu_3184_reg[8]_2\,
      I5 => \i_fu_3184_reg[8]\,
      O => add_ln88_fu_11844_p2(6)
    );
\i_fu_3184[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_ap_start_reg,
      I1 => ap_loop_init_int,
      O => \i_fu_3184[8]_i_2_n_5\
    );
\i_fu_3184[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => \i_fu_3184_reg[4]_1\,
      I1 => \i_2_reg_23648_reg[2]\,
      I2 => \i_fu_3184[8]_i_2_n_5\,
      I3 => \i_fu_3184_reg[4]_0\,
      I4 => \i_fu_3184_reg[4]_2\,
      I5 => \i_fu_3184_reg[4]\,
      O => \i_fu_3184[8]_i_3_n_5\
    );
\i_fu_3184[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8808"
    )
        port map (
      I0 => \i_fu_3184[9]_i_3_n_5\,
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_ap_start_reg,
      I2 => ap_done_cache_reg_0,
      I3 => ap_done_cache_reg_1(0),
      O => i_fu_3184
    );
\i_fu_3184[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B444"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \i_2_reg_23648_reg[9]\,
      I2 => \i_fu_3184[9]_i_4_n_5\,
      I3 => \i_fu_3184_reg[8]_1\,
      O => add_ln88_fu_11844_p2(7)
    );
\i_fu_3184[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => \i_fu_3184[9]_i_5_n_5\,
      I1 => \i_fu_3184[9]_i_6_n_5\,
      I2 => \i_fu_3184_reg[8]\,
      I3 => \i_2_reg_23648_reg[9]\,
      I4 => \i_2_reg_23648_reg[2]\,
      O => \i_fu_3184[9]_i_3_n_5\
    );
\i_fu_3184[9]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \i_fu_3184_reg[8]\,
      I1 => \i_fu_3184_reg[8]_2\,
      I2 => \i_fu_3184_reg[8]_0\,
      I3 => \i_fu_3184[8]_i_3_n_5\,
      O => \i_fu_3184[9]_i_4_n_5\
    );
\i_fu_3184[9]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \i_fu_3184_reg[4]_0\,
      I1 => \i_fu_3184_reg[4]\,
      I2 => ap_loop_init_int,
      I3 => \i_fu_3184_reg[8]_0\,
      O => \i_fu_3184[9]_i_5_n_5\
    );
\i_fu_3184[9]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => \i_fu_3184_reg[4]_1\,
      I1 => \i_fu_3184_reg[4]_2\,
      I2 => \i_fu_3184_reg[8]_1\,
      I3 => \i_fu_3184_reg[8]_2\,
      O => \i_fu_3184[9]_i_6_n_5\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_7 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \x_fu_1604_reg[0]\ : out STD_LOGIC;
    grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_ap_start_reg_reg : out STD_LOGIC;
    ap_sig_allocacmp_x_2 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    add_ln46_fu_6352_p2 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_ap_ready : out STD_LOGIC;
    x_fu_16040 : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_ap_start_reg : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter2_reg : in STD_LOGIC;
    \x_fu_1604_reg[4]\ : in STD_LOGIC;
    \x_fu_1604_reg[4]_0\ : in STD_LOGIC;
    \x_fu_1604_reg[4]_1\ : in STD_LOGIC;
    \x_fu_1604_reg[4]_2\ : in STD_LOGIC;
    \x_fu_1604_reg[4]_3\ : in STD_LOGIC;
    \x_fu_1604_reg[7]\ : in STD_LOGIC;
    \x_fu_1604_reg[7]_0\ : in STD_LOGIC;
    \x_fu_1604_reg[7]_1\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_7 : entity is "feedforward_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_7;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_7 is
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__6_n_5\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal ap_loop_init_int_i_1_n_5 : STD_LOGIC;
  signal \x_fu_1604[4]_i_2_n_5\ : STD_LOGIC;
  signal \x_fu_1604[6]_i_2_n_5\ : STD_LOGIC;
  signal \x_fu_1604[7]_i_3_n_5\ : STD_LOGIC;
  signal \x_fu_1604[7]_i_4_n_5\ : STD_LOGIC;
  signal \x_fu_1604[7]_i_5_n_5\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[4]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \ap_CS_fsm[5]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__6\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of ap_loop_exit_ready_pp0_iter1_reg_i_1 : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of ap_loop_init_int_i_1 : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_ap_start_reg_i_1 : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \lshr_ln_reg_20849_pp0_iter1_reg_reg[0]_srl2_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \lshr_ln_reg_20849_pp0_iter1_reg_reg[1]_srl2_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \lshr_ln_reg_20849_pp0_iter1_reg_reg[2]_srl2_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \lshr_ln_reg_20849_pp0_iter1_reg_reg[3]_srl2_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \lshr_ln_reg_20849_pp0_iter1_reg_reg[4]_srl2_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \lshr_ln_reg_20849_pp0_iter1_reg_reg[5]_srl2_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \trunc_ln46_reg_20845_pp0_iter1_reg_reg[0]_srl2_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \x_fu_1604[1]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \x_fu_1604[2]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \x_fu_1604[3]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \x_fu_1604[4]_i_2\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \x_fu_1604[5]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \x_fu_1604[6]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \x_fu_1604[7]_i_1\ : label is "soft_lutpair176";
begin
\ap_CS_fsm[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAEEAE"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => ap_done_cache,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_ap_start_reg,
      I4 => ap_loop_exit_ready_pp0_iter2_reg,
      O => D(0)
    );
\ap_CS_fsm[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA00"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter2_reg,
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_ap_start_reg,
      I2 => ap_done_cache,
      I3 => Q(1),
      O => D(1)
    );
\ap_done_cache_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_ap_start_reg,
      I1 => ap_loop_exit_ready_pp0_iter2_reg,
      I2 => ap_done_cache,
      O => \ap_done_cache_i_1__6_n_5\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__6_n_5\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
ap_loop_exit_ready_pp0_iter1_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_ap_start_reg,
      I1 => \x_fu_1604[7]_i_3_n_5\,
      O => grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_ap_ready
    );
ap_loop_init_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => ap_rst_n,
      I3 => ap_loop_exit_ready_pp0_iter2_reg,
      O => ap_loop_init_int_i_1_n_5
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_loop_init_int_i_1_n_5,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_ap_start_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_ap_start_reg,
      I1 => \x_fu_1604[7]_i_3_n_5\,
      I2 => Q(0),
      O => grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_ap_start_reg_reg
    );
\lshr_ln_reg_20849_pp0_iter1_reg_reg[0]_srl2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \x_fu_1604_reg[4]_1\,
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_2(1)
    );
\lshr_ln_reg_20849_pp0_iter1_reg_reg[1]_srl2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \x_fu_1604_reg[4]_0\,
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_2(2)
    );
\lshr_ln_reg_20849_pp0_iter1_reg_reg[2]_srl2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \x_fu_1604_reg[4]\,
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_2(3)
    );
\lshr_ln_reg_20849_pp0_iter1_reg_reg[3]_srl2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \x_fu_1604_reg[4]_3\,
      I1 => ap_loop_init_int,
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_ap_start_reg,
      O => ap_sig_allocacmp_x_2(4)
    );
\lshr_ln_reg_20849_pp0_iter1_reg_reg[4]_srl2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \x_fu_1604_reg[7]_1\,
      I1 => ap_loop_init_int,
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_ap_start_reg,
      O => ap_sig_allocacmp_x_2(5)
    );
\lshr_ln_reg_20849_pp0_iter1_reg_reg[5]_srl2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \x_fu_1604_reg[7]_0\,
      I1 => ap_loop_init_int,
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_ap_start_reg,
      O => ap_sig_allocacmp_x_2(6)
    );
\trunc_ln46_reg_20845_pp0_iter1_reg_reg[0]_srl2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \x_fu_1604_reg[4]_2\,
      I1 => ap_loop_init_int,
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_ap_start_reg,
      O => ap_sig_allocacmp_x_2(0)
    );
\x_fu_1604[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \x_fu_1604_reg[4]_2\,
      O => add_ln46_fu_6352_p2(0)
    );
\x_fu_1604[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \x_fu_1604_reg[4]_2\,
      I1 => \x_fu_1604_reg[4]_1\,
      I2 => ap_loop_init_int,
      O => \x_fu_1604_reg[0]\
    );
\x_fu_1604[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"060A"
    )
        port map (
      I0 => \x_fu_1604_reg[4]_0\,
      I1 => \x_fu_1604_reg[4]_2\,
      I2 => ap_loop_init_int,
      I3 => \x_fu_1604_reg[4]_1\,
      O => add_ln46_fu_6352_p2(1)
    );
\x_fu_1604[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"006A00AA"
    )
        port map (
      I0 => \x_fu_1604_reg[4]\,
      I1 => \x_fu_1604_reg[4]_0\,
      I2 => \x_fu_1604_reg[4]_1\,
      I3 => ap_loop_init_int,
      I4 => \x_fu_1604_reg[4]_2\,
      O => add_ln46_fu_6352_p2(2)
    );
\x_fu_1604[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"060A0A0A0A0A0A0A"
    )
        port map (
      I0 => \x_fu_1604_reg[4]_3\,
      I1 => \x_fu_1604_reg[4]_2\,
      I2 => \x_fu_1604[4]_i_2_n_5\,
      I3 => \x_fu_1604_reg[4]_1\,
      I4 => \x_fu_1604_reg[4]_0\,
      I5 => \x_fu_1604_reg[4]\,
      O => add_ln46_fu_6352_p2(3)
    );
\x_fu_1604[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_ap_start_reg,
      I1 => ap_loop_init_int,
      O => \x_fu_1604[4]_i_2_n_5\
    );
\x_fu_1604[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B444"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \x_fu_1604_reg[7]_1\,
      I2 => \x_fu_1604[6]_i_2_n_5\,
      I3 => \x_fu_1604_reg[4]_3\,
      O => add_ln46_fu_6352_p2(4)
    );
\x_fu_1604[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00006AAA"
    )
        port map (
      I0 => \x_fu_1604_reg[7]_0\,
      I1 => \x_fu_1604_reg[4]_3\,
      I2 => \x_fu_1604[6]_i_2_n_5\,
      I3 => \x_fu_1604_reg[7]_1\,
      I4 => ap_loop_init_int,
      O => add_ln46_fu_6352_p2(5)
    );
\x_fu_1604[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080808000000000"
    )
        port map (
      I0 => \x_fu_1604_reg[4]\,
      I1 => \x_fu_1604_reg[4]_0\,
      I2 => \x_fu_1604_reg[4]_1\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \x_fu_1604_reg[4]_2\,
      O => \x_fu_1604[6]_i_2_n_5\
    );
\x_fu_1604[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_ap_start_reg,
      I1 => \x_fu_1604[7]_i_3_n_5\,
      O => x_fu_16040
    );
\x_fu_1604[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"12222222"
    )
        port map (
      I0 => \x_fu_1604_reg[7]\,
      I1 => ap_loop_init_int,
      I2 => \x_fu_1604_reg[7]_1\,
      I3 => \x_fu_1604[7]_i_4_n_5\,
      I4 => \x_fu_1604_reg[7]_0\,
      O => add_ln46_fu_6352_p2(6)
    );
\x_fu_1604[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001010001"
    )
        port map (
      I0 => \x_fu_1604_reg[4]_0\,
      I1 => \x_fu_1604_reg[4]_1\,
      I2 => \x_fu_1604_reg[4]\,
      I3 => \x_fu_1604_reg[4]_3\,
      I4 => \x_fu_1604[4]_i_2_n_5\,
      I5 => \x_fu_1604[7]_i_5_n_5\,
      O => \x_fu_1604[7]_i_3_n_5\
    );
\x_fu_1604[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \x_fu_1604_reg[4]_3\,
      I1 => \x_fu_1604_reg[4]_2\,
      I2 => \x_fu_1604[4]_i_2_n_5\,
      I3 => \x_fu_1604_reg[4]_1\,
      I4 => \x_fu_1604_reg[4]_0\,
      I5 => \x_fu_1604_reg[4]\,
      O => \x_fu_1604[7]_i_4_n_5\
    );
\x_fu_1604[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFBFBFB"
    )
        port map (
      I0 => \x_fu_1604_reg[4]_2\,
      I1 => \x_fu_1604_reg[7]\,
      I2 => \x_fu_1604_reg[7]_0\,
      I3 => ap_loop_init_int,
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_ap_start_reg,
      I5 => \x_fu_1604_reg[7]_1\,
      O => \x_fu_1604[7]_i_5_n_5\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_8 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[15]\ : out STD_LOGIC;
    grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_ap_ready : out STD_LOGIC;
    ap_sig_allocacmp_x_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    x_fu_1580 : out STD_LOGIC;
    add_ln46_fu_573_p2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_ap_start_reg : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter1_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \x_1_reg_1849_reg[3]\ : in STD_LOGIC;
    \x_1_reg_1849_reg[2]\ : in STD_LOGIC;
    \x_1_reg_1849_reg[1]\ : in STD_LOGIC;
    \x_1_reg_1849_reg[0]\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_8 : entity is "feedforward_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_8;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_8 is
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__1_n_5\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__2_n_5\ : STD_LOGIC;
  signal \^grp_feedforward_pipeline_vitis_loop_46_12_fu_5960_ap_ready\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[16]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \ap_CS_fsm[17]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__2\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_ap_start_reg_i_1 : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \x_1_reg_1849[0]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \x_1_reg_1849[1]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \x_1_reg_1849[2]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \x_1_reg_1849[3]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \x_fu_158[1]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \x_fu_158[2]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \x_fu_158[3]_i_2\ : label is "soft_lutpair141";
begin
  grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_ap_ready <= \^grp_feedforward_pipeline_vitis_loop_46_12_fu_5960_ap_ready\;
\ap_CS_fsm[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBABAAAA"
    )
        port map (
      I0 => Q(0),
      I1 => ap_loop_exit_ready_pp0_iter1_reg,
      I2 => ap_done_cache,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_ap_start_reg,
      I4 => Q(1),
      O => D(0)
    );
\ap_CS_fsm[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA20"
    )
        port map (
      I0 => Q(1),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_ap_start_reg,
      I2 => ap_done_cache,
      I3 => ap_loop_exit_ready_pp0_iter1_reg,
      O => D(1)
    );
\ap_done_cache_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_ap_start_reg,
      I1 => ap_loop_exit_ready_pp0_iter1_reg,
      I2 => ap_done_cache,
      O => \ap_done_cache_i_1__1_n_5\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__1_n_5\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_loop_exit_ready_pp0_iter1_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \x_1_reg_1849_reg[2]\,
      I1 => \x_1_reg_1849_reg[1]\,
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => \x_1_reg_1849_reg[0]\,
      I5 => \x_1_reg_1849_reg[3]\,
      O => \^grp_feedforward_pipeline_vitis_loop_46_12_fu_5960_ap_ready\
    );
\ap_loop_init_int_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_loop_exit_ready_pp0_iter1_reg,
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_ap_start_reg,
      I3 => ap_loop_init_int,
      O => \ap_loop_init_int_i_1__2_n_5\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__2_n_5\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_ap_start_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(0),
      I1 => \^grp_feedforward_pipeline_vitis_loop_46_12_fu_5960_ap_ready\,
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_ap_start_reg,
      O => \ap_CS_fsm_reg[15]\
    );
\x_1_reg_1849[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_ap_start_reg,
      I2 => \x_1_reg_1849_reg[0]\,
      O => ap_sig_allocacmp_x_1(0)
    );
\x_1_reg_1849[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_ap_start_reg,
      I2 => \x_1_reg_1849_reg[1]\,
      O => ap_sig_allocacmp_x_1(1)
    );
\x_1_reg_1849[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_ap_start_reg,
      I2 => \x_1_reg_1849_reg[2]\,
      O => ap_sig_allocacmp_x_1(2)
    );
\x_1_reg_1849[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_ap_start_reg,
      I2 => \x_1_reg_1849_reg[3]\,
      O => ap_sig_allocacmp_x_1(3)
    );
\x_fu_158[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \x_1_reg_1849_reg[0]\,
      O => add_ln46_fu_573_p2(0)
    );
\x_fu_158[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => \x_1_reg_1849_reg[0]\,
      I1 => ap_loop_init_int,
      I2 => \x_1_reg_1849_reg[1]\,
      O => add_ln46_fu_573_p2(1)
    );
\x_fu_158[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"060A"
    )
        port map (
      I0 => \x_1_reg_1849_reg[2]\,
      I1 => \x_1_reg_1849_reg[1]\,
      I2 => ap_loop_init_int,
      I3 => \x_1_reg_1849_reg[0]\,
      O => add_ln46_fu_573_p2(2)
    );
\x_fu_158[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF00000000"
    )
        port map (
      I0 => \x_1_reg_1849_reg[2]\,
      I1 => \x_1_reg_1849_reg[0]\,
      I2 => ap_loop_init_int,
      I3 => \x_1_reg_1849_reg[1]\,
      I4 => \x_1_reg_1849_reg[3]\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_ap_start_reg,
      O => x_fu_1580
    );
\x_fu_158[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"060A0A0A"
    )
        port map (
      I0 => \x_1_reg_1849_reg[3]\,
      I1 => \x_1_reg_1849_reg[0]\,
      I2 => ap_loop_init_int,
      I3 => \x_1_reg_1849_reg[1]\,
      I4 => \x_1_reg_1849_reg[2]\,
      O => add_ln46_fu_573_p2(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_9 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[9]\ : out STD_LOGIC;
    grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_ap_start_reg_reg : out STD_LOGIC;
    add_ln46_fu_1142_p2 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    ap_sig_allocacmp_x : out STD_LOGIC_VECTOR ( 0 to 0 );
    x_1_fu_3040 : out STD_LOGIC;
    grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_ap_ready : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter1_reg : in STD_LOGIC;
    grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_ap_start_reg_reg_0 : in STD_LOGIC;
    \x_1_fu_304_reg[4]\ : in STD_LOGIC;
    \x_1_fu_304_reg[4]_0\ : in STD_LOGIC;
    \x_1_fu_304_reg[4]_1\ : in STD_LOGIC;
    \x_1_fu_304_reg[4]_2\ : in STD_LOGIC;
    \x_1_fu_304_reg[4]_3\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \x_1_fu_304_reg[6]\ : in STD_LOGIC;
    \x_1_fu_304_reg[6]_0\ : in STD_LOGIC;
    \x_1_fu_304_reg[6]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_9 : entity is "feedforward_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_9;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_9 is
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__4_n_5\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__5_n_5\ : STD_LOGIC;
  signal \x_1_fu_304[4]_i_2_n_5\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[10]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \ap_CS_fsm[11]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__4\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \ap_loop_exit_ready_pp0_iter1_reg_i_1__1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__5\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_ap_start_reg_i_1 : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \lshr_ln46_1_reg_3709[3]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \trunc_ln46_reg_3705[0]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \x_1_fu_304[0]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \x_1_fu_304[1]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \x_1_fu_304[2]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \x_1_fu_304[3]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \x_1_fu_304[4]_i_2\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \x_1_fu_304[5]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \x_1_fu_304[6]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \x_1_fu_304[6]_i_2\ : label is "soft_lutpair92";
begin
\ap_CS_fsm[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBABAAAA"
    )
        port map (
      I0 => Q(0),
      I1 => ap_loop_exit_ready_pp0_iter1_reg,
      I2 => ap_done_cache,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_ap_start_reg,
      I4 => Q(1),
      O => D(0)
    );
\ap_CS_fsm[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA20"
    )
        port map (
      I0 => Q(1),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_ap_start_reg,
      I2 => ap_done_cache,
      I3 => ap_loop_exit_ready_pp0_iter1_reg,
      O => D(1)
    );
\ap_done_cache_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg,
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_ap_start_reg,
      I2 => ap_done_cache,
      O => \ap_done_cache_i_1__4_n_5\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__4_n_5\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_loop_exit_ready_pp0_iter1_reg_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_ap_start_reg,
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_ap_start_reg_reg_0,
      O => grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_ap_ready
    );
\ap_loop_init_int_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_loop_exit_ready_pp0_iter1_reg,
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_ap_start_reg,
      I3 => ap_loop_init_int,
      O => \ap_loop_init_int_i_1__5_n_5\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__5_n_5\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FAEA"
    )
        port map (
      I0 => Q(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_ap_start_reg_reg_0,
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_ap_start_reg,
      I3 => ap_loop_init_int,
      O => \ap_CS_fsm_reg[9]\
    );
\lshr_ln46_1_reg_3709[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_ap_start_reg,
      I1 => ap_loop_init_int,
      O => grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_ap_start_reg_reg
    );
\trunc_ln46_reg_3705[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \x_1_fu_304_reg[4]_0\,
      I1 => ap_loop_init_int,
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_ap_start_reg,
      O => ap_sig_allocacmp_x(0)
    );
\x_1_fu_304[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \x_1_fu_304_reg[4]_0\,
      O => add_ln46_fu_1142_p2(0)
    );
\x_1_fu_304[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => \x_1_fu_304_reg[4]_1\,
      I1 => ap_loop_init_int,
      I2 => \x_1_fu_304_reg[4]_0\,
      O => add_ln46_fu_1142_p2(1)
    );
\x_1_fu_304[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0708"
    )
        port map (
      I0 => \x_1_fu_304_reg[4]_0\,
      I1 => \x_1_fu_304_reg[4]_1\,
      I2 => ap_loop_init_int,
      I3 => \x_1_fu_304_reg[4]\,
      O => add_ln46_fu_1142_p2(2)
    );
\x_1_fu_304[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => \x_1_fu_304_reg[4]_1\,
      I1 => \x_1_fu_304_reg[4]_0\,
      I2 => \x_1_fu_304_reg[4]\,
      I3 => ap_loop_init_int,
      I4 => \x_1_fu_304_reg[4]_2\,
      O => add_ln46_fu_1142_p2(3)
    );
\x_1_fu_304[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF000080000000"
    )
        port map (
      I0 => \x_1_fu_304_reg[4]\,
      I1 => \x_1_fu_304_reg[4]_0\,
      I2 => \x_1_fu_304_reg[4]_1\,
      I3 => \x_1_fu_304_reg[4]_2\,
      I4 => \x_1_fu_304[4]_i_2_n_5\,
      I5 => \x_1_fu_304_reg[4]_3\,
      O => add_ln46_fu_1142_p2(4)
    );
\x_1_fu_304[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_ap_start_reg,
      O => \x_1_fu_304[4]_i_2_n_5\
    );
\x_1_fu_304[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"21"
    )
        port map (
      I0 => \x_1_fu_304_reg[6]_0\,
      I1 => ap_loop_init_int,
      I2 => \x_1_fu_304_reg[6]\,
      O => add_ln46_fu_1142_p2(5)
    );
\x_1_fu_304[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_ap_start_reg_reg_0,
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_ap_start_reg,
      I2 => ap_loop_init_int,
      O => x_1_fu_3040
    );
\x_1_fu_304[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0D02"
    )
        port map (
      I0 => \x_1_fu_304_reg[6]\,
      I1 => \x_1_fu_304_reg[6]_0\,
      I2 => ap_loop_init_int,
      I3 => \x_1_fu_304_reg[6]_1\,
      O => add_ln46_fu_1142_p2(6)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_layer1_activations_RAM_AUTO_1R1W is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 28 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    layer1_activations_ce0 : in STD_LOGIC;
    layer1_activations_ce1 : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 29 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \layer1_quant_127_fu_1058_reg[0]_i_2_0\ : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 31 downto 0 );
    cnt_3_fu_20822_p2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_layer1_activations_RAM_AUTO_1R1W;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_layer1_activations_RAM_AUTO_1R1W is
  signal \grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610/select_ln109_fu_2033_p3\ : STD_LOGIC_VECTOR ( 31 to 31 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_1_d0 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal layer1_activations_1_d0 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal layer1_activations_1_q0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \layer1_quant_127_fu_1058[0]_i_10_n_5\ : STD_LOGIC;
  signal \layer1_quant_127_fu_1058[0]_i_12_n_5\ : STD_LOGIC;
  signal \layer1_quant_127_fu_1058[0]_i_13_n_5\ : STD_LOGIC;
  signal \layer1_quant_127_fu_1058[0]_i_14_n_5\ : STD_LOGIC;
  signal \layer1_quant_127_fu_1058[0]_i_15_n_5\ : STD_LOGIC;
  signal \layer1_quant_127_fu_1058[0]_i_17_n_5\ : STD_LOGIC;
  signal \layer1_quant_127_fu_1058[0]_i_18_n_5\ : STD_LOGIC;
  signal \layer1_quant_127_fu_1058[0]_i_19_n_5\ : STD_LOGIC;
  signal \layer1_quant_127_fu_1058[0]_i_20_n_5\ : STD_LOGIC;
  signal \layer1_quant_127_fu_1058[0]_i_21_n_5\ : STD_LOGIC;
  signal \layer1_quant_127_fu_1058[0]_i_22_n_5\ : STD_LOGIC;
  signal \layer1_quant_127_fu_1058[0]_i_23_n_5\ : STD_LOGIC;
  signal \layer1_quant_127_fu_1058[0]_i_24_n_5\ : STD_LOGIC;
  signal \layer1_quant_127_fu_1058[0]_i_25_n_5\ : STD_LOGIC;
  signal \layer1_quant_127_fu_1058[0]_i_7_n_5\ : STD_LOGIC;
  signal \layer1_quant_127_fu_1058[0]_i_8_n_5\ : STD_LOGIC;
  signal \layer1_quant_127_fu_1058[0]_i_9_n_5\ : STD_LOGIC;
  signal \layer1_quant_127_fu_1058_reg[0]_i_11_n_5\ : STD_LOGIC;
  signal \layer1_quant_127_fu_1058_reg[0]_i_11_n_6\ : STD_LOGIC;
  signal \layer1_quant_127_fu_1058_reg[0]_i_11_n_7\ : STD_LOGIC;
  signal \layer1_quant_127_fu_1058_reg[0]_i_11_n_8\ : STD_LOGIC;
  signal \layer1_quant_127_fu_1058_reg[0]_i_16_n_5\ : STD_LOGIC;
  signal \layer1_quant_127_fu_1058_reg[0]_i_16_n_6\ : STD_LOGIC;
  signal \layer1_quant_127_fu_1058_reg[0]_i_16_n_7\ : STD_LOGIC;
  signal \layer1_quant_127_fu_1058_reg[0]_i_16_n_8\ : STD_LOGIC;
  signal \layer1_quant_127_fu_1058_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \layer1_quant_127_fu_1058_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \layer1_quant_127_fu_1058_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \layer1_quant_127_fu_1058_reg[0]_i_5_n_5\ : STD_LOGIC;
  signal \layer1_quant_127_fu_1058_reg[0]_i_5_n_6\ : STD_LOGIC;
  signal \layer1_quant_127_fu_1058_reg[0]_i_5_n_7\ : STD_LOGIC;
  signal \layer1_quant_127_fu_1058_reg[0]_i_5_n_8\ : STD_LOGIC;
  signal ram_reg_n_41 : STD_LOGIC;
  signal \NLW_layer1_quant_127_fu_1058_reg[0]_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_layer1_quant_127_fu_1058_reg[0]_i_16_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_layer1_quant_127_fu_1058_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_layer1_quant_127_fu_1058_reg[0]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \layer1_quant_127_fu_1058_reg[0]_i_11\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \layer1_quant_127_fu_1058_reg[0]_i_16\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \layer1_quant_127_fu_1058_reg[0]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \layer1_quant_127_fu_1058_reg[0]_i_5\ : label is 11;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 2048;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "feedforward/layer1_activations_1_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 960;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 31;
begin
\layer1_quant_127_fu_1058[0]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1010101F"
    )
        port map (
      I0 => layer1_activations_1_q0(24),
      I1 => layer1_activations_1_q0(25),
      I2 => \layer1_quant_127_fu_1058_reg[0]_i_2_0\,
      I3 => DOADO(24),
      I4 => DOADO(25),
      O => \layer1_quant_127_fu_1058[0]_i_10_n_5\
    );
\layer1_quant_127_fu_1058[0]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1010101F"
    )
        port map (
      I0 => layer1_activations_1_q0(22),
      I1 => layer1_activations_1_q0(23),
      I2 => \layer1_quant_127_fu_1058_reg[0]_i_2_0\,
      I3 => DOADO(22),
      I4 => DOADO(23),
      O => \layer1_quant_127_fu_1058[0]_i_12_n_5\
    );
\layer1_quant_127_fu_1058[0]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1010101F"
    )
        port map (
      I0 => layer1_activations_1_q0(20),
      I1 => layer1_activations_1_q0(21),
      I2 => \layer1_quant_127_fu_1058_reg[0]_i_2_0\,
      I3 => DOADO(20),
      I4 => DOADO(21),
      O => \layer1_quant_127_fu_1058[0]_i_13_n_5\
    );
\layer1_quant_127_fu_1058[0]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1010101F"
    )
        port map (
      I0 => layer1_activations_1_q0(18),
      I1 => layer1_activations_1_q0(19),
      I2 => \layer1_quant_127_fu_1058_reg[0]_i_2_0\,
      I3 => DOADO(18),
      I4 => DOADO(19),
      O => \layer1_quant_127_fu_1058[0]_i_14_n_5\
    );
\layer1_quant_127_fu_1058[0]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1010101F"
    )
        port map (
      I0 => layer1_activations_1_q0(16),
      I1 => layer1_activations_1_q0(17),
      I2 => \layer1_quant_127_fu_1058_reg[0]_i_2_0\,
      I3 => DOADO(16),
      I4 => DOADO(17),
      O => \layer1_quant_127_fu_1058[0]_i_15_n_5\
    );
\layer1_quant_127_fu_1058[0]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1010101F"
    )
        port map (
      I0 => layer1_activations_1_q0(14),
      I1 => layer1_activations_1_q0(15),
      I2 => \layer1_quant_127_fu_1058_reg[0]_i_2_0\,
      I3 => DOADO(14),
      I4 => DOADO(15),
      O => \layer1_quant_127_fu_1058[0]_i_17_n_5\
    );
\layer1_quant_127_fu_1058[0]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1010101F"
    )
        port map (
      I0 => layer1_activations_1_q0(12),
      I1 => layer1_activations_1_q0(13),
      I2 => \layer1_quant_127_fu_1058_reg[0]_i_2_0\,
      I3 => DOADO(12),
      I4 => DOADO(13),
      O => \layer1_quant_127_fu_1058[0]_i_18_n_5\
    );
\layer1_quant_127_fu_1058[0]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1010101F"
    )
        port map (
      I0 => layer1_activations_1_q0(10),
      I1 => layer1_activations_1_q0(11),
      I2 => \layer1_quant_127_fu_1058_reg[0]_i_2_0\,
      I3 => DOADO(10),
      I4 => DOADO(11),
      O => \layer1_quant_127_fu_1058[0]_i_19_n_5\
    );
\layer1_quant_127_fu_1058[0]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1010101F"
    )
        port map (
      I0 => layer1_activations_1_q0(8),
      I1 => layer1_activations_1_q0(9),
      I2 => \layer1_quant_127_fu_1058_reg[0]_i_2_0\,
      I3 => DOADO(8),
      I4 => DOADO(9),
      O => \layer1_quant_127_fu_1058[0]_i_20_n_5\
    );
\layer1_quant_127_fu_1058[0]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1010101F"
    )
        port map (
      I0 => layer1_activations_1_q0(0),
      I1 => layer1_activations_1_q0(1),
      I2 => \layer1_quant_127_fu_1058_reg[0]_i_2_0\,
      I3 => DOADO(0),
      I4 => DOADO(1),
      O => \layer1_quant_127_fu_1058[0]_i_21_n_5\
    );
\layer1_quant_127_fu_1058[0]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1010101F"
    )
        port map (
      I0 => layer1_activations_1_q0(6),
      I1 => layer1_activations_1_q0(7),
      I2 => \layer1_quant_127_fu_1058_reg[0]_i_2_0\,
      I3 => DOADO(6),
      I4 => DOADO(7),
      O => \layer1_quant_127_fu_1058[0]_i_22_n_5\
    );
\layer1_quant_127_fu_1058[0]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1010101F"
    )
        port map (
      I0 => layer1_activations_1_q0(4),
      I1 => layer1_activations_1_q0(5),
      I2 => \layer1_quant_127_fu_1058_reg[0]_i_2_0\,
      I3 => DOADO(4),
      I4 => DOADO(5),
      O => \layer1_quant_127_fu_1058[0]_i_23_n_5\
    );
\layer1_quant_127_fu_1058[0]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1010101F"
    )
        port map (
      I0 => layer1_activations_1_q0(2),
      I1 => layer1_activations_1_q0(3),
      I2 => \layer1_quant_127_fu_1058_reg[0]_i_2_0\,
      I3 => DOADO(2),
      I4 => DOADO(3),
      O => \layer1_quant_127_fu_1058[0]_i_24_n_5\
    );
\layer1_quant_127_fu_1058[0]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => layer1_activations_1_q0(0),
      I1 => layer1_activations_1_q0(1),
      I2 => \layer1_quant_127_fu_1058_reg[0]_i_2_0\,
      I3 => DOADO(0),
      I4 => DOADO(1),
      O => \layer1_quant_127_fu_1058[0]_i_25_n_5\
    );
\layer1_quant_127_fu_1058[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => layer1_activations_1_q0(31),
      I1 => \layer1_quant_127_fu_1058_reg[0]_i_2_0\,
      I2 => DOADO(31),
      O => \grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610/select_ln109_fu_2033_p3\(31)
    );
\layer1_quant_127_fu_1058[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1010101F"
    )
        port map (
      I0 => layer1_activations_1_q0(30),
      I1 => layer1_activations_1_q0(31),
      I2 => \layer1_quant_127_fu_1058_reg[0]_i_2_0\,
      I3 => DOADO(30),
      I4 => DOADO(31),
      O => \layer1_quant_127_fu_1058[0]_i_7_n_5\
    );
\layer1_quant_127_fu_1058[0]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1010101F"
    )
        port map (
      I0 => layer1_activations_1_q0(28),
      I1 => layer1_activations_1_q0(29),
      I2 => \layer1_quant_127_fu_1058_reg[0]_i_2_0\,
      I3 => DOADO(28),
      I4 => DOADO(29),
      O => \layer1_quant_127_fu_1058[0]_i_8_n_5\
    );
\layer1_quant_127_fu_1058[0]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1010101F"
    )
        port map (
      I0 => layer1_activations_1_q0(26),
      I1 => layer1_activations_1_q0(27),
      I2 => \layer1_quant_127_fu_1058_reg[0]_i_2_0\,
      I3 => DOADO(26),
      I4 => DOADO(27),
      O => \layer1_quant_127_fu_1058[0]_i_9_n_5\
    );
\layer1_quant_127_fu_1058_reg[0]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \layer1_quant_127_fu_1058_reg[0]_i_16_n_5\,
      CO(3) => \layer1_quant_127_fu_1058_reg[0]_i_11_n_5\,
      CO(2) => \layer1_quant_127_fu_1058_reg[0]_i_11_n_6\,
      CO(1) => \layer1_quant_127_fu_1058_reg[0]_i_11_n_7\,
      CO(0) => \layer1_quant_127_fu_1058_reg[0]_i_11_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_layer1_quant_127_fu_1058_reg[0]_i_11_O_UNCONNECTED\(3 downto 0),
      S(3) => \layer1_quant_127_fu_1058[0]_i_17_n_5\,
      S(2) => \layer1_quant_127_fu_1058[0]_i_18_n_5\,
      S(1) => \layer1_quant_127_fu_1058[0]_i_19_n_5\,
      S(0) => \layer1_quant_127_fu_1058[0]_i_20_n_5\
    );
\layer1_quant_127_fu_1058_reg[0]_i_16\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \layer1_quant_127_fu_1058_reg[0]_i_16_n_5\,
      CO(2) => \layer1_quant_127_fu_1058_reg[0]_i_16_n_6\,
      CO(1) => \layer1_quant_127_fu_1058_reg[0]_i_16_n_7\,
      CO(0) => \layer1_quant_127_fu_1058_reg[0]_i_16_n_8\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \layer1_quant_127_fu_1058[0]_i_21_n_5\,
      O(3 downto 0) => \NLW_layer1_quant_127_fu_1058_reg[0]_i_16_O_UNCONNECTED\(3 downto 0),
      S(3) => \layer1_quant_127_fu_1058[0]_i_22_n_5\,
      S(2) => \layer1_quant_127_fu_1058[0]_i_23_n_5\,
      S(1) => \layer1_quant_127_fu_1058[0]_i_24_n_5\,
      S(0) => \layer1_quant_127_fu_1058[0]_i_25_n_5\
    );
\layer1_quant_127_fu_1058_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \layer1_quant_127_fu_1058_reg[0]_i_5_n_5\,
      CO(3) => CO(0),
      CO(2) => \layer1_quant_127_fu_1058_reg[0]_i_2_n_6\,
      CO(1) => \layer1_quant_127_fu_1058_reg[0]_i_2_n_7\,
      CO(0) => \layer1_quant_127_fu_1058_reg[0]_i_2_n_8\,
      CYINIT => '0',
      DI(3) => \grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610/select_ln109_fu_2033_p3\(31),
      DI(2 downto 0) => B"000",
      O(3 downto 0) => \NLW_layer1_quant_127_fu_1058_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \layer1_quant_127_fu_1058[0]_i_7_n_5\,
      S(2) => \layer1_quant_127_fu_1058[0]_i_8_n_5\,
      S(1) => \layer1_quant_127_fu_1058[0]_i_9_n_5\,
      S(0) => \layer1_quant_127_fu_1058[0]_i_10_n_5\
    );
\layer1_quant_127_fu_1058_reg[0]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \layer1_quant_127_fu_1058_reg[0]_i_11_n_5\,
      CO(3) => \layer1_quant_127_fu_1058_reg[0]_i_5_n_5\,
      CO(2) => \layer1_quant_127_fu_1058_reg[0]_i_5_n_6\,
      CO(1) => \layer1_quant_127_fu_1058_reg[0]_i_5_n_7\,
      CO(0) => \layer1_quant_127_fu_1058_reg[0]_i_5_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_layer1_quant_127_fu_1058_reg[0]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \layer1_quant_127_fu_1058[0]_i_12_n_5\,
      S(2) => \layer1_quant_127_fu_1058[0]_i_13_n_5\,
      S(1) => \layer1_quant_127_fu_1058[0]_i_14_n_5\,
      S(0) => \layer1_quant_127_fu_1058[0]_i_15_n_5\
    );
ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15 downto 11) => B"11111",
      ADDRARDADDR(10 downto 5) => ADDRARDADDR(5 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15 downto 11) => B"11111",
      ADDRBWRADDR(10 downto 5) => ADDRBWRADDR(5 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 3) => DIADI(29 downto 1),
      DIADI(2 downto 1) => layer1_activations_1_d0(2 downto 1),
      DIADI(0) => DIADI(0),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => layer1_activations_1_q0(31 downto 0),
      DOBDO(31) => ram_reg_n_41,
      DOBDO(30 downto 2) => DOBDO(28 downto 0),
      DOBDO(1 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_1_d0(2 downto 1),
      DOPADOP(3 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => layer1_activations_ce0,
      ENBWREN => layer1_activations_ce1,
      INJECTDBITERR => NLW_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => ap_enable_reg_pp0_iter1,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_i_43: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_1_d0(2),
      I1 => cnt_3_fu_20822_p2(1),
      I2 => Q(0),
      O => layer1_activations_1_d0(2)
    );
ram_reg_i_44: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_1_d0(1),
      I1 => cnt_3_fu_20822_p2(0),
      I2 => Q(0),
      O => layer1_activations_1_d0(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_layer1_activations_RAM_AUTO_1R1W_0 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ram_reg_0 : out STD_LOGIC_VECTOR ( 28 downto 0 );
    layer1_activations_ce1 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    layer1_activations_ce0 : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 29 downto 0 );
    ram_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_ap_start_reg : in STD_LOGIC;
    cnt_3_fu_20822_p2 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_layer1_activations_RAM_AUTO_1R1W_0 : entity is "feedforward_layer1_activations_RAM_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_layer1_activations_RAM_AUTO_1R1W_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_layer1_activations_RAM_AUTO_1R1W_0 is
  signal grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_d0 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \^layer1_activations_ce1\ : STD_LOGIC;
  signal layer1_activations_d0 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal ram_reg_n_41 : STD_LOGIC;
  signal NLW_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 2048;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "feedforward/layer1_activations_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 960;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 31;
begin
  layer1_activations_ce1 <= \^layer1_activations_ce1\;
ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15 downto 11) => B"11111",
      ADDRARDADDR(10 downto 5) => ADDRARDADDR(5 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15 downto 11) => B"11111",
      ADDRBWRADDR(10 downto 5) => ADDRBWRADDR(5 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 3) => DIADI(29 downto 1),
      DIADI(2 downto 1) => layer1_activations_d0(2 downto 1),
      DIADI(0) => DIADI(0),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => DOADO(31 downto 0),
      DOBDO(31) => ram_reg_n_41,
      DOBDO(30 downto 2) => ram_reg_0(28 downto 0),
      DOBDO(1 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_d0(2 downto 1),
      DOPADOP(3 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => layer1_activations_ce0,
      ENBWREN => \^layer1_activations_ce1\,
      INJECTDBITERR => NLW_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => ap_enable_reg_pp0_iter1,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_1(0),
      WEA(2) => ram_reg_1(0),
      WEA(1) => ram_reg_1(0),
      WEA(0) => ram_reg_1(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_ap_start_reg,
      O => \^layer1_activations_ce1\
    );
ram_reg_i_30: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_d0(2),
      I1 => cnt_3_fu_20822_p2(1),
      I2 => Q(0),
      O => layer1_activations_d0(2)
    );
ram_reg_i_31: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_d0(1),
      I1 => cnt_3_fu_20822_p2(0),
      I2 => Q(0),
      O => layer1_activations_d0(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_layer2_activations_RAM_AUTO_1R1W is
  port (
    q1 : out STD_LOGIC_VECTOR ( 25 downto 0 );
    q0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    cnt_2_fu_3680_p2 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    add_ln120_1_fu_180_p2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    d0 : in STD_LOGIC_VECTOR ( 24 downto 0 );
    \p_0_in__2\ : in STD_LOGIC;
    layer2_activations_3_address0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_layer2_activations_RAM_AUTO_1R1W;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_layer2_activations_RAM_AUTO_1R1W is
  signal layer2_activations_1_q1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal q00 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal q10 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \ram_reg_0_15_1_1_i_1__1_n_5\ : STD_LOGIC;
  signal \ram_reg_0_15_2_2_i_1__1_n_5\ : STD_LOGIC;
  signal \ram_reg_0_15_30_30_i_1__2_n_5\ : STD_LOGIC;
  signal \ram_reg_0_15_31_31_i_1__2_n_5\ : STD_LOGIC;
  signal ram_reg_0_15_31_31_n_5 : STD_LOGIC;
  signal \ram_reg_0_15_3_3_i_1__1_n_5\ : STD_LOGIC;
  signal \ram_reg_0_15_4_4_i_1__1_n_5\ : STD_LOGIC;
  signal \ram_reg_0_15_5_5_i_1__1_n_5\ : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 512;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "feedforward/layer2_activations_1_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg_0_15_0_0 : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_0_0 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_10_10 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_10_10 : label is "feedforward/layer2_activations_1_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_10_10 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_10_10 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_10_10 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_10_10 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_10_10 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_10_10 : label is 15;
  attribute ram_offset of ram_reg_0_15_10_10 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_10_10 : label is 10;
  attribute ram_slice_end of ram_reg_0_15_10_10 : label is 10;
  attribute RTL_RAM_BITS of ram_reg_0_15_11_11 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_11_11 : label is "feedforward/layer2_activations_1_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_11_11 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_11_11 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_11_11 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_11_11 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_11_11 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_11_11 : label is 15;
  attribute ram_offset of ram_reg_0_15_11_11 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_11_11 : label is 11;
  attribute ram_slice_end of ram_reg_0_15_11_11 : label is 11;
  attribute RTL_RAM_BITS of ram_reg_0_15_12_12 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_12_12 : label is "feedforward/layer2_activations_1_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_12_12 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_12_12 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_12_12 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_12_12 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_12_12 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_12_12 : label is 15;
  attribute ram_offset of ram_reg_0_15_12_12 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_12_12 : label is 12;
  attribute ram_slice_end of ram_reg_0_15_12_12 : label is 12;
  attribute RTL_RAM_BITS of ram_reg_0_15_13_13 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_13_13 : label is "feedforward/layer2_activations_1_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_13_13 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_13_13 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_13_13 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_13_13 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_13_13 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_13_13 : label is 15;
  attribute ram_offset of ram_reg_0_15_13_13 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_13_13 : label is 13;
  attribute ram_slice_end of ram_reg_0_15_13_13 : label is 13;
  attribute RTL_RAM_BITS of ram_reg_0_15_14_14 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_14_14 : label is "feedforward/layer2_activations_1_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_14_14 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_14_14 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_14_14 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_14_14 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_14_14 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_14_14 : label is 15;
  attribute ram_offset of ram_reg_0_15_14_14 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_14_14 : label is 14;
  attribute ram_slice_end of ram_reg_0_15_14_14 : label is 14;
  attribute RTL_RAM_BITS of ram_reg_0_15_15_15 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_15_15 : label is "feedforward/layer2_activations_1_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_15_15 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_15_15 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_15_15 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_15_15 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_15_15 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_15_15 : label is 15;
  attribute ram_offset of ram_reg_0_15_15_15 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_15_15 : label is 15;
  attribute ram_slice_end of ram_reg_0_15_15_15 : label is 15;
  attribute RTL_RAM_BITS of ram_reg_0_15_16_16 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_16_16 : label is "feedforward/layer2_activations_1_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_16_16 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_16_16 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_16_16 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_16_16 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_16_16 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_16_16 : label is 15;
  attribute ram_offset of ram_reg_0_15_16_16 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_16_16 : label is 16;
  attribute ram_slice_end of ram_reg_0_15_16_16 : label is 16;
  attribute RTL_RAM_BITS of ram_reg_0_15_17_17 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_17_17 : label is "feedforward/layer2_activations_1_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_17_17 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_17_17 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_17_17 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_17_17 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_17_17 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_17_17 : label is 15;
  attribute ram_offset of ram_reg_0_15_17_17 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_17_17 : label is 17;
  attribute ram_slice_end of ram_reg_0_15_17_17 : label is 17;
  attribute RTL_RAM_BITS of ram_reg_0_15_18_18 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_18_18 : label is "feedforward/layer2_activations_1_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_18_18 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_18_18 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_18_18 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_18_18 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_18_18 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_18_18 : label is 15;
  attribute ram_offset of ram_reg_0_15_18_18 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_18_18 : label is 18;
  attribute ram_slice_end of ram_reg_0_15_18_18 : label is 18;
  attribute RTL_RAM_BITS of ram_reg_0_15_19_19 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_19_19 : label is "feedforward/layer2_activations_1_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_19_19 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_19_19 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_19_19 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_19_19 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_19_19 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_19_19 : label is 15;
  attribute ram_offset of ram_reg_0_15_19_19 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_19_19 : label is 19;
  attribute ram_slice_end of ram_reg_0_15_19_19 : label is 19;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "feedforward/layer2_activations_1_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_1_1 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_1_1 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 15;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_20_20 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_20_20 : label is "feedforward/layer2_activations_1_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_20_20 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_20_20 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_20_20 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_20_20 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_20_20 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_20_20 : label is 15;
  attribute ram_offset of ram_reg_0_15_20_20 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_20_20 : label is 20;
  attribute ram_slice_end of ram_reg_0_15_20_20 : label is 20;
  attribute RTL_RAM_BITS of ram_reg_0_15_21_21 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_21_21 : label is "feedforward/layer2_activations_1_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_21_21 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_21_21 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_21_21 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_21_21 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_21_21 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_21_21 : label is 15;
  attribute ram_offset of ram_reg_0_15_21_21 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_21_21 : label is 21;
  attribute ram_slice_end of ram_reg_0_15_21_21 : label is 21;
  attribute RTL_RAM_BITS of ram_reg_0_15_22_22 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_22_22 : label is "feedforward/layer2_activations_1_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_22_22 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_22_22 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_22_22 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_22_22 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_22_22 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_22_22 : label is 15;
  attribute ram_offset of ram_reg_0_15_22_22 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_22_22 : label is 22;
  attribute ram_slice_end of ram_reg_0_15_22_22 : label is 22;
  attribute RTL_RAM_BITS of ram_reg_0_15_23_23 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_23_23 : label is "feedforward/layer2_activations_1_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_23_23 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_23_23 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_23_23 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_23_23 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_23_23 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_23_23 : label is 15;
  attribute ram_offset of ram_reg_0_15_23_23 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_23_23 : label is 23;
  attribute ram_slice_end of ram_reg_0_15_23_23 : label is 23;
  attribute RTL_RAM_BITS of ram_reg_0_15_24_24 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_24_24 : label is "feedforward/layer2_activations_1_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_24_24 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_24_24 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_24_24 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_24_24 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_24_24 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_24_24 : label is 15;
  attribute ram_offset of ram_reg_0_15_24_24 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_24_24 : label is 24;
  attribute ram_slice_end of ram_reg_0_15_24_24 : label is 24;
  attribute RTL_RAM_BITS of ram_reg_0_15_25_25 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_25_25 : label is "feedforward/layer2_activations_1_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_25_25 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_25_25 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_25_25 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_25_25 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_25_25 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_25_25 : label is 15;
  attribute ram_offset of ram_reg_0_15_25_25 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_25_25 : label is 25;
  attribute ram_slice_end of ram_reg_0_15_25_25 : label is 25;
  attribute RTL_RAM_BITS of ram_reg_0_15_26_26 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_26_26 : label is "feedforward/layer2_activations_1_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_26_26 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_26_26 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_26_26 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_26_26 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_26_26 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_26_26 : label is 15;
  attribute ram_offset of ram_reg_0_15_26_26 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_26_26 : label is 26;
  attribute ram_slice_end of ram_reg_0_15_26_26 : label is 26;
  attribute RTL_RAM_BITS of ram_reg_0_15_27_27 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_27_27 : label is "feedforward/layer2_activations_1_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_27_27 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_27_27 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_27_27 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_27_27 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_27_27 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_27_27 : label is 15;
  attribute ram_offset of ram_reg_0_15_27_27 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_27_27 : label is 27;
  attribute ram_slice_end of ram_reg_0_15_27_27 : label is 27;
  attribute RTL_RAM_BITS of ram_reg_0_15_28_28 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_28_28 : label is "feedforward/layer2_activations_1_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_28_28 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_28_28 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_28_28 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_28_28 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_28_28 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_28_28 : label is 15;
  attribute ram_offset of ram_reg_0_15_28_28 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_28_28 : label is 28;
  attribute ram_slice_end of ram_reg_0_15_28_28 : label is 28;
  attribute RTL_RAM_BITS of ram_reg_0_15_29_29 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_29_29 : label is "feedforward/layer2_activations_1_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_29_29 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_29_29 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_29_29 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_29_29 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_29_29 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_29_29 : label is 15;
  attribute ram_offset of ram_reg_0_15_29_29 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_29_29 : label is 29;
  attribute ram_slice_end of ram_reg_0_15_29_29 : label is 29;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "feedforward/layer2_activations_1_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_2_2 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_2_2 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 15;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_15_30_30 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_30_30 : label is "feedforward/layer2_activations_1_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_30_30 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_30_30 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_30_30 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_30_30 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_30_30 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_30_30 : label is 15;
  attribute ram_offset of ram_reg_0_15_30_30 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_30_30 : label is 30;
  attribute ram_slice_end of ram_reg_0_15_30_30 : label is 30;
  attribute RTL_RAM_BITS of ram_reg_0_15_31_31 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_31_31 : label is "feedforward/layer2_activations_1_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_31_31 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_31_31 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_31_31 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_31_31 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_31_31 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_31_31 : label is 15;
  attribute ram_offset of ram_reg_0_15_31_31 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_31_31 : label is 31;
  attribute ram_slice_end of ram_reg_0_15_31_31 : label is 31;
  attribute RTL_RAM_BITS of ram_reg_0_15_3_3 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_3_3 : label is "feedforward/layer2_activations_1_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_3_3 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_3_3 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_3_3 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_3_3 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_3_3 : label is 15;
  attribute ram_offset of ram_reg_0_15_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_15_3_3 : label is 3;
  attribute RTL_RAM_BITS of ram_reg_0_15_4_4 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_4_4 : label is "feedforward/layer2_activations_1_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_4_4 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_4_4 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_4_4 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_4_4 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_4_4 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_4_4 : label is 15;
  attribute ram_offset of ram_reg_0_15_4_4 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_4_4 : label is 4;
  attribute ram_slice_end of ram_reg_0_15_4_4 : label is 4;
  attribute RTL_RAM_BITS of ram_reg_0_15_5_5 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_5_5 : label is "feedforward/layer2_activations_1_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_5_5 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_5_5 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_5_5 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_5_5 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_5_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_5_5 : label is 15;
  attribute ram_offset of ram_reg_0_15_5_5 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_5_5 : label is 5;
  attribute ram_slice_end of ram_reg_0_15_5_5 : label is 5;
  attribute RTL_RAM_BITS of ram_reg_0_15_6_6 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_6_6 : label is "feedforward/layer2_activations_1_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_6_6 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_6_6 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_6_6 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_6_6 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_6_6 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_6_6 : label is 15;
  attribute ram_offset of ram_reg_0_15_6_6 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_0_15_6_6 : label is 6;
  attribute RTL_RAM_BITS of ram_reg_0_15_7_7 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_7_7 : label is "feedforward/layer2_activations_1_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_7_7 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_7_7 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_7_7 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_7_7 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_7_7 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_7_7 : label is 15;
  attribute ram_offset of ram_reg_0_15_7_7 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_0_15_7_7 : label is 7;
  attribute RTL_RAM_BITS of ram_reg_0_15_8_8 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_8_8 : label is "feedforward/layer2_activations_1_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_8_8 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_8_8 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_8_8 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_8_8 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_8_8 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_8_8 : label is 15;
  attribute ram_offset of ram_reg_0_15_8_8 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_8_8 : label is 8;
  attribute ram_slice_end of ram_reg_0_15_8_8 : label is 8;
  attribute RTL_RAM_BITS of ram_reg_0_15_9_9 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_9_9 : label is "feedforward/layer2_activations_1_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_9_9 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_9_9 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_9_9 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_9_9 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_9_9 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_9_9 : label is 15;
  attribute ram_offset of ram_reg_0_15_9_9 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_9_9 : label is 9;
  attribute ram_slice_end of ram_reg_0_15_9_9 : label is 9;
begin
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => q00(0),
      Q => q0(0),
      R => '0'
    );
\q0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => q00(10),
      Q => q0(10),
      R => '0'
    );
\q0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => q00(11),
      Q => q0(11),
      R => '0'
    );
\q0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => q00(12),
      Q => q0(12),
      R => '0'
    );
\q0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => q00(13),
      Q => q0(13),
      R => '0'
    );
\q0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => q00(14),
      Q => q0(14),
      R => '0'
    );
\q0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => q00(15),
      Q => q0(15),
      R => '0'
    );
\q0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => q00(16),
      Q => q0(16),
      R => '0'
    );
\q0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => q00(17),
      Q => q0(17),
      R => '0'
    );
\q0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => q00(18),
      Q => q0(18),
      R => '0'
    );
\q0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => q00(19),
      Q => q0(19),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => q00(1),
      Q => q0(1),
      R => '0'
    );
\q0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => q00(20),
      Q => q0(20),
      R => '0'
    );
\q0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => q00(21),
      Q => q0(21),
      R => '0'
    );
\q0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => q00(22),
      Q => q0(22),
      R => '0'
    );
\q0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => q00(23),
      Q => q0(23),
      R => '0'
    );
\q0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => q00(24),
      Q => q0(24),
      R => '0'
    );
\q0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => q00(25),
      Q => q0(25),
      R => '0'
    );
\q0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => q00(26),
      Q => q0(26),
      R => '0'
    );
\q0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => q00(27),
      Q => q0(27),
      R => '0'
    );
\q0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => q00(28),
      Q => q0(28),
      R => '0'
    );
\q0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => q00(29),
      Q => q0(29),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => q00(2),
      Q => q0(2),
      R => '0'
    );
\q0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => q00(30),
      Q => q0(30),
      R => '0'
    );
\q0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => q00(31),
      Q => q0(31),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => q00(3),
      Q => q0(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => q00(4),
      Q => q0(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => q00(5),
      Q => q0(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => q00(6),
      Q => q0(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => q00(7),
      Q => q0(7),
      R => '0'
    );
\q0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => q00(8),
      Q => q0(8),
      R => '0'
    );
\q0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => q00(9),
      Q => q0(9),
      R => '0'
    );
\q1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(0),
      Q => layer2_activations_1_q1(0),
      R => '0'
    );
\q1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(10),
      Q => q1(5),
      R => '0'
    );
\q1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(11),
      Q => q1(6),
      R => '0'
    );
\q1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(12),
      Q => q1(7),
      R => '0'
    );
\q1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(13),
      Q => q1(8),
      R => '0'
    );
\q1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(14),
      Q => q1(9),
      R => '0'
    );
\q1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(15),
      Q => q1(10),
      R => '0'
    );
\q1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(16),
      Q => q1(11),
      R => '0'
    );
\q1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(17),
      Q => q1(12),
      R => '0'
    );
\q1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(18),
      Q => q1(13),
      R => '0'
    );
\q1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(19),
      Q => q1(14),
      R => '0'
    );
\q1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(1),
      Q => layer2_activations_1_q1(1),
      R => '0'
    );
\q1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(20),
      Q => q1(15),
      R => '0'
    );
\q1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(21),
      Q => q1(16),
      R => '0'
    );
\q1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(22),
      Q => q1(17),
      R => '0'
    );
\q1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(23),
      Q => q1(18),
      R => '0'
    );
\q1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(24),
      Q => q1(19),
      R => '0'
    );
\q1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(25),
      Q => q1(20),
      R => '0'
    );
\q1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(26),
      Q => q1(21),
      R => '0'
    );
\q1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(27),
      Q => q1(22),
      R => '0'
    );
\q1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(28),
      Q => q1(23),
      R => '0'
    );
\q1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(29),
      Q => q1(24),
      R => '0'
    );
\q1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(2),
      Q => layer2_activations_1_q1(2),
      R => '0'
    );
\q1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(30),
      Q => q1(25),
      R => '0'
    );
\q1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(3),
      Q => layer2_activations_1_q1(3),
      R => '0'
    );
\q1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(4),
      Q => layer2_activations_1_q1(4),
      R => '0'
    );
\q1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(5),
      Q => q1(0),
      R => '0'
    );
\q1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(6),
      Q => q1(1),
      R => '0'
    );
\q1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(7),
      Q => q1(2),
      R => '0'
    );
\q1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(8),
      Q => q1(3),
      R => '0'
    );
\q1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(9),
      Q => q1(4),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => d0(0),
      DPO => q10(0),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(0),
      WCLK => ap_clk,
      WE => \p_0_in__2\
    );
ram_reg_0_15_10_10: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => d0(5),
      DPO => q10(10),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(10),
      WCLK => ap_clk,
      WE => \p_0_in__2\
    );
ram_reg_0_15_11_11: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => d0(6),
      DPO => q10(11),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(11),
      WCLK => ap_clk,
      WE => \p_0_in__2\
    );
ram_reg_0_15_12_12: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => d0(7),
      DPO => q10(12),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(12),
      WCLK => ap_clk,
      WE => \p_0_in__2\
    );
ram_reg_0_15_13_13: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => d0(8),
      DPO => q10(13),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(13),
      WCLK => ap_clk,
      WE => \p_0_in__2\
    );
ram_reg_0_15_14_14: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => d0(9),
      DPO => q10(14),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(14),
      WCLK => ap_clk,
      WE => \p_0_in__2\
    );
ram_reg_0_15_15_15: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => d0(10),
      DPO => q10(15),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(15),
      WCLK => ap_clk,
      WE => \p_0_in__2\
    );
ram_reg_0_15_16_16: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => d0(11),
      DPO => q10(16),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(16),
      WCLK => ap_clk,
      WE => \p_0_in__2\
    );
ram_reg_0_15_17_17: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => d0(12),
      DPO => q10(17),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(17),
      WCLK => ap_clk,
      WE => \p_0_in__2\
    );
ram_reg_0_15_18_18: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => d0(13),
      DPO => q10(18),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(18),
      WCLK => ap_clk,
      WE => \p_0_in__2\
    );
ram_reg_0_15_19_19: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => d0(14),
      DPO => q10(19),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(19),
      WCLK => ap_clk,
      WE => \p_0_in__2\
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => \ram_reg_0_15_1_1_i_1__1_n_5\,
      DPO => q10(1),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(1),
      WCLK => ap_clk,
      WE => \p_0_in__2\
    );
\ram_reg_0_15_1_1_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => layer2_activations_1_q1(0),
      I1 => cnt_2_fu_3680_p2(0),
      I2 => Q(0),
      O => \ram_reg_0_15_1_1_i_1__1_n_5\
    );
ram_reg_0_15_20_20: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => d0(15),
      DPO => q10(20),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(20),
      WCLK => ap_clk,
      WE => \p_0_in__2\
    );
ram_reg_0_15_21_21: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => d0(16),
      DPO => q10(21),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(21),
      WCLK => ap_clk,
      WE => \p_0_in__2\
    );
ram_reg_0_15_22_22: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => d0(17),
      DPO => q10(22),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(22),
      WCLK => ap_clk,
      WE => \p_0_in__2\
    );
ram_reg_0_15_23_23: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => d0(18),
      DPO => q10(23),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(23),
      WCLK => ap_clk,
      WE => \p_0_in__2\
    );
ram_reg_0_15_24_24: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => d0(19),
      DPO => q10(24),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(24),
      WCLK => ap_clk,
      WE => \p_0_in__2\
    );
ram_reg_0_15_25_25: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => d0(20),
      DPO => q10(25),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(25),
      WCLK => ap_clk,
      WE => \p_0_in__2\
    );
ram_reg_0_15_26_26: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => d0(21),
      DPO => q10(26),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(26),
      WCLK => ap_clk,
      WE => \p_0_in__2\
    );
ram_reg_0_15_27_27: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => d0(22),
      DPO => q10(27),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(27),
      WCLK => ap_clk,
      WE => \p_0_in__2\
    );
ram_reg_0_15_28_28: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => d0(23),
      DPO => q10(28),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(28),
      WCLK => ap_clk,
      WE => \p_0_in__2\
    );
ram_reg_0_15_29_29: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => d0(24),
      DPO => q10(29),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(29),
      WCLK => ap_clk,
      WE => \p_0_in__2\
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => \ram_reg_0_15_2_2_i_1__1_n_5\,
      DPO => q10(2),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(2),
      WCLK => ap_clk,
      WE => \p_0_in__2\
    );
\ram_reg_0_15_2_2_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => layer2_activations_1_q1(1),
      I1 => cnt_2_fu_3680_p2(1),
      I2 => Q(0),
      O => \ram_reg_0_15_2_2_i_1__1_n_5\
    );
ram_reg_0_15_30_30: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => \ram_reg_0_15_30_30_i_1__2_n_5\,
      DPO => q10(30),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(30),
      WCLK => ap_clk,
      WE => \p_0_in__2\
    );
\ram_reg_0_15_30_30_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_ln120_1_fu_180_p2(0),
      I1 => Q(0),
      O => \ram_reg_0_15_30_30_i_1__2_n_5\
    );
ram_reg_0_15_31_31: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => \ram_reg_0_15_31_31_i_1__2_n_5\,
      DPO => ram_reg_0_15_31_31_n_5,
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(31),
      WCLK => ap_clk,
      WE => \p_0_in__2\
    );
\ram_reg_0_15_31_31_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_ln120_1_fu_180_p2(1),
      I1 => Q(0),
      O => \ram_reg_0_15_31_31_i_1__2_n_5\
    );
ram_reg_0_15_3_3: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => \ram_reg_0_15_3_3_i_1__1_n_5\,
      DPO => q10(3),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(3),
      WCLK => ap_clk,
      WE => \p_0_in__2\
    );
\ram_reg_0_15_3_3_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => layer2_activations_1_q1(2),
      I1 => cnt_2_fu_3680_p2(2),
      I2 => Q(0),
      O => \ram_reg_0_15_3_3_i_1__1_n_5\
    );
ram_reg_0_15_4_4: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => \ram_reg_0_15_4_4_i_1__1_n_5\,
      DPO => q10(4),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(4),
      WCLK => ap_clk,
      WE => \p_0_in__2\
    );
\ram_reg_0_15_4_4_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => layer2_activations_1_q1(3),
      I1 => cnt_2_fu_3680_p2(3),
      I2 => Q(0),
      O => \ram_reg_0_15_4_4_i_1__1_n_5\
    );
ram_reg_0_15_5_5: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => \ram_reg_0_15_5_5_i_1__1_n_5\,
      DPO => q10(5),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(5),
      WCLK => ap_clk,
      WE => \p_0_in__2\
    );
\ram_reg_0_15_5_5_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => layer2_activations_1_q1(4),
      I1 => cnt_2_fu_3680_p2(4),
      I2 => Q(0),
      O => \ram_reg_0_15_5_5_i_1__1_n_5\
    );
ram_reg_0_15_6_6: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => d0(1),
      DPO => q10(6),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(6),
      WCLK => ap_clk,
      WE => \p_0_in__2\
    );
ram_reg_0_15_7_7: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => d0(2),
      DPO => q10(7),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(7),
      WCLK => ap_clk,
      WE => \p_0_in__2\
    );
ram_reg_0_15_8_8: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => d0(3),
      DPO => q10(8),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(8),
      WCLK => ap_clk,
      WE => \p_0_in__2\
    );
ram_reg_0_15_9_9: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => d0(4),
      DPO => q10(9),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(9),
      WCLK => ap_clk,
      WE => \p_0_in__2\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_layer2_activations_RAM_AUTO_1R1W_1 is
  port (
    q1 : out STD_LOGIC_VECTOR ( 25 downto 0 );
    q0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    cnt_2_fu_3680_p2 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    add_ln120_2_fu_193_p2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    d0 : in STD_LOGIC_VECTOR ( 24 downto 0 );
    \p_0_in__1\ : in STD_LOGIC;
    layer2_activations_3_address0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_layer2_activations_RAM_AUTO_1R1W_1 : entity is "feedforward_layer2_activations_RAM_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_layer2_activations_RAM_AUTO_1R1W_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_layer2_activations_RAM_AUTO_1R1W_1 is
  signal layer2_activations_2_q1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal q00 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal q10 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \ram_reg_0_15_1_1_i_1__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_15_2_2_i_1__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_15_30_30_i_1__1_n_5\ : STD_LOGIC;
  signal \ram_reg_0_15_31_31_i_1__1_n_5\ : STD_LOGIC;
  signal ram_reg_0_15_31_31_n_5 : STD_LOGIC;
  signal \ram_reg_0_15_3_3_i_1__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_15_4_4_i_1__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_15_5_5_i_1__0_n_5\ : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 512;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "feedforward/layer2_activations_2_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg_0_15_0_0 : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_0_0 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_10_10 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_10_10 : label is "feedforward/layer2_activations_2_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_10_10 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_10_10 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_10_10 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_10_10 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_10_10 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_10_10 : label is 15;
  attribute ram_offset of ram_reg_0_15_10_10 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_10_10 : label is 10;
  attribute ram_slice_end of ram_reg_0_15_10_10 : label is 10;
  attribute RTL_RAM_BITS of ram_reg_0_15_11_11 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_11_11 : label is "feedforward/layer2_activations_2_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_11_11 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_11_11 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_11_11 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_11_11 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_11_11 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_11_11 : label is 15;
  attribute ram_offset of ram_reg_0_15_11_11 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_11_11 : label is 11;
  attribute ram_slice_end of ram_reg_0_15_11_11 : label is 11;
  attribute RTL_RAM_BITS of ram_reg_0_15_12_12 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_12_12 : label is "feedforward/layer2_activations_2_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_12_12 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_12_12 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_12_12 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_12_12 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_12_12 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_12_12 : label is 15;
  attribute ram_offset of ram_reg_0_15_12_12 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_12_12 : label is 12;
  attribute ram_slice_end of ram_reg_0_15_12_12 : label is 12;
  attribute RTL_RAM_BITS of ram_reg_0_15_13_13 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_13_13 : label is "feedforward/layer2_activations_2_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_13_13 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_13_13 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_13_13 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_13_13 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_13_13 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_13_13 : label is 15;
  attribute ram_offset of ram_reg_0_15_13_13 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_13_13 : label is 13;
  attribute ram_slice_end of ram_reg_0_15_13_13 : label is 13;
  attribute RTL_RAM_BITS of ram_reg_0_15_14_14 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_14_14 : label is "feedforward/layer2_activations_2_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_14_14 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_14_14 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_14_14 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_14_14 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_14_14 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_14_14 : label is 15;
  attribute ram_offset of ram_reg_0_15_14_14 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_14_14 : label is 14;
  attribute ram_slice_end of ram_reg_0_15_14_14 : label is 14;
  attribute RTL_RAM_BITS of ram_reg_0_15_15_15 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_15_15 : label is "feedforward/layer2_activations_2_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_15_15 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_15_15 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_15_15 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_15_15 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_15_15 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_15_15 : label is 15;
  attribute ram_offset of ram_reg_0_15_15_15 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_15_15 : label is 15;
  attribute ram_slice_end of ram_reg_0_15_15_15 : label is 15;
  attribute RTL_RAM_BITS of ram_reg_0_15_16_16 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_16_16 : label is "feedforward/layer2_activations_2_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_16_16 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_16_16 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_16_16 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_16_16 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_16_16 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_16_16 : label is 15;
  attribute ram_offset of ram_reg_0_15_16_16 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_16_16 : label is 16;
  attribute ram_slice_end of ram_reg_0_15_16_16 : label is 16;
  attribute RTL_RAM_BITS of ram_reg_0_15_17_17 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_17_17 : label is "feedforward/layer2_activations_2_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_17_17 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_17_17 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_17_17 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_17_17 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_17_17 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_17_17 : label is 15;
  attribute ram_offset of ram_reg_0_15_17_17 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_17_17 : label is 17;
  attribute ram_slice_end of ram_reg_0_15_17_17 : label is 17;
  attribute RTL_RAM_BITS of ram_reg_0_15_18_18 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_18_18 : label is "feedforward/layer2_activations_2_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_18_18 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_18_18 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_18_18 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_18_18 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_18_18 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_18_18 : label is 15;
  attribute ram_offset of ram_reg_0_15_18_18 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_18_18 : label is 18;
  attribute ram_slice_end of ram_reg_0_15_18_18 : label is 18;
  attribute RTL_RAM_BITS of ram_reg_0_15_19_19 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_19_19 : label is "feedforward/layer2_activations_2_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_19_19 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_19_19 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_19_19 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_19_19 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_19_19 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_19_19 : label is 15;
  attribute ram_offset of ram_reg_0_15_19_19 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_19_19 : label is 19;
  attribute ram_slice_end of ram_reg_0_15_19_19 : label is 19;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "feedforward/layer2_activations_2_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_1_1 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_1_1 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 15;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_20_20 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_20_20 : label is "feedforward/layer2_activations_2_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_20_20 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_20_20 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_20_20 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_20_20 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_20_20 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_20_20 : label is 15;
  attribute ram_offset of ram_reg_0_15_20_20 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_20_20 : label is 20;
  attribute ram_slice_end of ram_reg_0_15_20_20 : label is 20;
  attribute RTL_RAM_BITS of ram_reg_0_15_21_21 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_21_21 : label is "feedforward/layer2_activations_2_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_21_21 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_21_21 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_21_21 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_21_21 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_21_21 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_21_21 : label is 15;
  attribute ram_offset of ram_reg_0_15_21_21 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_21_21 : label is 21;
  attribute ram_slice_end of ram_reg_0_15_21_21 : label is 21;
  attribute RTL_RAM_BITS of ram_reg_0_15_22_22 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_22_22 : label is "feedforward/layer2_activations_2_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_22_22 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_22_22 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_22_22 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_22_22 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_22_22 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_22_22 : label is 15;
  attribute ram_offset of ram_reg_0_15_22_22 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_22_22 : label is 22;
  attribute ram_slice_end of ram_reg_0_15_22_22 : label is 22;
  attribute RTL_RAM_BITS of ram_reg_0_15_23_23 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_23_23 : label is "feedforward/layer2_activations_2_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_23_23 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_23_23 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_23_23 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_23_23 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_23_23 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_23_23 : label is 15;
  attribute ram_offset of ram_reg_0_15_23_23 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_23_23 : label is 23;
  attribute ram_slice_end of ram_reg_0_15_23_23 : label is 23;
  attribute RTL_RAM_BITS of ram_reg_0_15_24_24 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_24_24 : label is "feedforward/layer2_activations_2_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_24_24 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_24_24 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_24_24 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_24_24 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_24_24 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_24_24 : label is 15;
  attribute ram_offset of ram_reg_0_15_24_24 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_24_24 : label is 24;
  attribute ram_slice_end of ram_reg_0_15_24_24 : label is 24;
  attribute RTL_RAM_BITS of ram_reg_0_15_25_25 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_25_25 : label is "feedforward/layer2_activations_2_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_25_25 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_25_25 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_25_25 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_25_25 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_25_25 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_25_25 : label is 15;
  attribute ram_offset of ram_reg_0_15_25_25 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_25_25 : label is 25;
  attribute ram_slice_end of ram_reg_0_15_25_25 : label is 25;
  attribute RTL_RAM_BITS of ram_reg_0_15_26_26 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_26_26 : label is "feedforward/layer2_activations_2_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_26_26 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_26_26 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_26_26 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_26_26 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_26_26 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_26_26 : label is 15;
  attribute ram_offset of ram_reg_0_15_26_26 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_26_26 : label is 26;
  attribute ram_slice_end of ram_reg_0_15_26_26 : label is 26;
  attribute RTL_RAM_BITS of ram_reg_0_15_27_27 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_27_27 : label is "feedforward/layer2_activations_2_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_27_27 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_27_27 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_27_27 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_27_27 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_27_27 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_27_27 : label is 15;
  attribute ram_offset of ram_reg_0_15_27_27 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_27_27 : label is 27;
  attribute ram_slice_end of ram_reg_0_15_27_27 : label is 27;
  attribute RTL_RAM_BITS of ram_reg_0_15_28_28 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_28_28 : label is "feedforward/layer2_activations_2_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_28_28 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_28_28 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_28_28 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_28_28 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_28_28 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_28_28 : label is 15;
  attribute ram_offset of ram_reg_0_15_28_28 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_28_28 : label is 28;
  attribute ram_slice_end of ram_reg_0_15_28_28 : label is 28;
  attribute RTL_RAM_BITS of ram_reg_0_15_29_29 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_29_29 : label is "feedforward/layer2_activations_2_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_29_29 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_29_29 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_29_29 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_29_29 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_29_29 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_29_29 : label is 15;
  attribute ram_offset of ram_reg_0_15_29_29 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_29_29 : label is 29;
  attribute ram_slice_end of ram_reg_0_15_29_29 : label is 29;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "feedforward/layer2_activations_2_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_2_2 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_2_2 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 15;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_15_30_30 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_30_30 : label is "feedforward/layer2_activations_2_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_30_30 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_30_30 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_30_30 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_30_30 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_30_30 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_30_30 : label is 15;
  attribute ram_offset of ram_reg_0_15_30_30 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_30_30 : label is 30;
  attribute ram_slice_end of ram_reg_0_15_30_30 : label is 30;
  attribute RTL_RAM_BITS of ram_reg_0_15_31_31 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_31_31 : label is "feedforward/layer2_activations_2_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_31_31 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_31_31 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_31_31 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_31_31 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_31_31 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_31_31 : label is 15;
  attribute ram_offset of ram_reg_0_15_31_31 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_31_31 : label is 31;
  attribute ram_slice_end of ram_reg_0_15_31_31 : label is 31;
  attribute RTL_RAM_BITS of ram_reg_0_15_3_3 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_3_3 : label is "feedforward/layer2_activations_2_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_3_3 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_3_3 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_3_3 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_3_3 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_3_3 : label is 15;
  attribute ram_offset of ram_reg_0_15_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_15_3_3 : label is 3;
  attribute RTL_RAM_BITS of ram_reg_0_15_4_4 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_4_4 : label is "feedforward/layer2_activations_2_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_4_4 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_4_4 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_4_4 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_4_4 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_4_4 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_4_4 : label is 15;
  attribute ram_offset of ram_reg_0_15_4_4 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_4_4 : label is 4;
  attribute ram_slice_end of ram_reg_0_15_4_4 : label is 4;
  attribute RTL_RAM_BITS of ram_reg_0_15_5_5 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_5_5 : label is "feedforward/layer2_activations_2_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_5_5 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_5_5 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_5_5 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_5_5 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_5_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_5_5 : label is 15;
  attribute ram_offset of ram_reg_0_15_5_5 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_5_5 : label is 5;
  attribute ram_slice_end of ram_reg_0_15_5_5 : label is 5;
  attribute RTL_RAM_BITS of ram_reg_0_15_6_6 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_6_6 : label is "feedforward/layer2_activations_2_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_6_6 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_6_6 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_6_6 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_6_6 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_6_6 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_6_6 : label is 15;
  attribute ram_offset of ram_reg_0_15_6_6 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_0_15_6_6 : label is 6;
  attribute RTL_RAM_BITS of ram_reg_0_15_7_7 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_7_7 : label is "feedforward/layer2_activations_2_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_7_7 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_7_7 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_7_7 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_7_7 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_7_7 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_7_7 : label is 15;
  attribute ram_offset of ram_reg_0_15_7_7 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_0_15_7_7 : label is 7;
  attribute RTL_RAM_BITS of ram_reg_0_15_8_8 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_8_8 : label is "feedforward/layer2_activations_2_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_8_8 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_8_8 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_8_8 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_8_8 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_8_8 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_8_8 : label is 15;
  attribute ram_offset of ram_reg_0_15_8_8 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_8_8 : label is 8;
  attribute ram_slice_end of ram_reg_0_15_8_8 : label is 8;
  attribute RTL_RAM_BITS of ram_reg_0_15_9_9 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_9_9 : label is "feedforward/layer2_activations_2_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_9_9 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_9_9 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_9_9 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_9_9 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_9_9 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_9_9 : label is 15;
  attribute ram_offset of ram_reg_0_15_9_9 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_9_9 : label is 9;
  attribute ram_slice_end of ram_reg_0_15_9_9 : label is 9;
begin
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => q00(0),
      Q => q0(0),
      R => '0'
    );
\q0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => q00(10),
      Q => q0(10),
      R => '0'
    );
\q0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => q00(11),
      Q => q0(11),
      R => '0'
    );
\q0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => q00(12),
      Q => q0(12),
      R => '0'
    );
\q0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => q00(13),
      Q => q0(13),
      R => '0'
    );
\q0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => q00(14),
      Q => q0(14),
      R => '0'
    );
\q0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => q00(15),
      Q => q0(15),
      R => '0'
    );
\q0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => q00(16),
      Q => q0(16),
      R => '0'
    );
\q0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => q00(17),
      Q => q0(17),
      R => '0'
    );
\q0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => q00(18),
      Q => q0(18),
      R => '0'
    );
\q0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => q00(19),
      Q => q0(19),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => q00(1),
      Q => q0(1),
      R => '0'
    );
\q0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => q00(20),
      Q => q0(20),
      R => '0'
    );
\q0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => q00(21),
      Q => q0(21),
      R => '0'
    );
\q0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => q00(22),
      Q => q0(22),
      R => '0'
    );
\q0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => q00(23),
      Q => q0(23),
      R => '0'
    );
\q0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => q00(24),
      Q => q0(24),
      R => '0'
    );
\q0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => q00(25),
      Q => q0(25),
      R => '0'
    );
\q0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => q00(26),
      Q => q0(26),
      R => '0'
    );
\q0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => q00(27),
      Q => q0(27),
      R => '0'
    );
\q0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => q00(28),
      Q => q0(28),
      R => '0'
    );
\q0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => q00(29),
      Q => q0(29),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => q00(2),
      Q => q0(2),
      R => '0'
    );
\q0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => q00(30),
      Q => q0(30),
      R => '0'
    );
\q0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => q00(31),
      Q => q0(31),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => q00(3),
      Q => q0(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => q00(4),
      Q => q0(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => q00(5),
      Q => q0(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => q00(6),
      Q => q0(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => q00(7),
      Q => q0(7),
      R => '0'
    );
\q0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => q00(8),
      Q => q0(8),
      R => '0'
    );
\q0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => q00(9),
      Q => q0(9),
      R => '0'
    );
\q1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(0),
      Q => layer2_activations_2_q1(0),
      R => '0'
    );
\q1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(10),
      Q => q1(5),
      R => '0'
    );
\q1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(11),
      Q => q1(6),
      R => '0'
    );
\q1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(12),
      Q => q1(7),
      R => '0'
    );
\q1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(13),
      Q => q1(8),
      R => '0'
    );
\q1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(14),
      Q => q1(9),
      R => '0'
    );
\q1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(15),
      Q => q1(10),
      R => '0'
    );
\q1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(16),
      Q => q1(11),
      R => '0'
    );
\q1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(17),
      Q => q1(12),
      R => '0'
    );
\q1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(18),
      Q => q1(13),
      R => '0'
    );
\q1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(19),
      Q => q1(14),
      R => '0'
    );
\q1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(1),
      Q => layer2_activations_2_q1(1),
      R => '0'
    );
\q1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(20),
      Q => q1(15),
      R => '0'
    );
\q1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(21),
      Q => q1(16),
      R => '0'
    );
\q1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(22),
      Q => q1(17),
      R => '0'
    );
\q1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(23),
      Q => q1(18),
      R => '0'
    );
\q1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(24),
      Q => q1(19),
      R => '0'
    );
\q1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(25),
      Q => q1(20),
      R => '0'
    );
\q1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(26),
      Q => q1(21),
      R => '0'
    );
\q1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(27),
      Q => q1(22),
      R => '0'
    );
\q1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(28),
      Q => q1(23),
      R => '0'
    );
\q1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(29),
      Q => q1(24),
      R => '0'
    );
\q1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(2),
      Q => layer2_activations_2_q1(2),
      R => '0'
    );
\q1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(30),
      Q => q1(25),
      R => '0'
    );
\q1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(3),
      Q => layer2_activations_2_q1(3),
      R => '0'
    );
\q1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(4),
      Q => layer2_activations_2_q1(4),
      R => '0'
    );
\q1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(5),
      Q => q1(0),
      R => '0'
    );
\q1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(6),
      Q => q1(1),
      R => '0'
    );
\q1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(7),
      Q => q1(2),
      R => '0'
    );
\q1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(8),
      Q => q1(3),
      R => '0'
    );
\q1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(9),
      Q => q1(4),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => d0(0),
      DPO => q10(0),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(0),
      WCLK => ap_clk,
      WE => \p_0_in__1\
    );
ram_reg_0_15_10_10: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => d0(5),
      DPO => q10(10),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(10),
      WCLK => ap_clk,
      WE => \p_0_in__1\
    );
ram_reg_0_15_11_11: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => d0(6),
      DPO => q10(11),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(11),
      WCLK => ap_clk,
      WE => \p_0_in__1\
    );
ram_reg_0_15_12_12: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => d0(7),
      DPO => q10(12),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(12),
      WCLK => ap_clk,
      WE => \p_0_in__1\
    );
ram_reg_0_15_13_13: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => d0(8),
      DPO => q10(13),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(13),
      WCLK => ap_clk,
      WE => \p_0_in__1\
    );
ram_reg_0_15_14_14: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => d0(9),
      DPO => q10(14),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(14),
      WCLK => ap_clk,
      WE => \p_0_in__1\
    );
ram_reg_0_15_15_15: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => d0(10),
      DPO => q10(15),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(15),
      WCLK => ap_clk,
      WE => \p_0_in__1\
    );
ram_reg_0_15_16_16: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => d0(11),
      DPO => q10(16),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(16),
      WCLK => ap_clk,
      WE => \p_0_in__1\
    );
ram_reg_0_15_17_17: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => d0(12),
      DPO => q10(17),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(17),
      WCLK => ap_clk,
      WE => \p_0_in__1\
    );
ram_reg_0_15_18_18: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => d0(13),
      DPO => q10(18),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(18),
      WCLK => ap_clk,
      WE => \p_0_in__1\
    );
ram_reg_0_15_19_19: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => d0(14),
      DPO => q10(19),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(19),
      WCLK => ap_clk,
      WE => \p_0_in__1\
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => \ram_reg_0_15_1_1_i_1__0_n_5\,
      DPO => q10(1),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(1),
      WCLK => ap_clk,
      WE => \p_0_in__1\
    );
\ram_reg_0_15_1_1_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => layer2_activations_2_q1(0),
      I1 => cnt_2_fu_3680_p2(0),
      I2 => Q(0),
      O => \ram_reg_0_15_1_1_i_1__0_n_5\
    );
ram_reg_0_15_20_20: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => d0(15),
      DPO => q10(20),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(20),
      WCLK => ap_clk,
      WE => \p_0_in__1\
    );
ram_reg_0_15_21_21: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => d0(16),
      DPO => q10(21),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(21),
      WCLK => ap_clk,
      WE => \p_0_in__1\
    );
ram_reg_0_15_22_22: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => d0(17),
      DPO => q10(22),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(22),
      WCLK => ap_clk,
      WE => \p_0_in__1\
    );
ram_reg_0_15_23_23: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => d0(18),
      DPO => q10(23),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(23),
      WCLK => ap_clk,
      WE => \p_0_in__1\
    );
ram_reg_0_15_24_24: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => d0(19),
      DPO => q10(24),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(24),
      WCLK => ap_clk,
      WE => \p_0_in__1\
    );
ram_reg_0_15_25_25: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => d0(20),
      DPO => q10(25),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(25),
      WCLK => ap_clk,
      WE => \p_0_in__1\
    );
ram_reg_0_15_26_26: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => d0(21),
      DPO => q10(26),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(26),
      WCLK => ap_clk,
      WE => \p_0_in__1\
    );
ram_reg_0_15_27_27: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => d0(22),
      DPO => q10(27),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(27),
      WCLK => ap_clk,
      WE => \p_0_in__1\
    );
ram_reg_0_15_28_28: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => d0(23),
      DPO => q10(28),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(28),
      WCLK => ap_clk,
      WE => \p_0_in__1\
    );
ram_reg_0_15_29_29: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => d0(24),
      DPO => q10(29),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(29),
      WCLK => ap_clk,
      WE => \p_0_in__1\
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => \ram_reg_0_15_2_2_i_1__0_n_5\,
      DPO => q10(2),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(2),
      WCLK => ap_clk,
      WE => \p_0_in__1\
    );
\ram_reg_0_15_2_2_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => layer2_activations_2_q1(1),
      I1 => cnt_2_fu_3680_p2(1),
      I2 => Q(0),
      O => \ram_reg_0_15_2_2_i_1__0_n_5\
    );
ram_reg_0_15_30_30: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => \ram_reg_0_15_30_30_i_1__1_n_5\,
      DPO => q10(30),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(30),
      WCLK => ap_clk,
      WE => \p_0_in__1\
    );
\ram_reg_0_15_30_30_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_ln120_2_fu_193_p2(0),
      I1 => Q(0),
      O => \ram_reg_0_15_30_30_i_1__1_n_5\
    );
ram_reg_0_15_31_31: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => \ram_reg_0_15_31_31_i_1__1_n_5\,
      DPO => ram_reg_0_15_31_31_n_5,
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(31),
      WCLK => ap_clk,
      WE => \p_0_in__1\
    );
\ram_reg_0_15_31_31_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_ln120_2_fu_193_p2(1),
      I1 => Q(0),
      O => \ram_reg_0_15_31_31_i_1__1_n_5\
    );
ram_reg_0_15_3_3: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => \ram_reg_0_15_3_3_i_1__0_n_5\,
      DPO => q10(3),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(3),
      WCLK => ap_clk,
      WE => \p_0_in__1\
    );
\ram_reg_0_15_3_3_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => layer2_activations_2_q1(2),
      I1 => cnt_2_fu_3680_p2(2),
      I2 => Q(0),
      O => \ram_reg_0_15_3_3_i_1__0_n_5\
    );
ram_reg_0_15_4_4: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => \ram_reg_0_15_4_4_i_1__0_n_5\,
      DPO => q10(4),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(4),
      WCLK => ap_clk,
      WE => \p_0_in__1\
    );
\ram_reg_0_15_4_4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => layer2_activations_2_q1(3),
      I1 => cnt_2_fu_3680_p2(3),
      I2 => Q(0),
      O => \ram_reg_0_15_4_4_i_1__0_n_5\
    );
ram_reg_0_15_5_5: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => \ram_reg_0_15_5_5_i_1__0_n_5\,
      DPO => q10(5),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(5),
      WCLK => ap_clk,
      WE => \p_0_in__1\
    );
\ram_reg_0_15_5_5_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => layer2_activations_2_q1(4),
      I1 => cnt_2_fu_3680_p2(4),
      I2 => Q(0),
      O => \ram_reg_0_15_5_5_i_1__0_n_5\
    );
ram_reg_0_15_6_6: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => d0(1),
      DPO => q10(6),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(6),
      WCLK => ap_clk,
      WE => \p_0_in__1\
    );
ram_reg_0_15_7_7: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => d0(2),
      DPO => q10(7),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(7),
      WCLK => ap_clk,
      WE => \p_0_in__1\
    );
ram_reg_0_15_8_8: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => d0(3),
      DPO => q10(8),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(8),
      WCLK => ap_clk,
      WE => \p_0_in__1\
    );
ram_reg_0_15_9_9: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => d0(4),
      DPO => q10(9),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(9),
      WCLK => ap_clk,
      WE => \p_0_in__1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_layer2_activations_RAM_AUTO_1R1W_2 is
  port (
    q1 : out STD_LOGIC_VECTOR ( 25 downto 0 );
    q0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    cnt_2_fu_3680_p2 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    add_ln120_3_fu_206_p2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    d0 : in STD_LOGIC_VECTOR ( 24 downto 0 );
    \p_0_in__0\ : in STD_LOGIC;
    layer2_activations_3_address0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    layer2_activations_ce0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_layer2_activations_RAM_AUTO_1R1W_2 : entity is "feedforward_layer2_activations_RAM_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_layer2_activations_RAM_AUTO_1R1W_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_layer2_activations_RAM_AUTO_1R1W_2 is
  signal layer2_activations_3_q1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal q00 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal q10 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \ram_reg_0_15_1_1_i_1__2_n_5\ : STD_LOGIC;
  signal \ram_reg_0_15_2_2_i_1__2_n_5\ : STD_LOGIC;
  signal \ram_reg_0_15_30_30_i_1__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_15_31_31_i_1__0_n_5\ : STD_LOGIC;
  signal ram_reg_0_15_31_31_n_5 : STD_LOGIC;
  signal \ram_reg_0_15_3_3_i_1__2_n_5\ : STD_LOGIC;
  signal \ram_reg_0_15_4_4_i_1__2_n_5\ : STD_LOGIC;
  signal \ram_reg_0_15_5_5_i_1__2_n_5\ : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 512;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "feedforward/layer2_activations_3_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg_0_15_0_0 : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_0_0 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_10_10 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_10_10 : label is "feedforward/layer2_activations_3_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_10_10 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_10_10 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_10_10 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_10_10 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_10_10 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_10_10 : label is 15;
  attribute ram_offset of ram_reg_0_15_10_10 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_10_10 : label is 10;
  attribute ram_slice_end of ram_reg_0_15_10_10 : label is 10;
  attribute RTL_RAM_BITS of ram_reg_0_15_11_11 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_11_11 : label is "feedforward/layer2_activations_3_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_11_11 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_11_11 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_11_11 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_11_11 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_11_11 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_11_11 : label is 15;
  attribute ram_offset of ram_reg_0_15_11_11 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_11_11 : label is 11;
  attribute ram_slice_end of ram_reg_0_15_11_11 : label is 11;
  attribute RTL_RAM_BITS of ram_reg_0_15_12_12 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_12_12 : label is "feedforward/layer2_activations_3_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_12_12 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_12_12 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_12_12 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_12_12 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_12_12 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_12_12 : label is 15;
  attribute ram_offset of ram_reg_0_15_12_12 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_12_12 : label is 12;
  attribute ram_slice_end of ram_reg_0_15_12_12 : label is 12;
  attribute RTL_RAM_BITS of ram_reg_0_15_13_13 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_13_13 : label is "feedforward/layer2_activations_3_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_13_13 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_13_13 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_13_13 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_13_13 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_13_13 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_13_13 : label is 15;
  attribute ram_offset of ram_reg_0_15_13_13 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_13_13 : label is 13;
  attribute ram_slice_end of ram_reg_0_15_13_13 : label is 13;
  attribute RTL_RAM_BITS of ram_reg_0_15_14_14 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_14_14 : label is "feedforward/layer2_activations_3_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_14_14 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_14_14 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_14_14 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_14_14 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_14_14 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_14_14 : label is 15;
  attribute ram_offset of ram_reg_0_15_14_14 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_14_14 : label is 14;
  attribute ram_slice_end of ram_reg_0_15_14_14 : label is 14;
  attribute RTL_RAM_BITS of ram_reg_0_15_15_15 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_15_15 : label is "feedforward/layer2_activations_3_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_15_15 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_15_15 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_15_15 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_15_15 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_15_15 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_15_15 : label is 15;
  attribute ram_offset of ram_reg_0_15_15_15 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_15_15 : label is 15;
  attribute ram_slice_end of ram_reg_0_15_15_15 : label is 15;
  attribute RTL_RAM_BITS of ram_reg_0_15_16_16 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_16_16 : label is "feedforward/layer2_activations_3_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_16_16 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_16_16 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_16_16 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_16_16 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_16_16 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_16_16 : label is 15;
  attribute ram_offset of ram_reg_0_15_16_16 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_16_16 : label is 16;
  attribute ram_slice_end of ram_reg_0_15_16_16 : label is 16;
  attribute RTL_RAM_BITS of ram_reg_0_15_17_17 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_17_17 : label is "feedforward/layer2_activations_3_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_17_17 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_17_17 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_17_17 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_17_17 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_17_17 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_17_17 : label is 15;
  attribute ram_offset of ram_reg_0_15_17_17 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_17_17 : label is 17;
  attribute ram_slice_end of ram_reg_0_15_17_17 : label is 17;
  attribute RTL_RAM_BITS of ram_reg_0_15_18_18 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_18_18 : label is "feedforward/layer2_activations_3_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_18_18 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_18_18 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_18_18 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_18_18 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_18_18 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_18_18 : label is 15;
  attribute ram_offset of ram_reg_0_15_18_18 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_18_18 : label is 18;
  attribute ram_slice_end of ram_reg_0_15_18_18 : label is 18;
  attribute RTL_RAM_BITS of ram_reg_0_15_19_19 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_19_19 : label is "feedforward/layer2_activations_3_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_19_19 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_19_19 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_19_19 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_19_19 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_19_19 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_19_19 : label is 15;
  attribute ram_offset of ram_reg_0_15_19_19 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_19_19 : label is 19;
  attribute ram_slice_end of ram_reg_0_15_19_19 : label is 19;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "feedforward/layer2_activations_3_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_1_1 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_1_1 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 15;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_20_20 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_20_20 : label is "feedforward/layer2_activations_3_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_20_20 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_20_20 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_20_20 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_20_20 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_20_20 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_20_20 : label is 15;
  attribute ram_offset of ram_reg_0_15_20_20 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_20_20 : label is 20;
  attribute ram_slice_end of ram_reg_0_15_20_20 : label is 20;
  attribute RTL_RAM_BITS of ram_reg_0_15_21_21 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_21_21 : label is "feedforward/layer2_activations_3_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_21_21 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_21_21 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_21_21 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_21_21 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_21_21 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_21_21 : label is 15;
  attribute ram_offset of ram_reg_0_15_21_21 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_21_21 : label is 21;
  attribute ram_slice_end of ram_reg_0_15_21_21 : label is 21;
  attribute RTL_RAM_BITS of ram_reg_0_15_22_22 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_22_22 : label is "feedforward/layer2_activations_3_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_22_22 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_22_22 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_22_22 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_22_22 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_22_22 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_22_22 : label is 15;
  attribute ram_offset of ram_reg_0_15_22_22 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_22_22 : label is 22;
  attribute ram_slice_end of ram_reg_0_15_22_22 : label is 22;
  attribute RTL_RAM_BITS of ram_reg_0_15_23_23 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_23_23 : label is "feedforward/layer2_activations_3_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_23_23 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_23_23 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_23_23 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_23_23 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_23_23 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_23_23 : label is 15;
  attribute ram_offset of ram_reg_0_15_23_23 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_23_23 : label is 23;
  attribute ram_slice_end of ram_reg_0_15_23_23 : label is 23;
  attribute RTL_RAM_BITS of ram_reg_0_15_24_24 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_24_24 : label is "feedforward/layer2_activations_3_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_24_24 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_24_24 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_24_24 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_24_24 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_24_24 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_24_24 : label is 15;
  attribute ram_offset of ram_reg_0_15_24_24 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_24_24 : label is 24;
  attribute ram_slice_end of ram_reg_0_15_24_24 : label is 24;
  attribute RTL_RAM_BITS of ram_reg_0_15_25_25 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_25_25 : label is "feedforward/layer2_activations_3_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_25_25 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_25_25 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_25_25 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_25_25 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_25_25 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_25_25 : label is 15;
  attribute ram_offset of ram_reg_0_15_25_25 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_25_25 : label is 25;
  attribute ram_slice_end of ram_reg_0_15_25_25 : label is 25;
  attribute RTL_RAM_BITS of ram_reg_0_15_26_26 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_26_26 : label is "feedforward/layer2_activations_3_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_26_26 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_26_26 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_26_26 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_26_26 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_26_26 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_26_26 : label is 15;
  attribute ram_offset of ram_reg_0_15_26_26 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_26_26 : label is 26;
  attribute ram_slice_end of ram_reg_0_15_26_26 : label is 26;
  attribute RTL_RAM_BITS of ram_reg_0_15_27_27 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_27_27 : label is "feedforward/layer2_activations_3_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_27_27 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_27_27 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_27_27 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_27_27 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_27_27 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_27_27 : label is 15;
  attribute ram_offset of ram_reg_0_15_27_27 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_27_27 : label is 27;
  attribute ram_slice_end of ram_reg_0_15_27_27 : label is 27;
  attribute RTL_RAM_BITS of ram_reg_0_15_28_28 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_28_28 : label is "feedforward/layer2_activations_3_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_28_28 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_28_28 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_28_28 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_28_28 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_28_28 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_28_28 : label is 15;
  attribute ram_offset of ram_reg_0_15_28_28 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_28_28 : label is 28;
  attribute ram_slice_end of ram_reg_0_15_28_28 : label is 28;
  attribute RTL_RAM_BITS of ram_reg_0_15_29_29 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_29_29 : label is "feedforward/layer2_activations_3_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_29_29 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_29_29 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_29_29 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_29_29 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_29_29 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_29_29 : label is 15;
  attribute ram_offset of ram_reg_0_15_29_29 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_29_29 : label is 29;
  attribute ram_slice_end of ram_reg_0_15_29_29 : label is 29;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "feedforward/layer2_activations_3_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_2_2 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_2_2 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 15;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_15_30_30 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_30_30 : label is "feedforward/layer2_activations_3_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_30_30 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_30_30 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_30_30 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_30_30 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_30_30 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_30_30 : label is 15;
  attribute ram_offset of ram_reg_0_15_30_30 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_30_30 : label is 30;
  attribute ram_slice_end of ram_reg_0_15_30_30 : label is 30;
  attribute RTL_RAM_BITS of ram_reg_0_15_31_31 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_31_31 : label is "feedforward/layer2_activations_3_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_31_31 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_31_31 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_31_31 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_31_31 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_31_31 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_31_31 : label is 15;
  attribute ram_offset of ram_reg_0_15_31_31 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_31_31 : label is 31;
  attribute ram_slice_end of ram_reg_0_15_31_31 : label is 31;
  attribute RTL_RAM_BITS of ram_reg_0_15_3_3 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_3_3 : label is "feedforward/layer2_activations_3_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_3_3 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_3_3 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_3_3 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_3_3 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_3_3 : label is 15;
  attribute ram_offset of ram_reg_0_15_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_15_3_3 : label is 3;
  attribute RTL_RAM_BITS of ram_reg_0_15_4_4 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_4_4 : label is "feedforward/layer2_activations_3_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_4_4 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_4_4 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_4_4 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_4_4 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_4_4 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_4_4 : label is 15;
  attribute ram_offset of ram_reg_0_15_4_4 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_4_4 : label is 4;
  attribute ram_slice_end of ram_reg_0_15_4_4 : label is 4;
  attribute RTL_RAM_BITS of ram_reg_0_15_5_5 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_5_5 : label is "feedforward/layer2_activations_3_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_5_5 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_5_5 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_5_5 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_5_5 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_5_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_5_5 : label is 15;
  attribute ram_offset of ram_reg_0_15_5_5 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_5_5 : label is 5;
  attribute ram_slice_end of ram_reg_0_15_5_5 : label is 5;
  attribute RTL_RAM_BITS of ram_reg_0_15_6_6 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_6_6 : label is "feedforward/layer2_activations_3_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_6_6 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_6_6 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_6_6 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_6_6 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_6_6 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_6_6 : label is 15;
  attribute ram_offset of ram_reg_0_15_6_6 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_0_15_6_6 : label is 6;
  attribute RTL_RAM_BITS of ram_reg_0_15_7_7 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_7_7 : label is "feedforward/layer2_activations_3_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_7_7 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_7_7 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_7_7 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_7_7 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_7_7 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_7_7 : label is 15;
  attribute ram_offset of ram_reg_0_15_7_7 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_0_15_7_7 : label is 7;
  attribute RTL_RAM_BITS of ram_reg_0_15_8_8 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_8_8 : label is "feedforward/layer2_activations_3_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_8_8 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_8_8 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_8_8 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_8_8 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_8_8 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_8_8 : label is 15;
  attribute ram_offset of ram_reg_0_15_8_8 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_8_8 : label is 8;
  attribute ram_slice_end of ram_reg_0_15_8_8 : label is 8;
  attribute RTL_RAM_BITS of ram_reg_0_15_9_9 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_9_9 : label is "feedforward/layer2_activations_3_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_9_9 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_9_9 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_9_9 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_9_9 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_9_9 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_9_9 : label is 15;
  attribute ram_offset of ram_reg_0_15_9_9 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_9_9 : label is 9;
  attribute ram_slice_end of ram_reg_0_15_9_9 : label is 9;
begin
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_ce0,
      D => q00(0),
      Q => q0(0),
      R => '0'
    );
\q0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_ce0,
      D => q00(10),
      Q => q0(10),
      R => '0'
    );
\q0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_ce0,
      D => q00(11),
      Q => q0(11),
      R => '0'
    );
\q0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_ce0,
      D => q00(12),
      Q => q0(12),
      R => '0'
    );
\q0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_ce0,
      D => q00(13),
      Q => q0(13),
      R => '0'
    );
\q0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_ce0,
      D => q00(14),
      Q => q0(14),
      R => '0'
    );
\q0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_ce0,
      D => q00(15),
      Q => q0(15),
      R => '0'
    );
\q0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_ce0,
      D => q00(16),
      Q => q0(16),
      R => '0'
    );
\q0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_ce0,
      D => q00(17),
      Q => q0(17),
      R => '0'
    );
\q0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_ce0,
      D => q00(18),
      Q => q0(18),
      R => '0'
    );
\q0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_ce0,
      D => q00(19),
      Q => q0(19),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_ce0,
      D => q00(1),
      Q => q0(1),
      R => '0'
    );
\q0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_ce0,
      D => q00(20),
      Q => q0(20),
      R => '0'
    );
\q0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_ce0,
      D => q00(21),
      Q => q0(21),
      R => '0'
    );
\q0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_ce0,
      D => q00(22),
      Q => q0(22),
      R => '0'
    );
\q0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_ce0,
      D => q00(23),
      Q => q0(23),
      R => '0'
    );
\q0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_ce0,
      D => q00(24),
      Q => q0(24),
      R => '0'
    );
\q0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_ce0,
      D => q00(25),
      Q => q0(25),
      R => '0'
    );
\q0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_ce0,
      D => q00(26),
      Q => q0(26),
      R => '0'
    );
\q0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_ce0,
      D => q00(27),
      Q => q0(27),
      R => '0'
    );
\q0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_ce0,
      D => q00(28),
      Q => q0(28),
      R => '0'
    );
\q0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_ce0,
      D => q00(29),
      Q => q0(29),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_ce0,
      D => q00(2),
      Q => q0(2),
      R => '0'
    );
\q0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_ce0,
      D => q00(30),
      Q => q0(30),
      R => '0'
    );
\q0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_ce0,
      D => q00(31),
      Q => q0(31),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_ce0,
      D => q00(3),
      Q => q0(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_ce0,
      D => q00(4),
      Q => q0(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_ce0,
      D => q00(5),
      Q => q0(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_ce0,
      D => q00(6),
      Q => q0(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_ce0,
      D => q00(7),
      Q => q0(7),
      R => '0'
    );
\q0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_ce0,
      D => q00(8),
      Q => q0(8),
      R => '0'
    );
\q0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_ce0,
      D => q00(9),
      Q => q0(9),
      R => '0'
    );
\q1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(0),
      Q => layer2_activations_3_q1(0),
      R => '0'
    );
\q1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(10),
      Q => q1(5),
      R => '0'
    );
\q1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(11),
      Q => q1(6),
      R => '0'
    );
\q1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(12),
      Q => q1(7),
      R => '0'
    );
\q1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(13),
      Q => q1(8),
      R => '0'
    );
\q1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(14),
      Q => q1(9),
      R => '0'
    );
\q1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(15),
      Q => q1(10),
      R => '0'
    );
\q1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(16),
      Q => q1(11),
      R => '0'
    );
\q1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(17),
      Q => q1(12),
      R => '0'
    );
\q1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(18),
      Q => q1(13),
      R => '0'
    );
\q1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(19),
      Q => q1(14),
      R => '0'
    );
\q1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(1),
      Q => layer2_activations_3_q1(1),
      R => '0'
    );
\q1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(20),
      Q => q1(15),
      R => '0'
    );
\q1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(21),
      Q => q1(16),
      R => '0'
    );
\q1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(22),
      Q => q1(17),
      R => '0'
    );
\q1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(23),
      Q => q1(18),
      R => '0'
    );
\q1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(24),
      Q => q1(19),
      R => '0'
    );
\q1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(25),
      Q => q1(20),
      R => '0'
    );
\q1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(26),
      Q => q1(21),
      R => '0'
    );
\q1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(27),
      Q => q1(22),
      R => '0'
    );
\q1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(28),
      Q => q1(23),
      R => '0'
    );
\q1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(29),
      Q => q1(24),
      R => '0'
    );
\q1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(2),
      Q => layer2_activations_3_q1(2),
      R => '0'
    );
\q1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(30),
      Q => q1(25),
      R => '0'
    );
\q1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(3),
      Q => layer2_activations_3_q1(3),
      R => '0'
    );
\q1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(4),
      Q => layer2_activations_3_q1(4),
      R => '0'
    );
\q1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(5),
      Q => q1(0),
      R => '0'
    );
\q1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(6),
      Q => q1(1),
      R => '0'
    );
\q1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(7),
      Q => q1(2),
      R => '0'
    );
\q1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(8),
      Q => q1(3),
      R => '0'
    );
\q1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(9),
      Q => q1(4),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => d0(0),
      DPO => q10(0),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(0),
      WCLK => ap_clk,
      WE => \p_0_in__0\
    );
ram_reg_0_15_10_10: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => d0(5),
      DPO => q10(10),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(10),
      WCLK => ap_clk,
      WE => \p_0_in__0\
    );
ram_reg_0_15_11_11: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => d0(6),
      DPO => q10(11),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(11),
      WCLK => ap_clk,
      WE => \p_0_in__0\
    );
ram_reg_0_15_12_12: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => d0(7),
      DPO => q10(12),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(12),
      WCLK => ap_clk,
      WE => \p_0_in__0\
    );
ram_reg_0_15_13_13: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => d0(8),
      DPO => q10(13),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(13),
      WCLK => ap_clk,
      WE => \p_0_in__0\
    );
ram_reg_0_15_14_14: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => d0(9),
      DPO => q10(14),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(14),
      WCLK => ap_clk,
      WE => \p_0_in__0\
    );
ram_reg_0_15_15_15: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => d0(10),
      DPO => q10(15),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(15),
      WCLK => ap_clk,
      WE => \p_0_in__0\
    );
ram_reg_0_15_16_16: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => d0(11),
      DPO => q10(16),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(16),
      WCLK => ap_clk,
      WE => \p_0_in__0\
    );
ram_reg_0_15_17_17: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => d0(12),
      DPO => q10(17),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(17),
      WCLK => ap_clk,
      WE => \p_0_in__0\
    );
ram_reg_0_15_18_18: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => d0(13),
      DPO => q10(18),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(18),
      WCLK => ap_clk,
      WE => \p_0_in__0\
    );
ram_reg_0_15_19_19: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => d0(14),
      DPO => q10(19),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(19),
      WCLK => ap_clk,
      WE => \p_0_in__0\
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => \ram_reg_0_15_1_1_i_1__2_n_5\,
      DPO => q10(1),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(1),
      WCLK => ap_clk,
      WE => \p_0_in__0\
    );
\ram_reg_0_15_1_1_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => layer2_activations_3_q1(0),
      I1 => cnt_2_fu_3680_p2(0),
      I2 => Q(0),
      O => \ram_reg_0_15_1_1_i_1__2_n_5\
    );
ram_reg_0_15_20_20: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => d0(15),
      DPO => q10(20),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(20),
      WCLK => ap_clk,
      WE => \p_0_in__0\
    );
ram_reg_0_15_21_21: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => d0(16),
      DPO => q10(21),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(21),
      WCLK => ap_clk,
      WE => \p_0_in__0\
    );
ram_reg_0_15_22_22: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => d0(17),
      DPO => q10(22),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(22),
      WCLK => ap_clk,
      WE => \p_0_in__0\
    );
ram_reg_0_15_23_23: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => d0(18),
      DPO => q10(23),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(23),
      WCLK => ap_clk,
      WE => \p_0_in__0\
    );
ram_reg_0_15_24_24: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => d0(19),
      DPO => q10(24),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(24),
      WCLK => ap_clk,
      WE => \p_0_in__0\
    );
ram_reg_0_15_25_25: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => d0(20),
      DPO => q10(25),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(25),
      WCLK => ap_clk,
      WE => \p_0_in__0\
    );
ram_reg_0_15_26_26: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => d0(21),
      DPO => q10(26),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(26),
      WCLK => ap_clk,
      WE => \p_0_in__0\
    );
ram_reg_0_15_27_27: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => d0(22),
      DPO => q10(27),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(27),
      WCLK => ap_clk,
      WE => \p_0_in__0\
    );
ram_reg_0_15_28_28: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => d0(23),
      DPO => q10(28),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(28),
      WCLK => ap_clk,
      WE => \p_0_in__0\
    );
ram_reg_0_15_29_29: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => d0(24),
      DPO => q10(29),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(29),
      WCLK => ap_clk,
      WE => \p_0_in__0\
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => \ram_reg_0_15_2_2_i_1__2_n_5\,
      DPO => q10(2),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(2),
      WCLK => ap_clk,
      WE => \p_0_in__0\
    );
\ram_reg_0_15_2_2_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => layer2_activations_3_q1(1),
      I1 => cnt_2_fu_3680_p2(1),
      I2 => Q(0),
      O => \ram_reg_0_15_2_2_i_1__2_n_5\
    );
ram_reg_0_15_30_30: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => \ram_reg_0_15_30_30_i_1__0_n_5\,
      DPO => q10(30),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(30),
      WCLK => ap_clk,
      WE => \p_0_in__0\
    );
\ram_reg_0_15_30_30_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_ln120_3_fu_206_p2(0),
      I1 => Q(0),
      O => \ram_reg_0_15_30_30_i_1__0_n_5\
    );
ram_reg_0_15_31_31: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => \ram_reg_0_15_31_31_i_1__0_n_5\,
      DPO => ram_reg_0_15_31_31_n_5,
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(31),
      WCLK => ap_clk,
      WE => \p_0_in__0\
    );
\ram_reg_0_15_31_31_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_ln120_3_fu_206_p2(1),
      I1 => Q(0),
      O => \ram_reg_0_15_31_31_i_1__0_n_5\
    );
ram_reg_0_15_3_3: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => \ram_reg_0_15_3_3_i_1__2_n_5\,
      DPO => q10(3),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(3),
      WCLK => ap_clk,
      WE => \p_0_in__0\
    );
\ram_reg_0_15_3_3_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => layer2_activations_3_q1(2),
      I1 => cnt_2_fu_3680_p2(2),
      I2 => Q(0),
      O => \ram_reg_0_15_3_3_i_1__2_n_5\
    );
ram_reg_0_15_4_4: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => \ram_reg_0_15_4_4_i_1__2_n_5\,
      DPO => q10(4),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(4),
      WCLK => ap_clk,
      WE => \p_0_in__0\
    );
\ram_reg_0_15_4_4_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => layer2_activations_3_q1(3),
      I1 => cnt_2_fu_3680_p2(3),
      I2 => Q(0),
      O => \ram_reg_0_15_4_4_i_1__2_n_5\
    );
ram_reg_0_15_5_5: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => \ram_reg_0_15_5_5_i_1__2_n_5\,
      DPO => q10(5),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(5),
      WCLK => ap_clk,
      WE => \p_0_in__0\
    );
\ram_reg_0_15_5_5_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => layer2_activations_3_q1(4),
      I1 => cnt_2_fu_3680_p2(4),
      I2 => Q(0),
      O => \ram_reg_0_15_5_5_i_1__2_n_5\
    );
ram_reg_0_15_6_6: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => d0(1),
      DPO => q10(6),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(6),
      WCLK => ap_clk,
      WE => \p_0_in__0\
    );
ram_reg_0_15_7_7: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => d0(2),
      DPO => q10(7),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(7),
      WCLK => ap_clk,
      WE => \p_0_in__0\
    );
ram_reg_0_15_8_8: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => d0(3),
      DPO => q10(8),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(8),
      WCLK => ap_clk,
      WE => \p_0_in__0\
    );
ram_reg_0_15_9_9: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => d0(4),
      DPO => q10(9),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(9),
      WCLK => ap_clk,
      WE => \p_0_in__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_layer2_activations_RAM_AUTO_1R1W_3 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    q1 : out STD_LOGIC_VECTOR ( 25 downto 0 );
    q0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_ap_start_reg : in STD_LOGIC;
    cnt_2_fu_3680_p2 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    add_ln120_fu_167_p2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    d0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \p_0_in__3\ : in STD_LOGIC;
    layer2_activations_3_address0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q1_reg[29]_0\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    layer2_activations_ce0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_layer2_activations_RAM_AUTO_1R1W_3 : entity is "feedforward_layer2_activations_RAM_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_layer2_activations_RAM_AUTO_1R1W_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_layer2_activations_RAM_AUTO_1R1W_3 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer2_activations_q1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal q00 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal q10 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal ram_reg_0_15_1_1_i_1_n_5 : STD_LOGIC;
  signal ram_reg_0_15_2_2_i_1_n_5 : STD_LOGIC;
  signal \ram_reg_0_15_30_30_i_1__3_n_5\ : STD_LOGIC;
  signal \ram_reg_0_15_31_31_i_1__3_n_5\ : STD_LOGIC;
  signal ram_reg_0_15_31_31_n_5 : STD_LOGIC;
  signal ram_reg_0_15_3_3_i_1_n_5 : STD_LOGIC;
  signal ram_reg_0_15_4_4_i_1_n_5 : STD_LOGIC;
  signal ram_reg_0_15_5_5_i_1_n_5 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 512;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "feedforward/layer2_activations_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg_0_15_0_0 : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_0_0 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_10_10 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_10_10 : label is "feedforward/layer2_activations_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_10_10 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_10_10 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_10_10 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_10_10 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_10_10 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_10_10 : label is 15;
  attribute ram_offset of ram_reg_0_15_10_10 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_10_10 : label is 10;
  attribute ram_slice_end of ram_reg_0_15_10_10 : label is 10;
  attribute RTL_RAM_BITS of ram_reg_0_15_11_11 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_11_11 : label is "feedforward/layer2_activations_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_11_11 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_11_11 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_11_11 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_11_11 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_11_11 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_11_11 : label is 15;
  attribute ram_offset of ram_reg_0_15_11_11 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_11_11 : label is 11;
  attribute ram_slice_end of ram_reg_0_15_11_11 : label is 11;
  attribute RTL_RAM_BITS of ram_reg_0_15_12_12 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_12_12 : label is "feedforward/layer2_activations_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_12_12 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_12_12 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_12_12 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_12_12 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_12_12 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_12_12 : label is 15;
  attribute ram_offset of ram_reg_0_15_12_12 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_12_12 : label is 12;
  attribute ram_slice_end of ram_reg_0_15_12_12 : label is 12;
  attribute RTL_RAM_BITS of ram_reg_0_15_13_13 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_13_13 : label is "feedforward/layer2_activations_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_13_13 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_13_13 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_13_13 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_13_13 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_13_13 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_13_13 : label is 15;
  attribute ram_offset of ram_reg_0_15_13_13 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_13_13 : label is 13;
  attribute ram_slice_end of ram_reg_0_15_13_13 : label is 13;
  attribute RTL_RAM_BITS of ram_reg_0_15_14_14 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_14_14 : label is "feedforward/layer2_activations_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_14_14 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_14_14 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_14_14 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_14_14 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_14_14 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_14_14 : label is 15;
  attribute ram_offset of ram_reg_0_15_14_14 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_14_14 : label is 14;
  attribute ram_slice_end of ram_reg_0_15_14_14 : label is 14;
  attribute RTL_RAM_BITS of ram_reg_0_15_15_15 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_15_15 : label is "feedforward/layer2_activations_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_15_15 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_15_15 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_15_15 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_15_15 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_15_15 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_15_15 : label is 15;
  attribute ram_offset of ram_reg_0_15_15_15 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_15_15 : label is 15;
  attribute ram_slice_end of ram_reg_0_15_15_15 : label is 15;
  attribute RTL_RAM_BITS of ram_reg_0_15_16_16 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_16_16 : label is "feedforward/layer2_activations_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_16_16 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_16_16 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_16_16 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_16_16 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_16_16 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_16_16 : label is 15;
  attribute ram_offset of ram_reg_0_15_16_16 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_16_16 : label is 16;
  attribute ram_slice_end of ram_reg_0_15_16_16 : label is 16;
  attribute RTL_RAM_BITS of ram_reg_0_15_17_17 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_17_17 : label is "feedforward/layer2_activations_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_17_17 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_17_17 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_17_17 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_17_17 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_17_17 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_17_17 : label is 15;
  attribute ram_offset of ram_reg_0_15_17_17 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_17_17 : label is 17;
  attribute ram_slice_end of ram_reg_0_15_17_17 : label is 17;
  attribute RTL_RAM_BITS of ram_reg_0_15_18_18 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_18_18 : label is "feedforward/layer2_activations_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_18_18 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_18_18 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_18_18 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_18_18 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_18_18 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_18_18 : label is 15;
  attribute ram_offset of ram_reg_0_15_18_18 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_18_18 : label is 18;
  attribute ram_slice_end of ram_reg_0_15_18_18 : label is 18;
  attribute RTL_RAM_BITS of ram_reg_0_15_19_19 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_19_19 : label is "feedforward/layer2_activations_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_19_19 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_19_19 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_19_19 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_19_19 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_19_19 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_19_19 : label is 15;
  attribute ram_offset of ram_reg_0_15_19_19 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_19_19 : label is 19;
  attribute ram_slice_end of ram_reg_0_15_19_19 : label is 19;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "feedforward/layer2_activations_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_1_1 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_1_1 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 15;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_20_20 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_20_20 : label is "feedforward/layer2_activations_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_20_20 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_20_20 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_20_20 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_20_20 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_20_20 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_20_20 : label is 15;
  attribute ram_offset of ram_reg_0_15_20_20 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_20_20 : label is 20;
  attribute ram_slice_end of ram_reg_0_15_20_20 : label is 20;
  attribute RTL_RAM_BITS of ram_reg_0_15_21_21 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_21_21 : label is "feedforward/layer2_activations_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_21_21 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_21_21 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_21_21 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_21_21 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_21_21 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_21_21 : label is 15;
  attribute ram_offset of ram_reg_0_15_21_21 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_21_21 : label is 21;
  attribute ram_slice_end of ram_reg_0_15_21_21 : label is 21;
  attribute RTL_RAM_BITS of ram_reg_0_15_22_22 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_22_22 : label is "feedforward/layer2_activations_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_22_22 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_22_22 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_22_22 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_22_22 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_22_22 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_22_22 : label is 15;
  attribute ram_offset of ram_reg_0_15_22_22 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_22_22 : label is 22;
  attribute ram_slice_end of ram_reg_0_15_22_22 : label is 22;
  attribute RTL_RAM_BITS of ram_reg_0_15_23_23 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_23_23 : label is "feedforward/layer2_activations_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_23_23 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_23_23 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_23_23 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_23_23 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_23_23 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_23_23 : label is 15;
  attribute ram_offset of ram_reg_0_15_23_23 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_23_23 : label is 23;
  attribute ram_slice_end of ram_reg_0_15_23_23 : label is 23;
  attribute RTL_RAM_BITS of ram_reg_0_15_24_24 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_24_24 : label is "feedforward/layer2_activations_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_24_24 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_24_24 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_24_24 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_24_24 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_24_24 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_24_24 : label is 15;
  attribute ram_offset of ram_reg_0_15_24_24 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_24_24 : label is 24;
  attribute ram_slice_end of ram_reg_0_15_24_24 : label is 24;
  attribute RTL_RAM_BITS of ram_reg_0_15_25_25 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_25_25 : label is "feedforward/layer2_activations_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_25_25 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_25_25 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_25_25 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_25_25 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_25_25 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_25_25 : label is 15;
  attribute ram_offset of ram_reg_0_15_25_25 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_25_25 : label is 25;
  attribute ram_slice_end of ram_reg_0_15_25_25 : label is 25;
  attribute RTL_RAM_BITS of ram_reg_0_15_26_26 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_26_26 : label is "feedforward/layer2_activations_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_26_26 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_26_26 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_26_26 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_26_26 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_26_26 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_26_26 : label is 15;
  attribute ram_offset of ram_reg_0_15_26_26 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_26_26 : label is 26;
  attribute ram_slice_end of ram_reg_0_15_26_26 : label is 26;
  attribute RTL_RAM_BITS of ram_reg_0_15_27_27 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_27_27 : label is "feedforward/layer2_activations_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_27_27 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_27_27 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_27_27 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_27_27 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_27_27 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_27_27 : label is 15;
  attribute ram_offset of ram_reg_0_15_27_27 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_27_27 : label is 27;
  attribute ram_slice_end of ram_reg_0_15_27_27 : label is 27;
  attribute RTL_RAM_BITS of ram_reg_0_15_28_28 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_28_28 : label is "feedforward/layer2_activations_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_28_28 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_28_28 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_28_28 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_28_28 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_28_28 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_28_28 : label is 15;
  attribute ram_offset of ram_reg_0_15_28_28 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_28_28 : label is 28;
  attribute ram_slice_end of ram_reg_0_15_28_28 : label is 28;
  attribute RTL_RAM_BITS of ram_reg_0_15_29_29 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_29_29 : label is "feedforward/layer2_activations_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_29_29 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_29_29 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_29_29 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_29_29 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_29_29 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_29_29 : label is 15;
  attribute ram_offset of ram_reg_0_15_29_29 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_29_29 : label is 29;
  attribute ram_slice_end of ram_reg_0_15_29_29 : label is 29;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "feedforward/layer2_activations_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_2_2 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_2_2 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 15;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_15_30_30 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_30_30 : label is "feedforward/layer2_activations_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_30_30 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_30_30 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_30_30 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_30_30 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_30_30 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_30_30 : label is 15;
  attribute ram_offset of ram_reg_0_15_30_30 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_30_30 : label is 30;
  attribute ram_slice_end of ram_reg_0_15_30_30 : label is 30;
  attribute RTL_RAM_BITS of ram_reg_0_15_31_31 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_31_31 : label is "feedforward/layer2_activations_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_31_31 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_31_31 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_31_31 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_31_31 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_31_31 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_31_31 : label is 15;
  attribute ram_offset of ram_reg_0_15_31_31 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_31_31 : label is 31;
  attribute ram_slice_end of ram_reg_0_15_31_31 : label is 31;
  attribute RTL_RAM_BITS of ram_reg_0_15_3_3 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_3_3 : label is "feedforward/layer2_activations_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_3_3 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_3_3 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_3_3 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_3_3 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_3_3 : label is 15;
  attribute ram_offset of ram_reg_0_15_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_15_3_3 : label is 3;
  attribute RTL_RAM_BITS of ram_reg_0_15_4_4 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_4_4 : label is "feedforward/layer2_activations_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_4_4 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_4_4 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_4_4 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_4_4 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_4_4 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_4_4 : label is 15;
  attribute ram_offset of ram_reg_0_15_4_4 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_4_4 : label is 4;
  attribute ram_slice_end of ram_reg_0_15_4_4 : label is 4;
  attribute RTL_RAM_BITS of ram_reg_0_15_5_5 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_5_5 : label is "feedforward/layer2_activations_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_5_5 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_5_5 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_5_5 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_5_5 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_5_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_5_5 : label is 15;
  attribute ram_offset of ram_reg_0_15_5_5 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_5_5 : label is 5;
  attribute ram_slice_end of ram_reg_0_15_5_5 : label is 5;
  attribute RTL_RAM_BITS of ram_reg_0_15_6_6 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_6_6 : label is "feedforward/layer2_activations_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_6_6 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_6_6 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_6_6 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_6_6 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_6_6 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_6_6 : label is 15;
  attribute ram_offset of ram_reg_0_15_6_6 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_0_15_6_6 : label is 6;
  attribute RTL_RAM_BITS of ram_reg_0_15_7_7 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_7_7 : label is "feedforward/layer2_activations_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_7_7 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_7_7 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_7_7 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_7_7 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_7_7 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_7_7 : label is 15;
  attribute ram_offset of ram_reg_0_15_7_7 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_0_15_7_7 : label is 7;
  attribute RTL_RAM_BITS of ram_reg_0_15_8_8 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_8_8 : label is "feedforward/layer2_activations_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_8_8 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_8_8 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_8_8 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_8_8 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_8_8 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_8_8 : label is 15;
  attribute ram_offset of ram_reg_0_15_8_8 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_8_8 : label is 8;
  attribute ram_slice_end of ram_reg_0_15_8_8 : label is 8;
  attribute RTL_RAM_BITS of ram_reg_0_15_9_9 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_9_9 : label is "feedforward/layer2_activations_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_9_9 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_9_9 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_9_9 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_9_9 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_9_9 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_9_9 : label is 15;
  attribute ram_offset of ram_reg_0_15_9_9 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_9_9 : label is 9;
  attribute ram_slice_end of ram_reg_0_15_9_9 : label is 9;
begin
  E(0) <= \^e\(0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_ce0,
      D => q00(0),
      Q => q0(0),
      R => '0'
    );
\q0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_ce0,
      D => q00(10),
      Q => q0(10),
      R => '0'
    );
\q0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_ce0,
      D => q00(11),
      Q => q0(11),
      R => '0'
    );
\q0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_ce0,
      D => q00(12),
      Q => q0(12),
      R => '0'
    );
\q0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_ce0,
      D => q00(13),
      Q => q0(13),
      R => '0'
    );
\q0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_ce0,
      D => q00(14),
      Q => q0(14),
      R => '0'
    );
\q0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_ce0,
      D => q00(15),
      Q => q0(15),
      R => '0'
    );
\q0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_ce0,
      D => q00(16),
      Q => q0(16),
      R => '0'
    );
\q0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_ce0,
      D => q00(17),
      Q => q0(17),
      R => '0'
    );
\q0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_ce0,
      D => q00(18),
      Q => q0(18),
      R => '0'
    );
\q0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_ce0,
      D => q00(19),
      Q => q0(19),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_ce0,
      D => q00(1),
      Q => q0(1),
      R => '0'
    );
\q0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_ce0,
      D => q00(20),
      Q => q0(20),
      R => '0'
    );
\q0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_ce0,
      D => q00(21),
      Q => q0(21),
      R => '0'
    );
\q0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_ce0,
      D => q00(22),
      Q => q0(22),
      R => '0'
    );
\q0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_ce0,
      D => q00(23),
      Q => q0(23),
      R => '0'
    );
\q0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_ce0,
      D => q00(24),
      Q => q0(24),
      R => '0'
    );
\q0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_ce0,
      D => q00(25),
      Q => q0(25),
      R => '0'
    );
\q0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_ce0,
      D => q00(26),
      Q => q0(26),
      R => '0'
    );
\q0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_ce0,
      D => q00(27),
      Q => q0(27),
      R => '0'
    );
\q0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_ce0,
      D => q00(28),
      Q => q0(28),
      R => '0'
    );
\q0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_ce0,
      D => q00(29),
      Q => q0(29),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_ce0,
      D => q00(2),
      Q => q0(2),
      R => '0'
    );
\q0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_ce0,
      D => q00(30),
      Q => q0(30),
      R => '0'
    );
\q0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_ce0,
      D => q00(31),
      Q => q0(31),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_ce0,
      D => q00(3),
      Q => q0(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_ce0,
      D => q00(4),
      Q => q0(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_ce0,
      D => q00(5),
      Q => q0(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_ce0,
      D => q00(6),
      Q => q0(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_ce0,
      D => q00(7),
      Q => q0(7),
      R => '0'
    );
\q0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_ce0,
      D => q00(8),
      Q => q0(8),
      R => '0'
    );
\q0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_ce0,
      D => q00(9),
      Q => q0(9),
      R => '0'
    );
\q1[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_ap_start_reg,
      O => \^e\(0)
    );
\q1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => q10(0),
      Q => layer2_activations_q1(0),
      R => '0'
    );
\q1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => q10(10),
      Q => q1(5),
      R => '0'
    );
\q1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => q10(11),
      Q => q1(6),
      R => '0'
    );
\q1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => q10(12),
      Q => q1(7),
      R => '0'
    );
\q1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => q10(13),
      Q => q1(8),
      R => '0'
    );
\q1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => q10(14),
      Q => q1(9),
      R => '0'
    );
\q1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => q10(15),
      Q => q1(10),
      R => '0'
    );
\q1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => q10(16),
      Q => q1(11),
      R => '0'
    );
\q1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => q10(17),
      Q => q1(12),
      R => '0'
    );
\q1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => q10(18),
      Q => q1(13),
      R => '0'
    );
\q1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => q10(19),
      Q => q1(14),
      R => '0'
    );
\q1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => q10(1),
      Q => layer2_activations_q1(1),
      R => '0'
    );
\q1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => q10(20),
      Q => q1(15),
      R => '0'
    );
\q1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => q10(21),
      Q => q1(16),
      R => '0'
    );
\q1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => q10(22),
      Q => q1(17),
      R => '0'
    );
\q1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => q10(23),
      Q => q1(18),
      R => '0'
    );
\q1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => q10(24),
      Q => q1(19),
      R => '0'
    );
\q1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => q10(25),
      Q => q1(20),
      R => '0'
    );
\q1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => q10(26),
      Q => q1(21),
      R => '0'
    );
\q1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => q10(27),
      Q => q1(22),
      R => '0'
    );
\q1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => q10(28),
      Q => q1(23),
      R => '0'
    );
\q1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => q10(29),
      Q => q1(24),
      R => '0'
    );
\q1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => q10(2),
      Q => layer2_activations_q1(2),
      R => '0'
    );
\q1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => q10(30),
      Q => q1(25),
      R => '0'
    );
\q1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => q10(3),
      Q => layer2_activations_q1(3),
      R => '0'
    );
\q1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => q10(4),
      Q => layer2_activations_q1(4),
      R => '0'
    );
\q1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => q10(5),
      Q => q1(0),
      R => '0'
    );
\q1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => q10(6),
      Q => q1(1),
      R => '0'
    );
\q1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => q10(7),
      Q => q1(2),
      R => '0'
    );
\q1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => q10(8),
      Q => q1(3),
      R => '0'
    );
\q1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => q10(9),
      Q => q1(4),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => d0(0),
      DPO => q10(0),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(0),
      WCLK => ap_clk,
      WE => \p_0_in__3\
    );
ram_reg_0_15_10_10: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => \q1_reg[29]_0\(4),
      DPO => q10(10),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(10),
      WCLK => ap_clk,
      WE => \p_0_in__3\
    );
ram_reg_0_15_11_11: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => \q1_reg[29]_0\(5),
      DPO => q10(11),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(11),
      WCLK => ap_clk,
      WE => \p_0_in__3\
    );
ram_reg_0_15_12_12: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => \q1_reg[29]_0\(6),
      DPO => q10(12),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(12),
      WCLK => ap_clk,
      WE => \p_0_in__3\
    );
ram_reg_0_15_13_13: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => \q1_reg[29]_0\(7),
      DPO => q10(13),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(13),
      WCLK => ap_clk,
      WE => \p_0_in__3\
    );
ram_reg_0_15_14_14: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => \q1_reg[29]_0\(8),
      DPO => q10(14),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(14),
      WCLK => ap_clk,
      WE => \p_0_in__3\
    );
ram_reg_0_15_15_15: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => \q1_reg[29]_0\(9),
      DPO => q10(15),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(15),
      WCLK => ap_clk,
      WE => \p_0_in__3\
    );
ram_reg_0_15_16_16: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => \q1_reg[29]_0\(10),
      DPO => q10(16),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(16),
      WCLK => ap_clk,
      WE => \p_0_in__3\
    );
ram_reg_0_15_17_17: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => \q1_reg[29]_0\(11),
      DPO => q10(17),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(17),
      WCLK => ap_clk,
      WE => \p_0_in__3\
    );
ram_reg_0_15_18_18: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => \q1_reg[29]_0\(12),
      DPO => q10(18),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(18),
      WCLK => ap_clk,
      WE => \p_0_in__3\
    );
ram_reg_0_15_19_19: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => \q1_reg[29]_0\(13),
      DPO => q10(19),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(19),
      WCLK => ap_clk,
      WE => \p_0_in__3\
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => ram_reg_0_15_1_1_i_1_n_5,
      DPO => q10(1),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(1),
      WCLK => ap_clk,
      WE => \p_0_in__3\
    );
ram_reg_0_15_1_1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => layer2_activations_q1(0),
      I1 => cnt_2_fu_3680_p2(0),
      I2 => Q(0),
      O => ram_reg_0_15_1_1_i_1_n_5
    );
ram_reg_0_15_20_20: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => \q1_reg[29]_0\(14),
      DPO => q10(20),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(20),
      WCLK => ap_clk,
      WE => \p_0_in__3\
    );
ram_reg_0_15_21_21: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => \q1_reg[29]_0\(15),
      DPO => q10(21),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(21),
      WCLK => ap_clk,
      WE => \p_0_in__3\
    );
ram_reg_0_15_22_22: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => \q1_reg[29]_0\(16),
      DPO => q10(22),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(22),
      WCLK => ap_clk,
      WE => \p_0_in__3\
    );
ram_reg_0_15_23_23: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => \q1_reg[29]_0\(17),
      DPO => q10(23),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(23),
      WCLK => ap_clk,
      WE => \p_0_in__3\
    );
ram_reg_0_15_24_24: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => \q1_reg[29]_0\(18),
      DPO => q10(24),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(24),
      WCLK => ap_clk,
      WE => \p_0_in__3\
    );
ram_reg_0_15_25_25: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => \q1_reg[29]_0\(19),
      DPO => q10(25),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(25),
      WCLK => ap_clk,
      WE => \p_0_in__3\
    );
ram_reg_0_15_26_26: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => \q1_reg[29]_0\(20),
      DPO => q10(26),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(26),
      WCLK => ap_clk,
      WE => \p_0_in__3\
    );
ram_reg_0_15_27_27: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => \q1_reg[29]_0\(21),
      DPO => q10(27),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(27),
      WCLK => ap_clk,
      WE => \p_0_in__3\
    );
ram_reg_0_15_28_28: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => \q1_reg[29]_0\(22),
      DPO => q10(28),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(28),
      WCLK => ap_clk,
      WE => \p_0_in__3\
    );
ram_reg_0_15_29_29: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => \q1_reg[29]_0\(23),
      DPO => q10(29),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(29),
      WCLK => ap_clk,
      WE => \p_0_in__3\
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => ram_reg_0_15_2_2_i_1_n_5,
      DPO => q10(2),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(2),
      WCLK => ap_clk,
      WE => \p_0_in__3\
    );
ram_reg_0_15_2_2_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => layer2_activations_q1(1),
      I1 => cnt_2_fu_3680_p2(1),
      I2 => Q(0),
      O => ram_reg_0_15_2_2_i_1_n_5
    );
ram_reg_0_15_30_30: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => \ram_reg_0_15_30_30_i_1__3_n_5\,
      DPO => q10(30),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(30),
      WCLK => ap_clk,
      WE => \p_0_in__3\
    );
\ram_reg_0_15_30_30_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_ln120_fu_167_p2(0),
      I1 => Q(0),
      O => \ram_reg_0_15_30_30_i_1__3_n_5\
    );
ram_reg_0_15_31_31: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => \ram_reg_0_15_31_31_i_1__3_n_5\,
      DPO => ram_reg_0_15_31_31_n_5,
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(31),
      WCLK => ap_clk,
      WE => \p_0_in__3\
    );
\ram_reg_0_15_31_31_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_ln120_fu_167_p2(1),
      I1 => Q(0),
      O => \ram_reg_0_15_31_31_i_1__3_n_5\
    );
ram_reg_0_15_3_3: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => ram_reg_0_15_3_3_i_1_n_5,
      DPO => q10(3),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(3),
      WCLK => ap_clk,
      WE => \p_0_in__3\
    );
ram_reg_0_15_3_3_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => layer2_activations_q1(2),
      I1 => cnt_2_fu_3680_p2(2),
      I2 => Q(0),
      O => ram_reg_0_15_3_3_i_1_n_5
    );
ram_reg_0_15_4_4: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => ram_reg_0_15_4_4_i_1_n_5,
      DPO => q10(4),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(4),
      WCLK => ap_clk,
      WE => \p_0_in__3\
    );
ram_reg_0_15_4_4_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => layer2_activations_q1(3),
      I1 => cnt_2_fu_3680_p2(3),
      I2 => Q(0),
      O => ram_reg_0_15_4_4_i_1_n_5
    );
ram_reg_0_15_5_5: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => ram_reg_0_15_5_5_i_1_n_5,
      DPO => q10(5),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(5),
      WCLK => ap_clk,
      WE => \p_0_in__3\
    );
ram_reg_0_15_5_5_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => layer2_activations_q1(4),
      I1 => cnt_2_fu_3680_p2(4),
      I2 => Q(0),
      O => ram_reg_0_15_5_5_i_1_n_5
    );
ram_reg_0_15_6_6: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => \q1_reg[29]_0\(0),
      DPO => q10(6),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(6),
      WCLK => ap_clk,
      WE => \p_0_in__3\
    );
ram_reg_0_15_7_7: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => \q1_reg[29]_0\(1),
      DPO => q10(7),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(7),
      WCLK => ap_clk,
      WE => \p_0_in__3\
    );
ram_reg_0_15_8_8: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => \q1_reg[29]_0\(2),
      DPO => q10(8),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(8),
      WCLK => ap_clk,
      WE => \p_0_in__3\
    );
ram_reg_0_15_9_9: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => \q1_reg[29]_0\(3),
      DPO => q10(9),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(9),
      WCLK => ap_clk,
      WE => \p_0_in__3\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_layer3_activations_RAM_AUTO_1R1W is
  port (
    q1 : out STD_LOGIC_VECTOR ( 26 downto 0 );
    q0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_ap_start_reg : in STD_LOGIC;
    \q1_reg[28]_0\ : in STD_LOGIC_VECTOR ( 24 downto 0 );
    \q1_reg[4]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    add_ln137_fu_87_p2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_clk : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    layer3_activations_address0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_layer3_activations_RAM_AUTO_1R1W;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_layer3_activations_RAM_AUTO_1R1W is
  signal d0 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal layer3_activations_ce1 : STD_LOGIC;
  signal layer3_activations_q1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal q00 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal q10 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal ram_reg_0_15_31_31_n_5 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 320;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "feedforward/layer3_activations_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg_0_15_0_0 : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_0_0 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 9;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_10_10 : label is 320;
  attribute RTL_RAM_NAME of ram_reg_0_15_10_10 : label is "feedforward/layer3_activations_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_10_10 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_10_10 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_10_10 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_10_10 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_10_10 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_10_10 : label is 9;
  attribute ram_offset of ram_reg_0_15_10_10 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_10_10 : label is 10;
  attribute ram_slice_end of ram_reg_0_15_10_10 : label is 10;
  attribute RTL_RAM_BITS of ram_reg_0_15_11_11 : label is 320;
  attribute RTL_RAM_NAME of ram_reg_0_15_11_11 : label is "feedforward/layer3_activations_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_11_11 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_11_11 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_11_11 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_11_11 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_11_11 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_11_11 : label is 9;
  attribute ram_offset of ram_reg_0_15_11_11 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_11_11 : label is 11;
  attribute ram_slice_end of ram_reg_0_15_11_11 : label is 11;
  attribute RTL_RAM_BITS of ram_reg_0_15_12_12 : label is 320;
  attribute RTL_RAM_NAME of ram_reg_0_15_12_12 : label is "feedforward/layer3_activations_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_12_12 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_12_12 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_12_12 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_12_12 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_12_12 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_12_12 : label is 9;
  attribute ram_offset of ram_reg_0_15_12_12 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_12_12 : label is 12;
  attribute ram_slice_end of ram_reg_0_15_12_12 : label is 12;
  attribute RTL_RAM_BITS of ram_reg_0_15_13_13 : label is 320;
  attribute RTL_RAM_NAME of ram_reg_0_15_13_13 : label is "feedforward/layer3_activations_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_13_13 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_13_13 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_13_13 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_13_13 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_13_13 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_13_13 : label is 9;
  attribute ram_offset of ram_reg_0_15_13_13 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_13_13 : label is 13;
  attribute ram_slice_end of ram_reg_0_15_13_13 : label is 13;
  attribute RTL_RAM_BITS of ram_reg_0_15_14_14 : label is 320;
  attribute RTL_RAM_NAME of ram_reg_0_15_14_14 : label is "feedforward/layer3_activations_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_14_14 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_14_14 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_14_14 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_14_14 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_14_14 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_14_14 : label is 9;
  attribute ram_offset of ram_reg_0_15_14_14 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_14_14 : label is 14;
  attribute ram_slice_end of ram_reg_0_15_14_14 : label is 14;
  attribute RTL_RAM_BITS of ram_reg_0_15_15_15 : label is 320;
  attribute RTL_RAM_NAME of ram_reg_0_15_15_15 : label is "feedforward/layer3_activations_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_15_15 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_15_15 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_15_15 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_15_15 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_15_15 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_15_15 : label is 9;
  attribute ram_offset of ram_reg_0_15_15_15 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_15_15 : label is 15;
  attribute ram_slice_end of ram_reg_0_15_15_15 : label is 15;
  attribute RTL_RAM_BITS of ram_reg_0_15_16_16 : label is 320;
  attribute RTL_RAM_NAME of ram_reg_0_15_16_16 : label is "feedforward/layer3_activations_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_16_16 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_16_16 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_16_16 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_16_16 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_16_16 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_16_16 : label is 9;
  attribute ram_offset of ram_reg_0_15_16_16 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_16_16 : label is 16;
  attribute ram_slice_end of ram_reg_0_15_16_16 : label is 16;
  attribute RTL_RAM_BITS of ram_reg_0_15_17_17 : label is 320;
  attribute RTL_RAM_NAME of ram_reg_0_15_17_17 : label is "feedforward/layer3_activations_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_17_17 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_17_17 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_17_17 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_17_17 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_17_17 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_17_17 : label is 9;
  attribute ram_offset of ram_reg_0_15_17_17 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_17_17 : label is 17;
  attribute ram_slice_end of ram_reg_0_15_17_17 : label is 17;
  attribute RTL_RAM_BITS of ram_reg_0_15_18_18 : label is 320;
  attribute RTL_RAM_NAME of ram_reg_0_15_18_18 : label is "feedforward/layer3_activations_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_18_18 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_18_18 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_18_18 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_18_18 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_18_18 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_18_18 : label is 9;
  attribute ram_offset of ram_reg_0_15_18_18 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_18_18 : label is 18;
  attribute ram_slice_end of ram_reg_0_15_18_18 : label is 18;
  attribute RTL_RAM_BITS of ram_reg_0_15_19_19 : label is 320;
  attribute RTL_RAM_NAME of ram_reg_0_15_19_19 : label is "feedforward/layer3_activations_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_19_19 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_19_19 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_19_19 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_19_19 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_19_19 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_19_19 : label is 9;
  attribute ram_offset of ram_reg_0_15_19_19 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_19_19 : label is 19;
  attribute ram_slice_end of ram_reg_0_15_19_19 : label is 19;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 320;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "feedforward/layer3_activations_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_1_1 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_1_1 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 9;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_20_20 : label is 320;
  attribute RTL_RAM_NAME of ram_reg_0_15_20_20 : label is "feedforward/layer3_activations_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_20_20 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_20_20 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_20_20 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_20_20 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_20_20 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_20_20 : label is 9;
  attribute ram_offset of ram_reg_0_15_20_20 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_20_20 : label is 20;
  attribute ram_slice_end of ram_reg_0_15_20_20 : label is 20;
  attribute RTL_RAM_BITS of ram_reg_0_15_21_21 : label is 320;
  attribute RTL_RAM_NAME of ram_reg_0_15_21_21 : label is "feedforward/layer3_activations_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_21_21 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_21_21 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_21_21 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_21_21 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_21_21 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_21_21 : label is 9;
  attribute ram_offset of ram_reg_0_15_21_21 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_21_21 : label is 21;
  attribute ram_slice_end of ram_reg_0_15_21_21 : label is 21;
  attribute RTL_RAM_BITS of ram_reg_0_15_22_22 : label is 320;
  attribute RTL_RAM_NAME of ram_reg_0_15_22_22 : label is "feedforward/layer3_activations_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_22_22 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_22_22 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_22_22 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_22_22 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_22_22 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_22_22 : label is 9;
  attribute ram_offset of ram_reg_0_15_22_22 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_22_22 : label is 22;
  attribute ram_slice_end of ram_reg_0_15_22_22 : label is 22;
  attribute RTL_RAM_BITS of ram_reg_0_15_23_23 : label is 320;
  attribute RTL_RAM_NAME of ram_reg_0_15_23_23 : label is "feedforward/layer3_activations_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_23_23 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_23_23 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_23_23 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_23_23 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_23_23 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_23_23 : label is 9;
  attribute ram_offset of ram_reg_0_15_23_23 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_23_23 : label is 23;
  attribute ram_slice_end of ram_reg_0_15_23_23 : label is 23;
  attribute RTL_RAM_BITS of ram_reg_0_15_24_24 : label is 320;
  attribute RTL_RAM_NAME of ram_reg_0_15_24_24 : label is "feedforward/layer3_activations_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_24_24 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_24_24 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_24_24 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_24_24 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_24_24 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_24_24 : label is 9;
  attribute ram_offset of ram_reg_0_15_24_24 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_24_24 : label is 24;
  attribute ram_slice_end of ram_reg_0_15_24_24 : label is 24;
  attribute RTL_RAM_BITS of ram_reg_0_15_25_25 : label is 320;
  attribute RTL_RAM_NAME of ram_reg_0_15_25_25 : label is "feedforward/layer3_activations_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_25_25 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_25_25 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_25_25 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_25_25 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_25_25 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_25_25 : label is 9;
  attribute ram_offset of ram_reg_0_15_25_25 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_25_25 : label is 25;
  attribute ram_slice_end of ram_reg_0_15_25_25 : label is 25;
  attribute RTL_RAM_BITS of ram_reg_0_15_26_26 : label is 320;
  attribute RTL_RAM_NAME of ram_reg_0_15_26_26 : label is "feedforward/layer3_activations_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_26_26 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_26_26 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_26_26 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_26_26 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_26_26 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_26_26 : label is 9;
  attribute ram_offset of ram_reg_0_15_26_26 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_26_26 : label is 26;
  attribute ram_slice_end of ram_reg_0_15_26_26 : label is 26;
  attribute RTL_RAM_BITS of ram_reg_0_15_27_27 : label is 320;
  attribute RTL_RAM_NAME of ram_reg_0_15_27_27 : label is "feedforward/layer3_activations_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_27_27 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_27_27 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_27_27 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_27_27 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_27_27 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_27_27 : label is 9;
  attribute ram_offset of ram_reg_0_15_27_27 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_27_27 : label is 27;
  attribute ram_slice_end of ram_reg_0_15_27_27 : label is 27;
  attribute RTL_RAM_BITS of ram_reg_0_15_28_28 : label is 320;
  attribute RTL_RAM_NAME of ram_reg_0_15_28_28 : label is "feedforward/layer3_activations_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_28_28 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_28_28 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_28_28 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_28_28 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_28_28 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_28_28 : label is 9;
  attribute ram_offset of ram_reg_0_15_28_28 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_28_28 : label is 28;
  attribute ram_slice_end of ram_reg_0_15_28_28 : label is 28;
  attribute RTL_RAM_BITS of ram_reg_0_15_29_29 : label is 320;
  attribute RTL_RAM_NAME of ram_reg_0_15_29_29 : label is "feedforward/layer3_activations_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_29_29 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_29_29 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_29_29 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_29_29 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_29_29 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_29_29 : label is 9;
  attribute ram_offset of ram_reg_0_15_29_29 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_29_29 : label is 29;
  attribute ram_slice_end of ram_reg_0_15_29_29 : label is 29;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 320;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "feedforward/layer3_activations_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_2_2 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_2_2 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 9;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_15_30_30 : label is 320;
  attribute RTL_RAM_NAME of ram_reg_0_15_30_30 : label is "feedforward/layer3_activations_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_30_30 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_30_30 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_30_30 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_30_30 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_30_30 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_30_30 : label is 9;
  attribute ram_offset of ram_reg_0_15_30_30 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_30_30 : label is 30;
  attribute ram_slice_end of ram_reg_0_15_30_30 : label is 30;
  attribute RTL_RAM_BITS of ram_reg_0_15_31_31 : label is 320;
  attribute RTL_RAM_NAME of ram_reg_0_15_31_31 : label is "feedforward/layer3_activations_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_31_31 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_31_31 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_31_31 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_31_31 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_31_31 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_31_31 : label is 9;
  attribute ram_offset of ram_reg_0_15_31_31 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_31_31 : label is 31;
  attribute ram_slice_end of ram_reg_0_15_31_31 : label is 31;
  attribute RTL_RAM_BITS of ram_reg_0_15_3_3 : label is 320;
  attribute RTL_RAM_NAME of ram_reg_0_15_3_3 : label is "feedforward/layer3_activations_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_3_3 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_3_3 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_3_3 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_3_3 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_3_3 : label is 9;
  attribute ram_offset of ram_reg_0_15_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_15_3_3 : label is 3;
  attribute RTL_RAM_BITS of ram_reg_0_15_4_4 : label is 320;
  attribute RTL_RAM_NAME of ram_reg_0_15_4_4 : label is "feedforward/layer3_activations_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_4_4 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_4_4 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_4_4 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_4_4 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_4_4 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_4_4 : label is 9;
  attribute ram_offset of ram_reg_0_15_4_4 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_4_4 : label is 4;
  attribute ram_slice_end of ram_reg_0_15_4_4 : label is 4;
  attribute RTL_RAM_BITS of ram_reg_0_15_5_5 : label is 320;
  attribute RTL_RAM_NAME of ram_reg_0_15_5_5 : label is "feedforward/layer3_activations_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_5_5 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_5_5 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_5_5 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_5_5 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_5_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_5_5 : label is 9;
  attribute ram_offset of ram_reg_0_15_5_5 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_5_5 : label is 5;
  attribute ram_slice_end of ram_reg_0_15_5_5 : label is 5;
  attribute RTL_RAM_BITS of ram_reg_0_15_6_6 : label is 320;
  attribute RTL_RAM_NAME of ram_reg_0_15_6_6 : label is "feedforward/layer3_activations_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_6_6 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_6_6 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_6_6 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_6_6 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_6_6 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_6_6 : label is 9;
  attribute ram_offset of ram_reg_0_15_6_6 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_0_15_6_6 : label is 6;
  attribute RTL_RAM_BITS of ram_reg_0_15_7_7 : label is 320;
  attribute RTL_RAM_NAME of ram_reg_0_15_7_7 : label is "feedforward/layer3_activations_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_7_7 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_7_7 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_7_7 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_7_7 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_7_7 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_7_7 : label is 9;
  attribute ram_offset of ram_reg_0_15_7_7 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_0_15_7_7 : label is 7;
  attribute RTL_RAM_BITS of ram_reg_0_15_8_8 : label is 320;
  attribute RTL_RAM_NAME of ram_reg_0_15_8_8 : label is "feedforward/layer3_activations_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_8_8 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_8_8 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_8_8 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_8_8 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_8_8 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_8_8 : label is 9;
  attribute ram_offset of ram_reg_0_15_8_8 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_8_8 : label is 8;
  attribute ram_slice_end of ram_reg_0_15_8_8 : label is 8;
  attribute RTL_RAM_BITS of ram_reg_0_15_9_9 : label is 320;
  attribute RTL_RAM_NAME of ram_reg_0_15_9_9 : label is "feedforward/layer3_activations_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_9_9 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_9_9 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_9_9 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_9_9 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_9_9 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_9_9 : label is 9;
  attribute ram_offset of ram_reg_0_15_9_9 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_9_9 : label is 9;
  attribute ram_slice_end of ram_reg_0_15_9_9 : label is 9;
begin
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(0),
      Q => q0(0),
      R => '0'
    );
\q0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(10),
      Q => q0(10),
      R => '0'
    );
\q0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(11),
      Q => q0(11),
      R => '0'
    );
\q0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(12),
      Q => q0(12),
      R => '0'
    );
\q0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(13),
      Q => q0(13),
      R => '0'
    );
\q0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(14),
      Q => q0(14),
      R => '0'
    );
\q0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(15),
      Q => q0(15),
      R => '0'
    );
\q0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(16),
      Q => q0(16),
      R => '0'
    );
\q0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(17),
      Q => q0(17),
      R => '0'
    );
\q0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(18),
      Q => q0(18),
      R => '0'
    );
\q0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(19),
      Q => q0(19),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(1),
      Q => q0(1),
      R => '0'
    );
\q0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(20),
      Q => q0(20),
      R => '0'
    );
\q0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(21),
      Q => q0(21),
      R => '0'
    );
\q0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(22),
      Q => q0(22),
      R => '0'
    );
\q0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(23),
      Q => q0(23),
      R => '0'
    );
\q0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(24),
      Q => q0(24),
      R => '0'
    );
\q0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(25),
      Q => q0(25),
      R => '0'
    );
\q0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(26),
      Q => q0(26),
      R => '0'
    );
\q0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(27),
      Q => q0(27),
      R => '0'
    );
\q0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(28),
      Q => q0(28),
      R => '0'
    );
\q0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(29),
      Q => q0(29),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(2),
      Q => q0(2),
      R => '0'
    );
\q0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(30),
      Q => q0(30),
      R => '0'
    );
\q0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(31),
      Q => q0(31),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(3),
      Q => q0(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(4),
      Q => q0(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(5),
      Q => q0(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(6),
      Q => q0(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(7),
      Q => q0(7),
      R => '0'
    );
\q0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(8),
      Q => q0(8),
      R => '0'
    );
\q0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(9),
      Q => q0(9),
      R => '0'
    );
\q1[30]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_ap_start_reg,
      O => layer3_activations_ce1
    );
\q1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce1,
      D => q10(0),
      Q => layer3_activations_q1(0),
      R => '0'
    );
\q1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce1,
      D => q10(10),
      Q => q1(6),
      R => '0'
    );
\q1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce1,
      D => q10(11),
      Q => q1(7),
      R => '0'
    );
\q1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce1,
      D => q10(12),
      Q => q1(8),
      R => '0'
    );
\q1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce1,
      D => q10(13),
      Q => q1(9),
      R => '0'
    );
\q1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce1,
      D => q10(14),
      Q => q1(10),
      R => '0'
    );
\q1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce1,
      D => q10(15),
      Q => q1(11),
      R => '0'
    );
\q1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce1,
      D => q10(16),
      Q => q1(12),
      R => '0'
    );
\q1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce1,
      D => q10(17),
      Q => q1(13),
      R => '0'
    );
\q1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce1,
      D => q10(18),
      Q => q1(14),
      R => '0'
    );
\q1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce1,
      D => q10(19),
      Q => q1(15),
      R => '0'
    );
\q1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce1,
      D => q10(1),
      Q => layer3_activations_q1(1),
      R => '0'
    );
\q1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce1,
      D => q10(20),
      Q => q1(16),
      R => '0'
    );
\q1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce1,
      D => q10(21),
      Q => q1(17),
      R => '0'
    );
\q1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce1,
      D => q10(22),
      Q => q1(18),
      R => '0'
    );
\q1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce1,
      D => q10(23),
      Q => q1(19),
      R => '0'
    );
\q1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce1,
      D => q10(24),
      Q => q1(20),
      R => '0'
    );
\q1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce1,
      D => q10(25),
      Q => q1(21),
      R => '0'
    );
\q1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce1,
      D => q10(26),
      Q => q1(22),
      R => '0'
    );
\q1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce1,
      D => q10(27),
      Q => q1(23),
      R => '0'
    );
\q1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce1,
      D => q10(28),
      Q => q1(24),
      R => '0'
    );
\q1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce1,
      D => q10(29),
      Q => q1(25),
      R => '0'
    );
\q1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce1,
      D => q10(2),
      Q => layer3_activations_q1(2),
      R => '0'
    );
\q1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce1,
      D => q10(30),
      Q => q1(26),
      R => '0'
    );
\q1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce1,
      D => q10(3),
      Q => layer3_activations_q1(3),
      R => '0'
    );
\q1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce1,
      D => q10(4),
      Q => q1(0),
      R => '0'
    );
\q1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce1,
      D => q10(5),
      Q => q1(1),
      R => '0'
    );
\q1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce1,
      D => q10(6),
      Q => q1(2),
      R => '0'
    );
\q1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce1,
      D => q10(7),
      Q => q1(3),
      R => '0'
    );
\q1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce1,
      D => q10(8),
      Q => q1(4),
      R => '0'
    );
\q1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce1,
      D => q10(9),
      Q => q1(5),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer3_activations_address0(0),
      A1 => layer3_activations_address0(1),
      A2 => layer3_activations_address0(2),
      A3 => layer3_activations_address0(3),
      A4 => '0',
      D => \q1_reg[28]_0\(0),
      DPO => q10(0),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1(3),
      DPRA4 => '0',
      SPO => q00(0),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_10_10: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer3_activations_address0(0),
      A1 => layer3_activations_address0(1),
      A2 => layer3_activations_address0(2),
      A3 => layer3_activations_address0(3),
      A4 => '0',
      D => \q1_reg[28]_0\(6),
      DPO => q10(10),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1(3),
      DPRA4 => '0',
      SPO => q00(10),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_11_11: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer3_activations_address0(0),
      A1 => layer3_activations_address0(1),
      A2 => layer3_activations_address0(2),
      A3 => layer3_activations_address0(3),
      A4 => '0',
      D => \q1_reg[28]_0\(7),
      DPO => q10(11),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1(3),
      DPRA4 => '0',
      SPO => q00(11),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_12_12: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer3_activations_address0(0),
      A1 => layer3_activations_address0(1),
      A2 => layer3_activations_address0(2),
      A3 => layer3_activations_address0(3),
      A4 => '0',
      D => \q1_reg[28]_0\(8),
      DPO => q10(12),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1(3),
      DPRA4 => '0',
      SPO => q00(12),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_13_13: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer3_activations_address0(0),
      A1 => layer3_activations_address0(1),
      A2 => layer3_activations_address0(2),
      A3 => layer3_activations_address0(3),
      A4 => '0',
      D => \q1_reg[28]_0\(9),
      DPO => q10(13),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1(3),
      DPRA4 => '0',
      SPO => q00(13),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_14_14: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer3_activations_address0(0),
      A1 => layer3_activations_address0(1),
      A2 => layer3_activations_address0(2),
      A3 => layer3_activations_address0(3),
      A4 => '0',
      D => \q1_reg[28]_0\(10),
      DPO => q10(14),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1(3),
      DPRA4 => '0',
      SPO => q00(14),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_15_15: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer3_activations_address0(0),
      A1 => layer3_activations_address0(1),
      A2 => layer3_activations_address0(2),
      A3 => layer3_activations_address0(3),
      A4 => '0',
      D => \q1_reg[28]_0\(11),
      DPO => q10(15),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1(3),
      DPRA4 => '0',
      SPO => q00(15),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_16_16: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer3_activations_address0(0),
      A1 => layer3_activations_address0(1),
      A2 => layer3_activations_address0(2),
      A3 => layer3_activations_address0(3),
      A4 => '0',
      D => \q1_reg[28]_0\(12),
      DPO => q10(16),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1(3),
      DPRA4 => '0',
      SPO => q00(16),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_17_17: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer3_activations_address0(0),
      A1 => layer3_activations_address0(1),
      A2 => layer3_activations_address0(2),
      A3 => layer3_activations_address0(3),
      A4 => '0',
      D => \q1_reg[28]_0\(13),
      DPO => q10(17),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1(3),
      DPRA4 => '0',
      SPO => q00(17),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_18_18: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer3_activations_address0(0),
      A1 => layer3_activations_address0(1),
      A2 => layer3_activations_address0(2),
      A3 => layer3_activations_address0(3),
      A4 => '0',
      D => \q1_reg[28]_0\(14),
      DPO => q10(18),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1(3),
      DPRA4 => '0',
      SPO => q00(18),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_19_19: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer3_activations_address0(0),
      A1 => layer3_activations_address0(1),
      A2 => layer3_activations_address0(2),
      A3 => layer3_activations_address0(3),
      A4 => '0',
      D => \q1_reg[28]_0\(15),
      DPO => q10(19),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1(3),
      DPRA4 => '0',
      SPO => q00(19),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer3_activations_address0(0),
      A1 => layer3_activations_address0(1),
      A2 => layer3_activations_address0(2),
      A3 => layer3_activations_address0(3),
      A4 => '0',
      D => d0(1),
      DPO => q10(1),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1(3),
      DPRA4 => '0',
      SPO => q00(1),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_1_1_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => layer3_activations_q1(0),
      I1 => Q(0),
      I2 => \q1_reg[4]_0\(0),
      O => d0(1)
    );
ram_reg_0_15_20_20: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer3_activations_address0(0),
      A1 => layer3_activations_address0(1),
      A2 => layer3_activations_address0(2),
      A3 => layer3_activations_address0(3),
      A4 => '0',
      D => \q1_reg[28]_0\(16),
      DPO => q10(20),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1(3),
      DPRA4 => '0',
      SPO => q00(20),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_21_21: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer3_activations_address0(0),
      A1 => layer3_activations_address0(1),
      A2 => layer3_activations_address0(2),
      A3 => layer3_activations_address0(3),
      A4 => '0',
      D => \q1_reg[28]_0\(17),
      DPO => q10(21),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1(3),
      DPRA4 => '0',
      SPO => q00(21),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_22_22: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer3_activations_address0(0),
      A1 => layer3_activations_address0(1),
      A2 => layer3_activations_address0(2),
      A3 => layer3_activations_address0(3),
      A4 => '0',
      D => \q1_reg[28]_0\(18),
      DPO => q10(22),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1(3),
      DPRA4 => '0',
      SPO => q00(22),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_23_23: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer3_activations_address0(0),
      A1 => layer3_activations_address0(1),
      A2 => layer3_activations_address0(2),
      A3 => layer3_activations_address0(3),
      A4 => '0',
      D => \q1_reg[28]_0\(19),
      DPO => q10(23),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1(3),
      DPRA4 => '0',
      SPO => q00(23),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_24_24: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer3_activations_address0(0),
      A1 => layer3_activations_address0(1),
      A2 => layer3_activations_address0(2),
      A3 => layer3_activations_address0(3),
      A4 => '0',
      D => \q1_reg[28]_0\(20),
      DPO => q10(24),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1(3),
      DPRA4 => '0',
      SPO => q00(24),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_25_25: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer3_activations_address0(0),
      A1 => layer3_activations_address0(1),
      A2 => layer3_activations_address0(2),
      A3 => layer3_activations_address0(3),
      A4 => '0',
      D => \q1_reg[28]_0\(21),
      DPO => q10(25),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1(3),
      DPRA4 => '0',
      SPO => q00(25),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_26_26: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer3_activations_address0(0),
      A1 => layer3_activations_address0(1),
      A2 => layer3_activations_address0(2),
      A3 => layer3_activations_address0(3),
      A4 => '0',
      D => \q1_reg[28]_0\(22),
      DPO => q10(26),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1(3),
      DPRA4 => '0',
      SPO => q00(26),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_27_27: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer3_activations_address0(0),
      A1 => layer3_activations_address0(1),
      A2 => layer3_activations_address0(2),
      A3 => layer3_activations_address0(3),
      A4 => '0',
      D => \q1_reg[28]_0\(23),
      DPO => q10(27),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1(3),
      DPRA4 => '0',
      SPO => q00(27),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_28_28: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer3_activations_address0(0),
      A1 => layer3_activations_address0(1),
      A2 => layer3_activations_address0(2),
      A3 => layer3_activations_address0(3),
      A4 => '0',
      D => \q1_reg[28]_0\(24),
      DPO => q10(28),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1(3),
      DPRA4 => '0',
      SPO => q00(28),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_29_29: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer3_activations_address0(0),
      A1 => layer3_activations_address0(1),
      A2 => layer3_activations_address0(2),
      A3 => layer3_activations_address0(3),
      A4 => '0',
      D => d0(29),
      DPO => q10(29),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1(3),
      DPRA4 => '0',
      SPO => q00(29),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_29_29_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => add_ln137_fu_87_p2(0),
      O => d0(29)
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer3_activations_address0(0),
      A1 => layer3_activations_address0(1),
      A2 => layer3_activations_address0(2),
      A3 => layer3_activations_address0(3),
      A4 => '0',
      D => d0(2),
      DPO => q10(2),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1(3),
      DPRA4 => '0',
      SPO => q00(2),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_2_2_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => layer3_activations_q1(1),
      I1 => Q(0),
      I2 => \q1_reg[4]_0\(1),
      O => d0(2)
    );
ram_reg_0_15_30_30: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer3_activations_address0(0),
      A1 => layer3_activations_address0(1),
      A2 => layer3_activations_address0(2),
      A3 => layer3_activations_address0(3),
      A4 => '0',
      D => d0(30),
      DPO => q10(30),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1(3),
      DPRA4 => '0',
      SPO => q00(30),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_30_30_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => add_ln137_fu_87_p2(1),
      O => d0(30)
    );
ram_reg_0_15_31_31: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer3_activations_address0(0),
      A1 => layer3_activations_address0(1),
      A2 => layer3_activations_address0(2),
      A3 => layer3_activations_address0(3),
      A4 => '0',
      D => d0(31),
      DPO => ram_reg_0_15_31_31_n_5,
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1(3),
      DPRA4 => '0',
      SPO => q00(31),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_31_31_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => add_ln137_fu_87_p2(2),
      O => d0(31)
    );
ram_reg_0_15_3_3: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer3_activations_address0(0),
      A1 => layer3_activations_address0(1),
      A2 => layer3_activations_address0(2),
      A3 => layer3_activations_address0(3),
      A4 => '0',
      D => d0(3),
      DPO => q10(3),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1(3),
      DPRA4 => '0',
      SPO => q00(3),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_3_3_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => layer3_activations_q1(2),
      I1 => Q(0),
      I2 => \q1_reg[4]_0\(2),
      O => d0(3)
    );
ram_reg_0_15_4_4: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer3_activations_address0(0),
      A1 => layer3_activations_address0(1),
      A2 => layer3_activations_address0(2),
      A3 => layer3_activations_address0(3),
      A4 => '0',
      D => d0(4),
      DPO => q10(4),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1(3),
      DPRA4 => '0',
      SPO => q00(4),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_4_4_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => layer3_activations_q1(3),
      I1 => Q(0),
      I2 => \q1_reg[4]_0\(3),
      O => d0(4)
    );
ram_reg_0_15_5_5: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer3_activations_address0(0),
      A1 => layer3_activations_address0(1),
      A2 => layer3_activations_address0(2),
      A3 => layer3_activations_address0(3),
      A4 => '0',
      D => \q1_reg[28]_0\(1),
      DPO => q10(5),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1(3),
      DPRA4 => '0',
      SPO => q00(5),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_6_6: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer3_activations_address0(0),
      A1 => layer3_activations_address0(1),
      A2 => layer3_activations_address0(2),
      A3 => layer3_activations_address0(3),
      A4 => '0',
      D => \q1_reg[28]_0\(2),
      DPO => q10(6),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1(3),
      DPRA4 => '0',
      SPO => q00(6),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_7_7: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer3_activations_address0(0),
      A1 => layer3_activations_address0(1),
      A2 => layer3_activations_address0(2),
      A3 => layer3_activations_address0(3),
      A4 => '0',
      D => \q1_reg[28]_0\(3),
      DPO => q10(7),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1(3),
      DPRA4 => '0',
      SPO => q00(7),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_8_8: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer3_activations_address0(0),
      A1 => layer3_activations_address0(1),
      A2 => layer3_activations_address0(2),
      A3 => layer3_activations_address0(3),
      A4 => '0',
      D => \q1_reg[28]_0\(4),
      DPO => q10(8),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1(3),
      DPRA4 => '0',
      SPO => q00(8),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_9_9: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer3_activations_address0(0),
      A1 => layer3_activations_address0(1),
      A2 => layer3_activations_address0(2),
      A3 => layer3_activations_address0(3),
      A4 => '0',
      D => \q1_reg[28]_0\(5),
      DPO => q10(9),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1(3),
      DPRA4 => '0',
      SPO => q00(9),
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_regslice_both is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    vld_out : out STD_LOGIC;
    \data_p1_reg[29]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    data_out : out STD_LOGIC_VECTOR ( 24 downto 0 );
    \data_p1_reg[25]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_p1_reg[21]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_p1_reg[17]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_p1_reg[13]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ack_in_t_reg_0 : out STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    input_stream_TVALID : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    input_stream_TDATA : in STD_LOGIC_VECTOR ( 24 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_regslice_both;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_regslice_both is
  signal \FSM_sequential_state[0]_i_1_n_5\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_1__5_n_5\ : STD_LOGIC;
  signal ack_in_t_i_2_n_5 : STD_LOGIC;
  signal ack_in_t_i_3_n_5 : STD_LOGIC;
  signal \^ack_in_t_reg_0\ : STD_LOGIC;
  signal \^data_out\ : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal data_p2 : STD_LOGIC_VECTOR ( 30 downto 6 );
  signal load_p1 : STD_LOGIC;
  signal load_p2 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 30 downto 6 );
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1__0_n_5\ : STD_LOGIC;
  signal \state[1]_i_1_n_5\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^vld_out\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1__5\ : label is "soft_lutpair441";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:01,TWO:10,ONE:11,iSTATE:00";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:01,TWO:10,ONE:11,iSTATE:00";
  attribute SOFT_HLUTNM of ack_in_t_i_2 : label is "soft_lutpair441";
  attribute SOFT_HLUTNM of ack_in_t_i_3 : label is "soft_lutpair442";
  attribute inverted : string;
  attribute inverted of \data_p1_reg[30]_inv\ : label is "yes";
  attribute SOFT_HLUTNM of \state[1]_i_1\ : label is "soft_lutpair442";
begin
  ack_in_t_reg_0 <= \^ack_in_t_reg_0\;
  data_out(24 downto 0) <= \^data_out\(24 downto 0);
  vld_out <= \^vld_out\;
\FSM_sequential_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080FF80FFFFFFFF"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => \^vld_out\,
      I2 => Q(0),
      I3 => \state__0\(0),
      I4 => input_stream_TVALID,
      I5 => \state__0\(1),
      O => \FSM_sequential_state[0]_i_1_n_5\
    );
\FSM_sequential_state[1]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCCC4C4C"
    )
        port map (
      I0 => ack_in_t_i_3_n_5,
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \^ack_in_t_reg_0\,
      I4 => input_stream_TVALID,
      O => \FSM_sequential_state[1]_i_1__5_n_5\
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_sequential_state[0]_i_1_n_5\,
      Q => \state__0\(0),
      S => ap_rst_n_inv
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_sequential_state[1]_i_1__5_n_5\,
      Q => \state__0\(1),
      R => ap_rst_n_inv
    );
ack_in_t_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0FFFAF0"
    )
        port map (
      I0 => ack_in_t_i_3_n_5,
      I1 => input_stream_TVALID,
      I2 => \^ack_in_t_reg_0\,
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      O => ack_in_t_i_2_n_5
    );
ack_in_t_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(0),
      I1 => \^vld_out\,
      I2 => ap_enable_reg_pp0_iter1,
      O => ack_in_t_i_3_n_5
    );
ack_in_t_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ack_in_t_i_2_n_5,
      Q => \^ack_in_t_reg_0\,
      R => ap_rst_n_inv
    );
\add_ln92_fu_11865_p2_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^data_out\(7),
      O => \data_p1_reg[13]_0\(3)
    );
\add_ln92_fu_11865_p2_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^data_out\(6),
      O => \data_p1_reg[13]_0\(2)
    );
\add_ln92_fu_11865_p2_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^data_out\(5),
      O => \data_p1_reg[13]_0\(1)
    );
\add_ln92_fu_11865_p2_carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^data_out\(4),
      O => \data_p1_reg[13]_0\(0)
    );
\add_ln92_fu_11865_p2_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^data_out\(11),
      O => \data_p1_reg[17]_0\(3)
    );
\add_ln92_fu_11865_p2_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^data_out\(10),
      O => \data_p1_reg[17]_0\(2)
    );
\add_ln92_fu_11865_p2_carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^data_out\(9),
      O => \data_p1_reg[17]_0\(1)
    );
\add_ln92_fu_11865_p2_carry__1_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^data_out\(8),
      O => \data_p1_reg[17]_0\(0)
    );
\add_ln92_fu_11865_p2_carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^data_out\(15),
      O => \data_p1_reg[21]_0\(3)
    );
\add_ln92_fu_11865_p2_carry__2_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^data_out\(14),
      O => \data_p1_reg[21]_0\(2)
    );
\add_ln92_fu_11865_p2_carry__2_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^data_out\(13),
      O => \data_p1_reg[21]_0\(1)
    );
\add_ln92_fu_11865_p2_carry__2_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^data_out\(12),
      O => \data_p1_reg[21]_0\(0)
    );
\add_ln92_fu_11865_p2_carry__3_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^data_out\(19),
      O => \data_p1_reg[25]_0\(3)
    );
\add_ln92_fu_11865_p2_carry__3_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^data_out\(18),
      O => \data_p1_reg[25]_0\(2)
    );
\add_ln92_fu_11865_p2_carry__3_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^data_out\(17),
      O => \data_p1_reg[25]_0\(1)
    );
\add_ln92_fu_11865_p2_carry__3_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^data_out\(16),
      O => \data_p1_reg[25]_0\(0)
    );
\add_ln92_fu_11865_p2_carry__4_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^data_out\(23),
      O => \data_p1_reg[29]_0\(3)
    );
\add_ln92_fu_11865_p2_carry__4_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^data_out\(22),
      O => \data_p1_reg[29]_0\(2)
    );
\add_ln92_fu_11865_p2_carry__4_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^data_out\(21),
      O => \data_p1_reg[29]_0\(1)
    );
\add_ln92_fu_11865_p2_carry__4_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^data_out\(20),
      O => \data_p1_reg[29]_0\(0)
    );
add_ln92_fu_11865_p2_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^data_out\(3),
      O => S(2)
    );
add_ln92_fu_11865_p2_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^data_out\(2),
      O => S(1)
    );
add_ln92_fu_11865_p2_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^data_out\(1),
      O => S(0)
    );
\data_p1[10]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(10),
      I1 => input_stream_TDATA(4),
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      O => p_0_in(10)
    );
\data_p1[11]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(11),
      I1 => input_stream_TDATA(5),
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      O => p_0_in(11)
    );
\data_p1[12]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(12),
      I1 => input_stream_TDATA(6),
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      O => p_0_in(12)
    );
\data_p1[13]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(13),
      I1 => input_stream_TDATA(7),
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      O => p_0_in(13)
    );
\data_p1[14]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(14),
      I1 => input_stream_TDATA(8),
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      O => p_0_in(14)
    );
\data_p1[15]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(15),
      I1 => input_stream_TDATA(9),
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      O => p_0_in(15)
    );
\data_p1[16]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(16),
      I1 => input_stream_TDATA(10),
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      O => p_0_in(16)
    );
\data_p1[17]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(17),
      I1 => input_stream_TDATA(11),
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      O => p_0_in(17)
    );
\data_p1[18]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(18),
      I1 => input_stream_TDATA(12),
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      O => p_0_in(18)
    );
\data_p1[19]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(19),
      I1 => input_stream_TDATA(13),
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      O => p_0_in(19)
    );
\data_p1[20]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(20),
      I1 => input_stream_TDATA(14),
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      O => p_0_in(20)
    );
\data_p1[21]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(21),
      I1 => input_stream_TDATA(15),
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      O => p_0_in(21)
    );
\data_p1[22]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(22),
      I1 => input_stream_TDATA(16),
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      O => p_0_in(22)
    );
\data_p1[23]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(23),
      I1 => input_stream_TDATA(17),
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      O => p_0_in(23)
    );
\data_p1[24]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(24),
      I1 => input_stream_TDATA(18),
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      O => p_0_in(24)
    );
\data_p1[25]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(25),
      I1 => input_stream_TDATA(19),
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      O => p_0_in(25)
    );
\data_p1[26]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(26),
      I1 => input_stream_TDATA(20),
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      O => p_0_in(26)
    );
\data_p1[27]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(27),
      I1 => input_stream_TDATA(21),
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      O => p_0_in(27)
    );
\data_p1[28]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(28),
      I1 => input_stream_TDATA(22),
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      O => p_0_in(28)
    );
\data_p1[29]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(29),
      I1 => input_stream_TDATA(23),
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      O => p_0_in(29)
    );
\data_p1[30]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E240404040404040"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(0),
      I2 => input_stream_TVALID,
      I3 => Q(0),
      I4 => \^vld_out\,
      I5 => ap_enable_reg_pp0_iter1,
      O => load_p1
    );
\data_p1[30]_inv_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3353"
    )
        port map (
      I0 => data_p2(30),
      I1 => input_stream_TDATA(24),
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      O => p_0_in(30)
    );
\data_p1[6]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(6),
      I1 => input_stream_TDATA(0),
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      O => p_0_in(6)
    );
\data_p1[7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(7),
      I1 => input_stream_TDATA(1),
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      O => p_0_in(7)
    );
\data_p1[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(8),
      I1 => input_stream_TDATA(2),
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      O => p_0_in(8)
    );
\data_p1[9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(9),
      I1 => input_stream_TDATA(3),
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      O => p_0_in(9)
    );
\data_p1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(10),
      Q => \^data_out\(4),
      R => '0'
    );
\data_p1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(11),
      Q => \^data_out\(5),
      R => '0'
    );
\data_p1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(12),
      Q => \^data_out\(6),
      R => '0'
    );
\data_p1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(13),
      Q => \^data_out\(7),
      R => '0'
    );
\data_p1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(14),
      Q => \^data_out\(8),
      R => '0'
    );
\data_p1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(15),
      Q => \^data_out\(9),
      R => '0'
    );
\data_p1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(16),
      Q => \^data_out\(10),
      R => '0'
    );
\data_p1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(17),
      Q => \^data_out\(11),
      R => '0'
    );
\data_p1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(18),
      Q => \^data_out\(12),
      R => '0'
    );
\data_p1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(19),
      Q => \^data_out\(13),
      R => '0'
    );
\data_p1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(20),
      Q => \^data_out\(14),
      R => '0'
    );
\data_p1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(21),
      Q => \^data_out\(15),
      R => '0'
    );
\data_p1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(22),
      Q => \^data_out\(16),
      R => '0'
    );
\data_p1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(23),
      Q => \^data_out\(17),
      R => '0'
    );
\data_p1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(24),
      Q => \^data_out\(18),
      R => '0'
    );
\data_p1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(25),
      Q => \^data_out\(19),
      R => '0'
    );
\data_p1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(26),
      Q => \^data_out\(20),
      R => '0'
    );
\data_p1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(27),
      Q => \^data_out\(21),
      R => '0'
    );
\data_p1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(28),
      Q => \^data_out\(22),
      R => '0'
    );
\data_p1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(29),
      Q => \^data_out\(23),
      R => '0'
    );
\data_p1_reg[30]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(30),
      Q => \^data_out\(24),
      R => '0'
    );
\data_p1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(6),
      Q => \^data_out\(0),
      R => '0'
    );
\data_p1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(7),
      Q => \^data_out\(1),
      R => '0'
    );
\data_p1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(8),
      Q => \^data_out\(2),
      R => '0'
    );
\data_p1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(9),
      Q => \^data_out\(3),
      R => '0'
    );
\data_p2[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => input_stream_TVALID,
      I1 => \^ack_in_t_reg_0\,
      O => load_p2
    );
\data_p2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p2,
      D => input_stream_TDATA(4),
      Q => data_p2(10),
      R => '0'
    );
\data_p2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p2,
      D => input_stream_TDATA(5),
      Q => data_p2(11),
      R => '0'
    );
\data_p2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p2,
      D => input_stream_TDATA(6),
      Q => data_p2(12),
      R => '0'
    );
\data_p2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p2,
      D => input_stream_TDATA(7),
      Q => data_p2(13),
      R => '0'
    );
\data_p2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p2,
      D => input_stream_TDATA(8),
      Q => data_p2(14),
      R => '0'
    );
\data_p2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p2,
      D => input_stream_TDATA(9),
      Q => data_p2(15),
      R => '0'
    );
\data_p2_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p2,
      D => input_stream_TDATA(10),
      Q => data_p2(16),
      R => '0'
    );
\data_p2_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p2,
      D => input_stream_TDATA(11),
      Q => data_p2(17),
      R => '0'
    );
\data_p2_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p2,
      D => input_stream_TDATA(12),
      Q => data_p2(18),
      R => '0'
    );
\data_p2_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p2,
      D => input_stream_TDATA(13),
      Q => data_p2(19),
      R => '0'
    );
\data_p2_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p2,
      D => input_stream_TDATA(14),
      Q => data_p2(20),
      R => '0'
    );
\data_p2_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p2,
      D => input_stream_TDATA(15),
      Q => data_p2(21),
      R => '0'
    );
\data_p2_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p2,
      D => input_stream_TDATA(16),
      Q => data_p2(22),
      R => '0'
    );
\data_p2_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p2,
      D => input_stream_TDATA(17),
      Q => data_p2(23),
      R => '0'
    );
\data_p2_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p2,
      D => input_stream_TDATA(18),
      Q => data_p2(24),
      R => '0'
    );
\data_p2_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p2,
      D => input_stream_TDATA(19),
      Q => data_p2(25),
      R => '0'
    );
\data_p2_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p2,
      D => input_stream_TDATA(20),
      Q => data_p2(26),
      R => '0'
    );
\data_p2_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p2,
      D => input_stream_TDATA(21),
      Q => data_p2(27),
      R => '0'
    );
\data_p2_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p2,
      D => input_stream_TDATA(22),
      Q => data_p2(28),
      R => '0'
    );
\data_p2_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p2,
      D => input_stream_TDATA(23),
      Q => data_p2(29),
      R => '0'
    );
\data_p2_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p2,
      D => input_stream_TDATA(24),
      Q => data_p2(30),
      R => '0'
    );
\data_p2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p2,
      D => input_stream_TDATA(0),
      Q => data_p2(6),
      R => '0'
    );
\data_p2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p2,
      D => input_stream_TDATA(1),
      Q => data_p2(7),
      R => '0'
    );
\data_p2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p2,
      D => input_stream_TDATA(2),
      Q => data_p2(8),
      R => '0'
    );
\data_p2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p2,
      D => input_stream_TDATA(3),
      Q => data_p2(9),
      R => '0'
    );
\i_2_reg_23648[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^vld_out\,
      I1 => ap_enable_reg_pp0_iter1,
      O => E(0)
    );
\state[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0F0F070F070F0"
    )
        port map (
      I0 => Q(0),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => \^vld_out\,
      I3 => state(1),
      I4 => \^ack_in_t_reg_0\,
      I5 => input_stream_TVALID,
      O => \state[0]_i_1__0_n_5\
    );
\state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88F8FFFF"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => Q(0),
      I2 => state(1),
      I3 => input_stream_TVALID,
      I4 => \^vld_out\,
      O => \state[1]_i_1_n_5\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1__0_n_5\,
      Q => \^vld_out\,
      R => ap_rst_n_inv
    );
\state_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1_n_5\,
      Q => state(1),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_regslice_both_4 is
  port (
    output_stream_TREADY_int_regslice : out STD_LOGIC;
    output_stream_TVALID : out STD_LOGIC;
    ack_in_t_reg_0 : out STD_LOGIC;
    grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_output_stream_TVALID : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_done : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : out STD_LOGIC;
    output_stream_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    output_stream_TREADY : in STD_LOGIC;
    grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_ap_start_reg : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_ce0 : in STD_LOGIC;
    grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_layer3_activations_ce0 : in STD_LOGIC;
    \data_p2_reg[31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_p2_reg[31]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    output_stream_TDATA_reg : in STD_LOGIC_VECTOR ( 31 downto 0 );
    output_stream_TDATA_reg1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_regslice_both_4 : entity is "feedforward_regslice_both";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_regslice_both_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_regslice_both_4 is
  signal \FSM_sequential_state[0]_i_1__5_n_5\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_1__4_n_5\ : STD_LOGIC;
  signal \ack_in_t_i_1__4_n_5\ : STD_LOGIC;
  signal \^ack_in_t_reg_0\ : STD_LOGIC;
  signal data_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal load_p1 : STD_LOGIC;
  signal \^output_stream_tready_int_regslice\ : STD_LOGIC;
  signal \^output_stream_tvalid\ : STD_LOGIC;
  signal p_0_in_0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1_n_5\ : STD_LOGIC;
  signal \state[1]_i_1__0_n_5\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:01,TWO:10,ONE:11,iSTATE:00";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:01,TWO:10,ONE:11,iSTATE:00";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_2__0\ : label is "soft_lutpair443";
  attribute SOFT_HLUTNM of \data_p1[1]_i_2\ : label is "soft_lutpair443";
begin
  ack_in_t_reg_0 <= \^ack_in_t_reg_0\;
  output_stream_TREADY_int_regslice <= \^output_stream_tready_int_regslice\;
  output_stream_TVALID <= \^output_stream_tvalid\;
\FSM_sequential_state[0]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEEEEEEFFFFFFFF"
    )
        port map (
      I0 => output_stream_TREADY,
      I1 => \state__0\(0),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \^output_stream_tready_int_regslice\,
      I4 => Q(3),
      I5 => \state__0\(1),
      O => \FSM_sequential_state[0]_i_1__5_n_5\
    );
\FSM_sequential_state[1]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC4C4C4C4C4C4C4C"
    )
        port map (
      I0 => output_stream_TREADY,
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \^output_stream_tready_int_regslice\,
      I4 => Q(3),
      I5 => ap_enable_reg_pp0_iter1,
      O => \FSM_sequential_state[1]_i_1__4_n_5\
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_sequential_state[0]_i_1__5_n_5\,
      Q => \state__0\(0),
      S => ap_rst_n_inv
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_sequential_state[1]_i_1__4_n_5\,
      Q => \state__0\(1),
      R => ap_rst_n_inv
    );
\ack_in_t_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0F0FFFFFAFAF0F0"
    )
        port map (
      I0 => output_stream_TREADY,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => \^output_stream_tready_int_regslice\,
      I3 => Q(3),
      I4 => \state__0\(1),
      I5 => \state__0\(0),
      O => \ack_in_t_i_1__4_n_5\
    );
ack_in_t_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ack_in_t_i_1__4_n_5\,
      Q => \^output_stream_tready_int_regslice\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F444F444F444F4"
    )
        port map (
      I0 => ap_start,
      I1 => Q(0),
      I2 => Q(4),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      I5 => output_stream_TREADY,
      O => D(0)
    );
\ap_loop_init_int_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"70FF"
    )
        port map (
      I0 => \^output_stream_tready_int_regslice\,
      I1 => Q(3),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_ap_start_reg,
      O => \^ack_in_t_reg_0\
    );
\data_p1[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0CCF0AAAACCF0"
    )
        port map (
      I0 => data_p2(0),
      I1 => \data_p2_reg[31]_1\(0),
      I2 => output_stream_TDATA_reg(0),
      I3 => output_stream_TDATA_reg1,
      I4 => \state__0\(1),
      I5 => \state__0\(0),
      O => p_0_in_0(0)
    );
\data_p1[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0CCF0AAAACCF0"
    )
        port map (
      I0 => data_p2(10),
      I1 => \data_p2_reg[31]_1\(10),
      I2 => output_stream_TDATA_reg(10),
      I3 => output_stream_TDATA_reg1,
      I4 => \state__0\(1),
      I5 => \state__0\(0),
      O => p_0_in_0(10)
    );
\data_p1[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0CCF0AAAACCF0"
    )
        port map (
      I0 => data_p2(11),
      I1 => \data_p2_reg[31]_1\(11),
      I2 => output_stream_TDATA_reg(11),
      I3 => output_stream_TDATA_reg1,
      I4 => \state__0\(1),
      I5 => \state__0\(0),
      O => p_0_in_0(11)
    );
\data_p1[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0CCF0AAAACCF0"
    )
        port map (
      I0 => data_p2(12),
      I1 => \data_p2_reg[31]_1\(12),
      I2 => output_stream_TDATA_reg(12),
      I3 => output_stream_TDATA_reg1,
      I4 => \state__0\(1),
      I5 => \state__0\(0),
      O => p_0_in_0(12)
    );
\data_p1[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0CCF0AAAACCF0"
    )
        port map (
      I0 => data_p2(13),
      I1 => \data_p2_reg[31]_1\(13),
      I2 => output_stream_TDATA_reg(13),
      I3 => output_stream_TDATA_reg1,
      I4 => \state__0\(1),
      I5 => \state__0\(0),
      O => p_0_in_0(13)
    );
\data_p1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0CCF0AAAACCF0"
    )
        port map (
      I0 => data_p2(14),
      I1 => \data_p2_reg[31]_1\(14),
      I2 => output_stream_TDATA_reg(14),
      I3 => output_stream_TDATA_reg1,
      I4 => \state__0\(1),
      I5 => \state__0\(0),
      O => p_0_in_0(14)
    );
\data_p1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0CCF0AAAACCF0"
    )
        port map (
      I0 => data_p2(15),
      I1 => \data_p2_reg[31]_1\(15),
      I2 => output_stream_TDATA_reg(15),
      I3 => output_stream_TDATA_reg1,
      I4 => \state__0\(1),
      I5 => \state__0\(0),
      O => p_0_in_0(15)
    );
\data_p1[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0CCF0AAAACCF0"
    )
        port map (
      I0 => data_p2(16),
      I1 => \data_p2_reg[31]_1\(16),
      I2 => output_stream_TDATA_reg(16),
      I3 => output_stream_TDATA_reg1,
      I4 => \state__0\(1),
      I5 => \state__0\(0),
      O => p_0_in_0(16)
    );
\data_p1[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0CCF0AAAACCF0"
    )
        port map (
      I0 => data_p2(17),
      I1 => \data_p2_reg[31]_1\(17),
      I2 => output_stream_TDATA_reg(17),
      I3 => output_stream_TDATA_reg1,
      I4 => \state__0\(1),
      I5 => \state__0\(0),
      O => p_0_in_0(17)
    );
\data_p1[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0CCF0AAAACCF0"
    )
        port map (
      I0 => data_p2(18),
      I1 => \data_p2_reg[31]_1\(18),
      I2 => output_stream_TDATA_reg(18),
      I3 => output_stream_TDATA_reg1,
      I4 => \state__0\(1),
      I5 => \state__0\(0),
      O => p_0_in_0(18)
    );
\data_p1[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0CCF0AAAACCF0"
    )
        port map (
      I0 => data_p2(19),
      I1 => \data_p2_reg[31]_1\(19),
      I2 => output_stream_TDATA_reg(19),
      I3 => output_stream_TDATA_reg1,
      I4 => \state__0\(1),
      I5 => \state__0\(0),
      O => p_0_in_0(19)
    );
\data_p1[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0CCF0AAAACCF0"
    )
        port map (
      I0 => data_p2(1),
      I1 => \data_p2_reg[31]_1\(1),
      I2 => output_stream_TDATA_reg(1),
      I3 => output_stream_TDATA_reg1,
      I4 => \state__0\(1),
      I5 => \state__0\(0),
      O => p_0_in_0(1)
    );
\data_p1[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(3),
      I1 => \^output_stream_tready_int_regslice\,
      I2 => ap_enable_reg_pp0_iter1,
      O => grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_output_stream_TVALID
    );
\data_p1[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0CCF0AAAACCF0"
    )
        port map (
      I0 => data_p2(20),
      I1 => \data_p2_reg[31]_1\(20),
      I2 => output_stream_TDATA_reg(20),
      I3 => output_stream_TDATA_reg1,
      I4 => \state__0\(1),
      I5 => \state__0\(0),
      O => p_0_in_0(20)
    );
\data_p1[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0CCF0AAAACCF0"
    )
        port map (
      I0 => data_p2(21),
      I1 => \data_p2_reg[31]_1\(21),
      I2 => output_stream_TDATA_reg(21),
      I3 => output_stream_TDATA_reg1,
      I4 => \state__0\(1),
      I5 => \state__0\(0),
      O => p_0_in_0(21)
    );
\data_p1[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0CCF0AAAACCF0"
    )
        port map (
      I0 => data_p2(22),
      I1 => \data_p2_reg[31]_1\(22),
      I2 => output_stream_TDATA_reg(22),
      I3 => output_stream_TDATA_reg1,
      I4 => \state__0\(1),
      I5 => \state__0\(0),
      O => p_0_in_0(22)
    );
\data_p1[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0CCF0AAAACCF0"
    )
        port map (
      I0 => data_p2(23),
      I1 => \data_p2_reg[31]_1\(23),
      I2 => output_stream_TDATA_reg(23),
      I3 => output_stream_TDATA_reg1,
      I4 => \state__0\(1),
      I5 => \state__0\(0),
      O => p_0_in_0(23)
    );
\data_p1[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0CCF0AAAACCF0"
    )
        port map (
      I0 => data_p2(24),
      I1 => \data_p2_reg[31]_1\(24),
      I2 => output_stream_TDATA_reg(24),
      I3 => output_stream_TDATA_reg1,
      I4 => \state__0\(1),
      I5 => \state__0\(0),
      O => p_0_in_0(24)
    );
\data_p1[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0CCF0AAAACCF0"
    )
        port map (
      I0 => data_p2(25),
      I1 => \data_p2_reg[31]_1\(25),
      I2 => output_stream_TDATA_reg(25),
      I3 => output_stream_TDATA_reg1,
      I4 => \state__0\(1),
      I5 => \state__0\(0),
      O => p_0_in_0(25)
    );
\data_p1[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0CCF0AAAACCF0"
    )
        port map (
      I0 => data_p2(26),
      I1 => \data_p2_reg[31]_1\(26),
      I2 => output_stream_TDATA_reg(26),
      I3 => output_stream_TDATA_reg1,
      I4 => \state__0\(1),
      I5 => \state__0\(0),
      O => p_0_in_0(26)
    );
\data_p1[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0CCF0AAAACCF0"
    )
        port map (
      I0 => data_p2(27),
      I1 => \data_p2_reg[31]_1\(27),
      I2 => output_stream_TDATA_reg(27),
      I3 => output_stream_TDATA_reg1,
      I4 => \state__0\(1),
      I5 => \state__0\(0),
      O => p_0_in_0(27)
    );
\data_p1[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0CCF0AAAACCF0"
    )
        port map (
      I0 => data_p2(28),
      I1 => \data_p2_reg[31]_1\(28),
      I2 => output_stream_TDATA_reg(28),
      I3 => output_stream_TDATA_reg1,
      I4 => \state__0\(1),
      I5 => \state__0\(0),
      O => p_0_in_0(28)
    );
\data_p1[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0CCF0AAAACCF0"
    )
        port map (
      I0 => data_p2(29),
      I1 => \data_p2_reg[31]_1\(29),
      I2 => output_stream_TDATA_reg(29),
      I3 => output_stream_TDATA_reg1,
      I4 => \state__0\(1),
      I5 => \state__0\(0),
      O => p_0_in_0(29)
    );
\data_p1[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0CCF0AAAACCF0"
    )
        port map (
      I0 => data_p2(2),
      I1 => \data_p2_reg[31]_1\(2),
      I2 => output_stream_TDATA_reg(2),
      I3 => output_stream_TDATA_reg1,
      I4 => \state__0\(1),
      I5 => \state__0\(0),
      O => p_0_in_0(2)
    );
\data_p1[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0CCF0AAAACCF0"
    )
        port map (
      I0 => data_p2(30),
      I1 => \data_p2_reg[31]_1\(30),
      I2 => output_stream_TDATA_reg(30),
      I3 => output_stream_TDATA_reg1,
      I4 => \state__0\(1),
      I5 => \state__0\(0),
      O => p_0_in_0(30)
    );
\data_p1[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E222222240000000"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(0),
      I2 => Q(3),
      I3 => \^output_stream_tready_int_regslice\,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => output_stream_TREADY,
      O => load_p1
    );
\data_p1[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0CCF0AAAACCF0"
    )
        port map (
      I0 => data_p2(31),
      I1 => \data_p2_reg[31]_1\(31),
      I2 => output_stream_TDATA_reg(31),
      I3 => output_stream_TDATA_reg1,
      I4 => \state__0\(1),
      I5 => \state__0\(0),
      O => p_0_in_0(31)
    );
\data_p1[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0CCF0AAAACCF0"
    )
        port map (
      I0 => data_p2(3),
      I1 => \data_p2_reg[31]_1\(3),
      I2 => output_stream_TDATA_reg(3),
      I3 => output_stream_TDATA_reg1,
      I4 => \state__0\(1),
      I5 => \state__0\(0),
      O => p_0_in_0(3)
    );
\data_p1[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0CCF0AAAACCF0"
    )
        port map (
      I0 => data_p2(4),
      I1 => \data_p2_reg[31]_1\(4),
      I2 => output_stream_TDATA_reg(4),
      I3 => output_stream_TDATA_reg1,
      I4 => \state__0\(1),
      I5 => \state__0\(0),
      O => p_0_in_0(4)
    );
\data_p1[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0CCF0AAAACCF0"
    )
        port map (
      I0 => data_p2(5),
      I1 => \data_p2_reg[31]_1\(5),
      I2 => output_stream_TDATA_reg(5),
      I3 => output_stream_TDATA_reg1,
      I4 => \state__0\(1),
      I5 => \state__0\(0),
      O => p_0_in_0(5)
    );
\data_p1[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0CCF0AAAACCF0"
    )
        port map (
      I0 => data_p2(6),
      I1 => \data_p2_reg[31]_1\(6),
      I2 => output_stream_TDATA_reg(6),
      I3 => output_stream_TDATA_reg1,
      I4 => \state__0\(1),
      I5 => \state__0\(0),
      O => p_0_in_0(6)
    );
\data_p1[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0CCF0AAAACCF0"
    )
        port map (
      I0 => data_p2(7),
      I1 => \data_p2_reg[31]_1\(7),
      I2 => output_stream_TDATA_reg(7),
      I3 => output_stream_TDATA_reg1,
      I4 => \state__0\(1),
      I5 => \state__0\(0),
      O => p_0_in_0(7)
    );
\data_p1[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0CCF0AAAACCF0"
    )
        port map (
      I0 => data_p2(8),
      I1 => \data_p2_reg[31]_1\(8),
      I2 => output_stream_TDATA_reg(8),
      I3 => output_stream_TDATA_reg1,
      I4 => \state__0\(1),
      I5 => \state__0\(0),
      O => p_0_in_0(8)
    );
\data_p1[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0CCF0AAAACCF0"
    )
        port map (
      I0 => data_p2(9),
      I1 => \data_p2_reg[31]_1\(9),
      I2 => output_stream_TDATA_reg(9),
      I3 => output_stream_TDATA_reg1,
      I4 => \state__0\(1),
      I5 => \state__0\(0),
      O => p_0_in_0(9)
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in_0(0),
      Q => output_stream_TDATA(0),
      R => '0'
    );
\data_p1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in_0(10),
      Q => output_stream_TDATA(10),
      R => '0'
    );
\data_p1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in_0(11),
      Q => output_stream_TDATA(11),
      R => '0'
    );
\data_p1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in_0(12),
      Q => output_stream_TDATA(12),
      R => '0'
    );
\data_p1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in_0(13),
      Q => output_stream_TDATA(13),
      R => '0'
    );
\data_p1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in_0(14),
      Q => output_stream_TDATA(14),
      R => '0'
    );
\data_p1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in_0(15),
      Q => output_stream_TDATA(15),
      R => '0'
    );
\data_p1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in_0(16),
      Q => output_stream_TDATA(16),
      R => '0'
    );
\data_p1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in_0(17),
      Q => output_stream_TDATA(17),
      R => '0'
    );
\data_p1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in_0(18),
      Q => output_stream_TDATA(18),
      R => '0'
    );
\data_p1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in_0(19),
      Q => output_stream_TDATA(19),
      R => '0'
    );
\data_p1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in_0(1),
      Q => output_stream_TDATA(1),
      R => '0'
    );
\data_p1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in_0(20),
      Q => output_stream_TDATA(20),
      R => '0'
    );
\data_p1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in_0(21),
      Q => output_stream_TDATA(21),
      R => '0'
    );
\data_p1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in_0(22),
      Q => output_stream_TDATA(22),
      R => '0'
    );
\data_p1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in_0(23),
      Q => output_stream_TDATA(23),
      R => '0'
    );
\data_p1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in_0(24),
      Q => output_stream_TDATA(24),
      R => '0'
    );
\data_p1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in_0(25),
      Q => output_stream_TDATA(25),
      R => '0'
    );
\data_p1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in_0(26),
      Q => output_stream_TDATA(26),
      R => '0'
    );
\data_p1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in_0(27),
      Q => output_stream_TDATA(27),
      R => '0'
    );
\data_p1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in_0(28),
      Q => output_stream_TDATA(28),
      R => '0'
    );
\data_p1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in_0(29),
      Q => output_stream_TDATA(29),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in_0(2),
      Q => output_stream_TDATA(2),
      R => '0'
    );
\data_p1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in_0(30),
      Q => output_stream_TDATA(30),
      R => '0'
    );
\data_p1_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in_0(31),
      Q => output_stream_TDATA(31),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in_0(3),
      Q => output_stream_TDATA(3),
      R => '0'
    );
\data_p1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in_0(4),
      Q => output_stream_TDATA(4),
      R => '0'
    );
\data_p1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in_0(5),
      Q => output_stream_TDATA(5),
      R => '0'
    );
\data_p1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in_0(6),
      Q => output_stream_TDATA(6),
      R => '0'
    );
\data_p1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in_0(7),
      Q => output_stream_TDATA(7),
      R => '0'
    );
\data_p1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in_0(8),
      Q => output_stream_TDATA(8),
      R => '0'
    );
\data_p1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in_0(9),
      Q => output_stream_TDATA(9),
      R => '0'
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \data_p2_reg[31]_0\(0),
      D => \data_p2_reg[31]_1\(0),
      Q => data_p2(0),
      R => '0'
    );
\data_p2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \data_p2_reg[31]_0\(0),
      D => \data_p2_reg[31]_1\(10),
      Q => data_p2(10),
      R => '0'
    );
\data_p2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \data_p2_reg[31]_0\(0),
      D => \data_p2_reg[31]_1\(11),
      Q => data_p2(11),
      R => '0'
    );
\data_p2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \data_p2_reg[31]_0\(0),
      D => \data_p2_reg[31]_1\(12),
      Q => data_p2(12),
      R => '0'
    );
\data_p2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \data_p2_reg[31]_0\(0),
      D => \data_p2_reg[31]_1\(13),
      Q => data_p2(13),
      R => '0'
    );
\data_p2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \data_p2_reg[31]_0\(0),
      D => \data_p2_reg[31]_1\(14),
      Q => data_p2(14),
      R => '0'
    );
\data_p2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \data_p2_reg[31]_0\(0),
      D => \data_p2_reg[31]_1\(15),
      Q => data_p2(15),
      R => '0'
    );
\data_p2_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \data_p2_reg[31]_0\(0),
      D => \data_p2_reg[31]_1\(16),
      Q => data_p2(16),
      R => '0'
    );
\data_p2_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \data_p2_reg[31]_0\(0),
      D => \data_p2_reg[31]_1\(17),
      Q => data_p2(17),
      R => '0'
    );
\data_p2_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \data_p2_reg[31]_0\(0),
      D => \data_p2_reg[31]_1\(18),
      Q => data_p2(18),
      R => '0'
    );
\data_p2_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \data_p2_reg[31]_0\(0),
      D => \data_p2_reg[31]_1\(19),
      Q => data_p2(19),
      R => '0'
    );
\data_p2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \data_p2_reg[31]_0\(0),
      D => \data_p2_reg[31]_1\(1),
      Q => data_p2(1),
      R => '0'
    );
\data_p2_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \data_p2_reg[31]_0\(0),
      D => \data_p2_reg[31]_1\(20),
      Q => data_p2(20),
      R => '0'
    );
\data_p2_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \data_p2_reg[31]_0\(0),
      D => \data_p2_reg[31]_1\(21),
      Q => data_p2(21),
      R => '0'
    );
\data_p2_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \data_p2_reg[31]_0\(0),
      D => \data_p2_reg[31]_1\(22),
      Q => data_p2(22),
      R => '0'
    );
\data_p2_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \data_p2_reg[31]_0\(0),
      D => \data_p2_reg[31]_1\(23),
      Q => data_p2(23),
      R => '0'
    );
\data_p2_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \data_p2_reg[31]_0\(0),
      D => \data_p2_reg[31]_1\(24),
      Q => data_p2(24),
      R => '0'
    );
\data_p2_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \data_p2_reg[31]_0\(0),
      D => \data_p2_reg[31]_1\(25),
      Q => data_p2(25),
      R => '0'
    );
\data_p2_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \data_p2_reg[31]_0\(0),
      D => \data_p2_reg[31]_1\(26),
      Q => data_p2(26),
      R => '0'
    );
\data_p2_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \data_p2_reg[31]_0\(0),
      D => \data_p2_reg[31]_1\(27),
      Q => data_p2(27),
      R => '0'
    );
\data_p2_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \data_p2_reg[31]_0\(0),
      D => \data_p2_reg[31]_1\(28),
      Q => data_p2(28),
      R => '0'
    );
\data_p2_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \data_p2_reg[31]_0\(0),
      D => \data_p2_reg[31]_1\(29),
      Q => data_p2(29),
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \data_p2_reg[31]_0\(0),
      D => \data_p2_reg[31]_1\(2),
      Q => data_p2(2),
      R => '0'
    );
\data_p2_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \data_p2_reg[31]_0\(0),
      D => \data_p2_reg[31]_1\(30),
      Q => data_p2(30),
      R => '0'
    );
\data_p2_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \data_p2_reg[31]_0\(0),
      D => \data_p2_reg[31]_1\(31),
      Q => data_p2(31),
      R => '0'
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \data_p2_reg[31]_0\(0),
      D => \data_p2_reg[31]_1\(3),
      Q => data_p2(3),
      R => '0'
    );
\data_p2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \data_p2_reg[31]_0\(0),
      D => \data_p2_reg[31]_1\(4),
      Q => data_p2(4),
      R => '0'
    );
\data_p2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \data_p2_reg[31]_0\(0),
      D => \data_p2_reg[31]_1\(5),
      Q => data_p2(5),
      R => '0'
    );
\data_p2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \data_p2_reg[31]_0\(0),
      D => \data_p2_reg[31]_1\(6),
      Q => data_p2(6),
      R => '0'
    );
\data_p2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \data_p2_reg[31]_0\(0),
      D => \data_p2_reg[31]_1\(7),
      Q => data_p2(7),
      R => '0'
    );
\data_p2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \data_p2_reg[31]_0\(0),
      D => \data_p2_reg[31]_1\(8),
      Q => data_p2(8),
      R => '0'
    );
\data_p2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \data_p2_reg[31]_0\(0),
      D => \data_p2_reg[31]_1\(9),
      Q => data_p2(9),
      R => '0'
    );
int_ap_start_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A222"
    )
        port map (
      I0 => Q(4),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => output_stream_TREADY,
      O => ap_done
    );
\q0[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7477744474447444"
    )
        port map (
      I0 => \^ack_in_t_reg_0\,
      I1 => Q(3),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_ce0,
      I3 => Q(2),
      I4 => Q(1),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_layer3_activations_ce0,
      O => E(0)
    );
\ram_reg_0_15_0_0_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7077700070007000"
    )
        port map (
      I0 => \^ack_in_t_reg_0\,
      I1 => Q(3),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_ce0,
      I3 => Q(2),
      I4 => Q(1),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_layer3_activations_ce0,
      O => p_0_in
    );
\state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC4C4C4C4C4C4C4C"
    )
        port map (
      I0 => output_stream_TREADY,
      I1 => \^output_stream_tvalid\,
      I2 => state(1),
      I3 => \^output_stream_tready_int_regslice\,
      I4 => Q(3),
      I5 => ap_enable_reg_pp0_iter1,
      O => \state[0]_i_1_n_5\
    );
\state[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEEEEEEFFFFFFFF"
    )
        port map (
      I0 => output_stream_TREADY,
      I1 => state(1),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \^output_stream_tready_int_regslice\,
      I4 => Q(3),
      I5 => \^output_stream_tvalid\,
      O => \state[1]_i_1__0_n_5\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1_n_5\,
      Q => \^output_stream_tvalid\,
      R => ap_rst_n_inv
    );
\state_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1__0_n_5\,
      Q => state(1),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_regslice_both__parameterized0\ is
  port (
    output_stream_TKEEP : out STD_LOGIC_VECTOR ( 0 to 0 );
    ack_in_t_reg_0 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    output_stream_TREADY_int_regslice : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    output_stream_TREADY : in STD_LOGIC;
    grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_output_stream_TVALID : in STD_LOGIC;
    load_p2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_regslice_both__parameterized0\ : entity is "feedforward_regslice_both";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_regslice_both__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_regslice_both__parameterized0\ is
  signal \ack_in_t_i_1__3_n_5\ : STD_LOGIC;
  signal \^ack_in_t_reg_0\ : STD_LOGIC;
  signal \data_p1[3]_i_2__0_n_5\ : STD_LOGIC;
  signal data_p2 : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \data_p2[3]_i_1__0_n_5\ : STD_LOGIC;
  signal load_p1 : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1__3\ : label is "soft_lutpair445";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:01,TWO:10,ONE:11,iSTATE:00";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:01,TWO:10,ONE:11,iSTATE:00";
  attribute SOFT_HLUTNM of \ack_in_t_i_1__3\ : label is "soft_lutpair445";
begin
  ack_in_t_reg_0 <= \^ack_in_t_reg_0\;
\FSM_sequential_state[0]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEEEEEEFFFFFFFF"
    )
        port map (
      I0 => output_stream_TREADY,
      I1 => \state__0\(0),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => output_stream_TREADY_int_regslice,
      I4 => Q(0),
      I5 => \state__0\(1),
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCCC4C4C"
    )
        port map (
      I0 => output_stream_TREADY,
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \^ack_in_t_reg_0\,
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_output_stream_TVALID,
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      S => ap_rst_n_inv
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => ap_rst_n_inv
    );
\ack_in_t_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0FFFAF0"
    )
        port map (
      I0 => output_stream_TREADY,
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_output_stream_TVALID,
      I2 => \^ack_in_t_reg_0\,
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      O => \ack_in_t_i_1__3_n_5\
    );
ack_in_t_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ack_in_t_i_1__3_n_5\,
      Q => \^ack_in_t_reg_0\,
      R => ap_rst_n_inv
    );
\data_p1[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E222222240000000"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(0),
      I2 => Q(0),
      I3 => output_stream_TREADY_int_regslice,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => output_stream_TREADY,
      O => load_p1
    );
\data_p1[3]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(0),
      I2 => data_p2(3),
      O => \data_p1[3]_i_2__0_n_5\
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[3]_i_2__0_n_5\,
      Q => output_stream_TKEEP(0),
      R => '0'
    );
\data_p2[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^ack_in_t_reg_0\,
      I1 => Q(0),
      I2 => output_stream_TREADY_int_regslice,
      I3 => ap_enable_reg_pp0_iter1,
      O => \data_p2[3]_i_1__0_n_5\
    );
\data_p2_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p2,
      D => '1',
      Q => data_p2(3),
      S => \data_p2[3]_i_1__0_n_5\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_regslice_both__parameterized0_5\ is
  port (
    output_stream_TSTRB : out STD_LOGIC_VECTOR ( 0 to 0 );
    ack_in_t_reg_0 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    output_stream_TREADY_int_regslice : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    output_stream_TREADY : in STD_LOGIC;
    grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_output_stream_TVALID : in STD_LOGIC;
    load_p2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_regslice_both__parameterized0_5\ : entity is "feedforward_regslice_both";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_regslice_both__parameterized0_5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_regslice_both__parameterized0_5\ is
  signal \ack_in_t_i_1__2_n_5\ : STD_LOGIC;
  signal \^ack_in_t_reg_0\ : STD_LOGIC;
  signal \data_p1[3]_i_2_n_5\ : STD_LOGIC;
  signal data_p2 : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \data_p2[3]_i_1_n_5\ : STD_LOGIC;
  signal load_p1 : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1__2\ : label is "soft_lutpair447";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:01,TWO:10,ONE:11,iSTATE:00";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:01,TWO:10,ONE:11,iSTATE:00";
  attribute SOFT_HLUTNM of \ack_in_t_i_1__2\ : label is "soft_lutpair447";
begin
  ack_in_t_reg_0 <= \^ack_in_t_reg_0\;
\FSM_sequential_state[0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEEEEEEFFFFFFFF"
    )
        port map (
      I0 => output_stream_TREADY,
      I1 => \state__0\(0),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => output_stream_TREADY_int_regslice,
      I4 => Q(0),
      I5 => \state__0\(1),
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCCC4C4C"
    )
        port map (
      I0 => output_stream_TREADY,
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \^ack_in_t_reg_0\,
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_output_stream_TVALID,
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      S => ap_rst_n_inv
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => ap_rst_n_inv
    );
\ack_in_t_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0FFFAF0"
    )
        port map (
      I0 => output_stream_TREADY,
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_output_stream_TVALID,
      I2 => \^ack_in_t_reg_0\,
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      O => \ack_in_t_i_1__2_n_5\
    );
ack_in_t_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ack_in_t_i_1__2_n_5\,
      Q => \^ack_in_t_reg_0\,
      R => ap_rst_n_inv
    );
\data_p1[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E222222240000000"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(0),
      I2 => Q(0),
      I3 => output_stream_TREADY_int_regslice,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => output_stream_TREADY,
      O => load_p1
    );
\data_p1[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(0),
      I2 => data_p2(3),
      O => \data_p1[3]_i_2_n_5\
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[3]_i_2_n_5\,
      Q => output_stream_TSTRB(0),
      R => '0'
    );
\data_p2[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^ack_in_t_reg_0\,
      I1 => Q(0),
      I2 => output_stream_TREADY_int_regslice,
      I3 => ap_enable_reg_pp0_iter1,
      O => \data_p2[3]_i_1_n_5\
    );
\data_p2_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p2,
      D => '1',
      Q => data_p2(3),
      S => \data_p2[3]_i_1_n_5\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_regslice_both__parameterized1\ is
  port (
    output_stream_TUSER : out STD_LOGIC_VECTOR ( 1 downto 0 );
    output_stream_TREADY : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    output_stream_TREADY_int_regslice : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_output_stream_TVALID : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_regslice_both__parameterized1\ : entity is "feedforward_regslice_both";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_regslice_both__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_regslice_both__parameterized1\ is
  signal \ack_in_t_i_1__1_n_5\ : STD_LOGIC;
  signal ack_in_t_reg_n_5 : STD_LOGIC;
  signal \data_p1[0]_i_1__1_n_5\ : STD_LOGIC;
  signal \data_p1[1]_i_1__0_n_5\ : STD_LOGIC;
  signal data_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \data_p2[0]_i_1__0_n_5\ : STD_LOGIC;
  signal \data_p2[1]_i_1_n_5\ : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^output_stream_tuser\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1__1\ : label is "soft_lutpair448";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:01,TWO:10,ONE:11,iSTATE:00";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:01,TWO:10,ONE:11,iSTATE:00";
  attribute SOFT_HLUTNM of \ack_in_t_i_1__1\ : label is "soft_lutpair448";
begin
  output_stream_TUSER(1 downto 0) <= \^output_stream_tuser\(1 downto 0);
\FSM_sequential_state[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEEEEEEFFFFFFFF"
    )
        port map (
      I0 => output_stream_TREADY,
      I1 => \state__0\(0),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => output_stream_TREADY_int_regslice,
      I4 => Q(0),
      I5 => \state__0\(1),
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCCC4C4C"
    )
        port map (
      I0 => output_stream_TREADY,
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => ack_in_t_reg_n_5,
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_output_stream_TVALID,
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      S => ap_rst_n_inv
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => ap_rst_n_inv
    );
\ack_in_t_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0FFFAF0"
    )
        port map (
      I0 => output_stream_TREADY,
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_output_stream_TVALID,
      I2 => ack_in_t_reg_n_5,
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      O => \ack_in_t_i_1__1_n_5\
    );
ack_in_t_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ack_in_t_i_1__1_n_5\,
      Q => ack_in_t_reg_n_5,
      R => ap_rst_n_inv
    );
\data_p1[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0BFBCFFF08080000"
    )
        port map (
      I0 => data_p2(0),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_output_stream_TVALID,
      I4 => output_stream_TREADY,
      I5 => \^output_stream_tuser\(0),
      O => \data_p1[0]_i_1__1_n_5\
    );
\data_p1[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0BFBCFFF08080000"
    )
        port map (
      I0 => data_p2(1),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_output_stream_TVALID,
      I4 => output_stream_TREADY,
      I5 => \^output_stream_tuser\(1),
      O => \data_p1[1]_i_1__0_n_5\
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \data_p1[0]_i_1__1_n_5\,
      Q => \^output_stream_tuser\(0),
      R => '0'
    );
\data_p1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \data_p1[1]_i_1__0_n_5\,
      Q => \^output_stream_tuser\(1),
      R => '0'
    );
\data_p2[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF0000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => output_stream_TREADY_int_regslice,
      I2 => Q(0),
      I3 => ack_in_t_reg_n_5,
      I4 => data_p2(0),
      O => \data_p2[0]_i_1__0_n_5\
    );
\data_p2[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF0000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => output_stream_TREADY_int_regslice,
      I2 => Q(0),
      I3 => ack_in_t_reg_n_5,
      I4 => data_p2(1),
      O => \data_p2[1]_i_1_n_5\
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \data_p2[0]_i_1__0_n_5\,
      Q => data_p2(0),
      R => '0'
    );
\data_p2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \data_p2[1]_i_1_n_5\,
      Q => data_p2(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_regslice_both__parameterized2\ is
  port (
    output_stream_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    output_stream_TREADY : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    output_stream_TREADY_int_regslice : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_output_stream_TVALID : in STD_LOGIC;
    grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_output_stream_TLAST : in STD_LOGIC;
    output_stream_TDATA_reg1 : in STD_LOGIC;
    output_stream_TLAST_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_regslice_both__parameterized2\ : entity is "feedforward_regslice_both";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_regslice_both__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_regslice_both__parameterized2\ is
  signal \ack_in_t_i_1__0_n_5\ : STD_LOGIC;
  signal ack_in_t_reg_n_5 : STD_LOGIC;
  signal \data_p1[0]_i_1__0_n_5\ : STD_LOGIC;
  signal \data_p1[0]_i_2_n_5\ : STD_LOGIC;
  signal data_p2 : STD_LOGIC;
  signal \data_p2[0]_i_1_n_5\ : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^output_stream_tlast\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1__0\ : label is "soft_lutpair446";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:01,TWO:10,ONE:11,iSTATE:00";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:01,TWO:10,ONE:11,iSTATE:00";
  attribute SOFT_HLUTNM of \ack_in_t_i_1__0\ : label is "soft_lutpair446";
begin
  output_stream_TLAST(0) <= \^output_stream_tlast\(0);
\FSM_sequential_state[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEEEEEEFFFFFFFF"
    )
        port map (
      I0 => output_stream_TREADY,
      I1 => \state__0\(0),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => output_stream_TREADY_int_regslice,
      I4 => Q(0),
      I5 => \state__0\(1),
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCCC4C4C"
    )
        port map (
      I0 => output_stream_TREADY,
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => ack_in_t_reg_n_5,
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_output_stream_TVALID,
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      S => ap_rst_n_inv
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => ap_rst_n_inv
    );
\ack_in_t_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0FFFAF0"
    )
        port map (
      I0 => output_stream_TREADY,
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_output_stream_TVALID,
      I2 => ack_in_t_reg_n_5,
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      O => \ack_in_t_i_1__0_n_5\
    );
ack_in_t_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ack_in_t_i_1__0_n_5\,
      Q => ack_in_t_reg_n_5,
      R => ap_rst_n_inv
    );
\data_p1[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFBEFFFA8082000"
    )
        port map (
      I0 => \data_p1[0]_i_2_n_5\,
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_output_stream_TVALID,
      I4 => output_stream_TREADY,
      I5 => \^output_stream_tlast\(0),
      O => \data_p1[0]_i_1__0_n_5\
    );
\data_p1[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data_p2,
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_output_stream_TLAST,
      I4 => output_stream_TDATA_reg1,
      I5 => output_stream_TLAST_reg,
      O => \data_p1[0]_i_2_n_5\
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \data_p1[0]_i_1__0_n_5\,
      Q => \^output_stream_tlast\(0),
      R => '0'
    );
\data_p2[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8000000"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_output_stream_TLAST,
      I1 => Q(0),
      I2 => output_stream_TLAST_reg,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_output_stream_TVALID,
      I4 => ack_in_t_reg_n_5,
      I5 => data_p2,
      O => \data_p2[0]_i_1_n_5\
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \data_p2[0]_i_1_n_5\,
      Q => data_p2,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_regslice_both__parameterized4\ is
  port (
    ack_in_t_reg_0 : out STD_LOGIC;
    output_stream_TDEST : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    output_stream_TREADY_int_regslice : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    output_stream_TREADY : in STD_LOGIC;
    grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_output_stream_TVALID : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    output_stream_TDATA_reg1 : in STD_LOGIC;
    \data_p1_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_regslice_both__parameterized4\ : entity is "feedforward_regslice_both";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_regslice_both__parameterized4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_regslice_both__parameterized4\ is
  signal ack_in_t_i_1_n_5 : STD_LOGIC;
  signal \^ack_in_t_reg_0\ : STD_LOGIC;
  signal data_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal load_p1 : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1\ : label is "soft_lutpair444";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:01,TWO:10,ONE:11,iSTATE:00";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:01,TWO:10,ONE:11,iSTATE:00";
  attribute SOFT_HLUTNM of ack_in_t_i_1 : label is "soft_lutpair444";
begin
  ack_in_t_reg_0 <= \^ack_in_t_reg_0\;
\FSM_sequential_state[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEEEEEEFFFFFFFF"
    )
        port map (
      I0 => output_stream_TREADY,
      I1 => \state__0\(0),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => output_stream_TREADY_int_regslice,
      I4 => Q(0),
      I5 => \state__0\(1),
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCCC4C4C"
    )
        port map (
      I0 => output_stream_TREADY,
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \^ack_in_t_reg_0\,
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_output_stream_TVALID,
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      S => ap_rst_n_inv
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => ap_rst_n_inv
    );
ack_in_t_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0FFFAF0"
    )
        port map (
      I0 => output_stream_TREADY,
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_output_stream_TVALID,
      I2 => \^ack_in_t_reg_0\,
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      O => ack_in_t_i_1_n_5
    );
ack_in_t_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ack_in_t_i_1_n_5,
      Q => \^ack_in_t_reg_0\,
      R => ap_rst_n_inv
    );
\data_p1[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3030AA30"
    )
        port map (
      I0 => data_p2(0),
      I1 => output_stream_TDATA_reg1,
      I2 => \data_p1_reg[7]_0\(0),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      O => p_0_in(0)
    );
\data_p1[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3030AA30"
    )
        port map (
      I0 => data_p2(1),
      I1 => output_stream_TDATA_reg1,
      I2 => \data_p1_reg[7]_0\(1),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      O => p_0_in(1)
    );
\data_p1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3030AA30"
    )
        port map (
      I0 => data_p2(2),
      I1 => output_stream_TDATA_reg1,
      I2 => \data_p1_reg[7]_0\(2),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      O => p_0_in(2)
    );
\data_p1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3030AA30"
    )
        port map (
      I0 => data_p2(3),
      I1 => output_stream_TDATA_reg1,
      I2 => \data_p1_reg[7]_0\(3),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      O => p_0_in(3)
    );
\data_p1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3030AA30"
    )
        port map (
      I0 => data_p2(4),
      I1 => output_stream_TDATA_reg1,
      I2 => \data_p1_reg[7]_0\(4),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      O => p_0_in(4)
    );
\data_p1[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3030AA30"
    )
        port map (
      I0 => data_p2(5),
      I1 => output_stream_TDATA_reg1,
      I2 => \data_p1_reg[7]_0\(5),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      O => p_0_in(5)
    );
\data_p1[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3030AA30"
    )
        port map (
      I0 => data_p2(6),
      I1 => output_stream_TDATA_reg1,
      I2 => \data_p1_reg[7]_0\(6),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      O => p_0_in(6)
    );
\data_p1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E222222240000000"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(0),
      I2 => Q(0),
      I3 => output_stream_TREADY_int_regslice,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => output_stream_TREADY,
      O => load_p1
    );
\data_p1[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3030AA30"
    )
        port map (
      I0 => data_p2(7),
      I1 => output_stream_TDATA_reg1,
      I2 => \data_p1_reg[7]_0\(7),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      O => p_0_in(7)
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(0),
      Q => output_stream_TDEST(0),
      R => '0'
    );
\data_p1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(1),
      Q => output_stream_TDEST(1),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(2),
      Q => output_stream_TDEST(2),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(3),
      Q => output_stream_TDEST(3),
      R => '0'
    );
\data_p1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(4),
      Q => output_stream_TDEST(4),
      R => '0'
    );
\data_p1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(5),
      Q => output_stream_TDEST(5),
      R => '0'
    );
\data_p1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(6),
      Q => output_stream_TDEST(6),
      R => '0'
    );
\data_p1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(7),
      Q => output_stream_TDEST(7),
      R => '0'
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => data_p2(0),
      R => '0'
    );
\data_p2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => data_p2(1),
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => data_p2(2),
      R => '0'
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => data_p2(3),
      R => '0'
    );
\data_p2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => data_p2(4),
      R => '0'
    );
\data_p2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(5),
      Q => data_p2(5),
      R => '0'
    );
\data_p2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(6),
      Q => data_p2(6),
      R => '0'
    );
\data_p2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(7),
      Q => data_p2(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_feedforward_Pipeline_VITIS_LOOP_106_3 is
  port (
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_127_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_126_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_125_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_124_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_116_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_113_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_107_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_106_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_104_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_103_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_101_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_100_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_97_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_93_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_92_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_91_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_90_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_89_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_88_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_85_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_80_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_79_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_77_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_76_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_75_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_72_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_68_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_66_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_65_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_64_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_61_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_60_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_58_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_57_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_56_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_53_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_52_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_45_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_41_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_36_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_34_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_31_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_30_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_24_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_23_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_21_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_19_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_17_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_15_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_14_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_13_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_12_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_6_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_3_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_2_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_1_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    \trunc_ln106_1_reg_3985_reg[0]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \layer1_quant_25_fu_650_reg[0]_0\ : out STD_LOGIC;
    \layer1_quant_47_fu_738_reg[0]_0\ : out STD_LOGIC;
    \layer1_quant_39_fu_706_reg[0]_0\ : out STD_LOGIC;
    \layer1_quant_73_fu_842_reg[0]_0\ : out STD_LOGIC;
    \layer1_quant_123_fu_1042_reg[0]_0\ : out STD_LOGIC;
    \layer1_quant_111_fu_994_reg[0]_0\ : out STD_LOGIC;
    \layer1_quant_105_fu_970_reg[0]_0\ : out STD_LOGIC;
    \layer1_quant_44_fu_726_reg[0]_0\ : out STD_LOGIC;
    \layer1_quant_9_fu_586_reg[0]_0\ : out STD_LOGIC;
    \layer1_quant_46_fu_734_reg[0]_0\ : out STD_LOGIC;
    \layer1_quant_37_fu_698_reg[0]_0\ : out STD_LOGIC;
    \layer1_quant_40_fu_710_reg[0]_0\ : out STD_LOGIC;
    \layer1_quant_48_fu_742_reg[0]_0\ : out STD_LOGIC;
    \layer1_quant_38_fu_702_reg[0]_0\ : out STD_LOGIC;
    \layer1_quant_81_fu_874_reg[0]_0\ : out STD_LOGIC;
    \layer1_quant_109_fu_986_reg[0]_0\ : out STD_LOGIC;
    \layer1_quant_74_fu_846_reg[0]_0\ : out STD_LOGIC;
    \layer1_quant_50_fu_750_reg[0]_0\ : out STD_LOGIC;
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_ap_start_reg_reg : out STD_LOGIC;
    add_ln51_95_fu_2670_p2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    add_ln51_98_fu_2696_p2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    add_ln51_127_fu_2878_p2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    add_ln51_134_fu_2930_p2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    add_ln51_130_fu_2904_p2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    add_ln51_142_fu_2982_p2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    add_ln51_149_fu_3034_p2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    add_ln51_145_fu_3008_p2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    add_ln51_137_fu_2956_p2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    add_ln51_158_fu_3086_p2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    add_ln51_165_fu_3138_p2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    add_ln51_161_fu_3112_p2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    add_ln51_173_fu_3190_p2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    add_ln51_180_fu_3242_p2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    add_ln51_176_fu_3216_p2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    add_ln51_168_fu_3164_p2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    add_ln51_152_fu_3060_p2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    add_ln51_183_fu_3268_p2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_ap_start_reg : in STD_LOGIC;
    grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_address0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_layer1_activations_1_address0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_rst_n : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_feedforward_Pipeline_VITIS_LOOP_106_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_feedforward_Pipeline_VITIS_LOOP_106_3 is
  signal add_ln106_fu_1998_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_sig_allocacmp_i : STD_LOGIC_VECTOR ( 0 to 0 );
  signal flow_control_loop_pipe_sequential_init_U_n_28 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_activations_address0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_100_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_101_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_102_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_103_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_104_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_105_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_106_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_107_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_108_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_109_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_10_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_110_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_111_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_112_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_113_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_114_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_115_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_116_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_117_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_118_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_119_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_11_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_120_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_121_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_122_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_123_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_124_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_125_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_126_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_127_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_12_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_13_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_14_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_15_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_16_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_17_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_18_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_19_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_1_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_20_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_21_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_22_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_23_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_24_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_25_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_26_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_27_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_28_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_29_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_2_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_30_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_31_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_32_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_33_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_34_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_35_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_36_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_37_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_38_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_39_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_3_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_40_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_41_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_42_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_43_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_44_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_45_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_46_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_47_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_48_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_49_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_4_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_50_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_51_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_52_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_53_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_54_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_55_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_56_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_57_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_58_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_59_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_5_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_60_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_61_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_62_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_63_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_64_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_65_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_66_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_67_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_68_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_69_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_6_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_70_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_71_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_72_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_73_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_74_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_75_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_76_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_77_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_78_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_79_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_7_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_80_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_81_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_82_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_83_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_84_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_85_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_86_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_87_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_88_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_89_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_8_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_90_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_91_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_92_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_93_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_94_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_95_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_96_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_97_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_98_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_99_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_9_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i_2_fu_5460 : STD_LOGIC;
  signal \i_2_fu_546_reg_n_5_[0]\ : STD_LOGIC;
  signal \i_2_fu_546_reg_n_5_[1]\ : STD_LOGIC;
  signal \i_2_fu_546_reg_n_5_[2]\ : STD_LOGIC;
  signal \i_2_fu_546_reg_n_5_[3]\ : STD_LOGIC;
  signal \i_2_fu_546_reg_n_5_[4]\ : STD_LOGIC;
  signal \i_2_fu_546_reg_n_5_[5]\ : STD_LOGIC;
  signal \i_2_fu_546_reg_n_5_[6]\ : STD_LOGIC;
  signal \i_2_fu_546_reg_n_5_[7]\ : STD_LOGIC;
  signal \layer1_quant_100_fu_950[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer1_quant_101_fu_954[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer1_quant_101_fu_954[0]_i_2_n_5\ : STD_LOGIC;
  signal \layer1_quant_102_fu_958[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer1_quant_103_fu_962[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer1_quant_103_fu_962[0]_i_2_n_5\ : STD_LOGIC;
  signal \layer1_quant_104_fu_966[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer1_quant_105_fu_970[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer1_quant_105_fu_970[0]_i_2_n_5\ : STD_LOGIC;
  signal \layer1_quant_106_fu_974[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer1_quant_107_fu_978[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer1_quant_107_fu_978[0]_i_2_n_5\ : STD_LOGIC;
  signal \layer1_quant_108_fu_982[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer1_quant_109_fu_986[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer1_quant_109_fu_986[0]_i_2_n_5\ : STD_LOGIC;
  signal \layer1_quant_10_fu_590[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer1_quant_110_fu_990[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer1_quant_111_fu_994[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer1_quant_111_fu_994[0]_i_2_n_5\ : STD_LOGIC;
  signal \layer1_quant_112_fu_998[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer1_quant_113_fu_1002[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer1_quant_113_fu_1002[0]_i_2_n_5\ : STD_LOGIC;
  signal \layer1_quant_114_fu_1006[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer1_quant_115_fu_1010[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer1_quant_115_fu_1010[0]_i_2_n_5\ : STD_LOGIC;
  signal \layer1_quant_116_fu_1014[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer1_quant_117_fu_1018[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer1_quant_117_fu_1018[0]_i_2_n_5\ : STD_LOGIC;
  signal \layer1_quant_118_fu_1022[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer1_quant_119_fu_1026[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer1_quant_119_fu_1026[0]_i_2_n_5\ : STD_LOGIC;
  signal \layer1_quant_11_fu_594[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer1_quant_120_fu_1030[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer1_quant_121_fu_1034[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer1_quant_121_fu_1034[0]_i_2_n_5\ : STD_LOGIC;
  signal \layer1_quant_122_fu_1038[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer1_quant_123_fu_1042[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer1_quant_123_fu_1042[0]_i_2_n_5\ : STD_LOGIC;
  signal \layer1_quant_124_fu_1046[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer1_quant_125_fu_1050[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer1_quant_125_fu_1050[0]_i_2_n_5\ : STD_LOGIC;
  signal \layer1_quant_126_fu_1054[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer1_quant_126_fu_1054[0]_i_2_n_5\ : STD_LOGIC;
  signal \layer1_quant_127_fu_1058[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer1_quant_127_fu_1058[0]_i_3_n_5\ : STD_LOGIC;
  signal \layer1_quant_127_fu_1058[0]_i_4_n_5\ : STD_LOGIC;
  signal \layer1_quant_12_fu_598[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer1_quant_13_fu_602[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer1_quant_14_fu_606[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer1_quant_15_fu_610[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer1_quant_16_fu_614[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer1_quant_17_fu_618[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer1_quant_18_fu_622[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer1_quant_19_fu_626[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer1_quant_1_fu_554[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer1_quant_20_fu_630[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer1_quant_21_fu_634[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer1_quant_22_fu_638[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer1_quant_23_fu_642[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer1_quant_24_fu_646[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer1_quant_25_fu_650[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer1_quant_26_fu_654[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer1_quant_27_fu_658[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer1_quant_28_fu_662[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer1_quant_29_fu_666[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer1_quant_2_fu_558[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer1_quant_30_fu_670[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer1_quant_30_fu_670[0]_i_2_n_5\ : STD_LOGIC;
  signal \layer1_quant_31_fu_674[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer1_quant_31_fu_674[0]_i_2_n_5\ : STD_LOGIC;
  signal \layer1_quant_32_fu_678[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer1_quant_33_fu_682[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer1_quant_34_fu_686[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer1_quant_35_fu_690[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer1_quant_36_fu_694[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer1_quant_37_fu_698[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer1_quant_38_fu_702[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer1_quant_39_fu_706[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer1_quant_3_fu_562[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer1_quant_40_fu_710[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer1_quant_41_fu_714[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer1_quant_42_fu_718[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer1_quant_43_fu_722[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer1_quant_44_fu_726[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer1_quant_45_fu_730[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer1_quant_46_fu_734[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer1_quant_47_fu_738[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer1_quant_48_fu_742[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer1_quant_49_fu_746[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer1_quant_4_fu_566[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer1_quant_50_fu_750[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer1_quant_51_fu_754[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer1_quant_52_fu_758[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer1_quant_53_fu_762[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer1_quant_54_fu_766[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer1_quant_55_fu_770[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer1_quant_56_fu_774[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer1_quant_57_fu_778[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer1_quant_58_fu_782[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer1_quant_59_fu_786[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer1_quant_5_fu_570[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer1_quant_60_fu_790[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer1_quant_61_fu_794[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer1_quant_62_fu_798[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer1_quant_62_fu_798[0]_i_2_n_5\ : STD_LOGIC;
  signal \layer1_quant_63_fu_802[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer1_quant_63_fu_802[0]_i_2_n_5\ : STD_LOGIC;
  signal \layer1_quant_64_fu_806[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer1_quant_65_fu_810[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer1_quant_66_fu_814[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer1_quant_67_fu_818[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer1_quant_68_fu_822[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer1_quant_69_fu_826[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer1_quant_6_fu_574[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer1_quant_70_fu_830[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer1_quant_71_fu_834[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer1_quant_72_fu_838[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer1_quant_73_fu_842[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer1_quant_74_fu_846[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer1_quant_75_fu_850[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer1_quant_76_fu_854[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer1_quant_77_fu_858[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer1_quant_78_fu_862[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer1_quant_79_fu_866[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer1_quant_7_fu_578[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer1_quant_80_fu_870[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer1_quant_81_fu_874[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer1_quant_82_fu_878[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer1_quant_83_fu_882[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer1_quant_84_fu_886[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer1_quant_85_fu_890[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer1_quant_86_fu_894[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer1_quant_87_fu_898[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer1_quant_88_fu_902[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer1_quant_89_fu_906[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer1_quant_8_fu_582[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer1_quant_90_fu_910[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer1_quant_91_fu_914[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer1_quant_92_fu_918[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer1_quant_93_fu_922[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer1_quant_94_fu_926[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer1_quant_94_fu_926[0]_i_2_n_5\ : STD_LOGIC;
  signal \layer1_quant_95_fu_930[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer1_quant_95_fu_930[0]_i_2_n_5\ : STD_LOGIC;
  signal \layer1_quant_96_fu_934[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer1_quant_97_fu_938[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer1_quant_97_fu_938[0]_i_2_n_5\ : STD_LOGIC;
  signal \layer1_quant_98_fu_942[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer1_quant_99_fu_946[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer1_quant_99_fu_946[0]_i_2_n_5\ : STD_LOGIC;
  signal \layer1_quant_9_fu_586[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer1_quant_fu_550[0]_i_1_n_5\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \^trunc_ln106_1_reg_3985_reg[0]_0\ : STD_LOGIC;
  signal \trunc_ln106_1_reg_3985_reg_n_5_[1]\ : STD_LOGIC;
  signal \trunc_ln106_1_reg_3985_reg_n_5_[2]\ : STD_LOGIC;
  signal \trunc_ln106_1_reg_3985_reg_n_5_[3]\ : STD_LOGIC;
  signal \trunc_ln106_1_reg_3985_reg_n_5_[4]\ : STD_LOGIC;
  signal \trunc_ln106_1_reg_3985_reg_n_5_[5]\ : STD_LOGIC;
  signal \trunc_ln106_1_reg_3985_reg_n_5_[6]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \add_ln51_127_reg_3794[0]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \add_ln51_127_reg_3794[2]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \add_ln51_130_reg_3799[0]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \add_ln51_130_reg_3799[2]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \add_ln51_134_reg_3804[0]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \add_ln51_134_reg_3804[2]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \add_ln51_137_reg_3809[0]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \add_ln51_137_reg_3809[2]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \add_ln51_142_reg_3814[0]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \add_ln51_142_reg_3814[2]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \add_ln51_145_reg_3819[0]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \add_ln51_145_reg_3819[2]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \add_ln51_149_reg_3824[0]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \add_ln51_149_reg_3824[2]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \add_ln51_152_reg_3829[0]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \add_ln51_152_reg_3829[2]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \add_ln51_158_reg_3834[0]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \add_ln51_158_reg_3834[2]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \add_ln51_161_reg_3839[0]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \add_ln51_161_reg_3839[2]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \add_ln51_165_reg_3844[0]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \add_ln51_165_reg_3844[2]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \add_ln51_168_reg_3849[0]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \add_ln51_168_reg_3849[2]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \add_ln51_173_reg_3854[0]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \add_ln51_173_reg_3854[2]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \add_ln51_176_reg_3859[0]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \add_ln51_176_reg_3859[2]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \add_ln51_180_reg_3864[0]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \add_ln51_180_reg_3864[2]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \add_ln51_183_reg_3869[0]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \add_ln51_183_reg_3869[2]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \add_ln51_95_reg_3754[0]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \add_ln51_95_reg_3754[2]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \add_ln51_98_reg_3759[0]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \add_ln51_98_reg_3759[2]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \layer1_quant_101_fu_954[0]_i_2\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \layer1_quant_103_fu_962[0]_i_2\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \layer1_quant_105_fu_970[0]_i_2\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \layer1_quant_107_fu_978[0]_i_2\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \layer1_quant_109_fu_986[0]_i_2\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \layer1_quant_111_fu_994[0]_i_2\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \layer1_quant_113_fu_1002[0]_i_2\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \layer1_quant_115_fu_1010[0]_i_2\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \layer1_quant_117_fu_1018[0]_i_2\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \layer1_quant_119_fu_1026[0]_i_2\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \layer1_quant_121_fu_1034[0]_i_2\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \layer1_quant_123_fu_1042[0]_i_2\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \layer1_quant_125_fu_1050[0]_i_2\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \layer1_quant_126_fu_1054[0]_i_2\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \layer1_quant_127_fu_1058[0]_i_3\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \layer1_quant_127_fu_1058[0]_i_4\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \layer1_quant_30_fu_670[0]_i_2\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \layer1_quant_31_fu_674[0]_i_2\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \layer1_quant_62_fu_798[0]_i_2\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \layer1_quant_63_fu_802[0]_i_2\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \layer1_quant_94_fu_926[0]_i_2\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \layer1_quant_95_fu_930[0]_i_2\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \layer1_quant_97_fu_938[0]_i_2\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \layer1_quant_99_fu_946[0]_i_2\ : label is "soft_lutpair22";
begin
  grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_100_out(0) <= \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_100_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_101_out(0) <= \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_101_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_103_out(0) <= \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_103_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_104_out(0) <= \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_104_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_106_out(0) <= \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_106_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_107_out(0) <= \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_107_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_113_out(0) <= \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_113_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_116_out(0) <= \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_116_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_124_out(0) <= \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_124_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_125_out(0) <= \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_125_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_126_out(0) <= \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_126_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_127_out(0) <= \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_127_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_12_out(0) <= \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_12_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_13_out(0) <= \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_13_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_14_out(0) <= \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_14_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_15_out(0) <= \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_15_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_17_out(0) <= \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_17_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_19_out(0) <= \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_19_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_1_out(0) <= \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_1_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_21_out(0) <= \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_21_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_23_out(0) <= \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_23_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_24_out(0) <= \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_24_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_2_out(0) <= \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_2_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_30_out(0) <= \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_30_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_31_out(0) <= \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_31_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_34_out(0) <= \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_34_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_36_out(0) <= \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_36_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_3_out(0) <= \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_3_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_41_out(0) <= \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_41_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_45_out(0) <= \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_45_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_52_out(0) <= \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_52_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_53_out(0) <= \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_53_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_56_out(0) <= \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_56_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_57_out(0) <= \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_57_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_58_out(0) <= \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_58_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_60_out(0) <= \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_60_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_61_out(0) <= \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_61_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_64_out(0) <= \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_64_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_65_out(0) <= \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_65_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_66_out(0) <= \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_66_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_68_out(0) <= \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_68_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_6_out(0) <= \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_6_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_72_out(0) <= \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_72_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_75_out(0) <= \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_75_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_76_out(0) <= \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_76_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_77_out(0) <= \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_77_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_79_out(0) <= \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_79_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_80_out(0) <= \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_80_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_85_out(0) <= \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_85_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_88_out(0) <= \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_88_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_89_out(0) <= \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_89_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_90_out(0) <= \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_90_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_91_out(0) <= \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_91_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_92_out(0) <= \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_92_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_93_out(0) <= \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_93_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_97_out(0) <= \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_97_out\(0);
  \trunc_ln106_1_reg_3985_reg[0]_0\ <= \^trunc_ln106_1_reg_3985_reg[0]_0\;
\add_ln51_127_reg_3794[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_39_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_54_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_86_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_out(0),
      O => \layer1_quant_39_fu_706_reg[0]_0\
    );
\add_ln51_127_reg_3794[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"177E"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_86_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_39_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_54_out(0),
      O => add_ln51_127_fu_2878_p2(0)
    );
\add_ln51_127_reg_3794[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_86_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_54_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_39_out(0),
      O => add_ln51_127_fu_2878_p2(1)
    );
\add_ln51_130_reg_3799[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_123_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_102_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_84_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_112_out(0),
      O => \layer1_quant_123_fu_1042_reg[0]_0\
    );
\add_ln51_130_reg_3799[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"177E"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_112_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_84_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_123_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_102_out(0),
      O => add_ln51_130_fu_2904_p2(0)
    );
\add_ln51_130_reg_3799[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_112_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_84_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_102_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_123_out(0),
      O => add_ln51_130_fu_2904_p2(1)
    );
\add_ln51_134_reg_3804[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_73_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_22_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_35_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_5_out(0),
      O => \layer1_quant_73_fu_842_reg[0]_0\
    );
\add_ln51_134_reg_3804[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"177E"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_5_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_35_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_73_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_22_out(0),
      O => add_ln51_134_fu_2930_p2(0)
    );
\add_ln51_134_reg_3804[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_5_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_35_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_22_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_73_out(0),
      O => add_ln51_134_fu_2930_p2(1)
    );
\add_ln51_137_reg_3809[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_9_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_82_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_29_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_122_out(0),
      O => \layer1_quant_9_fu_586_reg[0]_0\
    );
\add_ln51_137_reg_3809[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"177E"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_122_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_29_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_9_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_82_out(0),
      O => add_ln51_137_fu_2956_p2(0)
    );
\add_ln51_137_reg_3809[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_122_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_29_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_82_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_9_out(0),
      O => add_ln51_137_fu_2956_p2(1)
    );
\add_ln51_142_reg_3814[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_111_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_98_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_121_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_63_out(0),
      O => \layer1_quant_111_fu_994_reg[0]_0\
    );
\add_ln51_142_reg_3814[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"177E"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_63_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_121_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_111_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_98_out(0),
      O => add_ln51_142_fu_2982_p2(0)
    );
\add_ln51_142_reg_3814[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_63_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_121_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_98_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_111_out(0),
      O => add_ln51_142_fu_2982_p2(1)
    );
\add_ln51_145_reg_3819[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_44_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_120_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_95_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_62_out(0),
      O => \layer1_quant_44_fu_726_reg[0]_0\
    );
\add_ln51_145_reg_3819[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"177E"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_62_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_95_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_44_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_120_out(0),
      O => add_ln51_145_fu_3008_p2(0)
    );
\add_ln51_145_reg_3819[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_62_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_95_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_120_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_44_out(0),
      O => add_ln51_145_fu_3008_p2(1)
    );
\add_ln51_149_reg_3824[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_105_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_42_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_67_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_20_out(0),
      O => \layer1_quant_105_fu_970_reg[0]_0\
    );
\add_ln51_149_reg_3824[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"177E"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_20_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_67_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_105_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_42_out(0),
      O => add_ln51_149_fu_3034_p2(0)
    );
\add_ln51_149_reg_3824[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_20_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_67_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_42_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_105_out(0),
      O => add_ln51_149_fu_3034_p2(1)
    );
\add_ln51_152_reg_3829[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_74_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_110_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_119_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_49_out(0),
      O => \layer1_quant_74_fu_846_reg[0]_0\
    );
\add_ln51_152_reg_3829[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"177E"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_49_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_119_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_74_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_110_out(0),
      O => add_ln51_152_fu_3060_p2(0)
    );
\add_ln51_152_reg_3829[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_49_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_119_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_110_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_74_out(0),
      O => add_ln51_152_fu_3060_p2(1)
    );
\add_ln51_158_reg_3834[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_46_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_59_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_28_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_118_out(0),
      O => \layer1_quant_46_fu_734_reg[0]_0\
    );
\add_ln51_158_reg_3834[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"177E"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_118_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_28_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_46_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_59_out(0),
      O => add_ln51_158_fu_3086_p2(0)
    );
\add_ln51_158_reg_3834[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_118_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_28_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_59_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_46_out(0),
      O => add_ln51_158_fu_3086_p2(1)
    );
\add_ln51_161_reg_3839[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_40_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_10_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_8_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_69_out(0),
      O => \layer1_quant_40_fu_710_reg[0]_0\
    );
\add_ln51_161_reg_3839[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"177E"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_69_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_8_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_40_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_10_out(0),
      O => add_ln51_161_fu_3112_p2(0)
    );
\add_ln51_161_reg_3839[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_69_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_8_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_10_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_40_out(0),
      O => add_ln51_161_fu_3112_p2(1)
    );
\add_ln51_165_reg_3844[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_37_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_27_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_7_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_117_out(0),
      O => \layer1_quant_37_fu_698_reg[0]_0\
    );
\add_ln51_165_reg_3844[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"177E"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_117_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_7_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_37_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_27_out(0),
      O => add_ln51_165_fu_3138_p2(0)
    );
\add_ln51_165_reg_3844[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_117_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_7_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_27_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_37_out(0),
      O => add_ln51_165_fu_3138_p2(1)
    );
\add_ln51_168_reg_3849[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_109_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_70_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_87_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_4_out(0),
      O => \layer1_quant_109_fu_986_reg[0]_0\
    );
\add_ln51_168_reg_3849[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"177E"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_4_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_87_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_109_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_70_out(0),
      O => add_ln51_168_fu_3164_p2(0)
    );
\add_ln51_168_reg_3849[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_4_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_87_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_70_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_109_out(0),
      O => add_ln51_168_fu_3164_p2(1)
    );
\add_ln51_173_reg_3854[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_48_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_78_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_94_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_83_out(0),
      O => \layer1_quant_48_fu_742_reg[0]_0\
    );
\add_ln51_173_reg_3854[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"177E"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_83_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_94_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_48_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_78_out(0),
      O => add_ln51_173_fu_3190_p2(0)
    );
\add_ln51_173_reg_3854[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_83_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_94_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_78_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_48_out(0),
      O => add_ln51_173_fu_3190_p2(1)
    );
\add_ln51_176_reg_3859[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_81_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_115_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_26_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_16_out(0),
      O => \layer1_quant_81_fu_874_reg[0]_0\
    );
\add_ln51_176_reg_3859[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"177E"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_16_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_26_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_81_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_115_out(0),
      O => add_ln51_176_fu_3216_p2(0)
    );
\add_ln51_176_reg_3859[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_16_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_26_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_115_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_81_out(0),
      O => add_ln51_176_fu_3216_p2(1)
    );
\add_ln51_180_reg_3864[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_38_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_108_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_18_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_71_out(0),
      O => \layer1_quant_38_fu_702_reg[0]_0\
    );
\add_ln51_180_reg_3864[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"177E"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_71_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_18_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_38_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_108_out(0),
      O => add_ln51_180_fu_3242_p2(0)
    );
\add_ln51_180_reg_3864[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_71_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_18_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_108_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_38_out(0),
      O => add_ln51_180_fu_3242_p2(1)
    );
\add_ln51_183_reg_3869[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_50_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_11_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_51_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_43_out(0),
      O => \layer1_quant_50_fu_750_reg[0]_0\
    );
\add_ln51_183_reg_3869[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"71E7"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_43_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_51_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_50_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_11_out(0),
      O => add_ln51_183_fu_3268_p2(0)
    );
\add_ln51_183_reg_3869[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_43_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_51_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_11_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_50_out(0),
      O => add_ln51_183_fu_3268_p2(1)
    );
\add_ln51_95_reg_3754[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_25_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_114_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_55_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_96_out(0),
      O => \layer1_quant_25_fu_650_reg[0]_0\
    );
\add_ln51_95_reg_3754[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"177E"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_96_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_55_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_25_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_114_out(0),
      O => add_ln51_95_fu_2670_p2(0)
    );
\add_ln51_95_reg_3754[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_96_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_55_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_114_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_25_out(0),
      O => add_ln51_95_fu_2670_p2(1)
    );
\add_ln51_98_reg_3759[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_47_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_99_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_33_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_32_out(0),
      O => \layer1_quant_47_fu_738_reg[0]_0\
    );
\add_ln51_98_reg_3759[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"177E"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_32_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_33_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_47_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_99_out(0),
      O => add_ln51_98_fu_2696_p2(0)
    );
\add_ln51_98_reg_3759[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_32_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_33_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_99_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_47_out(0),
      O => add_ln51_98_fu_2696_p2(1)
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_28,
      Q => p_0_in(7),
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_14
     port map (
      ADDRARDADDR(5 downto 0) => ADDRARDADDR(5 downto 0),
      D(1 downto 0) => D(1 downto 0),
      Q(2 downto 0) => Q(2 downto 0),
      add_ln106_fu_1998_p2(7 downto 0) => add_ln106_fu_1998_p2(7 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sig_allocacmp_i(0) => ap_sig_allocacmp_i(0),
      grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_ap_start_reg => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_ap_start_reg,
      grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_ap_start_reg_reg => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_ap_start_reg_reg,
      grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_ap_start_reg_reg_0 => flow_control_loop_pipe_sequential_init_U_n_28,
      grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_activations_address0(5 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_activations_address0(5 downto 0),
      grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_layer1_activations_1_address0(5 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_layer1_activations_1_address0(5 downto 0),
      grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_address0(5 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_address0(5 downto 0),
      i_2_fu_5460 => i_2_fu_5460,
      \i_2_fu_546_reg[4]\ => \i_2_fu_546_reg_n_5_[1]\,
      \i_2_fu_546_reg[4]_0\ => \i_2_fu_546_reg_n_5_[3]\,
      \i_2_fu_546_reg[4]_1\ => \i_2_fu_546_reg_n_5_[4]\,
      \i_2_fu_546_reg[4]_2\ => \i_2_fu_546_reg_n_5_[2]\,
      \i_2_fu_546_reg[4]_3\ => \i_2_fu_546_reg_n_5_[0]\,
      \i_2_fu_546_reg[7]\ => \i_2_fu_546_reg_n_5_[7]\,
      ram_reg => \i_2_fu_546_reg_n_5_[6]\,
      ram_reg_0 => \i_2_fu_546_reg_n_5_[5]\
    );
\i_2_fu_546_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_2_fu_5460,
      D => add_ln106_fu_1998_p2(0),
      Q => \i_2_fu_546_reg_n_5_[0]\,
      R => '0'
    );
\i_2_fu_546_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_2_fu_5460,
      D => add_ln106_fu_1998_p2(1),
      Q => \i_2_fu_546_reg_n_5_[1]\,
      R => '0'
    );
\i_2_fu_546_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_2_fu_5460,
      D => add_ln106_fu_1998_p2(2),
      Q => \i_2_fu_546_reg_n_5_[2]\,
      R => '0'
    );
\i_2_fu_546_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_2_fu_5460,
      D => add_ln106_fu_1998_p2(3),
      Q => \i_2_fu_546_reg_n_5_[3]\,
      R => '0'
    );
\i_2_fu_546_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_2_fu_5460,
      D => add_ln106_fu_1998_p2(4),
      Q => \i_2_fu_546_reg_n_5_[4]\,
      R => '0'
    );
\i_2_fu_546_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_2_fu_5460,
      D => add_ln106_fu_1998_p2(5),
      Q => \i_2_fu_546_reg_n_5_[5]\,
      R => '0'
    );
\i_2_fu_546_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_2_fu_5460,
      D => add_ln106_fu_1998_p2(6),
      Q => \i_2_fu_546_reg_n_5_[6]\,
      R => '0'
    );
\i_2_fu_546_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_2_fu_5460,
      D => add_ln106_fu_1998_p2(7),
      Q => \i_2_fu_546_reg_n_5_[7]\,
      R => '0'
    );
\layer1_quant_100_fu_950[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_101_fu_954[0]_i_2_n_5\,
      I2 => \layer1_quant_126_fu_1054[0]_i_2_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_100_out\(0),
      O => \layer1_quant_100_fu_950[0]_i_1_n_5\
    );
\layer1_quant_100_fu_950_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_100_fu_950[0]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_100_out\(0),
      R => '0'
    );
\layer1_quant_101_fu_954[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_101_fu_954[0]_i_2_n_5\,
      I2 => \layer1_quant_127_fu_1058[0]_i_4_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_101_out\(0),
      O => \layer1_quant_101_fu_954[0]_i_1_n_5\
    );
\layer1_quant_101_fu_954[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \trunc_ln106_1_reg_3985_reg_n_5_[4]\,
      I1 => \trunc_ln106_1_reg_3985_reg_n_5_[3]\,
      I2 => \trunc_ln106_1_reg_3985_reg_n_5_[1]\,
      I3 => \trunc_ln106_1_reg_3985_reg_n_5_[2]\,
      O => \layer1_quant_101_fu_954[0]_i_2_n_5\
    );
\layer1_quant_101_fu_954_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_101_fu_954[0]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_101_out\(0),
      R => '0'
    );
\layer1_quant_102_fu_958[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_103_fu_962[0]_i_2_n_5\,
      I2 => \layer1_quant_126_fu_1054[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_102_out(0),
      O => \layer1_quant_102_fu_958[0]_i_1_n_5\
    );
\layer1_quant_102_fu_958_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_102_fu_958[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_102_out(0),
      R => '0'
    );
\layer1_quant_103_fu_962[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_103_fu_962[0]_i_2_n_5\,
      I2 => \layer1_quant_127_fu_1058[0]_i_4_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_103_out\(0),
      O => \layer1_quant_103_fu_962[0]_i_1_n_5\
    );
\layer1_quant_103_fu_962[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \trunc_ln106_1_reg_3985_reg_n_5_[4]\,
      I1 => \trunc_ln106_1_reg_3985_reg_n_5_[3]\,
      I2 => \trunc_ln106_1_reg_3985_reg_n_5_[2]\,
      I3 => \trunc_ln106_1_reg_3985_reg_n_5_[1]\,
      O => \layer1_quant_103_fu_962[0]_i_2_n_5\
    );
\layer1_quant_103_fu_962_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_103_fu_962[0]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_103_out\(0),
      R => '0'
    );
\layer1_quant_104_fu_966[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_105_fu_970[0]_i_2_n_5\,
      I2 => \layer1_quant_126_fu_1054[0]_i_2_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_104_out\(0),
      O => \layer1_quant_104_fu_966[0]_i_1_n_5\
    );
\layer1_quant_104_fu_966_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_104_fu_966[0]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_104_out\(0),
      R => '0'
    );
\layer1_quant_105_fu_970[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_105_fu_970[0]_i_2_n_5\,
      I2 => \layer1_quant_127_fu_1058[0]_i_4_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_105_out(0),
      O => \layer1_quant_105_fu_970[0]_i_1_n_5\
    );
\layer1_quant_105_fu_970[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \trunc_ln106_1_reg_3985_reg_n_5_[4]\,
      I1 => \trunc_ln106_1_reg_3985_reg_n_5_[3]\,
      I2 => \trunc_ln106_1_reg_3985_reg_n_5_[2]\,
      I3 => \trunc_ln106_1_reg_3985_reg_n_5_[1]\,
      O => \layer1_quant_105_fu_970[0]_i_2_n_5\
    );
\layer1_quant_105_fu_970_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_105_fu_970[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_105_out(0),
      R => '0'
    );
\layer1_quant_106_fu_974[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_107_fu_978[0]_i_2_n_5\,
      I2 => \layer1_quant_126_fu_1054[0]_i_2_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_106_out\(0),
      O => \layer1_quant_106_fu_974[0]_i_1_n_5\
    );
\layer1_quant_106_fu_974_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_106_fu_974[0]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_106_out\(0),
      R => '0'
    );
\layer1_quant_107_fu_978[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_107_fu_978[0]_i_2_n_5\,
      I2 => \layer1_quant_127_fu_1058[0]_i_4_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_107_out\(0),
      O => \layer1_quant_107_fu_978[0]_i_1_n_5\
    );
\layer1_quant_107_fu_978[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \trunc_ln106_1_reg_3985_reg_n_5_[4]\,
      I1 => \trunc_ln106_1_reg_3985_reg_n_5_[3]\,
      I2 => \trunc_ln106_1_reg_3985_reg_n_5_[2]\,
      I3 => \trunc_ln106_1_reg_3985_reg_n_5_[1]\,
      O => \layer1_quant_107_fu_978[0]_i_2_n_5\
    );
\layer1_quant_107_fu_978_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_107_fu_978[0]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_107_out\(0),
      R => '0'
    );
\layer1_quant_108_fu_982[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_109_fu_986[0]_i_2_n_5\,
      I2 => \layer1_quant_126_fu_1054[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_108_out(0),
      O => \layer1_quant_108_fu_982[0]_i_1_n_5\
    );
\layer1_quant_108_fu_982_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_108_fu_982[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_108_out(0),
      R => '0'
    );
\layer1_quant_109_fu_986[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_109_fu_986[0]_i_2_n_5\,
      I2 => \layer1_quant_127_fu_1058[0]_i_4_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_109_out(0),
      O => \layer1_quant_109_fu_986[0]_i_1_n_5\
    );
\layer1_quant_109_fu_986[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \trunc_ln106_1_reg_3985_reg_n_5_[4]\,
      I1 => \trunc_ln106_1_reg_3985_reg_n_5_[3]\,
      I2 => \trunc_ln106_1_reg_3985_reg_n_5_[1]\,
      I3 => \trunc_ln106_1_reg_3985_reg_n_5_[2]\,
      O => \layer1_quant_109_fu_986[0]_i_2_n_5\
    );
\layer1_quant_109_fu_986_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_109_fu_986[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_109_out(0),
      R => '0'
    );
\layer1_quant_10_fu_590[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_107_fu_978[0]_i_2_n_5\,
      I2 => \layer1_quant_30_fu_670[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_10_out(0),
      O => \layer1_quant_10_fu_590[0]_i_1_n_5\
    );
\layer1_quant_10_fu_590_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_10_fu_590[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_10_out(0),
      R => '0'
    );
\layer1_quant_110_fu_990[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_111_fu_994[0]_i_2_n_5\,
      I2 => \layer1_quant_126_fu_1054[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_110_out(0),
      O => \layer1_quant_110_fu_990[0]_i_1_n_5\
    );
\layer1_quant_110_fu_990_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_110_fu_990[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_110_out(0),
      R => '0'
    );
\layer1_quant_111_fu_994[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_111_fu_994[0]_i_2_n_5\,
      I2 => \layer1_quant_127_fu_1058[0]_i_4_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_111_out(0),
      O => \layer1_quant_111_fu_994[0]_i_1_n_5\
    );
\layer1_quant_111_fu_994[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \trunc_ln106_1_reg_3985_reg_n_5_[4]\,
      I1 => \trunc_ln106_1_reg_3985_reg_n_5_[3]\,
      I2 => \trunc_ln106_1_reg_3985_reg_n_5_[2]\,
      I3 => \trunc_ln106_1_reg_3985_reg_n_5_[1]\,
      O => \layer1_quant_111_fu_994[0]_i_2_n_5\
    );
\layer1_quant_111_fu_994_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_111_fu_994[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_111_out(0),
      R => '0'
    );
\layer1_quant_112_fu_998[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_113_fu_1002[0]_i_2_n_5\,
      I2 => \layer1_quant_126_fu_1054[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_112_out(0),
      O => \layer1_quant_112_fu_998[0]_i_1_n_5\
    );
\layer1_quant_112_fu_998_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_112_fu_998[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_112_out(0),
      R => '0'
    );
\layer1_quant_113_fu_1002[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_113_fu_1002[0]_i_2_n_5\,
      I2 => \layer1_quant_127_fu_1058[0]_i_4_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_113_out\(0),
      O => \layer1_quant_113_fu_1002[0]_i_1_n_5\
    );
\layer1_quant_113_fu_1002[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \trunc_ln106_1_reg_3985_reg_n_5_[3]\,
      I1 => \trunc_ln106_1_reg_3985_reg_n_5_[4]\,
      I2 => \trunc_ln106_1_reg_3985_reg_n_5_[2]\,
      I3 => \trunc_ln106_1_reg_3985_reg_n_5_[1]\,
      O => \layer1_quant_113_fu_1002[0]_i_2_n_5\
    );
\layer1_quant_113_fu_1002_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_113_fu_1002[0]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_113_out\(0),
      R => '0'
    );
\layer1_quant_114_fu_1006[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_115_fu_1010[0]_i_2_n_5\,
      I2 => \layer1_quant_126_fu_1054[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_114_out(0),
      O => \layer1_quant_114_fu_1006[0]_i_1_n_5\
    );
\layer1_quant_114_fu_1006_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_114_fu_1006[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_114_out(0),
      R => '0'
    );
\layer1_quant_115_fu_1010[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_115_fu_1010[0]_i_2_n_5\,
      I2 => \layer1_quant_127_fu_1058[0]_i_4_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_115_out(0),
      O => \layer1_quant_115_fu_1010[0]_i_1_n_5\
    );
\layer1_quant_115_fu_1010[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \trunc_ln106_1_reg_3985_reg_n_5_[3]\,
      I1 => \trunc_ln106_1_reg_3985_reg_n_5_[4]\,
      I2 => \trunc_ln106_1_reg_3985_reg_n_5_[2]\,
      I3 => \trunc_ln106_1_reg_3985_reg_n_5_[1]\,
      O => \layer1_quant_115_fu_1010[0]_i_2_n_5\
    );
\layer1_quant_115_fu_1010_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_115_fu_1010[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_115_out(0),
      R => '0'
    );
\layer1_quant_116_fu_1014[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_117_fu_1018[0]_i_2_n_5\,
      I2 => \layer1_quant_126_fu_1054[0]_i_2_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_116_out\(0),
      O => \layer1_quant_116_fu_1014[0]_i_1_n_5\
    );
\layer1_quant_116_fu_1014_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_116_fu_1014[0]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_116_out\(0),
      R => '0'
    );
\layer1_quant_117_fu_1018[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_117_fu_1018[0]_i_2_n_5\,
      I2 => \layer1_quant_127_fu_1058[0]_i_4_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_117_out(0),
      O => \layer1_quant_117_fu_1018[0]_i_1_n_5\
    );
\layer1_quant_117_fu_1018[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \trunc_ln106_1_reg_3985_reg_n_5_[3]\,
      I1 => \trunc_ln106_1_reg_3985_reg_n_5_[4]\,
      I2 => \trunc_ln106_1_reg_3985_reg_n_5_[1]\,
      I3 => \trunc_ln106_1_reg_3985_reg_n_5_[2]\,
      O => \layer1_quant_117_fu_1018[0]_i_2_n_5\
    );
\layer1_quant_117_fu_1018_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_117_fu_1018[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_117_out(0),
      R => '0'
    );
\layer1_quant_118_fu_1022[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_119_fu_1026[0]_i_2_n_5\,
      I2 => \layer1_quant_126_fu_1054[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_118_out(0),
      O => \layer1_quant_118_fu_1022[0]_i_1_n_5\
    );
\layer1_quant_118_fu_1022_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_118_fu_1022[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_118_out(0),
      R => '0'
    );
\layer1_quant_119_fu_1026[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_119_fu_1026[0]_i_2_n_5\,
      I2 => \layer1_quant_127_fu_1058[0]_i_4_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_119_out(0),
      O => \layer1_quant_119_fu_1026[0]_i_1_n_5\
    );
\layer1_quant_119_fu_1026[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \trunc_ln106_1_reg_3985_reg_n_5_[3]\,
      I1 => \trunc_ln106_1_reg_3985_reg_n_5_[4]\,
      I2 => \trunc_ln106_1_reg_3985_reg_n_5_[2]\,
      I3 => \trunc_ln106_1_reg_3985_reg_n_5_[1]\,
      O => \layer1_quant_119_fu_1026[0]_i_2_n_5\
    );
\layer1_quant_119_fu_1026_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_119_fu_1026[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_119_out(0),
      R => '0'
    );
\layer1_quant_11_fu_594[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_107_fu_978[0]_i_2_n_5\,
      I2 => \layer1_quant_31_fu_674[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_11_out(0),
      O => \layer1_quant_11_fu_594[0]_i_1_n_5\
    );
\layer1_quant_11_fu_594_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_11_fu_594[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_11_out(0),
      R => '0'
    );
\layer1_quant_120_fu_1030[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_121_fu_1034[0]_i_2_n_5\,
      I2 => \layer1_quant_126_fu_1054[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_120_out(0),
      O => \layer1_quant_120_fu_1030[0]_i_1_n_5\
    );
\layer1_quant_120_fu_1030_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_120_fu_1030[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_120_out(0),
      R => '0'
    );
\layer1_quant_121_fu_1034[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_121_fu_1034[0]_i_2_n_5\,
      I2 => \layer1_quant_127_fu_1058[0]_i_4_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_121_out(0),
      O => \layer1_quant_121_fu_1034[0]_i_1_n_5\
    );
\layer1_quant_121_fu_1034[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \trunc_ln106_1_reg_3985_reg_n_5_[4]\,
      I1 => \trunc_ln106_1_reg_3985_reg_n_5_[3]\,
      I2 => \trunc_ln106_1_reg_3985_reg_n_5_[2]\,
      I3 => \trunc_ln106_1_reg_3985_reg_n_5_[1]\,
      O => \layer1_quant_121_fu_1034[0]_i_2_n_5\
    );
\layer1_quant_121_fu_1034_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_121_fu_1034[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_121_out(0),
      R => '0'
    );
\layer1_quant_122_fu_1038[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_123_fu_1042[0]_i_2_n_5\,
      I2 => \layer1_quant_126_fu_1054[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_122_out(0),
      O => \layer1_quant_122_fu_1038[0]_i_1_n_5\
    );
\layer1_quant_122_fu_1038_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_122_fu_1038[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_122_out(0),
      R => '0'
    );
\layer1_quant_123_fu_1042[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_123_fu_1042[0]_i_2_n_5\,
      I2 => \layer1_quant_127_fu_1058[0]_i_4_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_123_out(0),
      O => \layer1_quant_123_fu_1042[0]_i_1_n_5\
    );
\layer1_quant_123_fu_1042[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \trunc_ln106_1_reg_3985_reg_n_5_[4]\,
      I1 => \trunc_ln106_1_reg_3985_reg_n_5_[3]\,
      I2 => \trunc_ln106_1_reg_3985_reg_n_5_[2]\,
      I3 => \trunc_ln106_1_reg_3985_reg_n_5_[1]\,
      O => \layer1_quant_123_fu_1042[0]_i_2_n_5\
    );
\layer1_quant_123_fu_1042_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_123_fu_1042[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_123_out(0),
      R => '0'
    );
\layer1_quant_124_fu_1046[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_125_fu_1050[0]_i_2_n_5\,
      I2 => \layer1_quant_126_fu_1054[0]_i_2_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_124_out\(0),
      O => \layer1_quant_124_fu_1046[0]_i_1_n_5\
    );
\layer1_quant_124_fu_1046_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_124_fu_1046[0]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_124_out\(0),
      R => '0'
    );
\layer1_quant_125_fu_1050[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_125_fu_1050[0]_i_2_n_5\,
      I2 => \layer1_quant_127_fu_1058[0]_i_4_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_125_out\(0),
      O => \layer1_quant_125_fu_1050[0]_i_1_n_5\
    );
\layer1_quant_125_fu_1050[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \trunc_ln106_1_reg_3985_reg_n_5_[4]\,
      I1 => \trunc_ln106_1_reg_3985_reg_n_5_[3]\,
      I2 => \trunc_ln106_1_reg_3985_reg_n_5_[1]\,
      I3 => \trunc_ln106_1_reg_3985_reg_n_5_[2]\,
      O => \layer1_quant_125_fu_1050[0]_i_2_n_5\
    );
\layer1_quant_125_fu_1050_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_125_fu_1050[0]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_125_out\(0),
      R => '0'
    );
\layer1_quant_126_fu_1054[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_127_fu_1058[0]_i_3_n_5\,
      I2 => \layer1_quant_126_fu_1054[0]_i_2_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_126_out\(0),
      O => \layer1_quant_126_fu_1054[0]_i_1_n_5\
    );
\layer1_quant_126_fu_1054[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \trunc_ln106_1_reg_3985_reg_n_5_[6]\,
      I1 => \trunc_ln106_1_reg_3985_reg_n_5_[5]\,
      I2 => \^trunc_ln106_1_reg_3985_reg[0]_0\,
      I3 => p_0_in(7),
      O => \layer1_quant_126_fu_1054[0]_i_2_n_5\
    );
\layer1_quant_126_fu_1054_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_126_fu_1054[0]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_126_out\(0),
      R => '0'
    );
\layer1_quant_127_fu_1058[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_127_fu_1058[0]_i_3_n_5\,
      I2 => \layer1_quant_127_fu_1058[0]_i_4_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_127_out\(0),
      O => \layer1_quant_127_fu_1058[0]_i_1_n_5\
    );
\layer1_quant_127_fu_1058[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \trunc_ln106_1_reg_3985_reg_n_5_[4]\,
      I1 => \trunc_ln106_1_reg_3985_reg_n_5_[3]\,
      I2 => \trunc_ln106_1_reg_3985_reg_n_5_[2]\,
      I3 => \trunc_ln106_1_reg_3985_reg_n_5_[1]\,
      O => \layer1_quant_127_fu_1058[0]_i_3_n_5\
    );
\layer1_quant_127_fu_1058[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \trunc_ln106_1_reg_3985_reg_n_5_[6]\,
      I1 => \trunc_ln106_1_reg_3985_reg_n_5_[5]\,
      I2 => \^trunc_ln106_1_reg_3985_reg[0]_0\,
      I3 => p_0_in(7),
      O => \layer1_quant_127_fu_1058[0]_i_4_n_5\
    );
\layer1_quant_127_fu_1058_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_127_fu_1058[0]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_127_out\(0),
      R => '0'
    );
\layer1_quant_12_fu_598[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_109_fu_986[0]_i_2_n_5\,
      I2 => \layer1_quant_30_fu_670[0]_i_2_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_12_out\(0),
      O => \layer1_quant_12_fu_598[0]_i_1_n_5\
    );
\layer1_quant_12_fu_598_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_12_fu_598[0]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_12_out\(0),
      R => '0'
    );
\layer1_quant_13_fu_602[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_109_fu_986[0]_i_2_n_5\,
      I2 => \layer1_quant_31_fu_674[0]_i_2_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_13_out\(0),
      O => \layer1_quant_13_fu_602[0]_i_1_n_5\
    );
\layer1_quant_13_fu_602_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_13_fu_602[0]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_13_out\(0),
      R => '0'
    );
\layer1_quant_14_fu_606[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_111_fu_994[0]_i_2_n_5\,
      I2 => \layer1_quant_30_fu_670[0]_i_2_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_14_out\(0),
      O => \layer1_quant_14_fu_606[0]_i_1_n_5\
    );
\layer1_quant_14_fu_606_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_14_fu_606[0]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_14_out\(0),
      R => '0'
    );
\layer1_quant_15_fu_610[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_111_fu_994[0]_i_2_n_5\,
      I2 => \layer1_quant_31_fu_674[0]_i_2_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_15_out\(0),
      O => \layer1_quant_15_fu_610[0]_i_1_n_5\
    );
\layer1_quant_15_fu_610_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_15_fu_610[0]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_15_out\(0),
      R => '0'
    );
\layer1_quant_16_fu_614[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_113_fu_1002[0]_i_2_n_5\,
      I2 => \layer1_quant_30_fu_670[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_16_out(0),
      O => \layer1_quant_16_fu_614[0]_i_1_n_5\
    );
\layer1_quant_16_fu_614_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_16_fu_614[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_16_out(0),
      R => '0'
    );
\layer1_quant_17_fu_618[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_113_fu_1002[0]_i_2_n_5\,
      I2 => \layer1_quant_31_fu_674[0]_i_2_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_17_out\(0),
      O => \layer1_quant_17_fu_618[0]_i_1_n_5\
    );
\layer1_quant_17_fu_618_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_17_fu_618[0]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_17_out\(0),
      R => '0'
    );
\layer1_quant_18_fu_622[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_115_fu_1010[0]_i_2_n_5\,
      I2 => \layer1_quant_30_fu_670[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_18_out(0),
      O => \layer1_quant_18_fu_622[0]_i_1_n_5\
    );
\layer1_quant_18_fu_622_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_18_fu_622[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_18_out(0),
      R => '0'
    );
\layer1_quant_19_fu_626[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_115_fu_1010[0]_i_2_n_5\,
      I2 => \layer1_quant_31_fu_674[0]_i_2_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_19_out\(0),
      O => \layer1_quant_19_fu_626[0]_i_1_n_5\
    );
\layer1_quant_19_fu_626_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_19_fu_626[0]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_19_out\(0),
      R => '0'
    );
\layer1_quant_1_fu_554[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_97_fu_938[0]_i_2_n_5\,
      I2 => \layer1_quant_31_fu_674[0]_i_2_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_1_out\(0),
      O => \layer1_quant_1_fu_554[0]_i_1_n_5\
    );
\layer1_quant_1_fu_554_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_1_fu_554[0]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_1_out\(0),
      R => '0'
    );
\layer1_quant_20_fu_630[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_117_fu_1018[0]_i_2_n_5\,
      I2 => \layer1_quant_30_fu_670[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_20_out(0),
      O => \layer1_quant_20_fu_630[0]_i_1_n_5\
    );
\layer1_quant_20_fu_630_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_20_fu_630[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_20_out(0),
      R => '0'
    );
\layer1_quant_21_fu_634[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_117_fu_1018[0]_i_2_n_5\,
      I2 => \layer1_quant_31_fu_674[0]_i_2_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_21_out\(0),
      O => \layer1_quant_21_fu_634[0]_i_1_n_5\
    );
\layer1_quant_21_fu_634_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_21_fu_634[0]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_21_out\(0),
      R => '0'
    );
\layer1_quant_22_fu_638[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_119_fu_1026[0]_i_2_n_5\,
      I2 => \layer1_quant_30_fu_670[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_22_out(0),
      O => \layer1_quant_22_fu_638[0]_i_1_n_5\
    );
\layer1_quant_22_fu_638_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_22_fu_638[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_22_out(0),
      R => '0'
    );
\layer1_quant_23_fu_642[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_119_fu_1026[0]_i_2_n_5\,
      I2 => \layer1_quant_31_fu_674[0]_i_2_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_23_out\(0),
      O => \layer1_quant_23_fu_642[0]_i_1_n_5\
    );
\layer1_quant_23_fu_642_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_23_fu_642[0]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_23_out\(0),
      R => '0'
    );
\layer1_quant_24_fu_646[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_121_fu_1034[0]_i_2_n_5\,
      I2 => \layer1_quant_30_fu_670[0]_i_2_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_24_out\(0),
      O => \layer1_quant_24_fu_646[0]_i_1_n_5\
    );
\layer1_quant_24_fu_646_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_24_fu_646[0]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_24_out\(0),
      R => '0'
    );
\layer1_quant_25_fu_650[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_121_fu_1034[0]_i_2_n_5\,
      I2 => \layer1_quant_31_fu_674[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_25_out(0),
      O => \layer1_quant_25_fu_650[0]_i_1_n_5\
    );
\layer1_quant_25_fu_650_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_25_fu_650[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_25_out(0),
      R => '0'
    );
\layer1_quant_26_fu_654[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_123_fu_1042[0]_i_2_n_5\,
      I2 => \layer1_quant_30_fu_670[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_26_out(0),
      O => \layer1_quant_26_fu_654[0]_i_1_n_5\
    );
\layer1_quant_26_fu_654_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_26_fu_654[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_26_out(0),
      R => '0'
    );
\layer1_quant_27_fu_658[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_123_fu_1042[0]_i_2_n_5\,
      I2 => \layer1_quant_31_fu_674[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_27_out(0),
      O => \layer1_quant_27_fu_658[0]_i_1_n_5\
    );
\layer1_quant_27_fu_658_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_27_fu_658[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_27_out(0),
      R => '0'
    );
\layer1_quant_28_fu_662[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_125_fu_1050[0]_i_2_n_5\,
      I2 => \layer1_quant_30_fu_670[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_28_out(0),
      O => \layer1_quant_28_fu_662[0]_i_1_n_5\
    );
\layer1_quant_28_fu_662_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_28_fu_662[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_28_out(0),
      R => '0'
    );
\layer1_quant_29_fu_666[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_125_fu_1050[0]_i_2_n_5\,
      I2 => \layer1_quant_31_fu_674[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_29_out(0),
      O => \layer1_quant_29_fu_666[0]_i_1_n_5\
    );
\layer1_quant_29_fu_666_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_29_fu_666[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_29_out(0),
      R => '0'
    );
\layer1_quant_2_fu_558[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_99_fu_946[0]_i_2_n_5\,
      I2 => \layer1_quant_30_fu_670[0]_i_2_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_2_out\(0),
      O => \layer1_quant_2_fu_558[0]_i_1_n_5\
    );
\layer1_quant_2_fu_558_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_2_fu_558[0]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_2_out\(0),
      R => '0'
    );
\layer1_quant_30_fu_670[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_127_fu_1058[0]_i_3_n_5\,
      I2 => \layer1_quant_30_fu_670[0]_i_2_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_30_out\(0),
      O => \layer1_quant_30_fu_670[0]_i_1_n_5\
    );
\layer1_quant_30_fu_670[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \trunc_ln106_1_reg_3985_reg_n_5_[6]\,
      I1 => \trunc_ln106_1_reg_3985_reg_n_5_[5]\,
      I2 => \^trunc_ln106_1_reg_3985_reg[0]_0\,
      I3 => p_0_in(7),
      O => \layer1_quant_30_fu_670[0]_i_2_n_5\
    );
\layer1_quant_30_fu_670_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_30_fu_670[0]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_30_out\(0),
      R => '0'
    );
\layer1_quant_31_fu_674[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_127_fu_1058[0]_i_3_n_5\,
      I2 => \layer1_quant_31_fu_674[0]_i_2_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_31_out\(0),
      O => \layer1_quant_31_fu_674[0]_i_1_n_5\
    );
\layer1_quant_31_fu_674[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \trunc_ln106_1_reg_3985_reg_n_5_[6]\,
      I1 => \trunc_ln106_1_reg_3985_reg_n_5_[5]\,
      I2 => \^trunc_ln106_1_reg_3985_reg[0]_0\,
      I3 => p_0_in(7),
      O => \layer1_quant_31_fu_674[0]_i_2_n_5\
    );
\layer1_quant_31_fu_674_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_31_fu_674[0]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_31_out\(0),
      R => '0'
    );
\layer1_quant_32_fu_678[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_97_fu_938[0]_i_2_n_5\,
      I2 => \layer1_quant_62_fu_798[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_32_out(0),
      O => \layer1_quant_32_fu_678[0]_i_1_n_5\
    );
\layer1_quant_32_fu_678_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_32_fu_678[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_32_out(0),
      R => '0'
    );
\layer1_quant_33_fu_682[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_97_fu_938[0]_i_2_n_5\,
      I2 => \layer1_quant_63_fu_802[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_33_out(0),
      O => \layer1_quant_33_fu_682[0]_i_1_n_5\
    );
\layer1_quant_33_fu_682_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_33_fu_682[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_33_out(0),
      R => '0'
    );
\layer1_quant_34_fu_686[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_99_fu_946[0]_i_2_n_5\,
      I2 => \layer1_quant_62_fu_798[0]_i_2_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_34_out\(0),
      O => \layer1_quant_34_fu_686[0]_i_1_n_5\
    );
\layer1_quant_34_fu_686_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_34_fu_686[0]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_34_out\(0),
      R => '0'
    );
\layer1_quant_35_fu_690[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_99_fu_946[0]_i_2_n_5\,
      I2 => \layer1_quant_63_fu_802[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_35_out(0),
      O => \layer1_quant_35_fu_690[0]_i_1_n_5\
    );
\layer1_quant_35_fu_690_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_35_fu_690[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_35_out(0),
      R => '0'
    );
\layer1_quant_36_fu_694[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_101_fu_954[0]_i_2_n_5\,
      I2 => \layer1_quant_62_fu_798[0]_i_2_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_36_out\(0),
      O => \layer1_quant_36_fu_694[0]_i_1_n_5\
    );
\layer1_quant_36_fu_694_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_36_fu_694[0]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_36_out\(0),
      R => '0'
    );
\layer1_quant_37_fu_698[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_101_fu_954[0]_i_2_n_5\,
      I2 => \layer1_quant_63_fu_802[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_37_out(0),
      O => \layer1_quant_37_fu_698[0]_i_1_n_5\
    );
\layer1_quant_37_fu_698_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_37_fu_698[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_37_out(0),
      R => '0'
    );
\layer1_quant_38_fu_702[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_103_fu_962[0]_i_2_n_5\,
      I2 => \layer1_quant_62_fu_798[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_38_out(0),
      O => \layer1_quant_38_fu_702[0]_i_1_n_5\
    );
\layer1_quant_38_fu_702_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_38_fu_702[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_38_out(0),
      R => '0'
    );
\layer1_quant_39_fu_706[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_103_fu_962[0]_i_2_n_5\,
      I2 => \layer1_quant_63_fu_802[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_39_out(0),
      O => \layer1_quant_39_fu_706[0]_i_1_n_5\
    );
\layer1_quant_39_fu_706_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_39_fu_706[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_39_out(0),
      R => '0'
    );
\layer1_quant_3_fu_562[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_99_fu_946[0]_i_2_n_5\,
      I2 => \layer1_quant_31_fu_674[0]_i_2_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_3_out\(0),
      O => \layer1_quant_3_fu_562[0]_i_1_n_5\
    );
\layer1_quant_3_fu_562_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_3_fu_562[0]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_3_out\(0),
      R => '0'
    );
\layer1_quant_40_fu_710[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_105_fu_970[0]_i_2_n_5\,
      I2 => \layer1_quant_62_fu_798[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_40_out(0),
      O => \layer1_quant_40_fu_710[0]_i_1_n_5\
    );
\layer1_quant_40_fu_710_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_40_fu_710[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_40_out(0),
      R => '0'
    );
\layer1_quant_41_fu_714[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_105_fu_970[0]_i_2_n_5\,
      I2 => \layer1_quant_63_fu_802[0]_i_2_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_41_out\(0),
      O => \layer1_quant_41_fu_714[0]_i_1_n_5\
    );
\layer1_quant_41_fu_714_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_41_fu_714[0]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_41_out\(0),
      R => '0'
    );
\layer1_quant_42_fu_718[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_107_fu_978[0]_i_2_n_5\,
      I2 => \layer1_quant_62_fu_798[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_42_out(0),
      O => \layer1_quant_42_fu_718[0]_i_1_n_5\
    );
\layer1_quant_42_fu_718_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_42_fu_718[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_42_out(0),
      R => '0'
    );
\layer1_quant_43_fu_722[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_107_fu_978[0]_i_2_n_5\,
      I2 => \layer1_quant_63_fu_802[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_43_out(0),
      O => \layer1_quant_43_fu_722[0]_i_1_n_5\
    );
\layer1_quant_43_fu_722_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_43_fu_722[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_43_out(0),
      R => '0'
    );
\layer1_quant_44_fu_726[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_109_fu_986[0]_i_2_n_5\,
      I2 => \layer1_quant_62_fu_798[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_44_out(0),
      O => \layer1_quant_44_fu_726[0]_i_1_n_5\
    );
\layer1_quant_44_fu_726_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_44_fu_726[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_44_out(0),
      R => '0'
    );
\layer1_quant_45_fu_730[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_109_fu_986[0]_i_2_n_5\,
      I2 => \layer1_quant_63_fu_802[0]_i_2_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_45_out\(0),
      O => \layer1_quant_45_fu_730[0]_i_1_n_5\
    );
\layer1_quant_45_fu_730_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_45_fu_730[0]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_45_out\(0),
      R => '0'
    );
\layer1_quant_46_fu_734[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_111_fu_994[0]_i_2_n_5\,
      I2 => \layer1_quant_62_fu_798[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_46_out(0),
      O => \layer1_quant_46_fu_734[0]_i_1_n_5\
    );
\layer1_quant_46_fu_734_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_46_fu_734[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_46_out(0),
      R => '0'
    );
\layer1_quant_47_fu_738[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_111_fu_994[0]_i_2_n_5\,
      I2 => \layer1_quant_63_fu_802[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_47_out(0),
      O => \layer1_quant_47_fu_738[0]_i_1_n_5\
    );
\layer1_quant_47_fu_738_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_47_fu_738[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_47_out(0),
      R => '0'
    );
\layer1_quant_48_fu_742[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_113_fu_1002[0]_i_2_n_5\,
      I2 => \layer1_quant_62_fu_798[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_48_out(0),
      O => \layer1_quant_48_fu_742[0]_i_1_n_5\
    );
\layer1_quant_48_fu_742_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_48_fu_742[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_48_out(0),
      R => '0'
    );
\layer1_quant_49_fu_746[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_113_fu_1002[0]_i_2_n_5\,
      I2 => \layer1_quant_63_fu_802[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_49_out(0),
      O => \layer1_quant_49_fu_746[0]_i_1_n_5\
    );
\layer1_quant_49_fu_746_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_49_fu_746[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_49_out(0),
      R => '0'
    );
\layer1_quant_4_fu_566[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_101_fu_954[0]_i_2_n_5\,
      I2 => \layer1_quant_30_fu_670[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_4_out(0),
      O => \layer1_quant_4_fu_566[0]_i_1_n_5\
    );
\layer1_quant_4_fu_566_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_4_fu_566[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_4_out(0),
      R => '0'
    );
\layer1_quant_50_fu_750[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_115_fu_1010[0]_i_2_n_5\,
      I2 => \layer1_quant_62_fu_798[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_50_out(0),
      O => \layer1_quant_50_fu_750[0]_i_1_n_5\
    );
\layer1_quant_50_fu_750_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_50_fu_750[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_50_out(0),
      R => '0'
    );
\layer1_quant_51_fu_754[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_115_fu_1010[0]_i_2_n_5\,
      I2 => \layer1_quant_63_fu_802[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_51_out(0),
      O => \layer1_quant_51_fu_754[0]_i_1_n_5\
    );
\layer1_quant_51_fu_754_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_51_fu_754[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_51_out(0),
      R => '0'
    );
\layer1_quant_52_fu_758[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_117_fu_1018[0]_i_2_n_5\,
      I2 => \layer1_quant_62_fu_798[0]_i_2_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_52_out\(0),
      O => \layer1_quant_52_fu_758[0]_i_1_n_5\
    );
\layer1_quant_52_fu_758_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_52_fu_758[0]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_52_out\(0),
      R => '0'
    );
\layer1_quant_53_fu_762[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_117_fu_1018[0]_i_2_n_5\,
      I2 => \layer1_quant_63_fu_802[0]_i_2_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_53_out\(0),
      O => \layer1_quant_53_fu_762[0]_i_1_n_5\
    );
\layer1_quant_53_fu_762_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_53_fu_762[0]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_53_out\(0),
      R => '0'
    );
\layer1_quant_54_fu_766[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_119_fu_1026[0]_i_2_n_5\,
      I2 => \layer1_quant_62_fu_798[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_54_out(0),
      O => \layer1_quant_54_fu_766[0]_i_1_n_5\
    );
\layer1_quant_54_fu_766_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_54_fu_766[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_54_out(0),
      R => '0'
    );
\layer1_quant_55_fu_770[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_119_fu_1026[0]_i_2_n_5\,
      I2 => \layer1_quant_63_fu_802[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_55_out(0),
      O => \layer1_quant_55_fu_770[0]_i_1_n_5\
    );
\layer1_quant_55_fu_770_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_55_fu_770[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_55_out(0),
      R => '0'
    );
\layer1_quant_56_fu_774[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_121_fu_1034[0]_i_2_n_5\,
      I2 => \layer1_quant_62_fu_798[0]_i_2_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_56_out\(0),
      O => \layer1_quant_56_fu_774[0]_i_1_n_5\
    );
\layer1_quant_56_fu_774_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_56_fu_774[0]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_56_out\(0),
      R => '0'
    );
\layer1_quant_57_fu_778[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_121_fu_1034[0]_i_2_n_5\,
      I2 => \layer1_quant_63_fu_802[0]_i_2_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_57_out\(0),
      O => \layer1_quant_57_fu_778[0]_i_1_n_5\
    );
\layer1_quant_57_fu_778_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_57_fu_778[0]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_57_out\(0),
      R => '0'
    );
\layer1_quant_58_fu_782[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_123_fu_1042[0]_i_2_n_5\,
      I2 => \layer1_quant_62_fu_798[0]_i_2_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_58_out\(0),
      O => \layer1_quant_58_fu_782[0]_i_1_n_5\
    );
\layer1_quant_58_fu_782_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_58_fu_782[0]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_58_out\(0),
      R => '0'
    );
\layer1_quant_59_fu_786[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_123_fu_1042[0]_i_2_n_5\,
      I2 => \layer1_quant_63_fu_802[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_59_out(0),
      O => \layer1_quant_59_fu_786[0]_i_1_n_5\
    );
\layer1_quant_59_fu_786_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_59_fu_786[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_59_out(0),
      R => '0'
    );
\layer1_quant_5_fu_570[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_101_fu_954[0]_i_2_n_5\,
      I2 => \layer1_quant_31_fu_674[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_5_out(0),
      O => \layer1_quant_5_fu_570[0]_i_1_n_5\
    );
\layer1_quant_5_fu_570_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_5_fu_570[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_5_out(0),
      R => '0'
    );
\layer1_quant_60_fu_790[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_125_fu_1050[0]_i_2_n_5\,
      I2 => \layer1_quant_62_fu_798[0]_i_2_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_60_out\(0),
      O => \layer1_quant_60_fu_790[0]_i_1_n_5\
    );
\layer1_quant_60_fu_790_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_60_fu_790[0]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_60_out\(0),
      R => '0'
    );
\layer1_quant_61_fu_794[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_125_fu_1050[0]_i_2_n_5\,
      I2 => \layer1_quant_63_fu_802[0]_i_2_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_61_out\(0),
      O => \layer1_quant_61_fu_794[0]_i_1_n_5\
    );
\layer1_quant_61_fu_794_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_61_fu_794[0]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_61_out\(0),
      R => '0'
    );
\layer1_quant_62_fu_798[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_127_fu_1058[0]_i_3_n_5\,
      I2 => \layer1_quant_62_fu_798[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_62_out(0),
      O => \layer1_quant_62_fu_798[0]_i_1_n_5\
    );
\layer1_quant_62_fu_798[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \trunc_ln106_1_reg_3985_reg_n_5_[6]\,
      I1 => \trunc_ln106_1_reg_3985_reg_n_5_[5]\,
      I2 => \^trunc_ln106_1_reg_3985_reg[0]_0\,
      I3 => p_0_in(7),
      O => \layer1_quant_62_fu_798[0]_i_2_n_5\
    );
\layer1_quant_62_fu_798_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_62_fu_798[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_62_out(0),
      R => '0'
    );
\layer1_quant_63_fu_802[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_127_fu_1058[0]_i_3_n_5\,
      I2 => \layer1_quant_63_fu_802[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_63_out(0),
      O => \layer1_quant_63_fu_802[0]_i_1_n_5\
    );
\layer1_quant_63_fu_802[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \trunc_ln106_1_reg_3985_reg_n_5_[6]\,
      I1 => \trunc_ln106_1_reg_3985_reg_n_5_[5]\,
      I2 => \^trunc_ln106_1_reg_3985_reg[0]_0\,
      I3 => p_0_in(7),
      O => \layer1_quant_63_fu_802[0]_i_2_n_5\
    );
\layer1_quant_63_fu_802_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_63_fu_802[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_63_out(0),
      R => '0'
    );
\layer1_quant_64_fu_806[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_97_fu_938[0]_i_2_n_5\,
      I2 => \layer1_quant_94_fu_926[0]_i_2_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_64_out\(0),
      O => \layer1_quant_64_fu_806[0]_i_1_n_5\
    );
\layer1_quant_64_fu_806_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_64_fu_806[0]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_64_out\(0),
      R => '0'
    );
\layer1_quant_65_fu_810[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_97_fu_938[0]_i_2_n_5\,
      I2 => \layer1_quant_95_fu_930[0]_i_2_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_65_out\(0),
      O => \layer1_quant_65_fu_810[0]_i_1_n_5\
    );
\layer1_quant_65_fu_810_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_65_fu_810[0]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_65_out\(0),
      R => '0'
    );
\layer1_quant_66_fu_814[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_99_fu_946[0]_i_2_n_5\,
      I2 => \layer1_quant_94_fu_926[0]_i_2_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_66_out\(0),
      O => \layer1_quant_66_fu_814[0]_i_1_n_5\
    );
\layer1_quant_66_fu_814_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_66_fu_814[0]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_66_out\(0),
      R => '0'
    );
\layer1_quant_67_fu_818[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_99_fu_946[0]_i_2_n_5\,
      I2 => \layer1_quant_95_fu_930[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_67_out(0),
      O => \layer1_quant_67_fu_818[0]_i_1_n_5\
    );
\layer1_quant_67_fu_818_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_67_fu_818[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_67_out(0),
      R => '0'
    );
\layer1_quant_68_fu_822[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_101_fu_954[0]_i_2_n_5\,
      I2 => \layer1_quant_94_fu_926[0]_i_2_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_68_out\(0),
      O => \layer1_quant_68_fu_822[0]_i_1_n_5\
    );
\layer1_quant_68_fu_822_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_68_fu_822[0]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_68_out\(0),
      R => '0'
    );
\layer1_quant_69_fu_826[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_101_fu_954[0]_i_2_n_5\,
      I2 => \layer1_quant_95_fu_930[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_69_out(0),
      O => \layer1_quant_69_fu_826[0]_i_1_n_5\
    );
\layer1_quant_69_fu_826_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_69_fu_826[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_69_out(0),
      R => '0'
    );
\layer1_quant_6_fu_574[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_103_fu_962[0]_i_2_n_5\,
      I2 => \layer1_quant_30_fu_670[0]_i_2_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_6_out\(0),
      O => \layer1_quant_6_fu_574[0]_i_1_n_5\
    );
\layer1_quant_6_fu_574_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_6_fu_574[0]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_6_out\(0),
      R => '0'
    );
\layer1_quant_70_fu_830[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_103_fu_962[0]_i_2_n_5\,
      I2 => \layer1_quant_94_fu_926[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_70_out(0),
      O => \layer1_quant_70_fu_830[0]_i_1_n_5\
    );
\layer1_quant_70_fu_830_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_70_fu_830[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_70_out(0),
      R => '0'
    );
\layer1_quant_71_fu_834[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_103_fu_962[0]_i_2_n_5\,
      I2 => \layer1_quant_95_fu_930[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_71_out(0),
      O => \layer1_quant_71_fu_834[0]_i_1_n_5\
    );
\layer1_quant_71_fu_834_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_71_fu_834[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_71_out(0),
      R => '0'
    );
\layer1_quant_72_fu_838[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_105_fu_970[0]_i_2_n_5\,
      I2 => \layer1_quant_94_fu_926[0]_i_2_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_72_out\(0),
      O => \layer1_quant_72_fu_838[0]_i_1_n_5\
    );
\layer1_quant_72_fu_838_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_72_fu_838[0]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_72_out\(0),
      R => '0'
    );
\layer1_quant_73_fu_842[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_105_fu_970[0]_i_2_n_5\,
      I2 => \layer1_quant_95_fu_930[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_73_out(0),
      O => \layer1_quant_73_fu_842[0]_i_1_n_5\
    );
\layer1_quant_73_fu_842_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_73_fu_842[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_73_out(0),
      R => '0'
    );
\layer1_quant_74_fu_846[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_107_fu_978[0]_i_2_n_5\,
      I2 => \layer1_quant_94_fu_926[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_74_out(0),
      O => \layer1_quant_74_fu_846[0]_i_1_n_5\
    );
\layer1_quant_74_fu_846_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_74_fu_846[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_74_out(0),
      R => '0'
    );
\layer1_quant_75_fu_850[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_107_fu_978[0]_i_2_n_5\,
      I2 => \layer1_quant_95_fu_930[0]_i_2_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_75_out\(0),
      O => \layer1_quant_75_fu_850[0]_i_1_n_5\
    );
\layer1_quant_75_fu_850_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_75_fu_850[0]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_75_out\(0),
      R => '0'
    );
\layer1_quant_76_fu_854[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_109_fu_986[0]_i_2_n_5\,
      I2 => \layer1_quant_94_fu_926[0]_i_2_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_76_out\(0),
      O => \layer1_quant_76_fu_854[0]_i_1_n_5\
    );
\layer1_quant_76_fu_854_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_76_fu_854[0]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_76_out\(0),
      R => '0'
    );
\layer1_quant_77_fu_858[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_109_fu_986[0]_i_2_n_5\,
      I2 => \layer1_quant_95_fu_930[0]_i_2_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_77_out\(0),
      O => \layer1_quant_77_fu_858[0]_i_1_n_5\
    );
\layer1_quant_77_fu_858_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_77_fu_858[0]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_77_out\(0),
      R => '0'
    );
\layer1_quant_78_fu_862[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_111_fu_994[0]_i_2_n_5\,
      I2 => \layer1_quant_94_fu_926[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_78_out(0),
      O => \layer1_quant_78_fu_862[0]_i_1_n_5\
    );
\layer1_quant_78_fu_862_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_78_fu_862[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_78_out(0),
      R => '0'
    );
\layer1_quant_79_fu_866[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_111_fu_994[0]_i_2_n_5\,
      I2 => \layer1_quant_95_fu_930[0]_i_2_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_79_out\(0),
      O => \layer1_quant_79_fu_866[0]_i_1_n_5\
    );
\layer1_quant_79_fu_866_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_79_fu_866[0]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_79_out\(0),
      R => '0'
    );
\layer1_quant_7_fu_578[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_103_fu_962[0]_i_2_n_5\,
      I2 => \layer1_quant_31_fu_674[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_7_out(0),
      O => \layer1_quant_7_fu_578[0]_i_1_n_5\
    );
\layer1_quant_7_fu_578_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_7_fu_578[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_7_out(0),
      R => '0'
    );
\layer1_quant_80_fu_870[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_113_fu_1002[0]_i_2_n_5\,
      I2 => \layer1_quant_94_fu_926[0]_i_2_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_80_out\(0),
      O => \layer1_quant_80_fu_870[0]_i_1_n_5\
    );
\layer1_quant_80_fu_870_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_80_fu_870[0]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_80_out\(0),
      R => '0'
    );
\layer1_quant_81_fu_874[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_113_fu_1002[0]_i_2_n_5\,
      I2 => \layer1_quant_95_fu_930[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_81_out(0),
      O => \layer1_quant_81_fu_874[0]_i_1_n_5\
    );
\layer1_quant_81_fu_874_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_81_fu_874[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_81_out(0),
      R => '0'
    );
\layer1_quant_82_fu_878[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_115_fu_1010[0]_i_2_n_5\,
      I2 => \layer1_quant_94_fu_926[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_82_out(0),
      O => \layer1_quant_82_fu_878[0]_i_1_n_5\
    );
\layer1_quant_82_fu_878_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_82_fu_878[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_82_out(0),
      R => '0'
    );
\layer1_quant_83_fu_882[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_115_fu_1010[0]_i_2_n_5\,
      I2 => \layer1_quant_95_fu_930[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_83_out(0),
      O => \layer1_quant_83_fu_882[0]_i_1_n_5\
    );
\layer1_quant_83_fu_882_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_83_fu_882[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_83_out(0),
      R => '0'
    );
\layer1_quant_84_fu_886[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_117_fu_1018[0]_i_2_n_5\,
      I2 => \layer1_quant_94_fu_926[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_84_out(0),
      O => \layer1_quant_84_fu_886[0]_i_1_n_5\
    );
\layer1_quant_84_fu_886_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_84_fu_886[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_84_out(0),
      R => '0'
    );
\layer1_quant_85_fu_890[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_117_fu_1018[0]_i_2_n_5\,
      I2 => \layer1_quant_95_fu_930[0]_i_2_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_85_out\(0),
      O => \layer1_quant_85_fu_890[0]_i_1_n_5\
    );
\layer1_quant_85_fu_890_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_85_fu_890[0]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_85_out\(0),
      R => '0'
    );
\layer1_quant_86_fu_894[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_119_fu_1026[0]_i_2_n_5\,
      I2 => \layer1_quant_94_fu_926[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_86_out(0),
      O => \layer1_quant_86_fu_894[0]_i_1_n_5\
    );
\layer1_quant_86_fu_894_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_86_fu_894[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_86_out(0),
      R => '0'
    );
\layer1_quant_87_fu_898[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_119_fu_1026[0]_i_2_n_5\,
      I2 => \layer1_quant_95_fu_930[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_87_out(0),
      O => \layer1_quant_87_fu_898[0]_i_1_n_5\
    );
\layer1_quant_87_fu_898_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_87_fu_898[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_87_out(0),
      R => '0'
    );
\layer1_quant_88_fu_902[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_121_fu_1034[0]_i_2_n_5\,
      I2 => \layer1_quant_94_fu_926[0]_i_2_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_88_out\(0),
      O => \layer1_quant_88_fu_902[0]_i_1_n_5\
    );
\layer1_quant_88_fu_902_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_88_fu_902[0]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_88_out\(0),
      R => '0'
    );
\layer1_quant_89_fu_906[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_121_fu_1034[0]_i_2_n_5\,
      I2 => \layer1_quant_95_fu_930[0]_i_2_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_89_out\(0),
      O => \layer1_quant_89_fu_906[0]_i_1_n_5\
    );
\layer1_quant_89_fu_906_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_89_fu_906[0]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_89_out\(0),
      R => '0'
    );
\layer1_quant_8_fu_582[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_105_fu_970[0]_i_2_n_5\,
      I2 => \layer1_quant_30_fu_670[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_8_out(0),
      O => \layer1_quant_8_fu_582[0]_i_1_n_5\
    );
\layer1_quant_8_fu_582_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_8_fu_582[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_8_out(0),
      R => '0'
    );
\layer1_quant_90_fu_910[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_123_fu_1042[0]_i_2_n_5\,
      I2 => \layer1_quant_94_fu_926[0]_i_2_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_90_out\(0),
      O => \layer1_quant_90_fu_910[0]_i_1_n_5\
    );
\layer1_quant_90_fu_910_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_90_fu_910[0]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_90_out\(0),
      R => '0'
    );
\layer1_quant_91_fu_914[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_123_fu_1042[0]_i_2_n_5\,
      I2 => \layer1_quant_95_fu_930[0]_i_2_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_91_out\(0),
      O => \layer1_quant_91_fu_914[0]_i_1_n_5\
    );
\layer1_quant_91_fu_914_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_91_fu_914[0]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_91_out\(0),
      R => '0'
    );
\layer1_quant_92_fu_918[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_125_fu_1050[0]_i_2_n_5\,
      I2 => \layer1_quant_94_fu_926[0]_i_2_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_92_out\(0),
      O => \layer1_quant_92_fu_918[0]_i_1_n_5\
    );
\layer1_quant_92_fu_918_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_92_fu_918[0]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_92_out\(0),
      R => '0'
    );
\layer1_quant_93_fu_922[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_125_fu_1050[0]_i_2_n_5\,
      I2 => \layer1_quant_95_fu_930[0]_i_2_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_93_out\(0),
      O => \layer1_quant_93_fu_922[0]_i_1_n_5\
    );
\layer1_quant_93_fu_922_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_93_fu_922[0]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_93_out\(0),
      R => '0'
    );
\layer1_quant_94_fu_926[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_127_fu_1058[0]_i_3_n_5\,
      I2 => \layer1_quant_94_fu_926[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_94_out(0),
      O => \layer1_quant_94_fu_926[0]_i_1_n_5\
    );
\layer1_quant_94_fu_926[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \trunc_ln106_1_reg_3985_reg_n_5_[5]\,
      I1 => \trunc_ln106_1_reg_3985_reg_n_5_[6]\,
      I2 => \^trunc_ln106_1_reg_3985_reg[0]_0\,
      I3 => p_0_in(7),
      O => \layer1_quant_94_fu_926[0]_i_2_n_5\
    );
\layer1_quant_94_fu_926_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_94_fu_926[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_94_out(0),
      R => '0'
    );
\layer1_quant_95_fu_930[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_127_fu_1058[0]_i_3_n_5\,
      I2 => \layer1_quant_95_fu_930[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_95_out(0),
      O => \layer1_quant_95_fu_930[0]_i_1_n_5\
    );
\layer1_quant_95_fu_930[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \trunc_ln106_1_reg_3985_reg_n_5_[5]\,
      I1 => \trunc_ln106_1_reg_3985_reg_n_5_[6]\,
      I2 => \^trunc_ln106_1_reg_3985_reg[0]_0\,
      I3 => p_0_in(7),
      O => \layer1_quant_95_fu_930[0]_i_2_n_5\
    );
\layer1_quant_95_fu_930_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_95_fu_930[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_95_out(0),
      R => '0'
    );
\layer1_quant_96_fu_934[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_97_fu_938[0]_i_2_n_5\,
      I2 => \layer1_quant_126_fu_1054[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_96_out(0),
      O => \layer1_quant_96_fu_934[0]_i_1_n_5\
    );
\layer1_quant_96_fu_934_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_96_fu_934[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_96_out(0),
      R => '0'
    );
\layer1_quant_97_fu_938[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_97_fu_938[0]_i_2_n_5\,
      I2 => \layer1_quant_127_fu_1058[0]_i_4_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_97_out\(0),
      O => \layer1_quant_97_fu_938[0]_i_1_n_5\
    );
\layer1_quant_97_fu_938[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \trunc_ln106_1_reg_3985_reg_n_5_[4]\,
      I1 => \trunc_ln106_1_reg_3985_reg_n_5_[3]\,
      I2 => \trunc_ln106_1_reg_3985_reg_n_5_[2]\,
      I3 => \trunc_ln106_1_reg_3985_reg_n_5_[1]\,
      O => \layer1_quant_97_fu_938[0]_i_2_n_5\
    );
\layer1_quant_97_fu_938_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_97_fu_938[0]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_106_3_fu_5610_layer1_quant_97_out\(0),
      R => '0'
    );
\layer1_quant_98_fu_942[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_99_fu_946[0]_i_2_n_5\,
      I2 => \layer1_quant_126_fu_1054[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_98_out(0),
      O => \layer1_quant_98_fu_942[0]_i_1_n_5\
    );
\layer1_quant_98_fu_942_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_98_fu_942[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_98_out(0),
      R => '0'
    );
\layer1_quant_99_fu_946[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_99_fu_946[0]_i_2_n_5\,
      I2 => \layer1_quant_127_fu_1058[0]_i_4_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_99_out(0),
      O => \layer1_quant_99_fu_946[0]_i_1_n_5\
    );
\layer1_quant_99_fu_946[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \trunc_ln106_1_reg_3985_reg_n_5_[4]\,
      I1 => \trunc_ln106_1_reg_3985_reg_n_5_[3]\,
      I2 => \trunc_ln106_1_reg_3985_reg_n_5_[2]\,
      I3 => \trunc_ln106_1_reg_3985_reg_n_5_[1]\,
      O => \layer1_quant_99_fu_946[0]_i_2_n_5\
    );
\layer1_quant_99_fu_946_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_99_fu_946[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_99_out(0),
      R => '0'
    );
\layer1_quant_9_fu_586[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_105_fu_970[0]_i_2_n_5\,
      I2 => \layer1_quant_31_fu_674[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_9_out(0),
      O => \layer1_quant_9_fu_586[0]_i_1_n_5\
    );
\layer1_quant_9_fu_586_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_9_fu_586[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_9_out(0),
      R => '0'
    );
\layer1_quant_fu_550[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_97_fu_938[0]_i_2_n_5\,
      I2 => \layer1_quant_30_fu_670[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_out(0),
      O => \layer1_quant_fu_550[0]_i_1_n_5\
    );
\layer1_quant_fu_550_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_fu_550[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_out(0),
      R => '0'
    );
\trunc_ln106_1_reg_3985_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_sig_allocacmp_i(0),
      Q => \^trunc_ln106_1_reg_3985_reg[0]_0\,
      R => '0'
    );
\trunc_ln106_1_reg_3985_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_activations_address0(0),
      Q => \trunc_ln106_1_reg_3985_reg_n_5_[1]\,
      R => '0'
    );
\trunc_ln106_1_reg_3985_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_activations_address0(1),
      Q => \trunc_ln106_1_reg_3985_reg_n_5_[2]\,
      R => '0'
    );
\trunc_ln106_1_reg_3985_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_activations_address0(2),
      Q => \trunc_ln106_1_reg_3985_reg_n_5_[3]\,
      R => '0'
    );
\trunc_ln106_1_reg_3985_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_activations_address0(3),
      Q => \trunc_ln106_1_reg_3985_reg_n_5_[4]\,
      R => '0'
    );
\trunc_ln106_1_reg_3985_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_activations_address0(4),
      Q => \trunc_ln106_1_reg_3985_reg_n_5_[5]\,
      R => '0'
    );
\trunc_ln106_1_reg_3985_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_activations_address0(5),
      Q => \trunc_ln106_1_reg_3985_reg_n_5_[6]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_feedforward_Pipeline_VITIS_LOOP_117_4 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    d0 : out STD_LOGIC_VECTOR ( 23 downto 0 );
    add_ln120_fu_167_p2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[12]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    add_ln120_2_fu_193_p2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[12]_0\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    add_ln120_1_fu_180_p2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[12]_1\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    add_ln120_3_fu_206_p2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[11]\ : out STD_LOGIC;
    layer2_activations_ce0 : out STD_LOGIC;
    grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_2_ce0 : out STD_LOGIC;
    grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_ap_start_reg : in STD_LOGIC;
    cnt_2_fu_3680_p2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_ap_start_reg : in STD_LOGIC;
    grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_layer2_activations_2_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ram_reg_0_15_30_30_i_2_0 : in STD_LOGIC_VECTOR ( 25 downto 0 );
    q1 : in STD_LOGIC_VECTOR ( 25 downto 0 );
    \ram_reg_0_15_30_30_i_2__1_0\ : in STD_LOGIC_VECTOR ( 25 downto 0 );
    \ram_reg_0_15_30_30_i_2__2_0\ : in STD_LOGIC_VECTOR ( 25 downto 0 );
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_feedforward_Pipeline_VITIS_LOOP_117_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_feedforward_Pipeline_VITIS_LOOP_117_4 is
  signal add_ln117_fu_150_p2 : STD_LOGIC_VECTOR ( 6 downto 2 );
  signal flow_control_loop_pipe_sequential_init_U_n_9 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_1_d0 : STD_LOGIC_VECTOR ( 29 downto 6 );
  signal \^grp_feedforward_pipeline_vitis_loop_117_4_fu_5880_layer2_activations_2_ce0\ : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_2_d0 : STD_LOGIC_VECTOR ( 29 downto 6 );
  signal \^grp_feedforward_pipeline_vitis_loop_117_4_fu_5880_layer2_activations_3_address1\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_d0 : STD_LOGIC_VECTOR ( 29 downto 6 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_d0 : STD_LOGIC_VECTOR ( 29 downto 6 );
  signal i_3_fu_440 : STD_LOGIC;
  signal \i_3_fu_44_reg_n_5_[2]\ : STD_LOGIC;
  signal \i_3_fu_44_reg_n_5_[3]\ : STD_LOGIC;
  signal \i_3_fu_44_reg_n_5_[4]\ : STD_LOGIC;
  signal \i_3_fu_44_reg_n_5_[5]\ : STD_LOGIC;
  signal \i_3_fu_44_reg_n_5_[6]\ : STD_LOGIC;
  signal \ram_reg_0_15_10_10_i_2__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_15_10_10_i_2__0_n_6\ : STD_LOGIC;
  signal \ram_reg_0_15_10_10_i_2__0_n_7\ : STD_LOGIC;
  signal \ram_reg_0_15_10_10_i_2__0_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_10_10_i_2__1_n_5\ : STD_LOGIC;
  signal \ram_reg_0_15_10_10_i_2__1_n_6\ : STD_LOGIC;
  signal \ram_reg_0_15_10_10_i_2__1_n_7\ : STD_LOGIC;
  signal \ram_reg_0_15_10_10_i_2__1_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_10_10_i_2__2_n_5\ : STD_LOGIC;
  signal \ram_reg_0_15_10_10_i_2__2_n_6\ : STD_LOGIC;
  signal \ram_reg_0_15_10_10_i_2__2_n_7\ : STD_LOGIC;
  signal \ram_reg_0_15_10_10_i_2__2_n_8\ : STD_LOGIC;
  signal ram_reg_0_15_10_10_i_2_n_5 : STD_LOGIC;
  signal ram_reg_0_15_10_10_i_2_n_6 : STD_LOGIC;
  signal ram_reg_0_15_10_10_i_2_n_7 : STD_LOGIC;
  signal ram_reg_0_15_10_10_i_2_n_8 : STD_LOGIC;
  signal \ram_reg_0_15_10_10_i_3__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_15_10_10_i_3__1_n_5\ : STD_LOGIC;
  signal \ram_reg_0_15_10_10_i_3__2_n_5\ : STD_LOGIC;
  signal ram_reg_0_15_10_10_i_3_n_5 : STD_LOGIC;
  signal \ram_reg_0_15_10_10_i_4__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_15_10_10_i_4__1_n_5\ : STD_LOGIC;
  signal \ram_reg_0_15_10_10_i_4__2_n_5\ : STD_LOGIC;
  signal ram_reg_0_15_10_10_i_4_n_5 : STD_LOGIC;
  signal \ram_reg_0_15_10_10_i_5__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_15_10_10_i_5__1_n_5\ : STD_LOGIC;
  signal \ram_reg_0_15_10_10_i_5__2_n_5\ : STD_LOGIC;
  signal ram_reg_0_15_10_10_i_5_n_5 : STD_LOGIC;
  signal \ram_reg_0_15_10_10_i_6__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_15_10_10_i_6__1_n_5\ : STD_LOGIC;
  signal \ram_reg_0_15_10_10_i_6__2_n_5\ : STD_LOGIC;
  signal ram_reg_0_15_10_10_i_6_n_5 : STD_LOGIC;
  signal \ram_reg_0_15_14_14_i_2__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_15_14_14_i_2__0_n_6\ : STD_LOGIC;
  signal \ram_reg_0_15_14_14_i_2__0_n_7\ : STD_LOGIC;
  signal \ram_reg_0_15_14_14_i_2__0_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_14_14_i_2__1_n_5\ : STD_LOGIC;
  signal \ram_reg_0_15_14_14_i_2__1_n_6\ : STD_LOGIC;
  signal \ram_reg_0_15_14_14_i_2__1_n_7\ : STD_LOGIC;
  signal \ram_reg_0_15_14_14_i_2__1_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_14_14_i_2__2_n_5\ : STD_LOGIC;
  signal \ram_reg_0_15_14_14_i_2__2_n_6\ : STD_LOGIC;
  signal \ram_reg_0_15_14_14_i_2__2_n_7\ : STD_LOGIC;
  signal \ram_reg_0_15_14_14_i_2__2_n_8\ : STD_LOGIC;
  signal ram_reg_0_15_14_14_i_2_n_5 : STD_LOGIC;
  signal ram_reg_0_15_14_14_i_2_n_6 : STD_LOGIC;
  signal ram_reg_0_15_14_14_i_2_n_7 : STD_LOGIC;
  signal ram_reg_0_15_14_14_i_2_n_8 : STD_LOGIC;
  signal \ram_reg_0_15_14_14_i_3__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_15_14_14_i_3__1_n_5\ : STD_LOGIC;
  signal \ram_reg_0_15_14_14_i_3__2_n_5\ : STD_LOGIC;
  signal ram_reg_0_15_14_14_i_3_n_5 : STD_LOGIC;
  signal \ram_reg_0_15_14_14_i_4__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_15_14_14_i_4__1_n_5\ : STD_LOGIC;
  signal \ram_reg_0_15_14_14_i_4__2_n_5\ : STD_LOGIC;
  signal ram_reg_0_15_14_14_i_4_n_5 : STD_LOGIC;
  signal \ram_reg_0_15_14_14_i_5__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_15_14_14_i_5__1_n_5\ : STD_LOGIC;
  signal \ram_reg_0_15_14_14_i_5__2_n_5\ : STD_LOGIC;
  signal ram_reg_0_15_14_14_i_5_n_5 : STD_LOGIC;
  signal \ram_reg_0_15_14_14_i_6__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_15_14_14_i_6__1_n_5\ : STD_LOGIC;
  signal \ram_reg_0_15_14_14_i_6__2_n_5\ : STD_LOGIC;
  signal ram_reg_0_15_14_14_i_6_n_5 : STD_LOGIC;
  signal \ram_reg_0_15_18_18_i_2__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_15_18_18_i_2__0_n_6\ : STD_LOGIC;
  signal \ram_reg_0_15_18_18_i_2__0_n_7\ : STD_LOGIC;
  signal \ram_reg_0_15_18_18_i_2__0_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_18_18_i_2__1_n_5\ : STD_LOGIC;
  signal \ram_reg_0_15_18_18_i_2__1_n_6\ : STD_LOGIC;
  signal \ram_reg_0_15_18_18_i_2__1_n_7\ : STD_LOGIC;
  signal \ram_reg_0_15_18_18_i_2__1_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_18_18_i_2__2_n_5\ : STD_LOGIC;
  signal \ram_reg_0_15_18_18_i_2__2_n_6\ : STD_LOGIC;
  signal \ram_reg_0_15_18_18_i_2__2_n_7\ : STD_LOGIC;
  signal \ram_reg_0_15_18_18_i_2__2_n_8\ : STD_LOGIC;
  signal ram_reg_0_15_18_18_i_2_n_5 : STD_LOGIC;
  signal ram_reg_0_15_18_18_i_2_n_6 : STD_LOGIC;
  signal ram_reg_0_15_18_18_i_2_n_7 : STD_LOGIC;
  signal ram_reg_0_15_18_18_i_2_n_8 : STD_LOGIC;
  signal \ram_reg_0_15_18_18_i_3__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_15_18_18_i_3__1_n_5\ : STD_LOGIC;
  signal \ram_reg_0_15_18_18_i_3__2_n_5\ : STD_LOGIC;
  signal ram_reg_0_15_18_18_i_3_n_5 : STD_LOGIC;
  signal \ram_reg_0_15_18_18_i_4__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_15_18_18_i_4__1_n_5\ : STD_LOGIC;
  signal \ram_reg_0_15_18_18_i_4__2_n_5\ : STD_LOGIC;
  signal ram_reg_0_15_18_18_i_4_n_5 : STD_LOGIC;
  signal \ram_reg_0_15_18_18_i_5__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_15_18_18_i_5__1_n_5\ : STD_LOGIC;
  signal \ram_reg_0_15_18_18_i_5__2_n_5\ : STD_LOGIC;
  signal ram_reg_0_15_18_18_i_5_n_5 : STD_LOGIC;
  signal \ram_reg_0_15_18_18_i_6__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_15_18_18_i_6__1_n_5\ : STD_LOGIC;
  signal \ram_reg_0_15_18_18_i_6__2_n_5\ : STD_LOGIC;
  signal ram_reg_0_15_18_18_i_6_n_5 : STD_LOGIC;
  signal \ram_reg_0_15_22_22_i_2__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_15_22_22_i_2__0_n_6\ : STD_LOGIC;
  signal \ram_reg_0_15_22_22_i_2__0_n_7\ : STD_LOGIC;
  signal \ram_reg_0_15_22_22_i_2__0_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_22_22_i_2__1_n_5\ : STD_LOGIC;
  signal \ram_reg_0_15_22_22_i_2__1_n_6\ : STD_LOGIC;
  signal \ram_reg_0_15_22_22_i_2__1_n_7\ : STD_LOGIC;
  signal \ram_reg_0_15_22_22_i_2__1_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_22_22_i_2__2_n_5\ : STD_LOGIC;
  signal \ram_reg_0_15_22_22_i_2__2_n_6\ : STD_LOGIC;
  signal \ram_reg_0_15_22_22_i_2__2_n_7\ : STD_LOGIC;
  signal \ram_reg_0_15_22_22_i_2__2_n_8\ : STD_LOGIC;
  signal ram_reg_0_15_22_22_i_2_n_5 : STD_LOGIC;
  signal ram_reg_0_15_22_22_i_2_n_6 : STD_LOGIC;
  signal ram_reg_0_15_22_22_i_2_n_7 : STD_LOGIC;
  signal ram_reg_0_15_22_22_i_2_n_8 : STD_LOGIC;
  signal \ram_reg_0_15_22_22_i_3__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_15_22_22_i_3__1_n_5\ : STD_LOGIC;
  signal \ram_reg_0_15_22_22_i_3__2_n_5\ : STD_LOGIC;
  signal ram_reg_0_15_22_22_i_3_n_5 : STD_LOGIC;
  signal \ram_reg_0_15_22_22_i_4__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_15_22_22_i_4__1_n_5\ : STD_LOGIC;
  signal \ram_reg_0_15_22_22_i_4__2_n_5\ : STD_LOGIC;
  signal ram_reg_0_15_22_22_i_4_n_5 : STD_LOGIC;
  signal \ram_reg_0_15_22_22_i_5__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_15_22_22_i_5__1_n_5\ : STD_LOGIC;
  signal \ram_reg_0_15_22_22_i_5__2_n_5\ : STD_LOGIC;
  signal ram_reg_0_15_22_22_i_5_n_5 : STD_LOGIC;
  signal \ram_reg_0_15_22_22_i_6__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_15_22_22_i_6__1_n_5\ : STD_LOGIC;
  signal \ram_reg_0_15_22_22_i_6__2_n_5\ : STD_LOGIC;
  signal ram_reg_0_15_22_22_i_6_n_5 : STD_LOGIC;
  signal \ram_reg_0_15_26_26_i_2__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_15_26_26_i_2__0_n_6\ : STD_LOGIC;
  signal \ram_reg_0_15_26_26_i_2__0_n_7\ : STD_LOGIC;
  signal \ram_reg_0_15_26_26_i_2__0_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_26_26_i_2__1_n_5\ : STD_LOGIC;
  signal \ram_reg_0_15_26_26_i_2__1_n_6\ : STD_LOGIC;
  signal \ram_reg_0_15_26_26_i_2__1_n_7\ : STD_LOGIC;
  signal \ram_reg_0_15_26_26_i_2__1_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_26_26_i_2__2_n_5\ : STD_LOGIC;
  signal \ram_reg_0_15_26_26_i_2__2_n_6\ : STD_LOGIC;
  signal \ram_reg_0_15_26_26_i_2__2_n_7\ : STD_LOGIC;
  signal \ram_reg_0_15_26_26_i_2__2_n_8\ : STD_LOGIC;
  signal ram_reg_0_15_26_26_i_2_n_5 : STD_LOGIC;
  signal ram_reg_0_15_26_26_i_2_n_6 : STD_LOGIC;
  signal ram_reg_0_15_26_26_i_2_n_7 : STD_LOGIC;
  signal ram_reg_0_15_26_26_i_2_n_8 : STD_LOGIC;
  signal \ram_reg_0_15_26_26_i_3__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_15_26_26_i_3__1_n_5\ : STD_LOGIC;
  signal \ram_reg_0_15_26_26_i_3__2_n_5\ : STD_LOGIC;
  signal ram_reg_0_15_26_26_i_3_n_5 : STD_LOGIC;
  signal \ram_reg_0_15_26_26_i_4__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_15_26_26_i_4__1_n_5\ : STD_LOGIC;
  signal \ram_reg_0_15_26_26_i_4__2_n_5\ : STD_LOGIC;
  signal ram_reg_0_15_26_26_i_4_n_5 : STD_LOGIC;
  signal \ram_reg_0_15_26_26_i_5__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_15_26_26_i_5__1_n_5\ : STD_LOGIC;
  signal \ram_reg_0_15_26_26_i_5__2_n_5\ : STD_LOGIC;
  signal ram_reg_0_15_26_26_i_5_n_5 : STD_LOGIC;
  signal \ram_reg_0_15_26_26_i_6__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_15_26_26_i_6__1_n_5\ : STD_LOGIC;
  signal \ram_reg_0_15_26_26_i_6__2_n_5\ : STD_LOGIC;
  signal ram_reg_0_15_26_26_i_6_n_5 : STD_LOGIC;
  signal \ram_reg_0_15_30_30_i_2__0_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_30_30_i_2__1_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_30_30_i_2__2_n_8\ : STD_LOGIC;
  signal ram_reg_0_15_30_30_i_2_n_8 : STD_LOGIC;
  signal \ram_reg_0_15_30_30_i_3__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_15_30_30_i_3__1_n_5\ : STD_LOGIC;
  signal \ram_reg_0_15_30_30_i_3__2_n_5\ : STD_LOGIC;
  signal ram_reg_0_15_30_30_i_3_n_5 : STD_LOGIC;
  signal \ram_reg_0_15_30_30_i_4__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_15_30_30_i_4__1_n_5\ : STD_LOGIC;
  signal \ram_reg_0_15_30_30_i_4__2_n_5\ : STD_LOGIC;
  signal ram_reg_0_15_30_30_i_4_n_5 : STD_LOGIC;
  signal \ram_reg_0_15_6_6_i_2__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_15_6_6_i_2__0_n_6\ : STD_LOGIC;
  signal \ram_reg_0_15_6_6_i_2__0_n_7\ : STD_LOGIC;
  signal \ram_reg_0_15_6_6_i_2__0_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_6_6_i_2__1_n_5\ : STD_LOGIC;
  signal \ram_reg_0_15_6_6_i_2__1_n_6\ : STD_LOGIC;
  signal \ram_reg_0_15_6_6_i_2__1_n_7\ : STD_LOGIC;
  signal \ram_reg_0_15_6_6_i_2__1_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_6_6_i_2__2_n_5\ : STD_LOGIC;
  signal \ram_reg_0_15_6_6_i_2__2_n_6\ : STD_LOGIC;
  signal \ram_reg_0_15_6_6_i_2__2_n_7\ : STD_LOGIC;
  signal \ram_reg_0_15_6_6_i_2__2_n_8\ : STD_LOGIC;
  signal ram_reg_0_15_6_6_i_2_n_5 : STD_LOGIC;
  signal ram_reg_0_15_6_6_i_2_n_6 : STD_LOGIC;
  signal ram_reg_0_15_6_6_i_2_n_7 : STD_LOGIC;
  signal ram_reg_0_15_6_6_i_2_n_8 : STD_LOGIC;
  signal \ram_reg_0_15_6_6_i_3__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_15_6_6_i_3__1_n_5\ : STD_LOGIC;
  signal \ram_reg_0_15_6_6_i_3__2_n_5\ : STD_LOGIC;
  signal ram_reg_0_15_6_6_i_3_n_5 : STD_LOGIC;
  signal \ram_reg_0_15_6_6_i_4__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_15_6_6_i_4__1_n_5\ : STD_LOGIC;
  signal \ram_reg_0_15_6_6_i_4__2_n_5\ : STD_LOGIC;
  signal ram_reg_0_15_6_6_i_4_n_5 : STD_LOGIC;
  signal \ram_reg_0_15_6_6_i_5__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_15_6_6_i_5__1_n_5\ : STD_LOGIC;
  signal \ram_reg_0_15_6_6_i_5__2_n_5\ : STD_LOGIC;
  signal ram_reg_0_15_6_6_i_5_n_5 : STD_LOGIC;
  signal NLW_ram_reg_0_15_30_30_i_2_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_ram_reg_0_15_30_30_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_ram_reg_0_15_30_30_i_2__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_ram_reg_0_15_30_30_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_ram_reg_0_15_30_30_i_2__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_ram_reg_0_15_30_30_i_2__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_ram_reg_0_15_30_30_i_2__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_ram_reg_0_15_30_30_i_2__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of ram_reg_0_15_10_10_i_2 : label is 35;
  attribute ADDER_THRESHOLD of \ram_reg_0_15_10_10_i_2__0\ : label is 35;
  attribute ADDER_THRESHOLD of \ram_reg_0_15_10_10_i_2__1\ : label is 35;
  attribute ADDER_THRESHOLD of \ram_reg_0_15_10_10_i_2__2\ : label is 35;
  attribute ADDER_THRESHOLD of ram_reg_0_15_14_14_i_2 : label is 35;
  attribute ADDER_THRESHOLD of \ram_reg_0_15_14_14_i_2__0\ : label is 35;
  attribute ADDER_THRESHOLD of \ram_reg_0_15_14_14_i_2__1\ : label is 35;
  attribute ADDER_THRESHOLD of \ram_reg_0_15_14_14_i_2__2\ : label is 35;
  attribute ADDER_THRESHOLD of ram_reg_0_15_18_18_i_2 : label is 35;
  attribute ADDER_THRESHOLD of \ram_reg_0_15_18_18_i_2__0\ : label is 35;
  attribute ADDER_THRESHOLD of \ram_reg_0_15_18_18_i_2__1\ : label is 35;
  attribute ADDER_THRESHOLD of \ram_reg_0_15_18_18_i_2__2\ : label is 35;
  attribute ADDER_THRESHOLD of ram_reg_0_15_22_22_i_2 : label is 35;
  attribute ADDER_THRESHOLD of \ram_reg_0_15_22_22_i_2__0\ : label is 35;
  attribute ADDER_THRESHOLD of \ram_reg_0_15_22_22_i_2__1\ : label is 35;
  attribute ADDER_THRESHOLD of \ram_reg_0_15_22_22_i_2__2\ : label is 35;
  attribute ADDER_THRESHOLD of ram_reg_0_15_26_26_i_2 : label is 35;
  attribute ADDER_THRESHOLD of \ram_reg_0_15_26_26_i_2__0\ : label is 35;
  attribute ADDER_THRESHOLD of \ram_reg_0_15_26_26_i_2__1\ : label is 35;
  attribute ADDER_THRESHOLD of \ram_reg_0_15_26_26_i_2__2\ : label is 35;
  attribute ADDER_THRESHOLD of ram_reg_0_15_30_30_i_2 : label is 35;
  attribute ADDER_THRESHOLD of \ram_reg_0_15_30_30_i_2__0\ : label is 35;
  attribute ADDER_THRESHOLD of \ram_reg_0_15_30_30_i_2__1\ : label is 35;
  attribute ADDER_THRESHOLD of \ram_reg_0_15_30_30_i_2__2\ : label is 35;
  attribute ADDER_THRESHOLD of ram_reg_0_15_6_6_i_2 : label is 35;
  attribute ADDER_THRESHOLD of \ram_reg_0_15_6_6_i_2__0\ : label is 35;
  attribute ADDER_THRESHOLD of \ram_reg_0_15_6_6_i_2__1\ : label is 35;
  attribute ADDER_THRESHOLD of \ram_reg_0_15_6_6_i_2__2\ : label is 35;
begin
  grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_2_ce0 <= \^grp_feedforward_pipeline_vitis_loop_117_4_fu_5880_layer2_activations_2_ce0\;
  grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(3 downto 0) <= \^grp_feedforward_pipeline_vitis_loop_117_4_fu_5880_layer2_activations_3_address1\(3 downto 0);
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_9,
      Q => \^grp_feedforward_pipeline_vitis_loop_117_4_fu_5880_layer2_activations_2_ce0\,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_13
     port map (
      D(1 downto 0) => D(1 downto 0),
      Q(1 downto 0) => Q(2 downto 1),
      add_ln117_fu_150_p2(4 downto 0) => add_ln117_fu_150_p2(6 downto 2),
      \ap_CS_fsm_reg[11]\ => \ap_CS_fsm_reg[11]\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => flow_control_loop_pipe_sequential_init_U_n_9,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_ap_start_reg => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_ap_start_reg,
      grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_ap_start_reg_reg => \i_3_fu_44_reg_n_5_[6]\,
      grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(3 downto 0) => \^grp_feedforward_pipeline_vitis_loop_117_4_fu_5880_layer2_activations_3_address1\(3 downto 0),
      i_3_fu_440 => i_3_fu_440,
      \i_3_fu_44_reg[5]\ => \i_3_fu_44_reg_n_5_[3]\,
      \i_3_fu_44_reg[5]_0\ => \i_3_fu_44_reg_n_5_[2]\,
      \layer2_activations_1_addr_reg_229_reg[2]\ => \i_3_fu_44_reg_n_5_[4]\,
      \layer2_activations_1_addr_reg_229_reg[3]\ => \i_3_fu_44_reg_n_5_[5]\
    );
\i_3_fu_44_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_3_fu_440,
      D => add_ln117_fu_150_p2(2),
      Q => \i_3_fu_44_reg_n_5_[2]\,
      R => '0'
    );
\i_3_fu_44_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_3_fu_440,
      D => add_ln117_fu_150_p2(3),
      Q => \i_3_fu_44_reg_n_5_[3]\,
      R => '0'
    );
\i_3_fu_44_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_3_fu_440,
      D => add_ln117_fu_150_p2(4),
      Q => \i_3_fu_44_reg_n_5_[4]\,
      R => '0'
    );
\i_3_fu_44_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_3_fu_440,
      D => add_ln117_fu_150_p2(5),
      Q => \i_3_fu_44_reg_n_5_[5]\,
      R => '0'
    );
\i_3_fu_44_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_3_fu_440,
      D => add_ln117_fu_150_p2(6),
      Q => \i_3_fu_44_reg_n_5_[6]\,
      R => '0'
    );
\layer2_activations_1_addr_reg_229_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^grp_feedforward_pipeline_vitis_loop_117_4_fu_5880_layer2_activations_3_address1\(0),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address0(0),
      R => '0'
    );
\layer2_activations_1_addr_reg_229_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^grp_feedforward_pipeline_vitis_loop_117_4_fu_5880_layer2_activations_3_address1\(1),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address0(1),
      R => '0'
    );
\layer2_activations_1_addr_reg_229_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^grp_feedforward_pipeline_vitis_loop_117_4_fu_5880_layer2_activations_3_address1\(2),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address0(2),
      R => '0'
    );
\layer2_activations_1_addr_reg_229_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^grp_feedforward_pipeline_vitis_loop_117_4_fu_5880_layer2_activations_3_address1\(3),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address0(3),
      R => '0'
    );
\q0[31]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_ap_start_reg,
      I1 => Q(3),
      I2 => \^grp_feedforward_pipeline_vitis_loop_117_4_fu_5880_layer2_activations_2_ce0\,
      I3 => Q(2),
      I4 => Q(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_layer2_activations_2_ce0,
      O => layer2_activations_ce0
    );
\ram_reg_0_15_10_10_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_d0(10),
      I1 => Q(2),
      O => \ap_CS_fsm_reg[12]_1\(4)
    );
\ram_reg_0_15_10_10_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_2_d0(10),
      I1 => Q(2),
      O => \ap_CS_fsm_reg[12]\(4)
    );
\ram_reg_0_15_10_10_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_1_d0(10),
      I1 => Q(2),
      O => \ap_CS_fsm_reg[12]_0\(4)
    );
\ram_reg_0_15_10_10_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_d0(10),
      I1 => Q(2),
      O => d0(4)
    );
ram_reg_0_15_10_10_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_15_6_6_i_2_n_5,
      CO(3) => ram_reg_0_15_10_10_i_2_n_5,
      CO(2) => ram_reg_0_15_10_10_i_2_n_6,
      CO(1) => ram_reg_0_15_10_10_i_2_n_7,
      CO(0) => ram_reg_0_15_10_10_i_2_n_8,
      CYINIT => '0',
      DI(3 downto 0) => ram_reg_0_15_30_30_i_2_0(7 downto 4),
      O(3 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_d0(13 downto 10),
      S(3) => ram_reg_0_15_10_10_i_3_n_5,
      S(2) => ram_reg_0_15_10_10_i_4_n_5,
      S(1) => ram_reg_0_15_10_10_i_5_n_5,
      S(0) => ram_reg_0_15_10_10_i_6_n_5
    );
\ram_reg_0_15_10_10_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_0_15_6_6_i_2__0_n_5\,
      CO(3) => \ram_reg_0_15_10_10_i_2__0_n_5\,
      CO(2) => \ram_reg_0_15_10_10_i_2__0_n_6\,
      CO(1) => \ram_reg_0_15_10_10_i_2__0_n_7\,
      CO(0) => \ram_reg_0_15_10_10_i_2__0_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => q1(7 downto 4),
      O(3 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_2_d0(13 downto 10),
      S(3) => \ram_reg_0_15_10_10_i_3__0_n_5\,
      S(2) => \ram_reg_0_15_10_10_i_4__0_n_5\,
      S(1) => \ram_reg_0_15_10_10_i_5__0_n_5\,
      S(0) => \ram_reg_0_15_10_10_i_6__0_n_5\
    );
\ram_reg_0_15_10_10_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_0_15_6_6_i_2__1_n_5\,
      CO(3) => \ram_reg_0_15_10_10_i_2__1_n_5\,
      CO(2) => \ram_reg_0_15_10_10_i_2__1_n_6\,
      CO(1) => \ram_reg_0_15_10_10_i_2__1_n_7\,
      CO(0) => \ram_reg_0_15_10_10_i_2__1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => \ram_reg_0_15_30_30_i_2__1_0\(7 downto 4),
      O(3 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_1_d0(13 downto 10),
      S(3) => \ram_reg_0_15_10_10_i_3__1_n_5\,
      S(2) => \ram_reg_0_15_10_10_i_4__1_n_5\,
      S(1) => \ram_reg_0_15_10_10_i_5__1_n_5\,
      S(0) => \ram_reg_0_15_10_10_i_6__1_n_5\
    );
\ram_reg_0_15_10_10_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_0_15_6_6_i_2__2_n_5\,
      CO(3) => \ram_reg_0_15_10_10_i_2__2_n_5\,
      CO(2) => \ram_reg_0_15_10_10_i_2__2_n_6\,
      CO(1) => \ram_reg_0_15_10_10_i_2__2_n_7\,
      CO(0) => \ram_reg_0_15_10_10_i_2__2_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => \ram_reg_0_15_30_30_i_2__2_0\(7 downto 4),
      O(3 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_d0(13 downto 10),
      S(3) => \ram_reg_0_15_10_10_i_3__2_n_5\,
      S(2) => \ram_reg_0_15_10_10_i_4__2_n_5\,
      S(1) => \ram_reg_0_15_10_10_i_5__2_n_5\,
      S(0) => \ram_reg_0_15_10_10_i_6__2_n_5\
    );
ram_reg_0_15_10_10_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ram_reg_0_15_30_30_i_2_0(7),
      O => ram_reg_0_15_10_10_i_3_n_5
    );
\ram_reg_0_15_10_10_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q1(7),
      O => \ram_reg_0_15_10_10_i_3__0_n_5\
    );
\ram_reg_0_15_10_10_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ram_reg_0_15_30_30_i_2__1_0\(7),
      O => \ram_reg_0_15_10_10_i_3__1_n_5\
    );
\ram_reg_0_15_10_10_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ram_reg_0_15_30_30_i_2__2_0\(7),
      O => \ram_reg_0_15_10_10_i_3__2_n_5\
    );
ram_reg_0_15_10_10_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ram_reg_0_15_30_30_i_2_0(6),
      O => ram_reg_0_15_10_10_i_4_n_5
    );
\ram_reg_0_15_10_10_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q1(6),
      O => \ram_reg_0_15_10_10_i_4__0_n_5\
    );
\ram_reg_0_15_10_10_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ram_reg_0_15_30_30_i_2__1_0\(6),
      O => \ram_reg_0_15_10_10_i_4__1_n_5\
    );
\ram_reg_0_15_10_10_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ram_reg_0_15_30_30_i_2__2_0\(6),
      O => \ram_reg_0_15_10_10_i_4__2_n_5\
    );
ram_reg_0_15_10_10_i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ram_reg_0_15_30_30_i_2_0(5),
      O => ram_reg_0_15_10_10_i_5_n_5
    );
\ram_reg_0_15_10_10_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q1(5),
      O => \ram_reg_0_15_10_10_i_5__0_n_5\
    );
\ram_reg_0_15_10_10_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ram_reg_0_15_30_30_i_2__1_0\(5),
      O => \ram_reg_0_15_10_10_i_5__1_n_5\
    );
\ram_reg_0_15_10_10_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ram_reg_0_15_30_30_i_2__2_0\(5),
      O => \ram_reg_0_15_10_10_i_5__2_n_5\
    );
ram_reg_0_15_10_10_i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ram_reg_0_15_30_30_i_2_0(4),
      O => ram_reg_0_15_10_10_i_6_n_5
    );
\ram_reg_0_15_10_10_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q1(4),
      O => \ram_reg_0_15_10_10_i_6__0_n_5\
    );
\ram_reg_0_15_10_10_i_6__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ram_reg_0_15_30_30_i_2__1_0\(4),
      O => \ram_reg_0_15_10_10_i_6__1_n_5\
    );
\ram_reg_0_15_10_10_i_6__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ram_reg_0_15_30_30_i_2__2_0\(4),
      O => \ram_reg_0_15_10_10_i_6__2_n_5\
    );
\ram_reg_0_15_11_11_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_d0(11),
      I1 => Q(2),
      O => \ap_CS_fsm_reg[12]_1\(5)
    );
\ram_reg_0_15_11_11_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_2_d0(11),
      I1 => Q(2),
      O => \ap_CS_fsm_reg[12]\(5)
    );
\ram_reg_0_15_11_11_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_1_d0(11),
      I1 => Q(2),
      O => \ap_CS_fsm_reg[12]_0\(5)
    );
\ram_reg_0_15_11_11_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_d0(11),
      I1 => Q(2),
      O => d0(5)
    );
\ram_reg_0_15_12_12_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_d0(12),
      I1 => Q(2),
      O => \ap_CS_fsm_reg[12]_1\(6)
    );
\ram_reg_0_15_12_12_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_2_d0(12),
      I1 => Q(2),
      O => \ap_CS_fsm_reg[12]\(6)
    );
\ram_reg_0_15_12_12_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_1_d0(12),
      I1 => Q(2),
      O => \ap_CS_fsm_reg[12]_0\(6)
    );
\ram_reg_0_15_12_12_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_d0(12),
      I1 => Q(2),
      O => d0(6)
    );
\ram_reg_0_15_13_13_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_d0(13),
      I1 => Q(2),
      O => \ap_CS_fsm_reg[12]_1\(7)
    );
\ram_reg_0_15_13_13_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_2_d0(13),
      I1 => Q(2),
      O => \ap_CS_fsm_reg[12]\(7)
    );
\ram_reg_0_15_13_13_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_1_d0(13),
      I1 => Q(2),
      O => \ap_CS_fsm_reg[12]_0\(7)
    );
\ram_reg_0_15_13_13_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_d0(13),
      I1 => Q(2),
      O => d0(7)
    );
\ram_reg_0_15_14_14_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_d0(14),
      I1 => Q(2),
      O => \ap_CS_fsm_reg[12]_1\(8)
    );
\ram_reg_0_15_14_14_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_2_d0(14),
      I1 => Q(2),
      O => \ap_CS_fsm_reg[12]\(8)
    );
\ram_reg_0_15_14_14_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_1_d0(14),
      I1 => Q(2),
      O => \ap_CS_fsm_reg[12]_0\(8)
    );
\ram_reg_0_15_14_14_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_d0(14),
      I1 => Q(2),
      O => d0(8)
    );
ram_reg_0_15_14_14_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_15_10_10_i_2_n_5,
      CO(3) => ram_reg_0_15_14_14_i_2_n_5,
      CO(2) => ram_reg_0_15_14_14_i_2_n_6,
      CO(1) => ram_reg_0_15_14_14_i_2_n_7,
      CO(0) => ram_reg_0_15_14_14_i_2_n_8,
      CYINIT => '0',
      DI(3 downto 0) => ram_reg_0_15_30_30_i_2_0(11 downto 8),
      O(3 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_d0(17 downto 14),
      S(3) => ram_reg_0_15_14_14_i_3_n_5,
      S(2) => ram_reg_0_15_14_14_i_4_n_5,
      S(1) => ram_reg_0_15_14_14_i_5_n_5,
      S(0) => ram_reg_0_15_14_14_i_6_n_5
    );
\ram_reg_0_15_14_14_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_0_15_10_10_i_2__0_n_5\,
      CO(3) => \ram_reg_0_15_14_14_i_2__0_n_5\,
      CO(2) => \ram_reg_0_15_14_14_i_2__0_n_6\,
      CO(1) => \ram_reg_0_15_14_14_i_2__0_n_7\,
      CO(0) => \ram_reg_0_15_14_14_i_2__0_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => q1(11 downto 8),
      O(3 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_2_d0(17 downto 14),
      S(3) => \ram_reg_0_15_14_14_i_3__0_n_5\,
      S(2) => \ram_reg_0_15_14_14_i_4__0_n_5\,
      S(1) => \ram_reg_0_15_14_14_i_5__0_n_5\,
      S(0) => \ram_reg_0_15_14_14_i_6__0_n_5\
    );
\ram_reg_0_15_14_14_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_0_15_10_10_i_2__1_n_5\,
      CO(3) => \ram_reg_0_15_14_14_i_2__1_n_5\,
      CO(2) => \ram_reg_0_15_14_14_i_2__1_n_6\,
      CO(1) => \ram_reg_0_15_14_14_i_2__1_n_7\,
      CO(0) => \ram_reg_0_15_14_14_i_2__1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => \ram_reg_0_15_30_30_i_2__1_0\(11 downto 8),
      O(3 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_1_d0(17 downto 14),
      S(3) => \ram_reg_0_15_14_14_i_3__1_n_5\,
      S(2) => \ram_reg_0_15_14_14_i_4__1_n_5\,
      S(1) => \ram_reg_0_15_14_14_i_5__1_n_5\,
      S(0) => \ram_reg_0_15_14_14_i_6__1_n_5\
    );
\ram_reg_0_15_14_14_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_0_15_10_10_i_2__2_n_5\,
      CO(3) => \ram_reg_0_15_14_14_i_2__2_n_5\,
      CO(2) => \ram_reg_0_15_14_14_i_2__2_n_6\,
      CO(1) => \ram_reg_0_15_14_14_i_2__2_n_7\,
      CO(0) => \ram_reg_0_15_14_14_i_2__2_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => \ram_reg_0_15_30_30_i_2__2_0\(11 downto 8),
      O(3 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_d0(17 downto 14),
      S(3) => \ram_reg_0_15_14_14_i_3__2_n_5\,
      S(2) => \ram_reg_0_15_14_14_i_4__2_n_5\,
      S(1) => \ram_reg_0_15_14_14_i_5__2_n_5\,
      S(0) => \ram_reg_0_15_14_14_i_6__2_n_5\
    );
ram_reg_0_15_14_14_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ram_reg_0_15_30_30_i_2_0(11),
      O => ram_reg_0_15_14_14_i_3_n_5
    );
\ram_reg_0_15_14_14_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q1(11),
      O => \ram_reg_0_15_14_14_i_3__0_n_5\
    );
\ram_reg_0_15_14_14_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ram_reg_0_15_30_30_i_2__1_0\(11),
      O => \ram_reg_0_15_14_14_i_3__1_n_5\
    );
\ram_reg_0_15_14_14_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ram_reg_0_15_30_30_i_2__2_0\(11),
      O => \ram_reg_0_15_14_14_i_3__2_n_5\
    );
ram_reg_0_15_14_14_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ram_reg_0_15_30_30_i_2_0(10),
      O => ram_reg_0_15_14_14_i_4_n_5
    );
\ram_reg_0_15_14_14_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q1(10),
      O => \ram_reg_0_15_14_14_i_4__0_n_5\
    );
\ram_reg_0_15_14_14_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ram_reg_0_15_30_30_i_2__1_0\(10),
      O => \ram_reg_0_15_14_14_i_4__1_n_5\
    );
\ram_reg_0_15_14_14_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ram_reg_0_15_30_30_i_2__2_0\(10),
      O => \ram_reg_0_15_14_14_i_4__2_n_5\
    );
ram_reg_0_15_14_14_i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ram_reg_0_15_30_30_i_2_0(9),
      O => ram_reg_0_15_14_14_i_5_n_5
    );
\ram_reg_0_15_14_14_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q1(9),
      O => \ram_reg_0_15_14_14_i_5__0_n_5\
    );
\ram_reg_0_15_14_14_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ram_reg_0_15_30_30_i_2__1_0\(9),
      O => \ram_reg_0_15_14_14_i_5__1_n_5\
    );
\ram_reg_0_15_14_14_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ram_reg_0_15_30_30_i_2__2_0\(9),
      O => \ram_reg_0_15_14_14_i_5__2_n_5\
    );
ram_reg_0_15_14_14_i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ram_reg_0_15_30_30_i_2_0(8),
      O => ram_reg_0_15_14_14_i_6_n_5
    );
\ram_reg_0_15_14_14_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q1(8),
      O => \ram_reg_0_15_14_14_i_6__0_n_5\
    );
\ram_reg_0_15_14_14_i_6__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ram_reg_0_15_30_30_i_2__1_0\(8),
      O => \ram_reg_0_15_14_14_i_6__1_n_5\
    );
\ram_reg_0_15_14_14_i_6__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ram_reg_0_15_30_30_i_2__2_0\(8),
      O => \ram_reg_0_15_14_14_i_6__2_n_5\
    );
\ram_reg_0_15_15_15_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_d0(15),
      I1 => Q(2),
      O => \ap_CS_fsm_reg[12]_1\(9)
    );
\ram_reg_0_15_15_15_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_2_d0(15),
      I1 => Q(2),
      O => \ap_CS_fsm_reg[12]\(9)
    );
\ram_reg_0_15_15_15_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_1_d0(15),
      I1 => Q(2),
      O => \ap_CS_fsm_reg[12]_0\(9)
    );
\ram_reg_0_15_15_15_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_d0(15),
      I1 => Q(2),
      O => d0(9)
    );
\ram_reg_0_15_16_16_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_d0(16),
      I1 => Q(2),
      O => \ap_CS_fsm_reg[12]_1\(10)
    );
\ram_reg_0_15_16_16_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_2_d0(16),
      I1 => Q(2),
      O => \ap_CS_fsm_reg[12]\(10)
    );
\ram_reg_0_15_16_16_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_1_d0(16),
      I1 => Q(2),
      O => \ap_CS_fsm_reg[12]_0\(10)
    );
\ram_reg_0_15_16_16_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_d0(16),
      I1 => Q(2),
      O => d0(10)
    );
\ram_reg_0_15_17_17_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_d0(17),
      I1 => Q(2),
      O => \ap_CS_fsm_reg[12]_1\(11)
    );
\ram_reg_0_15_17_17_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_2_d0(17),
      I1 => Q(2),
      O => \ap_CS_fsm_reg[12]\(11)
    );
\ram_reg_0_15_17_17_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_1_d0(17),
      I1 => Q(2),
      O => \ap_CS_fsm_reg[12]_0\(11)
    );
\ram_reg_0_15_17_17_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_d0(17),
      I1 => Q(2),
      O => d0(11)
    );
\ram_reg_0_15_18_18_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_d0(18),
      I1 => Q(2),
      O => \ap_CS_fsm_reg[12]_1\(12)
    );
\ram_reg_0_15_18_18_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_2_d0(18),
      I1 => Q(2),
      O => \ap_CS_fsm_reg[12]\(12)
    );
\ram_reg_0_15_18_18_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_1_d0(18),
      I1 => Q(2),
      O => \ap_CS_fsm_reg[12]_0\(12)
    );
\ram_reg_0_15_18_18_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_d0(18),
      I1 => Q(2),
      O => d0(12)
    );
ram_reg_0_15_18_18_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_15_14_14_i_2_n_5,
      CO(3) => ram_reg_0_15_18_18_i_2_n_5,
      CO(2) => ram_reg_0_15_18_18_i_2_n_6,
      CO(1) => ram_reg_0_15_18_18_i_2_n_7,
      CO(0) => ram_reg_0_15_18_18_i_2_n_8,
      CYINIT => '0',
      DI(3 downto 0) => ram_reg_0_15_30_30_i_2_0(15 downto 12),
      O(3 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_d0(21 downto 18),
      S(3) => ram_reg_0_15_18_18_i_3_n_5,
      S(2) => ram_reg_0_15_18_18_i_4_n_5,
      S(1) => ram_reg_0_15_18_18_i_5_n_5,
      S(0) => ram_reg_0_15_18_18_i_6_n_5
    );
\ram_reg_0_15_18_18_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_0_15_14_14_i_2__0_n_5\,
      CO(3) => \ram_reg_0_15_18_18_i_2__0_n_5\,
      CO(2) => \ram_reg_0_15_18_18_i_2__0_n_6\,
      CO(1) => \ram_reg_0_15_18_18_i_2__0_n_7\,
      CO(0) => \ram_reg_0_15_18_18_i_2__0_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => q1(15 downto 12),
      O(3 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_2_d0(21 downto 18),
      S(3) => \ram_reg_0_15_18_18_i_3__0_n_5\,
      S(2) => \ram_reg_0_15_18_18_i_4__0_n_5\,
      S(1) => \ram_reg_0_15_18_18_i_5__0_n_5\,
      S(0) => \ram_reg_0_15_18_18_i_6__0_n_5\
    );
\ram_reg_0_15_18_18_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_0_15_14_14_i_2__1_n_5\,
      CO(3) => \ram_reg_0_15_18_18_i_2__1_n_5\,
      CO(2) => \ram_reg_0_15_18_18_i_2__1_n_6\,
      CO(1) => \ram_reg_0_15_18_18_i_2__1_n_7\,
      CO(0) => \ram_reg_0_15_18_18_i_2__1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => \ram_reg_0_15_30_30_i_2__1_0\(15 downto 12),
      O(3 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_1_d0(21 downto 18),
      S(3) => \ram_reg_0_15_18_18_i_3__1_n_5\,
      S(2) => \ram_reg_0_15_18_18_i_4__1_n_5\,
      S(1) => \ram_reg_0_15_18_18_i_5__1_n_5\,
      S(0) => \ram_reg_0_15_18_18_i_6__1_n_5\
    );
\ram_reg_0_15_18_18_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_0_15_14_14_i_2__2_n_5\,
      CO(3) => \ram_reg_0_15_18_18_i_2__2_n_5\,
      CO(2) => \ram_reg_0_15_18_18_i_2__2_n_6\,
      CO(1) => \ram_reg_0_15_18_18_i_2__2_n_7\,
      CO(0) => \ram_reg_0_15_18_18_i_2__2_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => \ram_reg_0_15_30_30_i_2__2_0\(15 downto 12),
      O(3 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_d0(21 downto 18),
      S(3) => \ram_reg_0_15_18_18_i_3__2_n_5\,
      S(2) => \ram_reg_0_15_18_18_i_4__2_n_5\,
      S(1) => \ram_reg_0_15_18_18_i_5__2_n_5\,
      S(0) => \ram_reg_0_15_18_18_i_6__2_n_5\
    );
ram_reg_0_15_18_18_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ram_reg_0_15_30_30_i_2_0(15),
      O => ram_reg_0_15_18_18_i_3_n_5
    );
\ram_reg_0_15_18_18_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q1(15),
      O => \ram_reg_0_15_18_18_i_3__0_n_5\
    );
\ram_reg_0_15_18_18_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ram_reg_0_15_30_30_i_2__1_0\(15),
      O => \ram_reg_0_15_18_18_i_3__1_n_5\
    );
\ram_reg_0_15_18_18_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ram_reg_0_15_30_30_i_2__2_0\(15),
      O => \ram_reg_0_15_18_18_i_3__2_n_5\
    );
ram_reg_0_15_18_18_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ram_reg_0_15_30_30_i_2_0(14),
      O => ram_reg_0_15_18_18_i_4_n_5
    );
\ram_reg_0_15_18_18_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q1(14),
      O => \ram_reg_0_15_18_18_i_4__0_n_5\
    );
\ram_reg_0_15_18_18_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ram_reg_0_15_30_30_i_2__1_0\(14),
      O => \ram_reg_0_15_18_18_i_4__1_n_5\
    );
\ram_reg_0_15_18_18_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ram_reg_0_15_30_30_i_2__2_0\(14),
      O => \ram_reg_0_15_18_18_i_4__2_n_5\
    );
ram_reg_0_15_18_18_i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ram_reg_0_15_30_30_i_2_0(13),
      O => ram_reg_0_15_18_18_i_5_n_5
    );
\ram_reg_0_15_18_18_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q1(13),
      O => \ram_reg_0_15_18_18_i_5__0_n_5\
    );
\ram_reg_0_15_18_18_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ram_reg_0_15_30_30_i_2__1_0\(13),
      O => \ram_reg_0_15_18_18_i_5__1_n_5\
    );
\ram_reg_0_15_18_18_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ram_reg_0_15_30_30_i_2__2_0\(13),
      O => \ram_reg_0_15_18_18_i_5__2_n_5\
    );
ram_reg_0_15_18_18_i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ram_reg_0_15_30_30_i_2_0(12),
      O => ram_reg_0_15_18_18_i_6_n_5
    );
\ram_reg_0_15_18_18_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q1(12),
      O => \ram_reg_0_15_18_18_i_6__0_n_5\
    );
\ram_reg_0_15_18_18_i_6__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ram_reg_0_15_30_30_i_2__1_0\(12),
      O => \ram_reg_0_15_18_18_i_6__1_n_5\
    );
\ram_reg_0_15_18_18_i_6__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ram_reg_0_15_30_30_i_2__2_0\(12),
      O => \ram_reg_0_15_18_18_i_6__2_n_5\
    );
\ram_reg_0_15_19_19_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_d0(19),
      I1 => Q(2),
      O => \ap_CS_fsm_reg[12]_1\(13)
    );
\ram_reg_0_15_19_19_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_2_d0(19),
      I1 => Q(2),
      O => \ap_CS_fsm_reg[12]\(13)
    );
\ram_reg_0_15_19_19_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_1_d0(19),
      I1 => Q(2),
      O => \ap_CS_fsm_reg[12]_0\(13)
    );
\ram_reg_0_15_19_19_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_d0(19),
      I1 => Q(2),
      O => d0(13)
    );
\ram_reg_0_15_20_20_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_d0(20),
      I1 => Q(2),
      O => \ap_CS_fsm_reg[12]_1\(14)
    );
\ram_reg_0_15_20_20_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_2_d0(20),
      I1 => Q(2),
      O => \ap_CS_fsm_reg[12]\(14)
    );
\ram_reg_0_15_20_20_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_1_d0(20),
      I1 => Q(2),
      O => \ap_CS_fsm_reg[12]_0\(14)
    );
\ram_reg_0_15_20_20_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_d0(20),
      I1 => Q(2),
      O => d0(14)
    );
\ram_reg_0_15_21_21_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_d0(21),
      I1 => Q(2),
      O => \ap_CS_fsm_reg[12]_1\(15)
    );
\ram_reg_0_15_21_21_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_2_d0(21),
      I1 => Q(2),
      O => \ap_CS_fsm_reg[12]\(15)
    );
\ram_reg_0_15_21_21_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_1_d0(21),
      I1 => Q(2),
      O => \ap_CS_fsm_reg[12]_0\(15)
    );
\ram_reg_0_15_21_21_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_d0(21),
      I1 => Q(2),
      O => d0(15)
    );
\ram_reg_0_15_22_22_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_d0(22),
      I1 => Q(2),
      O => \ap_CS_fsm_reg[12]_1\(16)
    );
\ram_reg_0_15_22_22_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_2_d0(22),
      I1 => Q(2),
      O => \ap_CS_fsm_reg[12]\(16)
    );
\ram_reg_0_15_22_22_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_1_d0(22),
      I1 => Q(2),
      O => \ap_CS_fsm_reg[12]_0\(16)
    );
\ram_reg_0_15_22_22_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_d0(22),
      I1 => Q(2),
      O => d0(16)
    );
ram_reg_0_15_22_22_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_15_18_18_i_2_n_5,
      CO(3) => ram_reg_0_15_22_22_i_2_n_5,
      CO(2) => ram_reg_0_15_22_22_i_2_n_6,
      CO(1) => ram_reg_0_15_22_22_i_2_n_7,
      CO(0) => ram_reg_0_15_22_22_i_2_n_8,
      CYINIT => '0',
      DI(3 downto 0) => ram_reg_0_15_30_30_i_2_0(19 downto 16),
      O(3 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_d0(25 downto 22),
      S(3) => ram_reg_0_15_22_22_i_3_n_5,
      S(2) => ram_reg_0_15_22_22_i_4_n_5,
      S(1) => ram_reg_0_15_22_22_i_5_n_5,
      S(0) => ram_reg_0_15_22_22_i_6_n_5
    );
\ram_reg_0_15_22_22_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_0_15_18_18_i_2__0_n_5\,
      CO(3) => \ram_reg_0_15_22_22_i_2__0_n_5\,
      CO(2) => \ram_reg_0_15_22_22_i_2__0_n_6\,
      CO(1) => \ram_reg_0_15_22_22_i_2__0_n_7\,
      CO(0) => \ram_reg_0_15_22_22_i_2__0_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => q1(19 downto 16),
      O(3 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_2_d0(25 downto 22),
      S(3) => \ram_reg_0_15_22_22_i_3__0_n_5\,
      S(2) => \ram_reg_0_15_22_22_i_4__0_n_5\,
      S(1) => \ram_reg_0_15_22_22_i_5__0_n_5\,
      S(0) => \ram_reg_0_15_22_22_i_6__0_n_5\
    );
\ram_reg_0_15_22_22_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_0_15_18_18_i_2__1_n_5\,
      CO(3) => \ram_reg_0_15_22_22_i_2__1_n_5\,
      CO(2) => \ram_reg_0_15_22_22_i_2__1_n_6\,
      CO(1) => \ram_reg_0_15_22_22_i_2__1_n_7\,
      CO(0) => \ram_reg_0_15_22_22_i_2__1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => \ram_reg_0_15_30_30_i_2__1_0\(19 downto 16),
      O(3 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_1_d0(25 downto 22),
      S(3) => \ram_reg_0_15_22_22_i_3__1_n_5\,
      S(2) => \ram_reg_0_15_22_22_i_4__1_n_5\,
      S(1) => \ram_reg_0_15_22_22_i_5__1_n_5\,
      S(0) => \ram_reg_0_15_22_22_i_6__1_n_5\
    );
\ram_reg_0_15_22_22_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_0_15_18_18_i_2__2_n_5\,
      CO(3) => \ram_reg_0_15_22_22_i_2__2_n_5\,
      CO(2) => \ram_reg_0_15_22_22_i_2__2_n_6\,
      CO(1) => \ram_reg_0_15_22_22_i_2__2_n_7\,
      CO(0) => \ram_reg_0_15_22_22_i_2__2_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => \ram_reg_0_15_30_30_i_2__2_0\(19 downto 16),
      O(3 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_d0(25 downto 22),
      S(3) => \ram_reg_0_15_22_22_i_3__2_n_5\,
      S(2) => \ram_reg_0_15_22_22_i_4__2_n_5\,
      S(1) => \ram_reg_0_15_22_22_i_5__2_n_5\,
      S(0) => \ram_reg_0_15_22_22_i_6__2_n_5\
    );
ram_reg_0_15_22_22_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ram_reg_0_15_30_30_i_2_0(19),
      O => ram_reg_0_15_22_22_i_3_n_5
    );
\ram_reg_0_15_22_22_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q1(19),
      O => \ram_reg_0_15_22_22_i_3__0_n_5\
    );
\ram_reg_0_15_22_22_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ram_reg_0_15_30_30_i_2__1_0\(19),
      O => \ram_reg_0_15_22_22_i_3__1_n_5\
    );
\ram_reg_0_15_22_22_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ram_reg_0_15_30_30_i_2__2_0\(19),
      O => \ram_reg_0_15_22_22_i_3__2_n_5\
    );
ram_reg_0_15_22_22_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ram_reg_0_15_30_30_i_2_0(18),
      O => ram_reg_0_15_22_22_i_4_n_5
    );
\ram_reg_0_15_22_22_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q1(18),
      O => \ram_reg_0_15_22_22_i_4__0_n_5\
    );
\ram_reg_0_15_22_22_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ram_reg_0_15_30_30_i_2__1_0\(18),
      O => \ram_reg_0_15_22_22_i_4__1_n_5\
    );
\ram_reg_0_15_22_22_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ram_reg_0_15_30_30_i_2__2_0\(18),
      O => \ram_reg_0_15_22_22_i_4__2_n_5\
    );
ram_reg_0_15_22_22_i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ram_reg_0_15_30_30_i_2_0(17),
      O => ram_reg_0_15_22_22_i_5_n_5
    );
\ram_reg_0_15_22_22_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q1(17),
      O => \ram_reg_0_15_22_22_i_5__0_n_5\
    );
\ram_reg_0_15_22_22_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ram_reg_0_15_30_30_i_2__1_0\(17),
      O => \ram_reg_0_15_22_22_i_5__1_n_5\
    );
\ram_reg_0_15_22_22_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ram_reg_0_15_30_30_i_2__2_0\(17),
      O => \ram_reg_0_15_22_22_i_5__2_n_5\
    );
ram_reg_0_15_22_22_i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ram_reg_0_15_30_30_i_2_0(16),
      O => ram_reg_0_15_22_22_i_6_n_5
    );
\ram_reg_0_15_22_22_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q1(16),
      O => \ram_reg_0_15_22_22_i_6__0_n_5\
    );
\ram_reg_0_15_22_22_i_6__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ram_reg_0_15_30_30_i_2__1_0\(16),
      O => \ram_reg_0_15_22_22_i_6__1_n_5\
    );
\ram_reg_0_15_22_22_i_6__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ram_reg_0_15_30_30_i_2__2_0\(16),
      O => \ram_reg_0_15_22_22_i_6__2_n_5\
    );
\ram_reg_0_15_23_23_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_d0(23),
      I1 => Q(2),
      O => \ap_CS_fsm_reg[12]_1\(17)
    );
\ram_reg_0_15_23_23_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_2_d0(23),
      I1 => Q(2),
      O => \ap_CS_fsm_reg[12]\(17)
    );
\ram_reg_0_15_23_23_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_1_d0(23),
      I1 => Q(2),
      O => \ap_CS_fsm_reg[12]_0\(17)
    );
\ram_reg_0_15_23_23_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_d0(23),
      I1 => Q(2),
      O => d0(17)
    );
\ram_reg_0_15_24_24_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_d0(24),
      I1 => Q(2),
      O => \ap_CS_fsm_reg[12]_1\(18)
    );
\ram_reg_0_15_24_24_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_2_d0(24),
      I1 => Q(2),
      O => \ap_CS_fsm_reg[12]\(18)
    );
\ram_reg_0_15_24_24_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_1_d0(24),
      I1 => Q(2),
      O => \ap_CS_fsm_reg[12]_0\(18)
    );
\ram_reg_0_15_24_24_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_d0(24),
      I1 => Q(2),
      O => d0(18)
    );
\ram_reg_0_15_25_25_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_d0(25),
      I1 => Q(2),
      O => \ap_CS_fsm_reg[12]_1\(19)
    );
\ram_reg_0_15_25_25_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_2_d0(25),
      I1 => Q(2),
      O => \ap_CS_fsm_reg[12]\(19)
    );
\ram_reg_0_15_25_25_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_1_d0(25),
      I1 => Q(2),
      O => \ap_CS_fsm_reg[12]_0\(19)
    );
\ram_reg_0_15_25_25_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_d0(25),
      I1 => Q(2),
      O => d0(19)
    );
\ram_reg_0_15_26_26_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_d0(26),
      I1 => Q(2),
      O => \ap_CS_fsm_reg[12]_1\(20)
    );
\ram_reg_0_15_26_26_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_2_d0(26),
      I1 => Q(2),
      O => \ap_CS_fsm_reg[12]\(20)
    );
\ram_reg_0_15_26_26_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_1_d0(26),
      I1 => Q(2),
      O => \ap_CS_fsm_reg[12]_0\(20)
    );
\ram_reg_0_15_26_26_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_d0(26),
      I1 => Q(2),
      O => d0(20)
    );
ram_reg_0_15_26_26_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_15_22_22_i_2_n_5,
      CO(3) => ram_reg_0_15_26_26_i_2_n_5,
      CO(2) => ram_reg_0_15_26_26_i_2_n_6,
      CO(1) => ram_reg_0_15_26_26_i_2_n_7,
      CO(0) => ram_reg_0_15_26_26_i_2_n_8,
      CYINIT => '0',
      DI(3 downto 0) => ram_reg_0_15_30_30_i_2_0(23 downto 20),
      O(3 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_d0(29 downto 26),
      S(3) => ram_reg_0_15_26_26_i_3_n_5,
      S(2) => ram_reg_0_15_26_26_i_4_n_5,
      S(1) => ram_reg_0_15_26_26_i_5_n_5,
      S(0) => ram_reg_0_15_26_26_i_6_n_5
    );
\ram_reg_0_15_26_26_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_0_15_22_22_i_2__0_n_5\,
      CO(3) => \ram_reg_0_15_26_26_i_2__0_n_5\,
      CO(2) => \ram_reg_0_15_26_26_i_2__0_n_6\,
      CO(1) => \ram_reg_0_15_26_26_i_2__0_n_7\,
      CO(0) => \ram_reg_0_15_26_26_i_2__0_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => q1(23 downto 20),
      O(3 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_2_d0(29 downto 26),
      S(3) => \ram_reg_0_15_26_26_i_3__0_n_5\,
      S(2) => \ram_reg_0_15_26_26_i_4__0_n_5\,
      S(1) => \ram_reg_0_15_26_26_i_5__0_n_5\,
      S(0) => \ram_reg_0_15_26_26_i_6__0_n_5\
    );
\ram_reg_0_15_26_26_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_0_15_22_22_i_2__1_n_5\,
      CO(3) => \ram_reg_0_15_26_26_i_2__1_n_5\,
      CO(2) => \ram_reg_0_15_26_26_i_2__1_n_6\,
      CO(1) => \ram_reg_0_15_26_26_i_2__1_n_7\,
      CO(0) => \ram_reg_0_15_26_26_i_2__1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => \ram_reg_0_15_30_30_i_2__1_0\(23 downto 20),
      O(3 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_1_d0(29 downto 26),
      S(3) => \ram_reg_0_15_26_26_i_3__1_n_5\,
      S(2) => \ram_reg_0_15_26_26_i_4__1_n_5\,
      S(1) => \ram_reg_0_15_26_26_i_5__1_n_5\,
      S(0) => \ram_reg_0_15_26_26_i_6__1_n_5\
    );
\ram_reg_0_15_26_26_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_0_15_22_22_i_2__2_n_5\,
      CO(3) => \ram_reg_0_15_26_26_i_2__2_n_5\,
      CO(2) => \ram_reg_0_15_26_26_i_2__2_n_6\,
      CO(1) => \ram_reg_0_15_26_26_i_2__2_n_7\,
      CO(0) => \ram_reg_0_15_26_26_i_2__2_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => \ram_reg_0_15_30_30_i_2__2_0\(23 downto 20),
      O(3 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_d0(29 downto 26),
      S(3) => \ram_reg_0_15_26_26_i_3__2_n_5\,
      S(2) => \ram_reg_0_15_26_26_i_4__2_n_5\,
      S(1) => \ram_reg_0_15_26_26_i_5__2_n_5\,
      S(0) => \ram_reg_0_15_26_26_i_6__2_n_5\
    );
ram_reg_0_15_26_26_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ram_reg_0_15_30_30_i_2_0(23),
      O => ram_reg_0_15_26_26_i_3_n_5
    );
\ram_reg_0_15_26_26_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q1(23),
      O => \ram_reg_0_15_26_26_i_3__0_n_5\
    );
\ram_reg_0_15_26_26_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ram_reg_0_15_30_30_i_2__1_0\(23),
      O => \ram_reg_0_15_26_26_i_3__1_n_5\
    );
\ram_reg_0_15_26_26_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ram_reg_0_15_30_30_i_2__2_0\(23),
      O => \ram_reg_0_15_26_26_i_3__2_n_5\
    );
ram_reg_0_15_26_26_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ram_reg_0_15_30_30_i_2_0(22),
      O => ram_reg_0_15_26_26_i_4_n_5
    );
\ram_reg_0_15_26_26_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q1(22),
      O => \ram_reg_0_15_26_26_i_4__0_n_5\
    );
\ram_reg_0_15_26_26_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ram_reg_0_15_30_30_i_2__1_0\(22),
      O => \ram_reg_0_15_26_26_i_4__1_n_5\
    );
\ram_reg_0_15_26_26_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ram_reg_0_15_30_30_i_2__2_0\(22),
      O => \ram_reg_0_15_26_26_i_4__2_n_5\
    );
ram_reg_0_15_26_26_i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ram_reg_0_15_30_30_i_2_0(21),
      O => ram_reg_0_15_26_26_i_5_n_5
    );
\ram_reg_0_15_26_26_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q1(21),
      O => \ram_reg_0_15_26_26_i_5__0_n_5\
    );
\ram_reg_0_15_26_26_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ram_reg_0_15_30_30_i_2__1_0\(21),
      O => \ram_reg_0_15_26_26_i_5__1_n_5\
    );
\ram_reg_0_15_26_26_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ram_reg_0_15_30_30_i_2__2_0\(21),
      O => \ram_reg_0_15_26_26_i_5__2_n_5\
    );
ram_reg_0_15_26_26_i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ram_reg_0_15_30_30_i_2_0(20),
      O => ram_reg_0_15_26_26_i_6_n_5
    );
\ram_reg_0_15_26_26_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q1(20),
      O => \ram_reg_0_15_26_26_i_6__0_n_5\
    );
\ram_reg_0_15_26_26_i_6__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ram_reg_0_15_30_30_i_2__1_0\(20),
      O => \ram_reg_0_15_26_26_i_6__1_n_5\
    );
\ram_reg_0_15_26_26_i_6__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ram_reg_0_15_30_30_i_2__2_0\(20),
      O => \ram_reg_0_15_26_26_i_6__2_n_5\
    );
\ram_reg_0_15_27_27_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_d0(27),
      I1 => Q(2),
      O => \ap_CS_fsm_reg[12]_1\(21)
    );
\ram_reg_0_15_27_27_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_2_d0(27),
      I1 => Q(2),
      O => \ap_CS_fsm_reg[12]\(21)
    );
\ram_reg_0_15_27_27_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_1_d0(27),
      I1 => Q(2),
      O => \ap_CS_fsm_reg[12]_0\(21)
    );
\ram_reg_0_15_27_27_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_d0(27),
      I1 => Q(2),
      O => d0(21)
    );
\ram_reg_0_15_28_28_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_d0(28),
      I1 => Q(2),
      O => \ap_CS_fsm_reg[12]_1\(22)
    );
\ram_reg_0_15_28_28_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_2_d0(28),
      I1 => Q(2),
      O => \ap_CS_fsm_reg[12]\(22)
    );
\ram_reg_0_15_28_28_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_1_d0(28),
      I1 => Q(2),
      O => \ap_CS_fsm_reg[12]_0\(22)
    );
\ram_reg_0_15_28_28_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_d0(28),
      I1 => Q(2),
      O => d0(22)
    );
\ram_reg_0_15_29_29_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_d0(29),
      I1 => Q(2),
      O => \ap_CS_fsm_reg[12]_1\(23)
    );
\ram_reg_0_15_29_29_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_2_d0(29),
      I1 => Q(2),
      O => \ap_CS_fsm_reg[12]\(23)
    );
\ram_reg_0_15_29_29_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_1_d0(29),
      I1 => Q(2),
      O => \ap_CS_fsm_reg[12]_0\(23)
    );
\ram_reg_0_15_29_29_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_d0(29),
      I1 => Q(2),
      O => d0(23)
    );
ram_reg_0_15_30_30_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_15_26_26_i_2_n_5,
      CO(3 downto 1) => NLW_ram_reg_0_15_30_30_i_2_CO_UNCONNECTED(3 downto 1),
      CO(0) => ram_reg_0_15_30_30_i_2_n_8,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => ram_reg_0_15_30_30_i_2_0(24),
      O(3 downto 2) => NLW_ram_reg_0_15_30_30_i_2_O_UNCONNECTED(3 downto 2),
      O(1 downto 0) => add_ln120_3_fu_206_p2(1 downto 0),
      S(3 downto 2) => B"00",
      S(1) => ram_reg_0_15_30_30_i_3_n_5,
      S(0) => ram_reg_0_15_30_30_i_4_n_5
    );
\ram_reg_0_15_30_30_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_0_15_26_26_i_2__0_n_5\,
      CO(3 downto 1) => \NLW_ram_reg_0_15_30_30_i_2__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \ram_reg_0_15_30_30_i_2__0_n_8\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => q1(24),
      O(3 downto 2) => \NLW_ram_reg_0_15_30_30_i_2__0_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => add_ln120_2_fu_193_p2(1 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \ram_reg_0_15_30_30_i_3__0_n_5\,
      S(0) => \ram_reg_0_15_30_30_i_4__0_n_5\
    );
\ram_reg_0_15_30_30_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_0_15_26_26_i_2__1_n_5\,
      CO(3 downto 1) => \NLW_ram_reg_0_15_30_30_i_2__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \ram_reg_0_15_30_30_i_2__1_n_8\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \ram_reg_0_15_30_30_i_2__1_0\(24),
      O(3 downto 2) => \NLW_ram_reg_0_15_30_30_i_2__1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => add_ln120_1_fu_180_p2(1 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \ram_reg_0_15_30_30_i_3__1_n_5\,
      S(0) => \ram_reg_0_15_30_30_i_4__1_n_5\
    );
\ram_reg_0_15_30_30_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_0_15_26_26_i_2__2_n_5\,
      CO(3 downto 1) => \NLW_ram_reg_0_15_30_30_i_2__2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \ram_reg_0_15_30_30_i_2__2_n_8\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \ram_reg_0_15_30_30_i_2__2_0\(24),
      O(3 downto 2) => \NLW_ram_reg_0_15_30_30_i_2__2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => add_ln120_fu_167_p2(1 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \ram_reg_0_15_30_30_i_3__2_n_5\,
      S(0) => \ram_reg_0_15_30_30_i_4__2_n_5\
    );
ram_reg_0_15_30_30_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ram_reg_0_15_30_30_i_2_0(25),
      O => ram_reg_0_15_30_30_i_3_n_5
    );
\ram_reg_0_15_30_30_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q1(25),
      O => \ram_reg_0_15_30_30_i_3__0_n_5\
    );
\ram_reg_0_15_30_30_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ram_reg_0_15_30_30_i_2__1_0\(25),
      O => \ram_reg_0_15_30_30_i_3__1_n_5\
    );
\ram_reg_0_15_30_30_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ram_reg_0_15_30_30_i_2__2_0\(25),
      O => \ram_reg_0_15_30_30_i_3__2_n_5\
    );
ram_reg_0_15_30_30_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ram_reg_0_15_30_30_i_2_0(24),
      O => ram_reg_0_15_30_30_i_4_n_5
    );
\ram_reg_0_15_30_30_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q1(24),
      O => \ram_reg_0_15_30_30_i_4__0_n_5\
    );
\ram_reg_0_15_30_30_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ram_reg_0_15_30_30_i_2__1_0\(24),
      O => \ram_reg_0_15_30_30_i_4__1_n_5\
    );
\ram_reg_0_15_30_30_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ram_reg_0_15_30_30_i_2__2_0\(24),
      O => \ram_reg_0_15_30_30_i_4__2_n_5\
    );
ram_reg_0_15_6_6_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_d0(6),
      I1 => cnt_2_fu_3680_p2(0),
      I2 => Q(2),
      O => d0(0)
    );
\ram_reg_0_15_6_6_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_2_d0(6),
      I1 => cnt_2_fu_3680_p2(0),
      I2 => Q(2),
      O => \ap_CS_fsm_reg[12]\(0)
    );
\ram_reg_0_15_6_6_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_1_d0(6),
      I1 => cnt_2_fu_3680_p2(0),
      I2 => Q(2),
      O => \ap_CS_fsm_reg[12]_0\(0)
    );
\ram_reg_0_15_6_6_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_d0(6),
      I1 => cnt_2_fu_3680_p2(0),
      I2 => Q(2),
      O => \ap_CS_fsm_reg[12]_1\(0)
    );
ram_reg_0_15_6_6_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ram_reg_0_15_6_6_i_2_n_5,
      CO(2) => ram_reg_0_15_6_6_i_2_n_6,
      CO(1) => ram_reg_0_15_6_6_i_2_n_7,
      CO(0) => ram_reg_0_15_6_6_i_2_n_8,
      CYINIT => '0',
      DI(3 downto 1) => ram_reg_0_15_30_30_i_2_0(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_d0(9 downto 6),
      S(3) => ram_reg_0_15_6_6_i_3_n_5,
      S(2) => ram_reg_0_15_6_6_i_4_n_5,
      S(1) => ram_reg_0_15_6_6_i_5_n_5,
      S(0) => ram_reg_0_15_30_30_i_2_0(0)
    );
\ram_reg_0_15_6_6_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ram_reg_0_15_6_6_i_2__0_n_5\,
      CO(2) => \ram_reg_0_15_6_6_i_2__0_n_6\,
      CO(1) => \ram_reg_0_15_6_6_i_2__0_n_7\,
      CO(0) => \ram_reg_0_15_6_6_i_2__0_n_8\,
      CYINIT => '0',
      DI(3 downto 1) => q1(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_2_d0(9 downto 6),
      S(3) => \ram_reg_0_15_6_6_i_3__0_n_5\,
      S(2) => \ram_reg_0_15_6_6_i_4__0_n_5\,
      S(1) => \ram_reg_0_15_6_6_i_5__0_n_5\,
      S(0) => q1(0)
    );
\ram_reg_0_15_6_6_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ram_reg_0_15_6_6_i_2__1_n_5\,
      CO(2) => \ram_reg_0_15_6_6_i_2__1_n_6\,
      CO(1) => \ram_reg_0_15_6_6_i_2__1_n_7\,
      CO(0) => \ram_reg_0_15_6_6_i_2__1_n_8\,
      CYINIT => '0',
      DI(3 downto 1) => \ram_reg_0_15_30_30_i_2__1_0\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_1_d0(9 downto 6),
      S(3) => \ram_reg_0_15_6_6_i_3__1_n_5\,
      S(2) => \ram_reg_0_15_6_6_i_4__1_n_5\,
      S(1) => \ram_reg_0_15_6_6_i_5__1_n_5\,
      S(0) => \ram_reg_0_15_30_30_i_2__1_0\(0)
    );
\ram_reg_0_15_6_6_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ram_reg_0_15_6_6_i_2__2_n_5\,
      CO(2) => \ram_reg_0_15_6_6_i_2__2_n_6\,
      CO(1) => \ram_reg_0_15_6_6_i_2__2_n_7\,
      CO(0) => \ram_reg_0_15_6_6_i_2__2_n_8\,
      CYINIT => '0',
      DI(3 downto 1) => \ram_reg_0_15_30_30_i_2__2_0\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_d0(9 downto 6),
      S(3) => \ram_reg_0_15_6_6_i_3__2_n_5\,
      S(2) => \ram_reg_0_15_6_6_i_4__2_n_5\,
      S(1) => \ram_reg_0_15_6_6_i_5__2_n_5\,
      S(0) => \ram_reg_0_15_30_30_i_2__2_0\(0)
    );
ram_reg_0_15_6_6_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ram_reg_0_15_30_30_i_2_0(3),
      O => ram_reg_0_15_6_6_i_3_n_5
    );
\ram_reg_0_15_6_6_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q1(3),
      O => \ram_reg_0_15_6_6_i_3__0_n_5\
    );
\ram_reg_0_15_6_6_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ram_reg_0_15_30_30_i_2__1_0\(3),
      O => \ram_reg_0_15_6_6_i_3__1_n_5\
    );
\ram_reg_0_15_6_6_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ram_reg_0_15_30_30_i_2__2_0\(3),
      O => \ram_reg_0_15_6_6_i_3__2_n_5\
    );
ram_reg_0_15_6_6_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ram_reg_0_15_30_30_i_2_0(2),
      O => ram_reg_0_15_6_6_i_4_n_5
    );
\ram_reg_0_15_6_6_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q1(2),
      O => \ram_reg_0_15_6_6_i_4__0_n_5\
    );
\ram_reg_0_15_6_6_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ram_reg_0_15_30_30_i_2__1_0\(2),
      O => \ram_reg_0_15_6_6_i_4__1_n_5\
    );
\ram_reg_0_15_6_6_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ram_reg_0_15_30_30_i_2__2_0\(2),
      O => \ram_reg_0_15_6_6_i_4__2_n_5\
    );
ram_reg_0_15_6_6_i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ram_reg_0_15_30_30_i_2_0(1),
      O => ram_reg_0_15_6_6_i_5_n_5
    );
\ram_reg_0_15_6_6_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q1(1),
      O => \ram_reg_0_15_6_6_i_5__0_n_5\
    );
\ram_reg_0_15_6_6_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ram_reg_0_15_30_30_i_2__1_0\(1),
      O => \ram_reg_0_15_6_6_i_5__1_n_5\
    );
\ram_reg_0_15_6_6_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ram_reg_0_15_30_30_i_2__2_0\(1),
      O => \ram_reg_0_15_6_6_i_5__2_n_5\
    );
ram_reg_0_15_7_7_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_d0(7),
      I1 => cnt_2_fu_3680_p2(1),
      I2 => Q(2),
      O => d0(1)
    );
\ram_reg_0_15_7_7_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_2_d0(7),
      I1 => cnt_2_fu_3680_p2(1),
      I2 => Q(2),
      O => \ap_CS_fsm_reg[12]\(1)
    );
\ram_reg_0_15_7_7_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_1_d0(7),
      I1 => cnt_2_fu_3680_p2(1),
      I2 => Q(2),
      O => \ap_CS_fsm_reg[12]_0\(1)
    );
\ram_reg_0_15_7_7_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_d0(7),
      I1 => cnt_2_fu_3680_p2(1),
      I2 => Q(2),
      O => \ap_CS_fsm_reg[12]_1\(1)
    );
\ram_reg_0_15_8_8_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_d0(8),
      I1 => Q(2),
      O => \ap_CS_fsm_reg[12]_1\(2)
    );
\ram_reg_0_15_8_8_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_2_d0(8),
      I1 => Q(2),
      O => \ap_CS_fsm_reg[12]\(2)
    );
\ram_reg_0_15_8_8_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_1_d0(8),
      I1 => Q(2),
      O => \ap_CS_fsm_reg[12]_0\(2)
    );
\ram_reg_0_15_8_8_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_d0(8),
      I1 => Q(2),
      O => d0(2)
    );
\ram_reg_0_15_9_9_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_d0(9),
      I1 => Q(2),
      O => \ap_CS_fsm_reg[12]_1\(3)
    );
\ram_reg_0_15_9_9_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_2_d0(9),
      I1 => Q(2),
      O => \ap_CS_fsm_reg[12]\(3)
    );
\ram_reg_0_15_9_9_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_1_d0(9),
      I1 => Q(2),
      O => \ap_CS_fsm_reg[12]_0\(3)
    );
\ram_reg_0_15_9_9_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_d0(9),
      I1 => Q(2),
      O => d0(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_feedforward_Pipeline_VITIS_LOOP_124_5 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    layer2_activations_3_address0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_CS_fsm_reg[13]\ : out STD_LOGIC;
    \layer2_quant_12_fu_360_reg[0]_0\ : out STD_LOGIC;
    \layer2_quant_60_fu_552_reg[0]_0\ : out STD_LOGIC;
    \layer2_quant_11_fu_356_reg[0]_0\ : out STD_LOGIC;
    \layer2_quant_30_fu_432_reg[0]_0\ : out STD_LOGIC;
    \layer2_quant_3_fu_324_reg[0]_0\ : out STD_LOGIC;
    \layer2_quant_57_fu_540_reg[0]_0\ : out STD_LOGIC;
    \layer2_quant_5_fu_332_reg[0]_0\ : out STD_LOGIC;
    add_ln51_33_fu_1447_p2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_40_fu_1499_p2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    add_ln51_36_fu_1473_p2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    add_ln51_48_fu_1551_p2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    add_ln51_55_fu_1603_p2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    add_ln51_51_fu_1577_p2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    add_ln51_43_fu_1525_p2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    add_ln51_58_fu_1629_p2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_59_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_55_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_53_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_52_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_51_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_50_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_49_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_48_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_46_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_44_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_43_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_42_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_41_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_40_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_37_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_33_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_32_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_27_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_25_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_24_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_23_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_21_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_18_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_17_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_16_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_14_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_10_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_9_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_4_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_2_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_1_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_ap_start_reg : in STD_LOGIC;
    grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_layer2_activations_3_address0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    q0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \layer2_quant_63_fu_564_reg[0]_i_2_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \layer2_quant_63_fu_564_reg[0]_i_2_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \layer2_quant_63_fu_564_reg[0]_i_2_2\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_rst_n_inv : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_feedforward_Pipeline_VITIS_LOOP_124_5;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_feedforward_Pipeline_VITIS_LOOP_124_5 is
  signal add_ln124_fu_1082_p2 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal ap_sig_allocacmp_i : STD_LOGIC_VECTOR ( 0 to 0 );
  signal dout_tmp : STD_LOGIC_VECTOR ( 31 to 31 );
  signal \dout_tmp__0\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal flow_control_loop_pipe_sequential_init_U_n_12 : STD_LOGIC;
  signal \^grp_feedforward_pipeline_vitis_loop_124_5_fu_5888_layer2_quant_10_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_11_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_12_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_13_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_124_5_fu_5888_layer2_quant_14_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_15_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_124_5_fu_5888_layer2_quant_16_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_124_5_fu_5888_layer2_quant_17_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_124_5_fu_5888_layer2_quant_18_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_19_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_124_5_fu_5888_layer2_quant_1_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_20_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_124_5_fu_5888_layer2_quant_21_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_22_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_124_5_fu_5888_layer2_quant_23_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_124_5_fu_5888_layer2_quant_24_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_124_5_fu_5888_layer2_quant_25_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_26_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_124_5_fu_5888_layer2_quant_27_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_28_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_29_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_124_5_fu_5888_layer2_quant_2_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_30_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_31_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_124_5_fu_5888_layer2_quant_32_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_124_5_fu_5888_layer2_quant_33_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_34_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_35_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_36_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_124_5_fu_5888_layer2_quant_37_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_38_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_39_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_3_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_124_5_fu_5888_layer2_quant_40_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_124_5_fu_5888_layer2_quant_41_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_124_5_fu_5888_layer2_quant_42_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_124_5_fu_5888_layer2_quant_43_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_124_5_fu_5888_layer2_quant_44_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_45_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_124_5_fu_5888_layer2_quant_46_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_47_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_124_5_fu_5888_layer2_quant_48_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_124_5_fu_5888_layer2_quant_49_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_124_5_fu_5888_layer2_quant_4_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_124_5_fu_5888_layer2_quant_50_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_124_5_fu_5888_layer2_quant_51_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_124_5_fu_5888_layer2_quant_52_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_124_5_fu_5888_layer2_quant_53_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_54_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_124_5_fu_5888_layer2_quant_55_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_56_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_57_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_58_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_124_5_fu_5888_layer2_quant_59_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_5_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_60_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_61_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_62_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_63_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_6_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_7_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_8_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_124_5_fu_5888_layer2_quant_9_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_124_5_fu_5888_layer2_quant_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i_4_fu_3080 : STD_LOGIC;
  signal \i_4_fu_308[6]_i_4_n_5\ : STD_LOGIC;
  signal \i_4_fu_308_reg_n_5_[0]\ : STD_LOGIC;
  signal \i_4_fu_308_reg_n_5_[1]\ : STD_LOGIC;
  signal \i_4_fu_308_reg_n_5_[2]\ : STD_LOGIC;
  signal \i_4_fu_308_reg_n_5_[3]\ : STD_LOGIC;
  signal \i_4_fu_308_reg_n_5_[4]\ : STD_LOGIC;
  signal \i_4_fu_308_reg_n_5_[5]\ : STD_LOGIC;
  signal \i_4_fu_308_reg_n_5_[6]\ : STD_LOGIC;
  signal \layer2_quant_10_fu_352[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer2_quant_11_fu_356[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer2_quant_11_fu_356[0]_i_2_n_5\ : STD_LOGIC;
  signal \layer2_quant_12_fu_360[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer2_quant_13_fu_364[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer2_quant_14_fu_368[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer2_quant_15_fu_372[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer2_quant_15_fu_372[0]_i_2_n_5\ : STD_LOGIC;
  signal \layer2_quant_16_fu_376[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer2_quant_17_fu_380[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer2_quant_18_fu_384[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer2_quant_19_fu_388[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer2_quant_1_fu_316[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer2_quant_20_fu_392[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer2_quant_21_fu_396[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer2_quant_22_fu_400[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer2_quant_23_fu_404[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer2_quant_23_fu_404[0]_i_2_n_5\ : STD_LOGIC;
  signal \layer2_quant_24_fu_408[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer2_quant_25_fu_412[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer2_quant_26_fu_416[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer2_quant_27_fu_420[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer2_quant_28_fu_424[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer2_quant_29_fu_428[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer2_quant_2_fu_320[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer2_quant_30_fu_432[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer2_quant_30_fu_432[0]_i_2_n_5\ : STD_LOGIC;
  signal \layer2_quant_31_fu_436[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer2_quant_31_fu_436[0]_i_2_n_5\ : STD_LOGIC;
  signal \layer2_quant_32_fu_440[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer2_quant_33_fu_444[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer2_quant_34_fu_448[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer2_quant_35_fu_452[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer2_quant_36_fu_456[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer2_quant_37_fu_460[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer2_quant_38_fu_464[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer2_quant_39_fu_468[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer2_quant_39_fu_468[0]_i_2_n_5\ : STD_LOGIC;
  signal \layer2_quant_3_fu_324[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer2_quant_40_fu_472[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer2_quant_41_fu_476[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer2_quant_42_fu_480[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer2_quant_43_fu_484[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer2_quant_43_fu_484[0]_i_2_n_5\ : STD_LOGIC;
  signal \layer2_quant_44_fu_488[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer2_quant_45_fu_492[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer2_quant_46_fu_496[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer2_quant_47_fu_500[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer2_quant_47_fu_500[0]_i_2_n_5\ : STD_LOGIC;
  signal \layer2_quant_48_fu_504[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer2_quant_49_fu_508[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer2_quant_4_fu_328[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer2_quant_50_fu_512[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer2_quant_51_fu_516[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer2_quant_52_fu_520[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer2_quant_53_fu_524[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer2_quant_54_fu_528[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer2_quant_55_fu_532[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer2_quant_55_fu_532[0]_i_2_n_5\ : STD_LOGIC;
  signal \layer2_quant_56_fu_536[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer2_quant_57_fu_540[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer2_quant_58_fu_544[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer2_quant_59_fu_548[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer2_quant_59_fu_548[0]_i_2_n_5\ : STD_LOGIC;
  signal \layer2_quant_5_fu_332[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer2_quant_60_fu_552[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer2_quant_61_fu_556[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer2_quant_62_fu_560[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer2_quant_63_fu_564[0]_i_11_n_5\ : STD_LOGIC;
  signal \layer2_quant_63_fu_564[0]_i_12_n_5\ : STD_LOGIC;
  signal \layer2_quant_63_fu_564[0]_i_13_n_5\ : STD_LOGIC;
  signal \layer2_quant_63_fu_564[0]_i_14_n_5\ : STD_LOGIC;
  signal \layer2_quant_63_fu_564[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer2_quant_63_fu_564[0]_i_23_n_5\ : STD_LOGIC;
  signal \layer2_quant_63_fu_564[0]_i_24_n_5\ : STD_LOGIC;
  signal \layer2_quant_63_fu_564[0]_i_25_n_5\ : STD_LOGIC;
  signal \layer2_quant_63_fu_564[0]_i_26_n_5\ : STD_LOGIC;
  signal \layer2_quant_63_fu_564[0]_i_35_n_5\ : STD_LOGIC;
  signal \layer2_quant_63_fu_564[0]_i_36_n_5\ : STD_LOGIC;
  signal \layer2_quant_63_fu_564[0]_i_37_n_5\ : STD_LOGIC;
  signal \layer2_quant_63_fu_564[0]_i_38_n_5\ : STD_LOGIC;
  signal \layer2_quant_63_fu_564[0]_i_39_n_5\ : STD_LOGIC;
  signal \layer2_quant_63_fu_564[0]_i_3_n_5\ : STD_LOGIC;
  signal \layer2_quant_63_fu_564[0]_i_6_n_5\ : STD_LOGIC;
  signal \layer2_quant_63_fu_564[0]_i_7_n_5\ : STD_LOGIC;
  signal \layer2_quant_63_fu_564[0]_i_8_n_5\ : STD_LOGIC;
  signal \layer2_quant_63_fu_564[0]_i_9_n_5\ : STD_LOGIC;
  signal \layer2_quant_63_fu_564_reg[0]_i_10_n_5\ : STD_LOGIC;
  signal \layer2_quant_63_fu_564_reg[0]_i_10_n_6\ : STD_LOGIC;
  signal \layer2_quant_63_fu_564_reg[0]_i_10_n_7\ : STD_LOGIC;
  signal \layer2_quant_63_fu_564_reg[0]_i_10_n_8\ : STD_LOGIC;
  signal \layer2_quant_63_fu_564_reg[0]_i_22_n_5\ : STD_LOGIC;
  signal \layer2_quant_63_fu_564_reg[0]_i_22_n_6\ : STD_LOGIC;
  signal \layer2_quant_63_fu_564_reg[0]_i_22_n_7\ : STD_LOGIC;
  signal \layer2_quant_63_fu_564_reg[0]_i_22_n_8\ : STD_LOGIC;
  signal \layer2_quant_63_fu_564_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \layer2_quant_63_fu_564_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \layer2_quant_63_fu_564_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \layer2_quant_63_fu_564_reg[0]_i_4_n_5\ : STD_LOGIC;
  signal \layer2_quant_63_fu_564_reg[0]_i_4_n_6\ : STD_LOGIC;
  signal \layer2_quant_63_fu_564_reg[0]_i_4_n_7\ : STD_LOGIC;
  signal \layer2_quant_63_fu_564_reg[0]_i_4_n_8\ : STD_LOGIC;
  signal layer2_quant_64_fu_1142_p2 : STD_LOGIC;
  signal \layer2_quant_6_fu_336[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer2_quant_7_fu_340[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer2_quant_7_fu_340[0]_i_2_n_5\ : STD_LOGIC;
  signal \layer2_quant_8_fu_344[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer2_quant_9_fu_348[0]_i_1_n_5\ : STD_LOGIC;
  signal \layer2_quant_fu_312[0]_i_1_n_5\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 6 to 6 );
  signal \trunc_ln124_1_reg_2127_reg_n_5_[0]\ : STD_LOGIC;
  signal \trunc_ln124_1_reg_2127_reg_n_5_[1]\ : STD_LOGIC;
  signal \trunc_ln124_1_reg_2127_reg_n_5_[2]\ : STD_LOGIC;
  signal \trunc_ln124_1_reg_2127_reg_n_5_[3]\ : STD_LOGIC;
  signal \trunc_ln124_1_reg_2127_reg_n_5_[4]\ : STD_LOGIC;
  signal \trunc_ln124_1_reg_2127_reg_n_5_[5]\ : STD_LOGIC;
  signal \NLW_layer2_quant_63_fu_564_reg[0]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_layer2_quant_63_fu_564_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_layer2_quant_63_fu_564_reg[0]_i_22_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_layer2_quant_63_fu_564_reg[0]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \add_ln51_33_reg_1898[1]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \add_ln51_33_reg_1898[2]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \add_ln51_36_reg_1903[0]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \add_ln51_36_reg_1903[2]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \add_ln51_40_reg_1908[0]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \add_ln51_40_reg_1908[2]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \add_ln51_43_reg_1913[0]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \add_ln51_43_reg_1913[2]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \add_ln51_48_reg_1918[0]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \add_ln51_48_reg_1918[2]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \add_ln51_51_reg_1923[0]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \add_ln51_51_reg_1923[2]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \add_ln51_55_reg_1928[0]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \add_ln51_55_reg_1928[2]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \add_ln51_58_reg_1933[0]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \add_ln51_58_reg_1933[2]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \layer2_quant_11_fu_356[0]_i_2\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \layer2_quant_15_fu_372[0]_i_2\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \layer2_quant_23_fu_404[0]_i_2\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \layer2_quant_30_fu_432[0]_i_2\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \layer2_quant_31_fu_436[0]_i_2\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \layer2_quant_39_fu_468[0]_i_2\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \layer2_quant_43_fu_484[0]_i_2\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \layer2_quant_47_fu_500[0]_i_2\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \layer2_quant_55_fu_532[0]_i_2\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \layer2_quant_59_fu_548[0]_i_2\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \layer2_quant_63_fu_564[0]_i_3\ : label is "soft_lutpair60";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \layer2_quant_63_fu_564_reg[0]_i_10\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \layer2_quant_63_fu_564_reg[0]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \layer2_quant_63_fu_564_reg[0]_i_22\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \layer2_quant_63_fu_564_reg[0]_i_4\ : label is 11;
  attribute SOFT_HLUTNM of \layer2_quant_7_fu_340[0]_i_2\ : label is "soft_lutpair61";
begin
  grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_10_out(0) <= \^grp_feedforward_pipeline_vitis_loop_124_5_fu_5888_layer2_quant_10_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_14_out(0) <= \^grp_feedforward_pipeline_vitis_loop_124_5_fu_5888_layer2_quant_14_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_16_out(0) <= \^grp_feedforward_pipeline_vitis_loop_124_5_fu_5888_layer2_quant_16_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_17_out(0) <= \^grp_feedforward_pipeline_vitis_loop_124_5_fu_5888_layer2_quant_17_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_18_out(0) <= \^grp_feedforward_pipeline_vitis_loop_124_5_fu_5888_layer2_quant_18_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_1_out(0) <= \^grp_feedforward_pipeline_vitis_loop_124_5_fu_5888_layer2_quant_1_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_21_out(0) <= \^grp_feedforward_pipeline_vitis_loop_124_5_fu_5888_layer2_quant_21_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_23_out(0) <= \^grp_feedforward_pipeline_vitis_loop_124_5_fu_5888_layer2_quant_23_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_24_out(0) <= \^grp_feedforward_pipeline_vitis_loop_124_5_fu_5888_layer2_quant_24_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_25_out(0) <= \^grp_feedforward_pipeline_vitis_loop_124_5_fu_5888_layer2_quant_25_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_27_out(0) <= \^grp_feedforward_pipeline_vitis_loop_124_5_fu_5888_layer2_quant_27_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_2_out(0) <= \^grp_feedforward_pipeline_vitis_loop_124_5_fu_5888_layer2_quant_2_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_32_out(0) <= \^grp_feedforward_pipeline_vitis_loop_124_5_fu_5888_layer2_quant_32_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_33_out(0) <= \^grp_feedforward_pipeline_vitis_loop_124_5_fu_5888_layer2_quant_33_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_37_out(0) <= \^grp_feedforward_pipeline_vitis_loop_124_5_fu_5888_layer2_quant_37_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_40_out(0) <= \^grp_feedforward_pipeline_vitis_loop_124_5_fu_5888_layer2_quant_40_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_41_out(0) <= \^grp_feedforward_pipeline_vitis_loop_124_5_fu_5888_layer2_quant_41_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_42_out(0) <= \^grp_feedforward_pipeline_vitis_loop_124_5_fu_5888_layer2_quant_42_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_43_out(0) <= \^grp_feedforward_pipeline_vitis_loop_124_5_fu_5888_layer2_quant_43_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_44_out(0) <= \^grp_feedforward_pipeline_vitis_loop_124_5_fu_5888_layer2_quant_44_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_46_out(0) <= \^grp_feedforward_pipeline_vitis_loop_124_5_fu_5888_layer2_quant_46_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_48_out(0) <= \^grp_feedforward_pipeline_vitis_loop_124_5_fu_5888_layer2_quant_48_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_49_out(0) <= \^grp_feedforward_pipeline_vitis_loop_124_5_fu_5888_layer2_quant_49_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_4_out(0) <= \^grp_feedforward_pipeline_vitis_loop_124_5_fu_5888_layer2_quant_4_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_50_out(0) <= \^grp_feedforward_pipeline_vitis_loop_124_5_fu_5888_layer2_quant_50_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_51_out(0) <= \^grp_feedforward_pipeline_vitis_loop_124_5_fu_5888_layer2_quant_51_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_52_out(0) <= \^grp_feedforward_pipeline_vitis_loop_124_5_fu_5888_layer2_quant_52_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_53_out(0) <= \^grp_feedforward_pipeline_vitis_loop_124_5_fu_5888_layer2_quant_53_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_55_out(0) <= \^grp_feedforward_pipeline_vitis_loop_124_5_fu_5888_layer2_quant_55_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_59_out(0) <= \^grp_feedforward_pipeline_vitis_loop_124_5_fu_5888_layer2_quant_59_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_9_out(0) <= \^grp_feedforward_pipeline_vitis_loop_124_5_fu_5888_layer2_quant_9_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_out(0) <= \^grp_feedforward_pipeline_vitis_loop_124_5_fu_5888_layer2_quant_out\(0);
\add_ln51_33_reg_1898[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_63_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_54_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_34_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_29_out(0),
      O => add_ln51_33_fu_1447_p2(0)
    );
\add_ln51_33_reg_1898[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E87E"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_29_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_34_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_54_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_63_out(0),
      O => add_ln51_33_fu_1447_p2(1)
    );
\add_ln51_33_reg_1898[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_34_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_54_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_63_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_29_out(0),
      O => add_ln51_33_fu_1447_p2(2)
    );
\add_ln51_36_reg_1903[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_60_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_62_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_20_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_61_out(0),
      O => \layer2_quant_60_fu_552_reg[0]_0\
    );
\add_ln51_36_reg_1903[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"177E"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_61_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_20_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_60_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_62_out(0),
      O => add_ln51_36_fu_1473_p2(0)
    );
\add_ln51_36_reg_1903[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_61_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_20_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_62_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_60_out(0),
      O => add_ln51_36_fu_1473_p2(1)
    );
\add_ln51_40_reg_1908[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_12_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_8_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_36_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_28_out(0),
      O => \layer2_quant_12_fu_360_reg[0]_0\
    );
\add_ln51_40_reg_1908[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"177E"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_28_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_36_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_12_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_8_out(0),
      O => add_ln51_40_fu_1499_p2(0)
    );
\add_ln51_40_reg_1908[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_28_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_36_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_8_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_12_out(0),
      O => add_ln51_40_fu_1499_p2(1)
    );
\add_ln51_43_reg_1913[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_57_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_58_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_7_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_6_out(0),
      O => \layer2_quant_57_fu_540_reg[0]_0\
    );
\add_ln51_43_reg_1913[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"177E"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_6_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_7_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_57_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_58_out(0),
      O => add_ln51_43_fu_1525_p2(0)
    );
\add_ln51_43_reg_1913[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_6_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_7_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_58_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_57_out(0),
      O => add_ln51_43_fu_1525_p2(1)
    );
\add_ln51_48_reg_1918[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_11_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_56_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_26_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_15_out(0),
      O => \layer2_quant_11_fu_356_reg[0]_0\
    );
\add_ln51_48_reg_1918[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"177E"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_15_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_26_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_11_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_56_out(0),
      O => add_ln51_48_fu_1551_p2(0)
    );
\add_ln51_48_reg_1918[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_15_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_26_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_56_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_11_out(0),
      O => add_ln51_48_fu_1551_p2(1)
    );
\add_ln51_51_reg_1923[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_3_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_45_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_38_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_19_out(0),
      O => \layer2_quant_3_fu_324_reg[0]_0\
    );
\add_ln51_51_reg_1923[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"177E"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_19_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_38_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_3_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_45_out(0),
      O => add_ln51_51_fu_1577_p2(0)
    );
\add_ln51_51_reg_1923[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_19_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_38_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_45_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_3_out(0),
      O => add_ln51_51_fu_1577_p2(1)
    );
\add_ln51_55_reg_1928[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_30_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_31_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_47_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_13_out(0),
      O => \layer2_quant_30_fu_432_reg[0]_0\
    );
\add_ln51_55_reg_1928[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"177E"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_13_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_47_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_30_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_31_out(0),
      O => add_ln51_55_fu_1603_p2(0)
    );
\add_ln51_55_reg_1928[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_13_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_47_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_31_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_30_out(0),
      O => add_ln51_55_fu_1603_p2(1)
    );
\add_ln51_58_reg_1933[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_5_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_22_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_39_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_35_out(0),
      O => \layer2_quant_5_fu_332_reg[0]_0\
    );
\add_ln51_58_reg_1933[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"177E"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_35_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_39_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_5_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_22_out(0),
      O => add_ln51_58_fu_1629_p2(0)
    );
\add_ln51_58_reg_1933[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_35_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_39_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_22_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_5_out(0),
      O => add_ln51_58_fu_1629_p2(1)
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => i_4_fu_3080,
      Q => p_0_in(6),
      R => ap_rst_n_inv
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_12
     port map (
      D(1 downto 0) => D(1 downto 0),
      Q(2 downto 0) => Q(2 downto 0),
      add_ln124_fu_1082_p2(6 downto 0) => add_ln124_fu_1082_p2(6 downto 0),
      \ap_CS_fsm_reg[13]\ => \ap_CS_fsm_reg[13]\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sig_allocacmp_i(0) => ap_sig_allocacmp_i(0),
      grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address0(3 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address0(3 downto 0),
      grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_ap_start_reg => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_ap_start_reg,
      grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_ap_start_reg_reg => flow_control_loop_pipe_sequential_init_U_n_12,
      grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_layer2_activations_3_address0(3 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_layer2_activations_3_address0(3 downto 0),
      i_4_fu_3080 => i_4_fu_3080,
      \i_4_fu_308_reg[4]\ => \i_4_fu_308_reg_n_5_[2]\,
      \i_4_fu_308_reg[4]_0\ => \i_4_fu_308_reg_n_5_[3]\,
      \i_4_fu_308_reg[4]_1\ => \i_4_fu_308_reg_n_5_[4]\,
      \i_4_fu_308_reg[4]_2\ => \i_4_fu_308_reg_n_5_[0]\,
      \i_4_fu_308_reg[4]_3\ => \i_4_fu_308_reg_n_5_[1]\,
      \i_4_fu_308_reg[6]\ => \i_4_fu_308_reg_n_5_[5]\,
      \i_4_fu_308_reg[6]_0\ => \i_4_fu_308_reg_n_5_[6]\,
      \i_4_fu_308_reg[6]_1\ => \i_4_fu_308[6]_i_4_n_5\,
      layer2_activations_3_address0(3 downto 0) => layer2_activations_3_address0(3 downto 0)
    );
\i_4_fu_308[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \i_4_fu_308_reg_n_5_[3]\,
      I1 => \i_4_fu_308_reg_n_5_[1]\,
      I2 => \i_4_fu_308_reg_n_5_[0]\,
      I3 => \i_4_fu_308_reg_n_5_[2]\,
      I4 => \i_4_fu_308_reg_n_5_[4]\,
      O => \i_4_fu_308[6]_i_4_n_5\
    );
\i_4_fu_308_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_4_fu_3080,
      D => add_ln124_fu_1082_p2(0),
      Q => \i_4_fu_308_reg_n_5_[0]\,
      R => '0'
    );
\i_4_fu_308_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_4_fu_3080,
      D => add_ln124_fu_1082_p2(1),
      Q => \i_4_fu_308_reg_n_5_[1]\,
      R => '0'
    );
\i_4_fu_308_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_4_fu_3080,
      D => add_ln124_fu_1082_p2(2),
      Q => \i_4_fu_308_reg_n_5_[2]\,
      R => '0'
    );
\i_4_fu_308_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_4_fu_3080,
      D => add_ln124_fu_1082_p2(3),
      Q => \i_4_fu_308_reg_n_5_[3]\,
      R => '0'
    );
\i_4_fu_308_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_4_fu_3080,
      D => add_ln124_fu_1082_p2(4),
      Q => \i_4_fu_308_reg_n_5_[4]\,
      R => '0'
    );
\i_4_fu_308_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_4_fu_3080,
      D => add_ln124_fu_1082_p2(5),
      Q => \i_4_fu_308_reg_n_5_[5]\,
      R => '0'
    );
\i_4_fu_308_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_4_fu_3080,
      D => add_ln124_fu_1082_p2(6),
      Q => \i_4_fu_308_reg_n_5_[6]\,
      R => '0'
    );
\layer2_quant_10_fu_352[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => layer2_quant_64_fu_1142_p2,
      I1 => \trunc_ln124_1_reg_2127_reg_n_5_[0]\,
      I2 => \trunc_ln124_1_reg_2127_reg_n_5_[1]\,
      I3 => \layer2_quant_11_fu_356[0]_i_2_n_5\,
      I4 => \^grp_feedforward_pipeline_vitis_loop_124_5_fu_5888_layer2_quant_10_out\(0),
      O => \layer2_quant_10_fu_352[0]_i_1_n_5\
    );
\layer2_quant_10_fu_352_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer2_quant_10_fu_352[0]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_124_5_fu_5888_layer2_quant_10_out\(0),
      R => '0'
    );
\layer2_quant_11_fu_356[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => layer2_quant_64_fu_1142_p2,
      I1 => \trunc_ln124_1_reg_2127_reg_n_5_[1]\,
      I2 => \trunc_ln124_1_reg_2127_reg_n_5_[0]\,
      I3 => \layer2_quant_11_fu_356[0]_i_2_n_5\,
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_11_out(0),
      O => \layer2_quant_11_fu_356[0]_i_1_n_5\
    );
\layer2_quant_11_fu_356[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \trunc_ln124_1_reg_2127_reg_n_5_[2]\,
      I1 => \trunc_ln124_1_reg_2127_reg_n_5_[3]\,
      I2 => \trunc_ln124_1_reg_2127_reg_n_5_[5]\,
      I3 => p_0_in(6),
      I4 => \trunc_ln124_1_reg_2127_reg_n_5_[4]\,
      O => \layer2_quant_11_fu_356[0]_i_2_n_5\
    );
\layer2_quant_11_fu_356_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer2_quant_11_fu_356[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_11_out(0),
      R => '0'
    );
\layer2_quant_12_fu_360[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => layer2_quant_64_fu_1142_p2,
      I1 => \layer2_quant_15_fu_372[0]_i_2_n_5\,
      I2 => \trunc_ln124_1_reg_2127_reg_n_5_[1]\,
      I3 => \trunc_ln124_1_reg_2127_reg_n_5_[0]\,
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_12_out(0),
      O => \layer2_quant_12_fu_360[0]_i_1_n_5\
    );
\layer2_quant_12_fu_360_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer2_quant_12_fu_360[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_12_out(0),
      R => '0'
    );
\layer2_quant_13_fu_364[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0800"
    )
        port map (
      I0 => layer2_quant_64_fu_1142_p2,
      I1 => \layer2_quant_15_fu_372[0]_i_2_n_5\,
      I2 => \trunc_ln124_1_reg_2127_reg_n_5_[1]\,
      I3 => \trunc_ln124_1_reg_2127_reg_n_5_[0]\,
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_13_out(0),
      O => \layer2_quant_13_fu_364[0]_i_1_n_5\
    );
\layer2_quant_13_fu_364_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer2_quant_13_fu_364[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_13_out(0),
      R => '0'
    );
\layer2_quant_14_fu_368[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0800"
    )
        port map (
      I0 => layer2_quant_64_fu_1142_p2,
      I1 => \layer2_quant_15_fu_372[0]_i_2_n_5\,
      I2 => \trunc_ln124_1_reg_2127_reg_n_5_[0]\,
      I3 => \trunc_ln124_1_reg_2127_reg_n_5_[1]\,
      I4 => \^grp_feedforward_pipeline_vitis_loop_124_5_fu_5888_layer2_quant_14_out\(0),
      O => \layer2_quant_14_fu_368[0]_i_1_n_5\
    );
\layer2_quant_14_fu_368_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer2_quant_14_fu_368[0]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_124_5_fu_5888_layer2_quant_14_out\(0),
      R => '0'
    );
\layer2_quant_15_fu_372[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => layer2_quant_64_fu_1142_p2,
      I1 => \layer2_quant_15_fu_372[0]_i_2_n_5\,
      I2 => \trunc_ln124_1_reg_2127_reg_n_5_[1]\,
      I3 => \trunc_ln124_1_reg_2127_reg_n_5_[0]\,
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_15_out(0),
      O => \layer2_quant_15_fu_372[0]_i_1_n_5\
    );
\layer2_quant_15_fu_372[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \trunc_ln124_1_reg_2127_reg_n_5_[5]\,
      I1 => p_0_in(6),
      I2 => \trunc_ln124_1_reg_2127_reg_n_5_[2]\,
      I3 => \trunc_ln124_1_reg_2127_reg_n_5_[3]\,
      I4 => \trunc_ln124_1_reg_2127_reg_n_5_[4]\,
      O => \layer2_quant_15_fu_372[0]_i_2_n_5\
    );
\layer2_quant_15_fu_372_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer2_quant_15_fu_372[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_15_out(0),
      R => '0'
    );
\layer2_quant_16_fu_376[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => layer2_quant_64_fu_1142_p2,
      I1 => \trunc_ln124_1_reg_2127_reg_n_5_[2]\,
      I2 => \trunc_ln124_1_reg_2127_reg_n_5_[0]\,
      I3 => \trunc_ln124_1_reg_2127_reg_n_5_[1]\,
      I4 => \layer2_quant_23_fu_404[0]_i_2_n_5\,
      I5 => \^grp_feedforward_pipeline_vitis_loop_124_5_fu_5888_layer2_quant_16_out\(0),
      O => \layer2_quant_16_fu_376[0]_i_1_n_5\
    );
\layer2_quant_16_fu_376_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer2_quant_16_fu_376[0]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_124_5_fu_5888_layer2_quant_16_out\(0),
      R => '0'
    );
\layer2_quant_17_fu_380[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => layer2_quant_64_fu_1142_p2,
      I1 => \trunc_ln124_1_reg_2127_reg_n_5_[2]\,
      I2 => \trunc_ln124_1_reg_2127_reg_n_5_[0]\,
      I3 => \trunc_ln124_1_reg_2127_reg_n_5_[1]\,
      I4 => \layer2_quant_23_fu_404[0]_i_2_n_5\,
      I5 => \^grp_feedforward_pipeline_vitis_loop_124_5_fu_5888_layer2_quant_17_out\(0),
      O => \layer2_quant_17_fu_380[0]_i_1_n_5\
    );
\layer2_quant_17_fu_380_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer2_quant_17_fu_380[0]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_124_5_fu_5888_layer2_quant_17_out\(0),
      R => '0'
    );
\layer2_quant_18_fu_384[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => layer2_quant_64_fu_1142_p2,
      I1 => \trunc_ln124_1_reg_2127_reg_n_5_[2]\,
      I2 => \trunc_ln124_1_reg_2127_reg_n_5_[1]\,
      I3 => \trunc_ln124_1_reg_2127_reg_n_5_[0]\,
      I4 => \layer2_quant_23_fu_404[0]_i_2_n_5\,
      I5 => \^grp_feedforward_pipeline_vitis_loop_124_5_fu_5888_layer2_quant_18_out\(0),
      O => \layer2_quant_18_fu_384[0]_i_1_n_5\
    );
\layer2_quant_18_fu_384_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer2_quant_18_fu_384[0]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_124_5_fu_5888_layer2_quant_18_out\(0),
      R => '0'
    );
\layer2_quant_19_fu_388[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => layer2_quant_64_fu_1142_p2,
      I1 => \trunc_ln124_1_reg_2127_reg_n_5_[2]\,
      I2 => \trunc_ln124_1_reg_2127_reg_n_5_[0]\,
      I3 => \trunc_ln124_1_reg_2127_reg_n_5_[1]\,
      I4 => \layer2_quant_23_fu_404[0]_i_2_n_5\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_19_out(0),
      O => \layer2_quant_19_fu_388[0]_i_1_n_5\
    );
\layer2_quant_19_fu_388_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer2_quant_19_fu_388[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_19_out(0),
      R => '0'
    );
\layer2_quant_1_fu_316[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => layer2_quant_64_fu_1142_p2,
      I1 => \trunc_ln124_1_reg_2127_reg_n_5_[2]\,
      I2 => \trunc_ln124_1_reg_2127_reg_n_5_[0]\,
      I3 => \trunc_ln124_1_reg_2127_reg_n_5_[1]\,
      I4 => \layer2_quant_7_fu_340[0]_i_2_n_5\,
      I5 => \^grp_feedforward_pipeline_vitis_loop_124_5_fu_5888_layer2_quant_1_out\(0),
      O => \layer2_quant_1_fu_316[0]_i_1_n_5\
    );
\layer2_quant_1_fu_316_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer2_quant_1_fu_316[0]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_124_5_fu_5888_layer2_quant_1_out\(0),
      R => '0'
    );
\layer2_quant_20_fu_392[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => layer2_quant_64_fu_1142_p2,
      I1 => \trunc_ln124_1_reg_2127_reg_n_5_[2]\,
      I2 => \trunc_ln124_1_reg_2127_reg_n_5_[0]\,
      I3 => \trunc_ln124_1_reg_2127_reg_n_5_[1]\,
      I4 => \layer2_quant_23_fu_404[0]_i_2_n_5\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_20_out(0),
      O => \layer2_quant_20_fu_392[0]_i_1_n_5\
    );
\layer2_quant_20_fu_392_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer2_quant_20_fu_392[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_20_out(0),
      R => '0'
    );
\layer2_quant_21_fu_396[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => layer2_quant_64_fu_1142_p2,
      I1 => \trunc_ln124_1_reg_2127_reg_n_5_[2]\,
      I2 => \trunc_ln124_1_reg_2127_reg_n_5_[0]\,
      I3 => \trunc_ln124_1_reg_2127_reg_n_5_[1]\,
      I4 => \layer2_quant_23_fu_404[0]_i_2_n_5\,
      I5 => \^grp_feedforward_pipeline_vitis_loop_124_5_fu_5888_layer2_quant_21_out\(0),
      O => \layer2_quant_21_fu_396[0]_i_1_n_5\
    );
\layer2_quant_21_fu_396_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer2_quant_21_fu_396[0]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_124_5_fu_5888_layer2_quant_21_out\(0),
      R => '0'
    );
\layer2_quant_22_fu_400[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => layer2_quant_64_fu_1142_p2,
      I1 => \trunc_ln124_1_reg_2127_reg_n_5_[2]\,
      I2 => \trunc_ln124_1_reg_2127_reg_n_5_[1]\,
      I3 => \trunc_ln124_1_reg_2127_reg_n_5_[0]\,
      I4 => \layer2_quant_23_fu_404[0]_i_2_n_5\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_22_out(0),
      O => \layer2_quant_22_fu_400[0]_i_1_n_5\
    );
\layer2_quant_22_fu_400_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer2_quant_22_fu_400[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_22_out(0),
      R => '0'
    );
\layer2_quant_23_fu_404[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF00008000"
    )
        port map (
      I0 => layer2_quant_64_fu_1142_p2,
      I1 => \trunc_ln124_1_reg_2127_reg_n_5_[2]\,
      I2 => \trunc_ln124_1_reg_2127_reg_n_5_[0]\,
      I3 => \trunc_ln124_1_reg_2127_reg_n_5_[1]\,
      I4 => \layer2_quant_23_fu_404[0]_i_2_n_5\,
      I5 => \^grp_feedforward_pipeline_vitis_loop_124_5_fu_5888_layer2_quant_23_out\(0),
      O => \layer2_quant_23_fu_404[0]_i_1_n_5\
    );
\layer2_quant_23_fu_404[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => \trunc_ln124_1_reg_2127_reg_n_5_[4]\,
      I1 => \trunc_ln124_1_reg_2127_reg_n_5_[5]\,
      I2 => p_0_in(6),
      I3 => \trunc_ln124_1_reg_2127_reg_n_5_[3]\,
      O => \layer2_quant_23_fu_404[0]_i_2_n_5\
    );
\layer2_quant_23_fu_404_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer2_quant_23_fu_404[0]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_124_5_fu_5888_layer2_quant_23_out\(0),
      R => '0'
    );
\layer2_quant_24_fu_408[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF00020000"
    )
        port map (
      I0 => layer2_quant_64_fu_1142_p2,
      I1 => \trunc_ln124_1_reg_2127_reg_n_5_[2]\,
      I2 => \trunc_ln124_1_reg_2127_reg_n_5_[0]\,
      I3 => \trunc_ln124_1_reg_2127_reg_n_5_[1]\,
      I4 => \layer2_quant_30_fu_432[0]_i_2_n_5\,
      I5 => \^grp_feedforward_pipeline_vitis_loop_124_5_fu_5888_layer2_quant_24_out\(0),
      O => \layer2_quant_24_fu_408[0]_i_1_n_5\
    );
\layer2_quant_24_fu_408_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer2_quant_24_fu_408[0]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_124_5_fu_5888_layer2_quant_24_out\(0),
      R => '0'
    );
\layer2_quant_25_fu_412[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => layer2_quant_64_fu_1142_p2,
      I1 => \trunc_ln124_1_reg_2127_reg_n_5_[2]\,
      I2 => \trunc_ln124_1_reg_2127_reg_n_5_[0]\,
      I3 => \trunc_ln124_1_reg_2127_reg_n_5_[1]\,
      I4 => \layer2_quant_30_fu_432[0]_i_2_n_5\,
      I5 => \^grp_feedforward_pipeline_vitis_loop_124_5_fu_5888_layer2_quant_25_out\(0),
      O => \layer2_quant_25_fu_412[0]_i_1_n_5\
    );
\layer2_quant_25_fu_412_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer2_quant_25_fu_412[0]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_124_5_fu_5888_layer2_quant_25_out\(0),
      R => '0'
    );
\layer2_quant_26_fu_416[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => layer2_quant_64_fu_1142_p2,
      I1 => \trunc_ln124_1_reg_2127_reg_n_5_[2]\,
      I2 => \trunc_ln124_1_reg_2127_reg_n_5_[1]\,
      I3 => \trunc_ln124_1_reg_2127_reg_n_5_[0]\,
      I4 => \layer2_quant_30_fu_432[0]_i_2_n_5\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_26_out(0),
      O => \layer2_quant_26_fu_416[0]_i_1_n_5\
    );
\layer2_quant_26_fu_416_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer2_quant_26_fu_416[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_26_out(0),
      R => '0'
    );
\layer2_quant_27_fu_420[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFF20000000"
    )
        port map (
      I0 => layer2_quant_64_fu_1142_p2,
      I1 => \trunc_ln124_1_reg_2127_reg_n_5_[2]\,
      I2 => \trunc_ln124_1_reg_2127_reg_n_5_[0]\,
      I3 => \trunc_ln124_1_reg_2127_reg_n_5_[1]\,
      I4 => \layer2_quant_30_fu_432[0]_i_2_n_5\,
      I5 => \^grp_feedforward_pipeline_vitis_loop_124_5_fu_5888_layer2_quant_27_out\(0),
      O => \layer2_quant_27_fu_420[0]_i_1_n_5\
    );
\layer2_quant_27_fu_420_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer2_quant_27_fu_420[0]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_124_5_fu_5888_layer2_quant_27_out\(0),
      R => '0'
    );
\layer2_quant_28_fu_424[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
        port map (
      I0 => layer2_quant_64_fu_1142_p2,
      I1 => \trunc_ln124_1_reg_2127_reg_n_5_[4]\,
      I2 => \trunc_ln124_1_reg_2127_reg_n_5_[0]\,
      I3 => \trunc_ln124_1_reg_2127_reg_n_5_[1]\,
      I4 => \layer2_quant_31_fu_436[0]_i_2_n_5\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_28_out(0),
      O => \layer2_quant_28_fu_424[0]_i_1_n_5\
    );
\layer2_quant_28_fu_424_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer2_quant_28_fu_424[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_28_out(0),
      R => '0'
    );
\layer2_quant_29_fu_428[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => layer2_quant_64_fu_1142_p2,
      I1 => \trunc_ln124_1_reg_2127_reg_n_5_[4]\,
      I2 => \trunc_ln124_1_reg_2127_reg_n_5_[0]\,
      I3 => \trunc_ln124_1_reg_2127_reg_n_5_[1]\,
      I4 => \layer2_quant_31_fu_436[0]_i_2_n_5\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_29_out(0),
      O => \layer2_quant_29_fu_428[0]_i_1_n_5\
    );
\layer2_quant_29_fu_428_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer2_quant_29_fu_428[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_29_out(0),
      R => '0'
    );
\layer2_quant_2_fu_320[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => layer2_quant_64_fu_1142_p2,
      I1 => \trunc_ln124_1_reg_2127_reg_n_5_[2]\,
      I2 => \trunc_ln124_1_reg_2127_reg_n_5_[1]\,
      I3 => \trunc_ln124_1_reg_2127_reg_n_5_[0]\,
      I4 => \layer2_quant_7_fu_340[0]_i_2_n_5\,
      I5 => \^grp_feedforward_pipeline_vitis_loop_124_5_fu_5888_layer2_quant_2_out\(0),
      O => \layer2_quant_2_fu_320[0]_i_1_n_5\
    );
\layer2_quant_2_fu_320_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer2_quant_2_fu_320[0]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_124_5_fu_5888_layer2_quant_2_out\(0),
      R => '0'
    );
\layer2_quant_30_fu_432[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => layer2_quant_64_fu_1142_p2,
      I1 => \trunc_ln124_1_reg_2127_reg_n_5_[2]\,
      I2 => \trunc_ln124_1_reg_2127_reg_n_5_[1]\,
      I3 => \trunc_ln124_1_reg_2127_reg_n_5_[0]\,
      I4 => \layer2_quant_30_fu_432[0]_i_2_n_5\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_30_out(0),
      O => \layer2_quant_30_fu_432[0]_i_1_n_5\
    );
\layer2_quant_30_fu_432[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \trunc_ln124_1_reg_2127_reg_n_5_[4]\,
      I1 => \trunc_ln124_1_reg_2127_reg_n_5_[3]\,
      I2 => p_0_in(6),
      I3 => \trunc_ln124_1_reg_2127_reg_n_5_[5]\,
      O => \layer2_quant_30_fu_432[0]_i_2_n_5\
    );
\layer2_quant_30_fu_432_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer2_quant_30_fu_432[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_30_out(0),
      R => '0'
    );
\layer2_quant_31_fu_436[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF80000000"
    )
        port map (
      I0 => layer2_quant_64_fu_1142_p2,
      I1 => \trunc_ln124_1_reg_2127_reg_n_5_[4]\,
      I2 => \trunc_ln124_1_reg_2127_reg_n_5_[0]\,
      I3 => \trunc_ln124_1_reg_2127_reg_n_5_[1]\,
      I4 => \layer2_quant_31_fu_436[0]_i_2_n_5\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_31_out(0),
      O => \layer2_quant_31_fu_436[0]_i_1_n_5\
    );
\layer2_quant_31_fu_436[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \trunc_ln124_1_reg_2127_reg_n_5_[3]\,
      I1 => \trunc_ln124_1_reg_2127_reg_n_5_[2]\,
      I2 => p_0_in(6),
      I3 => \trunc_ln124_1_reg_2127_reg_n_5_[5]\,
      O => \layer2_quant_31_fu_436[0]_i_2_n_5\
    );
\layer2_quant_31_fu_436_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer2_quant_31_fu_436[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_31_out(0),
      R => '0'
    );
\layer2_quant_32_fu_440[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF00020000"
    )
        port map (
      I0 => layer2_quant_64_fu_1142_p2,
      I1 => \trunc_ln124_1_reg_2127_reg_n_5_[2]\,
      I2 => \trunc_ln124_1_reg_2127_reg_n_5_[0]\,
      I3 => \trunc_ln124_1_reg_2127_reg_n_5_[1]\,
      I4 => \layer2_quant_39_fu_468[0]_i_2_n_5\,
      I5 => \^grp_feedforward_pipeline_vitis_loop_124_5_fu_5888_layer2_quant_32_out\(0),
      O => \layer2_quant_32_fu_440[0]_i_1_n_5\
    );
\layer2_quant_32_fu_440_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer2_quant_32_fu_440[0]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_124_5_fu_5888_layer2_quant_32_out\(0),
      R => '0'
    );
\layer2_quant_33_fu_444[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => layer2_quant_64_fu_1142_p2,
      I1 => \trunc_ln124_1_reg_2127_reg_n_5_[2]\,
      I2 => \trunc_ln124_1_reg_2127_reg_n_5_[0]\,
      I3 => \trunc_ln124_1_reg_2127_reg_n_5_[1]\,
      I4 => \layer2_quant_39_fu_468[0]_i_2_n_5\,
      I5 => \^grp_feedforward_pipeline_vitis_loop_124_5_fu_5888_layer2_quant_33_out\(0),
      O => \layer2_quant_33_fu_444[0]_i_1_n_5\
    );
\layer2_quant_33_fu_444_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer2_quant_33_fu_444[0]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_124_5_fu_5888_layer2_quant_33_out\(0),
      R => '0'
    );
\layer2_quant_34_fu_448[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => layer2_quant_64_fu_1142_p2,
      I1 => \trunc_ln124_1_reg_2127_reg_n_5_[2]\,
      I2 => \trunc_ln124_1_reg_2127_reg_n_5_[1]\,
      I3 => \trunc_ln124_1_reg_2127_reg_n_5_[0]\,
      I4 => \layer2_quant_39_fu_468[0]_i_2_n_5\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_34_out(0),
      O => \layer2_quant_34_fu_448[0]_i_1_n_5\
    );
\layer2_quant_34_fu_448_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer2_quant_34_fu_448[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_34_out(0),
      R => '0'
    );
\layer2_quant_35_fu_452[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFF20000000"
    )
        port map (
      I0 => layer2_quant_64_fu_1142_p2,
      I1 => \trunc_ln124_1_reg_2127_reg_n_5_[2]\,
      I2 => \trunc_ln124_1_reg_2127_reg_n_5_[0]\,
      I3 => \trunc_ln124_1_reg_2127_reg_n_5_[1]\,
      I4 => \layer2_quant_39_fu_468[0]_i_2_n_5\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_35_out(0),
      O => \layer2_quant_35_fu_452[0]_i_1_n_5\
    );
\layer2_quant_35_fu_452_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer2_quant_35_fu_452[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_35_out(0),
      R => '0'
    );
\layer2_quant_36_fu_456[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
        port map (
      I0 => layer2_quant_64_fu_1142_p2,
      I1 => \trunc_ln124_1_reg_2127_reg_n_5_[2]\,
      I2 => \trunc_ln124_1_reg_2127_reg_n_5_[0]\,
      I3 => \trunc_ln124_1_reg_2127_reg_n_5_[1]\,
      I4 => \layer2_quant_39_fu_468[0]_i_2_n_5\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_36_out(0),
      O => \layer2_quant_36_fu_456[0]_i_1_n_5\
    );
\layer2_quant_36_fu_456_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer2_quant_36_fu_456[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_36_out(0),
      R => '0'
    );
\layer2_quant_37_fu_460[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => layer2_quant_64_fu_1142_p2,
      I1 => \trunc_ln124_1_reg_2127_reg_n_5_[2]\,
      I2 => \trunc_ln124_1_reg_2127_reg_n_5_[0]\,
      I3 => \trunc_ln124_1_reg_2127_reg_n_5_[1]\,
      I4 => \layer2_quant_39_fu_468[0]_i_2_n_5\,
      I5 => \^grp_feedforward_pipeline_vitis_loop_124_5_fu_5888_layer2_quant_37_out\(0),
      O => \layer2_quant_37_fu_460[0]_i_1_n_5\
    );
\layer2_quant_37_fu_460_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer2_quant_37_fu_460[0]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_124_5_fu_5888_layer2_quant_37_out\(0),
      R => '0'
    );
\layer2_quant_38_fu_464[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => layer2_quant_64_fu_1142_p2,
      I1 => \trunc_ln124_1_reg_2127_reg_n_5_[2]\,
      I2 => \trunc_ln124_1_reg_2127_reg_n_5_[1]\,
      I3 => \trunc_ln124_1_reg_2127_reg_n_5_[0]\,
      I4 => \layer2_quant_39_fu_468[0]_i_2_n_5\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_38_out(0),
      O => \layer2_quant_38_fu_464[0]_i_1_n_5\
    );
\layer2_quant_38_fu_464_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer2_quant_38_fu_464[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_38_out(0),
      R => '0'
    );
\layer2_quant_39_fu_468[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF80000000"
    )
        port map (
      I0 => layer2_quant_64_fu_1142_p2,
      I1 => \trunc_ln124_1_reg_2127_reg_n_5_[2]\,
      I2 => \trunc_ln124_1_reg_2127_reg_n_5_[0]\,
      I3 => \trunc_ln124_1_reg_2127_reg_n_5_[1]\,
      I4 => \layer2_quant_39_fu_468[0]_i_2_n_5\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_39_out(0),
      O => \layer2_quant_39_fu_468[0]_i_1_n_5\
    );
\layer2_quant_39_fu_468[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => p_0_in(6),
      I1 => \trunc_ln124_1_reg_2127_reg_n_5_[5]\,
      I2 => \trunc_ln124_1_reg_2127_reg_n_5_[4]\,
      I3 => \trunc_ln124_1_reg_2127_reg_n_5_[3]\,
      O => \layer2_quant_39_fu_468[0]_i_2_n_5\
    );
\layer2_quant_39_fu_468_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer2_quant_39_fu_468[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_39_out(0),
      R => '0'
    );
\layer2_quant_3_fu_324[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => layer2_quant_64_fu_1142_p2,
      I1 => \trunc_ln124_1_reg_2127_reg_n_5_[2]\,
      I2 => \trunc_ln124_1_reg_2127_reg_n_5_[0]\,
      I3 => \trunc_ln124_1_reg_2127_reg_n_5_[1]\,
      I4 => \layer2_quant_7_fu_340[0]_i_2_n_5\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_3_out(0),
      O => \layer2_quant_3_fu_324[0]_i_1_n_5\
    );
\layer2_quant_3_fu_324_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer2_quant_3_fu_324[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_3_out(0),
      R => '0'
    );
\layer2_quant_40_fu_472[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => layer2_quant_64_fu_1142_p2,
      I1 => \layer2_quant_43_fu_484[0]_i_2_n_5\,
      I2 => \trunc_ln124_1_reg_2127_reg_n_5_[1]\,
      I3 => \trunc_ln124_1_reg_2127_reg_n_5_[0]\,
      I4 => \^grp_feedforward_pipeline_vitis_loop_124_5_fu_5888_layer2_quant_40_out\(0),
      O => \layer2_quant_40_fu_472[0]_i_1_n_5\
    );
\layer2_quant_40_fu_472_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer2_quant_40_fu_472[0]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_124_5_fu_5888_layer2_quant_40_out\(0),
      R => '0'
    );
\layer2_quant_41_fu_476[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0800"
    )
        port map (
      I0 => layer2_quant_64_fu_1142_p2,
      I1 => \layer2_quant_43_fu_484[0]_i_2_n_5\,
      I2 => \trunc_ln124_1_reg_2127_reg_n_5_[1]\,
      I3 => \trunc_ln124_1_reg_2127_reg_n_5_[0]\,
      I4 => \^grp_feedforward_pipeline_vitis_loop_124_5_fu_5888_layer2_quant_41_out\(0),
      O => \layer2_quant_41_fu_476[0]_i_1_n_5\
    );
\layer2_quant_41_fu_476_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer2_quant_41_fu_476[0]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_124_5_fu_5888_layer2_quant_41_out\(0),
      R => '0'
    );
\layer2_quant_42_fu_480[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0800"
    )
        port map (
      I0 => layer2_quant_64_fu_1142_p2,
      I1 => \layer2_quant_43_fu_484[0]_i_2_n_5\,
      I2 => \trunc_ln124_1_reg_2127_reg_n_5_[0]\,
      I3 => \trunc_ln124_1_reg_2127_reg_n_5_[1]\,
      I4 => \^grp_feedforward_pipeline_vitis_loop_124_5_fu_5888_layer2_quant_42_out\(0),
      O => \layer2_quant_42_fu_480[0]_i_1_n_5\
    );
\layer2_quant_42_fu_480_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer2_quant_42_fu_480[0]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_124_5_fu_5888_layer2_quant_42_out\(0),
      R => '0'
    );
\layer2_quant_43_fu_484[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => layer2_quant_64_fu_1142_p2,
      I1 => \layer2_quant_43_fu_484[0]_i_2_n_5\,
      I2 => \trunc_ln124_1_reg_2127_reg_n_5_[1]\,
      I3 => \trunc_ln124_1_reg_2127_reg_n_5_[0]\,
      I4 => \^grp_feedforward_pipeline_vitis_loop_124_5_fu_5888_layer2_quant_43_out\(0),
      O => \layer2_quant_43_fu_484[0]_i_1_n_5\
    );
\layer2_quant_43_fu_484[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \trunc_ln124_1_reg_2127_reg_n_5_[2]\,
      I1 => \trunc_ln124_1_reg_2127_reg_n_5_[3]\,
      I2 => p_0_in(6),
      I3 => \trunc_ln124_1_reg_2127_reg_n_5_[5]\,
      I4 => \trunc_ln124_1_reg_2127_reg_n_5_[4]\,
      O => \layer2_quant_43_fu_484[0]_i_2_n_5\
    );
\layer2_quant_43_fu_484_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer2_quant_43_fu_484[0]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_124_5_fu_5888_layer2_quant_43_out\(0),
      R => '0'
    );
\layer2_quant_44_fu_488[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => layer2_quant_64_fu_1142_p2,
      I1 => \layer2_quant_47_fu_500[0]_i_2_n_5\,
      I2 => \trunc_ln124_1_reg_2127_reg_n_5_[1]\,
      I3 => \trunc_ln124_1_reg_2127_reg_n_5_[0]\,
      I4 => \^grp_feedforward_pipeline_vitis_loop_124_5_fu_5888_layer2_quant_44_out\(0),
      O => \layer2_quant_44_fu_488[0]_i_1_n_5\
    );
\layer2_quant_44_fu_488_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer2_quant_44_fu_488[0]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_124_5_fu_5888_layer2_quant_44_out\(0),
      R => '0'
    );
\layer2_quant_45_fu_492[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0800"
    )
        port map (
      I0 => layer2_quant_64_fu_1142_p2,
      I1 => \layer2_quant_47_fu_500[0]_i_2_n_5\,
      I2 => \trunc_ln124_1_reg_2127_reg_n_5_[1]\,
      I3 => \trunc_ln124_1_reg_2127_reg_n_5_[0]\,
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_45_out(0),
      O => \layer2_quant_45_fu_492[0]_i_1_n_5\
    );
\layer2_quant_45_fu_492_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer2_quant_45_fu_492[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_45_out(0),
      R => '0'
    );
\layer2_quant_46_fu_496[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0800"
    )
        port map (
      I0 => layer2_quant_64_fu_1142_p2,
      I1 => \layer2_quant_47_fu_500[0]_i_2_n_5\,
      I2 => \trunc_ln124_1_reg_2127_reg_n_5_[0]\,
      I3 => \trunc_ln124_1_reg_2127_reg_n_5_[1]\,
      I4 => \^grp_feedforward_pipeline_vitis_loop_124_5_fu_5888_layer2_quant_46_out\(0),
      O => \layer2_quant_46_fu_496[0]_i_1_n_5\
    );
\layer2_quant_46_fu_496_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer2_quant_46_fu_496[0]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_124_5_fu_5888_layer2_quant_46_out\(0),
      R => '0'
    );
\layer2_quant_47_fu_500[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => layer2_quant_64_fu_1142_p2,
      I1 => \layer2_quant_47_fu_500[0]_i_2_n_5\,
      I2 => \trunc_ln124_1_reg_2127_reg_n_5_[1]\,
      I3 => \trunc_ln124_1_reg_2127_reg_n_5_[0]\,
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_47_out(0),
      O => \layer2_quant_47_fu_500[0]_i_1_n_5\
    );
\layer2_quant_47_fu_500[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \trunc_ln124_1_reg_2127_reg_n_5_[3]\,
      I1 => \trunc_ln124_1_reg_2127_reg_n_5_[2]\,
      I2 => p_0_in(6),
      I3 => \trunc_ln124_1_reg_2127_reg_n_5_[5]\,
      I4 => \trunc_ln124_1_reg_2127_reg_n_5_[4]\,
      O => \layer2_quant_47_fu_500[0]_i_2_n_5\
    );
\layer2_quant_47_fu_500_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer2_quant_47_fu_500[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_47_out(0),
      R => '0'
    );
\layer2_quant_48_fu_504[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF00020000"
    )
        port map (
      I0 => layer2_quant_64_fu_1142_p2,
      I1 => \trunc_ln124_1_reg_2127_reg_n_5_[2]\,
      I2 => \trunc_ln124_1_reg_2127_reg_n_5_[0]\,
      I3 => \trunc_ln124_1_reg_2127_reg_n_5_[1]\,
      I4 => \layer2_quant_55_fu_532[0]_i_2_n_5\,
      I5 => \^grp_feedforward_pipeline_vitis_loop_124_5_fu_5888_layer2_quant_48_out\(0),
      O => \layer2_quant_48_fu_504[0]_i_1_n_5\
    );
\layer2_quant_48_fu_504_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer2_quant_48_fu_504[0]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_124_5_fu_5888_layer2_quant_48_out\(0),
      R => '0'
    );
\layer2_quant_49_fu_508[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => layer2_quant_64_fu_1142_p2,
      I1 => \trunc_ln124_1_reg_2127_reg_n_5_[2]\,
      I2 => \trunc_ln124_1_reg_2127_reg_n_5_[0]\,
      I3 => \trunc_ln124_1_reg_2127_reg_n_5_[1]\,
      I4 => \layer2_quant_55_fu_532[0]_i_2_n_5\,
      I5 => \^grp_feedforward_pipeline_vitis_loop_124_5_fu_5888_layer2_quant_49_out\(0),
      O => \layer2_quant_49_fu_508[0]_i_1_n_5\
    );
\layer2_quant_49_fu_508_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer2_quant_49_fu_508[0]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_124_5_fu_5888_layer2_quant_49_out\(0),
      R => '0'
    );
\layer2_quant_4_fu_328[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => layer2_quant_64_fu_1142_p2,
      I1 => \trunc_ln124_1_reg_2127_reg_n_5_[2]\,
      I2 => \trunc_ln124_1_reg_2127_reg_n_5_[0]\,
      I3 => \trunc_ln124_1_reg_2127_reg_n_5_[1]\,
      I4 => \layer2_quant_7_fu_340[0]_i_2_n_5\,
      I5 => \^grp_feedforward_pipeline_vitis_loop_124_5_fu_5888_layer2_quant_4_out\(0),
      O => \layer2_quant_4_fu_328[0]_i_1_n_5\
    );
\layer2_quant_4_fu_328_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer2_quant_4_fu_328[0]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_124_5_fu_5888_layer2_quant_4_out\(0),
      R => '0'
    );
\layer2_quant_50_fu_512[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => layer2_quant_64_fu_1142_p2,
      I1 => \trunc_ln124_1_reg_2127_reg_n_5_[2]\,
      I2 => \trunc_ln124_1_reg_2127_reg_n_5_[1]\,
      I3 => \trunc_ln124_1_reg_2127_reg_n_5_[0]\,
      I4 => \layer2_quant_55_fu_532[0]_i_2_n_5\,
      I5 => \^grp_feedforward_pipeline_vitis_loop_124_5_fu_5888_layer2_quant_50_out\(0),
      O => \layer2_quant_50_fu_512[0]_i_1_n_5\
    );
\layer2_quant_50_fu_512_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer2_quant_50_fu_512[0]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_124_5_fu_5888_layer2_quant_50_out\(0),
      R => '0'
    );
\layer2_quant_51_fu_516[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFF20000000"
    )
        port map (
      I0 => layer2_quant_64_fu_1142_p2,
      I1 => \trunc_ln124_1_reg_2127_reg_n_5_[2]\,
      I2 => \trunc_ln124_1_reg_2127_reg_n_5_[0]\,
      I3 => \trunc_ln124_1_reg_2127_reg_n_5_[1]\,
      I4 => \layer2_quant_55_fu_532[0]_i_2_n_5\,
      I5 => \^grp_feedforward_pipeline_vitis_loop_124_5_fu_5888_layer2_quant_51_out\(0),
      O => \layer2_quant_51_fu_516[0]_i_1_n_5\
    );
\layer2_quant_51_fu_516_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer2_quant_51_fu_516[0]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_124_5_fu_5888_layer2_quant_51_out\(0),
      R => '0'
    );
\layer2_quant_52_fu_520[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
        port map (
      I0 => layer2_quant_64_fu_1142_p2,
      I1 => \trunc_ln124_1_reg_2127_reg_n_5_[2]\,
      I2 => \trunc_ln124_1_reg_2127_reg_n_5_[0]\,
      I3 => \trunc_ln124_1_reg_2127_reg_n_5_[1]\,
      I4 => \layer2_quant_55_fu_532[0]_i_2_n_5\,
      I5 => \^grp_feedforward_pipeline_vitis_loop_124_5_fu_5888_layer2_quant_52_out\(0),
      O => \layer2_quant_52_fu_520[0]_i_1_n_5\
    );
\layer2_quant_52_fu_520_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer2_quant_52_fu_520[0]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_124_5_fu_5888_layer2_quant_52_out\(0),
      R => '0'
    );
\layer2_quant_53_fu_524[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => layer2_quant_64_fu_1142_p2,
      I1 => \trunc_ln124_1_reg_2127_reg_n_5_[2]\,
      I2 => \trunc_ln124_1_reg_2127_reg_n_5_[0]\,
      I3 => \trunc_ln124_1_reg_2127_reg_n_5_[1]\,
      I4 => \layer2_quant_55_fu_532[0]_i_2_n_5\,
      I5 => \^grp_feedforward_pipeline_vitis_loop_124_5_fu_5888_layer2_quant_53_out\(0),
      O => \layer2_quant_53_fu_524[0]_i_1_n_5\
    );
\layer2_quant_53_fu_524_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer2_quant_53_fu_524[0]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_124_5_fu_5888_layer2_quant_53_out\(0),
      R => '0'
    );
\layer2_quant_54_fu_528[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => layer2_quant_64_fu_1142_p2,
      I1 => \trunc_ln124_1_reg_2127_reg_n_5_[2]\,
      I2 => \trunc_ln124_1_reg_2127_reg_n_5_[1]\,
      I3 => \trunc_ln124_1_reg_2127_reg_n_5_[0]\,
      I4 => \layer2_quant_55_fu_532[0]_i_2_n_5\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_54_out(0),
      O => \layer2_quant_54_fu_528[0]_i_1_n_5\
    );
\layer2_quant_54_fu_528_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer2_quant_54_fu_528[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_54_out(0),
      R => '0'
    );
\layer2_quant_55_fu_532[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF80000000"
    )
        port map (
      I0 => layer2_quant_64_fu_1142_p2,
      I1 => \trunc_ln124_1_reg_2127_reg_n_5_[2]\,
      I2 => \trunc_ln124_1_reg_2127_reg_n_5_[0]\,
      I3 => \trunc_ln124_1_reg_2127_reg_n_5_[1]\,
      I4 => \layer2_quant_55_fu_532[0]_i_2_n_5\,
      I5 => \^grp_feedforward_pipeline_vitis_loop_124_5_fu_5888_layer2_quant_55_out\(0),
      O => \layer2_quant_55_fu_532[0]_i_1_n_5\
    );
\layer2_quant_55_fu_532[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \trunc_ln124_1_reg_2127_reg_n_5_[4]\,
      I1 => p_0_in(6),
      I2 => \trunc_ln124_1_reg_2127_reg_n_5_[5]\,
      I3 => \trunc_ln124_1_reg_2127_reg_n_5_[3]\,
      O => \layer2_quant_55_fu_532[0]_i_2_n_5\
    );
\layer2_quant_55_fu_532_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer2_quant_55_fu_532[0]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_124_5_fu_5888_layer2_quant_55_out\(0),
      R => '0'
    );
\layer2_quant_56_fu_536[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => layer2_quant_64_fu_1142_p2,
      I1 => \layer2_quant_59_fu_548[0]_i_2_n_5\,
      I2 => \trunc_ln124_1_reg_2127_reg_n_5_[1]\,
      I3 => \trunc_ln124_1_reg_2127_reg_n_5_[0]\,
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_56_out(0),
      O => \layer2_quant_56_fu_536[0]_i_1_n_5\
    );
\layer2_quant_56_fu_536_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer2_quant_56_fu_536[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_56_out(0),
      R => '0'
    );
\layer2_quant_57_fu_540[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0800"
    )
        port map (
      I0 => layer2_quant_64_fu_1142_p2,
      I1 => \layer2_quant_59_fu_548[0]_i_2_n_5\,
      I2 => \trunc_ln124_1_reg_2127_reg_n_5_[1]\,
      I3 => \trunc_ln124_1_reg_2127_reg_n_5_[0]\,
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_57_out(0),
      O => \layer2_quant_57_fu_540[0]_i_1_n_5\
    );
\layer2_quant_57_fu_540_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer2_quant_57_fu_540[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_57_out(0),
      R => '0'
    );
\layer2_quant_58_fu_544[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0800"
    )
        port map (
      I0 => layer2_quant_64_fu_1142_p2,
      I1 => \layer2_quant_59_fu_548[0]_i_2_n_5\,
      I2 => \trunc_ln124_1_reg_2127_reg_n_5_[0]\,
      I3 => \trunc_ln124_1_reg_2127_reg_n_5_[1]\,
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_58_out(0),
      O => \layer2_quant_58_fu_544[0]_i_1_n_5\
    );
\layer2_quant_58_fu_544_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer2_quant_58_fu_544[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_58_out(0),
      R => '0'
    );
\layer2_quant_59_fu_548[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => layer2_quant_64_fu_1142_p2,
      I1 => \layer2_quant_59_fu_548[0]_i_2_n_5\,
      I2 => \trunc_ln124_1_reg_2127_reg_n_5_[1]\,
      I3 => \trunc_ln124_1_reg_2127_reg_n_5_[0]\,
      I4 => \^grp_feedforward_pipeline_vitis_loop_124_5_fu_5888_layer2_quant_59_out\(0),
      O => \layer2_quant_59_fu_548[0]_i_1_n_5\
    );
\layer2_quant_59_fu_548[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \trunc_ln124_1_reg_2127_reg_n_5_[2]\,
      I1 => \trunc_ln124_1_reg_2127_reg_n_5_[3]\,
      I2 => \trunc_ln124_1_reg_2127_reg_n_5_[4]\,
      I3 => p_0_in(6),
      I4 => \trunc_ln124_1_reg_2127_reg_n_5_[5]\,
      O => \layer2_quant_59_fu_548[0]_i_2_n_5\
    );
\layer2_quant_59_fu_548_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer2_quant_59_fu_548[0]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_124_5_fu_5888_layer2_quant_59_out\(0),
      R => '0'
    );
\layer2_quant_5_fu_332[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => layer2_quant_64_fu_1142_p2,
      I1 => \trunc_ln124_1_reg_2127_reg_n_5_[2]\,
      I2 => \trunc_ln124_1_reg_2127_reg_n_5_[0]\,
      I3 => \trunc_ln124_1_reg_2127_reg_n_5_[1]\,
      I4 => \layer2_quant_7_fu_340[0]_i_2_n_5\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_5_out(0),
      O => \layer2_quant_5_fu_332[0]_i_1_n_5\
    );
\layer2_quant_5_fu_332_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer2_quant_5_fu_332[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_5_out(0),
      R => '0'
    );
\layer2_quant_60_fu_552[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => layer2_quant_64_fu_1142_p2,
      I1 => \layer2_quant_63_fu_564[0]_i_3_n_5\,
      I2 => \trunc_ln124_1_reg_2127_reg_n_5_[1]\,
      I3 => \trunc_ln124_1_reg_2127_reg_n_5_[0]\,
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_60_out(0),
      O => \layer2_quant_60_fu_552[0]_i_1_n_5\
    );
\layer2_quant_60_fu_552_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer2_quant_60_fu_552[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_60_out(0),
      R => '0'
    );
\layer2_quant_61_fu_556[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0800"
    )
        port map (
      I0 => layer2_quant_64_fu_1142_p2,
      I1 => \layer2_quant_63_fu_564[0]_i_3_n_5\,
      I2 => \trunc_ln124_1_reg_2127_reg_n_5_[1]\,
      I3 => \trunc_ln124_1_reg_2127_reg_n_5_[0]\,
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_61_out(0),
      O => \layer2_quant_61_fu_556[0]_i_1_n_5\
    );
\layer2_quant_61_fu_556_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer2_quant_61_fu_556[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_61_out(0),
      R => '0'
    );
\layer2_quant_62_fu_560[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0800"
    )
        port map (
      I0 => layer2_quant_64_fu_1142_p2,
      I1 => \layer2_quant_63_fu_564[0]_i_3_n_5\,
      I2 => \trunc_ln124_1_reg_2127_reg_n_5_[0]\,
      I3 => \trunc_ln124_1_reg_2127_reg_n_5_[1]\,
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_62_out(0),
      O => \layer2_quant_62_fu_560[0]_i_1_n_5\
    );
\layer2_quant_62_fu_560_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer2_quant_62_fu_560[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_62_out(0),
      R => '0'
    );
\layer2_quant_63_fu_564[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => layer2_quant_64_fu_1142_p2,
      I1 => \layer2_quant_63_fu_564[0]_i_3_n_5\,
      I2 => \trunc_ln124_1_reg_2127_reg_n_5_[1]\,
      I3 => \trunc_ln124_1_reg_2127_reg_n_5_[0]\,
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_63_out(0),
      O => \layer2_quant_63_fu_564[0]_i_1_n_5\
    );
\layer2_quant_63_fu_564[0]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dout_tmp__0\(23),
      I1 => \dout_tmp__0\(22),
      O => \layer2_quant_63_fu_564[0]_i_11_n_5\
    );
\layer2_quant_63_fu_564[0]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dout_tmp__0\(21),
      I1 => \dout_tmp__0\(20),
      O => \layer2_quant_63_fu_564[0]_i_12_n_5\
    );
\layer2_quant_63_fu_564[0]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dout_tmp__0\(19),
      I1 => \dout_tmp__0\(18),
      O => \layer2_quant_63_fu_564[0]_i_13_n_5\
    );
\layer2_quant_63_fu_564[0]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dout_tmp__0\(17),
      I1 => \dout_tmp__0\(16),
      O => \layer2_quant_63_fu_564[0]_i_14_n_5\
    );
\layer2_quant_63_fu_564[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => q0(30),
      I1 => \layer2_quant_63_fu_564_reg[0]_i_2_0\(30),
      I2 => \layer2_quant_63_fu_564_reg[0]_i_2_1\(30),
      I3 => \trunc_ln124_1_reg_2127_reg_n_5_[1]\,
      I4 => \trunc_ln124_1_reg_2127_reg_n_5_[0]\,
      I5 => \layer2_quant_63_fu_564_reg[0]_i_2_2\(30),
      O => \dout_tmp__0\(30)
    );
\layer2_quant_63_fu_564[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => q0(29),
      I1 => \layer2_quant_63_fu_564_reg[0]_i_2_0\(29),
      I2 => \layer2_quant_63_fu_564_reg[0]_i_2_1\(29),
      I3 => \trunc_ln124_1_reg_2127_reg_n_5_[1]\,
      I4 => \trunc_ln124_1_reg_2127_reg_n_5_[0]\,
      I5 => \layer2_quant_63_fu_564_reg[0]_i_2_2\(29),
      O => \dout_tmp__0\(29)
    );
\layer2_quant_63_fu_564[0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => q0(28),
      I1 => \layer2_quant_63_fu_564_reg[0]_i_2_0\(28),
      I2 => \layer2_quant_63_fu_564_reg[0]_i_2_1\(28),
      I3 => \trunc_ln124_1_reg_2127_reg_n_5_[1]\,
      I4 => \trunc_ln124_1_reg_2127_reg_n_5_[0]\,
      I5 => \layer2_quant_63_fu_564_reg[0]_i_2_2\(28),
      O => \dout_tmp__0\(28)
    );
\layer2_quant_63_fu_564[0]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => q0(27),
      I1 => \layer2_quant_63_fu_564_reg[0]_i_2_0\(27),
      I2 => \layer2_quant_63_fu_564_reg[0]_i_2_1\(27),
      I3 => \trunc_ln124_1_reg_2127_reg_n_5_[1]\,
      I4 => \trunc_ln124_1_reg_2127_reg_n_5_[0]\,
      I5 => \layer2_quant_63_fu_564_reg[0]_i_2_2\(27),
      O => \dout_tmp__0\(27)
    );
\layer2_quant_63_fu_564[0]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => q0(26),
      I1 => \layer2_quant_63_fu_564_reg[0]_i_2_0\(26),
      I2 => \layer2_quant_63_fu_564_reg[0]_i_2_1\(26),
      I3 => \trunc_ln124_1_reg_2127_reg_n_5_[1]\,
      I4 => \trunc_ln124_1_reg_2127_reg_n_5_[0]\,
      I5 => \layer2_quant_63_fu_564_reg[0]_i_2_2\(26),
      O => \dout_tmp__0\(26)
    );
\layer2_quant_63_fu_564[0]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => q0(25),
      I1 => \layer2_quant_63_fu_564_reg[0]_i_2_0\(25),
      I2 => \layer2_quant_63_fu_564_reg[0]_i_2_1\(25),
      I3 => \trunc_ln124_1_reg_2127_reg_n_5_[1]\,
      I4 => \trunc_ln124_1_reg_2127_reg_n_5_[0]\,
      I5 => \layer2_quant_63_fu_564_reg[0]_i_2_2\(25),
      O => \dout_tmp__0\(25)
    );
\layer2_quant_63_fu_564[0]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => q0(24),
      I1 => \layer2_quant_63_fu_564_reg[0]_i_2_0\(24),
      I2 => \layer2_quant_63_fu_564_reg[0]_i_2_1\(24),
      I3 => \trunc_ln124_1_reg_2127_reg_n_5_[1]\,
      I4 => \trunc_ln124_1_reg_2127_reg_n_5_[0]\,
      I5 => \layer2_quant_63_fu_564_reg[0]_i_2_2\(24),
      O => \dout_tmp__0\(24)
    );
\layer2_quant_63_fu_564[0]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dout_tmp__0\(15),
      I1 => \dout_tmp__0\(14),
      O => \layer2_quant_63_fu_564[0]_i_23_n_5\
    );
\layer2_quant_63_fu_564[0]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dout_tmp__0\(13),
      I1 => \dout_tmp__0\(12),
      O => \layer2_quant_63_fu_564[0]_i_24_n_5\
    );
\layer2_quant_63_fu_564[0]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dout_tmp__0\(11),
      I1 => \dout_tmp__0\(10),
      O => \layer2_quant_63_fu_564[0]_i_25_n_5\
    );
\layer2_quant_63_fu_564[0]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dout_tmp__0\(9),
      I1 => \dout_tmp__0\(8),
      O => \layer2_quant_63_fu_564[0]_i_26_n_5\
    );
\layer2_quant_63_fu_564[0]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => q0(23),
      I1 => \layer2_quant_63_fu_564_reg[0]_i_2_0\(23),
      I2 => \layer2_quant_63_fu_564_reg[0]_i_2_1\(23),
      I3 => \trunc_ln124_1_reg_2127_reg_n_5_[1]\,
      I4 => \trunc_ln124_1_reg_2127_reg_n_5_[0]\,
      I5 => \layer2_quant_63_fu_564_reg[0]_i_2_2\(23),
      O => \dout_tmp__0\(23)
    );
\layer2_quant_63_fu_564[0]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => q0(22),
      I1 => \layer2_quant_63_fu_564_reg[0]_i_2_0\(22),
      I2 => \layer2_quant_63_fu_564_reg[0]_i_2_1\(22),
      I3 => \trunc_ln124_1_reg_2127_reg_n_5_[1]\,
      I4 => \trunc_ln124_1_reg_2127_reg_n_5_[0]\,
      I5 => \layer2_quant_63_fu_564_reg[0]_i_2_2\(22),
      O => \dout_tmp__0\(22)
    );
\layer2_quant_63_fu_564[0]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => q0(21),
      I1 => \layer2_quant_63_fu_564_reg[0]_i_2_0\(21),
      I2 => \layer2_quant_63_fu_564_reg[0]_i_2_1\(21),
      I3 => \trunc_ln124_1_reg_2127_reg_n_5_[1]\,
      I4 => \trunc_ln124_1_reg_2127_reg_n_5_[0]\,
      I5 => \layer2_quant_63_fu_564_reg[0]_i_2_2\(21),
      O => \dout_tmp__0\(21)
    );
\layer2_quant_63_fu_564[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \trunc_ln124_1_reg_2127_reg_n_5_[3]\,
      I1 => \trunc_ln124_1_reg_2127_reg_n_5_[2]\,
      I2 => \trunc_ln124_1_reg_2127_reg_n_5_[4]\,
      I3 => p_0_in(6),
      I4 => \trunc_ln124_1_reg_2127_reg_n_5_[5]\,
      O => \layer2_quant_63_fu_564[0]_i_3_n_5\
    );
\layer2_quant_63_fu_564[0]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => q0(20),
      I1 => \layer2_quant_63_fu_564_reg[0]_i_2_0\(20),
      I2 => \layer2_quant_63_fu_564_reg[0]_i_2_1\(20),
      I3 => \trunc_ln124_1_reg_2127_reg_n_5_[1]\,
      I4 => \trunc_ln124_1_reg_2127_reg_n_5_[0]\,
      I5 => \layer2_quant_63_fu_564_reg[0]_i_2_2\(20),
      O => \dout_tmp__0\(20)
    );
\layer2_quant_63_fu_564[0]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => q0(19),
      I1 => \layer2_quant_63_fu_564_reg[0]_i_2_0\(19),
      I2 => \layer2_quant_63_fu_564_reg[0]_i_2_1\(19),
      I3 => \trunc_ln124_1_reg_2127_reg_n_5_[1]\,
      I4 => \trunc_ln124_1_reg_2127_reg_n_5_[0]\,
      I5 => \layer2_quant_63_fu_564_reg[0]_i_2_2\(19),
      O => \dout_tmp__0\(19)
    );
\layer2_quant_63_fu_564[0]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => q0(18),
      I1 => \layer2_quant_63_fu_564_reg[0]_i_2_0\(18),
      I2 => \layer2_quant_63_fu_564_reg[0]_i_2_1\(18),
      I3 => \trunc_ln124_1_reg_2127_reg_n_5_[1]\,
      I4 => \trunc_ln124_1_reg_2127_reg_n_5_[0]\,
      I5 => \layer2_quant_63_fu_564_reg[0]_i_2_2\(18),
      O => \dout_tmp__0\(18)
    );
\layer2_quant_63_fu_564[0]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => q0(17),
      I1 => \layer2_quant_63_fu_564_reg[0]_i_2_0\(17),
      I2 => \layer2_quant_63_fu_564_reg[0]_i_2_1\(17),
      I3 => \trunc_ln124_1_reg_2127_reg_n_5_[1]\,
      I4 => \trunc_ln124_1_reg_2127_reg_n_5_[0]\,
      I5 => \layer2_quant_63_fu_564_reg[0]_i_2_2\(17),
      O => \dout_tmp__0\(17)
    );
\layer2_quant_63_fu_564[0]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => q0(16),
      I1 => \layer2_quant_63_fu_564_reg[0]_i_2_0\(16),
      I2 => \layer2_quant_63_fu_564_reg[0]_i_2_1\(16),
      I3 => \trunc_ln124_1_reg_2127_reg_n_5_[1]\,
      I4 => \trunc_ln124_1_reg_2127_reg_n_5_[0]\,
      I5 => \layer2_quant_63_fu_564_reg[0]_i_2_2\(16),
      O => \dout_tmp__0\(16)
    );
\layer2_quant_63_fu_564[0]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dout_tmp__0\(1),
      I1 => \dout_tmp__0\(0),
      O => \layer2_quant_63_fu_564[0]_i_35_n_5\
    );
\layer2_quant_63_fu_564[0]_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dout_tmp__0\(7),
      I1 => \dout_tmp__0\(6),
      O => \layer2_quant_63_fu_564[0]_i_36_n_5\
    );
\layer2_quant_63_fu_564[0]_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dout_tmp__0\(5),
      I1 => \dout_tmp__0\(4),
      O => \layer2_quant_63_fu_564[0]_i_37_n_5\
    );
\layer2_quant_63_fu_564[0]_i_38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dout_tmp__0\(3),
      I1 => \dout_tmp__0\(2),
      O => \layer2_quant_63_fu_564[0]_i_38_n_5\
    );
\layer2_quant_63_fu_564[0]_i_39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \dout_tmp__0\(0),
      I1 => \dout_tmp__0\(1),
      O => \layer2_quant_63_fu_564[0]_i_39_n_5\
    );
\layer2_quant_63_fu_564[0]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => q0(15),
      I1 => \layer2_quant_63_fu_564_reg[0]_i_2_0\(15),
      I2 => \layer2_quant_63_fu_564_reg[0]_i_2_1\(15),
      I3 => \trunc_ln124_1_reg_2127_reg_n_5_[1]\,
      I4 => \trunc_ln124_1_reg_2127_reg_n_5_[0]\,
      I5 => \layer2_quant_63_fu_564_reg[0]_i_2_2\(15),
      O => \dout_tmp__0\(15)
    );
\layer2_quant_63_fu_564[0]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => q0(14),
      I1 => \layer2_quant_63_fu_564_reg[0]_i_2_0\(14),
      I2 => \layer2_quant_63_fu_564_reg[0]_i_2_1\(14),
      I3 => \trunc_ln124_1_reg_2127_reg_n_5_[1]\,
      I4 => \trunc_ln124_1_reg_2127_reg_n_5_[0]\,
      I5 => \layer2_quant_63_fu_564_reg[0]_i_2_2\(14),
      O => \dout_tmp__0\(14)
    );
\layer2_quant_63_fu_564[0]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => q0(13),
      I1 => \layer2_quant_63_fu_564_reg[0]_i_2_0\(13),
      I2 => \layer2_quant_63_fu_564_reg[0]_i_2_1\(13),
      I3 => \trunc_ln124_1_reg_2127_reg_n_5_[1]\,
      I4 => \trunc_ln124_1_reg_2127_reg_n_5_[0]\,
      I5 => \layer2_quant_63_fu_564_reg[0]_i_2_2\(13),
      O => \dout_tmp__0\(13)
    );
\layer2_quant_63_fu_564[0]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => q0(12),
      I1 => \layer2_quant_63_fu_564_reg[0]_i_2_0\(12),
      I2 => \layer2_quant_63_fu_564_reg[0]_i_2_1\(12),
      I3 => \trunc_ln124_1_reg_2127_reg_n_5_[1]\,
      I4 => \trunc_ln124_1_reg_2127_reg_n_5_[0]\,
      I5 => \layer2_quant_63_fu_564_reg[0]_i_2_2\(12),
      O => \dout_tmp__0\(12)
    );
\layer2_quant_63_fu_564[0]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => q0(11),
      I1 => \layer2_quant_63_fu_564_reg[0]_i_2_0\(11),
      I2 => \layer2_quant_63_fu_564_reg[0]_i_2_1\(11),
      I3 => \trunc_ln124_1_reg_2127_reg_n_5_[1]\,
      I4 => \trunc_ln124_1_reg_2127_reg_n_5_[0]\,
      I5 => \layer2_quant_63_fu_564_reg[0]_i_2_2\(11),
      O => \dout_tmp__0\(11)
    );
\layer2_quant_63_fu_564[0]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => q0(10),
      I1 => \layer2_quant_63_fu_564_reg[0]_i_2_0\(10),
      I2 => \layer2_quant_63_fu_564_reg[0]_i_2_1\(10),
      I3 => \trunc_ln124_1_reg_2127_reg_n_5_[1]\,
      I4 => \trunc_ln124_1_reg_2127_reg_n_5_[0]\,
      I5 => \layer2_quant_63_fu_564_reg[0]_i_2_2\(10),
      O => \dout_tmp__0\(10)
    );
\layer2_quant_63_fu_564[0]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => q0(9),
      I1 => \layer2_quant_63_fu_564_reg[0]_i_2_0\(9),
      I2 => \layer2_quant_63_fu_564_reg[0]_i_2_1\(9),
      I3 => \trunc_ln124_1_reg_2127_reg_n_5_[1]\,
      I4 => \trunc_ln124_1_reg_2127_reg_n_5_[0]\,
      I5 => \layer2_quant_63_fu_564_reg[0]_i_2_2\(9),
      O => \dout_tmp__0\(9)
    );
\layer2_quant_63_fu_564[0]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => q0(8),
      I1 => \layer2_quant_63_fu_564_reg[0]_i_2_0\(8),
      I2 => \layer2_quant_63_fu_564_reg[0]_i_2_1\(8),
      I3 => \trunc_ln124_1_reg_2127_reg_n_5_[1]\,
      I4 => \trunc_ln124_1_reg_2127_reg_n_5_[0]\,
      I5 => \layer2_quant_63_fu_564_reg[0]_i_2_2\(8),
      O => \dout_tmp__0\(8)
    );
\layer2_quant_63_fu_564[0]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => q0(1),
      I1 => \layer2_quant_63_fu_564_reg[0]_i_2_0\(1),
      I2 => \layer2_quant_63_fu_564_reg[0]_i_2_1\(1),
      I3 => \trunc_ln124_1_reg_2127_reg_n_5_[1]\,
      I4 => \trunc_ln124_1_reg_2127_reg_n_5_[0]\,
      I5 => \layer2_quant_63_fu_564_reg[0]_i_2_2\(1),
      O => \dout_tmp__0\(1)
    );
\layer2_quant_63_fu_564[0]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => q0(0),
      I1 => \layer2_quant_63_fu_564_reg[0]_i_2_0\(0),
      I2 => \layer2_quant_63_fu_564_reg[0]_i_2_1\(0),
      I3 => \trunc_ln124_1_reg_2127_reg_n_5_[1]\,
      I4 => \trunc_ln124_1_reg_2127_reg_n_5_[0]\,
      I5 => \layer2_quant_63_fu_564_reg[0]_i_2_2\(0),
      O => \dout_tmp__0\(0)
    );
\layer2_quant_63_fu_564[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => q0(31),
      I1 => \layer2_quant_63_fu_564_reg[0]_i_2_0\(31),
      I2 => \layer2_quant_63_fu_564_reg[0]_i_2_1\(31),
      I3 => \trunc_ln124_1_reg_2127_reg_n_5_[1]\,
      I4 => \trunc_ln124_1_reg_2127_reg_n_5_[0]\,
      I5 => \layer2_quant_63_fu_564_reg[0]_i_2_2\(31),
      O => dout_tmp(31)
    );
\layer2_quant_63_fu_564[0]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => q0(7),
      I1 => \layer2_quant_63_fu_564_reg[0]_i_2_0\(7),
      I2 => \layer2_quant_63_fu_564_reg[0]_i_2_1\(7),
      I3 => \trunc_ln124_1_reg_2127_reg_n_5_[1]\,
      I4 => \trunc_ln124_1_reg_2127_reg_n_5_[0]\,
      I5 => \layer2_quant_63_fu_564_reg[0]_i_2_2\(7),
      O => \dout_tmp__0\(7)
    );
\layer2_quant_63_fu_564[0]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => q0(6),
      I1 => \layer2_quant_63_fu_564_reg[0]_i_2_0\(6),
      I2 => \layer2_quant_63_fu_564_reg[0]_i_2_1\(6),
      I3 => \trunc_ln124_1_reg_2127_reg_n_5_[1]\,
      I4 => \trunc_ln124_1_reg_2127_reg_n_5_[0]\,
      I5 => \layer2_quant_63_fu_564_reg[0]_i_2_2\(6),
      O => \dout_tmp__0\(6)
    );
\layer2_quant_63_fu_564[0]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => q0(5),
      I1 => \layer2_quant_63_fu_564_reg[0]_i_2_0\(5),
      I2 => \layer2_quant_63_fu_564_reg[0]_i_2_1\(5),
      I3 => \trunc_ln124_1_reg_2127_reg_n_5_[1]\,
      I4 => \trunc_ln124_1_reg_2127_reg_n_5_[0]\,
      I5 => \layer2_quant_63_fu_564_reg[0]_i_2_2\(5),
      O => \dout_tmp__0\(5)
    );
\layer2_quant_63_fu_564[0]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => q0(4),
      I1 => \layer2_quant_63_fu_564_reg[0]_i_2_0\(4),
      I2 => \layer2_quant_63_fu_564_reg[0]_i_2_1\(4),
      I3 => \trunc_ln124_1_reg_2127_reg_n_5_[1]\,
      I4 => \trunc_ln124_1_reg_2127_reg_n_5_[0]\,
      I5 => \layer2_quant_63_fu_564_reg[0]_i_2_2\(4),
      O => \dout_tmp__0\(4)
    );
\layer2_quant_63_fu_564[0]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => q0(3),
      I1 => \layer2_quant_63_fu_564_reg[0]_i_2_0\(3),
      I2 => \layer2_quant_63_fu_564_reg[0]_i_2_1\(3),
      I3 => \trunc_ln124_1_reg_2127_reg_n_5_[1]\,
      I4 => \trunc_ln124_1_reg_2127_reg_n_5_[0]\,
      I5 => \layer2_quant_63_fu_564_reg[0]_i_2_2\(3),
      O => \dout_tmp__0\(3)
    );
\layer2_quant_63_fu_564[0]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => q0(2),
      I1 => \layer2_quant_63_fu_564_reg[0]_i_2_0\(2),
      I2 => \layer2_quant_63_fu_564_reg[0]_i_2_1\(2),
      I3 => \trunc_ln124_1_reg_2127_reg_n_5_[1]\,
      I4 => \trunc_ln124_1_reg_2127_reg_n_5_[0]\,
      I5 => \layer2_quant_63_fu_564_reg[0]_i_2_2\(2),
      O => \dout_tmp__0\(2)
    );
\layer2_quant_63_fu_564[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dout_tmp(31),
      I1 => \dout_tmp__0\(30),
      O => \layer2_quant_63_fu_564[0]_i_6_n_5\
    );
\layer2_quant_63_fu_564[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dout_tmp__0\(29),
      I1 => \dout_tmp__0\(28),
      O => \layer2_quant_63_fu_564[0]_i_7_n_5\
    );
\layer2_quant_63_fu_564[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dout_tmp__0\(27),
      I1 => \dout_tmp__0\(26),
      O => \layer2_quant_63_fu_564[0]_i_8_n_5\
    );
\layer2_quant_63_fu_564[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dout_tmp__0\(25),
      I1 => \dout_tmp__0\(24),
      O => \layer2_quant_63_fu_564[0]_i_9_n_5\
    );
\layer2_quant_63_fu_564_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer2_quant_63_fu_564[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_63_out(0),
      R => '0'
    );
\layer2_quant_63_fu_564_reg[0]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \layer2_quant_63_fu_564_reg[0]_i_22_n_5\,
      CO(3) => \layer2_quant_63_fu_564_reg[0]_i_10_n_5\,
      CO(2) => \layer2_quant_63_fu_564_reg[0]_i_10_n_6\,
      CO(1) => \layer2_quant_63_fu_564_reg[0]_i_10_n_7\,
      CO(0) => \layer2_quant_63_fu_564_reg[0]_i_10_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_layer2_quant_63_fu_564_reg[0]_i_10_O_UNCONNECTED\(3 downto 0),
      S(3) => \layer2_quant_63_fu_564[0]_i_23_n_5\,
      S(2) => \layer2_quant_63_fu_564[0]_i_24_n_5\,
      S(1) => \layer2_quant_63_fu_564[0]_i_25_n_5\,
      S(0) => \layer2_quant_63_fu_564[0]_i_26_n_5\
    );
\layer2_quant_63_fu_564_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \layer2_quant_63_fu_564_reg[0]_i_4_n_5\,
      CO(3) => layer2_quant_64_fu_1142_p2,
      CO(2) => \layer2_quant_63_fu_564_reg[0]_i_2_n_6\,
      CO(1) => \layer2_quant_63_fu_564_reg[0]_i_2_n_7\,
      CO(0) => \layer2_quant_63_fu_564_reg[0]_i_2_n_8\,
      CYINIT => '0',
      DI(3) => dout_tmp(31),
      DI(2 downto 0) => B"000",
      O(3 downto 0) => \NLW_layer2_quant_63_fu_564_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \layer2_quant_63_fu_564[0]_i_6_n_5\,
      S(2) => \layer2_quant_63_fu_564[0]_i_7_n_5\,
      S(1) => \layer2_quant_63_fu_564[0]_i_8_n_5\,
      S(0) => \layer2_quant_63_fu_564[0]_i_9_n_5\
    );
\layer2_quant_63_fu_564_reg[0]_i_22\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \layer2_quant_63_fu_564_reg[0]_i_22_n_5\,
      CO(2) => \layer2_quant_63_fu_564_reg[0]_i_22_n_6\,
      CO(1) => \layer2_quant_63_fu_564_reg[0]_i_22_n_7\,
      CO(0) => \layer2_quant_63_fu_564_reg[0]_i_22_n_8\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \layer2_quant_63_fu_564[0]_i_35_n_5\,
      O(3 downto 0) => \NLW_layer2_quant_63_fu_564_reg[0]_i_22_O_UNCONNECTED\(3 downto 0),
      S(3) => \layer2_quant_63_fu_564[0]_i_36_n_5\,
      S(2) => \layer2_quant_63_fu_564[0]_i_37_n_5\,
      S(1) => \layer2_quant_63_fu_564[0]_i_38_n_5\,
      S(0) => \layer2_quant_63_fu_564[0]_i_39_n_5\
    );
\layer2_quant_63_fu_564_reg[0]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \layer2_quant_63_fu_564_reg[0]_i_10_n_5\,
      CO(3) => \layer2_quant_63_fu_564_reg[0]_i_4_n_5\,
      CO(2) => \layer2_quant_63_fu_564_reg[0]_i_4_n_6\,
      CO(1) => \layer2_quant_63_fu_564_reg[0]_i_4_n_7\,
      CO(0) => \layer2_quant_63_fu_564_reg[0]_i_4_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_layer2_quant_63_fu_564_reg[0]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \layer2_quant_63_fu_564[0]_i_11_n_5\,
      S(2) => \layer2_quant_63_fu_564[0]_i_12_n_5\,
      S(1) => \layer2_quant_63_fu_564[0]_i_13_n_5\,
      S(0) => \layer2_quant_63_fu_564[0]_i_14_n_5\
    );
\layer2_quant_6_fu_336[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => layer2_quant_64_fu_1142_p2,
      I1 => \trunc_ln124_1_reg_2127_reg_n_5_[2]\,
      I2 => \trunc_ln124_1_reg_2127_reg_n_5_[1]\,
      I3 => \trunc_ln124_1_reg_2127_reg_n_5_[0]\,
      I4 => \layer2_quant_7_fu_340[0]_i_2_n_5\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_6_out(0),
      O => \layer2_quant_6_fu_336[0]_i_1_n_5\
    );
\layer2_quant_6_fu_336_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer2_quant_6_fu_336[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_6_out(0),
      R => '0'
    );
\layer2_quant_7_fu_340[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF00008000"
    )
        port map (
      I0 => layer2_quant_64_fu_1142_p2,
      I1 => \trunc_ln124_1_reg_2127_reg_n_5_[2]\,
      I2 => \trunc_ln124_1_reg_2127_reg_n_5_[0]\,
      I3 => \trunc_ln124_1_reg_2127_reg_n_5_[1]\,
      I4 => \layer2_quant_7_fu_340[0]_i_2_n_5\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_7_out(0),
      O => \layer2_quant_7_fu_340[0]_i_1_n_5\
    );
\layer2_quant_7_fu_340[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFB"
    )
        port map (
      I0 => \trunc_ln124_1_reg_2127_reg_n_5_[5]\,
      I1 => p_0_in(6),
      I2 => \trunc_ln124_1_reg_2127_reg_n_5_[4]\,
      I3 => \trunc_ln124_1_reg_2127_reg_n_5_[3]\,
      O => \layer2_quant_7_fu_340[0]_i_2_n_5\
    );
\layer2_quant_7_fu_340_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer2_quant_7_fu_340[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_7_out(0),
      R => '0'
    );
\layer2_quant_8_fu_344[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0200"
    )
        port map (
      I0 => layer2_quant_64_fu_1142_p2,
      I1 => \trunc_ln124_1_reg_2127_reg_n_5_[1]\,
      I2 => \trunc_ln124_1_reg_2127_reg_n_5_[0]\,
      I3 => \layer2_quant_11_fu_356[0]_i_2_n_5\,
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_8_out(0),
      O => \layer2_quant_8_fu_344[0]_i_1_n_5\
    );
\layer2_quant_8_fu_344_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer2_quant_8_fu_344[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_8_out(0),
      R => '0'
    );
\layer2_quant_9_fu_348[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => layer2_quant_64_fu_1142_p2,
      I1 => \trunc_ln124_1_reg_2127_reg_n_5_[1]\,
      I2 => \trunc_ln124_1_reg_2127_reg_n_5_[0]\,
      I3 => \layer2_quant_11_fu_356[0]_i_2_n_5\,
      I4 => \^grp_feedforward_pipeline_vitis_loop_124_5_fu_5888_layer2_quant_9_out\(0),
      O => \layer2_quant_9_fu_348[0]_i_1_n_5\
    );
\layer2_quant_9_fu_348_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer2_quant_9_fu_348[0]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_124_5_fu_5888_layer2_quant_9_out\(0),
      R => '0'
    );
\layer2_quant_fu_312[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => layer2_quant_64_fu_1142_p2,
      I1 => \trunc_ln124_1_reg_2127_reg_n_5_[2]\,
      I2 => \trunc_ln124_1_reg_2127_reg_n_5_[0]\,
      I3 => \trunc_ln124_1_reg_2127_reg_n_5_[1]\,
      I4 => \layer2_quant_7_fu_340[0]_i_2_n_5\,
      I5 => \^grp_feedforward_pipeline_vitis_loop_124_5_fu_5888_layer2_quant_out\(0),
      O => \layer2_quant_fu_312[0]_i_1_n_5\
    );
\layer2_quant_fu_312_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer2_quant_fu_312[0]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_124_5_fu_5888_layer2_quant_out\(0),
      R => '0'
    );
\trunc_ln124_1_reg_2127_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_sig_allocacmp_i(0),
      Q => \trunc_ln124_1_reg_2127_reg_n_5_[0]\,
      R => '0'
    );
\trunc_ln124_1_reg_2127_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \i_4_fu_308_reg_n_5_[1]\,
      Q => \trunc_ln124_1_reg_2127_reg_n_5_[1]\,
      R => flow_control_loop_pipe_sequential_init_U_n_12
    );
\trunc_ln124_1_reg_2127_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \i_4_fu_308_reg_n_5_[2]\,
      Q => \trunc_ln124_1_reg_2127_reg_n_5_[2]\,
      R => flow_control_loop_pipe_sequential_init_U_n_12
    );
\trunc_ln124_1_reg_2127_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \i_4_fu_308_reg_n_5_[3]\,
      Q => \trunc_ln124_1_reg_2127_reg_n_5_[3]\,
      R => flow_control_loop_pipe_sequential_init_U_n_12
    );
\trunc_ln124_1_reg_2127_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \i_4_fu_308_reg_n_5_[4]\,
      Q => \trunc_ln124_1_reg_2127_reg_n_5_[4]\,
      R => flow_control_loop_pipe_sequential_init_U_n_12
    );
\trunc_ln124_1_reg_2127_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \i_4_fu_308_reg_n_5_[5]\,
      Q => \trunc_ln124_1_reg_2127_reg_n_5_[5]\,
      R => flow_control_loop_pipe_sequential_init_U_n_12
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_feedforward_Pipeline_VITIS_LOOP_134_6 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    d0 : out STD_LOGIC_VECTOR ( 23 downto 0 );
    add_ln137_fu_87_p2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[17]\ : out STD_LOGIC;
    grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_ce0 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_ap_start_reg : in STD_LOGIC;
    grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_layer3_activations_d0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    ram_reg_0_15_29_29_i_2_0 : in STD_LOGIC_VECTOR ( 26 downto 0 );
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_feedforward_Pipeline_VITIS_LOOP_134_6;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_feedforward_Pipeline_VITIS_LOOP_134_6 is
  signal add_ln134_fu_65_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_134_6_fu_6029_layer3_activations_address1\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_d0 : STD_LOGIC_VECTOR ( 28 downto 5 );
  signal i_fu_300 : STD_LOGIC;
  signal \i_fu_30_reg_n_5_[0]\ : STD_LOGIC;
  signal \i_fu_30_reg_n_5_[1]\ : STD_LOGIC;
  signal \i_fu_30_reg_n_5_[2]\ : STD_LOGIC;
  signal \i_fu_30_reg_n_5_[3]\ : STD_LOGIC;
  signal ram_reg_0_15_13_13_i_2_n_5 : STD_LOGIC;
  signal ram_reg_0_15_13_13_i_2_n_6 : STD_LOGIC;
  signal ram_reg_0_15_13_13_i_2_n_7 : STD_LOGIC;
  signal ram_reg_0_15_13_13_i_2_n_8 : STD_LOGIC;
  signal ram_reg_0_15_13_13_i_3_n_5 : STD_LOGIC;
  signal ram_reg_0_15_13_13_i_4_n_5 : STD_LOGIC;
  signal ram_reg_0_15_13_13_i_5_n_5 : STD_LOGIC;
  signal ram_reg_0_15_13_13_i_6_n_5 : STD_LOGIC;
  signal ram_reg_0_15_17_17_i_2_n_5 : STD_LOGIC;
  signal ram_reg_0_15_17_17_i_2_n_6 : STD_LOGIC;
  signal ram_reg_0_15_17_17_i_2_n_7 : STD_LOGIC;
  signal ram_reg_0_15_17_17_i_2_n_8 : STD_LOGIC;
  signal ram_reg_0_15_17_17_i_3_n_5 : STD_LOGIC;
  signal ram_reg_0_15_17_17_i_4_n_5 : STD_LOGIC;
  signal ram_reg_0_15_17_17_i_5_n_5 : STD_LOGIC;
  signal ram_reg_0_15_17_17_i_6_n_5 : STD_LOGIC;
  signal ram_reg_0_15_21_21_i_2_n_5 : STD_LOGIC;
  signal ram_reg_0_15_21_21_i_2_n_6 : STD_LOGIC;
  signal ram_reg_0_15_21_21_i_2_n_7 : STD_LOGIC;
  signal ram_reg_0_15_21_21_i_2_n_8 : STD_LOGIC;
  signal ram_reg_0_15_21_21_i_3_n_5 : STD_LOGIC;
  signal ram_reg_0_15_21_21_i_4_n_5 : STD_LOGIC;
  signal ram_reg_0_15_21_21_i_5_n_5 : STD_LOGIC;
  signal ram_reg_0_15_21_21_i_6_n_5 : STD_LOGIC;
  signal ram_reg_0_15_25_25_i_2_n_5 : STD_LOGIC;
  signal ram_reg_0_15_25_25_i_2_n_6 : STD_LOGIC;
  signal ram_reg_0_15_25_25_i_2_n_7 : STD_LOGIC;
  signal ram_reg_0_15_25_25_i_2_n_8 : STD_LOGIC;
  signal ram_reg_0_15_25_25_i_3_n_5 : STD_LOGIC;
  signal ram_reg_0_15_25_25_i_4_n_5 : STD_LOGIC;
  signal ram_reg_0_15_25_25_i_5_n_5 : STD_LOGIC;
  signal ram_reg_0_15_25_25_i_6_n_5 : STD_LOGIC;
  signal ram_reg_0_15_29_29_i_2_n_7 : STD_LOGIC;
  signal ram_reg_0_15_29_29_i_2_n_8 : STD_LOGIC;
  signal ram_reg_0_15_29_29_i_3_n_5 : STD_LOGIC;
  signal ram_reg_0_15_29_29_i_4_n_5 : STD_LOGIC;
  signal ram_reg_0_15_29_29_i_5_n_5 : STD_LOGIC;
  signal ram_reg_0_15_5_5_i_2_n_5 : STD_LOGIC;
  signal ram_reg_0_15_5_5_i_2_n_6 : STD_LOGIC;
  signal ram_reg_0_15_5_5_i_2_n_7 : STD_LOGIC;
  signal ram_reg_0_15_5_5_i_2_n_8 : STD_LOGIC;
  signal ram_reg_0_15_5_5_i_3_n_5 : STD_LOGIC;
  signal ram_reg_0_15_5_5_i_4_n_5 : STD_LOGIC;
  signal ram_reg_0_15_5_5_i_5_n_5 : STD_LOGIC;
  signal ram_reg_0_15_9_9_i_2_n_5 : STD_LOGIC;
  signal ram_reg_0_15_9_9_i_2_n_6 : STD_LOGIC;
  signal ram_reg_0_15_9_9_i_2_n_7 : STD_LOGIC;
  signal ram_reg_0_15_9_9_i_2_n_8 : STD_LOGIC;
  signal ram_reg_0_15_9_9_i_3_n_5 : STD_LOGIC;
  signal ram_reg_0_15_9_9_i_4_n_5 : STD_LOGIC;
  signal ram_reg_0_15_9_9_i_5_n_5 : STD_LOGIC;
  signal ram_reg_0_15_9_9_i_6_n_5 : STD_LOGIC;
  signal NLW_ram_reg_0_15_29_29_i_2_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_ram_reg_0_15_29_29_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of ram_reg_0_15_13_13_i_2 : label is 35;
  attribute ADDER_THRESHOLD of ram_reg_0_15_17_17_i_2 : label is 35;
  attribute ADDER_THRESHOLD of ram_reg_0_15_21_21_i_2 : label is 35;
  attribute ADDER_THRESHOLD of ram_reg_0_15_25_25_i_2 : label is 35;
  attribute ADDER_THRESHOLD of ram_reg_0_15_29_29_i_2 : label is 35;
  attribute ADDER_THRESHOLD of ram_reg_0_15_5_5_i_2 : label is 35;
  attribute ADDER_THRESHOLD of ram_reg_0_15_9_9_i_2 : label is 35;
begin
  grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1(3 downto 0) <= \^grp_feedforward_pipeline_vitis_loop_134_6_fu_6029_layer3_activations_address1\(3 downto 0);
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => i_fu_300,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_ce0,
      R => ap_rst_n_inv
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_11
     port map (
      D(1 downto 0) => D(1 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      add_ln134_fu_65_p2(3 downto 0) => add_ln134_fu_65_p2(3 downto 0),
      \ap_CS_fsm_reg[17]\ => \ap_CS_fsm_reg[17]\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1_reg => \i_fu_30_reg_n_5_[1]\,
      ap_enable_reg_pp0_iter1_reg_0 => \i_fu_30_reg_n_5_[0]\,
      ap_enable_reg_pp0_iter1_reg_1 => \i_fu_30_reg_n_5_[3]\,
      ap_enable_reg_pp0_iter1_reg_2 => \i_fu_30_reg_n_5_[2]\,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_ap_start_reg => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_ap_start_reg,
      grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1(3 downto 0) => \^grp_feedforward_pipeline_vitis_loop_134_6_fu_6029_layer3_activations_address1\(3 downto 0),
      i_fu_300 => i_fu_300
    );
\i_fu_30_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_300,
      D => add_ln134_fu_65_p2(0),
      Q => \i_fu_30_reg_n_5_[0]\,
      R => '0'
    );
\i_fu_30_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_300,
      D => add_ln134_fu_65_p2(1),
      Q => \i_fu_30_reg_n_5_[1]\,
      R => '0'
    );
\i_fu_30_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_300,
      D => add_ln134_fu_65_p2(2),
      Q => \i_fu_30_reg_n_5_[2]\,
      R => '0'
    );
\i_fu_30_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_300,
      D => add_ln134_fu_65_p2(3),
      Q => \i_fu_30_reg_n_5_[3]\,
      R => '0'
    );
\layer3_activations_addr_reg_104_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^grp_feedforward_pipeline_vitis_loop_134_6_fu_6029_layer3_activations_address1\(0),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address0(0),
      R => '0'
    );
\layer3_activations_addr_reg_104_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^grp_feedforward_pipeline_vitis_loop_134_6_fu_6029_layer3_activations_address1\(1),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address0(1),
      R => '0'
    );
\layer3_activations_addr_reg_104_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^grp_feedforward_pipeline_vitis_loop_134_6_fu_6029_layer3_activations_address1\(2),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address0(2),
      R => '0'
    );
\layer3_activations_addr_reg_104_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^grp_feedforward_pipeline_vitis_loop_134_6_fu_6029_layer3_activations_address1\(3),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address0(3),
      R => '0'
    );
ram_reg_0_15_10_10_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(1),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_d0(10),
      O => d0(5)
    );
ram_reg_0_15_11_11_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(1),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_d0(11),
      O => d0(6)
    );
ram_reg_0_15_12_12_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(1),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_d0(12),
      O => d0(7)
    );
ram_reg_0_15_13_13_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(1),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_d0(13),
      O => d0(8)
    );
ram_reg_0_15_13_13_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_15_9_9_i_2_n_5,
      CO(3) => ram_reg_0_15_13_13_i_2_n_5,
      CO(2) => ram_reg_0_15_13_13_i_2_n_6,
      CO(1) => ram_reg_0_15_13_13_i_2_n_7,
      CO(0) => ram_reg_0_15_13_13_i_2_n_8,
      CYINIT => '0',
      DI(3 downto 0) => ram_reg_0_15_29_29_i_2_0(11 downto 8),
      O(3 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_d0(16 downto 13),
      S(3) => ram_reg_0_15_13_13_i_3_n_5,
      S(2) => ram_reg_0_15_13_13_i_4_n_5,
      S(1) => ram_reg_0_15_13_13_i_5_n_5,
      S(0) => ram_reg_0_15_13_13_i_6_n_5
    );
ram_reg_0_15_13_13_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ram_reg_0_15_29_29_i_2_0(11),
      O => ram_reg_0_15_13_13_i_3_n_5
    );
ram_reg_0_15_13_13_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ram_reg_0_15_29_29_i_2_0(10),
      O => ram_reg_0_15_13_13_i_4_n_5
    );
ram_reg_0_15_13_13_i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ram_reg_0_15_29_29_i_2_0(9),
      O => ram_reg_0_15_13_13_i_5_n_5
    );
ram_reg_0_15_13_13_i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ram_reg_0_15_29_29_i_2_0(8),
      O => ram_reg_0_15_13_13_i_6_n_5
    );
ram_reg_0_15_14_14_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(1),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_d0(14),
      O => d0(9)
    );
ram_reg_0_15_15_15_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(1),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_d0(15),
      O => d0(10)
    );
ram_reg_0_15_16_16_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(1),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_d0(16),
      O => d0(11)
    );
ram_reg_0_15_17_17_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(1),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_d0(17),
      O => d0(12)
    );
ram_reg_0_15_17_17_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_15_13_13_i_2_n_5,
      CO(3) => ram_reg_0_15_17_17_i_2_n_5,
      CO(2) => ram_reg_0_15_17_17_i_2_n_6,
      CO(1) => ram_reg_0_15_17_17_i_2_n_7,
      CO(0) => ram_reg_0_15_17_17_i_2_n_8,
      CYINIT => '0',
      DI(3 downto 0) => ram_reg_0_15_29_29_i_2_0(15 downto 12),
      O(3 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_d0(20 downto 17),
      S(3) => ram_reg_0_15_17_17_i_3_n_5,
      S(2) => ram_reg_0_15_17_17_i_4_n_5,
      S(1) => ram_reg_0_15_17_17_i_5_n_5,
      S(0) => ram_reg_0_15_17_17_i_6_n_5
    );
ram_reg_0_15_17_17_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ram_reg_0_15_29_29_i_2_0(15),
      O => ram_reg_0_15_17_17_i_3_n_5
    );
ram_reg_0_15_17_17_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ram_reg_0_15_29_29_i_2_0(14),
      O => ram_reg_0_15_17_17_i_4_n_5
    );
ram_reg_0_15_17_17_i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ram_reg_0_15_29_29_i_2_0(13),
      O => ram_reg_0_15_17_17_i_5_n_5
    );
ram_reg_0_15_17_17_i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ram_reg_0_15_29_29_i_2_0(12),
      O => ram_reg_0_15_17_17_i_6_n_5
    );
ram_reg_0_15_18_18_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(1),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_d0(18),
      O => d0(13)
    );
ram_reg_0_15_19_19_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(1),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_d0(19),
      O => d0(14)
    );
ram_reg_0_15_20_20_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(1),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_d0(20),
      O => d0(15)
    );
ram_reg_0_15_21_21_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(1),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_d0(21),
      O => d0(16)
    );
ram_reg_0_15_21_21_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_15_17_17_i_2_n_5,
      CO(3) => ram_reg_0_15_21_21_i_2_n_5,
      CO(2) => ram_reg_0_15_21_21_i_2_n_6,
      CO(1) => ram_reg_0_15_21_21_i_2_n_7,
      CO(0) => ram_reg_0_15_21_21_i_2_n_8,
      CYINIT => '0',
      DI(3 downto 0) => ram_reg_0_15_29_29_i_2_0(19 downto 16),
      O(3 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_d0(24 downto 21),
      S(3) => ram_reg_0_15_21_21_i_3_n_5,
      S(2) => ram_reg_0_15_21_21_i_4_n_5,
      S(1) => ram_reg_0_15_21_21_i_5_n_5,
      S(0) => ram_reg_0_15_21_21_i_6_n_5
    );
ram_reg_0_15_21_21_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ram_reg_0_15_29_29_i_2_0(19),
      O => ram_reg_0_15_21_21_i_3_n_5
    );
ram_reg_0_15_21_21_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ram_reg_0_15_29_29_i_2_0(18),
      O => ram_reg_0_15_21_21_i_4_n_5
    );
ram_reg_0_15_21_21_i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ram_reg_0_15_29_29_i_2_0(17),
      O => ram_reg_0_15_21_21_i_5_n_5
    );
ram_reg_0_15_21_21_i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ram_reg_0_15_29_29_i_2_0(16),
      O => ram_reg_0_15_21_21_i_6_n_5
    );
ram_reg_0_15_22_22_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(1),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_d0(22),
      O => d0(17)
    );
ram_reg_0_15_23_23_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(1),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_d0(23),
      O => d0(18)
    );
ram_reg_0_15_24_24_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(1),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_d0(24),
      O => d0(19)
    );
ram_reg_0_15_25_25_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(1),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_d0(25),
      O => d0(20)
    );
ram_reg_0_15_25_25_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_15_21_21_i_2_n_5,
      CO(3) => ram_reg_0_15_25_25_i_2_n_5,
      CO(2) => ram_reg_0_15_25_25_i_2_n_6,
      CO(1) => ram_reg_0_15_25_25_i_2_n_7,
      CO(0) => ram_reg_0_15_25_25_i_2_n_8,
      CYINIT => '0',
      DI(3 downto 0) => ram_reg_0_15_29_29_i_2_0(23 downto 20),
      O(3 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_d0(28 downto 25),
      S(3) => ram_reg_0_15_25_25_i_3_n_5,
      S(2) => ram_reg_0_15_25_25_i_4_n_5,
      S(1) => ram_reg_0_15_25_25_i_5_n_5,
      S(0) => ram_reg_0_15_25_25_i_6_n_5
    );
ram_reg_0_15_25_25_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ram_reg_0_15_29_29_i_2_0(23),
      O => ram_reg_0_15_25_25_i_3_n_5
    );
ram_reg_0_15_25_25_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ram_reg_0_15_29_29_i_2_0(22),
      O => ram_reg_0_15_25_25_i_4_n_5
    );
ram_reg_0_15_25_25_i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ram_reg_0_15_29_29_i_2_0(21),
      O => ram_reg_0_15_25_25_i_5_n_5
    );
ram_reg_0_15_25_25_i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ram_reg_0_15_29_29_i_2_0(20),
      O => ram_reg_0_15_25_25_i_6_n_5
    );
ram_reg_0_15_26_26_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(1),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_d0(26),
      O => d0(21)
    );
ram_reg_0_15_27_27_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(1),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_d0(27),
      O => d0(22)
    );
ram_reg_0_15_28_28_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(1),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_d0(28),
      O => d0(23)
    );
ram_reg_0_15_29_29_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_15_25_25_i_2_n_5,
      CO(3 downto 2) => NLW_ram_reg_0_15_29_29_i_2_CO_UNCONNECTED(3 downto 2),
      CO(1) => ram_reg_0_15_29_29_i_2_n_7,
      CO(0) => ram_reg_0_15_29_29_i_2_n_8,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => ram_reg_0_15_29_29_i_2_0(25 downto 24),
      O(3) => NLW_ram_reg_0_15_29_29_i_2_O_UNCONNECTED(3),
      O(2 downto 0) => add_ln137_fu_87_p2(2 downto 0),
      S(3) => '0',
      S(2) => ram_reg_0_15_29_29_i_3_n_5,
      S(1) => ram_reg_0_15_29_29_i_4_n_5,
      S(0) => ram_reg_0_15_29_29_i_5_n_5
    );
ram_reg_0_15_29_29_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ram_reg_0_15_29_29_i_2_0(26),
      O => ram_reg_0_15_29_29_i_3_n_5
    );
ram_reg_0_15_29_29_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ram_reg_0_15_29_29_i_2_0(25),
      O => ram_reg_0_15_29_29_i_4_n_5
    );
ram_reg_0_15_29_29_i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ram_reg_0_15_29_29_i_2_0(24),
      O => ram_reg_0_15_29_29_i_5_n_5
    );
\ram_reg_0_15_5_5_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_d0(5),
      I1 => Q(1),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_layer3_activations_d0(0),
      O => d0(0)
    );
ram_reg_0_15_5_5_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ram_reg_0_15_5_5_i_2_n_5,
      CO(2) => ram_reg_0_15_5_5_i_2_n_6,
      CO(1) => ram_reg_0_15_5_5_i_2_n_7,
      CO(0) => ram_reg_0_15_5_5_i_2_n_8,
      CYINIT => '0',
      DI(3 downto 1) => ram_reg_0_15_29_29_i_2_0(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_d0(8 downto 5),
      S(3) => ram_reg_0_15_5_5_i_3_n_5,
      S(2) => ram_reg_0_15_5_5_i_4_n_5,
      S(1) => ram_reg_0_15_5_5_i_5_n_5,
      S(0) => ram_reg_0_15_29_29_i_2_0(0)
    );
ram_reg_0_15_5_5_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ram_reg_0_15_29_29_i_2_0(3),
      O => ram_reg_0_15_5_5_i_3_n_5
    );
ram_reg_0_15_5_5_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ram_reg_0_15_29_29_i_2_0(2),
      O => ram_reg_0_15_5_5_i_4_n_5
    );
ram_reg_0_15_5_5_i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ram_reg_0_15_29_29_i_2_0(1),
      O => ram_reg_0_15_5_5_i_5_n_5
    );
\ram_reg_0_15_6_6_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_d0(6),
      I1 => Q(1),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_layer3_activations_d0(1),
      O => d0(1)
    );
\ram_reg_0_15_7_7_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(1),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_d0(7),
      O => d0(2)
    );
ram_reg_0_15_8_8_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(1),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_d0(8),
      O => d0(3)
    );
ram_reg_0_15_9_9_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(1),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_d0(9),
      O => d0(4)
    );
ram_reg_0_15_9_9_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_15_5_5_i_2_n_5,
      CO(3) => ram_reg_0_15_9_9_i_2_n_5,
      CO(2) => ram_reg_0_15_9_9_i_2_n_6,
      CO(1) => ram_reg_0_15_9_9_i_2_n_7,
      CO(0) => ram_reg_0_15_9_9_i_2_n_8,
      CYINIT => '0',
      DI(3 downto 0) => ram_reg_0_15_29_29_i_2_0(7 downto 4),
      O(3 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_d0(12 downto 9),
      S(3) => ram_reg_0_15_9_9_i_3_n_5,
      S(2) => ram_reg_0_15_9_9_i_4_n_5,
      S(1) => ram_reg_0_15_9_9_i_5_n_5,
      S(0) => ram_reg_0_15_9_9_i_6_n_5
    );
ram_reg_0_15_9_9_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ram_reg_0_15_29_29_i_2_0(7),
      O => ram_reg_0_15_9_9_i_3_n_5
    );
ram_reg_0_15_9_9_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ram_reg_0_15_29_29_i_2_0(6),
      O => ram_reg_0_15_9_9_i_4_n_5
    );
ram_reg_0_15_9_9_i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ram_reg_0_15_29_29_i_2_0(5),
      O => ram_reg_0_15_9_9_i_5_n_5
    );
ram_reg_0_15_9_9_i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ram_reg_0_15_29_29_i_2_0(4),
      O => ram_reg_0_15_9_9_i_6_n_5
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_feedforward_Pipeline_VITIS_LOOP_143_7 is
  port (
    ap_enable_reg_pp0_iter1 : out STD_LOGIC;
    grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_output_stream_TLAST : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    load_p2 : out STD_LOGIC;
    load_p2_0 : out STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    layer3_activations_address0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \output_stream_TDEST_reg_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    output_stream_TDATA_reg1 : out STD_LOGIC;
    \ap_CS_fsm_reg[19]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    output_stream_TREADY_int_regslice : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_p2_reg[7]\ : in STD_LOGIC;
    \data_p2_reg[3]\ : in STD_LOGIC;
    \data_p2_reg[3]_0\ : in STD_LOGIC;
    grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_ap_start_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_loop_init_int_reg : in STD_LOGIC;
    ap_done : in STD_LOGIC;
    grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_layer3_activations_address0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_p2_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_feedforward_Pipeline_VITIS_LOOP_143_7;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_feedforward_Pipeline_VITIS_LOOP_143_7 is
  signal add_ln143_fu_126_p2 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \^ap_enable_reg_pp0_iter1\ : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_5 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_6 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_7 : STD_LOGIC;
  signal \^grp_feedforward_pipeline_vitis_loop_143_7_fu_6034_output_stream_tlast\ : STD_LOGIC;
  signal i_fu_64 : STD_LOGIC;
  signal \i_fu_64_reg_n_5_[0]\ : STD_LOGIC;
  signal \i_fu_64_reg_n_5_[1]\ : STD_LOGIC;
  signal \i_fu_64_reg_n_5_[2]\ : STD_LOGIC;
  signal \i_fu_64_reg_n_5_[3]\ : STD_LOGIC;
  signal \temp_last_reg_163[0]_i_2_n_5\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \data_p2[0]_i_1__1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \data_p2[1]_i_1__0\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \data_p2[2]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \data_p2[31]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \data_p2[3]_i_1__1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \data_p2[3]_i_2\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \data_p2[3]_i_2__0\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \data_p2[4]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \data_p2[5]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \data_p2[6]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \data_p2[7]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \data_p2[7]_i_2\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \output_stream_TDATA_reg[31]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \temp_last_reg_163[0]_i_2\ : label is "soft_lutpair85";
begin
  ap_enable_reg_pp0_iter1 <= \^ap_enable_reg_pp0_iter1\;
  grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_output_stream_TLAST <= \^grp_feedforward_pipeline_vitis_loop_143_7_fu_6034_output_stream_tlast\;
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_5,
      Q => \^ap_enable_reg_pp0_iter1\,
      R => '0'
    );
\data_p2[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \data_p2_reg[7]_0\(0),
      I1 => \^ap_enable_reg_pp0_iter1\,
      I2 => output_stream_TREADY_int_regslice,
      I3 => Q(2),
      O => \output_stream_TDEST_reg_reg[7]\(0)
    );
\data_p2[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \data_p2_reg[7]_0\(1),
      I1 => \^ap_enable_reg_pp0_iter1\,
      I2 => output_stream_TREADY_int_regslice,
      I3 => Q(2),
      O => \output_stream_TDEST_reg_reg[7]\(1)
    );
\data_p2[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \data_p2_reg[7]_0\(2),
      I1 => \^ap_enable_reg_pp0_iter1\,
      I2 => output_stream_TREADY_int_regslice,
      I3 => Q(2),
      O => \output_stream_TDEST_reg_reg[7]\(2)
    );
\data_p2[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter1\,
      I1 => Q(2),
      I2 => output_stream_TREADY_int_regslice,
      O => ap_enable_reg_pp0_iter1_reg_0(0)
    );
\data_p2[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \data_p2_reg[7]_0\(3),
      I1 => \^ap_enable_reg_pp0_iter1\,
      I2 => output_stream_TREADY_int_regslice,
      I3 => Q(2),
      O => \output_stream_TDEST_reg_reg[7]\(3)
    );
\data_p2[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter1\,
      I1 => output_stream_TREADY_int_regslice,
      I2 => Q(2),
      I3 => \data_p2_reg[3]\,
      O => load_p2
    );
\data_p2[3]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter1\,
      I1 => output_stream_TREADY_int_regslice,
      I2 => Q(2),
      I3 => \data_p2_reg[3]_0\,
      O => load_p2_0
    );
\data_p2[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \data_p2_reg[7]_0\(4),
      I1 => \^ap_enable_reg_pp0_iter1\,
      I2 => output_stream_TREADY_int_regslice,
      I3 => Q(2),
      O => \output_stream_TDEST_reg_reg[7]\(4)
    );
\data_p2[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \data_p2_reg[7]_0\(5),
      I1 => \^ap_enable_reg_pp0_iter1\,
      I2 => output_stream_TREADY_int_regslice,
      I3 => Q(2),
      O => \output_stream_TDEST_reg_reg[7]\(5)
    );
\data_p2[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \data_p2_reg[7]_0\(6),
      I1 => \^ap_enable_reg_pp0_iter1\,
      I2 => output_stream_TREADY_int_regslice,
      I3 => Q(2),
      O => \output_stream_TDEST_reg_reg[7]\(6)
    );
\data_p2[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter1\,
      I1 => output_stream_TREADY_int_regslice,
      I2 => Q(2),
      I3 => \data_p2_reg[7]\,
      O => E(0)
    );
\data_p2[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \data_p2_reg[7]_0\(7),
      I1 => \^ap_enable_reg_pp0_iter1\,
      I2 => output_stream_TREADY_int_regslice,
      I3 => Q(2),
      O => \output_stream_TDEST_reg_reg[7]\(7)
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_10
     port map (
      D(1 downto 0) => D(1 downto 0),
      Q(3 downto 0) => Q(3 downto 0),
      add_ln143_fu_126_p2(2 downto 0) => add_ln143_fu_126_p2(3 downto 1),
      \ap_CS_fsm_reg[19]\ => \ap_CS_fsm_reg[19]\,
      ap_clk => ap_clk,
      ap_done => ap_done,
      ap_loop_init_int_reg_0 => flow_control_loop_pipe_sequential_init_U_n_7,
      ap_loop_init_int_reg_1 => ap_loop_init_int_reg,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address0(3 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address0(3 downto 0),
      grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_ap_start_reg => grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_ap_start_reg,
      grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_ap_start_reg_reg => flow_control_loop_pipe_sequential_init_U_n_5,
      grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_output_stream_TLAST => \^grp_feedforward_pipeline_vitis_loop_143_7_fu_6034_output_stream_tlast\,
      grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_layer3_activations_address0(3 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_layer3_activations_address0(3 downto 0),
      i_fu_64 => i_fu_64,
      \i_fu_64_reg[0]\ => \^ap_enable_reg_pp0_iter1\,
      \i_fu_64_reg[0]_0\ => \i_fu_64_reg_n_5_[0]\,
      \i_fu_64_reg[3]\ => \i_fu_64_reg_n_5_[3]\,
      layer3_activations_address0(3 downto 0) => layer3_activations_address0(3 downto 0),
      output_stream_TREADY_int_regslice => output_stream_TREADY_int_regslice,
      \temp_last_reg_163_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_6,
      \temp_last_reg_163_reg[0]_0\ => \temp_last_reg_163[0]_i_2_n_5\,
      \temp_last_reg_163_reg[0]_1\ => \i_fu_64_reg_n_5_[1]\,
      \temp_last_reg_163_reg[0]_2\ => \i_fu_64_reg_n_5_[2]\
    );
\i_fu_64_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_64,
      D => flow_control_loop_pipe_sequential_init_U_n_7,
      Q => \i_fu_64_reg_n_5_[0]\,
      R => '0'
    );
\i_fu_64_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_64,
      D => add_ln143_fu_126_p2(1),
      Q => \i_fu_64_reg_n_5_[1]\,
      R => '0'
    );
\i_fu_64_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_64,
      D => add_ln143_fu_126_p2(2),
      Q => \i_fu_64_reg_n_5_[2]\,
      R => '0'
    );
\i_fu_64_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_64,
      D => add_ln143_fu_126_p2(3),
      Q => \i_fu_64_reg_n_5_[3]\,
      R => '0'
    );
\output_stream_TDATA_reg[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter1\,
      I1 => output_stream_TREADY_int_regslice,
      I2 => Q(2),
      O => output_stream_TDATA_reg1
    );
\temp_last_reg_163[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter1\,
      I1 => Q(2),
      I2 => output_stream_TREADY_int_regslice,
      O => \temp_last_reg_163[0]_i_2_n_5\
    );
\temp_last_reg_163_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_6,
      Q => \^grp_feedforward_pipeline_vitis_loop_143_7_fu_6034_output_stream_tlast\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_feedforward_Pipeline_VITIS_LOOP_46_1 is
  port (
    grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_layer1_activations_1_ce0 : out STD_LOGIC;
    grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_layer1_activations_1_address0 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter2_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DIADI : out STD_LOGIC_VECTOR ( 0 to 0 );
    cnt_3_fu_20822_p2 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_ap_start_reg_reg : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    layer1_activations_ce0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_ap_start_reg : in STD_LOGIC;
    add_ln51_4_fu_14244_p2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_15_fu_14320_p2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_9_fu_14282_p2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_20_fu_14358_p2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_52_fu_14534_p2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_63_fu_14610_p2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_57_fu_14572_p2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_68_fu_14648_p2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_41_fu_14490_p2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    add_ln51_40_fu_14484_p2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    add_ln51_42_fu_14496_p2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    add_ln51_27_fu_14396_p2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_38_fu_14472_p2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_32_fu_14434_p2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_101_fu_14824_p2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_112_fu_14900_p2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_106_fu_14862_p2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_117_fu_14938_p2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_149_fu_15114_p2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_160_fu_15190_p2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_154_fu_15152_p2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_165_fu_15228_p2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_138_fu_15070_p2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    add_ln51_137_fu_15064_p2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    add_ln51_139_fu_15076_p2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    add_ln51_124_fu_14976_p2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_135_fu_15052_p2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_129_fu_15014_p2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_89_fu_14780_p2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    add_ln51_88_fu_14774_p2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    add_ln51_90_fu_14786_p2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    add_ln51_75_fu_14686_p2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_86_fu_14762_p2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_80_fu_14724_p2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_186_fu_15360_p2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    add_ln51_185_fu_15354_p2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    add_ln51_187_fu_15366_p2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    add_ln51_172_fu_15266_p2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_183_fu_15342_p2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_177_fu_15304_p2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_395_fu_16564_p2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_406_fu_16640_p2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_400_fu_16602_p2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_411_fu_16678_p2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_443_fu_16854_p2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_454_fu_16930_p2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_448_fu_16892_p2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_459_fu_16968_p2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \add_ln51_432_reg_21294_reg[1]_0\ : in STD_LOGIC;
    \add_ln51_432_reg_21294_reg[0]_0\ : in STD_LOGIC;
    add_ln51_431_fu_16804_p2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln51_431_reg_21289_reg[0]_0\ : in STD_LOGIC;
    \add_ln51_433_reg_21299_reg[1]_0\ : in STD_LOGIC;
    \add_ln51_433_reg_21299_reg[0]_0\ : in STD_LOGIC;
    add_ln51_418_fu_16716_p2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_429_fu_16792_p2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_423_fu_16754_p2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_492_fu_17144_p2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_503_fu_17220_p2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_497_fu_17182_p2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_508_fu_17258_p2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_540_fu_17434_p2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_551_fu_17510_p2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_545_fu_17472_p2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_556_fu_17548_p2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \add_ln51_529_reg_21394_reg[1]_0\ : in STD_LOGIC;
    \add_ln51_529_reg_21394_reg[0]_0\ : in STD_LOGIC;
    add_ln51_528_fu_17384_p2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln51_528_reg_21389_reg[0]_0\ : in STD_LOGIC;
    \add_ln51_530_reg_21399_reg[1]_0\ : in STD_LOGIC;
    \add_ln51_530_reg_21399_reg[0]_0\ : in STD_LOGIC;
    add_ln51_515_fu_17296_p2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_526_fu_17372_p2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_520_fu_17334_p2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \add_ln51_480_reg_21344_reg[1]_0\ : in STD_LOGIC;
    \add_ln51_480_reg_21344_reg[0]_0\ : in STD_LOGIC;
    add_ln51_479_fu_17094_p2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln51_479_reg_21339_reg[0]_0\ : in STD_LOGIC;
    \add_ln51_481_reg_21349_reg[1]_0\ : in STD_LOGIC;
    \add_ln51_481_reg_21349_reg[0]_0\ : in STD_LOGIC;
    add_ln51_466_fu_17006_p2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_477_fu_17082_p2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_471_fu_17044_p2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \add_ln51_577_reg_21444_reg[1]_0\ : in STD_LOGIC;
    \add_ln51_577_reg_21444_reg[0]_0\ : in STD_LOGIC;
    add_ln51_576_fu_17674_p2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln51_576_reg_21439_reg[0]_0\ : in STD_LOGIC;
    \add_ln51_578_reg_21449_reg[1]_0\ : in STD_LOGIC;
    \add_ln51_578_reg_21449_reg[0]_0\ : in STD_LOGIC;
    add_ln51_563_fu_17586_p2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_574_fu_17662_p2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_568_fu_17624_p2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_199_fu_15404_p2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_210_fu_15480_p2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_204_fu_15442_p2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_215_fu_15518_p2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_247_fu_15694_p2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_258_fu_15770_p2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_252_fu_15732_p2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_263_fu_15808_p2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_236_fu_15650_p2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    add_ln51_235_fu_15644_p2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    add_ln51_237_fu_15656_p2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    add_ln51_222_fu_15556_p2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_233_fu_15632_p2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_227_fu_15594_p2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_296_fu_15984_p2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_307_fu_16060_p2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_301_fu_16022_p2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_312_fu_16098_p2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_344_fu_16274_p2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_355_fu_16350_p2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_349_fu_16312_p2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_360_fu_16388_p2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_333_fu_16230_p2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    add_ln51_332_fu_16224_p2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    add_ln51_334_fu_16236_p2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    add_ln51_319_fu_16136_p2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_330_fu_16212_p2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_324_fu_16174_p2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_284_fu_15940_p2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    add_ln51_283_fu_15934_p2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    add_ln51_285_fu_15946_p2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    add_ln51_270_fu_15846_p2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_281_fu_15922_p2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_275_fu_15884_p2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_381_fu_16520_p2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    add_ln51_380_fu_16514_p2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    add_ln51_382_fu_16526_p2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    add_ln51_367_fu_16426_p2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_378_fu_16502_p2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_372_fu_16464_p2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_590_fu_17724_p2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_601_fu_17800_p2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_595_fu_17762_p2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_606_fu_17838_p2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_638_fu_18014_p2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_649_fu_18090_p2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_643_fu_18052_p2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_654_fu_18128_p2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \add_ln51_627_reg_21494_reg[1]_0\ : in STD_LOGIC;
    \add_ln51_627_reg_21494_reg[0]_0\ : in STD_LOGIC;
    add_ln51_626_fu_17964_p2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln51_626_reg_21489_reg[0]_0\ : in STD_LOGIC;
    \add_ln51_628_reg_21499_reg[1]_0\ : in STD_LOGIC;
    \add_ln51_628_reg_21499_reg[0]_0\ : in STD_LOGIC;
    add_ln51_613_fu_17876_p2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_624_fu_17952_p2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_618_fu_17914_p2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_687_fu_18304_p2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_698_fu_18380_p2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_692_fu_18342_p2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_703_fu_18418_p2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_735_fu_18594_p2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_746_fu_18670_p2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_740_fu_18632_p2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_751_fu_18708_p2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \add_ln51_724_reg_21594_reg[1]_0\ : in STD_LOGIC;
    \add_ln51_724_reg_21594_reg[0]_0\ : in STD_LOGIC;
    add_ln51_723_fu_18544_p2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln51_723_reg_21589_reg[0]_0\ : in STD_LOGIC;
    \add_ln51_725_reg_21599_reg[1]_0\ : in STD_LOGIC;
    \add_ln51_725_reg_21599_reg[0]_0\ : in STD_LOGIC;
    add_ln51_710_fu_18456_p2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_721_fu_18532_p2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_715_fu_18494_p2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \add_ln51_675_reg_21544_reg[1]_0\ : in STD_LOGIC;
    \add_ln51_675_reg_21544_reg[0]_0\ : in STD_LOGIC;
    add_ln51_674_fu_18254_p2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln51_674_reg_21539_reg[0]_0\ : in STD_LOGIC;
    \add_ln51_676_reg_21549_reg[1]_0\ : in STD_LOGIC;
    \add_ln51_676_reg_21549_reg[0]_0\ : in STD_LOGIC;
    add_ln51_661_fu_18166_p2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_672_fu_18242_p2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_666_fu_18204_p2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \add_ln51_772_reg_21644_reg[1]_0\ : in STD_LOGIC;
    \add_ln51_772_reg_21644_reg[0]_0\ : in STD_LOGIC;
    add_ln51_771_fu_18834_p2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln51_771_reg_21639_reg[0]_0\ : in STD_LOGIC;
    \add_ln51_773_reg_21649_reg[1]_0\ : in STD_LOGIC;
    \add_ln51_773_reg_21649_reg[0]_0\ : in STD_LOGIC;
    add_ln51_758_fu_18746_p2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_769_fu_18822_p2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_763_fu_18784_p2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_rst_n : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_feedforward_Pipeline_VITIS_LOOP_46_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_feedforward_Pipeline_VITIS_LOOP_46_1 is
  signal add_ln46_fu_6352_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal add_ln51_101_reg_20954 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_106_reg_20959 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_112_reg_20964 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_117_reg_20969 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_119_fu_19085_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal add_ln51_119_reg_21674 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \add_ln51_119_reg_21674[1]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln51_119_reg_21674[2]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln51_119_reg_21674[2]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln51_119_reg_21674[4]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln51_119_reg_21674[4]_i_3_n_5\ : STD_LOGIC;
  signal add_ln51_124_reg_20974 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_129_reg_20979 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_135_reg_20984 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_137_reg_20989 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln51_138_reg_20994 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln51_139_reg_20999 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln51_143_fu_19145_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal add_ln51_143_reg_21679 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \add_ln51_143_reg_21679[1]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln51_143_reg_21679[1]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln51_143_reg_21679[2]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln51_143_reg_21679[4]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln51_143_reg_21679[4]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln51_143_reg_21679[4]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln51_143_reg_21679[4]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln51_143_reg_21679[4]_i_7_n_5\ : STD_LOGIC;
  signal add_ln51_149_reg_21004 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_154_reg_21009 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_15_reg_20864 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_160_reg_21014 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_165_reg_21019 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_167_fu_19183_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal add_ln51_167_reg_21684 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \add_ln51_167_reg_21684[1]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln51_167_reg_21684[2]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln51_167_reg_21684[2]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln51_167_reg_21684[4]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln51_167_reg_21684[4]_i_3_n_5\ : STD_LOGIC;
  signal add_ln51_172_reg_21024 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_177_reg_21029 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_183_reg_21034 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_185_reg_21039 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln51_186_reg_21044 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln51_187_reg_21049 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln51_191_fu_19243_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal add_ln51_191_reg_21689 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \add_ln51_191_reg_21689[1]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln51_191_reg_21689[1]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln51_191_reg_21689[2]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln51_191_reg_21689[4]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln51_191_reg_21689[4]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln51_191_reg_21689[4]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln51_191_reg_21689[4]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln51_191_reg_21689[4]_i_7_n_5\ : STD_LOGIC;
  signal add_ln51_194_fu_20509_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal add_ln51_194_reg_21814 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \add_ln51_194_reg_21814[3]_i_10_n_5\ : STD_LOGIC;
  signal \add_ln51_194_reg_21814[3]_i_11_n_5\ : STD_LOGIC;
  signal \add_ln51_194_reg_21814[3]_i_12_n_5\ : STD_LOGIC;
  signal \add_ln51_194_reg_21814[3]_i_13_n_5\ : STD_LOGIC;
  signal \add_ln51_194_reg_21814[3]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln51_194_reg_21814[3]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln51_194_reg_21814[3]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln51_194_reg_21814[3]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln51_194_reg_21814[3]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln51_194_reg_21814[3]_i_7_n_5\ : STD_LOGIC;
  signal \add_ln51_194_reg_21814[3]_i_8_n_5\ : STD_LOGIC;
  signal \add_ln51_194_reg_21814[3]_i_9_n_5\ : STD_LOGIC;
  signal \add_ln51_194_reg_21814[7]_i_10_n_5\ : STD_LOGIC;
  signal \add_ln51_194_reg_21814[7]_i_11_n_5\ : STD_LOGIC;
  signal \add_ln51_194_reg_21814[7]_i_12_n_5\ : STD_LOGIC;
  signal \add_ln51_194_reg_21814[7]_i_13_n_5\ : STD_LOGIC;
  signal \add_ln51_194_reg_21814[7]_i_14_n_5\ : STD_LOGIC;
  signal \add_ln51_194_reg_21814[7]_i_15_n_5\ : STD_LOGIC;
  signal \add_ln51_194_reg_21814[7]_i_16_n_5\ : STD_LOGIC;
  signal \add_ln51_194_reg_21814[7]_i_17_n_5\ : STD_LOGIC;
  signal \add_ln51_194_reg_21814[7]_i_18_n_5\ : STD_LOGIC;
  signal \add_ln51_194_reg_21814[7]_i_19_n_5\ : STD_LOGIC;
  signal \add_ln51_194_reg_21814[7]_i_20_n_5\ : STD_LOGIC;
  signal \add_ln51_194_reg_21814[7]_i_21_n_5\ : STD_LOGIC;
  signal \add_ln51_194_reg_21814[7]_i_22_n_5\ : STD_LOGIC;
  signal \add_ln51_194_reg_21814[7]_i_23_n_5\ : STD_LOGIC;
  signal \add_ln51_194_reg_21814[7]_i_24_n_5\ : STD_LOGIC;
  signal \add_ln51_194_reg_21814[7]_i_25_n_5\ : STD_LOGIC;
  signal \add_ln51_194_reg_21814[7]_i_26_n_5\ : STD_LOGIC;
  signal \add_ln51_194_reg_21814[7]_i_27_n_5\ : STD_LOGIC;
  signal \add_ln51_194_reg_21814[7]_i_28_n_5\ : STD_LOGIC;
  signal \add_ln51_194_reg_21814[7]_i_29_n_5\ : STD_LOGIC;
  signal \add_ln51_194_reg_21814[7]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln51_194_reg_21814[7]_i_30_n_5\ : STD_LOGIC;
  signal \add_ln51_194_reg_21814[7]_i_31_n_5\ : STD_LOGIC;
  signal \add_ln51_194_reg_21814[7]_i_32_n_5\ : STD_LOGIC;
  signal \add_ln51_194_reg_21814[7]_i_33_n_5\ : STD_LOGIC;
  signal \add_ln51_194_reg_21814[7]_i_34_n_5\ : STD_LOGIC;
  signal \add_ln51_194_reg_21814[7]_i_35_n_5\ : STD_LOGIC;
  signal \add_ln51_194_reg_21814[7]_i_36_n_5\ : STD_LOGIC;
  signal \add_ln51_194_reg_21814[7]_i_37_n_5\ : STD_LOGIC;
  signal \add_ln51_194_reg_21814[7]_i_38_n_5\ : STD_LOGIC;
  signal \add_ln51_194_reg_21814[7]_i_39_n_5\ : STD_LOGIC;
  signal \add_ln51_194_reg_21814[7]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln51_194_reg_21814[7]_i_40_n_5\ : STD_LOGIC;
  signal \add_ln51_194_reg_21814[7]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln51_194_reg_21814[7]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln51_194_reg_21814[7]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln51_194_reg_21814[7]_i_7_n_5\ : STD_LOGIC;
  signal \add_ln51_194_reg_21814[7]_i_8_n_5\ : STD_LOGIC;
  signal \add_ln51_194_reg_21814[7]_i_9_n_5\ : STD_LOGIC;
  signal \add_ln51_194_reg_21814_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln51_194_reg_21814_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln51_194_reg_21814_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln51_194_reg_21814_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln51_194_reg_21814_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln51_194_reg_21814_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln51_194_reg_21814_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal add_ln51_199_reg_21054 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_204_reg_21059 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_20_reg_20869 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_210_reg_21064 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_215_reg_21069 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_217_fu_19281_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal add_ln51_217_reg_21694 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \add_ln51_217_reg_21694[1]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln51_217_reg_21694[2]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln51_217_reg_21694[2]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln51_217_reg_21694[4]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln51_217_reg_21694[4]_i_3_n_5\ : STD_LOGIC;
  signal add_ln51_222_reg_21074 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_227_reg_21079 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_22_fu_18889_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal add_ln51_22_reg_21654 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \add_ln51_22_reg_21654[1]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln51_22_reg_21654[2]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln51_22_reg_21654[2]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln51_22_reg_21654[4]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln51_22_reg_21654[4]_i_3_n_5\ : STD_LOGIC;
  signal add_ln51_233_reg_21084 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_235_reg_21089 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln51_236_reg_21094 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln51_237_reg_21099 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln51_241_fu_19341_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal add_ln51_241_reg_21699 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \add_ln51_241_reg_21699[1]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln51_241_reg_21699[1]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln51_241_reg_21699[2]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln51_241_reg_21699[4]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln51_241_reg_21699[4]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln51_241_reg_21699[4]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln51_241_reg_21699[4]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln51_241_reg_21699[4]_i_7_n_5\ : STD_LOGIC;
  signal add_ln51_247_reg_21104 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_252_reg_21109 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_258_reg_21114 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_263_reg_21119 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_265_fu_19379_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal add_ln51_265_reg_21704 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \add_ln51_265_reg_21704[1]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln51_265_reg_21704[2]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln51_265_reg_21704[2]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln51_265_reg_21704[4]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln51_265_reg_21704[4]_i_3_n_5\ : STD_LOGIC;
  signal add_ln51_270_reg_21124 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_275_reg_21129 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_27_reg_20874 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_281_reg_21134 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_283_reg_21139 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln51_284_reg_21144 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln51_285_reg_21149 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln51_289_fu_19439_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal add_ln51_289_reg_21709 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \add_ln51_289_reg_21709[1]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln51_289_reg_21709[1]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln51_289_reg_21709[2]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln51_289_reg_21709[4]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln51_289_reg_21709[4]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln51_289_reg_21709[4]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln51_289_reg_21709[4]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln51_289_reg_21709[4]_i_7_n_5\ : STD_LOGIC;
  signal add_ln51_296_reg_21154 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_301_reg_21159 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_307_reg_21164 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_312_reg_21169 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_314_fu_19477_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal add_ln51_314_reg_21714 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \add_ln51_314_reg_21714[1]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln51_314_reg_21714[2]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln51_314_reg_21714[2]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln51_314_reg_21714[4]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln51_314_reg_21714[4]_i_3_n_5\ : STD_LOGIC;
  signal add_ln51_319_reg_21174 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_324_reg_21179 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_32_reg_20879 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_330_reg_21184 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_332_reg_21189 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln51_333_reg_21194 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln51_334_reg_21199 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln51_338_fu_19537_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal add_ln51_338_reg_21719 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \add_ln51_338_reg_21719[1]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln51_338_reg_21719[1]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln51_338_reg_21719[2]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln51_338_reg_21719[4]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln51_338_reg_21719[4]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln51_338_reg_21719[4]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln51_338_reg_21719[4]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln51_338_reg_21719[4]_i_7_n_5\ : STD_LOGIC;
  signal add_ln51_344_reg_21204 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_349_reg_21209 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_355_reg_21214 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_360_reg_21219 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_362_fu_19575_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal add_ln51_362_reg_21724 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \add_ln51_362_reg_21724[1]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln51_362_reg_21724[2]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln51_362_reg_21724[2]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln51_362_reg_21724[4]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln51_362_reg_21724[4]_i_3_n_5\ : STD_LOGIC;
  signal add_ln51_367_reg_21224 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_372_reg_21229 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_378_reg_21234 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_380_reg_21239 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln51_381_reg_21244 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln51_382_reg_21249 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln51_386_fu_19635_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal add_ln51_386_reg_21729 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \add_ln51_386_reg_21729[1]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln51_386_reg_21729[1]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln51_386_reg_21729[2]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln51_386_reg_21729[4]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln51_386_reg_21729[4]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln51_386_reg_21729[4]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln51_386_reg_21729[4]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln51_386_reg_21729[4]_i_7_n_5\ : STD_LOGIC;
  signal add_ln51_389_fu_20599_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal add_ln51_389_reg_21819 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \add_ln51_389_reg_21819[3]_i_10_n_5\ : STD_LOGIC;
  signal \add_ln51_389_reg_21819[3]_i_11_n_5\ : STD_LOGIC;
  signal \add_ln51_389_reg_21819[3]_i_12_n_5\ : STD_LOGIC;
  signal \add_ln51_389_reg_21819[3]_i_13_n_5\ : STD_LOGIC;
  signal \add_ln51_389_reg_21819[3]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln51_389_reg_21819[3]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln51_389_reg_21819[3]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln51_389_reg_21819[3]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln51_389_reg_21819[3]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln51_389_reg_21819[3]_i_7_n_5\ : STD_LOGIC;
  signal \add_ln51_389_reg_21819[3]_i_8_n_5\ : STD_LOGIC;
  signal \add_ln51_389_reg_21819[3]_i_9_n_5\ : STD_LOGIC;
  signal \add_ln51_389_reg_21819[7]_i_10_n_5\ : STD_LOGIC;
  signal \add_ln51_389_reg_21819[7]_i_11_n_5\ : STD_LOGIC;
  signal \add_ln51_389_reg_21819[7]_i_12_n_5\ : STD_LOGIC;
  signal \add_ln51_389_reg_21819[7]_i_13_n_5\ : STD_LOGIC;
  signal \add_ln51_389_reg_21819[7]_i_14_n_5\ : STD_LOGIC;
  signal \add_ln51_389_reg_21819[7]_i_15_n_5\ : STD_LOGIC;
  signal \add_ln51_389_reg_21819[7]_i_16_n_5\ : STD_LOGIC;
  signal \add_ln51_389_reg_21819[7]_i_17_n_5\ : STD_LOGIC;
  signal \add_ln51_389_reg_21819[7]_i_18_n_5\ : STD_LOGIC;
  signal \add_ln51_389_reg_21819[7]_i_19_n_5\ : STD_LOGIC;
  signal \add_ln51_389_reg_21819[7]_i_20_n_5\ : STD_LOGIC;
  signal \add_ln51_389_reg_21819[7]_i_21_n_5\ : STD_LOGIC;
  signal \add_ln51_389_reg_21819[7]_i_22_n_5\ : STD_LOGIC;
  signal \add_ln51_389_reg_21819[7]_i_23_n_5\ : STD_LOGIC;
  signal \add_ln51_389_reg_21819[7]_i_24_n_5\ : STD_LOGIC;
  signal \add_ln51_389_reg_21819[7]_i_25_n_5\ : STD_LOGIC;
  signal \add_ln51_389_reg_21819[7]_i_26_n_5\ : STD_LOGIC;
  signal \add_ln51_389_reg_21819[7]_i_27_n_5\ : STD_LOGIC;
  signal \add_ln51_389_reg_21819[7]_i_28_n_5\ : STD_LOGIC;
  signal \add_ln51_389_reg_21819[7]_i_29_n_5\ : STD_LOGIC;
  signal \add_ln51_389_reg_21819[7]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln51_389_reg_21819[7]_i_30_n_5\ : STD_LOGIC;
  signal \add_ln51_389_reg_21819[7]_i_31_n_5\ : STD_LOGIC;
  signal \add_ln51_389_reg_21819[7]_i_32_n_5\ : STD_LOGIC;
  signal \add_ln51_389_reg_21819[7]_i_33_n_5\ : STD_LOGIC;
  signal \add_ln51_389_reg_21819[7]_i_34_n_5\ : STD_LOGIC;
  signal \add_ln51_389_reg_21819[7]_i_35_n_5\ : STD_LOGIC;
  signal \add_ln51_389_reg_21819[7]_i_36_n_5\ : STD_LOGIC;
  signal \add_ln51_389_reg_21819[7]_i_37_n_5\ : STD_LOGIC;
  signal \add_ln51_389_reg_21819[7]_i_38_n_5\ : STD_LOGIC;
  signal \add_ln51_389_reg_21819[7]_i_39_n_5\ : STD_LOGIC;
  signal \add_ln51_389_reg_21819[7]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln51_389_reg_21819[7]_i_40_n_5\ : STD_LOGIC;
  signal \add_ln51_389_reg_21819[7]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln51_389_reg_21819[7]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln51_389_reg_21819[7]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln51_389_reg_21819[7]_i_7_n_5\ : STD_LOGIC;
  signal \add_ln51_389_reg_21819[7]_i_8_n_5\ : STD_LOGIC;
  signal \add_ln51_389_reg_21819[7]_i_9_n_5\ : STD_LOGIC;
  signal \add_ln51_389_reg_21819_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln51_389_reg_21819_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln51_389_reg_21819_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln51_389_reg_21819_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln51_389_reg_21819_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln51_389_reg_21819_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln51_389_reg_21819_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal add_ln51_38_reg_20884 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_395_reg_21254 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_400_reg_21259 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_406_reg_21264 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_40_reg_20889 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln51_411_reg_21269 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_413_fu_19673_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal add_ln51_413_reg_21734 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \add_ln51_413_reg_21734[1]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln51_413_reg_21734[2]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln51_413_reg_21734[2]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln51_413_reg_21734[4]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln51_413_reg_21734[4]_i_3_n_5\ : STD_LOGIC;
  signal add_ln51_418_reg_21274 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_41_reg_20894 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln51_423_reg_21279 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_429_reg_21284 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_42_reg_20899 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln51_431_reg_21289 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln51_432_reg_21294 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln51_433_reg_21299 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln51_437_fu_19733_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal add_ln51_437_reg_21739 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \add_ln51_437_reg_21739[1]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln51_437_reg_21739[1]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln51_437_reg_21739[2]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln51_437_reg_21739[4]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln51_437_reg_21739[4]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln51_437_reg_21739[4]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln51_437_reg_21739[4]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln51_437_reg_21739[4]_i_7_n_5\ : STD_LOGIC;
  signal add_ln51_443_reg_21304 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_448_reg_21309 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_454_reg_21314 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_459_reg_21319 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_461_fu_19771_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal add_ln51_461_reg_21744 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \add_ln51_461_reg_21744[1]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln51_461_reg_21744[2]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln51_461_reg_21744[2]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln51_461_reg_21744[4]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln51_461_reg_21744[4]_i_3_n_5\ : STD_LOGIC;
  signal add_ln51_466_reg_21324 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_46_fu_18949_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal add_ln51_46_reg_21659 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \add_ln51_46_reg_21659[1]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln51_46_reg_21659[1]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln51_46_reg_21659[2]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln51_46_reg_21659[4]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln51_46_reg_21659[4]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln51_46_reg_21659[4]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln51_46_reg_21659[4]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln51_46_reg_21659[4]_i_7_n_5\ : STD_LOGIC;
  signal add_ln51_471_reg_21329 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_477_reg_21334 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_479_reg_21339 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln51_480_reg_21344 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln51_481_reg_21349 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln51_485_fu_19831_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal add_ln51_485_reg_21749 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \add_ln51_485_reg_21749[1]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln51_485_reg_21749[1]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln51_485_reg_21749[2]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln51_485_reg_21749[4]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln51_485_reg_21749[4]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln51_485_reg_21749[4]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln51_485_reg_21749[4]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln51_485_reg_21749[4]_i_7_n_5\ : STD_LOGIC;
  signal add_ln51_492_reg_21354 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_497_reg_21359 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_4_reg_20854 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_503_reg_21364 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_508_reg_21369 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_510_fu_19869_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal add_ln51_510_reg_21754 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \add_ln51_510_reg_21754[1]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln51_510_reg_21754[2]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln51_510_reg_21754[2]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln51_510_reg_21754[4]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln51_510_reg_21754[4]_i_3_n_5\ : STD_LOGIC;
  signal add_ln51_515_reg_21374 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_520_reg_21379 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_526_reg_21384 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_528_reg_21389 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln51_529_reg_21394 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln51_52_reg_20904 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_530_reg_21399 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln51_534_fu_19929_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal add_ln51_534_reg_21759 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \add_ln51_534_reg_21759[1]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln51_534_reg_21759[1]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln51_534_reg_21759[2]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln51_534_reg_21759[4]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln51_534_reg_21759[4]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln51_534_reg_21759[4]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln51_534_reg_21759[4]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln51_534_reg_21759[4]_i_7_n_5\ : STD_LOGIC;
  signal add_ln51_540_reg_21404 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_545_reg_21409 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_551_reg_21414 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_556_reg_21419 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_558_fu_19967_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal add_ln51_558_reg_21764 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \add_ln51_558_reg_21764[1]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln51_558_reg_21764[2]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln51_558_reg_21764[2]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln51_558_reg_21764[4]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln51_558_reg_21764[4]_i_3_n_5\ : STD_LOGIC;
  signal add_ln51_563_reg_21424 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_568_reg_21429 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_574_reg_21434 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_576_reg_21439 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln51_577_reg_21444 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln51_578_reg_21449 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln51_57_reg_20909 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_582_fu_20027_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal add_ln51_582_reg_21769 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \add_ln51_582_reg_21769[1]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln51_582_reg_21769[1]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln51_582_reg_21769[2]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln51_582_reg_21769[4]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln51_582_reg_21769[4]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln51_582_reg_21769[4]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln51_582_reg_21769[4]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln51_582_reg_21769[4]_i_7_n_5\ : STD_LOGIC;
  signal add_ln51_585_fu_20689_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal add_ln51_585_reg_21824 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \add_ln51_585_reg_21824[3]_i_10_n_5\ : STD_LOGIC;
  signal \add_ln51_585_reg_21824[3]_i_11_n_5\ : STD_LOGIC;
  signal \add_ln51_585_reg_21824[3]_i_12_n_5\ : STD_LOGIC;
  signal \add_ln51_585_reg_21824[3]_i_13_n_5\ : STD_LOGIC;
  signal \add_ln51_585_reg_21824[3]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln51_585_reg_21824[3]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln51_585_reg_21824[3]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln51_585_reg_21824[3]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln51_585_reg_21824[3]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln51_585_reg_21824[3]_i_7_n_5\ : STD_LOGIC;
  signal \add_ln51_585_reg_21824[3]_i_8_n_5\ : STD_LOGIC;
  signal \add_ln51_585_reg_21824[3]_i_9_n_5\ : STD_LOGIC;
  signal \add_ln51_585_reg_21824[7]_i_10_n_5\ : STD_LOGIC;
  signal \add_ln51_585_reg_21824[7]_i_11_n_5\ : STD_LOGIC;
  signal \add_ln51_585_reg_21824[7]_i_12_n_5\ : STD_LOGIC;
  signal \add_ln51_585_reg_21824[7]_i_13_n_5\ : STD_LOGIC;
  signal \add_ln51_585_reg_21824[7]_i_14_n_5\ : STD_LOGIC;
  signal \add_ln51_585_reg_21824[7]_i_15_n_5\ : STD_LOGIC;
  signal \add_ln51_585_reg_21824[7]_i_16_n_5\ : STD_LOGIC;
  signal \add_ln51_585_reg_21824[7]_i_17_n_5\ : STD_LOGIC;
  signal \add_ln51_585_reg_21824[7]_i_18_n_5\ : STD_LOGIC;
  signal \add_ln51_585_reg_21824[7]_i_19_n_5\ : STD_LOGIC;
  signal \add_ln51_585_reg_21824[7]_i_20_n_5\ : STD_LOGIC;
  signal \add_ln51_585_reg_21824[7]_i_21_n_5\ : STD_LOGIC;
  signal \add_ln51_585_reg_21824[7]_i_22_n_5\ : STD_LOGIC;
  signal \add_ln51_585_reg_21824[7]_i_23_n_5\ : STD_LOGIC;
  signal \add_ln51_585_reg_21824[7]_i_24_n_5\ : STD_LOGIC;
  signal \add_ln51_585_reg_21824[7]_i_25_n_5\ : STD_LOGIC;
  signal \add_ln51_585_reg_21824[7]_i_26_n_5\ : STD_LOGIC;
  signal \add_ln51_585_reg_21824[7]_i_27_n_5\ : STD_LOGIC;
  signal \add_ln51_585_reg_21824[7]_i_28_n_5\ : STD_LOGIC;
  signal \add_ln51_585_reg_21824[7]_i_29_n_5\ : STD_LOGIC;
  signal \add_ln51_585_reg_21824[7]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln51_585_reg_21824[7]_i_30_n_5\ : STD_LOGIC;
  signal \add_ln51_585_reg_21824[7]_i_31_n_5\ : STD_LOGIC;
  signal \add_ln51_585_reg_21824[7]_i_32_n_5\ : STD_LOGIC;
  signal \add_ln51_585_reg_21824[7]_i_33_n_5\ : STD_LOGIC;
  signal \add_ln51_585_reg_21824[7]_i_34_n_5\ : STD_LOGIC;
  signal \add_ln51_585_reg_21824[7]_i_35_n_5\ : STD_LOGIC;
  signal \add_ln51_585_reg_21824[7]_i_36_n_5\ : STD_LOGIC;
  signal \add_ln51_585_reg_21824[7]_i_37_n_5\ : STD_LOGIC;
  signal \add_ln51_585_reg_21824[7]_i_38_n_5\ : STD_LOGIC;
  signal \add_ln51_585_reg_21824[7]_i_39_n_5\ : STD_LOGIC;
  signal \add_ln51_585_reg_21824[7]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln51_585_reg_21824[7]_i_40_n_5\ : STD_LOGIC;
  signal \add_ln51_585_reg_21824[7]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln51_585_reg_21824[7]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln51_585_reg_21824[7]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln51_585_reg_21824[7]_i_7_n_5\ : STD_LOGIC;
  signal \add_ln51_585_reg_21824[7]_i_8_n_5\ : STD_LOGIC;
  signal \add_ln51_585_reg_21824[7]_i_9_n_5\ : STD_LOGIC;
  signal \add_ln51_585_reg_21824_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln51_585_reg_21824_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln51_585_reg_21824_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln51_585_reg_21824_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln51_585_reg_21824_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln51_585_reg_21824_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln51_585_reg_21824_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal add_ln51_590_reg_21454 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_595_reg_21459 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_601_reg_21464 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_606_reg_21469 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_608_fu_20065_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal add_ln51_608_reg_21774 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \add_ln51_608_reg_21774[1]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln51_608_reg_21774[2]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln51_608_reg_21774[2]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln51_608_reg_21774[4]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln51_608_reg_21774[4]_i_3_n_5\ : STD_LOGIC;
  signal add_ln51_613_reg_21474 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_618_reg_21479 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_624_reg_21484 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_626_reg_21489 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln51_627_reg_21494 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln51_628_reg_21499 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln51_632_fu_20125_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal add_ln51_632_reg_21779 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \add_ln51_632_reg_21779[1]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln51_632_reg_21779[1]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln51_632_reg_21779[2]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln51_632_reg_21779[4]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln51_632_reg_21779[4]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln51_632_reg_21779[4]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln51_632_reg_21779[4]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln51_632_reg_21779[4]_i_7_n_5\ : STD_LOGIC;
  signal add_ln51_638_reg_21504 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_63_reg_20914 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_643_reg_21509 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_649_reg_21514 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_654_reg_21519 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_656_fu_20163_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal add_ln51_656_reg_21784 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \add_ln51_656_reg_21784[1]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln51_656_reg_21784[2]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln51_656_reg_21784[2]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln51_656_reg_21784[4]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln51_656_reg_21784[4]_i_3_n_5\ : STD_LOGIC;
  signal add_ln51_661_reg_21524 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_666_reg_21529 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_672_reg_21534 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_674_reg_21539 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln51_675_reg_21544 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln51_676_reg_21549 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln51_680_fu_20223_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal add_ln51_680_reg_21789 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \add_ln51_680_reg_21789[1]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln51_680_reg_21789[1]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln51_680_reg_21789[2]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln51_680_reg_21789[4]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln51_680_reg_21789[4]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln51_680_reg_21789[4]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln51_680_reg_21789[4]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln51_680_reg_21789[4]_i_7_n_5\ : STD_LOGIC;
  signal add_ln51_687_reg_21554 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_68_reg_20919 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_692_reg_21559 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_698_reg_21564 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_703_reg_21569 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_705_fu_20261_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal add_ln51_705_reg_21794 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \add_ln51_705_reg_21794[1]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln51_705_reg_21794[2]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln51_705_reg_21794[2]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln51_705_reg_21794[4]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln51_705_reg_21794[4]_i_3_n_5\ : STD_LOGIC;
  signal add_ln51_70_fu_18987_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal add_ln51_70_reg_21664 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \add_ln51_70_reg_21664[1]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln51_70_reg_21664[2]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln51_70_reg_21664[2]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln51_70_reg_21664[4]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln51_70_reg_21664[4]_i_3_n_5\ : STD_LOGIC;
  signal add_ln51_710_reg_21574 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_715_reg_21579 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_721_reg_21584 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_723_reg_21589 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln51_724_reg_21594 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln51_725_reg_21599 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln51_729_fu_20321_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal add_ln51_729_reg_21799 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \add_ln51_729_reg_21799[1]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln51_729_reg_21799[1]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln51_729_reg_21799[2]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln51_729_reg_21799[4]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln51_729_reg_21799[4]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln51_729_reg_21799[4]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln51_729_reg_21799[4]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln51_729_reg_21799[4]_i_7_n_5\ : STD_LOGIC;
  signal add_ln51_735_reg_21604 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_740_reg_21609 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_746_reg_21614 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_751_reg_21619 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_753_fu_20359_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal add_ln51_753_reg_21804 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \add_ln51_753_reg_21804[1]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln51_753_reg_21804[2]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln51_753_reg_21804[2]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln51_753_reg_21804[4]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln51_753_reg_21804[4]_i_3_n_5\ : STD_LOGIC;
  signal add_ln51_758_reg_21624 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_75_reg_20924 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_763_reg_21629 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_769_reg_21634 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_771_reg_21639 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln51_772_reg_21644 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln51_773_reg_21649 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln51_777_fu_20419_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal add_ln51_777_reg_21809 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \add_ln51_777_reg_21809[1]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln51_777_reg_21809[1]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln51_777_reg_21809[2]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln51_777_reg_21809[4]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln51_777_reg_21809[4]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln51_777_reg_21809[4]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln51_777_reg_21809[4]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln51_777_reg_21809[4]_i_7_n_5\ : STD_LOGIC;
  signal add_ln51_780_fu_20779_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal add_ln51_780_reg_21829 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \add_ln51_780_reg_21829[3]_i_10_n_5\ : STD_LOGIC;
  signal \add_ln51_780_reg_21829[3]_i_11_n_5\ : STD_LOGIC;
  signal \add_ln51_780_reg_21829[3]_i_12_n_5\ : STD_LOGIC;
  signal \add_ln51_780_reg_21829[3]_i_13_n_5\ : STD_LOGIC;
  signal \add_ln51_780_reg_21829[3]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln51_780_reg_21829[3]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln51_780_reg_21829[3]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln51_780_reg_21829[3]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln51_780_reg_21829[3]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln51_780_reg_21829[3]_i_7_n_5\ : STD_LOGIC;
  signal \add_ln51_780_reg_21829[3]_i_8_n_5\ : STD_LOGIC;
  signal \add_ln51_780_reg_21829[3]_i_9_n_5\ : STD_LOGIC;
  signal \add_ln51_780_reg_21829[7]_i_10_n_5\ : STD_LOGIC;
  signal \add_ln51_780_reg_21829[7]_i_11_n_5\ : STD_LOGIC;
  signal \add_ln51_780_reg_21829[7]_i_12_n_5\ : STD_LOGIC;
  signal \add_ln51_780_reg_21829[7]_i_13_n_5\ : STD_LOGIC;
  signal \add_ln51_780_reg_21829[7]_i_14_n_5\ : STD_LOGIC;
  signal \add_ln51_780_reg_21829[7]_i_15_n_5\ : STD_LOGIC;
  signal \add_ln51_780_reg_21829[7]_i_16_n_5\ : STD_LOGIC;
  signal \add_ln51_780_reg_21829[7]_i_17_n_5\ : STD_LOGIC;
  signal \add_ln51_780_reg_21829[7]_i_18_n_5\ : STD_LOGIC;
  signal \add_ln51_780_reg_21829[7]_i_19_n_5\ : STD_LOGIC;
  signal \add_ln51_780_reg_21829[7]_i_20_n_5\ : STD_LOGIC;
  signal \add_ln51_780_reg_21829[7]_i_21_n_5\ : STD_LOGIC;
  signal \add_ln51_780_reg_21829[7]_i_22_n_5\ : STD_LOGIC;
  signal \add_ln51_780_reg_21829[7]_i_23_n_5\ : STD_LOGIC;
  signal \add_ln51_780_reg_21829[7]_i_24_n_5\ : STD_LOGIC;
  signal \add_ln51_780_reg_21829[7]_i_25_n_5\ : STD_LOGIC;
  signal \add_ln51_780_reg_21829[7]_i_26_n_5\ : STD_LOGIC;
  signal \add_ln51_780_reg_21829[7]_i_27_n_5\ : STD_LOGIC;
  signal \add_ln51_780_reg_21829[7]_i_28_n_5\ : STD_LOGIC;
  signal \add_ln51_780_reg_21829[7]_i_29_n_5\ : STD_LOGIC;
  signal \add_ln51_780_reg_21829[7]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln51_780_reg_21829[7]_i_30_n_5\ : STD_LOGIC;
  signal \add_ln51_780_reg_21829[7]_i_31_n_5\ : STD_LOGIC;
  signal \add_ln51_780_reg_21829[7]_i_32_n_5\ : STD_LOGIC;
  signal \add_ln51_780_reg_21829[7]_i_33_n_5\ : STD_LOGIC;
  signal \add_ln51_780_reg_21829[7]_i_34_n_5\ : STD_LOGIC;
  signal \add_ln51_780_reg_21829[7]_i_35_n_5\ : STD_LOGIC;
  signal \add_ln51_780_reg_21829[7]_i_36_n_5\ : STD_LOGIC;
  signal \add_ln51_780_reg_21829[7]_i_37_n_5\ : STD_LOGIC;
  signal \add_ln51_780_reg_21829[7]_i_38_n_5\ : STD_LOGIC;
  signal \add_ln51_780_reg_21829[7]_i_39_n_5\ : STD_LOGIC;
  signal \add_ln51_780_reg_21829[7]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln51_780_reg_21829[7]_i_40_n_5\ : STD_LOGIC;
  signal \add_ln51_780_reg_21829[7]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln51_780_reg_21829[7]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln51_780_reg_21829[7]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln51_780_reg_21829[7]_i_7_n_5\ : STD_LOGIC;
  signal \add_ln51_780_reg_21829[7]_i_8_n_5\ : STD_LOGIC;
  signal \add_ln51_780_reg_21829[7]_i_9_n_5\ : STD_LOGIC;
  signal \add_ln51_780_reg_21829_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln51_780_reg_21829_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln51_780_reg_21829_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln51_780_reg_21829_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln51_780_reg_21829_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln51_780_reg_21829_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln51_780_reg_21829_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal add_ln51_80_reg_20929 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_86_reg_20934 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_88_reg_20939 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln51_89_reg_20944 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln51_90_reg_20949 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln51_94_fu_19047_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal add_ln51_94_reg_21669 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \add_ln51_94_reg_21669[1]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln51_94_reg_21669[1]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln51_94_reg_21669[2]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln51_94_reg_21669[4]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln51_94_reg_21669[4]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln51_94_reg_21669[4]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln51_94_reg_21669[4]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln51_94_reg_21669[4]_i_7_n_5\ : STD_LOGIC;
  signal add_ln51_9_reg_20859 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
  signal ap_sig_allocacmp_x_2 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal flow_control_loop_pipe_sequential_init_U_n_7 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_ap_ready : STD_LOGIC;
  signal \^grp_feedforward_pipeline_vitis_loop_46_1_fu_4814_layer1_activations_1_ce0\ : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_layer1_activations_1_d0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \lshr_ln_reg_20849_pp0_iter1_reg_reg[0]_srl2_n_5\ : STD_LOGIC;
  signal \lshr_ln_reg_20849_pp0_iter1_reg_reg[1]_srl2_n_5\ : STD_LOGIC;
  signal \lshr_ln_reg_20849_pp0_iter1_reg_reg[2]_srl2_n_5\ : STD_LOGIC;
  signal \lshr_ln_reg_20849_pp0_iter1_reg_reg[3]_srl2_n_5\ : STD_LOGIC;
  signal \lshr_ln_reg_20849_pp0_iter1_reg_reg[4]_srl2_n_5\ : STD_LOGIC;
  signal \lshr_ln_reg_20849_pp0_iter1_reg_reg[5]_srl2_n_5\ : STD_LOGIC;
  signal ram_reg_i_100_n_5 : STD_LOGIC;
  signal ram_reg_i_101_n_5 : STD_LOGIC;
  signal ram_reg_i_102_n_5 : STD_LOGIC;
  signal ram_reg_i_103_n_5 : STD_LOGIC;
  signal ram_reg_i_104_n_5 : STD_LOGIC;
  signal ram_reg_i_105_n_5 : STD_LOGIC;
  signal ram_reg_i_106_n_5 : STD_LOGIC;
  signal ram_reg_i_107_n_5 : STD_LOGIC;
  signal ram_reg_i_55_n_5 : STD_LOGIC;
  signal ram_reg_i_55_n_6 : STD_LOGIC;
  signal ram_reg_i_55_n_7 : STD_LOGIC;
  signal ram_reg_i_55_n_8 : STD_LOGIC;
  signal ram_reg_i_57_n_5 : STD_LOGIC;
  signal ram_reg_i_57_n_6 : STD_LOGIC;
  signal ram_reg_i_57_n_7 : STD_LOGIC;
  signal ram_reg_i_57_n_8 : STD_LOGIC;
  signal ram_reg_i_81_n_5 : STD_LOGIC;
  signal ram_reg_i_82_n_5 : STD_LOGIC;
  signal ram_reg_i_83_n_5 : STD_LOGIC;
  signal ram_reg_i_84_n_5 : STD_LOGIC;
  signal ram_reg_i_85_n_5 : STD_LOGIC;
  signal ram_reg_i_86_n_5 : STD_LOGIC;
  signal ram_reg_i_87_n_5 : STD_LOGIC;
  signal ram_reg_i_88_n_5 : STD_LOGIC;
  signal ram_reg_i_89_n_5 : STD_LOGIC;
  signal ram_reg_i_90_n_5 : STD_LOGIC;
  signal ram_reg_i_94_n_5 : STD_LOGIC;
  signal ram_reg_i_95_n_5 : STD_LOGIC;
  signal ram_reg_i_96_n_5 : STD_LOGIC;
  signal ram_reg_i_97_n_5 : STD_LOGIC;
  signal ram_reg_i_98_n_5 : STD_LOGIC;
  signal ram_reg_i_99_n_5 : STD_LOGIC;
  signal \trunc_ln46_reg_20845_pp0_iter1_reg_reg[0]_srl2_n_5\ : STD_LOGIC;
  signal trunc_ln46_reg_20845_pp0_iter2_reg : STD_LOGIC;
  signal x_fu_16040 : STD_LOGIC;
  signal \x_fu_1604_reg_n_5_[0]\ : STD_LOGIC;
  signal \x_fu_1604_reg_n_5_[1]\ : STD_LOGIC;
  signal \x_fu_1604_reg_n_5_[2]\ : STD_LOGIC;
  signal \x_fu_1604_reg_n_5_[3]\ : STD_LOGIC;
  signal \x_fu_1604_reg_n_5_[4]\ : STD_LOGIC;
  signal \x_fu_1604_reg_n_5_[5]\ : STD_LOGIC;
  signal \x_fu_1604_reg_n_5_[6]\ : STD_LOGIC;
  signal \x_fu_1604_reg_n_5_[7]\ : STD_LOGIC;
  signal zext_ln51_126_fu_19229_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal zext_ln51_160_fu_19327_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal zext_ln51_192_fu_19425_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal zext_ln51_225_fu_19523_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal zext_ln51_257_fu_19621_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal zext_ln51_292_fu_19719_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal zext_ln51_29_fu_18935_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal zext_ln51_324_fu_19817_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal zext_ln51_357_fu_19915_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal zext_ln51_389_fu_20013_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal zext_ln51_423_fu_20111_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal zext_ln51_455_fu_20209_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal zext_ln51_488_fu_20307_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal zext_ln51_520_fu_20405_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal zext_ln51_61_fu_19033_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal zext_ln51_94_fu_19131_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \NLW_add_ln51_194_reg_21814_reg[7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln51_389_reg_21819_reg[7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln51_585_reg_21824_reg[7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln51_780_reg_21829_reg[7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_ram_reg_i_54_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_i_54_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \add_ln51_119_reg_21674[1]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \add_ln51_119_reg_21674[1]_i_2\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \add_ln51_119_reg_21674[2]_i_2\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \add_ln51_119_reg_21674[4]_i_3\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \add_ln51_143_reg_21679[1]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \add_ln51_143_reg_21679[1]_i_3\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \add_ln51_143_reg_21679[2]_i_2\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \add_ln51_143_reg_21679[4]_i_2\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \add_ln51_143_reg_21679[4]_i_3\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \add_ln51_143_reg_21679[4]_i_4\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \add_ln51_143_reg_21679[4]_i_6\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \add_ln51_143_reg_21679[4]_i_7\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \add_ln51_167_reg_21684[1]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \add_ln51_167_reg_21684[1]_i_2\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \add_ln51_167_reg_21684[2]_i_2\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \add_ln51_167_reg_21684[4]_i_3\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \add_ln51_191_reg_21689[1]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \add_ln51_191_reg_21689[1]_i_3\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \add_ln51_191_reg_21689[2]_i_2\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \add_ln51_191_reg_21689[4]_i_2\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \add_ln51_191_reg_21689[4]_i_3\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \add_ln51_191_reg_21689[4]_i_4\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \add_ln51_191_reg_21689[4]_i_6\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \add_ln51_191_reg_21689[4]_i_7\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \add_ln51_194_reg_21814[3]_i_11\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \add_ln51_194_reg_21814[7]_i_10\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \add_ln51_194_reg_21814[7]_i_17\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \add_ln51_194_reg_21814[7]_i_19\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \add_ln51_194_reg_21814[7]_i_20\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \add_ln51_194_reg_21814[7]_i_21\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \add_ln51_194_reg_21814[7]_i_22\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \add_ln51_194_reg_21814[7]_i_24\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \add_ln51_194_reg_21814[7]_i_26\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \add_ln51_194_reg_21814[7]_i_27\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \add_ln51_194_reg_21814[7]_i_28\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \add_ln51_194_reg_21814[7]_i_30\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \add_ln51_194_reg_21814[7]_i_31\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \add_ln51_194_reg_21814[7]_i_33\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \add_ln51_194_reg_21814[7]_i_34\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \add_ln51_194_reg_21814[7]_i_36\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \add_ln51_194_reg_21814[7]_i_37\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \add_ln51_194_reg_21814[7]_i_39\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \add_ln51_194_reg_21814[7]_i_40\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \add_ln51_194_reg_21814[7]_i_9\ : label is "soft_lutpair187";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \add_ln51_194_reg_21814_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln51_194_reg_21814_reg[7]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \add_ln51_217_reg_21694[1]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \add_ln51_217_reg_21694[1]_i_2\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \add_ln51_217_reg_21694[2]_i_2\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \add_ln51_217_reg_21694[4]_i_3\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \add_ln51_22_reg_21654[1]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \add_ln51_22_reg_21654[1]_i_2\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \add_ln51_22_reg_21654[2]_i_2\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \add_ln51_22_reg_21654[4]_i_3\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \add_ln51_241_reg_21699[1]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \add_ln51_241_reg_21699[1]_i_3\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \add_ln51_241_reg_21699[2]_i_2\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \add_ln51_241_reg_21699[4]_i_2\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \add_ln51_241_reg_21699[4]_i_3\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \add_ln51_241_reg_21699[4]_i_4\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \add_ln51_241_reg_21699[4]_i_6\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \add_ln51_241_reg_21699[4]_i_7\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \add_ln51_265_reg_21704[1]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \add_ln51_265_reg_21704[1]_i_2\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \add_ln51_265_reg_21704[2]_i_2\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \add_ln51_265_reg_21704[4]_i_3\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \add_ln51_289_reg_21709[1]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \add_ln51_289_reg_21709[1]_i_3\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \add_ln51_289_reg_21709[2]_i_2\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \add_ln51_289_reg_21709[4]_i_2\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \add_ln51_289_reg_21709[4]_i_3\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \add_ln51_289_reg_21709[4]_i_4\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \add_ln51_289_reg_21709[4]_i_6\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \add_ln51_289_reg_21709[4]_i_7\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \add_ln51_314_reg_21714[1]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \add_ln51_314_reg_21714[1]_i_2\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \add_ln51_314_reg_21714[2]_i_2\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \add_ln51_314_reg_21714[4]_i_3\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \add_ln51_338_reg_21719[1]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \add_ln51_338_reg_21719[1]_i_3\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \add_ln51_338_reg_21719[2]_i_2\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \add_ln51_338_reg_21719[4]_i_2\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \add_ln51_338_reg_21719[4]_i_3\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \add_ln51_338_reg_21719[4]_i_4\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \add_ln51_338_reg_21719[4]_i_6\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \add_ln51_338_reg_21719[4]_i_7\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \add_ln51_362_reg_21724[1]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \add_ln51_362_reg_21724[1]_i_2\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \add_ln51_362_reg_21724[2]_i_2\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \add_ln51_362_reg_21724[4]_i_3\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \add_ln51_386_reg_21729[1]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \add_ln51_386_reg_21729[1]_i_3\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \add_ln51_386_reg_21729[2]_i_2\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \add_ln51_386_reg_21729[4]_i_2\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \add_ln51_386_reg_21729[4]_i_3\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \add_ln51_386_reg_21729[4]_i_4\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \add_ln51_386_reg_21729[4]_i_6\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \add_ln51_386_reg_21729[4]_i_7\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \add_ln51_389_reg_21819[3]_i_11\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \add_ln51_389_reg_21819[7]_i_10\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \add_ln51_389_reg_21819[7]_i_17\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \add_ln51_389_reg_21819[7]_i_19\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \add_ln51_389_reg_21819[7]_i_20\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \add_ln51_389_reg_21819[7]_i_21\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \add_ln51_389_reg_21819[7]_i_22\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \add_ln51_389_reg_21819[7]_i_24\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \add_ln51_389_reg_21819[7]_i_26\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \add_ln51_389_reg_21819[7]_i_27\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \add_ln51_389_reg_21819[7]_i_28\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \add_ln51_389_reg_21819[7]_i_30\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \add_ln51_389_reg_21819[7]_i_31\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \add_ln51_389_reg_21819[7]_i_33\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \add_ln51_389_reg_21819[7]_i_34\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \add_ln51_389_reg_21819[7]_i_36\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \add_ln51_389_reg_21819[7]_i_37\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \add_ln51_389_reg_21819[7]_i_39\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \add_ln51_389_reg_21819[7]_i_40\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \add_ln51_389_reg_21819[7]_i_9\ : label is "soft_lutpair191";
  attribute ADDER_THRESHOLD of \add_ln51_389_reg_21819_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln51_389_reg_21819_reg[7]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \add_ln51_413_reg_21734[1]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \add_ln51_413_reg_21734[1]_i_2\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \add_ln51_413_reg_21734[2]_i_2\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \add_ln51_413_reg_21734[4]_i_3\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \add_ln51_437_reg_21739[1]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \add_ln51_437_reg_21739[1]_i_3\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \add_ln51_437_reg_21739[2]_i_2\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \add_ln51_437_reg_21739[4]_i_2\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \add_ln51_437_reg_21739[4]_i_3\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \add_ln51_437_reg_21739[4]_i_4\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \add_ln51_437_reg_21739[4]_i_6\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \add_ln51_437_reg_21739[4]_i_7\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \add_ln51_461_reg_21744[1]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \add_ln51_461_reg_21744[1]_i_2\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \add_ln51_461_reg_21744[2]_i_2\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \add_ln51_461_reg_21744[4]_i_3\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \add_ln51_46_reg_21659[1]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \add_ln51_46_reg_21659[1]_i_3\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \add_ln51_46_reg_21659[2]_i_2\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \add_ln51_46_reg_21659[4]_i_2\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \add_ln51_46_reg_21659[4]_i_3\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \add_ln51_46_reg_21659[4]_i_4\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \add_ln51_46_reg_21659[4]_i_6\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \add_ln51_46_reg_21659[4]_i_7\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \add_ln51_485_reg_21749[1]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \add_ln51_485_reg_21749[1]_i_3\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \add_ln51_485_reg_21749[2]_i_2\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \add_ln51_485_reg_21749[4]_i_2\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \add_ln51_485_reg_21749[4]_i_3\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \add_ln51_485_reg_21749[4]_i_4\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \add_ln51_485_reg_21749[4]_i_6\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \add_ln51_485_reg_21749[4]_i_7\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \add_ln51_510_reg_21754[1]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \add_ln51_510_reg_21754[1]_i_2\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \add_ln51_510_reg_21754[2]_i_2\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \add_ln51_510_reg_21754[4]_i_3\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \add_ln51_534_reg_21759[1]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \add_ln51_534_reg_21759[1]_i_3\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \add_ln51_534_reg_21759[2]_i_2\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \add_ln51_534_reg_21759[4]_i_2\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \add_ln51_534_reg_21759[4]_i_3\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \add_ln51_534_reg_21759[4]_i_4\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \add_ln51_534_reg_21759[4]_i_6\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \add_ln51_534_reg_21759[4]_i_7\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \add_ln51_558_reg_21764[1]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \add_ln51_558_reg_21764[1]_i_2\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \add_ln51_558_reg_21764[2]_i_2\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \add_ln51_558_reg_21764[4]_i_3\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \add_ln51_582_reg_21769[1]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \add_ln51_582_reg_21769[1]_i_3\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \add_ln51_582_reg_21769[2]_i_2\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \add_ln51_582_reg_21769[4]_i_2\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \add_ln51_582_reg_21769[4]_i_3\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \add_ln51_582_reg_21769[4]_i_4\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \add_ln51_582_reg_21769[4]_i_6\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \add_ln51_582_reg_21769[4]_i_7\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \add_ln51_585_reg_21824[3]_i_11\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \add_ln51_585_reg_21824[7]_i_10\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \add_ln51_585_reg_21824[7]_i_17\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \add_ln51_585_reg_21824[7]_i_19\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \add_ln51_585_reg_21824[7]_i_20\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \add_ln51_585_reg_21824[7]_i_21\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \add_ln51_585_reg_21824[7]_i_22\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \add_ln51_585_reg_21824[7]_i_24\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \add_ln51_585_reg_21824[7]_i_26\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \add_ln51_585_reg_21824[7]_i_27\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \add_ln51_585_reg_21824[7]_i_28\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \add_ln51_585_reg_21824[7]_i_30\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \add_ln51_585_reg_21824[7]_i_31\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \add_ln51_585_reg_21824[7]_i_33\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \add_ln51_585_reg_21824[7]_i_34\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \add_ln51_585_reg_21824[7]_i_36\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \add_ln51_585_reg_21824[7]_i_37\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \add_ln51_585_reg_21824[7]_i_39\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \add_ln51_585_reg_21824[7]_i_40\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \add_ln51_585_reg_21824[7]_i_9\ : label is "soft_lutpair189";
  attribute ADDER_THRESHOLD of \add_ln51_585_reg_21824_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln51_585_reg_21824_reg[7]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \add_ln51_608_reg_21774[1]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \add_ln51_608_reg_21774[1]_i_2\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \add_ln51_608_reg_21774[2]_i_2\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \add_ln51_608_reg_21774[4]_i_3\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \add_ln51_632_reg_21779[1]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \add_ln51_632_reg_21779[1]_i_3\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \add_ln51_632_reg_21779[2]_i_2\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \add_ln51_632_reg_21779[4]_i_2\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \add_ln51_632_reg_21779[4]_i_3\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \add_ln51_632_reg_21779[4]_i_4\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \add_ln51_632_reg_21779[4]_i_6\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \add_ln51_632_reg_21779[4]_i_7\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \add_ln51_656_reg_21784[1]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \add_ln51_656_reg_21784[1]_i_2\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \add_ln51_656_reg_21784[2]_i_2\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \add_ln51_656_reg_21784[4]_i_3\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \add_ln51_680_reg_21789[1]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \add_ln51_680_reg_21789[1]_i_3\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \add_ln51_680_reg_21789[2]_i_2\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \add_ln51_680_reg_21789[4]_i_2\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \add_ln51_680_reg_21789[4]_i_3\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \add_ln51_680_reg_21789[4]_i_4\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \add_ln51_680_reg_21789[4]_i_6\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \add_ln51_680_reg_21789[4]_i_7\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \add_ln51_705_reg_21794[1]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \add_ln51_705_reg_21794[1]_i_2\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \add_ln51_705_reg_21794[2]_i_2\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \add_ln51_705_reg_21794[4]_i_3\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \add_ln51_70_reg_21664[1]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \add_ln51_70_reg_21664[1]_i_2\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \add_ln51_70_reg_21664[2]_i_2\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \add_ln51_70_reg_21664[4]_i_3\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \add_ln51_729_reg_21799[1]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \add_ln51_729_reg_21799[1]_i_3\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \add_ln51_729_reg_21799[2]_i_2\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \add_ln51_729_reg_21799[4]_i_2\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \add_ln51_729_reg_21799[4]_i_3\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \add_ln51_729_reg_21799[4]_i_4\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \add_ln51_729_reg_21799[4]_i_6\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \add_ln51_729_reg_21799[4]_i_7\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \add_ln51_753_reg_21804[1]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \add_ln51_753_reg_21804[1]_i_2\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \add_ln51_753_reg_21804[2]_i_2\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \add_ln51_753_reg_21804[4]_i_3\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \add_ln51_777_reg_21809[1]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \add_ln51_777_reg_21809[1]_i_3\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \add_ln51_777_reg_21809[2]_i_2\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \add_ln51_777_reg_21809[4]_i_2\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \add_ln51_777_reg_21809[4]_i_3\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \add_ln51_777_reg_21809[4]_i_4\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \add_ln51_777_reg_21809[4]_i_6\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \add_ln51_777_reg_21809[4]_i_7\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \add_ln51_780_reg_21829[3]_i_11\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \add_ln51_780_reg_21829[7]_i_10\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \add_ln51_780_reg_21829[7]_i_17\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \add_ln51_780_reg_21829[7]_i_19\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \add_ln51_780_reg_21829[7]_i_20\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \add_ln51_780_reg_21829[7]_i_21\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \add_ln51_780_reg_21829[7]_i_22\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \add_ln51_780_reg_21829[7]_i_24\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \add_ln51_780_reg_21829[7]_i_26\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \add_ln51_780_reg_21829[7]_i_27\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \add_ln51_780_reg_21829[7]_i_28\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \add_ln51_780_reg_21829[7]_i_30\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \add_ln51_780_reg_21829[7]_i_31\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \add_ln51_780_reg_21829[7]_i_33\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \add_ln51_780_reg_21829[7]_i_34\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \add_ln51_780_reg_21829[7]_i_36\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \add_ln51_780_reg_21829[7]_i_37\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \add_ln51_780_reg_21829[7]_i_39\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \add_ln51_780_reg_21829[7]_i_40\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \add_ln51_780_reg_21829[7]_i_9\ : label is "soft_lutpair193";
  attribute ADDER_THRESHOLD of \add_ln51_780_reg_21829_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln51_780_reg_21829_reg[7]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \add_ln51_94_reg_21669[1]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \add_ln51_94_reg_21669[1]_i_3\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \add_ln51_94_reg_21669[2]_i_2\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \add_ln51_94_reg_21669[4]_i_2\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \add_ln51_94_reg_21669[4]_i_3\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \add_ln51_94_reg_21669[4]_i_4\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \add_ln51_94_reg_21669[4]_i_6\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \add_ln51_94_reg_21669[4]_i_7\ : label is "soft_lutpair252";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \lshr_ln_reg_20849_pp0_iter1_reg_reg[0]_srl2\ : label is "inst/\grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814/lshr_ln_reg_20849_pp0_iter1_reg_reg ";
  attribute srl_name : string;
  attribute srl_name of \lshr_ln_reg_20849_pp0_iter1_reg_reg[0]_srl2\ : label is "inst/\grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814/lshr_ln_reg_20849_pp0_iter1_reg_reg[0]_srl2 ";
  attribute srl_bus_name of \lshr_ln_reg_20849_pp0_iter1_reg_reg[1]_srl2\ : label is "inst/\grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814/lshr_ln_reg_20849_pp0_iter1_reg_reg ";
  attribute srl_name of \lshr_ln_reg_20849_pp0_iter1_reg_reg[1]_srl2\ : label is "inst/\grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814/lshr_ln_reg_20849_pp0_iter1_reg_reg[1]_srl2 ";
  attribute srl_bus_name of \lshr_ln_reg_20849_pp0_iter1_reg_reg[2]_srl2\ : label is "inst/\grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814/lshr_ln_reg_20849_pp0_iter1_reg_reg ";
  attribute srl_name of \lshr_ln_reg_20849_pp0_iter1_reg_reg[2]_srl2\ : label is "inst/\grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814/lshr_ln_reg_20849_pp0_iter1_reg_reg[2]_srl2 ";
  attribute srl_bus_name of \lshr_ln_reg_20849_pp0_iter1_reg_reg[3]_srl2\ : label is "inst/\grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814/lshr_ln_reg_20849_pp0_iter1_reg_reg ";
  attribute srl_name of \lshr_ln_reg_20849_pp0_iter1_reg_reg[3]_srl2\ : label is "inst/\grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814/lshr_ln_reg_20849_pp0_iter1_reg_reg[3]_srl2 ";
  attribute srl_bus_name of \lshr_ln_reg_20849_pp0_iter1_reg_reg[4]_srl2\ : label is "inst/\grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814/lshr_ln_reg_20849_pp0_iter1_reg_reg ";
  attribute srl_name of \lshr_ln_reg_20849_pp0_iter1_reg_reg[4]_srl2\ : label is "inst/\grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814/lshr_ln_reg_20849_pp0_iter1_reg_reg[4]_srl2 ";
  attribute srl_bus_name of \lshr_ln_reg_20849_pp0_iter1_reg_reg[5]_srl2\ : label is "inst/\grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814/lshr_ln_reg_20849_pp0_iter1_reg_reg ";
  attribute srl_name of \lshr_ln_reg_20849_pp0_iter1_reg_reg[5]_srl2\ : label is "inst/\grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814/lshr_ln_reg_20849_pp0_iter1_reg_reg[5]_srl2 ";
  attribute SOFT_HLUTNM of ram_reg_i_102 : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of ram_reg_i_103 : label is "soft_lutpair278";
  attribute srl_bus_name of \trunc_ln46_reg_20845_pp0_iter1_reg_reg[0]_srl2\ : label is "inst/\grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814/trunc_ln46_reg_20845_pp0_iter1_reg_reg ";
  attribute srl_name of \trunc_ln46_reg_20845_pp0_iter1_reg_reg[0]_srl2\ : label is "inst/\grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814/trunc_ln46_reg_20845_pp0_iter1_reg_reg[0]_srl2 ";
begin
  grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_layer1_activations_1_ce0 <= \^grp_feedforward_pipeline_vitis_loop_46_1_fu_4814_layer1_activations_1_ce0\;
\add_ln51_101_reg_20954_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_101_fu_14824_p2(0),
      Q => add_ln51_101_reg_20954(0),
      R => '0'
    );
\add_ln51_101_reg_20954_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_101_fu_14824_p2(1),
      Q => add_ln51_101_reg_20954(1),
      R => '0'
    );
\add_ln51_101_reg_20954_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_101_fu_14824_p2(2),
      Q => add_ln51_101_reg_20954(2),
      R => '0'
    );
\add_ln51_106_reg_20959_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_106_fu_14862_p2(0),
      Q => add_ln51_106_reg_20959(0),
      R => '0'
    );
\add_ln51_106_reg_20959_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_106_fu_14862_p2(1),
      Q => add_ln51_106_reg_20959(1),
      R => '0'
    );
\add_ln51_106_reg_20959_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_106_fu_14862_p2(2),
      Q => add_ln51_106_reg_20959(2),
      R => '0'
    );
\add_ln51_112_reg_20964_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_112_fu_14900_p2(0),
      Q => add_ln51_112_reg_20964(0),
      R => '0'
    );
\add_ln51_112_reg_20964_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_112_fu_14900_p2(1),
      Q => add_ln51_112_reg_20964(1),
      R => '0'
    );
\add_ln51_112_reg_20964_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_112_fu_14900_p2(2),
      Q => add_ln51_112_reg_20964(2),
      R => '0'
    );
\add_ln51_117_reg_20969_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_117_fu_14938_p2(0),
      Q => add_ln51_117_reg_20969(0),
      R => '0'
    );
\add_ln51_117_reg_20969_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_117_fu_14938_p2(1),
      Q => add_ln51_117_reg_20969(1),
      R => '0'
    );
\add_ln51_117_reg_20969_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_117_fu_14938_p2(2),
      Q => add_ln51_117_reg_20969(2),
      R => '0'
    );
\add_ln51_119_reg_21674[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln51_106_reg_20959(0),
      I1 => add_ln51_112_reg_20964(0),
      I2 => add_ln51_101_reg_20954(0),
      I3 => add_ln51_117_reg_20969(0),
      O => add_ln51_119_fu_19085_p2(0)
    );
\add_ln51_119_reg_21674[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"81177EE8"
    )
        port map (
      I0 => add_ln51_117_reg_20969(0),
      I1 => add_ln51_106_reg_20959(0),
      I2 => add_ln51_101_reg_20954(0),
      I3 => add_ln51_112_reg_20964(0),
      I4 => \add_ln51_119_reg_21674[1]_i_2_n_5\,
      O => add_ln51_119_fu_19085_p2(1)
    );
\add_ln51_119_reg_21674[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln51_106_reg_20959(1),
      I1 => add_ln51_112_reg_20964(1),
      I2 => add_ln51_101_reg_20954(1),
      I3 => add_ln51_117_reg_20969(1),
      O => \add_ln51_119_reg_21674[1]_i_2_n_5\
    );
\add_ln51_119_reg_21674[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699666666666"
    )
        port map (
      I0 => \add_ln51_119_reg_21674[2]_i_2_n_5\,
      I1 => \add_ln51_119_reg_21674[2]_i_3_n_5\,
      I2 => add_ln51_106_reg_20959(1),
      I3 => add_ln51_112_reg_20964(1),
      I4 => add_ln51_101_reg_20954(1),
      I5 => add_ln51_117_reg_20969(1),
      O => add_ln51_119_fu_19085_p2(2)
    );
\add_ln51_119_reg_21674[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEE88000"
    )
        port map (
      I0 => add_ln51_117_reg_20969(0),
      I1 => add_ln51_106_reg_20959(0),
      I2 => add_ln51_112_reg_20964(0),
      I3 => add_ln51_101_reg_20954(0),
      I4 => \add_ln51_119_reg_21674[1]_i_2_n_5\,
      O => \add_ln51_119_reg_21674[2]_i_2_n_5\
    );
\add_ln51_119_reg_21674[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => add_ln51_117_reg_20969(2),
      I1 => add_ln51_101_reg_20954(2),
      I2 => add_ln51_112_reg_20964(2),
      I3 => add_ln51_106_reg_20959(2),
      I4 => \add_ln51_119_reg_21674[4]_i_3_n_5\,
      O => \add_ln51_119_reg_21674[2]_i_3_n_5\
    );
\add_ln51_119_reg_21674[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A99595569556566A"
    )
        port map (
      I0 => \add_ln51_119_reg_21674[4]_i_2_n_5\,
      I1 => add_ln51_106_reg_20959(2),
      I2 => add_ln51_112_reg_20964(2),
      I3 => add_ln51_101_reg_20954(2),
      I4 => add_ln51_117_reg_20969(2),
      I5 => \add_ln51_119_reg_21674[4]_i_3_n_5\,
      O => add_ln51_119_fu_19085_p2(3)
    );
\add_ln51_119_reg_21674[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEAEAA8EAA8A880"
    )
        port map (
      I0 => \add_ln51_119_reg_21674[4]_i_2_n_5\,
      I1 => add_ln51_106_reg_20959(2),
      I2 => add_ln51_101_reg_20954(2),
      I3 => add_ln51_112_reg_20964(2),
      I4 => \add_ln51_119_reg_21674[4]_i_3_n_5\,
      I5 => add_ln51_117_reg_20969(2),
      O => add_ln51_119_fu_19085_p2(4)
    );
\add_ln51_119_reg_21674[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EBBEAAAA82280000"
    )
        port map (
      I0 => \add_ln51_119_reg_21674[2]_i_2_n_5\,
      I1 => add_ln51_106_reg_20959(1),
      I2 => add_ln51_112_reg_20964(1),
      I3 => add_ln51_101_reg_20954(1),
      I4 => add_ln51_117_reg_20969(1),
      I5 => \add_ln51_119_reg_21674[2]_i_3_n_5\,
      O => \add_ln51_119_reg_21674[4]_i_2_n_5\
    );
\add_ln51_119_reg_21674[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln51_106_reg_20959(1),
      I1 => add_ln51_101_reg_20954(1),
      I2 => add_ln51_112_reg_20964(1),
      O => \add_ln51_119_reg_21674[4]_i_3_n_5\
    );
\add_ln51_119_reg_21674_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_119_fu_19085_p2(0),
      Q => add_ln51_119_reg_21674(0),
      R => '0'
    );
\add_ln51_119_reg_21674_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_119_fu_19085_p2(1),
      Q => add_ln51_119_reg_21674(1),
      R => '0'
    );
\add_ln51_119_reg_21674_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_119_fu_19085_p2(2),
      Q => add_ln51_119_reg_21674(2),
      R => '0'
    );
\add_ln51_119_reg_21674_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_119_fu_19085_p2(3),
      Q => add_ln51_119_reg_21674(3),
      R => '0'
    );
\add_ln51_119_reg_21674_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_119_fu_19085_p2(4),
      Q => add_ln51_119_reg_21674(4),
      R => '0'
    );
\add_ln51_124_reg_20974_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_124_fu_14976_p2(0),
      Q => add_ln51_124_reg_20974(0),
      R => '0'
    );
\add_ln51_124_reg_20974_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_124_fu_14976_p2(1),
      Q => add_ln51_124_reg_20974(1),
      R => '0'
    );
\add_ln51_124_reg_20974_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_124_fu_14976_p2(2),
      Q => add_ln51_124_reg_20974(2),
      R => '0'
    );
\add_ln51_129_reg_20979_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_129_fu_15014_p2(0),
      Q => add_ln51_129_reg_20979(0),
      R => '0'
    );
\add_ln51_129_reg_20979_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_129_fu_15014_p2(1),
      Q => add_ln51_129_reg_20979(1),
      R => '0'
    );
\add_ln51_129_reg_20979_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_129_fu_15014_p2(2),
      Q => add_ln51_129_reg_20979(2),
      R => '0'
    );
\add_ln51_135_reg_20984_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_135_fu_15052_p2(0),
      Q => add_ln51_135_reg_20984(0),
      R => '0'
    );
\add_ln51_135_reg_20984_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_135_fu_15052_p2(1),
      Q => add_ln51_135_reg_20984(1),
      R => '0'
    );
\add_ln51_135_reg_20984_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_135_fu_15052_p2(2),
      Q => add_ln51_135_reg_20984(2),
      R => '0'
    );
\add_ln51_137_reg_20989_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_137_fu_15064_p2(0),
      Q => add_ln51_137_reg_20989(0),
      R => '0'
    );
\add_ln51_137_reg_20989_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_137_fu_15064_p2(1),
      Q => add_ln51_137_reg_20989(1),
      R => '0'
    );
\add_ln51_138_reg_20994_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_138_fu_15070_p2(0),
      Q => add_ln51_138_reg_20994(0),
      R => '0'
    );
\add_ln51_138_reg_20994_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_138_fu_15070_p2(1),
      Q => add_ln51_138_reg_20994(1),
      R => '0'
    );
\add_ln51_139_reg_20999_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_139_fu_15076_p2(0),
      Q => add_ln51_139_reg_20999(0),
      R => '0'
    );
\add_ln51_139_reg_20999_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_139_fu_15076_p2(1),
      Q => add_ln51_139_reg_20999(1),
      R => '0'
    );
\add_ln51_143_reg_21679[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => add_ln51_135_reg_20984(0),
      I1 => add_ln51_124_reg_20974(0),
      I2 => add_ln51_129_reg_20979(0),
      I3 => add_ln51_137_reg_20989(0),
      I4 => add_ln51_138_reg_20994(0),
      I5 => add_ln51_139_reg_20999(0),
      O => add_ln51_143_fu_19145_p2(0)
    );
\add_ln51_143_reg_21679[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A995566A"
    )
        port map (
      I0 => \add_ln51_143_reg_21679[1]_i_2_n_5\,
      I1 => add_ln51_124_reg_20974(0),
      I2 => add_ln51_135_reg_20984(0),
      I3 => add_ln51_129_reg_20979(0),
      I4 => \add_ln51_143_reg_21679[1]_i_3_n_5\,
      O => add_ln51_143_fu_19145_p2(1)
    );
\add_ln51_143_reg_21679[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9600009600969600"
    )
        port map (
      I0 => add_ln51_137_reg_20989(0),
      I1 => add_ln51_138_reg_20994(0),
      I2 => add_ln51_139_reg_20999(0),
      I3 => add_ln51_135_reg_20984(0),
      I4 => add_ln51_124_reg_20974(0),
      I5 => add_ln51_129_reg_20979(0),
      O => \add_ln51_143_reg_21679[1]_i_2_n_5\
    );
\add_ln51_143_reg_21679[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln51_135_reg_20984(1),
      I1 => add_ln51_124_reg_20974(1),
      I2 => add_ln51_129_reg_20979(1),
      I3 => zext_ln51_94_fu_19131_p1(1),
      O => \add_ln51_143_reg_21679[1]_i_3_n_5\
    );
\add_ln51_143_reg_21679[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \add_ln51_143_reg_21679[4]_i_6_n_5\,
      I1 => \add_ln51_143_reg_21679[4]_i_7_n_5\,
      I2 => \add_ln51_143_reg_21679[2]_i_2_n_5\,
      O => add_ln51_143_fu_19145_p2(2)
    );
\add_ln51_143_reg_21679[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => add_ln51_129_reg_20979(1),
      I1 => add_ln51_135_reg_20984(1),
      I2 => add_ln51_124_reg_20974(1),
      I3 => zext_ln51_94_fu_19131_p1(2),
      I4 => \add_ln51_143_reg_21679[4]_i_4_n_5\,
      O => \add_ln51_143_reg_21679[2]_i_2_n_5\
    );
\add_ln51_143_reg_21679[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E187871E871E1E78"
    )
        port map (
      I0 => \add_ln51_143_reg_21679[4]_i_6_n_5\,
      I1 => \add_ln51_143_reg_21679[4]_i_7_n_5\,
      I2 => \add_ln51_143_reg_21679[4]_i_2_n_5\,
      I3 => zext_ln51_94_fu_19131_p1(2),
      I4 => \add_ln51_143_reg_21679[4]_i_4_n_5\,
      I5 => \add_ln51_143_reg_21679[4]_i_3_n_5\,
      O => add_ln51_143_fu_19145_p2(3)
    );
\add_ln51_143_reg_21679[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEAEAA8EAA8A880"
    )
        port map (
      I0 => \add_ln51_143_reg_21679[4]_i_2_n_5\,
      I1 => \add_ln51_143_reg_21679[4]_i_3_n_5\,
      I2 => \add_ln51_143_reg_21679[4]_i_4_n_5\,
      I3 => zext_ln51_94_fu_19131_p1(2),
      I4 => \add_ln51_143_reg_21679[4]_i_6_n_5\,
      I5 => \add_ln51_143_reg_21679[4]_i_7_n_5\,
      O => add_ln51_143_fu_19145_p2(4)
    );
\add_ln51_143_reg_21679[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln51_124_reg_20974(2),
      I1 => add_ln51_135_reg_20984(2),
      I2 => add_ln51_129_reg_20979(2),
      O => \add_ln51_143_reg_21679[4]_i_2_n_5\
    );
\add_ln51_143_reg_21679[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln51_124_reg_20974(1),
      I1 => add_ln51_135_reg_20984(1),
      I2 => add_ln51_129_reg_20979(1),
      O => \add_ln51_143_reg_21679[4]_i_3_n_5\
    );
\add_ln51_143_reg_21679[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln51_129_reg_20979(2),
      I1 => add_ln51_124_reg_20974(2),
      I2 => add_ln51_135_reg_20984(2),
      O => \add_ln51_143_reg_21679[4]_i_4_n_5\
    );
\add_ln51_143_reg_21679[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17FFFFE8FFE8E800"
    )
        port map (
      I0 => add_ln51_138_reg_20994(0),
      I1 => add_ln51_137_reg_20989(0),
      I2 => add_ln51_139_reg_20999(0),
      I3 => add_ln51_139_reg_20999(1),
      I4 => add_ln51_137_reg_20989(1),
      I5 => add_ln51_138_reg_20994(1),
      O => zext_ln51_94_fu_19131_p1(2)
    );
\add_ln51_143_reg_21679[4]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => add_ln51_129_reg_20979(0),
      I1 => add_ln51_135_reg_20984(0),
      I2 => add_ln51_124_reg_20974(0),
      I3 => \add_ln51_143_reg_21679[1]_i_3_n_5\,
      I4 => \add_ln51_143_reg_21679[1]_i_2_n_5\,
      O => \add_ln51_143_reg_21679[4]_i_6_n_5\
    );
\add_ln51_143_reg_21679[4]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8228"
    )
        port map (
      I0 => zext_ln51_94_fu_19131_p1(1),
      I1 => add_ln51_135_reg_20984(1),
      I2 => add_ln51_124_reg_20974(1),
      I3 => add_ln51_129_reg_20979(1),
      O => \add_ln51_143_reg_21679[4]_i_7_n_5\
    );
\add_ln51_143_reg_21679[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => add_ln51_139_reg_20999(0),
      I1 => add_ln51_137_reg_20989(0),
      I2 => add_ln51_138_reg_20994(0),
      I3 => add_ln51_137_reg_20989(1),
      I4 => add_ln51_138_reg_20994(1),
      I5 => add_ln51_139_reg_20999(1),
      O => zext_ln51_94_fu_19131_p1(1)
    );
\add_ln51_143_reg_21679_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_143_fu_19145_p2(0),
      Q => add_ln51_143_reg_21679(0),
      R => '0'
    );
\add_ln51_143_reg_21679_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_143_fu_19145_p2(1),
      Q => add_ln51_143_reg_21679(1),
      R => '0'
    );
\add_ln51_143_reg_21679_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_143_fu_19145_p2(2),
      Q => add_ln51_143_reg_21679(2),
      R => '0'
    );
\add_ln51_143_reg_21679_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_143_fu_19145_p2(3),
      Q => add_ln51_143_reg_21679(3),
      R => '0'
    );
\add_ln51_143_reg_21679_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_143_fu_19145_p2(4),
      Q => add_ln51_143_reg_21679(4),
      R => '0'
    );
\add_ln51_149_reg_21004_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_149_fu_15114_p2(0),
      Q => add_ln51_149_reg_21004(0),
      R => '0'
    );
\add_ln51_149_reg_21004_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_149_fu_15114_p2(1),
      Q => add_ln51_149_reg_21004(1),
      R => '0'
    );
\add_ln51_149_reg_21004_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_149_fu_15114_p2(2),
      Q => add_ln51_149_reg_21004(2),
      R => '0'
    );
\add_ln51_154_reg_21009_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_154_fu_15152_p2(0),
      Q => add_ln51_154_reg_21009(0),
      R => '0'
    );
\add_ln51_154_reg_21009_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_154_fu_15152_p2(1),
      Q => add_ln51_154_reg_21009(1),
      R => '0'
    );
\add_ln51_154_reg_21009_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_154_fu_15152_p2(2),
      Q => add_ln51_154_reg_21009(2),
      R => '0'
    );
\add_ln51_15_reg_20864_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_15_fu_14320_p2(0),
      Q => add_ln51_15_reg_20864(0),
      R => '0'
    );
\add_ln51_15_reg_20864_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_15_fu_14320_p2(1),
      Q => add_ln51_15_reg_20864(1),
      R => '0'
    );
\add_ln51_15_reg_20864_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_15_fu_14320_p2(2),
      Q => add_ln51_15_reg_20864(2),
      R => '0'
    );
\add_ln51_160_reg_21014_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_160_fu_15190_p2(0),
      Q => add_ln51_160_reg_21014(0),
      R => '0'
    );
\add_ln51_160_reg_21014_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_160_fu_15190_p2(1),
      Q => add_ln51_160_reg_21014(1),
      R => '0'
    );
\add_ln51_160_reg_21014_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_160_fu_15190_p2(2),
      Q => add_ln51_160_reg_21014(2),
      R => '0'
    );
\add_ln51_165_reg_21019_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_165_fu_15228_p2(0),
      Q => add_ln51_165_reg_21019(0),
      R => '0'
    );
\add_ln51_165_reg_21019_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_165_fu_15228_p2(1),
      Q => add_ln51_165_reg_21019(1),
      R => '0'
    );
\add_ln51_165_reg_21019_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_165_fu_15228_p2(2),
      Q => add_ln51_165_reg_21019(2),
      R => '0'
    );
\add_ln51_167_reg_21684[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln51_154_reg_21009(0),
      I1 => add_ln51_160_reg_21014(0),
      I2 => add_ln51_149_reg_21004(0),
      I3 => add_ln51_165_reg_21019(0),
      O => add_ln51_167_fu_19183_p2(0)
    );
\add_ln51_167_reg_21684[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"81177EE8"
    )
        port map (
      I0 => add_ln51_165_reg_21019(0),
      I1 => add_ln51_154_reg_21009(0),
      I2 => add_ln51_149_reg_21004(0),
      I3 => add_ln51_160_reg_21014(0),
      I4 => \add_ln51_167_reg_21684[1]_i_2_n_5\,
      O => add_ln51_167_fu_19183_p2(1)
    );
\add_ln51_167_reg_21684[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln51_154_reg_21009(1),
      I1 => add_ln51_160_reg_21014(1),
      I2 => add_ln51_149_reg_21004(1),
      I3 => add_ln51_165_reg_21019(1),
      O => \add_ln51_167_reg_21684[1]_i_2_n_5\
    );
\add_ln51_167_reg_21684[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699666666666"
    )
        port map (
      I0 => \add_ln51_167_reg_21684[2]_i_2_n_5\,
      I1 => \add_ln51_167_reg_21684[2]_i_3_n_5\,
      I2 => add_ln51_154_reg_21009(1),
      I3 => add_ln51_160_reg_21014(1),
      I4 => add_ln51_149_reg_21004(1),
      I5 => add_ln51_165_reg_21019(1),
      O => add_ln51_167_fu_19183_p2(2)
    );
\add_ln51_167_reg_21684[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEE88000"
    )
        port map (
      I0 => add_ln51_165_reg_21019(0),
      I1 => add_ln51_154_reg_21009(0),
      I2 => add_ln51_160_reg_21014(0),
      I3 => add_ln51_149_reg_21004(0),
      I4 => \add_ln51_167_reg_21684[1]_i_2_n_5\,
      O => \add_ln51_167_reg_21684[2]_i_2_n_5\
    );
\add_ln51_167_reg_21684[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => add_ln51_165_reg_21019(2),
      I1 => add_ln51_149_reg_21004(2),
      I2 => add_ln51_160_reg_21014(2),
      I3 => add_ln51_154_reg_21009(2),
      I4 => \add_ln51_167_reg_21684[4]_i_3_n_5\,
      O => \add_ln51_167_reg_21684[2]_i_3_n_5\
    );
\add_ln51_167_reg_21684[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A99595569556566A"
    )
        port map (
      I0 => \add_ln51_167_reg_21684[4]_i_2_n_5\,
      I1 => add_ln51_154_reg_21009(2),
      I2 => add_ln51_160_reg_21014(2),
      I3 => add_ln51_149_reg_21004(2),
      I4 => add_ln51_165_reg_21019(2),
      I5 => \add_ln51_167_reg_21684[4]_i_3_n_5\,
      O => add_ln51_167_fu_19183_p2(3)
    );
\add_ln51_167_reg_21684[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEAEAA8EAA8A880"
    )
        port map (
      I0 => \add_ln51_167_reg_21684[4]_i_2_n_5\,
      I1 => add_ln51_154_reg_21009(2),
      I2 => add_ln51_149_reg_21004(2),
      I3 => add_ln51_160_reg_21014(2),
      I4 => \add_ln51_167_reg_21684[4]_i_3_n_5\,
      I5 => add_ln51_165_reg_21019(2),
      O => add_ln51_167_fu_19183_p2(4)
    );
\add_ln51_167_reg_21684[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EBBEAAAA82280000"
    )
        port map (
      I0 => \add_ln51_167_reg_21684[2]_i_2_n_5\,
      I1 => add_ln51_154_reg_21009(1),
      I2 => add_ln51_160_reg_21014(1),
      I3 => add_ln51_149_reg_21004(1),
      I4 => add_ln51_165_reg_21019(1),
      I5 => \add_ln51_167_reg_21684[2]_i_3_n_5\,
      O => \add_ln51_167_reg_21684[4]_i_2_n_5\
    );
\add_ln51_167_reg_21684[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln51_154_reg_21009(1),
      I1 => add_ln51_149_reg_21004(1),
      I2 => add_ln51_160_reg_21014(1),
      O => \add_ln51_167_reg_21684[4]_i_3_n_5\
    );
\add_ln51_167_reg_21684_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_167_fu_19183_p2(0),
      Q => add_ln51_167_reg_21684(0),
      R => '0'
    );
\add_ln51_167_reg_21684_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_167_fu_19183_p2(1),
      Q => add_ln51_167_reg_21684(1),
      R => '0'
    );
\add_ln51_167_reg_21684_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_167_fu_19183_p2(2),
      Q => add_ln51_167_reg_21684(2),
      R => '0'
    );
\add_ln51_167_reg_21684_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_167_fu_19183_p2(3),
      Q => add_ln51_167_reg_21684(3),
      R => '0'
    );
\add_ln51_167_reg_21684_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_167_fu_19183_p2(4),
      Q => add_ln51_167_reg_21684(4),
      R => '0'
    );
\add_ln51_172_reg_21024_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_172_fu_15266_p2(0),
      Q => add_ln51_172_reg_21024(0),
      R => '0'
    );
\add_ln51_172_reg_21024_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_172_fu_15266_p2(1),
      Q => add_ln51_172_reg_21024(1),
      R => '0'
    );
\add_ln51_172_reg_21024_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_172_fu_15266_p2(2),
      Q => add_ln51_172_reg_21024(2),
      R => '0'
    );
\add_ln51_177_reg_21029_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_177_fu_15304_p2(0),
      Q => add_ln51_177_reg_21029(0),
      R => '0'
    );
\add_ln51_177_reg_21029_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_177_fu_15304_p2(1),
      Q => add_ln51_177_reg_21029(1),
      R => '0'
    );
\add_ln51_177_reg_21029_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_177_fu_15304_p2(2),
      Q => add_ln51_177_reg_21029(2),
      R => '0'
    );
\add_ln51_183_reg_21034_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_183_fu_15342_p2(0),
      Q => add_ln51_183_reg_21034(0),
      R => '0'
    );
\add_ln51_183_reg_21034_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_183_fu_15342_p2(1),
      Q => add_ln51_183_reg_21034(1),
      R => '0'
    );
\add_ln51_183_reg_21034_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_183_fu_15342_p2(2),
      Q => add_ln51_183_reg_21034(2),
      R => '0'
    );
\add_ln51_185_reg_21039_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_185_fu_15354_p2(0),
      Q => add_ln51_185_reg_21039(0),
      R => '0'
    );
\add_ln51_185_reg_21039_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_185_fu_15354_p2(1),
      Q => add_ln51_185_reg_21039(1),
      R => '0'
    );
\add_ln51_186_reg_21044_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_186_fu_15360_p2(0),
      Q => add_ln51_186_reg_21044(0),
      R => '0'
    );
\add_ln51_186_reg_21044_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_186_fu_15360_p2(1),
      Q => add_ln51_186_reg_21044(1),
      R => '0'
    );
\add_ln51_187_reg_21049_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_187_fu_15366_p2(0),
      Q => add_ln51_187_reg_21049(0),
      R => '0'
    );
\add_ln51_187_reg_21049_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_187_fu_15366_p2(1),
      Q => add_ln51_187_reg_21049(1),
      R => '0'
    );
\add_ln51_191_reg_21689[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => add_ln51_183_reg_21034(0),
      I1 => add_ln51_172_reg_21024(0),
      I2 => add_ln51_177_reg_21029(0),
      I3 => add_ln51_185_reg_21039(0),
      I4 => add_ln51_186_reg_21044(0),
      I5 => add_ln51_187_reg_21049(0),
      O => add_ln51_191_fu_19243_p2(0)
    );
\add_ln51_191_reg_21689[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A995566A"
    )
        port map (
      I0 => \add_ln51_191_reg_21689[1]_i_2_n_5\,
      I1 => add_ln51_172_reg_21024(0),
      I2 => add_ln51_183_reg_21034(0),
      I3 => add_ln51_177_reg_21029(0),
      I4 => \add_ln51_191_reg_21689[1]_i_3_n_5\,
      O => add_ln51_191_fu_19243_p2(1)
    );
\add_ln51_191_reg_21689[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9600009600969600"
    )
        port map (
      I0 => add_ln51_185_reg_21039(0),
      I1 => add_ln51_186_reg_21044(0),
      I2 => add_ln51_187_reg_21049(0),
      I3 => add_ln51_183_reg_21034(0),
      I4 => add_ln51_172_reg_21024(0),
      I5 => add_ln51_177_reg_21029(0),
      O => \add_ln51_191_reg_21689[1]_i_2_n_5\
    );
\add_ln51_191_reg_21689[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln51_183_reg_21034(1),
      I1 => add_ln51_172_reg_21024(1),
      I2 => add_ln51_177_reg_21029(1),
      I3 => zext_ln51_126_fu_19229_p1(1),
      O => \add_ln51_191_reg_21689[1]_i_3_n_5\
    );
\add_ln51_191_reg_21689[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \add_ln51_191_reg_21689[4]_i_6_n_5\,
      I1 => \add_ln51_191_reg_21689[4]_i_7_n_5\,
      I2 => \add_ln51_191_reg_21689[2]_i_2_n_5\,
      O => add_ln51_191_fu_19243_p2(2)
    );
\add_ln51_191_reg_21689[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => add_ln51_177_reg_21029(1),
      I1 => add_ln51_183_reg_21034(1),
      I2 => add_ln51_172_reg_21024(1),
      I3 => zext_ln51_126_fu_19229_p1(2),
      I4 => \add_ln51_191_reg_21689[4]_i_4_n_5\,
      O => \add_ln51_191_reg_21689[2]_i_2_n_5\
    );
\add_ln51_191_reg_21689[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E187871E871E1E78"
    )
        port map (
      I0 => \add_ln51_191_reg_21689[4]_i_6_n_5\,
      I1 => \add_ln51_191_reg_21689[4]_i_7_n_5\,
      I2 => \add_ln51_191_reg_21689[4]_i_2_n_5\,
      I3 => zext_ln51_126_fu_19229_p1(2),
      I4 => \add_ln51_191_reg_21689[4]_i_4_n_5\,
      I5 => \add_ln51_191_reg_21689[4]_i_3_n_5\,
      O => add_ln51_191_fu_19243_p2(3)
    );
\add_ln51_191_reg_21689[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEAEAA8EAA8A880"
    )
        port map (
      I0 => \add_ln51_191_reg_21689[4]_i_2_n_5\,
      I1 => \add_ln51_191_reg_21689[4]_i_3_n_5\,
      I2 => \add_ln51_191_reg_21689[4]_i_4_n_5\,
      I3 => zext_ln51_126_fu_19229_p1(2),
      I4 => \add_ln51_191_reg_21689[4]_i_6_n_5\,
      I5 => \add_ln51_191_reg_21689[4]_i_7_n_5\,
      O => add_ln51_191_fu_19243_p2(4)
    );
\add_ln51_191_reg_21689[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln51_172_reg_21024(2),
      I1 => add_ln51_183_reg_21034(2),
      I2 => add_ln51_177_reg_21029(2),
      O => \add_ln51_191_reg_21689[4]_i_2_n_5\
    );
\add_ln51_191_reg_21689[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln51_172_reg_21024(1),
      I1 => add_ln51_183_reg_21034(1),
      I2 => add_ln51_177_reg_21029(1),
      O => \add_ln51_191_reg_21689[4]_i_3_n_5\
    );
\add_ln51_191_reg_21689[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln51_177_reg_21029(2),
      I1 => add_ln51_172_reg_21024(2),
      I2 => add_ln51_183_reg_21034(2),
      O => \add_ln51_191_reg_21689[4]_i_4_n_5\
    );
\add_ln51_191_reg_21689[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17FFFFE8FFE8E800"
    )
        port map (
      I0 => add_ln51_186_reg_21044(0),
      I1 => add_ln51_185_reg_21039(0),
      I2 => add_ln51_187_reg_21049(0),
      I3 => add_ln51_187_reg_21049(1),
      I4 => add_ln51_185_reg_21039(1),
      I5 => add_ln51_186_reg_21044(1),
      O => zext_ln51_126_fu_19229_p1(2)
    );
\add_ln51_191_reg_21689[4]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => add_ln51_177_reg_21029(0),
      I1 => add_ln51_183_reg_21034(0),
      I2 => add_ln51_172_reg_21024(0),
      I3 => \add_ln51_191_reg_21689[1]_i_3_n_5\,
      I4 => \add_ln51_191_reg_21689[1]_i_2_n_5\,
      O => \add_ln51_191_reg_21689[4]_i_6_n_5\
    );
\add_ln51_191_reg_21689[4]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8228"
    )
        port map (
      I0 => zext_ln51_126_fu_19229_p1(1),
      I1 => add_ln51_183_reg_21034(1),
      I2 => add_ln51_172_reg_21024(1),
      I3 => add_ln51_177_reg_21029(1),
      O => \add_ln51_191_reg_21689[4]_i_7_n_5\
    );
\add_ln51_191_reg_21689[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => add_ln51_187_reg_21049(0),
      I1 => add_ln51_185_reg_21039(0),
      I2 => add_ln51_186_reg_21044(0),
      I3 => add_ln51_185_reg_21039(1),
      I4 => add_ln51_186_reg_21044(1),
      I5 => add_ln51_187_reg_21049(1),
      O => zext_ln51_126_fu_19229_p1(1)
    );
\add_ln51_191_reg_21689_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_191_fu_19243_p2(0),
      Q => add_ln51_191_reg_21689(0),
      R => '0'
    );
\add_ln51_191_reg_21689_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_191_fu_19243_p2(1),
      Q => add_ln51_191_reg_21689(1),
      R => '0'
    );
\add_ln51_191_reg_21689_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_191_fu_19243_p2(2),
      Q => add_ln51_191_reg_21689(2),
      R => '0'
    );
\add_ln51_191_reg_21689_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_191_fu_19243_p2(3),
      Q => add_ln51_191_reg_21689(3),
      R => '0'
    );
\add_ln51_191_reg_21689_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_191_fu_19243_p2(4),
      Q => add_ln51_191_reg_21689(4),
      R => '0'
    );
\add_ln51_194_reg_21814[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => add_ln51_191_reg_21689(0),
      I1 => add_ln51_94_reg_21669(0),
      I2 => add_ln51_143_reg_21679(0),
      I3 => add_ln51_94_reg_21669(1),
      I4 => add_ln51_143_reg_21679(1),
      I5 => add_ln51_191_reg_21689(1),
      O => \add_ln51_194_reg_21814[3]_i_10_n_5\
    );
\add_ln51_194_reg_21814[3]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln51_22_reg_21654(2),
      I1 => \add_ln51_194_reg_21814[7]_i_39_n_5\,
      I2 => \add_ln51_194_reg_21814[7]_i_40_n_5\,
      O => \add_ln51_194_reg_21814[3]_i_11_n_5\
    );
\add_ln51_194_reg_21814[3]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln51_191_reg_21689(0),
      I1 => add_ln51_143_reg_21679(0),
      I2 => add_ln51_94_reg_21669(0),
      O => \add_ln51_194_reg_21814[3]_i_12_n_5\
    );
\add_ln51_194_reg_21814[3]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln51_167_reg_21684(0),
      I1 => add_ln51_46_reg_21659(0),
      I2 => add_ln51_119_reg_21674(0),
      O => \add_ln51_194_reg_21814[3]_i_13_n_5\
    );
\add_ln51_194_reg_21814[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \add_ln51_194_reg_21814[3]_i_9_n_5\,
      I1 => \add_ln51_194_reg_21814[3]_i_10_n_5\,
      I2 => add_ln51_22_reg_21654(1),
      I3 => add_ln51_70_reg_21664(2),
      I4 => \add_ln51_194_reg_21814[3]_i_11_n_5\,
      O => \add_ln51_194_reg_21814[3]_i_2_n_5\
    );
\add_ln51_194_reg_21814[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \add_ln51_194_reg_21814[3]_i_9_n_5\,
      I1 => \add_ln51_194_reg_21814[3]_i_10_n_5\,
      I2 => add_ln51_22_reg_21654(1),
      I3 => add_ln51_70_reg_21664(2),
      I4 => \add_ln51_194_reg_21814[3]_i_11_n_5\,
      O => \add_ln51_194_reg_21814[3]_i_3_n_5\
    );
\add_ln51_194_reg_21814[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln51_194_reg_21814[3]_i_10_n_5\,
      I1 => \add_ln51_194_reg_21814[3]_i_9_n_5\,
      I2 => add_ln51_22_reg_21654(1),
      I3 => add_ln51_70_reg_21664(1),
      O => \add_ln51_194_reg_21814[3]_i_4_n_5\
    );
\add_ln51_194_reg_21814[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => add_ln51_22_reg_21654(3),
      I1 => \add_ln51_194_reg_21814[7]_i_15_n_5\,
      I2 => \add_ln51_194_reg_21814[7]_i_16_n_5\,
      I3 => \add_ln51_194_reg_21814[3]_i_2_n_5\,
      I4 => add_ln51_70_reg_21664(3),
      I5 => \add_ln51_194_reg_21814[7]_i_17_n_5\,
      O => \add_ln51_194_reg_21814[3]_i_5_n_5\
    );
\add_ln51_194_reg_21814[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999999699969666"
    )
        port map (
      I0 => \add_ln51_194_reg_21814[3]_i_11_n_5\,
      I1 => add_ln51_70_reg_21664(2),
      I2 => add_ln51_22_reg_21654(1),
      I3 => \add_ln51_194_reg_21814[3]_i_9_n_5\,
      I4 => \add_ln51_194_reg_21814[3]_i_10_n_5\,
      I5 => add_ln51_70_reg_21664(1),
      O => \add_ln51_194_reg_21814[3]_i_6_n_5\
    );
\add_ln51_194_reg_21814[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566A6A566A56566A"
    )
        port map (
      I0 => \add_ln51_194_reg_21814[3]_i_4_n_5\,
      I1 => add_ln51_22_reg_21654(0),
      I2 => \add_ln51_194_reg_21814[3]_i_12_n_5\,
      I3 => add_ln51_167_reg_21684(0),
      I4 => add_ln51_46_reg_21659(0),
      I5 => add_ln51_119_reg_21674(0),
      O => \add_ln51_194_reg_21814[3]_i_7_n_5\
    );
\add_ln51_194_reg_21814[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => add_ln51_94_reg_21669(0),
      I1 => add_ln51_143_reg_21679(0),
      I2 => add_ln51_191_reg_21689(0),
      I3 => \add_ln51_194_reg_21814[3]_i_13_n_5\,
      I4 => add_ln51_22_reg_21654(0),
      I5 => add_ln51_70_reg_21664(0),
      O => \add_ln51_194_reg_21814[3]_i_8_n_5\
    );
\add_ln51_194_reg_21814[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => add_ln51_167_reg_21684(0),
      I1 => add_ln51_119_reg_21674(0),
      I2 => add_ln51_46_reg_21659(0),
      I3 => add_ln51_119_reg_21674(1),
      I4 => add_ln51_46_reg_21659(1),
      I5 => add_ln51_167_reg_21684(1),
      O => \add_ln51_194_reg_21814[3]_i_9_n_5\
    );
\add_ln51_194_reg_21814[7]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"177E7EE8"
    )
        port map (
      I0 => \add_ln51_194_reg_21814[7]_i_18_n_5\,
      I1 => \add_ln51_194_reg_21814[7]_i_19_n_5\,
      I2 => add_ln51_191_reg_21689(4),
      I3 => add_ln51_94_reg_21669(4),
      I4 => add_ln51_143_reg_21679(4),
      O => \add_ln51_194_reg_21814[7]_i_10_n_5\
    );
\add_ln51_194_reg_21814[7]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln51_194_reg_21814[7]_i_12_n_5\,
      I1 => \add_ln51_194_reg_21814[7]_i_13_n_5\,
      I2 => add_ln51_22_reg_21654(4),
      O => \add_ln51_194_reg_21814[7]_i_11_n_5\
    );
\add_ln51_194_reg_21814[7]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001717FFFFE8E800"
    )
        port map (
      I0 => \add_ln51_194_reg_21814[7]_i_27_n_5\,
      I1 => \add_ln51_194_reg_21814[7]_i_28_n_5\,
      I2 => \add_ln51_194_reg_21814[7]_i_29_n_5\,
      I3 => \add_ln51_194_reg_21814[7]_i_30_n_5\,
      I4 => \add_ln51_194_reg_21814[7]_i_31_n_5\,
      I5 => \add_ln51_194_reg_21814[7]_i_32_n_5\,
      O => \add_ln51_194_reg_21814[7]_i_12_n_5\
    );
\add_ln51_194_reg_21814[7]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001717FFFFE8E800"
    )
        port map (
      I0 => \add_ln51_194_reg_21814[7]_i_33_n_5\,
      I1 => \add_ln51_194_reg_21814[7]_i_34_n_5\,
      I2 => \add_ln51_194_reg_21814[7]_i_35_n_5\,
      I3 => \add_ln51_194_reg_21814[7]_i_36_n_5\,
      I4 => \add_ln51_194_reg_21814[7]_i_37_n_5\,
      I5 => \add_ln51_194_reg_21814[7]_i_38_n_5\,
      O => \add_ln51_194_reg_21814[7]_i_13_n_5\
    );
\add_ln51_194_reg_21814[7]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln51_194_reg_21814[7]_i_15_n_5\,
      I1 => \add_ln51_194_reg_21814[7]_i_16_n_5\,
      I2 => add_ln51_22_reg_21654(3),
      O => \add_ln51_194_reg_21814[7]_i_14_n_5\
    );
\add_ln51_194_reg_21814[7]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E187871E871E1E78"
    )
        port map (
      I0 => \add_ln51_194_reg_21814[7]_i_29_n_5\,
      I1 => \add_ln51_194_reg_21814[7]_i_28_n_5\,
      I2 => \add_ln51_194_reg_21814[7]_i_31_n_5\,
      I3 => add_ln51_46_reg_21659(2),
      I4 => add_ln51_119_reg_21674(2),
      I5 => add_ln51_167_reg_21684(2),
      O => \add_ln51_194_reg_21814[7]_i_15_n_5\
    );
\add_ln51_194_reg_21814[7]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E187871E871E1E78"
    )
        port map (
      I0 => \add_ln51_194_reg_21814[7]_i_35_n_5\,
      I1 => \add_ln51_194_reg_21814[7]_i_34_n_5\,
      I2 => \add_ln51_194_reg_21814[7]_i_37_n_5\,
      I3 => add_ln51_143_reg_21679(2),
      I4 => add_ln51_94_reg_21669(2),
      I5 => add_ln51_191_reg_21689(2),
      O => \add_ln51_194_reg_21814[7]_i_16_n_5\
    );
\add_ln51_194_reg_21814[7]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln51_194_reg_21814[7]_i_39_n_5\,
      I1 => \add_ln51_194_reg_21814[7]_i_40_n_5\,
      I2 => add_ln51_22_reg_21654(2),
      O => \add_ln51_194_reg_21814[7]_i_17_n_5\
    );
\add_ln51_194_reg_21814[7]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEAEAA8EAA8A880"
    )
        port map (
      I0 => \add_ln51_194_reg_21814[7]_i_37_n_5\,
      I1 => add_ln51_191_reg_21689(2),
      I2 => add_ln51_94_reg_21669(2),
      I3 => add_ln51_143_reg_21679(2),
      I4 => \add_ln51_194_reg_21814[7]_i_35_n_5\,
      I5 => \add_ln51_194_reg_21814[7]_i_34_n_5\,
      O => \add_ln51_194_reg_21814[7]_i_18_n_5\
    );
\add_ln51_194_reg_21814[7]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln51_143_reg_21679(3),
      I1 => add_ln51_94_reg_21669(3),
      I2 => add_ln51_191_reg_21689(3),
      O => \add_ln51_194_reg_21814[7]_i_19_n_5\
    );
\add_ln51_194_reg_21814[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln51_194_reg_21814[7]_i_9_n_5\,
      I1 => \add_ln51_194_reg_21814[7]_i_10_n_5\,
      I2 => \add_ln51_194_reg_21814[7]_i_11_n_5\,
      O => \add_ln51_194_reg_21814[7]_i_2_n_5\
    );
\add_ln51_194_reg_21814[7]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8808000"
    )
        port map (
      I0 => \add_ln51_194_reg_21814[7]_i_25_n_5\,
      I1 => \add_ln51_194_reg_21814[7]_i_26_n_5\,
      I2 => add_ln51_167_reg_21684(4),
      I3 => add_ln51_46_reg_21659(4),
      I4 => add_ln51_119_reg_21674(4),
      O => \add_ln51_194_reg_21814[7]_i_20_n_5\
    );
\add_ln51_194_reg_21814[7]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln51_46_reg_21659(4),
      I1 => add_ln51_119_reg_21674(4),
      I2 => add_ln51_167_reg_21684(4),
      O => \add_ln51_194_reg_21814[7]_i_21_n_5\
    );
\add_ln51_194_reg_21814[7]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => add_ln51_119_reg_21674(4),
      I1 => add_ln51_46_reg_21659(4),
      I2 => add_ln51_167_reg_21684(4),
      I3 => \add_ln51_194_reg_21814[7]_i_26_n_5\,
      I4 => \add_ln51_194_reg_21814[7]_i_25_n_5\,
      O => \add_ln51_194_reg_21814[7]_i_22_n_5\
    );
\add_ln51_194_reg_21814[7]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln51_143_reg_21679(4),
      I1 => add_ln51_94_reg_21669(4),
      I2 => add_ln51_191_reg_21689(4),
      O => \add_ln51_194_reg_21814[7]_i_23_n_5\
    );
\add_ln51_194_reg_21814[7]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => add_ln51_94_reg_21669(4),
      I1 => add_ln51_143_reg_21679(4),
      I2 => add_ln51_191_reg_21689(4),
      I3 => \add_ln51_194_reg_21814[7]_i_19_n_5\,
      I4 => \add_ln51_194_reg_21814[7]_i_18_n_5\,
      O => \add_ln51_194_reg_21814[7]_i_24_n_5\
    );
\add_ln51_194_reg_21814[7]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEAEAA8EAA8A880"
    )
        port map (
      I0 => \add_ln51_194_reg_21814[7]_i_31_n_5\,
      I1 => add_ln51_167_reg_21684(2),
      I2 => add_ln51_119_reg_21674(2),
      I3 => add_ln51_46_reg_21659(2),
      I4 => \add_ln51_194_reg_21814[7]_i_29_n_5\,
      I5 => \add_ln51_194_reg_21814[7]_i_28_n_5\,
      O => \add_ln51_194_reg_21814[7]_i_25_n_5\
    );
\add_ln51_194_reg_21814[7]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln51_46_reg_21659(3),
      I1 => add_ln51_119_reg_21674(3),
      I2 => add_ln51_167_reg_21684(3),
      O => \add_ln51_194_reg_21814[7]_i_26_n_5\
    );
\add_ln51_194_reg_21814[7]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln51_167_reg_21684(2),
      I1 => add_ln51_46_reg_21659(2),
      I2 => add_ln51_119_reg_21674(2),
      O => \add_ln51_194_reg_21814[7]_i_27_n_5\
    );
\add_ln51_194_reg_21814[7]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln51_46_reg_21659(1),
      I1 => add_ln51_119_reg_21674(1),
      I2 => add_ln51_167_reg_21684(1),
      O => \add_ln51_194_reg_21814[7]_i_28_n_5\
    );
\add_ln51_194_reg_21814[7]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696960096000000"
    )
        port map (
      I0 => add_ln51_119_reg_21674(1),
      I1 => add_ln51_46_reg_21659(1),
      I2 => add_ln51_167_reg_21684(1),
      I3 => add_ln51_167_reg_21684(0),
      I4 => add_ln51_119_reg_21674(0),
      I5 => add_ln51_46_reg_21659(0),
      O => \add_ln51_194_reg_21814[7]_i_29_n_5\
    );
\add_ln51_194_reg_21814[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => add_ln51_22_reg_21654(4),
      I1 => \add_ln51_194_reg_21814[7]_i_12_n_5\,
      I2 => \add_ln51_194_reg_21814[7]_i_13_n_5\,
      I3 => add_ln51_70_reg_21664(4),
      I4 => \add_ln51_194_reg_21814[7]_i_14_n_5\,
      O => \add_ln51_194_reg_21814[7]_i_3_n_5\
    );
\add_ln51_194_reg_21814[7]_i_30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln51_46_reg_21659(2),
      I1 => add_ln51_119_reg_21674(2),
      I2 => add_ln51_167_reg_21684(2),
      O => \add_ln51_194_reg_21814[7]_i_30_n_5\
    );
\add_ln51_194_reg_21814[7]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln51_167_reg_21684(3),
      I1 => add_ln51_46_reg_21659(3),
      I2 => add_ln51_119_reg_21674(3),
      O => \add_ln51_194_reg_21814[7]_i_31_n_5\
    );
\add_ln51_194_reg_21814[7]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => add_ln51_167_reg_21684(3),
      I1 => add_ln51_119_reg_21674(3),
      I2 => add_ln51_46_reg_21659(3),
      I3 => add_ln51_119_reg_21674(4),
      I4 => add_ln51_46_reg_21659(4),
      I5 => add_ln51_167_reg_21684(4),
      O => \add_ln51_194_reg_21814[7]_i_32_n_5\
    );
\add_ln51_194_reg_21814[7]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln51_191_reg_21689(2),
      I1 => add_ln51_143_reg_21679(2),
      I2 => add_ln51_94_reg_21669(2),
      O => \add_ln51_194_reg_21814[7]_i_33_n_5\
    );
\add_ln51_194_reg_21814[7]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln51_143_reg_21679(1),
      I1 => add_ln51_94_reg_21669(1),
      I2 => add_ln51_191_reg_21689(1),
      O => \add_ln51_194_reg_21814[7]_i_34_n_5\
    );
\add_ln51_194_reg_21814[7]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696960096000000"
    )
        port map (
      I0 => add_ln51_94_reg_21669(1),
      I1 => add_ln51_143_reg_21679(1),
      I2 => add_ln51_191_reg_21689(1),
      I3 => add_ln51_191_reg_21689(0),
      I4 => add_ln51_94_reg_21669(0),
      I5 => add_ln51_143_reg_21679(0),
      O => \add_ln51_194_reg_21814[7]_i_35_n_5\
    );
\add_ln51_194_reg_21814[7]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln51_143_reg_21679(2),
      I1 => add_ln51_94_reg_21669(2),
      I2 => add_ln51_191_reg_21689(2),
      O => \add_ln51_194_reg_21814[7]_i_36_n_5\
    );
\add_ln51_194_reg_21814[7]_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln51_191_reg_21689(3),
      I1 => add_ln51_143_reg_21679(3),
      I2 => add_ln51_94_reg_21669(3),
      O => \add_ln51_194_reg_21814[7]_i_37_n_5\
    );
\add_ln51_194_reg_21814[7]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => add_ln51_191_reg_21689(3),
      I1 => add_ln51_94_reg_21669(3),
      I2 => add_ln51_143_reg_21679(3),
      I3 => add_ln51_94_reg_21669(4),
      I4 => add_ln51_143_reg_21679(4),
      I5 => add_ln51_191_reg_21689(4),
      O => \add_ln51_194_reg_21814[7]_i_38_n_5\
    );
\add_ln51_194_reg_21814[7]_i_39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99969666"
    )
        port map (
      I0 => \add_ln51_194_reg_21814[7]_i_29_n_5\,
      I1 => \add_ln51_194_reg_21814[7]_i_27_n_5\,
      I2 => add_ln51_46_reg_21659(1),
      I3 => add_ln51_119_reg_21674(1),
      I4 => add_ln51_167_reg_21684(1),
      O => \add_ln51_194_reg_21814[7]_i_39_n_5\
    );
\add_ln51_194_reg_21814[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => add_ln51_22_reg_21654(3),
      I1 => \add_ln51_194_reg_21814[7]_i_15_n_5\,
      I2 => \add_ln51_194_reg_21814[7]_i_16_n_5\,
      I3 => add_ln51_70_reg_21664(3),
      I4 => \add_ln51_194_reg_21814[7]_i_17_n_5\,
      O => \add_ln51_194_reg_21814[7]_i_4_n_5\
    );
\add_ln51_194_reg_21814[7]_i_40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99969666"
    )
        port map (
      I0 => \add_ln51_194_reg_21814[7]_i_35_n_5\,
      I1 => \add_ln51_194_reg_21814[7]_i_33_n_5\,
      I2 => add_ln51_143_reg_21679(1),
      I3 => add_ln51_94_reg_21669(1),
      I4 => add_ln51_191_reg_21689(1),
      O => \add_ln51_194_reg_21814[7]_i_40_n_5\
    );
\add_ln51_194_reg_21814[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E880800000000000"
    )
        port map (
      I0 => \add_ln51_194_reg_21814[7]_i_18_n_5\,
      I1 => \add_ln51_194_reg_21814[7]_i_19_n_5\,
      I2 => add_ln51_191_reg_21689(4),
      I3 => add_ln51_143_reg_21679(4),
      I4 => add_ln51_94_reg_21669(4),
      I5 => \add_ln51_194_reg_21814[7]_i_20_n_5\,
      O => \add_ln51_194_reg_21814[7]_i_5_n_5\
    );
\add_ln51_194_reg_21814[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"177E7EE8"
    )
        port map (
      I0 => \add_ln51_194_reg_21814[7]_i_11_n_5\,
      I1 => \add_ln51_194_reg_21814[7]_i_21_n_5\,
      I2 => \add_ln51_194_reg_21814[7]_i_22_n_5\,
      I3 => \add_ln51_194_reg_21814[7]_i_23_n_5\,
      I4 => \add_ln51_194_reg_21814[7]_i_24_n_5\,
      O => \add_ln51_194_reg_21814[7]_i_6_n_5\
    );
\add_ln51_194_reg_21814[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln51_194_reg_21814[7]_i_3_n_5\,
      I1 => \add_ln51_194_reg_21814[7]_i_10_n_5\,
      I2 => \add_ln51_194_reg_21814[7]_i_9_n_5\,
      I3 => \add_ln51_194_reg_21814[7]_i_11_n_5\,
      O => \add_ln51_194_reg_21814[7]_i_7_n_5\
    );
\add_ln51_194_reg_21814[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => add_ln51_22_reg_21654(4),
      I1 => \add_ln51_194_reg_21814[7]_i_12_n_5\,
      I2 => \add_ln51_194_reg_21814[7]_i_13_n_5\,
      I3 => \add_ln51_194_reg_21814[7]_i_4_n_5\,
      I4 => add_ln51_70_reg_21664(4),
      I5 => \add_ln51_194_reg_21814[7]_i_14_n_5\,
      O => \add_ln51_194_reg_21814[7]_i_8_n_5\
    );
\add_ln51_194_reg_21814[7]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"177E7EE8"
    )
        port map (
      I0 => \add_ln51_194_reg_21814[7]_i_25_n_5\,
      I1 => \add_ln51_194_reg_21814[7]_i_26_n_5\,
      I2 => add_ln51_167_reg_21684(4),
      I3 => add_ln51_119_reg_21674(4),
      I4 => add_ln51_46_reg_21659(4),
      O => \add_ln51_194_reg_21814[7]_i_9_n_5\
    );
\add_ln51_194_reg_21814_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_194_fu_20509_p2(0),
      Q => add_ln51_194_reg_21814(0),
      R => '0'
    );
\add_ln51_194_reg_21814_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_194_fu_20509_p2(1),
      Q => add_ln51_194_reg_21814(1),
      R => '0'
    );
\add_ln51_194_reg_21814_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_194_fu_20509_p2(2),
      Q => add_ln51_194_reg_21814(2),
      R => '0'
    );
\add_ln51_194_reg_21814_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_194_fu_20509_p2(3),
      Q => add_ln51_194_reg_21814(3),
      R => '0'
    );
\add_ln51_194_reg_21814_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln51_194_reg_21814_reg[3]_i_1_n_5\,
      CO(2) => \add_ln51_194_reg_21814_reg[3]_i_1_n_6\,
      CO(1) => \add_ln51_194_reg_21814_reg[3]_i_1_n_7\,
      CO(0) => \add_ln51_194_reg_21814_reg[3]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \add_ln51_194_reg_21814[3]_i_2_n_5\,
      DI(2) => \add_ln51_194_reg_21814[3]_i_3_n_5\,
      DI(1) => \add_ln51_194_reg_21814[3]_i_4_n_5\,
      DI(0) => add_ln51_70_reg_21664(0),
      O(3 downto 0) => add_ln51_194_fu_20509_p2(3 downto 0),
      S(3) => \add_ln51_194_reg_21814[3]_i_5_n_5\,
      S(2) => \add_ln51_194_reg_21814[3]_i_6_n_5\,
      S(1) => \add_ln51_194_reg_21814[3]_i_7_n_5\,
      S(0) => \add_ln51_194_reg_21814[3]_i_8_n_5\
    );
\add_ln51_194_reg_21814_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_194_fu_20509_p2(4),
      Q => add_ln51_194_reg_21814(4),
      R => '0'
    );
\add_ln51_194_reg_21814_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_194_fu_20509_p2(5),
      Q => add_ln51_194_reg_21814(5),
      R => '0'
    );
\add_ln51_194_reg_21814_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_194_fu_20509_p2(6),
      Q => add_ln51_194_reg_21814(6),
      R => '0'
    );
\add_ln51_194_reg_21814_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_194_fu_20509_p2(7),
      Q => add_ln51_194_reg_21814(7),
      R => '0'
    );
\add_ln51_194_reg_21814_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln51_194_reg_21814_reg[3]_i_1_n_5\,
      CO(3) => \NLW_add_ln51_194_reg_21814_reg[7]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \add_ln51_194_reg_21814_reg[7]_i_1_n_6\,
      CO(1) => \add_ln51_194_reg_21814_reg[7]_i_1_n_7\,
      CO(0) => \add_ln51_194_reg_21814_reg[7]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \add_ln51_194_reg_21814[7]_i_2_n_5\,
      DI(1) => \add_ln51_194_reg_21814[7]_i_3_n_5\,
      DI(0) => \add_ln51_194_reg_21814[7]_i_4_n_5\,
      O(3 downto 0) => add_ln51_194_fu_20509_p2(7 downto 4),
      S(3) => \add_ln51_194_reg_21814[7]_i_5_n_5\,
      S(2) => \add_ln51_194_reg_21814[7]_i_6_n_5\,
      S(1) => \add_ln51_194_reg_21814[7]_i_7_n_5\,
      S(0) => \add_ln51_194_reg_21814[7]_i_8_n_5\
    );
\add_ln51_199_reg_21054_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_199_fu_15404_p2(0),
      Q => add_ln51_199_reg_21054(0),
      R => '0'
    );
\add_ln51_199_reg_21054_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_199_fu_15404_p2(1),
      Q => add_ln51_199_reg_21054(1),
      R => '0'
    );
\add_ln51_199_reg_21054_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_199_fu_15404_p2(2),
      Q => add_ln51_199_reg_21054(2),
      R => '0'
    );
\add_ln51_204_reg_21059_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_204_fu_15442_p2(0),
      Q => add_ln51_204_reg_21059(0),
      R => '0'
    );
\add_ln51_204_reg_21059_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_204_fu_15442_p2(1),
      Q => add_ln51_204_reg_21059(1),
      R => '0'
    );
\add_ln51_204_reg_21059_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_204_fu_15442_p2(2),
      Q => add_ln51_204_reg_21059(2),
      R => '0'
    );
\add_ln51_20_reg_20869_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_20_fu_14358_p2(0),
      Q => add_ln51_20_reg_20869(0),
      R => '0'
    );
\add_ln51_20_reg_20869_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_20_fu_14358_p2(1),
      Q => add_ln51_20_reg_20869(1),
      R => '0'
    );
\add_ln51_20_reg_20869_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_20_fu_14358_p2(2),
      Q => add_ln51_20_reg_20869(2),
      R => '0'
    );
\add_ln51_210_reg_21064_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_210_fu_15480_p2(0),
      Q => add_ln51_210_reg_21064(0),
      R => '0'
    );
\add_ln51_210_reg_21064_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_210_fu_15480_p2(1),
      Q => add_ln51_210_reg_21064(1),
      R => '0'
    );
\add_ln51_210_reg_21064_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_210_fu_15480_p2(2),
      Q => add_ln51_210_reg_21064(2),
      R => '0'
    );
\add_ln51_215_reg_21069_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_215_fu_15518_p2(0),
      Q => add_ln51_215_reg_21069(0),
      R => '0'
    );
\add_ln51_215_reg_21069_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_215_fu_15518_p2(1),
      Q => add_ln51_215_reg_21069(1),
      R => '0'
    );
\add_ln51_215_reg_21069_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_215_fu_15518_p2(2),
      Q => add_ln51_215_reg_21069(2),
      R => '0'
    );
\add_ln51_217_reg_21694[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln51_204_reg_21059(0),
      I1 => add_ln51_210_reg_21064(0),
      I2 => add_ln51_199_reg_21054(0),
      I3 => add_ln51_215_reg_21069(0),
      O => add_ln51_217_fu_19281_p2(0)
    );
\add_ln51_217_reg_21694[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"81177EE8"
    )
        port map (
      I0 => add_ln51_215_reg_21069(0),
      I1 => add_ln51_204_reg_21059(0),
      I2 => add_ln51_199_reg_21054(0),
      I3 => add_ln51_210_reg_21064(0),
      I4 => \add_ln51_217_reg_21694[1]_i_2_n_5\,
      O => add_ln51_217_fu_19281_p2(1)
    );
\add_ln51_217_reg_21694[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln51_204_reg_21059(1),
      I1 => add_ln51_210_reg_21064(1),
      I2 => add_ln51_199_reg_21054(1),
      I3 => add_ln51_215_reg_21069(1),
      O => \add_ln51_217_reg_21694[1]_i_2_n_5\
    );
\add_ln51_217_reg_21694[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699666666666"
    )
        port map (
      I0 => \add_ln51_217_reg_21694[2]_i_2_n_5\,
      I1 => \add_ln51_217_reg_21694[2]_i_3_n_5\,
      I2 => add_ln51_204_reg_21059(1),
      I3 => add_ln51_210_reg_21064(1),
      I4 => add_ln51_199_reg_21054(1),
      I5 => add_ln51_215_reg_21069(1),
      O => add_ln51_217_fu_19281_p2(2)
    );
\add_ln51_217_reg_21694[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEE88000"
    )
        port map (
      I0 => add_ln51_215_reg_21069(0),
      I1 => add_ln51_204_reg_21059(0),
      I2 => add_ln51_210_reg_21064(0),
      I3 => add_ln51_199_reg_21054(0),
      I4 => \add_ln51_217_reg_21694[1]_i_2_n_5\,
      O => \add_ln51_217_reg_21694[2]_i_2_n_5\
    );
\add_ln51_217_reg_21694[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => add_ln51_215_reg_21069(2),
      I1 => add_ln51_199_reg_21054(2),
      I2 => add_ln51_210_reg_21064(2),
      I3 => add_ln51_204_reg_21059(2),
      I4 => \add_ln51_217_reg_21694[4]_i_3_n_5\,
      O => \add_ln51_217_reg_21694[2]_i_3_n_5\
    );
\add_ln51_217_reg_21694[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A99595569556566A"
    )
        port map (
      I0 => \add_ln51_217_reg_21694[4]_i_2_n_5\,
      I1 => add_ln51_204_reg_21059(2),
      I2 => add_ln51_210_reg_21064(2),
      I3 => add_ln51_199_reg_21054(2),
      I4 => add_ln51_215_reg_21069(2),
      I5 => \add_ln51_217_reg_21694[4]_i_3_n_5\,
      O => add_ln51_217_fu_19281_p2(3)
    );
\add_ln51_217_reg_21694[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEAEAA8EAA8A880"
    )
        port map (
      I0 => \add_ln51_217_reg_21694[4]_i_2_n_5\,
      I1 => add_ln51_204_reg_21059(2),
      I2 => add_ln51_199_reg_21054(2),
      I3 => add_ln51_210_reg_21064(2),
      I4 => \add_ln51_217_reg_21694[4]_i_3_n_5\,
      I5 => add_ln51_215_reg_21069(2),
      O => add_ln51_217_fu_19281_p2(4)
    );
\add_ln51_217_reg_21694[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EBBEAAAA82280000"
    )
        port map (
      I0 => \add_ln51_217_reg_21694[2]_i_2_n_5\,
      I1 => add_ln51_204_reg_21059(1),
      I2 => add_ln51_210_reg_21064(1),
      I3 => add_ln51_199_reg_21054(1),
      I4 => add_ln51_215_reg_21069(1),
      I5 => \add_ln51_217_reg_21694[2]_i_3_n_5\,
      O => \add_ln51_217_reg_21694[4]_i_2_n_5\
    );
\add_ln51_217_reg_21694[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln51_204_reg_21059(1),
      I1 => add_ln51_199_reg_21054(1),
      I2 => add_ln51_210_reg_21064(1),
      O => \add_ln51_217_reg_21694[4]_i_3_n_5\
    );
\add_ln51_217_reg_21694_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_217_fu_19281_p2(0),
      Q => add_ln51_217_reg_21694(0),
      R => '0'
    );
\add_ln51_217_reg_21694_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_217_fu_19281_p2(1),
      Q => add_ln51_217_reg_21694(1),
      R => '0'
    );
\add_ln51_217_reg_21694_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_217_fu_19281_p2(2),
      Q => add_ln51_217_reg_21694(2),
      R => '0'
    );
\add_ln51_217_reg_21694_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_217_fu_19281_p2(3),
      Q => add_ln51_217_reg_21694(3),
      R => '0'
    );
\add_ln51_217_reg_21694_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_217_fu_19281_p2(4),
      Q => add_ln51_217_reg_21694(4),
      R => '0'
    );
\add_ln51_222_reg_21074_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_222_fu_15556_p2(0),
      Q => add_ln51_222_reg_21074(0),
      R => '0'
    );
\add_ln51_222_reg_21074_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_222_fu_15556_p2(1),
      Q => add_ln51_222_reg_21074(1),
      R => '0'
    );
\add_ln51_222_reg_21074_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_222_fu_15556_p2(2),
      Q => add_ln51_222_reg_21074(2),
      R => '0'
    );
\add_ln51_227_reg_21079_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_227_fu_15594_p2(0),
      Q => add_ln51_227_reg_21079(0),
      R => '0'
    );
\add_ln51_227_reg_21079_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_227_fu_15594_p2(1),
      Q => add_ln51_227_reg_21079(1),
      R => '0'
    );
\add_ln51_227_reg_21079_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_227_fu_15594_p2(2),
      Q => add_ln51_227_reg_21079(2),
      R => '0'
    );
\add_ln51_22_reg_21654[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln51_9_reg_20859(0),
      I1 => add_ln51_15_reg_20864(0),
      I2 => add_ln51_4_reg_20854(0),
      I3 => add_ln51_20_reg_20869(0),
      O => add_ln51_22_fu_18889_p2(0)
    );
\add_ln51_22_reg_21654[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"81177EE8"
    )
        port map (
      I0 => add_ln51_20_reg_20869(0),
      I1 => add_ln51_9_reg_20859(0),
      I2 => add_ln51_4_reg_20854(0),
      I3 => add_ln51_15_reg_20864(0),
      I4 => \add_ln51_22_reg_21654[1]_i_2_n_5\,
      O => add_ln51_22_fu_18889_p2(1)
    );
\add_ln51_22_reg_21654[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln51_9_reg_20859(1),
      I1 => add_ln51_15_reg_20864(1),
      I2 => add_ln51_4_reg_20854(1),
      I3 => add_ln51_20_reg_20869(1),
      O => \add_ln51_22_reg_21654[1]_i_2_n_5\
    );
\add_ln51_22_reg_21654[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699666666666"
    )
        port map (
      I0 => \add_ln51_22_reg_21654[2]_i_2_n_5\,
      I1 => \add_ln51_22_reg_21654[2]_i_3_n_5\,
      I2 => add_ln51_9_reg_20859(1),
      I3 => add_ln51_15_reg_20864(1),
      I4 => add_ln51_4_reg_20854(1),
      I5 => add_ln51_20_reg_20869(1),
      O => add_ln51_22_fu_18889_p2(2)
    );
\add_ln51_22_reg_21654[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEE88000"
    )
        port map (
      I0 => add_ln51_20_reg_20869(0),
      I1 => add_ln51_9_reg_20859(0),
      I2 => add_ln51_15_reg_20864(0),
      I3 => add_ln51_4_reg_20854(0),
      I4 => \add_ln51_22_reg_21654[1]_i_2_n_5\,
      O => \add_ln51_22_reg_21654[2]_i_2_n_5\
    );
\add_ln51_22_reg_21654[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => add_ln51_20_reg_20869(2),
      I1 => add_ln51_4_reg_20854(2),
      I2 => add_ln51_15_reg_20864(2),
      I3 => add_ln51_9_reg_20859(2),
      I4 => \add_ln51_22_reg_21654[4]_i_3_n_5\,
      O => \add_ln51_22_reg_21654[2]_i_3_n_5\
    );
\add_ln51_22_reg_21654[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A99595569556566A"
    )
        port map (
      I0 => \add_ln51_22_reg_21654[4]_i_2_n_5\,
      I1 => add_ln51_9_reg_20859(2),
      I2 => add_ln51_15_reg_20864(2),
      I3 => add_ln51_4_reg_20854(2),
      I4 => add_ln51_20_reg_20869(2),
      I5 => \add_ln51_22_reg_21654[4]_i_3_n_5\,
      O => add_ln51_22_fu_18889_p2(3)
    );
\add_ln51_22_reg_21654[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEAEAA8EAA8A880"
    )
        port map (
      I0 => \add_ln51_22_reg_21654[4]_i_2_n_5\,
      I1 => add_ln51_9_reg_20859(2),
      I2 => add_ln51_4_reg_20854(2),
      I3 => add_ln51_15_reg_20864(2),
      I4 => \add_ln51_22_reg_21654[4]_i_3_n_5\,
      I5 => add_ln51_20_reg_20869(2),
      O => add_ln51_22_fu_18889_p2(4)
    );
\add_ln51_22_reg_21654[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EBBEAAAA82280000"
    )
        port map (
      I0 => \add_ln51_22_reg_21654[2]_i_2_n_5\,
      I1 => add_ln51_9_reg_20859(1),
      I2 => add_ln51_15_reg_20864(1),
      I3 => add_ln51_4_reg_20854(1),
      I4 => add_ln51_20_reg_20869(1),
      I5 => \add_ln51_22_reg_21654[2]_i_3_n_5\,
      O => \add_ln51_22_reg_21654[4]_i_2_n_5\
    );
\add_ln51_22_reg_21654[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln51_9_reg_20859(1),
      I1 => add_ln51_4_reg_20854(1),
      I2 => add_ln51_15_reg_20864(1),
      O => \add_ln51_22_reg_21654[4]_i_3_n_5\
    );
\add_ln51_22_reg_21654_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_22_fu_18889_p2(0),
      Q => add_ln51_22_reg_21654(0),
      R => '0'
    );
\add_ln51_22_reg_21654_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_22_fu_18889_p2(1),
      Q => add_ln51_22_reg_21654(1),
      R => '0'
    );
\add_ln51_22_reg_21654_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_22_fu_18889_p2(2),
      Q => add_ln51_22_reg_21654(2),
      R => '0'
    );
\add_ln51_22_reg_21654_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_22_fu_18889_p2(3),
      Q => add_ln51_22_reg_21654(3),
      R => '0'
    );
\add_ln51_22_reg_21654_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_22_fu_18889_p2(4),
      Q => add_ln51_22_reg_21654(4),
      R => '0'
    );
\add_ln51_233_reg_21084_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_233_fu_15632_p2(0),
      Q => add_ln51_233_reg_21084(0),
      R => '0'
    );
\add_ln51_233_reg_21084_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_233_fu_15632_p2(1),
      Q => add_ln51_233_reg_21084(1),
      R => '0'
    );
\add_ln51_233_reg_21084_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_233_fu_15632_p2(2),
      Q => add_ln51_233_reg_21084(2),
      R => '0'
    );
\add_ln51_235_reg_21089_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_235_fu_15644_p2(0),
      Q => add_ln51_235_reg_21089(0),
      R => '0'
    );
\add_ln51_235_reg_21089_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_235_fu_15644_p2(1),
      Q => add_ln51_235_reg_21089(1),
      R => '0'
    );
\add_ln51_236_reg_21094_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_236_fu_15650_p2(0),
      Q => add_ln51_236_reg_21094(0),
      R => '0'
    );
\add_ln51_236_reg_21094_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_236_fu_15650_p2(1),
      Q => add_ln51_236_reg_21094(1),
      R => '0'
    );
\add_ln51_237_reg_21099_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_237_fu_15656_p2(0),
      Q => add_ln51_237_reg_21099(0),
      R => '0'
    );
\add_ln51_237_reg_21099_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_237_fu_15656_p2(1),
      Q => add_ln51_237_reg_21099(1),
      R => '0'
    );
\add_ln51_241_reg_21699[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => add_ln51_233_reg_21084(0),
      I1 => add_ln51_222_reg_21074(0),
      I2 => add_ln51_227_reg_21079(0),
      I3 => add_ln51_235_reg_21089(0),
      I4 => add_ln51_236_reg_21094(0),
      I5 => add_ln51_237_reg_21099(0),
      O => add_ln51_241_fu_19341_p2(0)
    );
\add_ln51_241_reg_21699[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A995566A"
    )
        port map (
      I0 => \add_ln51_241_reg_21699[1]_i_2_n_5\,
      I1 => add_ln51_222_reg_21074(0),
      I2 => add_ln51_233_reg_21084(0),
      I3 => add_ln51_227_reg_21079(0),
      I4 => \add_ln51_241_reg_21699[1]_i_3_n_5\,
      O => add_ln51_241_fu_19341_p2(1)
    );
\add_ln51_241_reg_21699[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9600009600969600"
    )
        port map (
      I0 => add_ln51_235_reg_21089(0),
      I1 => add_ln51_236_reg_21094(0),
      I2 => add_ln51_237_reg_21099(0),
      I3 => add_ln51_233_reg_21084(0),
      I4 => add_ln51_222_reg_21074(0),
      I5 => add_ln51_227_reg_21079(0),
      O => \add_ln51_241_reg_21699[1]_i_2_n_5\
    );
\add_ln51_241_reg_21699[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln51_233_reg_21084(1),
      I1 => add_ln51_222_reg_21074(1),
      I2 => add_ln51_227_reg_21079(1),
      I3 => zext_ln51_160_fu_19327_p1(1),
      O => \add_ln51_241_reg_21699[1]_i_3_n_5\
    );
\add_ln51_241_reg_21699[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \add_ln51_241_reg_21699[4]_i_6_n_5\,
      I1 => \add_ln51_241_reg_21699[4]_i_7_n_5\,
      I2 => \add_ln51_241_reg_21699[2]_i_2_n_5\,
      O => add_ln51_241_fu_19341_p2(2)
    );
\add_ln51_241_reg_21699[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => add_ln51_227_reg_21079(1),
      I1 => add_ln51_233_reg_21084(1),
      I2 => add_ln51_222_reg_21074(1),
      I3 => zext_ln51_160_fu_19327_p1(2),
      I4 => \add_ln51_241_reg_21699[4]_i_4_n_5\,
      O => \add_ln51_241_reg_21699[2]_i_2_n_5\
    );
\add_ln51_241_reg_21699[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E187871E871E1E78"
    )
        port map (
      I0 => \add_ln51_241_reg_21699[4]_i_6_n_5\,
      I1 => \add_ln51_241_reg_21699[4]_i_7_n_5\,
      I2 => \add_ln51_241_reg_21699[4]_i_2_n_5\,
      I3 => zext_ln51_160_fu_19327_p1(2),
      I4 => \add_ln51_241_reg_21699[4]_i_4_n_5\,
      I5 => \add_ln51_241_reg_21699[4]_i_3_n_5\,
      O => add_ln51_241_fu_19341_p2(3)
    );
\add_ln51_241_reg_21699[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEAEAA8EAA8A880"
    )
        port map (
      I0 => \add_ln51_241_reg_21699[4]_i_2_n_5\,
      I1 => \add_ln51_241_reg_21699[4]_i_3_n_5\,
      I2 => \add_ln51_241_reg_21699[4]_i_4_n_5\,
      I3 => zext_ln51_160_fu_19327_p1(2),
      I4 => \add_ln51_241_reg_21699[4]_i_6_n_5\,
      I5 => \add_ln51_241_reg_21699[4]_i_7_n_5\,
      O => add_ln51_241_fu_19341_p2(4)
    );
\add_ln51_241_reg_21699[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln51_222_reg_21074(2),
      I1 => add_ln51_233_reg_21084(2),
      I2 => add_ln51_227_reg_21079(2),
      O => \add_ln51_241_reg_21699[4]_i_2_n_5\
    );
\add_ln51_241_reg_21699[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln51_222_reg_21074(1),
      I1 => add_ln51_233_reg_21084(1),
      I2 => add_ln51_227_reg_21079(1),
      O => \add_ln51_241_reg_21699[4]_i_3_n_5\
    );
\add_ln51_241_reg_21699[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln51_227_reg_21079(2),
      I1 => add_ln51_222_reg_21074(2),
      I2 => add_ln51_233_reg_21084(2),
      O => \add_ln51_241_reg_21699[4]_i_4_n_5\
    );
\add_ln51_241_reg_21699[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17FFFFE8FFE8E800"
    )
        port map (
      I0 => add_ln51_236_reg_21094(0),
      I1 => add_ln51_235_reg_21089(0),
      I2 => add_ln51_237_reg_21099(0),
      I3 => add_ln51_237_reg_21099(1),
      I4 => add_ln51_235_reg_21089(1),
      I5 => add_ln51_236_reg_21094(1),
      O => zext_ln51_160_fu_19327_p1(2)
    );
\add_ln51_241_reg_21699[4]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => add_ln51_227_reg_21079(0),
      I1 => add_ln51_233_reg_21084(0),
      I2 => add_ln51_222_reg_21074(0),
      I3 => \add_ln51_241_reg_21699[1]_i_3_n_5\,
      I4 => \add_ln51_241_reg_21699[1]_i_2_n_5\,
      O => \add_ln51_241_reg_21699[4]_i_6_n_5\
    );
\add_ln51_241_reg_21699[4]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8228"
    )
        port map (
      I0 => zext_ln51_160_fu_19327_p1(1),
      I1 => add_ln51_233_reg_21084(1),
      I2 => add_ln51_222_reg_21074(1),
      I3 => add_ln51_227_reg_21079(1),
      O => \add_ln51_241_reg_21699[4]_i_7_n_5\
    );
\add_ln51_241_reg_21699[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => add_ln51_237_reg_21099(0),
      I1 => add_ln51_235_reg_21089(0),
      I2 => add_ln51_236_reg_21094(0),
      I3 => add_ln51_235_reg_21089(1),
      I4 => add_ln51_236_reg_21094(1),
      I5 => add_ln51_237_reg_21099(1),
      O => zext_ln51_160_fu_19327_p1(1)
    );
\add_ln51_241_reg_21699_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_241_fu_19341_p2(0),
      Q => add_ln51_241_reg_21699(0),
      R => '0'
    );
\add_ln51_241_reg_21699_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_241_fu_19341_p2(1),
      Q => add_ln51_241_reg_21699(1),
      R => '0'
    );
\add_ln51_241_reg_21699_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_241_fu_19341_p2(2),
      Q => add_ln51_241_reg_21699(2),
      R => '0'
    );
\add_ln51_241_reg_21699_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_241_fu_19341_p2(3),
      Q => add_ln51_241_reg_21699(3),
      R => '0'
    );
\add_ln51_241_reg_21699_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_241_fu_19341_p2(4),
      Q => add_ln51_241_reg_21699(4),
      R => '0'
    );
\add_ln51_247_reg_21104_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_247_fu_15694_p2(0),
      Q => add_ln51_247_reg_21104(0),
      R => '0'
    );
\add_ln51_247_reg_21104_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_247_fu_15694_p2(1),
      Q => add_ln51_247_reg_21104(1),
      R => '0'
    );
\add_ln51_247_reg_21104_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_247_fu_15694_p2(2),
      Q => add_ln51_247_reg_21104(2),
      R => '0'
    );
\add_ln51_252_reg_21109_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_252_fu_15732_p2(0),
      Q => add_ln51_252_reg_21109(0),
      R => '0'
    );
\add_ln51_252_reg_21109_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_252_fu_15732_p2(1),
      Q => add_ln51_252_reg_21109(1),
      R => '0'
    );
\add_ln51_252_reg_21109_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_252_fu_15732_p2(2),
      Q => add_ln51_252_reg_21109(2),
      R => '0'
    );
\add_ln51_258_reg_21114_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_258_fu_15770_p2(0),
      Q => add_ln51_258_reg_21114(0),
      R => '0'
    );
\add_ln51_258_reg_21114_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_258_fu_15770_p2(1),
      Q => add_ln51_258_reg_21114(1),
      R => '0'
    );
\add_ln51_258_reg_21114_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_258_fu_15770_p2(2),
      Q => add_ln51_258_reg_21114(2),
      R => '0'
    );
\add_ln51_263_reg_21119_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_263_fu_15808_p2(0),
      Q => add_ln51_263_reg_21119(0),
      R => '0'
    );
\add_ln51_263_reg_21119_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_263_fu_15808_p2(1),
      Q => add_ln51_263_reg_21119(1),
      R => '0'
    );
\add_ln51_263_reg_21119_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_263_fu_15808_p2(2),
      Q => add_ln51_263_reg_21119(2),
      R => '0'
    );
\add_ln51_265_reg_21704[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln51_252_reg_21109(0),
      I1 => add_ln51_258_reg_21114(0),
      I2 => add_ln51_247_reg_21104(0),
      I3 => add_ln51_263_reg_21119(0),
      O => add_ln51_265_fu_19379_p2(0)
    );
\add_ln51_265_reg_21704[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"81177EE8"
    )
        port map (
      I0 => add_ln51_263_reg_21119(0),
      I1 => add_ln51_252_reg_21109(0),
      I2 => add_ln51_247_reg_21104(0),
      I3 => add_ln51_258_reg_21114(0),
      I4 => \add_ln51_265_reg_21704[1]_i_2_n_5\,
      O => add_ln51_265_fu_19379_p2(1)
    );
\add_ln51_265_reg_21704[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln51_252_reg_21109(1),
      I1 => add_ln51_258_reg_21114(1),
      I2 => add_ln51_247_reg_21104(1),
      I3 => add_ln51_263_reg_21119(1),
      O => \add_ln51_265_reg_21704[1]_i_2_n_5\
    );
\add_ln51_265_reg_21704[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699666666666"
    )
        port map (
      I0 => \add_ln51_265_reg_21704[2]_i_2_n_5\,
      I1 => \add_ln51_265_reg_21704[2]_i_3_n_5\,
      I2 => add_ln51_252_reg_21109(1),
      I3 => add_ln51_258_reg_21114(1),
      I4 => add_ln51_247_reg_21104(1),
      I5 => add_ln51_263_reg_21119(1),
      O => add_ln51_265_fu_19379_p2(2)
    );
\add_ln51_265_reg_21704[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEE88000"
    )
        port map (
      I0 => add_ln51_263_reg_21119(0),
      I1 => add_ln51_252_reg_21109(0),
      I2 => add_ln51_258_reg_21114(0),
      I3 => add_ln51_247_reg_21104(0),
      I4 => \add_ln51_265_reg_21704[1]_i_2_n_5\,
      O => \add_ln51_265_reg_21704[2]_i_2_n_5\
    );
\add_ln51_265_reg_21704[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => add_ln51_263_reg_21119(2),
      I1 => add_ln51_247_reg_21104(2),
      I2 => add_ln51_258_reg_21114(2),
      I3 => add_ln51_252_reg_21109(2),
      I4 => \add_ln51_265_reg_21704[4]_i_3_n_5\,
      O => \add_ln51_265_reg_21704[2]_i_3_n_5\
    );
\add_ln51_265_reg_21704[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A99595569556566A"
    )
        port map (
      I0 => \add_ln51_265_reg_21704[4]_i_2_n_5\,
      I1 => add_ln51_252_reg_21109(2),
      I2 => add_ln51_258_reg_21114(2),
      I3 => add_ln51_247_reg_21104(2),
      I4 => add_ln51_263_reg_21119(2),
      I5 => \add_ln51_265_reg_21704[4]_i_3_n_5\,
      O => add_ln51_265_fu_19379_p2(3)
    );
\add_ln51_265_reg_21704[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEAEAA8EAA8A880"
    )
        port map (
      I0 => \add_ln51_265_reg_21704[4]_i_2_n_5\,
      I1 => add_ln51_252_reg_21109(2),
      I2 => add_ln51_247_reg_21104(2),
      I3 => add_ln51_258_reg_21114(2),
      I4 => \add_ln51_265_reg_21704[4]_i_3_n_5\,
      I5 => add_ln51_263_reg_21119(2),
      O => add_ln51_265_fu_19379_p2(4)
    );
\add_ln51_265_reg_21704[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EBBEAAAA82280000"
    )
        port map (
      I0 => \add_ln51_265_reg_21704[2]_i_2_n_5\,
      I1 => add_ln51_252_reg_21109(1),
      I2 => add_ln51_258_reg_21114(1),
      I3 => add_ln51_247_reg_21104(1),
      I4 => add_ln51_263_reg_21119(1),
      I5 => \add_ln51_265_reg_21704[2]_i_3_n_5\,
      O => \add_ln51_265_reg_21704[4]_i_2_n_5\
    );
\add_ln51_265_reg_21704[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln51_252_reg_21109(1),
      I1 => add_ln51_247_reg_21104(1),
      I2 => add_ln51_258_reg_21114(1),
      O => \add_ln51_265_reg_21704[4]_i_3_n_5\
    );
\add_ln51_265_reg_21704_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_265_fu_19379_p2(0),
      Q => add_ln51_265_reg_21704(0),
      R => '0'
    );
\add_ln51_265_reg_21704_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_265_fu_19379_p2(1),
      Q => add_ln51_265_reg_21704(1),
      R => '0'
    );
\add_ln51_265_reg_21704_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_265_fu_19379_p2(2),
      Q => add_ln51_265_reg_21704(2),
      R => '0'
    );
\add_ln51_265_reg_21704_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_265_fu_19379_p2(3),
      Q => add_ln51_265_reg_21704(3),
      R => '0'
    );
\add_ln51_265_reg_21704_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_265_fu_19379_p2(4),
      Q => add_ln51_265_reg_21704(4),
      R => '0'
    );
\add_ln51_270_reg_21124_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_270_fu_15846_p2(0),
      Q => add_ln51_270_reg_21124(0),
      R => '0'
    );
\add_ln51_270_reg_21124_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_270_fu_15846_p2(1),
      Q => add_ln51_270_reg_21124(1),
      R => '0'
    );
\add_ln51_270_reg_21124_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_270_fu_15846_p2(2),
      Q => add_ln51_270_reg_21124(2),
      R => '0'
    );
\add_ln51_275_reg_21129_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_275_fu_15884_p2(0),
      Q => add_ln51_275_reg_21129(0),
      R => '0'
    );
\add_ln51_275_reg_21129_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_275_fu_15884_p2(1),
      Q => add_ln51_275_reg_21129(1),
      R => '0'
    );
\add_ln51_275_reg_21129_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_275_fu_15884_p2(2),
      Q => add_ln51_275_reg_21129(2),
      R => '0'
    );
\add_ln51_27_reg_20874_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_27_fu_14396_p2(0),
      Q => add_ln51_27_reg_20874(0),
      R => '0'
    );
\add_ln51_27_reg_20874_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_27_fu_14396_p2(1),
      Q => add_ln51_27_reg_20874(1),
      R => '0'
    );
\add_ln51_27_reg_20874_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_27_fu_14396_p2(2),
      Q => add_ln51_27_reg_20874(2),
      R => '0'
    );
\add_ln51_281_reg_21134_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_281_fu_15922_p2(0),
      Q => add_ln51_281_reg_21134(0),
      R => '0'
    );
\add_ln51_281_reg_21134_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_281_fu_15922_p2(1),
      Q => add_ln51_281_reg_21134(1),
      R => '0'
    );
\add_ln51_281_reg_21134_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_281_fu_15922_p2(2),
      Q => add_ln51_281_reg_21134(2),
      R => '0'
    );
\add_ln51_283_reg_21139_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_283_fu_15934_p2(0),
      Q => add_ln51_283_reg_21139(0),
      R => '0'
    );
\add_ln51_283_reg_21139_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_283_fu_15934_p2(1),
      Q => add_ln51_283_reg_21139(1),
      R => '0'
    );
\add_ln51_284_reg_21144_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_284_fu_15940_p2(0),
      Q => add_ln51_284_reg_21144(0),
      R => '0'
    );
\add_ln51_284_reg_21144_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_284_fu_15940_p2(1),
      Q => add_ln51_284_reg_21144(1),
      R => '0'
    );
\add_ln51_285_reg_21149_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_285_fu_15946_p2(0),
      Q => add_ln51_285_reg_21149(0),
      R => '0'
    );
\add_ln51_285_reg_21149_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_285_fu_15946_p2(1),
      Q => add_ln51_285_reg_21149(1),
      R => '0'
    );
\add_ln51_289_reg_21709[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => add_ln51_281_reg_21134(0),
      I1 => add_ln51_270_reg_21124(0),
      I2 => add_ln51_275_reg_21129(0),
      I3 => add_ln51_283_reg_21139(0),
      I4 => add_ln51_284_reg_21144(0),
      I5 => add_ln51_285_reg_21149(0),
      O => add_ln51_289_fu_19439_p2(0)
    );
\add_ln51_289_reg_21709[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A995566A"
    )
        port map (
      I0 => \add_ln51_289_reg_21709[1]_i_2_n_5\,
      I1 => add_ln51_270_reg_21124(0),
      I2 => add_ln51_281_reg_21134(0),
      I3 => add_ln51_275_reg_21129(0),
      I4 => \add_ln51_289_reg_21709[1]_i_3_n_5\,
      O => add_ln51_289_fu_19439_p2(1)
    );
\add_ln51_289_reg_21709[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9600009600969600"
    )
        port map (
      I0 => add_ln51_283_reg_21139(0),
      I1 => add_ln51_284_reg_21144(0),
      I2 => add_ln51_285_reg_21149(0),
      I3 => add_ln51_281_reg_21134(0),
      I4 => add_ln51_270_reg_21124(0),
      I5 => add_ln51_275_reg_21129(0),
      O => \add_ln51_289_reg_21709[1]_i_2_n_5\
    );
\add_ln51_289_reg_21709[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln51_281_reg_21134(1),
      I1 => add_ln51_270_reg_21124(1),
      I2 => add_ln51_275_reg_21129(1),
      I3 => zext_ln51_192_fu_19425_p1(1),
      O => \add_ln51_289_reg_21709[1]_i_3_n_5\
    );
\add_ln51_289_reg_21709[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \add_ln51_289_reg_21709[4]_i_6_n_5\,
      I1 => \add_ln51_289_reg_21709[4]_i_7_n_5\,
      I2 => \add_ln51_289_reg_21709[2]_i_2_n_5\,
      O => add_ln51_289_fu_19439_p2(2)
    );
\add_ln51_289_reg_21709[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => add_ln51_275_reg_21129(1),
      I1 => add_ln51_281_reg_21134(1),
      I2 => add_ln51_270_reg_21124(1),
      I3 => zext_ln51_192_fu_19425_p1(2),
      I4 => \add_ln51_289_reg_21709[4]_i_4_n_5\,
      O => \add_ln51_289_reg_21709[2]_i_2_n_5\
    );
\add_ln51_289_reg_21709[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E187871E871E1E78"
    )
        port map (
      I0 => \add_ln51_289_reg_21709[4]_i_6_n_5\,
      I1 => \add_ln51_289_reg_21709[4]_i_7_n_5\,
      I2 => \add_ln51_289_reg_21709[4]_i_2_n_5\,
      I3 => zext_ln51_192_fu_19425_p1(2),
      I4 => \add_ln51_289_reg_21709[4]_i_4_n_5\,
      I5 => \add_ln51_289_reg_21709[4]_i_3_n_5\,
      O => add_ln51_289_fu_19439_p2(3)
    );
\add_ln51_289_reg_21709[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEAEAA8EAA8A880"
    )
        port map (
      I0 => \add_ln51_289_reg_21709[4]_i_2_n_5\,
      I1 => \add_ln51_289_reg_21709[4]_i_3_n_5\,
      I2 => \add_ln51_289_reg_21709[4]_i_4_n_5\,
      I3 => zext_ln51_192_fu_19425_p1(2),
      I4 => \add_ln51_289_reg_21709[4]_i_6_n_5\,
      I5 => \add_ln51_289_reg_21709[4]_i_7_n_5\,
      O => add_ln51_289_fu_19439_p2(4)
    );
\add_ln51_289_reg_21709[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln51_270_reg_21124(2),
      I1 => add_ln51_281_reg_21134(2),
      I2 => add_ln51_275_reg_21129(2),
      O => \add_ln51_289_reg_21709[4]_i_2_n_5\
    );
\add_ln51_289_reg_21709[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln51_270_reg_21124(1),
      I1 => add_ln51_281_reg_21134(1),
      I2 => add_ln51_275_reg_21129(1),
      O => \add_ln51_289_reg_21709[4]_i_3_n_5\
    );
\add_ln51_289_reg_21709[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln51_275_reg_21129(2),
      I1 => add_ln51_270_reg_21124(2),
      I2 => add_ln51_281_reg_21134(2),
      O => \add_ln51_289_reg_21709[4]_i_4_n_5\
    );
\add_ln51_289_reg_21709[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17FFFFE8FFE8E800"
    )
        port map (
      I0 => add_ln51_284_reg_21144(0),
      I1 => add_ln51_283_reg_21139(0),
      I2 => add_ln51_285_reg_21149(0),
      I3 => add_ln51_285_reg_21149(1),
      I4 => add_ln51_283_reg_21139(1),
      I5 => add_ln51_284_reg_21144(1),
      O => zext_ln51_192_fu_19425_p1(2)
    );
\add_ln51_289_reg_21709[4]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => add_ln51_275_reg_21129(0),
      I1 => add_ln51_281_reg_21134(0),
      I2 => add_ln51_270_reg_21124(0),
      I3 => \add_ln51_289_reg_21709[1]_i_3_n_5\,
      I4 => \add_ln51_289_reg_21709[1]_i_2_n_5\,
      O => \add_ln51_289_reg_21709[4]_i_6_n_5\
    );
\add_ln51_289_reg_21709[4]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8228"
    )
        port map (
      I0 => zext_ln51_192_fu_19425_p1(1),
      I1 => add_ln51_281_reg_21134(1),
      I2 => add_ln51_270_reg_21124(1),
      I3 => add_ln51_275_reg_21129(1),
      O => \add_ln51_289_reg_21709[4]_i_7_n_5\
    );
\add_ln51_289_reg_21709[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => add_ln51_285_reg_21149(0),
      I1 => add_ln51_283_reg_21139(0),
      I2 => add_ln51_284_reg_21144(0),
      I3 => add_ln51_283_reg_21139(1),
      I4 => add_ln51_284_reg_21144(1),
      I5 => add_ln51_285_reg_21149(1),
      O => zext_ln51_192_fu_19425_p1(1)
    );
\add_ln51_289_reg_21709_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_289_fu_19439_p2(0),
      Q => add_ln51_289_reg_21709(0),
      R => '0'
    );
\add_ln51_289_reg_21709_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_289_fu_19439_p2(1),
      Q => add_ln51_289_reg_21709(1),
      R => '0'
    );
\add_ln51_289_reg_21709_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_289_fu_19439_p2(2),
      Q => add_ln51_289_reg_21709(2),
      R => '0'
    );
\add_ln51_289_reg_21709_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_289_fu_19439_p2(3),
      Q => add_ln51_289_reg_21709(3),
      R => '0'
    );
\add_ln51_289_reg_21709_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_289_fu_19439_p2(4),
      Q => add_ln51_289_reg_21709(4),
      R => '0'
    );
\add_ln51_296_reg_21154_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_296_fu_15984_p2(0),
      Q => add_ln51_296_reg_21154(0),
      R => '0'
    );
\add_ln51_296_reg_21154_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_296_fu_15984_p2(1),
      Q => add_ln51_296_reg_21154(1),
      R => '0'
    );
\add_ln51_296_reg_21154_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_296_fu_15984_p2(2),
      Q => add_ln51_296_reg_21154(2),
      R => '0'
    );
\add_ln51_301_reg_21159_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_301_fu_16022_p2(0),
      Q => add_ln51_301_reg_21159(0),
      R => '0'
    );
\add_ln51_301_reg_21159_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_301_fu_16022_p2(1),
      Q => add_ln51_301_reg_21159(1),
      R => '0'
    );
\add_ln51_301_reg_21159_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_301_fu_16022_p2(2),
      Q => add_ln51_301_reg_21159(2),
      R => '0'
    );
\add_ln51_307_reg_21164_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_307_fu_16060_p2(0),
      Q => add_ln51_307_reg_21164(0),
      R => '0'
    );
\add_ln51_307_reg_21164_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_307_fu_16060_p2(1),
      Q => add_ln51_307_reg_21164(1),
      R => '0'
    );
\add_ln51_307_reg_21164_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_307_fu_16060_p2(2),
      Q => add_ln51_307_reg_21164(2),
      R => '0'
    );
\add_ln51_312_reg_21169_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_312_fu_16098_p2(0),
      Q => add_ln51_312_reg_21169(0),
      R => '0'
    );
\add_ln51_312_reg_21169_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_312_fu_16098_p2(1),
      Q => add_ln51_312_reg_21169(1),
      R => '0'
    );
\add_ln51_312_reg_21169_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_312_fu_16098_p2(2),
      Q => add_ln51_312_reg_21169(2),
      R => '0'
    );
\add_ln51_314_reg_21714[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln51_301_reg_21159(0),
      I1 => add_ln51_307_reg_21164(0),
      I2 => add_ln51_296_reg_21154(0),
      I3 => add_ln51_312_reg_21169(0),
      O => add_ln51_314_fu_19477_p2(0)
    );
\add_ln51_314_reg_21714[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"81177EE8"
    )
        port map (
      I0 => add_ln51_312_reg_21169(0),
      I1 => add_ln51_301_reg_21159(0),
      I2 => add_ln51_296_reg_21154(0),
      I3 => add_ln51_307_reg_21164(0),
      I4 => \add_ln51_314_reg_21714[1]_i_2_n_5\,
      O => add_ln51_314_fu_19477_p2(1)
    );
\add_ln51_314_reg_21714[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln51_301_reg_21159(1),
      I1 => add_ln51_307_reg_21164(1),
      I2 => add_ln51_296_reg_21154(1),
      I3 => add_ln51_312_reg_21169(1),
      O => \add_ln51_314_reg_21714[1]_i_2_n_5\
    );
\add_ln51_314_reg_21714[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699666666666"
    )
        port map (
      I0 => \add_ln51_314_reg_21714[2]_i_2_n_5\,
      I1 => \add_ln51_314_reg_21714[2]_i_3_n_5\,
      I2 => add_ln51_301_reg_21159(1),
      I3 => add_ln51_307_reg_21164(1),
      I4 => add_ln51_296_reg_21154(1),
      I5 => add_ln51_312_reg_21169(1),
      O => add_ln51_314_fu_19477_p2(2)
    );
\add_ln51_314_reg_21714[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEE88000"
    )
        port map (
      I0 => add_ln51_312_reg_21169(0),
      I1 => add_ln51_301_reg_21159(0),
      I2 => add_ln51_307_reg_21164(0),
      I3 => add_ln51_296_reg_21154(0),
      I4 => \add_ln51_314_reg_21714[1]_i_2_n_5\,
      O => \add_ln51_314_reg_21714[2]_i_2_n_5\
    );
\add_ln51_314_reg_21714[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => add_ln51_312_reg_21169(2),
      I1 => add_ln51_296_reg_21154(2),
      I2 => add_ln51_307_reg_21164(2),
      I3 => add_ln51_301_reg_21159(2),
      I4 => \add_ln51_314_reg_21714[4]_i_3_n_5\,
      O => \add_ln51_314_reg_21714[2]_i_3_n_5\
    );
\add_ln51_314_reg_21714[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A99595569556566A"
    )
        port map (
      I0 => \add_ln51_314_reg_21714[4]_i_2_n_5\,
      I1 => add_ln51_301_reg_21159(2),
      I2 => add_ln51_307_reg_21164(2),
      I3 => add_ln51_296_reg_21154(2),
      I4 => add_ln51_312_reg_21169(2),
      I5 => \add_ln51_314_reg_21714[4]_i_3_n_5\,
      O => add_ln51_314_fu_19477_p2(3)
    );
\add_ln51_314_reg_21714[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEAEAA8EAA8A880"
    )
        port map (
      I0 => \add_ln51_314_reg_21714[4]_i_2_n_5\,
      I1 => add_ln51_301_reg_21159(2),
      I2 => add_ln51_296_reg_21154(2),
      I3 => add_ln51_307_reg_21164(2),
      I4 => \add_ln51_314_reg_21714[4]_i_3_n_5\,
      I5 => add_ln51_312_reg_21169(2),
      O => add_ln51_314_fu_19477_p2(4)
    );
\add_ln51_314_reg_21714[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EBBEAAAA82280000"
    )
        port map (
      I0 => \add_ln51_314_reg_21714[2]_i_2_n_5\,
      I1 => add_ln51_301_reg_21159(1),
      I2 => add_ln51_307_reg_21164(1),
      I3 => add_ln51_296_reg_21154(1),
      I4 => add_ln51_312_reg_21169(1),
      I5 => \add_ln51_314_reg_21714[2]_i_3_n_5\,
      O => \add_ln51_314_reg_21714[4]_i_2_n_5\
    );
\add_ln51_314_reg_21714[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln51_301_reg_21159(1),
      I1 => add_ln51_296_reg_21154(1),
      I2 => add_ln51_307_reg_21164(1),
      O => \add_ln51_314_reg_21714[4]_i_3_n_5\
    );
\add_ln51_314_reg_21714_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_314_fu_19477_p2(0),
      Q => add_ln51_314_reg_21714(0),
      R => '0'
    );
\add_ln51_314_reg_21714_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_314_fu_19477_p2(1),
      Q => add_ln51_314_reg_21714(1),
      R => '0'
    );
\add_ln51_314_reg_21714_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_314_fu_19477_p2(2),
      Q => add_ln51_314_reg_21714(2),
      R => '0'
    );
\add_ln51_314_reg_21714_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_314_fu_19477_p2(3),
      Q => add_ln51_314_reg_21714(3),
      R => '0'
    );
\add_ln51_314_reg_21714_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_314_fu_19477_p2(4),
      Q => add_ln51_314_reg_21714(4),
      R => '0'
    );
\add_ln51_319_reg_21174_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_319_fu_16136_p2(0),
      Q => add_ln51_319_reg_21174(0),
      R => '0'
    );
\add_ln51_319_reg_21174_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_319_fu_16136_p2(1),
      Q => add_ln51_319_reg_21174(1),
      R => '0'
    );
\add_ln51_319_reg_21174_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_319_fu_16136_p2(2),
      Q => add_ln51_319_reg_21174(2),
      R => '0'
    );
\add_ln51_324_reg_21179_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_324_fu_16174_p2(0),
      Q => add_ln51_324_reg_21179(0),
      R => '0'
    );
\add_ln51_324_reg_21179_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_324_fu_16174_p2(1),
      Q => add_ln51_324_reg_21179(1),
      R => '0'
    );
\add_ln51_324_reg_21179_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_324_fu_16174_p2(2),
      Q => add_ln51_324_reg_21179(2),
      R => '0'
    );
\add_ln51_32_reg_20879_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_32_fu_14434_p2(0),
      Q => add_ln51_32_reg_20879(0),
      R => '0'
    );
\add_ln51_32_reg_20879_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_32_fu_14434_p2(1),
      Q => add_ln51_32_reg_20879(1),
      R => '0'
    );
\add_ln51_32_reg_20879_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_32_fu_14434_p2(2),
      Q => add_ln51_32_reg_20879(2),
      R => '0'
    );
\add_ln51_330_reg_21184_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_330_fu_16212_p2(0),
      Q => add_ln51_330_reg_21184(0),
      R => '0'
    );
\add_ln51_330_reg_21184_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_330_fu_16212_p2(1),
      Q => add_ln51_330_reg_21184(1),
      R => '0'
    );
\add_ln51_330_reg_21184_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_330_fu_16212_p2(2),
      Q => add_ln51_330_reg_21184(2),
      R => '0'
    );
\add_ln51_332_reg_21189_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_332_fu_16224_p2(0),
      Q => add_ln51_332_reg_21189(0),
      R => '0'
    );
\add_ln51_332_reg_21189_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_332_fu_16224_p2(1),
      Q => add_ln51_332_reg_21189(1),
      R => '0'
    );
\add_ln51_333_reg_21194_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_333_fu_16230_p2(0),
      Q => add_ln51_333_reg_21194(0),
      R => '0'
    );
\add_ln51_333_reg_21194_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_333_fu_16230_p2(1),
      Q => add_ln51_333_reg_21194(1),
      R => '0'
    );
\add_ln51_334_reg_21199_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_334_fu_16236_p2(0),
      Q => add_ln51_334_reg_21199(0),
      R => '0'
    );
\add_ln51_334_reg_21199_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_334_fu_16236_p2(1),
      Q => add_ln51_334_reg_21199(1),
      R => '0'
    );
\add_ln51_338_reg_21719[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => add_ln51_330_reg_21184(0),
      I1 => add_ln51_319_reg_21174(0),
      I2 => add_ln51_324_reg_21179(0),
      I3 => add_ln51_332_reg_21189(0),
      I4 => add_ln51_333_reg_21194(0),
      I5 => add_ln51_334_reg_21199(0),
      O => add_ln51_338_fu_19537_p2(0)
    );
\add_ln51_338_reg_21719[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A995566A"
    )
        port map (
      I0 => \add_ln51_338_reg_21719[1]_i_2_n_5\,
      I1 => add_ln51_319_reg_21174(0),
      I2 => add_ln51_330_reg_21184(0),
      I3 => add_ln51_324_reg_21179(0),
      I4 => \add_ln51_338_reg_21719[1]_i_3_n_5\,
      O => add_ln51_338_fu_19537_p2(1)
    );
\add_ln51_338_reg_21719[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9600009600969600"
    )
        port map (
      I0 => add_ln51_332_reg_21189(0),
      I1 => add_ln51_333_reg_21194(0),
      I2 => add_ln51_334_reg_21199(0),
      I3 => add_ln51_330_reg_21184(0),
      I4 => add_ln51_319_reg_21174(0),
      I5 => add_ln51_324_reg_21179(0),
      O => \add_ln51_338_reg_21719[1]_i_2_n_5\
    );
\add_ln51_338_reg_21719[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln51_330_reg_21184(1),
      I1 => add_ln51_319_reg_21174(1),
      I2 => add_ln51_324_reg_21179(1),
      I3 => zext_ln51_225_fu_19523_p1(1),
      O => \add_ln51_338_reg_21719[1]_i_3_n_5\
    );
\add_ln51_338_reg_21719[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \add_ln51_338_reg_21719[4]_i_6_n_5\,
      I1 => \add_ln51_338_reg_21719[4]_i_7_n_5\,
      I2 => \add_ln51_338_reg_21719[2]_i_2_n_5\,
      O => add_ln51_338_fu_19537_p2(2)
    );
\add_ln51_338_reg_21719[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => add_ln51_324_reg_21179(1),
      I1 => add_ln51_330_reg_21184(1),
      I2 => add_ln51_319_reg_21174(1),
      I3 => zext_ln51_225_fu_19523_p1(2),
      I4 => \add_ln51_338_reg_21719[4]_i_4_n_5\,
      O => \add_ln51_338_reg_21719[2]_i_2_n_5\
    );
\add_ln51_338_reg_21719[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E187871E871E1E78"
    )
        port map (
      I0 => \add_ln51_338_reg_21719[4]_i_6_n_5\,
      I1 => \add_ln51_338_reg_21719[4]_i_7_n_5\,
      I2 => \add_ln51_338_reg_21719[4]_i_2_n_5\,
      I3 => zext_ln51_225_fu_19523_p1(2),
      I4 => \add_ln51_338_reg_21719[4]_i_4_n_5\,
      I5 => \add_ln51_338_reg_21719[4]_i_3_n_5\,
      O => add_ln51_338_fu_19537_p2(3)
    );
\add_ln51_338_reg_21719[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEAEAA8EAA8A880"
    )
        port map (
      I0 => \add_ln51_338_reg_21719[4]_i_2_n_5\,
      I1 => \add_ln51_338_reg_21719[4]_i_3_n_5\,
      I2 => \add_ln51_338_reg_21719[4]_i_4_n_5\,
      I3 => zext_ln51_225_fu_19523_p1(2),
      I4 => \add_ln51_338_reg_21719[4]_i_6_n_5\,
      I5 => \add_ln51_338_reg_21719[4]_i_7_n_5\,
      O => add_ln51_338_fu_19537_p2(4)
    );
\add_ln51_338_reg_21719[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln51_319_reg_21174(2),
      I1 => add_ln51_330_reg_21184(2),
      I2 => add_ln51_324_reg_21179(2),
      O => \add_ln51_338_reg_21719[4]_i_2_n_5\
    );
\add_ln51_338_reg_21719[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln51_319_reg_21174(1),
      I1 => add_ln51_330_reg_21184(1),
      I2 => add_ln51_324_reg_21179(1),
      O => \add_ln51_338_reg_21719[4]_i_3_n_5\
    );
\add_ln51_338_reg_21719[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln51_324_reg_21179(2),
      I1 => add_ln51_319_reg_21174(2),
      I2 => add_ln51_330_reg_21184(2),
      O => \add_ln51_338_reg_21719[4]_i_4_n_5\
    );
\add_ln51_338_reg_21719[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17FFFFE8FFE8E800"
    )
        port map (
      I0 => add_ln51_333_reg_21194(0),
      I1 => add_ln51_332_reg_21189(0),
      I2 => add_ln51_334_reg_21199(0),
      I3 => add_ln51_334_reg_21199(1),
      I4 => add_ln51_332_reg_21189(1),
      I5 => add_ln51_333_reg_21194(1),
      O => zext_ln51_225_fu_19523_p1(2)
    );
\add_ln51_338_reg_21719[4]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => add_ln51_324_reg_21179(0),
      I1 => add_ln51_330_reg_21184(0),
      I2 => add_ln51_319_reg_21174(0),
      I3 => \add_ln51_338_reg_21719[1]_i_3_n_5\,
      I4 => \add_ln51_338_reg_21719[1]_i_2_n_5\,
      O => \add_ln51_338_reg_21719[4]_i_6_n_5\
    );
\add_ln51_338_reg_21719[4]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8228"
    )
        port map (
      I0 => zext_ln51_225_fu_19523_p1(1),
      I1 => add_ln51_330_reg_21184(1),
      I2 => add_ln51_319_reg_21174(1),
      I3 => add_ln51_324_reg_21179(1),
      O => \add_ln51_338_reg_21719[4]_i_7_n_5\
    );
\add_ln51_338_reg_21719[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => add_ln51_334_reg_21199(0),
      I1 => add_ln51_332_reg_21189(0),
      I2 => add_ln51_333_reg_21194(0),
      I3 => add_ln51_332_reg_21189(1),
      I4 => add_ln51_333_reg_21194(1),
      I5 => add_ln51_334_reg_21199(1),
      O => zext_ln51_225_fu_19523_p1(1)
    );
\add_ln51_338_reg_21719_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_338_fu_19537_p2(0),
      Q => add_ln51_338_reg_21719(0),
      R => '0'
    );
\add_ln51_338_reg_21719_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_338_fu_19537_p2(1),
      Q => add_ln51_338_reg_21719(1),
      R => '0'
    );
\add_ln51_338_reg_21719_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_338_fu_19537_p2(2),
      Q => add_ln51_338_reg_21719(2),
      R => '0'
    );
\add_ln51_338_reg_21719_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_338_fu_19537_p2(3),
      Q => add_ln51_338_reg_21719(3),
      R => '0'
    );
\add_ln51_338_reg_21719_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_338_fu_19537_p2(4),
      Q => add_ln51_338_reg_21719(4),
      R => '0'
    );
\add_ln51_344_reg_21204_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_344_fu_16274_p2(0),
      Q => add_ln51_344_reg_21204(0),
      R => '0'
    );
\add_ln51_344_reg_21204_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_344_fu_16274_p2(1),
      Q => add_ln51_344_reg_21204(1),
      R => '0'
    );
\add_ln51_344_reg_21204_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_344_fu_16274_p2(2),
      Q => add_ln51_344_reg_21204(2),
      R => '0'
    );
\add_ln51_349_reg_21209_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_349_fu_16312_p2(0),
      Q => add_ln51_349_reg_21209(0),
      R => '0'
    );
\add_ln51_349_reg_21209_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_349_fu_16312_p2(1),
      Q => add_ln51_349_reg_21209(1),
      R => '0'
    );
\add_ln51_349_reg_21209_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_349_fu_16312_p2(2),
      Q => add_ln51_349_reg_21209(2),
      R => '0'
    );
\add_ln51_355_reg_21214_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_355_fu_16350_p2(0),
      Q => add_ln51_355_reg_21214(0),
      R => '0'
    );
\add_ln51_355_reg_21214_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_355_fu_16350_p2(1),
      Q => add_ln51_355_reg_21214(1),
      R => '0'
    );
\add_ln51_355_reg_21214_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_355_fu_16350_p2(2),
      Q => add_ln51_355_reg_21214(2),
      R => '0'
    );
\add_ln51_360_reg_21219_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_360_fu_16388_p2(0),
      Q => add_ln51_360_reg_21219(0),
      R => '0'
    );
\add_ln51_360_reg_21219_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_360_fu_16388_p2(1),
      Q => add_ln51_360_reg_21219(1),
      R => '0'
    );
\add_ln51_360_reg_21219_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_360_fu_16388_p2(2),
      Q => add_ln51_360_reg_21219(2),
      R => '0'
    );
\add_ln51_362_reg_21724[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln51_349_reg_21209(0),
      I1 => add_ln51_355_reg_21214(0),
      I2 => add_ln51_344_reg_21204(0),
      I3 => add_ln51_360_reg_21219(0),
      O => add_ln51_362_fu_19575_p2(0)
    );
\add_ln51_362_reg_21724[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"81177EE8"
    )
        port map (
      I0 => add_ln51_360_reg_21219(0),
      I1 => add_ln51_349_reg_21209(0),
      I2 => add_ln51_344_reg_21204(0),
      I3 => add_ln51_355_reg_21214(0),
      I4 => \add_ln51_362_reg_21724[1]_i_2_n_5\,
      O => add_ln51_362_fu_19575_p2(1)
    );
\add_ln51_362_reg_21724[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln51_349_reg_21209(1),
      I1 => add_ln51_355_reg_21214(1),
      I2 => add_ln51_344_reg_21204(1),
      I3 => add_ln51_360_reg_21219(1),
      O => \add_ln51_362_reg_21724[1]_i_2_n_5\
    );
\add_ln51_362_reg_21724[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699666666666"
    )
        port map (
      I0 => \add_ln51_362_reg_21724[2]_i_2_n_5\,
      I1 => \add_ln51_362_reg_21724[2]_i_3_n_5\,
      I2 => add_ln51_349_reg_21209(1),
      I3 => add_ln51_355_reg_21214(1),
      I4 => add_ln51_344_reg_21204(1),
      I5 => add_ln51_360_reg_21219(1),
      O => add_ln51_362_fu_19575_p2(2)
    );
\add_ln51_362_reg_21724[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEE88000"
    )
        port map (
      I0 => add_ln51_360_reg_21219(0),
      I1 => add_ln51_349_reg_21209(0),
      I2 => add_ln51_355_reg_21214(0),
      I3 => add_ln51_344_reg_21204(0),
      I4 => \add_ln51_362_reg_21724[1]_i_2_n_5\,
      O => \add_ln51_362_reg_21724[2]_i_2_n_5\
    );
\add_ln51_362_reg_21724[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => add_ln51_360_reg_21219(2),
      I1 => add_ln51_344_reg_21204(2),
      I2 => add_ln51_355_reg_21214(2),
      I3 => add_ln51_349_reg_21209(2),
      I4 => \add_ln51_362_reg_21724[4]_i_3_n_5\,
      O => \add_ln51_362_reg_21724[2]_i_3_n_5\
    );
\add_ln51_362_reg_21724[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A99595569556566A"
    )
        port map (
      I0 => \add_ln51_362_reg_21724[4]_i_2_n_5\,
      I1 => add_ln51_349_reg_21209(2),
      I2 => add_ln51_355_reg_21214(2),
      I3 => add_ln51_344_reg_21204(2),
      I4 => add_ln51_360_reg_21219(2),
      I5 => \add_ln51_362_reg_21724[4]_i_3_n_5\,
      O => add_ln51_362_fu_19575_p2(3)
    );
\add_ln51_362_reg_21724[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEAEAA8EAA8A880"
    )
        port map (
      I0 => \add_ln51_362_reg_21724[4]_i_2_n_5\,
      I1 => add_ln51_349_reg_21209(2),
      I2 => add_ln51_344_reg_21204(2),
      I3 => add_ln51_355_reg_21214(2),
      I4 => \add_ln51_362_reg_21724[4]_i_3_n_5\,
      I5 => add_ln51_360_reg_21219(2),
      O => add_ln51_362_fu_19575_p2(4)
    );
\add_ln51_362_reg_21724[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EBBEAAAA82280000"
    )
        port map (
      I0 => \add_ln51_362_reg_21724[2]_i_2_n_5\,
      I1 => add_ln51_349_reg_21209(1),
      I2 => add_ln51_355_reg_21214(1),
      I3 => add_ln51_344_reg_21204(1),
      I4 => add_ln51_360_reg_21219(1),
      I5 => \add_ln51_362_reg_21724[2]_i_3_n_5\,
      O => \add_ln51_362_reg_21724[4]_i_2_n_5\
    );
\add_ln51_362_reg_21724[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln51_349_reg_21209(1),
      I1 => add_ln51_344_reg_21204(1),
      I2 => add_ln51_355_reg_21214(1),
      O => \add_ln51_362_reg_21724[4]_i_3_n_5\
    );
\add_ln51_362_reg_21724_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_362_fu_19575_p2(0),
      Q => add_ln51_362_reg_21724(0),
      R => '0'
    );
\add_ln51_362_reg_21724_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_362_fu_19575_p2(1),
      Q => add_ln51_362_reg_21724(1),
      R => '0'
    );
\add_ln51_362_reg_21724_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_362_fu_19575_p2(2),
      Q => add_ln51_362_reg_21724(2),
      R => '0'
    );
\add_ln51_362_reg_21724_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_362_fu_19575_p2(3),
      Q => add_ln51_362_reg_21724(3),
      R => '0'
    );
\add_ln51_362_reg_21724_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_362_fu_19575_p2(4),
      Q => add_ln51_362_reg_21724(4),
      R => '0'
    );
\add_ln51_367_reg_21224_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_367_fu_16426_p2(0),
      Q => add_ln51_367_reg_21224(0),
      R => '0'
    );
\add_ln51_367_reg_21224_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_367_fu_16426_p2(1),
      Q => add_ln51_367_reg_21224(1),
      R => '0'
    );
\add_ln51_367_reg_21224_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_367_fu_16426_p2(2),
      Q => add_ln51_367_reg_21224(2),
      R => '0'
    );
\add_ln51_372_reg_21229_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_372_fu_16464_p2(0),
      Q => add_ln51_372_reg_21229(0),
      R => '0'
    );
\add_ln51_372_reg_21229_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_372_fu_16464_p2(1),
      Q => add_ln51_372_reg_21229(1),
      R => '0'
    );
\add_ln51_372_reg_21229_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_372_fu_16464_p2(2),
      Q => add_ln51_372_reg_21229(2),
      R => '0'
    );
\add_ln51_378_reg_21234_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_378_fu_16502_p2(0),
      Q => add_ln51_378_reg_21234(0),
      R => '0'
    );
\add_ln51_378_reg_21234_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_378_fu_16502_p2(1),
      Q => add_ln51_378_reg_21234(1),
      R => '0'
    );
\add_ln51_378_reg_21234_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_378_fu_16502_p2(2),
      Q => add_ln51_378_reg_21234(2),
      R => '0'
    );
\add_ln51_380_reg_21239_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_380_fu_16514_p2(0),
      Q => add_ln51_380_reg_21239(0),
      R => '0'
    );
\add_ln51_380_reg_21239_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_380_fu_16514_p2(1),
      Q => add_ln51_380_reg_21239(1),
      R => '0'
    );
\add_ln51_381_reg_21244_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_381_fu_16520_p2(0),
      Q => add_ln51_381_reg_21244(0),
      R => '0'
    );
\add_ln51_381_reg_21244_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_381_fu_16520_p2(1),
      Q => add_ln51_381_reg_21244(1),
      R => '0'
    );
\add_ln51_382_reg_21249_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_382_fu_16526_p2(0),
      Q => add_ln51_382_reg_21249(0),
      R => '0'
    );
\add_ln51_382_reg_21249_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_382_fu_16526_p2(1),
      Q => add_ln51_382_reg_21249(1),
      R => '0'
    );
\add_ln51_386_reg_21729[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => add_ln51_378_reg_21234(0),
      I1 => add_ln51_367_reg_21224(0),
      I2 => add_ln51_372_reg_21229(0),
      I3 => add_ln51_380_reg_21239(0),
      I4 => add_ln51_381_reg_21244(0),
      I5 => add_ln51_382_reg_21249(0),
      O => add_ln51_386_fu_19635_p2(0)
    );
\add_ln51_386_reg_21729[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A995566A"
    )
        port map (
      I0 => \add_ln51_386_reg_21729[1]_i_2_n_5\,
      I1 => add_ln51_367_reg_21224(0),
      I2 => add_ln51_378_reg_21234(0),
      I3 => add_ln51_372_reg_21229(0),
      I4 => \add_ln51_386_reg_21729[1]_i_3_n_5\,
      O => add_ln51_386_fu_19635_p2(1)
    );
\add_ln51_386_reg_21729[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9600009600969600"
    )
        port map (
      I0 => add_ln51_380_reg_21239(0),
      I1 => add_ln51_381_reg_21244(0),
      I2 => add_ln51_382_reg_21249(0),
      I3 => add_ln51_378_reg_21234(0),
      I4 => add_ln51_367_reg_21224(0),
      I5 => add_ln51_372_reg_21229(0),
      O => \add_ln51_386_reg_21729[1]_i_2_n_5\
    );
\add_ln51_386_reg_21729[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln51_378_reg_21234(1),
      I1 => add_ln51_367_reg_21224(1),
      I2 => add_ln51_372_reg_21229(1),
      I3 => zext_ln51_257_fu_19621_p1(1),
      O => \add_ln51_386_reg_21729[1]_i_3_n_5\
    );
\add_ln51_386_reg_21729[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \add_ln51_386_reg_21729[4]_i_6_n_5\,
      I1 => \add_ln51_386_reg_21729[4]_i_7_n_5\,
      I2 => \add_ln51_386_reg_21729[2]_i_2_n_5\,
      O => add_ln51_386_fu_19635_p2(2)
    );
\add_ln51_386_reg_21729[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => add_ln51_372_reg_21229(1),
      I1 => add_ln51_378_reg_21234(1),
      I2 => add_ln51_367_reg_21224(1),
      I3 => zext_ln51_257_fu_19621_p1(2),
      I4 => \add_ln51_386_reg_21729[4]_i_4_n_5\,
      O => \add_ln51_386_reg_21729[2]_i_2_n_5\
    );
\add_ln51_386_reg_21729[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E187871E871E1E78"
    )
        port map (
      I0 => \add_ln51_386_reg_21729[4]_i_6_n_5\,
      I1 => \add_ln51_386_reg_21729[4]_i_7_n_5\,
      I2 => \add_ln51_386_reg_21729[4]_i_2_n_5\,
      I3 => zext_ln51_257_fu_19621_p1(2),
      I4 => \add_ln51_386_reg_21729[4]_i_4_n_5\,
      I5 => \add_ln51_386_reg_21729[4]_i_3_n_5\,
      O => add_ln51_386_fu_19635_p2(3)
    );
\add_ln51_386_reg_21729[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEAEAA8EAA8A880"
    )
        port map (
      I0 => \add_ln51_386_reg_21729[4]_i_2_n_5\,
      I1 => \add_ln51_386_reg_21729[4]_i_3_n_5\,
      I2 => \add_ln51_386_reg_21729[4]_i_4_n_5\,
      I3 => zext_ln51_257_fu_19621_p1(2),
      I4 => \add_ln51_386_reg_21729[4]_i_6_n_5\,
      I5 => \add_ln51_386_reg_21729[4]_i_7_n_5\,
      O => add_ln51_386_fu_19635_p2(4)
    );
\add_ln51_386_reg_21729[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln51_367_reg_21224(2),
      I1 => add_ln51_378_reg_21234(2),
      I2 => add_ln51_372_reg_21229(2),
      O => \add_ln51_386_reg_21729[4]_i_2_n_5\
    );
\add_ln51_386_reg_21729[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln51_367_reg_21224(1),
      I1 => add_ln51_378_reg_21234(1),
      I2 => add_ln51_372_reg_21229(1),
      O => \add_ln51_386_reg_21729[4]_i_3_n_5\
    );
\add_ln51_386_reg_21729[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln51_372_reg_21229(2),
      I1 => add_ln51_367_reg_21224(2),
      I2 => add_ln51_378_reg_21234(2),
      O => \add_ln51_386_reg_21729[4]_i_4_n_5\
    );
\add_ln51_386_reg_21729[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17FFFFE8FFE8E800"
    )
        port map (
      I0 => add_ln51_381_reg_21244(0),
      I1 => add_ln51_380_reg_21239(0),
      I2 => add_ln51_382_reg_21249(0),
      I3 => add_ln51_382_reg_21249(1),
      I4 => add_ln51_380_reg_21239(1),
      I5 => add_ln51_381_reg_21244(1),
      O => zext_ln51_257_fu_19621_p1(2)
    );
\add_ln51_386_reg_21729[4]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => add_ln51_372_reg_21229(0),
      I1 => add_ln51_378_reg_21234(0),
      I2 => add_ln51_367_reg_21224(0),
      I3 => \add_ln51_386_reg_21729[1]_i_3_n_5\,
      I4 => \add_ln51_386_reg_21729[1]_i_2_n_5\,
      O => \add_ln51_386_reg_21729[4]_i_6_n_5\
    );
\add_ln51_386_reg_21729[4]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8228"
    )
        port map (
      I0 => zext_ln51_257_fu_19621_p1(1),
      I1 => add_ln51_378_reg_21234(1),
      I2 => add_ln51_367_reg_21224(1),
      I3 => add_ln51_372_reg_21229(1),
      O => \add_ln51_386_reg_21729[4]_i_7_n_5\
    );
\add_ln51_386_reg_21729[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => add_ln51_382_reg_21249(0),
      I1 => add_ln51_380_reg_21239(0),
      I2 => add_ln51_381_reg_21244(0),
      I3 => add_ln51_380_reg_21239(1),
      I4 => add_ln51_381_reg_21244(1),
      I5 => add_ln51_382_reg_21249(1),
      O => zext_ln51_257_fu_19621_p1(1)
    );
\add_ln51_386_reg_21729_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_386_fu_19635_p2(0),
      Q => add_ln51_386_reg_21729(0),
      R => '0'
    );
\add_ln51_386_reg_21729_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_386_fu_19635_p2(1),
      Q => add_ln51_386_reg_21729(1),
      R => '0'
    );
\add_ln51_386_reg_21729_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_386_fu_19635_p2(2),
      Q => add_ln51_386_reg_21729(2),
      R => '0'
    );
\add_ln51_386_reg_21729_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_386_fu_19635_p2(3),
      Q => add_ln51_386_reg_21729(3),
      R => '0'
    );
\add_ln51_386_reg_21729_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_386_fu_19635_p2(4),
      Q => add_ln51_386_reg_21729(4),
      R => '0'
    );
\add_ln51_389_reg_21819[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => add_ln51_386_reg_21729(0),
      I1 => add_ln51_289_reg_21709(0),
      I2 => add_ln51_338_reg_21719(0),
      I3 => add_ln51_289_reg_21709(1),
      I4 => add_ln51_338_reg_21719(1),
      I5 => add_ln51_386_reg_21729(1),
      O => \add_ln51_389_reg_21819[3]_i_10_n_5\
    );
\add_ln51_389_reg_21819[3]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln51_217_reg_21694(2),
      I1 => \add_ln51_389_reg_21819[7]_i_39_n_5\,
      I2 => \add_ln51_389_reg_21819[7]_i_40_n_5\,
      O => \add_ln51_389_reg_21819[3]_i_11_n_5\
    );
\add_ln51_389_reg_21819[3]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln51_386_reg_21729(0),
      I1 => add_ln51_338_reg_21719(0),
      I2 => add_ln51_289_reg_21709(0),
      O => \add_ln51_389_reg_21819[3]_i_12_n_5\
    );
\add_ln51_389_reg_21819[3]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln51_362_reg_21724(0),
      I1 => add_ln51_241_reg_21699(0),
      I2 => add_ln51_314_reg_21714(0),
      O => \add_ln51_389_reg_21819[3]_i_13_n_5\
    );
\add_ln51_389_reg_21819[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \add_ln51_389_reg_21819[3]_i_9_n_5\,
      I1 => \add_ln51_389_reg_21819[3]_i_10_n_5\,
      I2 => add_ln51_217_reg_21694(1),
      I3 => add_ln51_265_reg_21704(2),
      I4 => \add_ln51_389_reg_21819[3]_i_11_n_5\,
      O => \add_ln51_389_reg_21819[3]_i_2_n_5\
    );
\add_ln51_389_reg_21819[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \add_ln51_389_reg_21819[3]_i_9_n_5\,
      I1 => \add_ln51_389_reg_21819[3]_i_10_n_5\,
      I2 => add_ln51_217_reg_21694(1),
      I3 => add_ln51_265_reg_21704(2),
      I4 => \add_ln51_389_reg_21819[3]_i_11_n_5\,
      O => \add_ln51_389_reg_21819[3]_i_3_n_5\
    );
\add_ln51_389_reg_21819[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln51_389_reg_21819[3]_i_10_n_5\,
      I1 => \add_ln51_389_reg_21819[3]_i_9_n_5\,
      I2 => add_ln51_217_reg_21694(1),
      I3 => add_ln51_265_reg_21704(1),
      O => \add_ln51_389_reg_21819[3]_i_4_n_5\
    );
\add_ln51_389_reg_21819[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => add_ln51_217_reg_21694(3),
      I1 => \add_ln51_389_reg_21819[7]_i_15_n_5\,
      I2 => \add_ln51_389_reg_21819[7]_i_16_n_5\,
      I3 => \add_ln51_389_reg_21819[3]_i_2_n_5\,
      I4 => add_ln51_265_reg_21704(3),
      I5 => \add_ln51_389_reg_21819[7]_i_17_n_5\,
      O => \add_ln51_389_reg_21819[3]_i_5_n_5\
    );
\add_ln51_389_reg_21819[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999999699969666"
    )
        port map (
      I0 => \add_ln51_389_reg_21819[3]_i_11_n_5\,
      I1 => add_ln51_265_reg_21704(2),
      I2 => add_ln51_217_reg_21694(1),
      I3 => \add_ln51_389_reg_21819[3]_i_9_n_5\,
      I4 => \add_ln51_389_reg_21819[3]_i_10_n_5\,
      I5 => add_ln51_265_reg_21704(1),
      O => \add_ln51_389_reg_21819[3]_i_6_n_5\
    );
\add_ln51_389_reg_21819[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566A6A566A56566A"
    )
        port map (
      I0 => \add_ln51_389_reg_21819[3]_i_4_n_5\,
      I1 => add_ln51_217_reg_21694(0),
      I2 => \add_ln51_389_reg_21819[3]_i_12_n_5\,
      I3 => add_ln51_362_reg_21724(0),
      I4 => add_ln51_241_reg_21699(0),
      I5 => add_ln51_314_reg_21714(0),
      O => \add_ln51_389_reg_21819[3]_i_7_n_5\
    );
\add_ln51_389_reg_21819[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => add_ln51_289_reg_21709(0),
      I1 => add_ln51_338_reg_21719(0),
      I2 => add_ln51_386_reg_21729(0),
      I3 => \add_ln51_389_reg_21819[3]_i_13_n_5\,
      I4 => add_ln51_217_reg_21694(0),
      I5 => add_ln51_265_reg_21704(0),
      O => \add_ln51_389_reg_21819[3]_i_8_n_5\
    );
\add_ln51_389_reg_21819[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => add_ln51_362_reg_21724(0),
      I1 => add_ln51_314_reg_21714(0),
      I2 => add_ln51_241_reg_21699(0),
      I3 => add_ln51_314_reg_21714(1),
      I4 => add_ln51_241_reg_21699(1),
      I5 => add_ln51_362_reg_21724(1),
      O => \add_ln51_389_reg_21819[3]_i_9_n_5\
    );
\add_ln51_389_reg_21819[7]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"177E7EE8"
    )
        port map (
      I0 => \add_ln51_389_reg_21819[7]_i_18_n_5\,
      I1 => \add_ln51_389_reg_21819[7]_i_19_n_5\,
      I2 => add_ln51_386_reg_21729(4),
      I3 => add_ln51_289_reg_21709(4),
      I4 => add_ln51_338_reg_21719(4),
      O => \add_ln51_389_reg_21819[7]_i_10_n_5\
    );
\add_ln51_389_reg_21819[7]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln51_389_reg_21819[7]_i_12_n_5\,
      I1 => \add_ln51_389_reg_21819[7]_i_13_n_5\,
      I2 => add_ln51_217_reg_21694(4),
      O => \add_ln51_389_reg_21819[7]_i_11_n_5\
    );
\add_ln51_389_reg_21819[7]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001717FFFFE8E800"
    )
        port map (
      I0 => \add_ln51_389_reg_21819[7]_i_27_n_5\,
      I1 => \add_ln51_389_reg_21819[7]_i_28_n_5\,
      I2 => \add_ln51_389_reg_21819[7]_i_29_n_5\,
      I3 => \add_ln51_389_reg_21819[7]_i_30_n_5\,
      I4 => \add_ln51_389_reg_21819[7]_i_31_n_5\,
      I5 => \add_ln51_389_reg_21819[7]_i_32_n_5\,
      O => \add_ln51_389_reg_21819[7]_i_12_n_5\
    );
\add_ln51_389_reg_21819[7]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001717FFFFE8E800"
    )
        port map (
      I0 => \add_ln51_389_reg_21819[7]_i_33_n_5\,
      I1 => \add_ln51_389_reg_21819[7]_i_34_n_5\,
      I2 => \add_ln51_389_reg_21819[7]_i_35_n_5\,
      I3 => \add_ln51_389_reg_21819[7]_i_36_n_5\,
      I4 => \add_ln51_389_reg_21819[7]_i_37_n_5\,
      I5 => \add_ln51_389_reg_21819[7]_i_38_n_5\,
      O => \add_ln51_389_reg_21819[7]_i_13_n_5\
    );
\add_ln51_389_reg_21819[7]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln51_389_reg_21819[7]_i_15_n_5\,
      I1 => \add_ln51_389_reg_21819[7]_i_16_n_5\,
      I2 => add_ln51_217_reg_21694(3),
      O => \add_ln51_389_reg_21819[7]_i_14_n_5\
    );
\add_ln51_389_reg_21819[7]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E187871E871E1E78"
    )
        port map (
      I0 => \add_ln51_389_reg_21819[7]_i_29_n_5\,
      I1 => \add_ln51_389_reg_21819[7]_i_28_n_5\,
      I2 => \add_ln51_389_reg_21819[7]_i_31_n_5\,
      I3 => add_ln51_241_reg_21699(2),
      I4 => add_ln51_314_reg_21714(2),
      I5 => add_ln51_362_reg_21724(2),
      O => \add_ln51_389_reg_21819[7]_i_15_n_5\
    );
\add_ln51_389_reg_21819[7]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E187871E871E1E78"
    )
        port map (
      I0 => \add_ln51_389_reg_21819[7]_i_35_n_5\,
      I1 => \add_ln51_389_reg_21819[7]_i_34_n_5\,
      I2 => \add_ln51_389_reg_21819[7]_i_37_n_5\,
      I3 => add_ln51_338_reg_21719(2),
      I4 => add_ln51_289_reg_21709(2),
      I5 => add_ln51_386_reg_21729(2),
      O => \add_ln51_389_reg_21819[7]_i_16_n_5\
    );
\add_ln51_389_reg_21819[7]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln51_389_reg_21819[7]_i_39_n_5\,
      I1 => \add_ln51_389_reg_21819[7]_i_40_n_5\,
      I2 => add_ln51_217_reg_21694(2),
      O => \add_ln51_389_reg_21819[7]_i_17_n_5\
    );
\add_ln51_389_reg_21819[7]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEAEAA8EAA8A880"
    )
        port map (
      I0 => \add_ln51_389_reg_21819[7]_i_37_n_5\,
      I1 => add_ln51_386_reg_21729(2),
      I2 => add_ln51_289_reg_21709(2),
      I3 => add_ln51_338_reg_21719(2),
      I4 => \add_ln51_389_reg_21819[7]_i_35_n_5\,
      I5 => \add_ln51_389_reg_21819[7]_i_34_n_5\,
      O => \add_ln51_389_reg_21819[7]_i_18_n_5\
    );
\add_ln51_389_reg_21819[7]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln51_338_reg_21719(3),
      I1 => add_ln51_289_reg_21709(3),
      I2 => add_ln51_386_reg_21729(3),
      O => \add_ln51_389_reg_21819[7]_i_19_n_5\
    );
\add_ln51_389_reg_21819[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln51_389_reg_21819[7]_i_9_n_5\,
      I1 => \add_ln51_389_reg_21819[7]_i_10_n_5\,
      I2 => \add_ln51_389_reg_21819[7]_i_11_n_5\,
      O => \add_ln51_389_reg_21819[7]_i_2_n_5\
    );
\add_ln51_389_reg_21819[7]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8808000"
    )
        port map (
      I0 => \add_ln51_389_reg_21819[7]_i_25_n_5\,
      I1 => \add_ln51_389_reg_21819[7]_i_26_n_5\,
      I2 => add_ln51_362_reg_21724(4),
      I3 => add_ln51_241_reg_21699(4),
      I4 => add_ln51_314_reg_21714(4),
      O => \add_ln51_389_reg_21819[7]_i_20_n_5\
    );
\add_ln51_389_reg_21819[7]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln51_241_reg_21699(4),
      I1 => add_ln51_314_reg_21714(4),
      I2 => add_ln51_362_reg_21724(4),
      O => \add_ln51_389_reg_21819[7]_i_21_n_5\
    );
\add_ln51_389_reg_21819[7]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => add_ln51_314_reg_21714(4),
      I1 => add_ln51_241_reg_21699(4),
      I2 => add_ln51_362_reg_21724(4),
      I3 => \add_ln51_389_reg_21819[7]_i_26_n_5\,
      I4 => \add_ln51_389_reg_21819[7]_i_25_n_5\,
      O => \add_ln51_389_reg_21819[7]_i_22_n_5\
    );
\add_ln51_389_reg_21819[7]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln51_338_reg_21719(4),
      I1 => add_ln51_289_reg_21709(4),
      I2 => add_ln51_386_reg_21729(4),
      O => \add_ln51_389_reg_21819[7]_i_23_n_5\
    );
\add_ln51_389_reg_21819[7]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => add_ln51_289_reg_21709(4),
      I1 => add_ln51_338_reg_21719(4),
      I2 => add_ln51_386_reg_21729(4),
      I3 => \add_ln51_389_reg_21819[7]_i_19_n_5\,
      I4 => \add_ln51_389_reg_21819[7]_i_18_n_5\,
      O => \add_ln51_389_reg_21819[7]_i_24_n_5\
    );
\add_ln51_389_reg_21819[7]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEAEAA8EAA8A880"
    )
        port map (
      I0 => \add_ln51_389_reg_21819[7]_i_31_n_5\,
      I1 => add_ln51_362_reg_21724(2),
      I2 => add_ln51_314_reg_21714(2),
      I3 => add_ln51_241_reg_21699(2),
      I4 => \add_ln51_389_reg_21819[7]_i_29_n_5\,
      I5 => \add_ln51_389_reg_21819[7]_i_28_n_5\,
      O => \add_ln51_389_reg_21819[7]_i_25_n_5\
    );
\add_ln51_389_reg_21819[7]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln51_241_reg_21699(3),
      I1 => add_ln51_314_reg_21714(3),
      I2 => add_ln51_362_reg_21724(3),
      O => \add_ln51_389_reg_21819[7]_i_26_n_5\
    );
\add_ln51_389_reg_21819[7]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln51_362_reg_21724(2),
      I1 => add_ln51_241_reg_21699(2),
      I2 => add_ln51_314_reg_21714(2),
      O => \add_ln51_389_reg_21819[7]_i_27_n_5\
    );
\add_ln51_389_reg_21819[7]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln51_241_reg_21699(1),
      I1 => add_ln51_314_reg_21714(1),
      I2 => add_ln51_362_reg_21724(1),
      O => \add_ln51_389_reg_21819[7]_i_28_n_5\
    );
\add_ln51_389_reg_21819[7]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696960096000000"
    )
        port map (
      I0 => add_ln51_314_reg_21714(1),
      I1 => add_ln51_241_reg_21699(1),
      I2 => add_ln51_362_reg_21724(1),
      I3 => add_ln51_362_reg_21724(0),
      I4 => add_ln51_314_reg_21714(0),
      I5 => add_ln51_241_reg_21699(0),
      O => \add_ln51_389_reg_21819[7]_i_29_n_5\
    );
\add_ln51_389_reg_21819[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => add_ln51_217_reg_21694(4),
      I1 => \add_ln51_389_reg_21819[7]_i_12_n_5\,
      I2 => \add_ln51_389_reg_21819[7]_i_13_n_5\,
      I3 => add_ln51_265_reg_21704(4),
      I4 => \add_ln51_389_reg_21819[7]_i_14_n_5\,
      O => \add_ln51_389_reg_21819[7]_i_3_n_5\
    );
\add_ln51_389_reg_21819[7]_i_30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln51_241_reg_21699(2),
      I1 => add_ln51_314_reg_21714(2),
      I2 => add_ln51_362_reg_21724(2),
      O => \add_ln51_389_reg_21819[7]_i_30_n_5\
    );
\add_ln51_389_reg_21819[7]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln51_362_reg_21724(3),
      I1 => add_ln51_241_reg_21699(3),
      I2 => add_ln51_314_reg_21714(3),
      O => \add_ln51_389_reg_21819[7]_i_31_n_5\
    );
\add_ln51_389_reg_21819[7]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => add_ln51_362_reg_21724(3),
      I1 => add_ln51_314_reg_21714(3),
      I2 => add_ln51_241_reg_21699(3),
      I3 => add_ln51_314_reg_21714(4),
      I4 => add_ln51_241_reg_21699(4),
      I5 => add_ln51_362_reg_21724(4),
      O => \add_ln51_389_reg_21819[7]_i_32_n_5\
    );
\add_ln51_389_reg_21819[7]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln51_386_reg_21729(2),
      I1 => add_ln51_338_reg_21719(2),
      I2 => add_ln51_289_reg_21709(2),
      O => \add_ln51_389_reg_21819[7]_i_33_n_5\
    );
\add_ln51_389_reg_21819[7]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln51_338_reg_21719(1),
      I1 => add_ln51_289_reg_21709(1),
      I2 => add_ln51_386_reg_21729(1),
      O => \add_ln51_389_reg_21819[7]_i_34_n_5\
    );
\add_ln51_389_reg_21819[7]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696960096000000"
    )
        port map (
      I0 => add_ln51_289_reg_21709(1),
      I1 => add_ln51_338_reg_21719(1),
      I2 => add_ln51_386_reg_21729(1),
      I3 => add_ln51_386_reg_21729(0),
      I4 => add_ln51_289_reg_21709(0),
      I5 => add_ln51_338_reg_21719(0),
      O => \add_ln51_389_reg_21819[7]_i_35_n_5\
    );
\add_ln51_389_reg_21819[7]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln51_338_reg_21719(2),
      I1 => add_ln51_289_reg_21709(2),
      I2 => add_ln51_386_reg_21729(2),
      O => \add_ln51_389_reg_21819[7]_i_36_n_5\
    );
\add_ln51_389_reg_21819[7]_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln51_386_reg_21729(3),
      I1 => add_ln51_338_reg_21719(3),
      I2 => add_ln51_289_reg_21709(3),
      O => \add_ln51_389_reg_21819[7]_i_37_n_5\
    );
\add_ln51_389_reg_21819[7]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => add_ln51_386_reg_21729(3),
      I1 => add_ln51_289_reg_21709(3),
      I2 => add_ln51_338_reg_21719(3),
      I3 => add_ln51_289_reg_21709(4),
      I4 => add_ln51_338_reg_21719(4),
      I5 => add_ln51_386_reg_21729(4),
      O => \add_ln51_389_reg_21819[7]_i_38_n_5\
    );
\add_ln51_389_reg_21819[7]_i_39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99969666"
    )
        port map (
      I0 => \add_ln51_389_reg_21819[7]_i_29_n_5\,
      I1 => \add_ln51_389_reg_21819[7]_i_27_n_5\,
      I2 => add_ln51_241_reg_21699(1),
      I3 => add_ln51_314_reg_21714(1),
      I4 => add_ln51_362_reg_21724(1),
      O => \add_ln51_389_reg_21819[7]_i_39_n_5\
    );
\add_ln51_389_reg_21819[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => add_ln51_217_reg_21694(3),
      I1 => \add_ln51_389_reg_21819[7]_i_15_n_5\,
      I2 => \add_ln51_389_reg_21819[7]_i_16_n_5\,
      I3 => add_ln51_265_reg_21704(3),
      I4 => \add_ln51_389_reg_21819[7]_i_17_n_5\,
      O => \add_ln51_389_reg_21819[7]_i_4_n_5\
    );
\add_ln51_389_reg_21819[7]_i_40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99969666"
    )
        port map (
      I0 => \add_ln51_389_reg_21819[7]_i_35_n_5\,
      I1 => \add_ln51_389_reg_21819[7]_i_33_n_5\,
      I2 => add_ln51_338_reg_21719(1),
      I3 => add_ln51_289_reg_21709(1),
      I4 => add_ln51_386_reg_21729(1),
      O => \add_ln51_389_reg_21819[7]_i_40_n_5\
    );
\add_ln51_389_reg_21819[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E880800000000000"
    )
        port map (
      I0 => \add_ln51_389_reg_21819[7]_i_18_n_5\,
      I1 => \add_ln51_389_reg_21819[7]_i_19_n_5\,
      I2 => add_ln51_386_reg_21729(4),
      I3 => add_ln51_338_reg_21719(4),
      I4 => add_ln51_289_reg_21709(4),
      I5 => \add_ln51_389_reg_21819[7]_i_20_n_5\,
      O => \add_ln51_389_reg_21819[7]_i_5_n_5\
    );
\add_ln51_389_reg_21819[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"177E7EE8"
    )
        port map (
      I0 => \add_ln51_389_reg_21819[7]_i_11_n_5\,
      I1 => \add_ln51_389_reg_21819[7]_i_21_n_5\,
      I2 => \add_ln51_389_reg_21819[7]_i_22_n_5\,
      I3 => \add_ln51_389_reg_21819[7]_i_23_n_5\,
      I4 => \add_ln51_389_reg_21819[7]_i_24_n_5\,
      O => \add_ln51_389_reg_21819[7]_i_6_n_5\
    );
\add_ln51_389_reg_21819[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln51_389_reg_21819[7]_i_3_n_5\,
      I1 => \add_ln51_389_reg_21819[7]_i_10_n_5\,
      I2 => \add_ln51_389_reg_21819[7]_i_9_n_5\,
      I3 => \add_ln51_389_reg_21819[7]_i_11_n_5\,
      O => \add_ln51_389_reg_21819[7]_i_7_n_5\
    );
\add_ln51_389_reg_21819[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => add_ln51_217_reg_21694(4),
      I1 => \add_ln51_389_reg_21819[7]_i_12_n_5\,
      I2 => \add_ln51_389_reg_21819[7]_i_13_n_5\,
      I3 => \add_ln51_389_reg_21819[7]_i_4_n_5\,
      I4 => add_ln51_265_reg_21704(4),
      I5 => \add_ln51_389_reg_21819[7]_i_14_n_5\,
      O => \add_ln51_389_reg_21819[7]_i_8_n_5\
    );
\add_ln51_389_reg_21819[7]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"177E7EE8"
    )
        port map (
      I0 => \add_ln51_389_reg_21819[7]_i_25_n_5\,
      I1 => \add_ln51_389_reg_21819[7]_i_26_n_5\,
      I2 => add_ln51_362_reg_21724(4),
      I3 => add_ln51_314_reg_21714(4),
      I4 => add_ln51_241_reg_21699(4),
      O => \add_ln51_389_reg_21819[7]_i_9_n_5\
    );
\add_ln51_389_reg_21819_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_389_fu_20599_p2(0),
      Q => add_ln51_389_reg_21819(0),
      R => '0'
    );
\add_ln51_389_reg_21819_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_389_fu_20599_p2(1),
      Q => add_ln51_389_reg_21819(1),
      R => '0'
    );
\add_ln51_389_reg_21819_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_389_fu_20599_p2(2),
      Q => add_ln51_389_reg_21819(2),
      R => '0'
    );
\add_ln51_389_reg_21819_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_389_fu_20599_p2(3),
      Q => add_ln51_389_reg_21819(3),
      R => '0'
    );
\add_ln51_389_reg_21819_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln51_389_reg_21819_reg[3]_i_1_n_5\,
      CO(2) => \add_ln51_389_reg_21819_reg[3]_i_1_n_6\,
      CO(1) => \add_ln51_389_reg_21819_reg[3]_i_1_n_7\,
      CO(0) => \add_ln51_389_reg_21819_reg[3]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \add_ln51_389_reg_21819[3]_i_2_n_5\,
      DI(2) => \add_ln51_389_reg_21819[3]_i_3_n_5\,
      DI(1) => \add_ln51_389_reg_21819[3]_i_4_n_5\,
      DI(0) => add_ln51_265_reg_21704(0),
      O(3 downto 0) => add_ln51_389_fu_20599_p2(3 downto 0),
      S(3) => \add_ln51_389_reg_21819[3]_i_5_n_5\,
      S(2) => \add_ln51_389_reg_21819[3]_i_6_n_5\,
      S(1) => \add_ln51_389_reg_21819[3]_i_7_n_5\,
      S(0) => \add_ln51_389_reg_21819[3]_i_8_n_5\
    );
\add_ln51_389_reg_21819_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_389_fu_20599_p2(4),
      Q => add_ln51_389_reg_21819(4),
      R => '0'
    );
\add_ln51_389_reg_21819_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_389_fu_20599_p2(5),
      Q => add_ln51_389_reg_21819(5),
      R => '0'
    );
\add_ln51_389_reg_21819_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_389_fu_20599_p2(6),
      Q => add_ln51_389_reg_21819(6),
      R => '0'
    );
\add_ln51_389_reg_21819_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_389_fu_20599_p2(7),
      Q => add_ln51_389_reg_21819(7),
      R => '0'
    );
\add_ln51_389_reg_21819_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln51_389_reg_21819_reg[3]_i_1_n_5\,
      CO(3) => \NLW_add_ln51_389_reg_21819_reg[7]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \add_ln51_389_reg_21819_reg[7]_i_1_n_6\,
      CO(1) => \add_ln51_389_reg_21819_reg[7]_i_1_n_7\,
      CO(0) => \add_ln51_389_reg_21819_reg[7]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \add_ln51_389_reg_21819[7]_i_2_n_5\,
      DI(1) => \add_ln51_389_reg_21819[7]_i_3_n_5\,
      DI(0) => \add_ln51_389_reg_21819[7]_i_4_n_5\,
      O(3 downto 0) => add_ln51_389_fu_20599_p2(7 downto 4),
      S(3) => \add_ln51_389_reg_21819[7]_i_5_n_5\,
      S(2) => \add_ln51_389_reg_21819[7]_i_6_n_5\,
      S(1) => \add_ln51_389_reg_21819[7]_i_7_n_5\,
      S(0) => \add_ln51_389_reg_21819[7]_i_8_n_5\
    );
\add_ln51_38_reg_20884_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_38_fu_14472_p2(0),
      Q => add_ln51_38_reg_20884(0),
      R => '0'
    );
\add_ln51_38_reg_20884_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_38_fu_14472_p2(1),
      Q => add_ln51_38_reg_20884(1),
      R => '0'
    );
\add_ln51_38_reg_20884_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_38_fu_14472_p2(2),
      Q => add_ln51_38_reg_20884(2),
      R => '0'
    );
\add_ln51_395_reg_21254_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_395_fu_16564_p2(0),
      Q => add_ln51_395_reg_21254(0),
      R => '0'
    );
\add_ln51_395_reg_21254_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_395_fu_16564_p2(1),
      Q => add_ln51_395_reg_21254(1),
      R => '0'
    );
\add_ln51_395_reg_21254_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_395_fu_16564_p2(2),
      Q => add_ln51_395_reg_21254(2),
      R => '0'
    );
\add_ln51_400_reg_21259_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_400_fu_16602_p2(0),
      Q => add_ln51_400_reg_21259(0),
      R => '0'
    );
\add_ln51_400_reg_21259_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_400_fu_16602_p2(1),
      Q => add_ln51_400_reg_21259(1),
      R => '0'
    );
\add_ln51_400_reg_21259_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_400_fu_16602_p2(2),
      Q => add_ln51_400_reg_21259(2),
      R => '0'
    );
\add_ln51_406_reg_21264_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_406_fu_16640_p2(0),
      Q => add_ln51_406_reg_21264(0),
      R => '0'
    );
\add_ln51_406_reg_21264_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_406_fu_16640_p2(1),
      Q => add_ln51_406_reg_21264(1),
      R => '0'
    );
\add_ln51_406_reg_21264_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_406_fu_16640_p2(2),
      Q => add_ln51_406_reg_21264(2),
      R => '0'
    );
\add_ln51_40_reg_20889_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_40_fu_14484_p2(0),
      Q => add_ln51_40_reg_20889(0),
      R => '0'
    );
\add_ln51_40_reg_20889_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_40_fu_14484_p2(1),
      Q => add_ln51_40_reg_20889(1),
      R => '0'
    );
\add_ln51_411_reg_21269_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_411_fu_16678_p2(0),
      Q => add_ln51_411_reg_21269(0),
      R => '0'
    );
\add_ln51_411_reg_21269_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_411_fu_16678_p2(1),
      Q => add_ln51_411_reg_21269(1),
      R => '0'
    );
\add_ln51_411_reg_21269_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_411_fu_16678_p2(2),
      Q => add_ln51_411_reg_21269(2),
      R => '0'
    );
\add_ln51_413_reg_21734[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln51_400_reg_21259(0),
      I1 => add_ln51_406_reg_21264(0),
      I2 => add_ln51_395_reg_21254(0),
      I3 => add_ln51_411_reg_21269(0),
      O => add_ln51_413_fu_19673_p2(0)
    );
\add_ln51_413_reg_21734[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"81177EE8"
    )
        port map (
      I0 => add_ln51_411_reg_21269(0),
      I1 => add_ln51_400_reg_21259(0),
      I2 => add_ln51_395_reg_21254(0),
      I3 => add_ln51_406_reg_21264(0),
      I4 => \add_ln51_413_reg_21734[1]_i_2_n_5\,
      O => add_ln51_413_fu_19673_p2(1)
    );
\add_ln51_413_reg_21734[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln51_400_reg_21259(1),
      I1 => add_ln51_406_reg_21264(1),
      I2 => add_ln51_395_reg_21254(1),
      I3 => add_ln51_411_reg_21269(1),
      O => \add_ln51_413_reg_21734[1]_i_2_n_5\
    );
\add_ln51_413_reg_21734[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699666666666"
    )
        port map (
      I0 => \add_ln51_413_reg_21734[2]_i_2_n_5\,
      I1 => \add_ln51_413_reg_21734[2]_i_3_n_5\,
      I2 => add_ln51_400_reg_21259(1),
      I3 => add_ln51_406_reg_21264(1),
      I4 => add_ln51_395_reg_21254(1),
      I5 => add_ln51_411_reg_21269(1),
      O => add_ln51_413_fu_19673_p2(2)
    );
\add_ln51_413_reg_21734[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEE88000"
    )
        port map (
      I0 => add_ln51_411_reg_21269(0),
      I1 => add_ln51_400_reg_21259(0),
      I2 => add_ln51_406_reg_21264(0),
      I3 => add_ln51_395_reg_21254(0),
      I4 => \add_ln51_413_reg_21734[1]_i_2_n_5\,
      O => \add_ln51_413_reg_21734[2]_i_2_n_5\
    );
\add_ln51_413_reg_21734[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => add_ln51_411_reg_21269(2),
      I1 => add_ln51_395_reg_21254(2),
      I2 => add_ln51_406_reg_21264(2),
      I3 => add_ln51_400_reg_21259(2),
      I4 => \add_ln51_413_reg_21734[4]_i_3_n_5\,
      O => \add_ln51_413_reg_21734[2]_i_3_n_5\
    );
\add_ln51_413_reg_21734[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A99595569556566A"
    )
        port map (
      I0 => \add_ln51_413_reg_21734[4]_i_2_n_5\,
      I1 => add_ln51_400_reg_21259(2),
      I2 => add_ln51_406_reg_21264(2),
      I3 => add_ln51_395_reg_21254(2),
      I4 => add_ln51_411_reg_21269(2),
      I5 => \add_ln51_413_reg_21734[4]_i_3_n_5\,
      O => add_ln51_413_fu_19673_p2(3)
    );
\add_ln51_413_reg_21734[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEAEAA8EAA8A880"
    )
        port map (
      I0 => \add_ln51_413_reg_21734[4]_i_2_n_5\,
      I1 => add_ln51_400_reg_21259(2),
      I2 => add_ln51_395_reg_21254(2),
      I3 => add_ln51_406_reg_21264(2),
      I4 => \add_ln51_413_reg_21734[4]_i_3_n_5\,
      I5 => add_ln51_411_reg_21269(2),
      O => add_ln51_413_fu_19673_p2(4)
    );
\add_ln51_413_reg_21734[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EBBEAAAA82280000"
    )
        port map (
      I0 => \add_ln51_413_reg_21734[2]_i_2_n_5\,
      I1 => add_ln51_400_reg_21259(1),
      I2 => add_ln51_406_reg_21264(1),
      I3 => add_ln51_395_reg_21254(1),
      I4 => add_ln51_411_reg_21269(1),
      I5 => \add_ln51_413_reg_21734[2]_i_3_n_5\,
      O => \add_ln51_413_reg_21734[4]_i_2_n_5\
    );
\add_ln51_413_reg_21734[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln51_400_reg_21259(1),
      I1 => add_ln51_395_reg_21254(1),
      I2 => add_ln51_406_reg_21264(1),
      O => \add_ln51_413_reg_21734[4]_i_3_n_5\
    );
\add_ln51_413_reg_21734_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_413_fu_19673_p2(0),
      Q => add_ln51_413_reg_21734(0),
      R => '0'
    );
\add_ln51_413_reg_21734_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_413_fu_19673_p2(1),
      Q => add_ln51_413_reg_21734(1),
      R => '0'
    );
\add_ln51_413_reg_21734_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_413_fu_19673_p2(2),
      Q => add_ln51_413_reg_21734(2),
      R => '0'
    );
\add_ln51_413_reg_21734_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_413_fu_19673_p2(3),
      Q => add_ln51_413_reg_21734(3),
      R => '0'
    );
\add_ln51_413_reg_21734_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_413_fu_19673_p2(4),
      Q => add_ln51_413_reg_21734(4),
      R => '0'
    );
\add_ln51_418_reg_21274_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_418_fu_16716_p2(0),
      Q => add_ln51_418_reg_21274(0),
      R => '0'
    );
\add_ln51_418_reg_21274_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_418_fu_16716_p2(1),
      Q => add_ln51_418_reg_21274(1),
      R => '0'
    );
\add_ln51_418_reg_21274_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_418_fu_16716_p2(2),
      Q => add_ln51_418_reg_21274(2),
      R => '0'
    );
\add_ln51_41_reg_20894_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_41_fu_14490_p2(0),
      Q => add_ln51_41_reg_20894(0),
      R => '0'
    );
\add_ln51_41_reg_20894_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_41_fu_14490_p2(1),
      Q => add_ln51_41_reg_20894(1),
      R => '0'
    );
\add_ln51_423_reg_21279_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_423_fu_16754_p2(0),
      Q => add_ln51_423_reg_21279(0),
      R => '0'
    );
\add_ln51_423_reg_21279_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_423_fu_16754_p2(1),
      Q => add_ln51_423_reg_21279(1),
      R => '0'
    );
\add_ln51_423_reg_21279_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_423_fu_16754_p2(2),
      Q => add_ln51_423_reg_21279(2),
      R => '0'
    );
\add_ln51_429_reg_21284_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_429_fu_16792_p2(0),
      Q => add_ln51_429_reg_21284(0),
      R => '0'
    );
\add_ln51_429_reg_21284_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_429_fu_16792_p2(1),
      Q => add_ln51_429_reg_21284(1),
      R => '0'
    );
\add_ln51_429_reg_21284_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_429_fu_16792_p2(2),
      Q => add_ln51_429_reg_21284(2),
      R => '0'
    );
\add_ln51_42_reg_20899_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_42_fu_14496_p2(0),
      Q => add_ln51_42_reg_20899(0),
      R => '0'
    );
\add_ln51_42_reg_20899_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_42_fu_14496_p2(1),
      Q => add_ln51_42_reg_20899(1),
      R => '0'
    );
\add_ln51_431_reg_21289_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln51_431_reg_21289_reg[0]_0\,
      Q => add_ln51_431_reg_21289(0),
      R => '0'
    );
\add_ln51_431_reg_21289_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_431_fu_16804_p2(0),
      Q => add_ln51_431_reg_21289(1),
      R => '0'
    );
\add_ln51_432_reg_21294_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln51_432_reg_21294_reg[0]_0\,
      Q => add_ln51_432_reg_21294(0),
      R => '0'
    );
\add_ln51_432_reg_21294_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln51_432_reg_21294_reg[1]_0\,
      Q => add_ln51_432_reg_21294(1),
      R => '0'
    );
\add_ln51_433_reg_21299_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln51_433_reg_21299_reg[0]_0\,
      Q => add_ln51_433_reg_21299(0),
      R => '0'
    );
\add_ln51_433_reg_21299_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln51_433_reg_21299_reg[1]_0\,
      Q => add_ln51_433_reg_21299(1),
      R => '0'
    );
\add_ln51_437_reg_21739[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => add_ln51_429_reg_21284(0),
      I1 => add_ln51_418_reg_21274(0),
      I2 => add_ln51_423_reg_21279(0),
      I3 => add_ln51_431_reg_21289(0),
      I4 => add_ln51_432_reg_21294(0),
      I5 => add_ln51_433_reg_21299(0),
      O => add_ln51_437_fu_19733_p2(0)
    );
\add_ln51_437_reg_21739[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A995566A"
    )
        port map (
      I0 => \add_ln51_437_reg_21739[1]_i_2_n_5\,
      I1 => add_ln51_418_reg_21274(0),
      I2 => add_ln51_429_reg_21284(0),
      I3 => add_ln51_423_reg_21279(0),
      I4 => \add_ln51_437_reg_21739[1]_i_3_n_5\,
      O => add_ln51_437_fu_19733_p2(1)
    );
\add_ln51_437_reg_21739[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9600009600969600"
    )
        port map (
      I0 => add_ln51_431_reg_21289(0),
      I1 => add_ln51_432_reg_21294(0),
      I2 => add_ln51_433_reg_21299(0),
      I3 => add_ln51_429_reg_21284(0),
      I4 => add_ln51_418_reg_21274(0),
      I5 => add_ln51_423_reg_21279(0),
      O => \add_ln51_437_reg_21739[1]_i_2_n_5\
    );
\add_ln51_437_reg_21739[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln51_429_reg_21284(1),
      I1 => add_ln51_418_reg_21274(1),
      I2 => add_ln51_423_reg_21279(1),
      I3 => zext_ln51_292_fu_19719_p1(1),
      O => \add_ln51_437_reg_21739[1]_i_3_n_5\
    );
\add_ln51_437_reg_21739[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \add_ln51_437_reg_21739[4]_i_6_n_5\,
      I1 => \add_ln51_437_reg_21739[4]_i_7_n_5\,
      I2 => \add_ln51_437_reg_21739[2]_i_2_n_5\,
      O => add_ln51_437_fu_19733_p2(2)
    );
\add_ln51_437_reg_21739[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => add_ln51_423_reg_21279(1),
      I1 => add_ln51_429_reg_21284(1),
      I2 => add_ln51_418_reg_21274(1),
      I3 => zext_ln51_292_fu_19719_p1(2),
      I4 => \add_ln51_437_reg_21739[4]_i_4_n_5\,
      O => \add_ln51_437_reg_21739[2]_i_2_n_5\
    );
\add_ln51_437_reg_21739[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E187871E871E1E78"
    )
        port map (
      I0 => \add_ln51_437_reg_21739[4]_i_6_n_5\,
      I1 => \add_ln51_437_reg_21739[4]_i_7_n_5\,
      I2 => \add_ln51_437_reg_21739[4]_i_2_n_5\,
      I3 => zext_ln51_292_fu_19719_p1(2),
      I4 => \add_ln51_437_reg_21739[4]_i_4_n_5\,
      I5 => \add_ln51_437_reg_21739[4]_i_3_n_5\,
      O => add_ln51_437_fu_19733_p2(3)
    );
\add_ln51_437_reg_21739[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEAEAA8EAA8A880"
    )
        port map (
      I0 => \add_ln51_437_reg_21739[4]_i_2_n_5\,
      I1 => \add_ln51_437_reg_21739[4]_i_3_n_5\,
      I2 => \add_ln51_437_reg_21739[4]_i_4_n_5\,
      I3 => zext_ln51_292_fu_19719_p1(2),
      I4 => \add_ln51_437_reg_21739[4]_i_6_n_5\,
      I5 => \add_ln51_437_reg_21739[4]_i_7_n_5\,
      O => add_ln51_437_fu_19733_p2(4)
    );
\add_ln51_437_reg_21739[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln51_418_reg_21274(2),
      I1 => add_ln51_429_reg_21284(2),
      I2 => add_ln51_423_reg_21279(2),
      O => \add_ln51_437_reg_21739[4]_i_2_n_5\
    );
\add_ln51_437_reg_21739[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln51_418_reg_21274(1),
      I1 => add_ln51_429_reg_21284(1),
      I2 => add_ln51_423_reg_21279(1),
      O => \add_ln51_437_reg_21739[4]_i_3_n_5\
    );
\add_ln51_437_reg_21739[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln51_423_reg_21279(2),
      I1 => add_ln51_418_reg_21274(2),
      I2 => add_ln51_429_reg_21284(2),
      O => \add_ln51_437_reg_21739[4]_i_4_n_5\
    );
\add_ln51_437_reg_21739[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17FFFFE8FFE8E800"
    )
        port map (
      I0 => add_ln51_432_reg_21294(0),
      I1 => add_ln51_431_reg_21289(0),
      I2 => add_ln51_433_reg_21299(0),
      I3 => add_ln51_433_reg_21299(1),
      I4 => add_ln51_431_reg_21289(1),
      I5 => add_ln51_432_reg_21294(1),
      O => zext_ln51_292_fu_19719_p1(2)
    );
\add_ln51_437_reg_21739[4]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => add_ln51_423_reg_21279(0),
      I1 => add_ln51_429_reg_21284(0),
      I2 => add_ln51_418_reg_21274(0),
      I3 => \add_ln51_437_reg_21739[1]_i_3_n_5\,
      I4 => \add_ln51_437_reg_21739[1]_i_2_n_5\,
      O => \add_ln51_437_reg_21739[4]_i_6_n_5\
    );
\add_ln51_437_reg_21739[4]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8228"
    )
        port map (
      I0 => zext_ln51_292_fu_19719_p1(1),
      I1 => add_ln51_429_reg_21284(1),
      I2 => add_ln51_418_reg_21274(1),
      I3 => add_ln51_423_reg_21279(1),
      O => \add_ln51_437_reg_21739[4]_i_7_n_5\
    );
\add_ln51_437_reg_21739[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => add_ln51_433_reg_21299(0),
      I1 => add_ln51_431_reg_21289(0),
      I2 => add_ln51_432_reg_21294(0),
      I3 => add_ln51_431_reg_21289(1),
      I4 => add_ln51_432_reg_21294(1),
      I5 => add_ln51_433_reg_21299(1),
      O => zext_ln51_292_fu_19719_p1(1)
    );
\add_ln51_437_reg_21739_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_437_fu_19733_p2(0),
      Q => add_ln51_437_reg_21739(0),
      R => '0'
    );
\add_ln51_437_reg_21739_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_437_fu_19733_p2(1),
      Q => add_ln51_437_reg_21739(1),
      R => '0'
    );
\add_ln51_437_reg_21739_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_437_fu_19733_p2(2),
      Q => add_ln51_437_reg_21739(2),
      R => '0'
    );
\add_ln51_437_reg_21739_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_437_fu_19733_p2(3),
      Q => add_ln51_437_reg_21739(3),
      R => '0'
    );
\add_ln51_437_reg_21739_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_437_fu_19733_p2(4),
      Q => add_ln51_437_reg_21739(4),
      R => '0'
    );
\add_ln51_443_reg_21304_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_443_fu_16854_p2(0),
      Q => add_ln51_443_reg_21304(0),
      R => '0'
    );
\add_ln51_443_reg_21304_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_443_fu_16854_p2(1),
      Q => add_ln51_443_reg_21304(1),
      R => '0'
    );
\add_ln51_443_reg_21304_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_443_fu_16854_p2(2),
      Q => add_ln51_443_reg_21304(2),
      R => '0'
    );
\add_ln51_448_reg_21309_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_448_fu_16892_p2(0),
      Q => add_ln51_448_reg_21309(0),
      R => '0'
    );
\add_ln51_448_reg_21309_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_448_fu_16892_p2(1),
      Q => add_ln51_448_reg_21309(1),
      R => '0'
    );
\add_ln51_448_reg_21309_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_448_fu_16892_p2(2),
      Q => add_ln51_448_reg_21309(2),
      R => '0'
    );
\add_ln51_454_reg_21314_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_454_fu_16930_p2(0),
      Q => add_ln51_454_reg_21314(0),
      R => '0'
    );
\add_ln51_454_reg_21314_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_454_fu_16930_p2(1),
      Q => add_ln51_454_reg_21314(1),
      R => '0'
    );
\add_ln51_454_reg_21314_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_454_fu_16930_p2(2),
      Q => add_ln51_454_reg_21314(2),
      R => '0'
    );
\add_ln51_459_reg_21319_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_459_fu_16968_p2(0),
      Q => add_ln51_459_reg_21319(0),
      R => '0'
    );
\add_ln51_459_reg_21319_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_459_fu_16968_p2(1),
      Q => add_ln51_459_reg_21319(1),
      R => '0'
    );
\add_ln51_459_reg_21319_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_459_fu_16968_p2(2),
      Q => add_ln51_459_reg_21319(2),
      R => '0'
    );
\add_ln51_461_reg_21744[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln51_448_reg_21309(0),
      I1 => add_ln51_454_reg_21314(0),
      I2 => add_ln51_443_reg_21304(0),
      I3 => add_ln51_459_reg_21319(0),
      O => add_ln51_461_fu_19771_p2(0)
    );
\add_ln51_461_reg_21744[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"81177EE8"
    )
        port map (
      I0 => add_ln51_459_reg_21319(0),
      I1 => add_ln51_448_reg_21309(0),
      I2 => add_ln51_443_reg_21304(0),
      I3 => add_ln51_454_reg_21314(0),
      I4 => \add_ln51_461_reg_21744[1]_i_2_n_5\,
      O => add_ln51_461_fu_19771_p2(1)
    );
\add_ln51_461_reg_21744[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln51_448_reg_21309(1),
      I1 => add_ln51_454_reg_21314(1),
      I2 => add_ln51_443_reg_21304(1),
      I3 => add_ln51_459_reg_21319(1),
      O => \add_ln51_461_reg_21744[1]_i_2_n_5\
    );
\add_ln51_461_reg_21744[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699666666666"
    )
        port map (
      I0 => \add_ln51_461_reg_21744[2]_i_2_n_5\,
      I1 => \add_ln51_461_reg_21744[2]_i_3_n_5\,
      I2 => add_ln51_448_reg_21309(1),
      I3 => add_ln51_454_reg_21314(1),
      I4 => add_ln51_443_reg_21304(1),
      I5 => add_ln51_459_reg_21319(1),
      O => add_ln51_461_fu_19771_p2(2)
    );
\add_ln51_461_reg_21744[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEE88000"
    )
        port map (
      I0 => add_ln51_459_reg_21319(0),
      I1 => add_ln51_448_reg_21309(0),
      I2 => add_ln51_454_reg_21314(0),
      I3 => add_ln51_443_reg_21304(0),
      I4 => \add_ln51_461_reg_21744[1]_i_2_n_5\,
      O => \add_ln51_461_reg_21744[2]_i_2_n_5\
    );
\add_ln51_461_reg_21744[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => add_ln51_459_reg_21319(2),
      I1 => add_ln51_443_reg_21304(2),
      I2 => add_ln51_454_reg_21314(2),
      I3 => add_ln51_448_reg_21309(2),
      I4 => \add_ln51_461_reg_21744[4]_i_3_n_5\,
      O => \add_ln51_461_reg_21744[2]_i_3_n_5\
    );
\add_ln51_461_reg_21744[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A99595569556566A"
    )
        port map (
      I0 => \add_ln51_461_reg_21744[4]_i_2_n_5\,
      I1 => add_ln51_448_reg_21309(2),
      I2 => add_ln51_454_reg_21314(2),
      I3 => add_ln51_443_reg_21304(2),
      I4 => add_ln51_459_reg_21319(2),
      I5 => \add_ln51_461_reg_21744[4]_i_3_n_5\,
      O => add_ln51_461_fu_19771_p2(3)
    );
\add_ln51_461_reg_21744[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEAEAA8EAA8A880"
    )
        port map (
      I0 => \add_ln51_461_reg_21744[4]_i_2_n_5\,
      I1 => add_ln51_448_reg_21309(2),
      I2 => add_ln51_443_reg_21304(2),
      I3 => add_ln51_454_reg_21314(2),
      I4 => \add_ln51_461_reg_21744[4]_i_3_n_5\,
      I5 => add_ln51_459_reg_21319(2),
      O => add_ln51_461_fu_19771_p2(4)
    );
\add_ln51_461_reg_21744[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EBBEAAAA82280000"
    )
        port map (
      I0 => \add_ln51_461_reg_21744[2]_i_2_n_5\,
      I1 => add_ln51_448_reg_21309(1),
      I2 => add_ln51_454_reg_21314(1),
      I3 => add_ln51_443_reg_21304(1),
      I4 => add_ln51_459_reg_21319(1),
      I5 => \add_ln51_461_reg_21744[2]_i_3_n_5\,
      O => \add_ln51_461_reg_21744[4]_i_2_n_5\
    );
\add_ln51_461_reg_21744[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln51_448_reg_21309(1),
      I1 => add_ln51_443_reg_21304(1),
      I2 => add_ln51_454_reg_21314(1),
      O => \add_ln51_461_reg_21744[4]_i_3_n_5\
    );
\add_ln51_461_reg_21744_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_461_fu_19771_p2(0),
      Q => add_ln51_461_reg_21744(0),
      R => '0'
    );
\add_ln51_461_reg_21744_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_461_fu_19771_p2(1),
      Q => add_ln51_461_reg_21744(1),
      R => '0'
    );
\add_ln51_461_reg_21744_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_461_fu_19771_p2(2),
      Q => add_ln51_461_reg_21744(2),
      R => '0'
    );
\add_ln51_461_reg_21744_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_461_fu_19771_p2(3),
      Q => add_ln51_461_reg_21744(3),
      R => '0'
    );
\add_ln51_461_reg_21744_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_461_fu_19771_p2(4),
      Q => add_ln51_461_reg_21744(4),
      R => '0'
    );
\add_ln51_466_reg_21324_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_466_fu_17006_p2(0),
      Q => add_ln51_466_reg_21324(0),
      R => '0'
    );
\add_ln51_466_reg_21324_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_466_fu_17006_p2(1),
      Q => add_ln51_466_reg_21324(1),
      R => '0'
    );
\add_ln51_466_reg_21324_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_466_fu_17006_p2(2),
      Q => add_ln51_466_reg_21324(2),
      R => '0'
    );
\add_ln51_46_reg_21659[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => add_ln51_38_reg_20884(0),
      I1 => add_ln51_27_reg_20874(0),
      I2 => add_ln51_32_reg_20879(0),
      I3 => add_ln51_40_reg_20889(0),
      I4 => add_ln51_41_reg_20894(0),
      I5 => add_ln51_42_reg_20899(0),
      O => add_ln51_46_fu_18949_p2(0)
    );
\add_ln51_46_reg_21659[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A995566A"
    )
        port map (
      I0 => \add_ln51_46_reg_21659[1]_i_2_n_5\,
      I1 => add_ln51_27_reg_20874(0),
      I2 => add_ln51_38_reg_20884(0),
      I3 => add_ln51_32_reg_20879(0),
      I4 => \add_ln51_46_reg_21659[1]_i_3_n_5\,
      O => add_ln51_46_fu_18949_p2(1)
    );
\add_ln51_46_reg_21659[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9600009600969600"
    )
        port map (
      I0 => add_ln51_40_reg_20889(0),
      I1 => add_ln51_41_reg_20894(0),
      I2 => add_ln51_42_reg_20899(0),
      I3 => add_ln51_38_reg_20884(0),
      I4 => add_ln51_27_reg_20874(0),
      I5 => add_ln51_32_reg_20879(0),
      O => \add_ln51_46_reg_21659[1]_i_2_n_5\
    );
\add_ln51_46_reg_21659[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln51_38_reg_20884(1),
      I1 => add_ln51_27_reg_20874(1),
      I2 => add_ln51_32_reg_20879(1),
      I3 => zext_ln51_29_fu_18935_p1(1),
      O => \add_ln51_46_reg_21659[1]_i_3_n_5\
    );
\add_ln51_46_reg_21659[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \add_ln51_46_reg_21659[4]_i_6_n_5\,
      I1 => \add_ln51_46_reg_21659[4]_i_7_n_5\,
      I2 => \add_ln51_46_reg_21659[2]_i_2_n_5\,
      O => add_ln51_46_fu_18949_p2(2)
    );
\add_ln51_46_reg_21659[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => add_ln51_32_reg_20879(1),
      I1 => add_ln51_38_reg_20884(1),
      I2 => add_ln51_27_reg_20874(1),
      I3 => zext_ln51_29_fu_18935_p1(2),
      I4 => \add_ln51_46_reg_21659[4]_i_4_n_5\,
      O => \add_ln51_46_reg_21659[2]_i_2_n_5\
    );
\add_ln51_46_reg_21659[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E187871E871E1E78"
    )
        port map (
      I0 => \add_ln51_46_reg_21659[4]_i_6_n_5\,
      I1 => \add_ln51_46_reg_21659[4]_i_7_n_5\,
      I2 => \add_ln51_46_reg_21659[4]_i_2_n_5\,
      I3 => zext_ln51_29_fu_18935_p1(2),
      I4 => \add_ln51_46_reg_21659[4]_i_4_n_5\,
      I5 => \add_ln51_46_reg_21659[4]_i_3_n_5\,
      O => add_ln51_46_fu_18949_p2(3)
    );
\add_ln51_46_reg_21659[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEAEAA8EAA8A880"
    )
        port map (
      I0 => \add_ln51_46_reg_21659[4]_i_2_n_5\,
      I1 => \add_ln51_46_reg_21659[4]_i_3_n_5\,
      I2 => \add_ln51_46_reg_21659[4]_i_4_n_5\,
      I3 => zext_ln51_29_fu_18935_p1(2),
      I4 => \add_ln51_46_reg_21659[4]_i_6_n_5\,
      I5 => \add_ln51_46_reg_21659[4]_i_7_n_5\,
      O => add_ln51_46_fu_18949_p2(4)
    );
\add_ln51_46_reg_21659[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln51_27_reg_20874(2),
      I1 => add_ln51_38_reg_20884(2),
      I2 => add_ln51_32_reg_20879(2),
      O => \add_ln51_46_reg_21659[4]_i_2_n_5\
    );
\add_ln51_46_reg_21659[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln51_27_reg_20874(1),
      I1 => add_ln51_38_reg_20884(1),
      I2 => add_ln51_32_reg_20879(1),
      O => \add_ln51_46_reg_21659[4]_i_3_n_5\
    );
\add_ln51_46_reg_21659[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln51_32_reg_20879(2),
      I1 => add_ln51_27_reg_20874(2),
      I2 => add_ln51_38_reg_20884(2),
      O => \add_ln51_46_reg_21659[4]_i_4_n_5\
    );
\add_ln51_46_reg_21659[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17FFFFE8FFE8E800"
    )
        port map (
      I0 => add_ln51_41_reg_20894(0),
      I1 => add_ln51_40_reg_20889(0),
      I2 => add_ln51_42_reg_20899(0),
      I3 => add_ln51_42_reg_20899(1),
      I4 => add_ln51_40_reg_20889(1),
      I5 => add_ln51_41_reg_20894(1),
      O => zext_ln51_29_fu_18935_p1(2)
    );
\add_ln51_46_reg_21659[4]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => add_ln51_32_reg_20879(0),
      I1 => add_ln51_38_reg_20884(0),
      I2 => add_ln51_27_reg_20874(0),
      I3 => \add_ln51_46_reg_21659[1]_i_3_n_5\,
      I4 => \add_ln51_46_reg_21659[1]_i_2_n_5\,
      O => \add_ln51_46_reg_21659[4]_i_6_n_5\
    );
\add_ln51_46_reg_21659[4]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8228"
    )
        port map (
      I0 => zext_ln51_29_fu_18935_p1(1),
      I1 => add_ln51_38_reg_20884(1),
      I2 => add_ln51_27_reg_20874(1),
      I3 => add_ln51_32_reg_20879(1),
      O => \add_ln51_46_reg_21659[4]_i_7_n_5\
    );
\add_ln51_46_reg_21659[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => add_ln51_42_reg_20899(0),
      I1 => add_ln51_40_reg_20889(0),
      I2 => add_ln51_41_reg_20894(0),
      I3 => add_ln51_40_reg_20889(1),
      I4 => add_ln51_41_reg_20894(1),
      I5 => add_ln51_42_reg_20899(1),
      O => zext_ln51_29_fu_18935_p1(1)
    );
\add_ln51_46_reg_21659_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_46_fu_18949_p2(0),
      Q => add_ln51_46_reg_21659(0),
      R => '0'
    );
\add_ln51_46_reg_21659_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_46_fu_18949_p2(1),
      Q => add_ln51_46_reg_21659(1),
      R => '0'
    );
\add_ln51_46_reg_21659_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_46_fu_18949_p2(2),
      Q => add_ln51_46_reg_21659(2),
      R => '0'
    );
\add_ln51_46_reg_21659_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_46_fu_18949_p2(3),
      Q => add_ln51_46_reg_21659(3),
      R => '0'
    );
\add_ln51_46_reg_21659_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_46_fu_18949_p2(4),
      Q => add_ln51_46_reg_21659(4),
      R => '0'
    );
\add_ln51_471_reg_21329_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_471_fu_17044_p2(0),
      Q => add_ln51_471_reg_21329(0),
      R => '0'
    );
\add_ln51_471_reg_21329_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_471_fu_17044_p2(1),
      Q => add_ln51_471_reg_21329(1),
      R => '0'
    );
\add_ln51_471_reg_21329_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_471_fu_17044_p2(2),
      Q => add_ln51_471_reg_21329(2),
      R => '0'
    );
\add_ln51_477_reg_21334_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_477_fu_17082_p2(0),
      Q => add_ln51_477_reg_21334(0),
      R => '0'
    );
\add_ln51_477_reg_21334_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_477_fu_17082_p2(1),
      Q => add_ln51_477_reg_21334(1),
      R => '0'
    );
\add_ln51_477_reg_21334_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_477_fu_17082_p2(2),
      Q => add_ln51_477_reg_21334(2),
      R => '0'
    );
\add_ln51_479_reg_21339_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln51_479_reg_21339_reg[0]_0\,
      Q => add_ln51_479_reg_21339(0),
      R => '0'
    );
\add_ln51_479_reg_21339_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_479_fu_17094_p2(0),
      Q => add_ln51_479_reg_21339(1),
      R => '0'
    );
\add_ln51_480_reg_21344_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln51_480_reg_21344_reg[0]_0\,
      Q => add_ln51_480_reg_21344(0),
      R => '0'
    );
\add_ln51_480_reg_21344_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln51_480_reg_21344_reg[1]_0\,
      Q => add_ln51_480_reg_21344(1),
      R => '0'
    );
\add_ln51_481_reg_21349_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln51_481_reg_21349_reg[0]_0\,
      Q => add_ln51_481_reg_21349(0),
      R => '0'
    );
\add_ln51_481_reg_21349_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln51_481_reg_21349_reg[1]_0\,
      Q => add_ln51_481_reg_21349(1),
      R => '0'
    );
\add_ln51_485_reg_21749[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => add_ln51_477_reg_21334(0),
      I1 => add_ln51_466_reg_21324(0),
      I2 => add_ln51_471_reg_21329(0),
      I3 => add_ln51_479_reg_21339(0),
      I4 => add_ln51_480_reg_21344(0),
      I5 => add_ln51_481_reg_21349(0),
      O => add_ln51_485_fu_19831_p2(0)
    );
\add_ln51_485_reg_21749[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A995566A"
    )
        port map (
      I0 => \add_ln51_485_reg_21749[1]_i_2_n_5\,
      I1 => add_ln51_466_reg_21324(0),
      I2 => add_ln51_477_reg_21334(0),
      I3 => add_ln51_471_reg_21329(0),
      I4 => \add_ln51_485_reg_21749[1]_i_3_n_5\,
      O => add_ln51_485_fu_19831_p2(1)
    );
\add_ln51_485_reg_21749[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9600009600969600"
    )
        port map (
      I0 => add_ln51_479_reg_21339(0),
      I1 => add_ln51_480_reg_21344(0),
      I2 => add_ln51_481_reg_21349(0),
      I3 => add_ln51_477_reg_21334(0),
      I4 => add_ln51_466_reg_21324(0),
      I5 => add_ln51_471_reg_21329(0),
      O => \add_ln51_485_reg_21749[1]_i_2_n_5\
    );
\add_ln51_485_reg_21749[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln51_477_reg_21334(1),
      I1 => add_ln51_466_reg_21324(1),
      I2 => add_ln51_471_reg_21329(1),
      I3 => zext_ln51_324_fu_19817_p1(1),
      O => \add_ln51_485_reg_21749[1]_i_3_n_5\
    );
\add_ln51_485_reg_21749[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \add_ln51_485_reg_21749[4]_i_6_n_5\,
      I1 => \add_ln51_485_reg_21749[4]_i_7_n_5\,
      I2 => \add_ln51_485_reg_21749[2]_i_2_n_5\,
      O => add_ln51_485_fu_19831_p2(2)
    );
\add_ln51_485_reg_21749[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => add_ln51_471_reg_21329(1),
      I1 => add_ln51_477_reg_21334(1),
      I2 => add_ln51_466_reg_21324(1),
      I3 => zext_ln51_324_fu_19817_p1(2),
      I4 => \add_ln51_485_reg_21749[4]_i_4_n_5\,
      O => \add_ln51_485_reg_21749[2]_i_2_n_5\
    );
\add_ln51_485_reg_21749[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E187871E871E1E78"
    )
        port map (
      I0 => \add_ln51_485_reg_21749[4]_i_6_n_5\,
      I1 => \add_ln51_485_reg_21749[4]_i_7_n_5\,
      I2 => \add_ln51_485_reg_21749[4]_i_2_n_5\,
      I3 => zext_ln51_324_fu_19817_p1(2),
      I4 => \add_ln51_485_reg_21749[4]_i_4_n_5\,
      I5 => \add_ln51_485_reg_21749[4]_i_3_n_5\,
      O => add_ln51_485_fu_19831_p2(3)
    );
\add_ln51_485_reg_21749[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEAEAA8EAA8A880"
    )
        port map (
      I0 => \add_ln51_485_reg_21749[4]_i_2_n_5\,
      I1 => \add_ln51_485_reg_21749[4]_i_3_n_5\,
      I2 => \add_ln51_485_reg_21749[4]_i_4_n_5\,
      I3 => zext_ln51_324_fu_19817_p1(2),
      I4 => \add_ln51_485_reg_21749[4]_i_6_n_5\,
      I5 => \add_ln51_485_reg_21749[4]_i_7_n_5\,
      O => add_ln51_485_fu_19831_p2(4)
    );
\add_ln51_485_reg_21749[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln51_466_reg_21324(2),
      I1 => add_ln51_477_reg_21334(2),
      I2 => add_ln51_471_reg_21329(2),
      O => \add_ln51_485_reg_21749[4]_i_2_n_5\
    );
\add_ln51_485_reg_21749[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln51_466_reg_21324(1),
      I1 => add_ln51_477_reg_21334(1),
      I2 => add_ln51_471_reg_21329(1),
      O => \add_ln51_485_reg_21749[4]_i_3_n_5\
    );
\add_ln51_485_reg_21749[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln51_471_reg_21329(2),
      I1 => add_ln51_466_reg_21324(2),
      I2 => add_ln51_477_reg_21334(2),
      O => \add_ln51_485_reg_21749[4]_i_4_n_5\
    );
\add_ln51_485_reg_21749[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17FFFFE8FFE8E800"
    )
        port map (
      I0 => add_ln51_480_reg_21344(0),
      I1 => add_ln51_479_reg_21339(0),
      I2 => add_ln51_481_reg_21349(0),
      I3 => add_ln51_481_reg_21349(1),
      I4 => add_ln51_479_reg_21339(1),
      I5 => add_ln51_480_reg_21344(1),
      O => zext_ln51_324_fu_19817_p1(2)
    );
\add_ln51_485_reg_21749[4]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => add_ln51_471_reg_21329(0),
      I1 => add_ln51_477_reg_21334(0),
      I2 => add_ln51_466_reg_21324(0),
      I3 => \add_ln51_485_reg_21749[1]_i_3_n_5\,
      I4 => \add_ln51_485_reg_21749[1]_i_2_n_5\,
      O => \add_ln51_485_reg_21749[4]_i_6_n_5\
    );
\add_ln51_485_reg_21749[4]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8228"
    )
        port map (
      I0 => zext_ln51_324_fu_19817_p1(1),
      I1 => add_ln51_477_reg_21334(1),
      I2 => add_ln51_466_reg_21324(1),
      I3 => add_ln51_471_reg_21329(1),
      O => \add_ln51_485_reg_21749[4]_i_7_n_5\
    );
\add_ln51_485_reg_21749[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => add_ln51_481_reg_21349(0),
      I1 => add_ln51_479_reg_21339(0),
      I2 => add_ln51_480_reg_21344(0),
      I3 => add_ln51_479_reg_21339(1),
      I4 => add_ln51_480_reg_21344(1),
      I5 => add_ln51_481_reg_21349(1),
      O => zext_ln51_324_fu_19817_p1(1)
    );
\add_ln51_485_reg_21749_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_485_fu_19831_p2(0),
      Q => add_ln51_485_reg_21749(0),
      R => '0'
    );
\add_ln51_485_reg_21749_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_485_fu_19831_p2(1),
      Q => add_ln51_485_reg_21749(1),
      R => '0'
    );
\add_ln51_485_reg_21749_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_485_fu_19831_p2(2),
      Q => add_ln51_485_reg_21749(2),
      R => '0'
    );
\add_ln51_485_reg_21749_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_485_fu_19831_p2(3),
      Q => add_ln51_485_reg_21749(3),
      R => '0'
    );
\add_ln51_485_reg_21749_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_485_fu_19831_p2(4),
      Q => add_ln51_485_reg_21749(4),
      R => '0'
    );
\add_ln51_492_reg_21354_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_492_fu_17144_p2(0),
      Q => add_ln51_492_reg_21354(0),
      R => '0'
    );
\add_ln51_492_reg_21354_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_492_fu_17144_p2(1),
      Q => add_ln51_492_reg_21354(1),
      R => '0'
    );
\add_ln51_492_reg_21354_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_492_fu_17144_p2(2),
      Q => add_ln51_492_reg_21354(2),
      R => '0'
    );
\add_ln51_497_reg_21359_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_497_fu_17182_p2(0),
      Q => add_ln51_497_reg_21359(0),
      R => '0'
    );
\add_ln51_497_reg_21359_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_497_fu_17182_p2(1),
      Q => add_ln51_497_reg_21359(1),
      R => '0'
    );
\add_ln51_497_reg_21359_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_497_fu_17182_p2(2),
      Q => add_ln51_497_reg_21359(2),
      R => '0'
    );
\add_ln51_4_reg_20854_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_4_fu_14244_p2(0),
      Q => add_ln51_4_reg_20854(0),
      R => '0'
    );
\add_ln51_4_reg_20854_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_4_fu_14244_p2(1),
      Q => add_ln51_4_reg_20854(1),
      R => '0'
    );
\add_ln51_4_reg_20854_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_4_fu_14244_p2(2),
      Q => add_ln51_4_reg_20854(2),
      R => '0'
    );
\add_ln51_503_reg_21364_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_503_fu_17220_p2(0),
      Q => add_ln51_503_reg_21364(0),
      R => '0'
    );
\add_ln51_503_reg_21364_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_503_fu_17220_p2(1),
      Q => add_ln51_503_reg_21364(1),
      R => '0'
    );
\add_ln51_503_reg_21364_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_503_fu_17220_p2(2),
      Q => add_ln51_503_reg_21364(2),
      R => '0'
    );
\add_ln51_508_reg_21369_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_508_fu_17258_p2(0),
      Q => add_ln51_508_reg_21369(0),
      R => '0'
    );
\add_ln51_508_reg_21369_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_508_fu_17258_p2(1),
      Q => add_ln51_508_reg_21369(1),
      R => '0'
    );
\add_ln51_508_reg_21369_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_508_fu_17258_p2(2),
      Q => add_ln51_508_reg_21369(2),
      R => '0'
    );
\add_ln51_510_reg_21754[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln51_497_reg_21359(0),
      I1 => add_ln51_503_reg_21364(0),
      I2 => add_ln51_492_reg_21354(0),
      I3 => add_ln51_508_reg_21369(0),
      O => add_ln51_510_fu_19869_p2(0)
    );
\add_ln51_510_reg_21754[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"81177EE8"
    )
        port map (
      I0 => add_ln51_508_reg_21369(0),
      I1 => add_ln51_497_reg_21359(0),
      I2 => add_ln51_492_reg_21354(0),
      I3 => add_ln51_503_reg_21364(0),
      I4 => \add_ln51_510_reg_21754[1]_i_2_n_5\,
      O => add_ln51_510_fu_19869_p2(1)
    );
\add_ln51_510_reg_21754[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln51_497_reg_21359(1),
      I1 => add_ln51_503_reg_21364(1),
      I2 => add_ln51_492_reg_21354(1),
      I3 => add_ln51_508_reg_21369(1),
      O => \add_ln51_510_reg_21754[1]_i_2_n_5\
    );
\add_ln51_510_reg_21754[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699666666666"
    )
        port map (
      I0 => \add_ln51_510_reg_21754[2]_i_2_n_5\,
      I1 => \add_ln51_510_reg_21754[2]_i_3_n_5\,
      I2 => add_ln51_497_reg_21359(1),
      I3 => add_ln51_503_reg_21364(1),
      I4 => add_ln51_492_reg_21354(1),
      I5 => add_ln51_508_reg_21369(1),
      O => add_ln51_510_fu_19869_p2(2)
    );
\add_ln51_510_reg_21754[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEE88000"
    )
        port map (
      I0 => add_ln51_508_reg_21369(0),
      I1 => add_ln51_497_reg_21359(0),
      I2 => add_ln51_503_reg_21364(0),
      I3 => add_ln51_492_reg_21354(0),
      I4 => \add_ln51_510_reg_21754[1]_i_2_n_5\,
      O => \add_ln51_510_reg_21754[2]_i_2_n_5\
    );
\add_ln51_510_reg_21754[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => add_ln51_508_reg_21369(2),
      I1 => add_ln51_492_reg_21354(2),
      I2 => add_ln51_503_reg_21364(2),
      I3 => add_ln51_497_reg_21359(2),
      I4 => \add_ln51_510_reg_21754[4]_i_3_n_5\,
      O => \add_ln51_510_reg_21754[2]_i_3_n_5\
    );
\add_ln51_510_reg_21754[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A99595569556566A"
    )
        port map (
      I0 => \add_ln51_510_reg_21754[4]_i_2_n_5\,
      I1 => add_ln51_497_reg_21359(2),
      I2 => add_ln51_503_reg_21364(2),
      I3 => add_ln51_492_reg_21354(2),
      I4 => add_ln51_508_reg_21369(2),
      I5 => \add_ln51_510_reg_21754[4]_i_3_n_5\,
      O => add_ln51_510_fu_19869_p2(3)
    );
\add_ln51_510_reg_21754[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEAEAA8EAA8A880"
    )
        port map (
      I0 => \add_ln51_510_reg_21754[4]_i_2_n_5\,
      I1 => add_ln51_497_reg_21359(2),
      I2 => add_ln51_492_reg_21354(2),
      I3 => add_ln51_503_reg_21364(2),
      I4 => \add_ln51_510_reg_21754[4]_i_3_n_5\,
      I5 => add_ln51_508_reg_21369(2),
      O => add_ln51_510_fu_19869_p2(4)
    );
\add_ln51_510_reg_21754[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EBBEAAAA82280000"
    )
        port map (
      I0 => \add_ln51_510_reg_21754[2]_i_2_n_5\,
      I1 => add_ln51_497_reg_21359(1),
      I2 => add_ln51_503_reg_21364(1),
      I3 => add_ln51_492_reg_21354(1),
      I4 => add_ln51_508_reg_21369(1),
      I5 => \add_ln51_510_reg_21754[2]_i_3_n_5\,
      O => \add_ln51_510_reg_21754[4]_i_2_n_5\
    );
\add_ln51_510_reg_21754[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln51_497_reg_21359(1),
      I1 => add_ln51_492_reg_21354(1),
      I2 => add_ln51_503_reg_21364(1),
      O => \add_ln51_510_reg_21754[4]_i_3_n_5\
    );
\add_ln51_510_reg_21754_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_510_fu_19869_p2(0),
      Q => add_ln51_510_reg_21754(0),
      R => '0'
    );
\add_ln51_510_reg_21754_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_510_fu_19869_p2(1),
      Q => add_ln51_510_reg_21754(1),
      R => '0'
    );
\add_ln51_510_reg_21754_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_510_fu_19869_p2(2),
      Q => add_ln51_510_reg_21754(2),
      R => '0'
    );
\add_ln51_510_reg_21754_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_510_fu_19869_p2(3),
      Q => add_ln51_510_reg_21754(3),
      R => '0'
    );
\add_ln51_510_reg_21754_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_510_fu_19869_p2(4),
      Q => add_ln51_510_reg_21754(4),
      R => '0'
    );
\add_ln51_515_reg_21374_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_515_fu_17296_p2(0),
      Q => add_ln51_515_reg_21374(0),
      R => '0'
    );
\add_ln51_515_reg_21374_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_515_fu_17296_p2(1),
      Q => add_ln51_515_reg_21374(1),
      R => '0'
    );
\add_ln51_515_reg_21374_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_515_fu_17296_p2(2),
      Q => add_ln51_515_reg_21374(2),
      R => '0'
    );
\add_ln51_520_reg_21379_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_520_fu_17334_p2(0),
      Q => add_ln51_520_reg_21379(0),
      R => '0'
    );
\add_ln51_520_reg_21379_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_520_fu_17334_p2(1),
      Q => add_ln51_520_reg_21379(1),
      R => '0'
    );
\add_ln51_520_reg_21379_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_520_fu_17334_p2(2),
      Q => add_ln51_520_reg_21379(2),
      R => '0'
    );
\add_ln51_526_reg_21384_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_526_fu_17372_p2(0),
      Q => add_ln51_526_reg_21384(0),
      R => '0'
    );
\add_ln51_526_reg_21384_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_526_fu_17372_p2(1),
      Q => add_ln51_526_reg_21384(1),
      R => '0'
    );
\add_ln51_526_reg_21384_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_526_fu_17372_p2(2),
      Q => add_ln51_526_reg_21384(2),
      R => '0'
    );
\add_ln51_528_reg_21389_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln51_528_reg_21389_reg[0]_0\,
      Q => add_ln51_528_reg_21389(0),
      R => '0'
    );
\add_ln51_528_reg_21389_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_528_fu_17384_p2(0),
      Q => add_ln51_528_reg_21389(1),
      R => '0'
    );
\add_ln51_529_reg_21394_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln51_529_reg_21394_reg[0]_0\,
      Q => add_ln51_529_reg_21394(0),
      R => '0'
    );
\add_ln51_529_reg_21394_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln51_529_reg_21394_reg[1]_0\,
      Q => add_ln51_529_reg_21394(1),
      R => '0'
    );
\add_ln51_52_reg_20904_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_52_fu_14534_p2(0),
      Q => add_ln51_52_reg_20904(0),
      R => '0'
    );
\add_ln51_52_reg_20904_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_52_fu_14534_p2(1),
      Q => add_ln51_52_reg_20904(1),
      R => '0'
    );
\add_ln51_52_reg_20904_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_52_fu_14534_p2(2),
      Q => add_ln51_52_reg_20904(2),
      R => '0'
    );
\add_ln51_530_reg_21399_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln51_530_reg_21399_reg[0]_0\,
      Q => add_ln51_530_reg_21399(0),
      R => '0'
    );
\add_ln51_530_reg_21399_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln51_530_reg_21399_reg[1]_0\,
      Q => add_ln51_530_reg_21399(1),
      R => '0'
    );
\add_ln51_534_reg_21759[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => add_ln51_526_reg_21384(0),
      I1 => add_ln51_515_reg_21374(0),
      I2 => add_ln51_520_reg_21379(0),
      I3 => add_ln51_528_reg_21389(0),
      I4 => add_ln51_529_reg_21394(0),
      I5 => add_ln51_530_reg_21399(0),
      O => add_ln51_534_fu_19929_p2(0)
    );
\add_ln51_534_reg_21759[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A995566A"
    )
        port map (
      I0 => \add_ln51_534_reg_21759[1]_i_2_n_5\,
      I1 => add_ln51_515_reg_21374(0),
      I2 => add_ln51_526_reg_21384(0),
      I3 => add_ln51_520_reg_21379(0),
      I4 => \add_ln51_534_reg_21759[1]_i_3_n_5\,
      O => add_ln51_534_fu_19929_p2(1)
    );
\add_ln51_534_reg_21759[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9600009600969600"
    )
        port map (
      I0 => add_ln51_528_reg_21389(0),
      I1 => add_ln51_529_reg_21394(0),
      I2 => add_ln51_530_reg_21399(0),
      I3 => add_ln51_526_reg_21384(0),
      I4 => add_ln51_515_reg_21374(0),
      I5 => add_ln51_520_reg_21379(0),
      O => \add_ln51_534_reg_21759[1]_i_2_n_5\
    );
\add_ln51_534_reg_21759[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln51_526_reg_21384(1),
      I1 => add_ln51_515_reg_21374(1),
      I2 => add_ln51_520_reg_21379(1),
      I3 => zext_ln51_357_fu_19915_p1(1),
      O => \add_ln51_534_reg_21759[1]_i_3_n_5\
    );
\add_ln51_534_reg_21759[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \add_ln51_534_reg_21759[4]_i_6_n_5\,
      I1 => \add_ln51_534_reg_21759[4]_i_7_n_5\,
      I2 => \add_ln51_534_reg_21759[2]_i_2_n_5\,
      O => add_ln51_534_fu_19929_p2(2)
    );
\add_ln51_534_reg_21759[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => add_ln51_520_reg_21379(1),
      I1 => add_ln51_526_reg_21384(1),
      I2 => add_ln51_515_reg_21374(1),
      I3 => zext_ln51_357_fu_19915_p1(2),
      I4 => \add_ln51_534_reg_21759[4]_i_4_n_5\,
      O => \add_ln51_534_reg_21759[2]_i_2_n_5\
    );
\add_ln51_534_reg_21759[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E187871E871E1E78"
    )
        port map (
      I0 => \add_ln51_534_reg_21759[4]_i_6_n_5\,
      I1 => \add_ln51_534_reg_21759[4]_i_7_n_5\,
      I2 => \add_ln51_534_reg_21759[4]_i_2_n_5\,
      I3 => zext_ln51_357_fu_19915_p1(2),
      I4 => \add_ln51_534_reg_21759[4]_i_4_n_5\,
      I5 => \add_ln51_534_reg_21759[4]_i_3_n_5\,
      O => add_ln51_534_fu_19929_p2(3)
    );
\add_ln51_534_reg_21759[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEAEAA8EAA8A880"
    )
        port map (
      I0 => \add_ln51_534_reg_21759[4]_i_2_n_5\,
      I1 => \add_ln51_534_reg_21759[4]_i_3_n_5\,
      I2 => \add_ln51_534_reg_21759[4]_i_4_n_5\,
      I3 => zext_ln51_357_fu_19915_p1(2),
      I4 => \add_ln51_534_reg_21759[4]_i_6_n_5\,
      I5 => \add_ln51_534_reg_21759[4]_i_7_n_5\,
      O => add_ln51_534_fu_19929_p2(4)
    );
\add_ln51_534_reg_21759[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln51_515_reg_21374(2),
      I1 => add_ln51_526_reg_21384(2),
      I2 => add_ln51_520_reg_21379(2),
      O => \add_ln51_534_reg_21759[4]_i_2_n_5\
    );
\add_ln51_534_reg_21759[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln51_515_reg_21374(1),
      I1 => add_ln51_526_reg_21384(1),
      I2 => add_ln51_520_reg_21379(1),
      O => \add_ln51_534_reg_21759[4]_i_3_n_5\
    );
\add_ln51_534_reg_21759[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln51_520_reg_21379(2),
      I1 => add_ln51_515_reg_21374(2),
      I2 => add_ln51_526_reg_21384(2),
      O => \add_ln51_534_reg_21759[4]_i_4_n_5\
    );
\add_ln51_534_reg_21759[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17FFFFE8FFE8E800"
    )
        port map (
      I0 => add_ln51_529_reg_21394(0),
      I1 => add_ln51_528_reg_21389(0),
      I2 => add_ln51_530_reg_21399(0),
      I3 => add_ln51_530_reg_21399(1),
      I4 => add_ln51_528_reg_21389(1),
      I5 => add_ln51_529_reg_21394(1),
      O => zext_ln51_357_fu_19915_p1(2)
    );
\add_ln51_534_reg_21759[4]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => add_ln51_520_reg_21379(0),
      I1 => add_ln51_526_reg_21384(0),
      I2 => add_ln51_515_reg_21374(0),
      I3 => \add_ln51_534_reg_21759[1]_i_3_n_5\,
      I4 => \add_ln51_534_reg_21759[1]_i_2_n_5\,
      O => \add_ln51_534_reg_21759[4]_i_6_n_5\
    );
\add_ln51_534_reg_21759[4]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8228"
    )
        port map (
      I0 => zext_ln51_357_fu_19915_p1(1),
      I1 => add_ln51_526_reg_21384(1),
      I2 => add_ln51_515_reg_21374(1),
      I3 => add_ln51_520_reg_21379(1),
      O => \add_ln51_534_reg_21759[4]_i_7_n_5\
    );
\add_ln51_534_reg_21759[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => add_ln51_530_reg_21399(0),
      I1 => add_ln51_528_reg_21389(0),
      I2 => add_ln51_529_reg_21394(0),
      I3 => add_ln51_528_reg_21389(1),
      I4 => add_ln51_529_reg_21394(1),
      I5 => add_ln51_530_reg_21399(1),
      O => zext_ln51_357_fu_19915_p1(1)
    );
\add_ln51_534_reg_21759_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_534_fu_19929_p2(0),
      Q => add_ln51_534_reg_21759(0),
      R => '0'
    );
\add_ln51_534_reg_21759_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_534_fu_19929_p2(1),
      Q => add_ln51_534_reg_21759(1),
      R => '0'
    );
\add_ln51_534_reg_21759_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_534_fu_19929_p2(2),
      Q => add_ln51_534_reg_21759(2),
      R => '0'
    );
\add_ln51_534_reg_21759_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_534_fu_19929_p2(3),
      Q => add_ln51_534_reg_21759(3),
      R => '0'
    );
\add_ln51_534_reg_21759_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_534_fu_19929_p2(4),
      Q => add_ln51_534_reg_21759(4),
      R => '0'
    );
\add_ln51_540_reg_21404_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_540_fu_17434_p2(0),
      Q => add_ln51_540_reg_21404(0),
      R => '0'
    );
\add_ln51_540_reg_21404_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_540_fu_17434_p2(1),
      Q => add_ln51_540_reg_21404(1),
      R => '0'
    );
\add_ln51_540_reg_21404_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_540_fu_17434_p2(2),
      Q => add_ln51_540_reg_21404(2),
      R => '0'
    );
\add_ln51_545_reg_21409_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_545_fu_17472_p2(0),
      Q => add_ln51_545_reg_21409(0),
      R => '0'
    );
\add_ln51_545_reg_21409_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_545_fu_17472_p2(1),
      Q => add_ln51_545_reg_21409(1),
      R => '0'
    );
\add_ln51_545_reg_21409_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_545_fu_17472_p2(2),
      Q => add_ln51_545_reg_21409(2),
      R => '0'
    );
\add_ln51_551_reg_21414_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_551_fu_17510_p2(0),
      Q => add_ln51_551_reg_21414(0),
      R => '0'
    );
\add_ln51_551_reg_21414_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_551_fu_17510_p2(1),
      Q => add_ln51_551_reg_21414(1),
      R => '0'
    );
\add_ln51_551_reg_21414_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_551_fu_17510_p2(2),
      Q => add_ln51_551_reg_21414(2),
      R => '0'
    );
\add_ln51_556_reg_21419_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_556_fu_17548_p2(0),
      Q => add_ln51_556_reg_21419(0),
      R => '0'
    );
\add_ln51_556_reg_21419_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_556_fu_17548_p2(1),
      Q => add_ln51_556_reg_21419(1),
      R => '0'
    );
\add_ln51_556_reg_21419_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_556_fu_17548_p2(2),
      Q => add_ln51_556_reg_21419(2),
      R => '0'
    );
\add_ln51_558_reg_21764[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln51_545_reg_21409(0),
      I1 => add_ln51_551_reg_21414(0),
      I2 => add_ln51_540_reg_21404(0),
      I3 => add_ln51_556_reg_21419(0),
      O => add_ln51_558_fu_19967_p2(0)
    );
\add_ln51_558_reg_21764[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"81177EE8"
    )
        port map (
      I0 => add_ln51_556_reg_21419(0),
      I1 => add_ln51_545_reg_21409(0),
      I2 => add_ln51_540_reg_21404(0),
      I3 => add_ln51_551_reg_21414(0),
      I4 => \add_ln51_558_reg_21764[1]_i_2_n_5\,
      O => add_ln51_558_fu_19967_p2(1)
    );
\add_ln51_558_reg_21764[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln51_545_reg_21409(1),
      I1 => add_ln51_551_reg_21414(1),
      I2 => add_ln51_540_reg_21404(1),
      I3 => add_ln51_556_reg_21419(1),
      O => \add_ln51_558_reg_21764[1]_i_2_n_5\
    );
\add_ln51_558_reg_21764[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699666666666"
    )
        port map (
      I0 => \add_ln51_558_reg_21764[2]_i_2_n_5\,
      I1 => \add_ln51_558_reg_21764[2]_i_3_n_5\,
      I2 => add_ln51_545_reg_21409(1),
      I3 => add_ln51_551_reg_21414(1),
      I4 => add_ln51_540_reg_21404(1),
      I5 => add_ln51_556_reg_21419(1),
      O => add_ln51_558_fu_19967_p2(2)
    );
\add_ln51_558_reg_21764[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEE88000"
    )
        port map (
      I0 => add_ln51_556_reg_21419(0),
      I1 => add_ln51_545_reg_21409(0),
      I2 => add_ln51_551_reg_21414(0),
      I3 => add_ln51_540_reg_21404(0),
      I4 => \add_ln51_558_reg_21764[1]_i_2_n_5\,
      O => \add_ln51_558_reg_21764[2]_i_2_n_5\
    );
\add_ln51_558_reg_21764[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => add_ln51_556_reg_21419(2),
      I1 => add_ln51_540_reg_21404(2),
      I2 => add_ln51_551_reg_21414(2),
      I3 => add_ln51_545_reg_21409(2),
      I4 => \add_ln51_558_reg_21764[4]_i_3_n_5\,
      O => \add_ln51_558_reg_21764[2]_i_3_n_5\
    );
\add_ln51_558_reg_21764[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A99595569556566A"
    )
        port map (
      I0 => \add_ln51_558_reg_21764[4]_i_2_n_5\,
      I1 => add_ln51_545_reg_21409(2),
      I2 => add_ln51_551_reg_21414(2),
      I3 => add_ln51_540_reg_21404(2),
      I4 => add_ln51_556_reg_21419(2),
      I5 => \add_ln51_558_reg_21764[4]_i_3_n_5\,
      O => add_ln51_558_fu_19967_p2(3)
    );
\add_ln51_558_reg_21764[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEAEAA8EAA8A880"
    )
        port map (
      I0 => \add_ln51_558_reg_21764[4]_i_2_n_5\,
      I1 => add_ln51_545_reg_21409(2),
      I2 => add_ln51_540_reg_21404(2),
      I3 => add_ln51_551_reg_21414(2),
      I4 => \add_ln51_558_reg_21764[4]_i_3_n_5\,
      I5 => add_ln51_556_reg_21419(2),
      O => add_ln51_558_fu_19967_p2(4)
    );
\add_ln51_558_reg_21764[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EBBEAAAA82280000"
    )
        port map (
      I0 => \add_ln51_558_reg_21764[2]_i_2_n_5\,
      I1 => add_ln51_545_reg_21409(1),
      I2 => add_ln51_551_reg_21414(1),
      I3 => add_ln51_540_reg_21404(1),
      I4 => add_ln51_556_reg_21419(1),
      I5 => \add_ln51_558_reg_21764[2]_i_3_n_5\,
      O => \add_ln51_558_reg_21764[4]_i_2_n_5\
    );
\add_ln51_558_reg_21764[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln51_545_reg_21409(1),
      I1 => add_ln51_540_reg_21404(1),
      I2 => add_ln51_551_reg_21414(1),
      O => \add_ln51_558_reg_21764[4]_i_3_n_5\
    );
\add_ln51_558_reg_21764_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_558_fu_19967_p2(0),
      Q => add_ln51_558_reg_21764(0),
      R => '0'
    );
\add_ln51_558_reg_21764_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_558_fu_19967_p2(1),
      Q => add_ln51_558_reg_21764(1),
      R => '0'
    );
\add_ln51_558_reg_21764_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_558_fu_19967_p2(2),
      Q => add_ln51_558_reg_21764(2),
      R => '0'
    );
\add_ln51_558_reg_21764_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_558_fu_19967_p2(3),
      Q => add_ln51_558_reg_21764(3),
      R => '0'
    );
\add_ln51_558_reg_21764_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_558_fu_19967_p2(4),
      Q => add_ln51_558_reg_21764(4),
      R => '0'
    );
\add_ln51_563_reg_21424_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_563_fu_17586_p2(0),
      Q => add_ln51_563_reg_21424(0),
      R => '0'
    );
\add_ln51_563_reg_21424_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_563_fu_17586_p2(1),
      Q => add_ln51_563_reg_21424(1),
      R => '0'
    );
\add_ln51_563_reg_21424_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_563_fu_17586_p2(2),
      Q => add_ln51_563_reg_21424(2),
      R => '0'
    );
\add_ln51_568_reg_21429_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_568_fu_17624_p2(0),
      Q => add_ln51_568_reg_21429(0),
      R => '0'
    );
\add_ln51_568_reg_21429_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_568_fu_17624_p2(1),
      Q => add_ln51_568_reg_21429(1),
      R => '0'
    );
\add_ln51_568_reg_21429_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_568_fu_17624_p2(2),
      Q => add_ln51_568_reg_21429(2),
      R => '0'
    );
\add_ln51_574_reg_21434_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_574_fu_17662_p2(0),
      Q => add_ln51_574_reg_21434(0),
      R => '0'
    );
\add_ln51_574_reg_21434_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_574_fu_17662_p2(1),
      Q => add_ln51_574_reg_21434(1),
      R => '0'
    );
\add_ln51_574_reg_21434_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_574_fu_17662_p2(2),
      Q => add_ln51_574_reg_21434(2),
      R => '0'
    );
\add_ln51_576_reg_21439_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln51_576_reg_21439_reg[0]_0\,
      Q => add_ln51_576_reg_21439(0),
      R => '0'
    );
\add_ln51_576_reg_21439_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_576_fu_17674_p2(0),
      Q => add_ln51_576_reg_21439(1),
      R => '0'
    );
\add_ln51_577_reg_21444_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln51_577_reg_21444_reg[0]_0\,
      Q => add_ln51_577_reg_21444(0),
      R => '0'
    );
\add_ln51_577_reg_21444_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln51_577_reg_21444_reg[1]_0\,
      Q => add_ln51_577_reg_21444(1),
      R => '0'
    );
\add_ln51_578_reg_21449_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln51_578_reg_21449_reg[0]_0\,
      Q => add_ln51_578_reg_21449(0),
      R => '0'
    );
\add_ln51_578_reg_21449_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln51_578_reg_21449_reg[1]_0\,
      Q => add_ln51_578_reg_21449(1),
      R => '0'
    );
\add_ln51_57_reg_20909_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_57_fu_14572_p2(0),
      Q => add_ln51_57_reg_20909(0),
      R => '0'
    );
\add_ln51_57_reg_20909_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_57_fu_14572_p2(1),
      Q => add_ln51_57_reg_20909(1),
      R => '0'
    );
\add_ln51_57_reg_20909_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_57_fu_14572_p2(2),
      Q => add_ln51_57_reg_20909(2),
      R => '0'
    );
\add_ln51_582_reg_21769[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => add_ln51_574_reg_21434(0),
      I1 => add_ln51_563_reg_21424(0),
      I2 => add_ln51_568_reg_21429(0),
      I3 => add_ln51_576_reg_21439(0),
      I4 => add_ln51_577_reg_21444(0),
      I5 => add_ln51_578_reg_21449(0),
      O => add_ln51_582_fu_20027_p2(0)
    );
\add_ln51_582_reg_21769[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A995566A"
    )
        port map (
      I0 => \add_ln51_582_reg_21769[1]_i_2_n_5\,
      I1 => add_ln51_563_reg_21424(0),
      I2 => add_ln51_574_reg_21434(0),
      I3 => add_ln51_568_reg_21429(0),
      I4 => \add_ln51_582_reg_21769[1]_i_3_n_5\,
      O => add_ln51_582_fu_20027_p2(1)
    );
\add_ln51_582_reg_21769[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9600009600969600"
    )
        port map (
      I0 => add_ln51_576_reg_21439(0),
      I1 => add_ln51_577_reg_21444(0),
      I2 => add_ln51_578_reg_21449(0),
      I3 => add_ln51_574_reg_21434(0),
      I4 => add_ln51_563_reg_21424(0),
      I5 => add_ln51_568_reg_21429(0),
      O => \add_ln51_582_reg_21769[1]_i_2_n_5\
    );
\add_ln51_582_reg_21769[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln51_574_reg_21434(1),
      I1 => add_ln51_563_reg_21424(1),
      I2 => add_ln51_568_reg_21429(1),
      I3 => zext_ln51_389_fu_20013_p1(1),
      O => \add_ln51_582_reg_21769[1]_i_3_n_5\
    );
\add_ln51_582_reg_21769[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \add_ln51_582_reg_21769[4]_i_6_n_5\,
      I1 => \add_ln51_582_reg_21769[4]_i_7_n_5\,
      I2 => \add_ln51_582_reg_21769[2]_i_2_n_5\,
      O => add_ln51_582_fu_20027_p2(2)
    );
\add_ln51_582_reg_21769[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => add_ln51_568_reg_21429(1),
      I1 => add_ln51_574_reg_21434(1),
      I2 => add_ln51_563_reg_21424(1),
      I3 => zext_ln51_389_fu_20013_p1(2),
      I4 => \add_ln51_582_reg_21769[4]_i_4_n_5\,
      O => \add_ln51_582_reg_21769[2]_i_2_n_5\
    );
\add_ln51_582_reg_21769[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E187871E871E1E78"
    )
        port map (
      I0 => \add_ln51_582_reg_21769[4]_i_6_n_5\,
      I1 => \add_ln51_582_reg_21769[4]_i_7_n_5\,
      I2 => \add_ln51_582_reg_21769[4]_i_2_n_5\,
      I3 => zext_ln51_389_fu_20013_p1(2),
      I4 => \add_ln51_582_reg_21769[4]_i_4_n_5\,
      I5 => \add_ln51_582_reg_21769[4]_i_3_n_5\,
      O => add_ln51_582_fu_20027_p2(3)
    );
\add_ln51_582_reg_21769[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEAEAA8EAA8A880"
    )
        port map (
      I0 => \add_ln51_582_reg_21769[4]_i_2_n_5\,
      I1 => \add_ln51_582_reg_21769[4]_i_3_n_5\,
      I2 => \add_ln51_582_reg_21769[4]_i_4_n_5\,
      I3 => zext_ln51_389_fu_20013_p1(2),
      I4 => \add_ln51_582_reg_21769[4]_i_6_n_5\,
      I5 => \add_ln51_582_reg_21769[4]_i_7_n_5\,
      O => add_ln51_582_fu_20027_p2(4)
    );
\add_ln51_582_reg_21769[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln51_563_reg_21424(2),
      I1 => add_ln51_574_reg_21434(2),
      I2 => add_ln51_568_reg_21429(2),
      O => \add_ln51_582_reg_21769[4]_i_2_n_5\
    );
\add_ln51_582_reg_21769[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln51_563_reg_21424(1),
      I1 => add_ln51_574_reg_21434(1),
      I2 => add_ln51_568_reg_21429(1),
      O => \add_ln51_582_reg_21769[4]_i_3_n_5\
    );
\add_ln51_582_reg_21769[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln51_568_reg_21429(2),
      I1 => add_ln51_563_reg_21424(2),
      I2 => add_ln51_574_reg_21434(2),
      O => \add_ln51_582_reg_21769[4]_i_4_n_5\
    );
\add_ln51_582_reg_21769[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17FFFFE8FFE8E800"
    )
        port map (
      I0 => add_ln51_577_reg_21444(0),
      I1 => add_ln51_576_reg_21439(0),
      I2 => add_ln51_578_reg_21449(0),
      I3 => add_ln51_578_reg_21449(1),
      I4 => add_ln51_576_reg_21439(1),
      I5 => add_ln51_577_reg_21444(1),
      O => zext_ln51_389_fu_20013_p1(2)
    );
\add_ln51_582_reg_21769[4]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => add_ln51_568_reg_21429(0),
      I1 => add_ln51_574_reg_21434(0),
      I2 => add_ln51_563_reg_21424(0),
      I3 => \add_ln51_582_reg_21769[1]_i_3_n_5\,
      I4 => \add_ln51_582_reg_21769[1]_i_2_n_5\,
      O => \add_ln51_582_reg_21769[4]_i_6_n_5\
    );
\add_ln51_582_reg_21769[4]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8228"
    )
        port map (
      I0 => zext_ln51_389_fu_20013_p1(1),
      I1 => add_ln51_574_reg_21434(1),
      I2 => add_ln51_563_reg_21424(1),
      I3 => add_ln51_568_reg_21429(1),
      O => \add_ln51_582_reg_21769[4]_i_7_n_5\
    );
\add_ln51_582_reg_21769[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => add_ln51_578_reg_21449(0),
      I1 => add_ln51_576_reg_21439(0),
      I2 => add_ln51_577_reg_21444(0),
      I3 => add_ln51_576_reg_21439(1),
      I4 => add_ln51_577_reg_21444(1),
      I5 => add_ln51_578_reg_21449(1),
      O => zext_ln51_389_fu_20013_p1(1)
    );
\add_ln51_582_reg_21769_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_582_fu_20027_p2(0),
      Q => add_ln51_582_reg_21769(0),
      R => '0'
    );
\add_ln51_582_reg_21769_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_582_fu_20027_p2(1),
      Q => add_ln51_582_reg_21769(1),
      R => '0'
    );
\add_ln51_582_reg_21769_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_582_fu_20027_p2(2),
      Q => add_ln51_582_reg_21769(2),
      R => '0'
    );
\add_ln51_582_reg_21769_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_582_fu_20027_p2(3),
      Q => add_ln51_582_reg_21769(3),
      R => '0'
    );
\add_ln51_582_reg_21769_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_582_fu_20027_p2(4),
      Q => add_ln51_582_reg_21769(4),
      R => '0'
    );
\add_ln51_585_reg_21824[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => add_ln51_582_reg_21769(0),
      I1 => add_ln51_485_reg_21749(0),
      I2 => add_ln51_534_reg_21759(0),
      I3 => add_ln51_485_reg_21749(1),
      I4 => add_ln51_534_reg_21759(1),
      I5 => add_ln51_582_reg_21769(1),
      O => \add_ln51_585_reg_21824[3]_i_10_n_5\
    );
\add_ln51_585_reg_21824[3]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln51_413_reg_21734(2),
      I1 => \add_ln51_585_reg_21824[7]_i_39_n_5\,
      I2 => \add_ln51_585_reg_21824[7]_i_40_n_5\,
      O => \add_ln51_585_reg_21824[3]_i_11_n_5\
    );
\add_ln51_585_reg_21824[3]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln51_582_reg_21769(0),
      I1 => add_ln51_534_reg_21759(0),
      I2 => add_ln51_485_reg_21749(0),
      O => \add_ln51_585_reg_21824[3]_i_12_n_5\
    );
\add_ln51_585_reg_21824[3]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln51_558_reg_21764(0),
      I1 => add_ln51_437_reg_21739(0),
      I2 => add_ln51_510_reg_21754(0),
      O => \add_ln51_585_reg_21824[3]_i_13_n_5\
    );
\add_ln51_585_reg_21824[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \add_ln51_585_reg_21824[3]_i_9_n_5\,
      I1 => \add_ln51_585_reg_21824[3]_i_10_n_5\,
      I2 => add_ln51_413_reg_21734(1),
      I3 => add_ln51_461_reg_21744(2),
      I4 => \add_ln51_585_reg_21824[3]_i_11_n_5\,
      O => \add_ln51_585_reg_21824[3]_i_2_n_5\
    );
\add_ln51_585_reg_21824[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \add_ln51_585_reg_21824[3]_i_9_n_5\,
      I1 => \add_ln51_585_reg_21824[3]_i_10_n_5\,
      I2 => add_ln51_413_reg_21734(1),
      I3 => add_ln51_461_reg_21744(2),
      I4 => \add_ln51_585_reg_21824[3]_i_11_n_5\,
      O => \add_ln51_585_reg_21824[3]_i_3_n_5\
    );
\add_ln51_585_reg_21824[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln51_585_reg_21824[3]_i_10_n_5\,
      I1 => \add_ln51_585_reg_21824[3]_i_9_n_5\,
      I2 => add_ln51_413_reg_21734(1),
      I3 => add_ln51_461_reg_21744(1),
      O => \add_ln51_585_reg_21824[3]_i_4_n_5\
    );
\add_ln51_585_reg_21824[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => add_ln51_413_reg_21734(3),
      I1 => \add_ln51_585_reg_21824[7]_i_15_n_5\,
      I2 => \add_ln51_585_reg_21824[7]_i_16_n_5\,
      I3 => \add_ln51_585_reg_21824[3]_i_2_n_5\,
      I4 => add_ln51_461_reg_21744(3),
      I5 => \add_ln51_585_reg_21824[7]_i_17_n_5\,
      O => \add_ln51_585_reg_21824[3]_i_5_n_5\
    );
\add_ln51_585_reg_21824[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999999699969666"
    )
        port map (
      I0 => \add_ln51_585_reg_21824[3]_i_11_n_5\,
      I1 => add_ln51_461_reg_21744(2),
      I2 => add_ln51_413_reg_21734(1),
      I3 => \add_ln51_585_reg_21824[3]_i_9_n_5\,
      I4 => \add_ln51_585_reg_21824[3]_i_10_n_5\,
      I5 => add_ln51_461_reg_21744(1),
      O => \add_ln51_585_reg_21824[3]_i_6_n_5\
    );
\add_ln51_585_reg_21824[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566A6A566A56566A"
    )
        port map (
      I0 => \add_ln51_585_reg_21824[3]_i_4_n_5\,
      I1 => add_ln51_413_reg_21734(0),
      I2 => \add_ln51_585_reg_21824[3]_i_12_n_5\,
      I3 => add_ln51_558_reg_21764(0),
      I4 => add_ln51_437_reg_21739(0),
      I5 => add_ln51_510_reg_21754(0),
      O => \add_ln51_585_reg_21824[3]_i_7_n_5\
    );
\add_ln51_585_reg_21824[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => add_ln51_485_reg_21749(0),
      I1 => add_ln51_534_reg_21759(0),
      I2 => add_ln51_582_reg_21769(0),
      I3 => \add_ln51_585_reg_21824[3]_i_13_n_5\,
      I4 => add_ln51_413_reg_21734(0),
      I5 => add_ln51_461_reg_21744(0),
      O => \add_ln51_585_reg_21824[3]_i_8_n_5\
    );
\add_ln51_585_reg_21824[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => add_ln51_558_reg_21764(0),
      I1 => add_ln51_510_reg_21754(0),
      I2 => add_ln51_437_reg_21739(0),
      I3 => add_ln51_510_reg_21754(1),
      I4 => add_ln51_437_reg_21739(1),
      I5 => add_ln51_558_reg_21764(1),
      O => \add_ln51_585_reg_21824[3]_i_9_n_5\
    );
\add_ln51_585_reg_21824[7]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"177E7EE8"
    )
        port map (
      I0 => \add_ln51_585_reg_21824[7]_i_18_n_5\,
      I1 => \add_ln51_585_reg_21824[7]_i_19_n_5\,
      I2 => add_ln51_582_reg_21769(4),
      I3 => add_ln51_485_reg_21749(4),
      I4 => add_ln51_534_reg_21759(4),
      O => \add_ln51_585_reg_21824[7]_i_10_n_5\
    );
\add_ln51_585_reg_21824[7]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln51_585_reg_21824[7]_i_12_n_5\,
      I1 => \add_ln51_585_reg_21824[7]_i_13_n_5\,
      I2 => add_ln51_413_reg_21734(4),
      O => \add_ln51_585_reg_21824[7]_i_11_n_5\
    );
\add_ln51_585_reg_21824[7]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001717FFFFE8E800"
    )
        port map (
      I0 => \add_ln51_585_reg_21824[7]_i_27_n_5\,
      I1 => \add_ln51_585_reg_21824[7]_i_28_n_5\,
      I2 => \add_ln51_585_reg_21824[7]_i_29_n_5\,
      I3 => \add_ln51_585_reg_21824[7]_i_30_n_5\,
      I4 => \add_ln51_585_reg_21824[7]_i_31_n_5\,
      I5 => \add_ln51_585_reg_21824[7]_i_32_n_5\,
      O => \add_ln51_585_reg_21824[7]_i_12_n_5\
    );
\add_ln51_585_reg_21824[7]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001717FFFFE8E800"
    )
        port map (
      I0 => \add_ln51_585_reg_21824[7]_i_33_n_5\,
      I1 => \add_ln51_585_reg_21824[7]_i_34_n_5\,
      I2 => \add_ln51_585_reg_21824[7]_i_35_n_5\,
      I3 => \add_ln51_585_reg_21824[7]_i_36_n_5\,
      I4 => \add_ln51_585_reg_21824[7]_i_37_n_5\,
      I5 => \add_ln51_585_reg_21824[7]_i_38_n_5\,
      O => \add_ln51_585_reg_21824[7]_i_13_n_5\
    );
\add_ln51_585_reg_21824[7]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln51_585_reg_21824[7]_i_15_n_5\,
      I1 => \add_ln51_585_reg_21824[7]_i_16_n_5\,
      I2 => add_ln51_413_reg_21734(3),
      O => \add_ln51_585_reg_21824[7]_i_14_n_5\
    );
\add_ln51_585_reg_21824[7]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E187871E871E1E78"
    )
        port map (
      I0 => \add_ln51_585_reg_21824[7]_i_29_n_5\,
      I1 => \add_ln51_585_reg_21824[7]_i_28_n_5\,
      I2 => \add_ln51_585_reg_21824[7]_i_31_n_5\,
      I3 => add_ln51_437_reg_21739(2),
      I4 => add_ln51_510_reg_21754(2),
      I5 => add_ln51_558_reg_21764(2),
      O => \add_ln51_585_reg_21824[7]_i_15_n_5\
    );
\add_ln51_585_reg_21824[7]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E187871E871E1E78"
    )
        port map (
      I0 => \add_ln51_585_reg_21824[7]_i_35_n_5\,
      I1 => \add_ln51_585_reg_21824[7]_i_34_n_5\,
      I2 => \add_ln51_585_reg_21824[7]_i_37_n_5\,
      I3 => add_ln51_534_reg_21759(2),
      I4 => add_ln51_485_reg_21749(2),
      I5 => add_ln51_582_reg_21769(2),
      O => \add_ln51_585_reg_21824[7]_i_16_n_5\
    );
\add_ln51_585_reg_21824[7]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln51_585_reg_21824[7]_i_39_n_5\,
      I1 => \add_ln51_585_reg_21824[7]_i_40_n_5\,
      I2 => add_ln51_413_reg_21734(2),
      O => \add_ln51_585_reg_21824[7]_i_17_n_5\
    );
\add_ln51_585_reg_21824[7]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEAEAA8EAA8A880"
    )
        port map (
      I0 => \add_ln51_585_reg_21824[7]_i_37_n_5\,
      I1 => add_ln51_582_reg_21769(2),
      I2 => add_ln51_485_reg_21749(2),
      I3 => add_ln51_534_reg_21759(2),
      I4 => \add_ln51_585_reg_21824[7]_i_35_n_5\,
      I5 => \add_ln51_585_reg_21824[7]_i_34_n_5\,
      O => \add_ln51_585_reg_21824[7]_i_18_n_5\
    );
\add_ln51_585_reg_21824[7]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln51_534_reg_21759(3),
      I1 => add_ln51_485_reg_21749(3),
      I2 => add_ln51_582_reg_21769(3),
      O => \add_ln51_585_reg_21824[7]_i_19_n_5\
    );
\add_ln51_585_reg_21824[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln51_585_reg_21824[7]_i_9_n_5\,
      I1 => \add_ln51_585_reg_21824[7]_i_10_n_5\,
      I2 => \add_ln51_585_reg_21824[7]_i_11_n_5\,
      O => \add_ln51_585_reg_21824[7]_i_2_n_5\
    );
\add_ln51_585_reg_21824[7]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8808000"
    )
        port map (
      I0 => \add_ln51_585_reg_21824[7]_i_25_n_5\,
      I1 => \add_ln51_585_reg_21824[7]_i_26_n_5\,
      I2 => add_ln51_558_reg_21764(4),
      I3 => add_ln51_437_reg_21739(4),
      I4 => add_ln51_510_reg_21754(4),
      O => \add_ln51_585_reg_21824[7]_i_20_n_5\
    );
\add_ln51_585_reg_21824[7]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln51_437_reg_21739(4),
      I1 => add_ln51_510_reg_21754(4),
      I2 => add_ln51_558_reg_21764(4),
      O => \add_ln51_585_reg_21824[7]_i_21_n_5\
    );
\add_ln51_585_reg_21824[7]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => add_ln51_510_reg_21754(4),
      I1 => add_ln51_437_reg_21739(4),
      I2 => add_ln51_558_reg_21764(4),
      I3 => \add_ln51_585_reg_21824[7]_i_26_n_5\,
      I4 => \add_ln51_585_reg_21824[7]_i_25_n_5\,
      O => \add_ln51_585_reg_21824[7]_i_22_n_5\
    );
\add_ln51_585_reg_21824[7]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln51_534_reg_21759(4),
      I1 => add_ln51_485_reg_21749(4),
      I2 => add_ln51_582_reg_21769(4),
      O => \add_ln51_585_reg_21824[7]_i_23_n_5\
    );
\add_ln51_585_reg_21824[7]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => add_ln51_485_reg_21749(4),
      I1 => add_ln51_534_reg_21759(4),
      I2 => add_ln51_582_reg_21769(4),
      I3 => \add_ln51_585_reg_21824[7]_i_19_n_5\,
      I4 => \add_ln51_585_reg_21824[7]_i_18_n_5\,
      O => \add_ln51_585_reg_21824[7]_i_24_n_5\
    );
\add_ln51_585_reg_21824[7]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEAEAA8EAA8A880"
    )
        port map (
      I0 => \add_ln51_585_reg_21824[7]_i_31_n_5\,
      I1 => add_ln51_558_reg_21764(2),
      I2 => add_ln51_510_reg_21754(2),
      I3 => add_ln51_437_reg_21739(2),
      I4 => \add_ln51_585_reg_21824[7]_i_29_n_5\,
      I5 => \add_ln51_585_reg_21824[7]_i_28_n_5\,
      O => \add_ln51_585_reg_21824[7]_i_25_n_5\
    );
\add_ln51_585_reg_21824[7]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln51_437_reg_21739(3),
      I1 => add_ln51_510_reg_21754(3),
      I2 => add_ln51_558_reg_21764(3),
      O => \add_ln51_585_reg_21824[7]_i_26_n_5\
    );
\add_ln51_585_reg_21824[7]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln51_558_reg_21764(2),
      I1 => add_ln51_437_reg_21739(2),
      I2 => add_ln51_510_reg_21754(2),
      O => \add_ln51_585_reg_21824[7]_i_27_n_5\
    );
\add_ln51_585_reg_21824[7]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln51_437_reg_21739(1),
      I1 => add_ln51_510_reg_21754(1),
      I2 => add_ln51_558_reg_21764(1),
      O => \add_ln51_585_reg_21824[7]_i_28_n_5\
    );
\add_ln51_585_reg_21824[7]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696960096000000"
    )
        port map (
      I0 => add_ln51_510_reg_21754(1),
      I1 => add_ln51_437_reg_21739(1),
      I2 => add_ln51_558_reg_21764(1),
      I3 => add_ln51_558_reg_21764(0),
      I4 => add_ln51_510_reg_21754(0),
      I5 => add_ln51_437_reg_21739(0),
      O => \add_ln51_585_reg_21824[7]_i_29_n_5\
    );
\add_ln51_585_reg_21824[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => add_ln51_413_reg_21734(4),
      I1 => \add_ln51_585_reg_21824[7]_i_12_n_5\,
      I2 => \add_ln51_585_reg_21824[7]_i_13_n_5\,
      I3 => add_ln51_461_reg_21744(4),
      I4 => \add_ln51_585_reg_21824[7]_i_14_n_5\,
      O => \add_ln51_585_reg_21824[7]_i_3_n_5\
    );
\add_ln51_585_reg_21824[7]_i_30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln51_437_reg_21739(2),
      I1 => add_ln51_510_reg_21754(2),
      I2 => add_ln51_558_reg_21764(2),
      O => \add_ln51_585_reg_21824[7]_i_30_n_5\
    );
\add_ln51_585_reg_21824[7]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln51_558_reg_21764(3),
      I1 => add_ln51_437_reg_21739(3),
      I2 => add_ln51_510_reg_21754(3),
      O => \add_ln51_585_reg_21824[7]_i_31_n_5\
    );
\add_ln51_585_reg_21824[7]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => add_ln51_558_reg_21764(3),
      I1 => add_ln51_510_reg_21754(3),
      I2 => add_ln51_437_reg_21739(3),
      I3 => add_ln51_510_reg_21754(4),
      I4 => add_ln51_437_reg_21739(4),
      I5 => add_ln51_558_reg_21764(4),
      O => \add_ln51_585_reg_21824[7]_i_32_n_5\
    );
\add_ln51_585_reg_21824[7]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln51_582_reg_21769(2),
      I1 => add_ln51_534_reg_21759(2),
      I2 => add_ln51_485_reg_21749(2),
      O => \add_ln51_585_reg_21824[7]_i_33_n_5\
    );
\add_ln51_585_reg_21824[7]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln51_534_reg_21759(1),
      I1 => add_ln51_485_reg_21749(1),
      I2 => add_ln51_582_reg_21769(1),
      O => \add_ln51_585_reg_21824[7]_i_34_n_5\
    );
\add_ln51_585_reg_21824[7]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696960096000000"
    )
        port map (
      I0 => add_ln51_485_reg_21749(1),
      I1 => add_ln51_534_reg_21759(1),
      I2 => add_ln51_582_reg_21769(1),
      I3 => add_ln51_582_reg_21769(0),
      I4 => add_ln51_485_reg_21749(0),
      I5 => add_ln51_534_reg_21759(0),
      O => \add_ln51_585_reg_21824[7]_i_35_n_5\
    );
\add_ln51_585_reg_21824[7]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln51_534_reg_21759(2),
      I1 => add_ln51_485_reg_21749(2),
      I2 => add_ln51_582_reg_21769(2),
      O => \add_ln51_585_reg_21824[7]_i_36_n_5\
    );
\add_ln51_585_reg_21824[7]_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln51_582_reg_21769(3),
      I1 => add_ln51_534_reg_21759(3),
      I2 => add_ln51_485_reg_21749(3),
      O => \add_ln51_585_reg_21824[7]_i_37_n_5\
    );
\add_ln51_585_reg_21824[7]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => add_ln51_582_reg_21769(3),
      I1 => add_ln51_485_reg_21749(3),
      I2 => add_ln51_534_reg_21759(3),
      I3 => add_ln51_485_reg_21749(4),
      I4 => add_ln51_534_reg_21759(4),
      I5 => add_ln51_582_reg_21769(4),
      O => \add_ln51_585_reg_21824[7]_i_38_n_5\
    );
\add_ln51_585_reg_21824[7]_i_39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99969666"
    )
        port map (
      I0 => \add_ln51_585_reg_21824[7]_i_29_n_5\,
      I1 => \add_ln51_585_reg_21824[7]_i_27_n_5\,
      I2 => add_ln51_437_reg_21739(1),
      I3 => add_ln51_510_reg_21754(1),
      I4 => add_ln51_558_reg_21764(1),
      O => \add_ln51_585_reg_21824[7]_i_39_n_5\
    );
\add_ln51_585_reg_21824[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => add_ln51_413_reg_21734(3),
      I1 => \add_ln51_585_reg_21824[7]_i_15_n_5\,
      I2 => \add_ln51_585_reg_21824[7]_i_16_n_5\,
      I3 => add_ln51_461_reg_21744(3),
      I4 => \add_ln51_585_reg_21824[7]_i_17_n_5\,
      O => \add_ln51_585_reg_21824[7]_i_4_n_5\
    );
\add_ln51_585_reg_21824[7]_i_40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99969666"
    )
        port map (
      I0 => \add_ln51_585_reg_21824[7]_i_35_n_5\,
      I1 => \add_ln51_585_reg_21824[7]_i_33_n_5\,
      I2 => add_ln51_534_reg_21759(1),
      I3 => add_ln51_485_reg_21749(1),
      I4 => add_ln51_582_reg_21769(1),
      O => \add_ln51_585_reg_21824[7]_i_40_n_5\
    );
\add_ln51_585_reg_21824[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E880800000000000"
    )
        port map (
      I0 => \add_ln51_585_reg_21824[7]_i_18_n_5\,
      I1 => \add_ln51_585_reg_21824[7]_i_19_n_5\,
      I2 => add_ln51_582_reg_21769(4),
      I3 => add_ln51_534_reg_21759(4),
      I4 => add_ln51_485_reg_21749(4),
      I5 => \add_ln51_585_reg_21824[7]_i_20_n_5\,
      O => \add_ln51_585_reg_21824[7]_i_5_n_5\
    );
\add_ln51_585_reg_21824[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"177E7EE8"
    )
        port map (
      I0 => \add_ln51_585_reg_21824[7]_i_11_n_5\,
      I1 => \add_ln51_585_reg_21824[7]_i_21_n_5\,
      I2 => \add_ln51_585_reg_21824[7]_i_22_n_5\,
      I3 => \add_ln51_585_reg_21824[7]_i_23_n_5\,
      I4 => \add_ln51_585_reg_21824[7]_i_24_n_5\,
      O => \add_ln51_585_reg_21824[7]_i_6_n_5\
    );
\add_ln51_585_reg_21824[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln51_585_reg_21824[7]_i_3_n_5\,
      I1 => \add_ln51_585_reg_21824[7]_i_10_n_5\,
      I2 => \add_ln51_585_reg_21824[7]_i_9_n_5\,
      I3 => \add_ln51_585_reg_21824[7]_i_11_n_5\,
      O => \add_ln51_585_reg_21824[7]_i_7_n_5\
    );
\add_ln51_585_reg_21824[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => add_ln51_413_reg_21734(4),
      I1 => \add_ln51_585_reg_21824[7]_i_12_n_5\,
      I2 => \add_ln51_585_reg_21824[7]_i_13_n_5\,
      I3 => \add_ln51_585_reg_21824[7]_i_4_n_5\,
      I4 => add_ln51_461_reg_21744(4),
      I5 => \add_ln51_585_reg_21824[7]_i_14_n_5\,
      O => \add_ln51_585_reg_21824[7]_i_8_n_5\
    );
\add_ln51_585_reg_21824[7]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"177E7EE8"
    )
        port map (
      I0 => \add_ln51_585_reg_21824[7]_i_25_n_5\,
      I1 => \add_ln51_585_reg_21824[7]_i_26_n_5\,
      I2 => add_ln51_558_reg_21764(4),
      I3 => add_ln51_510_reg_21754(4),
      I4 => add_ln51_437_reg_21739(4),
      O => \add_ln51_585_reg_21824[7]_i_9_n_5\
    );
\add_ln51_585_reg_21824_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_585_fu_20689_p2(0),
      Q => add_ln51_585_reg_21824(0),
      R => '0'
    );
\add_ln51_585_reg_21824_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_585_fu_20689_p2(1),
      Q => add_ln51_585_reg_21824(1),
      R => '0'
    );
\add_ln51_585_reg_21824_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_585_fu_20689_p2(2),
      Q => add_ln51_585_reg_21824(2),
      R => '0'
    );
\add_ln51_585_reg_21824_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_585_fu_20689_p2(3),
      Q => add_ln51_585_reg_21824(3),
      R => '0'
    );
\add_ln51_585_reg_21824_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln51_585_reg_21824_reg[3]_i_1_n_5\,
      CO(2) => \add_ln51_585_reg_21824_reg[3]_i_1_n_6\,
      CO(1) => \add_ln51_585_reg_21824_reg[3]_i_1_n_7\,
      CO(0) => \add_ln51_585_reg_21824_reg[3]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \add_ln51_585_reg_21824[3]_i_2_n_5\,
      DI(2) => \add_ln51_585_reg_21824[3]_i_3_n_5\,
      DI(1) => \add_ln51_585_reg_21824[3]_i_4_n_5\,
      DI(0) => add_ln51_461_reg_21744(0),
      O(3 downto 0) => add_ln51_585_fu_20689_p2(3 downto 0),
      S(3) => \add_ln51_585_reg_21824[3]_i_5_n_5\,
      S(2) => \add_ln51_585_reg_21824[3]_i_6_n_5\,
      S(1) => \add_ln51_585_reg_21824[3]_i_7_n_5\,
      S(0) => \add_ln51_585_reg_21824[3]_i_8_n_5\
    );
\add_ln51_585_reg_21824_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_585_fu_20689_p2(4),
      Q => add_ln51_585_reg_21824(4),
      R => '0'
    );
\add_ln51_585_reg_21824_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_585_fu_20689_p2(5),
      Q => add_ln51_585_reg_21824(5),
      R => '0'
    );
\add_ln51_585_reg_21824_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_585_fu_20689_p2(6),
      Q => add_ln51_585_reg_21824(6),
      R => '0'
    );
\add_ln51_585_reg_21824_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_585_fu_20689_p2(7),
      Q => add_ln51_585_reg_21824(7),
      R => '0'
    );
\add_ln51_585_reg_21824_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln51_585_reg_21824_reg[3]_i_1_n_5\,
      CO(3) => \NLW_add_ln51_585_reg_21824_reg[7]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \add_ln51_585_reg_21824_reg[7]_i_1_n_6\,
      CO(1) => \add_ln51_585_reg_21824_reg[7]_i_1_n_7\,
      CO(0) => \add_ln51_585_reg_21824_reg[7]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \add_ln51_585_reg_21824[7]_i_2_n_5\,
      DI(1) => \add_ln51_585_reg_21824[7]_i_3_n_5\,
      DI(0) => \add_ln51_585_reg_21824[7]_i_4_n_5\,
      O(3 downto 0) => add_ln51_585_fu_20689_p2(7 downto 4),
      S(3) => \add_ln51_585_reg_21824[7]_i_5_n_5\,
      S(2) => \add_ln51_585_reg_21824[7]_i_6_n_5\,
      S(1) => \add_ln51_585_reg_21824[7]_i_7_n_5\,
      S(0) => \add_ln51_585_reg_21824[7]_i_8_n_5\
    );
\add_ln51_590_reg_21454_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_590_fu_17724_p2(0),
      Q => add_ln51_590_reg_21454(0),
      R => '0'
    );
\add_ln51_590_reg_21454_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_590_fu_17724_p2(1),
      Q => add_ln51_590_reg_21454(1),
      R => '0'
    );
\add_ln51_590_reg_21454_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_590_fu_17724_p2(2),
      Q => add_ln51_590_reg_21454(2),
      R => '0'
    );
\add_ln51_595_reg_21459_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_595_fu_17762_p2(0),
      Q => add_ln51_595_reg_21459(0),
      R => '0'
    );
\add_ln51_595_reg_21459_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_595_fu_17762_p2(1),
      Q => add_ln51_595_reg_21459(1),
      R => '0'
    );
\add_ln51_595_reg_21459_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_595_fu_17762_p2(2),
      Q => add_ln51_595_reg_21459(2),
      R => '0'
    );
\add_ln51_601_reg_21464_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_601_fu_17800_p2(0),
      Q => add_ln51_601_reg_21464(0),
      R => '0'
    );
\add_ln51_601_reg_21464_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_601_fu_17800_p2(1),
      Q => add_ln51_601_reg_21464(1),
      R => '0'
    );
\add_ln51_601_reg_21464_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_601_fu_17800_p2(2),
      Q => add_ln51_601_reg_21464(2),
      R => '0'
    );
\add_ln51_606_reg_21469_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_606_fu_17838_p2(0),
      Q => add_ln51_606_reg_21469(0),
      R => '0'
    );
\add_ln51_606_reg_21469_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_606_fu_17838_p2(1),
      Q => add_ln51_606_reg_21469(1),
      R => '0'
    );
\add_ln51_606_reg_21469_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_606_fu_17838_p2(2),
      Q => add_ln51_606_reg_21469(2),
      R => '0'
    );
\add_ln51_608_reg_21774[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln51_595_reg_21459(0),
      I1 => add_ln51_601_reg_21464(0),
      I2 => add_ln51_590_reg_21454(0),
      I3 => add_ln51_606_reg_21469(0),
      O => add_ln51_608_fu_20065_p2(0)
    );
\add_ln51_608_reg_21774[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"81177EE8"
    )
        port map (
      I0 => add_ln51_606_reg_21469(0),
      I1 => add_ln51_595_reg_21459(0),
      I2 => add_ln51_590_reg_21454(0),
      I3 => add_ln51_601_reg_21464(0),
      I4 => \add_ln51_608_reg_21774[1]_i_2_n_5\,
      O => add_ln51_608_fu_20065_p2(1)
    );
\add_ln51_608_reg_21774[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln51_595_reg_21459(1),
      I1 => add_ln51_601_reg_21464(1),
      I2 => add_ln51_590_reg_21454(1),
      I3 => add_ln51_606_reg_21469(1),
      O => \add_ln51_608_reg_21774[1]_i_2_n_5\
    );
\add_ln51_608_reg_21774[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699666666666"
    )
        port map (
      I0 => \add_ln51_608_reg_21774[2]_i_2_n_5\,
      I1 => \add_ln51_608_reg_21774[2]_i_3_n_5\,
      I2 => add_ln51_595_reg_21459(1),
      I3 => add_ln51_601_reg_21464(1),
      I4 => add_ln51_590_reg_21454(1),
      I5 => add_ln51_606_reg_21469(1),
      O => add_ln51_608_fu_20065_p2(2)
    );
\add_ln51_608_reg_21774[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEE88000"
    )
        port map (
      I0 => add_ln51_606_reg_21469(0),
      I1 => add_ln51_595_reg_21459(0),
      I2 => add_ln51_601_reg_21464(0),
      I3 => add_ln51_590_reg_21454(0),
      I4 => \add_ln51_608_reg_21774[1]_i_2_n_5\,
      O => \add_ln51_608_reg_21774[2]_i_2_n_5\
    );
\add_ln51_608_reg_21774[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => add_ln51_606_reg_21469(2),
      I1 => add_ln51_590_reg_21454(2),
      I2 => add_ln51_601_reg_21464(2),
      I3 => add_ln51_595_reg_21459(2),
      I4 => \add_ln51_608_reg_21774[4]_i_3_n_5\,
      O => \add_ln51_608_reg_21774[2]_i_3_n_5\
    );
\add_ln51_608_reg_21774[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A99595569556566A"
    )
        port map (
      I0 => \add_ln51_608_reg_21774[4]_i_2_n_5\,
      I1 => add_ln51_595_reg_21459(2),
      I2 => add_ln51_601_reg_21464(2),
      I3 => add_ln51_590_reg_21454(2),
      I4 => add_ln51_606_reg_21469(2),
      I5 => \add_ln51_608_reg_21774[4]_i_3_n_5\,
      O => add_ln51_608_fu_20065_p2(3)
    );
\add_ln51_608_reg_21774[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEAEAA8EAA8A880"
    )
        port map (
      I0 => \add_ln51_608_reg_21774[4]_i_2_n_5\,
      I1 => add_ln51_595_reg_21459(2),
      I2 => add_ln51_590_reg_21454(2),
      I3 => add_ln51_601_reg_21464(2),
      I4 => \add_ln51_608_reg_21774[4]_i_3_n_5\,
      I5 => add_ln51_606_reg_21469(2),
      O => add_ln51_608_fu_20065_p2(4)
    );
\add_ln51_608_reg_21774[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EBBEAAAA82280000"
    )
        port map (
      I0 => \add_ln51_608_reg_21774[2]_i_2_n_5\,
      I1 => add_ln51_595_reg_21459(1),
      I2 => add_ln51_601_reg_21464(1),
      I3 => add_ln51_590_reg_21454(1),
      I4 => add_ln51_606_reg_21469(1),
      I5 => \add_ln51_608_reg_21774[2]_i_3_n_5\,
      O => \add_ln51_608_reg_21774[4]_i_2_n_5\
    );
\add_ln51_608_reg_21774[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln51_595_reg_21459(1),
      I1 => add_ln51_590_reg_21454(1),
      I2 => add_ln51_601_reg_21464(1),
      O => \add_ln51_608_reg_21774[4]_i_3_n_5\
    );
\add_ln51_608_reg_21774_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_608_fu_20065_p2(0),
      Q => add_ln51_608_reg_21774(0),
      R => '0'
    );
\add_ln51_608_reg_21774_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_608_fu_20065_p2(1),
      Q => add_ln51_608_reg_21774(1),
      R => '0'
    );
\add_ln51_608_reg_21774_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_608_fu_20065_p2(2),
      Q => add_ln51_608_reg_21774(2),
      R => '0'
    );
\add_ln51_608_reg_21774_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_608_fu_20065_p2(3),
      Q => add_ln51_608_reg_21774(3),
      R => '0'
    );
\add_ln51_608_reg_21774_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_608_fu_20065_p2(4),
      Q => add_ln51_608_reg_21774(4),
      R => '0'
    );
\add_ln51_613_reg_21474_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_613_fu_17876_p2(0),
      Q => add_ln51_613_reg_21474(0),
      R => '0'
    );
\add_ln51_613_reg_21474_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_613_fu_17876_p2(1),
      Q => add_ln51_613_reg_21474(1),
      R => '0'
    );
\add_ln51_613_reg_21474_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_613_fu_17876_p2(2),
      Q => add_ln51_613_reg_21474(2),
      R => '0'
    );
\add_ln51_618_reg_21479_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_618_fu_17914_p2(0),
      Q => add_ln51_618_reg_21479(0),
      R => '0'
    );
\add_ln51_618_reg_21479_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_618_fu_17914_p2(1),
      Q => add_ln51_618_reg_21479(1),
      R => '0'
    );
\add_ln51_618_reg_21479_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_618_fu_17914_p2(2),
      Q => add_ln51_618_reg_21479(2),
      R => '0'
    );
\add_ln51_624_reg_21484_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_624_fu_17952_p2(0),
      Q => add_ln51_624_reg_21484(0),
      R => '0'
    );
\add_ln51_624_reg_21484_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_624_fu_17952_p2(1),
      Q => add_ln51_624_reg_21484(1),
      R => '0'
    );
\add_ln51_624_reg_21484_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_624_fu_17952_p2(2),
      Q => add_ln51_624_reg_21484(2),
      R => '0'
    );
\add_ln51_626_reg_21489_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln51_626_reg_21489_reg[0]_0\,
      Q => add_ln51_626_reg_21489(0),
      R => '0'
    );
\add_ln51_626_reg_21489_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_626_fu_17964_p2(0),
      Q => add_ln51_626_reg_21489(1),
      R => '0'
    );
\add_ln51_627_reg_21494_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln51_627_reg_21494_reg[0]_0\,
      Q => add_ln51_627_reg_21494(0),
      R => '0'
    );
\add_ln51_627_reg_21494_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln51_627_reg_21494_reg[1]_0\,
      Q => add_ln51_627_reg_21494(1),
      R => '0'
    );
\add_ln51_628_reg_21499_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln51_628_reg_21499_reg[0]_0\,
      Q => add_ln51_628_reg_21499(0),
      R => '0'
    );
\add_ln51_628_reg_21499_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln51_628_reg_21499_reg[1]_0\,
      Q => add_ln51_628_reg_21499(1),
      R => '0'
    );
\add_ln51_632_reg_21779[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => add_ln51_624_reg_21484(0),
      I1 => add_ln51_613_reg_21474(0),
      I2 => add_ln51_618_reg_21479(0),
      I3 => add_ln51_626_reg_21489(0),
      I4 => add_ln51_627_reg_21494(0),
      I5 => add_ln51_628_reg_21499(0),
      O => add_ln51_632_fu_20125_p2(0)
    );
\add_ln51_632_reg_21779[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A995566A"
    )
        port map (
      I0 => \add_ln51_632_reg_21779[1]_i_2_n_5\,
      I1 => add_ln51_613_reg_21474(0),
      I2 => add_ln51_624_reg_21484(0),
      I3 => add_ln51_618_reg_21479(0),
      I4 => \add_ln51_632_reg_21779[1]_i_3_n_5\,
      O => add_ln51_632_fu_20125_p2(1)
    );
\add_ln51_632_reg_21779[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9600009600969600"
    )
        port map (
      I0 => add_ln51_626_reg_21489(0),
      I1 => add_ln51_627_reg_21494(0),
      I2 => add_ln51_628_reg_21499(0),
      I3 => add_ln51_624_reg_21484(0),
      I4 => add_ln51_613_reg_21474(0),
      I5 => add_ln51_618_reg_21479(0),
      O => \add_ln51_632_reg_21779[1]_i_2_n_5\
    );
\add_ln51_632_reg_21779[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln51_624_reg_21484(1),
      I1 => add_ln51_613_reg_21474(1),
      I2 => add_ln51_618_reg_21479(1),
      I3 => zext_ln51_423_fu_20111_p1(1),
      O => \add_ln51_632_reg_21779[1]_i_3_n_5\
    );
\add_ln51_632_reg_21779[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \add_ln51_632_reg_21779[4]_i_6_n_5\,
      I1 => \add_ln51_632_reg_21779[4]_i_7_n_5\,
      I2 => \add_ln51_632_reg_21779[2]_i_2_n_5\,
      O => add_ln51_632_fu_20125_p2(2)
    );
\add_ln51_632_reg_21779[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => add_ln51_618_reg_21479(1),
      I1 => add_ln51_624_reg_21484(1),
      I2 => add_ln51_613_reg_21474(1),
      I3 => zext_ln51_423_fu_20111_p1(2),
      I4 => \add_ln51_632_reg_21779[4]_i_4_n_5\,
      O => \add_ln51_632_reg_21779[2]_i_2_n_5\
    );
\add_ln51_632_reg_21779[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E187871E871E1E78"
    )
        port map (
      I0 => \add_ln51_632_reg_21779[4]_i_6_n_5\,
      I1 => \add_ln51_632_reg_21779[4]_i_7_n_5\,
      I2 => \add_ln51_632_reg_21779[4]_i_2_n_5\,
      I3 => zext_ln51_423_fu_20111_p1(2),
      I4 => \add_ln51_632_reg_21779[4]_i_4_n_5\,
      I5 => \add_ln51_632_reg_21779[4]_i_3_n_5\,
      O => add_ln51_632_fu_20125_p2(3)
    );
\add_ln51_632_reg_21779[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEAEAA8EAA8A880"
    )
        port map (
      I0 => \add_ln51_632_reg_21779[4]_i_2_n_5\,
      I1 => \add_ln51_632_reg_21779[4]_i_3_n_5\,
      I2 => \add_ln51_632_reg_21779[4]_i_4_n_5\,
      I3 => zext_ln51_423_fu_20111_p1(2),
      I4 => \add_ln51_632_reg_21779[4]_i_6_n_5\,
      I5 => \add_ln51_632_reg_21779[4]_i_7_n_5\,
      O => add_ln51_632_fu_20125_p2(4)
    );
\add_ln51_632_reg_21779[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln51_613_reg_21474(2),
      I1 => add_ln51_624_reg_21484(2),
      I2 => add_ln51_618_reg_21479(2),
      O => \add_ln51_632_reg_21779[4]_i_2_n_5\
    );
\add_ln51_632_reg_21779[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln51_613_reg_21474(1),
      I1 => add_ln51_624_reg_21484(1),
      I2 => add_ln51_618_reg_21479(1),
      O => \add_ln51_632_reg_21779[4]_i_3_n_5\
    );
\add_ln51_632_reg_21779[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln51_618_reg_21479(2),
      I1 => add_ln51_613_reg_21474(2),
      I2 => add_ln51_624_reg_21484(2),
      O => \add_ln51_632_reg_21779[4]_i_4_n_5\
    );
\add_ln51_632_reg_21779[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17FFFFE8FFE8E800"
    )
        port map (
      I0 => add_ln51_627_reg_21494(0),
      I1 => add_ln51_626_reg_21489(0),
      I2 => add_ln51_628_reg_21499(0),
      I3 => add_ln51_628_reg_21499(1),
      I4 => add_ln51_626_reg_21489(1),
      I5 => add_ln51_627_reg_21494(1),
      O => zext_ln51_423_fu_20111_p1(2)
    );
\add_ln51_632_reg_21779[4]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => add_ln51_618_reg_21479(0),
      I1 => add_ln51_624_reg_21484(0),
      I2 => add_ln51_613_reg_21474(0),
      I3 => \add_ln51_632_reg_21779[1]_i_3_n_5\,
      I4 => \add_ln51_632_reg_21779[1]_i_2_n_5\,
      O => \add_ln51_632_reg_21779[4]_i_6_n_5\
    );
\add_ln51_632_reg_21779[4]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8228"
    )
        port map (
      I0 => zext_ln51_423_fu_20111_p1(1),
      I1 => add_ln51_624_reg_21484(1),
      I2 => add_ln51_613_reg_21474(1),
      I3 => add_ln51_618_reg_21479(1),
      O => \add_ln51_632_reg_21779[4]_i_7_n_5\
    );
\add_ln51_632_reg_21779[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => add_ln51_628_reg_21499(0),
      I1 => add_ln51_626_reg_21489(0),
      I2 => add_ln51_627_reg_21494(0),
      I3 => add_ln51_626_reg_21489(1),
      I4 => add_ln51_627_reg_21494(1),
      I5 => add_ln51_628_reg_21499(1),
      O => zext_ln51_423_fu_20111_p1(1)
    );
\add_ln51_632_reg_21779_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_632_fu_20125_p2(0),
      Q => add_ln51_632_reg_21779(0),
      R => '0'
    );
\add_ln51_632_reg_21779_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_632_fu_20125_p2(1),
      Q => add_ln51_632_reg_21779(1),
      R => '0'
    );
\add_ln51_632_reg_21779_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_632_fu_20125_p2(2),
      Q => add_ln51_632_reg_21779(2),
      R => '0'
    );
\add_ln51_632_reg_21779_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_632_fu_20125_p2(3),
      Q => add_ln51_632_reg_21779(3),
      R => '0'
    );
\add_ln51_632_reg_21779_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_632_fu_20125_p2(4),
      Q => add_ln51_632_reg_21779(4),
      R => '0'
    );
\add_ln51_638_reg_21504_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_638_fu_18014_p2(0),
      Q => add_ln51_638_reg_21504(0),
      R => '0'
    );
\add_ln51_638_reg_21504_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_638_fu_18014_p2(1),
      Q => add_ln51_638_reg_21504(1),
      R => '0'
    );
\add_ln51_638_reg_21504_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_638_fu_18014_p2(2),
      Q => add_ln51_638_reg_21504(2),
      R => '0'
    );
\add_ln51_63_reg_20914_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_63_fu_14610_p2(0),
      Q => add_ln51_63_reg_20914(0),
      R => '0'
    );
\add_ln51_63_reg_20914_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_63_fu_14610_p2(1),
      Q => add_ln51_63_reg_20914(1),
      R => '0'
    );
\add_ln51_63_reg_20914_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_63_fu_14610_p2(2),
      Q => add_ln51_63_reg_20914(2),
      R => '0'
    );
\add_ln51_643_reg_21509_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_643_fu_18052_p2(0),
      Q => add_ln51_643_reg_21509(0),
      R => '0'
    );
\add_ln51_643_reg_21509_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_643_fu_18052_p2(1),
      Q => add_ln51_643_reg_21509(1),
      R => '0'
    );
\add_ln51_643_reg_21509_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_643_fu_18052_p2(2),
      Q => add_ln51_643_reg_21509(2),
      R => '0'
    );
\add_ln51_649_reg_21514_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_649_fu_18090_p2(0),
      Q => add_ln51_649_reg_21514(0),
      R => '0'
    );
\add_ln51_649_reg_21514_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_649_fu_18090_p2(1),
      Q => add_ln51_649_reg_21514(1),
      R => '0'
    );
\add_ln51_649_reg_21514_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_649_fu_18090_p2(2),
      Q => add_ln51_649_reg_21514(2),
      R => '0'
    );
\add_ln51_654_reg_21519_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_654_fu_18128_p2(0),
      Q => add_ln51_654_reg_21519(0),
      R => '0'
    );
\add_ln51_654_reg_21519_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_654_fu_18128_p2(1),
      Q => add_ln51_654_reg_21519(1),
      R => '0'
    );
\add_ln51_654_reg_21519_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_654_fu_18128_p2(2),
      Q => add_ln51_654_reg_21519(2),
      R => '0'
    );
\add_ln51_656_reg_21784[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln51_643_reg_21509(0),
      I1 => add_ln51_649_reg_21514(0),
      I2 => add_ln51_638_reg_21504(0),
      I3 => add_ln51_654_reg_21519(0),
      O => add_ln51_656_fu_20163_p2(0)
    );
\add_ln51_656_reg_21784[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"81177EE8"
    )
        port map (
      I0 => add_ln51_654_reg_21519(0),
      I1 => add_ln51_643_reg_21509(0),
      I2 => add_ln51_638_reg_21504(0),
      I3 => add_ln51_649_reg_21514(0),
      I4 => \add_ln51_656_reg_21784[1]_i_2_n_5\,
      O => add_ln51_656_fu_20163_p2(1)
    );
\add_ln51_656_reg_21784[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln51_643_reg_21509(1),
      I1 => add_ln51_649_reg_21514(1),
      I2 => add_ln51_638_reg_21504(1),
      I3 => add_ln51_654_reg_21519(1),
      O => \add_ln51_656_reg_21784[1]_i_2_n_5\
    );
\add_ln51_656_reg_21784[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699666666666"
    )
        port map (
      I0 => \add_ln51_656_reg_21784[2]_i_2_n_5\,
      I1 => \add_ln51_656_reg_21784[2]_i_3_n_5\,
      I2 => add_ln51_643_reg_21509(1),
      I3 => add_ln51_649_reg_21514(1),
      I4 => add_ln51_638_reg_21504(1),
      I5 => add_ln51_654_reg_21519(1),
      O => add_ln51_656_fu_20163_p2(2)
    );
\add_ln51_656_reg_21784[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEE88000"
    )
        port map (
      I0 => add_ln51_654_reg_21519(0),
      I1 => add_ln51_643_reg_21509(0),
      I2 => add_ln51_649_reg_21514(0),
      I3 => add_ln51_638_reg_21504(0),
      I4 => \add_ln51_656_reg_21784[1]_i_2_n_5\,
      O => \add_ln51_656_reg_21784[2]_i_2_n_5\
    );
\add_ln51_656_reg_21784[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => add_ln51_654_reg_21519(2),
      I1 => add_ln51_638_reg_21504(2),
      I2 => add_ln51_649_reg_21514(2),
      I3 => add_ln51_643_reg_21509(2),
      I4 => \add_ln51_656_reg_21784[4]_i_3_n_5\,
      O => \add_ln51_656_reg_21784[2]_i_3_n_5\
    );
\add_ln51_656_reg_21784[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A99595569556566A"
    )
        port map (
      I0 => \add_ln51_656_reg_21784[4]_i_2_n_5\,
      I1 => add_ln51_643_reg_21509(2),
      I2 => add_ln51_649_reg_21514(2),
      I3 => add_ln51_638_reg_21504(2),
      I4 => add_ln51_654_reg_21519(2),
      I5 => \add_ln51_656_reg_21784[4]_i_3_n_5\,
      O => add_ln51_656_fu_20163_p2(3)
    );
\add_ln51_656_reg_21784[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEAEAA8EAA8A880"
    )
        port map (
      I0 => \add_ln51_656_reg_21784[4]_i_2_n_5\,
      I1 => add_ln51_643_reg_21509(2),
      I2 => add_ln51_638_reg_21504(2),
      I3 => add_ln51_649_reg_21514(2),
      I4 => \add_ln51_656_reg_21784[4]_i_3_n_5\,
      I5 => add_ln51_654_reg_21519(2),
      O => add_ln51_656_fu_20163_p2(4)
    );
\add_ln51_656_reg_21784[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EBBEAAAA82280000"
    )
        port map (
      I0 => \add_ln51_656_reg_21784[2]_i_2_n_5\,
      I1 => add_ln51_643_reg_21509(1),
      I2 => add_ln51_649_reg_21514(1),
      I3 => add_ln51_638_reg_21504(1),
      I4 => add_ln51_654_reg_21519(1),
      I5 => \add_ln51_656_reg_21784[2]_i_3_n_5\,
      O => \add_ln51_656_reg_21784[4]_i_2_n_5\
    );
\add_ln51_656_reg_21784[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln51_643_reg_21509(1),
      I1 => add_ln51_638_reg_21504(1),
      I2 => add_ln51_649_reg_21514(1),
      O => \add_ln51_656_reg_21784[4]_i_3_n_5\
    );
\add_ln51_656_reg_21784_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_656_fu_20163_p2(0),
      Q => add_ln51_656_reg_21784(0),
      R => '0'
    );
\add_ln51_656_reg_21784_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_656_fu_20163_p2(1),
      Q => add_ln51_656_reg_21784(1),
      R => '0'
    );
\add_ln51_656_reg_21784_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_656_fu_20163_p2(2),
      Q => add_ln51_656_reg_21784(2),
      R => '0'
    );
\add_ln51_656_reg_21784_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_656_fu_20163_p2(3),
      Q => add_ln51_656_reg_21784(3),
      R => '0'
    );
\add_ln51_656_reg_21784_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_656_fu_20163_p2(4),
      Q => add_ln51_656_reg_21784(4),
      R => '0'
    );
\add_ln51_661_reg_21524_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_661_fu_18166_p2(0),
      Q => add_ln51_661_reg_21524(0),
      R => '0'
    );
\add_ln51_661_reg_21524_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_661_fu_18166_p2(1),
      Q => add_ln51_661_reg_21524(1),
      R => '0'
    );
\add_ln51_661_reg_21524_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_661_fu_18166_p2(2),
      Q => add_ln51_661_reg_21524(2),
      R => '0'
    );
\add_ln51_666_reg_21529_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_666_fu_18204_p2(0),
      Q => add_ln51_666_reg_21529(0),
      R => '0'
    );
\add_ln51_666_reg_21529_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_666_fu_18204_p2(1),
      Q => add_ln51_666_reg_21529(1),
      R => '0'
    );
\add_ln51_666_reg_21529_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_666_fu_18204_p2(2),
      Q => add_ln51_666_reg_21529(2),
      R => '0'
    );
\add_ln51_672_reg_21534_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_672_fu_18242_p2(0),
      Q => add_ln51_672_reg_21534(0),
      R => '0'
    );
\add_ln51_672_reg_21534_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_672_fu_18242_p2(1),
      Q => add_ln51_672_reg_21534(1),
      R => '0'
    );
\add_ln51_672_reg_21534_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_672_fu_18242_p2(2),
      Q => add_ln51_672_reg_21534(2),
      R => '0'
    );
\add_ln51_674_reg_21539_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln51_674_reg_21539_reg[0]_0\,
      Q => add_ln51_674_reg_21539(0),
      R => '0'
    );
\add_ln51_674_reg_21539_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_674_fu_18254_p2(0),
      Q => add_ln51_674_reg_21539(1),
      R => '0'
    );
\add_ln51_675_reg_21544_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln51_675_reg_21544_reg[0]_0\,
      Q => add_ln51_675_reg_21544(0),
      R => '0'
    );
\add_ln51_675_reg_21544_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln51_675_reg_21544_reg[1]_0\,
      Q => add_ln51_675_reg_21544(1),
      R => '0'
    );
\add_ln51_676_reg_21549_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln51_676_reg_21549_reg[0]_0\,
      Q => add_ln51_676_reg_21549(0),
      R => '0'
    );
\add_ln51_676_reg_21549_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln51_676_reg_21549_reg[1]_0\,
      Q => add_ln51_676_reg_21549(1),
      R => '0'
    );
\add_ln51_680_reg_21789[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => add_ln51_672_reg_21534(0),
      I1 => add_ln51_661_reg_21524(0),
      I2 => add_ln51_666_reg_21529(0),
      I3 => add_ln51_674_reg_21539(0),
      I4 => add_ln51_675_reg_21544(0),
      I5 => add_ln51_676_reg_21549(0),
      O => add_ln51_680_fu_20223_p2(0)
    );
\add_ln51_680_reg_21789[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A995566A"
    )
        port map (
      I0 => \add_ln51_680_reg_21789[1]_i_2_n_5\,
      I1 => add_ln51_661_reg_21524(0),
      I2 => add_ln51_672_reg_21534(0),
      I3 => add_ln51_666_reg_21529(0),
      I4 => \add_ln51_680_reg_21789[1]_i_3_n_5\,
      O => add_ln51_680_fu_20223_p2(1)
    );
\add_ln51_680_reg_21789[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9600009600969600"
    )
        port map (
      I0 => add_ln51_674_reg_21539(0),
      I1 => add_ln51_675_reg_21544(0),
      I2 => add_ln51_676_reg_21549(0),
      I3 => add_ln51_672_reg_21534(0),
      I4 => add_ln51_661_reg_21524(0),
      I5 => add_ln51_666_reg_21529(0),
      O => \add_ln51_680_reg_21789[1]_i_2_n_5\
    );
\add_ln51_680_reg_21789[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln51_672_reg_21534(1),
      I1 => add_ln51_661_reg_21524(1),
      I2 => add_ln51_666_reg_21529(1),
      I3 => zext_ln51_455_fu_20209_p1(1),
      O => \add_ln51_680_reg_21789[1]_i_3_n_5\
    );
\add_ln51_680_reg_21789[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \add_ln51_680_reg_21789[4]_i_6_n_5\,
      I1 => \add_ln51_680_reg_21789[4]_i_7_n_5\,
      I2 => \add_ln51_680_reg_21789[2]_i_2_n_5\,
      O => add_ln51_680_fu_20223_p2(2)
    );
\add_ln51_680_reg_21789[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => add_ln51_666_reg_21529(1),
      I1 => add_ln51_672_reg_21534(1),
      I2 => add_ln51_661_reg_21524(1),
      I3 => zext_ln51_455_fu_20209_p1(2),
      I4 => \add_ln51_680_reg_21789[4]_i_4_n_5\,
      O => \add_ln51_680_reg_21789[2]_i_2_n_5\
    );
\add_ln51_680_reg_21789[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E187871E871E1E78"
    )
        port map (
      I0 => \add_ln51_680_reg_21789[4]_i_6_n_5\,
      I1 => \add_ln51_680_reg_21789[4]_i_7_n_5\,
      I2 => \add_ln51_680_reg_21789[4]_i_2_n_5\,
      I3 => zext_ln51_455_fu_20209_p1(2),
      I4 => \add_ln51_680_reg_21789[4]_i_4_n_5\,
      I5 => \add_ln51_680_reg_21789[4]_i_3_n_5\,
      O => add_ln51_680_fu_20223_p2(3)
    );
\add_ln51_680_reg_21789[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEAEAA8EAA8A880"
    )
        port map (
      I0 => \add_ln51_680_reg_21789[4]_i_2_n_5\,
      I1 => \add_ln51_680_reg_21789[4]_i_3_n_5\,
      I2 => \add_ln51_680_reg_21789[4]_i_4_n_5\,
      I3 => zext_ln51_455_fu_20209_p1(2),
      I4 => \add_ln51_680_reg_21789[4]_i_6_n_5\,
      I5 => \add_ln51_680_reg_21789[4]_i_7_n_5\,
      O => add_ln51_680_fu_20223_p2(4)
    );
\add_ln51_680_reg_21789[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln51_661_reg_21524(2),
      I1 => add_ln51_672_reg_21534(2),
      I2 => add_ln51_666_reg_21529(2),
      O => \add_ln51_680_reg_21789[4]_i_2_n_5\
    );
\add_ln51_680_reg_21789[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln51_661_reg_21524(1),
      I1 => add_ln51_672_reg_21534(1),
      I2 => add_ln51_666_reg_21529(1),
      O => \add_ln51_680_reg_21789[4]_i_3_n_5\
    );
\add_ln51_680_reg_21789[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln51_666_reg_21529(2),
      I1 => add_ln51_661_reg_21524(2),
      I2 => add_ln51_672_reg_21534(2),
      O => \add_ln51_680_reg_21789[4]_i_4_n_5\
    );
\add_ln51_680_reg_21789[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17FFFFE8FFE8E800"
    )
        port map (
      I0 => add_ln51_675_reg_21544(0),
      I1 => add_ln51_674_reg_21539(0),
      I2 => add_ln51_676_reg_21549(0),
      I3 => add_ln51_676_reg_21549(1),
      I4 => add_ln51_674_reg_21539(1),
      I5 => add_ln51_675_reg_21544(1),
      O => zext_ln51_455_fu_20209_p1(2)
    );
\add_ln51_680_reg_21789[4]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => add_ln51_666_reg_21529(0),
      I1 => add_ln51_672_reg_21534(0),
      I2 => add_ln51_661_reg_21524(0),
      I3 => \add_ln51_680_reg_21789[1]_i_3_n_5\,
      I4 => \add_ln51_680_reg_21789[1]_i_2_n_5\,
      O => \add_ln51_680_reg_21789[4]_i_6_n_5\
    );
\add_ln51_680_reg_21789[4]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8228"
    )
        port map (
      I0 => zext_ln51_455_fu_20209_p1(1),
      I1 => add_ln51_672_reg_21534(1),
      I2 => add_ln51_661_reg_21524(1),
      I3 => add_ln51_666_reg_21529(1),
      O => \add_ln51_680_reg_21789[4]_i_7_n_5\
    );
\add_ln51_680_reg_21789[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => add_ln51_676_reg_21549(0),
      I1 => add_ln51_674_reg_21539(0),
      I2 => add_ln51_675_reg_21544(0),
      I3 => add_ln51_674_reg_21539(1),
      I4 => add_ln51_675_reg_21544(1),
      I5 => add_ln51_676_reg_21549(1),
      O => zext_ln51_455_fu_20209_p1(1)
    );
\add_ln51_680_reg_21789_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_680_fu_20223_p2(0),
      Q => add_ln51_680_reg_21789(0),
      R => '0'
    );
\add_ln51_680_reg_21789_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_680_fu_20223_p2(1),
      Q => add_ln51_680_reg_21789(1),
      R => '0'
    );
\add_ln51_680_reg_21789_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_680_fu_20223_p2(2),
      Q => add_ln51_680_reg_21789(2),
      R => '0'
    );
\add_ln51_680_reg_21789_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_680_fu_20223_p2(3),
      Q => add_ln51_680_reg_21789(3),
      R => '0'
    );
\add_ln51_680_reg_21789_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_680_fu_20223_p2(4),
      Q => add_ln51_680_reg_21789(4),
      R => '0'
    );
\add_ln51_687_reg_21554_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_687_fu_18304_p2(0),
      Q => add_ln51_687_reg_21554(0),
      R => '0'
    );
\add_ln51_687_reg_21554_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_687_fu_18304_p2(1),
      Q => add_ln51_687_reg_21554(1),
      R => '0'
    );
\add_ln51_687_reg_21554_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_687_fu_18304_p2(2),
      Q => add_ln51_687_reg_21554(2),
      R => '0'
    );
\add_ln51_68_reg_20919_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_68_fu_14648_p2(0),
      Q => add_ln51_68_reg_20919(0),
      R => '0'
    );
\add_ln51_68_reg_20919_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_68_fu_14648_p2(1),
      Q => add_ln51_68_reg_20919(1),
      R => '0'
    );
\add_ln51_68_reg_20919_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_68_fu_14648_p2(2),
      Q => add_ln51_68_reg_20919(2),
      R => '0'
    );
\add_ln51_692_reg_21559_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_692_fu_18342_p2(0),
      Q => add_ln51_692_reg_21559(0),
      R => '0'
    );
\add_ln51_692_reg_21559_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_692_fu_18342_p2(1),
      Q => add_ln51_692_reg_21559(1),
      R => '0'
    );
\add_ln51_692_reg_21559_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_692_fu_18342_p2(2),
      Q => add_ln51_692_reg_21559(2),
      R => '0'
    );
\add_ln51_698_reg_21564_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_698_fu_18380_p2(0),
      Q => add_ln51_698_reg_21564(0),
      R => '0'
    );
\add_ln51_698_reg_21564_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_698_fu_18380_p2(1),
      Q => add_ln51_698_reg_21564(1),
      R => '0'
    );
\add_ln51_698_reg_21564_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_698_fu_18380_p2(2),
      Q => add_ln51_698_reg_21564(2),
      R => '0'
    );
\add_ln51_703_reg_21569_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_703_fu_18418_p2(0),
      Q => add_ln51_703_reg_21569(0),
      R => '0'
    );
\add_ln51_703_reg_21569_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_703_fu_18418_p2(1),
      Q => add_ln51_703_reg_21569(1),
      R => '0'
    );
\add_ln51_703_reg_21569_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_703_fu_18418_p2(2),
      Q => add_ln51_703_reg_21569(2),
      R => '0'
    );
\add_ln51_705_reg_21794[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln51_692_reg_21559(0),
      I1 => add_ln51_698_reg_21564(0),
      I2 => add_ln51_687_reg_21554(0),
      I3 => add_ln51_703_reg_21569(0),
      O => add_ln51_705_fu_20261_p2(0)
    );
\add_ln51_705_reg_21794[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"81177EE8"
    )
        port map (
      I0 => add_ln51_703_reg_21569(0),
      I1 => add_ln51_692_reg_21559(0),
      I2 => add_ln51_687_reg_21554(0),
      I3 => add_ln51_698_reg_21564(0),
      I4 => \add_ln51_705_reg_21794[1]_i_2_n_5\,
      O => add_ln51_705_fu_20261_p2(1)
    );
\add_ln51_705_reg_21794[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln51_692_reg_21559(1),
      I1 => add_ln51_698_reg_21564(1),
      I2 => add_ln51_687_reg_21554(1),
      I3 => add_ln51_703_reg_21569(1),
      O => \add_ln51_705_reg_21794[1]_i_2_n_5\
    );
\add_ln51_705_reg_21794[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699666666666"
    )
        port map (
      I0 => \add_ln51_705_reg_21794[2]_i_2_n_5\,
      I1 => \add_ln51_705_reg_21794[2]_i_3_n_5\,
      I2 => add_ln51_692_reg_21559(1),
      I3 => add_ln51_698_reg_21564(1),
      I4 => add_ln51_687_reg_21554(1),
      I5 => add_ln51_703_reg_21569(1),
      O => add_ln51_705_fu_20261_p2(2)
    );
\add_ln51_705_reg_21794[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEE88000"
    )
        port map (
      I0 => add_ln51_703_reg_21569(0),
      I1 => add_ln51_692_reg_21559(0),
      I2 => add_ln51_698_reg_21564(0),
      I3 => add_ln51_687_reg_21554(0),
      I4 => \add_ln51_705_reg_21794[1]_i_2_n_5\,
      O => \add_ln51_705_reg_21794[2]_i_2_n_5\
    );
\add_ln51_705_reg_21794[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => add_ln51_703_reg_21569(2),
      I1 => add_ln51_687_reg_21554(2),
      I2 => add_ln51_698_reg_21564(2),
      I3 => add_ln51_692_reg_21559(2),
      I4 => \add_ln51_705_reg_21794[4]_i_3_n_5\,
      O => \add_ln51_705_reg_21794[2]_i_3_n_5\
    );
\add_ln51_705_reg_21794[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A99595569556566A"
    )
        port map (
      I0 => \add_ln51_705_reg_21794[4]_i_2_n_5\,
      I1 => add_ln51_692_reg_21559(2),
      I2 => add_ln51_698_reg_21564(2),
      I3 => add_ln51_687_reg_21554(2),
      I4 => add_ln51_703_reg_21569(2),
      I5 => \add_ln51_705_reg_21794[4]_i_3_n_5\,
      O => add_ln51_705_fu_20261_p2(3)
    );
\add_ln51_705_reg_21794[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEAEAA8EAA8A880"
    )
        port map (
      I0 => \add_ln51_705_reg_21794[4]_i_2_n_5\,
      I1 => add_ln51_692_reg_21559(2),
      I2 => add_ln51_687_reg_21554(2),
      I3 => add_ln51_698_reg_21564(2),
      I4 => \add_ln51_705_reg_21794[4]_i_3_n_5\,
      I5 => add_ln51_703_reg_21569(2),
      O => add_ln51_705_fu_20261_p2(4)
    );
\add_ln51_705_reg_21794[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EBBEAAAA82280000"
    )
        port map (
      I0 => \add_ln51_705_reg_21794[2]_i_2_n_5\,
      I1 => add_ln51_692_reg_21559(1),
      I2 => add_ln51_698_reg_21564(1),
      I3 => add_ln51_687_reg_21554(1),
      I4 => add_ln51_703_reg_21569(1),
      I5 => \add_ln51_705_reg_21794[2]_i_3_n_5\,
      O => \add_ln51_705_reg_21794[4]_i_2_n_5\
    );
\add_ln51_705_reg_21794[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln51_692_reg_21559(1),
      I1 => add_ln51_687_reg_21554(1),
      I2 => add_ln51_698_reg_21564(1),
      O => \add_ln51_705_reg_21794[4]_i_3_n_5\
    );
\add_ln51_705_reg_21794_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_705_fu_20261_p2(0),
      Q => add_ln51_705_reg_21794(0),
      R => '0'
    );
\add_ln51_705_reg_21794_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_705_fu_20261_p2(1),
      Q => add_ln51_705_reg_21794(1),
      R => '0'
    );
\add_ln51_705_reg_21794_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_705_fu_20261_p2(2),
      Q => add_ln51_705_reg_21794(2),
      R => '0'
    );
\add_ln51_705_reg_21794_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_705_fu_20261_p2(3),
      Q => add_ln51_705_reg_21794(3),
      R => '0'
    );
\add_ln51_705_reg_21794_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_705_fu_20261_p2(4),
      Q => add_ln51_705_reg_21794(4),
      R => '0'
    );
\add_ln51_70_reg_21664[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln51_57_reg_20909(0),
      I1 => add_ln51_63_reg_20914(0),
      I2 => add_ln51_52_reg_20904(0),
      I3 => add_ln51_68_reg_20919(0),
      O => add_ln51_70_fu_18987_p2(0)
    );
\add_ln51_70_reg_21664[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"81177EE8"
    )
        port map (
      I0 => add_ln51_68_reg_20919(0),
      I1 => add_ln51_57_reg_20909(0),
      I2 => add_ln51_52_reg_20904(0),
      I3 => add_ln51_63_reg_20914(0),
      I4 => \add_ln51_70_reg_21664[1]_i_2_n_5\,
      O => add_ln51_70_fu_18987_p2(1)
    );
\add_ln51_70_reg_21664[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln51_57_reg_20909(1),
      I1 => add_ln51_63_reg_20914(1),
      I2 => add_ln51_52_reg_20904(1),
      I3 => add_ln51_68_reg_20919(1),
      O => \add_ln51_70_reg_21664[1]_i_2_n_5\
    );
\add_ln51_70_reg_21664[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699666666666"
    )
        port map (
      I0 => \add_ln51_70_reg_21664[2]_i_2_n_5\,
      I1 => \add_ln51_70_reg_21664[2]_i_3_n_5\,
      I2 => add_ln51_57_reg_20909(1),
      I3 => add_ln51_63_reg_20914(1),
      I4 => add_ln51_52_reg_20904(1),
      I5 => add_ln51_68_reg_20919(1),
      O => add_ln51_70_fu_18987_p2(2)
    );
\add_ln51_70_reg_21664[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEE88000"
    )
        port map (
      I0 => add_ln51_68_reg_20919(0),
      I1 => add_ln51_57_reg_20909(0),
      I2 => add_ln51_63_reg_20914(0),
      I3 => add_ln51_52_reg_20904(0),
      I4 => \add_ln51_70_reg_21664[1]_i_2_n_5\,
      O => \add_ln51_70_reg_21664[2]_i_2_n_5\
    );
\add_ln51_70_reg_21664[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => add_ln51_68_reg_20919(2),
      I1 => add_ln51_52_reg_20904(2),
      I2 => add_ln51_63_reg_20914(2),
      I3 => add_ln51_57_reg_20909(2),
      I4 => \add_ln51_70_reg_21664[4]_i_3_n_5\,
      O => \add_ln51_70_reg_21664[2]_i_3_n_5\
    );
\add_ln51_70_reg_21664[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A99595569556566A"
    )
        port map (
      I0 => \add_ln51_70_reg_21664[4]_i_2_n_5\,
      I1 => add_ln51_57_reg_20909(2),
      I2 => add_ln51_63_reg_20914(2),
      I3 => add_ln51_52_reg_20904(2),
      I4 => add_ln51_68_reg_20919(2),
      I5 => \add_ln51_70_reg_21664[4]_i_3_n_5\,
      O => add_ln51_70_fu_18987_p2(3)
    );
\add_ln51_70_reg_21664[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEAEAA8EAA8A880"
    )
        port map (
      I0 => \add_ln51_70_reg_21664[4]_i_2_n_5\,
      I1 => add_ln51_57_reg_20909(2),
      I2 => add_ln51_52_reg_20904(2),
      I3 => add_ln51_63_reg_20914(2),
      I4 => \add_ln51_70_reg_21664[4]_i_3_n_5\,
      I5 => add_ln51_68_reg_20919(2),
      O => add_ln51_70_fu_18987_p2(4)
    );
\add_ln51_70_reg_21664[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EBBEAAAA82280000"
    )
        port map (
      I0 => \add_ln51_70_reg_21664[2]_i_2_n_5\,
      I1 => add_ln51_57_reg_20909(1),
      I2 => add_ln51_63_reg_20914(1),
      I3 => add_ln51_52_reg_20904(1),
      I4 => add_ln51_68_reg_20919(1),
      I5 => \add_ln51_70_reg_21664[2]_i_3_n_5\,
      O => \add_ln51_70_reg_21664[4]_i_2_n_5\
    );
\add_ln51_70_reg_21664[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln51_57_reg_20909(1),
      I1 => add_ln51_52_reg_20904(1),
      I2 => add_ln51_63_reg_20914(1),
      O => \add_ln51_70_reg_21664[4]_i_3_n_5\
    );
\add_ln51_70_reg_21664_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_70_fu_18987_p2(0),
      Q => add_ln51_70_reg_21664(0),
      R => '0'
    );
\add_ln51_70_reg_21664_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_70_fu_18987_p2(1),
      Q => add_ln51_70_reg_21664(1),
      R => '0'
    );
\add_ln51_70_reg_21664_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_70_fu_18987_p2(2),
      Q => add_ln51_70_reg_21664(2),
      R => '0'
    );
\add_ln51_70_reg_21664_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_70_fu_18987_p2(3),
      Q => add_ln51_70_reg_21664(3),
      R => '0'
    );
\add_ln51_70_reg_21664_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_70_fu_18987_p2(4),
      Q => add_ln51_70_reg_21664(4),
      R => '0'
    );
\add_ln51_710_reg_21574_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_710_fu_18456_p2(0),
      Q => add_ln51_710_reg_21574(0),
      R => '0'
    );
\add_ln51_710_reg_21574_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_710_fu_18456_p2(1),
      Q => add_ln51_710_reg_21574(1),
      R => '0'
    );
\add_ln51_710_reg_21574_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_710_fu_18456_p2(2),
      Q => add_ln51_710_reg_21574(2),
      R => '0'
    );
\add_ln51_715_reg_21579_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_715_fu_18494_p2(0),
      Q => add_ln51_715_reg_21579(0),
      R => '0'
    );
\add_ln51_715_reg_21579_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_715_fu_18494_p2(1),
      Q => add_ln51_715_reg_21579(1),
      R => '0'
    );
\add_ln51_715_reg_21579_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_715_fu_18494_p2(2),
      Q => add_ln51_715_reg_21579(2),
      R => '0'
    );
\add_ln51_721_reg_21584_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_721_fu_18532_p2(0),
      Q => add_ln51_721_reg_21584(0),
      R => '0'
    );
\add_ln51_721_reg_21584_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_721_fu_18532_p2(1),
      Q => add_ln51_721_reg_21584(1),
      R => '0'
    );
\add_ln51_721_reg_21584_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_721_fu_18532_p2(2),
      Q => add_ln51_721_reg_21584(2),
      R => '0'
    );
\add_ln51_723_reg_21589_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln51_723_reg_21589_reg[0]_0\,
      Q => add_ln51_723_reg_21589(0),
      R => '0'
    );
\add_ln51_723_reg_21589_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_723_fu_18544_p2(0),
      Q => add_ln51_723_reg_21589(1),
      R => '0'
    );
\add_ln51_724_reg_21594_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln51_724_reg_21594_reg[0]_0\,
      Q => add_ln51_724_reg_21594(0),
      R => '0'
    );
\add_ln51_724_reg_21594_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln51_724_reg_21594_reg[1]_0\,
      Q => add_ln51_724_reg_21594(1),
      R => '0'
    );
\add_ln51_725_reg_21599_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln51_725_reg_21599_reg[0]_0\,
      Q => add_ln51_725_reg_21599(0),
      R => '0'
    );
\add_ln51_725_reg_21599_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln51_725_reg_21599_reg[1]_0\,
      Q => add_ln51_725_reg_21599(1),
      R => '0'
    );
\add_ln51_729_reg_21799[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => add_ln51_721_reg_21584(0),
      I1 => add_ln51_710_reg_21574(0),
      I2 => add_ln51_715_reg_21579(0),
      I3 => add_ln51_723_reg_21589(0),
      I4 => add_ln51_724_reg_21594(0),
      I5 => add_ln51_725_reg_21599(0),
      O => add_ln51_729_fu_20321_p2(0)
    );
\add_ln51_729_reg_21799[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A995566A"
    )
        port map (
      I0 => \add_ln51_729_reg_21799[1]_i_2_n_5\,
      I1 => add_ln51_710_reg_21574(0),
      I2 => add_ln51_721_reg_21584(0),
      I3 => add_ln51_715_reg_21579(0),
      I4 => \add_ln51_729_reg_21799[1]_i_3_n_5\,
      O => add_ln51_729_fu_20321_p2(1)
    );
\add_ln51_729_reg_21799[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9600009600969600"
    )
        port map (
      I0 => add_ln51_723_reg_21589(0),
      I1 => add_ln51_724_reg_21594(0),
      I2 => add_ln51_725_reg_21599(0),
      I3 => add_ln51_721_reg_21584(0),
      I4 => add_ln51_710_reg_21574(0),
      I5 => add_ln51_715_reg_21579(0),
      O => \add_ln51_729_reg_21799[1]_i_2_n_5\
    );
\add_ln51_729_reg_21799[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln51_721_reg_21584(1),
      I1 => add_ln51_710_reg_21574(1),
      I2 => add_ln51_715_reg_21579(1),
      I3 => zext_ln51_488_fu_20307_p1(1),
      O => \add_ln51_729_reg_21799[1]_i_3_n_5\
    );
\add_ln51_729_reg_21799[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \add_ln51_729_reg_21799[4]_i_6_n_5\,
      I1 => \add_ln51_729_reg_21799[4]_i_7_n_5\,
      I2 => \add_ln51_729_reg_21799[2]_i_2_n_5\,
      O => add_ln51_729_fu_20321_p2(2)
    );
\add_ln51_729_reg_21799[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => add_ln51_715_reg_21579(1),
      I1 => add_ln51_721_reg_21584(1),
      I2 => add_ln51_710_reg_21574(1),
      I3 => zext_ln51_488_fu_20307_p1(2),
      I4 => \add_ln51_729_reg_21799[4]_i_4_n_5\,
      O => \add_ln51_729_reg_21799[2]_i_2_n_5\
    );
\add_ln51_729_reg_21799[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E187871E871E1E78"
    )
        port map (
      I0 => \add_ln51_729_reg_21799[4]_i_6_n_5\,
      I1 => \add_ln51_729_reg_21799[4]_i_7_n_5\,
      I2 => \add_ln51_729_reg_21799[4]_i_2_n_5\,
      I3 => zext_ln51_488_fu_20307_p1(2),
      I4 => \add_ln51_729_reg_21799[4]_i_4_n_5\,
      I5 => \add_ln51_729_reg_21799[4]_i_3_n_5\,
      O => add_ln51_729_fu_20321_p2(3)
    );
\add_ln51_729_reg_21799[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEAEAA8EAA8A880"
    )
        port map (
      I0 => \add_ln51_729_reg_21799[4]_i_2_n_5\,
      I1 => \add_ln51_729_reg_21799[4]_i_3_n_5\,
      I2 => \add_ln51_729_reg_21799[4]_i_4_n_5\,
      I3 => zext_ln51_488_fu_20307_p1(2),
      I4 => \add_ln51_729_reg_21799[4]_i_6_n_5\,
      I5 => \add_ln51_729_reg_21799[4]_i_7_n_5\,
      O => add_ln51_729_fu_20321_p2(4)
    );
\add_ln51_729_reg_21799[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln51_710_reg_21574(2),
      I1 => add_ln51_721_reg_21584(2),
      I2 => add_ln51_715_reg_21579(2),
      O => \add_ln51_729_reg_21799[4]_i_2_n_5\
    );
\add_ln51_729_reg_21799[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln51_710_reg_21574(1),
      I1 => add_ln51_721_reg_21584(1),
      I2 => add_ln51_715_reg_21579(1),
      O => \add_ln51_729_reg_21799[4]_i_3_n_5\
    );
\add_ln51_729_reg_21799[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln51_715_reg_21579(2),
      I1 => add_ln51_710_reg_21574(2),
      I2 => add_ln51_721_reg_21584(2),
      O => \add_ln51_729_reg_21799[4]_i_4_n_5\
    );
\add_ln51_729_reg_21799[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17FFFFE8FFE8E800"
    )
        port map (
      I0 => add_ln51_724_reg_21594(0),
      I1 => add_ln51_723_reg_21589(0),
      I2 => add_ln51_725_reg_21599(0),
      I3 => add_ln51_725_reg_21599(1),
      I4 => add_ln51_723_reg_21589(1),
      I5 => add_ln51_724_reg_21594(1),
      O => zext_ln51_488_fu_20307_p1(2)
    );
\add_ln51_729_reg_21799[4]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => add_ln51_715_reg_21579(0),
      I1 => add_ln51_721_reg_21584(0),
      I2 => add_ln51_710_reg_21574(0),
      I3 => \add_ln51_729_reg_21799[1]_i_3_n_5\,
      I4 => \add_ln51_729_reg_21799[1]_i_2_n_5\,
      O => \add_ln51_729_reg_21799[4]_i_6_n_5\
    );
\add_ln51_729_reg_21799[4]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8228"
    )
        port map (
      I0 => zext_ln51_488_fu_20307_p1(1),
      I1 => add_ln51_721_reg_21584(1),
      I2 => add_ln51_710_reg_21574(1),
      I3 => add_ln51_715_reg_21579(1),
      O => \add_ln51_729_reg_21799[4]_i_7_n_5\
    );
\add_ln51_729_reg_21799[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => add_ln51_725_reg_21599(0),
      I1 => add_ln51_723_reg_21589(0),
      I2 => add_ln51_724_reg_21594(0),
      I3 => add_ln51_723_reg_21589(1),
      I4 => add_ln51_724_reg_21594(1),
      I5 => add_ln51_725_reg_21599(1),
      O => zext_ln51_488_fu_20307_p1(1)
    );
\add_ln51_729_reg_21799_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_729_fu_20321_p2(0),
      Q => add_ln51_729_reg_21799(0),
      R => '0'
    );
\add_ln51_729_reg_21799_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_729_fu_20321_p2(1),
      Q => add_ln51_729_reg_21799(1),
      R => '0'
    );
\add_ln51_729_reg_21799_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_729_fu_20321_p2(2),
      Q => add_ln51_729_reg_21799(2),
      R => '0'
    );
\add_ln51_729_reg_21799_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_729_fu_20321_p2(3),
      Q => add_ln51_729_reg_21799(3),
      R => '0'
    );
\add_ln51_729_reg_21799_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_729_fu_20321_p2(4),
      Q => add_ln51_729_reg_21799(4),
      R => '0'
    );
\add_ln51_735_reg_21604_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_735_fu_18594_p2(0),
      Q => add_ln51_735_reg_21604(0),
      R => '0'
    );
\add_ln51_735_reg_21604_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_735_fu_18594_p2(1),
      Q => add_ln51_735_reg_21604(1),
      R => '0'
    );
\add_ln51_735_reg_21604_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_735_fu_18594_p2(2),
      Q => add_ln51_735_reg_21604(2),
      R => '0'
    );
\add_ln51_740_reg_21609_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_740_fu_18632_p2(0),
      Q => add_ln51_740_reg_21609(0),
      R => '0'
    );
\add_ln51_740_reg_21609_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_740_fu_18632_p2(1),
      Q => add_ln51_740_reg_21609(1),
      R => '0'
    );
\add_ln51_740_reg_21609_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_740_fu_18632_p2(2),
      Q => add_ln51_740_reg_21609(2),
      R => '0'
    );
\add_ln51_746_reg_21614_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_746_fu_18670_p2(0),
      Q => add_ln51_746_reg_21614(0),
      R => '0'
    );
\add_ln51_746_reg_21614_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_746_fu_18670_p2(1),
      Q => add_ln51_746_reg_21614(1),
      R => '0'
    );
\add_ln51_746_reg_21614_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_746_fu_18670_p2(2),
      Q => add_ln51_746_reg_21614(2),
      R => '0'
    );
\add_ln51_751_reg_21619_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_751_fu_18708_p2(0),
      Q => add_ln51_751_reg_21619(0),
      R => '0'
    );
\add_ln51_751_reg_21619_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_751_fu_18708_p2(1),
      Q => add_ln51_751_reg_21619(1),
      R => '0'
    );
\add_ln51_751_reg_21619_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_751_fu_18708_p2(2),
      Q => add_ln51_751_reg_21619(2),
      R => '0'
    );
\add_ln51_753_reg_21804[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln51_740_reg_21609(0),
      I1 => add_ln51_746_reg_21614(0),
      I2 => add_ln51_735_reg_21604(0),
      I3 => add_ln51_751_reg_21619(0),
      O => add_ln51_753_fu_20359_p2(0)
    );
\add_ln51_753_reg_21804[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"81177EE8"
    )
        port map (
      I0 => add_ln51_751_reg_21619(0),
      I1 => add_ln51_740_reg_21609(0),
      I2 => add_ln51_735_reg_21604(0),
      I3 => add_ln51_746_reg_21614(0),
      I4 => \add_ln51_753_reg_21804[1]_i_2_n_5\,
      O => add_ln51_753_fu_20359_p2(1)
    );
\add_ln51_753_reg_21804[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln51_740_reg_21609(1),
      I1 => add_ln51_746_reg_21614(1),
      I2 => add_ln51_735_reg_21604(1),
      I3 => add_ln51_751_reg_21619(1),
      O => \add_ln51_753_reg_21804[1]_i_2_n_5\
    );
\add_ln51_753_reg_21804[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699666666666"
    )
        port map (
      I0 => \add_ln51_753_reg_21804[2]_i_2_n_5\,
      I1 => \add_ln51_753_reg_21804[2]_i_3_n_5\,
      I2 => add_ln51_740_reg_21609(1),
      I3 => add_ln51_746_reg_21614(1),
      I4 => add_ln51_735_reg_21604(1),
      I5 => add_ln51_751_reg_21619(1),
      O => add_ln51_753_fu_20359_p2(2)
    );
\add_ln51_753_reg_21804[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEE88000"
    )
        port map (
      I0 => add_ln51_751_reg_21619(0),
      I1 => add_ln51_740_reg_21609(0),
      I2 => add_ln51_746_reg_21614(0),
      I3 => add_ln51_735_reg_21604(0),
      I4 => \add_ln51_753_reg_21804[1]_i_2_n_5\,
      O => \add_ln51_753_reg_21804[2]_i_2_n_5\
    );
\add_ln51_753_reg_21804[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => add_ln51_751_reg_21619(2),
      I1 => add_ln51_735_reg_21604(2),
      I2 => add_ln51_746_reg_21614(2),
      I3 => add_ln51_740_reg_21609(2),
      I4 => \add_ln51_753_reg_21804[4]_i_3_n_5\,
      O => \add_ln51_753_reg_21804[2]_i_3_n_5\
    );
\add_ln51_753_reg_21804[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A99595569556566A"
    )
        port map (
      I0 => \add_ln51_753_reg_21804[4]_i_2_n_5\,
      I1 => add_ln51_740_reg_21609(2),
      I2 => add_ln51_746_reg_21614(2),
      I3 => add_ln51_735_reg_21604(2),
      I4 => add_ln51_751_reg_21619(2),
      I5 => \add_ln51_753_reg_21804[4]_i_3_n_5\,
      O => add_ln51_753_fu_20359_p2(3)
    );
\add_ln51_753_reg_21804[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEAEAA8EAA8A880"
    )
        port map (
      I0 => \add_ln51_753_reg_21804[4]_i_2_n_5\,
      I1 => add_ln51_740_reg_21609(2),
      I2 => add_ln51_735_reg_21604(2),
      I3 => add_ln51_746_reg_21614(2),
      I4 => \add_ln51_753_reg_21804[4]_i_3_n_5\,
      I5 => add_ln51_751_reg_21619(2),
      O => add_ln51_753_fu_20359_p2(4)
    );
\add_ln51_753_reg_21804[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EBBEAAAA82280000"
    )
        port map (
      I0 => \add_ln51_753_reg_21804[2]_i_2_n_5\,
      I1 => add_ln51_740_reg_21609(1),
      I2 => add_ln51_746_reg_21614(1),
      I3 => add_ln51_735_reg_21604(1),
      I4 => add_ln51_751_reg_21619(1),
      I5 => \add_ln51_753_reg_21804[2]_i_3_n_5\,
      O => \add_ln51_753_reg_21804[4]_i_2_n_5\
    );
\add_ln51_753_reg_21804[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln51_740_reg_21609(1),
      I1 => add_ln51_735_reg_21604(1),
      I2 => add_ln51_746_reg_21614(1),
      O => \add_ln51_753_reg_21804[4]_i_3_n_5\
    );
\add_ln51_753_reg_21804_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_753_fu_20359_p2(0),
      Q => add_ln51_753_reg_21804(0),
      R => '0'
    );
\add_ln51_753_reg_21804_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_753_fu_20359_p2(1),
      Q => add_ln51_753_reg_21804(1),
      R => '0'
    );
\add_ln51_753_reg_21804_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_753_fu_20359_p2(2),
      Q => add_ln51_753_reg_21804(2),
      R => '0'
    );
\add_ln51_753_reg_21804_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_753_fu_20359_p2(3),
      Q => add_ln51_753_reg_21804(3),
      R => '0'
    );
\add_ln51_753_reg_21804_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_753_fu_20359_p2(4),
      Q => add_ln51_753_reg_21804(4),
      R => '0'
    );
\add_ln51_758_reg_21624_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_758_fu_18746_p2(0),
      Q => add_ln51_758_reg_21624(0),
      R => '0'
    );
\add_ln51_758_reg_21624_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_758_fu_18746_p2(1),
      Q => add_ln51_758_reg_21624(1),
      R => '0'
    );
\add_ln51_758_reg_21624_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_758_fu_18746_p2(2),
      Q => add_ln51_758_reg_21624(2),
      R => '0'
    );
\add_ln51_75_reg_20924_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_75_fu_14686_p2(0),
      Q => add_ln51_75_reg_20924(0),
      R => '0'
    );
\add_ln51_75_reg_20924_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_75_fu_14686_p2(1),
      Q => add_ln51_75_reg_20924(1),
      R => '0'
    );
\add_ln51_75_reg_20924_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_75_fu_14686_p2(2),
      Q => add_ln51_75_reg_20924(2),
      R => '0'
    );
\add_ln51_763_reg_21629_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_763_fu_18784_p2(0),
      Q => add_ln51_763_reg_21629(0),
      R => '0'
    );
\add_ln51_763_reg_21629_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_763_fu_18784_p2(1),
      Q => add_ln51_763_reg_21629(1),
      R => '0'
    );
\add_ln51_763_reg_21629_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_763_fu_18784_p2(2),
      Q => add_ln51_763_reg_21629(2),
      R => '0'
    );
\add_ln51_769_reg_21634_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_769_fu_18822_p2(0),
      Q => add_ln51_769_reg_21634(0),
      R => '0'
    );
\add_ln51_769_reg_21634_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_769_fu_18822_p2(1),
      Q => add_ln51_769_reg_21634(1),
      R => '0'
    );
\add_ln51_769_reg_21634_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_769_fu_18822_p2(2),
      Q => add_ln51_769_reg_21634(2),
      R => '0'
    );
\add_ln51_771_reg_21639_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln51_771_reg_21639_reg[0]_0\,
      Q => add_ln51_771_reg_21639(0),
      R => '0'
    );
\add_ln51_771_reg_21639_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_771_fu_18834_p2(0),
      Q => add_ln51_771_reg_21639(1),
      R => '0'
    );
\add_ln51_772_reg_21644_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln51_772_reg_21644_reg[0]_0\,
      Q => add_ln51_772_reg_21644(0),
      R => '0'
    );
\add_ln51_772_reg_21644_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln51_772_reg_21644_reg[1]_0\,
      Q => add_ln51_772_reg_21644(1),
      R => '0'
    );
\add_ln51_773_reg_21649_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln51_773_reg_21649_reg[0]_0\,
      Q => add_ln51_773_reg_21649(0),
      R => '0'
    );
\add_ln51_773_reg_21649_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln51_773_reg_21649_reg[1]_0\,
      Q => add_ln51_773_reg_21649(1),
      R => '0'
    );
\add_ln51_777_reg_21809[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => add_ln51_769_reg_21634(0),
      I1 => add_ln51_758_reg_21624(0),
      I2 => add_ln51_763_reg_21629(0),
      I3 => add_ln51_771_reg_21639(0),
      I4 => add_ln51_772_reg_21644(0),
      I5 => add_ln51_773_reg_21649(0),
      O => add_ln51_777_fu_20419_p2(0)
    );
\add_ln51_777_reg_21809[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A995566A"
    )
        port map (
      I0 => \add_ln51_777_reg_21809[1]_i_2_n_5\,
      I1 => add_ln51_758_reg_21624(0),
      I2 => add_ln51_769_reg_21634(0),
      I3 => add_ln51_763_reg_21629(0),
      I4 => \add_ln51_777_reg_21809[1]_i_3_n_5\,
      O => add_ln51_777_fu_20419_p2(1)
    );
\add_ln51_777_reg_21809[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9600009600969600"
    )
        port map (
      I0 => add_ln51_771_reg_21639(0),
      I1 => add_ln51_772_reg_21644(0),
      I2 => add_ln51_773_reg_21649(0),
      I3 => add_ln51_769_reg_21634(0),
      I4 => add_ln51_758_reg_21624(0),
      I5 => add_ln51_763_reg_21629(0),
      O => \add_ln51_777_reg_21809[1]_i_2_n_5\
    );
\add_ln51_777_reg_21809[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln51_769_reg_21634(1),
      I1 => add_ln51_758_reg_21624(1),
      I2 => add_ln51_763_reg_21629(1),
      I3 => zext_ln51_520_fu_20405_p1(1),
      O => \add_ln51_777_reg_21809[1]_i_3_n_5\
    );
\add_ln51_777_reg_21809[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \add_ln51_777_reg_21809[4]_i_6_n_5\,
      I1 => \add_ln51_777_reg_21809[4]_i_7_n_5\,
      I2 => \add_ln51_777_reg_21809[2]_i_2_n_5\,
      O => add_ln51_777_fu_20419_p2(2)
    );
\add_ln51_777_reg_21809[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => add_ln51_763_reg_21629(1),
      I1 => add_ln51_769_reg_21634(1),
      I2 => add_ln51_758_reg_21624(1),
      I3 => zext_ln51_520_fu_20405_p1(2),
      I4 => \add_ln51_777_reg_21809[4]_i_4_n_5\,
      O => \add_ln51_777_reg_21809[2]_i_2_n_5\
    );
\add_ln51_777_reg_21809[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E187871E871E1E78"
    )
        port map (
      I0 => \add_ln51_777_reg_21809[4]_i_6_n_5\,
      I1 => \add_ln51_777_reg_21809[4]_i_7_n_5\,
      I2 => \add_ln51_777_reg_21809[4]_i_2_n_5\,
      I3 => zext_ln51_520_fu_20405_p1(2),
      I4 => \add_ln51_777_reg_21809[4]_i_4_n_5\,
      I5 => \add_ln51_777_reg_21809[4]_i_3_n_5\,
      O => add_ln51_777_fu_20419_p2(3)
    );
\add_ln51_777_reg_21809[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEAEAA8EAA8A880"
    )
        port map (
      I0 => \add_ln51_777_reg_21809[4]_i_2_n_5\,
      I1 => \add_ln51_777_reg_21809[4]_i_3_n_5\,
      I2 => \add_ln51_777_reg_21809[4]_i_4_n_5\,
      I3 => zext_ln51_520_fu_20405_p1(2),
      I4 => \add_ln51_777_reg_21809[4]_i_6_n_5\,
      I5 => \add_ln51_777_reg_21809[4]_i_7_n_5\,
      O => add_ln51_777_fu_20419_p2(4)
    );
\add_ln51_777_reg_21809[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln51_758_reg_21624(2),
      I1 => add_ln51_769_reg_21634(2),
      I2 => add_ln51_763_reg_21629(2),
      O => \add_ln51_777_reg_21809[4]_i_2_n_5\
    );
\add_ln51_777_reg_21809[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln51_758_reg_21624(1),
      I1 => add_ln51_769_reg_21634(1),
      I2 => add_ln51_763_reg_21629(1),
      O => \add_ln51_777_reg_21809[4]_i_3_n_5\
    );
\add_ln51_777_reg_21809[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln51_763_reg_21629(2),
      I1 => add_ln51_758_reg_21624(2),
      I2 => add_ln51_769_reg_21634(2),
      O => \add_ln51_777_reg_21809[4]_i_4_n_5\
    );
\add_ln51_777_reg_21809[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17FFFFE8FFE8E800"
    )
        port map (
      I0 => add_ln51_772_reg_21644(0),
      I1 => add_ln51_771_reg_21639(0),
      I2 => add_ln51_773_reg_21649(0),
      I3 => add_ln51_773_reg_21649(1),
      I4 => add_ln51_771_reg_21639(1),
      I5 => add_ln51_772_reg_21644(1),
      O => zext_ln51_520_fu_20405_p1(2)
    );
\add_ln51_777_reg_21809[4]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => add_ln51_763_reg_21629(0),
      I1 => add_ln51_769_reg_21634(0),
      I2 => add_ln51_758_reg_21624(0),
      I3 => \add_ln51_777_reg_21809[1]_i_3_n_5\,
      I4 => \add_ln51_777_reg_21809[1]_i_2_n_5\,
      O => \add_ln51_777_reg_21809[4]_i_6_n_5\
    );
\add_ln51_777_reg_21809[4]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8228"
    )
        port map (
      I0 => zext_ln51_520_fu_20405_p1(1),
      I1 => add_ln51_769_reg_21634(1),
      I2 => add_ln51_758_reg_21624(1),
      I3 => add_ln51_763_reg_21629(1),
      O => \add_ln51_777_reg_21809[4]_i_7_n_5\
    );
\add_ln51_777_reg_21809[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => add_ln51_773_reg_21649(0),
      I1 => add_ln51_771_reg_21639(0),
      I2 => add_ln51_772_reg_21644(0),
      I3 => add_ln51_771_reg_21639(1),
      I4 => add_ln51_772_reg_21644(1),
      I5 => add_ln51_773_reg_21649(1),
      O => zext_ln51_520_fu_20405_p1(1)
    );
\add_ln51_777_reg_21809_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_777_fu_20419_p2(0),
      Q => add_ln51_777_reg_21809(0),
      R => '0'
    );
\add_ln51_777_reg_21809_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_777_fu_20419_p2(1),
      Q => add_ln51_777_reg_21809(1),
      R => '0'
    );
\add_ln51_777_reg_21809_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_777_fu_20419_p2(2),
      Q => add_ln51_777_reg_21809(2),
      R => '0'
    );
\add_ln51_777_reg_21809_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_777_fu_20419_p2(3),
      Q => add_ln51_777_reg_21809(3),
      R => '0'
    );
\add_ln51_777_reg_21809_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_777_fu_20419_p2(4),
      Q => add_ln51_777_reg_21809(4),
      R => '0'
    );
\add_ln51_780_reg_21829[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => add_ln51_777_reg_21809(0),
      I1 => add_ln51_680_reg_21789(0),
      I2 => add_ln51_729_reg_21799(0),
      I3 => add_ln51_680_reg_21789(1),
      I4 => add_ln51_729_reg_21799(1),
      I5 => add_ln51_777_reg_21809(1),
      O => \add_ln51_780_reg_21829[3]_i_10_n_5\
    );
\add_ln51_780_reg_21829[3]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln51_608_reg_21774(2),
      I1 => \add_ln51_780_reg_21829[7]_i_39_n_5\,
      I2 => \add_ln51_780_reg_21829[7]_i_40_n_5\,
      O => \add_ln51_780_reg_21829[3]_i_11_n_5\
    );
\add_ln51_780_reg_21829[3]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln51_777_reg_21809(0),
      I1 => add_ln51_729_reg_21799(0),
      I2 => add_ln51_680_reg_21789(0),
      O => \add_ln51_780_reg_21829[3]_i_12_n_5\
    );
\add_ln51_780_reg_21829[3]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln51_753_reg_21804(0),
      I1 => add_ln51_632_reg_21779(0),
      I2 => add_ln51_705_reg_21794(0),
      O => \add_ln51_780_reg_21829[3]_i_13_n_5\
    );
\add_ln51_780_reg_21829[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \add_ln51_780_reg_21829[3]_i_9_n_5\,
      I1 => \add_ln51_780_reg_21829[3]_i_10_n_5\,
      I2 => add_ln51_608_reg_21774(1),
      I3 => add_ln51_656_reg_21784(2),
      I4 => \add_ln51_780_reg_21829[3]_i_11_n_5\,
      O => \add_ln51_780_reg_21829[3]_i_2_n_5\
    );
\add_ln51_780_reg_21829[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \add_ln51_780_reg_21829[3]_i_9_n_5\,
      I1 => \add_ln51_780_reg_21829[3]_i_10_n_5\,
      I2 => add_ln51_608_reg_21774(1),
      I3 => add_ln51_656_reg_21784(2),
      I4 => \add_ln51_780_reg_21829[3]_i_11_n_5\,
      O => \add_ln51_780_reg_21829[3]_i_3_n_5\
    );
\add_ln51_780_reg_21829[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln51_780_reg_21829[3]_i_10_n_5\,
      I1 => \add_ln51_780_reg_21829[3]_i_9_n_5\,
      I2 => add_ln51_608_reg_21774(1),
      I3 => add_ln51_656_reg_21784(1),
      O => \add_ln51_780_reg_21829[3]_i_4_n_5\
    );
\add_ln51_780_reg_21829[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => add_ln51_608_reg_21774(3),
      I1 => \add_ln51_780_reg_21829[7]_i_15_n_5\,
      I2 => \add_ln51_780_reg_21829[7]_i_16_n_5\,
      I3 => \add_ln51_780_reg_21829[3]_i_2_n_5\,
      I4 => add_ln51_656_reg_21784(3),
      I5 => \add_ln51_780_reg_21829[7]_i_17_n_5\,
      O => \add_ln51_780_reg_21829[3]_i_5_n_5\
    );
\add_ln51_780_reg_21829[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999999699969666"
    )
        port map (
      I0 => \add_ln51_780_reg_21829[3]_i_11_n_5\,
      I1 => add_ln51_656_reg_21784(2),
      I2 => add_ln51_608_reg_21774(1),
      I3 => \add_ln51_780_reg_21829[3]_i_9_n_5\,
      I4 => \add_ln51_780_reg_21829[3]_i_10_n_5\,
      I5 => add_ln51_656_reg_21784(1),
      O => \add_ln51_780_reg_21829[3]_i_6_n_5\
    );
\add_ln51_780_reg_21829[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566A6A566A56566A"
    )
        port map (
      I0 => \add_ln51_780_reg_21829[3]_i_4_n_5\,
      I1 => add_ln51_608_reg_21774(0),
      I2 => \add_ln51_780_reg_21829[3]_i_12_n_5\,
      I3 => add_ln51_753_reg_21804(0),
      I4 => add_ln51_632_reg_21779(0),
      I5 => add_ln51_705_reg_21794(0),
      O => \add_ln51_780_reg_21829[3]_i_7_n_5\
    );
\add_ln51_780_reg_21829[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => add_ln51_680_reg_21789(0),
      I1 => add_ln51_729_reg_21799(0),
      I2 => add_ln51_777_reg_21809(0),
      I3 => \add_ln51_780_reg_21829[3]_i_13_n_5\,
      I4 => add_ln51_608_reg_21774(0),
      I5 => add_ln51_656_reg_21784(0),
      O => \add_ln51_780_reg_21829[3]_i_8_n_5\
    );
\add_ln51_780_reg_21829[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => add_ln51_753_reg_21804(0),
      I1 => add_ln51_705_reg_21794(0),
      I2 => add_ln51_632_reg_21779(0),
      I3 => add_ln51_705_reg_21794(1),
      I4 => add_ln51_632_reg_21779(1),
      I5 => add_ln51_753_reg_21804(1),
      O => \add_ln51_780_reg_21829[3]_i_9_n_5\
    );
\add_ln51_780_reg_21829[7]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"177E7EE8"
    )
        port map (
      I0 => \add_ln51_780_reg_21829[7]_i_18_n_5\,
      I1 => \add_ln51_780_reg_21829[7]_i_19_n_5\,
      I2 => add_ln51_777_reg_21809(4),
      I3 => add_ln51_680_reg_21789(4),
      I4 => add_ln51_729_reg_21799(4),
      O => \add_ln51_780_reg_21829[7]_i_10_n_5\
    );
\add_ln51_780_reg_21829[7]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln51_780_reg_21829[7]_i_12_n_5\,
      I1 => \add_ln51_780_reg_21829[7]_i_13_n_5\,
      I2 => add_ln51_608_reg_21774(4),
      O => \add_ln51_780_reg_21829[7]_i_11_n_5\
    );
\add_ln51_780_reg_21829[7]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001717FFFFE8E800"
    )
        port map (
      I0 => \add_ln51_780_reg_21829[7]_i_27_n_5\,
      I1 => \add_ln51_780_reg_21829[7]_i_28_n_5\,
      I2 => \add_ln51_780_reg_21829[7]_i_29_n_5\,
      I3 => \add_ln51_780_reg_21829[7]_i_30_n_5\,
      I4 => \add_ln51_780_reg_21829[7]_i_31_n_5\,
      I5 => \add_ln51_780_reg_21829[7]_i_32_n_5\,
      O => \add_ln51_780_reg_21829[7]_i_12_n_5\
    );
\add_ln51_780_reg_21829[7]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001717FFFFE8E800"
    )
        port map (
      I0 => \add_ln51_780_reg_21829[7]_i_33_n_5\,
      I1 => \add_ln51_780_reg_21829[7]_i_34_n_5\,
      I2 => \add_ln51_780_reg_21829[7]_i_35_n_5\,
      I3 => \add_ln51_780_reg_21829[7]_i_36_n_5\,
      I4 => \add_ln51_780_reg_21829[7]_i_37_n_5\,
      I5 => \add_ln51_780_reg_21829[7]_i_38_n_5\,
      O => \add_ln51_780_reg_21829[7]_i_13_n_5\
    );
\add_ln51_780_reg_21829[7]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln51_780_reg_21829[7]_i_15_n_5\,
      I1 => \add_ln51_780_reg_21829[7]_i_16_n_5\,
      I2 => add_ln51_608_reg_21774(3),
      O => \add_ln51_780_reg_21829[7]_i_14_n_5\
    );
\add_ln51_780_reg_21829[7]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E187871E871E1E78"
    )
        port map (
      I0 => \add_ln51_780_reg_21829[7]_i_29_n_5\,
      I1 => \add_ln51_780_reg_21829[7]_i_28_n_5\,
      I2 => \add_ln51_780_reg_21829[7]_i_31_n_5\,
      I3 => add_ln51_632_reg_21779(2),
      I4 => add_ln51_705_reg_21794(2),
      I5 => add_ln51_753_reg_21804(2),
      O => \add_ln51_780_reg_21829[7]_i_15_n_5\
    );
\add_ln51_780_reg_21829[7]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E187871E871E1E78"
    )
        port map (
      I0 => \add_ln51_780_reg_21829[7]_i_35_n_5\,
      I1 => \add_ln51_780_reg_21829[7]_i_34_n_5\,
      I2 => \add_ln51_780_reg_21829[7]_i_37_n_5\,
      I3 => add_ln51_729_reg_21799(2),
      I4 => add_ln51_680_reg_21789(2),
      I5 => add_ln51_777_reg_21809(2),
      O => \add_ln51_780_reg_21829[7]_i_16_n_5\
    );
\add_ln51_780_reg_21829[7]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln51_780_reg_21829[7]_i_39_n_5\,
      I1 => \add_ln51_780_reg_21829[7]_i_40_n_5\,
      I2 => add_ln51_608_reg_21774(2),
      O => \add_ln51_780_reg_21829[7]_i_17_n_5\
    );
\add_ln51_780_reg_21829[7]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEAEAA8EAA8A880"
    )
        port map (
      I0 => \add_ln51_780_reg_21829[7]_i_37_n_5\,
      I1 => add_ln51_777_reg_21809(2),
      I2 => add_ln51_680_reg_21789(2),
      I3 => add_ln51_729_reg_21799(2),
      I4 => \add_ln51_780_reg_21829[7]_i_35_n_5\,
      I5 => \add_ln51_780_reg_21829[7]_i_34_n_5\,
      O => \add_ln51_780_reg_21829[7]_i_18_n_5\
    );
\add_ln51_780_reg_21829[7]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln51_729_reg_21799(3),
      I1 => add_ln51_680_reg_21789(3),
      I2 => add_ln51_777_reg_21809(3),
      O => \add_ln51_780_reg_21829[7]_i_19_n_5\
    );
\add_ln51_780_reg_21829[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln51_780_reg_21829[7]_i_9_n_5\,
      I1 => \add_ln51_780_reg_21829[7]_i_10_n_5\,
      I2 => \add_ln51_780_reg_21829[7]_i_11_n_5\,
      O => \add_ln51_780_reg_21829[7]_i_2_n_5\
    );
\add_ln51_780_reg_21829[7]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8808000"
    )
        port map (
      I0 => \add_ln51_780_reg_21829[7]_i_25_n_5\,
      I1 => \add_ln51_780_reg_21829[7]_i_26_n_5\,
      I2 => add_ln51_753_reg_21804(4),
      I3 => add_ln51_632_reg_21779(4),
      I4 => add_ln51_705_reg_21794(4),
      O => \add_ln51_780_reg_21829[7]_i_20_n_5\
    );
\add_ln51_780_reg_21829[7]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln51_632_reg_21779(4),
      I1 => add_ln51_705_reg_21794(4),
      I2 => add_ln51_753_reg_21804(4),
      O => \add_ln51_780_reg_21829[7]_i_21_n_5\
    );
\add_ln51_780_reg_21829[7]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => add_ln51_705_reg_21794(4),
      I1 => add_ln51_632_reg_21779(4),
      I2 => add_ln51_753_reg_21804(4),
      I3 => \add_ln51_780_reg_21829[7]_i_26_n_5\,
      I4 => \add_ln51_780_reg_21829[7]_i_25_n_5\,
      O => \add_ln51_780_reg_21829[7]_i_22_n_5\
    );
\add_ln51_780_reg_21829[7]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln51_729_reg_21799(4),
      I1 => add_ln51_680_reg_21789(4),
      I2 => add_ln51_777_reg_21809(4),
      O => \add_ln51_780_reg_21829[7]_i_23_n_5\
    );
\add_ln51_780_reg_21829[7]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => add_ln51_680_reg_21789(4),
      I1 => add_ln51_729_reg_21799(4),
      I2 => add_ln51_777_reg_21809(4),
      I3 => \add_ln51_780_reg_21829[7]_i_19_n_5\,
      I4 => \add_ln51_780_reg_21829[7]_i_18_n_5\,
      O => \add_ln51_780_reg_21829[7]_i_24_n_5\
    );
\add_ln51_780_reg_21829[7]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEAEAA8EAA8A880"
    )
        port map (
      I0 => \add_ln51_780_reg_21829[7]_i_31_n_5\,
      I1 => add_ln51_753_reg_21804(2),
      I2 => add_ln51_705_reg_21794(2),
      I3 => add_ln51_632_reg_21779(2),
      I4 => \add_ln51_780_reg_21829[7]_i_29_n_5\,
      I5 => \add_ln51_780_reg_21829[7]_i_28_n_5\,
      O => \add_ln51_780_reg_21829[7]_i_25_n_5\
    );
\add_ln51_780_reg_21829[7]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln51_632_reg_21779(3),
      I1 => add_ln51_705_reg_21794(3),
      I2 => add_ln51_753_reg_21804(3),
      O => \add_ln51_780_reg_21829[7]_i_26_n_5\
    );
\add_ln51_780_reg_21829[7]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln51_753_reg_21804(2),
      I1 => add_ln51_632_reg_21779(2),
      I2 => add_ln51_705_reg_21794(2),
      O => \add_ln51_780_reg_21829[7]_i_27_n_5\
    );
\add_ln51_780_reg_21829[7]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln51_632_reg_21779(1),
      I1 => add_ln51_705_reg_21794(1),
      I2 => add_ln51_753_reg_21804(1),
      O => \add_ln51_780_reg_21829[7]_i_28_n_5\
    );
\add_ln51_780_reg_21829[7]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696960096000000"
    )
        port map (
      I0 => add_ln51_705_reg_21794(1),
      I1 => add_ln51_632_reg_21779(1),
      I2 => add_ln51_753_reg_21804(1),
      I3 => add_ln51_753_reg_21804(0),
      I4 => add_ln51_705_reg_21794(0),
      I5 => add_ln51_632_reg_21779(0),
      O => \add_ln51_780_reg_21829[7]_i_29_n_5\
    );
\add_ln51_780_reg_21829[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => add_ln51_608_reg_21774(4),
      I1 => \add_ln51_780_reg_21829[7]_i_12_n_5\,
      I2 => \add_ln51_780_reg_21829[7]_i_13_n_5\,
      I3 => add_ln51_656_reg_21784(4),
      I4 => \add_ln51_780_reg_21829[7]_i_14_n_5\,
      O => \add_ln51_780_reg_21829[7]_i_3_n_5\
    );
\add_ln51_780_reg_21829[7]_i_30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln51_632_reg_21779(2),
      I1 => add_ln51_705_reg_21794(2),
      I2 => add_ln51_753_reg_21804(2),
      O => \add_ln51_780_reg_21829[7]_i_30_n_5\
    );
\add_ln51_780_reg_21829[7]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln51_753_reg_21804(3),
      I1 => add_ln51_632_reg_21779(3),
      I2 => add_ln51_705_reg_21794(3),
      O => \add_ln51_780_reg_21829[7]_i_31_n_5\
    );
\add_ln51_780_reg_21829[7]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => add_ln51_753_reg_21804(3),
      I1 => add_ln51_705_reg_21794(3),
      I2 => add_ln51_632_reg_21779(3),
      I3 => add_ln51_705_reg_21794(4),
      I4 => add_ln51_632_reg_21779(4),
      I5 => add_ln51_753_reg_21804(4),
      O => \add_ln51_780_reg_21829[7]_i_32_n_5\
    );
\add_ln51_780_reg_21829[7]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln51_777_reg_21809(2),
      I1 => add_ln51_729_reg_21799(2),
      I2 => add_ln51_680_reg_21789(2),
      O => \add_ln51_780_reg_21829[7]_i_33_n_5\
    );
\add_ln51_780_reg_21829[7]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln51_729_reg_21799(1),
      I1 => add_ln51_680_reg_21789(1),
      I2 => add_ln51_777_reg_21809(1),
      O => \add_ln51_780_reg_21829[7]_i_34_n_5\
    );
\add_ln51_780_reg_21829[7]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696960096000000"
    )
        port map (
      I0 => add_ln51_680_reg_21789(1),
      I1 => add_ln51_729_reg_21799(1),
      I2 => add_ln51_777_reg_21809(1),
      I3 => add_ln51_777_reg_21809(0),
      I4 => add_ln51_680_reg_21789(0),
      I5 => add_ln51_729_reg_21799(0),
      O => \add_ln51_780_reg_21829[7]_i_35_n_5\
    );
\add_ln51_780_reg_21829[7]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln51_729_reg_21799(2),
      I1 => add_ln51_680_reg_21789(2),
      I2 => add_ln51_777_reg_21809(2),
      O => \add_ln51_780_reg_21829[7]_i_36_n_5\
    );
\add_ln51_780_reg_21829[7]_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln51_777_reg_21809(3),
      I1 => add_ln51_729_reg_21799(3),
      I2 => add_ln51_680_reg_21789(3),
      O => \add_ln51_780_reg_21829[7]_i_37_n_5\
    );
\add_ln51_780_reg_21829[7]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => add_ln51_777_reg_21809(3),
      I1 => add_ln51_680_reg_21789(3),
      I2 => add_ln51_729_reg_21799(3),
      I3 => add_ln51_680_reg_21789(4),
      I4 => add_ln51_729_reg_21799(4),
      I5 => add_ln51_777_reg_21809(4),
      O => \add_ln51_780_reg_21829[7]_i_38_n_5\
    );
\add_ln51_780_reg_21829[7]_i_39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99969666"
    )
        port map (
      I0 => \add_ln51_780_reg_21829[7]_i_29_n_5\,
      I1 => \add_ln51_780_reg_21829[7]_i_27_n_5\,
      I2 => add_ln51_632_reg_21779(1),
      I3 => add_ln51_705_reg_21794(1),
      I4 => add_ln51_753_reg_21804(1),
      O => \add_ln51_780_reg_21829[7]_i_39_n_5\
    );
\add_ln51_780_reg_21829[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => add_ln51_608_reg_21774(3),
      I1 => \add_ln51_780_reg_21829[7]_i_15_n_5\,
      I2 => \add_ln51_780_reg_21829[7]_i_16_n_5\,
      I3 => add_ln51_656_reg_21784(3),
      I4 => \add_ln51_780_reg_21829[7]_i_17_n_5\,
      O => \add_ln51_780_reg_21829[7]_i_4_n_5\
    );
\add_ln51_780_reg_21829[7]_i_40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99969666"
    )
        port map (
      I0 => \add_ln51_780_reg_21829[7]_i_35_n_5\,
      I1 => \add_ln51_780_reg_21829[7]_i_33_n_5\,
      I2 => add_ln51_729_reg_21799(1),
      I3 => add_ln51_680_reg_21789(1),
      I4 => add_ln51_777_reg_21809(1),
      O => \add_ln51_780_reg_21829[7]_i_40_n_5\
    );
\add_ln51_780_reg_21829[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E880800000000000"
    )
        port map (
      I0 => \add_ln51_780_reg_21829[7]_i_18_n_5\,
      I1 => \add_ln51_780_reg_21829[7]_i_19_n_5\,
      I2 => add_ln51_777_reg_21809(4),
      I3 => add_ln51_729_reg_21799(4),
      I4 => add_ln51_680_reg_21789(4),
      I5 => \add_ln51_780_reg_21829[7]_i_20_n_5\,
      O => \add_ln51_780_reg_21829[7]_i_5_n_5\
    );
\add_ln51_780_reg_21829[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"177E7EE8"
    )
        port map (
      I0 => \add_ln51_780_reg_21829[7]_i_11_n_5\,
      I1 => \add_ln51_780_reg_21829[7]_i_21_n_5\,
      I2 => \add_ln51_780_reg_21829[7]_i_22_n_5\,
      I3 => \add_ln51_780_reg_21829[7]_i_23_n_5\,
      I4 => \add_ln51_780_reg_21829[7]_i_24_n_5\,
      O => \add_ln51_780_reg_21829[7]_i_6_n_5\
    );
\add_ln51_780_reg_21829[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln51_780_reg_21829[7]_i_3_n_5\,
      I1 => \add_ln51_780_reg_21829[7]_i_10_n_5\,
      I2 => \add_ln51_780_reg_21829[7]_i_9_n_5\,
      I3 => \add_ln51_780_reg_21829[7]_i_11_n_5\,
      O => \add_ln51_780_reg_21829[7]_i_7_n_5\
    );
\add_ln51_780_reg_21829[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => add_ln51_608_reg_21774(4),
      I1 => \add_ln51_780_reg_21829[7]_i_12_n_5\,
      I2 => \add_ln51_780_reg_21829[7]_i_13_n_5\,
      I3 => \add_ln51_780_reg_21829[7]_i_4_n_5\,
      I4 => add_ln51_656_reg_21784(4),
      I5 => \add_ln51_780_reg_21829[7]_i_14_n_5\,
      O => \add_ln51_780_reg_21829[7]_i_8_n_5\
    );
\add_ln51_780_reg_21829[7]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"177E7EE8"
    )
        port map (
      I0 => \add_ln51_780_reg_21829[7]_i_25_n_5\,
      I1 => \add_ln51_780_reg_21829[7]_i_26_n_5\,
      I2 => add_ln51_753_reg_21804(4),
      I3 => add_ln51_705_reg_21794(4),
      I4 => add_ln51_632_reg_21779(4),
      O => \add_ln51_780_reg_21829[7]_i_9_n_5\
    );
\add_ln51_780_reg_21829_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_780_fu_20779_p2(0),
      Q => add_ln51_780_reg_21829(0),
      R => '0'
    );
\add_ln51_780_reg_21829_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_780_fu_20779_p2(1),
      Q => add_ln51_780_reg_21829(1),
      R => '0'
    );
\add_ln51_780_reg_21829_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_780_fu_20779_p2(2),
      Q => add_ln51_780_reg_21829(2),
      R => '0'
    );
\add_ln51_780_reg_21829_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_780_fu_20779_p2(3),
      Q => add_ln51_780_reg_21829(3),
      R => '0'
    );
\add_ln51_780_reg_21829_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln51_780_reg_21829_reg[3]_i_1_n_5\,
      CO(2) => \add_ln51_780_reg_21829_reg[3]_i_1_n_6\,
      CO(1) => \add_ln51_780_reg_21829_reg[3]_i_1_n_7\,
      CO(0) => \add_ln51_780_reg_21829_reg[3]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \add_ln51_780_reg_21829[3]_i_2_n_5\,
      DI(2) => \add_ln51_780_reg_21829[3]_i_3_n_5\,
      DI(1) => \add_ln51_780_reg_21829[3]_i_4_n_5\,
      DI(0) => add_ln51_656_reg_21784(0),
      O(3 downto 0) => add_ln51_780_fu_20779_p2(3 downto 0),
      S(3) => \add_ln51_780_reg_21829[3]_i_5_n_5\,
      S(2) => \add_ln51_780_reg_21829[3]_i_6_n_5\,
      S(1) => \add_ln51_780_reg_21829[3]_i_7_n_5\,
      S(0) => \add_ln51_780_reg_21829[3]_i_8_n_5\
    );
\add_ln51_780_reg_21829_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_780_fu_20779_p2(4),
      Q => add_ln51_780_reg_21829(4),
      R => '0'
    );
\add_ln51_780_reg_21829_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_780_fu_20779_p2(5),
      Q => add_ln51_780_reg_21829(5),
      R => '0'
    );
\add_ln51_780_reg_21829_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_780_fu_20779_p2(6),
      Q => add_ln51_780_reg_21829(6),
      R => '0'
    );
\add_ln51_780_reg_21829_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_780_fu_20779_p2(7),
      Q => add_ln51_780_reg_21829(7),
      R => '0'
    );
\add_ln51_780_reg_21829_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln51_780_reg_21829_reg[3]_i_1_n_5\,
      CO(3) => \NLW_add_ln51_780_reg_21829_reg[7]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \add_ln51_780_reg_21829_reg[7]_i_1_n_6\,
      CO(1) => \add_ln51_780_reg_21829_reg[7]_i_1_n_7\,
      CO(0) => \add_ln51_780_reg_21829_reg[7]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \add_ln51_780_reg_21829[7]_i_2_n_5\,
      DI(1) => \add_ln51_780_reg_21829[7]_i_3_n_5\,
      DI(0) => \add_ln51_780_reg_21829[7]_i_4_n_5\,
      O(3 downto 0) => add_ln51_780_fu_20779_p2(7 downto 4),
      S(3) => \add_ln51_780_reg_21829[7]_i_5_n_5\,
      S(2) => \add_ln51_780_reg_21829[7]_i_6_n_5\,
      S(1) => \add_ln51_780_reg_21829[7]_i_7_n_5\,
      S(0) => \add_ln51_780_reg_21829[7]_i_8_n_5\
    );
\add_ln51_80_reg_20929_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_80_fu_14724_p2(0),
      Q => add_ln51_80_reg_20929(0),
      R => '0'
    );
\add_ln51_80_reg_20929_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_80_fu_14724_p2(1),
      Q => add_ln51_80_reg_20929(1),
      R => '0'
    );
\add_ln51_80_reg_20929_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_80_fu_14724_p2(2),
      Q => add_ln51_80_reg_20929(2),
      R => '0'
    );
\add_ln51_86_reg_20934_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_86_fu_14762_p2(0),
      Q => add_ln51_86_reg_20934(0),
      R => '0'
    );
\add_ln51_86_reg_20934_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_86_fu_14762_p2(1),
      Q => add_ln51_86_reg_20934(1),
      R => '0'
    );
\add_ln51_86_reg_20934_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_86_fu_14762_p2(2),
      Q => add_ln51_86_reg_20934(2),
      R => '0'
    );
\add_ln51_88_reg_20939_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_88_fu_14774_p2(0),
      Q => add_ln51_88_reg_20939(0),
      R => '0'
    );
\add_ln51_88_reg_20939_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_88_fu_14774_p2(1),
      Q => add_ln51_88_reg_20939(1),
      R => '0'
    );
\add_ln51_89_reg_20944_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_89_fu_14780_p2(0),
      Q => add_ln51_89_reg_20944(0),
      R => '0'
    );
\add_ln51_89_reg_20944_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_89_fu_14780_p2(1),
      Q => add_ln51_89_reg_20944(1),
      R => '0'
    );
\add_ln51_90_reg_20949_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_90_fu_14786_p2(0),
      Q => add_ln51_90_reg_20949(0),
      R => '0'
    );
\add_ln51_90_reg_20949_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_90_fu_14786_p2(1),
      Q => add_ln51_90_reg_20949(1),
      R => '0'
    );
\add_ln51_94_reg_21669[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => add_ln51_86_reg_20934(0),
      I1 => add_ln51_75_reg_20924(0),
      I2 => add_ln51_80_reg_20929(0),
      I3 => add_ln51_88_reg_20939(0),
      I4 => add_ln51_89_reg_20944(0),
      I5 => add_ln51_90_reg_20949(0),
      O => add_ln51_94_fu_19047_p2(0)
    );
\add_ln51_94_reg_21669[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A995566A"
    )
        port map (
      I0 => \add_ln51_94_reg_21669[1]_i_2_n_5\,
      I1 => add_ln51_75_reg_20924(0),
      I2 => add_ln51_86_reg_20934(0),
      I3 => add_ln51_80_reg_20929(0),
      I4 => \add_ln51_94_reg_21669[1]_i_3_n_5\,
      O => add_ln51_94_fu_19047_p2(1)
    );
\add_ln51_94_reg_21669[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9600009600969600"
    )
        port map (
      I0 => add_ln51_88_reg_20939(0),
      I1 => add_ln51_89_reg_20944(0),
      I2 => add_ln51_90_reg_20949(0),
      I3 => add_ln51_86_reg_20934(0),
      I4 => add_ln51_75_reg_20924(0),
      I5 => add_ln51_80_reg_20929(0),
      O => \add_ln51_94_reg_21669[1]_i_2_n_5\
    );
\add_ln51_94_reg_21669[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln51_86_reg_20934(1),
      I1 => add_ln51_75_reg_20924(1),
      I2 => add_ln51_80_reg_20929(1),
      I3 => zext_ln51_61_fu_19033_p1(1),
      O => \add_ln51_94_reg_21669[1]_i_3_n_5\
    );
\add_ln51_94_reg_21669[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \add_ln51_94_reg_21669[4]_i_6_n_5\,
      I1 => \add_ln51_94_reg_21669[4]_i_7_n_5\,
      I2 => \add_ln51_94_reg_21669[2]_i_2_n_5\,
      O => add_ln51_94_fu_19047_p2(2)
    );
\add_ln51_94_reg_21669[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => add_ln51_80_reg_20929(1),
      I1 => add_ln51_86_reg_20934(1),
      I2 => add_ln51_75_reg_20924(1),
      I3 => zext_ln51_61_fu_19033_p1(2),
      I4 => \add_ln51_94_reg_21669[4]_i_4_n_5\,
      O => \add_ln51_94_reg_21669[2]_i_2_n_5\
    );
\add_ln51_94_reg_21669[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E187871E871E1E78"
    )
        port map (
      I0 => \add_ln51_94_reg_21669[4]_i_6_n_5\,
      I1 => \add_ln51_94_reg_21669[4]_i_7_n_5\,
      I2 => \add_ln51_94_reg_21669[4]_i_2_n_5\,
      I3 => zext_ln51_61_fu_19033_p1(2),
      I4 => \add_ln51_94_reg_21669[4]_i_4_n_5\,
      I5 => \add_ln51_94_reg_21669[4]_i_3_n_5\,
      O => add_ln51_94_fu_19047_p2(3)
    );
\add_ln51_94_reg_21669[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEAEAA8EAA8A880"
    )
        port map (
      I0 => \add_ln51_94_reg_21669[4]_i_2_n_5\,
      I1 => \add_ln51_94_reg_21669[4]_i_3_n_5\,
      I2 => \add_ln51_94_reg_21669[4]_i_4_n_5\,
      I3 => zext_ln51_61_fu_19033_p1(2),
      I4 => \add_ln51_94_reg_21669[4]_i_6_n_5\,
      I5 => \add_ln51_94_reg_21669[4]_i_7_n_5\,
      O => add_ln51_94_fu_19047_p2(4)
    );
\add_ln51_94_reg_21669[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln51_75_reg_20924(2),
      I1 => add_ln51_86_reg_20934(2),
      I2 => add_ln51_80_reg_20929(2),
      O => \add_ln51_94_reg_21669[4]_i_2_n_5\
    );
\add_ln51_94_reg_21669[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln51_75_reg_20924(1),
      I1 => add_ln51_86_reg_20934(1),
      I2 => add_ln51_80_reg_20929(1),
      O => \add_ln51_94_reg_21669[4]_i_3_n_5\
    );
\add_ln51_94_reg_21669[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln51_80_reg_20929(2),
      I1 => add_ln51_75_reg_20924(2),
      I2 => add_ln51_86_reg_20934(2),
      O => \add_ln51_94_reg_21669[4]_i_4_n_5\
    );
\add_ln51_94_reg_21669[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17FFFFE8FFE8E800"
    )
        port map (
      I0 => add_ln51_89_reg_20944(0),
      I1 => add_ln51_88_reg_20939(0),
      I2 => add_ln51_90_reg_20949(0),
      I3 => add_ln51_90_reg_20949(1),
      I4 => add_ln51_88_reg_20939(1),
      I5 => add_ln51_89_reg_20944(1),
      O => zext_ln51_61_fu_19033_p1(2)
    );
\add_ln51_94_reg_21669[4]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => add_ln51_80_reg_20929(0),
      I1 => add_ln51_86_reg_20934(0),
      I2 => add_ln51_75_reg_20924(0),
      I3 => \add_ln51_94_reg_21669[1]_i_3_n_5\,
      I4 => \add_ln51_94_reg_21669[1]_i_2_n_5\,
      O => \add_ln51_94_reg_21669[4]_i_6_n_5\
    );
\add_ln51_94_reg_21669[4]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8228"
    )
        port map (
      I0 => zext_ln51_61_fu_19033_p1(1),
      I1 => add_ln51_86_reg_20934(1),
      I2 => add_ln51_75_reg_20924(1),
      I3 => add_ln51_80_reg_20929(1),
      O => \add_ln51_94_reg_21669[4]_i_7_n_5\
    );
\add_ln51_94_reg_21669[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => add_ln51_90_reg_20949(0),
      I1 => add_ln51_88_reg_20939(0),
      I2 => add_ln51_89_reg_20944(0),
      I3 => add_ln51_88_reg_20939(1),
      I4 => add_ln51_89_reg_20944(1),
      I5 => add_ln51_90_reg_20949(1),
      O => zext_ln51_61_fu_19033_p1(1)
    );
\add_ln51_94_reg_21669_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_94_fu_19047_p2(0),
      Q => add_ln51_94_reg_21669(0),
      R => '0'
    );
\add_ln51_94_reg_21669_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_94_fu_19047_p2(1),
      Q => add_ln51_94_reg_21669(1),
      R => '0'
    );
\add_ln51_94_reg_21669_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_94_fu_19047_p2(2),
      Q => add_ln51_94_reg_21669(2),
      R => '0'
    );
\add_ln51_94_reg_21669_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_94_fu_19047_p2(3),
      Q => add_ln51_94_reg_21669(3),
      R => '0'
    );
\add_ln51_94_reg_21669_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_94_fu_19047_p2(4),
      Q => add_ln51_94_reg_21669(4),
      R => '0'
    );
\add_ln51_9_reg_20859_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_9_fu_14282_p2(0),
      Q => add_ln51_9_reg_20859(0),
      R => '0'
    );
\add_ln51_9_reg_20859_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_9_fu_14282_p2(1),
      Q => add_ln51_9_reg_20859(1),
      R => '0'
    );
\add_ln51_9_reg_20859_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_9_fu_14282_p2(2),
      Q => add_ln51_9_reg_20859(2),
      R => '0'
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => x_fu_16040,
      Q => ap_enable_reg_pp0_iter1,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter1,
      Q => ap_enable_reg_pp0_iter2,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter2,
      Q => \^grp_feedforward_pipeline_vitis_loop_46_1_fu_4814_layer1_activations_1_ce0\,
      R => ap_rst_n_inv
    );
ap_loop_exit_ready_pp0_iter1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_ap_ready,
      Q => ap_loop_exit_ready_pp0_iter1_reg,
      R => '0'
    );
ap_loop_exit_ready_pp0_iter2_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_loop_exit_ready_pp0_iter1_reg,
      Q => ap_loop_exit_ready_pp0_iter2_reg,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_7
     port map (
      D(1 downto 0) => D(1 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      add_ln46_fu_6352_p2(6 downto 1) => add_ln46_fu_6352_p2(7 downto 2),
      add_ln46_fu_6352_p2(0) => add_ln46_fu_6352_p2(0),
      ap_clk => ap_clk,
      ap_loop_exit_ready_pp0_iter2_reg => ap_loop_exit_ready_pp0_iter2_reg,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sig_allocacmp_x_2(6 downto 0) => ap_sig_allocacmp_x_2(6 downto 0),
      grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_ap_ready => grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_ap_ready,
      grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_ap_start_reg => grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_ap_start_reg,
      grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_ap_start_reg_reg => grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_ap_start_reg_reg,
      x_fu_16040 => x_fu_16040,
      \x_fu_1604_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_7,
      \x_fu_1604_reg[4]\ => \x_fu_1604_reg_n_5_[3]\,
      \x_fu_1604_reg[4]_0\ => \x_fu_1604_reg_n_5_[2]\,
      \x_fu_1604_reg[4]_1\ => \x_fu_1604_reg_n_5_[1]\,
      \x_fu_1604_reg[4]_2\ => \x_fu_1604_reg_n_5_[0]\,
      \x_fu_1604_reg[4]_3\ => \x_fu_1604_reg_n_5_[4]\,
      \x_fu_1604_reg[7]\ => \x_fu_1604_reg_n_5_[7]\,
      \x_fu_1604_reg[7]_0\ => \x_fu_1604_reg_n_5_[6]\,
      \x_fu_1604_reg[7]_1\ => \x_fu_1604_reg_n_5_[5]\
    );
\lshr_ln_reg_20849_pp0_iter1_reg_reg[0]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => ap_sig_allocacmp_x_2(1),
      Q => \lshr_ln_reg_20849_pp0_iter1_reg_reg[0]_srl2_n_5\
    );
\lshr_ln_reg_20849_pp0_iter1_reg_reg[1]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => ap_sig_allocacmp_x_2(2),
      Q => \lshr_ln_reg_20849_pp0_iter1_reg_reg[1]_srl2_n_5\
    );
\lshr_ln_reg_20849_pp0_iter1_reg_reg[2]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => ap_sig_allocacmp_x_2(3),
      Q => \lshr_ln_reg_20849_pp0_iter1_reg_reg[2]_srl2_n_5\
    );
\lshr_ln_reg_20849_pp0_iter1_reg_reg[3]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => ap_sig_allocacmp_x_2(4),
      Q => \lshr_ln_reg_20849_pp0_iter1_reg_reg[3]_srl2_n_5\
    );
\lshr_ln_reg_20849_pp0_iter1_reg_reg[4]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => ap_sig_allocacmp_x_2(5),
      Q => \lshr_ln_reg_20849_pp0_iter1_reg_reg[4]_srl2_n_5\
    );
\lshr_ln_reg_20849_pp0_iter1_reg_reg[5]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => ap_sig_allocacmp_x_2(6),
      Q => \lshr_ln_reg_20849_pp0_iter1_reg_reg[5]_srl2_n_5\
    );
\lshr_ln_reg_20849_pp0_iter2_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \lshr_ln_reg_20849_pp0_iter1_reg_reg[0]_srl2_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_layer1_activations_1_address0(0),
      R => '0'
    );
\lshr_ln_reg_20849_pp0_iter2_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \lshr_ln_reg_20849_pp0_iter1_reg_reg[1]_srl2_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_layer1_activations_1_address0(1),
      R => '0'
    );
\lshr_ln_reg_20849_pp0_iter2_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \lshr_ln_reg_20849_pp0_iter1_reg_reg[2]_srl2_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_layer1_activations_1_address0(2),
      R => '0'
    );
\lshr_ln_reg_20849_pp0_iter2_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \lshr_ln_reg_20849_pp0_iter1_reg_reg[3]_srl2_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_layer1_activations_1_address0(3),
      R => '0'
    );
\lshr_ln_reg_20849_pp0_iter2_reg_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \lshr_ln_reg_20849_pp0_iter1_reg_reg[4]_srl2_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_layer1_activations_1_address0(4),
      R => '0'
    );
\lshr_ln_reg_20849_pp0_iter2_reg_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \lshr_ln_reg_20849_pp0_iter1_reg_reg[5]_srl2_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_layer1_activations_1_address0(5),
      R => '0'
    );
ram_reg_i_100: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln51_585_reg_21824(0),
      I1 => add_ln51_194_reg_21814(0),
      I2 => add_ln51_389_reg_21819(0),
      I3 => add_ln51_780_reg_21829(0),
      O => ram_reg_i_100_n_5
    );
ram_reg_i_101: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln51_389_reg_21819(7),
      I1 => add_ln51_194_reg_21814(7),
      I2 => add_ln51_585_reg_21824(7),
      O => ram_reg_i_101_n_5
    );
ram_reg_i_102: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln51_194_reg_21814(6),
      I1 => add_ln51_585_reg_21824(6),
      I2 => add_ln51_389_reg_21819(6),
      O => ram_reg_i_102_n_5
    );
ram_reg_i_103: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln51_389_reg_21819(6),
      I1 => add_ln51_194_reg_21814(6),
      I2 => add_ln51_585_reg_21824(6),
      O => ram_reg_i_103_n_5
    );
ram_reg_i_104: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln51_389_reg_21819(5),
      I1 => add_ln51_194_reg_21814(5),
      I2 => add_ln51_585_reg_21824(5),
      O => ram_reg_i_104_n_5
    );
ram_reg_i_105: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln51_389_reg_21819(4),
      I1 => add_ln51_194_reg_21814(4),
      I2 => add_ln51_585_reg_21824(4),
      O => ram_reg_i_105_n_5
    );
ram_reg_i_106: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln51_389_reg_21819(3),
      I1 => add_ln51_194_reg_21814(3),
      I2 => add_ln51_585_reg_21824(3),
      O => ram_reg_i_106_n_5
    );
ram_reg_i_107: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln51_389_reg_21819(2),
      I1 => add_ln51_194_reg_21814(2),
      I2 => add_ln51_585_reg_21824(2),
      O => ram_reg_i_107_n_5
    );
ram_reg_i_32: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88B88888"
    )
        port map (
      I0 => layer1_activations_ce0,
      I1 => Q(2),
      I2 => Q(1),
      I3 => trunc_ln46_reg_20845_pp0_iter2_reg,
      I4 => \^grp_feedforward_pipeline_vitis_loop_46_1_fu_4814_layer1_activations_1_ce0\,
      O => ap_enable_reg_pp0_iter2_reg_0(0)
    );
ram_reg_i_45: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_layer1_activations_1_d0(0),
      I1 => Q(2),
      O => DIADI(0)
    );
ram_reg_i_46: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8888888"
    )
        port map (
      I0 => layer1_activations_ce0,
      I1 => Q(2),
      I2 => Q(1),
      I3 => trunc_ln46_reg_20845_pp0_iter2_reg,
      I4 => \^grp_feedforward_pipeline_vitis_loop_46_1_fu_4814_layer1_activations_1_ce0\,
      O => WEA(0)
    );
ram_reg_i_54: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_i_55_n_5,
      CO(3 downto 2) => NLW_ram_reg_i_54_CO_UNCONNECTED(3 downto 2),
      CO(1) => cnt_3_fu_20822_p2(8),
      CO(0) => NLW_ram_reg_i_54_CO_UNCONNECTED(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => ram_reg_i_81_n_5,
      O(3 downto 1) => NLW_ram_reg_i_54_O_UNCONNECTED(3 downto 1),
      O(0) => cnt_3_fu_20822_p2(7),
      S(3 downto 1) => B"001",
      S(0) => ram_reg_i_82_n_5
    );
ram_reg_i_55: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_i_57_n_5,
      CO(3) => ram_reg_i_55_n_5,
      CO(2) => ram_reg_i_55_n_6,
      CO(1) => ram_reg_i_55_n_7,
      CO(0) => ram_reg_i_55_n_8,
      CYINIT => '0',
      DI(3) => ram_reg_i_83_n_5,
      DI(2) => ram_reg_i_84_n_5,
      DI(1) => ram_reg_i_85_n_5,
      DI(0) => ram_reg_i_86_n_5,
      O(3 downto 0) => cnt_3_fu_20822_p2(6 downto 3),
      S(3) => ram_reg_i_87_n_5,
      S(2) => ram_reg_i_88_n_5,
      S(1) => ram_reg_i_89_n_5,
      S(0) => ram_reg_i_90_n_5
    );
ram_reg_i_57: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ram_reg_i_57_n_5,
      CO(2) => ram_reg_i_57_n_6,
      CO(1) => ram_reg_i_57_n_7,
      CO(0) => ram_reg_i_57_n_8,
      CYINIT => '0',
      DI(3) => ram_reg_i_94_n_5,
      DI(2) => ram_reg_i_95_n_5,
      DI(1) => ram_reg_i_96_n_5,
      DI(0) => add_ln51_780_reg_21829(0),
      O(3 downto 1) => cnt_3_fu_20822_p2(2 downto 0),
      O(0) => grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_layer1_activations_1_d0(0),
      S(3) => ram_reg_i_97_n_5,
      S(2) => ram_reg_i_98_n_5,
      S(1) => ram_reg_i_99_n_5,
      S(0) => ram_reg_i_100_n_5
    );
ram_reg_i_81: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => add_ln51_780_reg_21829(7),
      I1 => ram_reg_i_101_n_5,
      I2 => add_ln51_389_reg_21819(6),
      I3 => add_ln51_585_reg_21824(6),
      I4 => add_ln51_194_reg_21814(6),
      O => ram_reg_i_81_n_5
    );
ram_reg_i_82: unisim.vcomponents.LUT5
    generic map(
      INIT => X"177E7EE8"
    )
        port map (
      I0 => ram_reg_i_102_n_5,
      I1 => add_ln51_780_reg_21829(7),
      I2 => add_ln51_389_reg_21819(7),
      I3 => add_ln51_585_reg_21824(7),
      I4 => add_ln51_194_reg_21814(7),
      O => ram_reg_i_82_n_5
    );
ram_reg_i_83: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => add_ln51_780_reg_21829(6),
      I1 => ram_reg_i_103_n_5,
      I2 => add_ln51_389_reg_21819(5),
      I3 => add_ln51_585_reg_21824(5),
      I4 => add_ln51_194_reg_21814(5),
      O => ram_reg_i_83_n_5
    );
ram_reg_i_84: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => add_ln51_780_reg_21829(5),
      I1 => ram_reg_i_104_n_5,
      I2 => add_ln51_389_reg_21819(4),
      I3 => add_ln51_585_reg_21824(4),
      I4 => add_ln51_194_reg_21814(4),
      O => ram_reg_i_84_n_5
    );
ram_reg_i_85: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => add_ln51_780_reg_21829(4),
      I1 => ram_reg_i_105_n_5,
      I2 => add_ln51_389_reg_21819(3),
      I3 => add_ln51_585_reg_21824(3),
      I4 => add_ln51_194_reg_21814(3),
      O => ram_reg_i_85_n_5
    );
ram_reg_i_86: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => add_ln51_780_reg_21829(3),
      I1 => ram_reg_i_106_n_5,
      I2 => add_ln51_389_reg_21819(2),
      I3 => add_ln51_585_reg_21824(2),
      I4 => add_ln51_194_reg_21814(2),
      O => ram_reg_i_86_n_5
    );
ram_reg_i_87: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => ram_reg_i_83_n_5,
      I1 => ram_reg_i_101_n_5,
      I2 => add_ln51_780_reg_21829(7),
      I3 => add_ln51_194_reg_21814(6),
      I4 => add_ln51_585_reg_21824(6),
      I5 => add_ln51_389_reg_21819(6),
      O => ram_reg_i_87_n_5
    );
ram_reg_i_88: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => ram_reg_i_84_n_5,
      I1 => ram_reg_i_103_n_5,
      I2 => add_ln51_780_reg_21829(6),
      I3 => add_ln51_194_reg_21814(5),
      I4 => add_ln51_585_reg_21824(5),
      I5 => add_ln51_389_reg_21819(5),
      O => ram_reg_i_88_n_5
    );
ram_reg_i_89: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => ram_reg_i_85_n_5,
      I1 => ram_reg_i_104_n_5,
      I2 => add_ln51_780_reg_21829(5),
      I3 => add_ln51_194_reg_21814(4),
      I4 => add_ln51_585_reg_21824(4),
      I5 => add_ln51_389_reg_21819(4),
      O => ram_reg_i_89_n_5
    );
ram_reg_i_90: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => ram_reg_i_86_n_5,
      I1 => ram_reg_i_105_n_5,
      I2 => add_ln51_780_reg_21829(4),
      I3 => add_ln51_194_reg_21814(3),
      I4 => add_ln51_585_reg_21824(3),
      I5 => add_ln51_389_reg_21819(3),
      O => ram_reg_i_90_n_5
    );
ram_reg_i_94: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => add_ln51_780_reg_21829(2),
      I1 => ram_reg_i_107_n_5,
      I2 => add_ln51_389_reg_21819(1),
      I3 => add_ln51_585_reg_21824(1),
      I4 => add_ln51_194_reg_21814(1),
      O => ram_reg_i_94_n_5
    );
ram_reg_i_95: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => add_ln51_389_reg_21819(1),
      I1 => add_ln51_585_reg_21824(1),
      I2 => add_ln51_194_reg_21814(1),
      I3 => add_ln51_780_reg_21829(2),
      I4 => ram_reg_i_107_n_5,
      O => ram_reg_i_95_n_5
    );
ram_reg_i_96: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln51_585_reg_21824(1),
      I1 => add_ln51_194_reg_21814(1),
      I2 => add_ln51_389_reg_21819(1),
      I3 => add_ln51_780_reg_21829(1),
      O => ram_reg_i_96_n_5
    );
ram_reg_i_97: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => ram_reg_i_94_n_5,
      I1 => ram_reg_i_106_n_5,
      I2 => add_ln51_780_reg_21829(3),
      I3 => add_ln51_194_reg_21814(2),
      I4 => add_ln51_585_reg_21824(2),
      I5 => add_ln51_389_reg_21819(2),
      O => ram_reg_i_97_n_5
    );
ram_reg_i_98: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999999699969666"
    )
        port map (
      I0 => ram_reg_i_107_n_5,
      I1 => add_ln51_780_reg_21829(2),
      I2 => add_ln51_389_reg_21819(1),
      I3 => add_ln51_194_reg_21814(1),
      I4 => add_ln51_585_reg_21824(1),
      I5 => add_ln51_780_reg_21829(1),
      O => ram_reg_i_98_n_5
    );
ram_reg_i_99: unisim.vcomponents.LUT4
    generic map(
      INIT => X"566A"
    )
        port map (
      I0 => ram_reg_i_96_n_5,
      I1 => add_ln51_389_reg_21819(0),
      I2 => add_ln51_585_reg_21824(0),
      I3 => add_ln51_194_reg_21814(0),
      O => ram_reg_i_99_n_5
    );
\trunc_ln46_reg_20845_pp0_iter1_reg_reg[0]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => ap_sig_allocacmp_x_2(0),
      Q => \trunc_ln46_reg_20845_pp0_iter1_reg_reg[0]_srl2_n_5\
    );
\trunc_ln46_reg_20845_pp0_iter2_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \trunc_ln46_reg_20845_pp0_iter1_reg_reg[0]_srl2_n_5\,
      Q => trunc_ln46_reg_20845_pp0_iter2_reg,
      R => '0'
    );
\x_fu_1604_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_16040,
      D => add_ln46_fu_6352_p2(0),
      Q => \x_fu_1604_reg_n_5_[0]\,
      R => '0'
    );
\x_fu_1604_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_16040,
      D => flow_control_loop_pipe_sequential_init_U_n_7,
      Q => \x_fu_1604_reg_n_5_[1]\,
      R => '0'
    );
\x_fu_1604_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_16040,
      D => add_ln46_fu_6352_p2(2),
      Q => \x_fu_1604_reg_n_5_[2]\,
      R => '0'
    );
\x_fu_1604_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_16040,
      D => add_ln46_fu_6352_p2(3),
      Q => \x_fu_1604_reg_n_5_[3]\,
      R => '0'
    );
\x_fu_1604_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_16040,
      D => add_ln46_fu_6352_p2(4),
      Q => \x_fu_1604_reg_n_5_[4]\,
      R => '0'
    );
\x_fu_1604_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_16040,
      D => add_ln46_fu_6352_p2(5),
      Q => \x_fu_1604_reg_n_5_[5]\,
      R => '0'
    );
\x_fu_1604_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_16040,
      D => add_ln46_fu_6352_p2(6),
      Q => \x_fu_1604_reg_n_5_[6]\,
      R => '0'
    );
\x_fu_1604_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_16040,
      D => add_ln46_fu_6352_p2(7),
      Q => \x_fu_1604_reg_n_5_[7]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_feedforward_Pipeline_VITIS_LOOP_46_11 is
  port (
    grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_layer2_activations_2_ce0 : out STD_LOGIC;
    \p_0_in__1\ : out STD_LOGIC;
    \p_0_in__2\ : out STD_LOGIC;
    \p_0_in__3\ : out STD_LOGIC;
    \p_0_in__0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[9]\ : out STD_LOGIC;
    d0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    cnt_2_fu_3680_p2 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_layer2_activations_3_address0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_2_ce0 : in STD_LOGIC;
    layer2_activations_ce0 : in STD_LOGIC;
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_79_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_34_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_107_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_93_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_56_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_91_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_45_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_14_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_72_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_3_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_76_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_113_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_58_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_12_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_85_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_52_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_17_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_89_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_100_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_21_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_116_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_97_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_6_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_104_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_103_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_41_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_19_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_2_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    add_ln51_95_fu_2670_p2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln51_95_reg_3754_reg[0]_0\ : in STD_LOGIC;
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_31_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_1_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_127_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_126_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    add_ln51_98_fu_2696_p2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln51_98_reg_3759_reg[0]_0\ : in STD_LOGIC;
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_65_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_30_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_106_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_64_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_36_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_53_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_68_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_80_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_66_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_90_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_61_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_77_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_13_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_125_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_124_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_88_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_75_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_57_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_23_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_15_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_92_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_101_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_60_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_24_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    add_ln51_127_fu_2878_p2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln51_127_reg_3794_reg[0]_0\ : in STD_LOGIC;
    add_ln51_134_fu_2930_p2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln51_134_reg_3804_reg[0]_0\ : in STD_LOGIC;
    add_ln51_130_fu_2904_p2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln51_130_reg_3799_reg[0]_0\ : in STD_LOGIC;
    add_ln51_142_fu_2982_p2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln51_142_reg_3814_reg[0]_0\ : in STD_LOGIC;
    add_ln51_149_fu_3034_p2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln51_149_reg_3824_reg[0]_0\ : in STD_LOGIC;
    add_ln51_145_fu_3008_p2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln51_145_reg_3819_reg[0]_0\ : in STD_LOGIC;
    add_ln51_137_fu_2956_p2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln51_137_reg_3809_reg[0]_0\ : in STD_LOGIC;
    add_ln51_158_fu_3086_p2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln51_158_reg_3834_reg[0]_0\ : in STD_LOGIC;
    add_ln51_165_fu_3138_p2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln51_165_reg_3844_reg[0]_0\ : in STD_LOGIC;
    add_ln51_161_fu_3112_p2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln51_161_reg_3839_reg[0]_0\ : in STD_LOGIC;
    add_ln51_173_fu_3190_p2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln51_173_reg_3854_reg[0]_0\ : in STD_LOGIC;
    add_ln51_180_fu_3242_p2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln51_180_reg_3864_reg[0]_0\ : in STD_LOGIC;
    add_ln51_176_fu_3216_p2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln51_176_reg_3859_reg[0]_0\ : in STD_LOGIC;
    add_ln51_168_fu_3164_p2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln51_168_reg_3849_reg[0]_0\ : in STD_LOGIC;
    add_ln51_152_fu_3060_p2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln51_152_reg_3829_reg[0]_0\ : in STD_LOGIC;
    add_ln51_183_fu_3268_p2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln51_183_reg_3869_reg[0]_0\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_feedforward_Pipeline_VITIS_LOOP_46_11;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_feedforward_Pipeline_VITIS_LOOP_46_11 is
  signal add_ln46_fu_1142_p2 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal add_ln51_102_fu_2722_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_102_reg_3764 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_105_fu_2748_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_105_reg_3769 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_110_fu_2774_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_110_reg_3774 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_113_fu_2800_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_113_reg_3779 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_117_fu_2826_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_117_reg_3784 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_120_fu_2852_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_120_reg_3789 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_124_fu_3467_p2 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal add_ln51_124_reg_3874 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \add_ln51_124_reg_3874[3]_i_10_n_5\ : STD_LOGIC;
  signal \add_ln51_124_reg_3874[3]_i_11_n_5\ : STD_LOGIC;
  signal \add_ln51_124_reg_3874[3]_i_12_n_5\ : STD_LOGIC;
  signal \add_ln51_124_reg_3874[3]_i_13_n_5\ : STD_LOGIC;
  signal \add_ln51_124_reg_3874[3]_i_14_n_5\ : STD_LOGIC;
  signal \add_ln51_124_reg_3874[3]_i_15_n_5\ : STD_LOGIC;
  signal \add_ln51_124_reg_3874[3]_i_16_n_5\ : STD_LOGIC;
  signal \add_ln51_124_reg_3874[3]_i_17_n_5\ : STD_LOGIC;
  signal \add_ln51_124_reg_3874[3]_i_18_n_5\ : STD_LOGIC;
  signal \add_ln51_124_reg_3874[3]_i_19_n_5\ : STD_LOGIC;
  signal \add_ln51_124_reg_3874[3]_i_20_n_5\ : STD_LOGIC;
  signal \add_ln51_124_reg_3874[3]_i_21_n_5\ : STD_LOGIC;
  signal \add_ln51_124_reg_3874[3]_i_22_n_5\ : STD_LOGIC;
  signal \add_ln51_124_reg_3874[3]_i_23_n_5\ : STD_LOGIC;
  signal \add_ln51_124_reg_3874[3]_i_24_n_5\ : STD_LOGIC;
  signal \add_ln51_124_reg_3874[3]_i_25_n_5\ : STD_LOGIC;
  signal \add_ln51_124_reg_3874[3]_i_26_n_5\ : STD_LOGIC;
  signal \add_ln51_124_reg_3874[3]_i_27_n_5\ : STD_LOGIC;
  signal \add_ln51_124_reg_3874[3]_i_28_n_5\ : STD_LOGIC;
  signal \add_ln51_124_reg_3874[3]_i_29_n_5\ : STD_LOGIC;
  signal \add_ln51_124_reg_3874[3]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln51_124_reg_3874[3]_i_30_n_5\ : STD_LOGIC;
  signal \add_ln51_124_reg_3874[3]_i_31_n_5\ : STD_LOGIC;
  signal \add_ln51_124_reg_3874[3]_i_32_n_5\ : STD_LOGIC;
  signal \add_ln51_124_reg_3874[3]_i_33_n_5\ : STD_LOGIC;
  signal \add_ln51_124_reg_3874[3]_i_34_n_5\ : STD_LOGIC;
  signal \add_ln51_124_reg_3874[3]_i_35_n_5\ : STD_LOGIC;
  signal \add_ln51_124_reg_3874[3]_i_36_n_5\ : STD_LOGIC;
  signal \add_ln51_124_reg_3874[3]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln51_124_reg_3874[3]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln51_124_reg_3874[3]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln51_124_reg_3874[3]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln51_124_reg_3874[3]_i_7_n_5\ : STD_LOGIC;
  signal \add_ln51_124_reg_3874[3]_i_8_n_5\ : STD_LOGIC;
  signal \add_ln51_124_reg_3874[3]_i_9_n_5\ : STD_LOGIC;
  signal \add_ln51_124_reg_3874[6]_i_10_n_5\ : STD_LOGIC;
  signal \add_ln51_124_reg_3874[6]_i_11_n_5\ : STD_LOGIC;
  signal \add_ln51_124_reg_3874[6]_i_12_n_5\ : STD_LOGIC;
  signal \add_ln51_124_reg_3874[6]_i_13_n_5\ : STD_LOGIC;
  signal \add_ln51_124_reg_3874[6]_i_14_n_5\ : STD_LOGIC;
  signal \add_ln51_124_reg_3874[6]_i_15_n_5\ : STD_LOGIC;
  signal \add_ln51_124_reg_3874[6]_i_16_n_5\ : STD_LOGIC;
  signal \add_ln51_124_reg_3874[6]_i_17_n_5\ : STD_LOGIC;
  signal \add_ln51_124_reg_3874[6]_i_18_n_5\ : STD_LOGIC;
  signal \add_ln51_124_reg_3874[6]_i_19_n_5\ : STD_LOGIC;
  signal \add_ln51_124_reg_3874[6]_i_20_n_5\ : STD_LOGIC;
  signal \add_ln51_124_reg_3874[6]_i_21_n_5\ : STD_LOGIC;
  signal \add_ln51_124_reg_3874[6]_i_22_n_5\ : STD_LOGIC;
  signal \add_ln51_124_reg_3874[6]_i_23_n_5\ : STD_LOGIC;
  signal \add_ln51_124_reg_3874[6]_i_24_n_5\ : STD_LOGIC;
  signal \add_ln51_124_reg_3874[6]_i_25_n_5\ : STD_LOGIC;
  signal \add_ln51_124_reg_3874[6]_i_26_n_5\ : STD_LOGIC;
  signal \add_ln51_124_reg_3874[6]_i_27_n_5\ : STD_LOGIC;
  signal \add_ln51_124_reg_3874[6]_i_28_n_5\ : STD_LOGIC;
  signal \add_ln51_124_reg_3874[6]_i_29_n_5\ : STD_LOGIC;
  signal \add_ln51_124_reg_3874[6]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln51_124_reg_3874[6]_i_30_n_5\ : STD_LOGIC;
  signal \add_ln51_124_reg_3874[6]_i_31_n_5\ : STD_LOGIC;
  signal \add_ln51_124_reg_3874[6]_i_32_n_5\ : STD_LOGIC;
  signal \add_ln51_124_reg_3874[6]_i_33_n_5\ : STD_LOGIC;
  signal \add_ln51_124_reg_3874[6]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln51_124_reg_3874[6]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln51_124_reg_3874[6]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln51_124_reg_3874[6]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln51_124_reg_3874[6]_i_7_n_5\ : STD_LOGIC;
  signal \add_ln51_124_reg_3874[6]_i_8_n_5\ : STD_LOGIC;
  signal \add_ln51_124_reg_3874[6]_i_9_n_5\ : STD_LOGIC;
  signal \add_ln51_124_reg_3874_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln51_124_reg_3874_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln51_124_reg_3874_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln51_124_reg_3874_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln51_124_reg_3874_reg[6]_i_1_n_8\ : STD_LOGIC;
  signal add_ln51_127_reg_3794 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_130_reg_3799 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_134_reg_3804 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_137_reg_3809 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_142_reg_3814 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_145_reg_3819 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_149_reg_3824 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_152_reg_3829 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_158_reg_3834 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_161_reg_3839 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_165_reg_3844 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_168_reg_3849 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_173_reg_3854 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_176_reg_3859 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_180_reg_3864 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_183_reg_3869 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_187_fu_3661_p2 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal add_ln51_187_reg_3879 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \add_ln51_187_reg_3879[3]_i_10_n_5\ : STD_LOGIC;
  signal \add_ln51_187_reg_3879[3]_i_11_n_5\ : STD_LOGIC;
  signal \add_ln51_187_reg_3879[3]_i_12_n_5\ : STD_LOGIC;
  signal \add_ln51_187_reg_3879[3]_i_13_n_5\ : STD_LOGIC;
  signal \add_ln51_187_reg_3879[3]_i_14_n_5\ : STD_LOGIC;
  signal \add_ln51_187_reg_3879[3]_i_15_n_5\ : STD_LOGIC;
  signal \add_ln51_187_reg_3879[3]_i_16_n_5\ : STD_LOGIC;
  signal \add_ln51_187_reg_3879[3]_i_17_n_5\ : STD_LOGIC;
  signal \add_ln51_187_reg_3879[3]_i_18_n_5\ : STD_LOGIC;
  signal \add_ln51_187_reg_3879[3]_i_19_n_5\ : STD_LOGIC;
  signal \add_ln51_187_reg_3879[3]_i_20_n_5\ : STD_LOGIC;
  signal \add_ln51_187_reg_3879[3]_i_21_n_5\ : STD_LOGIC;
  signal \add_ln51_187_reg_3879[3]_i_22_n_5\ : STD_LOGIC;
  signal \add_ln51_187_reg_3879[3]_i_23_n_5\ : STD_LOGIC;
  signal \add_ln51_187_reg_3879[3]_i_24_n_5\ : STD_LOGIC;
  signal \add_ln51_187_reg_3879[3]_i_25_n_5\ : STD_LOGIC;
  signal \add_ln51_187_reg_3879[3]_i_26_n_5\ : STD_LOGIC;
  signal \add_ln51_187_reg_3879[3]_i_27_n_5\ : STD_LOGIC;
  signal \add_ln51_187_reg_3879[3]_i_28_n_5\ : STD_LOGIC;
  signal \add_ln51_187_reg_3879[3]_i_29_n_5\ : STD_LOGIC;
  signal \add_ln51_187_reg_3879[3]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln51_187_reg_3879[3]_i_30_n_5\ : STD_LOGIC;
  signal \add_ln51_187_reg_3879[3]_i_31_n_5\ : STD_LOGIC;
  signal \add_ln51_187_reg_3879[3]_i_32_n_5\ : STD_LOGIC;
  signal \add_ln51_187_reg_3879[3]_i_33_n_5\ : STD_LOGIC;
  signal \add_ln51_187_reg_3879[3]_i_34_n_5\ : STD_LOGIC;
  signal \add_ln51_187_reg_3879[3]_i_35_n_5\ : STD_LOGIC;
  signal \add_ln51_187_reg_3879[3]_i_36_n_5\ : STD_LOGIC;
  signal \add_ln51_187_reg_3879[3]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln51_187_reg_3879[3]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln51_187_reg_3879[3]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln51_187_reg_3879[3]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln51_187_reg_3879[3]_i_7_n_5\ : STD_LOGIC;
  signal \add_ln51_187_reg_3879[3]_i_8_n_5\ : STD_LOGIC;
  signal \add_ln51_187_reg_3879[3]_i_9_n_5\ : STD_LOGIC;
  signal \add_ln51_187_reg_3879[6]_i_10_n_5\ : STD_LOGIC;
  signal \add_ln51_187_reg_3879[6]_i_11_n_5\ : STD_LOGIC;
  signal \add_ln51_187_reg_3879[6]_i_12_n_5\ : STD_LOGIC;
  signal \add_ln51_187_reg_3879[6]_i_13_n_5\ : STD_LOGIC;
  signal \add_ln51_187_reg_3879[6]_i_14_n_5\ : STD_LOGIC;
  signal \add_ln51_187_reg_3879[6]_i_15_n_5\ : STD_LOGIC;
  signal \add_ln51_187_reg_3879[6]_i_16_n_5\ : STD_LOGIC;
  signal \add_ln51_187_reg_3879[6]_i_17_n_5\ : STD_LOGIC;
  signal \add_ln51_187_reg_3879[6]_i_18_n_5\ : STD_LOGIC;
  signal \add_ln51_187_reg_3879[6]_i_19_n_5\ : STD_LOGIC;
  signal \add_ln51_187_reg_3879[6]_i_20_n_5\ : STD_LOGIC;
  signal \add_ln51_187_reg_3879[6]_i_21_n_5\ : STD_LOGIC;
  signal \add_ln51_187_reg_3879[6]_i_22_n_5\ : STD_LOGIC;
  signal \add_ln51_187_reg_3879[6]_i_23_n_5\ : STD_LOGIC;
  signal \add_ln51_187_reg_3879[6]_i_24_n_5\ : STD_LOGIC;
  signal \add_ln51_187_reg_3879[6]_i_25_n_5\ : STD_LOGIC;
  signal \add_ln51_187_reg_3879[6]_i_26_n_5\ : STD_LOGIC;
  signal \add_ln51_187_reg_3879[6]_i_27_n_5\ : STD_LOGIC;
  signal \add_ln51_187_reg_3879[6]_i_28_n_5\ : STD_LOGIC;
  signal \add_ln51_187_reg_3879[6]_i_29_n_5\ : STD_LOGIC;
  signal \add_ln51_187_reg_3879[6]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln51_187_reg_3879[6]_i_30_n_5\ : STD_LOGIC;
  signal \add_ln51_187_reg_3879[6]_i_31_n_5\ : STD_LOGIC;
  signal \add_ln51_187_reg_3879[6]_i_32_n_5\ : STD_LOGIC;
  signal \add_ln51_187_reg_3879[6]_i_33_n_5\ : STD_LOGIC;
  signal \add_ln51_187_reg_3879[6]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln51_187_reg_3879[6]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln51_187_reg_3879[6]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln51_187_reg_3879[6]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln51_187_reg_3879[6]_i_7_n_5\ : STD_LOGIC;
  signal \add_ln51_187_reg_3879[6]_i_8_n_5\ : STD_LOGIC;
  signal \add_ln51_187_reg_3879[6]_i_9_n_5\ : STD_LOGIC;
  signal \add_ln51_187_reg_3879_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln51_187_reg_3879_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln51_187_reg_3879_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln51_187_reg_3879_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln51_187_reg_3879_reg[6]_i_1_n_8\ : STD_LOGIC;
  signal add_ln51_64_fu_2462_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_64_reg_3714 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_67_fu_2488_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_67_reg_3719 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_71_fu_2514_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_71_reg_3724 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_74_fu_2540_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_74_reg_3729 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_79_fu_2566_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_79_reg_3734 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_82_fu_2592_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_82_reg_3739 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_86_fu_2618_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_86_reg_3744 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_89_fu_2644_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_89_reg_3749 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_95_reg_3754 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_98_reg_3759 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
  signal ap_sig_allocacmp_x : STD_LOGIC_VECTOR ( 0 to 0 );
  signal flow_control_loop_pipe_sequential_init_U_n_8 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_ap_ready : STD_LOGIC;
  signal \^grp_feedforward_pipeline_vitis_loop_46_11_fu_5744_layer2_activations_2_ce0\ : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_layer2_activations_3_d0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal lshr_ln46_1_reg_3709 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ram_reg_0_15_0_0_i_10_n_5 : STD_LOGIC;
  signal ram_reg_0_15_0_0_i_11_n_5 : STD_LOGIC;
  signal \ram_reg_0_15_0_0_i_2__0_n_5\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_i_7_n_5 : STD_LOGIC;
  signal ram_reg_0_15_0_0_i_7_n_6 : STD_LOGIC;
  signal ram_reg_0_15_0_0_i_7_n_7 : STD_LOGIC;
  signal ram_reg_0_15_0_0_i_7_n_8 : STD_LOGIC;
  signal ram_reg_0_15_0_0_i_8_n_5 : STD_LOGIC;
  signal ram_reg_0_15_0_0_i_9_n_5 : STD_LOGIC;
  signal ram_reg_0_15_4_4_i_2_n_7 : STD_LOGIC;
  signal ram_reg_0_15_4_4_i_2_n_8 : STD_LOGIC;
  signal ram_reg_0_15_4_4_i_3_n_5 : STD_LOGIC;
  signal ram_reg_0_15_4_4_i_4_n_5 : STD_LOGIC;
  signal ram_reg_0_15_4_4_i_5_n_5 : STD_LOGIC;
  signal trunc_ln46_reg_3705 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal trunc_ln46_reg_3705_pp0_iter1_reg_n_5 : STD_LOGIC;
  signal x_1_fu_3040 : STD_LOGIC;
  signal \x_1_fu_304[6]_i_3_n_5\ : STD_LOGIC;
  signal \x_1_fu_304[6]_i_4_n_5\ : STD_LOGIC;
  signal \x_1_fu_304[6]_i_5_n_5\ : STD_LOGIC;
  signal \x_1_fu_304_reg_n_5_[0]\ : STD_LOGIC;
  signal \x_1_fu_304_reg_n_5_[1]\ : STD_LOGIC;
  signal \x_1_fu_304_reg_n_5_[2]\ : STD_LOGIC;
  signal \x_1_fu_304_reg_n_5_[3]\ : STD_LOGIC;
  signal \x_1_fu_304_reg_n_5_[4]\ : STD_LOGIC;
  signal \x_1_fu_304_reg_n_5_[5]\ : STD_LOGIC;
  signal \x_1_fu_304_reg_n_5_[6]\ : STD_LOGIC;
  signal \NLW_add_ln51_124_reg_3874_reg[6]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_add_ln51_124_reg_3874_reg[6]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_ln51_187_reg_3879_reg[6]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_add_ln51_187_reg_3879_reg[6]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_ram_reg_0_15_4_4_i_2_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 2 to 2 );
  signal NLW_ram_reg_0_15_4_4_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \add_ln51_102_reg_3764[1]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \add_ln51_102_reg_3764[2]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \add_ln51_105_reg_3769[1]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \add_ln51_105_reg_3769[2]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \add_ln51_110_reg_3774[1]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \add_ln51_110_reg_3774[2]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \add_ln51_113_reg_3779[1]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \add_ln51_113_reg_3779[2]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \add_ln51_117_reg_3784[1]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \add_ln51_117_reg_3784[2]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \add_ln51_120_reg_3789[1]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \add_ln51_120_reg_3789[2]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \add_ln51_124_reg_3874[3]_i_11\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \add_ln51_124_reg_3874[3]_i_12\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \add_ln51_124_reg_3874[3]_i_13\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \add_ln51_124_reg_3874[3]_i_14\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \add_ln51_124_reg_3874[3]_i_15\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \add_ln51_124_reg_3874[3]_i_17\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \add_ln51_124_reg_3874[3]_i_18\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \add_ln51_124_reg_3874[3]_i_20\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \add_ln51_124_reg_3874[3]_i_21\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \add_ln51_124_reg_3874[3]_i_31\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \add_ln51_124_reg_3874[3]_i_32\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \add_ln51_124_reg_3874[3]_i_33\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \add_ln51_124_reg_3874[3]_i_34\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \add_ln51_124_reg_3874[3]_i_35\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \add_ln51_124_reg_3874[3]_i_36\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \add_ln51_124_reg_3874[6]_i_15\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \add_ln51_124_reg_3874[6]_i_20\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \add_ln51_124_reg_3874[6]_i_21\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \add_ln51_124_reg_3874[6]_i_22\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \add_ln51_124_reg_3874[6]_i_25\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \add_ln51_124_reg_3874[6]_i_26\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \add_ln51_124_reg_3874[6]_i_27\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \add_ln51_124_reg_3874[6]_i_28\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \add_ln51_124_reg_3874[6]_i_29\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \add_ln51_124_reg_3874[6]_i_30\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \add_ln51_124_reg_3874[6]_i_31\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \add_ln51_124_reg_3874[6]_i_33\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \add_ln51_124_reg_3874[6]_i_8\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \add_ln51_187_reg_3879[3]_i_11\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \add_ln51_187_reg_3879[3]_i_12\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \add_ln51_187_reg_3879[3]_i_13\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \add_ln51_187_reg_3879[3]_i_14\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \add_ln51_187_reg_3879[3]_i_15\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \add_ln51_187_reg_3879[3]_i_17\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \add_ln51_187_reg_3879[3]_i_18\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \add_ln51_187_reg_3879[3]_i_20\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \add_ln51_187_reg_3879[3]_i_21\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \add_ln51_187_reg_3879[3]_i_31\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \add_ln51_187_reg_3879[3]_i_32\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \add_ln51_187_reg_3879[3]_i_33\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \add_ln51_187_reg_3879[3]_i_34\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \add_ln51_187_reg_3879[3]_i_35\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \add_ln51_187_reg_3879[3]_i_36\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \add_ln51_187_reg_3879[6]_i_15\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \add_ln51_187_reg_3879[6]_i_20\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \add_ln51_187_reg_3879[6]_i_21\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \add_ln51_187_reg_3879[6]_i_22\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \add_ln51_187_reg_3879[6]_i_25\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \add_ln51_187_reg_3879[6]_i_26\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \add_ln51_187_reg_3879[6]_i_27\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \add_ln51_187_reg_3879[6]_i_28\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \add_ln51_187_reg_3879[6]_i_29\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \add_ln51_187_reg_3879[6]_i_30\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \add_ln51_187_reg_3879[6]_i_31\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \add_ln51_187_reg_3879[6]_i_33\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \add_ln51_187_reg_3879[6]_i_8\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \add_ln51_64_reg_3714[1]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \add_ln51_64_reg_3714[2]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \add_ln51_67_reg_3719[1]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \add_ln51_67_reg_3719[2]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \add_ln51_71_reg_3724[1]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \add_ln51_71_reg_3724[2]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \add_ln51_74_reg_3729[1]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \add_ln51_74_reg_3729[2]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \add_ln51_79_reg_3734[1]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \add_ln51_79_reg_3734[2]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \add_ln51_82_reg_3739[1]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \add_ln51_82_reg_3739[2]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \add_ln51_86_reg_3744[1]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \add_ln51_86_reg_3744[2]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \add_ln51_89_reg_3749[1]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \add_ln51_89_reg_3749[2]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \ram_reg_0_15_0_0_i_2__0\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of trunc_ln46_reg_3705_pp0_iter1_reg : label is "soft_lutpair139";
begin
  grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_layer2_activations_2_ce0 <= \^grp_feedforward_pipeline_vitis_loop_46_11_fu_5744_layer2_activations_2_ce0\;
\add_ln51_102_reg_3764[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_127_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_1_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_31_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_126_out(0),
      O => add_ln51_102_fu_2722_p2(0)
    );
\add_ln51_102_reg_3764[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7EE8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_126_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_31_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_127_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_1_out(0),
      O => add_ln51_102_fu_2722_p2(1)
    );
\add_ln51_102_reg_3764[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_31_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_1_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_127_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_126_out(0),
      O => add_ln51_102_fu_2722_p2(2)
    );
\add_ln51_102_reg_3764_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_102_fu_2722_p2(0),
      Q => add_ln51_102_reg_3764(0),
      R => '0'
    );
\add_ln51_102_reg_3764_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_102_fu_2722_p2(1),
      Q => add_ln51_102_reg_3764(1),
      R => '0'
    );
\add_ln51_102_reg_3764_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_102_fu_2722_p2(2),
      Q => add_ln51_102_reg_3764(2),
      R => '0'
    );
\add_ln51_105_reg_3769[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_124_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_125_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_13_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_88_out(0),
      O => add_ln51_105_fu_2748_p2(0)
    );
\add_ln51_105_reg_3769[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7EE8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_88_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_13_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_124_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_125_out(0),
      O => add_ln51_105_fu_2748_p2(1)
    );
\add_ln51_105_reg_3769[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_13_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_125_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_124_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_88_out(0),
      O => add_ln51_105_fu_2748_p2(2)
    );
\add_ln51_105_reg_3769_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_105_fu_2748_p2(0),
      Q => add_ln51_105_reg_3769(0),
      R => '0'
    );
\add_ln51_105_reg_3769_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_105_fu_2748_p2(1),
      Q => add_ln51_105_reg_3769(1),
      R => '0'
    );
\add_ln51_105_reg_3769_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_105_fu_2748_p2(2),
      Q => add_ln51_105_reg_3769(2),
      R => '0'
    );
\add_ln51_110_reg_3774[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_106_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_30_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_65_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_64_out(0),
      O => add_ln51_110_fu_2774_p2(0)
    );
\add_ln51_110_reg_3774[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7EE8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_64_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_65_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_106_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_30_out(0),
      O => add_ln51_110_fu_2774_p2(1)
    );
\add_ln51_110_reg_3774[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_65_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_30_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_106_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_64_out(0),
      O => add_ln51_110_fu_2774_p2(2)
    );
\add_ln51_110_reg_3774_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_110_fu_2774_p2(0),
      Q => add_ln51_110_reg_3774(0),
      R => '0'
    );
\add_ln51_110_reg_3774_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_110_fu_2774_p2(1),
      Q => add_ln51_110_reg_3774(1),
      R => '0'
    );
\add_ln51_110_reg_3774_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_110_fu_2774_p2(2),
      Q => add_ln51_110_reg_3774(2),
      R => '0'
    );
\add_ln51_113_reg_3779[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_61_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_90_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_66_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_77_out(0),
      O => add_ln51_113_fu_2800_p2(0)
    );
\add_ln51_113_reg_3779[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7EE8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_77_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_66_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_61_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_90_out(0),
      O => add_ln51_113_fu_2800_p2(1)
    );
\add_ln51_113_reg_3779[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_66_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_90_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_61_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_77_out(0),
      O => add_ln51_113_fu_2800_p2(2)
    );
\add_ln51_113_reg_3779_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_113_fu_2800_p2(0),
      Q => add_ln51_113_reg_3779(0),
      R => '0'
    );
\add_ln51_113_reg_3779_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_113_fu_2800_p2(1),
      Q => add_ln51_113_reg_3779(1),
      R => '0'
    );
\add_ln51_113_reg_3779_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_113_fu_2800_p2(2),
      Q => add_ln51_113_reg_3779(2),
      R => '0'
    );
\add_ln51_117_reg_3784[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_68_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_53_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_36_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_80_out(0),
      O => add_ln51_117_fu_2826_p2(0)
    );
\add_ln51_117_reg_3784[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7EE8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_80_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_36_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_68_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_53_out(0),
      O => add_ln51_117_fu_2826_p2(1)
    );
\add_ln51_117_reg_3784[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_36_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_53_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_68_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_80_out(0),
      O => add_ln51_117_fu_2826_p2(2)
    );
\add_ln51_117_reg_3784_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_117_fu_2826_p2(0),
      Q => add_ln51_117_reg_3784(0),
      R => '0'
    );
\add_ln51_117_reg_3784_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_117_fu_2826_p2(1),
      Q => add_ln51_117_reg_3784(1),
      R => '0'
    );
\add_ln51_117_reg_3784_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_117_fu_2826_p2(2),
      Q => add_ln51_117_reg_3784(2),
      R => '0'
    );
\add_ln51_120_reg_3789[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_60_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_101_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_92_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_24_out(0),
      O => add_ln51_120_fu_2852_p2(0)
    );
\add_ln51_120_reg_3789[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7EE8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_24_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_92_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_60_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_101_out(0),
      O => add_ln51_120_fu_2852_p2(1)
    );
\add_ln51_120_reg_3789[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_92_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_101_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_60_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_24_out(0),
      O => add_ln51_120_fu_2852_p2(2)
    );
\add_ln51_120_reg_3789_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_120_fu_2852_p2(0),
      Q => add_ln51_120_reg_3789(0),
      R => '0'
    );
\add_ln51_120_reg_3789_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_120_fu_2852_p2(1),
      Q => add_ln51_120_reg_3789(1),
      R => '0'
    );
\add_ln51_120_reg_3789_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_120_fu_2852_p2(2),
      Q => add_ln51_120_reg_3789(2),
      R => '0'
    );
\add_ln51_124_reg_3874[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \add_ln51_124_reg_3874[3]_i_26_n_5\,
      I1 => \add_ln51_124_reg_3874[3]_i_27_n_5\,
      I2 => \add_ln51_124_reg_3874[3]_i_28_n_5\,
      I3 => \add_ln51_124_reg_3874[3]_i_29_n_5\,
      I4 => \add_ln51_124_reg_3874[6]_i_16_n_5\,
      I5 => \add_ln51_124_reg_3874[3]_i_30_n_5\,
      O => \add_ln51_124_reg_3874[3]_i_10_n_5\
    );
\add_ln51_124_reg_3874[3]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => add_ln51_110_reg_3774(1),
      I1 => add_ln51_98_reg_3759(1),
      I2 => add_ln51_117_reg_3784(1),
      I3 => add_ln51_120_reg_3789(1),
      I4 => \add_ln51_124_reg_3874[3]_i_31_n_5\,
      O => \add_ln51_124_reg_3874[3]_i_11_n_5\
    );
\add_ln51_124_reg_3874[3]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => add_ln51_71_reg_3724(1),
      I1 => add_ln51_64_reg_3714(1),
      I2 => add_ln51_67_reg_3719(1),
      I3 => \add_ln51_124_reg_3874[3]_i_32_n_5\,
      I4 => \add_ln51_124_reg_3874[3]_i_33_n_5\,
      O => \add_ln51_124_reg_3874[3]_i_12_n_5\
    );
\add_ln51_124_reg_3874[3]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => add_ln51_110_reg_3774(2),
      I1 => add_ln51_98_reg_3759(2),
      I2 => add_ln51_117_reg_3784(2),
      I3 => add_ln51_120_reg_3789(2),
      I4 => \add_ln51_124_reg_3874[3]_i_34_n_5\,
      O => \add_ln51_124_reg_3874[3]_i_13_n_5\
    );
\add_ln51_124_reg_3874[3]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => add_ln51_95_reg_3754(0),
      I1 => add_ln51_74_reg_3729(0),
      I2 => add_ln51_102_reg_3764(0),
      I3 => \add_ln51_124_reg_3874[3]_i_35_n_5\,
      I4 => \add_ln51_124_reg_3874[3]_i_36_n_5\,
      O => \add_ln51_124_reg_3874[3]_i_14_n_5\
    );
\add_ln51_124_reg_3874[3]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => add_ln51_71_reg_3724(1),
      I1 => add_ln51_64_reg_3714(1),
      I2 => add_ln51_67_reg_3719(1),
      I3 => \add_ln51_124_reg_3874[3]_i_32_n_5\,
      I4 => \add_ln51_124_reg_3874[3]_i_33_n_5\,
      O => \add_ln51_124_reg_3874[3]_i_15_n_5\
    );
\add_ln51_124_reg_3874[3]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"171717E817E8E8E8"
    )
        port map (
      I0 => add_ln51_71_reg_3724(0),
      I1 => add_ln51_64_reg_3714(0),
      I2 => add_ln51_67_reg_3719(0),
      I3 => add_ln51_86_reg_3744(0),
      I4 => add_ln51_79_reg_3734(0),
      I5 => add_ln51_82_reg_3739(0),
      O => \add_ln51_124_reg_3874[3]_i_16_n_5\
    );
\add_ln51_124_reg_3874[3]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => add_ln51_95_reg_3754(0),
      I1 => add_ln51_74_reg_3729(0),
      I2 => add_ln51_102_reg_3764(0),
      I3 => \add_ln51_124_reg_3874[3]_i_35_n_5\,
      I4 => \add_ln51_124_reg_3874[3]_i_36_n_5\,
      O => \add_ln51_124_reg_3874[3]_i_17_n_5\
    );
\add_ln51_124_reg_3874[3]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln51_89_reg_3749(0),
      I1 => add_ln51_113_reg_3779(0),
      I2 => add_ln51_105_reg_3769(0),
      O => \add_ln51_124_reg_3874[3]_i_18_n_5\
    );
\add_ln51_124_reg_3874[3]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \add_ln51_124_reg_3874[3]_i_12_n_5\,
      I1 => \add_ln51_124_reg_3874[3]_i_13_n_5\,
      I2 => \add_ln51_124_reg_3874[3]_i_14_n_5\,
      O => \add_ln51_124_reg_3874[3]_i_19_n_5\
    );
\add_ln51_124_reg_3874[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \add_ln51_124_reg_3874[6]_i_11_n_5\,
      I1 => \add_ln51_124_reg_3874[6]_i_12_n_5\,
      I2 => \add_ln51_124_reg_3874[6]_i_13_n_5\,
      O => \add_ln51_124_reg_3874[3]_i_2_n_5\
    );
\add_ln51_124_reg_3874[3]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => add_ln51_110_reg_3774(0),
      I1 => add_ln51_98_reg_3759(0),
      I2 => add_ln51_117_reg_3784(0),
      I3 => add_ln51_120_reg_3789(0),
      I4 => \add_ln51_124_reg_3874[3]_i_18_n_5\,
      O => \add_ln51_124_reg_3874[3]_i_20_n_5\
    );
\add_ln51_124_reg_3874[3]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => add_ln51_110_reg_3774(1),
      I1 => add_ln51_98_reg_3759(1),
      I2 => add_ln51_117_reg_3784(1),
      I3 => add_ln51_120_reg_3789(1),
      I4 => \add_ln51_124_reg_3874[3]_i_31_n_5\,
      O => \add_ln51_124_reg_3874[3]_i_21_n_5\
    );
\add_ln51_124_reg_3874[3]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => add_ln51_71_reg_3724(0),
      I1 => add_ln51_64_reg_3714(0),
      I2 => add_ln51_67_reg_3719(0),
      I3 => \add_ln51_124_reg_3874[3]_i_25_n_5\,
      I4 => \add_ln51_124_reg_3874[3]_i_24_n_5\,
      O => \add_ln51_124_reg_3874[3]_i_22_n_5\
    );
\add_ln51_124_reg_3874[3]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln51_124_reg_3874[3]_i_15_n_5\,
      I1 => \add_ln51_124_reg_3874[3]_i_16_n_5\,
      I2 => \add_ln51_124_reg_3874[3]_i_17_n_5\,
      O => \add_ln51_124_reg_3874[3]_i_23_n_5\
    );
\add_ln51_124_reg_3874[3]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln51_82_reg_3739(0),
      I1 => add_ln51_79_reg_3734(0),
      I2 => add_ln51_86_reg_3744(0),
      O => \add_ln51_124_reg_3874[3]_i_24_n_5\
    );
\add_ln51_124_reg_3874[3]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln51_102_reg_3764(0),
      I1 => add_ln51_74_reg_3729(0),
      I2 => add_ln51_95_reg_3754(0),
      O => \add_ln51_124_reg_3874[3]_i_25_n_5\
    );
\add_ln51_124_reg_3874[3]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => add_ln51_86_reg_3744(2),
      I1 => add_ln51_79_reg_3734(2),
      I2 => add_ln51_82_reg_3739(2),
      I3 => add_ln51_95_reg_3754(2),
      I4 => add_ln51_74_reg_3729(2),
      I5 => add_ln51_102_reg_3764(2),
      O => \add_ln51_124_reg_3874[3]_i_26_n_5\
    );
\add_ln51_124_reg_3874[3]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln51_67_reg_3719(2),
      I1 => add_ln51_64_reg_3714(2),
      I2 => add_ln51_71_reg_3724(2),
      O => \add_ln51_124_reg_3874[3]_i_27_n_5\
    );
\add_ln51_124_reg_3874[3]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E800E8000000"
    )
        port map (
      I0 => add_ln51_86_reg_3744(0),
      I1 => add_ln51_79_reg_3734(0),
      I2 => add_ln51_82_reg_3739(0),
      I3 => add_ln51_71_reg_3724(0),
      I4 => add_ln51_64_reg_3714(0),
      I5 => add_ln51_67_reg_3719(0),
      O => \add_ln51_124_reg_3874[3]_i_28_n_5\
    );
\add_ln51_124_reg_3874[3]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"171717E817E8E8E8"
    )
        port map (
      I0 => add_ln51_71_reg_3724(1),
      I1 => add_ln51_64_reg_3714(1),
      I2 => add_ln51_67_reg_3719(1),
      I3 => add_ln51_86_reg_3744(1),
      I4 => add_ln51_79_reg_3734(1),
      I5 => add_ln51_82_reg_3739(1),
      O => \add_ln51_124_reg_3874[3]_i_29_n_5\
    );
\add_ln51_124_reg_3874[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \add_ln51_124_reg_3874[3]_i_10_n_5\,
      I1 => \add_ln51_124_reg_3874[3]_i_11_n_5\,
      I2 => \add_ln51_124_reg_3874[3]_i_12_n_5\,
      I3 => \add_ln51_124_reg_3874[3]_i_13_n_5\,
      I4 => \add_ln51_124_reg_3874[3]_i_14_n_5\,
      O => \add_ln51_124_reg_3874[3]_i_3_n_5\
    );
\add_ln51_124_reg_3874[3]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"171717E817E8E8E8"
    )
        port map (
      I0 => add_ln51_110_reg_3774(1),
      I1 => add_ln51_98_reg_3759(1),
      I2 => add_ln51_117_reg_3784(1),
      I3 => add_ln51_105_reg_3769(1),
      I4 => add_ln51_113_reg_3779(1),
      I5 => add_ln51_89_reg_3749(1),
      O => \add_ln51_124_reg_3874[3]_i_30_n_5\
    );
\add_ln51_124_reg_3874[3]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln51_89_reg_3749(1),
      I1 => add_ln51_113_reg_3779(1),
      I2 => add_ln51_105_reg_3769(1),
      O => \add_ln51_124_reg_3874[3]_i_31_n_5\
    );
\add_ln51_124_reg_3874[3]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln51_102_reg_3764(1),
      I1 => add_ln51_74_reg_3729(1),
      I2 => add_ln51_95_reg_3754(1),
      O => \add_ln51_124_reg_3874[3]_i_32_n_5\
    );
\add_ln51_124_reg_3874[3]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln51_82_reg_3739(1),
      I1 => add_ln51_79_reg_3734(1),
      I2 => add_ln51_86_reg_3744(1),
      O => \add_ln51_124_reg_3874[3]_i_33_n_5\
    );
\add_ln51_124_reg_3874[3]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln51_89_reg_3749(2),
      I1 => add_ln51_113_reg_3779(2),
      I2 => add_ln51_105_reg_3769(2),
      O => \add_ln51_124_reg_3874[3]_i_34_n_5\
    );
\add_ln51_124_reg_3874[3]_i_35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln51_89_reg_3749(0),
      I1 => add_ln51_113_reg_3779(0),
      I2 => add_ln51_105_reg_3769(0),
      O => \add_ln51_124_reg_3874[3]_i_35_n_5\
    );
\add_ln51_124_reg_3874[3]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln51_117_reg_3784(0),
      I1 => add_ln51_98_reg_3759(0),
      I2 => add_ln51_110_reg_3774(0),
      O => \add_ln51_124_reg_3874[3]_i_36_n_5\
    );
\add_ln51_124_reg_3874[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \add_ln51_124_reg_3874[3]_i_15_n_5\,
      I1 => \add_ln51_124_reg_3874[3]_i_16_n_5\,
      I2 => \add_ln51_124_reg_3874[3]_i_17_n_5\,
      O => \add_ln51_124_reg_3874[3]_i_4_n_5\
    );
\add_ln51_124_reg_3874[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => add_ln51_110_reg_3774(0),
      I1 => add_ln51_98_reg_3759(0),
      I2 => add_ln51_117_reg_3784(0),
      I3 => add_ln51_120_reg_3789(0),
      I4 => \add_ln51_124_reg_3874[3]_i_18_n_5\,
      O => \add_ln51_124_reg_3874[3]_i_5_n_5\
    );
\add_ln51_124_reg_3874[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \add_ln51_124_reg_3874[6]_i_13_n_5\,
      I1 => \add_ln51_124_reg_3874[6]_i_12_n_5\,
      I2 => \add_ln51_124_reg_3874[6]_i_11_n_5\,
      I3 => \add_ln51_124_reg_3874[3]_i_19_n_5\,
      I4 => \add_ln51_124_reg_3874[3]_i_11_n_5\,
      I5 => \add_ln51_124_reg_3874[3]_i_10_n_5\,
      O => \add_ln51_124_reg_3874[3]_i_6_n_5\
    );
\add_ln51_124_reg_3874[3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \add_ln51_124_reg_3874[3]_i_20_n_5\,
      I1 => \add_ln51_124_reg_3874[3]_i_21_n_5\,
      I2 => \add_ln51_124_reg_3874[3]_i_22_n_5\,
      I3 => \add_ln51_124_reg_3874[3]_i_3_n_5\,
      I4 => \add_ln51_124_reg_3874[3]_i_23_n_5\,
      O => \add_ln51_124_reg_3874[3]_i_7_n_5\
    );
\add_ln51_124_reg_3874[3]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln51_124_reg_3874[3]_i_4_n_5\,
      I1 => \add_ln51_124_reg_3874[3]_i_22_n_5\,
      I2 => \add_ln51_124_reg_3874[3]_i_21_n_5\,
      I3 => \add_ln51_124_reg_3874[3]_i_20_n_5\,
      O => \add_ln51_124_reg_3874[3]_i_8_n_5\
    );
\add_ln51_124_reg_3874[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \add_ln51_124_reg_3874[3]_i_5_n_5\,
      I1 => \add_ln51_124_reg_3874[3]_i_24_n_5\,
      I2 => \add_ln51_124_reg_3874[3]_i_25_n_5\,
      I3 => add_ln51_67_reg_3719(0),
      I4 => add_ln51_64_reg_3714(0),
      I5 => add_ln51_71_reg_3724(0),
      O => \add_ln51_124_reg_3874[3]_i_9_n_5\
    );
\add_ln51_124_reg_3874[6]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln51_124_reg_3874[6]_i_22_n_5\,
      I1 => \add_ln51_124_reg_3874[6]_i_25_n_5\,
      I2 => \add_ln51_124_reg_3874[6]_i_26_n_5\,
      O => \add_ln51_124_reg_3874[6]_i_10_n_5\
    );
\add_ln51_124_reg_3874[6]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \add_ln51_124_reg_3874[3]_i_14_n_5\,
      I1 => \add_ln51_124_reg_3874[3]_i_13_n_5\,
      I2 => \add_ln51_124_reg_3874[3]_i_12_n_5\,
      I3 => \add_ln51_124_reg_3874[6]_i_22_n_5\,
      I4 => \add_ln51_124_reg_3874[6]_i_23_n_5\,
      I5 => \add_ln51_124_reg_3874[6]_i_24_n_5\,
      O => \add_ln51_124_reg_3874[6]_i_11_n_5\
    );
\add_ln51_124_reg_3874[6]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln51_124_reg_3874[6]_i_27_n_5\,
      I1 => \add_ln51_124_reg_3874[6]_i_28_n_5\,
      I2 => \add_ln51_124_reg_3874[6]_i_29_n_5\,
      O => \add_ln51_124_reg_3874[6]_i_12_n_5\
    );
\add_ln51_124_reg_3874[6]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E800E8000000"
    )
        port map (
      I0 => \add_ln51_124_reg_3874[3]_i_22_n_5\,
      I1 => \add_ln51_124_reg_3874[3]_i_21_n_5\,
      I2 => \add_ln51_124_reg_3874[3]_i_20_n_5\,
      I3 => \add_ln51_124_reg_3874[3]_i_17_n_5\,
      I4 => \add_ln51_124_reg_3874[3]_i_16_n_5\,
      I5 => \add_ln51_124_reg_3874[3]_i_15_n_5\,
      O => \add_ln51_124_reg_3874[6]_i_13_n_5\
    );
\add_ln51_124_reg_3874[6]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln51_117_reg_3784(1),
      I1 => add_ln51_98_reg_3759(1),
      I2 => add_ln51_110_reg_3774(1),
      O => \add_ln51_124_reg_3874[6]_i_14_n_5\
    );
\add_ln51_124_reg_3874[6]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln51_89_reg_3749(1),
      I1 => add_ln51_113_reg_3779(1),
      I2 => add_ln51_105_reg_3769(1),
      O => \add_ln51_124_reg_3874[6]_i_15_n_5\
    );
\add_ln51_124_reg_3874[6]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln51_102_reg_3764(1),
      I1 => add_ln51_74_reg_3729(1),
      I2 => add_ln51_95_reg_3754(1),
      O => \add_ln51_124_reg_3874[6]_i_16_n_5\
    );
\add_ln51_124_reg_3874[6]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"171717E817E8E8E8"
    )
        port map (
      I0 => add_ln51_71_reg_3724(2),
      I1 => add_ln51_64_reg_3714(2),
      I2 => add_ln51_67_reg_3719(2),
      I3 => add_ln51_86_reg_3744(2),
      I4 => add_ln51_79_reg_3734(2),
      I5 => add_ln51_82_reg_3739(2),
      O => \add_ln51_124_reg_3874[6]_i_17_n_5\
    );
\add_ln51_124_reg_3874[6]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln51_102_reg_3764(2),
      I1 => add_ln51_74_reg_3729(2),
      I2 => add_ln51_95_reg_3754(2),
      O => \add_ln51_124_reg_3874[6]_i_18_n_5\
    );
\add_ln51_124_reg_3874[6]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"171717E817E8E8E8"
    )
        port map (
      I0 => add_ln51_110_reg_3774(2),
      I1 => add_ln51_98_reg_3759(2),
      I2 => add_ln51_117_reg_3784(2),
      I3 => add_ln51_105_reg_3769(2),
      I4 => add_ln51_113_reg_3779(2),
      I5 => add_ln51_89_reg_3749(2),
      O => \add_ln51_124_reg_3874[6]_i_19_n_5\
    );
\add_ln51_124_reg_3874[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \add_ln51_124_reg_3874[6]_i_6_n_5\,
      I1 => \add_ln51_124_reg_3874[6]_i_7_n_5\,
      I2 => \add_ln51_124_reg_3874[6]_i_8_n_5\,
      I3 => \add_ln51_124_reg_3874[6]_i_9_n_5\,
      I4 => \add_ln51_124_reg_3874[6]_i_10_n_5\,
      O => \add_ln51_124_reg_3874[6]_i_2_n_5\
    );
\add_ln51_124_reg_3874[6]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln51_89_reg_3749(2),
      I1 => add_ln51_113_reg_3779(2),
      I2 => add_ln51_105_reg_3769(2),
      O => \add_ln51_124_reg_3874[6]_i_20_n_5\
    );
\add_ln51_124_reg_3874[6]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln51_117_reg_3784(2),
      I1 => add_ln51_98_reg_3759(2),
      I2 => add_ln51_110_reg_3774(2),
      O => \add_ln51_124_reg_3874[6]_i_21_n_5\
    );
\add_ln51_124_reg_3874[6]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \add_ln51_124_reg_3874[3]_i_28_n_5\,
      I1 => \add_ln51_124_reg_3874[6]_i_30_n_5\,
      I2 => add_ln51_67_reg_3719(1),
      I3 => add_ln51_64_reg_3714(1),
      I4 => add_ln51_71_reg_3724(1),
      O => \add_ln51_124_reg_3874[6]_i_22_n_5\
    );
\add_ln51_124_reg_3874[6]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"171717E817E8E8E8"
    )
        port map (
      I0 => \add_ln51_124_reg_3874[3]_i_34_n_5\,
      I1 => add_ln51_120_reg_3789(2),
      I2 => \add_ln51_124_reg_3874[6]_i_31_n_5\,
      I3 => \add_ln51_124_reg_3874[6]_i_32_n_5\,
      I4 => \add_ln51_124_reg_3874[6]_i_33_n_5\,
      I5 => \add_ln51_124_reg_3874[3]_i_27_n_5\,
      O => \add_ln51_124_reg_3874[6]_i_23_n_5\
    );
\add_ln51_124_reg_3874[6]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \add_ln51_124_reg_3874[6]_i_14_n_5\,
      I1 => \add_ln51_124_reg_3874[6]_i_15_n_5\,
      I2 => \add_ln51_124_reg_3874[6]_i_16_n_5\,
      I3 => \add_ln51_124_reg_3874[6]_i_17_n_5\,
      I4 => \add_ln51_124_reg_3874[6]_i_18_n_5\,
      I5 => \add_ln51_124_reg_3874[6]_i_19_n_5\,
      O => \add_ln51_124_reg_3874[6]_i_24_n_5\
    );
\add_ln51_124_reg_3874[6]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => add_ln51_71_reg_3724(2),
      I1 => add_ln51_64_reg_3714(2),
      I2 => add_ln51_67_reg_3719(2),
      I3 => \add_ln51_124_reg_3874[6]_i_33_n_5\,
      I4 => \add_ln51_124_reg_3874[6]_i_32_n_5\,
      O => \add_ln51_124_reg_3874[6]_i_25_n_5\
    );
\add_ln51_124_reg_3874[6]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => add_ln51_110_reg_3774(2),
      I1 => add_ln51_98_reg_3759(2),
      I2 => add_ln51_117_reg_3784(2),
      I3 => add_ln51_120_reg_3789(2),
      I4 => \add_ln51_124_reg_3874[3]_i_34_n_5\,
      O => \add_ln51_124_reg_3874[6]_i_26_n_5\
    );
\add_ln51_124_reg_3874[6]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => add_ln51_71_reg_3724(2),
      I1 => add_ln51_64_reg_3714(2),
      I2 => add_ln51_67_reg_3719(2),
      I3 => \add_ln51_124_reg_3874[6]_i_33_n_5\,
      I4 => \add_ln51_124_reg_3874[6]_i_32_n_5\,
      O => \add_ln51_124_reg_3874[6]_i_27_n_5\
    );
\add_ln51_124_reg_3874[6]_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99969666"
    )
        port map (
      I0 => \add_ln51_124_reg_3874[3]_i_28_n_5\,
      I1 => \add_ln51_124_reg_3874[6]_i_30_n_5\,
      I2 => add_ln51_67_reg_3719(1),
      I3 => add_ln51_64_reg_3714(1),
      I4 => add_ln51_71_reg_3724(1),
      O => \add_ln51_124_reg_3874[6]_i_28_n_5\
    );
\add_ln51_124_reg_3874[6]_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => add_ln51_95_reg_3754(1),
      I1 => add_ln51_74_reg_3729(1),
      I2 => add_ln51_102_reg_3764(1),
      I3 => \add_ln51_124_reg_3874[6]_i_15_n_5\,
      I4 => \add_ln51_124_reg_3874[6]_i_14_n_5\,
      O => \add_ln51_124_reg_3874[6]_i_29_n_5\
    );
\add_ln51_124_reg_3874[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln51_124_reg_3874[6]_i_11_n_5\,
      I1 => \add_ln51_124_reg_3874[6]_i_12_n_5\,
      I2 => \add_ln51_124_reg_3874[6]_i_13_n_5\,
      O => \add_ln51_124_reg_3874[6]_i_3_n_5\
    );
\add_ln51_124_reg_3874[6]_i_30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln51_82_reg_3739(1),
      I1 => add_ln51_79_reg_3734(1),
      I2 => add_ln51_86_reg_3744(1),
      O => \add_ln51_124_reg_3874[6]_i_30_n_5\
    );
\add_ln51_124_reg_3874[6]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln51_117_reg_3784(2),
      I1 => add_ln51_98_reg_3759(2),
      I2 => add_ln51_110_reg_3774(2),
      O => \add_ln51_124_reg_3874[6]_i_31_n_5\
    );
\add_ln51_124_reg_3874[6]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln51_82_reg_3739(2),
      I1 => add_ln51_79_reg_3734(2),
      I2 => add_ln51_86_reg_3744(2),
      O => \add_ln51_124_reg_3874[6]_i_32_n_5\
    );
\add_ln51_124_reg_3874[6]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln51_102_reg_3764(2),
      I1 => add_ln51_74_reg_3729(2),
      I2 => add_ln51_95_reg_3754(2),
      O => \add_ln51_124_reg_3874[6]_i_33_n_5\
    );
\add_ln51_124_reg_3874[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"177E7EE8"
    )
        port map (
      I0 => \add_ln51_124_reg_3874[6]_i_10_n_5\,
      I1 => \add_ln51_124_reg_3874[6]_i_9_n_5\,
      I2 => \add_ln51_124_reg_3874[6]_i_8_n_5\,
      I3 => \add_ln51_124_reg_3874[6]_i_7_n_5\,
      I4 => \add_ln51_124_reg_3874[6]_i_6_n_5\,
      O => \add_ln51_124_reg_3874[6]_i_4_n_5\
    );
\add_ln51_124_reg_3874[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \add_ln51_124_reg_3874[6]_i_6_n_5\,
      I1 => \add_ln51_124_reg_3874[6]_i_7_n_5\,
      I2 => \add_ln51_124_reg_3874[6]_i_8_n_5\,
      I3 => \add_ln51_124_reg_3874[6]_i_3_n_5\,
      I4 => \add_ln51_124_reg_3874[6]_i_10_n_5\,
      I5 => \add_ln51_124_reg_3874[6]_i_9_n_5\,
      O => \add_ln51_124_reg_3874[6]_i_5_n_5\
    );
\add_ln51_124_reg_3874[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E800FFE8FFE8E800"
    )
        port map (
      I0 => \add_ln51_124_reg_3874[6]_i_14_n_5\,
      I1 => \add_ln51_124_reg_3874[6]_i_15_n_5\,
      I2 => \add_ln51_124_reg_3874[6]_i_16_n_5\,
      I3 => \add_ln51_124_reg_3874[6]_i_17_n_5\,
      I4 => \add_ln51_124_reg_3874[6]_i_18_n_5\,
      I5 => \add_ln51_124_reg_3874[6]_i_19_n_5\,
      O => \add_ln51_124_reg_3874[6]_i_6_n_5\
    );
\add_ln51_124_reg_3874[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E800E8000000"
    )
        port map (
      I0 => add_ln51_86_reg_3744(2),
      I1 => add_ln51_79_reg_3734(2),
      I2 => add_ln51_82_reg_3739(2),
      I3 => add_ln51_71_reg_3724(2),
      I4 => add_ln51_64_reg_3714(2),
      I5 => add_ln51_67_reg_3719(2),
      O => \add_ln51_124_reg_3874[6]_i_7_n_5\
    );
\add_ln51_124_reg_3874[6]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => add_ln51_95_reg_3754(2),
      I1 => add_ln51_74_reg_3729(2),
      I2 => add_ln51_102_reg_3764(2),
      I3 => \add_ln51_124_reg_3874[6]_i_20_n_5\,
      I4 => \add_ln51_124_reg_3874[6]_i_21_n_5\,
      O => \add_ln51_124_reg_3874[6]_i_8_n_5\
    );
\add_ln51_124_reg_3874[6]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8FFFFE800E8E800"
    )
        port map (
      I0 => \add_ln51_124_reg_3874[3]_i_14_n_5\,
      I1 => \add_ln51_124_reg_3874[3]_i_13_n_5\,
      I2 => \add_ln51_124_reg_3874[3]_i_12_n_5\,
      I3 => \add_ln51_124_reg_3874[6]_i_22_n_5\,
      I4 => \add_ln51_124_reg_3874[6]_i_23_n_5\,
      I5 => \add_ln51_124_reg_3874[6]_i_24_n_5\,
      O => \add_ln51_124_reg_3874[6]_i_9_n_5\
    );
\add_ln51_124_reg_3874_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_124_fu_3467_p2(0),
      Q => add_ln51_124_reg_3874(0),
      R => '0'
    );
\add_ln51_124_reg_3874_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_124_fu_3467_p2(1),
      Q => add_ln51_124_reg_3874(1),
      R => '0'
    );
\add_ln51_124_reg_3874_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_124_fu_3467_p2(2),
      Q => add_ln51_124_reg_3874(2),
      R => '0'
    );
\add_ln51_124_reg_3874_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_124_fu_3467_p2(3),
      Q => add_ln51_124_reg_3874(3),
      R => '0'
    );
\add_ln51_124_reg_3874_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln51_124_reg_3874_reg[3]_i_1_n_5\,
      CO(2) => \add_ln51_124_reg_3874_reg[3]_i_1_n_6\,
      CO(1) => \add_ln51_124_reg_3874_reg[3]_i_1_n_7\,
      CO(0) => \add_ln51_124_reg_3874_reg[3]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \add_ln51_124_reg_3874[3]_i_2_n_5\,
      DI(2) => \add_ln51_124_reg_3874[3]_i_3_n_5\,
      DI(1) => \add_ln51_124_reg_3874[3]_i_4_n_5\,
      DI(0) => \add_ln51_124_reg_3874[3]_i_5_n_5\,
      O(3 downto 0) => add_ln51_124_fu_3467_p2(3 downto 0),
      S(3) => \add_ln51_124_reg_3874[3]_i_6_n_5\,
      S(2) => \add_ln51_124_reg_3874[3]_i_7_n_5\,
      S(1) => \add_ln51_124_reg_3874[3]_i_8_n_5\,
      S(0) => \add_ln51_124_reg_3874[3]_i_9_n_5\
    );
\add_ln51_124_reg_3874_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_124_fu_3467_p2(4),
      Q => add_ln51_124_reg_3874(4),
      R => '0'
    );
\add_ln51_124_reg_3874_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_124_fu_3467_p2(5),
      Q => add_ln51_124_reg_3874(5),
      R => '0'
    );
\add_ln51_124_reg_3874_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_124_fu_3467_p2(6),
      Q => add_ln51_124_reg_3874(6),
      R => '0'
    );
\add_ln51_124_reg_3874_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln51_124_reg_3874_reg[3]_i_1_n_5\,
      CO(3) => \NLW_add_ln51_124_reg_3874_reg[6]_i_1_CO_UNCONNECTED\(3),
      CO(2) => add_ln51_124_fu_3467_p2(6),
      CO(1) => \NLW_add_ln51_124_reg_3874_reg[6]_i_1_CO_UNCONNECTED\(1),
      CO(0) => \add_ln51_124_reg_3874_reg[6]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \add_ln51_124_reg_3874[6]_i_2_n_5\,
      DI(0) => \add_ln51_124_reg_3874[6]_i_3_n_5\,
      O(3 downto 2) => \NLW_add_ln51_124_reg_3874_reg[6]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => add_ln51_124_fu_3467_p2(5 downto 4),
      S(3 downto 2) => B"01",
      S(1) => \add_ln51_124_reg_3874[6]_i_4_n_5\,
      S(0) => \add_ln51_124_reg_3874[6]_i_5_n_5\
    );
\add_ln51_127_reg_3794_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln51_127_reg_3794_reg[0]_0\,
      Q => add_ln51_127_reg_3794(0),
      R => '0'
    );
\add_ln51_127_reg_3794_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_127_fu_2878_p2(0),
      Q => add_ln51_127_reg_3794(1),
      R => '0'
    );
\add_ln51_127_reg_3794_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_127_fu_2878_p2(1),
      Q => add_ln51_127_reg_3794(2),
      R => '0'
    );
\add_ln51_130_reg_3799_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln51_130_reg_3799_reg[0]_0\,
      Q => add_ln51_130_reg_3799(0),
      R => '0'
    );
\add_ln51_130_reg_3799_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_130_fu_2904_p2(0),
      Q => add_ln51_130_reg_3799(1),
      R => '0'
    );
\add_ln51_130_reg_3799_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_130_fu_2904_p2(1),
      Q => add_ln51_130_reg_3799(2),
      R => '0'
    );
\add_ln51_134_reg_3804_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln51_134_reg_3804_reg[0]_0\,
      Q => add_ln51_134_reg_3804(0),
      R => '0'
    );
\add_ln51_134_reg_3804_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_134_fu_2930_p2(0),
      Q => add_ln51_134_reg_3804(1),
      R => '0'
    );
\add_ln51_134_reg_3804_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_134_fu_2930_p2(1),
      Q => add_ln51_134_reg_3804(2),
      R => '0'
    );
\add_ln51_137_reg_3809_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln51_137_reg_3809_reg[0]_0\,
      Q => add_ln51_137_reg_3809(0),
      R => '0'
    );
\add_ln51_137_reg_3809_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_137_fu_2956_p2(0),
      Q => add_ln51_137_reg_3809(1),
      R => '0'
    );
\add_ln51_137_reg_3809_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_137_fu_2956_p2(1),
      Q => add_ln51_137_reg_3809(2),
      R => '0'
    );
\add_ln51_142_reg_3814_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln51_142_reg_3814_reg[0]_0\,
      Q => add_ln51_142_reg_3814(0),
      R => '0'
    );
\add_ln51_142_reg_3814_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_142_fu_2982_p2(0),
      Q => add_ln51_142_reg_3814(1),
      R => '0'
    );
\add_ln51_142_reg_3814_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_142_fu_2982_p2(1),
      Q => add_ln51_142_reg_3814(2),
      R => '0'
    );
\add_ln51_145_reg_3819_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln51_145_reg_3819_reg[0]_0\,
      Q => add_ln51_145_reg_3819(0),
      R => '0'
    );
\add_ln51_145_reg_3819_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_145_fu_3008_p2(0),
      Q => add_ln51_145_reg_3819(1),
      R => '0'
    );
\add_ln51_145_reg_3819_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_145_fu_3008_p2(1),
      Q => add_ln51_145_reg_3819(2),
      R => '0'
    );
\add_ln51_149_reg_3824_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln51_149_reg_3824_reg[0]_0\,
      Q => add_ln51_149_reg_3824(0),
      R => '0'
    );
\add_ln51_149_reg_3824_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_149_fu_3034_p2(0),
      Q => add_ln51_149_reg_3824(1),
      R => '0'
    );
\add_ln51_149_reg_3824_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_149_fu_3034_p2(1),
      Q => add_ln51_149_reg_3824(2),
      R => '0'
    );
\add_ln51_152_reg_3829_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln51_152_reg_3829_reg[0]_0\,
      Q => add_ln51_152_reg_3829(0),
      R => '0'
    );
\add_ln51_152_reg_3829_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_152_fu_3060_p2(0),
      Q => add_ln51_152_reg_3829(1),
      R => '0'
    );
\add_ln51_152_reg_3829_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_152_fu_3060_p2(1),
      Q => add_ln51_152_reg_3829(2),
      R => '0'
    );
\add_ln51_158_reg_3834_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln51_158_reg_3834_reg[0]_0\,
      Q => add_ln51_158_reg_3834(0),
      R => '0'
    );
\add_ln51_158_reg_3834_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_158_fu_3086_p2(0),
      Q => add_ln51_158_reg_3834(1),
      R => '0'
    );
\add_ln51_158_reg_3834_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_158_fu_3086_p2(1),
      Q => add_ln51_158_reg_3834(2),
      R => '0'
    );
\add_ln51_161_reg_3839_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln51_161_reg_3839_reg[0]_0\,
      Q => add_ln51_161_reg_3839(0),
      R => '0'
    );
\add_ln51_161_reg_3839_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_161_fu_3112_p2(0),
      Q => add_ln51_161_reg_3839(1),
      R => '0'
    );
\add_ln51_161_reg_3839_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_161_fu_3112_p2(1),
      Q => add_ln51_161_reg_3839(2),
      R => '0'
    );
\add_ln51_165_reg_3844_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln51_165_reg_3844_reg[0]_0\,
      Q => add_ln51_165_reg_3844(0),
      R => '0'
    );
\add_ln51_165_reg_3844_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_165_fu_3138_p2(0),
      Q => add_ln51_165_reg_3844(1),
      R => '0'
    );
\add_ln51_165_reg_3844_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_165_fu_3138_p2(1),
      Q => add_ln51_165_reg_3844(2),
      R => '0'
    );
\add_ln51_168_reg_3849_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln51_168_reg_3849_reg[0]_0\,
      Q => add_ln51_168_reg_3849(0),
      R => '0'
    );
\add_ln51_168_reg_3849_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_168_fu_3164_p2(0),
      Q => add_ln51_168_reg_3849(1),
      R => '0'
    );
\add_ln51_168_reg_3849_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_168_fu_3164_p2(1),
      Q => add_ln51_168_reg_3849(2),
      R => '0'
    );
\add_ln51_173_reg_3854_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln51_173_reg_3854_reg[0]_0\,
      Q => add_ln51_173_reg_3854(0),
      R => '0'
    );
\add_ln51_173_reg_3854_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_173_fu_3190_p2(0),
      Q => add_ln51_173_reg_3854(1),
      R => '0'
    );
\add_ln51_173_reg_3854_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_173_fu_3190_p2(1),
      Q => add_ln51_173_reg_3854(2),
      R => '0'
    );
\add_ln51_176_reg_3859_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln51_176_reg_3859_reg[0]_0\,
      Q => add_ln51_176_reg_3859(0),
      R => '0'
    );
\add_ln51_176_reg_3859_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_176_fu_3216_p2(0),
      Q => add_ln51_176_reg_3859(1),
      R => '0'
    );
\add_ln51_176_reg_3859_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_176_fu_3216_p2(1),
      Q => add_ln51_176_reg_3859(2),
      R => '0'
    );
\add_ln51_180_reg_3864_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln51_180_reg_3864_reg[0]_0\,
      Q => add_ln51_180_reg_3864(0),
      R => '0'
    );
\add_ln51_180_reg_3864_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_180_fu_3242_p2(0),
      Q => add_ln51_180_reg_3864(1),
      R => '0'
    );
\add_ln51_180_reg_3864_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_180_fu_3242_p2(1),
      Q => add_ln51_180_reg_3864(2),
      R => '0'
    );
\add_ln51_183_reg_3869_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln51_183_reg_3869_reg[0]_0\,
      Q => add_ln51_183_reg_3869(0),
      R => '0'
    );
\add_ln51_183_reg_3869_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_183_fu_3268_p2(0),
      Q => add_ln51_183_reg_3869(1),
      R => '0'
    );
\add_ln51_183_reg_3869_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_183_fu_3268_p2(1),
      Q => add_ln51_183_reg_3869(2),
      R => '0'
    );
\add_ln51_187_reg_3879[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \add_ln51_187_reg_3879[3]_i_26_n_5\,
      I1 => \add_ln51_187_reg_3879[3]_i_27_n_5\,
      I2 => \add_ln51_187_reg_3879[3]_i_28_n_5\,
      I3 => \add_ln51_187_reg_3879[3]_i_29_n_5\,
      I4 => \add_ln51_187_reg_3879[6]_i_16_n_5\,
      I5 => \add_ln51_187_reg_3879[3]_i_30_n_5\,
      O => \add_ln51_187_reg_3879[3]_i_10_n_5\
    );
\add_ln51_187_reg_3879[3]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => add_ln51_173_reg_3854(1),
      I1 => add_ln51_161_reg_3839(1),
      I2 => add_ln51_180_reg_3864(1),
      I3 => add_ln51_183_reg_3869(1),
      I4 => \add_ln51_187_reg_3879[3]_i_31_n_5\,
      O => \add_ln51_187_reg_3879[3]_i_11_n_5\
    );
\add_ln51_187_reg_3879[3]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => add_ln51_134_reg_3804(1),
      I1 => add_ln51_127_reg_3794(1),
      I2 => add_ln51_130_reg_3799(1),
      I3 => \add_ln51_187_reg_3879[3]_i_32_n_5\,
      I4 => \add_ln51_187_reg_3879[3]_i_33_n_5\,
      O => \add_ln51_187_reg_3879[3]_i_12_n_5\
    );
\add_ln51_187_reg_3879[3]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => add_ln51_173_reg_3854(2),
      I1 => add_ln51_161_reg_3839(2),
      I2 => add_ln51_180_reg_3864(2),
      I3 => add_ln51_183_reg_3869(2),
      I4 => \add_ln51_187_reg_3879[3]_i_34_n_5\,
      O => \add_ln51_187_reg_3879[3]_i_13_n_5\
    );
\add_ln51_187_reg_3879[3]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => add_ln51_158_reg_3834(0),
      I1 => add_ln51_137_reg_3809(0),
      I2 => add_ln51_165_reg_3844(0),
      I3 => \add_ln51_187_reg_3879[3]_i_35_n_5\,
      I4 => \add_ln51_187_reg_3879[3]_i_36_n_5\,
      O => \add_ln51_187_reg_3879[3]_i_14_n_5\
    );
\add_ln51_187_reg_3879[3]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => add_ln51_134_reg_3804(1),
      I1 => add_ln51_127_reg_3794(1),
      I2 => add_ln51_130_reg_3799(1),
      I3 => \add_ln51_187_reg_3879[3]_i_32_n_5\,
      I4 => \add_ln51_187_reg_3879[3]_i_33_n_5\,
      O => \add_ln51_187_reg_3879[3]_i_15_n_5\
    );
\add_ln51_187_reg_3879[3]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"171717E817E8E8E8"
    )
        port map (
      I0 => add_ln51_134_reg_3804(0),
      I1 => add_ln51_127_reg_3794(0),
      I2 => add_ln51_130_reg_3799(0),
      I3 => add_ln51_149_reg_3824(0),
      I4 => add_ln51_142_reg_3814(0),
      I5 => add_ln51_145_reg_3819(0),
      O => \add_ln51_187_reg_3879[3]_i_16_n_5\
    );
\add_ln51_187_reg_3879[3]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => add_ln51_158_reg_3834(0),
      I1 => add_ln51_137_reg_3809(0),
      I2 => add_ln51_165_reg_3844(0),
      I3 => \add_ln51_187_reg_3879[3]_i_35_n_5\,
      I4 => \add_ln51_187_reg_3879[3]_i_36_n_5\,
      O => \add_ln51_187_reg_3879[3]_i_17_n_5\
    );
\add_ln51_187_reg_3879[3]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln51_152_reg_3829(0),
      I1 => add_ln51_176_reg_3859(0),
      I2 => add_ln51_168_reg_3849(0),
      O => \add_ln51_187_reg_3879[3]_i_18_n_5\
    );
\add_ln51_187_reg_3879[3]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \add_ln51_187_reg_3879[3]_i_12_n_5\,
      I1 => \add_ln51_187_reg_3879[3]_i_13_n_5\,
      I2 => \add_ln51_187_reg_3879[3]_i_14_n_5\,
      O => \add_ln51_187_reg_3879[3]_i_19_n_5\
    );
\add_ln51_187_reg_3879[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \add_ln51_187_reg_3879[6]_i_11_n_5\,
      I1 => \add_ln51_187_reg_3879[6]_i_12_n_5\,
      I2 => \add_ln51_187_reg_3879[6]_i_13_n_5\,
      O => \add_ln51_187_reg_3879[3]_i_2_n_5\
    );
\add_ln51_187_reg_3879[3]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => add_ln51_173_reg_3854(0),
      I1 => add_ln51_161_reg_3839(0),
      I2 => add_ln51_180_reg_3864(0),
      I3 => add_ln51_183_reg_3869(0),
      I4 => \add_ln51_187_reg_3879[3]_i_18_n_5\,
      O => \add_ln51_187_reg_3879[3]_i_20_n_5\
    );
\add_ln51_187_reg_3879[3]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => add_ln51_173_reg_3854(1),
      I1 => add_ln51_161_reg_3839(1),
      I2 => add_ln51_180_reg_3864(1),
      I3 => add_ln51_183_reg_3869(1),
      I4 => \add_ln51_187_reg_3879[3]_i_31_n_5\,
      O => \add_ln51_187_reg_3879[3]_i_21_n_5\
    );
\add_ln51_187_reg_3879[3]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => add_ln51_134_reg_3804(0),
      I1 => add_ln51_127_reg_3794(0),
      I2 => add_ln51_130_reg_3799(0),
      I3 => \add_ln51_187_reg_3879[3]_i_25_n_5\,
      I4 => \add_ln51_187_reg_3879[3]_i_24_n_5\,
      O => \add_ln51_187_reg_3879[3]_i_22_n_5\
    );
\add_ln51_187_reg_3879[3]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln51_187_reg_3879[3]_i_15_n_5\,
      I1 => \add_ln51_187_reg_3879[3]_i_16_n_5\,
      I2 => \add_ln51_187_reg_3879[3]_i_17_n_5\,
      O => \add_ln51_187_reg_3879[3]_i_23_n_5\
    );
\add_ln51_187_reg_3879[3]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln51_145_reg_3819(0),
      I1 => add_ln51_142_reg_3814(0),
      I2 => add_ln51_149_reg_3824(0),
      O => \add_ln51_187_reg_3879[3]_i_24_n_5\
    );
\add_ln51_187_reg_3879[3]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln51_165_reg_3844(0),
      I1 => add_ln51_137_reg_3809(0),
      I2 => add_ln51_158_reg_3834(0),
      O => \add_ln51_187_reg_3879[3]_i_25_n_5\
    );
\add_ln51_187_reg_3879[3]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => add_ln51_149_reg_3824(2),
      I1 => add_ln51_142_reg_3814(2),
      I2 => add_ln51_145_reg_3819(2),
      I3 => add_ln51_158_reg_3834(2),
      I4 => add_ln51_137_reg_3809(2),
      I5 => add_ln51_165_reg_3844(2),
      O => \add_ln51_187_reg_3879[3]_i_26_n_5\
    );
\add_ln51_187_reg_3879[3]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln51_130_reg_3799(2),
      I1 => add_ln51_127_reg_3794(2),
      I2 => add_ln51_134_reg_3804(2),
      O => \add_ln51_187_reg_3879[3]_i_27_n_5\
    );
\add_ln51_187_reg_3879[3]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E800E8000000"
    )
        port map (
      I0 => add_ln51_149_reg_3824(0),
      I1 => add_ln51_142_reg_3814(0),
      I2 => add_ln51_145_reg_3819(0),
      I3 => add_ln51_134_reg_3804(0),
      I4 => add_ln51_127_reg_3794(0),
      I5 => add_ln51_130_reg_3799(0),
      O => \add_ln51_187_reg_3879[3]_i_28_n_5\
    );
\add_ln51_187_reg_3879[3]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"171717E817E8E8E8"
    )
        port map (
      I0 => add_ln51_134_reg_3804(1),
      I1 => add_ln51_127_reg_3794(1),
      I2 => add_ln51_130_reg_3799(1),
      I3 => add_ln51_149_reg_3824(1),
      I4 => add_ln51_142_reg_3814(1),
      I5 => add_ln51_145_reg_3819(1),
      O => \add_ln51_187_reg_3879[3]_i_29_n_5\
    );
\add_ln51_187_reg_3879[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \add_ln51_187_reg_3879[3]_i_10_n_5\,
      I1 => \add_ln51_187_reg_3879[3]_i_11_n_5\,
      I2 => \add_ln51_187_reg_3879[3]_i_12_n_5\,
      I3 => \add_ln51_187_reg_3879[3]_i_13_n_5\,
      I4 => \add_ln51_187_reg_3879[3]_i_14_n_5\,
      O => \add_ln51_187_reg_3879[3]_i_3_n_5\
    );
\add_ln51_187_reg_3879[3]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"171717E817E8E8E8"
    )
        port map (
      I0 => add_ln51_173_reg_3854(1),
      I1 => add_ln51_161_reg_3839(1),
      I2 => add_ln51_180_reg_3864(1),
      I3 => add_ln51_168_reg_3849(1),
      I4 => add_ln51_176_reg_3859(1),
      I5 => add_ln51_152_reg_3829(1),
      O => \add_ln51_187_reg_3879[3]_i_30_n_5\
    );
\add_ln51_187_reg_3879[3]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln51_152_reg_3829(1),
      I1 => add_ln51_176_reg_3859(1),
      I2 => add_ln51_168_reg_3849(1),
      O => \add_ln51_187_reg_3879[3]_i_31_n_5\
    );
\add_ln51_187_reg_3879[3]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln51_165_reg_3844(1),
      I1 => add_ln51_137_reg_3809(1),
      I2 => add_ln51_158_reg_3834(1),
      O => \add_ln51_187_reg_3879[3]_i_32_n_5\
    );
\add_ln51_187_reg_3879[3]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln51_145_reg_3819(1),
      I1 => add_ln51_142_reg_3814(1),
      I2 => add_ln51_149_reg_3824(1),
      O => \add_ln51_187_reg_3879[3]_i_33_n_5\
    );
\add_ln51_187_reg_3879[3]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln51_152_reg_3829(2),
      I1 => add_ln51_176_reg_3859(2),
      I2 => add_ln51_168_reg_3849(2),
      O => \add_ln51_187_reg_3879[3]_i_34_n_5\
    );
\add_ln51_187_reg_3879[3]_i_35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln51_152_reg_3829(0),
      I1 => add_ln51_176_reg_3859(0),
      I2 => add_ln51_168_reg_3849(0),
      O => \add_ln51_187_reg_3879[3]_i_35_n_5\
    );
\add_ln51_187_reg_3879[3]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln51_180_reg_3864(0),
      I1 => add_ln51_161_reg_3839(0),
      I2 => add_ln51_173_reg_3854(0),
      O => \add_ln51_187_reg_3879[3]_i_36_n_5\
    );
\add_ln51_187_reg_3879[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \add_ln51_187_reg_3879[3]_i_15_n_5\,
      I1 => \add_ln51_187_reg_3879[3]_i_16_n_5\,
      I2 => \add_ln51_187_reg_3879[3]_i_17_n_5\,
      O => \add_ln51_187_reg_3879[3]_i_4_n_5\
    );
\add_ln51_187_reg_3879[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => add_ln51_173_reg_3854(0),
      I1 => add_ln51_161_reg_3839(0),
      I2 => add_ln51_180_reg_3864(0),
      I3 => add_ln51_183_reg_3869(0),
      I4 => \add_ln51_187_reg_3879[3]_i_18_n_5\,
      O => \add_ln51_187_reg_3879[3]_i_5_n_5\
    );
\add_ln51_187_reg_3879[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \add_ln51_187_reg_3879[6]_i_13_n_5\,
      I1 => \add_ln51_187_reg_3879[6]_i_12_n_5\,
      I2 => \add_ln51_187_reg_3879[6]_i_11_n_5\,
      I3 => \add_ln51_187_reg_3879[3]_i_19_n_5\,
      I4 => \add_ln51_187_reg_3879[3]_i_11_n_5\,
      I5 => \add_ln51_187_reg_3879[3]_i_10_n_5\,
      O => \add_ln51_187_reg_3879[3]_i_6_n_5\
    );
\add_ln51_187_reg_3879[3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \add_ln51_187_reg_3879[3]_i_20_n_5\,
      I1 => \add_ln51_187_reg_3879[3]_i_21_n_5\,
      I2 => \add_ln51_187_reg_3879[3]_i_22_n_5\,
      I3 => \add_ln51_187_reg_3879[3]_i_3_n_5\,
      I4 => \add_ln51_187_reg_3879[3]_i_23_n_5\,
      O => \add_ln51_187_reg_3879[3]_i_7_n_5\
    );
\add_ln51_187_reg_3879[3]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln51_187_reg_3879[3]_i_4_n_5\,
      I1 => \add_ln51_187_reg_3879[3]_i_22_n_5\,
      I2 => \add_ln51_187_reg_3879[3]_i_21_n_5\,
      I3 => \add_ln51_187_reg_3879[3]_i_20_n_5\,
      O => \add_ln51_187_reg_3879[3]_i_8_n_5\
    );
\add_ln51_187_reg_3879[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \add_ln51_187_reg_3879[3]_i_5_n_5\,
      I1 => \add_ln51_187_reg_3879[3]_i_24_n_5\,
      I2 => \add_ln51_187_reg_3879[3]_i_25_n_5\,
      I3 => add_ln51_130_reg_3799(0),
      I4 => add_ln51_127_reg_3794(0),
      I5 => add_ln51_134_reg_3804(0),
      O => \add_ln51_187_reg_3879[3]_i_9_n_5\
    );
\add_ln51_187_reg_3879[6]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln51_187_reg_3879[6]_i_22_n_5\,
      I1 => \add_ln51_187_reg_3879[6]_i_25_n_5\,
      I2 => \add_ln51_187_reg_3879[6]_i_26_n_5\,
      O => \add_ln51_187_reg_3879[6]_i_10_n_5\
    );
\add_ln51_187_reg_3879[6]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \add_ln51_187_reg_3879[3]_i_14_n_5\,
      I1 => \add_ln51_187_reg_3879[3]_i_13_n_5\,
      I2 => \add_ln51_187_reg_3879[3]_i_12_n_5\,
      I3 => \add_ln51_187_reg_3879[6]_i_22_n_5\,
      I4 => \add_ln51_187_reg_3879[6]_i_23_n_5\,
      I5 => \add_ln51_187_reg_3879[6]_i_24_n_5\,
      O => \add_ln51_187_reg_3879[6]_i_11_n_5\
    );
\add_ln51_187_reg_3879[6]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln51_187_reg_3879[6]_i_27_n_5\,
      I1 => \add_ln51_187_reg_3879[6]_i_28_n_5\,
      I2 => \add_ln51_187_reg_3879[6]_i_29_n_5\,
      O => \add_ln51_187_reg_3879[6]_i_12_n_5\
    );
\add_ln51_187_reg_3879[6]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E800E8000000"
    )
        port map (
      I0 => \add_ln51_187_reg_3879[3]_i_22_n_5\,
      I1 => \add_ln51_187_reg_3879[3]_i_21_n_5\,
      I2 => \add_ln51_187_reg_3879[3]_i_20_n_5\,
      I3 => \add_ln51_187_reg_3879[3]_i_17_n_5\,
      I4 => \add_ln51_187_reg_3879[3]_i_16_n_5\,
      I5 => \add_ln51_187_reg_3879[3]_i_15_n_5\,
      O => \add_ln51_187_reg_3879[6]_i_13_n_5\
    );
\add_ln51_187_reg_3879[6]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln51_180_reg_3864(1),
      I1 => add_ln51_161_reg_3839(1),
      I2 => add_ln51_173_reg_3854(1),
      O => \add_ln51_187_reg_3879[6]_i_14_n_5\
    );
\add_ln51_187_reg_3879[6]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln51_152_reg_3829(1),
      I1 => add_ln51_176_reg_3859(1),
      I2 => add_ln51_168_reg_3849(1),
      O => \add_ln51_187_reg_3879[6]_i_15_n_5\
    );
\add_ln51_187_reg_3879[6]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln51_165_reg_3844(1),
      I1 => add_ln51_137_reg_3809(1),
      I2 => add_ln51_158_reg_3834(1),
      O => \add_ln51_187_reg_3879[6]_i_16_n_5\
    );
\add_ln51_187_reg_3879[6]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"171717E817E8E8E8"
    )
        port map (
      I0 => add_ln51_134_reg_3804(2),
      I1 => add_ln51_127_reg_3794(2),
      I2 => add_ln51_130_reg_3799(2),
      I3 => add_ln51_149_reg_3824(2),
      I4 => add_ln51_142_reg_3814(2),
      I5 => add_ln51_145_reg_3819(2),
      O => \add_ln51_187_reg_3879[6]_i_17_n_5\
    );
\add_ln51_187_reg_3879[6]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln51_165_reg_3844(2),
      I1 => add_ln51_137_reg_3809(2),
      I2 => add_ln51_158_reg_3834(2),
      O => \add_ln51_187_reg_3879[6]_i_18_n_5\
    );
\add_ln51_187_reg_3879[6]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"171717E817E8E8E8"
    )
        port map (
      I0 => add_ln51_173_reg_3854(2),
      I1 => add_ln51_161_reg_3839(2),
      I2 => add_ln51_180_reg_3864(2),
      I3 => add_ln51_168_reg_3849(2),
      I4 => add_ln51_176_reg_3859(2),
      I5 => add_ln51_152_reg_3829(2),
      O => \add_ln51_187_reg_3879[6]_i_19_n_5\
    );
\add_ln51_187_reg_3879[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \add_ln51_187_reg_3879[6]_i_6_n_5\,
      I1 => \add_ln51_187_reg_3879[6]_i_7_n_5\,
      I2 => \add_ln51_187_reg_3879[6]_i_8_n_5\,
      I3 => \add_ln51_187_reg_3879[6]_i_9_n_5\,
      I4 => \add_ln51_187_reg_3879[6]_i_10_n_5\,
      O => \add_ln51_187_reg_3879[6]_i_2_n_5\
    );
\add_ln51_187_reg_3879[6]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln51_152_reg_3829(2),
      I1 => add_ln51_176_reg_3859(2),
      I2 => add_ln51_168_reg_3849(2),
      O => \add_ln51_187_reg_3879[6]_i_20_n_5\
    );
\add_ln51_187_reg_3879[6]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln51_180_reg_3864(2),
      I1 => add_ln51_161_reg_3839(2),
      I2 => add_ln51_173_reg_3854(2),
      O => \add_ln51_187_reg_3879[6]_i_21_n_5\
    );
\add_ln51_187_reg_3879[6]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \add_ln51_187_reg_3879[3]_i_28_n_5\,
      I1 => \add_ln51_187_reg_3879[6]_i_30_n_5\,
      I2 => add_ln51_130_reg_3799(1),
      I3 => add_ln51_127_reg_3794(1),
      I4 => add_ln51_134_reg_3804(1),
      O => \add_ln51_187_reg_3879[6]_i_22_n_5\
    );
\add_ln51_187_reg_3879[6]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"171717E817E8E8E8"
    )
        port map (
      I0 => \add_ln51_187_reg_3879[3]_i_34_n_5\,
      I1 => add_ln51_183_reg_3869(2),
      I2 => \add_ln51_187_reg_3879[6]_i_31_n_5\,
      I3 => \add_ln51_187_reg_3879[6]_i_32_n_5\,
      I4 => \add_ln51_187_reg_3879[6]_i_33_n_5\,
      I5 => \add_ln51_187_reg_3879[3]_i_27_n_5\,
      O => \add_ln51_187_reg_3879[6]_i_23_n_5\
    );
\add_ln51_187_reg_3879[6]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \add_ln51_187_reg_3879[6]_i_14_n_5\,
      I1 => \add_ln51_187_reg_3879[6]_i_15_n_5\,
      I2 => \add_ln51_187_reg_3879[6]_i_16_n_5\,
      I3 => \add_ln51_187_reg_3879[6]_i_17_n_5\,
      I4 => \add_ln51_187_reg_3879[6]_i_18_n_5\,
      I5 => \add_ln51_187_reg_3879[6]_i_19_n_5\,
      O => \add_ln51_187_reg_3879[6]_i_24_n_5\
    );
\add_ln51_187_reg_3879[6]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => add_ln51_134_reg_3804(2),
      I1 => add_ln51_127_reg_3794(2),
      I2 => add_ln51_130_reg_3799(2),
      I3 => \add_ln51_187_reg_3879[6]_i_33_n_5\,
      I4 => \add_ln51_187_reg_3879[6]_i_32_n_5\,
      O => \add_ln51_187_reg_3879[6]_i_25_n_5\
    );
\add_ln51_187_reg_3879[6]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => add_ln51_173_reg_3854(2),
      I1 => add_ln51_161_reg_3839(2),
      I2 => add_ln51_180_reg_3864(2),
      I3 => add_ln51_183_reg_3869(2),
      I4 => \add_ln51_187_reg_3879[3]_i_34_n_5\,
      O => \add_ln51_187_reg_3879[6]_i_26_n_5\
    );
\add_ln51_187_reg_3879[6]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => add_ln51_134_reg_3804(2),
      I1 => add_ln51_127_reg_3794(2),
      I2 => add_ln51_130_reg_3799(2),
      I3 => \add_ln51_187_reg_3879[6]_i_33_n_5\,
      I4 => \add_ln51_187_reg_3879[6]_i_32_n_5\,
      O => \add_ln51_187_reg_3879[6]_i_27_n_5\
    );
\add_ln51_187_reg_3879[6]_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99969666"
    )
        port map (
      I0 => \add_ln51_187_reg_3879[3]_i_28_n_5\,
      I1 => \add_ln51_187_reg_3879[6]_i_30_n_5\,
      I2 => add_ln51_130_reg_3799(1),
      I3 => add_ln51_127_reg_3794(1),
      I4 => add_ln51_134_reg_3804(1),
      O => \add_ln51_187_reg_3879[6]_i_28_n_5\
    );
\add_ln51_187_reg_3879[6]_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => add_ln51_158_reg_3834(1),
      I1 => add_ln51_137_reg_3809(1),
      I2 => add_ln51_165_reg_3844(1),
      I3 => \add_ln51_187_reg_3879[6]_i_15_n_5\,
      I4 => \add_ln51_187_reg_3879[6]_i_14_n_5\,
      O => \add_ln51_187_reg_3879[6]_i_29_n_5\
    );
\add_ln51_187_reg_3879[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln51_187_reg_3879[6]_i_11_n_5\,
      I1 => \add_ln51_187_reg_3879[6]_i_12_n_5\,
      I2 => \add_ln51_187_reg_3879[6]_i_13_n_5\,
      O => \add_ln51_187_reg_3879[6]_i_3_n_5\
    );
\add_ln51_187_reg_3879[6]_i_30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln51_145_reg_3819(1),
      I1 => add_ln51_142_reg_3814(1),
      I2 => add_ln51_149_reg_3824(1),
      O => \add_ln51_187_reg_3879[6]_i_30_n_5\
    );
\add_ln51_187_reg_3879[6]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln51_180_reg_3864(2),
      I1 => add_ln51_161_reg_3839(2),
      I2 => add_ln51_173_reg_3854(2),
      O => \add_ln51_187_reg_3879[6]_i_31_n_5\
    );
\add_ln51_187_reg_3879[6]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln51_145_reg_3819(2),
      I1 => add_ln51_142_reg_3814(2),
      I2 => add_ln51_149_reg_3824(2),
      O => \add_ln51_187_reg_3879[6]_i_32_n_5\
    );
\add_ln51_187_reg_3879[6]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln51_165_reg_3844(2),
      I1 => add_ln51_137_reg_3809(2),
      I2 => add_ln51_158_reg_3834(2),
      O => \add_ln51_187_reg_3879[6]_i_33_n_5\
    );
\add_ln51_187_reg_3879[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"177E7EE8"
    )
        port map (
      I0 => \add_ln51_187_reg_3879[6]_i_10_n_5\,
      I1 => \add_ln51_187_reg_3879[6]_i_9_n_5\,
      I2 => \add_ln51_187_reg_3879[6]_i_8_n_5\,
      I3 => \add_ln51_187_reg_3879[6]_i_7_n_5\,
      I4 => \add_ln51_187_reg_3879[6]_i_6_n_5\,
      O => \add_ln51_187_reg_3879[6]_i_4_n_5\
    );
\add_ln51_187_reg_3879[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \add_ln51_187_reg_3879[6]_i_6_n_5\,
      I1 => \add_ln51_187_reg_3879[6]_i_7_n_5\,
      I2 => \add_ln51_187_reg_3879[6]_i_8_n_5\,
      I3 => \add_ln51_187_reg_3879[6]_i_3_n_5\,
      I4 => \add_ln51_187_reg_3879[6]_i_10_n_5\,
      I5 => \add_ln51_187_reg_3879[6]_i_9_n_5\,
      O => \add_ln51_187_reg_3879[6]_i_5_n_5\
    );
\add_ln51_187_reg_3879[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E800FFE8FFE8E800"
    )
        port map (
      I0 => \add_ln51_187_reg_3879[6]_i_14_n_5\,
      I1 => \add_ln51_187_reg_3879[6]_i_15_n_5\,
      I2 => \add_ln51_187_reg_3879[6]_i_16_n_5\,
      I3 => \add_ln51_187_reg_3879[6]_i_17_n_5\,
      I4 => \add_ln51_187_reg_3879[6]_i_18_n_5\,
      I5 => \add_ln51_187_reg_3879[6]_i_19_n_5\,
      O => \add_ln51_187_reg_3879[6]_i_6_n_5\
    );
\add_ln51_187_reg_3879[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E800E8000000"
    )
        port map (
      I0 => add_ln51_149_reg_3824(2),
      I1 => add_ln51_142_reg_3814(2),
      I2 => add_ln51_145_reg_3819(2),
      I3 => add_ln51_134_reg_3804(2),
      I4 => add_ln51_127_reg_3794(2),
      I5 => add_ln51_130_reg_3799(2),
      O => \add_ln51_187_reg_3879[6]_i_7_n_5\
    );
\add_ln51_187_reg_3879[6]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => add_ln51_158_reg_3834(2),
      I1 => add_ln51_137_reg_3809(2),
      I2 => add_ln51_165_reg_3844(2),
      I3 => \add_ln51_187_reg_3879[6]_i_20_n_5\,
      I4 => \add_ln51_187_reg_3879[6]_i_21_n_5\,
      O => \add_ln51_187_reg_3879[6]_i_8_n_5\
    );
\add_ln51_187_reg_3879[6]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8FFFFE800E8E800"
    )
        port map (
      I0 => \add_ln51_187_reg_3879[3]_i_14_n_5\,
      I1 => \add_ln51_187_reg_3879[3]_i_13_n_5\,
      I2 => \add_ln51_187_reg_3879[3]_i_12_n_5\,
      I3 => \add_ln51_187_reg_3879[6]_i_22_n_5\,
      I4 => \add_ln51_187_reg_3879[6]_i_23_n_5\,
      I5 => \add_ln51_187_reg_3879[6]_i_24_n_5\,
      O => \add_ln51_187_reg_3879[6]_i_9_n_5\
    );
\add_ln51_187_reg_3879_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_187_fu_3661_p2(0),
      Q => add_ln51_187_reg_3879(0),
      R => '0'
    );
\add_ln51_187_reg_3879_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_187_fu_3661_p2(1),
      Q => add_ln51_187_reg_3879(1),
      R => '0'
    );
\add_ln51_187_reg_3879_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_187_fu_3661_p2(2),
      Q => add_ln51_187_reg_3879(2),
      R => '0'
    );
\add_ln51_187_reg_3879_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_187_fu_3661_p2(3),
      Q => add_ln51_187_reg_3879(3),
      R => '0'
    );
\add_ln51_187_reg_3879_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln51_187_reg_3879_reg[3]_i_1_n_5\,
      CO(2) => \add_ln51_187_reg_3879_reg[3]_i_1_n_6\,
      CO(1) => \add_ln51_187_reg_3879_reg[3]_i_1_n_7\,
      CO(0) => \add_ln51_187_reg_3879_reg[3]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \add_ln51_187_reg_3879[3]_i_2_n_5\,
      DI(2) => \add_ln51_187_reg_3879[3]_i_3_n_5\,
      DI(1) => \add_ln51_187_reg_3879[3]_i_4_n_5\,
      DI(0) => \add_ln51_187_reg_3879[3]_i_5_n_5\,
      O(3 downto 0) => add_ln51_187_fu_3661_p2(3 downto 0),
      S(3) => \add_ln51_187_reg_3879[3]_i_6_n_5\,
      S(2) => \add_ln51_187_reg_3879[3]_i_7_n_5\,
      S(1) => \add_ln51_187_reg_3879[3]_i_8_n_5\,
      S(0) => \add_ln51_187_reg_3879[3]_i_9_n_5\
    );
\add_ln51_187_reg_3879_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_187_fu_3661_p2(4),
      Q => add_ln51_187_reg_3879(4),
      R => '0'
    );
\add_ln51_187_reg_3879_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_187_fu_3661_p2(5),
      Q => add_ln51_187_reg_3879(5),
      R => '0'
    );
\add_ln51_187_reg_3879_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_187_fu_3661_p2(6),
      Q => add_ln51_187_reg_3879(6),
      R => '0'
    );
\add_ln51_187_reg_3879_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln51_187_reg_3879_reg[3]_i_1_n_5\,
      CO(3) => \NLW_add_ln51_187_reg_3879_reg[6]_i_1_CO_UNCONNECTED\(3),
      CO(2) => add_ln51_187_fu_3661_p2(6),
      CO(1) => \NLW_add_ln51_187_reg_3879_reg[6]_i_1_CO_UNCONNECTED\(1),
      CO(0) => \add_ln51_187_reg_3879_reg[6]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \add_ln51_187_reg_3879[6]_i_2_n_5\,
      DI(0) => \add_ln51_187_reg_3879[6]_i_3_n_5\,
      O(3 downto 2) => \NLW_add_ln51_187_reg_3879_reg[6]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => add_ln51_187_fu_3661_p2(5 downto 4),
      S(3 downto 2) => B"01",
      S(1) => \add_ln51_187_reg_3879[6]_i_4_n_5\,
      S(0) => \add_ln51_187_reg_3879[6]_i_5_n_5\
    );
\add_ln51_64_reg_3714[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_107_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_34_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_79_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_93_out(0),
      O => add_ln51_64_fu_2462_p2(0)
    );
\add_ln51_64_reg_3714[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7EE8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_93_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_79_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_107_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_34_out(0),
      O => add_ln51_64_fu_2462_p2(1)
    );
\add_ln51_64_reg_3714[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_79_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_34_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_107_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_93_out(0),
      O => add_ln51_64_fu_2462_p2(2)
    );
\add_ln51_64_reg_3714_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_64_fu_2462_p2(0),
      Q => add_ln51_64_reg_3714(0),
      R => '0'
    );
\add_ln51_64_reg_3714_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_64_fu_2462_p2(1),
      Q => add_ln51_64_reg_3714(1),
      R => '0'
    );
\add_ln51_64_reg_3714_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_64_fu_2462_p2(2),
      Q => add_ln51_64_reg_3714(2),
      R => '0'
    );
\add_ln51_67_reg_3719[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_76_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_3_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_72_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_113_out(0),
      O => add_ln51_67_fu_2488_p2(0)
    );
\add_ln51_67_reg_3719[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7EE8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_113_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_72_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_76_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_3_out(0),
      O => add_ln51_67_fu_2488_p2(1)
    );
\add_ln51_67_reg_3719[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_72_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_3_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_76_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_113_out(0),
      O => add_ln51_67_fu_2488_p2(2)
    );
\add_ln51_67_reg_3719_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_67_fu_2488_p2(0),
      Q => add_ln51_67_reg_3719(0),
      R => '0'
    );
\add_ln51_67_reg_3719_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_67_fu_2488_p2(1),
      Q => add_ln51_67_reg_3719(1),
      R => '0'
    );
\add_ln51_67_reg_3719_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_67_fu_2488_p2(2),
      Q => add_ln51_67_reg_3719(2),
      R => '0'
    );
\add_ln51_71_reg_3724[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_45_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_91_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_56_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_14_out(0),
      O => add_ln51_71_fu_2514_p2(0)
    );
\add_ln51_71_reg_3724[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7EE8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_14_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_56_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_45_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_91_out(0),
      O => add_ln51_71_fu_2514_p2(1)
    );
\add_ln51_71_reg_3724[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_56_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_91_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_45_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_14_out(0),
      O => add_ln51_71_fu_2514_p2(2)
    );
\add_ln51_71_reg_3724_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_71_fu_2514_p2(0),
      Q => add_ln51_71_reg_3724(0),
      R => '0'
    );
\add_ln51_71_reg_3724_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_71_fu_2514_p2(1),
      Q => add_ln51_71_reg_3724(1),
      R => '0'
    );
\add_ln51_71_reg_3724_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_71_fu_2514_p2(2),
      Q => add_ln51_71_reg_3724(2),
      R => '0'
    );
\add_ln51_74_reg_3729[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_19_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_41_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_103_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_2_out(0),
      O => add_ln51_74_fu_2540_p2(0)
    );
\add_ln51_74_reg_3729[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7EE8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_2_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_103_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_19_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_41_out(0),
      O => add_ln51_74_fu_2540_p2(1)
    );
\add_ln51_74_reg_3729[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_103_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_41_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_19_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_2_out(0),
      O => add_ln51_74_fu_2540_p2(2)
    );
\add_ln51_74_reg_3729_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_74_fu_2540_p2(0),
      Q => add_ln51_74_reg_3729(0),
      R => '0'
    );
\add_ln51_74_reg_3729_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_74_fu_2540_p2(1),
      Q => add_ln51_74_reg_3729(1),
      R => '0'
    );
\add_ln51_74_reg_3729_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_74_fu_2540_p2(2),
      Q => add_ln51_74_reg_3729(2),
      R => '0'
    );
\add_ln51_79_reg_3734[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_85_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_12_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_58_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_52_out(0),
      O => add_ln51_79_fu_2566_p2(0)
    );
\add_ln51_79_reg_3734[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7EE8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_52_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_58_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_85_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_12_out(0),
      O => add_ln51_79_fu_2566_p2(1)
    );
\add_ln51_79_reg_3734[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_58_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_12_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_85_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_52_out(0),
      O => add_ln51_79_fu_2566_p2(2)
    );
\add_ln51_79_reg_3734_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_79_fu_2566_p2(0),
      Q => add_ln51_79_reg_3734(0),
      R => '0'
    );
\add_ln51_79_reg_3734_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_79_fu_2566_p2(1),
      Q => add_ln51_79_reg_3734(1),
      R => '0'
    );
\add_ln51_79_reg_3734_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_79_fu_2566_p2(2),
      Q => add_ln51_79_reg_3734(2),
      R => '0'
    );
\add_ln51_82_reg_3739[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_6_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_97_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_116_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_104_out(0),
      O => add_ln51_82_fu_2592_p2(0)
    );
\add_ln51_82_reg_3739[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7EE8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_104_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_116_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_6_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_97_out(0),
      O => add_ln51_82_fu_2592_p2(1)
    );
\add_ln51_82_reg_3739[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_116_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_97_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_6_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_104_out(0),
      O => add_ln51_82_fu_2592_p2(2)
    );
\add_ln51_82_reg_3739_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_82_fu_2592_p2(0),
      Q => add_ln51_82_reg_3739(0),
      R => '0'
    );
\add_ln51_82_reg_3739_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_82_fu_2592_p2(1),
      Q => add_ln51_82_reg_3739(1),
      R => '0'
    );
\add_ln51_82_reg_3739_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_82_fu_2592_p2(2),
      Q => add_ln51_82_reg_3739(2),
      R => '0'
    );
\add_ln51_86_reg_3744[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_100_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_89_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_17_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_21_out(0),
      O => add_ln51_86_fu_2618_p2(0)
    );
\add_ln51_86_reg_3744[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7EE8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_21_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_17_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_100_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_89_out(0),
      O => add_ln51_86_fu_2618_p2(1)
    );
\add_ln51_86_reg_3744[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_17_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_89_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_100_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_21_out(0),
      O => add_ln51_86_fu_2618_p2(2)
    );
\add_ln51_86_reg_3744_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_86_fu_2618_p2(0),
      Q => add_ln51_86_reg_3744(0),
      R => '0'
    );
\add_ln51_86_reg_3744_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_86_fu_2618_p2(1),
      Q => add_ln51_86_reg_3744(1),
      R => '0'
    );
\add_ln51_86_reg_3744_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_86_fu_2618_p2(2),
      Q => add_ln51_86_reg_3744(2),
      R => '0'
    );
\add_ln51_89_reg_3749[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_23_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_57_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_75_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_15_out(0),
      O => add_ln51_89_fu_2644_p2(0)
    );
\add_ln51_89_reg_3749[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7EE8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_15_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_75_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_23_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_57_out(0),
      O => add_ln51_89_fu_2644_p2(1)
    );
\add_ln51_89_reg_3749[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_75_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_57_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_23_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_15_out(0),
      O => add_ln51_89_fu_2644_p2(2)
    );
\add_ln51_89_reg_3749_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_89_fu_2644_p2(0),
      Q => add_ln51_89_reg_3749(0),
      R => '0'
    );
\add_ln51_89_reg_3749_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_89_fu_2644_p2(1),
      Q => add_ln51_89_reg_3749(1),
      R => '0'
    );
\add_ln51_89_reg_3749_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_89_fu_2644_p2(2),
      Q => add_ln51_89_reg_3749(2),
      R => '0'
    );
\add_ln51_95_reg_3754_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln51_95_reg_3754_reg[0]_0\,
      Q => add_ln51_95_reg_3754(0),
      R => '0'
    );
\add_ln51_95_reg_3754_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_95_fu_2670_p2(0),
      Q => add_ln51_95_reg_3754(1),
      R => '0'
    );
\add_ln51_95_reg_3754_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_95_fu_2670_p2(1),
      Q => add_ln51_95_reg_3754(2),
      R => '0'
    );
\add_ln51_98_reg_3759_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln51_98_reg_3759_reg[0]_0\,
      Q => add_ln51_98_reg_3759(0),
      R => '0'
    );
\add_ln51_98_reg_3759_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_98_fu_2696_p2(0),
      Q => add_ln51_98_reg_3759(1),
      R => '0'
    );
\add_ln51_98_reg_3759_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_98_fu_2696_p2(1),
      Q => add_ln51_98_reg_3759(2),
      R => '0'
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => x_1_fu_3040,
      Q => ap_enable_reg_pp0_iter1,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter1,
      Q => \^grp_feedforward_pipeline_vitis_loop_46_11_fu_5744_layer2_activations_2_ce0\,
      R => ap_rst_n_inv
    );
ap_loop_exit_ready_pp0_iter1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_ap_ready,
      Q => ap_loop_exit_ready_pp0_iter1_reg,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_9
     port map (
      D(1 downto 0) => D(1 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      add_ln46_fu_1142_p2(6 downto 0) => add_ln46_fu_1142_p2(6 downto 0),
      \ap_CS_fsm_reg[9]\ => \ap_CS_fsm_reg[9]\,
      ap_clk => ap_clk,
      ap_loop_exit_ready_pp0_iter1_reg => ap_loop_exit_ready_pp0_iter1_reg,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sig_allocacmp_x(0) => ap_sig_allocacmp_x(0),
      grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_ap_ready => grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_ap_ready,
      grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_ap_start_reg => grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_ap_start_reg,
      grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_ap_start_reg_reg => flow_control_loop_pipe_sequential_init_U_n_8,
      grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_ap_start_reg_reg_0 => \x_1_fu_304[6]_i_3_n_5\,
      x_1_fu_3040 => x_1_fu_3040,
      \x_1_fu_304_reg[4]\ => \x_1_fu_304_reg_n_5_[2]\,
      \x_1_fu_304_reg[4]_0\ => \x_1_fu_304_reg_n_5_[0]\,
      \x_1_fu_304_reg[4]_1\ => \x_1_fu_304_reg_n_5_[1]\,
      \x_1_fu_304_reg[4]_2\ => \x_1_fu_304_reg_n_5_[3]\,
      \x_1_fu_304_reg[4]_3\ => \x_1_fu_304_reg_n_5_[4]\,
      \x_1_fu_304_reg[6]\ => \x_1_fu_304_reg_n_5_[5]\,
      \x_1_fu_304_reg[6]_0\ => \x_1_fu_304[6]_i_4_n_5\,
      \x_1_fu_304_reg[6]_1\ => \x_1_fu_304_reg_n_5_[6]\
    );
\lshr_ln46_1_reg_3709_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => lshr_ln46_1_reg_3709(0),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_layer2_activations_3_address0(0),
      R => '0'
    );
\lshr_ln46_1_reg_3709_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => lshr_ln46_1_reg_3709(1),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_layer2_activations_3_address0(1),
      R => '0'
    );
\lshr_ln46_1_reg_3709_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => lshr_ln46_1_reg_3709(2),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_layer2_activations_3_address0(2),
      R => '0'
    );
\lshr_ln46_1_reg_3709_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => lshr_ln46_1_reg_3709(3),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_layer2_activations_3_address0(3),
      R => '0'
    );
\lshr_ln46_1_reg_3709_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \x_1_fu_304_reg_n_5_[2]\,
      Q => lshr_ln46_1_reg_3709(0),
      R => flow_control_loop_pipe_sequential_init_U_n_8
    );
\lshr_ln46_1_reg_3709_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \x_1_fu_304_reg_n_5_[3]\,
      Q => lshr_ln46_1_reg_3709(1),
      R => flow_control_loop_pipe_sequential_init_U_n_8
    );
\lshr_ln46_1_reg_3709_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \x_1_fu_304_reg_n_5_[4]\,
      Q => lshr_ln46_1_reg_3709(2),
      R => flow_control_loop_pipe_sequential_init_U_n_8
    );
\lshr_ln46_1_reg_3709_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \x_1_fu_304_reg_n_5_[5]\,
      Q => lshr_ln46_1_reg_3709(3),
      R => flow_control_loop_pipe_sequential_init_U_n_8
    );
ram_reg_0_15_0_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF20002000000000"
    )
        port map (
      I0 => trunc_ln46_reg_3705_pp0_iter1_reg_n_5,
      I1 => p_0_in(0),
      I2 => Q(1),
      I3 => Q(2),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_2_ce0,
      I5 => layer2_activations_ce0,
      O => \p_0_in__1\
    );
ram_reg_0_15_0_0_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln51_187_reg_3879(1),
      I1 => add_ln51_124_reg_3874(1),
      O => ram_reg_0_15_0_0_i_10_n_5
    );
ram_reg_0_15_0_0_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln51_187_reg_3879(0),
      I1 => add_ln51_124_reg_3874(0),
      O => ram_reg_0_15_0_0_i_11_n_5
    );
\ram_reg_0_15_0_0_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80008000000000"
    )
        port map (
      I0 => p_0_in(0),
      I1 => \ram_reg_0_15_0_0_i_2__0_n_5\,
      I2 => Q(1),
      I3 => Q(2),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_2_ce0,
      I5 => layer2_activations_ce0,
      O => \p_0_in__2\
    );
\ram_reg_0_15_0_0_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF20002000000000"
    )
        port map (
      I0 => \ram_reg_0_15_0_0_i_2__0_n_5\,
      I1 => p_0_in(0),
      I2 => Q(1),
      I3 => Q(2),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_2_ce0,
      I5 => layer2_activations_ce0,
      O => \p_0_in__3\
    );
\ram_reg_0_15_0_0_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_layer2_activations_3_d0(0),
      I1 => Q(2),
      O => d0(0)
    );
ram_reg_0_15_0_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80008000000000"
    )
        port map (
      I0 => p_0_in(0),
      I1 => trunc_ln46_reg_3705_pp0_iter1_reg_n_5,
      I2 => Q(1),
      I3 => Q(2),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_2_ce0,
      I5 => layer2_activations_ce0,
      O => \p_0_in__0\
    );
\ram_reg_0_15_0_0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^grp_feedforward_pipeline_vitis_loop_46_11_fu_5744_layer2_activations_2_ce0\,
      I1 => p_0_in(1),
      O => \ram_reg_0_15_0_0_i_2__0_n_5\
    );
ram_reg_0_15_0_0_i_7: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ram_reg_0_15_0_0_i_7_n_5,
      CO(2) => ram_reg_0_15_0_0_i_7_n_6,
      CO(1) => ram_reg_0_15_0_0_i_7_n_7,
      CO(0) => ram_reg_0_15_0_0_i_7_n_8,
      CYINIT => '0',
      DI(3 downto 0) => add_ln51_187_reg_3879(3 downto 0),
      O(3 downto 1) => cnt_2_fu_3680_p2(2 downto 0),
      O(0) => grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_layer2_activations_3_d0(0),
      S(3) => ram_reg_0_15_0_0_i_8_n_5,
      S(2) => ram_reg_0_15_0_0_i_9_n_5,
      S(1) => ram_reg_0_15_0_0_i_10_n_5,
      S(0) => ram_reg_0_15_0_0_i_11_n_5
    );
ram_reg_0_15_0_0_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln51_187_reg_3879(3),
      I1 => add_ln51_124_reg_3874(3),
      O => ram_reg_0_15_0_0_i_8_n_5
    );
ram_reg_0_15_0_0_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln51_187_reg_3879(2),
      I1 => add_ln51_124_reg_3874(2),
      O => ram_reg_0_15_0_0_i_9_n_5
    );
ram_reg_0_15_4_4_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_15_0_0_i_7_n_5,
      CO(3) => cnt_2_fu_3680_p2(6),
      CO(2) => NLW_ram_reg_0_15_4_4_i_2_CO_UNCONNECTED(2),
      CO(1) => ram_reg_0_15_4_4_i_2_n_7,
      CO(0) => ram_reg_0_15_4_4_i_2_n_8,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => add_ln51_187_reg_3879(6 downto 4),
      O(3) => NLW_ram_reg_0_15_4_4_i_2_O_UNCONNECTED(3),
      O(2 downto 0) => cnt_2_fu_3680_p2(5 downto 3),
      S(3) => '1',
      S(2) => ram_reg_0_15_4_4_i_3_n_5,
      S(1) => ram_reg_0_15_4_4_i_4_n_5,
      S(0) => ram_reg_0_15_4_4_i_5_n_5
    );
ram_reg_0_15_4_4_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln51_187_reg_3879(6),
      I1 => add_ln51_124_reg_3874(6),
      O => ram_reg_0_15_4_4_i_3_n_5
    );
ram_reg_0_15_4_4_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln51_187_reg_3879(5),
      I1 => add_ln51_124_reg_3874(5),
      O => ram_reg_0_15_4_4_i_4_n_5
    );
ram_reg_0_15_4_4_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln51_187_reg_3879(4),
      I1 => add_ln51_124_reg_3874(4),
      O => ram_reg_0_15_4_4_i_5_n_5
    );
trunc_ln46_reg_3705_pp0_iter1_reg: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in(1),
      I1 => \^grp_feedforward_pipeline_vitis_loop_46_11_fu_5744_layer2_activations_2_ce0\,
      O => trunc_ln46_reg_3705_pp0_iter1_reg_n_5
    );
\trunc_ln46_reg_3705_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => trunc_ln46_reg_3705(0),
      Q => p_0_in(0),
      R => '0'
    );
\trunc_ln46_reg_3705_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => trunc_ln46_reg_3705(1),
      Q => p_0_in(1),
      R => '0'
    );
\trunc_ln46_reg_3705_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_sig_allocacmp_x(0),
      Q => trunc_ln46_reg_3705(0),
      R => '0'
    );
\trunc_ln46_reg_3705_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \x_1_fu_304_reg_n_5_[1]\,
      Q => trunc_ln46_reg_3705(1),
      R => flow_control_loop_pipe_sequential_init_U_n_8
    );
\x_1_fu_304[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \x_1_fu_304_reg_n_5_[3]\,
      I1 => \x_1_fu_304_reg_n_5_[4]\,
      I2 => \x_1_fu_304_reg_n_5_[1]\,
      I3 => \x_1_fu_304_reg_n_5_[2]\,
      I4 => \x_1_fu_304_reg_n_5_[0]\,
      I5 => \x_1_fu_304[6]_i_5_n_5\,
      O => \x_1_fu_304[6]_i_3_n_5\
    );
\x_1_fu_304[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \x_1_fu_304_reg_n_5_[3]\,
      I1 => \x_1_fu_304_reg_n_5_[1]\,
      I2 => \x_1_fu_304_reg_n_5_[0]\,
      I3 => \x_1_fu_304_reg_n_5_[2]\,
      I4 => \x_1_fu_304_reg_n_5_[4]\,
      O => \x_1_fu_304[6]_i_4_n_5\
    );
\x_1_fu_304[6]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \x_1_fu_304_reg_n_5_[5]\,
      I1 => \x_1_fu_304_reg_n_5_[6]\,
      O => \x_1_fu_304[6]_i_5_n_5\
    );
\x_1_fu_304_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_1_fu_3040,
      D => add_ln46_fu_1142_p2(0),
      Q => \x_1_fu_304_reg_n_5_[0]\,
      R => '0'
    );
\x_1_fu_304_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_1_fu_3040,
      D => add_ln46_fu_1142_p2(1),
      Q => \x_1_fu_304_reg_n_5_[1]\,
      R => '0'
    );
\x_1_fu_304_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_1_fu_3040,
      D => add_ln46_fu_1142_p2(2),
      Q => \x_1_fu_304_reg_n_5_[2]\,
      R => '0'
    );
\x_1_fu_304_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_1_fu_3040,
      D => add_ln46_fu_1142_p2(3),
      Q => \x_1_fu_304_reg_n_5_[3]\,
      R => '0'
    );
\x_1_fu_304_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_1_fu_3040,
      D => add_ln46_fu_1142_p2(4),
      Q => \x_1_fu_304_reg_n_5_[4]\,
      R => '0'
    );
\x_1_fu_304_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_1_fu_3040,
      D => add_ln46_fu_1142_p2(5),
      Q => \x_1_fu_304_reg_n_5_[5]\,
      R => '0'
    );
\x_1_fu_304_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_1_fu_3040,
      D => add_ln46_fu_1142_p2(6),
      Q => \x_1_fu_304_reg_n_5_[6]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_feedforward_Pipeline_VITIS_LOOP_46_12 is
  port (
    grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_layer3_activations_ce0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[15]\ : out STD_LOGIC;
    d0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \cnt_1_reg_1938_reg[6]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_layer3_activations_address0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_1_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_44_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_9_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_46_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_59_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_40_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_10_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_42_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_53_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_49_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_24_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_17_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_23_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_48_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_21_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_14_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_41_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_55_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_25_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_18_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_16_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_51_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_43_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_52_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_37_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_4_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_27_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    add_ln51_33_fu_1447_p2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_40_fu_1499_p2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln51_40_reg_1908_reg[0]_0\ : in STD_LOGIC;
    add_ln51_36_fu_1473_p2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln51_36_reg_1903_reg[0]_0\ : in STD_LOGIC;
    add_ln51_48_fu_1551_p2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln51_48_reg_1918_reg[0]_0\ : in STD_LOGIC;
    add_ln51_55_fu_1603_p2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln51_55_reg_1928_reg[0]_0\ : in STD_LOGIC;
    add_ln51_51_fu_1577_p2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln51_51_reg_1923_reg[0]_0\ : in STD_LOGIC;
    add_ln51_43_fu_1525_p2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln51_43_reg_1913_reg[0]_0\ : in STD_LOGIC;
    grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_2_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_32_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_50_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_33_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    add_ln51_58_fu_1629_p2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln51_58_reg_1933_reg[0]_0\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_feedforward_Pipeline_VITIS_LOOP_46_12;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_feedforward_Pipeline_VITIS_LOOP_46_12 is
  signal add_ln46_fu_573_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln51_12_fu_1317_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_12_reg_1873 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_17_fu_1343_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_17_reg_1878 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_20_fu_1369_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_20_reg_1883 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_24_fu_1395_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_24_reg_1888 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_27_fu_1421_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_27_reg_1893 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_2_fu_1239_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_2_reg_1858 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_33_reg_1898 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_36_reg_1903 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_40_reg_1908 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_43_reg_1913 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_48_reg_1918 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_51_reg_1923 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_55_reg_1928 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_58_reg_1933 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_5_fu_1265_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_5_reg_1863 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_9_fu_1291_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_9_reg_1868 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
  signal ap_sig_allocacmp_x_1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal cnt_1_fu_1828_p2 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \cnt_1_reg_1938[3]_i_10_n_5\ : STD_LOGIC;
  signal \cnt_1_reg_1938[3]_i_11_n_5\ : STD_LOGIC;
  signal \cnt_1_reg_1938[3]_i_12_n_5\ : STD_LOGIC;
  signal \cnt_1_reg_1938[3]_i_13_n_5\ : STD_LOGIC;
  signal \cnt_1_reg_1938[3]_i_14_n_5\ : STD_LOGIC;
  signal \cnt_1_reg_1938[3]_i_15_n_5\ : STD_LOGIC;
  signal \cnt_1_reg_1938[3]_i_16_n_5\ : STD_LOGIC;
  signal \cnt_1_reg_1938[3]_i_17_n_5\ : STD_LOGIC;
  signal \cnt_1_reg_1938[3]_i_18_n_5\ : STD_LOGIC;
  signal \cnt_1_reg_1938[3]_i_19_n_5\ : STD_LOGIC;
  signal \cnt_1_reg_1938[3]_i_20_n_5\ : STD_LOGIC;
  signal \cnt_1_reg_1938[3]_i_21_n_5\ : STD_LOGIC;
  signal \cnt_1_reg_1938[3]_i_22_n_5\ : STD_LOGIC;
  signal \cnt_1_reg_1938[3]_i_23_n_5\ : STD_LOGIC;
  signal \cnt_1_reg_1938[3]_i_24_n_5\ : STD_LOGIC;
  signal \cnt_1_reg_1938[3]_i_25_n_5\ : STD_LOGIC;
  signal \cnt_1_reg_1938[3]_i_26_n_5\ : STD_LOGIC;
  signal \cnt_1_reg_1938[3]_i_27_n_5\ : STD_LOGIC;
  signal \cnt_1_reg_1938[3]_i_28_n_5\ : STD_LOGIC;
  signal \cnt_1_reg_1938[3]_i_29_n_5\ : STD_LOGIC;
  signal \cnt_1_reg_1938[3]_i_2_n_5\ : STD_LOGIC;
  signal \cnt_1_reg_1938[3]_i_30_n_5\ : STD_LOGIC;
  signal \cnt_1_reg_1938[3]_i_31_n_5\ : STD_LOGIC;
  signal \cnt_1_reg_1938[3]_i_32_n_5\ : STD_LOGIC;
  signal \cnt_1_reg_1938[3]_i_33_n_5\ : STD_LOGIC;
  signal \cnt_1_reg_1938[3]_i_34_n_5\ : STD_LOGIC;
  signal \cnt_1_reg_1938[3]_i_35_n_5\ : STD_LOGIC;
  signal \cnt_1_reg_1938[3]_i_36_n_5\ : STD_LOGIC;
  signal \cnt_1_reg_1938[3]_i_3_n_5\ : STD_LOGIC;
  signal \cnt_1_reg_1938[3]_i_4_n_5\ : STD_LOGIC;
  signal \cnt_1_reg_1938[3]_i_5_n_5\ : STD_LOGIC;
  signal \cnt_1_reg_1938[3]_i_6_n_5\ : STD_LOGIC;
  signal \cnt_1_reg_1938[3]_i_7_n_5\ : STD_LOGIC;
  signal \cnt_1_reg_1938[3]_i_8_n_5\ : STD_LOGIC;
  signal \cnt_1_reg_1938[3]_i_9_n_5\ : STD_LOGIC;
  signal \cnt_1_reg_1938[6]_i_10_n_5\ : STD_LOGIC;
  signal \cnt_1_reg_1938[6]_i_11_n_5\ : STD_LOGIC;
  signal \cnt_1_reg_1938[6]_i_12_n_5\ : STD_LOGIC;
  signal \cnt_1_reg_1938[6]_i_13_n_5\ : STD_LOGIC;
  signal \cnt_1_reg_1938[6]_i_14_n_5\ : STD_LOGIC;
  signal \cnt_1_reg_1938[6]_i_15_n_5\ : STD_LOGIC;
  signal \cnt_1_reg_1938[6]_i_16_n_5\ : STD_LOGIC;
  signal \cnt_1_reg_1938[6]_i_17_n_5\ : STD_LOGIC;
  signal \cnt_1_reg_1938[6]_i_18_n_5\ : STD_LOGIC;
  signal \cnt_1_reg_1938[6]_i_19_n_5\ : STD_LOGIC;
  signal \cnt_1_reg_1938[6]_i_20_n_5\ : STD_LOGIC;
  signal \cnt_1_reg_1938[6]_i_21_n_5\ : STD_LOGIC;
  signal \cnt_1_reg_1938[6]_i_22_n_5\ : STD_LOGIC;
  signal \cnt_1_reg_1938[6]_i_23_n_5\ : STD_LOGIC;
  signal \cnt_1_reg_1938[6]_i_24_n_5\ : STD_LOGIC;
  signal \cnt_1_reg_1938[6]_i_25_n_5\ : STD_LOGIC;
  signal \cnt_1_reg_1938[6]_i_26_n_5\ : STD_LOGIC;
  signal \cnt_1_reg_1938[6]_i_27_n_5\ : STD_LOGIC;
  signal \cnt_1_reg_1938[6]_i_28_n_5\ : STD_LOGIC;
  signal \cnt_1_reg_1938[6]_i_29_n_5\ : STD_LOGIC;
  signal \cnt_1_reg_1938[6]_i_2_n_5\ : STD_LOGIC;
  signal \cnt_1_reg_1938[6]_i_30_n_5\ : STD_LOGIC;
  signal \cnt_1_reg_1938[6]_i_31_n_5\ : STD_LOGIC;
  signal \cnt_1_reg_1938[6]_i_32_n_5\ : STD_LOGIC;
  signal \cnt_1_reg_1938[6]_i_33_n_5\ : STD_LOGIC;
  signal \cnt_1_reg_1938[6]_i_3_n_5\ : STD_LOGIC;
  signal \cnt_1_reg_1938[6]_i_4_n_5\ : STD_LOGIC;
  signal \cnt_1_reg_1938[6]_i_5_n_5\ : STD_LOGIC;
  signal \cnt_1_reg_1938[6]_i_6_n_5\ : STD_LOGIC;
  signal \cnt_1_reg_1938[6]_i_7_n_5\ : STD_LOGIC;
  signal \cnt_1_reg_1938[6]_i_8_n_5\ : STD_LOGIC;
  signal \cnt_1_reg_1938[6]_i_9_n_5\ : STD_LOGIC;
  signal \cnt_1_reg_1938_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \cnt_1_reg_1938_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \cnt_1_reg_1938_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \cnt_1_reg_1938_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \cnt_1_reg_1938_reg[6]_i_1_n_8\ : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_ap_ready : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_layer3_activations_d0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal x_1_reg_1849 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal x_fu_1580 : STD_LOGIC;
  signal \x_fu_158_reg_n_5_[0]\ : STD_LOGIC;
  signal \x_fu_158_reg_n_5_[1]\ : STD_LOGIC;
  signal \x_fu_158_reg_n_5_[2]\ : STD_LOGIC;
  signal \x_fu_158_reg_n_5_[3]\ : STD_LOGIC;
  signal \NLW_cnt_1_reg_1938_reg[6]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_cnt_1_reg_1938_reg[6]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \add_ln51_12_reg_1873[1]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \add_ln51_12_reg_1873[2]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \add_ln51_17_reg_1878[1]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \add_ln51_17_reg_1878[2]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \add_ln51_20_reg_1883[1]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \add_ln51_20_reg_1883[2]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \add_ln51_24_reg_1888[1]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \add_ln51_24_reg_1888[2]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \add_ln51_27_reg_1893[1]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \add_ln51_27_reg_1893[2]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \add_ln51_2_reg_1858[1]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \add_ln51_2_reg_1858[2]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \add_ln51_5_reg_1863[1]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \add_ln51_5_reg_1863[2]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \add_ln51_9_reg_1868[1]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \add_ln51_9_reg_1868[2]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \cnt_1_reg_1938[3]_i_11\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \cnt_1_reg_1938[3]_i_12\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \cnt_1_reg_1938[3]_i_13\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \cnt_1_reg_1938[3]_i_14\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \cnt_1_reg_1938[3]_i_15\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \cnt_1_reg_1938[3]_i_17\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \cnt_1_reg_1938[3]_i_18\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \cnt_1_reg_1938[3]_i_20\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \cnt_1_reg_1938[3]_i_21\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \cnt_1_reg_1938[3]_i_31\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \cnt_1_reg_1938[3]_i_32\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \cnt_1_reg_1938[3]_i_33\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \cnt_1_reg_1938[3]_i_34\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \cnt_1_reg_1938[3]_i_35\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \cnt_1_reg_1938[3]_i_36\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \cnt_1_reg_1938[6]_i_15\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \cnt_1_reg_1938[6]_i_20\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \cnt_1_reg_1938[6]_i_21\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \cnt_1_reg_1938[6]_i_22\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \cnt_1_reg_1938[6]_i_25\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \cnt_1_reg_1938[6]_i_26\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \cnt_1_reg_1938[6]_i_27\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \cnt_1_reg_1938[6]_i_28\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \cnt_1_reg_1938[6]_i_29\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \cnt_1_reg_1938[6]_i_30\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \cnt_1_reg_1938[6]_i_31\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \cnt_1_reg_1938[6]_i_33\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \cnt_1_reg_1938[6]_i_8\ : label is "soft_lutpair154";
begin
\add_ln51_12_reg_1873[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_4_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_37_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_52_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_27_out(0),
      O => add_ln51_12_fu_1317_p2(0)
    );
\add_ln51_12_reg_1873[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7EE8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_27_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_52_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_4_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_37_out(0),
      O => add_ln51_12_fu_1317_p2(1)
    );
\add_ln51_12_reg_1873[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_52_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_37_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_4_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_27_out(0),
      O => add_ln51_12_fu_1317_p2(2)
    );
\add_ln51_12_reg_1873_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_12_fu_1317_p2(0),
      Q => add_ln51_12_reg_1873(0),
      R => '0'
    );
\add_ln51_12_reg_1873_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_12_fu_1317_p2(1),
      Q => add_ln51_12_reg_1873(1),
      R => '0'
    );
\add_ln51_12_reg_1873_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_12_fu_1317_p2(2),
      Q => add_ln51_12_reg_1873(2),
      R => '0'
    );
\add_ln51_17_reg_1878[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_48_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_23_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_17_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_21_out(0),
      O => add_ln51_17_fu_1343_p2(0)
    );
\add_ln51_17_reg_1878[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7EE8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_21_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_17_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_48_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_23_out(0),
      O => add_ln51_17_fu_1343_p2(1)
    );
\add_ln51_17_reg_1878[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_17_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_23_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_48_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_21_out(0),
      O => add_ln51_17_fu_1343_p2(2)
    );
\add_ln51_17_reg_1878_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_17_fu_1343_p2(0),
      Q => add_ln51_17_reg_1878(0),
      R => '0'
    );
\add_ln51_17_reg_1878_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_17_fu_1343_p2(1),
      Q => add_ln51_17_reg_1878(1),
      R => '0'
    );
\add_ln51_17_reg_1878_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_17_fu_1343_p2(2),
      Q => add_ln51_17_reg_1878(2),
      R => '0'
    );
\add_ln51_20_reg_1883[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_51_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_16_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_18_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_43_out(0),
      O => add_ln51_20_fu_1369_p2(0)
    );
\add_ln51_20_reg_1883[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7EE8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_43_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_18_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_51_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_16_out(0),
      O => add_ln51_20_fu_1369_p2(1)
    );
\add_ln51_20_reg_1883[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_18_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_16_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_51_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_43_out(0),
      O => add_ln51_20_fu_1369_p2(2)
    );
\add_ln51_20_reg_1883_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_20_fu_1369_p2(0),
      Q => add_ln51_20_reg_1883(0),
      R => '0'
    );
\add_ln51_20_reg_1883_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_20_fu_1369_p2(1),
      Q => add_ln51_20_reg_1883(1),
      R => '0'
    );
\add_ln51_20_reg_1883_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_20_fu_1369_p2(2),
      Q => add_ln51_20_reg_1883(2),
      R => '0'
    );
\add_ln51_24_reg_1888[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_55_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_41_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_14_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_25_out(0),
      O => add_ln51_24_fu_1395_p2(0)
    );
\add_ln51_24_reg_1888[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7EE8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_25_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_14_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_55_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_41_out(0),
      O => add_ln51_24_fu_1395_p2(1)
    );
\add_ln51_24_reg_1888[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_14_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_41_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_55_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_25_out(0),
      O => add_ln51_24_fu_1395_p2(2)
    );
\add_ln51_24_reg_1888_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_24_fu_1395_p2(0),
      Q => add_ln51_24_reg_1888(0),
      R => '0'
    );
\add_ln51_24_reg_1888_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_24_fu_1395_p2(1),
      Q => add_ln51_24_reg_1888(1),
      R => '0'
    );
\add_ln51_24_reg_1888_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_24_fu_1395_p2(2),
      Q => add_ln51_24_reg_1888(2),
      R => '0'
    );
\add_ln51_27_reg_1893[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_50_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_32_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_2_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_33_out(0),
      O => add_ln51_27_fu_1421_p2(0)
    );
\add_ln51_27_reg_1893[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7EE8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_33_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_2_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_50_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_32_out(0),
      O => add_ln51_27_fu_1421_p2(1)
    );
\add_ln51_27_reg_1893[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_2_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_32_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_50_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_33_out(0),
      O => add_ln51_27_fu_1421_p2(2)
    );
\add_ln51_27_reg_1893_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_27_fu_1421_p2(0),
      Q => add_ln51_27_reg_1893(0),
      R => '0'
    );
\add_ln51_27_reg_1893_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_27_fu_1421_p2(1),
      Q => add_ln51_27_reg_1893(1),
      R => '0'
    );
\add_ln51_27_reg_1893_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_27_fu_1421_p2(2),
      Q => add_ln51_27_reg_1893(2),
      R => '0'
    );
\add_ln51_2_reg_1858[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_44_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_1_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_9_out(0),
      O => add_ln51_2_fu_1239_p2(0)
    );
\add_ln51_2_reg_1858[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7EE8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_9_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_44_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_1_out(0),
      O => add_ln51_2_fu_1239_p2(1)
    );
\add_ln51_2_reg_1858[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_1_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_44_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_9_out(0),
      O => add_ln51_2_fu_1239_p2(2)
    );
\add_ln51_2_reg_1858_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_2_fu_1239_p2(0),
      Q => add_ln51_2_reg_1858(0),
      R => '0'
    );
\add_ln51_2_reg_1858_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_2_fu_1239_p2(1),
      Q => add_ln51_2_reg_1858(1),
      R => '0'
    );
\add_ln51_2_reg_1858_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_2_fu_1239_p2(2),
      Q => add_ln51_2_reg_1858(2),
      R => '0'
    );
\add_ln51_33_reg_1898_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_33_fu_1447_p2(0),
      Q => add_ln51_33_reg_1898(0),
      R => '0'
    );
\add_ln51_33_reg_1898_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_33_fu_1447_p2(1),
      Q => add_ln51_33_reg_1898(1),
      R => '0'
    );
\add_ln51_33_reg_1898_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_33_fu_1447_p2(2),
      Q => add_ln51_33_reg_1898(2),
      R => '0'
    );
\add_ln51_36_reg_1903_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln51_36_reg_1903_reg[0]_0\,
      Q => add_ln51_36_reg_1903(0),
      R => '0'
    );
\add_ln51_36_reg_1903_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_36_fu_1473_p2(0),
      Q => add_ln51_36_reg_1903(1),
      R => '0'
    );
\add_ln51_36_reg_1903_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_36_fu_1473_p2(1),
      Q => add_ln51_36_reg_1903(2),
      R => '0'
    );
\add_ln51_40_reg_1908_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln51_40_reg_1908_reg[0]_0\,
      Q => add_ln51_40_reg_1908(0),
      R => '0'
    );
\add_ln51_40_reg_1908_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_40_fu_1499_p2(0),
      Q => add_ln51_40_reg_1908(1),
      R => '0'
    );
\add_ln51_40_reg_1908_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_40_fu_1499_p2(1),
      Q => add_ln51_40_reg_1908(2),
      R => '0'
    );
\add_ln51_43_reg_1913_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln51_43_reg_1913_reg[0]_0\,
      Q => add_ln51_43_reg_1913(0),
      R => '0'
    );
\add_ln51_43_reg_1913_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_43_fu_1525_p2(0),
      Q => add_ln51_43_reg_1913(1),
      R => '0'
    );
\add_ln51_43_reg_1913_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_43_fu_1525_p2(1),
      Q => add_ln51_43_reg_1913(2),
      R => '0'
    );
\add_ln51_48_reg_1918_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln51_48_reg_1918_reg[0]_0\,
      Q => add_ln51_48_reg_1918(0),
      R => '0'
    );
\add_ln51_48_reg_1918_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_48_fu_1551_p2(0),
      Q => add_ln51_48_reg_1918(1),
      R => '0'
    );
\add_ln51_48_reg_1918_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_48_fu_1551_p2(1),
      Q => add_ln51_48_reg_1918(2),
      R => '0'
    );
\add_ln51_51_reg_1923_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln51_51_reg_1923_reg[0]_0\,
      Q => add_ln51_51_reg_1923(0),
      R => '0'
    );
\add_ln51_51_reg_1923_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_51_fu_1577_p2(0),
      Q => add_ln51_51_reg_1923(1),
      R => '0'
    );
\add_ln51_51_reg_1923_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_51_fu_1577_p2(1),
      Q => add_ln51_51_reg_1923(2),
      R => '0'
    );
\add_ln51_55_reg_1928_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln51_55_reg_1928_reg[0]_0\,
      Q => add_ln51_55_reg_1928(0),
      R => '0'
    );
\add_ln51_55_reg_1928_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_55_fu_1603_p2(0),
      Q => add_ln51_55_reg_1928(1),
      R => '0'
    );
\add_ln51_55_reg_1928_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_55_fu_1603_p2(1),
      Q => add_ln51_55_reg_1928(2),
      R => '0'
    );
\add_ln51_58_reg_1933_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln51_58_reg_1933_reg[0]_0\,
      Q => add_ln51_58_reg_1933(0),
      R => '0'
    );
\add_ln51_58_reg_1933_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_58_fu_1629_p2(0),
      Q => add_ln51_58_reg_1933(1),
      R => '0'
    );
\add_ln51_58_reg_1933_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_58_fu_1629_p2(1),
      Q => add_ln51_58_reg_1933(2),
      R => '0'
    );
\add_ln51_5_reg_1863[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_49_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_53_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_42_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_24_out(0),
      O => add_ln51_5_fu_1265_p2(0)
    );
\add_ln51_5_reg_1863[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7EE8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_24_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_42_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_49_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_53_out(0),
      O => add_ln51_5_fu_1265_p2(1)
    );
\add_ln51_5_reg_1863[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_42_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_53_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_49_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_24_out(0),
      O => add_ln51_5_fu_1265_p2(2)
    );
\add_ln51_5_reg_1863_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_5_fu_1265_p2(0),
      Q => add_ln51_5_reg_1863(0),
      R => '0'
    );
\add_ln51_5_reg_1863_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_5_fu_1265_p2(1),
      Q => add_ln51_5_reg_1863(1),
      R => '0'
    );
\add_ln51_5_reg_1863_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_5_fu_1265_p2(2),
      Q => add_ln51_5_reg_1863(2),
      R => '0'
    );
\add_ln51_9_reg_1868[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_40_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_59_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_46_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_10_out(0),
      O => add_ln51_9_fu_1291_p2(0)
    );
\add_ln51_9_reg_1868[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7EE8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_10_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_46_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_40_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_59_out(0),
      O => add_ln51_9_fu_1291_p2(1)
    );
\add_ln51_9_reg_1868[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_46_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_59_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_40_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_10_out(0),
      O => add_ln51_9_fu_1291_p2(2)
    );
\add_ln51_9_reg_1868_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_9_fu_1291_p2(0),
      Q => add_ln51_9_reg_1868(0),
      R => '0'
    );
\add_ln51_9_reg_1868_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_9_fu_1291_p2(1),
      Q => add_ln51_9_reg_1868(1),
      R => '0'
    );
\add_ln51_9_reg_1868_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln51_9_fu_1291_p2(2),
      Q => add_ln51_9_reg_1868(2),
      R => '0'
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => x_fu_1580,
      Q => ap_enable_reg_pp0_iter1,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter1,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_layer3_activations_ce0,
      R => ap_rst_n_inv
    );
ap_loop_exit_ready_pp0_iter1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_ap_ready,
      Q => ap_loop_exit_ready_pp0_iter1_reg,
      R => '0'
    );
\cnt_1_reg_1938[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \cnt_1_reg_1938[3]_i_26_n_5\,
      I1 => \cnt_1_reg_1938[3]_i_27_n_5\,
      I2 => \cnt_1_reg_1938[3]_i_28_n_5\,
      I3 => \cnt_1_reg_1938[3]_i_29_n_5\,
      I4 => \cnt_1_reg_1938[6]_i_16_n_5\,
      I5 => \cnt_1_reg_1938[3]_i_30_n_5\,
      O => \cnt_1_reg_1938[3]_i_10_n_5\
    );
\cnt_1_reg_1938[3]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => add_ln51_48_reg_1918(1),
      I1 => add_ln51_36_reg_1903(1),
      I2 => add_ln51_55_reg_1928(1),
      I3 => add_ln51_58_reg_1933(1),
      I4 => \cnt_1_reg_1938[3]_i_31_n_5\,
      O => \cnt_1_reg_1938[3]_i_11_n_5\
    );
\cnt_1_reg_1938[3]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => add_ln51_9_reg_1868(1),
      I1 => add_ln51_2_reg_1858(1),
      I2 => add_ln51_5_reg_1863(1),
      I3 => \cnt_1_reg_1938[3]_i_32_n_5\,
      I4 => \cnt_1_reg_1938[3]_i_33_n_5\,
      O => \cnt_1_reg_1938[3]_i_12_n_5\
    );
\cnt_1_reg_1938[3]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => add_ln51_48_reg_1918(2),
      I1 => add_ln51_36_reg_1903(2),
      I2 => add_ln51_55_reg_1928(2),
      I3 => add_ln51_58_reg_1933(2),
      I4 => \cnt_1_reg_1938[3]_i_34_n_5\,
      O => \cnt_1_reg_1938[3]_i_13_n_5\
    );
\cnt_1_reg_1938[3]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => add_ln51_33_reg_1898(0),
      I1 => add_ln51_12_reg_1873(0),
      I2 => add_ln51_40_reg_1908(0),
      I3 => \cnt_1_reg_1938[3]_i_35_n_5\,
      I4 => \cnt_1_reg_1938[3]_i_36_n_5\,
      O => \cnt_1_reg_1938[3]_i_14_n_5\
    );
\cnt_1_reg_1938[3]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => add_ln51_9_reg_1868(1),
      I1 => add_ln51_2_reg_1858(1),
      I2 => add_ln51_5_reg_1863(1),
      I3 => \cnt_1_reg_1938[3]_i_32_n_5\,
      I4 => \cnt_1_reg_1938[3]_i_33_n_5\,
      O => \cnt_1_reg_1938[3]_i_15_n_5\
    );
\cnt_1_reg_1938[3]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"171717E817E8E8E8"
    )
        port map (
      I0 => add_ln51_9_reg_1868(0),
      I1 => add_ln51_2_reg_1858(0),
      I2 => add_ln51_5_reg_1863(0),
      I3 => add_ln51_24_reg_1888(0),
      I4 => add_ln51_17_reg_1878(0),
      I5 => add_ln51_20_reg_1883(0),
      O => \cnt_1_reg_1938[3]_i_16_n_5\
    );
\cnt_1_reg_1938[3]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => add_ln51_33_reg_1898(0),
      I1 => add_ln51_12_reg_1873(0),
      I2 => add_ln51_40_reg_1908(0),
      I3 => \cnt_1_reg_1938[3]_i_35_n_5\,
      I4 => \cnt_1_reg_1938[3]_i_36_n_5\,
      O => \cnt_1_reg_1938[3]_i_17_n_5\
    );
\cnt_1_reg_1938[3]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln51_27_reg_1893(0),
      I1 => add_ln51_51_reg_1923(0),
      I2 => add_ln51_43_reg_1913(0),
      O => \cnt_1_reg_1938[3]_i_18_n_5\
    );
\cnt_1_reg_1938[3]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \cnt_1_reg_1938[3]_i_12_n_5\,
      I1 => \cnt_1_reg_1938[3]_i_13_n_5\,
      I2 => \cnt_1_reg_1938[3]_i_14_n_5\,
      O => \cnt_1_reg_1938[3]_i_19_n_5\
    );
\cnt_1_reg_1938[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \cnt_1_reg_1938[6]_i_11_n_5\,
      I1 => \cnt_1_reg_1938[6]_i_12_n_5\,
      I2 => \cnt_1_reg_1938[6]_i_13_n_5\,
      O => \cnt_1_reg_1938[3]_i_2_n_5\
    );
\cnt_1_reg_1938[3]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => add_ln51_48_reg_1918(0),
      I1 => add_ln51_36_reg_1903(0),
      I2 => add_ln51_55_reg_1928(0),
      I3 => add_ln51_58_reg_1933(0),
      I4 => \cnt_1_reg_1938[3]_i_18_n_5\,
      O => \cnt_1_reg_1938[3]_i_20_n_5\
    );
\cnt_1_reg_1938[3]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => add_ln51_48_reg_1918(1),
      I1 => add_ln51_36_reg_1903(1),
      I2 => add_ln51_55_reg_1928(1),
      I3 => add_ln51_58_reg_1933(1),
      I4 => \cnt_1_reg_1938[3]_i_31_n_5\,
      O => \cnt_1_reg_1938[3]_i_21_n_5\
    );
\cnt_1_reg_1938[3]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => add_ln51_9_reg_1868(0),
      I1 => add_ln51_2_reg_1858(0),
      I2 => add_ln51_5_reg_1863(0),
      I3 => \cnt_1_reg_1938[3]_i_25_n_5\,
      I4 => \cnt_1_reg_1938[3]_i_24_n_5\,
      O => \cnt_1_reg_1938[3]_i_22_n_5\
    );
\cnt_1_reg_1938[3]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \cnt_1_reg_1938[3]_i_15_n_5\,
      I1 => \cnt_1_reg_1938[3]_i_16_n_5\,
      I2 => \cnt_1_reg_1938[3]_i_17_n_5\,
      O => \cnt_1_reg_1938[3]_i_23_n_5\
    );
\cnt_1_reg_1938[3]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln51_20_reg_1883(0),
      I1 => add_ln51_17_reg_1878(0),
      I2 => add_ln51_24_reg_1888(0),
      O => \cnt_1_reg_1938[3]_i_24_n_5\
    );
\cnt_1_reg_1938[3]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln51_40_reg_1908(0),
      I1 => add_ln51_12_reg_1873(0),
      I2 => add_ln51_33_reg_1898(0),
      O => \cnt_1_reg_1938[3]_i_25_n_5\
    );
\cnt_1_reg_1938[3]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => add_ln51_24_reg_1888(2),
      I1 => add_ln51_17_reg_1878(2),
      I2 => add_ln51_20_reg_1883(2),
      I3 => add_ln51_33_reg_1898(2),
      I4 => add_ln51_12_reg_1873(2),
      I5 => add_ln51_40_reg_1908(2),
      O => \cnt_1_reg_1938[3]_i_26_n_5\
    );
\cnt_1_reg_1938[3]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln51_5_reg_1863(2),
      I1 => add_ln51_2_reg_1858(2),
      I2 => add_ln51_9_reg_1868(2),
      O => \cnt_1_reg_1938[3]_i_27_n_5\
    );
\cnt_1_reg_1938[3]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E800E8000000"
    )
        port map (
      I0 => add_ln51_24_reg_1888(0),
      I1 => add_ln51_17_reg_1878(0),
      I2 => add_ln51_20_reg_1883(0),
      I3 => add_ln51_9_reg_1868(0),
      I4 => add_ln51_2_reg_1858(0),
      I5 => add_ln51_5_reg_1863(0),
      O => \cnt_1_reg_1938[3]_i_28_n_5\
    );
\cnt_1_reg_1938[3]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"171717E817E8E8E8"
    )
        port map (
      I0 => add_ln51_9_reg_1868(1),
      I1 => add_ln51_2_reg_1858(1),
      I2 => add_ln51_5_reg_1863(1),
      I3 => add_ln51_24_reg_1888(1),
      I4 => add_ln51_17_reg_1878(1),
      I5 => add_ln51_20_reg_1883(1),
      O => \cnt_1_reg_1938[3]_i_29_n_5\
    );
\cnt_1_reg_1938[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \cnt_1_reg_1938[3]_i_10_n_5\,
      I1 => \cnt_1_reg_1938[3]_i_11_n_5\,
      I2 => \cnt_1_reg_1938[3]_i_12_n_5\,
      I3 => \cnt_1_reg_1938[3]_i_13_n_5\,
      I4 => \cnt_1_reg_1938[3]_i_14_n_5\,
      O => \cnt_1_reg_1938[3]_i_3_n_5\
    );
\cnt_1_reg_1938[3]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"171717E817E8E8E8"
    )
        port map (
      I0 => add_ln51_48_reg_1918(1),
      I1 => add_ln51_36_reg_1903(1),
      I2 => add_ln51_55_reg_1928(1),
      I3 => add_ln51_43_reg_1913(1),
      I4 => add_ln51_51_reg_1923(1),
      I5 => add_ln51_27_reg_1893(1),
      O => \cnt_1_reg_1938[3]_i_30_n_5\
    );
\cnt_1_reg_1938[3]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln51_27_reg_1893(1),
      I1 => add_ln51_51_reg_1923(1),
      I2 => add_ln51_43_reg_1913(1),
      O => \cnt_1_reg_1938[3]_i_31_n_5\
    );
\cnt_1_reg_1938[3]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln51_40_reg_1908(1),
      I1 => add_ln51_12_reg_1873(1),
      I2 => add_ln51_33_reg_1898(1),
      O => \cnt_1_reg_1938[3]_i_32_n_5\
    );
\cnt_1_reg_1938[3]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln51_20_reg_1883(1),
      I1 => add_ln51_17_reg_1878(1),
      I2 => add_ln51_24_reg_1888(1),
      O => \cnt_1_reg_1938[3]_i_33_n_5\
    );
\cnt_1_reg_1938[3]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln51_27_reg_1893(2),
      I1 => add_ln51_51_reg_1923(2),
      I2 => add_ln51_43_reg_1913(2),
      O => \cnt_1_reg_1938[3]_i_34_n_5\
    );
\cnt_1_reg_1938[3]_i_35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln51_27_reg_1893(0),
      I1 => add_ln51_51_reg_1923(0),
      I2 => add_ln51_43_reg_1913(0),
      O => \cnt_1_reg_1938[3]_i_35_n_5\
    );
\cnt_1_reg_1938[3]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln51_55_reg_1928(0),
      I1 => add_ln51_36_reg_1903(0),
      I2 => add_ln51_48_reg_1918(0),
      O => \cnt_1_reg_1938[3]_i_36_n_5\
    );
\cnt_1_reg_1938[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \cnt_1_reg_1938[3]_i_15_n_5\,
      I1 => \cnt_1_reg_1938[3]_i_16_n_5\,
      I2 => \cnt_1_reg_1938[3]_i_17_n_5\,
      O => \cnt_1_reg_1938[3]_i_4_n_5\
    );
\cnt_1_reg_1938[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => add_ln51_48_reg_1918(0),
      I1 => add_ln51_36_reg_1903(0),
      I2 => add_ln51_55_reg_1928(0),
      I3 => add_ln51_58_reg_1933(0),
      I4 => \cnt_1_reg_1938[3]_i_18_n_5\,
      O => \cnt_1_reg_1938[3]_i_5_n_5\
    );
\cnt_1_reg_1938[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \cnt_1_reg_1938[6]_i_13_n_5\,
      I1 => \cnt_1_reg_1938[6]_i_12_n_5\,
      I2 => \cnt_1_reg_1938[6]_i_11_n_5\,
      I3 => \cnt_1_reg_1938[3]_i_19_n_5\,
      I4 => \cnt_1_reg_1938[3]_i_11_n_5\,
      I5 => \cnt_1_reg_1938[3]_i_10_n_5\,
      O => \cnt_1_reg_1938[3]_i_6_n_5\
    );
\cnt_1_reg_1938[3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \cnt_1_reg_1938[3]_i_20_n_5\,
      I1 => \cnt_1_reg_1938[3]_i_21_n_5\,
      I2 => \cnt_1_reg_1938[3]_i_22_n_5\,
      I3 => \cnt_1_reg_1938[3]_i_3_n_5\,
      I4 => \cnt_1_reg_1938[3]_i_23_n_5\,
      O => \cnt_1_reg_1938[3]_i_7_n_5\
    );
\cnt_1_reg_1938[3]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \cnt_1_reg_1938[3]_i_4_n_5\,
      I1 => \cnt_1_reg_1938[3]_i_22_n_5\,
      I2 => \cnt_1_reg_1938[3]_i_21_n_5\,
      I3 => \cnt_1_reg_1938[3]_i_20_n_5\,
      O => \cnt_1_reg_1938[3]_i_8_n_5\
    );
\cnt_1_reg_1938[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \cnt_1_reg_1938[3]_i_5_n_5\,
      I1 => \cnt_1_reg_1938[3]_i_24_n_5\,
      I2 => \cnt_1_reg_1938[3]_i_25_n_5\,
      I3 => add_ln51_5_reg_1863(0),
      I4 => add_ln51_2_reg_1858(0),
      I5 => add_ln51_9_reg_1868(0),
      O => \cnt_1_reg_1938[3]_i_9_n_5\
    );
\cnt_1_reg_1938[6]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \cnt_1_reg_1938[6]_i_22_n_5\,
      I1 => \cnt_1_reg_1938[6]_i_25_n_5\,
      I2 => \cnt_1_reg_1938[6]_i_26_n_5\,
      O => \cnt_1_reg_1938[6]_i_10_n_5\
    );
\cnt_1_reg_1938[6]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \cnt_1_reg_1938[3]_i_14_n_5\,
      I1 => \cnt_1_reg_1938[3]_i_13_n_5\,
      I2 => \cnt_1_reg_1938[3]_i_12_n_5\,
      I3 => \cnt_1_reg_1938[6]_i_22_n_5\,
      I4 => \cnt_1_reg_1938[6]_i_23_n_5\,
      I5 => \cnt_1_reg_1938[6]_i_24_n_5\,
      O => \cnt_1_reg_1938[6]_i_11_n_5\
    );
\cnt_1_reg_1938[6]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \cnt_1_reg_1938[6]_i_27_n_5\,
      I1 => \cnt_1_reg_1938[6]_i_28_n_5\,
      I2 => \cnt_1_reg_1938[6]_i_29_n_5\,
      O => \cnt_1_reg_1938[6]_i_12_n_5\
    );
\cnt_1_reg_1938[6]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E800E8000000"
    )
        port map (
      I0 => \cnt_1_reg_1938[3]_i_22_n_5\,
      I1 => \cnt_1_reg_1938[3]_i_21_n_5\,
      I2 => \cnt_1_reg_1938[3]_i_20_n_5\,
      I3 => \cnt_1_reg_1938[3]_i_17_n_5\,
      I4 => \cnt_1_reg_1938[3]_i_16_n_5\,
      I5 => \cnt_1_reg_1938[3]_i_15_n_5\,
      O => \cnt_1_reg_1938[6]_i_13_n_5\
    );
\cnt_1_reg_1938[6]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln51_55_reg_1928(1),
      I1 => add_ln51_36_reg_1903(1),
      I2 => add_ln51_48_reg_1918(1),
      O => \cnt_1_reg_1938[6]_i_14_n_5\
    );
\cnt_1_reg_1938[6]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln51_27_reg_1893(1),
      I1 => add_ln51_51_reg_1923(1),
      I2 => add_ln51_43_reg_1913(1),
      O => \cnt_1_reg_1938[6]_i_15_n_5\
    );
\cnt_1_reg_1938[6]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln51_40_reg_1908(1),
      I1 => add_ln51_12_reg_1873(1),
      I2 => add_ln51_33_reg_1898(1),
      O => \cnt_1_reg_1938[6]_i_16_n_5\
    );
\cnt_1_reg_1938[6]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"171717E817E8E8E8"
    )
        port map (
      I0 => add_ln51_9_reg_1868(2),
      I1 => add_ln51_2_reg_1858(2),
      I2 => add_ln51_5_reg_1863(2),
      I3 => add_ln51_24_reg_1888(2),
      I4 => add_ln51_17_reg_1878(2),
      I5 => add_ln51_20_reg_1883(2),
      O => \cnt_1_reg_1938[6]_i_17_n_5\
    );
\cnt_1_reg_1938[6]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln51_40_reg_1908(2),
      I1 => add_ln51_12_reg_1873(2),
      I2 => add_ln51_33_reg_1898(2),
      O => \cnt_1_reg_1938[6]_i_18_n_5\
    );
\cnt_1_reg_1938[6]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"171717E817E8E8E8"
    )
        port map (
      I0 => add_ln51_48_reg_1918(2),
      I1 => add_ln51_36_reg_1903(2),
      I2 => add_ln51_55_reg_1928(2),
      I3 => add_ln51_43_reg_1913(2),
      I4 => add_ln51_51_reg_1923(2),
      I5 => add_ln51_27_reg_1893(2),
      O => \cnt_1_reg_1938[6]_i_19_n_5\
    );
\cnt_1_reg_1938[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \cnt_1_reg_1938[6]_i_6_n_5\,
      I1 => \cnt_1_reg_1938[6]_i_7_n_5\,
      I2 => \cnt_1_reg_1938[6]_i_8_n_5\,
      I3 => \cnt_1_reg_1938[6]_i_9_n_5\,
      I4 => \cnt_1_reg_1938[6]_i_10_n_5\,
      O => \cnt_1_reg_1938[6]_i_2_n_5\
    );
\cnt_1_reg_1938[6]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln51_27_reg_1893(2),
      I1 => add_ln51_51_reg_1923(2),
      I2 => add_ln51_43_reg_1913(2),
      O => \cnt_1_reg_1938[6]_i_20_n_5\
    );
\cnt_1_reg_1938[6]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln51_55_reg_1928(2),
      I1 => add_ln51_36_reg_1903(2),
      I2 => add_ln51_48_reg_1918(2),
      O => \cnt_1_reg_1938[6]_i_21_n_5\
    );
\cnt_1_reg_1938[6]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \cnt_1_reg_1938[3]_i_28_n_5\,
      I1 => \cnt_1_reg_1938[6]_i_30_n_5\,
      I2 => add_ln51_5_reg_1863(1),
      I3 => add_ln51_2_reg_1858(1),
      I4 => add_ln51_9_reg_1868(1),
      O => \cnt_1_reg_1938[6]_i_22_n_5\
    );
\cnt_1_reg_1938[6]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"171717E817E8E8E8"
    )
        port map (
      I0 => \cnt_1_reg_1938[3]_i_34_n_5\,
      I1 => add_ln51_58_reg_1933(2),
      I2 => \cnt_1_reg_1938[6]_i_31_n_5\,
      I3 => \cnt_1_reg_1938[6]_i_32_n_5\,
      I4 => \cnt_1_reg_1938[6]_i_33_n_5\,
      I5 => \cnt_1_reg_1938[3]_i_27_n_5\,
      O => \cnt_1_reg_1938[6]_i_23_n_5\
    );
\cnt_1_reg_1938[6]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \cnt_1_reg_1938[6]_i_14_n_5\,
      I1 => \cnt_1_reg_1938[6]_i_15_n_5\,
      I2 => \cnt_1_reg_1938[6]_i_16_n_5\,
      I3 => \cnt_1_reg_1938[6]_i_17_n_5\,
      I4 => \cnt_1_reg_1938[6]_i_18_n_5\,
      I5 => \cnt_1_reg_1938[6]_i_19_n_5\,
      O => \cnt_1_reg_1938[6]_i_24_n_5\
    );
\cnt_1_reg_1938[6]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => add_ln51_9_reg_1868(2),
      I1 => add_ln51_2_reg_1858(2),
      I2 => add_ln51_5_reg_1863(2),
      I3 => \cnt_1_reg_1938[6]_i_33_n_5\,
      I4 => \cnt_1_reg_1938[6]_i_32_n_5\,
      O => \cnt_1_reg_1938[6]_i_25_n_5\
    );
\cnt_1_reg_1938[6]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => add_ln51_48_reg_1918(2),
      I1 => add_ln51_36_reg_1903(2),
      I2 => add_ln51_55_reg_1928(2),
      I3 => add_ln51_58_reg_1933(2),
      I4 => \cnt_1_reg_1938[3]_i_34_n_5\,
      O => \cnt_1_reg_1938[6]_i_26_n_5\
    );
\cnt_1_reg_1938[6]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => add_ln51_9_reg_1868(2),
      I1 => add_ln51_2_reg_1858(2),
      I2 => add_ln51_5_reg_1863(2),
      I3 => \cnt_1_reg_1938[6]_i_33_n_5\,
      I4 => \cnt_1_reg_1938[6]_i_32_n_5\,
      O => \cnt_1_reg_1938[6]_i_27_n_5\
    );
\cnt_1_reg_1938[6]_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99969666"
    )
        port map (
      I0 => \cnt_1_reg_1938[3]_i_28_n_5\,
      I1 => \cnt_1_reg_1938[6]_i_30_n_5\,
      I2 => add_ln51_5_reg_1863(1),
      I3 => add_ln51_2_reg_1858(1),
      I4 => add_ln51_9_reg_1868(1),
      O => \cnt_1_reg_1938[6]_i_28_n_5\
    );
\cnt_1_reg_1938[6]_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => add_ln51_33_reg_1898(1),
      I1 => add_ln51_12_reg_1873(1),
      I2 => add_ln51_40_reg_1908(1),
      I3 => \cnt_1_reg_1938[6]_i_15_n_5\,
      I4 => \cnt_1_reg_1938[6]_i_14_n_5\,
      O => \cnt_1_reg_1938[6]_i_29_n_5\
    );
\cnt_1_reg_1938[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \cnt_1_reg_1938[6]_i_11_n_5\,
      I1 => \cnt_1_reg_1938[6]_i_12_n_5\,
      I2 => \cnt_1_reg_1938[6]_i_13_n_5\,
      O => \cnt_1_reg_1938[6]_i_3_n_5\
    );
\cnt_1_reg_1938[6]_i_30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln51_20_reg_1883(1),
      I1 => add_ln51_17_reg_1878(1),
      I2 => add_ln51_24_reg_1888(1),
      O => \cnt_1_reg_1938[6]_i_30_n_5\
    );
\cnt_1_reg_1938[6]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln51_55_reg_1928(2),
      I1 => add_ln51_36_reg_1903(2),
      I2 => add_ln51_48_reg_1918(2),
      O => \cnt_1_reg_1938[6]_i_31_n_5\
    );
\cnt_1_reg_1938[6]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln51_20_reg_1883(2),
      I1 => add_ln51_17_reg_1878(2),
      I2 => add_ln51_24_reg_1888(2),
      O => \cnt_1_reg_1938[6]_i_32_n_5\
    );
\cnt_1_reg_1938[6]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln51_40_reg_1908(2),
      I1 => add_ln51_12_reg_1873(2),
      I2 => add_ln51_33_reg_1898(2),
      O => \cnt_1_reg_1938[6]_i_33_n_5\
    );
\cnt_1_reg_1938[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"177E7EE8"
    )
        port map (
      I0 => \cnt_1_reg_1938[6]_i_10_n_5\,
      I1 => \cnt_1_reg_1938[6]_i_9_n_5\,
      I2 => \cnt_1_reg_1938[6]_i_8_n_5\,
      I3 => \cnt_1_reg_1938[6]_i_7_n_5\,
      I4 => \cnt_1_reg_1938[6]_i_6_n_5\,
      O => \cnt_1_reg_1938[6]_i_4_n_5\
    );
\cnt_1_reg_1938[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \cnt_1_reg_1938[6]_i_6_n_5\,
      I1 => \cnt_1_reg_1938[6]_i_7_n_5\,
      I2 => \cnt_1_reg_1938[6]_i_8_n_5\,
      I3 => \cnt_1_reg_1938[6]_i_3_n_5\,
      I4 => \cnt_1_reg_1938[6]_i_10_n_5\,
      I5 => \cnt_1_reg_1938[6]_i_9_n_5\,
      O => \cnt_1_reg_1938[6]_i_5_n_5\
    );
\cnt_1_reg_1938[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E800FFE8FFE8E800"
    )
        port map (
      I0 => \cnt_1_reg_1938[6]_i_14_n_5\,
      I1 => \cnt_1_reg_1938[6]_i_15_n_5\,
      I2 => \cnt_1_reg_1938[6]_i_16_n_5\,
      I3 => \cnt_1_reg_1938[6]_i_17_n_5\,
      I4 => \cnt_1_reg_1938[6]_i_18_n_5\,
      I5 => \cnt_1_reg_1938[6]_i_19_n_5\,
      O => \cnt_1_reg_1938[6]_i_6_n_5\
    );
\cnt_1_reg_1938[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E800E8000000"
    )
        port map (
      I0 => add_ln51_24_reg_1888(2),
      I1 => add_ln51_17_reg_1878(2),
      I2 => add_ln51_20_reg_1883(2),
      I3 => add_ln51_9_reg_1868(2),
      I4 => add_ln51_2_reg_1858(2),
      I5 => add_ln51_5_reg_1863(2),
      O => \cnt_1_reg_1938[6]_i_7_n_5\
    );
\cnt_1_reg_1938[6]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => add_ln51_33_reg_1898(2),
      I1 => add_ln51_12_reg_1873(2),
      I2 => add_ln51_40_reg_1908(2),
      I3 => \cnt_1_reg_1938[6]_i_20_n_5\,
      I4 => \cnt_1_reg_1938[6]_i_21_n_5\,
      O => \cnt_1_reg_1938[6]_i_8_n_5\
    );
\cnt_1_reg_1938[6]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8FFFFE800E8E800"
    )
        port map (
      I0 => \cnt_1_reg_1938[3]_i_14_n_5\,
      I1 => \cnt_1_reg_1938[3]_i_13_n_5\,
      I2 => \cnt_1_reg_1938[3]_i_12_n_5\,
      I3 => \cnt_1_reg_1938[6]_i_22_n_5\,
      I4 => \cnt_1_reg_1938[6]_i_23_n_5\,
      I5 => \cnt_1_reg_1938[6]_i_24_n_5\,
      O => \cnt_1_reg_1938[6]_i_9_n_5\
    );
\cnt_1_reg_1938_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => cnt_1_fu_1828_p2(0),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_layer3_activations_d0(0),
      R => '0'
    );
\cnt_1_reg_1938_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => cnt_1_fu_1828_p2(1),
      Q => \cnt_1_reg_1938_reg[6]_0\(0),
      R => '0'
    );
\cnt_1_reg_1938_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => cnt_1_fu_1828_p2(2),
      Q => \cnt_1_reg_1938_reg[6]_0\(1),
      R => '0'
    );
\cnt_1_reg_1938_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => cnt_1_fu_1828_p2(3),
      Q => \cnt_1_reg_1938_reg[6]_0\(2),
      R => '0'
    );
\cnt_1_reg_1938_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cnt_1_reg_1938_reg[3]_i_1_n_5\,
      CO(2) => \cnt_1_reg_1938_reg[3]_i_1_n_6\,
      CO(1) => \cnt_1_reg_1938_reg[3]_i_1_n_7\,
      CO(0) => \cnt_1_reg_1938_reg[3]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \cnt_1_reg_1938[3]_i_2_n_5\,
      DI(2) => \cnt_1_reg_1938[3]_i_3_n_5\,
      DI(1) => \cnt_1_reg_1938[3]_i_4_n_5\,
      DI(0) => \cnt_1_reg_1938[3]_i_5_n_5\,
      O(3 downto 0) => cnt_1_fu_1828_p2(3 downto 0),
      S(3) => \cnt_1_reg_1938[3]_i_6_n_5\,
      S(2) => \cnt_1_reg_1938[3]_i_7_n_5\,
      S(1) => \cnt_1_reg_1938[3]_i_8_n_5\,
      S(0) => \cnt_1_reg_1938[3]_i_9_n_5\
    );
\cnt_1_reg_1938_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => cnt_1_fu_1828_p2(4),
      Q => \cnt_1_reg_1938_reg[6]_0\(3),
      R => '0'
    );
\cnt_1_reg_1938_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => cnt_1_fu_1828_p2(5),
      Q => \cnt_1_reg_1938_reg[6]_0\(4),
      R => '0'
    );
\cnt_1_reg_1938_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => cnt_1_fu_1828_p2(6),
      Q => \cnt_1_reg_1938_reg[6]_0\(5),
      R => '0'
    );
\cnt_1_reg_1938_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cnt_1_reg_1938_reg[3]_i_1_n_5\,
      CO(3) => \NLW_cnt_1_reg_1938_reg[6]_i_1_CO_UNCONNECTED\(3),
      CO(2) => cnt_1_fu_1828_p2(6),
      CO(1) => \NLW_cnt_1_reg_1938_reg[6]_i_1_CO_UNCONNECTED\(1),
      CO(0) => \cnt_1_reg_1938_reg[6]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \cnt_1_reg_1938[6]_i_2_n_5\,
      DI(0) => \cnt_1_reg_1938[6]_i_3_n_5\,
      O(3 downto 2) => \NLW_cnt_1_reg_1938_reg[6]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => cnt_1_fu_1828_p2(5 downto 4),
      S(3 downto 2) => B"01",
      S(1) => \cnt_1_reg_1938[6]_i_4_n_5\,
      S(0) => \cnt_1_reg_1938[6]_i_5_n_5\
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_8
     port map (
      D(1 downto 0) => D(1 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      add_ln46_fu_573_p2(3 downto 0) => add_ln46_fu_573_p2(3 downto 0),
      \ap_CS_fsm_reg[15]\ => \ap_CS_fsm_reg[15]\,
      ap_clk => ap_clk,
      ap_loop_exit_ready_pp0_iter1_reg => ap_loop_exit_ready_pp0_iter1_reg,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sig_allocacmp_x_1(3 downto 0) => ap_sig_allocacmp_x_1(3 downto 0),
      grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_ap_ready => grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_ap_ready,
      grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_ap_start_reg => grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_ap_start_reg,
      \x_1_reg_1849_reg[0]\ => \x_fu_158_reg_n_5_[0]\,
      \x_1_reg_1849_reg[1]\ => \x_fu_158_reg_n_5_[1]\,
      \x_1_reg_1849_reg[2]\ => \x_fu_158_reg_n_5_[2]\,
      \x_1_reg_1849_reg[3]\ => \x_fu_158_reg_n_5_[3]\,
      x_fu_1580 => x_fu_1580
    );
\ram_reg_0_15_0_0_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_layer3_activations_d0(0),
      I1 => Q(2),
      O => d0(0)
    );
\x_1_reg_1849_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => x_1_reg_1849(0),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_layer3_activations_address0(0),
      R => '0'
    );
\x_1_reg_1849_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => x_1_reg_1849(1),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_layer3_activations_address0(1),
      R => '0'
    );
\x_1_reg_1849_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => x_1_reg_1849(2),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_layer3_activations_address0(2),
      R => '0'
    );
\x_1_reg_1849_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => x_1_reg_1849(3),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_layer3_activations_address0(3),
      R => '0'
    );
\x_1_reg_1849_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_sig_allocacmp_x_1(0),
      Q => x_1_reg_1849(0),
      R => '0'
    );
\x_1_reg_1849_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_sig_allocacmp_x_1(1),
      Q => x_1_reg_1849(1),
      R => '0'
    );
\x_1_reg_1849_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_sig_allocacmp_x_1(2),
      Q => x_1_reg_1849(2),
      R => '0'
    );
\x_1_reg_1849_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_sig_allocacmp_x_1(3),
      Q => x_1_reg_1849(3),
      R => '0'
    );
\x_fu_158_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_1580,
      D => add_ln46_fu_573_p2(0),
      Q => \x_fu_158_reg_n_5_[0]\,
      R => '0'
    );
\x_fu_158_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_1580,
      D => add_ln46_fu_573_p2(1),
      Q => \x_fu_158_reg_n_5_[1]\,
      R => '0'
    );
\x_fu_158_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_1580,
      D => add_ln46_fu_573_p2(2),
      Q => \x_fu_158_reg_n_5_[2]\,
      R => '0'
    );
\x_fu_158_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_1580,
      D => add_ln46_fu_573_p2(3),
      Q => \x_fu_158_reg_n_5_[3]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_feedforward_Pipeline_VITIS_LOOP_88_1 is
  port (
    ap_enable_reg_pp0_iter1 : out STD_LOGIC;
    add_ln51_431_fu_16804_p2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    add_ln51_528_fu_17384_p2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    add_ln51_479_fu_17094_p2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    add_ln51_576_fu_17674_p2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    add_ln51_626_fu_17964_p2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    add_ln51_723_fu_18544_p2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    add_ln51_674_fu_18254_p2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    add_ln51_771_fu_18834_p2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \X0_input_278_fu_4300_reg[0]_0\ : out STD_LOGIC;
    \X0_input_56_fu_3412_reg[0]_0\ : out STD_LOGIC;
    \X0_input_575_fu_5488_reg[0]_0\ : out STD_LOGIC;
    \X0_input_155_fu_3808_reg[0]_0\ : out STD_LOGIC;
    \X0_input_736_fu_6132_reg[0]_0\ : out STD_LOGIC;
    \X0_input_596_fu_5572_reg[0]_0\ : out STD_LOGIC;
    \X0_input_659_fu_5824_reg[0]_0\ : out STD_LOGIC;
    \X0_input_738_fu_6140_reg[0]_0\ : out STD_LOGIC;
    \X0_input_449_fu_4984_reg[0]_0\ : out STD_LOGIC;
    \X0_input_754_fu_6204_reg[0]_0\ : out STD_LOGIC;
    \X0_input_560_fu_5428_reg[0]_0\ : out STD_LOGIC;
    \X0_input_621_fu_5672_reg[0]_0\ : out STD_LOGIC;
    \X0_input_41_fu_3352_reg[0]_0\ : out STD_LOGIC;
    \X0_input_417_fu_4856_reg[0]_0\ : out STD_LOGIC;
    \X0_input_479_fu_5104_reg[0]_0\ : out STD_LOGIC;
    \X0_input_290_fu_4348_reg[0]_0\ : out STD_LOGIC;
    \X0_input_349_fu_4584_reg[0]_0\ : out STD_LOGIC;
    \X0_input_650_fu_5788_reg[0]_0\ : out STD_LOGIC;
    \X0_input_668_fu_5860_reg[0]_0\ : out STD_LOGIC;
    \X0_input_280_fu_4308_reg[0]_0\ : out STD_LOGIC;
    \X0_input_367_fu_4656_reg[0]_0\ : out STD_LOGIC;
    \X0_input_568_fu_5460_reg[0]_0\ : out STD_LOGIC;
    \X0_input_295_fu_4368_reg[0]_0\ : out STD_LOGIC;
    \X0_input_745_fu_6168_reg[0]_0\ : out STD_LOGIC;
    \X0_input_291_fu_4352_reg[0]_0\ : out STD_LOGIC;
    \X0_input_617_fu_5656_reg[0]_0\ : out STD_LOGIC;
    \X0_input_40_fu_3348_reg[0]_0\ : out STD_LOGIC;
    \X0_input_767_fu_6256_reg[0]_0\ : out STD_LOGIC;
    \X0_input_190_fu_3948_reg[0]_0\ : out STD_LOGIC;
    \X0_input_631_fu_5712_reg[0]_0\ : out STD_LOGIC;
    \X0_input_218_fu_4060_reg[0]_0\ : out STD_LOGIC;
    \X0_input_557_fu_5416_reg[0]_0\ : out STD_LOGIC;
    \X0_input_597_fu_5576_reg[0]_0\ : out STD_LOGIC;
    \X0_input_447_fu_4976_reg[0]_0\ : out STD_LOGIC;
    \X0_input_753_fu_6200_reg[0]_0\ : out STD_LOGIC;
    \X0_input_724_fu_6084_reg[0]_0\ : out STD_LOGIC;
    \X0_input_710_fu_6028_reg[0]_0\ : out STD_LOGIC;
    \X0_input_4_fu_3204_reg[0]_0\ : out STD_LOGIC;
    \X0_input_167_fu_3856_reg[0]_0\ : out STD_LOGIC;
    \X0_input_359_fu_4624_reg[0]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_ap_start_reg_reg : out STD_LOGIC;
    add_ln51_4_fu_14244_p2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_15_fu_14320_p2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_9_fu_14282_p2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_20_fu_14358_p2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_52_fu_14534_p2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_63_fu_14610_p2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_57_fu_14572_p2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_68_fu_14648_p2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_41_fu_14490_p2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    add_ln51_40_fu_14484_p2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    add_ln51_42_fu_14496_p2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    add_ln51_27_fu_14396_p2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_38_fu_14472_p2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_32_fu_14434_p2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_101_fu_14824_p2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_112_fu_14900_p2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_106_fu_14862_p2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_117_fu_14938_p2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_149_fu_15114_p2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_160_fu_15190_p2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_154_fu_15152_p2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_165_fu_15228_p2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_138_fu_15070_p2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    add_ln51_137_fu_15064_p2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    add_ln51_139_fu_15076_p2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    add_ln51_124_fu_14976_p2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_135_fu_15052_p2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_129_fu_15014_p2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_89_fu_14780_p2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    add_ln51_88_fu_14774_p2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    add_ln51_90_fu_14786_p2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    add_ln51_75_fu_14686_p2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_86_fu_14762_p2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_80_fu_14724_p2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_186_fu_15360_p2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    add_ln51_185_fu_15354_p2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    add_ln51_187_fu_15366_p2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    add_ln51_172_fu_15266_p2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_183_fu_15342_p2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_177_fu_15304_p2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_395_fu_16564_p2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_406_fu_16640_p2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_400_fu_16602_p2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_411_fu_16678_p2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_443_fu_16854_p2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_454_fu_16930_p2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_448_fu_16892_p2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_459_fu_16968_p2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_418_fu_16716_p2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_429_fu_16792_p2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_423_fu_16754_p2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_492_fu_17144_p2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_503_fu_17220_p2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_497_fu_17182_p2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_508_fu_17258_p2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_540_fu_17434_p2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_551_fu_17510_p2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_545_fu_17472_p2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_556_fu_17548_p2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_515_fu_17296_p2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_526_fu_17372_p2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_520_fu_17334_p2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_466_fu_17006_p2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_477_fu_17082_p2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_471_fu_17044_p2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_563_fu_17586_p2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_574_fu_17662_p2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_568_fu_17624_p2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_199_fu_15404_p2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_210_fu_15480_p2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_204_fu_15442_p2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_215_fu_15518_p2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_247_fu_15694_p2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_258_fu_15770_p2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_252_fu_15732_p2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_263_fu_15808_p2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_236_fu_15650_p2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    add_ln51_235_fu_15644_p2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    add_ln51_237_fu_15656_p2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    add_ln51_222_fu_15556_p2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_233_fu_15632_p2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_227_fu_15594_p2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_296_fu_15984_p2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_307_fu_16060_p2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_301_fu_16022_p2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_312_fu_16098_p2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_344_fu_16274_p2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_355_fu_16350_p2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_349_fu_16312_p2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_360_fu_16388_p2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_333_fu_16230_p2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    add_ln51_332_fu_16224_p2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    add_ln51_334_fu_16236_p2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    add_ln51_319_fu_16136_p2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_330_fu_16212_p2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_324_fu_16174_p2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_284_fu_15940_p2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    add_ln51_283_fu_15934_p2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    add_ln51_285_fu_15946_p2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    add_ln51_270_fu_15846_p2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_281_fu_15922_p2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_275_fu_15884_p2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_381_fu_16520_p2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    add_ln51_380_fu_16514_p2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    add_ln51_382_fu_16526_p2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    add_ln51_367_fu_16426_p2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_378_fu_16502_p2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_372_fu_16464_p2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_590_fu_17724_p2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_601_fu_17800_p2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_595_fu_17762_p2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_606_fu_17838_p2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_638_fu_18014_p2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_649_fu_18090_p2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_643_fu_18052_p2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_654_fu_18128_p2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_613_fu_17876_p2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_624_fu_17952_p2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_618_fu_17914_p2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_687_fu_18304_p2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_698_fu_18380_p2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_692_fu_18342_p2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_703_fu_18418_p2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_735_fu_18594_p2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_746_fu_18670_p2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_740_fu_18632_p2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_751_fu_18708_p2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_710_fu_18456_p2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_721_fu_18532_p2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_715_fu_18494_p2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_661_fu_18166_p2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_672_fu_18242_p2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_666_fu_18204_p2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_758_fu_18746_p2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_769_fu_18822_p2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln51_763_fu_18784_p2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 24 downto 0 );
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \add_ln92_fu_11865_p2_carry__1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \add_ln92_fu_11865_p2_carry__2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \add_ln92_fu_11865_p2_carry__3_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \add_ln92_fu_11865_p2_carry__4_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \add_ln92_fu_11865_p2_carry__5_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_ap_start_reg : in STD_LOGIC;
    ap_done_cache_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[2]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_rst_n : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_feedforward_Pipeline_VITIS_LOOP_88_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_feedforward_Pipeline_VITIS_LOOP_88_1 is
  signal \X0_input_100_fu_3588[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_101_fu_3592[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_102_fu_3596[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_103_fu_3600[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_104_fu_3604[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_105_fu_3608[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_106_fu_3612[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_107_fu_3616[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_108_fu_3620[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_109_fu_3624[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_10_fu_3228[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_110_fu_3628[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_111_fu_3632[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_112_fu_3636[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_113_fu_3640[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_114_fu_3644[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_115_fu_3648[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_116_fu_3652[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_117_fu_3656[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_118_fu_3660[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_119_fu_3664[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_11_fu_3232[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_120_fu_3668[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_121_fu_3672[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_122_fu_3676[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_123_fu_3680[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_124_fu_3684[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_124_fu_3684[0]_i_2_n_5\ : STD_LOGIC;
  signal \X0_input_125_fu_3688[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_125_fu_3688[0]_i_2_n_5\ : STD_LOGIC;
  signal \X0_input_126_fu_3692[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_126_fu_3692[0]_i_2_n_5\ : STD_LOGIC;
  signal \X0_input_127_fu_3696[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_127_fu_3696[0]_i_2_n_5\ : STD_LOGIC;
  signal \X0_input_128_fu_3700[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_129_fu_3704[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_12_fu_3236[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_130_fu_3708[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_131_fu_3712[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_132_fu_3716[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_133_fu_3720[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_134_fu_3724[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_135_fu_3728[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_136_fu_3732[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_137_fu_3736[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_138_fu_3740[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_139_fu_3744[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_13_fu_3240[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_140_fu_3748[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_141_fu_3752[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_142_fu_3756[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_143_fu_3760[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_144_fu_3764[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_145_fu_3768[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_146_fu_3772[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_147_fu_3776[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_148_fu_3780[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_149_fu_3784[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_14_fu_3244[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_150_fu_3788[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_151_fu_3792[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_152_fu_3796[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_153_fu_3800[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_154_fu_3804[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_155_fu_3808[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_156_fu_3812[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_157_fu_3816[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_158_fu_3820[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_159_fu_3824[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_15_fu_3248[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_160_fu_3828[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_161_fu_3832[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_162_fu_3836[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_163_fu_3840[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_164_fu_3844[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_165_fu_3848[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_166_fu_3852[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_167_fu_3856[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_168_fu_3860[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_169_fu_3864[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_16_fu_3252[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_170_fu_3868[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_171_fu_3872[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_172_fu_3876[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_173_fu_3880[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_174_fu_3884[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_175_fu_3888[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_176_fu_3892[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_177_fu_3896[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_178_fu_3900[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_179_fu_3904[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_17_fu_3256[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_180_fu_3908[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_181_fu_3912[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_182_fu_3916[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_183_fu_3920[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_184_fu_3924[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_185_fu_3928[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_186_fu_3932[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_187_fu_3936[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_188_fu_3940[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_188_fu_3940[0]_i_2_n_5\ : STD_LOGIC;
  signal \X0_input_189_fu_3944[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_189_fu_3944[0]_i_2_n_5\ : STD_LOGIC;
  signal \X0_input_18_fu_3260[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_190_fu_3948[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_190_fu_3948[0]_i_2_n_5\ : STD_LOGIC;
  signal \X0_input_191_fu_3952[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_191_fu_3952[0]_i_2_n_5\ : STD_LOGIC;
  signal \X0_input_192_fu_3956[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_193_fu_3960[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_194_fu_3964[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_195_fu_3968[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_196_fu_3972[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_197_fu_3976[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_198_fu_3980[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_199_fu_3984[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_19_fu_3264[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_1_fu_3192[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_200_fu_3988[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_201_fu_3992[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_202_fu_3996[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_203_fu_4000[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_204_fu_4004[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_205_fu_4008[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_206_fu_4012[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_207_fu_4016[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_208_fu_4020[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_209_fu_4024[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_20_fu_3268[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_210_fu_4028[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_211_fu_4032[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_212_fu_4036[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_213_fu_4040[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_214_fu_4044[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_215_fu_4048[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_216_fu_4052[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_217_fu_4056[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_218_fu_4060[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_219_fu_4064[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_21_fu_3272[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_220_fu_4068[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_221_fu_4072[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_222_fu_4076[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_223_fu_4080[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_224_fu_4084[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_225_fu_4088[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_226_fu_4092[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_227_fu_4096[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_228_fu_4100[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_229_fu_4104[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_22_fu_3276[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_230_fu_4108[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_231_fu_4112[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_232_fu_4116[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_233_fu_4120[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_234_fu_4124[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_235_fu_4128[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_236_fu_4132[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_237_fu_4136[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_238_fu_4140[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_239_fu_4144[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_23_fu_3280[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_240_fu_4148[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_241_fu_4152[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_242_fu_4156[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_243_fu_4160[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_244_fu_4164[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_245_fu_4168[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_246_fu_4172[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_247_fu_4176[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_248_fu_4180[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_249_fu_4184[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_24_fu_3284[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_250_fu_4188[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_251_fu_4192[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_252_fu_4196[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_252_fu_4196[0]_i_2_n_5\ : STD_LOGIC;
  signal \X0_input_253_fu_4200[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_253_fu_4200[0]_i_2_n_5\ : STD_LOGIC;
  signal \X0_input_254_fu_4204[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_254_fu_4204[0]_i_2_n_5\ : STD_LOGIC;
  signal \X0_input_255_fu_4208[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_255_fu_4208[0]_i_2_n_5\ : STD_LOGIC;
  signal \X0_input_256_fu_4212[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_257_fu_4216[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_258_fu_4220[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_259_fu_4224[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_25_fu_3288[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_260_fu_4228[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_261_fu_4232[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_262_fu_4236[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_263_fu_4240[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_264_fu_4244[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_265_fu_4248[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_266_fu_4252[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_267_fu_4256[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_268_fu_4260[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_269_fu_4264[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_26_fu_3292[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_270_fu_4268[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_271_fu_4272[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_272_fu_4276[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_273_fu_4280[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_274_fu_4284[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_275_fu_4288[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_276_fu_4292[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_277_fu_4296[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_278_fu_4300[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_279_fu_4304[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_27_fu_3296[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_280_fu_4308[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_281_fu_4312[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_282_fu_4316[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_283_fu_4320[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_284_fu_4324[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_285_fu_4328[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_286_fu_4332[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_287_fu_4336[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_288_fu_4340[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_289_fu_4344[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_28_fu_3300[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_290_fu_4348[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_291_fu_4352[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_292_fu_4356[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_293_fu_4360[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_294_fu_4364[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_295_fu_4368[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_296_fu_4372[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_297_fu_4376[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_298_fu_4380[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_299_fu_4384[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_29_fu_3304[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_2_fu_3196[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_300_fu_4388[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_301_fu_4392[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_302_fu_4396[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_303_fu_4400[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_304_fu_4404[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_305_fu_4408[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_306_fu_4412[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_307_fu_4416[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_308_fu_4420[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_309_fu_4424[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_30_fu_3308[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_310_fu_4428[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_311_fu_4432[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_312_fu_4436[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_313_fu_4440[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_314_fu_4444[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_315_fu_4448[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_316_fu_4452[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_316_fu_4452[0]_i_2_n_5\ : STD_LOGIC;
  signal \X0_input_317_fu_4456[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_317_fu_4456[0]_i_2_n_5\ : STD_LOGIC;
  signal \X0_input_318_fu_4460[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_318_fu_4460[0]_i_2_n_5\ : STD_LOGIC;
  signal \X0_input_319_fu_4464[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_319_fu_4464[0]_i_2_n_5\ : STD_LOGIC;
  signal \X0_input_31_fu_3312[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_320_fu_4468[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_321_fu_4472[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_322_fu_4476[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_323_fu_4480[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_324_fu_4484[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_325_fu_4488[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_326_fu_4492[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_327_fu_4496[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_328_fu_4500[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_329_fu_4504[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_32_fu_3316[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_330_fu_4508[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_331_fu_4512[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_332_fu_4516[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_333_fu_4520[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_334_fu_4524[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_335_fu_4528[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_336_fu_4532[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_337_fu_4536[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_338_fu_4540[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_339_fu_4544[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_33_fu_3320[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_340_fu_4548[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_341_fu_4552[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_342_fu_4556[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_343_fu_4560[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_344_fu_4564[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_345_fu_4568[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_346_fu_4572[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_347_fu_4576[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_348_fu_4580[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_349_fu_4584[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_34_fu_3324[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_350_fu_4588[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_351_fu_4592[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_352_fu_4596[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_353_fu_4600[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_354_fu_4604[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_355_fu_4608[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_356_fu_4612[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_357_fu_4616[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_358_fu_4620[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_359_fu_4624[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_35_fu_3328[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_360_fu_4628[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_361_fu_4632[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_362_fu_4636[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_363_fu_4640[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_364_fu_4644[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_365_fu_4648[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_366_fu_4652[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_367_fu_4656[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_368_fu_4660[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_369_fu_4664[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_36_fu_3332[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_370_fu_4668[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_371_fu_4672[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_372_fu_4676[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_373_fu_4680[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_374_fu_4684[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_375_fu_4688[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_376_fu_4692[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_377_fu_4696[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_378_fu_4700[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_379_fu_4704[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_37_fu_3336[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_380_fu_4708[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_380_fu_4708[0]_i_2_n_5\ : STD_LOGIC;
  signal \X0_input_381_fu_4712[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_381_fu_4712[0]_i_2_n_5\ : STD_LOGIC;
  signal \X0_input_382_fu_4716[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_382_fu_4716[0]_i_2_n_5\ : STD_LOGIC;
  signal \X0_input_383_fu_4720[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_383_fu_4720[0]_i_2_n_5\ : STD_LOGIC;
  signal \X0_input_384_fu_4724[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_385_fu_4728[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_386_fu_4732[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_387_fu_4736[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_388_fu_4740[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_389_fu_4744[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_38_fu_3340[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_390_fu_4748[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_391_fu_4752[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_392_fu_4756[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_393_fu_4760[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_394_fu_4764[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_395_fu_4768[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_396_fu_4772[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_397_fu_4776[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_398_fu_4780[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_399_fu_4784[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_39_fu_3344[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_3_fu_3200[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_400_fu_4788[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_401_fu_4792[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_402_fu_4796[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_403_fu_4800[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_404_fu_4804[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_405_fu_4808[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_406_fu_4812[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_407_fu_4816[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_408_fu_4820[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_409_fu_4824[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_40_fu_3348[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_410_fu_4828[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_411_fu_4832[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_412_fu_4836[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_413_fu_4840[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_414_fu_4844[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_415_fu_4848[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_416_fu_4852[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_417_fu_4856[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_418_fu_4860[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_419_fu_4864[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_41_fu_3352[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_420_fu_4868[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_421_fu_4872[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_422_fu_4876[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_423_fu_4880[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_424_fu_4884[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_425_fu_4888[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_426_fu_4892[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_427_fu_4896[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_428_fu_4900[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_429_fu_4904[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_42_fu_3356[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_430_fu_4908[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_431_fu_4912[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_432_fu_4916[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_433_fu_4920[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_434_fu_4924[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_435_fu_4928[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_436_fu_4932[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_437_fu_4936[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_438_fu_4940[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_439_fu_4944[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_43_fu_3360[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_440_fu_4948[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_441_fu_4952[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_442_fu_4956[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_443_fu_4960[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_444_fu_4964[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_444_fu_4964[0]_i_2_n_5\ : STD_LOGIC;
  signal \X0_input_445_fu_4968[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_445_fu_4968[0]_i_2_n_5\ : STD_LOGIC;
  signal \X0_input_446_fu_4972[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_446_fu_4972[0]_i_2_n_5\ : STD_LOGIC;
  signal \X0_input_447_fu_4976[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_447_fu_4976[0]_i_2_n_5\ : STD_LOGIC;
  signal \X0_input_448_fu_4980[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_449_fu_4984[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_44_fu_3364[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_450_fu_4988[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_451_fu_4992[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_452_fu_4996[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_453_fu_5000[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_454_fu_5004[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_455_fu_5008[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_456_fu_5012[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_457_fu_5016[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_458_fu_5020[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_459_fu_5024[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_45_fu_3368[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_460_fu_5028[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_461_fu_5032[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_462_fu_5036[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_463_fu_5040[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_464_fu_5044[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_465_fu_5048[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_466_fu_5052[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_467_fu_5056[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_468_fu_5060[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_469_fu_5064[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_46_fu_3372[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_470_fu_5068[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_471_fu_5072[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_472_fu_5076[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_473_fu_5080[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_474_fu_5084[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_475_fu_5088[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_476_fu_5092[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_477_fu_5096[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_478_fu_5100[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_479_fu_5104[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_47_fu_3376[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_480_fu_5108[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_481_fu_5112[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_482_fu_5116[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_483_fu_5120[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_484_fu_5124[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_485_fu_5128[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_486_fu_5132[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_487_fu_5136[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_488_fu_5140[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_489_fu_5144[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_48_fu_3380[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_490_fu_5148[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_491_fu_5152[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_492_fu_5156[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_493_fu_5160[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_494_fu_5164[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_495_fu_5168[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_496_fu_5172[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_497_fu_5176[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_498_fu_5180[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_499_fu_5184[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_49_fu_3384[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_4_fu_3204[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_500_fu_5188[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_501_fu_5192[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_502_fu_5196[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_503_fu_5200[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_504_fu_5204[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_505_fu_5208[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_506_fu_5212[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_507_fu_5216[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_508_fu_5220[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_508_fu_5220[0]_i_2_n_5\ : STD_LOGIC;
  signal \X0_input_509_fu_5224[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_509_fu_5224[0]_i_2_n_5\ : STD_LOGIC;
  signal \X0_input_50_fu_3388[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_510_fu_5228[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_510_fu_5228[0]_i_2_n_5\ : STD_LOGIC;
  signal \X0_input_511_fu_5232[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_511_fu_5232[0]_i_2_n_5\ : STD_LOGIC;
  signal \X0_input_512_fu_5236[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_513_fu_5240[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_514_fu_5244[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_515_fu_5248[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_516_fu_5252[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_517_fu_5256[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_517_fu_5256[0]_i_2_n_5\ : STD_LOGIC;
  signal \X0_input_518_fu_5260[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_519_fu_5264[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_51_fu_3392[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_520_fu_5268[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_521_fu_5272[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_522_fu_5276[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_523_fu_5280[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_524_fu_5284[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_525_fu_5288[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_526_fu_5292[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_527_fu_5296[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_528_fu_5300[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_529_fu_5304[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_52_fu_3396[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_530_fu_5308[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_531_fu_5312[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_532_fu_5316[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_533_fu_5320[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_534_fu_5324[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_535_fu_5328[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_536_fu_5332[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_537_fu_5336[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_538_fu_5340[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_539_fu_5344[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_53_fu_3400[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_540_fu_5348[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_541_fu_5352[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_542_fu_5356[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_543_fu_5360[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_544_fu_5364[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_545_fu_5368[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_546_fu_5372[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_547_fu_5376[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_548_fu_5380[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_549_fu_5384[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_54_fu_3404[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_550_fu_5388[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_551_fu_5392[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_552_fu_5396[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_553_fu_5400[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_554_fu_5404[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_555_fu_5408[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_556_fu_5412[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_557_fu_5416[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_558_fu_5420[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_559_fu_5424[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_55_fu_3408[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_560_fu_5428[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_561_fu_5432[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_562_fu_5436[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_563_fu_5440[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_564_fu_5444[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_565_fu_5448[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_566_fu_5452[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_567_fu_5456[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_568_fu_5460[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_569_fu_5464[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_56_fu_3412[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_570_fu_5468[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_571_fu_5472[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_572_fu_5476[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_572_fu_5476[0]_i_2_n_5\ : STD_LOGIC;
  signal \X0_input_573_fu_5480[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_573_fu_5480[0]_i_2_n_5\ : STD_LOGIC;
  signal \X0_input_574_fu_5484[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_574_fu_5484[0]_i_2_n_5\ : STD_LOGIC;
  signal \X0_input_575_fu_5488[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_575_fu_5488[0]_i_2_n_5\ : STD_LOGIC;
  signal \X0_input_576_fu_5492[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_577_fu_5496[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_578_fu_5500[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_579_fu_5504[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_57_fu_3416[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_580_fu_5508[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_581_fu_5512[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_582_fu_5516[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_583_fu_5520[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_584_fu_5524[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_585_fu_5528[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_586_fu_5532[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_587_fu_5536[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_588_fu_5540[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_589_fu_5544[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_58_fu_3420[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_590_fu_5548[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_591_fu_5552[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_592_fu_5556[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_593_fu_5560[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_594_fu_5564[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_595_fu_5568[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_596_fu_5572[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_597_fu_5576[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_598_fu_5580[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_599_fu_5584[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_59_fu_3424[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_5_fu_3208[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_600_fu_5588[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_601_fu_5592[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_602_fu_5596[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_603_fu_5600[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_604_fu_5604[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_605_fu_5608[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_606_fu_5612[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_607_fu_5616[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_608_fu_5620[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_609_fu_5624[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_60_fu_3428[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_60_fu_3428[0]_i_2_n_5\ : STD_LOGIC;
  signal \X0_input_610_fu_5628[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_611_fu_5632[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_612_fu_5636[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_613_fu_5640[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_614_fu_5644[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_615_fu_5648[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_616_fu_5652[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_617_fu_5656[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_618_fu_5660[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_619_fu_5664[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_61_fu_3432[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_61_fu_3432[0]_i_2_n_5\ : STD_LOGIC;
  signal \X0_input_620_fu_5668[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_621_fu_5672[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_622_fu_5676[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_623_fu_5680[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_624_fu_5684[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_625_fu_5688[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_626_fu_5692[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_627_fu_5696[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_628_fu_5700[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_629_fu_5704[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_62_fu_3436[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_62_fu_3436[0]_i_2_n_5\ : STD_LOGIC;
  signal \X0_input_630_fu_5708[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_631_fu_5712[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_632_fu_5716[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_633_fu_5720[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_634_fu_5724[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_635_fu_5728[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_636_fu_5732[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_636_fu_5732[0]_i_2_n_5\ : STD_LOGIC;
  signal \X0_input_637_fu_5736[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_637_fu_5736[0]_i_2_n_5\ : STD_LOGIC;
  signal \X0_input_638_fu_5740[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_638_fu_5740[0]_i_2_n_5\ : STD_LOGIC;
  signal \X0_input_639_fu_5744[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_639_fu_5744[0]_i_2_n_5\ : STD_LOGIC;
  signal \X0_input_63_fu_3440[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_63_fu_3440[0]_i_2_n_5\ : STD_LOGIC;
  signal \X0_input_640_fu_5748[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_641_fu_5752[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_642_fu_5756[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_643_fu_5760[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_644_fu_5764[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_645_fu_5768[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_646_fu_5772[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_647_fu_5776[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_648_fu_5780[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_649_fu_5784[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_64_fu_3444[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_650_fu_5788[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_651_fu_5792[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_652_fu_5796[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_653_fu_5800[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_654_fu_5804[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_655_fu_5808[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_656_fu_5812[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_657_fu_5816[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_658_fu_5820[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_659_fu_5824[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_65_fu_3448[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_660_fu_5828[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_661_fu_5832[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_662_fu_5836[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_663_fu_5840[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_664_fu_5844[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_665_fu_5848[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_666_fu_5852[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_667_fu_5856[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_668_fu_5860[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_669_fu_5864[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_66_fu_3452[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_670_fu_5868[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_671_fu_5872[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_672_fu_5876[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_673_fu_5880[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_674_fu_5884[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_675_fu_5888[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_676_fu_5892[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_677_fu_5896[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_678_fu_5900[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_679_fu_5904[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_67_fu_3456[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_680_fu_5908[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_681_fu_5912[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_682_fu_5916[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_683_fu_5920[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_684_fu_5924[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_685_fu_5928[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_686_fu_5932[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_687_fu_5936[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_688_fu_5940[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_689_fu_5944[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_68_fu_3460[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_690_fu_5948[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_691_fu_5952[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_692_fu_5956[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_693_fu_5960[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_694_fu_5964[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_695_fu_5968[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_696_fu_5972[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_697_fu_5976[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_698_fu_5980[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_699_fu_5984[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_69_fu_3464[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_6_fu_3212[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_700_fu_5988[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_700_fu_5988[0]_i_2_n_5\ : STD_LOGIC;
  signal \X0_input_701_fu_5992[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_701_fu_5992[0]_i_2_n_5\ : STD_LOGIC;
  signal \X0_input_702_fu_5996[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_702_fu_5996[0]_i_2_n_5\ : STD_LOGIC;
  signal \X0_input_703_fu_6000[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_703_fu_6000[0]_i_2_n_5\ : STD_LOGIC;
  signal \X0_input_704_fu_6004[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_705_fu_6008[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_706_fu_6012[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_707_fu_6016[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_708_fu_6020[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_709_fu_6024[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_70_fu_3468[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_710_fu_6028[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_711_fu_6032[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_712_fu_6036[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_713_fu_6040[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_714_fu_6044[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_715_fu_6048[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_716_fu_6052[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_717_fu_6056[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_718_fu_6060[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_719_fu_6064[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_719_fu_6064[0]_i_2_n_5\ : STD_LOGIC;
  signal \X0_input_71_fu_3472[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_720_fu_6068[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_721_fu_6072[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_722_fu_6076[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_723_fu_6080[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_723_fu_6080[0]_i_2_n_5\ : STD_LOGIC;
  signal \X0_input_724_fu_6084[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_725_fu_6088[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_726_fu_6092[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_727_fu_6096[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_727_fu_6096[0]_i_2_n_5\ : STD_LOGIC;
  signal \X0_input_728_fu_6100[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_729_fu_6104[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_72_fu_3476[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_730_fu_6108[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_731_fu_6112[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_731_fu_6112[0]_i_2_n_5\ : STD_LOGIC;
  signal \X0_input_732_fu_6116[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_733_fu_6120[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_734_fu_6124[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_735_fu_6128[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_735_fu_6128[0]_i_2_n_5\ : STD_LOGIC;
  signal \X0_input_736_fu_6132[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_737_fu_6136[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_738_fu_6140[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_739_fu_6144[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_739_fu_6144[0]_i_2_n_5\ : STD_LOGIC;
  signal \X0_input_73_fu_3480[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_740_fu_6148[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_741_fu_6152[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_742_fu_6156[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_743_fu_6160[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_743_fu_6160[0]_i_2_n_5\ : STD_LOGIC;
  signal \X0_input_744_fu_6164[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_745_fu_6168[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_746_fu_6172[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_747_fu_6176[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_747_fu_6176[0]_i_2_n_5\ : STD_LOGIC;
  signal \X0_input_748_fu_6180[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_749_fu_6184[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_74_fu_3484[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_750_fu_6188[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_751_fu_6192[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_751_fu_6192[0]_i_2_n_5\ : STD_LOGIC;
  signal \X0_input_752_fu_6196[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_753_fu_6200[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_754_fu_6204[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_755_fu_6208[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_755_fu_6208[0]_i_2_n_5\ : STD_LOGIC;
  signal \X0_input_756_fu_6212[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_757_fu_6216[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_758_fu_6220[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_759_fu_6224[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_759_fu_6224[0]_i_2_n_5\ : STD_LOGIC;
  signal \X0_input_75_fu_3488[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_760_fu_6228[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_761_fu_6232[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_762_fu_6236[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_763_fu_6240[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_763_fu_6240[0]_i_2_n_5\ : STD_LOGIC;
  signal \X0_input_764_fu_6244[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_764_fu_6244[0]_i_2_n_5\ : STD_LOGIC;
  signal \X0_input_765_fu_6248[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_765_fu_6248[0]_i_2_n_5\ : STD_LOGIC;
  signal \X0_input_765_fu_6248[0]_i_3_n_5\ : STD_LOGIC;
  signal \X0_input_766_fu_6252[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_766_fu_6252[0]_i_2_n_5\ : STD_LOGIC;
  signal \X0_input_767_fu_6256[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_767_fu_6256[0]_i_2_n_5\ : STD_LOGIC;
  signal \X0_input_767_fu_6256[0]_i_3_n_5\ : STD_LOGIC;
  signal \X0_input_767_fu_6256[0]_i_4_n_5\ : STD_LOGIC;
  signal \X0_input_768_fu_6260[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_769_fu_6264[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_76_fu_3492[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_770_fu_6268[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_771_fu_6272[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_771_fu_6272[0]_i_2_n_5\ : STD_LOGIC;
  signal \X0_input_772_fu_6276[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_773_fu_6280[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_774_fu_6284[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_775_fu_6288[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_775_fu_6288[0]_i_2_n_5\ : STD_LOGIC;
  signal \X0_input_776_fu_6292[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_777_fu_6296[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_778_fu_6300[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_779_fu_6304[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_779_fu_6304[0]_i_2_n_5\ : STD_LOGIC;
  signal \X0_input_77_fu_3496[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_780_fu_6308[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_780_fu_6308[0]_i_2_n_5\ : STD_LOGIC;
  signal \X0_input_781_fu_6312[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_781_fu_6312[0]_i_2_n_5\ : STD_LOGIC;
  signal \X0_input_781_fu_6312[0]_i_3_n_5\ : STD_LOGIC;
  signal \X0_input_782_fu_6316[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_782_fu_6316[0]_i_2_n_5\ : STD_LOGIC;
  signal \X0_input_782_fu_6316[0]_i_3_n_5\ : STD_LOGIC;
  signal \X0_input_783_fu_6320[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_783_fu_6320[0]_i_2_n_5\ : STD_LOGIC;
  signal \X0_input_783_fu_6320[0]_i_3_n_5\ : STD_LOGIC;
  signal \X0_input_783_fu_6320[0]_i_4_n_5\ : STD_LOGIC;
  signal \X0_input_783_fu_6320[0]_i_5_n_5\ : STD_LOGIC;
  signal \X0_input_78_fu_3500[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_79_fu_3504[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_7_fu_3216[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_80_fu_3508[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_81_fu_3512[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_82_fu_3516[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_83_fu_3520[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_84_fu_3524[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_85_fu_3528[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_86_fu_3532[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_87_fu_3536[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_88_fu_3540[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_89_fu_3544[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_8_fu_3220[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_90_fu_3548[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_91_fu_3552[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_92_fu_3556[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_93_fu_3560[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_94_fu_3564[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_95_fu_3568[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_96_fu_3572[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_97_fu_3576[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_98_fu_3580[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_99_fu_3584[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_9_fu_3224[0]_i_1_n_5\ : STD_LOGIC;
  signal \X0_input_fu_3188[0]_i_1_n_5\ : STD_LOGIC;
  signal add_ln88_fu_11844_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal add_ln92_fu_11865_p2 : STD_LOGIC_VECTOR ( 31 downto 30 );
  signal \add_ln92_fu_11865_p2_carry__0_n_5\ : STD_LOGIC;
  signal \add_ln92_fu_11865_p2_carry__0_n_6\ : STD_LOGIC;
  signal \add_ln92_fu_11865_p2_carry__0_n_7\ : STD_LOGIC;
  signal \add_ln92_fu_11865_p2_carry__0_n_8\ : STD_LOGIC;
  signal \add_ln92_fu_11865_p2_carry__1_n_5\ : STD_LOGIC;
  signal \add_ln92_fu_11865_p2_carry__1_n_6\ : STD_LOGIC;
  signal \add_ln92_fu_11865_p2_carry__1_n_7\ : STD_LOGIC;
  signal \add_ln92_fu_11865_p2_carry__1_n_8\ : STD_LOGIC;
  signal \add_ln92_fu_11865_p2_carry__2_n_5\ : STD_LOGIC;
  signal \add_ln92_fu_11865_p2_carry__2_n_6\ : STD_LOGIC;
  signal \add_ln92_fu_11865_p2_carry__2_n_7\ : STD_LOGIC;
  signal \add_ln92_fu_11865_p2_carry__2_n_8\ : STD_LOGIC;
  signal \add_ln92_fu_11865_p2_carry__3_n_5\ : STD_LOGIC;
  signal \add_ln92_fu_11865_p2_carry__3_n_6\ : STD_LOGIC;
  signal \add_ln92_fu_11865_p2_carry__3_n_7\ : STD_LOGIC;
  signal \add_ln92_fu_11865_p2_carry__3_n_8\ : STD_LOGIC;
  signal \add_ln92_fu_11865_p2_carry__4_n_5\ : STD_LOGIC;
  signal \add_ln92_fu_11865_p2_carry__4_n_6\ : STD_LOGIC;
  signal \add_ln92_fu_11865_p2_carry__4_n_7\ : STD_LOGIC;
  signal \add_ln92_fu_11865_p2_carry__4_n_8\ : STD_LOGIC;
  signal add_ln92_fu_11865_p2_carry_n_5 : STD_LOGIC;
  signal add_ln92_fu_11865_p2_carry_n_6 : STD_LOGIC;
  signal add_ln92_fu_11865_p2_carry_n_7 : STD_LOGIC;
  signal add_ln92_fu_11865_p2_carry_n_8 : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter1\ : STD_LOGIC;
  signal ap_sig_allocacmp_i_2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal flow_control_loop_pipe_sequential_init_U_n_24 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_25 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_28 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_100_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_101_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_102_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_103_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_104_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_105_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_106_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_107_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_108_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_109_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_10_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_110_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_111_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_112_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_113_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_114_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_115_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_116_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_117_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_118_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_119_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_11_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_120_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_121_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_122_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_123_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_124_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_125_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_126_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_127_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_128_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_129_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_12_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_130_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_131_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_132_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_133_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_134_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_135_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_136_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_137_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_138_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_139_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_13_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_140_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_141_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_142_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_143_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_144_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_145_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_146_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_147_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_148_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_149_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_14_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_150_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_151_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_152_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_153_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_154_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_155_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_156_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_157_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_158_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_159_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_15_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_160_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_161_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_162_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_163_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_164_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_165_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_166_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_167_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_168_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_169_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_16_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_170_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_171_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_172_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_173_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_174_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_175_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_176_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_177_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_178_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_179_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_17_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_180_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_181_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_182_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_183_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_184_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_185_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_186_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_187_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_188_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_189_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_18_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_190_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_191_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_192_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_193_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_194_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_195_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_196_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_197_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_198_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_199_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_19_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_1_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_200_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_201_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_202_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_203_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_204_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_205_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_206_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_207_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_208_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_209_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_20_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_210_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_211_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_212_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_213_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_214_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_215_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_216_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_217_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_218_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_219_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_21_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_220_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_221_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_222_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_223_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_224_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_225_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_226_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_227_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_228_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_229_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_22_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_230_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_231_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_232_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_233_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_234_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_235_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_236_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_237_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_238_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_239_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_23_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_240_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_241_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_242_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_243_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_244_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_245_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_246_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_247_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_248_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_249_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_24_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_250_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_251_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_252_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_253_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_254_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_255_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_256_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_257_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_258_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_259_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_25_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_260_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_261_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_262_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_263_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_264_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_265_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_266_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_267_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_268_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_269_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_26_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_270_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_271_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_272_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_273_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_274_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_275_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_276_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_277_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_278_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_279_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_27_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_280_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_281_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_282_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_283_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_284_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_285_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_286_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_287_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_288_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_289_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_28_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_290_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_291_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_292_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_293_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_294_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_295_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_296_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_297_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_298_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_299_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_29_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_2_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_300_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_301_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_302_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_303_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_304_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_305_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_306_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_307_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_308_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_309_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_30_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_310_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_311_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_312_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_313_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_314_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_315_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_316_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_317_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_318_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_319_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_31_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_320_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_321_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_322_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_323_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_324_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_325_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_326_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_327_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_328_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_329_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_32_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_330_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_331_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_332_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_333_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_334_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_335_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_336_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_337_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_338_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_339_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_33_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_340_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_341_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_342_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_343_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_344_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_345_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_346_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_347_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_348_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_349_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_34_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_350_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_351_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_352_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_353_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_354_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_355_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_356_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_357_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_358_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_359_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_35_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_360_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_361_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_362_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_363_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_364_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_365_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_366_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_367_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_368_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_369_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_36_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_370_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_371_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_372_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_373_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_374_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_375_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_376_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_377_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_378_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_379_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_37_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_380_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_381_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_382_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_383_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_384_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_385_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_386_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_387_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_388_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_389_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_38_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_390_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_391_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_392_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_393_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_394_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_395_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_396_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_397_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_398_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_399_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_39_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_3_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_400_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_401_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_402_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_403_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_404_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_405_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_406_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_407_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_408_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_409_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_40_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_410_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_411_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_412_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_413_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_414_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_415_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_416_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_417_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_418_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_419_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_41_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_420_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_421_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_422_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_423_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_424_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_425_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_426_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_427_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_428_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_429_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_42_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_430_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_431_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_432_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_433_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_434_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_435_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_436_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_437_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_438_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_439_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_43_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_440_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_441_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_442_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_443_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_444_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_445_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_446_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_447_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_448_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_449_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_44_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_450_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_451_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_452_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_453_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_454_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_455_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_456_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_457_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_458_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_459_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_45_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_460_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_461_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_462_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_463_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_464_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_465_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_466_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_467_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_468_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_469_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_46_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_470_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_471_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_472_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_473_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_474_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_475_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_476_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_477_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_478_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_479_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_47_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_480_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_481_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_482_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_483_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_484_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_485_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_486_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_487_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_488_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_489_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_48_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_490_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_491_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_492_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_493_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_494_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_495_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_496_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_497_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_498_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_499_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_49_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_4_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_500_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_501_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_502_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_503_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_504_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_505_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_506_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_507_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_508_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_509_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_50_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_510_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_511_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_512_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_513_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_514_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_515_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_516_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_517_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_518_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_519_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_51_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_520_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_521_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_522_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_523_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_524_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_525_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_526_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_527_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_528_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_529_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_52_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_530_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_531_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_532_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_533_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_534_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_535_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_536_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_537_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_538_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_539_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_53_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_540_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_541_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_542_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_543_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_544_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_545_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_546_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_547_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_548_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_549_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_54_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_550_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_551_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_552_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_553_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_554_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_555_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_556_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_557_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_558_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_559_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_55_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_560_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_561_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_562_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_563_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_564_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_565_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_566_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_567_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_568_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_569_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_56_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_570_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_571_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_572_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_573_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_574_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_575_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_576_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_577_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_578_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_579_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_57_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_580_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_581_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_582_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_583_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_584_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_585_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_586_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_587_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_588_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_589_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_58_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_590_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_591_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_592_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_593_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_594_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_595_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_596_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_597_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_598_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_599_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_59_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_5_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_600_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_601_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_602_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_603_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_604_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_605_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_606_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_607_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_608_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_609_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_60_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_610_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_611_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_612_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_613_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_614_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_615_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_616_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_617_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_618_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_619_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_61_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_620_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_621_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_622_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_623_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_624_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_625_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_626_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_627_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_628_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_629_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_62_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_630_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_631_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_632_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_633_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_634_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_635_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_636_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_637_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_638_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_639_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_63_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_640_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_641_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_642_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_643_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_644_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_645_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_646_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_647_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_648_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_649_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_64_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_650_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_651_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_652_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_653_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_654_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_655_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_656_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_657_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_658_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_659_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_65_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_660_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_661_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_662_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_663_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_664_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_665_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_666_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_667_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_668_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_669_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_66_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_670_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_671_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_672_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_673_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_674_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_675_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_676_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_677_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_678_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_679_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_67_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_680_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_681_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_682_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_683_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_684_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_685_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_686_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_687_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_688_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_689_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_68_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_690_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_691_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_692_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_693_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_694_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_695_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_696_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_697_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_698_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_699_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_69_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_6_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_700_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_701_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_702_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_703_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_704_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_705_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_706_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_707_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_708_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_709_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_70_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_710_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_711_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_712_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_713_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_714_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_715_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_716_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_717_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_718_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_719_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_71_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_720_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_721_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_722_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_723_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_724_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_725_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_726_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_727_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_728_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_729_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_72_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_730_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_731_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_732_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_733_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_734_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_735_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_736_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_737_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_738_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_739_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_73_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_740_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_741_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_742_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_743_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_744_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_745_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_746_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_747_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_748_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_749_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_74_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_750_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_751_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_752_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_753_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_754_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_755_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_756_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_757_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_758_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_759_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_75_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_760_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_761_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_762_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_763_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_764_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_765_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_766_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_767_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_768_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_769_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_76_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_770_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_771_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_772_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_773_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_774_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_775_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_776_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_777_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_778_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_779_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_77_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_780_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_781_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_782_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_783_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_78_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_79_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_7_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_80_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_81_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_82_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_83_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_84_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_85_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_86_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_87_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_88_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_89_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_8_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_90_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_91_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_92_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_93_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_94_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_95_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_96_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_97_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_98_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_99_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_9_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i_2_reg_23648 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal i_fu_3184 : STD_LOGIC;
  signal \i_fu_3184_reg_n_5_[0]\ : STD_LOGIC;
  signal \i_fu_3184_reg_n_5_[1]\ : STD_LOGIC;
  signal \i_fu_3184_reg_n_5_[2]\ : STD_LOGIC;
  signal \i_fu_3184_reg_n_5_[3]\ : STD_LOGIC;
  signal \i_fu_3184_reg_n_5_[4]\ : STD_LOGIC;
  signal \i_fu_3184_reg_n_5_[5]\ : STD_LOGIC;
  signal \i_fu_3184_reg_n_5_[6]\ : STD_LOGIC;
  signal \i_fu_3184_reg_n_5_[7]\ : STD_LOGIC;
  signal \i_fu_3184_reg_n_5_[8]\ : STD_LOGIC;
  signal \i_fu_3184_reg_n_5_[9]\ : STD_LOGIC;
  signal NLW_add_ln92_fu_11865_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_add_ln92_fu_11865_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_add_ln92_fu_11865_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_add_ln92_fu_11865_p2_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_add_ln92_fu_11865_p2_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_add_ln92_fu_11865_p2_carry__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_add_ln92_fu_11865_p2_carry__5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_add_ln92_fu_11865_p2_carry__5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \X0_input_124_fu_3684[0]_i_1\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \X0_input_124_fu_3684[0]_i_2\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \X0_input_125_fu_3688[0]_i_2\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \X0_input_126_fu_3692[0]_i_2\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \X0_input_127_fu_3696[0]_i_2\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \X0_input_142_fu_3756[0]_i_1\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \X0_input_155_fu_3808[0]_i_1\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \X0_input_167_fu_3856[0]_i_1\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \X0_input_173_fu_3880[0]_i_1\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \X0_input_188_fu_3940[0]_i_2\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \X0_input_189_fu_3944[0]_i_2\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \X0_input_190_fu_3948[0]_i_1\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \X0_input_190_fu_3948[0]_i_2\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \X0_input_191_fu_3952[0]_i_2\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \X0_input_19_fu_3264[0]_i_1\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \X0_input_206_fu_4012[0]_i_1\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \X0_input_208_fu_4020[0]_i_1\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \X0_input_218_fu_4060[0]_i_1\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \X0_input_219_fu_4064[0]_i_1\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \X0_input_242_fu_4156[0]_i_1\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \X0_input_252_fu_4196[0]_i_2\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \X0_input_253_fu_4200[0]_i_2\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \X0_input_254_fu_4204[0]_i_2\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \X0_input_255_fu_4208[0]_i_2\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \X0_input_278_fu_4300[0]_i_1\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \X0_input_280_fu_4308[0]_i_1\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \X0_input_290_fu_4348[0]_i_1\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \X0_input_291_fu_4352[0]_i_1\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \X0_input_301_fu_4392[0]_i_1\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \X0_input_310_fu_4428[0]_i_1\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \X0_input_316_fu_4452[0]_i_2\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \X0_input_317_fu_4456[0]_i_2\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \X0_input_318_fu_4460[0]_i_2\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \X0_input_319_fu_4464[0]_i_2\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \X0_input_31_fu_3312[0]_i_1\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \X0_input_326_fu_4492[0]_i_1\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \X0_input_336_fu_4532[0]_i_1\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \X0_input_341_fu_4552[0]_i_1\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \X0_input_343_fu_4560[0]_i_1\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \X0_input_349_fu_4584[0]_i_1\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \X0_input_359_fu_4624[0]_i_1\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \X0_input_367_fu_4656[0]_i_1\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \X0_input_372_fu_4676[0]_i_1\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \X0_input_380_fu_4708[0]_i_2\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \X0_input_381_fu_4712[0]_i_2\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \X0_input_382_fu_4716[0]_i_2\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \X0_input_383_fu_4720[0]_i_2\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \X0_input_40_fu_3348[0]_i_1\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \X0_input_417_fu_4856[0]_i_1\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \X0_input_433_fu_4920[0]_i_1\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \X0_input_444_fu_4964[0]_i_2\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \X0_input_445_fu_4968[0]_i_2\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \X0_input_446_fu_4972[0]_i_2\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \X0_input_447_fu_4976[0]_i_1\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \X0_input_447_fu_4976[0]_i_2\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \X0_input_449_fu_4984[0]_i_1\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \X0_input_465_fu_5048[0]_i_1\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \X0_input_470_fu_5068[0]_i_1\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \X0_input_479_fu_5104[0]_i_1\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \X0_input_501_fu_5192[0]_i_1\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \X0_input_508_fu_5220[0]_i_2\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \X0_input_509_fu_5224[0]_i_2\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \X0_input_510_fu_5228[0]_i_2\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \X0_input_511_fu_5232[0]_i_2\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \X0_input_512_fu_5236[0]_i_1\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \X0_input_514_fu_5244[0]_i_1\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \X0_input_521_fu_5272[0]_i_1\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \X0_input_531_fu_5312[0]_i_1\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \X0_input_557_fu_5416[0]_i_1\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \X0_input_560_fu_5428[0]_i_1\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \X0_input_565_fu_5448[0]_i_1\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \X0_input_568_fu_5460[0]_i_1\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \X0_input_56_fu_3412[0]_i_1\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \X0_input_572_fu_5476[0]_i_2\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \X0_input_573_fu_5480[0]_i_2\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \X0_input_574_fu_5484[0]_i_2\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \X0_input_575_fu_5488[0]_i_2\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \X0_input_596_fu_5572[0]_i_1\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \X0_input_604_fu_5604[0]_i_1\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \X0_input_60_fu_3428[0]_i_2\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \X0_input_617_fu_5656[0]_i_1\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \X0_input_61_fu_3432[0]_i_2\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \X0_input_621_fu_5672[0]_i_1\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \X0_input_628_fu_5700[0]_i_1\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \X0_input_62_fu_3436[0]_i_2\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \X0_input_631_fu_5712[0]_i_1\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \X0_input_636_fu_5732[0]_i_2\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \X0_input_637_fu_5736[0]_i_2\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \X0_input_638_fu_5740[0]_i_2\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \X0_input_639_fu_5744[0]_i_2\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \X0_input_63_fu_3440[0]_i_2\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \X0_input_659_fu_5824[0]_i_1\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \X0_input_668_fu_5860[0]_i_1\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \X0_input_677_fu_5896[0]_i_1\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \X0_input_700_fu_5988[0]_i_2\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \X0_input_701_fu_5992[0]_i_2\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \X0_input_702_fu_5996[0]_i_2\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \X0_input_703_fu_6000[0]_i_2\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \X0_input_704_fu_6004[0]_i_1\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \X0_input_708_fu_6020[0]_i_1\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \X0_input_710_fu_6028[0]_i_1\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \X0_input_724_fu_6084[0]_i_1\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \X0_input_736_fu_6132[0]_i_1\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \X0_input_745_fu_6168[0]_i_1\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \X0_input_753_fu_6200[0]_i_1\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \X0_input_754_fu_6204[0]_i_1\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \X0_input_764_fu_6244[0]_i_1\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \X0_input_764_fu_6244[0]_i_2\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \X0_input_765_fu_6248[0]_i_2\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \X0_input_765_fu_6248[0]_i_3\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \X0_input_766_fu_6252[0]_i_2\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \X0_input_767_fu_6256[0]_i_3\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \X0_input_767_fu_6256[0]_i_4\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \X0_input_781_fu_6312[0]_i_3\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \X0_input_782_fu_6316[0]_i_3\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \X0_input_7_fu_3216[0]_i_1\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \add_ln51_137_reg_20989[0]_i_1\ : label is "soft_lutpair427";
  attribute SOFT_HLUTNM of \add_ln51_137_reg_20989[1]_i_1\ : label is "soft_lutpair427";
  attribute SOFT_HLUTNM of \add_ln51_138_reg_20994[0]_i_1\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \add_ln51_138_reg_20994[1]_i_1\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \add_ln51_139_reg_20999[0]_i_1\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \add_ln51_139_reg_20999[1]_i_1\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \add_ln51_185_reg_21039[0]_i_1\ : label is "soft_lutpair429";
  attribute SOFT_HLUTNM of \add_ln51_185_reg_21039[1]_i_1\ : label is "soft_lutpair429";
  attribute SOFT_HLUTNM of \add_ln51_186_reg_21044[0]_i_1\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \add_ln51_186_reg_21044[1]_i_1\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \add_ln51_187_reg_21049[0]_i_1\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \add_ln51_187_reg_21049[1]_i_1\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \add_ln51_235_reg_21089[0]_i_1\ : label is "soft_lutpair430";
  attribute SOFT_HLUTNM of \add_ln51_235_reg_21089[1]_i_1\ : label is "soft_lutpair430";
  attribute SOFT_HLUTNM of \add_ln51_236_reg_21094[0]_i_1\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \add_ln51_236_reg_21094[1]_i_1\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \add_ln51_237_reg_21099[0]_i_1\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \add_ln51_237_reg_21099[1]_i_1\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \add_ln51_283_reg_21139[0]_i_1\ : label is "soft_lutpair432";
  attribute SOFT_HLUTNM of \add_ln51_283_reg_21139[1]_i_1\ : label is "soft_lutpair432";
  attribute SOFT_HLUTNM of \add_ln51_284_reg_21144[0]_i_1\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \add_ln51_284_reg_21144[1]_i_1\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \add_ln51_285_reg_21149[0]_i_1\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \add_ln51_285_reg_21149[1]_i_1\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \add_ln51_332_reg_21189[0]_i_1\ : label is "soft_lutpair431";
  attribute SOFT_HLUTNM of \add_ln51_332_reg_21189[1]_i_1\ : label is "soft_lutpair431";
  attribute SOFT_HLUTNM of \add_ln51_333_reg_21194[0]_i_1\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \add_ln51_333_reg_21194[1]_i_1\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \add_ln51_334_reg_21199[0]_i_1\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \add_ln51_334_reg_21199[1]_i_1\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \add_ln51_380_reg_21239[0]_i_1\ : label is "soft_lutpair433";
  attribute SOFT_HLUTNM of \add_ln51_380_reg_21239[1]_i_1\ : label is "soft_lutpair433";
  attribute SOFT_HLUTNM of \add_ln51_381_reg_21244[0]_i_1\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \add_ln51_381_reg_21244[1]_i_1\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \add_ln51_382_reg_21249[0]_i_1\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \add_ln51_382_reg_21249[1]_i_1\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \add_ln51_40_reg_20889[0]_i_1\ : label is "soft_lutpair426";
  attribute SOFT_HLUTNM of \add_ln51_40_reg_20889[1]_i_1\ : label is "soft_lutpair426";
  attribute SOFT_HLUTNM of \add_ln51_41_reg_20894[0]_i_1\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \add_ln51_41_reg_20894[1]_i_1\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \add_ln51_42_reg_20899[0]_i_1\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \add_ln51_42_reg_20899[1]_i_1\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \add_ln51_431_reg_21289[0]_i_1\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \add_ln51_431_reg_21289[1]_i_1\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \add_ln51_432_reg_21294[0]_i_1\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \add_ln51_432_reg_21294[1]_i_1\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \add_ln51_433_reg_21299[0]_i_1\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \add_ln51_433_reg_21299[1]_i_1\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \add_ln51_479_reg_21339[0]_i_1\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \add_ln51_479_reg_21339[1]_i_1\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \add_ln51_480_reg_21344[0]_i_1\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \add_ln51_480_reg_21344[1]_i_1\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \add_ln51_481_reg_21349[0]_i_1\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \add_ln51_481_reg_21349[1]_i_1\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \add_ln51_528_reg_21389[0]_i_1\ : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of \add_ln51_528_reg_21389[1]_i_1\ : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of \add_ln51_529_reg_21394[0]_i_1\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \add_ln51_529_reg_21394[1]_i_1\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \add_ln51_530_reg_21399[0]_i_1\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \add_ln51_530_reg_21399[1]_i_1\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \add_ln51_576_reg_21439[0]_i_1\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \add_ln51_576_reg_21439[1]_i_1\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \add_ln51_577_reg_21444[0]_i_1\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \add_ln51_577_reg_21444[1]_i_1\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \add_ln51_578_reg_21449[0]_i_1\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \add_ln51_578_reg_21449[1]_i_1\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \add_ln51_626_reg_21489[0]_i_1\ : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of \add_ln51_626_reg_21489[1]_i_1\ : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of \add_ln51_627_reg_21494[0]_i_1\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \add_ln51_627_reg_21494[1]_i_1\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \add_ln51_628_reg_21499[0]_i_1\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \add_ln51_628_reg_21499[1]_i_1\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \add_ln51_674_reg_21539[0]_i_1\ : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of \add_ln51_674_reg_21539[1]_i_1\ : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of \add_ln51_675_reg_21544[0]_i_1\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \add_ln51_675_reg_21544[1]_i_1\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \add_ln51_676_reg_21549[0]_i_1\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \add_ln51_676_reg_21549[1]_i_1\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \add_ln51_723_reg_21589[0]_i_1\ : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of \add_ln51_723_reg_21589[1]_i_1\ : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of \add_ln51_724_reg_21594[0]_i_1\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \add_ln51_724_reg_21594[1]_i_1\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \add_ln51_725_reg_21599[0]_i_1\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \add_ln51_725_reg_21599[1]_i_1\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \add_ln51_771_reg_21639[0]_i_1\ : label is "soft_lutpair425";
  attribute SOFT_HLUTNM of \add_ln51_771_reg_21639[1]_i_1\ : label is "soft_lutpair425";
  attribute SOFT_HLUTNM of \add_ln51_772_reg_21644[0]_i_1\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \add_ln51_772_reg_21644[1]_i_1\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \add_ln51_773_reg_21649[0]_i_1\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \add_ln51_773_reg_21649[1]_i_1\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \add_ln51_88_reg_20939[0]_i_1\ : label is "soft_lutpair428";
  attribute SOFT_HLUTNM of \add_ln51_88_reg_20939[1]_i_1\ : label is "soft_lutpair428";
  attribute SOFT_HLUTNM of \add_ln51_89_reg_20944[0]_i_1\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \add_ln51_89_reg_20944[1]_i_1\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \add_ln51_90_reg_20949[0]_i_1\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \add_ln51_90_reg_20949[1]_i_1\ : label is "soft_lutpair415";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of add_ln92_fu_11865_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \add_ln92_fu_11865_p2_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln92_fu_11865_p2_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln92_fu_11865_p2_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln92_fu_11865_p2_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln92_fu_11865_p2_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln92_fu_11865_p2_carry__5\ : label is 35;
begin
  ap_enable_reg_pp0_iter1 <= \^ap_enable_reg_pp0_iter1\;
\X0_input_100_fu_3588[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_743_fu_6160[0]_i_2_n_5\,
      I2 => \X0_input_124_fu_3684[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_100_out(0),
      O => \X0_input_100_fu_3588[0]_i_1_n_5\
    );
\X0_input_100_fu_3588_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_100_fu_3588[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_100_out(0),
      R => '0'
    );
\X0_input_101_fu_3592[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_743_fu_6160[0]_i_2_n_5\,
      I2 => \X0_input_125_fu_3688[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_101_out(0),
      O => \X0_input_101_fu_3592[0]_i_1_n_5\
    );
\X0_input_101_fu_3592_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_101_fu_3592[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_101_out(0),
      R => '0'
    );
\X0_input_102_fu_3596[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_743_fu_6160[0]_i_2_n_5\,
      I2 => \X0_input_126_fu_3692[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_102_out(0),
      O => \X0_input_102_fu_3596[0]_i_1_n_5\
    );
\X0_input_102_fu_3596_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_102_fu_3596[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_102_out(0),
      R => '0'
    );
\X0_input_103_fu_3600[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_743_fu_6160[0]_i_2_n_5\,
      I2 => \X0_input_127_fu_3696[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_103_out(0),
      O => \X0_input_103_fu_3600[0]_i_1_n_5\
    );
\X0_input_103_fu_3600_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_103_fu_3600[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_103_out(0),
      R => '0'
    );
\X0_input_104_fu_3604[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_747_fu_6176[0]_i_2_n_5\,
      I2 => \X0_input_124_fu_3684[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_104_out(0),
      O => \X0_input_104_fu_3604[0]_i_1_n_5\
    );
\X0_input_104_fu_3604_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_104_fu_3604[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_104_out(0),
      R => '0'
    );
\X0_input_105_fu_3608[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_747_fu_6176[0]_i_2_n_5\,
      I2 => \X0_input_125_fu_3688[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_105_out(0),
      O => \X0_input_105_fu_3608[0]_i_1_n_5\
    );
\X0_input_105_fu_3608_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_105_fu_3608[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_105_out(0),
      R => '0'
    );
\X0_input_106_fu_3612[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_747_fu_6176[0]_i_2_n_5\,
      I2 => \X0_input_126_fu_3692[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_106_out(0),
      O => \X0_input_106_fu_3612[0]_i_1_n_5\
    );
\X0_input_106_fu_3612_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_106_fu_3612[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_106_out(0),
      R => '0'
    );
\X0_input_107_fu_3616[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_747_fu_6176[0]_i_2_n_5\,
      I2 => \X0_input_127_fu_3696[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_107_out(0),
      O => \X0_input_107_fu_3616[0]_i_1_n_5\
    );
\X0_input_107_fu_3616_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_107_fu_3616[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_107_out(0),
      R => '0'
    );
\X0_input_108_fu_3620[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_751_fu_6192[0]_i_2_n_5\,
      I2 => \X0_input_124_fu_3684[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_108_out(0),
      O => \X0_input_108_fu_3620[0]_i_1_n_5\
    );
\X0_input_108_fu_3620_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_108_fu_3620[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_108_out(0),
      R => '0'
    );
\X0_input_109_fu_3624[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_751_fu_6192[0]_i_2_n_5\,
      I2 => \X0_input_125_fu_3688[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_109_out(0),
      O => \X0_input_109_fu_3624[0]_i_1_n_5\
    );
\X0_input_109_fu_3624_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_109_fu_3624[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_109_out(0),
      R => '0'
    );
\X0_input_10_fu_3228[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_779_fu_6304[0]_i_2_n_5\,
      I2 => \X0_input_62_fu_3436[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_10_out(0),
      O => \X0_input_10_fu_3228[0]_i_1_n_5\
    );
\X0_input_10_fu_3228_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_10_fu_3228[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_10_out(0),
      R => '0'
    );
\X0_input_110_fu_3628[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_751_fu_6192[0]_i_2_n_5\,
      I2 => \X0_input_126_fu_3692[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_110_out(0),
      O => \X0_input_110_fu_3628[0]_i_1_n_5\
    );
\X0_input_110_fu_3628_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_110_fu_3628[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_110_out(0),
      R => '0'
    );
\X0_input_111_fu_3632[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_751_fu_6192[0]_i_2_n_5\,
      I2 => \X0_input_127_fu_3696[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_111_out(0),
      O => \X0_input_111_fu_3632[0]_i_1_n_5\
    );
\X0_input_111_fu_3632_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_111_fu_3632[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_111_out(0),
      R => '0'
    );
\X0_input_112_fu_3636[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_755_fu_6208[0]_i_2_n_5\,
      I2 => \X0_input_124_fu_3684[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_112_out(0),
      O => \X0_input_112_fu_3636[0]_i_1_n_5\
    );
\X0_input_112_fu_3636_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_112_fu_3636[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_112_out(0),
      R => '0'
    );
\X0_input_113_fu_3640[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_755_fu_6208[0]_i_2_n_5\,
      I2 => \X0_input_125_fu_3688[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_113_out(0),
      O => \X0_input_113_fu_3640[0]_i_1_n_5\
    );
\X0_input_113_fu_3640_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_113_fu_3640[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_113_out(0),
      R => '0'
    );
\X0_input_114_fu_3644[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_755_fu_6208[0]_i_2_n_5\,
      I2 => \X0_input_126_fu_3692[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_114_out(0),
      O => \X0_input_114_fu_3644[0]_i_1_n_5\
    );
\X0_input_114_fu_3644_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_114_fu_3644[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_114_out(0),
      R => '0'
    );
\X0_input_115_fu_3648[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_755_fu_6208[0]_i_2_n_5\,
      I2 => \X0_input_127_fu_3696[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_115_out(0),
      O => \X0_input_115_fu_3648[0]_i_1_n_5\
    );
\X0_input_115_fu_3648_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_115_fu_3648[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_115_out(0),
      R => '0'
    );
\X0_input_116_fu_3652[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_759_fu_6224[0]_i_2_n_5\,
      I2 => \X0_input_124_fu_3684[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_116_out(0),
      O => \X0_input_116_fu_3652[0]_i_1_n_5\
    );
\X0_input_116_fu_3652_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_116_fu_3652[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_116_out(0),
      R => '0'
    );
\X0_input_117_fu_3656[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_759_fu_6224[0]_i_2_n_5\,
      I2 => \X0_input_125_fu_3688[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_117_out(0),
      O => \X0_input_117_fu_3656[0]_i_1_n_5\
    );
\X0_input_117_fu_3656_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_117_fu_3656[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_117_out(0),
      R => '0'
    );
\X0_input_118_fu_3660[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_759_fu_6224[0]_i_2_n_5\,
      I2 => \X0_input_126_fu_3692[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_118_out(0),
      O => \X0_input_118_fu_3660[0]_i_1_n_5\
    );
\X0_input_118_fu_3660_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_118_fu_3660[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_118_out(0),
      R => '0'
    );
\X0_input_119_fu_3664[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_759_fu_6224[0]_i_2_n_5\,
      I2 => \X0_input_127_fu_3696[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_119_out(0),
      O => \X0_input_119_fu_3664[0]_i_1_n_5\
    );
\X0_input_119_fu_3664_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_119_fu_3664[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_119_out(0),
      R => '0'
    );
\X0_input_11_fu_3232[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_779_fu_6304[0]_i_2_n_5\,
      I2 => \X0_input_63_fu_3440[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_11_out(0),
      O => \X0_input_11_fu_3232[0]_i_1_n_5\
    );
\X0_input_11_fu_3232_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_11_fu_3232[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_11_out(0),
      R => '0'
    );
\X0_input_120_fu_3668[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_763_fu_6240[0]_i_2_n_5\,
      I2 => \X0_input_124_fu_3684[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_120_out(0),
      O => \X0_input_120_fu_3668[0]_i_1_n_5\
    );
\X0_input_120_fu_3668_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_120_fu_3668[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_120_out(0),
      R => '0'
    );
\X0_input_121_fu_3672[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_763_fu_6240[0]_i_2_n_5\,
      I2 => \X0_input_125_fu_3688[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_121_out(0),
      O => \X0_input_121_fu_3672[0]_i_1_n_5\
    );
\X0_input_121_fu_3672_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_121_fu_3672[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_121_out(0),
      R => '0'
    );
\X0_input_122_fu_3676[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_763_fu_6240[0]_i_2_n_5\,
      I2 => \X0_input_126_fu_3692[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_122_out(0),
      O => \X0_input_122_fu_3676[0]_i_1_n_5\
    );
\X0_input_122_fu_3676_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_122_fu_3676[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_122_out(0),
      R => '0'
    );
\X0_input_123_fu_3680[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_763_fu_6240[0]_i_2_n_5\,
      I2 => \X0_input_127_fu_3696[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_123_out(0),
      O => \X0_input_123_fu_3680[0]_i_1_n_5\
    );
\X0_input_123_fu_3680_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_123_fu_3680[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_123_out(0),
      R => '0'
    );
\X0_input_124_fu_3684[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_767_fu_6256[0]_i_2_n_5\,
      I2 => \X0_input_124_fu_3684[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_124_out(0),
      O => \X0_input_124_fu_3684[0]_i_1_n_5\
    );
\X0_input_124_fu_3684[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => \X0_input_765_fu_6248[0]_i_3_n_5\,
      I1 => i_2_reg_23648(0),
      I2 => i_2_reg_23648(9),
      I3 => i_2_reg_23648(7),
      I4 => i_2_reg_23648(6),
      O => \X0_input_124_fu_3684[0]_i_2_n_5\
    );
\X0_input_124_fu_3684_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_124_fu_3684[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_124_out(0),
      R => '0'
    );
\X0_input_125_fu_3688[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_767_fu_6256[0]_i_2_n_5\,
      I2 => \X0_input_125_fu_3688[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_125_out(0),
      O => \X0_input_125_fu_3688[0]_i_1_n_5\
    );
\X0_input_125_fu_3688[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFFFFF"
    )
        port map (
      I0 => \X0_input_765_fu_6248[0]_i_3_n_5\,
      I1 => i_2_reg_23648(9),
      I2 => i_2_reg_23648(0),
      I3 => i_2_reg_23648(7),
      I4 => i_2_reg_23648(6),
      O => \X0_input_125_fu_3688[0]_i_2_n_5\
    );
\X0_input_125_fu_3688_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_125_fu_3688[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_125_out(0),
      R => '0'
    );
\X0_input_126_fu_3692[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_767_fu_6256[0]_i_2_n_5\,
      I2 => \X0_input_126_fu_3692[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_126_out(0),
      O => \X0_input_126_fu_3692[0]_i_1_n_5\
    );
\X0_input_126_fu_3692[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => \X0_input_767_fu_6256[0]_i_4_n_5\,
      I1 => i_2_reg_23648(0),
      I2 => i_2_reg_23648(9),
      I3 => i_2_reg_23648(7),
      I4 => i_2_reg_23648(6),
      O => \X0_input_126_fu_3692[0]_i_2_n_5\
    );
\X0_input_126_fu_3692_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_126_fu_3692[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_126_out(0),
      R => '0'
    );
\X0_input_127_fu_3696[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_767_fu_6256[0]_i_2_n_5\,
      I2 => \X0_input_127_fu_3696[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_127_out(0),
      O => \X0_input_127_fu_3696[0]_i_1_n_5\
    );
\X0_input_127_fu_3696[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFFFFF"
    )
        port map (
      I0 => \X0_input_767_fu_6256[0]_i_4_n_5\,
      I1 => i_2_reg_23648(9),
      I2 => i_2_reg_23648(0),
      I3 => i_2_reg_23648(7),
      I4 => i_2_reg_23648(6),
      O => \X0_input_127_fu_3696[0]_i_2_n_5\
    );
\X0_input_127_fu_3696_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_127_fu_3696[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_127_out(0),
      R => '0'
    );
\X0_input_128_fu_3700[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_771_fu_6272[0]_i_2_n_5\,
      I2 => \X0_input_188_fu_3940[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_128_out(0),
      O => \X0_input_128_fu_3700[0]_i_1_n_5\
    );
\X0_input_128_fu_3700_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_128_fu_3700[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_128_out(0),
      R => '0'
    );
\X0_input_129_fu_3704[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_771_fu_6272[0]_i_2_n_5\,
      I2 => \X0_input_189_fu_3944[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_129_out(0),
      O => \X0_input_129_fu_3704[0]_i_1_n_5\
    );
\X0_input_129_fu_3704_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_129_fu_3704[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_129_out(0),
      R => '0'
    );
\X0_input_12_fu_3236[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_719_fu_6064[0]_i_2_n_5\,
      I2 => \X0_input_60_fu_3428[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_12_out(0),
      O => \X0_input_12_fu_3236[0]_i_1_n_5\
    );
\X0_input_12_fu_3236_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_12_fu_3236[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_12_out(0),
      R => '0'
    );
\X0_input_130_fu_3708[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_771_fu_6272[0]_i_2_n_5\,
      I2 => \X0_input_190_fu_3948[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_130_out(0),
      O => \X0_input_130_fu_3708[0]_i_1_n_5\
    );
\X0_input_130_fu_3708_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_130_fu_3708[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_130_out(0),
      R => '0'
    );
\X0_input_131_fu_3712[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_771_fu_6272[0]_i_2_n_5\,
      I2 => \X0_input_191_fu_3952[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_131_out(0),
      O => \X0_input_131_fu_3712[0]_i_1_n_5\
    );
\X0_input_131_fu_3712_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_131_fu_3712[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_131_out(0),
      R => '0'
    );
\X0_input_132_fu_3716[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_775_fu_6288[0]_i_2_n_5\,
      I2 => \X0_input_188_fu_3940[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_132_out(0),
      O => \X0_input_132_fu_3716[0]_i_1_n_5\
    );
\X0_input_132_fu_3716_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_132_fu_3716[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_132_out(0),
      R => '0'
    );
\X0_input_133_fu_3720[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_775_fu_6288[0]_i_2_n_5\,
      I2 => \X0_input_189_fu_3944[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_133_out(0),
      O => \X0_input_133_fu_3720[0]_i_1_n_5\
    );
\X0_input_133_fu_3720_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_133_fu_3720[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_133_out(0),
      R => '0'
    );
\X0_input_134_fu_3724[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_775_fu_6288[0]_i_2_n_5\,
      I2 => \X0_input_190_fu_3948[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_134_out(0),
      O => \X0_input_134_fu_3724[0]_i_1_n_5\
    );
\X0_input_134_fu_3724_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_134_fu_3724[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_134_out(0),
      R => '0'
    );
\X0_input_135_fu_3728[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_775_fu_6288[0]_i_2_n_5\,
      I2 => \X0_input_191_fu_3952[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_135_out(0),
      O => \X0_input_135_fu_3728[0]_i_1_n_5\
    );
\X0_input_135_fu_3728_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_135_fu_3728[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_135_out(0),
      R => '0'
    );
\X0_input_136_fu_3732[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_779_fu_6304[0]_i_2_n_5\,
      I2 => \X0_input_188_fu_3940[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_136_out(0),
      O => \X0_input_136_fu_3732[0]_i_1_n_5\
    );
\X0_input_136_fu_3732_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_136_fu_3732[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_136_out(0),
      R => '0'
    );
\X0_input_137_fu_3736[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_779_fu_6304[0]_i_2_n_5\,
      I2 => \X0_input_189_fu_3944[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_137_out(0),
      O => \X0_input_137_fu_3736[0]_i_1_n_5\
    );
\X0_input_137_fu_3736_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_137_fu_3736[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_137_out(0),
      R => '0'
    );
\X0_input_138_fu_3740[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_779_fu_6304[0]_i_2_n_5\,
      I2 => \X0_input_190_fu_3948[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_138_out(0),
      O => \X0_input_138_fu_3740[0]_i_1_n_5\
    );
\X0_input_138_fu_3740_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_138_fu_3740[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_138_out(0),
      R => '0'
    );
\X0_input_139_fu_3744[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_779_fu_6304[0]_i_2_n_5\,
      I2 => \X0_input_191_fu_3952[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_139_out(0),
      O => \X0_input_139_fu_3744[0]_i_1_n_5\
    );
\X0_input_139_fu_3744_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_139_fu_3744[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_139_out(0),
      R => '0'
    );
\X0_input_13_fu_3240[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_719_fu_6064[0]_i_2_n_5\,
      I2 => \X0_input_61_fu_3432[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_13_out(0),
      O => \X0_input_13_fu_3240[0]_i_1_n_5\
    );
\X0_input_13_fu_3240_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_13_fu_3240[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_13_out(0),
      R => '0'
    );
\X0_input_140_fu_3748[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_719_fu_6064[0]_i_2_n_5\,
      I2 => \X0_input_188_fu_3940[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_140_out(0),
      O => \X0_input_140_fu_3748[0]_i_1_n_5\
    );
\X0_input_140_fu_3748_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_140_fu_3748[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_140_out(0),
      R => '0'
    );
\X0_input_141_fu_3752[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_719_fu_6064[0]_i_2_n_5\,
      I2 => \X0_input_189_fu_3944[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_141_out(0),
      O => \X0_input_141_fu_3752[0]_i_1_n_5\
    );
\X0_input_141_fu_3752_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_141_fu_3752[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_141_out(0),
      R => '0'
    );
\X0_input_142_fu_3756[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_719_fu_6064[0]_i_2_n_5\,
      I2 => \X0_input_190_fu_3948[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_142_out(0),
      O => \X0_input_142_fu_3756[0]_i_1_n_5\
    );
\X0_input_142_fu_3756_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_142_fu_3756[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_142_out(0),
      R => '0'
    );
\X0_input_143_fu_3760[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_719_fu_6064[0]_i_2_n_5\,
      I2 => \X0_input_191_fu_3952[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_143_out(0),
      O => \X0_input_143_fu_3760[0]_i_1_n_5\
    );
\X0_input_143_fu_3760_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_143_fu_3760[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_143_out(0),
      R => '0'
    );
\X0_input_144_fu_3764[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_723_fu_6080[0]_i_2_n_5\,
      I2 => \X0_input_188_fu_3940[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_144_out(0),
      O => \X0_input_144_fu_3764[0]_i_1_n_5\
    );
\X0_input_144_fu_3764_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_144_fu_3764[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_144_out(0),
      R => '0'
    );
\X0_input_145_fu_3768[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_723_fu_6080[0]_i_2_n_5\,
      I2 => \X0_input_189_fu_3944[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_145_out(0),
      O => \X0_input_145_fu_3768[0]_i_1_n_5\
    );
\X0_input_145_fu_3768_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_145_fu_3768[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_145_out(0),
      R => '0'
    );
\X0_input_146_fu_3772[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_723_fu_6080[0]_i_2_n_5\,
      I2 => \X0_input_190_fu_3948[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_146_out(0),
      O => \X0_input_146_fu_3772[0]_i_1_n_5\
    );
\X0_input_146_fu_3772_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_146_fu_3772[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_146_out(0),
      R => '0'
    );
\X0_input_147_fu_3776[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_723_fu_6080[0]_i_2_n_5\,
      I2 => \X0_input_191_fu_3952[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_147_out(0),
      O => \X0_input_147_fu_3776[0]_i_1_n_5\
    );
\X0_input_147_fu_3776_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_147_fu_3776[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_147_out(0),
      R => '0'
    );
\X0_input_148_fu_3780[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_727_fu_6096[0]_i_2_n_5\,
      I2 => \X0_input_188_fu_3940[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_148_out(0),
      O => \X0_input_148_fu_3780[0]_i_1_n_5\
    );
\X0_input_148_fu_3780_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_148_fu_3780[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_148_out(0),
      R => '0'
    );
\X0_input_149_fu_3784[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_727_fu_6096[0]_i_2_n_5\,
      I2 => \X0_input_189_fu_3944[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_149_out(0),
      O => \X0_input_149_fu_3784[0]_i_1_n_5\
    );
\X0_input_149_fu_3784_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_149_fu_3784[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_149_out(0),
      R => '0'
    );
\X0_input_14_fu_3244[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_719_fu_6064[0]_i_2_n_5\,
      I2 => \X0_input_62_fu_3436[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_14_out(0),
      O => \X0_input_14_fu_3244[0]_i_1_n_5\
    );
\X0_input_14_fu_3244_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_14_fu_3244[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_14_out(0),
      R => '0'
    );
\X0_input_150_fu_3788[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_727_fu_6096[0]_i_2_n_5\,
      I2 => \X0_input_190_fu_3948[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_150_out(0),
      O => \X0_input_150_fu_3788[0]_i_1_n_5\
    );
\X0_input_150_fu_3788_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_150_fu_3788[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_150_out(0),
      R => '0'
    );
\X0_input_151_fu_3792[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_727_fu_6096[0]_i_2_n_5\,
      I2 => \X0_input_191_fu_3952[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_151_out(0),
      O => \X0_input_151_fu_3792[0]_i_1_n_5\
    );
\X0_input_151_fu_3792_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_151_fu_3792[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_151_out(0),
      R => '0'
    );
\X0_input_152_fu_3796[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_731_fu_6112[0]_i_2_n_5\,
      I2 => \X0_input_188_fu_3940[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_152_out(0),
      O => \X0_input_152_fu_3796[0]_i_1_n_5\
    );
\X0_input_152_fu_3796_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_152_fu_3796[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_152_out(0),
      R => '0'
    );
\X0_input_153_fu_3800[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_731_fu_6112[0]_i_2_n_5\,
      I2 => \X0_input_189_fu_3944[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_153_out(0),
      O => \X0_input_153_fu_3800[0]_i_1_n_5\
    );
\X0_input_153_fu_3800_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_153_fu_3800[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_153_out(0),
      R => '0'
    );
\X0_input_154_fu_3804[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_731_fu_6112[0]_i_2_n_5\,
      I2 => \X0_input_190_fu_3948[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_154_out(0),
      O => \X0_input_154_fu_3804[0]_i_1_n_5\
    );
\X0_input_154_fu_3804_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_154_fu_3804[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_154_out(0),
      R => '0'
    );
\X0_input_155_fu_3808[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_731_fu_6112[0]_i_2_n_5\,
      I2 => \X0_input_191_fu_3952[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_155_out(0),
      O => \X0_input_155_fu_3808[0]_i_1_n_5\
    );
\X0_input_155_fu_3808_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_155_fu_3808[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_155_out(0),
      R => '0'
    );
\X0_input_156_fu_3812[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_735_fu_6128[0]_i_2_n_5\,
      I2 => \X0_input_188_fu_3940[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_156_out(0),
      O => \X0_input_156_fu_3812[0]_i_1_n_5\
    );
\X0_input_156_fu_3812_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_156_fu_3812[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_156_out(0),
      R => '0'
    );
\X0_input_157_fu_3816[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_735_fu_6128[0]_i_2_n_5\,
      I2 => \X0_input_189_fu_3944[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_157_out(0),
      O => \X0_input_157_fu_3816[0]_i_1_n_5\
    );
\X0_input_157_fu_3816_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_157_fu_3816[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_157_out(0),
      R => '0'
    );
\X0_input_158_fu_3820[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_735_fu_6128[0]_i_2_n_5\,
      I2 => \X0_input_190_fu_3948[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_158_out(0),
      O => \X0_input_158_fu_3820[0]_i_1_n_5\
    );
\X0_input_158_fu_3820_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_158_fu_3820[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_158_out(0),
      R => '0'
    );
\X0_input_159_fu_3824[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_735_fu_6128[0]_i_2_n_5\,
      I2 => \X0_input_191_fu_3952[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_159_out(0),
      O => \X0_input_159_fu_3824[0]_i_1_n_5\
    );
\X0_input_159_fu_3824_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_159_fu_3824[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_159_out(0),
      R => '0'
    );
\X0_input_15_fu_3248[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_719_fu_6064[0]_i_2_n_5\,
      I2 => \X0_input_63_fu_3440[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_15_out(0),
      O => \X0_input_15_fu_3248[0]_i_1_n_5\
    );
\X0_input_15_fu_3248_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_15_fu_3248[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_15_out(0),
      R => '0'
    );
\X0_input_160_fu_3828[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_739_fu_6144[0]_i_2_n_5\,
      I2 => \X0_input_188_fu_3940[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_160_out(0),
      O => \X0_input_160_fu_3828[0]_i_1_n_5\
    );
\X0_input_160_fu_3828_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_160_fu_3828[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_160_out(0),
      R => '0'
    );
\X0_input_161_fu_3832[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_739_fu_6144[0]_i_2_n_5\,
      I2 => \X0_input_189_fu_3944[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_161_out(0),
      O => \X0_input_161_fu_3832[0]_i_1_n_5\
    );
\X0_input_161_fu_3832_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_161_fu_3832[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_161_out(0),
      R => '0'
    );
\X0_input_162_fu_3836[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_739_fu_6144[0]_i_2_n_5\,
      I2 => \X0_input_190_fu_3948[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_162_out(0),
      O => \X0_input_162_fu_3836[0]_i_1_n_5\
    );
\X0_input_162_fu_3836_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_162_fu_3836[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_162_out(0),
      R => '0'
    );
\X0_input_163_fu_3840[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_739_fu_6144[0]_i_2_n_5\,
      I2 => \X0_input_191_fu_3952[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_163_out(0),
      O => \X0_input_163_fu_3840[0]_i_1_n_5\
    );
\X0_input_163_fu_3840_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_163_fu_3840[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_163_out(0),
      R => '0'
    );
\X0_input_164_fu_3844[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_743_fu_6160[0]_i_2_n_5\,
      I2 => \X0_input_188_fu_3940[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_164_out(0),
      O => \X0_input_164_fu_3844[0]_i_1_n_5\
    );
\X0_input_164_fu_3844_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_164_fu_3844[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_164_out(0),
      R => '0'
    );
\X0_input_165_fu_3848[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_743_fu_6160[0]_i_2_n_5\,
      I2 => \X0_input_189_fu_3944[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_165_out(0),
      O => \X0_input_165_fu_3848[0]_i_1_n_5\
    );
\X0_input_165_fu_3848_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_165_fu_3848[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_165_out(0),
      R => '0'
    );
\X0_input_166_fu_3852[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_743_fu_6160[0]_i_2_n_5\,
      I2 => \X0_input_190_fu_3948[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_166_out(0),
      O => \X0_input_166_fu_3852[0]_i_1_n_5\
    );
\X0_input_166_fu_3852_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_166_fu_3852[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_166_out(0),
      R => '0'
    );
\X0_input_167_fu_3856[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_743_fu_6160[0]_i_2_n_5\,
      I2 => \X0_input_191_fu_3952[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_167_out(0),
      O => \X0_input_167_fu_3856[0]_i_1_n_5\
    );
\X0_input_167_fu_3856_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_167_fu_3856[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_167_out(0),
      R => '0'
    );
\X0_input_168_fu_3860[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_747_fu_6176[0]_i_2_n_5\,
      I2 => \X0_input_188_fu_3940[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_168_out(0),
      O => \X0_input_168_fu_3860[0]_i_1_n_5\
    );
\X0_input_168_fu_3860_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_168_fu_3860[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_168_out(0),
      R => '0'
    );
\X0_input_169_fu_3864[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_747_fu_6176[0]_i_2_n_5\,
      I2 => \X0_input_189_fu_3944[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_169_out(0),
      O => \X0_input_169_fu_3864[0]_i_1_n_5\
    );
\X0_input_169_fu_3864_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_169_fu_3864[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_169_out(0),
      R => '0'
    );
\X0_input_16_fu_3252[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_723_fu_6080[0]_i_2_n_5\,
      I2 => \X0_input_60_fu_3428[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_16_out(0),
      O => \X0_input_16_fu_3252[0]_i_1_n_5\
    );
\X0_input_16_fu_3252_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_16_fu_3252[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_16_out(0),
      R => '0'
    );
\X0_input_170_fu_3868[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_747_fu_6176[0]_i_2_n_5\,
      I2 => \X0_input_190_fu_3948[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_170_out(0),
      O => \X0_input_170_fu_3868[0]_i_1_n_5\
    );
\X0_input_170_fu_3868_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_170_fu_3868[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_170_out(0),
      R => '0'
    );
\X0_input_171_fu_3872[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_747_fu_6176[0]_i_2_n_5\,
      I2 => \X0_input_191_fu_3952[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_171_out(0),
      O => \X0_input_171_fu_3872[0]_i_1_n_5\
    );
\X0_input_171_fu_3872_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_171_fu_3872[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_171_out(0),
      R => '0'
    );
\X0_input_172_fu_3876[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_751_fu_6192[0]_i_2_n_5\,
      I2 => \X0_input_188_fu_3940[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_172_out(0),
      O => \X0_input_172_fu_3876[0]_i_1_n_5\
    );
\X0_input_172_fu_3876_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_172_fu_3876[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_172_out(0),
      R => '0'
    );
\X0_input_173_fu_3880[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_751_fu_6192[0]_i_2_n_5\,
      I2 => \X0_input_189_fu_3944[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_173_out(0),
      O => \X0_input_173_fu_3880[0]_i_1_n_5\
    );
\X0_input_173_fu_3880_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_173_fu_3880[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_173_out(0),
      R => '0'
    );
\X0_input_174_fu_3884[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_751_fu_6192[0]_i_2_n_5\,
      I2 => \X0_input_190_fu_3948[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_174_out(0),
      O => \X0_input_174_fu_3884[0]_i_1_n_5\
    );
\X0_input_174_fu_3884_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_174_fu_3884[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_174_out(0),
      R => '0'
    );
\X0_input_175_fu_3888[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_751_fu_6192[0]_i_2_n_5\,
      I2 => \X0_input_191_fu_3952[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_175_out(0),
      O => \X0_input_175_fu_3888[0]_i_1_n_5\
    );
\X0_input_175_fu_3888_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_175_fu_3888[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_175_out(0),
      R => '0'
    );
\X0_input_176_fu_3892[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_755_fu_6208[0]_i_2_n_5\,
      I2 => \X0_input_188_fu_3940[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_176_out(0),
      O => \X0_input_176_fu_3892[0]_i_1_n_5\
    );
\X0_input_176_fu_3892_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_176_fu_3892[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_176_out(0),
      R => '0'
    );
\X0_input_177_fu_3896[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_755_fu_6208[0]_i_2_n_5\,
      I2 => \X0_input_189_fu_3944[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_177_out(0),
      O => \X0_input_177_fu_3896[0]_i_1_n_5\
    );
\X0_input_177_fu_3896_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_177_fu_3896[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_177_out(0),
      R => '0'
    );
\X0_input_178_fu_3900[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_755_fu_6208[0]_i_2_n_5\,
      I2 => \X0_input_190_fu_3948[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_178_out(0),
      O => \X0_input_178_fu_3900[0]_i_1_n_5\
    );
\X0_input_178_fu_3900_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_178_fu_3900[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_178_out(0),
      R => '0'
    );
\X0_input_179_fu_3904[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_755_fu_6208[0]_i_2_n_5\,
      I2 => \X0_input_191_fu_3952[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_179_out(0),
      O => \X0_input_179_fu_3904[0]_i_1_n_5\
    );
\X0_input_179_fu_3904_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_179_fu_3904[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_179_out(0),
      R => '0'
    );
\X0_input_17_fu_3256[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_723_fu_6080[0]_i_2_n_5\,
      I2 => \X0_input_61_fu_3432[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_17_out(0),
      O => \X0_input_17_fu_3256[0]_i_1_n_5\
    );
\X0_input_17_fu_3256_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_17_fu_3256[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_17_out(0),
      R => '0'
    );
\X0_input_180_fu_3908[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_759_fu_6224[0]_i_2_n_5\,
      I2 => \X0_input_188_fu_3940[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_180_out(0),
      O => \X0_input_180_fu_3908[0]_i_1_n_5\
    );
\X0_input_180_fu_3908_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_180_fu_3908[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_180_out(0),
      R => '0'
    );
\X0_input_181_fu_3912[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_759_fu_6224[0]_i_2_n_5\,
      I2 => \X0_input_189_fu_3944[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_181_out(0),
      O => \X0_input_181_fu_3912[0]_i_1_n_5\
    );
\X0_input_181_fu_3912_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_181_fu_3912[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_181_out(0),
      R => '0'
    );
\X0_input_182_fu_3916[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_759_fu_6224[0]_i_2_n_5\,
      I2 => \X0_input_190_fu_3948[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_182_out(0),
      O => \X0_input_182_fu_3916[0]_i_1_n_5\
    );
\X0_input_182_fu_3916_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_182_fu_3916[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_182_out(0),
      R => '0'
    );
\X0_input_183_fu_3920[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_759_fu_6224[0]_i_2_n_5\,
      I2 => \X0_input_191_fu_3952[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_183_out(0),
      O => \X0_input_183_fu_3920[0]_i_1_n_5\
    );
\X0_input_183_fu_3920_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_183_fu_3920[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_183_out(0),
      R => '0'
    );
\X0_input_184_fu_3924[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_763_fu_6240[0]_i_2_n_5\,
      I2 => \X0_input_188_fu_3940[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_184_out(0),
      O => \X0_input_184_fu_3924[0]_i_1_n_5\
    );
\X0_input_184_fu_3924_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_184_fu_3924[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_184_out(0),
      R => '0'
    );
\X0_input_185_fu_3928[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_763_fu_6240[0]_i_2_n_5\,
      I2 => \X0_input_189_fu_3944[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_185_out(0),
      O => \X0_input_185_fu_3928[0]_i_1_n_5\
    );
\X0_input_185_fu_3928_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_185_fu_3928[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_185_out(0),
      R => '0'
    );
\X0_input_186_fu_3932[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_763_fu_6240[0]_i_2_n_5\,
      I2 => \X0_input_190_fu_3948[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_186_out(0),
      O => \X0_input_186_fu_3932[0]_i_1_n_5\
    );
\X0_input_186_fu_3932_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_186_fu_3932[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_186_out(0),
      R => '0'
    );
\X0_input_187_fu_3936[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_763_fu_6240[0]_i_2_n_5\,
      I2 => \X0_input_191_fu_3952[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_187_out(0),
      O => \X0_input_187_fu_3936[0]_i_1_n_5\
    );
\X0_input_187_fu_3936_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_187_fu_3936[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_187_out(0),
      R => '0'
    );
\X0_input_188_fu_3940[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_767_fu_6256[0]_i_2_n_5\,
      I2 => \X0_input_188_fu_3940[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_188_out(0),
      O => \X0_input_188_fu_3940[0]_i_1_n_5\
    );
\X0_input_188_fu_3940[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => \X0_input_765_fu_6248[0]_i_3_n_5\,
      I1 => i_2_reg_23648(0),
      I2 => i_2_reg_23648(9),
      I3 => i_2_reg_23648(6),
      I4 => i_2_reg_23648(7),
      O => \X0_input_188_fu_3940[0]_i_2_n_5\
    );
\X0_input_188_fu_3940_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_188_fu_3940[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_188_out(0),
      R => '0'
    );
\X0_input_189_fu_3944[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_767_fu_6256[0]_i_2_n_5\,
      I2 => \X0_input_189_fu_3944[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_189_out(0),
      O => \X0_input_189_fu_3944[0]_i_1_n_5\
    );
\X0_input_189_fu_3944[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFFFFF"
    )
        port map (
      I0 => \X0_input_765_fu_6248[0]_i_3_n_5\,
      I1 => i_2_reg_23648(9),
      I2 => i_2_reg_23648(0),
      I3 => i_2_reg_23648(6),
      I4 => i_2_reg_23648(7),
      O => \X0_input_189_fu_3944[0]_i_2_n_5\
    );
\X0_input_189_fu_3944_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_189_fu_3944[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_189_out(0),
      R => '0'
    );
\X0_input_18_fu_3260[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_723_fu_6080[0]_i_2_n_5\,
      I2 => \X0_input_62_fu_3436[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_18_out(0),
      O => \X0_input_18_fu_3260[0]_i_1_n_5\
    );
\X0_input_18_fu_3260_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_18_fu_3260[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_18_out(0),
      R => '0'
    );
\X0_input_190_fu_3948[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_767_fu_6256[0]_i_2_n_5\,
      I2 => \X0_input_190_fu_3948[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_190_out(0),
      O => \X0_input_190_fu_3948[0]_i_1_n_5\
    );
\X0_input_190_fu_3948[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => \X0_input_767_fu_6256[0]_i_4_n_5\,
      I1 => i_2_reg_23648(0),
      I2 => i_2_reg_23648(9),
      I3 => i_2_reg_23648(6),
      I4 => i_2_reg_23648(7),
      O => \X0_input_190_fu_3948[0]_i_2_n_5\
    );
\X0_input_190_fu_3948_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_190_fu_3948[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_190_out(0),
      R => '0'
    );
\X0_input_191_fu_3952[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_767_fu_6256[0]_i_2_n_5\,
      I2 => \X0_input_191_fu_3952[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_191_out(0),
      O => \X0_input_191_fu_3952[0]_i_1_n_5\
    );
\X0_input_191_fu_3952[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFFFFF"
    )
        port map (
      I0 => \X0_input_767_fu_6256[0]_i_4_n_5\,
      I1 => i_2_reg_23648(9),
      I2 => i_2_reg_23648(0),
      I3 => i_2_reg_23648(6),
      I4 => i_2_reg_23648(7),
      O => \X0_input_191_fu_3952[0]_i_2_n_5\
    );
\X0_input_191_fu_3952_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_191_fu_3952[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_191_out(0),
      R => '0'
    );
\X0_input_192_fu_3956[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_771_fu_6272[0]_i_2_n_5\,
      I2 => \X0_input_252_fu_4196[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_192_out(0),
      O => \X0_input_192_fu_3956[0]_i_1_n_5\
    );
\X0_input_192_fu_3956_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_192_fu_3956[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_192_out(0),
      R => '0'
    );
\X0_input_193_fu_3960[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_771_fu_6272[0]_i_2_n_5\,
      I2 => \X0_input_253_fu_4200[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_193_out(0),
      O => \X0_input_193_fu_3960[0]_i_1_n_5\
    );
\X0_input_193_fu_3960_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_193_fu_3960[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_193_out(0),
      R => '0'
    );
\X0_input_194_fu_3964[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_771_fu_6272[0]_i_2_n_5\,
      I2 => \X0_input_254_fu_4204[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_194_out(0),
      O => \X0_input_194_fu_3964[0]_i_1_n_5\
    );
\X0_input_194_fu_3964_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_194_fu_3964[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_194_out(0),
      R => '0'
    );
\X0_input_195_fu_3968[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_771_fu_6272[0]_i_2_n_5\,
      I2 => \X0_input_255_fu_4208[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_195_out(0),
      O => \X0_input_195_fu_3968[0]_i_1_n_5\
    );
\X0_input_195_fu_3968_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_195_fu_3968[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_195_out(0),
      R => '0'
    );
\X0_input_196_fu_3972[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_775_fu_6288[0]_i_2_n_5\,
      I2 => \X0_input_252_fu_4196[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_196_out(0),
      O => \X0_input_196_fu_3972[0]_i_1_n_5\
    );
\X0_input_196_fu_3972_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_196_fu_3972[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_196_out(0),
      R => '0'
    );
\X0_input_197_fu_3976[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_775_fu_6288[0]_i_2_n_5\,
      I2 => \X0_input_253_fu_4200[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_197_out(0),
      O => \X0_input_197_fu_3976[0]_i_1_n_5\
    );
\X0_input_197_fu_3976_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_197_fu_3976[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_197_out(0),
      R => '0'
    );
\X0_input_198_fu_3980[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_775_fu_6288[0]_i_2_n_5\,
      I2 => \X0_input_254_fu_4204[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_198_out(0),
      O => \X0_input_198_fu_3980[0]_i_1_n_5\
    );
\X0_input_198_fu_3980_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_198_fu_3980[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_198_out(0),
      R => '0'
    );
\X0_input_199_fu_3984[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_775_fu_6288[0]_i_2_n_5\,
      I2 => \X0_input_255_fu_4208[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_199_out(0),
      O => \X0_input_199_fu_3984[0]_i_1_n_5\
    );
\X0_input_199_fu_3984_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_199_fu_3984[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_199_out(0),
      R => '0'
    );
\X0_input_19_fu_3264[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_723_fu_6080[0]_i_2_n_5\,
      I2 => \X0_input_63_fu_3440[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_19_out(0),
      O => \X0_input_19_fu_3264[0]_i_1_n_5\
    );
\X0_input_19_fu_3264_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_19_fu_3264[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_19_out(0),
      R => '0'
    );
\X0_input_1_fu_3192[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_771_fu_6272[0]_i_2_n_5\,
      I2 => \X0_input_61_fu_3432[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_1_out(0),
      O => \X0_input_1_fu_3192[0]_i_1_n_5\
    );
\X0_input_1_fu_3192_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_1_fu_3192[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_1_out(0),
      R => '0'
    );
\X0_input_200_fu_3988[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_779_fu_6304[0]_i_2_n_5\,
      I2 => \X0_input_252_fu_4196[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_200_out(0),
      O => \X0_input_200_fu_3988[0]_i_1_n_5\
    );
\X0_input_200_fu_3988_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_200_fu_3988[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_200_out(0),
      R => '0'
    );
\X0_input_201_fu_3992[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_779_fu_6304[0]_i_2_n_5\,
      I2 => \X0_input_253_fu_4200[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_201_out(0),
      O => \X0_input_201_fu_3992[0]_i_1_n_5\
    );
\X0_input_201_fu_3992_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_201_fu_3992[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_201_out(0),
      R => '0'
    );
\X0_input_202_fu_3996[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_779_fu_6304[0]_i_2_n_5\,
      I2 => \X0_input_254_fu_4204[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_202_out(0),
      O => \X0_input_202_fu_3996[0]_i_1_n_5\
    );
\X0_input_202_fu_3996_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_202_fu_3996[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_202_out(0),
      R => '0'
    );
\X0_input_203_fu_4000[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_779_fu_6304[0]_i_2_n_5\,
      I2 => \X0_input_255_fu_4208[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_203_out(0),
      O => \X0_input_203_fu_4000[0]_i_1_n_5\
    );
\X0_input_203_fu_4000_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_203_fu_4000[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_203_out(0),
      R => '0'
    );
\X0_input_204_fu_4004[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_719_fu_6064[0]_i_2_n_5\,
      I2 => \X0_input_252_fu_4196[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_204_out(0),
      O => \X0_input_204_fu_4004[0]_i_1_n_5\
    );
\X0_input_204_fu_4004_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_204_fu_4004[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_204_out(0),
      R => '0'
    );
\X0_input_205_fu_4008[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_719_fu_6064[0]_i_2_n_5\,
      I2 => \X0_input_253_fu_4200[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_205_out(0),
      O => \X0_input_205_fu_4008[0]_i_1_n_5\
    );
\X0_input_205_fu_4008_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_205_fu_4008[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_205_out(0),
      R => '0'
    );
\X0_input_206_fu_4012[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_719_fu_6064[0]_i_2_n_5\,
      I2 => \X0_input_254_fu_4204[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_206_out(0),
      O => \X0_input_206_fu_4012[0]_i_1_n_5\
    );
\X0_input_206_fu_4012_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_206_fu_4012[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_206_out(0),
      R => '0'
    );
\X0_input_207_fu_4016[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_719_fu_6064[0]_i_2_n_5\,
      I2 => \X0_input_255_fu_4208[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_207_out(0),
      O => \X0_input_207_fu_4016[0]_i_1_n_5\
    );
\X0_input_207_fu_4016_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_207_fu_4016[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_207_out(0),
      R => '0'
    );
\X0_input_208_fu_4020[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_723_fu_6080[0]_i_2_n_5\,
      I2 => \X0_input_252_fu_4196[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_208_out(0),
      O => \X0_input_208_fu_4020[0]_i_1_n_5\
    );
\X0_input_208_fu_4020_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_208_fu_4020[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_208_out(0),
      R => '0'
    );
\X0_input_209_fu_4024[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_723_fu_6080[0]_i_2_n_5\,
      I2 => \X0_input_253_fu_4200[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_209_out(0),
      O => \X0_input_209_fu_4024[0]_i_1_n_5\
    );
\X0_input_209_fu_4024_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_209_fu_4024[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_209_out(0),
      R => '0'
    );
\X0_input_20_fu_3268[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_727_fu_6096[0]_i_2_n_5\,
      I2 => \X0_input_60_fu_3428[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_20_out(0),
      O => \X0_input_20_fu_3268[0]_i_1_n_5\
    );
\X0_input_20_fu_3268_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_20_fu_3268[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_20_out(0),
      R => '0'
    );
\X0_input_210_fu_4028[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_723_fu_6080[0]_i_2_n_5\,
      I2 => \X0_input_254_fu_4204[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_210_out(0),
      O => \X0_input_210_fu_4028[0]_i_1_n_5\
    );
\X0_input_210_fu_4028_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_210_fu_4028[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_210_out(0),
      R => '0'
    );
\X0_input_211_fu_4032[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_723_fu_6080[0]_i_2_n_5\,
      I2 => \X0_input_255_fu_4208[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_211_out(0),
      O => \X0_input_211_fu_4032[0]_i_1_n_5\
    );
\X0_input_211_fu_4032_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_211_fu_4032[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_211_out(0),
      R => '0'
    );
\X0_input_212_fu_4036[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_727_fu_6096[0]_i_2_n_5\,
      I2 => \X0_input_252_fu_4196[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_212_out(0),
      O => \X0_input_212_fu_4036[0]_i_1_n_5\
    );
\X0_input_212_fu_4036_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_212_fu_4036[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_212_out(0),
      R => '0'
    );
\X0_input_213_fu_4040[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_727_fu_6096[0]_i_2_n_5\,
      I2 => \X0_input_253_fu_4200[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_213_out(0),
      O => \X0_input_213_fu_4040[0]_i_1_n_5\
    );
\X0_input_213_fu_4040_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_213_fu_4040[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_213_out(0),
      R => '0'
    );
\X0_input_214_fu_4044[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_727_fu_6096[0]_i_2_n_5\,
      I2 => \X0_input_254_fu_4204[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_214_out(0),
      O => \X0_input_214_fu_4044[0]_i_1_n_5\
    );
\X0_input_214_fu_4044_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_214_fu_4044[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_214_out(0),
      R => '0'
    );
\X0_input_215_fu_4048[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_727_fu_6096[0]_i_2_n_5\,
      I2 => \X0_input_255_fu_4208[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_215_out(0),
      O => \X0_input_215_fu_4048[0]_i_1_n_5\
    );
\X0_input_215_fu_4048_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_215_fu_4048[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_215_out(0),
      R => '0'
    );
\X0_input_216_fu_4052[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_731_fu_6112[0]_i_2_n_5\,
      I2 => \X0_input_252_fu_4196[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_216_out(0),
      O => \X0_input_216_fu_4052[0]_i_1_n_5\
    );
\X0_input_216_fu_4052_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_216_fu_4052[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_216_out(0),
      R => '0'
    );
\X0_input_217_fu_4056[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_731_fu_6112[0]_i_2_n_5\,
      I2 => \X0_input_253_fu_4200[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_217_out(0),
      O => \X0_input_217_fu_4056[0]_i_1_n_5\
    );
\X0_input_217_fu_4056_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_217_fu_4056[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_217_out(0),
      R => '0'
    );
\X0_input_218_fu_4060[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_731_fu_6112[0]_i_2_n_5\,
      I2 => \X0_input_254_fu_4204[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_218_out(0),
      O => \X0_input_218_fu_4060[0]_i_1_n_5\
    );
\X0_input_218_fu_4060_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_218_fu_4060[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_218_out(0),
      R => '0'
    );
\X0_input_219_fu_4064[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_731_fu_6112[0]_i_2_n_5\,
      I2 => \X0_input_255_fu_4208[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_219_out(0),
      O => \X0_input_219_fu_4064[0]_i_1_n_5\
    );
\X0_input_219_fu_4064_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_219_fu_4064[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_219_out(0),
      R => '0'
    );
\X0_input_21_fu_3272[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_727_fu_6096[0]_i_2_n_5\,
      I2 => \X0_input_61_fu_3432[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_21_out(0),
      O => \X0_input_21_fu_3272[0]_i_1_n_5\
    );
\X0_input_21_fu_3272_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_21_fu_3272[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_21_out(0),
      R => '0'
    );
\X0_input_220_fu_4068[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_735_fu_6128[0]_i_2_n_5\,
      I2 => \X0_input_252_fu_4196[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_220_out(0),
      O => \X0_input_220_fu_4068[0]_i_1_n_5\
    );
\X0_input_220_fu_4068_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_220_fu_4068[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_220_out(0),
      R => '0'
    );
\X0_input_221_fu_4072[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_735_fu_6128[0]_i_2_n_5\,
      I2 => \X0_input_253_fu_4200[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_221_out(0),
      O => \X0_input_221_fu_4072[0]_i_1_n_5\
    );
\X0_input_221_fu_4072_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_221_fu_4072[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_221_out(0),
      R => '0'
    );
\X0_input_222_fu_4076[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_735_fu_6128[0]_i_2_n_5\,
      I2 => \X0_input_254_fu_4204[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_222_out(0),
      O => \X0_input_222_fu_4076[0]_i_1_n_5\
    );
\X0_input_222_fu_4076_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_222_fu_4076[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_222_out(0),
      R => '0'
    );
\X0_input_223_fu_4080[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_735_fu_6128[0]_i_2_n_5\,
      I2 => \X0_input_255_fu_4208[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_223_out(0),
      O => \X0_input_223_fu_4080[0]_i_1_n_5\
    );
\X0_input_223_fu_4080_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_223_fu_4080[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_223_out(0),
      R => '0'
    );
\X0_input_224_fu_4084[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_739_fu_6144[0]_i_2_n_5\,
      I2 => \X0_input_252_fu_4196[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_224_out(0),
      O => \X0_input_224_fu_4084[0]_i_1_n_5\
    );
\X0_input_224_fu_4084_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_224_fu_4084[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_224_out(0),
      R => '0'
    );
\X0_input_225_fu_4088[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_739_fu_6144[0]_i_2_n_5\,
      I2 => \X0_input_253_fu_4200[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_225_out(0),
      O => \X0_input_225_fu_4088[0]_i_1_n_5\
    );
\X0_input_225_fu_4088_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_225_fu_4088[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_225_out(0),
      R => '0'
    );
\X0_input_226_fu_4092[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_739_fu_6144[0]_i_2_n_5\,
      I2 => \X0_input_254_fu_4204[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_226_out(0),
      O => \X0_input_226_fu_4092[0]_i_1_n_5\
    );
\X0_input_226_fu_4092_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_226_fu_4092[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_226_out(0),
      R => '0'
    );
\X0_input_227_fu_4096[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_739_fu_6144[0]_i_2_n_5\,
      I2 => \X0_input_255_fu_4208[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_227_out(0),
      O => \X0_input_227_fu_4096[0]_i_1_n_5\
    );
\X0_input_227_fu_4096_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_227_fu_4096[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_227_out(0),
      R => '0'
    );
\X0_input_228_fu_4100[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_743_fu_6160[0]_i_2_n_5\,
      I2 => \X0_input_252_fu_4196[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_228_out(0),
      O => \X0_input_228_fu_4100[0]_i_1_n_5\
    );
\X0_input_228_fu_4100_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_228_fu_4100[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_228_out(0),
      R => '0'
    );
\X0_input_229_fu_4104[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_743_fu_6160[0]_i_2_n_5\,
      I2 => \X0_input_253_fu_4200[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_229_out(0),
      O => \X0_input_229_fu_4104[0]_i_1_n_5\
    );
\X0_input_229_fu_4104_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_229_fu_4104[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_229_out(0),
      R => '0'
    );
\X0_input_22_fu_3276[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_727_fu_6096[0]_i_2_n_5\,
      I2 => \X0_input_62_fu_3436[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_22_out(0),
      O => \X0_input_22_fu_3276[0]_i_1_n_5\
    );
\X0_input_22_fu_3276_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_22_fu_3276[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_22_out(0),
      R => '0'
    );
\X0_input_230_fu_4108[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_743_fu_6160[0]_i_2_n_5\,
      I2 => \X0_input_254_fu_4204[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_230_out(0),
      O => \X0_input_230_fu_4108[0]_i_1_n_5\
    );
\X0_input_230_fu_4108_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_230_fu_4108[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_230_out(0),
      R => '0'
    );
\X0_input_231_fu_4112[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_743_fu_6160[0]_i_2_n_5\,
      I2 => \X0_input_255_fu_4208[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_231_out(0),
      O => \X0_input_231_fu_4112[0]_i_1_n_5\
    );
\X0_input_231_fu_4112_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_231_fu_4112[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_231_out(0),
      R => '0'
    );
\X0_input_232_fu_4116[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_747_fu_6176[0]_i_2_n_5\,
      I2 => \X0_input_252_fu_4196[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_232_out(0),
      O => \X0_input_232_fu_4116[0]_i_1_n_5\
    );
\X0_input_232_fu_4116_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_232_fu_4116[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_232_out(0),
      R => '0'
    );
\X0_input_233_fu_4120[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_747_fu_6176[0]_i_2_n_5\,
      I2 => \X0_input_253_fu_4200[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_233_out(0),
      O => \X0_input_233_fu_4120[0]_i_1_n_5\
    );
\X0_input_233_fu_4120_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_233_fu_4120[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_233_out(0),
      R => '0'
    );
\X0_input_234_fu_4124[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_747_fu_6176[0]_i_2_n_5\,
      I2 => \X0_input_254_fu_4204[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_234_out(0),
      O => \X0_input_234_fu_4124[0]_i_1_n_5\
    );
\X0_input_234_fu_4124_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_234_fu_4124[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_234_out(0),
      R => '0'
    );
\X0_input_235_fu_4128[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_747_fu_6176[0]_i_2_n_5\,
      I2 => \X0_input_255_fu_4208[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_235_out(0),
      O => \X0_input_235_fu_4128[0]_i_1_n_5\
    );
\X0_input_235_fu_4128_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_235_fu_4128[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_235_out(0),
      R => '0'
    );
\X0_input_236_fu_4132[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_751_fu_6192[0]_i_2_n_5\,
      I2 => \X0_input_252_fu_4196[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_236_out(0),
      O => \X0_input_236_fu_4132[0]_i_1_n_5\
    );
\X0_input_236_fu_4132_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_236_fu_4132[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_236_out(0),
      R => '0'
    );
\X0_input_237_fu_4136[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_751_fu_6192[0]_i_2_n_5\,
      I2 => \X0_input_253_fu_4200[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_237_out(0),
      O => \X0_input_237_fu_4136[0]_i_1_n_5\
    );
\X0_input_237_fu_4136_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_237_fu_4136[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_237_out(0),
      R => '0'
    );
\X0_input_238_fu_4140[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_751_fu_6192[0]_i_2_n_5\,
      I2 => \X0_input_254_fu_4204[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_238_out(0),
      O => \X0_input_238_fu_4140[0]_i_1_n_5\
    );
\X0_input_238_fu_4140_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_238_fu_4140[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_238_out(0),
      R => '0'
    );
\X0_input_239_fu_4144[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_751_fu_6192[0]_i_2_n_5\,
      I2 => \X0_input_255_fu_4208[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_239_out(0),
      O => \X0_input_239_fu_4144[0]_i_1_n_5\
    );
\X0_input_239_fu_4144_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_239_fu_4144[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_239_out(0),
      R => '0'
    );
\X0_input_23_fu_3280[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_727_fu_6096[0]_i_2_n_5\,
      I2 => \X0_input_63_fu_3440[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_23_out(0),
      O => \X0_input_23_fu_3280[0]_i_1_n_5\
    );
\X0_input_23_fu_3280_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_23_fu_3280[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_23_out(0),
      R => '0'
    );
\X0_input_240_fu_4148[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_755_fu_6208[0]_i_2_n_5\,
      I2 => \X0_input_252_fu_4196[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_240_out(0),
      O => \X0_input_240_fu_4148[0]_i_1_n_5\
    );
\X0_input_240_fu_4148_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_240_fu_4148[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_240_out(0),
      R => '0'
    );
\X0_input_241_fu_4152[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_755_fu_6208[0]_i_2_n_5\,
      I2 => \X0_input_253_fu_4200[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_241_out(0),
      O => \X0_input_241_fu_4152[0]_i_1_n_5\
    );
\X0_input_241_fu_4152_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_241_fu_4152[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_241_out(0),
      R => '0'
    );
\X0_input_242_fu_4156[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_755_fu_6208[0]_i_2_n_5\,
      I2 => \X0_input_254_fu_4204[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_242_out(0),
      O => \X0_input_242_fu_4156[0]_i_1_n_5\
    );
\X0_input_242_fu_4156_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_242_fu_4156[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_242_out(0),
      R => '0'
    );
\X0_input_243_fu_4160[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_755_fu_6208[0]_i_2_n_5\,
      I2 => \X0_input_255_fu_4208[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_243_out(0),
      O => \X0_input_243_fu_4160[0]_i_1_n_5\
    );
\X0_input_243_fu_4160_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_243_fu_4160[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_243_out(0),
      R => '0'
    );
\X0_input_244_fu_4164[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_759_fu_6224[0]_i_2_n_5\,
      I2 => \X0_input_252_fu_4196[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_244_out(0),
      O => \X0_input_244_fu_4164[0]_i_1_n_5\
    );
\X0_input_244_fu_4164_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_244_fu_4164[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_244_out(0),
      R => '0'
    );
\X0_input_245_fu_4168[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_759_fu_6224[0]_i_2_n_5\,
      I2 => \X0_input_253_fu_4200[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_245_out(0),
      O => \X0_input_245_fu_4168[0]_i_1_n_5\
    );
\X0_input_245_fu_4168_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_245_fu_4168[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_245_out(0),
      R => '0'
    );
\X0_input_246_fu_4172[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_759_fu_6224[0]_i_2_n_5\,
      I2 => \X0_input_254_fu_4204[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_246_out(0),
      O => \X0_input_246_fu_4172[0]_i_1_n_5\
    );
\X0_input_246_fu_4172_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_246_fu_4172[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_246_out(0),
      R => '0'
    );
\X0_input_247_fu_4176[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_759_fu_6224[0]_i_2_n_5\,
      I2 => \X0_input_255_fu_4208[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_247_out(0),
      O => \X0_input_247_fu_4176[0]_i_1_n_5\
    );
\X0_input_247_fu_4176_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_247_fu_4176[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_247_out(0),
      R => '0'
    );
\X0_input_248_fu_4180[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_763_fu_6240[0]_i_2_n_5\,
      I2 => \X0_input_252_fu_4196[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_248_out(0),
      O => \X0_input_248_fu_4180[0]_i_1_n_5\
    );
\X0_input_248_fu_4180_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_248_fu_4180[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_248_out(0),
      R => '0'
    );
\X0_input_249_fu_4184[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_763_fu_6240[0]_i_2_n_5\,
      I2 => \X0_input_253_fu_4200[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_249_out(0),
      O => \X0_input_249_fu_4184[0]_i_1_n_5\
    );
\X0_input_249_fu_4184_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_249_fu_4184[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_249_out(0),
      R => '0'
    );
\X0_input_24_fu_3284[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_731_fu_6112[0]_i_2_n_5\,
      I2 => \X0_input_60_fu_3428[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_24_out(0),
      O => \X0_input_24_fu_3284[0]_i_1_n_5\
    );
\X0_input_24_fu_3284_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_24_fu_3284[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_24_out(0),
      R => '0'
    );
\X0_input_250_fu_4188[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_763_fu_6240[0]_i_2_n_5\,
      I2 => \X0_input_254_fu_4204[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_250_out(0),
      O => \X0_input_250_fu_4188[0]_i_1_n_5\
    );
\X0_input_250_fu_4188_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_250_fu_4188[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_250_out(0),
      R => '0'
    );
\X0_input_251_fu_4192[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_763_fu_6240[0]_i_2_n_5\,
      I2 => \X0_input_255_fu_4208[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_251_out(0),
      O => \X0_input_251_fu_4192[0]_i_1_n_5\
    );
\X0_input_251_fu_4192_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_251_fu_4192[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_251_out(0),
      R => '0'
    );
\X0_input_252_fu_4196[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_767_fu_6256[0]_i_2_n_5\,
      I2 => \X0_input_252_fu_4196[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_252_out(0),
      O => \X0_input_252_fu_4196[0]_i_1_n_5\
    );
\X0_input_252_fu_4196[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFFFF"
    )
        port map (
      I0 => \X0_input_765_fu_6248[0]_i_3_n_5\,
      I1 => i_2_reg_23648(0),
      I2 => i_2_reg_23648(9),
      I3 => i_2_reg_23648(7),
      I4 => i_2_reg_23648(6),
      O => \X0_input_252_fu_4196[0]_i_2_n_5\
    );
\X0_input_252_fu_4196_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_252_fu_4196[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_252_out(0),
      R => '0'
    );
\X0_input_253_fu_4200[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_767_fu_6256[0]_i_2_n_5\,
      I2 => \X0_input_253_fu_4200[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_253_out(0),
      O => \X0_input_253_fu_4200[0]_i_1_n_5\
    );
\X0_input_253_fu_4200[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFFFFF"
    )
        port map (
      I0 => \X0_input_765_fu_6248[0]_i_3_n_5\,
      I1 => i_2_reg_23648(9),
      I2 => i_2_reg_23648(0),
      I3 => i_2_reg_23648(7),
      I4 => i_2_reg_23648(6),
      O => \X0_input_253_fu_4200[0]_i_2_n_5\
    );
\X0_input_253_fu_4200_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_253_fu_4200[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_253_out(0),
      R => '0'
    );
\X0_input_254_fu_4204[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_767_fu_6256[0]_i_2_n_5\,
      I2 => \X0_input_254_fu_4204[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_254_out(0),
      O => \X0_input_254_fu_4204[0]_i_1_n_5\
    );
\X0_input_254_fu_4204[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFFFF"
    )
        port map (
      I0 => \X0_input_767_fu_6256[0]_i_4_n_5\,
      I1 => i_2_reg_23648(0),
      I2 => i_2_reg_23648(9),
      I3 => i_2_reg_23648(7),
      I4 => i_2_reg_23648(6),
      O => \X0_input_254_fu_4204[0]_i_2_n_5\
    );
\X0_input_254_fu_4204_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_254_fu_4204[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_254_out(0),
      R => '0'
    );
\X0_input_255_fu_4208[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_767_fu_6256[0]_i_2_n_5\,
      I2 => \X0_input_255_fu_4208[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_255_out(0),
      O => \X0_input_255_fu_4208[0]_i_1_n_5\
    );
\X0_input_255_fu_4208[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFFFFF"
    )
        port map (
      I0 => \X0_input_767_fu_6256[0]_i_4_n_5\,
      I1 => i_2_reg_23648(9),
      I2 => i_2_reg_23648(0),
      I3 => i_2_reg_23648(7),
      I4 => i_2_reg_23648(6),
      O => \X0_input_255_fu_4208[0]_i_2_n_5\
    );
\X0_input_255_fu_4208_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_255_fu_4208[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_255_out(0),
      R => '0'
    );
\X0_input_256_fu_4212[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_771_fu_6272[0]_i_2_n_5\,
      I2 => \X0_input_316_fu_4452[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_256_out(0),
      O => \X0_input_256_fu_4212[0]_i_1_n_5\
    );
\X0_input_256_fu_4212_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_256_fu_4212[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_256_out(0),
      R => '0'
    );
\X0_input_257_fu_4216[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_771_fu_6272[0]_i_2_n_5\,
      I2 => \X0_input_317_fu_4456[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_257_out(0),
      O => \X0_input_257_fu_4216[0]_i_1_n_5\
    );
\X0_input_257_fu_4216_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_257_fu_4216[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_257_out(0),
      R => '0'
    );
\X0_input_258_fu_4220[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_771_fu_6272[0]_i_2_n_5\,
      I2 => \X0_input_318_fu_4460[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_258_out(0),
      O => \X0_input_258_fu_4220[0]_i_1_n_5\
    );
\X0_input_258_fu_4220_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_258_fu_4220[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_258_out(0),
      R => '0'
    );
\X0_input_259_fu_4224[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_771_fu_6272[0]_i_2_n_5\,
      I2 => \X0_input_319_fu_4464[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_259_out(0),
      O => \X0_input_259_fu_4224[0]_i_1_n_5\
    );
\X0_input_259_fu_4224_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_259_fu_4224[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_259_out(0),
      R => '0'
    );
\X0_input_25_fu_3288[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_731_fu_6112[0]_i_2_n_5\,
      I2 => \X0_input_61_fu_3432[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_25_out(0),
      O => \X0_input_25_fu_3288[0]_i_1_n_5\
    );
\X0_input_25_fu_3288_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_25_fu_3288[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_25_out(0),
      R => '0'
    );
\X0_input_260_fu_4228[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_775_fu_6288[0]_i_2_n_5\,
      I2 => \X0_input_316_fu_4452[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_260_out(0),
      O => \X0_input_260_fu_4228[0]_i_1_n_5\
    );
\X0_input_260_fu_4228_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_260_fu_4228[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_260_out(0),
      R => '0'
    );
\X0_input_261_fu_4232[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_775_fu_6288[0]_i_2_n_5\,
      I2 => \X0_input_317_fu_4456[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_261_out(0),
      O => \X0_input_261_fu_4232[0]_i_1_n_5\
    );
\X0_input_261_fu_4232_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_261_fu_4232[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_261_out(0),
      R => '0'
    );
\X0_input_262_fu_4236[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_775_fu_6288[0]_i_2_n_5\,
      I2 => \X0_input_318_fu_4460[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_262_out(0),
      O => \X0_input_262_fu_4236[0]_i_1_n_5\
    );
\X0_input_262_fu_4236_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_262_fu_4236[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_262_out(0),
      R => '0'
    );
\X0_input_263_fu_4240[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_775_fu_6288[0]_i_2_n_5\,
      I2 => \X0_input_319_fu_4464[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_263_out(0),
      O => \X0_input_263_fu_4240[0]_i_1_n_5\
    );
\X0_input_263_fu_4240_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_263_fu_4240[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_263_out(0),
      R => '0'
    );
\X0_input_264_fu_4244[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_779_fu_6304[0]_i_2_n_5\,
      I2 => \X0_input_316_fu_4452[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_264_out(0),
      O => \X0_input_264_fu_4244[0]_i_1_n_5\
    );
\X0_input_264_fu_4244_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_264_fu_4244[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_264_out(0),
      R => '0'
    );
\X0_input_265_fu_4248[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_779_fu_6304[0]_i_2_n_5\,
      I2 => \X0_input_317_fu_4456[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_265_out(0),
      O => \X0_input_265_fu_4248[0]_i_1_n_5\
    );
\X0_input_265_fu_4248_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_265_fu_4248[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_265_out(0),
      R => '0'
    );
\X0_input_266_fu_4252[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_779_fu_6304[0]_i_2_n_5\,
      I2 => \X0_input_318_fu_4460[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_266_out(0),
      O => \X0_input_266_fu_4252[0]_i_1_n_5\
    );
\X0_input_266_fu_4252_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_266_fu_4252[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_266_out(0),
      R => '0'
    );
\X0_input_267_fu_4256[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_779_fu_6304[0]_i_2_n_5\,
      I2 => \X0_input_319_fu_4464[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_267_out(0),
      O => \X0_input_267_fu_4256[0]_i_1_n_5\
    );
\X0_input_267_fu_4256_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_267_fu_4256[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_267_out(0),
      R => '0'
    );
\X0_input_268_fu_4260[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_719_fu_6064[0]_i_2_n_5\,
      I2 => \X0_input_316_fu_4452[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_268_out(0),
      O => \X0_input_268_fu_4260[0]_i_1_n_5\
    );
\X0_input_268_fu_4260_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_268_fu_4260[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_268_out(0),
      R => '0'
    );
\X0_input_269_fu_4264[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_719_fu_6064[0]_i_2_n_5\,
      I2 => \X0_input_317_fu_4456[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_269_out(0),
      O => \X0_input_269_fu_4264[0]_i_1_n_5\
    );
\X0_input_269_fu_4264_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_269_fu_4264[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_269_out(0),
      R => '0'
    );
\X0_input_26_fu_3292[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_731_fu_6112[0]_i_2_n_5\,
      I2 => \X0_input_62_fu_3436[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_26_out(0),
      O => \X0_input_26_fu_3292[0]_i_1_n_5\
    );
\X0_input_26_fu_3292_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_26_fu_3292[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_26_out(0),
      R => '0'
    );
\X0_input_270_fu_4268[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_719_fu_6064[0]_i_2_n_5\,
      I2 => \X0_input_318_fu_4460[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_270_out(0),
      O => \X0_input_270_fu_4268[0]_i_1_n_5\
    );
\X0_input_270_fu_4268_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_270_fu_4268[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_270_out(0),
      R => '0'
    );
\X0_input_271_fu_4272[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_719_fu_6064[0]_i_2_n_5\,
      I2 => \X0_input_319_fu_4464[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_271_out(0),
      O => \X0_input_271_fu_4272[0]_i_1_n_5\
    );
\X0_input_271_fu_4272_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_271_fu_4272[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_271_out(0),
      R => '0'
    );
\X0_input_272_fu_4276[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_723_fu_6080[0]_i_2_n_5\,
      I2 => \X0_input_316_fu_4452[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_272_out(0),
      O => \X0_input_272_fu_4276[0]_i_1_n_5\
    );
\X0_input_272_fu_4276_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_272_fu_4276[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_272_out(0),
      R => '0'
    );
\X0_input_273_fu_4280[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_723_fu_6080[0]_i_2_n_5\,
      I2 => \X0_input_317_fu_4456[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_273_out(0),
      O => \X0_input_273_fu_4280[0]_i_1_n_5\
    );
\X0_input_273_fu_4280_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_273_fu_4280[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_273_out(0),
      R => '0'
    );
\X0_input_274_fu_4284[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_723_fu_6080[0]_i_2_n_5\,
      I2 => \X0_input_318_fu_4460[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_274_out(0),
      O => \X0_input_274_fu_4284[0]_i_1_n_5\
    );
\X0_input_274_fu_4284_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_274_fu_4284[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_274_out(0),
      R => '0'
    );
\X0_input_275_fu_4288[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_723_fu_6080[0]_i_2_n_5\,
      I2 => \X0_input_319_fu_4464[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_275_out(0),
      O => \X0_input_275_fu_4288[0]_i_1_n_5\
    );
\X0_input_275_fu_4288_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_275_fu_4288[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_275_out(0),
      R => '0'
    );
\X0_input_276_fu_4292[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_727_fu_6096[0]_i_2_n_5\,
      I2 => \X0_input_316_fu_4452[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_276_out(0),
      O => \X0_input_276_fu_4292[0]_i_1_n_5\
    );
\X0_input_276_fu_4292_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_276_fu_4292[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_276_out(0),
      R => '0'
    );
\X0_input_277_fu_4296[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_727_fu_6096[0]_i_2_n_5\,
      I2 => \X0_input_317_fu_4456[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_277_out(0),
      O => \X0_input_277_fu_4296[0]_i_1_n_5\
    );
\X0_input_277_fu_4296_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_277_fu_4296[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_277_out(0),
      R => '0'
    );
\X0_input_278_fu_4300[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_727_fu_6096[0]_i_2_n_5\,
      I2 => \X0_input_318_fu_4460[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_278_out(0),
      O => \X0_input_278_fu_4300[0]_i_1_n_5\
    );
\X0_input_278_fu_4300_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_278_fu_4300[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_278_out(0),
      R => '0'
    );
\X0_input_279_fu_4304[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_727_fu_6096[0]_i_2_n_5\,
      I2 => \X0_input_319_fu_4464[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_279_out(0),
      O => \X0_input_279_fu_4304[0]_i_1_n_5\
    );
\X0_input_279_fu_4304_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_279_fu_4304[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_279_out(0),
      R => '0'
    );
\X0_input_27_fu_3296[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_731_fu_6112[0]_i_2_n_5\,
      I2 => \X0_input_63_fu_3440[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_27_out(0),
      O => \X0_input_27_fu_3296[0]_i_1_n_5\
    );
\X0_input_27_fu_3296_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_27_fu_3296[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_27_out(0),
      R => '0'
    );
\X0_input_280_fu_4308[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_731_fu_6112[0]_i_2_n_5\,
      I2 => \X0_input_316_fu_4452[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_280_out(0),
      O => \X0_input_280_fu_4308[0]_i_1_n_5\
    );
\X0_input_280_fu_4308_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_280_fu_4308[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_280_out(0),
      R => '0'
    );
\X0_input_281_fu_4312[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_731_fu_6112[0]_i_2_n_5\,
      I2 => \X0_input_317_fu_4456[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_281_out(0),
      O => \X0_input_281_fu_4312[0]_i_1_n_5\
    );
\X0_input_281_fu_4312_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_281_fu_4312[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_281_out(0),
      R => '0'
    );
\X0_input_282_fu_4316[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_731_fu_6112[0]_i_2_n_5\,
      I2 => \X0_input_318_fu_4460[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_282_out(0),
      O => \X0_input_282_fu_4316[0]_i_1_n_5\
    );
\X0_input_282_fu_4316_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_282_fu_4316[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_282_out(0),
      R => '0'
    );
\X0_input_283_fu_4320[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_731_fu_6112[0]_i_2_n_5\,
      I2 => \X0_input_319_fu_4464[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_283_out(0),
      O => \X0_input_283_fu_4320[0]_i_1_n_5\
    );
\X0_input_283_fu_4320_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_283_fu_4320[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_283_out(0),
      R => '0'
    );
\X0_input_284_fu_4324[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_735_fu_6128[0]_i_2_n_5\,
      I2 => \X0_input_316_fu_4452[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_284_out(0),
      O => \X0_input_284_fu_4324[0]_i_1_n_5\
    );
\X0_input_284_fu_4324_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_284_fu_4324[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_284_out(0),
      R => '0'
    );
\X0_input_285_fu_4328[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_735_fu_6128[0]_i_2_n_5\,
      I2 => \X0_input_317_fu_4456[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_285_out(0),
      O => \X0_input_285_fu_4328[0]_i_1_n_5\
    );
\X0_input_285_fu_4328_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_285_fu_4328[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_285_out(0),
      R => '0'
    );
\X0_input_286_fu_4332[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_735_fu_6128[0]_i_2_n_5\,
      I2 => \X0_input_318_fu_4460[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_286_out(0),
      O => \X0_input_286_fu_4332[0]_i_1_n_5\
    );
\X0_input_286_fu_4332_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_286_fu_4332[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_286_out(0),
      R => '0'
    );
\X0_input_287_fu_4336[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_735_fu_6128[0]_i_2_n_5\,
      I2 => \X0_input_319_fu_4464[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_287_out(0),
      O => \X0_input_287_fu_4336[0]_i_1_n_5\
    );
\X0_input_287_fu_4336_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_287_fu_4336[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_287_out(0),
      R => '0'
    );
\X0_input_288_fu_4340[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_739_fu_6144[0]_i_2_n_5\,
      I2 => \X0_input_316_fu_4452[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_288_out(0),
      O => \X0_input_288_fu_4340[0]_i_1_n_5\
    );
\X0_input_288_fu_4340_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_288_fu_4340[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_288_out(0),
      R => '0'
    );
\X0_input_289_fu_4344[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_739_fu_6144[0]_i_2_n_5\,
      I2 => \X0_input_317_fu_4456[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_289_out(0),
      O => \X0_input_289_fu_4344[0]_i_1_n_5\
    );
\X0_input_289_fu_4344_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_289_fu_4344[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_289_out(0),
      R => '0'
    );
\X0_input_28_fu_3300[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_735_fu_6128[0]_i_2_n_5\,
      I2 => \X0_input_60_fu_3428[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_28_out(0),
      O => \X0_input_28_fu_3300[0]_i_1_n_5\
    );
\X0_input_28_fu_3300_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_28_fu_3300[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_28_out(0),
      R => '0'
    );
\X0_input_290_fu_4348[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_739_fu_6144[0]_i_2_n_5\,
      I2 => \X0_input_318_fu_4460[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_290_out(0),
      O => \X0_input_290_fu_4348[0]_i_1_n_5\
    );
\X0_input_290_fu_4348_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_290_fu_4348[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_290_out(0),
      R => '0'
    );
\X0_input_291_fu_4352[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_739_fu_6144[0]_i_2_n_5\,
      I2 => \X0_input_319_fu_4464[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_291_out(0),
      O => \X0_input_291_fu_4352[0]_i_1_n_5\
    );
\X0_input_291_fu_4352_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_291_fu_4352[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_291_out(0),
      R => '0'
    );
\X0_input_292_fu_4356[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_743_fu_6160[0]_i_2_n_5\,
      I2 => \X0_input_316_fu_4452[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_292_out(0),
      O => \X0_input_292_fu_4356[0]_i_1_n_5\
    );
\X0_input_292_fu_4356_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_292_fu_4356[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_292_out(0),
      R => '0'
    );
\X0_input_293_fu_4360[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_743_fu_6160[0]_i_2_n_5\,
      I2 => \X0_input_317_fu_4456[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_293_out(0),
      O => \X0_input_293_fu_4360[0]_i_1_n_5\
    );
\X0_input_293_fu_4360_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_293_fu_4360[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_293_out(0),
      R => '0'
    );
\X0_input_294_fu_4364[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_743_fu_6160[0]_i_2_n_5\,
      I2 => \X0_input_318_fu_4460[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_294_out(0),
      O => \X0_input_294_fu_4364[0]_i_1_n_5\
    );
\X0_input_294_fu_4364_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_294_fu_4364[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_294_out(0),
      R => '0'
    );
\X0_input_295_fu_4368[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_743_fu_6160[0]_i_2_n_5\,
      I2 => \X0_input_319_fu_4464[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_295_out(0),
      O => \X0_input_295_fu_4368[0]_i_1_n_5\
    );
\X0_input_295_fu_4368_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_295_fu_4368[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_295_out(0),
      R => '0'
    );
\X0_input_296_fu_4372[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_747_fu_6176[0]_i_2_n_5\,
      I2 => \X0_input_316_fu_4452[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_296_out(0),
      O => \X0_input_296_fu_4372[0]_i_1_n_5\
    );
\X0_input_296_fu_4372_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_296_fu_4372[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_296_out(0),
      R => '0'
    );
\X0_input_297_fu_4376[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_747_fu_6176[0]_i_2_n_5\,
      I2 => \X0_input_317_fu_4456[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_297_out(0),
      O => \X0_input_297_fu_4376[0]_i_1_n_5\
    );
\X0_input_297_fu_4376_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_297_fu_4376[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_297_out(0),
      R => '0'
    );
\X0_input_298_fu_4380[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_747_fu_6176[0]_i_2_n_5\,
      I2 => \X0_input_318_fu_4460[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_298_out(0),
      O => \X0_input_298_fu_4380[0]_i_1_n_5\
    );
\X0_input_298_fu_4380_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_298_fu_4380[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_298_out(0),
      R => '0'
    );
\X0_input_299_fu_4384[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_747_fu_6176[0]_i_2_n_5\,
      I2 => \X0_input_319_fu_4464[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_299_out(0),
      O => \X0_input_299_fu_4384[0]_i_1_n_5\
    );
\X0_input_299_fu_4384_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_299_fu_4384[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_299_out(0),
      R => '0'
    );
\X0_input_29_fu_3304[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_735_fu_6128[0]_i_2_n_5\,
      I2 => \X0_input_61_fu_3432[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_29_out(0),
      O => \X0_input_29_fu_3304[0]_i_1_n_5\
    );
\X0_input_29_fu_3304_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_29_fu_3304[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_29_out(0),
      R => '0'
    );
\X0_input_2_fu_3196[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_771_fu_6272[0]_i_2_n_5\,
      I2 => \X0_input_62_fu_3436[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_2_out(0),
      O => \X0_input_2_fu_3196[0]_i_1_n_5\
    );
\X0_input_2_fu_3196_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_2_fu_3196[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_2_out(0),
      R => '0'
    );
\X0_input_300_fu_4388[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_751_fu_6192[0]_i_2_n_5\,
      I2 => \X0_input_316_fu_4452[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_300_out(0),
      O => \X0_input_300_fu_4388[0]_i_1_n_5\
    );
\X0_input_300_fu_4388_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_300_fu_4388[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_300_out(0),
      R => '0'
    );
\X0_input_301_fu_4392[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_751_fu_6192[0]_i_2_n_5\,
      I2 => \X0_input_317_fu_4456[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_301_out(0),
      O => \X0_input_301_fu_4392[0]_i_1_n_5\
    );
\X0_input_301_fu_4392_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_301_fu_4392[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_301_out(0),
      R => '0'
    );
\X0_input_302_fu_4396[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_751_fu_6192[0]_i_2_n_5\,
      I2 => \X0_input_318_fu_4460[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_302_out(0),
      O => \X0_input_302_fu_4396[0]_i_1_n_5\
    );
\X0_input_302_fu_4396_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_302_fu_4396[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_302_out(0),
      R => '0'
    );
\X0_input_303_fu_4400[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_751_fu_6192[0]_i_2_n_5\,
      I2 => \X0_input_319_fu_4464[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_303_out(0),
      O => \X0_input_303_fu_4400[0]_i_1_n_5\
    );
\X0_input_303_fu_4400_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_303_fu_4400[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_303_out(0),
      R => '0'
    );
\X0_input_304_fu_4404[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_755_fu_6208[0]_i_2_n_5\,
      I2 => \X0_input_316_fu_4452[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_304_out(0),
      O => \X0_input_304_fu_4404[0]_i_1_n_5\
    );
\X0_input_304_fu_4404_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_304_fu_4404[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_304_out(0),
      R => '0'
    );
\X0_input_305_fu_4408[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_755_fu_6208[0]_i_2_n_5\,
      I2 => \X0_input_317_fu_4456[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_305_out(0),
      O => \X0_input_305_fu_4408[0]_i_1_n_5\
    );
\X0_input_305_fu_4408_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_305_fu_4408[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_305_out(0),
      R => '0'
    );
\X0_input_306_fu_4412[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_755_fu_6208[0]_i_2_n_5\,
      I2 => \X0_input_318_fu_4460[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_306_out(0),
      O => \X0_input_306_fu_4412[0]_i_1_n_5\
    );
\X0_input_306_fu_4412_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_306_fu_4412[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_306_out(0),
      R => '0'
    );
\X0_input_307_fu_4416[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_755_fu_6208[0]_i_2_n_5\,
      I2 => \X0_input_319_fu_4464[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_307_out(0),
      O => \X0_input_307_fu_4416[0]_i_1_n_5\
    );
\X0_input_307_fu_4416_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_307_fu_4416[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_307_out(0),
      R => '0'
    );
\X0_input_308_fu_4420[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_759_fu_6224[0]_i_2_n_5\,
      I2 => \X0_input_316_fu_4452[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_308_out(0),
      O => \X0_input_308_fu_4420[0]_i_1_n_5\
    );
\X0_input_308_fu_4420_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_308_fu_4420[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_308_out(0),
      R => '0'
    );
\X0_input_309_fu_4424[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_759_fu_6224[0]_i_2_n_5\,
      I2 => \X0_input_317_fu_4456[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_309_out(0),
      O => \X0_input_309_fu_4424[0]_i_1_n_5\
    );
\X0_input_309_fu_4424_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_309_fu_4424[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_309_out(0),
      R => '0'
    );
\X0_input_30_fu_3308[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_735_fu_6128[0]_i_2_n_5\,
      I2 => \X0_input_62_fu_3436[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_30_out(0),
      O => \X0_input_30_fu_3308[0]_i_1_n_5\
    );
\X0_input_30_fu_3308_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_30_fu_3308[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_30_out(0),
      R => '0'
    );
\X0_input_310_fu_4428[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_759_fu_6224[0]_i_2_n_5\,
      I2 => \X0_input_318_fu_4460[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_310_out(0),
      O => \X0_input_310_fu_4428[0]_i_1_n_5\
    );
\X0_input_310_fu_4428_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_310_fu_4428[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_310_out(0),
      R => '0'
    );
\X0_input_311_fu_4432[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_759_fu_6224[0]_i_2_n_5\,
      I2 => \X0_input_319_fu_4464[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_311_out(0),
      O => \X0_input_311_fu_4432[0]_i_1_n_5\
    );
\X0_input_311_fu_4432_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_311_fu_4432[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_311_out(0),
      R => '0'
    );
\X0_input_312_fu_4436[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_763_fu_6240[0]_i_2_n_5\,
      I2 => \X0_input_316_fu_4452[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_312_out(0),
      O => \X0_input_312_fu_4436[0]_i_1_n_5\
    );
\X0_input_312_fu_4436_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_312_fu_4436[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_312_out(0),
      R => '0'
    );
\X0_input_313_fu_4440[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_763_fu_6240[0]_i_2_n_5\,
      I2 => \X0_input_317_fu_4456[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_313_out(0),
      O => \X0_input_313_fu_4440[0]_i_1_n_5\
    );
\X0_input_313_fu_4440_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_313_fu_4440[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_313_out(0),
      R => '0'
    );
\X0_input_314_fu_4444[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_763_fu_6240[0]_i_2_n_5\,
      I2 => \X0_input_318_fu_4460[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_314_out(0),
      O => \X0_input_314_fu_4444[0]_i_1_n_5\
    );
\X0_input_314_fu_4444_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_314_fu_4444[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_314_out(0),
      R => '0'
    );
\X0_input_315_fu_4448[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_763_fu_6240[0]_i_2_n_5\,
      I2 => \X0_input_319_fu_4464[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_315_out(0),
      O => \X0_input_315_fu_4448[0]_i_1_n_5\
    );
\X0_input_315_fu_4448_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_315_fu_4448[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_315_out(0),
      R => '0'
    );
\X0_input_316_fu_4452[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_767_fu_6256[0]_i_2_n_5\,
      I2 => \X0_input_316_fu_4452[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_316_out(0),
      O => \X0_input_316_fu_4452[0]_i_1_n_5\
    );
\X0_input_316_fu_4452[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \X0_input_781_fu_6312[0]_i_3_n_5\,
      I1 => i_2_reg_23648(0),
      I2 => i_2_reg_23648(9),
      I3 => i_2_reg_23648(7),
      I4 => i_2_reg_23648(6),
      O => \X0_input_316_fu_4452[0]_i_2_n_5\
    );
\X0_input_316_fu_4452_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_316_fu_4452[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_316_out(0),
      R => '0'
    );
\X0_input_317_fu_4456[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_767_fu_6256[0]_i_2_n_5\,
      I2 => \X0_input_317_fu_4456[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_317_out(0),
      O => \X0_input_317_fu_4456[0]_i_1_n_5\
    );
\X0_input_317_fu_4456[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => \X0_input_781_fu_6312[0]_i_3_n_5\,
      I1 => i_2_reg_23648(9),
      I2 => i_2_reg_23648(0),
      I3 => i_2_reg_23648(7),
      I4 => i_2_reg_23648(6),
      O => \X0_input_317_fu_4456[0]_i_2_n_5\
    );
\X0_input_317_fu_4456_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_317_fu_4456[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_317_out(0),
      R => '0'
    );
\X0_input_318_fu_4460[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_767_fu_6256[0]_i_2_n_5\,
      I2 => \X0_input_318_fu_4460[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_318_out(0),
      O => \X0_input_318_fu_4460[0]_i_1_n_5\
    );
\X0_input_318_fu_4460[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \X0_input_782_fu_6316[0]_i_3_n_5\,
      I1 => i_2_reg_23648(0),
      I2 => i_2_reg_23648(9),
      I3 => i_2_reg_23648(7),
      I4 => i_2_reg_23648(6),
      O => \X0_input_318_fu_4460[0]_i_2_n_5\
    );
\X0_input_318_fu_4460_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_318_fu_4460[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_318_out(0),
      R => '0'
    );
\X0_input_319_fu_4464[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_767_fu_6256[0]_i_2_n_5\,
      I2 => \X0_input_319_fu_4464[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_319_out(0),
      O => \X0_input_319_fu_4464[0]_i_1_n_5\
    );
\X0_input_319_fu_4464[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => \X0_input_782_fu_6316[0]_i_3_n_5\,
      I1 => i_2_reg_23648(9),
      I2 => i_2_reg_23648(0),
      I3 => i_2_reg_23648(7),
      I4 => i_2_reg_23648(6),
      O => \X0_input_319_fu_4464[0]_i_2_n_5\
    );
\X0_input_319_fu_4464_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_319_fu_4464[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_319_out(0),
      R => '0'
    );
\X0_input_31_fu_3312[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_735_fu_6128[0]_i_2_n_5\,
      I2 => \X0_input_63_fu_3440[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_31_out(0),
      O => \X0_input_31_fu_3312[0]_i_1_n_5\
    );
\X0_input_31_fu_3312_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_31_fu_3312[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_31_out(0),
      R => '0'
    );
\X0_input_320_fu_4468[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_771_fu_6272[0]_i_2_n_5\,
      I2 => \X0_input_380_fu_4708[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_320_out(0),
      O => \X0_input_320_fu_4468[0]_i_1_n_5\
    );
\X0_input_320_fu_4468_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_320_fu_4468[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_320_out(0),
      R => '0'
    );
\X0_input_321_fu_4472[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_771_fu_6272[0]_i_2_n_5\,
      I2 => \X0_input_381_fu_4712[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_321_out(0),
      O => \X0_input_321_fu_4472[0]_i_1_n_5\
    );
\X0_input_321_fu_4472_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_321_fu_4472[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_321_out(0),
      R => '0'
    );
\X0_input_322_fu_4476[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_771_fu_6272[0]_i_2_n_5\,
      I2 => \X0_input_382_fu_4716[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_322_out(0),
      O => \X0_input_322_fu_4476[0]_i_1_n_5\
    );
\X0_input_322_fu_4476_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_322_fu_4476[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_322_out(0),
      R => '0'
    );
\X0_input_323_fu_4480[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_771_fu_6272[0]_i_2_n_5\,
      I2 => \X0_input_383_fu_4720[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_323_out(0),
      O => \X0_input_323_fu_4480[0]_i_1_n_5\
    );
\X0_input_323_fu_4480_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_323_fu_4480[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_323_out(0),
      R => '0'
    );
\X0_input_324_fu_4484[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_775_fu_6288[0]_i_2_n_5\,
      I2 => \X0_input_380_fu_4708[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_324_out(0),
      O => \X0_input_324_fu_4484[0]_i_1_n_5\
    );
\X0_input_324_fu_4484_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_324_fu_4484[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_324_out(0),
      R => '0'
    );
\X0_input_325_fu_4488[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_775_fu_6288[0]_i_2_n_5\,
      I2 => \X0_input_381_fu_4712[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_325_out(0),
      O => \X0_input_325_fu_4488[0]_i_1_n_5\
    );
\X0_input_325_fu_4488_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_325_fu_4488[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_325_out(0),
      R => '0'
    );
\X0_input_326_fu_4492[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_775_fu_6288[0]_i_2_n_5\,
      I2 => \X0_input_382_fu_4716[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_326_out(0),
      O => \X0_input_326_fu_4492[0]_i_1_n_5\
    );
\X0_input_326_fu_4492_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_326_fu_4492[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_326_out(0),
      R => '0'
    );
\X0_input_327_fu_4496[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_775_fu_6288[0]_i_2_n_5\,
      I2 => \X0_input_383_fu_4720[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_327_out(0),
      O => \X0_input_327_fu_4496[0]_i_1_n_5\
    );
\X0_input_327_fu_4496_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_327_fu_4496[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_327_out(0),
      R => '0'
    );
\X0_input_328_fu_4500[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_779_fu_6304[0]_i_2_n_5\,
      I2 => \X0_input_380_fu_4708[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_328_out(0),
      O => \X0_input_328_fu_4500[0]_i_1_n_5\
    );
\X0_input_328_fu_4500_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_328_fu_4500[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_328_out(0),
      R => '0'
    );
\X0_input_329_fu_4504[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_779_fu_6304[0]_i_2_n_5\,
      I2 => \X0_input_381_fu_4712[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_329_out(0),
      O => \X0_input_329_fu_4504[0]_i_1_n_5\
    );
\X0_input_329_fu_4504_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_329_fu_4504[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_329_out(0),
      R => '0'
    );
\X0_input_32_fu_3316[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_739_fu_6144[0]_i_2_n_5\,
      I2 => \X0_input_60_fu_3428[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_32_out(0),
      O => \X0_input_32_fu_3316[0]_i_1_n_5\
    );
\X0_input_32_fu_3316_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_32_fu_3316[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_32_out(0),
      R => '0'
    );
\X0_input_330_fu_4508[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_779_fu_6304[0]_i_2_n_5\,
      I2 => \X0_input_382_fu_4716[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_330_out(0),
      O => \X0_input_330_fu_4508[0]_i_1_n_5\
    );
\X0_input_330_fu_4508_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_330_fu_4508[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_330_out(0),
      R => '0'
    );
\X0_input_331_fu_4512[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_779_fu_6304[0]_i_2_n_5\,
      I2 => \X0_input_383_fu_4720[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_331_out(0),
      O => \X0_input_331_fu_4512[0]_i_1_n_5\
    );
\X0_input_331_fu_4512_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_331_fu_4512[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_331_out(0),
      R => '0'
    );
\X0_input_332_fu_4516[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_719_fu_6064[0]_i_2_n_5\,
      I2 => \X0_input_380_fu_4708[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_332_out(0),
      O => \X0_input_332_fu_4516[0]_i_1_n_5\
    );
\X0_input_332_fu_4516_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_332_fu_4516[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_332_out(0),
      R => '0'
    );
\X0_input_333_fu_4520[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_719_fu_6064[0]_i_2_n_5\,
      I2 => \X0_input_381_fu_4712[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_333_out(0),
      O => \X0_input_333_fu_4520[0]_i_1_n_5\
    );
\X0_input_333_fu_4520_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_333_fu_4520[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_333_out(0),
      R => '0'
    );
\X0_input_334_fu_4524[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_719_fu_6064[0]_i_2_n_5\,
      I2 => \X0_input_382_fu_4716[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_334_out(0),
      O => \X0_input_334_fu_4524[0]_i_1_n_5\
    );
\X0_input_334_fu_4524_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_334_fu_4524[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_334_out(0),
      R => '0'
    );
\X0_input_335_fu_4528[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_719_fu_6064[0]_i_2_n_5\,
      I2 => \X0_input_383_fu_4720[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_335_out(0),
      O => \X0_input_335_fu_4528[0]_i_1_n_5\
    );
\X0_input_335_fu_4528_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_335_fu_4528[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_335_out(0),
      R => '0'
    );
\X0_input_336_fu_4532[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_723_fu_6080[0]_i_2_n_5\,
      I2 => \X0_input_380_fu_4708[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_336_out(0),
      O => \X0_input_336_fu_4532[0]_i_1_n_5\
    );
\X0_input_336_fu_4532_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_336_fu_4532[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_336_out(0),
      R => '0'
    );
\X0_input_337_fu_4536[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_723_fu_6080[0]_i_2_n_5\,
      I2 => \X0_input_381_fu_4712[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_337_out(0),
      O => \X0_input_337_fu_4536[0]_i_1_n_5\
    );
\X0_input_337_fu_4536_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_337_fu_4536[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_337_out(0),
      R => '0'
    );
\X0_input_338_fu_4540[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_723_fu_6080[0]_i_2_n_5\,
      I2 => \X0_input_382_fu_4716[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_338_out(0),
      O => \X0_input_338_fu_4540[0]_i_1_n_5\
    );
\X0_input_338_fu_4540_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_338_fu_4540[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_338_out(0),
      R => '0'
    );
\X0_input_339_fu_4544[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_723_fu_6080[0]_i_2_n_5\,
      I2 => \X0_input_383_fu_4720[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_339_out(0),
      O => \X0_input_339_fu_4544[0]_i_1_n_5\
    );
\X0_input_339_fu_4544_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_339_fu_4544[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_339_out(0),
      R => '0'
    );
\X0_input_33_fu_3320[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_739_fu_6144[0]_i_2_n_5\,
      I2 => \X0_input_61_fu_3432[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_33_out(0),
      O => \X0_input_33_fu_3320[0]_i_1_n_5\
    );
\X0_input_33_fu_3320_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_33_fu_3320[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_33_out(0),
      R => '0'
    );
\X0_input_340_fu_4548[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_727_fu_6096[0]_i_2_n_5\,
      I2 => \X0_input_380_fu_4708[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_340_out(0),
      O => \X0_input_340_fu_4548[0]_i_1_n_5\
    );
\X0_input_340_fu_4548_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_340_fu_4548[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_340_out(0),
      R => '0'
    );
\X0_input_341_fu_4552[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_727_fu_6096[0]_i_2_n_5\,
      I2 => \X0_input_381_fu_4712[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_341_out(0),
      O => \X0_input_341_fu_4552[0]_i_1_n_5\
    );
\X0_input_341_fu_4552_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_341_fu_4552[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_341_out(0),
      R => '0'
    );
\X0_input_342_fu_4556[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_727_fu_6096[0]_i_2_n_5\,
      I2 => \X0_input_382_fu_4716[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_342_out(0),
      O => \X0_input_342_fu_4556[0]_i_1_n_5\
    );
\X0_input_342_fu_4556_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_342_fu_4556[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_342_out(0),
      R => '0'
    );
\X0_input_343_fu_4560[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_727_fu_6096[0]_i_2_n_5\,
      I2 => \X0_input_383_fu_4720[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_343_out(0),
      O => \X0_input_343_fu_4560[0]_i_1_n_5\
    );
\X0_input_343_fu_4560_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_343_fu_4560[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_343_out(0),
      R => '0'
    );
\X0_input_344_fu_4564[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_731_fu_6112[0]_i_2_n_5\,
      I2 => \X0_input_380_fu_4708[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_344_out(0),
      O => \X0_input_344_fu_4564[0]_i_1_n_5\
    );
\X0_input_344_fu_4564_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_344_fu_4564[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_344_out(0),
      R => '0'
    );
\X0_input_345_fu_4568[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_731_fu_6112[0]_i_2_n_5\,
      I2 => \X0_input_381_fu_4712[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_345_out(0),
      O => \X0_input_345_fu_4568[0]_i_1_n_5\
    );
\X0_input_345_fu_4568_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_345_fu_4568[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_345_out(0),
      R => '0'
    );
\X0_input_346_fu_4572[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_731_fu_6112[0]_i_2_n_5\,
      I2 => \X0_input_382_fu_4716[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_346_out(0),
      O => \X0_input_346_fu_4572[0]_i_1_n_5\
    );
\X0_input_346_fu_4572_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_346_fu_4572[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_346_out(0),
      R => '0'
    );
\X0_input_347_fu_4576[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_731_fu_6112[0]_i_2_n_5\,
      I2 => \X0_input_383_fu_4720[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_347_out(0),
      O => \X0_input_347_fu_4576[0]_i_1_n_5\
    );
\X0_input_347_fu_4576_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_347_fu_4576[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_347_out(0),
      R => '0'
    );
\X0_input_348_fu_4580[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_735_fu_6128[0]_i_2_n_5\,
      I2 => \X0_input_380_fu_4708[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_348_out(0),
      O => \X0_input_348_fu_4580[0]_i_1_n_5\
    );
\X0_input_348_fu_4580_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_348_fu_4580[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_348_out(0),
      R => '0'
    );
\X0_input_349_fu_4584[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_735_fu_6128[0]_i_2_n_5\,
      I2 => \X0_input_381_fu_4712[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_349_out(0),
      O => \X0_input_349_fu_4584[0]_i_1_n_5\
    );
\X0_input_349_fu_4584_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_349_fu_4584[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_349_out(0),
      R => '0'
    );
\X0_input_34_fu_3324[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_739_fu_6144[0]_i_2_n_5\,
      I2 => \X0_input_62_fu_3436[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_34_out(0),
      O => \X0_input_34_fu_3324[0]_i_1_n_5\
    );
\X0_input_34_fu_3324_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_34_fu_3324[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_34_out(0),
      R => '0'
    );
\X0_input_350_fu_4588[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_735_fu_6128[0]_i_2_n_5\,
      I2 => \X0_input_382_fu_4716[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_350_out(0),
      O => \X0_input_350_fu_4588[0]_i_1_n_5\
    );
\X0_input_350_fu_4588_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_350_fu_4588[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_350_out(0),
      R => '0'
    );
\X0_input_351_fu_4592[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_735_fu_6128[0]_i_2_n_5\,
      I2 => \X0_input_383_fu_4720[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_351_out(0),
      O => \X0_input_351_fu_4592[0]_i_1_n_5\
    );
\X0_input_351_fu_4592_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_351_fu_4592[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_351_out(0),
      R => '0'
    );
\X0_input_352_fu_4596[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_739_fu_6144[0]_i_2_n_5\,
      I2 => \X0_input_380_fu_4708[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_352_out(0),
      O => \X0_input_352_fu_4596[0]_i_1_n_5\
    );
\X0_input_352_fu_4596_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_352_fu_4596[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_352_out(0),
      R => '0'
    );
\X0_input_353_fu_4600[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_739_fu_6144[0]_i_2_n_5\,
      I2 => \X0_input_381_fu_4712[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_353_out(0),
      O => \X0_input_353_fu_4600[0]_i_1_n_5\
    );
\X0_input_353_fu_4600_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_353_fu_4600[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_353_out(0),
      R => '0'
    );
\X0_input_354_fu_4604[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_739_fu_6144[0]_i_2_n_5\,
      I2 => \X0_input_382_fu_4716[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_354_out(0),
      O => \X0_input_354_fu_4604[0]_i_1_n_5\
    );
\X0_input_354_fu_4604_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_354_fu_4604[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_354_out(0),
      R => '0'
    );
\X0_input_355_fu_4608[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_739_fu_6144[0]_i_2_n_5\,
      I2 => \X0_input_383_fu_4720[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_355_out(0),
      O => \X0_input_355_fu_4608[0]_i_1_n_5\
    );
\X0_input_355_fu_4608_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_355_fu_4608[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_355_out(0),
      R => '0'
    );
\X0_input_356_fu_4612[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_743_fu_6160[0]_i_2_n_5\,
      I2 => \X0_input_380_fu_4708[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_356_out(0),
      O => \X0_input_356_fu_4612[0]_i_1_n_5\
    );
\X0_input_356_fu_4612_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_356_fu_4612[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_356_out(0),
      R => '0'
    );
\X0_input_357_fu_4616[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_743_fu_6160[0]_i_2_n_5\,
      I2 => \X0_input_381_fu_4712[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_357_out(0),
      O => \X0_input_357_fu_4616[0]_i_1_n_5\
    );
\X0_input_357_fu_4616_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_357_fu_4616[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_357_out(0),
      R => '0'
    );
\X0_input_358_fu_4620[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_743_fu_6160[0]_i_2_n_5\,
      I2 => \X0_input_382_fu_4716[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_358_out(0),
      O => \X0_input_358_fu_4620[0]_i_1_n_5\
    );
\X0_input_358_fu_4620_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_358_fu_4620[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_358_out(0),
      R => '0'
    );
\X0_input_359_fu_4624[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_743_fu_6160[0]_i_2_n_5\,
      I2 => \X0_input_383_fu_4720[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_359_out(0),
      O => \X0_input_359_fu_4624[0]_i_1_n_5\
    );
\X0_input_359_fu_4624_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_359_fu_4624[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_359_out(0),
      R => '0'
    );
\X0_input_35_fu_3328[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_739_fu_6144[0]_i_2_n_5\,
      I2 => \X0_input_63_fu_3440[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_35_out(0),
      O => \X0_input_35_fu_3328[0]_i_1_n_5\
    );
\X0_input_35_fu_3328_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_35_fu_3328[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_35_out(0),
      R => '0'
    );
\X0_input_360_fu_4628[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_747_fu_6176[0]_i_2_n_5\,
      I2 => \X0_input_380_fu_4708[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_360_out(0),
      O => \X0_input_360_fu_4628[0]_i_1_n_5\
    );
\X0_input_360_fu_4628_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_360_fu_4628[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_360_out(0),
      R => '0'
    );
\X0_input_361_fu_4632[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_747_fu_6176[0]_i_2_n_5\,
      I2 => \X0_input_381_fu_4712[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_361_out(0),
      O => \X0_input_361_fu_4632[0]_i_1_n_5\
    );
\X0_input_361_fu_4632_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_361_fu_4632[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_361_out(0),
      R => '0'
    );
\X0_input_362_fu_4636[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_747_fu_6176[0]_i_2_n_5\,
      I2 => \X0_input_382_fu_4716[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_362_out(0),
      O => \X0_input_362_fu_4636[0]_i_1_n_5\
    );
\X0_input_362_fu_4636_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_362_fu_4636[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_362_out(0),
      R => '0'
    );
\X0_input_363_fu_4640[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_747_fu_6176[0]_i_2_n_5\,
      I2 => \X0_input_383_fu_4720[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_363_out(0),
      O => \X0_input_363_fu_4640[0]_i_1_n_5\
    );
\X0_input_363_fu_4640_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_363_fu_4640[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_363_out(0),
      R => '0'
    );
\X0_input_364_fu_4644[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_751_fu_6192[0]_i_2_n_5\,
      I2 => \X0_input_380_fu_4708[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_364_out(0),
      O => \X0_input_364_fu_4644[0]_i_1_n_5\
    );
\X0_input_364_fu_4644_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_364_fu_4644[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_364_out(0),
      R => '0'
    );
\X0_input_365_fu_4648[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_751_fu_6192[0]_i_2_n_5\,
      I2 => \X0_input_381_fu_4712[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_365_out(0),
      O => \X0_input_365_fu_4648[0]_i_1_n_5\
    );
\X0_input_365_fu_4648_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_365_fu_4648[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_365_out(0),
      R => '0'
    );
\X0_input_366_fu_4652[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_751_fu_6192[0]_i_2_n_5\,
      I2 => \X0_input_382_fu_4716[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_366_out(0),
      O => \X0_input_366_fu_4652[0]_i_1_n_5\
    );
\X0_input_366_fu_4652_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_366_fu_4652[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_366_out(0),
      R => '0'
    );
\X0_input_367_fu_4656[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_751_fu_6192[0]_i_2_n_5\,
      I2 => \X0_input_383_fu_4720[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_367_out(0),
      O => \X0_input_367_fu_4656[0]_i_1_n_5\
    );
\X0_input_367_fu_4656_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_367_fu_4656[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_367_out(0),
      R => '0'
    );
\X0_input_368_fu_4660[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_755_fu_6208[0]_i_2_n_5\,
      I2 => \X0_input_380_fu_4708[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_368_out(0),
      O => \X0_input_368_fu_4660[0]_i_1_n_5\
    );
\X0_input_368_fu_4660_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_368_fu_4660[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_368_out(0),
      R => '0'
    );
\X0_input_369_fu_4664[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_755_fu_6208[0]_i_2_n_5\,
      I2 => \X0_input_381_fu_4712[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_369_out(0),
      O => \X0_input_369_fu_4664[0]_i_1_n_5\
    );
\X0_input_369_fu_4664_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_369_fu_4664[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_369_out(0),
      R => '0'
    );
\X0_input_36_fu_3332[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_743_fu_6160[0]_i_2_n_5\,
      I2 => \X0_input_60_fu_3428[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_36_out(0),
      O => \X0_input_36_fu_3332[0]_i_1_n_5\
    );
\X0_input_36_fu_3332_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_36_fu_3332[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_36_out(0),
      R => '0'
    );
\X0_input_370_fu_4668[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_755_fu_6208[0]_i_2_n_5\,
      I2 => \X0_input_382_fu_4716[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_370_out(0),
      O => \X0_input_370_fu_4668[0]_i_1_n_5\
    );
\X0_input_370_fu_4668_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_370_fu_4668[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_370_out(0),
      R => '0'
    );
\X0_input_371_fu_4672[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_755_fu_6208[0]_i_2_n_5\,
      I2 => \X0_input_383_fu_4720[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_371_out(0),
      O => \X0_input_371_fu_4672[0]_i_1_n_5\
    );
\X0_input_371_fu_4672_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_371_fu_4672[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_371_out(0),
      R => '0'
    );
\X0_input_372_fu_4676[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_759_fu_6224[0]_i_2_n_5\,
      I2 => \X0_input_380_fu_4708[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_372_out(0),
      O => \X0_input_372_fu_4676[0]_i_1_n_5\
    );
\X0_input_372_fu_4676_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_372_fu_4676[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_372_out(0),
      R => '0'
    );
\X0_input_373_fu_4680[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_759_fu_6224[0]_i_2_n_5\,
      I2 => \X0_input_381_fu_4712[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_373_out(0),
      O => \X0_input_373_fu_4680[0]_i_1_n_5\
    );
\X0_input_373_fu_4680_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_373_fu_4680[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_373_out(0),
      R => '0'
    );
\X0_input_374_fu_4684[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_759_fu_6224[0]_i_2_n_5\,
      I2 => \X0_input_382_fu_4716[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_374_out(0),
      O => \X0_input_374_fu_4684[0]_i_1_n_5\
    );
\X0_input_374_fu_4684_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_374_fu_4684[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_374_out(0),
      R => '0'
    );
\X0_input_375_fu_4688[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_759_fu_6224[0]_i_2_n_5\,
      I2 => \X0_input_383_fu_4720[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_375_out(0),
      O => \X0_input_375_fu_4688[0]_i_1_n_5\
    );
\X0_input_375_fu_4688_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_375_fu_4688[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_375_out(0),
      R => '0'
    );
\X0_input_376_fu_4692[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_763_fu_6240[0]_i_2_n_5\,
      I2 => \X0_input_380_fu_4708[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_376_out(0),
      O => \X0_input_376_fu_4692[0]_i_1_n_5\
    );
\X0_input_376_fu_4692_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_376_fu_4692[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_376_out(0),
      R => '0'
    );
\X0_input_377_fu_4696[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_763_fu_6240[0]_i_2_n_5\,
      I2 => \X0_input_381_fu_4712[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_377_out(0),
      O => \X0_input_377_fu_4696[0]_i_1_n_5\
    );
\X0_input_377_fu_4696_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_377_fu_4696[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_377_out(0),
      R => '0'
    );
\X0_input_378_fu_4700[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_763_fu_6240[0]_i_2_n_5\,
      I2 => \X0_input_382_fu_4716[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_378_out(0),
      O => \X0_input_378_fu_4700[0]_i_1_n_5\
    );
\X0_input_378_fu_4700_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_378_fu_4700[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_378_out(0),
      R => '0'
    );
\X0_input_379_fu_4704[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_763_fu_6240[0]_i_2_n_5\,
      I2 => \X0_input_383_fu_4720[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_379_out(0),
      O => \X0_input_379_fu_4704[0]_i_1_n_5\
    );
\X0_input_379_fu_4704_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_379_fu_4704[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_379_out(0),
      R => '0'
    );
\X0_input_37_fu_3336[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_743_fu_6160[0]_i_2_n_5\,
      I2 => \X0_input_61_fu_3432[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_37_out(0),
      O => \X0_input_37_fu_3336[0]_i_1_n_5\
    );
\X0_input_37_fu_3336_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_37_fu_3336[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_37_out(0),
      R => '0'
    );
\X0_input_380_fu_4708[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_767_fu_6256[0]_i_2_n_5\,
      I2 => \X0_input_380_fu_4708[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_380_out(0),
      O => \X0_input_380_fu_4708[0]_i_1_n_5\
    );
\X0_input_380_fu_4708[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => \X0_input_781_fu_6312[0]_i_3_n_5\,
      I1 => i_2_reg_23648(0),
      I2 => i_2_reg_23648(9),
      I3 => i_2_reg_23648(7),
      I4 => i_2_reg_23648(6),
      O => \X0_input_380_fu_4708[0]_i_2_n_5\
    );
\X0_input_380_fu_4708_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_380_fu_4708[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_380_out(0),
      R => '0'
    );
\X0_input_381_fu_4712[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_767_fu_6256[0]_i_2_n_5\,
      I2 => \X0_input_381_fu_4712[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_381_out(0),
      O => \X0_input_381_fu_4712[0]_i_1_n_5\
    );
\X0_input_381_fu_4712[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFFFFF"
    )
        port map (
      I0 => \X0_input_781_fu_6312[0]_i_3_n_5\,
      I1 => i_2_reg_23648(9),
      I2 => i_2_reg_23648(0),
      I3 => i_2_reg_23648(7),
      I4 => i_2_reg_23648(6),
      O => \X0_input_381_fu_4712[0]_i_2_n_5\
    );
\X0_input_381_fu_4712_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_381_fu_4712[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_381_out(0),
      R => '0'
    );
\X0_input_382_fu_4716[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_767_fu_6256[0]_i_2_n_5\,
      I2 => \X0_input_382_fu_4716[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_382_out(0),
      O => \X0_input_382_fu_4716[0]_i_1_n_5\
    );
\X0_input_382_fu_4716[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => \X0_input_782_fu_6316[0]_i_3_n_5\,
      I1 => i_2_reg_23648(0),
      I2 => i_2_reg_23648(9),
      I3 => i_2_reg_23648(7),
      I4 => i_2_reg_23648(6),
      O => \X0_input_382_fu_4716[0]_i_2_n_5\
    );
\X0_input_382_fu_4716_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_382_fu_4716[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_382_out(0),
      R => '0'
    );
\X0_input_383_fu_4720[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_767_fu_6256[0]_i_2_n_5\,
      I2 => \X0_input_383_fu_4720[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_383_out(0),
      O => \X0_input_383_fu_4720[0]_i_1_n_5\
    );
\X0_input_383_fu_4720[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFFFFF"
    )
        port map (
      I0 => \X0_input_782_fu_6316[0]_i_3_n_5\,
      I1 => i_2_reg_23648(9),
      I2 => i_2_reg_23648(0),
      I3 => i_2_reg_23648(7),
      I4 => i_2_reg_23648(6),
      O => \X0_input_383_fu_4720[0]_i_2_n_5\
    );
\X0_input_383_fu_4720_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_383_fu_4720[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_383_out(0),
      R => '0'
    );
\X0_input_384_fu_4724[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_771_fu_6272[0]_i_2_n_5\,
      I2 => \X0_input_444_fu_4964[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_384_out(0),
      O => \X0_input_384_fu_4724[0]_i_1_n_5\
    );
\X0_input_384_fu_4724_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_384_fu_4724[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_384_out(0),
      R => '0'
    );
\X0_input_385_fu_4728[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_771_fu_6272[0]_i_2_n_5\,
      I2 => \X0_input_445_fu_4968[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_385_out(0),
      O => \X0_input_385_fu_4728[0]_i_1_n_5\
    );
\X0_input_385_fu_4728_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_385_fu_4728[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_385_out(0),
      R => '0'
    );
\X0_input_386_fu_4732[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_771_fu_6272[0]_i_2_n_5\,
      I2 => \X0_input_446_fu_4972[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_386_out(0),
      O => \X0_input_386_fu_4732[0]_i_1_n_5\
    );
\X0_input_386_fu_4732_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_386_fu_4732[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_386_out(0),
      R => '0'
    );
\X0_input_387_fu_4736[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_771_fu_6272[0]_i_2_n_5\,
      I2 => \X0_input_447_fu_4976[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_387_out(0),
      O => \X0_input_387_fu_4736[0]_i_1_n_5\
    );
\X0_input_387_fu_4736_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_387_fu_4736[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_387_out(0),
      R => '0'
    );
\X0_input_388_fu_4740[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_775_fu_6288[0]_i_2_n_5\,
      I2 => \X0_input_444_fu_4964[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_388_out(0),
      O => \X0_input_388_fu_4740[0]_i_1_n_5\
    );
\X0_input_388_fu_4740_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_388_fu_4740[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_388_out(0),
      R => '0'
    );
\X0_input_389_fu_4744[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_775_fu_6288[0]_i_2_n_5\,
      I2 => \X0_input_445_fu_4968[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_389_out(0),
      O => \X0_input_389_fu_4744[0]_i_1_n_5\
    );
\X0_input_389_fu_4744_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_389_fu_4744[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_389_out(0),
      R => '0'
    );
\X0_input_38_fu_3340[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_743_fu_6160[0]_i_2_n_5\,
      I2 => \X0_input_62_fu_3436[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_38_out(0),
      O => \X0_input_38_fu_3340[0]_i_1_n_5\
    );
\X0_input_38_fu_3340_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_38_fu_3340[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_38_out(0),
      R => '0'
    );
\X0_input_390_fu_4748[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_775_fu_6288[0]_i_2_n_5\,
      I2 => \X0_input_446_fu_4972[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_390_out(0),
      O => \X0_input_390_fu_4748[0]_i_1_n_5\
    );
\X0_input_390_fu_4748_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_390_fu_4748[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_390_out(0),
      R => '0'
    );
\X0_input_391_fu_4752[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_775_fu_6288[0]_i_2_n_5\,
      I2 => \X0_input_447_fu_4976[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_391_out(0),
      O => \X0_input_391_fu_4752[0]_i_1_n_5\
    );
\X0_input_391_fu_4752_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_391_fu_4752[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_391_out(0),
      R => '0'
    );
\X0_input_392_fu_4756[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_779_fu_6304[0]_i_2_n_5\,
      I2 => \X0_input_444_fu_4964[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_392_out(0),
      O => \X0_input_392_fu_4756[0]_i_1_n_5\
    );
\X0_input_392_fu_4756_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_392_fu_4756[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_392_out(0),
      R => '0'
    );
\X0_input_393_fu_4760[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_779_fu_6304[0]_i_2_n_5\,
      I2 => \X0_input_445_fu_4968[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_393_out(0),
      O => \X0_input_393_fu_4760[0]_i_1_n_5\
    );
\X0_input_393_fu_4760_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_393_fu_4760[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_393_out(0),
      R => '0'
    );
\X0_input_394_fu_4764[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_779_fu_6304[0]_i_2_n_5\,
      I2 => \X0_input_446_fu_4972[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_394_out(0),
      O => \X0_input_394_fu_4764[0]_i_1_n_5\
    );
\X0_input_394_fu_4764_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_394_fu_4764[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_394_out(0),
      R => '0'
    );
\X0_input_395_fu_4768[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_779_fu_6304[0]_i_2_n_5\,
      I2 => \X0_input_447_fu_4976[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_395_out(0),
      O => \X0_input_395_fu_4768[0]_i_1_n_5\
    );
\X0_input_395_fu_4768_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_395_fu_4768[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_395_out(0),
      R => '0'
    );
\X0_input_396_fu_4772[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_719_fu_6064[0]_i_2_n_5\,
      I2 => \X0_input_444_fu_4964[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_396_out(0),
      O => \X0_input_396_fu_4772[0]_i_1_n_5\
    );
\X0_input_396_fu_4772_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_396_fu_4772[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_396_out(0),
      R => '0'
    );
\X0_input_397_fu_4776[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_719_fu_6064[0]_i_2_n_5\,
      I2 => \X0_input_445_fu_4968[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_397_out(0),
      O => \X0_input_397_fu_4776[0]_i_1_n_5\
    );
\X0_input_397_fu_4776_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_397_fu_4776[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_397_out(0),
      R => '0'
    );
\X0_input_398_fu_4780[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_719_fu_6064[0]_i_2_n_5\,
      I2 => \X0_input_446_fu_4972[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_398_out(0),
      O => \X0_input_398_fu_4780[0]_i_1_n_5\
    );
\X0_input_398_fu_4780_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_398_fu_4780[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_398_out(0),
      R => '0'
    );
\X0_input_399_fu_4784[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_719_fu_6064[0]_i_2_n_5\,
      I2 => \X0_input_447_fu_4976[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_399_out(0),
      O => \X0_input_399_fu_4784[0]_i_1_n_5\
    );
\X0_input_399_fu_4784_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_399_fu_4784[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_399_out(0),
      R => '0'
    );
\X0_input_39_fu_3344[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_743_fu_6160[0]_i_2_n_5\,
      I2 => \X0_input_63_fu_3440[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_39_out(0),
      O => \X0_input_39_fu_3344[0]_i_1_n_5\
    );
\X0_input_39_fu_3344_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_39_fu_3344[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_39_out(0),
      R => '0'
    );
\X0_input_3_fu_3200[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_771_fu_6272[0]_i_2_n_5\,
      I2 => \X0_input_63_fu_3440[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_3_out(0),
      O => \X0_input_3_fu_3200[0]_i_1_n_5\
    );
\X0_input_3_fu_3200_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_3_fu_3200[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_3_out(0),
      R => '0'
    );
\X0_input_400_fu_4788[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_723_fu_6080[0]_i_2_n_5\,
      I2 => \X0_input_444_fu_4964[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_400_out(0),
      O => \X0_input_400_fu_4788[0]_i_1_n_5\
    );
\X0_input_400_fu_4788_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_400_fu_4788[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_400_out(0),
      R => '0'
    );
\X0_input_401_fu_4792[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_723_fu_6080[0]_i_2_n_5\,
      I2 => \X0_input_445_fu_4968[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_401_out(0),
      O => \X0_input_401_fu_4792[0]_i_1_n_5\
    );
\X0_input_401_fu_4792_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_401_fu_4792[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_401_out(0),
      R => '0'
    );
\X0_input_402_fu_4796[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_723_fu_6080[0]_i_2_n_5\,
      I2 => \X0_input_446_fu_4972[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_402_out(0),
      O => \X0_input_402_fu_4796[0]_i_1_n_5\
    );
\X0_input_402_fu_4796_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_402_fu_4796[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_402_out(0),
      R => '0'
    );
\X0_input_403_fu_4800[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_723_fu_6080[0]_i_2_n_5\,
      I2 => \X0_input_447_fu_4976[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_403_out(0),
      O => \X0_input_403_fu_4800[0]_i_1_n_5\
    );
\X0_input_403_fu_4800_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_403_fu_4800[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_403_out(0),
      R => '0'
    );
\X0_input_404_fu_4804[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_727_fu_6096[0]_i_2_n_5\,
      I2 => \X0_input_444_fu_4964[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_404_out(0),
      O => \X0_input_404_fu_4804[0]_i_1_n_5\
    );
\X0_input_404_fu_4804_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_404_fu_4804[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_404_out(0),
      R => '0'
    );
\X0_input_405_fu_4808[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_727_fu_6096[0]_i_2_n_5\,
      I2 => \X0_input_445_fu_4968[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_405_out(0),
      O => \X0_input_405_fu_4808[0]_i_1_n_5\
    );
\X0_input_405_fu_4808_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_405_fu_4808[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_405_out(0),
      R => '0'
    );
\X0_input_406_fu_4812[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_727_fu_6096[0]_i_2_n_5\,
      I2 => \X0_input_446_fu_4972[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_406_out(0),
      O => \X0_input_406_fu_4812[0]_i_1_n_5\
    );
\X0_input_406_fu_4812_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_406_fu_4812[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_406_out(0),
      R => '0'
    );
\X0_input_407_fu_4816[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_727_fu_6096[0]_i_2_n_5\,
      I2 => \X0_input_447_fu_4976[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_407_out(0),
      O => \X0_input_407_fu_4816[0]_i_1_n_5\
    );
\X0_input_407_fu_4816_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_407_fu_4816[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_407_out(0),
      R => '0'
    );
\X0_input_408_fu_4820[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_731_fu_6112[0]_i_2_n_5\,
      I2 => \X0_input_444_fu_4964[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_408_out(0),
      O => \X0_input_408_fu_4820[0]_i_1_n_5\
    );
\X0_input_408_fu_4820_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_408_fu_4820[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_408_out(0),
      R => '0'
    );
\X0_input_409_fu_4824[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_731_fu_6112[0]_i_2_n_5\,
      I2 => \X0_input_445_fu_4968[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_409_out(0),
      O => \X0_input_409_fu_4824[0]_i_1_n_5\
    );
\X0_input_409_fu_4824_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_409_fu_4824[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_409_out(0),
      R => '0'
    );
\X0_input_40_fu_3348[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_747_fu_6176[0]_i_2_n_5\,
      I2 => \X0_input_60_fu_3428[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_40_out(0),
      O => \X0_input_40_fu_3348[0]_i_1_n_5\
    );
\X0_input_40_fu_3348_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_40_fu_3348[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_40_out(0),
      R => '0'
    );
\X0_input_410_fu_4828[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_731_fu_6112[0]_i_2_n_5\,
      I2 => \X0_input_446_fu_4972[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_410_out(0),
      O => \X0_input_410_fu_4828[0]_i_1_n_5\
    );
\X0_input_410_fu_4828_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_410_fu_4828[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_410_out(0),
      R => '0'
    );
\X0_input_411_fu_4832[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_731_fu_6112[0]_i_2_n_5\,
      I2 => \X0_input_447_fu_4976[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_411_out(0),
      O => \X0_input_411_fu_4832[0]_i_1_n_5\
    );
\X0_input_411_fu_4832_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_411_fu_4832[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_411_out(0),
      R => '0'
    );
\X0_input_412_fu_4836[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_735_fu_6128[0]_i_2_n_5\,
      I2 => \X0_input_444_fu_4964[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_412_out(0),
      O => \X0_input_412_fu_4836[0]_i_1_n_5\
    );
\X0_input_412_fu_4836_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_412_fu_4836[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_412_out(0),
      R => '0'
    );
\X0_input_413_fu_4840[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_735_fu_6128[0]_i_2_n_5\,
      I2 => \X0_input_445_fu_4968[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_413_out(0),
      O => \X0_input_413_fu_4840[0]_i_1_n_5\
    );
\X0_input_413_fu_4840_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_413_fu_4840[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_413_out(0),
      R => '0'
    );
\X0_input_414_fu_4844[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_735_fu_6128[0]_i_2_n_5\,
      I2 => \X0_input_446_fu_4972[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_414_out(0),
      O => \X0_input_414_fu_4844[0]_i_1_n_5\
    );
\X0_input_414_fu_4844_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_414_fu_4844[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_414_out(0),
      R => '0'
    );
\X0_input_415_fu_4848[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_735_fu_6128[0]_i_2_n_5\,
      I2 => \X0_input_447_fu_4976[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_415_out(0),
      O => \X0_input_415_fu_4848[0]_i_1_n_5\
    );
\X0_input_415_fu_4848_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_415_fu_4848[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_415_out(0),
      R => '0'
    );
\X0_input_416_fu_4852[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_739_fu_6144[0]_i_2_n_5\,
      I2 => \X0_input_444_fu_4964[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_416_out(0),
      O => \X0_input_416_fu_4852[0]_i_1_n_5\
    );
\X0_input_416_fu_4852_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_416_fu_4852[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_416_out(0),
      R => '0'
    );
\X0_input_417_fu_4856[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_739_fu_6144[0]_i_2_n_5\,
      I2 => \X0_input_445_fu_4968[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_417_out(0),
      O => \X0_input_417_fu_4856[0]_i_1_n_5\
    );
\X0_input_417_fu_4856_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_417_fu_4856[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_417_out(0),
      R => '0'
    );
\X0_input_418_fu_4860[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_739_fu_6144[0]_i_2_n_5\,
      I2 => \X0_input_446_fu_4972[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_418_out(0),
      O => \X0_input_418_fu_4860[0]_i_1_n_5\
    );
\X0_input_418_fu_4860_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_418_fu_4860[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_418_out(0),
      R => '0'
    );
\X0_input_419_fu_4864[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_739_fu_6144[0]_i_2_n_5\,
      I2 => \X0_input_447_fu_4976[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_419_out(0),
      O => \X0_input_419_fu_4864[0]_i_1_n_5\
    );
\X0_input_419_fu_4864_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_419_fu_4864[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_419_out(0),
      R => '0'
    );
\X0_input_41_fu_3352[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_747_fu_6176[0]_i_2_n_5\,
      I2 => \X0_input_61_fu_3432[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_41_out(0),
      O => \X0_input_41_fu_3352[0]_i_1_n_5\
    );
\X0_input_41_fu_3352_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_41_fu_3352[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_41_out(0),
      R => '0'
    );
\X0_input_420_fu_4868[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_743_fu_6160[0]_i_2_n_5\,
      I2 => \X0_input_444_fu_4964[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_420_out(0),
      O => \X0_input_420_fu_4868[0]_i_1_n_5\
    );
\X0_input_420_fu_4868_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_420_fu_4868[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_420_out(0),
      R => '0'
    );
\X0_input_421_fu_4872[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_743_fu_6160[0]_i_2_n_5\,
      I2 => \X0_input_445_fu_4968[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_421_out(0),
      O => \X0_input_421_fu_4872[0]_i_1_n_5\
    );
\X0_input_421_fu_4872_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_421_fu_4872[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_421_out(0),
      R => '0'
    );
\X0_input_422_fu_4876[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_743_fu_6160[0]_i_2_n_5\,
      I2 => \X0_input_446_fu_4972[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_422_out(0),
      O => \X0_input_422_fu_4876[0]_i_1_n_5\
    );
\X0_input_422_fu_4876_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_422_fu_4876[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_422_out(0),
      R => '0'
    );
\X0_input_423_fu_4880[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_743_fu_6160[0]_i_2_n_5\,
      I2 => \X0_input_447_fu_4976[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_423_out(0),
      O => \X0_input_423_fu_4880[0]_i_1_n_5\
    );
\X0_input_423_fu_4880_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_423_fu_4880[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_423_out(0),
      R => '0'
    );
\X0_input_424_fu_4884[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_747_fu_6176[0]_i_2_n_5\,
      I2 => \X0_input_444_fu_4964[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_424_out(0),
      O => \X0_input_424_fu_4884[0]_i_1_n_5\
    );
\X0_input_424_fu_4884_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_424_fu_4884[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_424_out(0),
      R => '0'
    );
\X0_input_425_fu_4888[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_747_fu_6176[0]_i_2_n_5\,
      I2 => \X0_input_445_fu_4968[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_425_out(0),
      O => \X0_input_425_fu_4888[0]_i_1_n_5\
    );
\X0_input_425_fu_4888_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_425_fu_4888[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_425_out(0),
      R => '0'
    );
\X0_input_426_fu_4892[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_747_fu_6176[0]_i_2_n_5\,
      I2 => \X0_input_446_fu_4972[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_426_out(0),
      O => \X0_input_426_fu_4892[0]_i_1_n_5\
    );
\X0_input_426_fu_4892_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_426_fu_4892[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_426_out(0),
      R => '0'
    );
\X0_input_427_fu_4896[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_747_fu_6176[0]_i_2_n_5\,
      I2 => \X0_input_447_fu_4976[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_427_out(0),
      O => \X0_input_427_fu_4896[0]_i_1_n_5\
    );
\X0_input_427_fu_4896_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_427_fu_4896[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_427_out(0),
      R => '0'
    );
\X0_input_428_fu_4900[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_751_fu_6192[0]_i_2_n_5\,
      I2 => \X0_input_444_fu_4964[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_428_out(0),
      O => \X0_input_428_fu_4900[0]_i_1_n_5\
    );
\X0_input_428_fu_4900_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_428_fu_4900[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_428_out(0),
      R => '0'
    );
\X0_input_429_fu_4904[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_751_fu_6192[0]_i_2_n_5\,
      I2 => \X0_input_445_fu_4968[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_429_out(0),
      O => \X0_input_429_fu_4904[0]_i_1_n_5\
    );
\X0_input_429_fu_4904_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_429_fu_4904[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_429_out(0),
      R => '0'
    );
\X0_input_42_fu_3356[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_747_fu_6176[0]_i_2_n_5\,
      I2 => \X0_input_62_fu_3436[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_42_out(0),
      O => \X0_input_42_fu_3356[0]_i_1_n_5\
    );
\X0_input_42_fu_3356_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_42_fu_3356[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_42_out(0),
      R => '0'
    );
\X0_input_430_fu_4908[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_751_fu_6192[0]_i_2_n_5\,
      I2 => \X0_input_446_fu_4972[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_430_out(0),
      O => \X0_input_430_fu_4908[0]_i_1_n_5\
    );
\X0_input_430_fu_4908_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_430_fu_4908[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_430_out(0),
      R => '0'
    );
\X0_input_431_fu_4912[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_751_fu_6192[0]_i_2_n_5\,
      I2 => \X0_input_447_fu_4976[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_431_out(0),
      O => \X0_input_431_fu_4912[0]_i_1_n_5\
    );
\X0_input_431_fu_4912_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_431_fu_4912[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_431_out(0),
      R => '0'
    );
\X0_input_432_fu_4916[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_755_fu_6208[0]_i_2_n_5\,
      I2 => \X0_input_444_fu_4964[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_432_out(0),
      O => \X0_input_432_fu_4916[0]_i_1_n_5\
    );
\X0_input_432_fu_4916_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_432_fu_4916[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_432_out(0),
      R => '0'
    );
\X0_input_433_fu_4920[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_755_fu_6208[0]_i_2_n_5\,
      I2 => \X0_input_445_fu_4968[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_433_out(0),
      O => \X0_input_433_fu_4920[0]_i_1_n_5\
    );
\X0_input_433_fu_4920_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_433_fu_4920[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_433_out(0),
      R => '0'
    );
\X0_input_434_fu_4924[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_755_fu_6208[0]_i_2_n_5\,
      I2 => \X0_input_446_fu_4972[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_434_out(0),
      O => \X0_input_434_fu_4924[0]_i_1_n_5\
    );
\X0_input_434_fu_4924_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_434_fu_4924[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_434_out(0),
      R => '0'
    );
\X0_input_435_fu_4928[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_755_fu_6208[0]_i_2_n_5\,
      I2 => \X0_input_447_fu_4976[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_435_out(0),
      O => \X0_input_435_fu_4928[0]_i_1_n_5\
    );
\X0_input_435_fu_4928_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_435_fu_4928[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_435_out(0),
      R => '0'
    );
\X0_input_436_fu_4932[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_759_fu_6224[0]_i_2_n_5\,
      I2 => \X0_input_444_fu_4964[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_436_out(0),
      O => \X0_input_436_fu_4932[0]_i_1_n_5\
    );
\X0_input_436_fu_4932_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_436_fu_4932[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_436_out(0),
      R => '0'
    );
\X0_input_437_fu_4936[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_759_fu_6224[0]_i_2_n_5\,
      I2 => \X0_input_445_fu_4968[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_437_out(0),
      O => \X0_input_437_fu_4936[0]_i_1_n_5\
    );
\X0_input_437_fu_4936_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_437_fu_4936[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_437_out(0),
      R => '0'
    );
\X0_input_438_fu_4940[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_759_fu_6224[0]_i_2_n_5\,
      I2 => \X0_input_446_fu_4972[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_438_out(0),
      O => \X0_input_438_fu_4940[0]_i_1_n_5\
    );
\X0_input_438_fu_4940_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_438_fu_4940[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_438_out(0),
      R => '0'
    );
\X0_input_439_fu_4944[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_759_fu_6224[0]_i_2_n_5\,
      I2 => \X0_input_447_fu_4976[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_439_out(0),
      O => \X0_input_439_fu_4944[0]_i_1_n_5\
    );
\X0_input_439_fu_4944_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_439_fu_4944[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_439_out(0),
      R => '0'
    );
\X0_input_43_fu_3360[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_747_fu_6176[0]_i_2_n_5\,
      I2 => \X0_input_63_fu_3440[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_43_out(0),
      O => \X0_input_43_fu_3360[0]_i_1_n_5\
    );
\X0_input_43_fu_3360_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_43_fu_3360[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_43_out(0),
      R => '0'
    );
\X0_input_440_fu_4948[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_763_fu_6240[0]_i_2_n_5\,
      I2 => \X0_input_444_fu_4964[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_440_out(0),
      O => \X0_input_440_fu_4948[0]_i_1_n_5\
    );
\X0_input_440_fu_4948_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_440_fu_4948[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_440_out(0),
      R => '0'
    );
\X0_input_441_fu_4952[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_763_fu_6240[0]_i_2_n_5\,
      I2 => \X0_input_445_fu_4968[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_441_out(0),
      O => \X0_input_441_fu_4952[0]_i_1_n_5\
    );
\X0_input_441_fu_4952_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_441_fu_4952[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_441_out(0),
      R => '0'
    );
\X0_input_442_fu_4956[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_763_fu_6240[0]_i_2_n_5\,
      I2 => \X0_input_446_fu_4972[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_442_out(0),
      O => \X0_input_442_fu_4956[0]_i_1_n_5\
    );
\X0_input_442_fu_4956_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_442_fu_4956[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_442_out(0),
      R => '0'
    );
\X0_input_443_fu_4960[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_763_fu_6240[0]_i_2_n_5\,
      I2 => \X0_input_447_fu_4976[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_443_out(0),
      O => \X0_input_443_fu_4960[0]_i_1_n_5\
    );
\X0_input_443_fu_4960_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_443_fu_4960[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_443_out(0),
      R => '0'
    );
\X0_input_444_fu_4964[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_767_fu_6256[0]_i_2_n_5\,
      I2 => \X0_input_444_fu_4964[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_444_out(0),
      O => \X0_input_444_fu_4964[0]_i_1_n_5\
    );
\X0_input_444_fu_4964[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => \X0_input_781_fu_6312[0]_i_3_n_5\,
      I1 => i_2_reg_23648(0),
      I2 => i_2_reg_23648(9),
      I3 => i_2_reg_23648(6),
      I4 => i_2_reg_23648(7),
      O => \X0_input_444_fu_4964[0]_i_2_n_5\
    );
\X0_input_444_fu_4964_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_444_fu_4964[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_444_out(0),
      R => '0'
    );
\X0_input_445_fu_4968[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_767_fu_6256[0]_i_2_n_5\,
      I2 => \X0_input_445_fu_4968[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_445_out(0),
      O => \X0_input_445_fu_4968[0]_i_1_n_5\
    );
\X0_input_445_fu_4968[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFFFFF"
    )
        port map (
      I0 => \X0_input_781_fu_6312[0]_i_3_n_5\,
      I1 => i_2_reg_23648(9),
      I2 => i_2_reg_23648(0),
      I3 => i_2_reg_23648(6),
      I4 => i_2_reg_23648(7),
      O => \X0_input_445_fu_4968[0]_i_2_n_5\
    );
\X0_input_445_fu_4968_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_445_fu_4968[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_445_out(0),
      R => '0'
    );
\X0_input_446_fu_4972[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_767_fu_6256[0]_i_2_n_5\,
      I2 => \X0_input_446_fu_4972[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_446_out(0),
      O => \X0_input_446_fu_4972[0]_i_1_n_5\
    );
\X0_input_446_fu_4972[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => \X0_input_782_fu_6316[0]_i_3_n_5\,
      I1 => i_2_reg_23648(0),
      I2 => i_2_reg_23648(9),
      I3 => i_2_reg_23648(6),
      I4 => i_2_reg_23648(7),
      O => \X0_input_446_fu_4972[0]_i_2_n_5\
    );
\X0_input_446_fu_4972_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_446_fu_4972[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_446_out(0),
      R => '0'
    );
\X0_input_447_fu_4976[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_767_fu_6256[0]_i_2_n_5\,
      I2 => \X0_input_447_fu_4976[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_447_out(0),
      O => \X0_input_447_fu_4976[0]_i_1_n_5\
    );
\X0_input_447_fu_4976[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFFFFF"
    )
        port map (
      I0 => \X0_input_782_fu_6316[0]_i_3_n_5\,
      I1 => i_2_reg_23648(9),
      I2 => i_2_reg_23648(0),
      I3 => i_2_reg_23648(6),
      I4 => i_2_reg_23648(7),
      O => \X0_input_447_fu_4976[0]_i_2_n_5\
    );
\X0_input_447_fu_4976_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_447_fu_4976[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_447_out(0),
      R => '0'
    );
\X0_input_448_fu_4980[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_771_fu_6272[0]_i_2_n_5\,
      I2 => \X0_input_508_fu_5220[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_448_out(0),
      O => \X0_input_448_fu_4980[0]_i_1_n_5\
    );
\X0_input_448_fu_4980_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_448_fu_4980[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_448_out(0),
      R => '0'
    );
\X0_input_449_fu_4984[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_771_fu_6272[0]_i_2_n_5\,
      I2 => \X0_input_509_fu_5224[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_449_out(0),
      O => \X0_input_449_fu_4984[0]_i_1_n_5\
    );
\X0_input_449_fu_4984_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_449_fu_4984[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_449_out(0),
      R => '0'
    );
\X0_input_44_fu_3364[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_751_fu_6192[0]_i_2_n_5\,
      I2 => \X0_input_60_fu_3428[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_44_out(0),
      O => \X0_input_44_fu_3364[0]_i_1_n_5\
    );
\X0_input_44_fu_3364_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_44_fu_3364[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_44_out(0),
      R => '0'
    );
\X0_input_450_fu_4988[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_771_fu_6272[0]_i_2_n_5\,
      I2 => \X0_input_510_fu_5228[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_450_out(0),
      O => \X0_input_450_fu_4988[0]_i_1_n_5\
    );
\X0_input_450_fu_4988_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_450_fu_4988[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_450_out(0),
      R => '0'
    );
\X0_input_451_fu_4992[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_771_fu_6272[0]_i_2_n_5\,
      I2 => \X0_input_511_fu_5232[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_451_out(0),
      O => \X0_input_451_fu_4992[0]_i_1_n_5\
    );
\X0_input_451_fu_4992_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_451_fu_4992[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_451_out(0),
      R => '0'
    );
\X0_input_452_fu_4996[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_775_fu_6288[0]_i_2_n_5\,
      I2 => \X0_input_508_fu_5220[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_452_out(0),
      O => \X0_input_452_fu_4996[0]_i_1_n_5\
    );
\X0_input_452_fu_4996_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_452_fu_4996[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_452_out(0),
      R => '0'
    );
\X0_input_453_fu_5000[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_775_fu_6288[0]_i_2_n_5\,
      I2 => \X0_input_509_fu_5224[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_453_out(0),
      O => \X0_input_453_fu_5000[0]_i_1_n_5\
    );
\X0_input_453_fu_5000_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_453_fu_5000[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_453_out(0),
      R => '0'
    );
\X0_input_454_fu_5004[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_775_fu_6288[0]_i_2_n_5\,
      I2 => \X0_input_510_fu_5228[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_454_out(0),
      O => \X0_input_454_fu_5004[0]_i_1_n_5\
    );
\X0_input_454_fu_5004_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_454_fu_5004[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_454_out(0),
      R => '0'
    );
\X0_input_455_fu_5008[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_775_fu_6288[0]_i_2_n_5\,
      I2 => \X0_input_511_fu_5232[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_455_out(0),
      O => \X0_input_455_fu_5008[0]_i_1_n_5\
    );
\X0_input_455_fu_5008_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_455_fu_5008[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_455_out(0),
      R => '0'
    );
\X0_input_456_fu_5012[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_779_fu_6304[0]_i_2_n_5\,
      I2 => \X0_input_508_fu_5220[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_456_out(0),
      O => \X0_input_456_fu_5012[0]_i_1_n_5\
    );
\X0_input_456_fu_5012_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_456_fu_5012[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_456_out(0),
      R => '0'
    );
\X0_input_457_fu_5016[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_779_fu_6304[0]_i_2_n_5\,
      I2 => \X0_input_509_fu_5224[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_457_out(0),
      O => \X0_input_457_fu_5016[0]_i_1_n_5\
    );
\X0_input_457_fu_5016_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_457_fu_5016[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_457_out(0),
      R => '0'
    );
\X0_input_458_fu_5020[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_779_fu_6304[0]_i_2_n_5\,
      I2 => \X0_input_510_fu_5228[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_458_out(0),
      O => \X0_input_458_fu_5020[0]_i_1_n_5\
    );
\X0_input_458_fu_5020_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_458_fu_5020[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_458_out(0),
      R => '0'
    );
\X0_input_459_fu_5024[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_779_fu_6304[0]_i_2_n_5\,
      I2 => \X0_input_511_fu_5232[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_459_out(0),
      O => \X0_input_459_fu_5024[0]_i_1_n_5\
    );
\X0_input_459_fu_5024_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_459_fu_5024[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_459_out(0),
      R => '0'
    );
\X0_input_45_fu_3368[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_751_fu_6192[0]_i_2_n_5\,
      I2 => \X0_input_61_fu_3432[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_45_out(0),
      O => \X0_input_45_fu_3368[0]_i_1_n_5\
    );
\X0_input_45_fu_3368_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_45_fu_3368[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_45_out(0),
      R => '0'
    );
\X0_input_460_fu_5028[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_719_fu_6064[0]_i_2_n_5\,
      I2 => \X0_input_508_fu_5220[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_460_out(0),
      O => \X0_input_460_fu_5028[0]_i_1_n_5\
    );
\X0_input_460_fu_5028_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_460_fu_5028[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_460_out(0),
      R => '0'
    );
\X0_input_461_fu_5032[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_719_fu_6064[0]_i_2_n_5\,
      I2 => \X0_input_509_fu_5224[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_461_out(0),
      O => \X0_input_461_fu_5032[0]_i_1_n_5\
    );
\X0_input_461_fu_5032_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_461_fu_5032[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_461_out(0),
      R => '0'
    );
\X0_input_462_fu_5036[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_719_fu_6064[0]_i_2_n_5\,
      I2 => \X0_input_510_fu_5228[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_462_out(0),
      O => \X0_input_462_fu_5036[0]_i_1_n_5\
    );
\X0_input_462_fu_5036_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_462_fu_5036[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_462_out(0),
      R => '0'
    );
\X0_input_463_fu_5040[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_719_fu_6064[0]_i_2_n_5\,
      I2 => \X0_input_511_fu_5232[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_463_out(0),
      O => \X0_input_463_fu_5040[0]_i_1_n_5\
    );
\X0_input_463_fu_5040_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_463_fu_5040[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_463_out(0),
      R => '0'
    );
\X0_input_464_fu_5044[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_723_fu_6080[0]_i_2_n_5\,
      I2 => \X0_input_508_fu_5220[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_464_out(0),
      O => \X0_input_464_fu_5044[0]_i_1_n_5\
    );
\X0_input_464_fu_5044_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_464_fu_5044[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_464_out(0),
      R => '0'
    );
\X0_input_465_fu_5048[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_723_fu_6080[0]_i_2_n_5\,
      I2 => \X0_input_509_fu_5224[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_465_out(0),
      O => \X0_input_465_fu_5048[0]_i_1_n_5\
    );
\X0_input_465_fu_5048_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_465_fu_5048[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_465_out(0),
      R => '0'
    );
\X0_input_466_fu_5052[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_723_fu_6080[0]_i_2_n_5\,
      I2 => \X0_input_510_fu_5228[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_466_out(0),
      O => \X0_input_466_fu_5052[0]_i_1_n_5\
    );
\X0_input_466_fu_5052_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_466_fu_5052[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_466_out(0),
      R => '0'
    );
\X0_input_467_fu_5056[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_723_fu_6080[0]_i_2_n_5\,
      I2 => \X0_input_511_fu_5232[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_467_out(0),
      O => \X0_input_467_fu_5056[0]_i_1_n_5\
    );
\X0_input_467_fu_5056_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_467_fu_5056[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_467_out(0),
      R => '0'
    );
\X0_input_468_fu_5060[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_727_fu_6096[0]_i_2_n_5\,
      I2 => \X0_input_508_fu_5220[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_468_out(0),
      O => \X0_input_468_fu_5060[0]_i_1_n_5\
    );
\X0_input_468_fu_5060_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_468_fu_5060[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_468_out(0),
      R => '0'
    );
\X0_input_469_fu_5064[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_727_fu_6096[0]_i_2_n_5\,
      I2 => \X0_input_509_fu_5224[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_469_out(0),
      O => \X0_input_469_fu_5064[0]_i_1_n_5\
    );
\X0_input_469_fu_5064_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_469_fu_5064[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_469_out(0),
      R => '0'
    );
\X0_input_46_fu_3372[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_751_fu_6192[0]_i_2_n_5\,
      I2 => \X0_input_62_fu_3436[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_46_out(0),
      O => \X0_input_46_fu_3372[0]_i_1_n_5\
    );
\X0_input_46_fu_3372_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_46_fu_3372[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_46_out(0),
      R => '0'
    );
\X0_input_470_fu_5068[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_727_fu_6096[0]_i_2_n_5\,
      I2 => \X0_input_510_fu_5228[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_470_out(0),
      O => \X0_input_470_fu_5068[0]_i_1_n_5\
    );
\X0_input_470_fu_5068_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_470_fu_5068[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_470_out(0),
      R => '0'
    );
\X0_input_471_fu_5072[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_727_fu_6096[0]_i_2_n_5\,
      I2 => \X0_input_511_fu_5232[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_471_out(0),
      O => \X0_input_471_fu_5072[0]_i_1_n_5\
    );
\X0_input_471_fu_5072_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_471_fu_5072[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_471_out(0),
      R => '0'
    );
\X0_input_472_fu_5076[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_731_fu_6112[0]_i_2_n_5\,
      I2 => \X0_input_508_fu_5220[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_472_out(0),
      O => \X0_input_472_fu_5076[0]_i_1_n_5\
    );
\X0_input_472_fu_5076_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_472_fu_5076[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_472_out(0),
      R => '0'
    );
\X0_input_473_fu_5080[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_731_fu_6112[0]_i_2_n_5\,
      I2 => \X0_input_509_fu_5224[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_473_out(0),
      O => \X0_input_473_fu_5080[0]_i_1_n_5\
    );
\X0_input_473_fu_5080_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_473_fu_5080[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_473_out(0),
      R => '0'
    );
\X0_input_474_fu_5084[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_731_fu_6112[0]_i_2_n_5\,
      I2 => \X0_input_510_fu_5228[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_474_out(0),
      O => \X0_input_474_fu_5084[0]_i_1_n_5\
    );
\X0_input_474_fu_5084_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_474_fu_5084[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_474_out(0),
      R => '0'
    );
\X0_input_475_fu_5088[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_731_fu_6112[0]_i_2_n_5\,
      I2 => \X0_input_511_fu_5232[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_475_out(0),
      O => \X0_input_475_fu_5088[0]_i_1_n_5\
    );
\X0_input_475_fu_5088_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_475_fu_5088[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_475_out(0),
      R => '0'
    );
\X0_input_476_fu_5092[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_735_fu_6128[0]_i_2_n_5\,
      I2 => \X0_input_508_fu_5220[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_476_out(0),
      O => \X0_input_476_fu_5092[0]_i_1_n_5\
    );
\X0_input_476_fu_5092_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_476_fu_5092[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_476_out(0),
      R => '0'
    );
\X0_input_477_fu_5096[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_735_fu_6128[0]_i_2_n_5\,
      I2 => \X0_input_509_fu_5224[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_477_out(0),
      O => \X0_input_477_fu_5096[0]_i_1_n_5\
    );
\X0_input_477_fu_5096_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_477_fu_5096[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_477_out(0),
      R => '0'
    );
\X0_input_478_fu_5100[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_735_fu_6128[0]_i_2_n_5\,
      I2 => \X0_input_510_fu_5228[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_478_out(0),
      O => \X0_input_478_fu_5100[0]_i_1_n_5\
    );
\X0_input_478_fu_5100_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_478_fu_5100[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_478_out(0),
      R => '0'
    );
\X0_input_479_fu_5104[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_735_fu_6128[0]_i_2_n_5\,
      I2 => \X0_input_511_fu_5232[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_479_out(0),
      O => \X0_input_479_fu_5104[0]_i_1_n_5\
    );
\X0_input_479_fu_5104_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_479_fu_5104[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_479_out(0),
      R => '0'
    );
\X0_input_47_fu_3376[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_751_fu_6192[0]_i_2_n_5\,
      I2 => \X0_input_63_fu_3440[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_47_out(0),
      O => \X0_input_47_fu_3376[0]_i_1_n_5\
    );
\X0_input_47_fu_3376_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_47_fu_3376[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_47_out(0),
      R => '0'
    );
\X0_input_480_fu_5108[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_739_fu_6144[0]_i_2_n_5\,
      I2 => \X0_input_508_fu_5220[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_480_out(0),
      O => \X0_input_480_fu_5108[0]_i_1_n_5\
    );
\X0_input_480_fu_5108_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_480_fu_5108[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_480_out(0),
      R => '0'
    );
\X0_input_481_fu_5112[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_739_fu_6144[0]_i_2_n_5\,
      I2 => \X0_input_509_fu_5224[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_481_out(0),
      O => \X0_input_481_fu_5112[0]_i_1_n_5\
    );
\X0_input_481_fu_5112_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_481_fu_5112[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_481_out(0),
      R => '0'
    );
\X0_input_482_fu_5116[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_739_fu_6144[0]_i_2_n_5\,
      I2 => \X0_input_510_fu_5228[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_482_out(0),
      O => \X0_input_482_fu_5116[0]_i_1_n_5\
    );
\X0_input_482_fu_5116_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_482_fu_5116[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_482_out(0),
      R => '0'
    );
\X0_input_483_fu_5120[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_739_fu_6144[0]_i_2_n_5\,
      I2 => \X0_input_511_fu_5232[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_483_out(0),
      O => \X0_input_483_fu_5120[0]_i_1_n_5\
    );
\X0_input_483_fu_5120_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_483_fu_5120[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_483_out(0),
      R => '0'
    );
\X0_input_484_fu_5124[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_743_fu_6160[0]_i_2_n_5\,
      I2 => \X0_input_508_fu_5220[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_484_out(0),
      O => \X0_input_484_fu_5124[0]_i_1_n_5\
    );
\X0_input_484_fu_5124_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_484_fu_5124[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_484_out(0),
      R => '0'
    );
\X0_input_485_fu_5128[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_743_fu_6160[0]_i_2_n_5\,
      I2 => \X0_input_509_fu_5224[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_485_out(0),
      O => \X0_input_485_fu_5128[0]_i_1_n_5\
    );
\X0_input_485_fu_5128_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_485_fu_5128[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_485_out(0),
      R => '0'
    );
\X0_input_486_fu_5132[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_743_fu_6160[0]_i_2_n_5\,
      I2 => \X0_input_510_fu_5228[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_486_out(0),
      O => \X0_input_486_fu_5132[0]_i_1_n_5\
    );
\X0_input_486_fu_5132_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_486_fu_5132[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_486_out(0),
      R => '0'
    );
\X0_input_487_fu_5136[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_743_fu_6160[0]_i_2_n_5\,
      I2 => \X0_input_511_fu_5232[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_487_out(0),
      O => \X0_input_487_fu_5136[0]_i_1_n_5\
    );
\X0_input_487_fu_5136_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_487_fu_5136[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_487_out(0),
      R => '0'
    );
\X0_input_488_fu_5140[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_747_fu_6176[0]_i_2_n_5\,
      I2 => \X0_input_508_fu_5220[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_488_out(0),
      O => \X0_input_488_fu_5140[0]_i_1_n_5\
    );
\X0_input_488_fu_5140_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_488_fu_5140[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_488_out(0),
      R => '0'
    );
\X0_input_489_fu_5144[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_747_fu_6176[0]_i_2_n_5\,
      I2 => \X0_input_509_fu_5224[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_489_out(0),
      O => \X0_input_489_fu_5144[0]_i_1_n_5\
    );
\X0_input_489_fu_5144_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_489_fu_5144[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_489_out(0),
      R => '0'
    );
\X0_input_48_fu_3380[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_755_fu_6208[0]_i_2_n_5\,
      I2 => \X0_input_60_fu_3428[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_48_out(0),
      O => \X0_input_48_fu_3380[0]_i_1_n_5\
    );
\X0_input_48_fu_3380_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_48_fu_3380[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_48_out(0),
      R => '0'
    );
\X0_input_490_fu_5148[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_747_fu_6176[0]_i_2_n_5\,
      I2 => \X0_input_510_fu_5228[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_490_out(0),
      O => \X0_input_490_fu_5148[0]_i_1_n_5\
    );
\X0_input_490_fu_5148_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_490_fu_5148[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_490_out(0),
      R => '0'
    );
\X0_input_491_fu_5152[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_747_fu_6176[0]_i_2_n_5\,
      I2 => \X0_input_511_fu_5232[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_491_out(0),
      O => \X0_input_491_fu_5152[0]_i_1_n_5\
    );
\X0_input_491_fu_5152_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_491_fu_5152[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_491_out(0),
      R => '0'
    );
\X0_input_492_fu_5156[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_751_fu_6192[0]_i_2_n_5\,
      I2 => \X0_input_508_fu_5220[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_492_out(0),
      O => \X0_input_492_fu_5156[0]_i_1_n_5\
    );
\X0_input_492_fu_5156_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_492_fu_5156[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_492_out(0),
      R => '0'
    );
\X0_input_493_fu_5160[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_751_fu_6192[0]_i_2_n_5\,
      I2 => \X0_input_509_fu_5224[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_493_out(0),
      O => \X0_input_493_fu_5160[0]_i_1_n_5\
    );
\X0_input_493_fu_5160_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_493_fu_5160[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_493_out(0),
      R => '0'
    );
\X0_input_494_fu_5164[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_751_fu_6192[0]_i_2_n_5\,
      I2 => \X0_input_510_fu_5228[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_494_out(0),
      O => \X0_input_494_fu_5164[0]_i_1_n_5\
    );
\X0_input_494_fu_5164_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_494_fu_5164[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_494_out(0),
      R => '0'
    );
\X0_input_495_fu_5168[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_751_fu_6192[0]_i_2_n_5\,
      I2 => \X0_input_511_fu_5232[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_495_out(0),
      O => \X0_input_495_fu_5168[0]_i_1_n_5\
    );
\X0_input_495_fu_5168_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_495_fu_5168[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_495_out(0),
      R => '0'
    );
\X0_input_496_fu_5172[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_755_fu_6208[0]_i_2_n_5\,
      I2 => \X0_input_508_fu_5220[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_496_out(0),
      O => \X0_input_496_fu_5172[0]_i_1_n_5\
    );
\X0_input_496_fu_5172_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_496_fu_5172[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_496_out(0),
      R => '0'
    );
\X0_input_497_fu_5176[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_755_fu_6208[0]_i_2_n_5\,
      I2 => \X0_input_509_fu_5224[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_497_out(0),
      O => \X0_input_497_fu_5176[0]_i_1_n_5\
    );
\X0_input_497_fu_5176_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_497_fu_5176[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_497_out(0),
      R => '0'
    );
\X0_input_498_fu_5180[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_755_fu_6208[0]_i_2_n_5\,
      I2 => \X0_input_510_fu_5228[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_498_out(0),
      O => \X0_input_498_fu_5180[0]_i_1_n_5\
    );
\X0_input_498_fu_5180_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_498_fu_5180[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_498_out(0),
      R => '0'
    );
\X0_input_499_fu_5184[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_755_fu_6208[0]_i_2_n_5\,
      I2 => \X0_input_511_fu_5232[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_499_out(0),
      O => \X0_input_499_fu_5184[0]_i_1_n_5\
    );
\X0_input_499_fu_5184_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_499_fu_5184[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_499_out(0),
      R => '0'
    );
\X0_input_49_fu_3384[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_755_fu_6208[0]_i_2_n_5\,
      I2 => \X0_input_61_fu_3432[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_49_out(0),
      O => \X0_input_49_fu_3384[0]_i_1_n_5\
    );
\X0_input_49_fu_3384_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_49_fu_3384[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_49_out(0),
      R => '0'
    );
\X0_input_4_fu_3204[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_775_fu_6288[0]_i_2_n_5\,
      I2 => \X0_input_60_fu_3428[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_4_out(0),
      O => \X0_input_4_fu_3204[0]_i_1_n_5\
    );
\X0_input_4_fu_3204_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_4_fu_3204[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_4_out(0),
      R => '0'
    );
\X0_input_500_fu_5188[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_759_fu_6224[0]_i_2_n_5\,
      I2 => \X0_input_508_fu_5220[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_500_out(0),
      O => \X0_input_500_fu_5188[0]_i_1_n_5\
    );
\X0_input_500_fu_5188_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_500_fu_5188[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_500_out(0),
      R => '0'
    );
\X0_input_501_fu_5192[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_759_fu_6224[0]_i_2_n_5\,
      I2 => \X0_input_509_fu_5224[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_501_out(0),
      O => \X0_input_501_fu_5192[0]_i_1_n_5\
    );
\X0_input_501_fu_5192_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_501_fu_5192[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_501_out(0),
      R => '0'
    );
\X0_input_502_fu_5196[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_759_fu_6224[0]_i_2_n_5\,
      I2 => \X0_input_510_fu_5228[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_502_out(0),
      O => \X0_input_502_fu_5196[0]_i_1_n_5\
    );
\X0_input_502_fu_5196_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_502_fu_5196[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_502_out(0),
      R => '0'
    );
\X0_input_503_fu_5200[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_759_fu_6224[0]_i_2_n_5\,
      I2 => \X0_input_511_fu_5232[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_503_out(0),
      O => \X0_input_503_fu_5200[0]_i_1_n_5\
    );
\X0_input_503_fu_5200_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_503_fu_5200[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_503_out(0),
      R => '0'
    );
\X0_input_504_fu_5204[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_763_fu_6240[0]_i_2_n_5\,
      I2 => \X0_input_508_fu_5220[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_504_out(0),
      O => \X0_input_504_fu_5204[0]_i_1_n_5\
    );
\X0_input_504_fu_5204_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_504_fu_5204[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_504_out(0),
      R => '0'
    );
\X0_input_505_fu_5208[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_763_fu_6240[0]_i_2_n_5\,
      I2 => \X0_input_509_fu_5224[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_505_out(0),
      O => \X0_input_505_fu_5208[0]_i_1_n_5\
    );
\X0_input_505_fu_5208_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_505_fu_5208[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_505_out(0),
      R => '0'
    );
\X0_input_506_fu_5212[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_763_fu_6240[0]_i_2_n_5\,
      I2 => \X0_input_510_fu_5228[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_506_out(0),
      O => \X0_input_506_fu_5212[0]_i_1_n_5\
    );
\X0_input_506_fu_5212_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_506_fu_5212[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_506_out(0),
      R => '0'
    );
\X0_input_507_fu_5216[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_763_fu_6240[0]_i_2_n_5\,
      I2 => \X0_input_511_fu_5232[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_507_out(0),
      O => \X0_input_507_fu_5216[0]_i_1_n_5\
    );
\X0_input_507_fu_5216_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_507_fu_5216[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_507_out(0),
      R => '0'
    );
\X0_input_508_fu_5220[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_767_fu_6256[0]_i_2_n_5\,
      I2 => \X0_input_508_fu_5220[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_508_out(0),
      O => \X0_input_508_fu_5220[0]_i_1_n_5\
    );
\X0_input_508_fu_5220[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFFFF"
    )
        port map (
      I0 => \X0_input_781_fu_6312[0]_i_3_n_5\,
      I1 => i_2_reg_23648(0),
      I2 => i_2_reg_23648(9),
      I3 => i_2_reg_23648(7),
      I4 => i_2_reg_23648(6),
      O => \X0_input_508_fu_5220[0]_i_2_n_5\
    );
\X0_input_508_fu_5220_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_508_fu_5220[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_508_out(0),
      R => '0'
    );
\X0_input_509_fu_5224[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_767_fu_6256[0]_i_2_n_5\,
      I2 => \X0_input_509_fu_5224[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_509_out(0),
      O => \X0_input_509_fu_5224[0]_i_1_n_5\
    );
\X0_input_509_fu_5224[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFFFFF"
    )
        port map (
      I0 => \X0_input_781_fu_6312[0]_i_3_n_5\,
      I1 => i_2_reg_23648(9),
      I2 => i_2_reg_23648(0),
      I3 => i_2_reg_23648(7),
      I4 => i_2_reg_23648(6),
      O => \X0_input_509_fu_5224[0]_i_2_n_5\
    );
\X0_input_509_fu_5224_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_509_fu_5224[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_509_out(0),
      R => '0'
    );
\X0_input_50_fu_3388[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_755_fu_6208[0]_i_2_n_5\,
      I2 => \X0_input_62_fu_3436[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_50_out(0),
      O => \X0_input_50_fu_3388[0]_i_1_n_5\
    );
\X0_input_50_fu_3388_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_50_fu_3388[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_50_out(0),
      R => '0'
    );
\X0_input_510_fu_5228[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_767_fu_6256[0]_i_2_n_5\,
      I2 => \X0_input_510_fu_5228[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_510_out(0),
      O => \X0_input_510_fu_5228[0]_i_1_n_5\
    );
\X0_input_510_fu_5228[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFFFF"
    )
        port map (
      I0 => \X0_input_782_fu_6316[0]_i_3_n_5\,
      I1 => i_2_reg_23648(0),
      I2 => i_2_reg_23648(9),
      I3 => i_2_reg_23648(7),
      I4 => i_2_reg_23648(6),
      O => \X0_input_510_fu_5228[0]_i_2_n_5\
    );
\X0_input_510_fu_5228_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_510_fu_5228[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_510_out(0),
      R => '0'
    );
\X0_input_511_fu_5232[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_767_fu_6256[0]_i_2_n_5\,
      I2 => \X0_input_511_fu_5232[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_511_out(0),
      O => \X0_input_511_fu_5232[0]_i_1_n_5\
    );
\X0_input_511_fu_5232[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFFFFF"
    )
        port map (
      I0 => \X0_input_782_fu_6316[0]_i_3_n_5\,
      I1 => i_2_reg_23648(9),
      I2 => i_2_reg_23648(0),
      I3 => i_2_reg_23648(7),
      I4 => i_2_reg_23648(6),
      O => \X0_input_511_fu_5232[0]_i_2_n_5\
    );
\X0_input_511_fu_5232_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_511_fu_5232[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_511_out(0),
      R => '0'
    );
\X0_input_512_fu_5236[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_771_fu_6272[0]_i_2_n_5\,
      I2 => \X0_input_572_fu_5476[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_512_out(0),
      O => \X0_input_512_fu_5236[0]_i_1_n_5\
    );
\X0_input_512_fu_5236_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_512_fu_5236[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_512_out(0),
      R => '0'
    );
\X0_input_513_fu_5240[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_771_fu_6272[0]_i_2_n_5\,
      I2 => \X0_input_573_fu_5480[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_513_out(0),
      O => \X0_input_513_fu_5240[0]_i_1_n_5\
    );
\X0_input_513_fu_5240_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_513_fu_5240[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_513_out(0),
      R => '0'
    );
\X0_input_514_fu_5244[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_771_fu_6272[0]_i_2_n_5\,
      I2 => \X0_input_574_fu_5484[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_514_out(0),
      O => \X0_input_514_fu_5244[0]_i_1_n_5\
    );
\X0_input_514_fu_5244_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_514_fu_5244[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_514_out(0),
      R => '0'
    );
\X0_input_515_fu_5248[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_771_fu_6272[0]_i_2_n_5\,
      I2 => \X0_input_575_fu_5488[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_515_out(0),
      O => \X0_input_515_fu_5248[0]_i_1_n_5\
    );
\X0_input_515_fu_5248_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_515_fu_5248[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_515_out(0),
      R => '0'
    );
\X0_input_516_fu_5252[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_775_fu_6288[0]_i_2_n_5\,
      I2 => \X0_input_572_fu_5476[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_516_out(0),
      O => \X0_input_516_fu_5252[0]_i_1_n_5\
    );
\X0_input_516_fu_5252_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_516_fu_5252[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_516_out(0),
      R => '0'
    );
\X0_input_517_fu_5256[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_775_fu_6288[0]_i_2_n_5\,
      I2 => i_2_reg_23648(7),
      I3 => i_2_reg_23648(6),
      I4 => \X0_input_517_fu_5256[0]_i_2_n_5\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_517_out(0),
      O => \X0_input_517_fu_5256[0]_i_1_n_5\
    );
\X0_input_517_fu_5256[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF7FFFFFF"
    )
        port map (
      I0 => i_2_reg_23648(9),
      I1 => i_2_reg_23648(0),
      I2 => i_2_reg_23648(8),
      I3 => ap_done_cache_reg(0),
      I4 => \^ap_enable_reg_pp0_iter1\,
      I5 => i_2_reg_23648(1),
      O => \X0_input_517_fu_5256[0]_i_2_n_5\
    );
\X0_input_517_fu_5256_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_517_fu_5256[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_517_out(0),
      R => '0'
    );
\X0_input_518_fu_5260[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_775_fu_6288[0]_i_2_n_5\,
      I2 => \X0_input_574_fu_5484[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_518_out(0),
      O => \X0_input_518_fu_5260[0]_i_1_n_5\
    );
\X0_input_518_fu_5260_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_518_fu_5260[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_518_out(0),
      R => '0'
    );
\X0_input_519_fu_5264[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_775_fu_6288[0]_i_2_n_5\,
      I2 => \X0_input_575_fu_5488[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_519_out(0),
      O => \X0_input_519_fu_5264[0]_i_1_n_5\
    );
\X0_input_519_fu_5264_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_519_fu_5264[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_519_out(0),
      R => '0'
    );
\X0_input_51_fu_3392[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_755_fu_6208[0]_i_2_n_5\,
      I2 => \X0_input_63_fu_3440[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_51_out(0),
      O => \X0_input_51_fu_3392[0]_i_1_n_5\
    );
\X0_input_51_fu_3392_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_51_fu_3392[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_51_out(0),
      R => '0'
    );
\X0_input_520_fu_5268[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_779_fu_6304[0]_i_2_n_5\,
      I2 => \X0_input_572_fu_5476[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_520_out(0),
      O => \X0_input_520_fu_5268[0]_i_1_n_5\
    );
\X0_input_520_fu_5268_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_520_fu_5268[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_520_out(0),
      R => '0'
    );
\X0_input_521_fu_5272[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_779_fu_6304[0]_i_2_n_5\,
      I2 => \X0_input_573_fu_5480[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_521_out(0),
      O => \X0_input_521_fu_5272[0]_i_1_n_5\
    );
\X0_input_521_fu_5272_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_521_fu_5272[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_521_out(0),
      R => '0'
    );
\X0_input_522_fu_5276[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_779_fu_6304[0]_i_2_n_5\,
      I2 => \X0_input_574_fu_5484[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_522_out(0),
      O => \X0_input_522_fu_5276[0]_i_1_n_5\
    );
\X0_input_522_fu_5276_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_522_fu_5276[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_522_out(0),
      R => '0'
    );
\X0_input_523_fu_5280[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_779_fu_6304[0]_i_2_n_5\,
      I2 => \X0_input_575_fu_5488[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_523_out(0),
      O => \X0_input_523_fu_5280[0]_i_1_n_5\
    );
\X0_input_523_fu_5280_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_523_fu_5280[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_523_out(0),
      R => '0'
    );
\X0_input_524_fu_5284[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_719_fu_6064[0]_i_2_n_5\,
      I2 => \X0_input_572_fu_5476[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_524_out(0),
      O => \X0_input_524_fu_5284[0]_i_1_n_5\
    );
\X0_input_524_fu_5284_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_524_fu_5284[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_524_out(0),
      R => '0'
    );
\X0_input_525_fu_5288[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_719_fu_6064[0]_i_2_n_5\,
      I2 => \X0_input_573_fu_5480[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_525_out(0),
      O => \X0_input_525_fu_5288[0]_i_1_n_5\
    );
\X0_input_525_fu_5288_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_525_fu_5288[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_525_out(0),
      R => '0'
    );
\X0_input_526_fu_5292[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_719_fu_6064[0]_i_2_n_5\,
      I2 => \X0_input_574_fu_5484[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_526_out(0),
      O => \X0_input_526_fu_5292[0]_i_1_n_5\
    );
\X0_input_526_fu_5292_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_526_fu_5292[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_526_out(0),
      R => '0'
    );
\X0_input_527_fu_5296[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_719_fu_6064[0]_i_2_n_5\,
      I2 => \X0_input_575_fu_5488[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_527_out(0),
      O => \X0_input_527_fu_5296[0]_i_1_n_5\
    );
\X0_input_527_fu_5296_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_527_fu_5296[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_527_out(0),
      R => '0'
    );
\X0_input_528_fu_5300[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_723_fu_6080[0]_i_2_n_5\,
      I2 => \X0_input_572_fu_5476[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_528_out(0),
      O => \X0_input_528_fu_5300[0]_i_1_n_5\
    );
\X0_input_528_fu_5300_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_528_fu_5300[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_528_out(0),
      R => '0'
    );
\X0_input_529_fu_5304[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_723_fu_6080[0]_i_2_n_5\,
      I2 => \X0_input_573_fu_5480[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_529_out(0),
      O => \X0_input_529_fu_5304[0]_i_1_n_5\
    );
\X0_input_529_fu_5304_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_529_fu_5304[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_529_out(0),
      R => '0'
    );
\X0_input_52_fu_3396[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_759_fu_6224[0]_i_2_n_5\,
      I2 => \X0_input_60_fu_3428[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_52_out(0),
      O => \X0_input_52_fu_3396[0]_i_1_n_5\
    );
\X0_input_52_fu_3396_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_52_fu_3396[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_52_out(0),
      R => '0'
    );
\X0_input_530_fu_5308[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_723_fu_6080[0]_i_2_n_5\,
      I2 => \X0_input_574_fu_5484[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_530_out(0),
      O => \X0_input_530_fu_5308[0]_i_1_n_5\
    );
\X0_input_530_fu_5308_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_530_fu_5308[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_530_out(0),
      R => '0'
    );
\X0_input_531_fu_5312[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_723_fu_6080[0]_i_2_n_5\,
      I2 => \X0_input_575_fu_5488[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_531_out(0),
      O => \X0_input_531_fu_5312[0]_i_1_n_5\
    );
\X0_input_531_fu_5312_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_531_fu_5312[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_531_out(0),
      R => '0'
    );
\X0_input_532_fu_5316[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_727_fu_6096[0]_i_2_n_5\,
      I2 => \X0_input_572_fu_5476[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_532_out(0),
      O => \X0_input_532_fu_5316[0]_i_1_n_5\
    );
\X0_input_532_fu_5316_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_532_fu_5316[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_532_out(0),
      R => '0'
    );
\X0_input_533_fu_5320[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_727_fu_6096[0]_i_2_n_5\,
      I2 => \X0_input_573_fu_5480[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_533_out(0),
      O => \X0_input_533_fu_5320[0]_i_1_n_5\
    );
\X0_input_533_fu_5320_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_533_fu_5320[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_533_out(0),
      R => '0'
    );
\X0_input_534_fu_5324[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_727_fu_6096[0]_i_2_n_5\,
      I2 => \X0_input_574_fu_5484[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_534_out(0),
      O => \X0_input_534_fu_5324[0]_i_1_n_5\
    );
\X0_input_534_fu_5324_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_534_fu_5324[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_534_out(0),
      R => '0'
    );
\X0_input_535_fu_5328[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_727_fu_6096[0]_i_2_n_5\,
      I2 => \X0_input_575_fu_5488[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_535_out(0),
      O => \X0_input_535_fu_5328[0]_i_1_n_5\
    );
\X0_input_535_fu_5328_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_535_fu_5328[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_535_out(0),
      R => '0'
    );
\X0_input_536_fu_5332[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_731_fu_6112[0]_i_2_n_5\,
      I2 => \X0_input_572_fu_5476[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_536_out(0),
      O => \X0_input_536_fu_5332[0]_i_1_n_5\
    );
\X0_input_536_fu_5332_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_536_fu_5332[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_536_out(0),
      R => '0'
    );
\X0_input_537_fu_5336[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_731_fu_6112[0]_i_2_n_5\,
      I2 => \X0_input_573_fu_5480[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_537_out(0),
      O => \X0_input_537_fu_5336[0]_i_1_n_5\
    );
\X0_input_537_fu_5336_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_537_fu_5336[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_537_out(0),
      R => '0'
    );
\X0_input_538_fu_5340[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_731_fu_6112[0]_i_2_n_5\,
      I2 => \X0_input_574_fu_5484[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_538_out(0),
      O => \X0_input_538_fu_5340[0]_i_1_n_5\
    );
\X0_input_538_fu_5340_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_538_fu_5340[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_538_out(0),
      R => '0'
    );
\X0_input_539_fu_5344[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_731_fu_6112[0]_i_2_n_5\,
      I2 => \X0_input_575_fu_5488[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_539_out(0),
      O => \X0_input_539_fu_5344[0]_i_1_n_5\
    );
\X0_input_539_fu_5344_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_539_fu_5344[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_539_out(0),
      R => '0'
    );
\X0_input_53_fu_3400[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_759_fu_6224[0]_i_2_n_5\,
      I2 => \X0_input_61_fu_3432[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_53_out(0),
      O => \X0_input_53_fu_3400[0]_i_1_n_5\
    );
\X0_input_53_fu_3400_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_53_fu_3400[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_53_out(0),
      R => '0'
    );
\X0_input_540_fu_5348[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_735_fu_6128[0]_i_2_n_5\,
      I2 => \X0_input_572_fu_5476[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_540_out(0),
      O => \X0_input_540_fu_5348[0]_i_1_n_5\
    );
\X0_input_540_fu_5348_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_540_fu_5348[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_540_out(0),
      R => '0'
    );
\X0_input_541_fu_5352[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_735_fu_6128[0]_i_2_n_5\,
      I2 => \X0_input_573_fu_5480[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_541_out(0),
      O => \X0_input_541_fu_5352[0]_i_1_n_5\
    );
\X0_input_541_fu_5352_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_541_fu_5352[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_541_out(0),
      R => '0'
    );
\X0_input_542_fu_5356[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_735_fu_6128[0]_i_2_n_5\,
      I2 => \X0_input_574_fu_5484[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_542_out(0),
      O => \X0_input_542_fu_5356[0]_i_1_n_5\
    );
\X0_input_542_fu_5356_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_542_fu_5356[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_542_out(0),
      R => '0'
    );
\X0_input_543_fu_5360[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_735_fu_6128[0]_i_2_n_5\,
      I2 => \X0_input_575_fu_5488[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_543_out(0),
      O => \X0_input_543_fu_5360[0]_i_1_n_5\
    );
\X0_input_543_fu_5360_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_543_fu_5360[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_543_out(0),
      R => '0'
    );
\X0_input_544_fu_5364[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_739_fu_6144[0]_i_2_n_5\,
      I2 => \X0_input_572_fu_5476[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_544_out(0),
      O => \X0_input_544_fu_5364[0]_i_1_n_5\
    );
\X0_input_544_fu_5364_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_544_fu_5364[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_544_out(0),
      R => '0'
    );
\X0_input_545_fu_5368[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_739_fu_6144[0]_i_2_n_5\,
      I2 => \X0_input_573_fu_5480[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_545_out(0),
      O => \X0_input_545_fu_5368[0]_i_1_n_5\
    );
\X0_input_545_fu_5368_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_545_fu_5368[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_545_out(0),
      R => '0'
    );
\X0_input_546_fu_5372[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_739_fu_6144[0]_i_2_n_5\,
      I2 => \X0_input_574_fu_5484[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_546_out(0),
      O => \X0_input_546_fu_5372[0]_i_1_n_5\
    );
\X0_input_546_fu_5372_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_546_fu_5372[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_546_out(0),
      R => '0'
    );
\X0_input_547_fu_5376[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_739_fu_6144[0]_i_2_n_5\,
      I2 => \X0_input_575_fu_5488[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_547_out(0),
      O => \X0_input_547_fu_5376[0]_i_1_n_5\
    );
\X0_input_547_fu_5376_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_547_fu_5376[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_547_out(0),
      R => '0'
    );
\X0_input_548_fu_5380[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_743_fu_6160[0]_i_2_n_5\,
      I2 => \X0_input_572_fu_5476[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_548_out(0),
      O => \X0_input_548_fu_5380[0]_i_1_n_5\
    );
\X0_input_548_fu_5380_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_548_fu_5380[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_548_out(0),
      R => '0'
    );
\X0_input_549_fu_5384[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_743_fu_6160[0]_i_2_n_5\,
      I2 => \X0_input_573_fu_5480[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_549_out(0),
      O => \X0_input_549_fu_5384[0]_i_1_n_5\
    );
\X0_input_549_fu_5384_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_549_fu_5384[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_549_out(0),
      R => '0'
    );
\X0_input_54_fu_3404[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_759_fu_6224[0]_i_2_n_5\,
      I2 => \X0_input_62_fu_3436[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_54_out(0),
      O => \X0_input_54_fu_3404[0]_i_1_n_5\
    );
\X0_input_54_fu_3404_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_54_fu_3404[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_54_out(0),
      R => '0'
    );
\X0_input_550_fu_5388[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_743_fu_6160[0]_i_2_n_5\,
      I2 => \X0_input_574_fu_5484[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_550_out(0),
      O => \X0_input_550_fu_5388[0]_i_1_n_5\
    );
\X0_input_550_fu_5388_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_550_fu_5388[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_550_out(0),
      R => '0'
    );
\X0_input_551_fu_5392[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_743_fu_6160[0]_i_2_n_5\,
      I2 => \X0_input_575_fu_5488[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_551_out(0),
      O => \X0_input_551_fu_5392[0]_i_1_n_5\
    );
\X0_input_551_fu_5392_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_551_fu_5392[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_551_out(0),
      R => '0'
    );
\X0_input_552_fu_5396[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_747_fu_6176[0]_i_2_n_5\,
      I2 => \X0_input_572_fu_5476[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_552_out(0),
      O => \X0_input_552_fu_5396[0]_i_1_n_5\
    );
\X0_input_552_fu_5396_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_552_fu_5396[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_552_out(0),
      R => '0'
    );
\X0_input_553_fu_5400[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_747_fu_6176[0]_i_2_n_5\,
      I2 => \X0_input_573_fu_5480[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_553_out(0),
      O => \X0_input_553_fu_5400[0]_i_1_n_5\
    );
\X0_input_553_fu_5400_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_553_fu_5400[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_553_out(0),
      R => '0'
    );
\X0_input_554_fu_5404[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_747_fu_6176[0]_i_2_n_5\,
      I2 => \X0_input_574_fu_5484[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_554_out(0),
      O => \X0_input_554_fu_5404[0]_i_1_n_5\
    );
\X0_input_554_fu_5404_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_554_fu_5404[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_554_out(0),
      R => '0'
    );
\X0_input_555_fu_5408[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_747_fu_6176[0]_i_2_n_5\,
      I2 => \X0_input_575_fu_5488[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_555_out(0),
      O => \X0_input_555_fu_5408[0]_i_1_n_5\
    );
\X0_input_555_fu_5408_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_555_fu_5408[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_555_out(0),
      R => '0'
    );
\X0_input_556_fu_5412[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_751_fu_6192[0]_i_2_n_5\,
      I2 => \X0_input_572_fu_5476[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_556_out(0),
      O => \X0_input_556_fu_5412[0]_i_1_n_5\
    );
\X0_input_556_fu_5412_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_556_fu_5412[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_556_out(0),
      R => '0'
    );
\X0_input_557_fu_5416[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_751_fu_6192[0]_i_2_n_5\,
      I2 => \X0_input_573_fu_5480[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_557_out(0),
      O => \X0_input_557_fu_5416[0]_i_1_n_5\
    );
\X0_input_557_fu_5416_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_557_fu_5416[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_557_out(0),
      R => '0'
    );
\X0_input_558_fu_5420[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_751_fu_6192[0]_i_2_n_5\,
      I2 => \X0_input_574_fu_5484[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_558_out(0),
      O => \X0_input_558_fu_5420[0]_i_1_n_5\
    );
\X0_input_558_fu_5420_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_558_fu_5420[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_558_out(0),
      R => '0'
    );
\X0_input_559_fu_5424[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_751_fu_6192[0]_i_2_n_5\,
      I2 => \X0_input_575_fu_5488[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_559_out(0),
      O => \X0_input_559_fu_5424[0]_i_1_n_5\
    );
\X0_input_559_fu_5424_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_559_fu_5424[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_559_out(0),
      R => '0'
    );
\X0_input_55_fu_3408[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_759_fu_6224[0]_i_2_n_5\,
      I2 => \X0_input_63_fu_3440[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_55_out(0),
      O => \X0_input_55_fu_3408[0]_i_1_n_5\
    );
\X0_input_55_fu_3408_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_55_fu_3408[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_55_out(0),
      R => '0'
    );
\X0_input_560_fu_5428[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_755_fu_6208[0]_i_2_n_5\,
      I2 => \X0_input_572_fu_5476[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_560_out(0),
      O => \X0_input_560_fu_5428[0]_i_1_n_5\
    );
\X0_input_560_fu_5428_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_560_fu_5428[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_560_out(0),
      R => '0'
    );
\X0_input_561_fu_5432[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_755_fu_6208[0]_i_2_n_5\,
      I2 => \X0_input_573_fu_5480[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_561_out(0),
      O => \X0_input_561_fu_5432[0]_i_1_n_5\
    );
\X0_input_561_fu_5432_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_561_fu_5432[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_561_out(0),
      R => '0'
    );
\X0_input_562_fu_5436[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_755_fu_6208[0]_i_2_n_5\,
      I2 => \X0_input_574_fu_5484[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_562_out(0),
      O => \X0_input_562_fu_5436[0]_i_1_n_5\
    );
\X0_input_562_fu_5436_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_562_fu_5436[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_562_out(0),
      R => '0'
    );
\X0_input_563_fu_5440[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_755_fu_6208[0]_i_2_n_5\,
      I2 => \X0_input_575_fu_5488[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_563_out(0),
      O => \X0_input_563_fu_5440[0]_i_1_n_5\
    );
\X0_input_563_fu_5440_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_563_fu_5440[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_563_out(0),
      R => '0'
    );
\X0_input_564_fu_5444[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_759_fu_6224[0]_i_2_n_5\,
      I2 => \X0_input_572_fu_5476[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_564_out(0),
      O => \X0_input_564_fu_5444[0]_i_1_n_5\
    );
\X0_input_564_fu_5444_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_564_fu_5444[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_564_out(0),
      R => '0'
    );
\X0_input_565_fu_5448[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_759_fu_6224[0]_i_2_n_5\,
      I2 => \X0_input_573_fu_5480[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_565_out(0),
      O => \X0_input_565_fu_5448[0]_i_1_n_5\
    );
\X0_input_565_fu_5448_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_565_fu_5448[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_565_out(0),
      R => '0'
    );
\X0_input_566_fu_5452[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_759_fu_6224[0]_i_2_n_5\,
      I2 => \X0_input_574_fu_5484[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_566_out(0),
      O => \X0_input_566_fu_5452[0]_i_1_n_5\
    );
\X0_input_566_fu_5452_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_566_fu_5452[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_566_out(0),
      R => '0'
    );
\X0_input_567_fu_5456[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_759_fu_6224[0]_i_2_n_5\,
      I2 => \X0_input_575_fu_5488[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_567_out(0),
      O => \X0_input_567_fu_5456[0]_i_1_n_5\
    );
\X0_input_567_fu_5456_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_567_fu_5456[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_567_out(0),
      R => '0'
    );
\X0_input_568_fu_5460[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_763_fu_6240[0]_i_2_n_5\,
      I2 => \X0_input_572_fu_5476[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_568_out(0),
      O => \X0_input_568_fu_5460[0]_i_1_n_5\
    );
\X0_input_568_fu_5460_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_568_fu_5460[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_568_out(0),
      R => '0'
    );
\X0_input_569_fu_5464[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_763_fu_6240[0]_i_2_n_5\,
      I2 => \X0_input_573_fu_5480[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_569_out(0),
      O => \X0_input_569_fu_5464[0]_i_1_n_5\
    );
\X0_input_569_fu_5464_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_569_fu_5464[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_569_out(0),
      R => '0'
    );
\X0_input_56_fu_3412[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_763_fu_6240[0]_i_2_n_5\,
      I2 => \X0_input_60_fu_3428[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_56_out(0),
      O => \X0_input_56_fu_3412[0]_i_1_n_5\
    );
\X0_input_56_fu_3412_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_56_fu_3412[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_56_out(0),
      R => '0'
    );
\X0_input_570_fu_5468[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_763_fu_6240[0]_i_2_n_5\,
      I2 => \X0_input_574_fu_5484[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_570_out(0),
      O => \X0_input_570_fu_5468[0]_i_1_n_5\
    );
\X0_input_570_fu_5468_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_570_fu_5468[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_570_out(0),
      R => '0'
    );
\X0_input_571_fu_5472[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_763_fu_6240[0]_i_2_n_5\,
      I2 => \X0_input_575_fu_5488[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_571_out(0),
      O => \X0_input_571_fu_5472[0]_i_1_n_5\
    );
\X0_input_571_fu_5472_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_571_fu_5472[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_571_out(0),
      R => '0'
    );
\X0_input_572_fu_5476[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_767_fu_6256[0]_i_2_n_5\,
      I2 => \X0_input_572_fu_5476[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_572_out(0),
      O => \X0_input_572_fu_5476[0]_i_1_n_5\
    );
\X0_input_572_fu_5476[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => i_2_reg_23648(6),
      I1 => i_2_reg_23648(7),
      I2 => \X0_input_765_fu_6248[0]_i_3_n_5\,
      I3 => i_2_reg_23648(0),
      I4 => i_2_reg_23648(9),
      O => \X0_input_572_fu_5476[0]_i_2_n_5\
    );
\X0_input_572_fu_5476_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_572_fu_5476[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_572_out(0),
      R => '0'
    );
\X0_input_573_fu_5480[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_767_fu_6256[0]_i_2_n_5\,
      I2 => \X0_input_573_fu_5480[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_573_out(0),
      O => \X0_input_573_fu_5480[0]_i_1_n_5\
    );
\X0_input_573_fu_5480[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFFFF"
    )
        port map (
      I0 => i_2_reg_23648(6),
      I1 => i_2_reg_23648(7),
      I2 => \X0_input_765_fu_6248[0]_i_3_n_5\,
      I3 => i_2_reg_23648(0),
      I4 => i_2_reg_23648(9),
      O => \X0_input_573_fu_5480[0]_i_2_n_5\
    );
\X0_input_573_fu_5480_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_573_fu_5480[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_573_out(0),
      R => '0'
    );
\X0_input_574_fu_5484[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_767_fu_6256[0]_i_2_n_5\,
      I2 => \X0_input_574_fu_5484[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_574_out(0),
      O => \X0_input_574_fu_5484[0]_i_1_n_5\
    );
\X0_input_574_fu_5484[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => i_2_reg_23648(6),
      I1 => i_2_reg_23648(7),
      I2 => \X0_input_767_fu_6256[0]_i_4_n_5\,
      I3 => i_2_reg_23648(0),
      I4 => i_2_reg_23648(9),
      O => \X0_input_574_fu_5484[0]_i_2_n_5\
    );
\X0_input_574_fu_5484_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_574_fu_5484[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_574_out(0),
      R => '0'
    );
\X0_input_575_fu_5488[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_767_fu_6256[0]_i_2_n_5\,
      I2 => \X0_input_575_fu_5488[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_575_out(0),
      O => \X0_input_575_fu_5488[0]_i_1_n_5\
    );
\X0_input_575_fu_5488[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFFFF"
    )
        port map (
      I0 => i_2_reg_23648(6),
      I1 => i_2_reg_23648(7),
      I2 => \X0_input_767_fu_6256[0]_i_4_n_5\,
      I3 => i_2_reg_23648(0),
      I4 => i_2_reg_23648(9),
      O => \X0_input_575_fu_5488[0]_i_2_n_5\
    );
\X0_input_575_fu_5488_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_575_fu_5488[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_575_out(0),
      R => '0'
    );
\X0_input_576_fu_5492[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_771_fu_6272[0]_i_2_n_5\,
      I2 => \X0_input_636_fu_5732[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_576_out(0),
      O => \X0_input_576_fu_5492[0]_i_1_n_5\
    );
\X0_input_576_fu_5492_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_576_fu_5492[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_576_out(0),
      R => '0'
    );
\X0_input_577_fu_5496[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_771_fu_6272[0]_i_2_n_5\,
      I2 => \X0_input_637_fu_5736[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_577_out(0),
      O => \X0_input_577_fu_5496[0]_i_1_n_5\
    );
\X0_input_577_fu_5496_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_577_fu_5496[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_577_out(0),
      R => '0'
    );
\X0_input_578_fu_5500[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_771_fu_6272[0]_i_2_n_5\,
      I2 => \X0_input_638_fu_5740[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_578_out(0),
      O => \X0_input_578_fu_5500[0]_i_1_n_5\
    );
\X0_input_578_fu_5500_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_578_fu_5500[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_578_out(0),
      R => '0'
    );
\X0_input_579_fu_5504[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_771_fu_6272[0]_i_2_n_5\,
      I2 => \X0_input_639_fu_5744[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_579_out(0),
      O => \X0_input_579_fu_5504[0]_i_1_n_5\
    );
\X0_input_579_fu_5504_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_579_fu_5504[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_579_out(0),
      R => '0'
    );
\X0_input_57_fu_3416[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_763_fu_6240[0]_i_2_n_5\,
      I2 => \X0_input_61_fu_3432[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_57_out(0),
      O => \X0_input_57_fu_3416[0]_i_1_n_5\
    );
\X0_input_57_fu_3416_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_57_fu_3416[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_57_out(0),
      R => '0'
    );
\X0_input_580_fu_5508[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_775_fu_6288[0]_i_2_n_5\,
      I2 => \X0_input_636_fu_5732[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_580_out(0),
      O => \X0_input_580_fu_5508[0]_i_1_n_5\
    );
\X0_input_580_fu_5508_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_580_fu_5508[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_580_out(0),
      R => '0'
    );
\X0_input_581_fu_5512[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_775_fu_6288[0]_i_2_n_5\,
      I2 => \X0_input_637_fu_5736[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_581_out(0),
      O => \X0_input_581_fu_5512[0]_i_1_n_5\
    );
\X0_input_581_fu_5512_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_581_fu_5512[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_581_out(0),
      R => '0'
    );
\X0_input_582_fu_5516[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_775_fu_6288[0]_i_2_n_5\,
      I2 => \X0_input_638_fu_5740[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_582_out(0),
      O => \X0_input_582_fu_5516[0]_i_1_n_5\
    );
\X0_input_582_fu_5516_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_582_fu_5516[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_582_out(0),
      R => '0'
    );
\X0_input_583_fu_5520[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_775_fu_6288[0]_i_2_n_5\,
      I2 => \X0_input_639_fu_5744[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_583_out(0),
      O => \X0_input_583_fu_5520[0]_i_1_n_5\
    );
\X0_input_583_fu_5520_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_583_fu_5520[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_583_out(0),
      R => '0'
    );
\X0_input_584_fu_5524[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_779_fu_6304[0]_i_2_n_5\,
      I2 => \X0_input_636_fu_5732[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_584_out(0),
      O => \X0_input_584_fu_5524[0]_i_1_n_5\
    );
\X0_input_584_fu_5524_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_584_fu_5524[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_584_out(0),
      R => '0'
    );
\X0_input_585_fu_5528[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_779_fu_6304[0]_i_2_n_5\,
      I2 => \X0_input_637_fu_5736[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_585_out(0),
      O => \X0_input_585_fu_5528[0]_i_1_n_5\
    );
\X0_input_585_fu_5528_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_585_fu_5528[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_585_out(0),
      R => '0'
    );
\X0_input_586_fu_5532[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_779_fu_6304[0]_i_2_n_5\,
      I2 => \X0_input_638_fu_5740[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_586_out(0),
      O => \X0_input_586_fu_5532[0]_i_1_n_5\
    );
\X0_input_586_fu_5532_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_586_fu_5532[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_586_out(0),
      R => '0'
    );
\X0_input_587_fu_5536[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_779_fu_6304[0]_i_2_n_5\,
      I2 => \X0_input_639_fu_5744[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_587_out(0),
      O => \X0_input_587_fu_5536[0]_i_1_n_5\
    );
\X0_input_587_fu_5536_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_587_fu_5536[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_587_out(0),
      R => '0'
    );
\X0_input_588_fu_5540[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_719_fu_6064[0]_i_2_n_5\,
      I2 => \X0_input_636_fu_5732[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_588_out(0),
      O => \X0_input_588_fu_5540[0]_i_1_n_5\
    );
\X0_input_588_fu_5540_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_588_fu_5540[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_588_out(0),
      R => '0'
    );
\X0_input_589_fu_5544[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_719_fu_6064[0]_i_2_n_5\,
      I2 => \X0_input_637_fu_5736[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_589_out(0),
      O => \X0_input_589_fu_5544[0]_i_1_n_5\
    );
\X0_input_589_fu_5544_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_589_fu_5544[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_589_out(0),
      R => '0'
    );
\X0_input_58_fu_3420[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_763_fu_6240[0]_i_2_n_5\,
      I2 => \X0_input_62_fu_3436[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_58_out(0),
      O => \X0_input_58_fu_3420[0]_i_1_n_5\
    );
\X0_input_58_fu_3420_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_58_fu_3420[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_58_out(0),
      R => '0'
    );
\X0_input_590_fu_5548[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_719_fu_6064[0]_i_2_n_5\,
      I2 => \X0_input_638_fu_5740[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_590_out(0),
      O => \X0_input_590_fu_5548[0]_i_1_n_5\
    );
\X0_input_590_fu_5548_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_590_fu_5548[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_590_out(0),
      R => '0'
    );
\X0_input_591_fu_5552[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_719_fu_6064[0]_i_2_n_5\,
      I2 => \X0_input_639_fu_5744[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_591_out(0),
      O => \X0_input_591_fu_5552[0]_i_1_n_5\
    );
\X0_input_591_fu_5552_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_591_fu_5552[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_591_out(0),
      R => '0'
    );
\X0_input_592_fu_5556[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_723_fu_6080[0]_i_2_n_5\,
      I2 => \X0_input_636_fu_5732[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_592_out(0),
      O => \X0_input_592_fu_5556[0]_i_1_n_5\
    );
\X0_input_592_fu_5556_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_592_fu_5556[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_592_out(0),
      R => '0'
    );
\X0_input_593_fu_5560[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_723_fu_6080[0]_i_2_n_5\,
      I2 => \X0_input_637_fu_5736[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_593_out(0),
      O => \X0_input_593_fu_5560[0]_i_1_n_5\
    );
\X0_input_593_fu_5560_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_593_fu_5560[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_593_out(0),
      R => '0'
    );
\X0_input_594_fu_5564[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_723_fu_6080[0]_i_2_n_5\,
      I2 => \X0_input_638_fu_5740[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_594_out(0),
      O => \X0_input_594_fu_5564[0]_i_1_n_5\
    );
\X0_input_594_fu_5564_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_594_fu_5564[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_594_out(0),
      R => '0'
    );
\X0_input_595_fu_5568[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_723_fu_6080[0]_i_2_n_5\,
      I2 => \X0_input_639_fu_5744[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_595_out(0),
      O => \X0_input_595_fu_5568[0]_i_1_n_5\
    );
\X0_input_595_fu_5568_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_595_fu_5568[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_595_out(0),
      R => '0'
    );
\X0_input_596_fu_5572[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_727_fu_6096[0]_i_2_n_5\,
      I2 => \X0_input_636_fu_5732[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_596_out(0),
      O => \X0_input_596_fu_5572[0]_i_1_n_5\
    );
\X0_input_596_fu_5572_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_596_fu_5572[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_596_out(0),
      R => '0'
    );
\X0_input_597_fu_5576[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_727_fu_6096[0]_i_2_n_5\,
      I2 => \X0_input_637_fu_5736[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_597_out(0),
      O => \X0_input_597_fu_5576[0]_i_1_n_5\
    );
\X0_input_597_fu_5576_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_597_fu_5576[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_597_out(0),
      R => '0'
    );
\X0_input_598_fu_5580[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_727_fu_6096[0]_i_2_n_5\,
      I2 => \X0_input_638_fu_5740[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_598_out(0),
      O => \X0_input_598_fu_5580[0]_i_1_n_5\
    );
\X0_input_598_fu_5580_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_598_fu_5580[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_598_out(0),
      R => '0'
    );
\X0_input_599_fu_5584[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_727_fu_6096[0]_i_2_n_5\,
      I2 => \X0_input_639_fu_5744[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_599_out(0),
      O => \X0_input_599_fu_5584[0]_i_1_n_5\
    );
\X0_input_599_fu_5584_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_599_fu_5584[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_599_out(0),
      R => '0'
    );
\X0_input_59_fu_3424[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_763_fu_6240[0]_i_2_n_5\,
      I2 => \X0_input_63_fu_3440[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_59_out(0),
      O => \X0_input_59_fu_3424[0]_i_1_n_5\
    );
\X0_input_59_fu_3424_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_59_fu_3424[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_59_out(0),
      R => '0'
    );
\X0_input_5_fu_3208[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_775_fu_6288[0]_i_2_n_5\,
      I2 => \X0_input_61_fu_3432[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_5_out(0),
      O => \X0_input_5_fu_3208[0]_i_1_n_5\
    );
\X0_input_5_fu_3208_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_5_fu_3208[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_5_out(0),
      R => '0'
    );
\X0_input_600_fu_5588[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_731_fu_6112[0]_i_2_n_5\,
      I2 => \X0_input_636_fu_5732[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_600_out(0),
      O => \X0_input_600_fu_5588[0]_i_1_n_5\
    );
\X0_input_600_fu_5588_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_600_fu_5588[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_600_out(0),
      R => '0'
    );
\X0_input_601_fu_5592[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_731_fu_6112[0]_i_2_n_5\,
      I2 => \X0_input_637_fu_5736[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_601_out(0),
      O => \X0_input_601_fu_5592[0]_i_1_n_5\
    );
\X0_input_601_fu_5592_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_601_fu_5592[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_601_out(0),
      R => '0'
    );
\X0_input_602_fu_5596[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_731_fu_6112[0]_i_2_n_5\,
      I2 => \X0_input_638_fu_5740[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_602_out(0),
      O => \X0_input_602_fu_5596[0]_i_1_n_5\
    );
\X0_input_602_fu_5596_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_602_fu_5596[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_602_out(0),
      R => '0'
    );
\X0_input_603_fu_5600[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_731_fu_6112[0]_i_2_n_5\,
      I2 => \X0_input_639_fu_5744[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_603_out(0),
      O => \X0_input_603_fu_5600[0]_i_1_n_5\
    );
\X0_input_603_fu_5600_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_603_fu_5600[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_603_out(0),
      R => '0'
    );
\X0_input_604_fu_5604[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_735_fu_6128[0]_i_2_n_5\,
      I2 => \X0_input_636_fu_5732[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_604_out(0),
      O => \X0_input_604_fu_5604[0]_i_1_n_5\
    );
\X0_input_604_fu_5604_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_604_fu_5604[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_604_out(0),
      R => '0'
    );
\X0_input_605_fu_5608[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_735_fu_6128[0]_i_2_n_5\,
      I2 => \X0_input_637_fu_5736[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_605_out(0),
      O => \X0_input_605_fu_5608[0]_i_1_n_5\
    );
\X0_input_605_fu_5608_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_605_fu_5608[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_605_out(0),
      R => '0'
    );
\X0_input_606_fu_5612[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_735_fu_6128[0]_i_2_n_5\,
      I2 => \X0_input_638_fu_5740[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_606_out(0),
      O => \X0_input_606_fu_5612[0]_i_1_n_5\
    );
\X0_input_606_fu_5612_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_606_fu_5612[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_606_out(0),
      R => '0'
    );
\X0_input_607_fu_5616[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_735_fu_6128[0]_i_2_n_5\,
      I2 => \X0_input_639_fu_5744[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_607_out(0),
      O => \X0_input_607_fu_5616[0]_i_1_n_5\
    );
\X0_input_607_fu_5616_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_607_fu_5616[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_607_out(0),
      R => '0'
    );
\X0_input_608_fu_5620[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_739_fu_6144[0]_i_2_n_5\,
      I2 => \X0_input_636_fu_5732[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_608_out(0),
      O => \X0_input_608_fu_5620[0]_i_1_n_5\
    );
\X0_input_608_fu_5620_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_608_fu_5620[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_608_out(0),
      R => '0'
    );
\X0_input_609_fu_5624[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_739_fu_6144[0]_i_2_n_5\,
      I2 => \X0_input_637_fu_5736[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_609_out(0),
      O => \X0_input_609_fu_5624[0]_i_1_n_5\
    );
\X0_input_609_fu_5624_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_609_fu_5624[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_609_out(0),
      R => '0'
    );
\X0_input_60_fu_3428[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_767_fu_6256[0]_i_2_n_5\,
      I2 => \X0_input_60_fu_3428[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_60_out(0),
      O => \X0_input_60_fu_3428[0]_i_1_n_5\
    );
\X0_input_60_fu_3428[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \X0_input_765_fu_6248[0]_i_3_n_5\,
      I1 => i_2_reg_23648(0),
      I2 => i_2_reg_23648(9),
      I3 => i_2_reg_23648(7),
      I4 => i_2_reg_23648(6),
      O => \X0_input_60_fu_3428[0]_i_2_n_5\
    );
\X0_input_60_fu_3428_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_60_fu_3428[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_60_out(0),
      R => '0'
    );
\X0_input_610_fu_5628[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_739_fu_6144[0]_i_2_n_5\,
      I2 => \X0_input_638_fu_5740[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_610_out(0),
      O => \X0_input_610_fu_5628[0]_i_1_n_5\
    );
\X0_input_610_fu_5628_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_610_fu_5628[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_610_out(0),
      R => '0'
    );
\X0_input_611_fu_5632[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_739_fu_6144[0]_i_2_n_5\,
      I2 => \X0_input_639_fu_5744[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_611_out(0),
      O => \X0_input_611_fu_5632[0]_i_1_n_5\
    );
\X0_input_611_fu_5632_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_611_fu_5632[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_611_out(0),
      R => '0'
    );
\X0_input_612_fu_5636[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_743_fu_6160[0]_i_2_n_5\,
      I2 => \X0_input_636_fu_5732[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_612_out(0),
      O => \X0_input_612_fu_5636[0]_i_1_n_5\
    );
\X0_input_612_fu_5636_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_612_fu_5636[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_612_out(0),
      R => '0'
    );
\X0_input_613_fu_5640[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_743_fu_6160[0]_i_2_n_5\,
      I2 => \X0_input_637_fu_5736[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_613_out(0),
      O => \X0_input_613_fu_5640[0]_i_1_n_5\
    );
\X0_input_613_fu_5640_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_613_fu_5640[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_613_out(0),
      R => '0'
    );
\X0_input_614_fu_5644[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_743_fu_6160[0]_i_2_n_5\,
      I2 => \X0_input_638_fu_5740[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_614_out(0),
      O => \X0_input_614_fu_5644[0]_i_1_n_5\
    );
\X0_input_614_fu_5644_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_614_fu_5644[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_614_out(0),
      R => '0'
    );
\X0_input_615_fu_5648[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_743_fu_6160[0]_i_2_n_5\,
      I2 => \X0_input_639_fu_5744[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_615_out(0),
      O => \X0_input_615_fu_5648[0]_i_1_n_5\
    );
\X0_input_615_fu_5648_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_615_fu_5648[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_615_out(0),
      R => '0'
    );
\X0_input_616_fu_5652[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_747_fu_6176[0]_i_2_n_5\,
      I2 => \X0_input_636_fu_5732[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_616_out(0),
      O => \X0_input_616_fu_5652[0]_i_1_n_5\
    );
\X0_input_616_fu_5652_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_616_fu_5652[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_616_out(0),
      R => '0'
    );
\X0_input_617_fu_5656[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_747_fu_6176[0]_i_2_n_5\,
      I2 => \X0_input_637_fu_5736[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_617_out(0),
      O => \X0_input_617_fu_5656[0]_i_1_n_5\
    );
\X0_input_617_fu_5656_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_617_fu_5656[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_617_out(0),
      R => '0'
    );
\X0_input_618_fu_5660[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_747_fu_6176[0]_i_2_n_5\,
      I2 => \X0_input_638_fu_5740[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_618_out(0),
      O => \X0_input_618_fu_5660[0]_i_1_n_5\
    );
\X0_input_618_fu_5660_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_618_fu_5660[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_618_out(0),
      R => '0'
    );
\X0_input_619_fu_5664[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_747_fu_6176[0]_i_2_n_5\,
      I2 => \X0_input_639_fu_5744[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_619_out(0),
      O => \X0_input_619_fu_5664[0]_i_1_n_5\
    );
\X0_input_619_fu_5664_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_619_fu_5664[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_619_out(0),
      R => '0'
    );
\X0_input_61_fu_3432[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_767_fu_6256[0]_i_2_n_5\,
      I2 => \X0_input_61_fu_3432[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_61_out(0),
      O => \X0_input_61_fu_3432[0]_i_1_n_5\
    );
\X0_input_61_fu_3432[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => \X0_input_765_fu_6248[0]_i_3_n_5\,
      I1 => i_2_reg_23648(9),
      I2 => i_2_reg_23648(0),
      I3 => i_2_reg_23648(7),
      I4 => i_2_reg_23648(6),
      O => \X0_input_61_fu_3432[0]_i_2_n_5\
    );
\X0_input_61_fu_3432_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_61_fu_3432[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_61_out(0),
      R => '0'
    );
\X0_input_620_fu_5668[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_751_fu_6192[0]_i_2_n_5\,
      I2 => \X0_input_636_fu_5732[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_620_out(0),
      O => \X0_input_620_fu_5668[0]_i_1_n_5\
    );
\X0_input_620_fu_5668_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_620_fu_5668[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_620_out(0),
      R => '0'
    );
\X0_input_621_fu_5672[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_751_fu_6192[0]_i_2_n_5\,
      I2 => \X0_input_637_fu_5736[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_621_out(0),
      O => \X0_input_621_fu_5672[0]_i_1_n_5\
    );
\X0_input_621_fu_5672_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_621_fu_5672[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_621_out(0),
      R => '0'
    );
\X0_input_622_fu_5676[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_751_fu_6192[0]_i_2_n_5\,
      I2 => \X0_input_638_fu_5740[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_622_out(0),
      O => \X0_input_622_fu_5676[0]_i_1_n_5\
    );
\X0_input_622_fu_5676_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_622_fu_5676[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_622_out(0),
      R => '0'
    );
\X0_input_623_fu_5680[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_751_fu_6192[0]_i_2_n_5\,
      I2 => \X0_input_639_fu_5744[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_623_out(0),
      O => \X0_input_623_fu_5680[0]_i_1_n_5\
    );
\X0_input_623_fu_5680_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_623_fu_5680[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_623_out(0),
      R => '0'
    );
\X0_input_624_fu_5684[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_755_fu_6208[0]_i_2_n_5\,
      I2 => \X0_input_636_fu_5732[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_624_out(0),
      O => \X0_input_624_fu_5684[0]_i_1_n_5\
    );
\X0_input_624_fu_5684_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_624_fu_5684[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_624_out(0),
      R => '0'
    );
\X0_input_625_fu_5688[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_755_fu_6208[0]_i_2_n_5\,
      I2 => \X0_input_637_fu_5736[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_625_out(0),
      O => \X0_input_625_fu_5688[0]_i_1_n_5\
    );
\X0_input_625_fu_5688_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_625_fu_5688[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_625_out(0),
      R => '0'
    );
\X0_input_626_fu_5692[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_755_fu_6208[0]_i_2_n_5\,
      I2 => \X0_input_638_fu_5740[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_626_out(0),
      O => \X0_input_626_fu_5692[0]_i_1_n_5\
    );
\X0_input_626_fu_5692_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_626_fu_5692[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_626_out(0),
      R => '0'
    );
\X0_input_627_fu_5696[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_755_fu_6208[0]_i_2_n_5\,
      I2 => \X0_input_639_fu_5744[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_627_out(0),
      O => \X0_input_627_fu_5696[0]_i_1_n_5\
    );
\X0_input_627_fu_5696_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_627_fu_5696[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_627_out(0),
      R => '0'
    );
\X0_input_628_fu_5700[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_759_fu_6224[0]_i_2_n_5\,
      I2 => \X0_input_636_fu_5732[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_628_out(0),
      O => \X0_input_628_fu_5700[0]_i_1_n_5\
    );
\X0_input_628_fu_5700_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_628_fu_5700[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_628_out(0),
      R => '0'
    );
\X0_input_629_fu_5704[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_759_fu_6224[0]_i_2_n_5\,
      I2 => \X0_input_637_fu_5736[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_629_out(0),
      O => \X0_input_629_fu_5704[0]_i_1_n_5\
    );
\X0_input_629_fu_5704_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_629_fu_5704[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_629_out(0),
      R => '0'
    );
\X0_input_62_fu_3436[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_767_fu_6256[0]_i_2_n_5\,
      I2 => \X0_input_62_fu_3436[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_62_out(0),
      O => \X0_input_62_fu_3436[0]_i_1_n_5\
    );
\X0_input_62_fu_3436[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \X0_input_767_fu_6256[0]_i_4_n_5\,
      I1 => i_2_reg_23648(0),
      I2 => i_2_reg_23648(9),
      I3 => i_2_reg_23648(7),
      I4 => i_2_reg_23648(6),
      O => \X0_input_62_fu_3436[0]_i_2_n_5\
    );
\X0_input_62_fu_3436_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_62_fu_3436[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_62_out(0),
      R => '0'
    );
\X0_input_630_fu_5708[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_759_fu_6224[0]_i_2_n_5\,
      I2 => \X0_input_638_fu_5740[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_630_out(0),
      O => \X0_input_630_fu_5708[0]_i_1_n_5\
    );
\X0_input_630_fu_5708_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_630_fu_5708[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_630_out(0),
      R => '0'
    );
\X0_input_631_fu_5712[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_759_fu_6224[0]_i_2_n_5\,
      I2 => \X0_input_639_fu_5744[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_631_out(0),
      O => \X0_input_631_fu_5712[0]_i_1_n_5\
    );
\X0_input_631_fu_5712_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_631_fu_5712[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_631_out(0),
      R => '0'
    );
\X0_input_632_fu_5716[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_763_fu_6240[0]_i_2_n_5\,
      I2 => \X0_input_636_fu_5732[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_632_out(0),
      O => \X0_input_632_fu_5716[0]_i_1_n_5\
    );
\X0_input_632_fu_5716_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_632_fu_5716[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_632_out(0),
      R => '0'
    );
\X0_input_633_fu_5720[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_763_fu_6240[0]_i_2_n_5\,
      I2 => \X0_input_637_fu_5736[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_633_out(0),
      O => \X0_input_633_fu_5720[0]_i_1_n_5\
    );
\X0_input_633_fu_5720_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_633_fu_5720[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_633_out(0),
      R => '0'
    );
\X0_input_634_fu_5724[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_763_fu_6240[0]_i_2_n_5\,
      I2 => \X0_input_638_fu_5740[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_634_out(0),
      O => \X0_input_634_fu_5724[0]_i_1_n_5\
    );
\X0_input_634_fu_5724_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_634_fu_5724[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_634_out(0),
      R => '0'
    );
\X0_input_635_fu_5728[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_763_fu_6240[0]_i_2_n_5\,
      I2 => \X0_input_639_fu_5744[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_635_out(0),
      O => \X0_input_635_fu_5728[0]_i_1_n_5\
    );
\X0_input_635_fu_5728_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_635_fu_5728[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_635_out(0),
      R => '0'
    );
\X0_input_636_fu_5732[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_767_fu_6256[0]_i_2_n_5\,
      I2 => \X0_input_636_fu_5732[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_636_out(0),
      O => \X0_input_636_fu_5732[0]_i_1_n_5\
    );
\X0_input_636_fu_5732[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEFFF"
    )
        port map (
      I0 => \X0_input_765_fu_6248[0]_i_3_n_5\,
      I1 => i_2_reg_23648(0),
      I2 => i_2_reg_23648(9),
      I3 => i_2_reg_23648(6),
      I4 => i_2_reg_23648(7),
      O => \X0_input_636_fu_5732[0]_i_2_n_5\
    );
\X0_input_636_fu_5732_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_636_fu_5732[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_636_out(0),
      R => '0'
    );
\X0_input_637_fu_5736[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_767_fu_6256[0]_i_2_n_5\,
      I2 => \X0_input_637_fu_5736[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_637_out(0),
      O => \X0_input_637_fu_5736[0]_i_1_n_5\
    );
\X0_input_637_fu_5736[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBFFF"
    )
        port map (
      I0 => \X0_input_765_fu_6248[0]_i_3_n_5\,
      I1 => i_2_reg_23648(0),
      I2 => i_2_reg_23648(9),
      I3 => i_2_reg_23648(6),
      I4 => i_2_reg_23648(7),
      O => \X0_input_637_fu_5736[0]_i_2_n_5\
    );
\X0_input_637_fu_5736_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_637_fu_5736[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_637_out(0),
      R => '0'
    );
\X0_input_638_fu_5740[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_767_fu_6256[0]_i_2_n_5\,
      I2 => \X0_input_638_fu_5740[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_638_out(0),
      O => \X0_input_638_fu_5740[0]_i_1_n_5\
    );
\X0_input_638_fu_5740[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEFFF"
    )
        port map (
      I0 => \X0_input_767_fu_6256[0]_i_4_n_5\,
      I1 => i_2_reg_23648(0),
      I2 => i_2_reg_23648(9),
      I3 => i_2_reg_23648(6),
      I4 => i_2_reg_23648(7),
      O => \X0_input_638_fu_5740[0]_i_2_n_5\
    );
\X0_input_638_fu_5740_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_638_fu_5740[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_638_out(0),
      R => '0'
    );
\X0_input_639_fu_5744[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_767_fu_6256[0]_i_2_n_5\,
      I2 => \X0_input_639_fu_5744[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_639_out(0),
      O => \X0_input_639_fu_5744[0]_i_1_n_5\
    );
\X0_input_639_fu_5744[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBFFF"
    )
        port map (
      I0 => \X0_input_767_fu_6256[0]_i_4_n_5\,
      I1 => i_2_reg_23648(0),
      I2 => i_2_reg_23648(9),
      I3 => i_2_reg_23648(6),
      I4 => i_2_reg_23648(7),
      O => \X0_input_639_fu_5744[0]_i_2_n_5\
    );
\X0_input_639_fu_5744_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_639_fu_5744[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_639_out(0),
      R => '0'
    );
\X0_input_63_fu_3440[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_767_fu_6256[0]_i_2_n_5\,
      I2 => \X0_input_63_fu_3440[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_63_out(0),
      O => \X0_input_63_fu_3440[0]_i_1_n_5\
    );
\X0_input_63_fu_3440[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => \X0_input_767_fu_6256[0]_i_4_n_5\,
      I1 => i_2_reg_23648(9),
      I2 => i_2_reg_23648(0),
      I3 => i_2_reg_23648(7),
      I4 => i_2_reg_23648(6),
      O => \X0_input_63_fu_3440[0]_i_2_n_5\
    );
\X0_input_63_fu_3440_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_63_fu_3440[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_63_out(0),
      R => '0'
    );
\X0_input_640_fu_5748[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_771_fu_6272[0]_i_2_n_5\,
      I2 => \X0_input_700_fu_5988[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_640_out(0),
      O => \X0_input_640_fu_5748[0]_i_1_n_5\
    );
\X0_input_640_fu_5748_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_640_fu_5748[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_640_out(0),
      R => '0'
    );
\X0_input_641_fu_5752[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_771_fu_6272[0]_i_2_n_5\,
      I2 => \X0_input_701_fu_5992[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_641_out(0),
      O => \X0_input_641_fu_5752[0]_i_1_n_5\
    );
\X0_input_641_fu_5752_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_641_fu_5752[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_641_out(0),
      R => '0'
    );
\X0_input_642_fu_5756[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_771_fu_6272[0]_i_2_n_5\,
      I2 => \X0_input_702_fu_5996[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_642_out(0),
      O => \X0_input_642_fu_5756[0]_i_1_n_5\
    );
\X0_input_642_fu_5756_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_642_fu_5756[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_642_out(0),
      R => '0'
    );
\X0_input_643_fu_5760[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_771_fu_6272[0]_i_2_n_5\,
      I2 => \X0_input_703_fu_6000[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_643_out(0),
      O => \X0_input_643_fu_5760[0]_i_1_n_5\
    );
\X0_input_643_fu_5760_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_643_fu_5760[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_643_out(0),
      R => '0'
    );
\X0_input_644_fu_5764[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_775_fu_6288[0]_i_2_n_5\,
      I2 => \X0_input_700_fu_5988[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_644_out(0),
      O => \X0_input_644_fu_5764[0]_i_1_n_5\
    );
\X0_input_644_fu_5764_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_644_fu_5764[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_644_out(0),
      R => '0'
    );
\X0_input_645_fu_5768[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_775_fu_6288[0]_i_2_n_5\,
      I2 => \X0_input_701_fu_5992[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_645_out(0),
      O => \X0_input_645_fu_5768[0]_i_1_n_5\
    );
\X0_input_645_fu_5768_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_645_fu_5768[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_645_out(0),
      R => '0'
    );
\X0_input_646_fu_5772[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_775_fu_6288[0]_i_2_n_5\,
      I2 => \X0_input_702_fu_5996[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_646_out(0),
      O => \X0_input_646_fu_5772[0]_i_1_n_5\
    );
\X0_input_646_fu_5772_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_646_fu_5772[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_646_out(0),
      R => '0'
    );
\X0_input_647_fu_5776[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_775_fu_6288[0]_i_2_n_5\,
      I2 => \X0_input_703_fu_6000[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_647_out(0),
      O => \X0_input_647_fu_5776[0]_i_1_n_5\
    );
\X0_input_647_fu_5776_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_647_fu_5776[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_647_out(0),
      R => '0'
    );
\X0_input_648_fu_5780[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_779_fu_6304[0]_i_2_n_5\,
      I2 => \X0_input_700_fu_5988[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_648_out(0),
      O => \X0_input_648_fu_5780[0]_i_1_n_5\
    );
\X0_input_648_fu_5780_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_648_fu_5780[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_648_out(0),
      R => '0'
    );
\X0_input_649_fu_5784[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_779_fu_6304[0]_i_2_n_5\,
      I2 => \X0_input_701_fu_5992[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_649_out(0),
      O => \X0_input_649_fu_5784[0]_i_1_n_5\
    );
\X0_input_649_fu_5784_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_649_fu_5784[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_649_out(0),
      R => '0'
    );
\X0_input_64_fu_3444[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_771_fu_6272[0]_i_2_n_5\,
      I2 => \X0_input_124_fu_3684[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_64_out(0),
      O => \X0_input_64_fu_3444[0]_i_1_n_5\
    );
\X0_input_64_fu_3444_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_64_fu_3444[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_64_out(0),
      R => '0'
    );
\X0_input_650_fu_5788[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_779_fu_6304[0]_i_2_n_5\,
      I2 => \X0_input_702_fu_5996[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_650_out(0),
      O => \X0_input_650_fu_5788[0]_i_1_n_5\
    );
\X0_input_650_fu_5788_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_650_fu_5788[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_650_out(0),
      R => '0'
    );
\X0_input_651_fu_5792[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_779_fu_6304[0]_i_2_n_5\,
      I2 => \X0_input_703_fu_6000[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_651_out(0),
      O => \X0_input_651_fu_5792[0]_i_1_n_5\
    );
\X0_input_651_fu_5792_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_651_fu_5792[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_651_out(0),
      R => '0'
    );
\X0_input_652_fu_5796[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_719_fu_6064[0]_i_2_n_5\,
      I2 => \X0_input_700_fu_5988[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_652_out(0),
      O => \X0_input_652_fu_5796[0]_i_1_n_5\
    );
\X0_input_652_fu_5796_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_652_fu_5796[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_652_out(0),
      R => '0'
    );
\X0_input_653_fu_5800[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_719_fu_6064[0]_i_2_n_5\,
      I2 => \X0_input_701_fu_5992[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_653_out(0),
      O => \X0_input_653_fu_5800[0]_i_1_n_5\
    );
\X0_input_653_fu_5800_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_653_fu_5800[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_653_out(0),
      R => '0'
    );
\X0_input_654_fu_5804[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_719_fu_6064[0]_i_2_n_5\,
      I2 => \X0_input_702_fu_5996[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_654_out(0),
      O => \X0_input_654_fu_5804[0]_i_1_n_5\
    );
\X0_input_654_fu_5804_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_654_fu_5804[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_654_out(0),
      R => '0'
    );
\X0_input_655_fu_5808[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_719_fu_6064[0]_i_2_n_5\,
      I2 => \X0_input_703_fu_6000[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_655_out(0),
      O => \X0_input_655_fu_5808[0]_i_1_n_5\
    );
\X0_input_655_fu_5808_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_655_fu_5808[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_655_out(0),
      R => '0'
    );
\X0_input_656_fu_5812[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_723_fu_6080[0]_i_2_n_5\,
      I2 => \X0_input_700_fu_5988[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_656_out(0),
      O => \X0_input_656_fu_5812[0]_i_1_n_5\
    );
\X0_input_656_fu_5812_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_656_fu_5812[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_656_out(0),
      R => '0'
    );
\X0_input_657_fu_5816[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_723_fu_6080[0]_i_2_n_5\,
      I2 => \X0_input_701_fu_5992[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_657_out(0),
      O => \X0_input_657_fu_5816[0]_i_1_n_5\
    );
\X0_input_657_fu_5816_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_657_fu_5816[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_657_out(0),
      R => '0'
    );
\X0_input_658_fu_5820[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_723_fu_6080[0]_i_2_n_5\,
      I2 => \X0_input_702_fu_5996[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_658_out(0),
      O => \X0_input_658_fu_5820[0]_i_1_n_5\
    );
\X0_input_658_fu_5820_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_658_fu_5820[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_658_out(0),
      R => '0'
    );
\X0_input_659_fu_5824[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_723_fu_6080[0]_i_2_n_5\,
      I2 => \X0_input_703_fu_6000[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_659_out(0),
      O => \X0_input_659_fu_5824[0]_i_1_n_5\
    );
\X0_input_659_fu_5824_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_659_fu_5824[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_659_out(0),
      R => '0'
    );
\X0_input_65_fu_3448[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_771_fu_6272[0]_i_2_n_5\,
      I2 => \X0_input_125_fu_3688[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_65_out(0),
      O => \X0_input_65_fu_3448[0]_i_1_n_5\
    );
\X0_input_65_fu_3448_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_65_fu_3448[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_65_out(0),
      R => '0'
    );
\X0_input_660_fu_5828[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_727_fu_6096[0]_i_2_n_5\,
      I2 => \X0_input_700_fu_5988[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_660_out(0),
      O => \X0_input_660_fu_5828[0]_i_1_n_5\
    );
\X0_input_660_fu_5828_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_660_fu_5828[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_660_out(0),
      R => '0'
    );
\X0_input_661_fu_5832[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_727_fu_6096[0]_i_2_n_5\,
      I2 => \X0_input_701_fu_5992[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_661_out(0),
      O => \X0_input_661_fu_5832[0]_i_1_n_5\
    );
\X0_input_661_fu_5832_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_661_fu_5832[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_661_out(0),
      R => '0'
    );
\X0_input_662_fu_5836[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_727_fu_6096[0]_i_2_n_5\,
      I2 => \X0_input_702_fu_5996[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_662_out(0),
      O => \X0_input_662_fu_5836[0]_i_1_n_5\
    );
\X0_input_662_fu_5836_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_662_fu_5836[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_662_out(0),
      R => '0'
    );
\X0_input_663_fu_5840[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_727_fu_6096[0]_i_2_n_5\,
      I2 => \X0_input_703_fu_6000[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_663_out(0),
      O => \X0_input_663_fu_5840[0]_i_1_n_5\
    );
\X0_input_663_fu_5840_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_663_fu_5840[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_663_out(0),
      R => '0'
    );
\X0_input_664_fu_5844[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_731_fu_6112[0]_i_2_n_5\,
      I2 => \X0_input_700_fu_5988[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_664_out(0),
      O => \X0_input_664_fu_5844[0]_i_1_n_5\
    );
\X0_input_664_fu_5844_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_664_fu_5844[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_664_out(0),
      R => '0'
    );
\X0_input_665_fu_5848[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_731_fu_6112[0]_i_2_n_5\,
      I2 => \X0_input_701_fu_5992[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_665_out(0),
      O => \X0_input_665_fu_5848[0]_i_1_n_5\
    );
\X0_input_665_fu_5848_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_665_fu_5848[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_665_out(0),
      R => '0'
    );
\X0_input_666_fu_5852[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_731_fu_6112[0]_i_2_n_5\,
      I2 => \X0_input_702_fu_5996[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_666_out(0),
      O => \X0_input_666_fu_5852[0]_i_1_n_5\
    );
\X0_input_666_fu_5852_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_666_fu_5852[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_666_out(0),
      R => '0'
    );
\X0_input_667_fu_5856[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_731_fu_6112[0]_i_2_n_5\,
      I2 => \X0_input_703_fu_6000[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_667_out(0),
      O => \X0_input_667_fu_5856[0]_i_1_n_5\
    );
\X0_input_667_fu_5856_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_667_fu_5856[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_667_out(0),
      R => '0'
    );
\X0_input_668_fu_5860[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_735_fu_6128[0]_i_2_n_5\,
      I2 => \X0_input_700_fu_5988[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_668_out(0),
      O => \X0_input_668_fu_5860[0]_i_1_n_5\
    );
\X0_input_668_fu_5860_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_668_fu_5860[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_668_out(0),
      R => '0'
    );
\X0_input_669_fu_5864[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_735_fu_6128[0]_i_2_n_5\,
      I2 => \X0_input_701_fu_5992[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_669_out(0),
      O => \X0_input_669_fu_5864[0]_i_1_n_5\
    );
\X0_input_669_fu_5864_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_669_fu_5864[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_669_out(0),
      R => '0'
    );
\X0_input_66_fu_3452[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_771_fu_6272[0]_i_2_n_5\,
      I2 => \X0_input_126_fu_3692[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_66_out(0),
      O => \X0_input_66_fu_3452[0]_i_1_n_5\
    );
\X0_input_66_fu_3452_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_66_fu_3452[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_66_out(0),
      R => '0'
    );
\X0_input_670_fu_5868[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_735_fu_6128[0]_i_2_n_5\,
      I2 => \X0_input_702_fu_5996[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_670_out(0),
      O => \X0_input_670_fu_5868[0]_i_1_n_5\
    );
\X0_input_670_fu_5868_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_670_fu_5868[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_670_out(0),
      R => '0'
    );
\X0_input_671_fu_5872[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_735_fu_6128[0]_i_2_n_5\,
      I2 => \X0_input_703_fu_6000[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_671_out(0),
      O => \X0_input_671_fu_5872[0]_i_1_n_5\
    );
\X0_input_671_fu_5872_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_671_fu_5872[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_671_out(0),
      R => '0'
    );
\X0_input_672_fu_5876[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_739_fu_6144[0]_i_2_n_5\,
      I2 => \X0_input_700_fu_5988[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_672_out(0),
      O => \X0_input_672_fu_5876[0]_i_1_n_5\
    );
\X0_input_672_fu_5876_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_672_fu_5876[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_672_out(0),
      R => '0'
    );
\X0_input_673_fu_5880[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_739_fu_6144[0]_i_2_n_5\,
      I2 => \X0_input_701_fu_5992[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_673_out(0),
      O => \X0_input_673_fu_5880[0]_i_1_n_5\
    );
\X0_input_673_fu_5880_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_673_fu_5880[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_673_out(0),
      R => '0'
    );
\X0_input_674_fu_5884[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_739_fu_6144[0]_i_2_n_5\,
      I2 => \X0_input_702_fu_5996[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_674_out(0),
      O => \X0_input_674_fu_5884[0]_i_1_n_5\
    );
\X0_input_674_fu_5884_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_674_fu_5884[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_674_out(0),
      R => '0'
    );
\X0_input_675_fu_5888[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_739_fu_6144[0]_i_2_n_5\,
      I2 => \X0_input_703_fu_6000[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_675_out(0),
      O => \X0_input_675_fu_5888[0]_i_1_n_5\
    );
\X0_input_675_fu_5888_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_675_fu_5888[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_675_out(0),
      R => '0'
    );
\X0_input_676_fu_5892[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_743_fu_6160[0]_i_2_n_5\,
      I2 => \X0_input_700_fu_5988[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_676_out(0),
      O => \X0_input_676_fu_5892[0]_i_1_n_5\
    );
\X0_input_676_fu_5892_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_676_fu_5892[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_676_out(0),
      R => '0'
    );
\X0_input_677_fu_5896[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_743_fu_6160[0]_i_2_n_5\,
      I2 => \X0_input_701_fu_5992[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_677_out(0),
      O => \X0_input_677_fu_5896[0]_i_1_n_5\
    );
\X0_input_677_fu_5896_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_677_fu_5896[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_677_out(0),
      R => '0'
    );
\X0_input_678_fu_5900[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_743_fu_6160[0]_i_2_n_5\,
      I2 => \X0_input_702_fu_5996[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_678_out(0),
      O => \X0_input_678_fu_5900[0]_i_1_n_5\
    );
\X0_input_678_fu_5900_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_678_fu_5900[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_678_out(0),
      R => '0'
    );
\X0_input_679_fu_5904[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_743_fu_6160[0]_i_2_n_5\,
      I2 => \X0_input_703_fu_6000[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_679_out(0),
      O => \X0_input_679_fu_5904[0]_i_1_n_5\
    );
\X0_input_679_fu_5904_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_679_fu_5904[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_679_out(0),
      R => '0'
    );
\X0_input_67_fu_3456[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_771_fu_6272[0]_i_2_n_5\,
      I2 => \X0_input_127_fu_3696[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_67_out(0),
      O => \X0_input_67_fu_3456[0]_i_1_n_5\
    );
\X0_input_67_fu_3456_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_67_fu_3456[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_67_out(0),
      R => '0'
    );
\X0_input_680_fu_5908[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_747_fu_6176[0]_i_2_n_5\,
      I2 => \X0_input_700_fu_5988[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_680_out(0),
      O => \X0_input_680_fu_5908[0]_i_1_n_5\
    );
\X0_input_680_fu_5908_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_680_fu_5908[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_680_out(0),
      R => '0'
    );
\X0_input_681_fu_5912[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_747_fu_6176[0]_i_2_n_5\,
      I2 => \X0_input_701_fu_5992[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_681_out(0),
      O => \X0_input_681_fu_5912[0]_i_1_n_5\
    );
\X0_input_681_fu_5912_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_681_fu_5912[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_681_out(0),
      R => '0'
    );
\X0_input_682_fu_5916[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_747_fu_6176[0]_i_2_n_5\,
      I2 => \X0_input_702_fu_5996[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_682_out(0),
      O => \X0_input_682_fu_5916[0]_i_1_n_5\
    );
\X0_input_682_fu_5916_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_682_fu_5916[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_682_out(0),
      R => '0'
    );
\X0_input_683_fu_5920[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_747_fu_6176[0]_i_2_n_5\,
      I2 => \X0_input_703_fu_6000[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_683_out(0),
      O => \X0_input_683_fu_5920[0]_i_1_n_5\
    );
\X0_input_683_fu_5920_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_683_fu_5920[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_683_out(0),
      R => '0'
    );
\X0_input_684_fu_5924[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_751_fu_6192[0]_i_2_n_5\,
      I2 => \X0_input_700_fu_5988[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_684_out(0),
      O => \X0_input_684_fu_5924[0]_i_1_n_5\
    );
\X0_input_684_fu_5924_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_684_fu_5924[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_684_out(0),
      R => '0'
    );
\X0_input_685_fu_5928[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_751_fu_6192[0]_i_2_n_5\,
      I2 => \X0_input_701_fu_5992[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_685_out(0),
      O => \X0_input_685_fu_5928[0]_i_1_n_5\
    );
\X0_input_685_fu_5928_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_685_fu_5928[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_685_out(0),
      R => '0'
    );
\X0_input_686_fu_5932[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_751_fu_6192[0]_i_2_n_5\,
      I2 => \X0_input_702_fu_5996[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_686_out(0),
      O => \X0_input_686_fu_5932[0]_i_1_n_5\
    );
\X0_input_686_fu_5932_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_686_fu_5932[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_686_out(0),
      R => '0'
    );
\X0_input_687_fu_5936[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_751_fu_6192[0]_i_2_n_5\,
      I2 => \X0_input_703_fu_6000[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_687_out(0),
      O => \X0_input_687_fu_5936[0]_i_1_n_5\
    );
\X0_input_687_fu_5936_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_687_fu_5936[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_687_out(0),
      R => '0'
    );
\X0_input_688_fu_5940[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_755_fu_6208[0]_i_2_n_5\,
      I2 => \X0_input_700_fu_5988[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_688_out(0),
      O => \X0_input_688_fu_5940[0]_i_1_n_5\
    );
\X0_input_688_fu_5940_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_688_fu_5940[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_688_out(0),
      R => '0'
    );
\X0_input_689_fu_5944[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_755_fu_6208[0]_i_2_n_5\,
      I2 => \X0_input_701_fu_5992[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_689_out(0),
      O => \X0_input_689_fu_5944[0]_i_1_n_5\
    );
\X0_input_689_fu_5944_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_689_fu_5944[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_689_out(0),
      R => '0'
    );
\X0_input_68_fu_3460[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_775_fu_6288[0]_i_2_n_5\,
      I2 => \X0_input_124_fu_3684[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_68_out(0),
      O => \X0_input_68_fu_3460[0]_i_1_n_5\
    );
\X0_input_68_fu_3460_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_68_fu_3460[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_68_out(0),
      R => '0'
    );
\X0_input_690_fu_5948[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_755_fu_6208[0]_i_2_n_5\,
      I2 => \X0_input_702_fu_5996[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_690_out(0),
      O => \X0_input_690_fu_5948[0]_i_1_n_5\
    );
\X0_input_690_fu_5948_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_690_fu_5948[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_690_out(0),
      R => '0'
    );
\X0_input_691_fu_5952[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_755_fu_6208[0]_i_2_n_5\,
      I2 => \X0_input_703_fu_6000[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_691_out(0),
      O => \X0_input_691_fu_5952[0]_i_1_n_5\
    );
\X0_input_691_fu_5952_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_691_fu_5952[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_691_out(0),
      R => '0'
    );
\X0_input_692_fu_5956[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_759_fu_6224[0]_i_2_n_5\,
      I2 => \X0_input_700_fu_5988[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_692_out(0),
      O => \X0_input_692_fu_5956[0]_i_1_n_5\
    );
\X0_input_692_fu_5956_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_692_fu_5956[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_692_out(0),
      R => '0'
    );
\X0_input_693_fu_5960[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_759_fu_6224[0]_i_2_n_5\,
      I2 => \X0_input_701_fu_5992[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_693_out(0),
      O => \X0_input_693_fu_5960[0]_i_1_n_5\
    );
\X0_input_693_fu_5960_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_693_fu_5960[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_693_out(0),
      R => '0'
    );
\X0_input_694_fu_5964[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_759_fu_6224[0]_i_2_n_5\,
      I2 => \X0_input_702_fu_5996[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_694_out(0),
      O => \X0_input_694_fu_5964[0]_i_1_n_5\
    );
\X0_input_694_fu_5964_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_694_fu_5964[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_694_out(0),
      R => '0'
    );
\X0_input_695_fu_5968[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_759_fu_6224[0]_i_2_n_5\,
      I2 => \X0_input_703_fu_6000[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_695_out(0),
      O => \X0_input_695_fu_5968[0]_i_1_n_5\
    );
\X0_input_695_fu_5968_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_695_fu_5968[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_695_out(0),
      R => '0'
    );
\X0_input_696_fu_5972[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_763_fu_6240[0]_i_2_n_5\,
      I2 => \X0_input_700_fu_5988[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_696_out(0),
      O => \X0_input_696_fu_5972[0]_i_1_n_5\
    );
\X0_input_696_fu_5972_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_696_fu_5972[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_696_out(0),
      R => '0'
    );
\X0_input_697_fu_5976[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_763_fu_6240[0]_i_2_n_5\,
      I2 => \X0_input_701_fu_5992[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_697_out(0),
      O => \X0_input_697_fu_5976[0]_i_1_n_5\
    );
\X0_input_697_fu_5976_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_697_fu_5976[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_697_out(0),
      R => '0'
    );
\X0_input_698_fu_5980[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_763_fu_6240[0]_i_2_n_5\,
      I2 => \X0_input_702_fu_5996[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_698_out(0),
      O => \X0_input_698_fu_5980[0]_i_1_n_5\
    );
\X0_input_698_fu_5980_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_698_fu_5980[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_698_out(0),
      R => '0'
    );
\X0_input_699_fu_5984[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_763_fu_6240[0]_i_2_n_5\,
      I2 => \X0_input_703_fu_6000[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_699_out(0),
      O => \X0_input_699_fu_5984[0]_i_1_n_5\
    );
\X0_input_699_fu_5984_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_699_fu_5984[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_699_out(0),
      R => '0'
    );
\X0_input_69_fu_3464[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_775_fu_6288[0]_i_2_n_5\,
      I2 => \X0_input_125_fu_3688[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_69_out(0),
      O => \X0_input_69_fu_3464[0]_i_1_n_5\
    );
\X0_input_69_fu_3464_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_69_fu_3464[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_69_out(0),
      R => '0'
    );
\X0_input_6_fu_3212[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_775_fu_6288[0]_i_2_n_5\,
      I2 => \X0_input_62_fu_3436[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_6_out(0),
      O => \X0_input_6_fu_3212[0]_i_1_n_5\
    );
\X0_input_6_fu_3212_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_6_fu_3212[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_6_out(0),
      R => '0'
    );
\X0_input_700_fu_5988[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_767_fu_6256[0]_i_2_n_5\,
      I2 => \X0_input_700_fu_5988[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_700_out(0),
      O => \X0_input_700_fu_5988[0]_i_1_n_5\
    );
\X0_input_700_fu_5988[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEFFF"
    )
        port map (
      I0 => \X0_input_765_fu_6248[0]_i_3_n_5\,
      I1 => i_2_reg_23648(0),
      I2 => i_2_reg_23648(9),
      I3 => i_2_reg_23648(7),
      I4 => i_2_reg_23648(6),
      O => \X0_input_700_fu_5988[0]_i_2_n_5\
    );
\X0_input_700_fu_5988_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_700_fu_5988[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_700_out(0),
      R => '0'
    );
\X0_input_701_fu_5992[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_767_fu_6256[0]_i_2_n_5\,
      I2 => \X0_input_701_fu_5992[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_701_out(0),
      O => \X0_input_701_fu_5992[0]_i_1_n_5\
    );
\X0_input_701_fu_5992[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBFFF"
    )
        port map (
      I0 => \X0_input_765_fu_6248[0]_i_3_n_5\,
      I1 => i_2_reg_23648(0),
      I2 => i_2_reg_23648(9),
      I3 => i_2_reg_23648(7),
      I4 => i_2_reg_23648(6),
      O => \X0_input_701_fu_5992[0]_i_2_n_5\
    );
\X0_input_701_fu_5992_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_701_fu_5992[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_701_out(0),
      R => '0'
    );
\X0_input_702_fu_5996[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_767_fu_6256[0]_i_2_n_5\,
      I2 => \X0_input_702_fu_5996[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_702_out(0),
      O => \X0_input_702_fu_5996[0]_i_1_n_5\
    );
\X0_input_702_fu_5996[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEFFF"
    )
        port map (
      I0 => \X0_input_767_fu_6256[0]_i_4_n_5\,
      I1 => i_2_reg_23648(0),
      I2 => i_2_reg_23648(9),
      I3 => i_2_reg_23648(7),
      I4 => i_2_reg_23648(6),
      O => \X0_input_702_fu_5996[0]_i_2_n_5\
    );
\X0_input_702_fu_5996_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_702_fu_5996[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_702_out(0),
      R => '0'
    );
\X0_input_703_fu_6000[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_767_fu_6256[0]_i_2_n_5\,
      I2 => \X0_input_703_fu_6000[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_703_out(0),
      O => \X0_input_703_fu_6000[0]_i_1_n_5\
    );
\X0_input_703_fu_6000[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBFFF"
    )
        port map (
      I0 => \X0_input_767_fu_6256[0]_i_4_n_5\,
      I1 => i_2_reg_23648(0),
      I2 => i_2_reg_23648(9),
      I3 => i_2_reg_23648(7),
      I4 => i_2_reg_23648(6),
      O => \X0_input_703_fu_6000[0]_i_2_n_5\
    );
\X0_input_703_fu_6000_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_703_fu_6000[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_703_out(0),
      R => '0'
    );
\X0_input_704_fu_6004[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_764_fu_6244[0]_i_2_n_5\,
      I2 => \X0_input_771_fu_6272[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_704_out(0),
      O => \X0_input_704_fu_6004[0]_i_1_n_5\
    );
\X0_input_704_fu_6004_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_704_fu_6004[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_704_out(0),
      R => '0'
    );
\X0_input_705_fu_6008[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_765_fu_6248[0]_i_2_n_5\,
      I2 => \X0_input_771_fu_6272[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_705_out(0),
      O => \X0_input_705_fu_6008[0]_i_1_n_5\
    );
\X0_input_705_fu_6008_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_705_fu_6008[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_705_out(0),
      R => '0'
    );
\X0_input_706_fu_6012[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_766_fu_6252[0]_i_2_n_5\,
      I2 => \X0_input_771_fu_6272[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_706_out(0),
      O => \X0_input_706_fu_6012[0]_i_1_n_5\
    );
\X0_input_706_fu_6012_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_706_fu_6012[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_706_out(0),
      R => '0'
    );
\X0_input_707_fu_6016[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_767_fu_6256[0]_i_3_n_5\,
      I2 => \X0_input_771_fu_6272[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_707_out(0),
      O => \X0_input_707_fu_6016[0]_i_1_n_5\
    );
\X0_input_707_fu_6016_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_707_fu_6016[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_707_out(0),
      R => '0'
    );
\X0_input_708_fu_6020[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_764_fu_6244[0]_i_2_n_5\,
      I2 => \X0_input_775_fu_6288[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_708_out(0),
      O => \X0_input_708_fu_6020[0]_i_1_n_5\
    );
\X0_input_708_fu_6020_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_708_fu_6020[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_708_out(0),
      R => '0'
    );
\X0_input_709_fu_6024[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_765_fu_6248[0]_i_2_n_5\,
      I2 => \X0_input_775_fu_6288[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_709_out(0),
      O => \X0_input_709_fu_6024[0]_i_1_n_5\
    );
\X0_input_709_fu_6024_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_709_fu_6024[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_709_out(0),
      R => '0'
    );
\X0_input_70_fu_3468[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_775_fu_6288[0]_i_2_n_5\,
      I2 => \X0_input_126_fu_3692[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_70_out(0),
      O => \X0_input_70_fu_3468[0]_i_1_n_5\
    );
\X0_input_70_fu_3468_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_70_fu_3468[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_70_out(0),
      R => '0'
    );
\X0_input_710_fu_6028[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_766_fu_6252[0]_i_2_n_5\,
      I2 => \X0_input_775_fu_6288[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_710_out(0),
      O => \X0_input_710_fu_6028[0]_i_1_n_5\
    );
\X0_input_710_fu_6028_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_710_fu_6028[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_710_out(0),
      R => '0'
    );
\X0_input_711_fu_6032[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_767_fu_6256[0]_i_3_n_5\,
      I2 => \X0_input_775_fu_6288[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_711_out(0),
      O => \X0_input_711_fu_6032[0]_i_1_n_5\
    );
\X0_input_711_fu_6032_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_711_fu_6032[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_711_out(0),
      R => '0'
    );
\X0_input_712_fu_6036[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_764_fu_6244[0]_i_2_n_5\,
      I2 => \X0_input_779_fu_6304[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_712_out(0),
      O => \X0_input_712_fu_6036[0]_i_1_n_5\
    );
\X0_input_712_fu_6036_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_712_fu_6036[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_712_out(0),
      R => '0'
    );
\X0_input_713_fu_6040[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_765_fu_6248[0]_i_2_n_5\,
      I2 => \X0_input_779_fu_6304[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_713_out(0),
      O => \X0_input_713_fu_6040[0]_i_1_n_5\
    );
\X0_input_713_fu_6040_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_713_fu_6040[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_713_out(0),
      R => '0'
    );
\X0_input_714_fu_6044[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_766_fu_6252[0]_i_2_n_5\,
      I2 => \X0_input_779_fu_6304[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_714_out(0),
      O => \X0_input_714_fu_6044[0]_i_1_n_5\
    );
\X0_input_714_fu_6044_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_714_fu_6044[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_714_out(0),
      R => '0'
    );
\X0_input_715_fu_6048[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_767_fu_6256[0]_i_3_n_5\,
      I2 => \X0_input_779_fu_6304[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_715_out(0),
      O => \X0_input_715_fu_6048[0]_i_1_n_5\
    );
\X0_input_715_fu_6048_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_715_fu_6048[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_715_out(0),
      R => '0'
    );
\X0_input_716_fu_6052[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_764_fu_6244[0]_i_2_n_5\,
      I2 => \X0_input_719_fu_6064[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_716_out(0),
      O => \X0_input_716_fu_6052[0]_i_1_n_5\
    );
\X0_input_716_fu_6052_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_716_fu_6052[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_716_out(0),
      R => '0'
    );
\X0_input_717_fu_6056[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_765_fu_6248[0]_i_2_n_5\,
      I2 => \X0_input_719_fu_6064[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_717_out(0),
      O => \X0_input_717_fu_6056[0]_i_1_n_5\
    );
\X0_input_717_fu_6056_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_717_fu_6056[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_717_out(0),
      R => '0'
    );
\X0_input_718_fu_6060[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_766_fu_6252[0]_i_2_n_5\,
      I2 => \X0_input_719_fu_6064[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_718_out(0),
      O => \X0_input_718_fu_6060[0]_i_1_n_5\
    );
\X0_input_718_fu_6060_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_718_fu_6060[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_718_out(0),
      R => '0'
    );
\X0_input_719_fu_6064[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_767_fu_6256[0]_i_3_n_5\,
      I2 => \X0_input_719_fu_6064[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_719_out(0),
      O => \X0_input_719_fu_6064[0]_i_1_n_5\
    );
\X0_input_719_fu_6064[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => i_2_reg_23648(2),
      I1 => i_2_reg_23648(3),
      I2 => i_2_reg_23648(4),
      I3 => i_2_reg_23648(5),
      O => \X0_input_719_fu_6064[0]_i_2_n_5\
    );
\X0_input_719_fu_6064_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_719_fu_6064[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_719_out(0),
      R => '0'
    );
\X0_input_71_fu_3472[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_775_fu_6288[0]_i_2_n_5\,
      I2 => \X0_input_127_fu_3696[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_71_out(0),
      O => \X0_input_71_fu_3472[0]_i_1_n_5\
    );
\X0_input_71_fu_3472_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_71_fu_3472[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_71_out(0),
      R => '0'
    );
\X0_input_720_fu_6068[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_764_fu_6244[0]_i_2_n_5\,
      I2 => \X0_input_723_fu_6080[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_720_out(0),
      O => \X0_input_720_fu_6068[0]_i_1_n_5\
    );
\X0_input_720_fu_6068_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_720_fu_6068[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_720_out(0),
      R => '0'
    );
\X0_input_721_fu_6072[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_765_fu_6248[0]_i_2_n_5\,
      I2 => \X0_input_723_fu_6080[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_721_out(0),
      O => \X0_input_721_fu_6072[0]_i_1_n_5\
    );
\X0_input_721_fu_6072_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_721_fu_6072[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_721_out(0),
      R => '0'
    );
\X0_input_722_fu_6076[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_766_fu_6252[0]_i_2_n_5\,
      I2 => \X0_input_723_fu_6080[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_722_out(0),
      O => \X0_input_722_fu_6076[0]_i_1_n_5\
    );
\X0_input_722_fu_6076_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_722_fu_6076[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_722_out(0),
      R => '0'
    );
\X0_input_723_fu_6080[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_767_fu_6256[0]_i_3_n_5\,
      I2 => \X0_input_723_fu_6080[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_723_out(0),
      O => \X0_input_723_fu_6080[0]_i_1_n_5\
    );
\X0_input_723_fu_6080[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => i_2_reg_23648(2),
      I1 => i_2_reg_23648(3),
      I2 => i_2_reg_23648(4),
      I3 => i_2_reg_23648(5),
      O => \X0_input_723_fu_6080[0]_i_2_n_5\
    );
\X0_input_723_fu_6080_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_723_fu_6080[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_723_out(0),
      R => '0'
    );
\X0_input_724_fu_6084[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_764_fu_6244[0]_i_2_n_5\,
      I2 => \X0_input_727_fu_6096[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_724_out(0),
      O => \X0_input_724_fu_6084[0]_i_1_n_5\
    );
\X0_input_724_fu_6084_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_724_fu_6084[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_724_out(0),
      R => '0'
    );
\X0_input_725_fu_6088[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_765_fu_6248[0]_i_2_n_5\,
      I2 => \X0_input_727_fu_6096[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_725_out(0),
      O => \X0_input_725_fu_6088[0]_i_1_n_5\
    );
\X0_input_725_fu_6088_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_725_fu_6088[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_725_out(0),
      R => '0'
    );
\X0_input_726_fu_6092[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_766_fu_6252[0]_i_2_n_5\,
      I2 => \X0_input_727_fu_6096[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_726_out(0),
      O => \X0_input_726_fu_6092[0]_i_1_n_5\
    );
\X0_input_726_fu_6092_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_726_fu_6092[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_726_out(0),
      R => '0'
    );
\X0_input_727_fu_6096[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_767_fu_6256[0]_i_3_n_5\,
      I2 => \X0_input_727_fu_6096[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_727_out(0),
      O => \X0_input_727_fu_6096[0]_i_1_n_5\
    );
\X0_input_727_fu_6096[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => i_2_reg_23648(2),
      I1 => i_2_reg_23648(3),
      I2 => i_2_reg_23648(4),
      I3 => i_2_reg_23648(5),
      O => \X0_input_727_fu_6096[0]_i_2_n_5\
    );
\X0_input_727_fu_6096_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_727_fu_6096[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_727_out(0),
      R => '0'
    );
\X0_input_728_fu_6100[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_764_fu_6244[0]_i_2_n_5\,
      I2 => \X0_input_731_fu_6112[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_728_out(0),
      O => \X0_input_728_fu_6100[0]_i_1_n_5\
    );
\X0_input_728_fu_6100_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_728_fu_6100[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_728_out(0),
      R => '0'
    );
\X0_input_729_fu_6104[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_765_fu_6248[0]_i_2_n_5\,
      I2 => \X0_input_731_fu_6112[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_729_out(0),
      O => \X0_input_729_fu_6104[0]_i_1_n_5\
    );
\X0_input_729_fu_6104_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_729_fu_6104[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_729_out(0),
      R => '0'
    );
\X0_input_72_fu_3476[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_779_fu_6304[0]_i_2_n_5\,
      I2 => \X0_input_124_fu_3684[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_72_out(0),
      O => \X0_input_72_fu_3476[0]_i_1_n_5\
    );
\X0_input_72_fu_3476_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_72_fu_3476[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_72_out(0),
      R => '0'
    );
\X0_input_730_fu_6108[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_766_fu_6252[0]_i_2_n_5\,
      I2 => \X0_input_731_fu_6112[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_730_out(0),
      O => \X0_input_730_fu_6108[0]_i_1_n_5\
    );
\X0_input_730_fu_6108_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_730_fu_6108[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_730_out(0),
      R => '0'
    );
\X0_input_731_fu_6112[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_767_fu_6256[0]_i_3_n_5\,
      I2 => \X0_input_731_fu_6112[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_731_out(0),
      O => \X0_input_731_fu_6112[0]_i_1_n_5\
    );
\X0_input_731_fu_6112[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => i_2_reg_23648(3),
      I1 => i_2_reg_23648(2),
      I2 => i_2_reg_23648(4),
      I3 => i_2_reg_23648(5),
      O => \X0_input_731_fu_6112[0]_i_2_n_5\
    );
\X0_input_731_fu_6112_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_731_fu_6112[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_731_out(0),
      R => '0'
    );
\X0_input_732_fu_6116[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_764_fu_6244[0]_i_2_n_5\,
      I2 => \X0_input_735_fu_6128[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_732_out(0),
      O => \X0_input_732_fu_6116[0]_i_1_n_5\
    );
\X0_input_732_fu_6116_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_732_fu_6116[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_732_out(0),
      R => '0'
    );
\X0_input_733_fu_6120[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_765_fu_6248[0]_i_2_n_5\,
      I2 => \X0_input_735_fu_6128[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_733_out(0),
      O => \X0_input_733_fu_6120[0]_i_1_n_5\
    );
\X0_input_733_fu_6120_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_733_fu_6120[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_733_out(0),
      R => '0'
    );
\X0_input_734_fu_6124[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_766_fu_6252[0]_i_2_n_5\,
      I2 => \X0_input_735_fu_6128[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_734_out(0),
      O => \X0_input_734_fu_6124[0]_i_1_n_5\
    );
\X0_input_734_fu_6124_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_734_fu_6124[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_734_out(0),
      R => '0'
    );
\X0_input_735_fu_6128[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_767_fu_6256[0]_i_3_n_5\,
      I2 => \X0_input_735_fu_6128[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_735_out(0),
      O => \X0_input_735_fu_6128[0]_i_1_n_5\
    );
\X0_input_735_fu_6128[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => i_2_reg_23648(2),
      I1 => i_2_reg_23648(3),
      I2 => i_2_reg_23648(4),
      I3 => i_2_reg_23648(5),
      O => \X0_input_735_fu_6128[0]_i_2_n_5\
    );
\X0_input_735_fu_6128_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_735_fu_6128[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_735_out(0),
      R => '0'
    );
\X0_input_736_fu_6132[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_764_fu_6244[0]_i_2_n_5\,
      I2 => \X0_input_739_fu_6144[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_736_out(0),
      O => \X0_input_736_fu_6132[0]_i_1_n_5\
    );
\X0_input_736_fu_6132_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_736_fu_6132[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_736_out(0),
      R => '0'
    );
\X0_input_737_fu_6136[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_765_fu_6248[0]_i_2_n_5\,
      I2 => \X0_input_739_fu_6144[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_737_out(0),
      O => \X0_input_737_fu_6136[0]_i_1_n_5\
    );
\X0_input_737_fu_6136_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_737_fu_6136[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_737_out(0),
      R => '0'
    );
\X0_input_738_fu_6140[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_766_fu_6252[0]_i_2_n_5\,
      I2 => \X0_input_739_fu_6144[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_738_out(0),
      O => \X0_input_738_fu_6140[0]_i_1_n_5\
    );
\X0_input_738_fu_6140_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_738_fu_6140[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_738_out(0),
      R => '0'
    );
\X0_input_739_fu_6144[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_767_fu_6256[0]_i_3_n_5\,
      I2 => \X0_input_739_fu_6144[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_739_out(0),
      O => \X0_input_739_fu_6144[0]_i_1_n_5\
    );
\X0_input_739_fu_6144[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => i_2_reg_23648(2),
      I1 => i_2_reg_23648(3),
      I2 => i_2_reg_23648(5),
      I3 => i_2_reg_23648(4),
      O => \X0_input_739_fu_6144[0]_i_2_n_5\
    );
\X0_input_739_fu_6144_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_739_fu_6144[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_739_out(0),
      R => '0'
    );
\X0_input_73_fu_3480[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_779_fu_6304[0]_i_2_n_5\,
      I2 => \X0_input_125_fu_3688[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_73_out(0),
      O => \X0_input_73_fu_3480[0]_i_1_n_5\
    );
\X0_input_73_fu_3480_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_73_fu_3480[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_73_out(0),
      R => '0'
    );
\X0_input_740_fu_6148[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_764_fu_6244[0]_i_2_n_5\,
      I2 => \X0_input_743_fu_6160[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_740_out(0),
      O => \X0_input_740_fu_6148[0]_i_1_n_5\
    );
\X0_input_740_fu_6148_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_740_fu_6148[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_740_out(0),
      R => '0'
    );
\X0_input_741_fu_6152[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_765_fu_6248[0]_i_2_n_5\,
      I2 => \X0_input_743_fu_6160[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_741_out(0),
      O => \X0_input_741_fu_6152[0]_i_1_n_5\
    );
\X0_input_741_fu_6152_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_741_fu_6152[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_741_out(0),
      R => '0'
    );
\X0_input_742_fu_6156[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_766_fu_6252[0]_i_2_n_5\,
      I2 => \X0_input_743_fu_6160[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_742_out(0),
      O => \X0_input_742_fu_6156[0]_i_1_n_5\
    );
\X0_input_742_fu_6156_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_742_fu_6156[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_742_out(0),
      R => '0'
    );
\X0_input_743_fu_6160[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_767_fu_6256[0]_i_3_n_5\,
      I2 => \X0_input_743_fu_6160[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_743_out(0),
      O => \X0_input_743_fu_6160[0]_i_1_n_5\
    );
\X0_input_743_fu_6160[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => i_2_reg_23648(2),
      I1 => i_2_reg_23648(3),
      I2 => i_2_reg_23648(5),
      I3 => i_2_reg_23648(4),
      O => \X0_input_743_fu_6160[0]_i_2_n_5\
    );
\X0_input_743_fu_6160_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_743_fu_6160[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_743_out(0),
      R => '0'
    );
\X0_input_744_fu_6164[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_764_fu_6244[0]_i_2_n_5\,
      I2 => \X0_input_747_fu_6176[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_744_out(0),
      O => \X0_input_744_fu_6164[0]_i_1_n_5\
    );
\X0_input_744_fu_6164_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_744_fu_6164[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_744_out(0),
      R => '0'
    );
\X0_input_745_fu_6168[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_765_fu_6248[0]_i_2_n_5\,
      I2 => \X0_input_747_fu_6176[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_745_out(0),
      O => \X0_input_745_fu_6168[0]_i_1_n_5\
    );
\X0_input_745_fu_6168_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_745_fu_6168[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_745_out(0),
      R => '0'
    );
\X0_input_746_fu_6172[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_766_fu_6252[0]_i_2_n_5\,
      I2 => \X0_input_747_fu_6176[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_746_out(0),
      O => \X0_input_746_fu_6172[0]_i_1_n_5\
    );
\X0_input_746_fu_6172_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_746_fu_6172[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_746_out(0),
      R => '0'
    );
\X0_input_747_fu_6176[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_767_fu_6256[0]_i_3_n_5\,
      I2 => \X0_input_747_fu_6176[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_747_out(0),
      O => \X0_input_747_fu_6176[0]_i_1_n_5\
    );
\X0_input_747_fu_6176[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => i_2_reg_23648(3),
      I1 => i_2_reg_23648(2),
      I2 => i_2_reg_23648(5),
      I3 => i_2_reg_23648(4),
      O => \X0_input_747_fu_6176[0]_i_2_n_5\
    );
\X0_input_747_fu_6176_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_747_fu_6176[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_747_out(0),
      R => '0'
    );
\X0_input_748_fu_6180[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_764_fu_6244[0]_i_2_n_5\,
      I2 => \X0_input_751_fu_6192[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_748_out(0),
      O => \X0_input_748_fu_6180[0]_i_1_n_5\
    );
\X0_input_748_fu_6180_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_748_fu_6180[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_748_out(0),
      R => '0'
    );
\X0_input_749_fu_6184[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_765_fu_6248[0]_i_2_n_5\,
      I2 => \X0_input_751_fu_6192[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_749_out(0),
      O => \X0_input_749_fu_6184[0]_i_1_n_5\
    );
\X0_input_749_fu_6184_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_749_fu_6184[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_749_out(0),
      R => '0'
    );
\X0_input_74_fu_3484[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_779_fu_6304[0]_i_2_n_5\,
      I2 => \X0_input_126_fu_3692[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_74_out(0),
      O => \X0_input_74_fu_3484[0]_i_1_n_5\
    );
\X0_input_74_fu_3484_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_74_fu_3484[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_74_out(0),
      R => '0'
    );
\X0_input_750_fu_6188[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_766_fu_6252[0]_i_2_n_5\,
      I2 => \X0_input_751_fu_6192[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_750_out(0),
      O => \X0_input_750_fu_6188[0]_i_1_n_5\
    );
\X0_input_750_fu_6188_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_750_fu_6188[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_750_out(0),
      R => '0'
    );
\X0_input_751_fu_6192[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_767_fu_6256[0]_i_3_n_5\,
      I2 => \X0_input_751_fu_6192[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_751_out(0),
      O => \X0_input_751_fu_6192[0]_i_1_n_5\
    );
\X0_input_751_fu_6192[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => i_2_reg_23648(2),
      I1 => i_2_reg_23648(3),
      I2 => i_2_reg_23648(5),
      I3 => i_2_reg_23648(4),
      O => \X0_input_751_fu_6192[0]_i_2_n_5\
    );
\X0_input_751_fu_6192_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_751_fu_6192[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_751_out(0),
      R => '0'
    );
\X0_input_752_fu_6196[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_764_fu_6244[0]_i_2_n_5\,
      I2 => \X0_input_755_fu_6208[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_752_out(0),
      O => \X0_input_752_fu_6196[0]_i_1_n_5\
    );
\X0_input_752_fu_6196_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_752_fu_6196[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_752_out(0),
      R => '0'
    );
\X0_input_753_fu_6200[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_765_fu_6248[0]_i_2_n_5\,
      I2 => \X0_input_755_fu_6208[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_753_out(0),
      O => \X0_input_753_fu_6200[0]_i_1_n_5\
    );
\X0_input_753_fu_6200_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_753_fu_6200[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_753_out(0),
      R => '0'
    );
\X0_input_754_fu_6204[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_766_fu_6252[0]_i_2_n_5\,
      I2 => \X0_input_755_fu_6208[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_754_out(0),
      O => \X0_input_754_fu_6204[0]_i_1_n_5\
    );
\X0_input_754_fu_6204_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_754_fu_6204[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_754_out(0),
      R => '0'
    );
\X0_input_755_fu_6208[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_767_fu_6256[0]_i_3_n_5\,
      I2 => \X0_input_755_fu_6208[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_755_out(0),
      O => \X0_input_755_fu_6208[0]_i_1_n_5\
    );
\X0_input_755_fu_6208[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => i_2_reg_23648(2),
      I1 => i_2_reg_23648(3),
      I2 => i_2_reg_23648(4),
      I3 => i_2_reg_23648(5),
      O => \X0_input_755_fu_6208[0]_i_2_n_5\
    );
\X0_input_755_fu_6208_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_755_fu_6208[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_755_out(0),
      R => '0'
    );
\X0_input_756_fu_6212[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_764_fu_6244[0]_i_2_n_5\,
      I2 => \X0_input_759_fu_6224[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_756_out(0),
      O => \X0_input_756_fu_6212[0]_i_1_n_5\
    );
\X0_input_756_fu_6212_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_756_fu_6212[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_756_out(0),
      R => '0'
    );
\X0_input_757_fu_6216[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_765_fu_6248[0]_i_2_n_5\,
      I2 => \X0_input_759_fu_6224[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_757_out(0),
      O => \X0_input_757_fu_6216[0]_i_1_n_5\
    );
\X0_input_757_fu_6216_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_757_fu_6216[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_757_out(0),
      R => '0'
    );
\X0_input_758_fu_6220[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_766_fu_6252[0]_i_2_n_5\,
      I2 => \X0_input_759_fu_6224[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_758_out(0),
      O => \X0_input_758_fu_6220[0]_i_1_n_5\
    );
\X0_input_758_fu_6220_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_758_fu_6220[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_758_out(0),
      R => '0'
    );
\X0_input_759_fu_6224[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_767_fu_6256[0]_i_3_n_5\,
      I2 => \X0_input_759_fu_6224[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_759_out(0),
      O => \X0_input_759_fu_6224[0]_i_1_n_5\
    );
\X0_input_759_fu_6224[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => i_2_reg_23648(2),
      I1 => i_2_reg_23648(3),
      I2 => i_2_reg_23648(4),
      I3 => i_2_reg_23648(5),
      O => \X0_input_759_fu_6224[0]_i_2_n_5\
    );
\X0_input_759_fu_6224_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_759_fu_6224[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_759_out(0),
      R => '0'
    );
\X0_input_75_fu_3488[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_779_fu_6304[0]_i_2_n_5\,
      I2 => \X0_input_127_fu_3696[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_75_out(0),
      O => \X0_input_75_fu_3488[0]_i_1_n_5\
    );
\X0_input_75_fu_3488_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_75_fu_3488[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_75_out(0),
      R => '0'
    );
\X0_input_760_fu_6228[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_764_fu_6244[0]_i_2_n_5\,
      I2 => \X0_input_763_fu_6240[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_760_out(0),
      O => \X0_input_760_fu_6228[0]_i_1_n_5\
    );
\X0_input_760_fu_6228_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_760_fu_6228[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_760_out(0),
      R => '0'
    );
\X0_input_761_fu_6232[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_765_fu_6248[0]_i_2_n_5\,
      I2 => \X0_input_763_fu_6240[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_761_out(0),
      O => \X0_input_761_fu_6232[0]_i_1_n_5\
    );
\X0_input_761_fu_6232_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_761_fu_6232[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_761_out(0),
      R => '0'
    );
\X0_input_762_fu_6236[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_766_fu_6252[0]_i_2_n_5\,
      I2 => \X0_input_763_fu_6240[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_762_out(0),
      O => \X0_input_762_fu_6236[0]_i_1_n_5\
    );
\X0_input_762_fu_6236_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_762_fu_6236[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_762_out(0),
      R => '0'
    );
\X0_input_763_fu_6240[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_767_fu_6256[0]_i_3_n_5\,
      I2 => \X0_input_763_fu_6240[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_763_out(0),
      O => \X0_input_763_fu_6240[0]_i_1_n_5\
    );
\X0_input_763_fu_6240[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => i_2_reg_23648(3),
      I1 => i_2_reg_23648(2),
      I2 => i_2_reg_23648(4),
      I3 => i_2_reg_23648(5),
      O => \X0_input_763_fu_6240[0]_i_2_n_5\
    );
\X0_input_763_fu_6240_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_763_fu_6240[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_763_out(0),
      R => '0'
    );
\X0_input_764_fu_6244[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_767_fu_6256[0]_i_2_n_5\,
      I2 => \X0_input_764_fu_6244[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_764_out(0),
      O => \X0_input_764_fu_6244[0]_i_1_n_5\
    );
\X0_input_764_fu_6244[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => i_2_reg_23648(6),
      I1 => i_2_reg_23648(7),
      I2 => \X0_input_765_fu_6248[0]_i_3_n_5\,
      I3 => i_2_reg_23648(0),
      I4 => i_2_reg_23648(9),
      O => \X0_input_764_fu_6244[0]_i_2_n_5\
    );
\X0_input_764_fu_6244_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_764_fu_6244[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_764_out(0),
      R => '0'
    );
\X0_input_765_fu_6248[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_767_fu_6256[0]_i_2_n_5\,
      I2 => \X0_input_765_fu_6248[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_765_out(0),
      O => \X0_input_765_fu_6248[0]_i_1_n_5\
    );
\X0_input_765_fu_6248[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => i_2_reg_23648(6),
      I1 => i_2_reg_23648(7),
      I2 => \X0_input_765_fu_6248[0]_i_3_n_5\,
      I3 => i_2_reg_23648(0),
      I4 => i_2_reg_23648(9),
      O => \X0_input_765_fu_6248[0]_i_2_n_5\
    );
\X0_input_765_fu_6248[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFBF"
    )
        port map (
      I0 => i_2_reg_23648(1),
      I1 => \^ap_enable_reg_pp0_iter1\,
      I2 => ap_done_cache_reg(0),
      I3 => i_2_reg_23648(8),
      O => \X0_input_765_fu_6248[0]_i_3_n_5\
    );
\X0_input_765_fu_6248_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_765_fu_6248[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_765_out(0),
      R => '0'
    );
\X0_input_766_fu_6252[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_767_fu_6256[0]_i_2_n_5\,
      I2 => \X0_input_766_fu_6252[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_766_out(0),
      O => \X0_input_766_fu_6252[0]_i_1_n_5\
    );
\X0_input_766_fu_6252[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => i_2_reg_23648(6),
      I1 => i_2_reg_23648(7),
      I2 => \X0_input_767_fu_6256[0]_i_4_n_5\,
      I3 => i_2_reg_23648(0),
      I4 => i_2_reg_23648(9),
      O => \X0_input_766_fu_6252[0]_i_2_n_5\
    );
\X0_input_766_fu_6252_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_766_fu_6252[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_766_out(0),
      R => '0'
    );
\X0_input_767_fu_6256[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_767_fu_6256[0]_i_2_n_5\,
      I2 => \X0_input_767_fu_6256[0]_i_3_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_767_out(0),
      O => \X0_input_767_fu_6256[0]_i_1_n_5\
    );
\X0_input_767_fu_6256[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => i_2_reg_23648(2),
      I1 => i_2_reg_23648(3),
      I2 => i_2_reg_23648(4),
      I3 => i_2_reg_23648(5),
      O => \X0_input_767_fu_6256[0]_i_2_n_5\
    );
\X0_input_767_fu_6256[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => i_2_reg_23648(6),
      I1 => i_2_reg_23648(7),
      I2 => \X0_input_767_fu_6256[0]_i_4_n_5\,
      I3 => i_2_reg_23648(0),
      I4 => i_2_reg_23648(9),
      O => \X0_input_767_fu_6256[0]_i_3_n_5\
    );
\X0_input_767_fu_6256[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7FF"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter1\,
      I1 => ap_done_cache_reg(0),
      I2 => i_2_reg_23648(8),
      I3 => i_2_reg_23648(1),
      O => \X0_input_767_fu_6256[0]_i_4_n_5\
    );
\X0_input_767_fu_6256_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_767_fu_6256[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_767_out(0),
      R => '0'
    );
\X0_input_768_fu_6260[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_780_fu_6308[0]_i_2_n_5\,
      I2 => i_2_reg_23648(2),
      I3 => i_2_reg_23648(3),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_768_out(0),
      O => \X0_input_768_fu_6260[0]_i_1_n_5\
    );
\X0_input_768_fu_6260_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_768_fu_6260[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_768_out(0),
      R => '0'
    );
\X0_input_769_fu_6264[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_781_fu_6312[0]_i_2_n_5\,
      I2 => i_2_reg_23648(2),
      I3 => i_2_reg_23648(3),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_769_out(0),
      O => \X0_input_769_fu_6264[0]_i_1_n_5\
    );
\X0_input_769_fu_6264_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_769_fu_6264[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_769_out(0),
      R => '0'
    );
\X0_input_76_fu_3492[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_719_fu_6064[0]_i_2_n_5\,
      I2 => \X0_input_124_fu_3684[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_76_out(0),
      O => \X0_input_76_fu_3492[0]_i_1_n_5\
    );
\X0_input_76_fu_3492_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_76_fu_3492[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_76_out(0),
      R => '0'
    );
\X0_input_770_fu_6268[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_782_fu_6316[0]_i_2_n_5\,
      I2 => i_2_reg_23648(2),
      I3 => i_2_reg_23648(3),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_770_out(0),
      O => \X0_input_770_fu_6268[0]_i_1_n_5\
    );
\X0_input_770_fu_6268_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_770_fu_6268[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_770_out(0),
      R => '0'
    );
\X0_input_771_fu_6272[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_783_fu_6320[0]_i_3_n_5\,
      I2 => \X0_input_771_fu_6272[0]_i_2_n_5\,
      I3 => i_2_reg_23648(7),
      I4 => i_2_reg_23648(6),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_771_out(0),
      O => \X0_input_771_fu_6272[0]_i_1_n_5\
    );
\X0_input_771_fu_6272[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => i_2_reg_23648(4),
      I1 => i_2_reg_23648(5),
      I2 => i_2_reg_23648(2),
      I3 => i_2_reg_23648(3),
      O => \X0_input_771_fu_6272[0]_i_2_n_5\
    );
\X0_input_771_fu_6272_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_771_fu_6272[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_771_out(0),
      R => '0'
    );
\X0_input_772_fu_6276[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_780_fu_6308[0]_i_2_n_5\,
      I2 => i_2_reg_23648(2),
      I3 => i_2_reg_23648(3),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_772_out(0),
      O => \X0_input_772_fu_6276[0]_i_1_n_5\
    );
\X0_input_772_fu_6276_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_772_fu_6276[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_772_out(0),
      R => '0'
    );
\X0_input_773_fu_6280[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_781_fu_6312[0]_i_2_n_5\,
      I2 => i_2_reg_23648(2),
      I3 => i_2_reg_23648(3),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_773_out(0),
      O => \X0_input_773_fu_6280[0]_i_1_n_5\
    );
\X0_input_773_fu_6280_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_773_fu_6280[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_773_out(0),
      R => '0'
    );
\X0_input_774_fu_6284[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_782_fu_6316[0]_i_2_n_5\,
      I2 => i_2_reg_23648(2),
      I3 => i_2_reg_23648(3),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_774_out(0),
      O => \X0_input_774_fu_6284[0]_i_1_n_5\
    );
\X0_input_774_fu_6284_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_774_fu_6284[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_774_out(0),
      R => '0'
    );
\X0_input_775_fu_6288[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_783_fu_6320[0]_i_3_n_5\,
      I2 => \X0_input_775_fu_6288[0]_i_2_n_5\,
      I3 => i_2_reg_23648(7),
      I4 => i_2_reg_23648(6),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_775_out(0),
      O => \X0_input_775_fu_6288[0]_i_1_n_5\
    );
\X0_input_775_fu_6288[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => i_2_reg_23648(4),
      I1 => i_2_reg_23648(5),
      I2 => i_2_reg_23648(2),
      I3 => i_2_reg_23648(3),
      O => \X0_input_775_fu_6288[0]_i_2_n_5\
    );
\X0_input_775_fu_6288_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_775_fu_6288[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_775_out(0),
      R => '0'
    );
\X0_input_776_fu_6292[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_780_fu_6308[0]_i_2_n_5\,
      I2 => i_2_reg_23648(3),
      I3 => i_2_reg_23648(2),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_776_out(0),
      O => \X0_input_776_fu_6292[0]_i_1_n_5\
    );
\X0_input_776_fu_6292_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_776_fu_6292[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_776_out(0),
      R => '0'
    );
\X0_input_777_fu_6296[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_781_fu_6312[0]_i_2_n_5\,
      I2 => i_2_reg_23648(3),
      I3 => i_2_reg_23648(2),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_777_out(0),
      O => \X0_input_777_fu_6296[0]_i_1_n_5\
    );
\X0_input_777_fu_6296_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_777_fu_6296[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_777_out(0),
      R => '0'
    );
\X0_input_778_fu_6300[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_782_fu_6316[0]_i_2_n_5\,
      I2 => i_2_reg_23648(3),
      I3 => i_2_reg_23648(2),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_778_out(0),
      O => \X0_input_778_fu_6300[0]_i_1_n_5\
    );
\X0_input_778_fu_6300_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_778_fu_6300[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_778_out(0),
      R => '0'
    );
\X0_input_779_fu_6304[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_783_fu_6320[0]_i_3_n_5\,
      I2 => \X0_input_779_fu_6304[0]_i_2_n_5\,
      I3 => i_2_reg_23648(7),
      I4 => i_2_reg_23648(6),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_779_out(0),
      O => \X0_input_779_fu_6304[0]_i_1_n_5\
    );
\X0_input_779_fu_6304[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => i_2_reg_23648(4),
      I1 => i_2_reg_23648(5),
      I2 => i_2_reg_23648(3),
      I3 => i_2_reg_23648(2),
      O => \X0_input_779_fu_6304[0]_i_2_n_5\
    );
\X0_input_779_fu_6304_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_779_fu_6304[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_779_out(0),
      R => '0'
    );
\X0_input_77_fu_3496[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_719_fu_6064[0]_i_2_n_5\,
      I2 => \X0_input_125_fu_3688[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_77_out(0),
      O => \X0_input_77_fu_3496[0]_i_1_n_5\
    );
\X0_input_77_fu_3496_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_77_fu_3496[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_77_out(0),
      R => '0'
    );
\X0_input_780_fu_6308[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => i_2_reg_23648(2),
      I2 => i_2_reg_23648(3),
      I3 => \X0_input_780_fu_6308[0]_i_2_n_5\,
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_780_out(0),
      O => \X0_input_780_fu_6308[0]_i_1_n_5\
    );
\X0_input_780_fu_6308[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \X0_input_783_fu_6320[0]_i_5_n_5\,
      I1 => i_2_reg_23648(4),
      I2 => i_2_reg_23648(5),
      I3 => i_2_reg_23648(0),
      I4 => i_2_reg_23648(9),
      I5 => \X0_input_781_fu_6312[0]_i_3_n_5\,
      O => \X0_input_780_fu_6308[0]_i_2_n_5\
    );
\X0_input_780_fu_6308_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_780_fu_6308[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_780_out(0),
      R => '0'
    );
\X0_input_781_fu_6312[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => i_2_reg_23648(2),
      I2 => i_2_reg_23648(3),
      I3 => \X0_input_781_fu_6312[0]_i_2_n_5\,
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_781_out(0),
      O => \X0_input_781_fu_6312[0]_i_1_n_5\
    );
\X0_input_781_fu_6312[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \X0_input_781_fu_6312[0]_i_3_n_5\,
      I1 => i_2_reg_23648(0),
      I2 => i_2_reg_23648(9),
      I3 => \X0_input_783_fu_6320[0]_i_5_n_5\,
      I4 => i_2_reg_23648(4),
      I5 => i_2_reg_23648(5),
      O => \X0_input_781_fu_6312[0]_i_2_n_5\
    );
\X0_input_781_fu_6312[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFFF"
    )
        port map (
      I0 => i_2_reg_23648(1),
      I1 => i_2_reg_23648(8),
      I2 => \^ap_enable_reg_pp0_iter1\,
      I3 => ap_done_cache_reg(0),
      O => \X0_input_781_fu_6312[0]_i_3_n_5\
    );
\X0_input_781_fu_6312_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_781_fu_6312[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_781_out(0),
      R => '0'
    );
\X0_input_782_fu_6316[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => i_2_reg_23648(2),
      I2 => i_2_reg_23648(3),
      I3 => \X0_input_782_fu_6316[0]_i_2_n_5\,
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_782_out(0),
      O => \X0_input_782_fu_6316[0]_i_1_n_5\
    );
\X0_input_782_fu_6316[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \X0_input_782_fu_6316[0]_i_3_n_5\,
      I1 => \X0_input_783_fu_6320[0]_i_5_n_5\,
      I2 => i_2_reg_23648(4),
      I3 => i_2_reg_23648(5),
      I4 => i_2_reg_23648(0),
      I5 => i_2_reg_23648(9),
      O => \X0_input_782_fu_6316[0]_i_2_n_5\
    );
\X0_input_782_fu_6316[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => i_2_reg_23648(8),
      I1 => \^ap_enable_reg_pp0_iter1\,
      I2 => ap_done_cache_reg(0),
      I3 => i_2_reg_23648(1),
      O => \X0_input_782_fu_6316[0]_i_3_n_5\
    );
\X0_input_782_fu_6316_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_782_fu_6316[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_782_out(0),
      R => '0'
    );
\X0_input_783_fu_6320[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABBBBBBBA8888888"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_783_fu_6320[0]_i_2_n_5\,
      I2 => \X0_input_783_fu_6320[0]_i_3_n_5\,
      I3 => i_2_reg_23648(3),
      I4 => i_2_reg_23648(2),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_783_out(0),
      O => \X0_input_783_fu_6320[0]_i_1_n_5\
    );
\X0_input_783_fu_6320[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E000000000000000"
    )
        port map (
      I0 => \X0_input_783_fu_6320[0]_i_4_n_5\,
      I1 => \X0_input_783_fu_6320[0]_i_5_n_5\,
      I2 => i_2_reg_23648(9),
      I3 => ap_done_cache_reg(0),
      I4 => \^ap_enable_reg_pp0_iter1\,
      I5 => i_2_reg_23648(8),
      O => \X0_input_783_fu_6320[0]_i_2_n_5\
    );
\X0_input_783_fu_6320[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => i_2_reg_23648(1),
      I1 => ap_done_cache_reg(0),
      I2 => \^ap_enable_reg_pp0_iter1\,
      I3 => i_2_reg_23648(8),
      I4 => i_2_reg_23648(9),
      I5 => i_2_reg_23648(0),
      O => \X0_input_783_fu_6320[0]_i_3_n_5\
    );
\X0_input_783_fu_6320[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_2_reg_23648(5),
      I1 => i_2_reg_23648(4),
      O => \X0_input_783_fu_6320[0]_i_4_n_5\
    );
\X0_input_783_fu_6320[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_2_reg_23648(7),
      I1 => i_2_reg_23648(6),
      O => \X0_input_783_fu_6320[0]_i_5_n_5\
    );
\X0_input_783_fu_6320_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_783_fu_6320[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_783_out(0),
      R => '0'
    );
\X0_input_78_fu_3500[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_719_fu_6064[0]_i_2_n_5\,
      I2 => \X0_input_126_fu_3692[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_78_out(0),
      O => \X0_input_78_fu_3500[0]_i_1_n_5\
    );
\X0_input_78_fu_3500_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_78_fu_3500[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_78_out(0),
      R => '0'
    );
\X0_input_79_fu_3504[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_719_fu_6064[0]_i_2_n_5\,
      I2 => \X0_input_127_fu_3696[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_79_out(0),
      O => \X0_input_79_fu_3504[0]_i_1_n_5\
    );
\X0_input_79_fu_3504_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_79_fu_3504[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_79_out(0),
      R => '0'
    );
\X0_input_7_fu_3216[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_775_fu_6288[0]_i_2_n_5\,
      I2 => \X0_input_63_fu_3440[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_7_out(0),
      O => \X0_input_7_fu_3216[0]_i_1_n_5\
    );
\X0_input_7_fu_3216_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_7_fu_3216[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_7_out(0),
      R => '0'
    );
\X0_input_80_fu_3508[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_723_fu_6080[0]_i_2_n_5\,
      I2 => \X0_input_124_fu_3684[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_80_out(0),
      O => \X0_input_80_fu_3508[0]_i_1_n_5\
    );
\X0_input_80_fu_3508_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_80_fu_3508[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_80_out(0),
      R => '0'
    );
\X0_input_81_fu_3512[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_723_fu_6080[0]_i_2_n_5\,
      I2 => \X0_input_125_fu_3688[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_81_out(0),
      O => \X0_input_81_fu_3512[0]_i_1_n_5\
    );
\X0_input_81_fu_3512_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_81_fu_3512[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_81_out(0),
      R => '0'
    );
\X0_input_82_fu_3516[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_723_fu_6080[0]_i_2_n_5\,
      I2 => \X0_input_126_fu_3692[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_82_out(0),
      O => \X0_input_82_fu_3516[0]_i_1_n_5\
    );
\X0_input_82_fu_3516_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_82_fu_3516[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_82_out(0),
      R => '0'
    );
\X0_input_83_fu_3520[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_723_fu_6080[0]_i_2_n_5\,
      I2 => \X0_input_127_fu_3696[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_83_out(0),
      O => \X0_input_83_fu_3520[0]_i_1_n_5\
    );
\X0_input_83_fu_3520_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_83_fu_3520[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_83_out(0),
      R => '0'
    );
\X0_input_84_fu_3524[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_727_fu_6096[0]_i_2_n_5\,
      I2 => \X0_input_124_fu_3684[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_84_out(0),
      O => \X0_input_84_fu_3524[0]_i_1_n_5\
    );
\X0_input_84_fu_3524_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_84_fu_3524[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_84_out(0),
      R => '0'
    );
\X0_input_85_fu_3528[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_727_fu_6096[0]_i_2_n_5\,
      I2 => \X0_input_125_fu_3688[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_85_out(0),
      O => \X0_input_85_fu_3528[0]_i_1_n_5\
    );
\X0_input_85_fu_3528_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_85_fu_3528[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_85_out(0),
      R => '0'
    );
\X0_input_86_fu_3532[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_727_fu_6096[0]_i_2_n_5\,
      I2 => \X0_input_126_fu_3692[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_86_out(0),
      O => \X0_input_86_fu_3532[0]_i_1_n_5\
    );
\X0_input_86_fu_3532_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_86_fu_3532[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_86_out(0),
      R => '0'
    );
\X0_input_87_fu_3536[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_727_fu_6096[0]_i_2_n_5\,
      I2 => \X0_input_127_fu_3696[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_87_out(0),
      O => \X0_input_87_fu_3536[0]_i_1_n_5\
    );
\X0_input_87_fu_3536_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_87_fu_3536[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_87_out(0),
      R => '0'
    );
\X0_input_88_fu_3540[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_731_fu_6112[0]_i_2_n_5\,
      I2 => \X0_input_124_fu_3684[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_88_out(0),
      O => \X0_input_88_fu_3540[0]_i_1_n_5\
    );
\X0_input_88_fu_3540_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_88_fu_3540[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_88_out(0),
      R => '0'
    );
\X0_input_89_fu_3544[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_731_fu_6112[0]_i_2_n_5\,
      I2 => \X0_input_125_fu_3688[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_89_out(0),
      O => \X0_input_89_fu_3544[0]_i_1_n_5\
    );
\X0_input_89_fu_3544_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_89_fu_3544[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_89_out(0),
      R => '0'
    );
\X0_input_8_fu_3220[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_779_fu_6304[0]_i_2_n_5\,
      I2 => \X0_input_60_fu_3428[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_8_out(0),
      O => \X0_input_8_fu_3220[0]_i_1_n_5\
    );
\X0_input_8_fu_3220_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_8_fu_3220[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_8_out(0),
      R => '0'
    );
\X0_input_90_fu_3548[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_731_fu_6112[0]_i_2_n_5\,
      I2 => \X0_input_126_fu_3692[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_90_out(0),
      O => \X0_input_90_fu_3548[0]_i_1_n_5\
    );
\X0_input_90_fu_3548_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_90_fu_3548[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_90_out(0),
      R => '0'
    );
\X0_input_91_fu_3552[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_731_fu_6112[0]_i_2_n_5\,
      I2 => \X0_input_127_fu_3696[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_91_out(0),
      O => \X0_input_91_fu_3552[0]_i_1_n_5\
    );
\X0_input_91_fu_3552_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_91_fu_3552[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_91_out(0),
      R => '0'
    );
\X0_input_92_fu_3556[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_735_fu_6128[0]_i_2_n_5\,
      I2 => \X0_input_124_fu_3684[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_92_out(0),
      O => \X0_input_92_fu_3556[0]_i_1_n_5\
    );
\X0_input_92_fu_3556_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_92_fu_3556[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_92_out(0),
      R => '0'
    );
\X0_input_93_fu_3560[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_735_fu_6128[0]_i_2_n_5\,
      I2 => \X0_input_125_fu_3688[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_93_out(0),
      O => \X0_input_93_fu_3560[0]_i_1_n_5\
    );
\X0_input_93_fu_3560_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_93_fu_3560[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_93_out(0),
      R => '0'
    );
\X0_input_94_fu_3564[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_735_fu_6128[0]_i_2_n_5\,
      I2 => \X0_input_126_fu_3692[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_94_out(0),
      O => \X0_input_94_fu_3564[0]_i_1_n_5\
    );
\X0_input_94_fu_3564_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_94_fu_3564[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_94_out(0),
      R => '0'
    );
\X0_input_95_fu_3568[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_735_fu_6128[0]_i_2_n_5\,
      I2 => \X0_input_127_fu_3696[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_95_out(0),
      O => \X0_input_95_fu_3568[0]_i_1_n_5\
    );
\X0_input_95_fu_3568_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_95_fu_3568[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_95_out(0),
      R => '0'
    );
\X0_input_96_fu_3572[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_739_fu_6144[0]_i_2_n_5\,
      I2 => \X0_input_124_fu_3684[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_96_out(0),
      O => \X0_input_96_fu_3572[0]_i_1_n_5\
    );
\X0_input_96_fu_3572_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_96_fu_3572[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_96_out(0),
      R => '0'
    );
\X0_input_97_fu_3576[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_739_fu_6144[0]_i_2_n_5\,
      I2 => \X0_input_125_fu_3688[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_97_out(0),
      O => \X0_input_97_fu_3576[0]_i_1_n_5\
    );
\X0_input_97_fu_3576_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_97_fu_3576[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_97_out(0),
      R => '0'
    );
\X0_input_98_fu_3580[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_739_fu_6144[0]_i_2_n_5\,
      I2 => \X0_input_126_fu_3692[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_98_out(0),
      O => \X0_input_98_fu_3580[0]_i_1_n_5\
    );
\X0_input_98_fu_3580_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_98_fu_3580[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_98_out(0),
      R => '0'
    );
\X0_input_99_fu_3584[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_739_fu_6144[0]_i_2_n_5\,
      I2 => \X0_input_127_fu_3696[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_99_out(0),
      O => \X0_input_99_fu_3584[0]_i_1_n_5\
    );
\X0_input_99_fu_3584_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_99_fu_3584[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_99_out(0),
      R => '0'
    );
\X0_input_9_fu_3224[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_779_fu_6304[0]_i_2_n_5\,
      I2 => \X0_input_61_fu_3432[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_9_out(0),
      O => \X0_input_9_fu_3224[0]_i_1_n_5\
    );
\X0_input_9_fu_3224_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_9_fu_3224[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_9_out(0),
      R => '0'
    );
\X0_input_fu_3188[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => add_ln92_fu_11865_p2(31),
      I1 => \X0_input_771_fu_6272[0]_i_2_n_5\,
      I2 => \X0_input_60_fu_3428[0]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_out(0),
      O => \X0_input_fu_3188[0]_i_1_n_5\
    );
\X0_input_fu_3188_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_fu_3188[0]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_out(0),
      R => '0'
    );
\add_ln51_101_reg_20954[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_456_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_526_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_494_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_698_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_153_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_234_out(0),
      O => add_ln51_101_fu_14824_p2(0)
    );
\add_ln51_101_reg_20954[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8117177E177E7EE8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_153_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_698_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_234_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_526_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_456_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_494_out(0),
      O => add_ln51_101_fu_14824_p2(1)
    );
\add_ln51_101_reg_20954[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEE8E880E8808000"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_234_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_698_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_153_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_494_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_456_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_526_out(0),
      O => add_ln51_101_fu_14824_p2(2)
    );
\add_ln51_106_reg_20959[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_476_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_257_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_416_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_589_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_404_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_256_out(0),
      O => add_ln51_106_fu_14862_p2(0)
    );
\add_ln51_106_reg_20959[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8117177E177E7EE8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_404_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_589_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_256_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_257_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_476_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_416_out(0),
      O => add_ln51_106_fu_14862_p2(1)
    );
\add_ln51_106_reg_20959[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEE8E880E8808000"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_256_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_589_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_404_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_416_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_476_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_257_out(0),
      O => add_ln51_106_fu_14862_p2(2)
    );
\add_ln51_112_reg_20964[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_255_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_384_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_493_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_259_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_365_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_600_out(0),
      O => add_ln51_112_fu_14900_p2(0)
    );
\add_ln51_112_reg_20964[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8117177E177E7EE8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_365_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_259_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_600_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_384_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_255_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_493_out(0),
      O => add_ln51_112_fu_14900_p2(1)
    );
\add_ln51_112_reg_20964[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEE8E880E8808000"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_600_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_259_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_365_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_493_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_255_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_384_out(0),
      O => add_ln51_112_fu_14900_p2(2)
    );
\add_ln51_117_reg_20969[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_381_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_448_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_176_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_430_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_123_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_260_out(0),
      O => add_ln51_117_fu_14938_p2(0)
    );
\add_ln51_117_reg_20969[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8117177E177E7EE8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_123_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_430_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_260_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_448_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_381_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_176_out(0),
      O => add_ln51_117_fu_14938_p2(1)
    );
\add_ln51_117_reg_20969[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEE8E880E8808000"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_260_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_430_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_123_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_176_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_381_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_448_out(0),
      O => add_ln51_117_fu_14938_p2(2)
    );
\add_ln51_124_reg_20974[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_700_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_370_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_35_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_252_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_735_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_191_out(0),
      O => add_ln51_124_fu_14976_p2(0)
    );
\add_ln51_124_reg_20974[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8117177E177E7EE8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_735_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_252_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_191_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_370_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_700_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_35_out(0),
      O => add_ln51_124_fu_14976_p2(1)
    );
\add_ln51_124_reg_20974[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEE8E880E8808000"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_191_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_252_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_735_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_35_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_700_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_370_out(0),
      O => add_ln51_124_fu_14976_p2(2)
    );
\add_ln51_129_reg_20979[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_616_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_194_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_464_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_225_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_492_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_771_out(0),
      O => add_ln51_129_fu_15014_p2(0)
    );
\add_ln51_129_reg_20979[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8117177E177E7EE8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_492_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_225_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_771_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_194_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_616_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_464_out(0),
      O => add_ln51_129_fu_15014_p2(1)
    );
\add_ln51_129_reg_20979[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEE8E880E8808000"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_771_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_225_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_492_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_464_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_616_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_194_out(0),
      O => add_ln51_129_fu_15014_p2(2)
    );
\add_ln51_135_reg_20984[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_475_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_261_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_166_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_666_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_711_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_638_out(0),
      O => add_ln51_135_fu_15052_p2(0)
    );
\add_ln51_135_reg_20984[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8117177E177E7EE8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_711_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_666_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_638_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_261_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_475_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_166_out(0),
      O => add_ln51_135_fu_15052_p2(1)
    );
\add_ln51_135_reg_20984[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEE8E880E8808000"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_638_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_666_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_711_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_166_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_475_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_261_out(0),
      O => add_ln51_135_fu_15052_p2(2)
    );
\add_ln51_137_reg_20989[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_65_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_725_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_748_out(0),
      O => add_ln51_137_fu_15064_p2(0)
    );
\add_ln51_137_reg_20989[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_725_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_748_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_65_out(0),
      O => add_ln51_137_fu_15064_p2(1)
    );
\add_ln51_138_reg_20994[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_704_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_208_out(0),
      O => add_ln51_138_fu_15070_p2(0)
    );
\add_ln51_138_reg_20994[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_208_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_704_out(0),
      O => add_ln51_138_fu_15070_p2(1)
    );
\add_ln51_139_reg_20999[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_604_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_142_out(0),
      O => add_ln51_139_fu_15076_p2(0)
    );
\add_ln51_139_reg_20999[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_142_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_604_out(0),
      O => add_ln51_139_fu_15076_p2(1)
    );
\add_ln51_149_reg_21004[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_1_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_685_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_582_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_681_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_53_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_329_out(0),
      O => add_ln51_149_fu_15114_p2(0)
    );
\add_ln51_149_reg_21004[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8117177E177E7EE8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_53_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_681_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_329_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_685_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_1_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_582_out(0),
      O => add_ln51_149_fu_15114_p2(1)
    );
\add_ln51_149_reg_21004[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEE8E880E8808000"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_329_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_681_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_53_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_582_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_1_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_685_out(0),
      O => add_ln51_149_fu_15114_p2(2)
    );
\add_ln51_154_reg_21009[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_455_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_400_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_562_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_491_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_740_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_441_out(0),
      O => add_ln51_154_fu_15152_p2(0)
    );
\add_ln51_154_reg_21009[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8117177E177E7EE8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_740_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_491_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_441_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_400_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_455_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_562_out(0),
      O => add_ln51_154_fu_15152_p2(1)
    );
\add_ln51_154_reg_21009[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEE8E880E8808000"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_441_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_491_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_740_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_562_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_455_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_400_out(0),
      O => add_ln51_154_fu_15152_p2(2)
    );
\add_ln51_15_reg_20864[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_334_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_268_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_544_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_623_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_312_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_241_out(0),
      O => add_ln51_15_fu_14320_p2(0)
    );
\add_ln51_15_reg_20864[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8117177E177E7EE8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_312_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_623_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_241_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_268_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_334_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_544_out(0),
      O => add_ln51_15_fu_14320_p2(1)
    );
\add_ln51_15_reg_20864[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEE8E880E8808000"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_241_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_623_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_312_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_544_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_334_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_268_out(0),
      O => add_ln51_15_fu_14320_p2(2)
    );
\add_ln51_160_reg_21014[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_622_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_106_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_435_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_213_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_777_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_150_out(0),
      O => add_ln51_160_fu_15190_p2(0)
    );
\add_ln51_160_reg_21014[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8117177E177E7EE8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_777_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_213_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_150_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_106_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_622_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_435_out(0),
      O => add_ln51_160_fu_15190_p2(1)
    );
\add_ln51_160_reg_21014[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEE8E880E8808000"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_150_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_213_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_777_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_435_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_622_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_106_out(0),
      O => add_ln51_160_fu_15190_p2(2)
    );
\add_ln51_165_reg_21019[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_324_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_305_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_82_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_286_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_233_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_474_out(0),
      O => add_ln51_165_fu_15228_p2(0)
    );
\add_ln51_165_reg_21019[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8117177E177E7EE8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_233_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_286_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_474_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_305_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_324_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_82_out(0),
      O => add_ln51_165_fu_15228_p2(1)
    );
\add_ln51_165_reg_21019[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEE8E880E8808000"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_474_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_286_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_233_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_82_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_324_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_305_out(0),
      O => add_ln51_165_fu_15228_p2(2)
    );
\add_ln51_172_reg_21024[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_490_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_607_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_90_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_648_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_664_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_633_out(0),
      O => add_ln51_172_fu_15266_p2(0)
    );
\add_ln51_172_reg_21024[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8117177E177E7EE8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_664_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_648_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_633_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_607_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_490_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_90_out(0),
      O => add_ln51_172_fu_15266_p2(1)
    );
\add_ln51_172_reg_21024[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEE8E880E8808000"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_633_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_648_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_664_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_90_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_490_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_607_out(0),
      O => add_ln51_172_fu_15266_p2(2)
    );
\add_ln51_177_reg_21029[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_64_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_178_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_281_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_121_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_780_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_679_out(0),
      O => add_ln51_177_fu_15304_p2(0)
    );
\add_ln51_177_reg_21029[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8117177E177E7EE8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_780_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_121_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_679_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_178_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_64_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_281_out(0),
      O => add_ln51_177_fu_15304_p2(1)
    );
\add_ln51_177_reg_21029[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEE8E880E8808000"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_679_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_121_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_780_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_281_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_64_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_178_out(0),
      O => add_ln51_177_fu_15304_p2(2)
    );
\add_ln51_183_reg_21034[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_440_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_403_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_200_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_355_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_185_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_42_out(0),
      O => add_ln51_183_fu_15342_p2(0)
    );
\add_ln51_183_reg_21034[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8117177E177E7EE8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_185_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_355_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_42_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_403_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_440_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_200_out(0),
      O => add_ln51_183_fu_15342_p2(1)
    );
\add_ln51_183_reg_21034[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEE8E880E8808000"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_42_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_355_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_185_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_200_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_440_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_403_out(0),
      O => add_ln51_183_fu_15342_p2(2)
    );
\add_ln51_185_reg_21039[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_119_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_68_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_689_out(0),
      O => add_ln51_185_fu_15354_p2(0)
    );
\add_ln51_185_reg_21039[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_68_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_689_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_119_out(0),
      O => add_ln51_185_fu_15354_p2(1)
    );
\add_ln51_186_reg_21044[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_677_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_628_out(0),
      O => add_ln51_186_fu_15360_p2(0)
    );
\add_ln51_186_reg_21044[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_628_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_677_out(0),
      O => add_ln51_186_fu_15360_p2(1)
    );
\add_ln51_187_reg_21049[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_372_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_531_out(0),
      O => add_ln51_187_fu_15366_p2(0)
    );
\add_ln51_187_reg_21049[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_531_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_372_out(0),
      O => add_ln51_187_fu_15366_p2(1)
    );
\add_ln51_199_reg_21054[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_94_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_277_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_699_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_6_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_418_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_350_out(0),
      O => add_ln51_199_fu_15404_p2(0)
    );
\add_ln51_199_reg_21054[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"177E7EE87EE8E881"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_6_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_699_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_350_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_418_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_277_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_94_out(0),
      O => add_ln51_199_fu_15404_p2(1)
    );
\add_ln51_199_reg_21054[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000101170117177F"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_6_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_699_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_350_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_94_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_277_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_418_out(0),
      O => add_ln51_199_fu_15404_p2(2)
    );
\add_ln51_204_reg_21059[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_667_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_325_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_216_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_283_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_240_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_160_out(0),
      O => add_ln51_204_fu_15442_p2(0)
    );
\add_ln51_204_reg_21059[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"177E7EE87EE8E881"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_283_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_216_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_160_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_240_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_325_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_667_out(0),
      O => add_ln51_204_fu_15442_p2(1)
    );
\add_ln51_204_reg_21059[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000101170117177F"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_283_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_216_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_160_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_667_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_325_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_240_out(0),
      O => add_ln51_204_fu_15442_p2(2)
    );
\add_ln51_20_reg_20869[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_460_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_97_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_644_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_639_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_27_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_37_out(0),
      O => add_ln51_20_fu_14358_p2(0)
    );
\add_ln51_20_reg_20869[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8117177E177E7EE8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_27_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_639_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_37_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_97_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_460_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_644_out(0),
      O => add_ln51_20_fu_14358_p2(1)
    );
\add_ln51_20_reg_20869[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEE8E880E8808000"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_37_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_639_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_27_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_644_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_460_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_97_out(0),
      O => add_ln51_20_fu_14358_p2(2)
    );
\add_ln51_210_reg_21064[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_229_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_782_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_579_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_315_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_469_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_148_out(0),
      O => add_ln51_210_fu_15480_p2(0)
    );
\add_ln51_210_reg_21064[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8117177E177E7EE8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_469_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_315_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_148_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_782_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_229_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_579_out(0),
      O => add_ln51_210_fu_15480_p2(1)
    );
\add_ln51_210_reg_21064[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEE8E880E8808000"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_148_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_315_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_469_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_579_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_229_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_782_out(0),
      O => add_ln51_210_fu_15480_p2(2)
    );
\add_ln51_215_reg_21069[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_57_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_177_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_535_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_23_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_239_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_459_out(0),
      O => add_ln51_215_fu_15518_p2(0)
    );
\add_ln51_215_reg_21069[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8117177E177E7EE8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_239_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_23_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_459_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_177_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_57_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_535_out(0),
      O => add_ln51_215_fu_15518_p2(1)
    );
\add_ln51_215_reg_21069[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEE8E880E8808000"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_459_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_23_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_239_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_535_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_57_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_177_out(0),
      O => add_ln51_215_fu_15518_p2(2)
    );
\add_ln51_222_reg_21074[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_744_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_366_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_444_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_165_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_427_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_719_out(0),
      O => add_ln51_222_fu_15556_p2(0)
    );
\add_ln51_222_reg_21074[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8117177E177E7EE8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_427_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_165_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_719_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_366_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_744_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_444_out(0),
      O => add_ln51_222_fu_15556_p2(1)
    );
\add_ln51_222_reg_21074[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEE8E880E8808000"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_719_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_165_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_427_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_444_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_744_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_366_out(0),
      O => add_ln51_222_fu_15556_p2(2)
    );
\add_ln51_227_reg_21079[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_481_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_16_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_91_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_15_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_602_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_108_out(0),
      O => add_ln51_227_fu_15594_p2(0)
    );
\add_ln51_227_reg_21079[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8117177E177E7EE8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_602_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_15_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_108_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_16_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_481_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_91_out(0),
      O => add_ln51_227_fu_15594_p2(1)
    );
\add_ln51_227_reg_21079[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEE8E880E8808000"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_108_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_15_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_602_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_91_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_481_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_16_out(0),
      O => add_ln51_227_fu_15594_p2(2)
    );
\add_ln51_233_reg_21084[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_221_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_270_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_228_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_71_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_371_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_398_out(0),
      O => add_ln51_233_fu_15632_p2(0)
    );
\add_ln51_233_reg_21084[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8117177E177E7EE8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_371_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_71_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_398_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_270_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_221_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_228_out(0),
      O => add_ln51_233_fu_15632_p2(1)
    );
\add_ln51_233_reg_21084[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEE8E880E8808000"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_398_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_71_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_371_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_228_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_221_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_270_out(0),
      O => add_ln51_233_fu_15632_p2(2)
    );
\add_ln51_235_reg_21089[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_432_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_513_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_712_out(0),
      O => add_ln51_235_fu_15644_p2(0)
    );
\add_ln51_235_reg_21089[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_513_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_712_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_432_out(0),
      O => add_ln51_235_fu_15644_p2(1)
    );
\add_ln51_236_reg_21094[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_512_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_514_out(0),
      O => add_ln51_236_fu_15650_p2(0)
    );
\add_ln51_236_reg_21094[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_514_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_512_out(0),
      O => add_ln51_236_fu_15650_p2(1)
    );
\add_ln51_237_reg_21099[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_206_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_565_out(0),
      O => add_ln51_237_fu_15656_p2(0)
    );
\add_ln51_237_reg_21099[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_565_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_206_out(0),
      O => add_ln51_237_fu_15656_p2(1)
    );
\add_ln51_247_reg_21104[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_515_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_629_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_508_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_553_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_516_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_385_out(0),
      O => add_ln51_247_fu_15694_p2(0)
    );
\add_ln51_247_reg_21104[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8117177E177E7EE8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_516_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_553_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_385_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_629_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_515_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_508_out(0),
      O => add_ln51_247_fu_15694_p2(1)
    );
\add_ln51_247_reg_21104[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEE8E880E8808000"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_385_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_553_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_516_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_508_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_515_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_629_out(0),
      O => add_ln51_247_fu_15694_p2(2)
    );
\add_ln51_252_reg_21109[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_536_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_382_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_179_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_409_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_202_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_642_out(0),
      O => add_ln51_252_fu_15732_p2(0)
    );
\add_ln51_252_reg_21109[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8117177E177E7EE8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_202_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_409_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_642_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_382_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_536_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_179_out(0),
      O => add_ln51_252_fu_15732_p2(1)
    );
\add_ln51_252_reg_21109[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEE8E880E8808000"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_642_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_409_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_202_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_179_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_536_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_382_out(0),
      O => add_ln51_252_fu_15732_p2(2)
    );
\add_ln51_258_reg_21114[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_480_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_388_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_330_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_637_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_663_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_318_out(0),
      O => add_ln51_258_fu_15770_p2(0)
    );
\add_ln51_258_reg_21114[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8117177E177E7EE8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_663_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_637_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_318_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_388_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_480_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_330_out(0),
      O => add_ln51_258_fu_15770_p2(1)
    );
\add_ln51_258_reg_21114[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEE8E880E8808000"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_318_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_637_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_663_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_330_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_480_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_388_out(0),
      O => add_ln51_258_fu_15770_p2(2)
    );
\add_ln51_263_reg_21119[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_192_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_504_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_114_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_458_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_45_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_210_out(0),
      O => add_ln51_263_fu_15808_p2(0)
    );
\add_ln51_263_reg_21119[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8117177E177E7EE8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_45_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_458_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_210_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_504_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_192_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_114_out(0),
      O => add_ln51_263_fu_15808_p2(1)
    );
\add_ln51_263_reg_21119[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEE8E880E8808000"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_210_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_458_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_45_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_114_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_192_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_504_out(0),
      O => add_ln51_263_fu_15808_p2(2)
    );
\add_ln51_270_reg_21124[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_14_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_647_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_618_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_195_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_766_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_103_out(0),
      O => add_ln51_270_fu_15846_p2(0)
    );
\add_ln51_270_reg_21124[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8117177E177E7EE8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_766_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_195_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_103_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_647_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_14_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_618_out(0),
      O => add_ln51_270_fu_15846_p2(1)
    );
\add_ln51_270_reg_21124[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEE8E880E8808000"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_103_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_195_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_766_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_618_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_14_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_647_out(0),
      O => add_ln51_270_fu_15846_p2(2)
    );
\add_ln51_275_reg_21129[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_612_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_237_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_297_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_584_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_599_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_686_out(0),
      O => add_ln51_275_fu_15884_p2(0)
    );
\add_ln51_275_reg_21129[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8117177E177E7EE8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_599_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_584_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_686_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_237_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_612_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_297_out(0),
      O => add_ln51_275_fu_15884_p2(1)
    );
\add_ln51_275_reg_21129[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEE8E880E8808000"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_686_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_584_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_599_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_297_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_612_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_237_out(0),
      O => add_ln51_275_fu_15884_p2(2)
    );
\add_ln51_27_reg_20874[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_739_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_58_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_369_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_671_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_611_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_428_out(0),
      O => add_ln51_27_fu_14396_p2(0)
    );
\add_ln51_27_reg_20874[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8117177E177E7EE8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_611_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_671_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_428_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_58_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_739_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_369_out(0),
      O => add_ln51_27_fu_14396_p2(1)
    );
\add_ln51_27_reg_20874[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEE8E880E8808000"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_428_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_671_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_611_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_369_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_739_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_58_out(0),
      O => add_ln51_27_fu_14396_p2(2)
    );
\add_ln51_281_reg_21134[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_450_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_705_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_467_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_714_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_775_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_289_out(0),
      O => add_ln51_281_fu_15922_p2(0)
    );
\add_ln51_281_reg_21134[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8117177E177E7EE8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_775_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_714_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_289_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_705_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_450_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_467_out(0),
      O => add_ln51_281_fu_15922_p2(1)
    );
\add_ln51_281_reg_21134[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEE8E880E8808000"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_289_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_714_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_775_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_467_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_450_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_705_out(0),
      O => add_ln51_281_fu_15922_p2(2)
    );
\add_ln51_283_reg_21139[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_632_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_437_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_688_out(0),
      O => add_ln51_283_fu_15934_p2(0)
    );
\add_ln51_283_reg_21139[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_437_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_688_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_632_out(0),
      O => add_ln51_283_fu_15934_p2(1)
    );
\add_ln51_284_reg_21144[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_19_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_521_out(0),
      O => add_ln51_284_fu_15940_p2(0)
    );
\add_ln51_284_reg_21144[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_521_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_19_out(0),
      O => add_ln51_284_fu_15940_p2(1)
    );
\add_ln51_285_reg_21149[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_501_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_310_out(0),
      O => add_ln51_285_fu_15946_p2(0)
    );
\add_ln51_285_reg_21149[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_310_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_501_out(0),
      O => add_ln51_285_fu_15946_p2(1)
    );
\add_ln51_296_reg_21154[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_96_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_580_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_3_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_443_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_227_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_592_out(0),
      O => add_ln51_296_fu_15984_p2(0)
    );
\add_ln51_296_reg_21154[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8117177E177E7EE8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_227_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_443_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_592_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_580_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_96_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_3_out(0),
      O => add_ln51_296_fu_15984_p2(1)
    );
\add_ln51_296_reg_21154[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEE8E880E8808000"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_592_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_443_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_227_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_3_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_96_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_580_out(0),
      O => add_ln51_296_fu_15984_p2(2)
    );
\add_ln51_301_reg_21159[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_72_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_778_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_220_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_554_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_522_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_149_out(0),
      O => add_ln51_301_fu_16022_p2(0)
    );
\add_ln51_301_reg_21159[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8117177E177E7EE8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_522_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_554_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_149_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_778_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_72_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_220_out(0),
      O => add_ln51_301_fu_16022_p2(1)
    );
\add_ln51_301_reg_21159[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEE8E880E8808000"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_149_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_554_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_522_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_220_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_72_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_778_out(0),
      O => add_ln51_301_fu_16022_p2(2)
    );
\add_ln51_307_reg_21164[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_401_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_236_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_499_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_356_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_692_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_368_out(0),
      O => add_ln51_307_fu_16060_p2(0)
    );
\add_ln51_307_reg_21164[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8117177E177E7EE8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_692_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_356_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_368_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_236_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_401_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_499_out(0),
      O => add_ln51_307_fu_16060_p2(1)
    );
\add_ln51_307_reg_21164[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEE8E880E8808000"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_368_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_356_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_692_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_499_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_401_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_236_out(0),
      O => add_ln51_307_fu_16060_p2(2)
    );
\add_ln51_312_reg_21169[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_746_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_606_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_652_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_566_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_279_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_478_out(0),
      O => add_ln51_312_fu_16098_p2(0)
    );
\add_ln51_312_reg_21169[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8117177E177E7EE8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_279_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_566_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_478_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_606_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_746_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_652_out(0),
      O => add_ln51_312_fu_16098_p2(1)
    );
\add_ln51_312_reg_21169[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEE8E880E8808000"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_478_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_566_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_279_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_652_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_746_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_606_out(0),
      O => add_ln51_312_fu_16098_p2(2)
    );
\add_ln51_319_reg_21174[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_523_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_181_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_457_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_363_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_538_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_93_out(0),
      O => add_ln51_319_fu_16136_p2(0)
    );
\add_ln51_319_reg_21174[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8117177E177E7EE8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_538_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_363_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_93_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_181_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_523_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_457_out(0),
      O => add_ln51_319_fu_16136_p2(1)
    );
\add_ln51_319_reg_21174[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEE8E880E8808000"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_93_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_363_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_538_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_457_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_523_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_181_out(0),
      O => add_ln51_319_fu_16136_p2(2)
    );
\add_ln51_324_reg_21179[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_431_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_186_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_694_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_498_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_466_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_50_out(0),
      O => add_ln51_324_fu_16174_p2(0)
    );
\add_ln51_324_reg_21179[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8117177E177E7EE8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_466_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_498_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_50_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_186_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_431_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_694_out(0),
      O => add_ln51_324_fu_16174_p2(1)
    );
\add_ln51_324_reg_21179[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEE8E880E8808000"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_50_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_498_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_466_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_694_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_431_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_186_out(0),
      O => add_ln51_324_fu_16174_p2(2)
    );
\add_ln51_32_reg_20879[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_651_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_484_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_117_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_620_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_410_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_230_out(0),
      O => add_ln51_32_fu_14434_p2(0)
    );
\add_ln51_32_reg_20879[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8117177E177E7EE8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_410_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_620_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_230_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_484_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_651_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_117_out(0),
      O => add_ln51_32_fu_14434_p2(1)
    );
\add_ln51_32_reg_20879[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEE8E880E8808000"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_230_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_620_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_410_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_117_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_651_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_484_out(0),
      O => add_ln51_32_fu_14434_p2(2)
    );
\add_ln51_330_reg_21184[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_129_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_272_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_672_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_127_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_640_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_161_out(0),
      O => add_ln51_330_fu_16212_p2(0)
    );
\add_ln51_330_reg_21184[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8117177E177E7EE8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_640_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_127_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_161_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_272_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_129_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_672_out(0),
      O => add_ln51_330_fu_16212_p2(1)
    );
\add_ln51_330_reg_21184[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEE8E880E8808000"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_161_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_127_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_640_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_672_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_129_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_272_out(0),
      O => add_ln51_330_fu_16212_p2(2)
    );
\add_ln51_332_reg_21189[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_524_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_497_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_421_out(0),
      O => add_ln51_332_fu_16224_p2(0)
    );
\add_ln51_332_reg_21189[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_497_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_421_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_524_out(0),
      O => add_ln51_332_fu_16224_p2(1)
    );
\add_ln51_333_reg_21194[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_341_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_301_out(0),
      O => add_ln51_333_fu_16230_p2(0)
    );
\add_ln51_333_reg_21194[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_301_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_341_out(0),
      O => add_ln51_333_fu_16230_p2(1)
    );
\add_ln51_334_reg_21199[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_343_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_31_out(0),
      O => add_ln51_334_fu_16236_p2(0)
    );
\add_ln51_334_reg_21199[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_31_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_343_out(0),
      O => add_ln51_334_fu_16236_p2(1)
    );
\add_ln51_344_reg_21204[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_205_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_126_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_373_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_226_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_131_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_345_out(0),
      O => add_ln51_344_fu_16274_p2(0)
    );
\add_ln51_344_reg_21204[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8117177E177E7EE8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_131_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_226_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_345_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_126_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_205_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_373_out(0),
      O => add_ln51_344_fu_16274_p2(1)
    );
\add_ln51_344_reg_21204[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEE8E880E8808000"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_345_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_226_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_131_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_373_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_205_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_126_out(0),
      O => add_ln51_344_fu_16274_p2(2)
    );
\add_ln51_349_reg_21209[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_696_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_627_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_86_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_496_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_285_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_603_out(0),
      O => add_ln51_349_fu_16312_p2(0)
    );
\add_ln51_349_reg_21209[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8117177E177E7EE8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_285_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_496_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_603_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_627_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_696_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_86_out(0),
      O => add_ln51_349_fu_16312_p2(1)
    );
\add_ln51_349_reg_21209[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEE8E880E8808000"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_603_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_496_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_285_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_86_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_696_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_627_out(0),
      O => add_ln51_349_fu_16312_p2(2)
    );
\add_ln51_355_reg_21214[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_635_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_54_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_429_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_170_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_232_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_488_out(0),
      O => add_ln51_355_fu_16350_p2(0)
    );
\add_ln51_355_reg_21214[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8117177E177E7EE8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_232_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_170_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_488_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_54_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_635_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_429_out(0),
      O => add_ln51_355_fu_16350_p2(1)
    );
\add_ln51_355_reg_21214[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEE8E880E8808000"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_488_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_170_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_232_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_429_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_635_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_54_out(0),
      O => add_ln51_355_fu_16350_p2(2)
    );
\add_ln51_360_reg_21219[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_120_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_44_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_662_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_20_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_683_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_204_out(0),
      O => add_ln51_360_fu_16388_p2(0)
    );
\add_ln51_360_reg_21219[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8117177E177E7EE8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_683_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_20_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_204_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_44_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_120_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_662_out(0),
      O => add_ln51_360_fu_16388_p2(1)
    );
\add_ln51_360_reg_21219[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEE8E880E8808000"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_204_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_20_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_683_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_662_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_120_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_44_out(0),
      O => add_ln51_360_fu_16388_p2(2)
    );
\add_ln51_367_reg_21224[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_720_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_411_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_756_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_95_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_314_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_713_out(0),
      O => add_ln51_367_fu_16426_p2(0)
    );
\add_ln51_367_reg_21224[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8117177E177E7EE8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_314_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_95_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_713_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_411_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_720_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_756_out(0),
      O => add_ln51_367_fu_16426_p2(1)
    );
\add_ln51_367_reg_21224[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEE8E880E8808000"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_713_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_95_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_314_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_756_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_720_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_411_out(0),
      O => add_ln51_367_fu_16426_p2(2)
    );
\add_ln51_372_reg_21229[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_164_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_525_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_209_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_13_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_670_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_132_out(0),
      O => add_ln51_372_fu_16464_p2(0)
    );
\add_ln51_372_reg_21229[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8117177E177E7EE8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_670_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_13_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_132_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_525_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_164_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_209_out(0),
      O => add_ln51_372_fu_16464_p2(1)
    );
\add_ln51_372_reg_21229[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEE8E880E8808000"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_132_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_13_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_670_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_209_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_164_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_525_out(0),
      O => add_ln51_372_fu_16464_p2(2)
    );
\add_ln51_378_reg_21234[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_316_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_337_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_358_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_436_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_442_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_495_out(0),
      O => add_ln51_378_fu_16502_p2(0)
    );
\add_ln51_378_reg_21234[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8117177E177E7EE8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_442_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_436_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_495_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_337_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_316_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_358_out(0),
      O => add_ln51_378_fu_16502_p2(1)
    );
\add_ln51_378_reg_21234[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEE8E880E8808000"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_495_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_436_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_442_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_358_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_316_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_337_out(0),
      O => add_ln51_378_fu_16502_p2(2)
    );
\add_ln51_380_reg_21239[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_743_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_174_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_412_out(0),
      O => add_ln51_380_fu_16514_p2(0)
    );
\add_ln51_380_reg_21239[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_174_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_412_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_743_out(0),
      O => add_ln51_380_fu_16514_p2(1)
    );
\add_ln51_381_reg_21244[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_465_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_219_out(0),
      O => add_ln51_381_fu_16520_p2(0)
    );
\add_ln51_381_reg_21244[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_219_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_465_out(0),
      O => add_ln51_381_fu_16520_p2(1)
    );
\add_ln51_382_reg_21249[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_326_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_124_out(0),
      O => add_ln51_382_fu_16526_p2(0)
    );
\add_ln51_382_reg_21249[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_124_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_326_out(0),
      O => add_ln51_382_fu_16526_p2(1)
    );
\add_ln51_38_reg_20884[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_203_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_52_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_85_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_697_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_182_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_414_out(0),
      O => add_ln51_38_fu_14472_p2(0)
    );
\add_ln51_38_reg_20884[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8117177E177E7EE8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_182_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_697_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_414_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_52_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_203_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_85_out(0),
      O => add_ln51_38_fu_14472_p2(1)
    );
\add_ln51_38_reg_20884[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEE8E880E8808000"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_414_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_697_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_182_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_85_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_203_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_52_out(0),
      O => add_ln51_38_fu_14472_p2(2)
    );
\add_ln51_395_reg_21254[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_755_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_104_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_199_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_116_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_482_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_626_out(0),
      O => add_ln51_395_fu_16564_p2(0)
    );
\add_ln51_395_reg_21254[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"177E7EE87EE8E881"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_116_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_199_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_626_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_482_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_104_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_755_out(0),
      O => add_ln51_395_fu_16564_p2(1)
    );
\add_ln51_395_reg_21254[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000101170117177F"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_116_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_199_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_626_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_755_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_104_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_482_out(0),
      O => add_ln51_395_fu_16564_p2(2)
    );
\add_ln51_400_reg_21259[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_138_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_89_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_83_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_269_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_78_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_100_out(0),
      O => add_ln51_400_fu_16602_p2(0)
    );
\add_ln51_400_reg_21259[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"177E7EE87EE8E881"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_269_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_83_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_100_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_78_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_89_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_138_out(0),
      O => add_ln51_400_fu_16602_p2(1)
    );
\add_ln51_400_reg_21259[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000101170117177F"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_269_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_83_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_100_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_138_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_89_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_78_out(0),
      O => add_ln51_400_fu_16602_p2(2)
    );
\add_ln51_406_reg_21264[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_300_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_656_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_649_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_17_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_21_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_438_out(0),
      O => add_ln51_406_fu_16640_p2(0)
    );
\add_ln51_406_reg_21264[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"177E7EE87EE8E881"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_17_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_649_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_438_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_21_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_656_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_300_out(0),
      O => add_ln51_406_fu_16640_p2(1)
    );
\add_ln51_406_reg_21264[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000101170117177F"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_17_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_649_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_438_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_300_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_656_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_21_out(0),
      O => add_ln51_406_fu_16640_p2(2)
    );
\add_ln51_40_reg_20889[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_608_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_717_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_734_out(0),
      O => add_ln51_40_fu_14484_p2(0)
    );
\add_ln51_40_reg_20889[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_717_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_734_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_608_out(0),
      O => add_ln51_40_fu_14484_p2(1)
    );
\add_ln51_411_reg_21269[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_701_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_144_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_332_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_352_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_451_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_559_out(0),
      O => add_ln51_411_fu_16678_p2(0)
    );
\add_ln51_411_reg_21269[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"177E7EE87EE8E881"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_352_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_332_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_559_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_451_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_144_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_701_out(0),
      O => add_ln51_411_fu_16678_p2(1)
    );
\add_ln51_411_reg_21269[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000101170117177F"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_352_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_332_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_559_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_701_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_144_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_451_out(0),
      O => add_ln51_411_fu_16678_p2(2)
    );
\add_ln51_418_reg_21274[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_545_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_26_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_48_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_75_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_184_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_115_out(0),
      O => add_ln51_418_fu_16716_p2(0)
    );
\add_ln51_418_reg_21274[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"177E7EE87EE8E881"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_75_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_48_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_115_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_184_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_26_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_545_out(0),
      O => add_ln51_418_fu_16716_p2(1)
    );
\add_ln51_418_reg_21274[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000101170117177F"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_75_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_48_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_115_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_545_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_26_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_184_out(0),
      O => add_ln51_418_fu_16716_p2(2)
    );
\add_ln51_41_reg_20894[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_173_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_433_out(0),
      O => add_ln51_41_fu_14490_p2(0)
    );
\add_ln51_41_reg_20894[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_433_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_173_out(0),
      O => add_ln51_41_fu_14490_p2(1)
    );
\add_ln51_423_reg_21279[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_570_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_18_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_595_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_665_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_752_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_81_out(0),
      O => add_ln51_423_fu_16754_p2(0)
    );
\add_ln51_423_reg_21279[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"177E7EE87EE8E881"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_665_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_595_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_81_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_752_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_18_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_570_out(0),
      O => add_ln51_423_fu_16754_p2(1)
    );
\add_ln51_423_reg_21279[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000101170117177F"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_665_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_595_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_81_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_570_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_18_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_752_out(0),
      O => add_ln51_423_fu_16754_p2(2)
    );
\add_ln51_429_reg_21284[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_511_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_510_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_422_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_468_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_509_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_731_out(0),
      O => add_ln51_429_fu_16792_p2(0)
    );
\add_ln51_429_reg_21284[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"177E7EE87EE8E881"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_468_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_422_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_731_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_509_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_510_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_511_out(0),
      O => add_ln51_429_fu_16792_p2(1)
    );
\add_ln51_429_reg_21284[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000101170117177F"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_468_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_422_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_731_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_511_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_510_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_509_out(0),
      O => add_ln51_429_fu_16792_p2(2)
    );
\add_ln51_42_reg_20899[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_470_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_336_out(0),
      O => add_ln51_42_fu_14496_p2(0)
    );
\add_ln51_42_reg_20899[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_336_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_470_out(0),
      O => add_ln51_42_fu_14496_p2(1)
    );
\add_ln51_431_reg_21289[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_575_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_361_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_238_out(0),
      O => \X0_input_575_fu_5488_reg[0]_0\
    );
\add_ln51_431_reg_21289[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_361_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_238_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_575_out(0),
      O => add_ln51_431_fu_16804_p2(0)
    );
\add_ln51_432_reg_21294[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_278_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_56_out(0),
      O => \X0_input_278_fu_4300_reg[0]_0\
    );
\add_ln51_432_reg_21294[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_56_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_278_out(0),
      O => \X0_input_56_fu_3412_reg[0]_0\
    );
\add_ln51_433_reg_21299[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_155_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_736_out(0),
      O => \X0_input_155_fu_3808_reg[0]_0\
    );
\add_ln51_433_reg_21299[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_736_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_155_out(0),
      O => \X0_input_736_fu_6132_reg[0]_0\
    );
\add_ln51_443_reg_21304[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_703_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_507_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_139_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_51_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_517_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_152_out(0),
      O => add_ln51_443_fu_16854_p2(0)
    );
\add_ln51_443_reg_21304[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"177E7EE87EE8E881"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_51_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_139_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_152_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_517_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_507_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_703_out(0),
      O => add_ln51_443_fu_16854_p2(1)
    );
\add_ln51_443_reg_21304[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000101170117177F"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_51_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_139_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_152_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_703_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_507_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_517_out(0),
      O => add_ln51_443_fu_16854_p2(2)
    );
\add_ln51_448_reg_21309[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_726_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_518_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_506_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_215_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_43_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_323_out(0),
      O => add_ln51_448_fu_16892_p2(0)
    );
\add_ln51_448_reg_21309[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"177E7EE87EE8E881"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_215_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_506_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_323_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_43_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_518_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_726_out(0),
      O => add_ln51_448_fu_16892_p2(1)
    );
\add_ln51_448_reg_21309[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000101170117177F"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_215_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_506_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_323_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_726_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_518_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_43_out(0),
      O => add_ln51_448_fu_16892_p2(2)
    );
\add_ln51_454_reg_21314[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_413_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_38_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_505_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_654_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_354_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_293_out(0),
      O => add_ln51_454_fu_16930_p2(0)
    );
\add_ln51_454_reg_21314[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"177E7EE87EE8E881"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_654_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_505_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_293_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_354_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_38_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_413_out(0),
      O => add_ln51_454_fu_16930_p2(1)
    );
\add_ln51_454_reg_21314[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000101170117177F"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_654_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_505_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_293_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_413_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_38_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_354_out(0),
      O => add_ln51_454_fu_16930_p2(2)
    );
\add_ln51_459_reg_21319[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_284_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_405_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_546_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_519_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_11_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_615_out(0),
      O => add_ln51_459_fu_16968_p2(0)
    );
\add_ln51_459_reg_21319[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"177E7EE87EE8E881"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_519_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_546_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_615_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_11_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_405_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_284_out(0),
      O => add_ln51_459_fu_16968_p2(1)
    );
\add_ln51_459_reg_21319[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000101170117177F"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_519_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_546_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_615_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_284_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_405_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_11_out(0),
      O => add_ln51_459_fu_16968_p2(2)
    );
\add_ln51_466_reg_21324[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_379_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_741_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_503_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_749_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_769_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_588_out(0),
      O => add_ln51_466_fu_17006_p2(0)
    );
\add_ln51_466_reg_21324[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"177E7EE87EE8E881"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_749_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_503_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_588_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_769_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_741_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_379_out(0),
      O => add_ln51_466_fu_17006_p2(1)
    );
\add_ln51_466_reg_21324[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000101170117177F"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_749_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_503_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_588_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_379_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_741_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_769_out(0),
      O => add_ln51_466_fu_17006_p2(2)
    );
\add_ln51_471_reg_21329[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_772_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_163_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_684_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_520_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_682_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_158_out(0),
      O => add_ln51_471_fu_17044_p2(0)
    );
\add_ln51_471_reg_21329[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"177E7EE87EE8E881"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_520_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_684_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_158_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_682_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_163_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_772_out(0),
      O => add_ln51_471_fu_17044_p2(1)
    );
\add_ln51_471_reg_21329[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000101170117177F"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_520_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_684_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_158_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_772_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_163_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_682_out(0),
      O => add_ln51_471_fu_17044_p2(2)
    );
\add_ln51_477_reg_21334[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_391_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_502_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_680_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_763_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_189_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_537_out(0),
      O => add_ln51_477_fu_17082_p2(0)
    );
\add_ln51_477_reg_21334[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"177E7EE87EE8E881"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_763_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_680_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_537_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_189_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_502_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_391_out(0),
      O => add_ln51_477_fu_17082_p2(1)
    );
\add_ln51_477_reg_21334[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000101170117177F"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_763_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_680_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_537_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_391_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_502_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_189_out(0),
      O => add_ln51_477_fu_17082_p2(2)
    );
\add_ln51_479_reg_21339[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_41_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_307_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_721_out(0),
      O => \X0_input_41_fu_3352_reg[0]_0\
    );
\add_ln51_479_reg_21339[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_307_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_721_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_41_out(0),
      O => add_ln51_479_fu_17094_p2(0)
    );
\add_ln51_480_reg_21344[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_560_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_621_out(0),
      O => \X0_input_560_fu_5428_reg[0]_0\
    );
\add_ln51_480_reg_21344[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_621_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_560_out(0),
      O => \X0_input_621_fu_5672_reg[0]_0\
    );
\add_ln51_481_reg_21349[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_417_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_479_out(0),
      O => \X0_input_417_fu_4856_reg[0]_0\
    );
\add_ln51_481_reg_21349[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_479_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_417_out(0),
      O => \X0_input_479_fu_5104_reg[0]_0\
    );
\add_ln51_492_reg_21354[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_678_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_760_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_609_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_271_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_55_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_25_out(0),
      O => add_ln51_492_fu_17144_p2(0)
    );
\add_ln51_492_reg_21354[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"177E7EE87EE8E881"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_271_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_609_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_25_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_55_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_760_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_678_out(0),
      O => add_ln51_492_fu_17144_p2(1)
    );
\add_ln51_492_reg_21354[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000101170117177F"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_271_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_609_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_25_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_678_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_760_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_55_out(0),
      O => add_ln51_492_fu_17144_p2(2)
    );
\add_ln51_497_reg_21359[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_690_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_676_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_661_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_2_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_99_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_304_out(0),
      O => add_ln51_497_fu_17182_p2(0)
    );
\add_ln51_497_reg_21359[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"177E7EE87EE8E881"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_2_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_661_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_304_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_99_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_676_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_690_out(0),
      O => add_ln51_497_fu_17182_p2(1)
    );
\add_ln51_497_reg_21359[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000101170117177F"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_2_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_661_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_304_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_690_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_676_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_99_out(0),
      O => add_ln51_497_fu_17182_p2(2)
    );
\add_ln51_4_reg_20854[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_211_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_634_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_395_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_288_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_605_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_374_out(0),
      O => add_ln51_4_fu_14244_p2(0)
    );
\add_ln51_4_reg_20854[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8117177E177E7EE8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_605_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_288_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_374_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_634_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_211_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_395_out(0),
      O => add_ln51_4_fu_14244_p2(1)
    );
\add_ln51_4_reg_20854[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEE8E880E8808000"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_374_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_288_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_605_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_395_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_211_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_634_out(0),
      O => add_ln51_4_fu_14244_p2(2)
    );
\add_ln51_503_reg_21364[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_500_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_76_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_33_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_145_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_376_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_198_out(0),
      O => add_ln51_503_fu_17220_p2(0)
    );
\add_ln51_503_reg_21364[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"177E7EE87EE8E881"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_145_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_33_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_198_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_376_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_76_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_500_out(0),
      O => add_ln51_503_fu_17220_p2(1)
    );
\add_ln51_503_reg_21364[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000101170117177F"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_145_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_33_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_198_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_500_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_76_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_376_out(0),
      O => add_ln51_503_fu_17220_p2(2)
    );
\add_ln51_508_reg_21369[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_571_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_624_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_328_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_113_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_107_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_426_out(0),
      O => add_ln51_508_fu_17258_p2(0)
    );
\add_ln51_508_reg_21369[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"177E7EE87EE8E881"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_113_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_328_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_426_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_107_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_624_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_571_out(0),
      O => add_ln51_508_fu_17258_p2(1)
    );
\add_ln51_508_reg_21369[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000101170117177F"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_113_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_328_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_426_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_571_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_624_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_107_out(0),
      O => add_ln51_508_fu_17258_p2(2)
    );
\add_ln51_515_reg_21374[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_313_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_394_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_674_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_757_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_140_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_733_out(0),
      O => add_ln51_515_fu_17296_p2(0)
    );
\add_ln51_515_reg_21374[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"177E7EE87EE8E881"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_757_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_674_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_733_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_140_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_394_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_313_out(0),
      O => add_ln51_515_fu_17296_p2(1)
    );
\add_ln51_515_reg_21374[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000101170117177F"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_757_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_674_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_733_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_313_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_394_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_140_out(0),
      O => add_ln51_515_fu_17296_p2(2)
    );
\add_ln51_520_reg_21379[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_79_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_728_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_547_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_707_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_781_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_47_out(0),
      O => add_ln51_520_fu_17334_p2(0)
    );
\add_ln51_520_reg_21379[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"177E7EE87EE8E881"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_707_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_547_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_47_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_781_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_728_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_79_out(0),
      O => add_ln51_520_fu_17334_p2(1)
    );
\add_ln51_520_reg_21379[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000101170117177F"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_707_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_547_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_47_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_79_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_728_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_781_out(0),
      O => add_ln51_520_fu_17334_p2(2)
    );
\add_ln51_526_reg_21384[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_32_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_576_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_34_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_128_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_130_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_214_out(0),
      O => add_ln51_526_fu_17372_p2(0)
    );
\add_ln51_526_reg_21384[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"177E7EE87EE8E881"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_128_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_34_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_214_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_130_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_576_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_32_out(0),
      O => add_ln51_526_fu_17372_p2(1)
    );
\add_ln51_526_reg_21384[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000101170117177F"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_128_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_34_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_214_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_32_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_576_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_130_out(0),
      O => add_ln51_526_fu_17372_p2(2)
    );
\add_ln51_528_reg_21389[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_738_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_321_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_716_out(0),
      O => \X0_input_738_fu_6140_reg[0]_0\
    );
\add_ln51_528_reg_21389[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_321_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_716_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_738_out(0),
      O => add_ln51_528_fu_17384_p2(0)
    );
\add_ln51_529_reg_21394[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_596_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_659_out(0),
      O => \X0_input_596_fu_5572_reg[0]_0\
    );
\add_ln51_529_reg_21394[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_659_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_596_out(0),
      O => \X0_input_659_fu_5824_reg[0]_0\
    );
\add_ln51_52_reg_20904[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_487_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_92_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_472_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_147_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_706_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_299_out(0),
      O => add_ln51_52_fu_14534_p2(0)
    );
\add_ln51_52_reg_20904[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8117177E177E7EE8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_706_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_147_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_299_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_92_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_487_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_472_out(0),
      O => add_ln51_52_fu_14534_p2(1)
    );
\add_ln51_52_reg_20904[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEE8E880E8808000"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_299_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_147_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_706_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_472_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_487_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_92_out(0),
      O => add_ln51_52_fu_14534_p2(2)
    );
\add_ln51_530_reg_21399[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_449_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_754_out(0),
      O => \X0_input_449_fu_4984_reg[0]_0\
    );
\add_ln51_530_reg_21399[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_754_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_449_out(0),
      O => \X0_input_754_fu_6204_reg[0]_0\
    );
\add_ln51_540_reg_21404[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_235_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_723_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_645_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_339_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_477_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_172_out(0),
      O => add_ln51_540_fu_17434_p2(0)
    );
\add_ln51_540_reg_21404[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"177E7EE87EE8E881"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_339_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_645_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_172_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_477_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_723_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_235_out(0),
      O => add_ln51_540_fu_17434_p2(1)
    );
\add_ln51_540_reg_21404[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000101170117177F"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_339_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_645_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_172_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_235_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_723_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_477_out(0),
      O => add_ln51_540_fu_17434_p2(2)
    );
\add_ln51_545_reg_21409[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_125_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_573_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_415_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_135_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_550_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_586_out(0),
      O => add_ln51_545_fu_17472_p2(0)
    );
\add_ln51_545_reg_21409[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"177E7EE87EE8E881"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_135_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_415_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_586_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_550_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_573_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_125_out(0),
      O => add_ln51_545_fu_17472_p2(1)
    );
\add_ln51_545_reg_21409[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000101170117177F"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_135_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_415_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_586_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_125_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_573_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_550_out(0),
      O => add_ln51_545_fu_17472_p2(2)
    );
\add_ln51_551_reg_21414[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_424_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_302_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_396_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_275_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_247_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_625_out(0),
      O => add_ln51_551_fu_17510_p2(0)
    );
\add_ln51_551_reg_21414[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"177E7EE87EE8E881"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_275_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_396_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_625_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_247_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_302_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_424_out(0),
      O => add_ln51_551_fu_17510_p2(1)
    );
\add_ln51_551_reg_21414[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000101170117177F"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_275_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_396_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_625_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_424_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_302_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_247_out(0),
      O => add_ln51_551_fu_17510_p2(2)
    );
\add_ln51_556_reg_21419[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_489_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_407_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_98_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_264_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_62_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_561_out(0),
      O => add_ln51_556_fu_17548_p2(0)
    );
\add_ln51_556_reg_21419[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"177E7EE87EE8E881"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_264_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_98_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_561_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_62_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_407_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_489_out(0),
      O => add_ln51_556_fu_17548_p2(1)
    );
\add_ln51_556_reg_21419[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000101170117177F"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_264_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_98_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_561_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_489_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_407_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_62_out(0),
      O => add_ln51_556_fu_17548_p2(2)
    );
\add_ln51_563_reg_21424[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_84_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_709_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_347_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_539_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_408_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_201_out(0),
      O => add_ln51_563_fu_17586_p2(0)
    );
\add_ln51_563_reg_21424[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"177E7EE87EE8E881"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_539_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_347_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_201_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_408_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_709_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_84_out(0),
      O => add_ln51_563_fu_17586_p2(1)
    );
\add_ln51_563_reg_21424[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000101170117177F"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_539_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_347_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_201_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_84_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_709_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_408_out(0),
      O => add_ln51_563_fu_17586_p2(2)
    );
\add_ln51_568_reg_21429[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_555_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_294_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_397_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_88_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_548_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_168_out(0),
      O => add_ln51_568_fu_17624_p2(0)
    );
\add_ln51_568_reg_21429[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"177E7EE87EE8E881"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_88_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_397_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_168_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_548_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_294_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_555_out(0),
      O => add_ln51_568_fu_17624_p2(1)
    );
\add_ln51_568_reg_21429[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000101170117177F"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_88_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_397_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_168_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_555_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_294_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_548_out(0),
      O => add_ln51_568_fu_17624_p2(2)
    );
\add_ln51_574_reg_21434[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_30_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_102_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_39_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_141_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_585_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_751_out(0),
      O => add_ln51_574_fu_17662_p2(0)
    );
\add_ln51_574_reg_21434[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"177E7EE87EE8E881"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_141_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_39_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_751_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_585_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_102_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_30_out(0),
      O => add_ln51_574_fu_17662_p2(1)
    );
\add_ln51_574_reg_21434[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000101170117177F"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_141_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_39_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_751_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_30_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_102_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_585_out(0),
      O => add_ln51_574_fu_17662_p2(2)
    );
\add_ln51_576_reg_21439[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_650_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_335_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_273_out(0),
      O => \X0_input_650_fu_5788_reg[0]_0\
    );
\add_ln51_576_reg_21439[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_335_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_273_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_650_out(0),
      O => add_ln51_576_fu_17674_p2(0)
    );
\add_ln51_577_reg_21444[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_290_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_349_out(0),
      O => \X0_input_290_fu_4348_reg[0]_0\
    );
\add_ln51_577_reg_21444[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_349_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_290_out(0),
      O => \X0_input_349_fu_4584_reg[0]_0\
    );
\add_ln51_578_reg_21449[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_668_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_280_out(0),
      O => \X0_input_668_fu_5860_reg[0]_0\
    );
\add_ln51_578_reg_21449[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_280_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_668_out(0),
      O => \X0_input_280_fu_4308_reg[0]_0\
    );
\add_ln51_57_reg_20909[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_691_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_636_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_212_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_244_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_317_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_675_out(0),
      O => add_ln51_57_fu_14572_p2(0)
    );
\add_ln51_57_reg_20909[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8117177E177E7EE8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_317_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_244_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_675_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_636_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_691_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_212_out(0),
      O => add_ln51_57_fu_14572_p2(1)
    );
\add_ln51_57_reg_20909[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEE8E880E8808000"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_675_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_244_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_317_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_212_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_691_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_636_out(0),
      O => add_ln51_57_fu_14572_p2(2)
    );
\add_ln51_590_reg_21454[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_258_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_581_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_156_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_657_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_254_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_630_out(0),
      O => add_ln51_590_fu_17724_p2(0)
    );
\add_ln51_590_reg_21454[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"177E7EE87EE8E881"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_657_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_156_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_630_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_254_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_581_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_258_out(0),
      O => add_ln51_590_fu_17724_p2(1)
    );
\add_ln51_590_reg_21454[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000101170117177F"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_657_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_156_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_630_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_258_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_581_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_254_out(0),
      O => add_ln51_590_fu_17724_p2(2)
    );
\add_ln51_595_reg_21459[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_572_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_387_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_112_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_567_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_183_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_718_out(0),
      O => add_ln51_595_fu_17762_p2(0)
    );
\add_ln51_595_reg_21459[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"177E7EE87EE8E881"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_567_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_112_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_718_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_183_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_387_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_572_out(0),
      O => add_ln51_595_fu_17762_p2(1)
    );
\add_ln51_595_reg_21459[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000101170117177F"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_567_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_112_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_718_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_572_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_387_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_183_out(0),
      O => add_ln51_595_fu_17762_p2(2)
    );
\add_ln51_601_reg_21464[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_527_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_540_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_298_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_253_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_425_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_133_out(0),
      O => add_ln51_601_fu_17800_p2(0)
    );
\add_ln51_601_reg_21464[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"177E7EE87EE8E881"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_253_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_298_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_133_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_425_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_540_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_527_out(0),
      O => add_ln51_601_fu_17800_p2(1)
    );
\add_ln51_601_reg_21464[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000101170117177F"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_253_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_298_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_133_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_527_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_540_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_425_out(0),
      O => add_ln51_601_fu_17800_p2(2)
    );
\add_ln51_606_reg_21469[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_730_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_251_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_768_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_593_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_613_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_765_out(0),
      O => add_ln51_606_fu_17838_p2(0)
    );
\add_ln51_606_reg_21469[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"177E7EE87EE8E881"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_593_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_768_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_765_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_613_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_251_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_730_out(0),
      O => add_ln51_606_fu_17838_p2(1)
    );
\add_ln51_606_reg_21469[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000101170117177F"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_593_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_768_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_765_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_730_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_251_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_613_out(0),
      O => add_ln51_606_fu_17838_p2(2)
    );
\add_ln51_613_reg_21474[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_146_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_22_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_390_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_333_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_619_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_351_out(0),
      O => add_ln51_613_fu_17876_p2(0)
    );
\add_ln51_613_reg_21474[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"177E7EE87EE8E881"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_333_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_390_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_351_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_619_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_22_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_146_out(0),
      O => add_ln51_613_fu_17876_p2(1)
    );
\add_ln51_613_reg_21474[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000101170117177F"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_333_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_390_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_351_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_146_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_22_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_619_out(0),
      O => add_ln51_613_fu_17876_p2(2)
    );
\add_ln51_618_reg_21479[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_5_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_378_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_774_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_29_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_528_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_643_out(0),
      O => add_ln51_618_fu_17914_p2(0)
    );
\add_ln51_618_reg_21479[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"177E7EE87EE8E881"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_29_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_774_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_643_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_528_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_378_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_5_out(0),
      O => add_ln51_618_fu_17914_p2(1)
    );
\add_ln51_618_reg_21479[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000101170117177F"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_29_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_774_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_643_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_5_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_378_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_528_out(0),
      O => add_ln51_618_fu_17914_p2(2)
    );
\add_ln51_624_reg_21484[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_762_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_67_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_610_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_250_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_111_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_224_out(0),
      O => add_ln51_624_fu_17952_p2(0)
    );
\add_ln51_624_reg_21484[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"177E7EE87EE8E881"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_250_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_610_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_224_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_111_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_67_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_762_out(0),
      O => add_ln51_624_fu_17952_p2(1)
    );
\add_ln51_624_reg_21484[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000101170117177F"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_250_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_610_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_224_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_762_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_67_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_111_out(0),
      O => add_ln51_624_fu_17952_p2(2)
    );
\add_ln51_626_reg_21489[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_295_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_454_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_530_out(0),
      O => \X0_input_295_fu_4368_reg[0]_0\
    );
\add_ln51_626_reg_21489[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_454_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_530_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_295_out(0),
      O => add_ln51_626_fu_17964_p2(0)
    );
\add_ln51_627_reg_21494[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_367_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_568_out(0),
      O => \X0_input_367_fu_4656_reg[0]_0\
    );
\add_ln51_627_reg_21494[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_568_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_367_out(0),
      O => \X0_input_568_fu_5460_reg[0]_0\
    );
\add_ln51_628_reg_21499[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_745_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_291_out(0),
      O => \X0_input_745_fu_6168_reg[0]_0\
    );
\add_ln51_628_reg_21499[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_291_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_745_out(0),
      O => \X0_input_291_fu_4352_reg[0]_0\
    );
\add_ln51_638_reg_21504[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_473_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_77_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_246_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_783_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_61_out(0),
      O => add_ln51_638_fu_18014_p2(0)
    );
\add_ln51_638_reg_21504[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"177E7EE87EE8E881"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_246_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_61_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_783_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_77_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_473_out(0),
      O => add_ln51_638_fu_18014_p2(1)
    );
\add_ln51_638_reg_21504[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000101170117177F"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_246_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_61_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_473_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_77_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_783_out(0),
      O => add_ln51_638_fu_18014_p2(2)
    );
\add_ln51_63_reg_20914[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_646_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_287_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_231_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_715_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_24_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_28_out(0),
      O => add_ln51_63_fu_14610_p2(0)
    );
\add_ln51_63_reg_20914[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8117177E177E7EE8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_24_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_715_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_28_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_287_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_646_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_231_out(0),
      O => add_ln51_63_fu_14610_p2(1)
    );
\add_ln51_63_reg_20914[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEE8E880E8808000"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_28_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_715_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_24_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_231_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_646_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_287_out(0),
      O => add_ln51_63_fu_14610_p2(2)
    );
\add_ln51_643_reg_21509[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_732_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_542_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_362_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_265_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_687_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_590_out(0),
      O => add_ln51_643_fu_18052_p2(0)
    );
\add_ln51_643_reg_21509[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"177E7EE87EE8E881"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_265_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_362_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_590_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_687_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_542_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_732_out(0),
      O => add_ln51_643_fu_18052_p2(1)
    );
\add_ln51_643_reg_21509[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000101170117177F"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_265_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_362_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_590_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_732_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_542_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_687_out(0),
      O => add_ln51_643_fu_18052_p2(2)
    );
\add_ln51_649_reg_21514[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_549_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_360_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_420_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_577_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_122_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_308_out(0),
      O => add_ln51_649_fu_18090_p2(0)
    );
\add_ln51_649_reg_21514[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"177E7EE87EE8E881"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_577_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_420_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_308_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_122_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_360_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_549_out(0),
      O => add_ln51_649_fu_18090_p2(1)
    );
\add_ln51_649_reg_21514[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000101170117177F"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_577_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_420_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_308_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_549_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_360_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_122_out(0),
      O => add_ln51_649_fu_18090_p2(2)
    );
\add_ln51_654_reg_21519[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_319_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_274_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_556_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_262_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_73_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_702_out(0),
      O => add_ln51_654_fu_18128_p2(0)
    );
\add_ln51_654_reg_21519[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"177E7EE87EE8E881"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_262_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_556_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_702_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_73_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_274_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_319_out(0),
      O => add_ln51_654_fu_18128_p2(1)
    );
\add_ln51_654_reg_21519[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000101170117177F"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_262_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_556_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_702_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_319_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_274_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_73_out(0),
      O => add_ln51_654_fu_18128_p2(2)
    );
\add_ln51_661_reg_21524[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_311_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_655_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_249_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_759_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_188_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_393_out(0),
      O => add_ln51_661_fu_18166_p2(0)
    );
\add_ln51_661_reg_21524[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"177E7EE87EE8E881"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_759_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_249_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_393_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_188_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_655_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_311_out(0),
      O => add_ln51_661_fu_18166_p2(1)
    );
\add_ln51_661_reg_21524[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000101170117177F"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_759_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_249_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_393_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_311_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_655_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_188_out(0),
      O => add_ln51_661_fu_18166_p2(2)
    );
\add_ln51_666_reg_21529[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_134_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_263_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_197_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_529_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_541_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_159_out(0),
      O => add_ln51_666_fu_18204_p2(0)
    );
\add_ln51_666_reg_21529[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"177E7EE87EE8E881"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_529_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_197_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_159_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_541_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_263_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_134_out(0),
      O => add_ln51_666_fu_18204_p2(1)
    );
\add_ln51_666_reg_21529[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000101170117177F"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_529_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_197_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_159_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_134_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_263_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_541_out(0),
      O => add_ln51_666_fu_18204_p2(2)
    );
\add_ln51_672_reg_21534[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_331_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_375_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_248_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_353_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_66_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_463_out(0),
      O => add_ln51_672_fu_18242_p2(0)
    );
\add_ln51_672_reg_21534[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"177E7EE87EE8E881"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_353_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_248_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_463_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_66_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_375_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_331_out(0),
      O => add_ln51_672_fu_18242_p2(1)
    );
\add_ln51_672_reg_21534[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000101170117177F"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_353_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_248_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_463_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_331_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_375_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_66_out(0),
      O => add_ln51_672_fu_18242_p2(2)
    );
\add_ln51_674_reg_21539[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_597_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_9_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_63_out(0),
      O => \X0_input_597_fu_5576_reg[0]_0\
    );
\add_ln51_674_reg_21539[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_9_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_63_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_597_out(0),
      O => add_ln51_674_fu_18254_p2(0)
    );
\add_ln51_675_reg_21544[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_218_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_557_out(0),
      O => \X0_input_218_fu_4060_reg[0]_0\
    );
\add_ln51_675_reg_21544[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_557_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_218_out(0),
      O => \X0_input_557_fu_5416_reg[0]_0\
    );
\add_ln51_676_reg_21549[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_447_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_753_out(0),
      O => \X0_input_447_fu_4976_reg[0]_0\
    );
\add_ln51_676_reg_21549[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_753_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_447_out(0),
      O => \X0_input_753_fu_6200_reg[0]_0\
    );
\add_ln51_687_reg_21554[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_462_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_653_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_727_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_245_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_737_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_36_out(0),
      O => add_ln51_687_fu_18304_p2(0)
    );
\add_ln51_687_reg_21554[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"177E7EE87EE8E881"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_245_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_727_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_36_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_737_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_653_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_462_out(0),
      O => add_ln51_687_fu_18304_p2(1)
    );
\add_ln51_687_reg_21554[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000101170117177F"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_245_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_727_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_36_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_462_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_653_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_737_out(0),
      O => add_ln51_687_fu_18304_p2(2)
    );
\add_ln51_68_reg_20919[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_486_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_722_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_742_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_217_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_383_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_453_out(0),
      O => add_ln51_68_fu_14648_p2(0)
    );
\add_ln51_68_reg_20919[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8117177E177E7EE8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_383_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_217_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_453_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_722_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_486_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_742_out(0),
      O => add_ln51_68_fu_14648_p2(1)
    );
\add_ln51_68_reg_20919[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEE8E880E8808000"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_453_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_217_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_383_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_742_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_486_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_722_out(0),
      O => add_ln51_68_fu_14648_p2(2)
    );
\add_ln51_692_reg_21559[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_641_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_180_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_563_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_80_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_322_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_434_out(0),
      O => add_ln51_692_fu_18342_p2(0)
    );
\add_ln51_692_reg_21559[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"177E7EE87EE8E881"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_80_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_563_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_434_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_322_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_180_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_641_out(0),
      O => add_ln51_692_fu_18342_p2(1)
    );
\add_ln51_692_reg_21559[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000101170117177F"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_80_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_563_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_434_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_641_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_180_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_322_out(0),
      O => add_ln51_692_fu_18342_p2(2)
    );
\add_ln51_698_reg_21564[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_101_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_419_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_136_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_60_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_105_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_266_out(0),
      O => add_ln51_698_fu_18380_p2(0)
    );
\add_ln51_698_reg_21564[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"177E7EE87EE8E881"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_60_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_136_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_266_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_105_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_419_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_101_out(0),
      O => add_ln51_698_fu_18380_p2(1)
    );
\add_ln51_698_reg_21564[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000101170117177F"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_60_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_136_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_266_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_101_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_419_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_105_out(0),
      O => add_ln51_698_fu_18380_p2(2)
    );
\add_ln51_703_reg_21569[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_446_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_578_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_49_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_601_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_162_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_282_out(0),
      O => add_ln51_703_fu_18418_p2(0)
    );
\add_ln51_703_reg_21569[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"177E7EE87EE8E881"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_601_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_49_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_282_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_162_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_578_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_446_out(0),
      O => add_ln51_703_fu_18418_p2(1)
    );
\add_ln51_703_reg_21569[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000101170117177F"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_601_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_49_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_282_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_446_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_578_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_162_out(0),
      O => add_ln51_703_fu_18418_p2(2)
    );
\add_ln51_710_reg_21574[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_594_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_386_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_154_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_110_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_693_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_223_out(0),
      O => add_ln51_710_fu_18456_p2(0)
    );
\add_ln51_710_reg_21574[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"177E7EE87EE8E881"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_110_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_154_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_223_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_693_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_386_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_594_out(0),
      O => add_ln51_710_fu_18456_p2(1)
    );
\add_ln51_710_reg_21574[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000101170117177F"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_110_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_154_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_223_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_594_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_386_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_693_out(0),
      O => add_ln51_710_fu_18456_p2(2)
    );
\add_ln51_715_reg_21579[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_118_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_327_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_243_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_750_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_157_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_380_out(0),
      O => add_ln51_715_fu_18494_p2(0)
    );
\add_ln51_715_reg_21579[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"177E7EE87EE8E881"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_750_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_243_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_380_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_157_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_327_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_118_out(0),
      O => add_ln51_715_fu_18494_p2(1)
    );
\add_ln51_715_reg_21579[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000101170117177F"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_750_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_243_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_380_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_118_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_327_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_157_out(0),
      O => add_ln51_715_fu_18494_p2(2)
    );
\add_ln51_721_reg_21584[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_389_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_614_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_193_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_340_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_267_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_695_out(0),
      O => add_ln51_721_fu_18532_p2(0)
    );
\add_ln51_721_reg_21584[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"177E7EE87EE8E881"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_340_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_193_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_695_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_267_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_614_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_389_out(0),
      O => add_ln51_721_fu_18532_p2(1)
    );
\add_ln51_721_reg_21584[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000101170117177F"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_340_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_193_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_695_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_389_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_614_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_267_out(0),
      O => add_ln51_721_fu_18532_p2(2)
    );
\add_ln51_723_reg_21589[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_767_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_770_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_12_out(0),
      O => \X0_input_767_fu_6256_reg[0]_0\
    );
\add_ln51_723_reg_21589[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_770_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_12_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_767_out(0),
      O => add_ln51_723_fu_18544_p2(0)
    );
\add_ln51_724_reg_21594[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_617_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_40_out(0),
      O => \X0_input_617_fu_5656_reg[0]_0\
    );
\add_ln51_724_reg_21594[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_40_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_617_out(0),
      O => \X0_input_40_fu_3348_reg[0]_0\
    );
\add_ln51_725_reg_21599[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_190_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_631_out(0),
      O => \X0_input_190_fu_3948_reg[0]_0\
    );
\add_ln51_725_reg_21599[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_631_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_190_out(0),
      O => \X0_input_631_fu_5712_reg[0]_0\
    );
\add_ln51_735_reg_21604[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_137_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_364_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_346_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_338_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_773_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_569_out(0),
      O => add_ln51_735_fu_18594_p2(0)
    );
\add_ln51_735_reg_21604[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"177E7EE87EE8E881"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_338_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_346_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_569_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_773_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_364_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_137_out(0),
      O => add_ln51_735_fu_18594_p2(1)
    );
\add_ln51_735_reg_21604[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000101170117177F"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_338_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_346_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_569_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_137_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_364_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_773_out(0),
      O => add_ln51_735_fu_18594_p2(2)
    );
\add_ln51_740_reg_21609[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_439_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_306_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_309_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_196_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_533_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_558_out(0),
      O => add_ln51_740_fu_18632_p2(0)
    );
\add_ln51_740_reg_21609[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"177E7EE87EE8E881"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_196_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_309_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_558_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_533_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_306_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_439_out(0),
      O => add_ln51_740_fu_18632_p2(1)
    );
\add_ln51_740_reg_21609[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000101170117177F"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_196_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_309_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_558_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_439_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_306_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_533_out(0),
      O => add_ln51_740_fu_18632_p2(2)
    );
\add_ln51_746_reg_21614[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_392_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_761_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_377_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_423_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_207_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_776_out(0),
      O => add_ln51_746_fu_18670_p2(0)
    );
\add_ln51_746_reg_21614[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"177E7EE87EE8E881"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_423_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_377_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_776_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_207_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_761_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_392_out(0),
      O => add_ln51_746_fu_18670_p2(1)
    );
\add_ln51_746_reg_21614[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000101170117177F"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_423_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_377_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_776_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_392_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_761_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_207_out(0),
      O => add_ln51_746_fu_18670_p2(2)
    );
\add_ln51_751_reg_21619[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_574_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_292_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_171_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_406_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_729_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_598_out(0),
      O => add_ln51_751_fu_18708_p2(0)
    );
\add_ln51_751_reg_21619[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"177E7EE87EE8E881"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_406_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_171_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_598_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_729_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_292_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_574_out(0),
      O => add_ln51_751_fu_18708_p2(1)
    );
\add_ln51_751_reg_21619[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000101170117177F"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_406_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_171_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_598_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_574_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_292_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_729_out(0),
      O => add_ln51_751_fu_18708_p2(2)
    );
\add_ln51_758_reg_21624[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_658_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_564_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_445_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_747_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_669_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_452_out(0),
      O => add_ln51_758_fu_18746_p2(0)
    );
\add_ln51_758_reg_21624[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"177E7EE87EE8E881"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_747_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_445_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_452_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_669_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_564_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_658_out(0),
      O => add_ln51_758_fu_18746_p2(1)
    );
\add_ln51_758_reg_21624[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000101170117177F"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_747_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_445_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_452_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_658_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_564_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_669_out(0),
      O => add_ln51_758_fu_18746_p2(2)
    );
\add_ln51_75_reg_20924[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_660_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_532_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_8_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_74_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_59_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_69_out(0),
      O => add_ln51_75_fu_14686_p2(0)
    );
\add_ln51_75_reg_20924[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8117177E177E7EE8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_59_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_74_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_69_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_532_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_660_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_8_out(0),
      O => add_ln51_75_fu_14686_p2(1)
    );
\add_ln51_75_reg_20924[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEE8E880E8808000"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_69_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_74_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_59_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_8_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_660_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_532_out(0),
      O => add_ln51_75_fu_14686_p2(2)
    );
\add_ln51_763_reg_21629[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_87_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_779_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_348_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_296_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_169_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_758_out(0),
      O => add_ln51_763_fu_18784_p2(0)
    );
\add_ln51_763_reg_21629[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"177E7EE87EE8E881"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_296_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_348_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_758_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_169_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_779_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_87_out(0),
      O => add_ln51_763_fu_18784_p2(1)
    );
\add_ln51_763_reg_21629[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000101170117177F"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_296_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_348_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_758_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_87_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_779_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_169_out(0),
      O => add_ln51_763_fu_18784_p2(2)
    );
\add_ln51_769_reg_21634[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_320_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_583_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_587_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_303_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_483_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_187_out(0),
      O => add_ln51_769_fu_18822_p2(0)
    );
\add_ln51_769_reg_21634[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"177E7EE87EE8E881"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_303_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_587_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_187_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_483_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_583_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_320_out(0),
      O => add_ln51_769_fu_18822_p2(1)
    );
\add_ln51_769_reg_21634[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000101170117177F"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_303_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_587_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_187_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_320_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_583_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_483_out(0),
      O => add_ln51_769_fu_18822_p2(2)
    );
\add_ln51_771_reg_21639[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_4_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_222_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_70_out(0),
      O => \X0_input_4_fu_3204_reg[0]_0\
    );
\add_ln51_771_reg_21639[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_222_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_70_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_4_out(0),
      O => add_ln51_771_fu_18834_p2(0)
    );
\add_ln51_772_reg_21644[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_724_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_710_out(0),
      O => \X0_input_724_fu_6084_reg[0]_0\
    );
\add_ln51_772_reg_21644[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_710_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_724_out(0),
      O => \X0_input_710_fu_6028_reg[0]_0\
    );
\add_ln51_773_reg_21649[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_359_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_167_out(0),
      O => \X0_input_359_fu_4624_reg[0]_0\
    );
\add_ln51_773_reg_21649[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_167_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_359_out(0),
      O => \X0_input_167_fu_3856_reg[0]_0\
    );
\add_ln51_80_reg_20929[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_673_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_276_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_543_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_399_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_46_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_551_out(0),
      O => add_ln51_80_fu_14724_p2(0)
    );
\add_ln51_80_reg_20929[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8117177E177E7EE8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_46_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_399_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_551_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_276_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_673_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_543_out(0),
      O => add_ln51_80_fu_14724_p2(1)
    );
\add_ln51_80_reg_20929[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEE8E880E8808000"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_551_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_399_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_46_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_543_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_673_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_276_out(0),
      O => add_ln51_80_fu_14724_p2(2)
    );
\add_ln51_86_reg_20934[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_461_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_143_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_485_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_357_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_342_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_471_out(0),
      O => add_ln51_86_fu_14762_p2(0)
    );
\add_ln51_86_reg_20934[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8117177E177E7EE8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_342_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_357_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_471_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_143_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_461_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_485_out(0),
      O => add_ln51_86_fu_14762_p2(1)
    );
\add_ln51_86_reg_20934[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEE8E880E8808000"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_471_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_357_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_342_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_485_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_461_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_143_out(0),
      O => add_ln51_86_fu_14762_p2(2)
    );
\add_ln51_88_reg_20939[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_10_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_151_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_344_out(0),
      O => add_ln51_88_fu_14774_p2(0)
    );
\add_ln51_88_reg_20939[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_151_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_344_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_10_out(0),
      O => add_ln51_88_fu_14774_p2(1)
    );
\add_ln51_89_reg_20944[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_242_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_708_out(0),
      O => add_ln51_89_fu_14780_p2(0)
    );
\add_ln51_89_reg_20944[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_708_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_242_out(0),
      O => add_ln51_89_fu_14780_p2(1)
    );
\add_ln51_90_reg_20949[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_764_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_7_out(0),
      O => add_ln51_90_fu_14786_p2(0)
    );
\add_ln51_90_reg_20949[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_7_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_764_out(0),
      O => add_ln51_90_fu_14786_p2(1)
    );
\add_ln51_9_reg_20859[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_591_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_175_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_402_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_534_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_109_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_552_out(0),
      O => add_ln51_9_fu_14282_p2(0)
    );
\add_ln51_9_reg_20859[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8117177E177E7EE8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_109_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_534_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_552_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_175_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_591_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_402_out(0),
      O => add_ln51_9_fu_14282_p2(1)
    );
\add_ln51_9_reg_20859[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEE8E880E8808000"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_552_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_534_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_109_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_402_out(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_591_out(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_175_out(0),
      O => add_ln51_9_fu_14282_p2(2)
    );
add_ln92_fu_11865_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => add_ln92_fu_11865_p2_carry_n_5,
      CO(2) => add_ln92_fu_11865_p2_carry_n_6,
      CO(1) => add_ln92_fu_11865_p2_carry_n_7,
      CO(0) => add_ln92_fu_11865_p2_carry_n_8,
      CYINIT => '0',
      DI(3 downto 1) => Q(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => NLW_add_ln92_fu_11865_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 1) => S(2 downto 0),
      S(0) => Q(0)
    );
\add_ln92_fu_11865_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => add_ln92_fu_11865_p2_carry_n_5,
      CO(3) => \add_ln92_fu_11865_p2_carry__0_n_5\,
      CO(2) => \add_ln92_fu_11865_p2_carry__0_n_6\,
      CO(1) => \add_ln92_fu_11865_p2_carry__0_n_7\,
      CO(0) => \add_ln92_fu_11865_p2_carry__0_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3 downto 0) => \NLW_add_ln92_fu_11865_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \add_ln92_fu_11865_p2_carry__1_0\(3 downto 0)
    );
\add_ln92_fu_11865_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln92_fu_11865_p2_carry__0_n_5\,
      CO(3) => \add_ln92_fu_11865_p2_carry__1_n_5\,
      CO(2) => \add_ln92_fu_11865_p2_carry__1_n_6\,
      CO(1) => \add_ln92_fu_11865_p2_carry__1_n_7\,
      CO(0) => \add_ln92_fu_11865_p2_carry__1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3 downto 0) => \NLW_add_ln92_fu_11865_p2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \add_ln92_fu_11865_p2_carry__2_0\(3 downto 0)
    );
\add_ln92_fu_11865_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln92_fu_11865_p2_carry__1_n_5\,
      CO(3) => \add_ln92_fu_11865_p2_carry__2_n_5\,
      CO(2) => \add_ln92_fu_11865_p2_carry__2_n_6\,
      CO(1) => \add_ln92_fu_11865_p2_carry__2_n_7\,
      CO(0) => \add_ln92_fu_11865_p2_carry__2_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3 downto 0) => \NLW_add_ln92_fu_11865_p2_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \add_ln92_fu_11865_p2_carry__3_0\(3 downto 0)
    );
\add_ln92_fu_11865_p2_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln92_fu_11865_p2_carry__2_n_5\,
      CO(3) => \add_ln92_fu_11865_p2_carry__3_n_5\,
      CO(2) => \add_ln92_fu_11865_p2_carry__3_n_6\,
      CO(1) => \add_ln92_fu_11865_p2_carry__3_n_7\,
      CO(0) => \add_ln92_fu_11865_p2_carry__3_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3 downto 0) => \NLW_add_ln92_fu_11865_p2_carry__3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \add_ln92_fu_11865_p2_carry__4_0\(3 downto 0)
    );
\add_ln92_fu_11865_p2_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln92_fu_11865_p2_carry__3_n_5\,
      CO(3) => \add_ln92_fu_11865_p2_carry__4_n_5\,
      CO(2) => \add_ln92_fu_11865_p2_carry__4_n_6\,
      CO(1) => \add_ln92_fu_11865_p2_carry__4_n_7\,
      CO(0) => \add_ln92_fu_11865_p2_carry__4_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => Q(23 downto 20),
      O(3) => add_ln92_fu_11865_p2(30),
      O(2 downto 0) => \NLW_add_ln92_fu_11865_p2_carry__4_O_UNCONNECTED\(2 downto 0),
      S(3 downto 0) => \add_ln92_fu_11865_p2_carry__5_0\(3 downto 0)
    );
\add_ln92_fu_11865_p2_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln92_fu_11865_p2_carry__4_n_5\,
      CO(3 downto 0) => \NLW_add_ln92_fu_11865_p2_carry__5_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_add_ln92_fu_11865_p2_carry__5_O_UNCONNECTED\(3 downto 1),
      O(0) => add_ln92_fu_11865_p2(31),
      S(3 downto 1) => B"000",
      S(0) => Q(24)
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_28,
      Q => \^ap_enable_reg_pp0_iter1\,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_6
     port map (
      D(9 downto 0) => ap_sig_allocacmp_i_2(9 downto 0),
      add_ln88_fu_11844_p2(7 downto 1) => add_ln88_fu_11844_p2(9 downto 3),
      add_ln88_fu_11844_p2(0) => add_ln88_fu_11844_p2(0),
      \ap_CS_fsm_reg[2]\(1 downto 0) => D(1 downto 0),
      \ap_CS_fsm_reg[2]_0\(1 downto 0) => \ap_CS_fsm_reg[2]\(1 downto 0),
      ap_clk => ap_clk,
      ap_done_cache_reg_0 => \^ap_enable_reg_pp0_iter1\,
      ap_done_cache_reg_1(0) => ap_done_cache_reg(0),
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => flow_control_loop_pipe_sequential_init_U_n_28,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_ap_start_reg => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_ap_start_reg,
      grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_ap_start_reg_reg => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_ap_start_reg_reg,
      \i_2_reg_23648_reg[2]\ => \i_fu_3184_reg_n_5_[2]\,
      \i_2_reg_23648_reg[9]\ => \i_fu_3184_reg_n_5_[9]\,
      i_fu_3184 => i_fu_3184,
      \i_fu_3184_reg[1]\ => flow_control_loop_pipe_sequential_init_U_n_25,
      \i_fu_3184_reg[2]\ => flow_control_loop_pipe_sequential_init_U_n_24,
      \i_fu_3184_reg[4]\ => \i_fu_3184_reg_n_5_[3]\,
      \i_fu_3184_reg[4]_0\ => \i_fu_3184_reg_n_5_[0]\,
      \i_fu_3184_reg[4]_1\ => \i_fu_3184_reg_n_5_[4]\,
      \i_fu_3184_reg[4]_2\ => \i_fu_3184_reg_n_5_[1]\,
      \i_fu_3184_reg[8]\ => \i_fu_3184_reg_n_5_[5]\,
      \i_fu_3184_reg[8]_0\ => \i_fu_3184_reg_n_5_[6]\,
      \i_fu_3184_reg[8]_1\ => \i_fu_3184_reg_n_5_[8]\,
      \i_fu_3184_reg[8]_2\ => \i_fu_3184_reg_n_5_[7]\
    );
\i_2_reg_23648_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ap_sig_allocacmp_i_2(0),
      Q => i_2_reg_23648(0),
      R => '0'
    );
\i_2_reg_23648_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ap_sig_allocacmp_i_2(1),
      Q => i_2_reg_23648(1),
      R => '0'
    );
\i_2_reg_23648_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ap_sig_allocacmp_i_2(2),
      Q => i_2_reg_23648(2),
      R => '0'
    );
\i_2_reg_23648_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ap_sig_allocacmp_i_2(3),
      Q => i_2_reg_23648(3),
      R => '0'
    );
\i_2_reg_23648_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ap_sig_allocacmp_i_2(4),
      Q => i_2_reg_23648(4),
      R => '0'
    );
\i_2_reg_23648_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ap_sig_allocacmp_i_2(5),
      Q => i_2_reg_23648(5),
      R => '0'
    );
\i_2_reg_23648_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ap_sig_allocacmp_i_2(6),
      Q => i_2_reg_23648(6),
      R => '0'
    );
\i_2_reg_23648_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ap_sig_allocacmp_i_2(7),
      Q => i_2_reg_23648(7),
      R => '0'
    );
\i_2_reg_23648_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ap_sig_allocacmp_i_2(8),
      Q => i_2_reg_23648(8),
      R => '0'
    );
\i_2_reg_23648_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ap_sig_allocacmp_i_2(9),
      Q => i_2_reg_23648(9),
      R => '0'
    );
\i_fu_3184_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_3184,
      D => add_ln88_fu_11844_p2(0),
      Q => \i_fu_3184_reg_n_5_[0]\,
      R => '0'
    );
\i_fu_3184_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_3184,
      D => flow_control_loop_pipe_sequential_init_U_n_25,
      Q => \i_fu_3184_reg_n_5_[1]\,
      R => '0'
    );
\i_fu_3184_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_3184,
      D => flow_control_loop_pipe_sequential_init_U_n_24,
      Q => \i_fu_3184_reg_n_5_[2]\,
      R => '0'
    );
\i_fu_3184_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_3184,
      D => add_ln88_fu_11844_p2(3),
      Q => \i_fu_3184_reg_n_5_[3]\,
      R => '0'
    );
\i_fu_3184_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_3184,
      D => add_ln88_fu_11844_p2(4),
      Q => \i_fu_3184_reg_n_5_[4]\,
      R => '0'
    );
\i_fu_3184_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_3184,
      D => add_ln88_fu_11844_p2(5),
      Q => \i_fu_3184_reg_n_5_[5]\,
      R => '0'
    );
\i_fu_3184_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_3184,
      D => add_ln88_fu_11844_p2(6),
      Q => \i_fu_3184_reg_n_5_[6]\,
      R => '0'
    );
\i_fu_3184_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_3184,
      D => add_ln88_fu_11844_p2(7),
      Q => \i_fu_3184_reg_n_5_[7]\,
      R => '0'
    );
\i_fu_3184_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_3184,
      D => add_ln88_fu_11844_p2(8),
      Q => \i_fu_3184_reg_n_5_[8]\,
      R => '0'
    );
\i_fu_3184_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_3184,
      D => add_ln88_fu_11844_p2(9),
      Q => \i_fu_3184_reg_n_5_[9]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_feedforward_Pipeline_VITIS_LOOP_99_2 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    layer1_activations_ce0 : out STD_LOGIC;
    ap_enable_reg_pp0_iter2_reg_0 : out STD_LOGIC;
    DIADI : out STD_LOGIC_VECTOR ( 28 downto 0 );
    \ap_CS_fsm_reg[6]\ : out STD_LOGIC_VECTOR ( 28 downto 0 );
    \ap_CS_fsm_reg[5]\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter1 : out STD_LOGIC;
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 5 downto 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_address0 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_ap_start_reg : in STD_LOGIC;
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_ap_start_reg : in STD_LOGIC;
    grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_layer1_activations_1_ce0 : in STD_LOGIC;
    cnt_3_fu_20822_p2 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    DOBDO : in STD_LOGIC_VECTOR ( 28 downto 0 );
    \ram_reg_i_33__0_0\ : in STD_LOGIC_VECTOR ( 28 downto 0 );
    ap_rst_n : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_feedforward_Pipeline_VITIS_LOOP_99_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_feedforward_Pipeline_VITIS_LOOP_99_2 is
  signal \^addrbwraddr\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal add_ln99_fu_108_p2 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \^ap_enable_reg_pp0_iter1\ : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter2_reg_0\ : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_8 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_ap_ready : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_1_d0 : STD_LOGIC_VECTOR ( 31 downto 3 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_d0 : STD_LOGIC_VECTOR ( 31 downto 3 );
  signal i_fu_380 : STD_LOGIC;
  signal \i_fu_38[7]_i_3_n_5\ : STD_LOGIC;
  signal \i_fu_38_reg_n_5_[1]\ : STD_LOGIC;
  signal \i_fu_38_reg_n_5_[2]\ : STD_LOGIC;
  signal \i_fu_38_reg_n_5_[3]\ : STD_LOGIC;
  signal \i_fu_38_reg_n_5_[4]\ : STD_LOGIC;
  signal \i_fu_38_reg_n_5_[5]\ : STD_LOGIC;
  signal \i_fu_38_reg_n_5_[6]\ : STD_LOGIC;
  signal \i_fu_38_reg_n_5_[7]\ : STD_LOGIC;
  signal layer1_activations_addr_reg_154 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \ram_reg_i_34__0_n_5\ : STD_LOGIC;
  signal \ram_reg_i_34__0_n_6\ : STD_LOGIC;
  signal \ram_reg_i_34__0_n_7\ : STD_LOGIC;
  signal \ram_reg_i_34__0_n_8\ : STD_LOGIC;
  signal \ram_reg_i_35__0_n_5\ : STD_LOGIC;
  signal \ram_reg_i_35__0_n_6\ : STD_LOGIC;
  signal \ram_reg_i_35__0_n_7\ : STD_LOGIC;
  signal \ram_reg_i_35__0_n_8\ : STD_LOGIC;
  signal \ram_reg_i_36__0_n_5\ : STD_LOGIC;
  signal \ram_reg_i_36__0_n_6\ : STD_LOGIC;
  signal \ram_reg_i_36__0_n_7\ : STD_LOGIC;
  signal \ram_reg_i_36__0_n_8\ : STD_LOGIC;
  signal \ram_reg_i_37__0_n_5\ : STD_LOGIC;
  signal \ram_reg_i_37__0_n_6\ : STD_LOGIC;
  signal \ram_reg_i_37__0_n_7\ : STD_LOGIC;
  signal \ram_reg_i_37__0_n_8\ : STD_LOGIC;
  signal \ram_reg_i_38__0_n_5\ : STD_LOGIC;
  signal \ram_reg_i_38__0_n_6\ : STD_LOGIC;
  signal \ram_reg_i_38__0_n_7\ : STD_LOGIC;
  signal \ram_reg_i_38__0_n_8\ : STD_LOGIC;
  signal \ram_reg_i_39__0_n_5\ : STD_LOGIC;
  signal \ram_reg_i_39__0_n_6\ : STD_LOGIC;
  signal \ram_reg_i_39__0_n_7\ : STD_LOGIC;
  signal \ram_reg_i_39__0_n_8\ : STD_LOGIC;
  signal \ram_reg_i_40__0_n_5\ : STD_LOGIC;
  signal \ram_reg_i_40__0_n_6\ : STD_LOGIC;
  signal \ram_reg_i_40__0_n_7\ : STD_LOGIC;
  signal \ram_reg_i_40__0_n_8\ : STD_LOGIC;
  signal \ram_reg_i_41__0_n_5\ : STD_LOGIC;
  signal \ram_reg_i_42__0_n_5\ : STD_LOGIC;
  signal ram_reg_i_43_n_5 : STD_LOGIC;
  signal ram_reg_i_44_n_5 : STD_LOGIC;
  signal ram_reg_i_45_n_5 : STD_LOGIC;
  signal ram_reg_i_46_n_5 : STD_LOGIC;
  signal \ram_reg_i_47__0_n_5\ : STD_LOGIC;
  signal \ram_reg_i_48__0_n_5\ : STD_LOGIC;
  signal ram_reg_i_48_n_5 : STD_LOGIC;
  signal ram_reg_i_48_n_6 : STD_LOGIC;
  signal ram_reg_i_48_n_7 : STD_LOGIC;
  signal ram_reg_i_48_n_8 : STD_LOGIC;
  signal \ram_reg_i_49__0_n_5\ : STD_LOGIC;
  signal ram_reg_i_49_n_5 : STD_LOGIC;
  signal ram_reg_i_49_n_6 : STD_LOGIC;
  signal ram_reg_i_49_n_7 : STD_LOGIC;
  signal ram_reg_i_49_n_8 : STD_LOGIC;
  signal \ram_reg_i_50__0_n_5\ : STD_LOGIC;
  signal ram_reg_i_50_n_5 : STD_LOGIC;
  signal ram_reg_i_50_n_6 : STD_LOGIC;
  signal ram_reg_i_50_n_7 : STD_LOGIC;
  signal ram_reg_i_50_n_8 : STD_LOGIC;
  signal \ram_reg_i_51__0_n_5\ : STD_LOGIC;
  signal ram_reg_i_51_n_5 : STD_LOGIC;
  signal ram_reg_i_51_n_6 : STD_LOGIC;
  signal ram_reg_i_51_n_7 : STD_LOGIC;
  signal ram_reg_i_51_n_8 : STD_LOGIC;
  signal \ram_reg_i_52__0_n_5\ : STD_LOGIC;
  signal ram_reg_i_52_n_5 : STD_LOGIC;
  signal ram_reg_i_52_n_6 : STD_LOGIC;
  signal ram_reg_i_52_n_7 : STD_LOGIC;
  signal ram_reg_i_52_n_8 : STD_LOGIC;
  signal \ram_reg_i_53__0_n_5\ : STD_LOGIC;
  signal ram_reg_i_53_n_5 : STD_LOGIC;
  signal ram_reg_i_53_n_6 : STD_LOGIC;
  signal ram_reg_i_53_n_7 : STD_LOGIC;
  signal ram_reg_i_53_n_8 : STD_LOGIC;
  signal ram_reg_i_54_n_5 : STD_LOGIC;
  signal ram_reg_i_55_n_5 : STD_LOGIC;
  signal \ram_reg_i_56__0_n_5\ : STD_LOGIC;
  signal ram_reg_i_56_n_5 : STD_LOGIC;
  signal ram_reg_i_56_n_6 : STD_LOGIC;
  signal ram_reg_i_56_n_7 : STD_LOGIC;
  signal ram_reg_i_56_n_8 : STD_LOGIC;
  signal ram_reg_i_57_n_5 : STD_LOGIC;
  signal \ram_reg_i_58__0_n_5\ : STD_LOGIC;
  signal ram_reg_i_58_n_5 : STD_LOGIC;
  signal \ram_reg_i_59__0_n_5\ : STD_LOGIC;
  signal ram_reg_i_59_n_5 : STD_LOGIC;
  signal \ram_reg_i_60__0_n_5\ : STD_LOGIC;
  signal ram_reg_i_60_n_5 : STD_LOGIC;
  signal \ram_reg_i_61__0_n_5\ : STD_LOGIC;
  signal ram_reg_i_61_n_5 : STD_LOGIC;
  signal \ram_reg_i_62__0_n_5\ : STD_LOGIC;
  signal ram_reg_i_62_n_5 : STD_LOGIC;
  signal \ram_reg_i_63__0_n_5\ : STD_LOGIC;
  signal ram_reg_i_63_n_5 : STD_LOGIC;
  signal \ram_reg_i_64__0_n_5\ : STD_LOGIC;
  signal ram_reg_i_64_n_5 : STD_LOGIC;
  signal \ram_reg_i_65__0_n_5\ : STD_LOGIC;
  signal ram_reg_i_65_n_5 : STD_LOGIC;
  signal \ram_reg_i_66__0_n_5\ : STD_LOGIC;
  signal ram_reg_i_66_n_5 : STD_LOGIC;
  signal ram_reg_i_67_n_5 : STD_LOGIC;
  signal ram_reg_i_68_n_5 : STD_LOGIC;
  signal ram_reg_i_69_n_5 : STD_LOGIC;
  signal ram_reg_i_70_n_5 : STD_LOGIC;
  signal ram_reg_i_71_n_5 : STD_LOGIC;
  signal ram_reg_i_72_n_5 : STD_LOGIC;
  signal ram_reg_i_73_n_5 : STD_LOGIC;
  signal ram_reg_i_74_n_5 : STD_LOGIC;
  signal ram_reg_i_75_n_5 : STD_LOGIC;
  signal ram_reg_i_76_n_5 : STD_LOGIC;
  signal ram_reg_i_77_n_5 : STD_LOGIC;
  signal ram_reg_i_78_n_5 : STD_LOGIC;
  signal ram_reg_i_79_n_5 : STD_LOGIC;
  signal ram_reg_i_80_n_5 : STD_LOGIC;
  signal ram_reg_i_91_n_5 : STD_LOGIC;
  signal ram_reg_i_92_n_5 : STD_LOGIC;
  signal ram_reg_i_93_n_5 : STD_LOGIC;
  signal \NLW_ram_reg_i_33__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ram_reg_i_33__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_ram_reg_i_47_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_i_47_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \ram_reg_i_33__0\ : label is 35;
  attribute ADDER_THRESHOLD of \ram_reg_i_34__0\ : label is 35;
  attribute ADDER_THRESHOLD of \ram_reg_i_35__0\ : label is 35;
  attribute ADDER_THRESHOLD of \ram_reg_i_36__0\ : label is 35;
  attribute ADDER_THRESHOLD of \ram_reg_i_37__0\ : label is 35;
  attribute ADDER_THRESHOLD of \ram_reg_i_38__0\ : label is 35;
  attribute ADDER_THRESHOLD of \ram_reg_i_39__0\ : label is 35;
  attribute ADDER_THRESHOLD of \ram_reg_i_40__0\ : label is 35;
  attribute ADDER_THRESHOLD of ram_reg_i_47 : label is 35;
  attribute ADDER_THRESHOLD of ram_reg_i_48 : label is 35;
  attribute ADDER_THRESHOLD of ram_reg_i_49 : label is 35;
  attribute ADDER_THRESHOLD of ram_reg_i_50 : label is 35;
  attribute ADDER_THRESHOLD of ram_reg_i_51 : label is 35;
  attribute ADDER_THRESHOLD of ram_reg_i_52 : label is 35;
  attribute ADDER_THRESHOLD of ram_reg_i_53 : label is 35;
  attribute ADDER_THRESHOLD of ram_reg_i_56 : label is 35;
begin
  ADDRBWRADDR(5 downto 0) <= \^addrbwraddr\(5 downto 0);
  ap_enable_reg_pp0_iter1 <= \^ap_enable_reg_pp0_iter1\;
  ap_enable_reg_pp0_iter2_reg_0 <= \^ap_enable_reg_pp0_iter2_reg_0\;
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => i_fu_380,
      Q => \^ap_enable_reg_pp0_iter1\,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_enable_reg_pp0_iter1\,
      Q => \^ap_enable_reg_pp0_iter2_reg_0\,
      R => ap_rst_n_inv
    );
ap_loop_exit_ready_pp0_iter1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_ap_ready,
      Q => ap_loop_exit_ready_pp0_iter1_reg,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init
     port map (
      ADDRBWRADDR(5 downto 0) => \^addrbwraddr\(5 downto 0),
      D(1 downto 0) => D(1 downto 0),
      Q(1 downto 0) => Q(2 downto 1),
      add_ln99_fu_108_p2(6 downto 0) => add_ln99_fu_108_p2(7 downto 1),
      \ap_CS_fsm_reg[5]\ => \ap_CS_fsm_reg[5]\,
      ap_clk => ap_clk,
      ap_loop_exit_ready_pp0_iter1_reg => ap_loop_exit_ready_pp0_iter1_reg,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_ap_ready => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_ap_ready,
      grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_ap_start_reg => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_ap_start_reg,
      grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_ap_start_reg_reg => flow_control_loop_pipe_sequential_init_U_n_8,
      grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_ap_start_reg_reg_0 => \i_fu_38_reg_n_5_[7]\,
      i_fu_380 => i_fu_380,
      \i_fu_38_reg[5]\ => \i_fu_38_reg_n_5_[1]\,
      \i_fu_38_reg[5]_0\ => \i_fu_38_reg_n_5_[2]\,
      \i_fu_38_reg[5]_1\ => \i_fu_38_reg_n_5_[5]\,
      \i_fu_38_reg[7]\ => \i_fu_38[7]_i_3_n_5\,
      ram_reg => \i_fu_38_reg_n_5_[3]\,
      ram_reg_0 => \i_fu_38_reg_n_5_[4]\,
      ram_reg_1 => \i_fu_38_reg_n_5_[6]\
    );
\i_fu_38[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \i_fu_38_reg_n_5_[4]\,
      I1 => \i_fu_38_reg_n_5_[2]\,
      I2 => \i_fu_38_reg_n_5_[1]\,
      I3 => \i_fu_38_reg_n_5_[3]\,
      I4 => \i_fu_38_reg_n_5_[5]\,
      O => \i_fu_38[7]_i_3_n_5\
    );
\i_fu_38_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_380,
      D => add_ln99_fu_108_p2(1),
      Q => \i_fu_38_reg_n_5_[1]\,
      R => '0'
    );
\i_fu_38_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_380,
      D => add_ln99_fu_108_p2(2),
      Q => \i_fu_38_reg_n_5_[2]\,
      R => '0'
    );
\i_fu_38_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_380,
      D => add_ln99_fu_108_p2(3),
      Q => \i_fu_38_reg_n_5_[3]\,
      R => '0'
    );
\i_fu_38_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_380,
      D => add_ln99_fu_108_p2(4),
      Q => \i_fu_38_reg_n_5_[4]\,
      R => '0'
    );
\i_fu_38_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_380,
      D => add_ln99_fu_108_p2(5),
      Q => \i_fu_38_reg_n_5_[5]\,
      R => '0'
    );
\i_fu_38_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_380,
      D => add_ln99_fu_108_p2(6),
      Q => \i_fu_38_reg_n_5_[6]\,
      R => '0'
    );
\i_fu_38_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_380,
      D => add_ln99_fu_108_p2(7),
      Q => \i_fu_38_reg_n_5_[7]\,
      R => '0'
    );
\layer1_activations_1_addr_reg_160_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => layer1_activations_addr_reg_154(0),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_address0(0),
      R => '0'
    );
\layer1_activations_1_addr_reg_160_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => layer1_activations_addr_reg_154(1),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_address0(1),
      R => '0'
    );
\layer1_activations_1_addr_reg_160_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => layer1_activations_addr_reg_154(2),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_address0(2),
      R => '0'
    );
\layer1_activations_1_addr_reg_160_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => layer1_activations_addr_reg_154(3),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_address0(3),
      R => '0'
    );
\layer1_activations_1_addr_reg_160_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => layer1_activations_addr_reg_154(4),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_address0(4),
      R => '0'
    );
\layer1_activations_1_addr_reg_160_pp0_iter1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => layer1_activations_addr_reg_154(5),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_address0(5),
      R => '0'
    );
\layer1_activations_1_addr_reg_160_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^addrbwraddr\(0),
      Q => layer1_activations_addr_reg_154(0),
      R => '0'
    );
\layer1_activations_1_addr_reg_160_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \i_fu_38_reg_n_5_[2]\,
      Q => layer1_activations_addr_reg_154(1),
      R => flow_control_loop_pipe_sequential_init_U_n_8
    );
\layer1_activations_1_addr_reg_160_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \i_fu_38_reg_n_5_[3]\,
      Q => layer1_activations_addr_reg_154(2),
      R => flow_control_loop_pipe_sequential_init_U_n_8
    );
\layer1_activations_1_addr_reg_160_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \i_fu_38_reg_n_5_[4]\,
      Q => layer1_activations_addr_reg_154(3),
      R => flow_control_loop_pipe_sequential_init_U_n_8
    );
\layer1_activations_1_addr_reg_160_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \i_fu_38_reg_n_5_[5]\,
      Q => layer1_activations_addr_reg_154(4),
      R => flow_control_loop_pipe_sequential_init_U_n_8
    );
\layer1_activations_1_addr_reg_160_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \i_fu_38_reg_n_5_[6]\,
      Q => layer1_activations_addr_reg_154(5),
      R => flow_control_loop_pipe_sequential_init_U_n_8
    );
ram_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_ap_start_reg,
      I1 => Q(3),
      I2 => \^ap_enable_reg_pp0_iter2_reg_0\,
      I3 => Q(2),
      I4 => Q(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_layer1_activations_1_ce0,
      O => layer1_activations_ce0
    );
\ram_reg_i_10__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_d0(22),
      I1 => Q(2),
      O => \ap_CS_fsm_reg[6]\(19)
    );
\ram_reg_i_11__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_d0(21),
      I1 => Q(2),
      O => \ap_CS_fsm_reg[6]\(18)
    );
\ram_reg_i_12__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_d0(20),
      I1 => Q(2),
      O => \ap_CS_fsm_reg[6]\(17)
    );
\ram_reg_i_13__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_d0(19),
      I1 => Q(2),
      O => \ap_CS_fsm_reg[6]\(16)
    );
ram_reg_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_1_d0(31),
      I1 => Q(2),
      O => DIADI(28)
    );
\ram_reg_i_14__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_d0(18),
      I1 => Q(2),
      O => \ap_CS_fsm_reg[6]\(15)
    );
ram_reg_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_1_d0(30),
      I1 => Q(2),
      O => DIADI(27)
    );
\ram_reg_i_15__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_d0(17),
      I1 => Q(2),
      O => \ap_CS_fsm_reg[6]\(14)
    );
ram_reg_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_1_d0(29),
      I1 => Q(2),
      O => DIADI(26)
    );
\ram_reg_i_16__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_d0(16),
      I1 => Q(2),
      O => \ap_CS_fsm_reg[6]\(13)
    );
ram_reg_i_17: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_1_d0(28),
      I1 => Q(2),
      O => DIADI(25)
    );
\ram_reg_i_17__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_d0(15),
      I1 => Q(2),
      O => \ap_CS_fsm_reg[6]\(12)
    );
ram_reg_i_18: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_1_d0(27),
      I1 => Q(2),
      O => DIADI(24)
    );
\ram_reg_i_18__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_d0(14),
      I1 => Q(2),
      O => \ap_CS_fsm_reg[6]\(11)
    );
ram_reg_i_19: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_1_d0(26),
      I1 => Q(2),
      O => DIADI(23)
    );
\ram_reg_i_19__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_d0(13),
      I1 => Q(2),
      O => \ap_CS_fsm_reg[6]\(10)
    );
\ram_reg_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_d0(31),
      I1 => Q(2),
      O => \ap_CS_fsm_reg[6]\(28)
    );
ram_reg_i_20: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_1_d0(25),
      I1 => Q(2),
      O => DIADI(22)
    );
\ram_reg_i_20__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_d0(12),
      I1 => Q(2),
      O => \ap_CS_fsm_reg[6]\(9)
    );
ram_reg_i_21: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_1_d0(24),
      I1 => Q(2),
      O => DIADI(21)
    );
\ram_reg_i_21__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_d0(11),
      I1 => Q(2),
      O => \ap_CS_fsm_reg[6]\(8)
    );
ram_reg_i_22: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_1_d0(23),
      I1 => Q(2),
      O => DIADI(20)
    );
\ram_reg_i_22__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_d0(10),
      I1 => Q(2),
      O => \ap_CS_fsm_reg[6]\(7)
    );
ram_reg_i_23: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_d0(9),
      I1 => cnt_3_fu_20822_p2(6),
      I2 => Q(2),
      O => \ap_CS_fsm_reg[6]\(6)
    );
\ram_reg_i_23__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_1_d0(22),
      I1 => Q(2),
      O => DIADI(19)
    );
ram_reg_i_24: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_d0(8),
      I1 => cnt_3_fu_20822_p2(5),
      I2 => Q(2),
      O => \ap_CS_fsm_reg[6]\(5)
    );
\ram_reg_i_24__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_1_d0(21),
      I1 => Q(2),
      O => DIADI(18)
    );
ram_reg_i_25: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_d0(7),
      I1 => cnt_3_fu_20822_p2(4),
      I2 => Q(2),
      O => \ap_CS_fsm_reg[6]\(4)
    );
\ram_reg_i_25__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_1_d0(20),
      I1 => Q(2),
      O => DIADI(17)
    );
ram_reg_i_26: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_d0(6),
      I1 => cnt_3_fu_20822_p2(3),
      I2 => Q(2),
      O => \ap_CS_fsm_reg[6]\(3)
    );
\ram_reg_i_26__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_1_d0(19),
      I1 => Q(2),
      O => DIADI(16)
    );
ram_reg_i_27: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_d0(5),
      I1 => cnt_3_fu_20822_p2(2),
      I2 => Q(2),
      O => \ap_CS_fsm_reg[6]\(2)
    );
\ram_reg_i_27__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_1_d0(18),
      I1 => Q(2),
      O => DIADI(15)
    );
ram_reg_i_28: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_d0(4),
      I1 => cnt_3_fu_20822_p2(1),
      I2 => Q(2),
      O => \ap_CS_fsm_reg[6]\(1)
    );
\ram_reg_i_28__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_1_d0(17),
      I1 => Q(2),
      O => DIADI(14)
    );
ram_reg_i_29: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_d0(3),
      I1 => cnt_3_fu_20822_p2(0),
      I2 => Q(2),
      O => \ap_CS_fsm_reg[6]\(0)
    );
\ram_reg_i_29__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_1_d0(16),
      I1 => Q(2),
      O => DIADI(13)
    );
\ram_reg_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_d0(30),
      I1 => Q(2),
      O => \ap_CS_fsm_reg[6]\(27)
    );
\ram_reg_i_30__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_1_d0(15),
      I1 => Q(2),
      O => DIADI(12)
    );
\ram_reg_i_31__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_1_d0(14),
      I1 => Q(2),
      O => DIADI(11)
    );
\ram_reg_i_32__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_1_d0(13),
      I1 => Q(2),
      O => DIADI(10)
    );
ram_reg_i_33: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_1_d0(12),
      I1 => Q(2),
      O => DIADI(9)
    );
\ram_reg_i_33__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_i_34__0_n_5\,
      CO(3 downto 0) => \NLW_ram_reg_i_33__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_ram_reg_i_33__0_O_UNCONNECTED\(3 downto 1),
      O(0) => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_d0(31),
      S(3 downto 1) => B"000",
      S(0) => \ram_reg_i_41__0_n_5\
    );
ram_reg_i_34: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_1_d0(11),
      I1 => Q(2),
      O => DIADI(8)
    );
\ram_reg_i_34__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_i_35__0_n_5\,
      CO(3) => \ram_reg_i_34__0_n_5\,
      CO(2) => \ram_reg_i_34__0_n_6\,
      CO(1) => \ram_reg_i_34__0_n_7\,
      CO(0) => \ram_reg_i_34__0_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => \ram_reg_i_33__0_0\(27 downto 24),
      O(3 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_d0(30 downto 27),
      S(3) => \ram_reg_i_42__0_n_5\,
      S(2) => ram_reg_i_43_n_5,
      S(1) => ram_reg_i_44_n_5,
      S(0) => ram_reg_i_45_n_5
    );
ram_reg_i_35: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_1_d0(10),
      I1 => Q(2),
      O => DIADI(7)
    );
\ram_reg_i_35__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_i_36__0_n_5\,
      CO(3) => \ram_reg_i_35__0_n_5\,
      CO(2) => \ram_reg_i_35__0_n_6\,
      CO(1) => \ram_reg_i_35__0_n_7\,
      CO(0) => \ram_reg_i_35__0_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => \ram_reg_i_33__0_0\(23 downto 20),
      O(3 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_d0(26 downto 23),
      S(3) => ram_reg_i_46_n_5,
      S(2) => \ram_reg_i_47__0_n_5\,
      S(1) => \ram_reg_i_48__0_n_5\,
      S(0) => \ram_reg_i_49__0_n_5\
    );
ram_reg_i_36: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_1_d0(9),
      I1 => cnt_3_fu_20822_p2(6),
      I2 => Q(2),
      O => DIADI(6)
    );
\ram_reg_i_36__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_i_37__0_n_5\,
      CO(3) => \ram_reg_i_36__0_n_5\,
      CO(2) => \ram_reg_i_36__0_n_6\,
      CO(1) => \ram_reg_i_36__0_n_7\,
      CO(0) => \ram_reg_i_36__0_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => \ram_reg_i_33__0_0\(19 downto 16),
      O(3 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_d0(22 downto 19),
      S(3) => \ram_reg_i_50__0_n_5\,
      S(2) => \ram_reg_i_51__0_n_5\,
      S(1) => \ram_reg_i_52__0_n_5\,
      S(0) => \ram_reg_i_53__0_n_5\
    );
ram_reg_i_37: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_1_d0(8),
      I1 => cnt_3_fu_20822_p2(5),
      I2 => Q(2),
      O => DIADI(5)
    );
\ram_reg_i_37__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_i_38__0_n_5\,
      CO(3) => \ram_reg_i_37__0_n_5\,
      CO(2) => \ram_reg_i_37__0_n_6\,
      CO(1) => \ram_reg_i_37__0_n_7\,
      CO(0) => \ram_reg_i_37__0_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => \ram_reg_i_33__0_0\(15 downto 12),
      O(3 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_d0(18 downto 15),
      S(3) => ram_reg_i_54_n_5,
      S(2) => ram_reg_i_55_n_5,
      S(1) => \ram_reg_i_56__0_n_5\,
      S(0) => ram_reg_i_57_n_5
    );
ram_reg_i_38: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_1_d0(7),
      I1 => cnt_3_fu_20822_p2(4),
      I2 => Q(2),
      O => DIADI(4)
    );
\ram_reg_i_38__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_i_39__0_n_5\,
      CO(3) => \ram_reg_i_38__0_n_5\,
      CO(2) => \ram_reg_i_38__0_n_6\,
      CO(1) => \ram_reg_i_38__0_n_7\,
      CO(0) => \ram_reg_i_38__0_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => \ram_reg_i_33__0_0\(11 downto 8),
      O(3 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_d0(14 downto 11),
      S(3) => \ram_reg_i_58__0_n_5\,
      S(2) => \ram_reg_i_59__0_n_5\,
      S(1) => \ram_reg_i_60__0_n_5\,
      S(0) => \ram_reg_i_61__0_n_5\
    );
ram_reg_i_39: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_1_d0(6),
      I1 => cnt_3_fu_20822_p2(3),
      I2 => Q(2),
      O => DIADI(3)
    );
\ram_reg_i_39__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_i_40__0_n_5\,
      CO(3) => \ram_reg_i_39__0_n_5\,
      CO(2) => \ram_reg_i_39__0_n_6\,
      CO(1) => \ram_reg_i_39__0_n_7\,
      CO(0) => \ram_reg_i_39__0_n_8\,
      CYINIT => '0',
      DI(3) => \ram_reg_i_33__0_0\(7),
      DI(2 downto 1) => B"00",
      DI(0) => \ram_reg_i_33__0_0\(4),
      O(3 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_d0(10 downto 7),
      S(3) => \ram_reg_i_62__0_n_5\,
      S(2 downto 1) => \ram_reg_i_33__0_0\(6 downto 5),
      S(0) => \ram_reg_i_63__0_n_5\
    );
\ram_reg_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_d0(29),
      I1 => Q(2),
      O => \ap_CS_fsm_reg[6]\(26)
    );
ram_reg_i_40: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_1_d0(5),
      I1 => cnt_3_fu_20822_p2(2),
      I2 => Q(2),
      O => DIADI(2)
    );
\ram_reg_i_40__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ram_reg_i_40__0_n_5\,
      CO(2) => \ram_reg_i_40__0_n_6\,
      CO(1) => \ram_reg_i_40__0_n_7\,
      CO(0) => \ram_reg_i_40__0_n_8\,
      CYINIT => '0',
      DI(3 downto 1) => \ram_reg_i_33__0_0\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_d0(6 downto 3),
      S(3) => \ram_reg_i_64__0_n_5\,
      S(2) => \ram_reg_i_65__0_n_5\,
      S(1) => \ram_reg_i_66__0_n_5\,
      S(0) => \ram_reg_i_33__0_0\(0)
    );
ram_reg_i_41: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_1_d0(4),
      I1 => cnt_3_fu_20822_p2(1),
      I2 => Q(2),
      O => DIADI(1)
    );
\ram_reg_i_41__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ram_reg_i_33__0_0\(28),
      O => \ram_reg_i_41__0_n_5\
    );
ram_reg_i_42: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_1_d0(3),
      I1 => cnt_3_fu_20822_p2(0),
      I2 => Q(2),
      O => DIADI(0)
    );
\ram_reg_i_42__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ram_reg_i_33__0_0\(27),
      O => \ram_reg_i_42__0_n_5\
    );
ram_reg_i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ram_reg_i_33__0_0\(26),
      O => ram_reg_i_43_n_5
    );
ram_reg_i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ram_reg_i_33__0_0\(25),
      O => ram_reg_i_44_n_5
    );
ram_reg_i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ram_reg_i_33__0_0\(24),
      O => ram_reg_i_45_n_5
    );
ram_reg_i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ram_reg_i_33__0_0\(23),
      O => ram_reg_i_46_n_5
    );
ram_reg_i_47: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_i_48_n_5,
      CO(3 downto 0) => NLW_ram_reg_i_47_CO_UNCONNECTED(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => NLW_ram_reg_i_47_O_UNCONNECTED(3 downto 1),
      O(0) => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_1_d0(31),
      S(3 downto 1) => B"000",
      S(0) => ram_reg_i_58_n_5
    );
\ram_reg_i_47__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ram_reg_i_33__0_0\(22),
      O => \ram_reg_i_47__0_n_5\
    );
ram_reg_i_48: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_i_49_n_5,
      CO(3) => ram_reg_i_48_n_5,
      CO(2) => ram_reg_i_48_n_6,
      CO(1) => ram_reg_i_48_n_7,
      CO(0) => ram_reg_i_48_n_8,
      CYINIT => '0',
      DI(3 downto 0) => DOBDO(27 downto 24),
      O(3 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_1_d0(30 downto 27),
      S(3) => ram_reg_i_59_n_5,
      S(2) => ram_reg_i_60_n_5,
      S(1) => ram_reg_i_61_n_5,
      S(0) => ram_reg_i_62_n_5
    );
\ram_reg_i_48__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ram_reg_i_33__0_0\(21),
      O => \ram_reg_i_48__0_n_5\
    );
ram_reg_i_49: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_i_50_n_5,
      CO(3) => ram_reg_i_49_n_5,
      CO(2) => ram_reg_i_49_n_6,
      CO(1) => ram_reg_i_49_n_7,
      CO(0) => ram_reg_i_49_n_8,
      CYINIT => '0',
      DI(3 downto 0) => DOBDO(23 downto 20),
      O(3 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_1_d0(26 downto 23),
      S(3) => ram_reg_i_63_n_5,
      S(2) => ram_reg_i_64_n_5,
      S(1) => ram_reg_i_65_n_5,
      S(0) => ram_reg_i_66_n_5
    );
\ram_reg_i_49__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ram_reg_i_33__0_0\(20),
      O => \ram_reg_i_49__0_n_5\
    );
\ram_reg_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_d0(28),
      I1 => Q(2),
      O => \ap_CS_fsm_reg[6]\(25)
    );
ram_reg_i_50: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_i_51_n_5,
      CO(3) => ram_reg_i_50_n_5,
      CO(2) => ram_reg_i_50_n_6,
      CO(1) => ram_reg_i_50_n_7,
      CO(0) => ram_reg_i_50_n_8,
      CYINIT => '0',
      DI(3 downto 0) => DOBDO(19 downto 16),
      O(3 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_1_d0(22 downto 19),
      S(3) => ram_reg_i_67_n_5,
      S(2) => ram_reg_i_68_n_5,
      S(1) => ram_reg_i_69_n_5,
      S(0) => ram_reg_i_70_n_5
    );
\ram_reg_i_50__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ram_reg_i_33__0_0\(19),
      O => \ram_reg_i_50__0_n_5\
    );
ram_reg_i_51: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_i_52_n_5,
      CO(3) => ram_reg_i_51_n_5,
      CO(2) => ram_reg_i_51_n_6,
      CO(1) => ram_reg_i_51_n_7,
      CO(0) => ram_reg_i_51_n_8,
      CYINIT => '0',
      DI(3 downto 0) => DOBDO(15 downto 12),
      O(3 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_1_d0(18 downto 15),
      S(3) => ram_reg_i_71_n_5,
      S(2) => ram_reg_i_72_n_5,
      S(1) => ram_reg_i_73_n_5,
      S(0) => ram_reg_i_74_n_5
    );
\ram_reg_i_51__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ram_reg_i_33__0_0\(18),
      O => \ram_reg_i_51__0_n_5\
    );
ram_reg_i_52: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_i_53_n_5,
      CO(3) => ram_reg_i_52_n_5,
      CO(2) => ram_reg_i_52_n_6,
      CO(1) => ram_reg_i_52_n_7,
      CO(0) => ram_reg_i_52_n_8,
      CYINIT => '0',
      DI(3 downto 0) => DOBDO(11 downto 8),
      O(3 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_1_d0(14 downto 11),
      S(3) => ram_reg_i_75_n_5,
      S(2) => ram_reg_i_76_n_5,
      S(1) => ram_reg_i_77_n_5,
      S(0) => ram_reg_i_78_n_5
    );
\ram_reg_i_52__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ram_reg_i_33__0_0\(17),
      O => \ram_reg_i_52__0_n_5\
    );
ram_reg_i_53: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_i_56_n_5,
      CO(3) => ram_reg_i_53_n_5,
      CO(2) => ram_reg_i_53_n_6,
      CO(1) => ram_reg_i_53_n_7,
      CO(0) => ram_reg_i_53_n_8,
      CYINIT => '0',
      DI(3) => DOBDO(7),
      DI(2 downto 1) => B"00",
      DI(0) => DOBDO(4),
      O(3 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_1_d0(10 downto 7),
      S(3) => ram_reg_i_79_n_5,
      S(2 downto 1) => DOBDO(6 downto 5),
      S(0) => ram_reg_i_80_n_5
    );
\ram_reg_i_53__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ram_reg_i_33__0_0\(16),
      O => \ram_reg_i_53__0_n_5\
    );
ram_reg_i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ram_reg_i_33__0_0\(15),
      O => ram_reg_i_54_n_5
    );
ram_reg_i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ram_reg_i_33__0_0\(14),
      O => ram_reg_i_55_n_5
    );
ram_reg_i_56: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ram_reg_i_56_n_5,
      CO(2) => ram_reg_i_56_n_6,
      CO(1) => ram_reg_i_56_n_7,
      CO(0) => ram_reg_i_56_n_8,
      CYINIT => '0',
      DI(3 downto 1) => DOBDO(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_1_d0(6 downto 3),
      S(3) => ram_reg_i_91_n_5,
      S(2) => ram_reg_i_92_n_5,
      S(1) => ram_reg_i_93_n_5,
      S(0) => DOBDO(0)
    );
\ram_reg_i_56__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ram_reg_i_33__0_0\(13),
      O => \ram_reg_i_56__0_n_5\
    );
ram_reg_i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ram_reg_i_33__0_0\(12),
      O => ram_reg_i_57_n_5
    );
ram_reg_i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => DOBDO(28),
      O => ram_reg_i_58_n_5
    );
\ram_reg_i_58__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ram_reg_i_33__0_0\(11),
      O => \ram_reg_i_58__0_n_5\
    );
ram_reg_i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => DOBDO(27),
      O => ram_reg_i_59_n_5
    );
\ram_reg_i_59__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ram_reg_i_33__0_0\(10),
      O => \ram_reg_i_59__0_n_5\
    );
\ram_reg_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_d0(27),
      I1 => Q(2),
      O => \ap_CS_fsm_reg[6]\(24)
    );
ram_reg_i_60: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => DOBDO(26),
      O => ram_reg_i_60_n_5
    );
\ram_reg_i_60__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ram_reg_i_33__0_0\(9),
      O => \ram_reg_i_60__0_n_5\
    );
ram_reg_i_61: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => DOBDO(25),
      O => ram_reg_i_61_n_5
    );
\ram_reg_i_61__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ram_reg_i_33__0_0\(8),
      O => \ram_reg_i_61__0_n_5\
    );
ram_reg_i_62: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => DOBDO(24),
      O => ram_reg_i_62_n_5
    );
\ram_reg_i_62__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ram_reg_i_33__0_0\(7),
      O => \ram_reg_i_62__0_n_5\
    );
ram_reg_i_63: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => DOBDO(23),
      O => ram_reg_i_63_n_5
    );
\ram_reg_i_63__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ram_reg_i_33__0_0\(4),
      O => \ram_reg_i_63__0_n_5\
    );
ram_reg_i_64: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => DOBDO(22),
      O => ram_reg_i_64_n_5
    );
\ram_reg_i_64__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ram_reg_i_33__0_0\(3),
      O => \ram_reg_i_64__0_n_5\
    );
ram_reg_i_65: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => DOBDO(21),
      O => ram_reg_i_65_n_5
    );
\ram_reg_i_65__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ram_reg_i_33__0_0\(2),
      O => \ram_reg_i_65__0_n_5\
    );
ram_reg_i_66: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => DOBDO(20),
      O => ram_reg_i_66_n_5
    );
\ram_reg_i_66__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ram_reg_i_33__0_0\(1),
      O => \ram_reg_i_66__0_n_5\
    );
ram_reg_i_67: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => DOBDO(19),
      O => ram_reg_i_67_n_5
    );
ram_reg_i_68: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => DOBDO(18),
      O => ram_reg_i_68_n_5
    );
ram_reg_i_69: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => DOBDO(17),
      O => ram_reg_i_69_n_5
    );
\ram_reg_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_d0(26),
      I1 => Q(2),
      O => \ap_CS_fsm_reg[6]\(23)
    );
ram_reg_i_70: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => DOBDO(16),
      O => ram_reg_i_70_n_5
    );
ram_reg_i_71: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => DOBDO(15),
      O => ram_reg_i_71_n_5
    );
ram_reg_i_72: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => DOBDO(14),
      O => ram_reg_i_72_n_5
    );
ram_reg_i_73: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => DOBDO(13),
      O => ram_reg_i_73_n_5
    );
ram_reg_i_74: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => DOBDO(12),
      O => ram_reg_i_74_n_5
    );
ram_reg_i_75: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => DOBDO(11),
      O => ram_reg_i_75_n_5
    );
ram_reg_i_76: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => DOBDO(10),
      O => ram_reg_i_76_n_5
    );
ram_reg_i_77: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => DOBDO(9),
      O => ram_reg_i_77_n_5
    );
ram_reg_i_78: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => DOBDO(8),
      O => ram_reg_i_78_n_5
    );
ram_reg_i_79: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => DOBDO(7),
      O => ram_reg_i_79_n_5
    );
\ram_reg_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_d0(25),
      I1 => Q(2),
      O => \ap_CS_fsm_reg[6]\(22)
    );
ram_reg_i_80: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => DOBDO(4),
      O => ram_reg_i_80_n_5
    );
\ram_reg_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_d0(24),
      I1 => Q(2),
      O => \ap_CS_fsm_reg[6]\(21)
    );
ram_reg_i_91: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => DOBDO(3),
      O => ram_reg_i_91_n_5
    );
ram_reg_i_92: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => DOBDO(2),
      O => ram_reg_i_92_n_5
    );
ram_reg_i_93: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => DOBDO(1),
      O => ram_reg_i_93_n_5
    );
\ram_reg_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_d0(23),
      I1 => Q(2),
      O => \ap_CS_fsm_reg[6]\(20)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward is
  port (
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    input_stream_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    input_stream_TVALID : in STD_LOGIC;
    input_stream_TREADY : out STD_LOGIC;
    input_stream_TKEEP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    input_stream_TSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    input_stream_TUSER : in STD_LOGIC_VECTOR ( 1 downto 0 );
    input_stream_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    input_stream_TID : in STD_LOGIC_VECTOR ( 4 downto 0 );
    input_stream_TDEST : in STD_LOGIC_VECTOR ( 7 downto 0 );
    output_stream_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    output_stream_TVALID : out STD_LOGIC;
    output_stream_TREADY : in STD_LOGIC;
    output_stream_TKEEP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    output_stream_TSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    output_stream_TUSER : out STD_LOGIC_VECTOR ( 1 downto 0 );
    output_stream_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    output_stream_TID : out STD_LOGIC_VECTOR ( 4 downto 0 );
    output_stream_TDEST : out STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_control_AWVALID : in STD_LOGIC;
    s_axi_control_AWREADY : out STD_LOGIC;
    s_axi_control_AWADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_control_WVALID : in STD_LOGIC;
    s_axi_control_WREADY : out STD_LOGIC;
    s_axi_control_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_control_ARVALID : in STD_LOGIC;
    s_axi_control_ARREADY : out STD_LOGIC;
    s_axi_control_ARADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_control_RVALID : out STD_LOGIC;
    s_axi_control_RREADY : in STD_LOGIC;
    s_axi_control_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_BVALID : out STD_LOGIC;
    s_axi_control_BREADY : in STD_LOGIC;
    s_axi_control_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    interrupt : out STD_LOGIC
  );
  attribute C_S_AXI_CONTROL_ADDR_WIDTH : integer;
  attribute C_S_AXI_CONTROL_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward : entity is 4;
  attribute C_S_AXI_CONTROL_DATA_WIDTH : integer;
  attribute C_S_AXI_CONTROL_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward : entity is 32;
  attribute C_S_AXI_CONTROL_WSTRB_WIDTH : integer;
  attribute C_S_AXI_CONTROL_WSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward : entity is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward : entity is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward : entity is 4;
  attribute ap_ST_fsm_state1 : string;
  attribute ap_ST_fsm_state1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward : entity is "22'b0000000000000000000001";
  attribute ap_ST_fsm_state10 : string;
  attribute ap_ST_fsm_state10 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward : entity is "22'b0000000000001000000000";
  attribute ap_ST_fsm_state11 : string;
  attribute ap_ST_fsm_state11 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward : entity is "22'b0000000000010000000000";
  attribute ap_ST_fsm_state12 : string;
  attribute ap_ST_fsm_state12 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward : entity is "22'b0000000000100000000000";
  attribute ap_ST_fsm_state13 : string;
  attribute ap_ST_fsm_state13 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward : entity is "22'b0000000001000000000000";
  attribute ap_ST_fsm_state14 : string;
  attribute ap_ST_fsm_state14 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward : entity is "22'b0000000010000000000000";
  attribute ap_ST_fsm_state15 : string;
  attribute ap_ST_fsm_state15 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward : entity is "22'b0000000100000000000000";
  attribute ap_ST_fsm_state16 : string;
  attribute ap_ST_fsm_state16 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward : entity is "22'b0000001000000000000000";
  attribute ap_ST_fsm_state17 : string;
  attribute ap_ST_fsm_state17 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward : entity is "22'b0000010000000000000000";
  attribute ap_ST_fsm_state18 : string;
  attribute ap_ST_fsm_state18 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward : entity is "22'b0000100000000000000000";
  attribute ap_ST_fsm_state19 : string;
  attribute ap_ST_fsm_state19 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward : entity is "22'b0001000000000000000000";
  attribute ap_ST_fsm_state2 : string;
  attribute ap_ST_fsm_state2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward : entity is "22'b0000000000000000000010";
  attribute ap_ST_fsm_state20 : string;
  attribute ap_ST_fsm_state20 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward : entity is "22'b0010000000000000000000";
  attribute ap_ST_fsm_state21 : string;
  attribute ap_ST_fsm_state21 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward : entity is "22'b0100000000000000000000";
  attribute ap_ST_fsm_state22 : string;
  attribute ap_ST_fsm_state22 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward : entity is "22'b1000000000000000000000";
  attribute ap_ST_fsm_state3 : string;
  attribute ap_ST_fsm_state3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward : entity is "22'b0000000000000000000100";
  attribute ap_ST_fsm_state4 : string;
  attribute ap_ST_fsm_state4 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward : entity is "22'b0000000000000000001000";
  attribute ap_ST_fsm_state5 : string;
  attribute ap_ST_fsm_state5 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward : entity is "22'b0000000000000000010000";
  attribute ap_ST_fsm_state6 : string;
  attribute ap_ST_fsm_state6 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward : entity is "22'b0000000000000000100000";
  attribute ap_ST_fsm_state7 : string;
  attribute ap_ST_fsm_state7 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward : entity is "22'b0000000000000001000000";
  attribute ap_ST_fsm_state8 : string;
  attribute ap_ST_fsm_state8 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward : entity is "22'b0000000000000010000000";
  attribute ap_ST_fsm_state9 : string;
  attribute ap_ST_fsm_state9 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward : entity is "22'b0000000000000100000000";
  attribute hls_module : string;
  attribute hls_module of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward is
  signal \<const0>\ : STD_LOGIC;
  signal add_ln51_101_fu_14824_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_106_fu_14862_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_112_fu_14900_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_117_fu_14938_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_124_fu_14976_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_127_fu_2878_p2 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal add_ln51_129_fu_15014_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_130_fu_2904_p2 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal add_ln51_134_fu_2930_p2 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal add_ln51_135_fu_15052_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_137_fu_15064_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln51_137_fu_2956_p2 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal add_ln51_138_fu_15070_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln51_139_fu_15076_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln51_142_fu_2982_p2 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal add_ln51_145_fu_3008_p2 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal add_ln51_149_fu_15114_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_149_fu_3034_p2 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal add_ln51_152_fu_3060_p2 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal add_ln51_154_fu_15152_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_158_fu_3086_p2 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal add_ln51_15_fu_14320_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_160_fu_15190_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_161_fu_3112_p2 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal add_ln51_165_fu_15228_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_165_fu_3138_p2 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal add_ln51_168_fu_3164_p2 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal add_ln51_172_fu_15266_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_173_fu_3190_p2 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal add_ln51_176_fu_3216_p2 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal add_ln51_177_fu_15304_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_180_fu_3242_p2 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal add_ln51_183_fu_15342_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_183_fu_3268_p2 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal add_ln51_185_fu_15354_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln51_186_fu_15360_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln51_187_fu_15366_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln51_199_fu_15404_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_204_fu_15442_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_20_fu_14358_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_210_fu_15480_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_215_fu_15518_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_222_fu_15556_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_227_fu_15594_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_233_fu_15632_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_235_fu_15644_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln51_236_fu_15650_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln51_237_fu_15656_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln51_247_fu_15694_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_252_fu_15732_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_258_fu_15770_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_263_fu_15808_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_270_fu_15846_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_275_fu_15884_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_27_fu_14396_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_281_fu_15922_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_283_fu_15934_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln51_284_fu_15940_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln51_285_fu_15946_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln51_296_fu_15984_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_301_fu_16022_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_307_fu_16060_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_312_fu_16098_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_319_fu_16136_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_324_fu_16174_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_32_fu_14434_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_330_fu_16212_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_332_fu_16224_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln51_333_fu_16230_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln51_334_fu_16236_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln51_33_fu_1447_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_344_fu_16274_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_349_fu_16312_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_355_fu_16350_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_360_fu_16388_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_367_fu_16426_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_36_fu_1473_p2 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal add_ln51_372_fu_16464_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_378_fu_16502_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_380_fu_16514_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln51_381_fu_16520_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln51_382_fu_16526_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln51_38_fu_14472_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_395_fu_16564_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_400_fu_16602_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_406_fu_16640_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_40_fu_14484_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln51_40_fu_1499_p2 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal add_ln51_411_fu_16678_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_418_fu_16716_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_41_fu_14490_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln51_423_fu_16754_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_429_fu_16792_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_42_fu_14496_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln51_431_fu_16804_p2 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal add_ln51_43_fu_1525_p2 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal add_ln51_443_fu_16854_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_448_fu_16892_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_454_fu_16930_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_459_fu_16968_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_466_fu_17006_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_471_fu_17044_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_477_fu_17082_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_479_fu_17094_p2 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal add_ln51_48_fu_1551_p2 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal add_ln51_492_fu_17144_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_497_fu_17182_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_4_fu_14244_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_503_fu_17220_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_508_fu_17258_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_515_fu_17296_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_51_fu_1577_p2 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal add_ln51_520_fu_17334_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_526_fu_17372_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_528_fu_17384_p2 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal add_ln51_52_fu_14534_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_540_fu_17434_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_545_fu_17472_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_551_fu_17510_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_556_fu_17548_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_55_fu_1603_p2 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal add_ln51_563_fu_17586_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_568_fu_17624_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_574_fu_17662_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_576_fu_17674_p2 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal add_ln51_57_fu_14572_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_58_fu_1629_p2 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal add_ln51_590_fu_17724_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_595_fu_17762_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_601_fu_17800_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_606_fu_17838_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_613_fu_17876_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_618_fu_17914_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_624_fu_17952_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_626_fu_17964_p2 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal add_ln51_638_fu_18014_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_63_fu_14610_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_643_fu_18052_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_649_fu_18090_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_654_fu_18128_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_661_fu_18166_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_666_fu_18204_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_672_fu_18242_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_674_fu_18254_p2 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal add_ln51_687_fu_18304_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_68_fu_14648_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_692_fu_18342_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_698_fu_18380_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_703_fu_18418_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_710_fu_18456_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_715_fu_18494_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_721_fu_18532_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_723_fu_18544_p2 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal add_ln51_735_fu_18594_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_740_fu_18632_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_746_fu_18670_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_751_fu_18708_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_758_fu_18746_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_75_fu_14686_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_763_fu_18784_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_769_fu_18822_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_771_fu_18834_p2 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal add_ln51_80_fu_14724_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_86_fu_14762_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln51_88_fu_14774_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln51_89_fu_14780_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln51_90_fu_14786_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln51_95_fu_2670_p2 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal add_ln51_98_fu_2696_p2 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal add_ln51_9_fu_14282_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \ap_CS_fsm_reg_n_5_[0]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_5_[1]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_5_[2]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_5_[3]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_5_[4]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_5_[6]\ : STD_LOGIC;
  signal ap_CS_fsm_state10 : STD_LOGIC;
  signal ap_CS_fsm_state11 : STD_LOGIC;
  signal ap_CS_fsm_state12 : STD_LOGIC;
  signal ap_CS_fsm_state13 : STD_LOGIC;
  signal ap_CS_fsm_state14 : STD_LOGIC;
  signal ap_CS_fsm_state15 : STD_LOGIC;
  signal ap_CS_fsm_state16 : STD_LOGIC;
  signal ap_CS_fsm_state17 : STD_LOGIC;
  signal ap_CS_fsm_state18 : STD_LOGIC;
  signal ap_CS_fsm_state19 : STD_LOGIC;
  signal ap_CS_fsm_state20 : STD_LOGIC;
  signal ap_CS_fsm_state21 : STD_LOGIC;
  signal ap_CS_fsm_state22 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_CS_fsm_state8 : STD_LOGIC;
  signal ap_CS_fsm_state9 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal ap_block_pp0_stage0_subdone : STD_LOGIC;
  signal ap_done : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_4 : STD_LOGIC;
  signal ap_rst_n_inv : STD_LOGIC;
  signal ap_start : STD_LOGIC;
  signal d0 : STD_LOGIC_VECTOR ( 28 downto 5 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_ap_start_reg : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_100_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_101_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_103_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_104_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_106_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_107_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_113_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_116_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_124_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_125_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_126_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_127_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_12_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_13_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_14_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_15_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_17_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_19_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_1_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_21_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_23_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_24_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_2_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_30_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_31_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_34_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_36_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_3_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_41_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_45_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_52_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_53_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_56_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_57_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_58_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_60_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_61_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_64_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_65_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_66_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_68_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_6_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_72_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_75_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_76_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_77_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_79_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_80_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_85_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_88_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_89_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_90_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_91_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_92_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_93_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_97_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_n_61 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_n_70 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_n_71 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_n_72 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_n_73 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_n_74 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_n_75 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_n_76 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_n_77 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_n_78 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_n_79 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_n_80 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_n_81 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_n_82 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_n_83 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_n_84 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_n_85 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_n_86 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_n_87 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_n_88 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_ap_start_reg : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_1_d0 : STD_LOGIC_VECTOR ( 31 downto 30 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_2_ce0 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_2_d0 : STD_LOGIC_VECTOR ( 31 downto 30 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_d0 : STD_LOGIC_VECTOR ( 31 downto 30 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_d0 : STD_LOGIC_VECTOR ( 31 downto 30 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_10 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_100 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_101 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_102 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_103 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_104 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_105 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_106 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_107 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_108 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_11 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_111 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_12 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_13 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_14 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_15 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_16 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_17 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_18 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_19 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_20 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_21 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_22 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_23 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_24 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_25 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_26 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_27 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_28 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_29 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_30 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_33 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_34 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_35 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_36 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_37 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_38 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_39 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_40 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_41 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_42 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_43 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_44 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_45 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_46 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_47 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_48 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_49 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_50 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_51 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_52 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_53 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_54 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_55 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_56 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_59 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_60 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_61 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_62 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_63 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_64 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_65 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_66 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_67 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_68 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_69 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_7 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_70 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_71 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_72 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_73 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_74 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_75 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_76 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_77 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_78 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_79 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_8 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_80 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_81 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_82 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_85 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_86 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_87 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_88 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_89 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_9 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_90 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_91 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_92 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_93 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_94 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_95 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_96 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_97 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_98 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_99 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_ap_start_reg : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_10_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_14_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_16_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_17_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_18_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_1_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_21_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_23_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_24_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_25_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_27_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_2_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_32_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_33_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_37_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_40_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_41_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_42_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_43_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_44_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_46_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_48_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_49_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_4_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_50_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_51_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_52_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_53_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_55_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_59_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_9_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_n_11 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_n_12 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_n_13 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_n_14 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_n_15 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_n_16 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_n_17 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_n_18 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_ap_start_reg : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_ce0 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_d0 : STD_LOGIC_VECTOR ( 31 downto 29 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_n_34 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_ap_start_reg : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_n_26 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_output_stream_TLAST : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_output_stream_TVALID : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_ap_start_reg : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_layer2_activations_2_ce0 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_layer2_activations_3_address0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_layer2_activations_3_d0 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_n_12 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_n_13 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_ap_start_reg : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_layer3_activations_address0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_layer3_activations_ce0 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_layer3_activations_d0 : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_n_8 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_n_9 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_ap_start_reg : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_layer1_activations_1_address0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_layer1_activations_1_ce0 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_layer1_activations_1_d0 : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_n_16 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_n_26 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_ap_start_reg : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_14 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_15 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_16 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_17 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_18 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_19 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_20 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_21 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_22 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_23 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_24 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_25 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_26 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_27 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_28 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_29 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_30 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_31 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_32 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_33 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_34 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_35 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_36 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_37 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_38 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_39 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_40 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_41 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_42 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_43 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_44 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_45 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_46 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_47 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_48 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_49 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_50 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_51 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_52 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_53 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_56 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_ap_start_reg : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_address0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_address1 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_ce0 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_10 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_11 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_12 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_13 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_14 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_15 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_16 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_17 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_18 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_19 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_20 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_21 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_22 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_23 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_24 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_25 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_26 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_27 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_28 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_29 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_30 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_38 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_39 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_40 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_41 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_42 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_43 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_44 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_45 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_46 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_47 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_48 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_49 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_50 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_51 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_52 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_53 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_54 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_55 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_56 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_57 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_58 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_59 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_67 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_9 : STD_LOGIC;
  signal input_stream_TDATA_int_regslice : STD_LOGIC_VECTOR ( 30 downto 6 );
  signal input_stream_TVALID_int_regslice : STD_LOGIC;
  signal layer1_activations_1_d0 : STD_LOGIC_VECTOR ( 9 downto 3 );
  signal layer1_activations_1_we0 : STD_LOGIC;
  signal layer1_activations_address0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal layer1_activations_ce0 : STD_LOGIC;
  signal layer1_activations_ce1 : STD_LOGIC;
  signal layer1_activations_d0 : STD_LOGIC_VECTOR ( 9 downto 3 );
  signal layer1_activations_q0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal layer1_activations_we0 : STD_LOGIC;
  signal layer1_quant_128_fu_2040_p2 : STD_LOGIC;
  signal layer2_activations_1_q0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal layer2_activations_1_q1 : STD_LOGIC_VECTOR ( 30 downto 5 );
  signal layer2_activations_2_q0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal layer2_activations_2_q1 : STD_LOGIC_VECTOR ( 30 downto 5 );
  signal layer2_activations_3_address0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal layer2_activations_3_ce1 : STD_LOGIC;
  signal layer2_activations_3_q0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal layer2_activations_3_q1 : STD_LOGIC_VECTOR ( 30 downto 5 );
  signal layer2_activations_ce0 : STD_LOGIC;
  signal layer2_activations_q0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal layer2_activations_q1 : STD_LOGIC_VECTOR ( 30 downto 5 );
  signal layer3_activations_address0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal layer3_activations_ce0 : STD_LOGIC;
  signal layer3_activations_q0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal layer3_activations_q1 : STD_LOGIC_VECTOR ( 30 downto 4 );
  signal load_p2 : STD_LOGIC;
  signal load_p2_0 : STD_LOGIC;
  signal load_p2_1 : STD_LOGIC;
  signal load_p2_2 : STD_LOGIC;
  signal output_stream_TDATA_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal output_stream_TDATA_reg1 : STD_LOGIC;
  signal output_stream_TDEST_int_regslice : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal output_stream_TDEST_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^output_stream_tkeep\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal output_stream_TLAST_reg : STD_LOGIC;
  signal output_stream_TREADY_int_regslice : STD_LOGIC;
  signal \^output_stream_tstrb\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal p_0_in : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC;
  signal \p_0_in__1\ : STD_LOGIC;
  signal \p_0_in__2\ : STD_LOGIC;
  signal \p_0_in__3\ : STD_LOGIC;
  signal regslice_both_input_stream_V_data_V_U_n_10 : STD_LOGIC;
  signal regslice_both_input_stream_V_data_V_U_n_36 : STD_LOGIC;
  signal regslice_both_input_stream_V_data_V_U_n_37 : STD_LOGIC;
  signal regslice_both_input_stream_V_data_V_U_n_38 : STD_LOGIC;
  signal regslice_both_input_stream_V_data_V_U_n_39 : STD_LOGIC;
  signal regslice_both_input_stream_V_data_V_U_n_40 : STD_LOGIC;
  signal regslice_both_input_stream_V_data_V_U_n_41 : STD_LOGIC;
  signal regslice_both_input_stream_V_data_V_U_n_42 : STD_LOGIC;
  signal regslice_both_input_stream_V_data_V_U_n_43 : STD_LOGIC;
  signal regslice_both_input_stream_V_data_V_U_n_44 : STD_LOGIC;
  signal regslice_both_input_stream_V_data_V_U_n_45 : STD_LOGIC;
  signal regslice_both_input_stream_V_data_V_U_n_46 : STD_LOGIC;
  signal regslice_both_input_stream_V_data_V_U_n_47 : STD_LOGIC;
  signal regslice_both_input_stream_V_data_V_U_n_48 : STD_LOGIC;
  signal regslice_both_input_stream_V_data_V_U_n_49 : STD_LOGIC;
  signal regslice_both_input_stream_V_data_V_U_n_50 : STD_LOGIC;
  signal regslice_both_input_stream_V_data_V_U_n_51 : STD_LOGIC;
  signal regslice_both_input_stream_V_data_V_U_n_52 : STD_LOGIC;
  signal regslice_both_input_stream_V_data_V_U_n_53 : STD_LOGIC;
  signal regslice_both_input_stream_V_data_V_U_n_54 : STD_LOGIC;
  signal regslice_both_input_stream_V_data_V_U_n_7 : STD_LOGIC;
  signal regslice_both_input_stream_V_data_V_U_n_8 : STD_LOGIC;
  signal regslice_both_input_stream_V_data_V_U_n_9 : STD_LOGIC;
  signal regslice_both_output_stream_V_data_V_U_n_7 : STD_LOGIC;
  signal regslice_both_output_stream_V_dest_V_U_n_5 : STD_LOGIC;
  signal regslice_both_output_stream_V_keep_V_U_n_6 : STD_LOGIC;
  signal regslice_both_output_stream_V_strb_V_U_n_6 : STD_LOGIC;
  signal \^s_axi_control_rdata\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal shl_ln102_1_fu_131_p2 : STD_LOGIC_VECTOR ( 31 downto 3 );
  signal shl_ln102_fu_119_p2 : STD_LOGIC_VECTOR ( 31 downto 3 );
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[10]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[11]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[12]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[13]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[14]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[15]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[16]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[17]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[18]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[19]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[20]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[21]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
begin
  output_stream_TID(4) <= \<const0>\;
  output_stream_TID(3) <= \<const0>\;
  output_stream_TID(2) <= \<const0>\;
  output_stream_TID(1) <= \<const0>\;
  output_stream_TID(0) <= \<const0>\;
  output_stream_TKEEP(3) <= \^output_stream_tkeep\(2);
  output_stream_TKEEP(2) <= \^output_stream_tkeep\(2);
  output_stream_TKEEP(1) <= \^output_stream_tkeep\(2);
  output_stream_TKEEP(0) <= \^output_stream_tkeep\(2);
  output_stream_TSTRB(3) <= \^output_stream_tstrb\(2);
  output_stream_TSTRB(2) <= \^output_stream_tstrb\(2);
  output_stream_TSTRB(1) <= \^output_stream_tstrb\(2);
  output_stream_TSTRB(0) <= \^output_stream_tstrb\(2);
  s_axi_control_BRESP(1) <= \<const0>\;
  s_axi_control_BRESP(0) <= \<const0>\;
  s_axi_control_RDATA(31) <= \<const0>\;
  s_axi_control_RDATA(30) <= \<const0>\;
  s_axi_control_RDATA(29) <= \<const0>\;
  s_axi_control_RDATA(28) <= \<const0>\;
  s_axi_control_RDATA(27) <= \<const0>\;
  s_axi_control_RDATA(26) <= \<const0>\;
  s_axi_control_RDATA(25) <= \<const0>\;
  s_axi_control_RDATA(24) <= \<const0>\;
  s_axi_control_RDATA(23) <= \<const0>\;
  s_axi_control_RDATA(22) <= \<const0>\;
  s_axi_control_RDATA(21) <= \<const0>\;
  s_axi_control_RDATA(20) <= \<const0>\;
  s_axi_control_RDATA(19) <= \<const0>\;
  s_axi_control_RDATA(18) <= \<const0>\;
  s_axi_control_RDATA(17) <= \<const0>\;
  s_axi_control_RDATA(16) <= \<const0>\;
  s_axi_control_RDATA(15) <= \<const0>\;
  s_axi_control_RDATA(14) <= \<const0>\;
  s_axi_control_RDATA(13) <= \<const0>\;
  s_axi_control_RDATA(12) <= \<const0>\;
  s_axi_control_RDATA(11) <= \<const0>\;
  s_axi_control_RDATA(10) <= \<const0>\;
  s_axi_control_RDATA(9) <= \^s_axi_control_rdata\(9);
  s_axi_control_RDATA(8) <= \<const0>\;
  s_axi_control_RDATA(7) <= \^s_axi_control_rdata\(7);
  s_axi_control_RDATA(6) <= \<const0>\;
  s_axi_control_RDATA(5) <= \<const0>\;
  s_axi_control_RDATA(4) <= \<const0>\;
  s_axi_control_RDATA(3 downto 0) <= \^s_axi_control_rdata\(3 downto 0);
  s_axi_control_RRESP(1) <= \<const0>\;
  s_axi_control_RRESP(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_5_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(10),
      Q => ap_CS_fsm_state11,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(11),
      Q => ap_CS_fsm_state12,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(12),
      Q => ap_CS_fsm_state13,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(13),
      Q => ap_CS_fsm_state14,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(14),
      Q => ap_CS_fsm_state15,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(15),
      Q => ap_CS_fsm_state16,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(16),
      Q => ap_CS_fsm_state17,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(17),
      Q => ap_CS_fsm_state18,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(18),
      Q => ap_CS_fsm_state19,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(19),
      Q => ap_CS_fsm_state20,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => \ap_CS_fsm_reg_n_5_[1]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(20),
      Q => ap_CS_fsm_state21,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(21),
      Q => ap_CS_fsm_state22,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => \ap_CS_fsm_reg_n_5_[2]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => \ap_CS_fsm_reg_n_5_[3]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => \ap_CS_fsm_reg_n_5_[4]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => ap_CS_fsm_state6,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(6),
      Q => \ap_CS_fsm_reg_n_5_[6]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(7),
      Q => ap_CS_fsm_state8,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(8),
      Q => ap_CS_fsm_state9,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(9),
      Q => ap_CS_fsm_state10,
      R => ap_rst_n_inv
    );
control_s_axi_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_control_s_axi
     port map (
      D(0) => ap_NS_fsm(1),
      \FSM_onehot_rstate_reg[1]_0\ => s_axi_control_ARREADY,
      \FSM_onehot_wstate_reg[1]_0\ => s_axi_control_AWREADY,
      \FSM_onehot_wstate_reg[2]_0\ => s_axi_control_WREADY,
      Q(0) => \ap_CS_fsm_reg_n_5_[0]\,
      ap_clk => ap_clk,
      ap_done => ap_done,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_start => ap_start,
      interrupt => interrupt,
      s_axi_control_ARADDR(3 downto 0) => s_axi_control_ARADDR(3 downto 0),
      s_axi_control_ARVALID => s_axi_control_ARVALID,
      s_axi_control_AWADDR(1 downto 0) => s_axi_control_AWADDR(3 downto 2),
      s_axi_control_AWVALID => s_axi_control_AWVALID,
      s_axi_control_BREADY => s_axi_control_BREADY,
      s_axi_control_BVALID => s_axi_control_BVALID,
      s_axi_control_RDATA(5) => \^s_axi_control_rdata\(9),
      s_axi_control_RDATA(4) => \^s_axi_control_rdata\(7),
      s_axi_control_RDATA(3 downto 0) => \^s_axi_control_rdata\(3 downto 0),
      s_axi_control_RREADY => s_axi_control_RREADY,
      s_axi_control_RVALID => s_axi_control_RVALID,
      s_axi_control_WDATA(2) => s_axi_control_WDATA(7),
      s_axi_control_WDATA(1 downto 0) => s_axi_control_WDATA(1 downto 0),
      s_axi_control_WSTRB(0) => s_axi_control_WSTRB(0),
      s_axi_control_WVALID => s_axi_control_WVALID
    );
grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_feedforward_Pipeline_VITIS_LOOP_106_3
     port map (
      ADDRARDADDR(5 downto 0) => layer1_activations_address0(5 downto 0),
      CO(0) => layer1_quant_128_fu_2040_p2,
      D(1 downto 0) => ap_NS_fsm(9 downto 8),
      Q(2) => ap_CS_fsm_state9,
      Q(1) => ap_CS_fsm_state8,
      Q(0) => \ap_CS_fsm_reg_n_5_[6]\,
      add_ln51_127_fu_2878_p2(1 downto 0) => add_ln51_127_fu_2878_p2(2 downto 1),
      add_ln51_130_fu_2904_p2(1 downto 0) => add_ln51_130_fu_2904_p2(2 downto 1),
      add_ln51_134_fu_2930_p2(1 downto 0) => add_ln51_134_fu_2930_p2(2 downto 1),
      add_ln51_137_fu_2956_p2(1 downto 0) => add_ln51_137_fu_2956_p2(2 downto 1),
      add_ln51_142_fu_2982_p2(1 downto 0) => add_ln51_142_fu_2982_p2(2 downto 1),
      add_ln51_145_fu_3008_p2(1 downto 0) => add_ln51_145_fu_3008_p2(2 downto 1),
      add_ln51_149_fu_3034_p2(1 downto 0) => add_ln51_149_fu_3034_p2(2 downto 1),
      add_ln51_152_fu_3060_p2(1 downto 0) => add_ln51_152_fu_3060_p2(2 downto 1),
      add_ln51_158_fu_3086_p2(1 downto 0) => add_ln51_158_fu_3086_p2(2 downto 1),
      add_ln51_161_fu_3112_p2(1 downto 0) => add_ln51_161_fu_3112_p2(2 downto 1),
      add_ln51_165_fu_3138_p2(1 downto 0) => add_ln51_165_fu_3138_p2(2 downto 1),
      add_ln51_168_fu_3164_p2(1 downto 0) => add_ln51_168_fu_3164_p2(2 downto 1),
      add_ln51_173_fu_3190_p2(1 downto 0) => add_ln51_173_fu_3190_p2(2 downto 1),
      add_ln51_176_fu_3216_p2(1 downto 0) => add_ln51_176_fu_3216_p2(2 downto 1),
      add_ln51_180_fu_3242_p2(1 downto 0) => add_ln51_180_fu_3242_p2(2 downto 1),
      add_ln51_183_fu_3268_p2(1 downto 0) => add_ln51_183_fu_3268_p2(2 downto 1),
      add_ln51_95_fu_2670_p2(1 downto 0) => add_ln51_95_fu_2670_p2(2 downto 1),
      add_ln51_98_fu_2696_p2(1 downto 0) => add_ln51_98_fu_2696_p2(2 downto 1),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_ap_start_reg => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_ap_start_reg,
      grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_ap_start_reg_reg => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_n_88,
      grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_100_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_100_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_101_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_101_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_103_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_103_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_104_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_104_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_106_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_106_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_107_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_107_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_113_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_113_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_116_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_116_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_124_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_124_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_125_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_125_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_126_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_126_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_127_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_127_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_12_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_12_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_13_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_13_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_14_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_14_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_15_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_15_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_17_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_17_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_19_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_19_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_1_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_1_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_21_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_21_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_23_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_23_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_24_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_24_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_2_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_2_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_30_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_30_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_31_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_31_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_34_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_34_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_36_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_36_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_3_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_3_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_41_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_41_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_45_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_45_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_52_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_52_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_53_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_53_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_56_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_56_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_57_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_57_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_58_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_58_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_60_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_60_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_61_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_61_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_64_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_64_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_65_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_65_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_66_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_66_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_68_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_68_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_6_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_6_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_72_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_72_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_75_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_75_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_76_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_76_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_77_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_77_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_79_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_79_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_80_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_80_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_85_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_85_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_88_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_88_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_89_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_89_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_90_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_90_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_91_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_91_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_92_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_92_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_93_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_93_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_97_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_97_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_layer1_activations_1_address0(5 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_layer1_activations_1_address0(5 downto 0),
      grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_address0(5 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_address0(5 downto 0),
      \layer1_quant_105_fu_970_reg[0]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_n_76,
      \layer1_quant_109_fu_986_reg[0]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_n_85,
      \layer1_quant_111_fu_994_reg[0]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_n_75,
      \layer1_quant_123_fu_1042_reg[0]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_n_74,
      \layer1_quant_25_fu_650_reg[0]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_n_70,
      \layer1_quant_37_fu_698_reg[0]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_n_80,
      \layer1_quant_38_fu_702_reg[0]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_n_83,
      \layer1_quant_39_fu_706_reg[0]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_n_72,
      \layer1_quant_40_fu_710_reg[0]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_n_81,
      \layer1_quant_44_fu_726_reg[0]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_n_77,
      \layer1_quant_46_fu_734_reg[0]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_n_79,
      \layer1_quant_47_fu_738_reg[0]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_n_71,
      \layer1_quant_48_fu_742_reg[0]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_n_82,
      \layer1_quant_50_fu_750_reg[0]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_n_87,
      \layer1_quant_73_fu_842_reg[0]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_n_73,
      \layer1_quant_74_fu_846_reg[0]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_n_86,
      \layer1_quant_81_fu_874_reg[0]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_n_84,
      \layer1_quant_9_fu_586_reg[0]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_n_78,
      \trunc_ln106_1_reg_3985_reg[0]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_n_61
    );
grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_n_88,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_feedforward_Pipeline_VITIS_LOOP_117_4
     port map (
      D(1 downto 0) => ap_NS_fsm(13 downto 12),
      Q(3) => ap_CS_fsm_state15,
      Q(2) => ap_CS_fsm_state13,
      Q(1) => ap_CS_fsm_state12,
      Q(0) => ap_CS_fsm_state11,
      add_ln120_1_fu_180_p2(1 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_1_d0(31 downto 30),
      add_ln120_2_fu_193_p2(1 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_2_d0(31 downto 30),
      add_ln120_3_fu_206_p2(1 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_d0(31 downto 30),
      add_ln120_fu_167_p2(1 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_d0(31 downto 30),
      \ap_CS_fsm_reg[11]\ => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_111,
      \ap_CS_fsm_reg[12]\(23) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_33,
      \ap_CS_fsm_reg[12]\(22) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_34,
      \ap_CS_fsm_reg[12]\(21) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_35,
      \ap_CS_fsm_reg[12]\(20) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_36,
      \ap_CS_fsm_reg[12]\(19) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_37,
      \ap_CS_fsm_reg[12]\(18) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_38,
      \ap_CS_fsm_reg[12]\(17) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_39,
      \ap_CS_fsm_reg[12]\(16) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_40,
      \ap_CS_fsm_reg[12]\(15) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_41,
      \ap_CS_fsm_reg[12]\(14) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_42,
      \ap_CS_fsm_reg[12]\(13) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_43,
      \ap_CS_fsm_reg[12]\(12) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_44,
      \ap_CS_fsm_reg[12]\(11) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_45,
      \ap_CS_fsm_reg[12]\(10) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_46,
      \ap_CS_fsm_reg[12]\(9) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_47,
      \ap_CS_fsm_reg[12]\(8) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_48,
      \ap_CS_fsm_reg[12]\(7) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_49,
      \ap_CS_fsm_reg[12]\(6) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_50,
      \ap_CS_fsm_reg[12]\(5) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_51,
      \ap_CS_fsm_reg[12]\(4) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_52,
      \ap_CS_fsm_reg[12]\(3) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_53,
      \ap_CS_fsm_reg[12]\(2) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_54,
      \ap_CS_fsm_reg[12]\(1) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_55,
      \ap_CS_fsm_reg[12]\(0) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_56,
      \ap_CS_fsm_reg[12]_0\(23) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_59,
      \ap_CS_fsm_reg[12]_0\(22) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_60,
      \ap_CS_fsm_reg[12]_0\(21) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_61,
      \ap_CS_fsm_reg[12]_0\(20) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_62,
      \ap_CS_fsm_reg[12]_0\(19) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_63,
      \ap_CS_fsm_reg[12]_0\(18) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_64,
      \ap_CS_fsm_reg[12]_0\(17) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_65,
      \ap_CS_fsm_reg[12]_0\(16) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_66,
      \ap_CS_fsm_reg[12]_0\(15) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_67,
      \ap_CS_fsm_reg[12]_0\(14) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_68,
      \ap_CS_fsm_reg[12]_0\(13) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_69,
      \ap_CS_fsm_reg[12]_0\(12) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_70,
      \ap_CS_fsm_reg[12]_0\(11) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_71,
      \ap_CS_fsm_reg[12]_0\(10) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_72,
      \ap_CS_fsm_reg[12]_0\(9) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_73,
      \ap_CS_fsm_reg[12]_0\(8) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_74,
      \ap_CS_fsm_reg[12]_0\(7) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_75,
      \ap_CS_fsm_reg[12]_0\(6) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_76,
      \ap_CS_fsm_reg[12]_0\(5) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_77,
      \ap_CS_fsm_reg[12]_0\(4) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_78,
      \ap_CS_fsm_reg[12]_0\(3) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_79,
      \ap_CS_fsm_reg[12]_0\(2) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_80,
      \ap_CS_fsm_reg[12]_0\(1) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_81,
      \ap_CS_fsm_reg[12]_0\(0) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_82,
      \ap_CS_fsm_reg[12]_1\(23) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_85,
      \ap_CS_fsm_reg[12]_1\(22) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_86,
      \ap_CS_fsm_reg[12]_1\(21) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_87,
      \ap_CS_fsm_reg[12]_1\(20) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_88,
      \ap_CS_fsm_reg[12]_1\(19) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_89,
      \ap_CS_fsm_reg[12]_1\(18) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_90,
      \ap_CS_fsm_reg[12]_1\(17) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_91,
      \ap_CS_fsm_reg[12]_1\(16) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_92,
      \ap_CS_fsm_reg[12]_1\(15) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_93,
      \ap_CS_fsm_reg[12]_1\(14) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_94,
      \ap_CS_fsm_reg[12]_1\(13) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_95,
      \ap_CS_fsm_reg[12]_1\(12) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_96,
      \ap_CS_fsm_reg[12]_1\(11) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_97,
      \ap_CS_fsm_reg[12]_1\(10) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_98,
      \ap_CS_fsm_reg[12]_1\(9) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_99,
      \ap_CS_fsm_reg[12]_1\(8) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_100,
      \ap_CS_fsm_reg[12]_1\(7) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_101,
      \ap_CS_fsm_reg[12]_1\(6) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_102,
      \ap_CS_fsm_reg[12]_1\(5) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_103,
      \ap_CS_fsm_reg[12]_1\(4) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_104,
      \ap_CS_fsm_reg[12]_1\(3) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_105,
      \ap_CS_fsm_reg[12]_1\(2) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_106,
      \ap_CS_fsm_reg[12]_1\(1) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_107,
      \ap_CS_fsm_reg[12]_1\(0) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_108,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      cnt_2_fu_3680_p2(1 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_layer2_activations_3_d0(7 downto 6),
      d0(23) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_7,
      d0(22) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_8,
      d0(21) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_9,
      d0(20) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_10,
      d0(19) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_11,
      d0(18) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_12,
      d0(17) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_13,
      d0(16) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_14,
      d0(15) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_15,
      d0(14) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_16,
      d0(13) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_17,
      d0(12) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_18,
      d0(11) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_19,
      d0(10) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_20,
      d0(9) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_21,
      d0(8) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_22,
      d0(7) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_23,
      d0(6) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_24,
      d0(5) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_25,
      d0(4) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_26,
      d0(3) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_27,
      d0(2) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_28,
      d0(1) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_29,
      d0(0) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_30,
      grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_ap_start_reg => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_ap_start_reg,
      grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_2_ce0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_2_ce0,
      grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address0(3 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address0(3 downto 0),
      grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(3 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(3 downto 0),
      grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_ap_start_reg => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_ap_start_reg,
      grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_layer2_activations_2_ce0 => grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_layer2_activations_2_ce0,
      layer2_activations_ce0 => layer2_activations_ce0,
      q1(25 downto 0) => layer2_activations_2_q1(30 downto 5),
      ram_reg_0_15_30_30_i_2_0(25 downto 0) => layer2_activations_3_q1(30 downto 5),
      \ram_reg_0_15_30_30_i_2__1_0\(25 downto 0) => layer2_activations_1_q1(30 downto 5),
      \ram_reg_0_15_30_30_i_2__2_0\(25 downto 0) => layer2_activations_q1(30 downto 5)
    );
grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_111,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_feedforward_Pipeline_VITIS_LOOP_124_5
     port map (
      D(1 downto 0) => ap_NS_fsm(15 downto 14),
      Q(2) => ap_CS_fsm_state15,
      Q(1) => ap_CS_fsm_state14,
      Q(0) => ap_CS_fsm_state13,
      add_ln51_33_fu_1447_p2(2 downto 0) => add_ln51_33_fu_1447_p2(2 downto 0),
      add_ln51_36_fu_1473_p2(1 downto 0) => add_ln51_36_fu_1473_p2(2 downto 1),
      add_ln51_40_fu_1499_p2(1 downto 0) => add_ln51_40_fu_1499_p2(2 downto 1),
      add_ln51_43_fu_1525_p2(1 downto 0) => add_ln51_43_fu_1525_p2(2 downto 1),
      add_ln51_48_fu_1551_p2(1 downto 0) => add_ln51_48_fu_1551_p2(2 downto 1),
      add_ln51_51_fu_1577_p2(1 downto 0) => add_ln51_51_fu_1577_p2(2 downto 1),
      add_ln51_55_fu_1603_p2(1 downto 0) => add_ln51_55_fu_1603_p2(2 downto 1),
      add_ln51_58_fu_1629_p2(1 downto 0) => add_ln51_58_fu_1629_p2(2 downto 1),
      \ap_CS_fsm_reg[13]\ => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_n_11,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address0(3 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address0(3 downto 0),
      grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_ap_start_reg => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_ap_start_reg,
      grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_10_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_10_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_14_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_14_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_16_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_16_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_17_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_17_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_18_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_18_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_1_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_1_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_21_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_21_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_23_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_23_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_24_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_24_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_25_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_25_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_27_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_27_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_2_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_2_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_32_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_32_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_33_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_33_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_37_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_37_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_40_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_40_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_41_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_41_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_42_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_42_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_43_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_43_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_44_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_44_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_46_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_46_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_48_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_48_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_49_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_49_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_4_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_4_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_50_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_50_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_51_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_51_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_52_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_52_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_53_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_53_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_55_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_55_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_59_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_59_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_9_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_9_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_layer2_activations_3_address0(3 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_layer2_activations_3_address0(3 downto 0),
      layer2_activations_3_address0(3 downto 0) => layer2_activations_3_address0(3 downto 0),
      \layer2_quant_11_fu_356_reg[0]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_n_14,
      \layer2_quant_12_fu_360_reg[0]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_n_12,
      \layer2_quant_30_fu_432_reg[0]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_n_15,
      \layer2_quant_3_fu_324_reg[0]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_n_16,
      \layer2_quant_57_fu_540_reg[0]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_n_17,
      \layer2_quant_5_fu_332_reg[0]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_n_18,
      \layer2_quant_60_fu_552_reg[0]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_n_13,
      \layer2_quant_63_fu_564_reg[0]_i_2_0\(31 downto 0) => layer2_activations_3_q0(31 downto 0),
      \layer2_quant_63_fu_564_reg[0]_i_2_1\(31 downto 0) => layer2_activations_q0(31 downto 0),
      \layer2_quant_63_fu_564_reg[0]_i_2_2\(31 downto 0) => layer2_activations_1_q0(31 downto 0),
      q0(31 downto 0) => layer2_activations_2_q0(31 downto 0)
    );
grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_n_11,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_feedforward_Pipeline_VITIS_LOOP_134_6
     port map (
      D(1 downto 0) => ap_NS_fsm(19 downto 18),
      Q(1) => ap_CS_fsm_state19,
      Q(0) => ap_CS_fsm_state18,
      add_ln137_fu_87_p2(2 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_d0(31 downto 29),
      \ap_CS_fsm_reg[17]\ => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_n_34,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      d0(23 downto 0) => d0(28 downto 5),
      grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_ap_start_reg => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_ap_start_reg,
      grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address0(3 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address0(3 downto 0),
      grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1(3 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1(3 downto 0),
      grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_ce0 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_ce0,
      grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_layer3_activations_d0(1 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_layer3_activations_d0(6 downto 5),
      ram_reg_0_15_29_29_i_2_0(26 downto 0) => layer3_activations_q1(30 downto 4)
    );
grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_n_34,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_feedforward_Pipeline_VITIS_LOOP_143_7
     port map (
      D(1 downto 0) => ap_NS_fsm(21 downto 20),
      E(0) => load_p2_2,
      Q(3) => ap_CS_fsm_state22,
      Q(2) => ap_CS_fsm_state21,
      Q(1) => ap_CS_fsm_state20,
      Q(0) => ap_CS_fsm_state19,
      \ap_CS_fsm_reg[19]\ => grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_n_26,
      ap_clk => ap_clk,
      ap_done => ap_done,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter1_reg_0(0) => load_p2,
      ap_loop_init_int_reg => regslice_both_output_stream_V_data_V_U_n_7,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \data_p2_reg[3]\ => regslice_both_output_stream_V_strb_V_U_n_6,
      \data_p2_reg[3]_0\ => regslice_both_output_stream_V_keep_V_U_n_6,
      \data_p2_reg[7]\ => regslice_both_output_stream_V_dest_V_U_n_5,
      \data_p2_reg[7]_0\(7 downto 0) => output_stream_TDEST_reg(7 downto 0),
      grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address0(3 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address0(3 downto 0),
      grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_ap_start_reg => grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_ap_start_reg,
      grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_output_stream_TLAST => grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_output_stream_TLAST,
      grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_layer3_activations_address0(3 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_layer3_activations_address0(3 downto 0),
      layer3_activations_address0(3 downto 0) => layer3_activations_address0(3 downto 0),
      load_p2 => load_p2_1,
      load_p2_0 => load_p2_0,
      output_stream_TDATA_reg1 => output_stream_TDATA_reg1,
      \output_stream_TDEST_reg_reg[7]\(7 downto 0) => output_stream_TDEST_int_regslice(7 downto 0),
      output_stream_TREADY_int_regslice => output_stream_TREADY_int_regslice
    );
grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_n_26,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_feedforward_Pipeline_VITIS_LOOP_46_11
     port map (
      D(1 downto 0) => ap_NS_fsm(11 downto 10),
      Q(2) => ap_CS_fsm_state13,
      Q(1) => ap_CS_fsm_state11,
      Q(0) => ap_CS_fsm_state10,
      add_ln51_127_fu_2878_p2(1 downto 0) => add_ln51_127_fu_2878_p2(2 downto 1),
      \add_ln51_127_reg_3794_reg[0]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_n_72,
      add_ln51_130_fu_2904_p2(1 downto 0) => add_ln51_130_fu_2904_p2(2 downto 1),
      \add_ln51_130_reg_3799_reg[0]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_n_74,
      add_ln51_134_fu_2930_p2(1 downto 0) => add_ln51_134_fu_2930_p2(2 downto 1),
      \add_ln51_134_reg_3804_reg[0]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_n_73,
      add_ln51_137_fu_2956_p2(1 downto 0) => add_ln51_137_fu_2956_p2(2 downto 1),
      \add_ln51_137_reg_3809_reg[0]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_n_78,
      add_ln51_142_fu_2982_p2(1 downto 0) => add_ln51_142_fu_2982_p2(2 downto 1),
      \add_ln51_142_reg_3814_reg[0]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_n_75,
      add_ln51_145_fu_3008_p2(1 downto 0) => add_ln51_145_fu_3008_p2(2 downto 1),
      \add_ln51_145_reg_3819_reg[0]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_n_77,
      add_ln51_149_fu_3034_p2(1 downto 0) => add_ln51_149_fu_3034_p2(2 downto 1),
      \add_ln51_149_reg_3824_reg[0]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_n_76,
      add_ln51_152_fu_3060_p2(1 downto 0) => add_ln51_152_fu_3060_p2(2 downto 1),
      \add_ln51_152_reg_3829_reg[0]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_n_86,
      add_ln51_158_fu_3086_p2(1 downto 0) => add_ln51_158_fu_3086_p2(2 downto 1),
      \add_ln51_158_reg_3834_reg[0]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_n_79,
      add_ln51_161_fu_3112_p2(1 downto 0) => add_ln51_161_fu_3112_p2(2 downto 1),
      \add_ln51_161_reg_3839_reg[0]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_n_81,
      add_ln51_165_fu_3138_p2(1 downto 0) => add_ln51_165_fu_3138_p2(2 downto 1),
      \add_ln51_165_reg_3844_reg[0]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_n_80,
      add_ln51_168_fu_3164_p2(1 downto 0) => add_ln51_168_fu_3164_p2(2 downto 1),
      \add_ln51_168_reg_3849_reg[0]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_n_85,
      add_ln51_173_fu_3190_p2(1 downto 0) => add_ln51_173_fu_3190_p2(2 downto 1),
      \add_ln51_173_reg_3854_reg[0]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_n_82,
      add_ln51_176_fu_3216_p2(1 downto 0) => add_ln51_176_fu_3216_p2(2 downto 1),
      \add_ln51_176_reg_3859_reg[0]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_n_84,
      add_ln51_180_fu_3242_p2(1 downto 0) => add_ln51_180_fu_3242_p2(2 downto 1),
      \add_ln51_180_reg_3864_reg[0]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_n_83,
      add_ln51_183_fu_3268_p2(1 downto 0) => add_ln51_183_fu_3268_p2(2 downto 1),
      \add_ln51_183_reg_3869_reg[0]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_n_87,
      add_ln51_95_fu_2670_p2(1 downto 0) => add_ln51_95_fu_2670_p2(2 downto 1),
      \add_ln51_95_reg_3754_reg[0]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_n_70,
      add_ln51_98_fu_2696_p2(1 downto 0) => add_ln51_98_fu_2696_p2(2 downto 1),
      \add_ln51_98_reg_3759_reg[0]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_n_71,
      \ap_CS_fsm_reg[9]\ => grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_n_12,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      cnt_2_fu_3680_p2(6 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_layer2_activations_3_d0(7 downto 1),
      d0(0) => grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_n_13,
      grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_100_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_100_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_101_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_101_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_103_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_103_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_104_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_104_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_106_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_106_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_107_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_107_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_113_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_113_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_116_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_116_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_124_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_124_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_125_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_125_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_126_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_126_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_127_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_127_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_12_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_12_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_13_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_13_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_14_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_14_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_15_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_15_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_17_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_17_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_19_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_19_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_1_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_1_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_21_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_21_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_23_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_23_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_24_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_24_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_2_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_2_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_30_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_30_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_31_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_31_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_34_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_34_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_36_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_36_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_3_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_3_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_41_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_41_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_45_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_45_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_52_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_52_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_53_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_53_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_56_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_56_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_57_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_57_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_58_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_58_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_60_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_60_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_61_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_61_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_64_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_64_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_65_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_65_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_66_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_66_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_68_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_68_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_6_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_6_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_72_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_72_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_75_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_75_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_76_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_76_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_77_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_77_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_79_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_79_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_80_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_80_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_85_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_85_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_88_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_88_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_89_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_89_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_90_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_90_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_91_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_91_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_92_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_92_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_93_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_93_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_97_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_97_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_2_ce0 => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_2_ce0,
      grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_ap_start_reg => grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_ap_start_reg,
      grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_layer2_activations_2_ce0 => grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_layer2_activations_2_ce0,
      grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_layer2_activations_3_address0(3 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_layer2_activations_3_address0(3 downto 0),
      layer2_activations_ce0 => layer2_activations_ce0,
      \p_0_in__0\ => \p_0_in__0\,
      \p_0_in__1\ => \p_0_in__1\,
      \p_0_in__2\ => \p_0_in__2\,
      \p_0_in__3\ => \p_0_in__3\
    );
grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_n_12,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_feedforward_Pipeline_VITIS_LOOP_46_12
     port map (
      D(1 downto 0) => ap_NS_fsm(17 downto 16),
      Q(2) => ap_CS_fsm_state19,
      Q(1) => ap_CS_fsm_state17,
      Q(0) => ap_CS_fsm_state16,
      add_ln51_33_fu_1447_p2(2 downto 0) => add_ln51_33_fu_1447_p2(2 downto 0),
      add_ln51_36_fu_1473_p2(1 downto 0) => add_ln51_36_fu_1473_p2(2 downto 1),
      \add_ln51_36_reg_1903_reg[0]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_n_13,
      add_ln51_40_fu_1499_p2(1 downto 0) => add_ln51_40_fu_1499_p2(2 downto 1),
      \add_ln51_40_reg_1908_reg[0]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_n_12,
      add_ln51_43_fu_1525_p2(1 downto 0) => add_ln51_43_fu_1525_p2(2 downto 1),
      \add_ln51_43_reg_1913_reg[0]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_n_17,
      add_ln51_48_fu_1551_p2(1 downto 0) => add_ln51_48_fu_1551_p2(2 downto 1),
      \add_ln51_48_reg_1918_reg[0]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_n_14,
      add_ln51_51_fu_1577_p2(1 downto 0) => add_ln51_51_fu_1577_p2(2 downto 1),
      \add_ln51_51_reg_1923_reg[0]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_n_16,
      add_ln51_55_fu_1603_p2(1 downto 0) => add_ln51_55_fu_1603_p2(2 downto 1),
      \add_ln51_55_reg_1928_reg[0]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_n_15,
      add_ln51_58_fu_1629_p2(1 downto 0) => add_ln51_58_fu_1629_p2(2 downto 1),
      \add_ln51_58_reg_1933_reg[0]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_n_18,
      \ap_CS_fsm_reg[15]\ => grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_n_8,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \cnt_1_reg_1938_reg[6]_0\(5 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_layer3_activations_d0(6 downto 1),
      d0(0) => grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_n_9,
      grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_10_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_10_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_14_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_14_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_16_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_16_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_17_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_17_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_18_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_18_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_1_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_1_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_21_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_21_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_23_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_23_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_24_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_24_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_25_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_25_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_27_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_27_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_2_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_2_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_32_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_32_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_33_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_33_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_37_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_37_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_40_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_40_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_41_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_41_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_42_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_42_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_43_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_43_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_44_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_44_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_46_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_46_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_48_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_48_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_49_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_49_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_4_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_4_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_50_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_50_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_51_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_51_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_52_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_52_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_53_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_53_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_55_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_55_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_59_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_59_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_9_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_9_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_ap_start_reg => grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_ap_start_reg,
      grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_layer3_activations_address0(3 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_layer3_activations_address0(3 downto 0),
      grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_layer3_activations_ce0 => grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_layer3_activations_ce0
    );
grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_n_8,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_feedforward_Pipeline_VITIS_LOOP_46_1
     port map (
      D(1 downto 0) => ap_NS_fsm(5 downto 4),
      DIADI(0) => grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_n_16,
      Q(2) => \ap_CS_fsm_reg_n_5_[6]\,
      Q(1) => \ap_CS_fsm_reg_n_5_[4]\,
      Q(0) => \ap_CS_fsm_reg_n_5_[3]\,
      WEA(0) => layer1_activations_1_we0,
      add_ln51_101_fu_14824_p2(2 downto 0) => add_ln51_101_fu_14824_p2(2 downto 0),
      add_ln51_106_fu_14862_p2(2 downto 0) => add_ln51_106_fu_14862_p2(2 downto 0),
      add_ln51_112_fu_14900_p2(2 downto 0) => add_ln51_112_fu_14900_p2(2 downto 0),
      add_ln51_117_fu_14938_p2(2 downto 0) => add_ln51_117_fu_14938_p2(2 downto 0),
      add_ln51_124_fu_14976_p2(2 downto 0) => add_ln51_124_fu_14976_p2(2 downto 0),
      add_ln51_129_fu_15014_p2(2 downto 0) => add_ln51_129_fu_15014_p2(2 downto 0),
      add_ln51_135_fu_15052_p2(2 downto 0) => add_ln51_135_fu_15052_p2(2 downto 0),
      add_ln51_137_fu_15064_p2(1 downto 0) => add_ln51_137_fu_15064_p2(1 downto 0),
      add_ln51_138_fu_15070_p2(1 downto 0) => add_ln51_138_fu_15070_p2(1 downto 0),
      add_ln51_139_fu_15076_p2(1 downto 0) => add_ln51_139_fu_15076_p2(1 downto 0),
      add_ln51_149_fu_15114_p2(2 downto 0) => add_ln51_149_fu_15114_p2(2 downto 0),
      add_ln51_154_fu_15152_p2(2 downto 0) => add_ln51_154_fu_15152_p2(2 downto 0),
      add_ln51_15_fu_14320_p2(2 downto 0) => add_ln51_15_fu_14320_p2(2 downto 0),
      add_ln51_160_fu_15190_p2(2 downto 0) => add_ln51_160_fu_15190_p2(2 downto 0),
      add_ln51_165_fu_15228_p2(2 downto 0) => add_ln51_165_fu_15228_p2(2 downto 0),
      add_ln51_172_fu_15266_p2(2 downto 0) => add_ln51_172_fu_15266_p2(2 downto 0),
      add_ln51_177_fu_15304_p2(2 downto 0) => add_ln51_177_fu_15304_p2(2 downto 0),
      add_ln51_183_fu_15342_p2(2 downto 0) => add_ln51_183_fu_15342_p2(2 downto 0),
      add_ln51_185_fu_15354_p2(1 downto 0) => add_ln51_185_fu_15354_p2(1 downto 0),
      add_ln51_186_fu_15360_p2(1 downto 0) => add_ln51_186_fu_15360_p2(1 downto 0),
      add_ln51_187_fu_15366_p2(1 downto 0) => add_ln51_187_fu_15366_p2(1 downto 0),
      add_ln51_199_fu_15404_p2(2 downto 0) => add_ln51_199_fu_15404_p2(2 downto 0),
      add_ln51_204_fu_15442_p2(2 downto 0) => add_ln51_204_fu_15442_p2(2 downto 0),
      add_ln51_20_fu_14358_p2(2 downto 0) => add_ln51_20_fu_14358_p2(2 downto 0),
      add_ln51_210_fu_15480_p2(2 downto 0) => add_ln51_210_fu_15480_p2(2 downto 0),
      add_ln51_215_fu_15518_p2(2 downto 0) => add_ln51_215_fu_15518_p2(2 downto 0),
      add_ln51_222_fu_15556_p2(2 downto 0) => add_ln51_222_fu_15556_p2(2 downto 0),
      add_ln51_227_fu_15594_p2(2 downto 0) => add_ln51_227_fu_15594_p2(2 downto 0),
      add_ln51_233_fu_15632_p2(2 downto 0) => add_ln51_233_fu_15632_p2(2 downto 0),
      add_ln51_235_fu_15644_p2(1 downto 0) => add_ln51_235_fu_15644_p2(1 downto 0),
      add_ln51_236_fu_15650_p2(1 downto 0) => add_ln51_236_fu_15650_p2(1 downto 0),
      add_ln51_237_fu_15656_p2(1 downto 0) => add_ln51_237_fu_15656_p2(1 downto 0),
      add_ln51_247_fu_15694_p2(2 downto 0) => add_ln51_247_fu_15694_p2(2 downto 0),
      add_ln51_252_fu_15732_p2(2 downto 0) => add_ln51_252_fu_15732_p2(2 downto 0),
      add_ln51_258_fu_15770_p2(2 downto 0) => add_ln51_258_fu_15770_p2(2 downto 0),
      add_ln51_263_fu_15808_p2(2 downto 0) => add_ln51_263_fu_15808_p2(2 downto 0),
      add_ln51_270_fu_15846_p2(2 downto 0) => add_ln51_270_fu_15846_p2(2 downto 0),
      add_ln51_275_fu_15884_p2(2 downto 0) => add_ln51_275_fu_15884_p2(2 downto 0),
      add_ln51_27_fu_14396_p2(2 downto 0) => add_ln51_27_fu_14396_p2(2 downto 0),
      add_ln51_281_fu_15922_p2(2 downto 0) => add_ln51_281_fu_15922_p2(2 downto 0),
      add_ln51_283_fu_15934_p2(1 downto 0) => add_ln51_283_fu_15934_p2(1 downto 0),
      add_ln51_284_fu_15940_p2(1 downto 0) => add_ln51_284_fu_15940_p2(1 downto 0),
      add_ln51_285_fu_15946_p2(1 downto 0) => add_ln51_285_fu_15946_p2(1 downto 0),
      add_ln51_296_fu_15984_p2(2 downto 0) => add_ln51_296_fu_15984_p2(2 downto 0),
      add_ln51_301_fu_16022_p2(2 downto 0) => add_ln51_301_fu_16022_p2(2 downto 0),
      add_ln51_307_fu_16060_p2(2 downto 0) => add_ln51_307_fu_16060_p2(2 downto 0),
      add_ln51_312_fu_16098_p2(2 downto 0) => add_ln51_312_fu_16098_p2(2 downto 0),
      add_ln51_319_fu_16136_p2(2 downto 0) => add_ln51_319_fu_16136_p2(2 downto 0),
      add_ln51_324_fu_16174_p2(2 downto 0) => add_ln51_324_fu_16174_p2(2 downto 0),
      add_ln51_32_fu_14434_p2(2 downto 0) => add_ln51_32_fu_14434_p2(2 downto 0),
      add_ln51_330_fu_16212_p2(2 downto 0) => add_ln51_330_fu_16212_p2(2 downto 0),
      add_ln51_332_fu_16224_p2(1 downto 0) => add_ln51_332_fu_16224_p2(1 downto 0),
      add_ln51_333_fu_16230_p2(1 downto 0) => add_ln51_333_fu_16230_p2(1 downto 0),
      add_ln51_334_fu_16236_p2(1 downto 0) => add_ln51_334_fu_16236_p2(1 downto 0),
      add_ln51_344_fu_16274_p2(2 downto 0) => add_ln51_344_fu_16274_p2(2 downto 0),
      add_ln51_349_fu_16312_p2(2 downto 0) => add_ln51_349_fu_16312_p2(2 downto 0),
      add_ln51_355_fu_16350_p2(2 downto 0) => add_ln51_355_fu_16350_p2(2 downto 0),
      add_ln51_360_fu_16388_p2(2 downto 0) => add_ln51_360_fu_16388_p2(2 downto 0),
      add_ln51_367_fu_16426_p2(2 downto 0) => add_ln51_367_fu_16426_p2(2 downto 0),
      add_ln51_372_fu_16464_p2(2 downto 0) => add_ln51_372_fu_16464_p2(2 downto 0),
      add_ln51_378_fu_16502_p2(2 downto 0) => add_ln51_378_fu_16502_p2(2 downto 0),
      add_ln51_380_fu_16514_p2(1 downto 0) => add_ln51_380_fu_16514_p2(1 downto 0),
      add_ln51_381_fu_16520_p2(1 downto 0) => add_ln51_381_fu_16520_p2(1 downto 0),
      add_ln51_382_fu_16526_p2(1 downto 0) => add_ln51_382_fu_16526_p2(1 downto 0),
      add_ln51_38_fu_14472_p2(2 downto 0) => add_ln51_38_fu_14472_p2(2 downto 0),
      add_ln51_395_fu_16564_p2(2 downto 0) => add_ln51_395_fu_16564_p2(2 downto 0),
      add_ln51_400_fu_16602_p2(2 downto 0) => add_ln51_400_fu_16602_p2(2 downto 0),
      add_ln51_406_fu_16640_p2(2 downto 0) => add_ln51_406_fu_16640_p2(2 downto 0),
      add_ln51_40_fu_14484_p2(1 downto 0) => add_ln51_40_fu_14484_p2(1 downto 0),
      add_ln51_411_fu_16678_p2(2 downto 0) => add_ln51_411_fu_16678_p2(2 downto 0),
      add_ln51_418_fu_16716_p2(2 downto 0) => add_ln51_418_fu_16716_p2(2 downto 0),
      add_ln51_41_fu_14490_p2(1 downto 0) => add_ln51_41_fu_14490_p2(1 downto 0),
      add_ln51_423_fu_16754_p2(2 downto 0) => add_ln51_423_fu_16754_p2(2 downto 0),
      add_ln51_429_fu_16792_p2(2 downto 0) => add_ln51_429_fu_16792_p2(2 downto 0),
      add_ln51_42_fu_14496_p2(1 downto 0) => add_ln51_42_fu_14496_p2(1 downto 0),
      add_ln51_431_fu_16804_p2(0) => add_ln51_431_fu_16804_p2(1),
      \add_ln51_431_reg_21289_reg[0]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_16,
      \add_ln51_432_reg_21294_reg[0]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_14,
      \add_ln51_432_reg_21294_reg[1]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_15,
      \add_ln51_433_reg_21299_reg[0]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_17,
      \add_ln51_433_reg_21299_reg[1]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_18,
      add_ln51_443_fu_16854_p2(2 downto 0) => add_ln51_443_fu_16854_p2(2 downto 0),
      add_ln51_448_fu_16892_p2(2 downto 0) => add_ln51_448_fu_16892_p2(2 downto 0),
      add_ln51_454_fu_16930_p2(2 downto 0) => add_ln51_454_fu_16930_p2(2 downto 0),
      add_ln51_459_fu_16968_p2(2 downto 0) => add_ln51_459_fu_16968_p2(2 downto 0),
      add_ln51_466_fu_17006_p2(2 downto 0) => add_ln51_466_fu_17006_p2(2 downto 0),
      add_ln51_471_fu_17044_p2(2 downto 0) => add_ln51_471_fu_17044_p2(2 downto 0),
      add_ln51_477_fu_17082_p2(2 downto 0) => add_ln51_477_fu_17082_p2(2 downto 0),
      add_ln51_479_fu_17094_p2(0) => add_ln51_479_fu_17094_p2(1),
      \add_ln51_479_reg_21339_reg[0]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_26,
      \add_ln51_480_reg_21344_reg[0]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_24,
      \add_ln51_480_reg_21344_reg[1]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_25,
      \add_ln51_481_reg_21349_reg[0]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_27,
      \add_ln51_481_reg_21349_reg[1]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_28,
      add_ln51_492_fu_17144_p2(2 downto 0) => add_ln51_492_fu_17144_p2(2 downto 0),
      add_ln51_497_fu_17182_p2(2 downto 0) => add_ln51_497_fu_17182_p2(2 downto 0),
      add_ln51_4_fu_14244_p2(2 downto 0) => add_ln51_4_fu_14244_p2(2 downto 0),
      add_ln51_503_fu_17220_p2(2 downto 0) => add_ln51_503_fu_17220_p2(2 downto 0),
      add_ln51_508_fu_17258_p2(2 downto 0) => add_ln51_508_fu_17258_p2(2 downto 0),
      add_ln51_515_fu_17296_p2(2 downto 0) => add_ln51_515_fu_17296_p2(2 downto 0),
      add_ln51_520_fu_17334_p2(2 downto 0) => add_ln51_520_fu_17334_p2(2 downto 0),
      add_ln51_526_fu_17372_p2(2 downto 0) => add_ln51_526_fu_17372_p2(2 downto 0),
      add_ln51_528_fu_17384_p2(0) => add_ln51_528_fu_17384_p2(1),
      \add_ln51_528_reg_21389_reg[0]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_21,
      \add_ln51_529_reg_21394_reg[0]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_19,
      \add_ln51_529_reg_21394_reg[1]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_20,
      add_ln51_52_fu_14534_p2(2 downto 0) => add_ln51_52_fu_14534_p2(2 downto 0),
      \add_ln51_530_reg_21399_reg[0]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_22,
      \add_ln51_530_reg_21399_reg[1]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_23,
      add_ln51_540_fu_17434_p2(2 downto 0) => add_ln51_540_fu_17434_p2(2 downto 0),
      add_ln51_545_fu_17472_p2(2 downto 0) => add_ln51_545_fu_17472_p2(2 downto 0),
      add_ln51_551_fu_17510_p2(2 downto 0) => add_ln51_551_fu_17510_p2(2 downto 0),
      add_ln51_556_fu_17548_p2(2 downto 0) => add_ln51_556_fu_17548_p2(2 downto 0),
      add_ln51_563_fu_17586_p2(2 downto 0) => add_ln51_563_fu_17586_p2(2 downto 0),
      add_ln51_568_fu_17624_p2(2 downto 0) => add_ln51_568_fu_17624_p2(2 downto 0),
      add_ln51_574_fu_17662_p2(2 downto 0) => add_ln51_574_fu_17662_p2(2 downto 0),
      add_ln51_576_fu_17674_p2(0) => add_ln51_576_fu_17674_p2(1),
      \add_ln51_576_reg_21439_reg[0]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_31,
      \add_ln51_577_reg_21444_reg[0]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_29,
      \add_ln51_577_reg_21444_reg[1]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_30,
      \add_ln51_578_reg_21449_reg[0]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_32,
      \add_ln51_578_reg_21449_reg[1]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_33,
      add_ln51_57_fu_14572_p2(2 downto 0) => add_ln51_57_fu_14572_p2(2 downto 0),
      add_ln51_590_fu_17724_p2(2 downto 0) => add_ln51_590_fu_17724_p2(2 downto 0),
      add_ln51_595_fu_17762_p2(2 downto 0) => add_ln51_595_fu_17762_p2(2 downto 0),
      add_ln51_601_fu_17800_p2(2 downto 0) => add_ln51_601_fu_17800_p2(2 downto 0),
      add_ln51_606_fu_17838_p2(2 downto 0) => add_ln51_606_fu_17838_p2(2 downto 0),
      add_ln51_613_fu_17876_p2(2 downto 0) => add_ln51_613_fu_17876_p2(2 downto 0),
      add_ln51_618_fu_17914_p2(2 downto 0) => add_ln51_618_fu_17914_p2(2 downto 0),
      add_ln51_624_fu_17952_p2(2 downto 0) => add_ln51_624_fu_17952_p2(2 downto 0),
      add_ln51_626_fu_17964_p2(0) => add_ln51_626_fu_17964_p2(1),
      \add_ln51_626_reg_21489_reg[0]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_36,
      \add_ln51_627_reg_21494_reg[0]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_34,
      \add_ln51_627_reg_21494_reg[1]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_35,
      \add_ln51_628_reg_21499_reg[0]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_37,
      \add_ln51_628_reg_21499_reg[1]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_38,
      add_ln51_638_fu_18014_p2(2 downto 0) => add_ln51_638_fu_18014_p2(2 downto 0),
      add_ln51_63_fu_14610_p2(2 downto 0) => add_ln51_63_fu_14610_p2(2 downto 0),
      add_ln51_643_fu_18052_p2(2 downto 0) => add_ln51_643_fu_18052_p2(2 downto 0),
      add_ln51_649_fu_18090_p2(2 downto 0) => add_ln51_649_fu_18090_p2(2 downto 0),
      add_ln51_654_fu_18128_p2(2 downto 0) => add_ln51_654_fu_18128_p2(2 downto 0),
      add_ln51_661_fu_18166_p2(2 downto 0) => add_ln51_661_fu_18166_p2(2 downto 0),
      add_ln51_666_fu_18204_p2(2 downto 0) => add_ln51_666_fu_18204_p2(2 downto 0),
      add_ln51_672_fu_18242_p2(2 downto 0) => add_ln51_672_fu_18242_p2(2 downto 0),
      add_ln51_674_fu_18254_p2(0) => add_ln51_674_fu_18254_p2(1),
      \add_ln51_674_reg_21539_reg[0]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_46,
      \add_ln51_675_reg_21544_reg[0]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_44,
      \add_ln51_675_reg_21544_reg[1]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_45,
      \add_ln51_676_reg_21549_reg[0]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_47,
      \add_ln51_676_reg_21549_reg[1]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_48,
      add_ln51_687_fu_18304_p2(2 downto 0) => add_ln51_687_fu_18304_p2(2 downto 0),
      add_ln51_68_fu_14648_p2(2 downto 0) => add_ln51_68_fu_14648_p2(2 downto 0),
      add_ln51_692_fu_18342_p2(2 downto 0) => add_ln51_692_fu_18342_p2(2 downto 0),
      add_ln51_698_fu_18380_p2(2 downto 0) => add_ln51_698_fu_18380_p2(2 downto 0),
      add_ln51_703_fu_18418_p2(2 downto 0) => add_ln51_703_fu_18418_p2(2 downto 0),
      add_ln51_710_fu_18456_p2(2 downto 0) => add_ln51_710_fu_18456_p2(2 downto 0),
      add_ln51_715_fu_18494_p2(2 downto 0) => add_ln51_715_fu_18494_p2(2 downto 0),
      add_ln51_721_fu_18532_p2(2 downto 0) => add_ln51_721_fu_18532_p2(2 downto 0),
      add_ln51_723_fu_18544_p2(0) => add_ln51_723_fu_18544_p2(1),
      \add_ln51_723_reg_21589_reg[0]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_41,
      \add_ln51_724_reg_21594_reg[0]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_39,
      \add_ln51_724_reg_21594_reg[1]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_40,
      \add_ln51_725_reg_21599_reg[0]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_42,
      \add_ln51_725_reg_21599_reg[1]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_43,
      add_ln51_735_fu_18594_p2(2 downto 0) => add_ln51_735_fu_18594_p2(2 downto 0),
      add_ln51_740_fu_18632_p2(2 downto 0) => add_ln51_740_fu_18632_p2(2 downto 0),
      add_ln51_746_fu_18670_p2(2 downto 0) => add_ln51_746_fu_18670_p2(2 downto 0),
      add_ln51_751_fu_18708_p2(2 downto 0) => add_ln51_751_fu_18708_p2(2 downto 0),
      add_ln51_758_fu_18746_p2(2 downto 0) => add_ln51_758_fu_18746_p2(2 downto 0),
      add_ln51_75_fu_14686_p2(2 downto 0) => add_ln51_75_fu_14686_p2(2 downto 0),
      add_ln51_763_fu_18784_p2(2 downto 0) => add_ln51_763_fu_18784_p2(2 downto 0),
      add_ln51_769_fu_18822_p2(2 downto 0) => add_ln51_769_fu_18822_p2(2 downto 0),
      add_ln51_771_fu_18834_p2(0) => add_ln51_771_fu_18834_p2(1),
      \add_ln51_771_reg_21639_reg[0]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_51,
      \add_ln51_772_reg_21644_reg[0]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_49,
      \add_ln51_772_reg_21644_reg[1]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_50,
      \add_ln51_773_reg_21649_reg[0]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_53,
      \add_ln51_773_reg_21649_reg[1]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_52,
      add_ln51_80_fu_14724_p2(2 downto 0) => add_ln51_80_fu_14724_p2(2 downto 0),
      add_ln51_86_fu_14762_p2(2 downto 0) => add_ln51_86_fu_14762_p2(2 downto 0),
      add_ln51_88_fu_14774_p2(1 downto 0) => add_ln51_88_fu_14774_p2(1 downto 0),
      add_ln51_89_fu_14780_p2(1 downto 0) => add_ln51_89_fu_14780_p2(1 downto 0),
      add_ln51_90_fu_14786_p2(1 downto 0) => add_ln51_90_fu_14786_p2(1 downto 0),
      add_ln51_9_fu_14282_p2(2 downto 0) => add_ln51_9_fu_14282_p2(2 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2_reg_0(0) => layer1_activations_we0,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      cnt_3_fu_20822_p2(8 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_layer1_activations_1_d0(9 downto 1),
      grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_ap_start_reg => grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_ap_start_reg,
      grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_ap_start_reg_reg => grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_n_26,
      grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_layer1_activations_1_address0(5 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_layer1_activations_1_address0(5 downto 0),
      grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_layer1_activations_1_ce0 => grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_layer1_activations_1_ce0,
      layer1_activations_ce0 => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_ce0
    );
grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_n_26,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_feedforward_Pipeline_VITIS_LOOP_88_1
     port map (
      D(1 downto 0) => ap_NS_fsm(3 downto 2),
      E(0) => ap_block_pp0_stage0_subdone,
      Q(24 downto 0) => input_stream_TDATA_int_regslice(30 downto 6),
      S(2) => regslice_both_input_stream_V_data_V_U_n_52,
      S(1) => regslice_both_input_stream_V_data_V_U_n_53,
      S(0) => regslice_both_input_stream_V_data_V_U_n_54,
      \X0_input_155_fu_3808_reg[0]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_17,
      \X0_input_167_fu_3856_reg[0]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_52,
      \X0_input_190_fu_3948_reg[0]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_42,
      \X0_input_218_fu_4060_reg[0]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_44,
      \X0_input_278_fu_4300_reg[0]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_14,
      \X0_input_280_fu_4308_reg[0]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_33,
      \X0_input_290_fu_4348_reg[0]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_29,
      \X0_input_291_fu_4352_reg[0]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_38,
      \X0_input_295_fu_4368_reg[0]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_36,
      \X0_input_349_fu_4584_reg[0]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_30,
      \X0_input_359_fu_4624_reg[0]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_53,
      \X0_input_367_fu_4656_reg[0]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_34,
      \X0_input_40_fu_3348_reg[0]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_40,
      \X0_input_417_fu_4856_reg[0]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_27,
      \X0_input_41_fu_3352_reg[0]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_26,
      \X0_input_447_fu_4976_reg[0]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_47,
      \X0_input_449_fu_4984_reg[0]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_22,
      \X0_input_479_fu_5104_reg[0]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_28,
      \X0_input_4_fu_3204_reg[0]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_51,
      \X0_input_557_fu_5416_reg[0]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_45,
      \X0_input_560_fu_5428_reg[0]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_24,
      \X0_input_568_fu_5460_reg[0]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_35,
      \X0_input_56_fu_3412_reg[0]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_15,
      \X0_input_575_fu_5488_reg[0]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_16,
      \X0_input_596_fu_5572_reg[0]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_19,
      \X0_input_597_fu_5576_reg[0]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_46,
      \X0_input_617_fu_5656_reg[0]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_39,
      \X0_input_621_fu_5672_reg[0]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_25,
      \X0_input_631_fu_5712_reg[0]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_43,
      \X0_input_650_fu_5788_reg[0]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_31,
      \X0_input_659_fu_5824_reg[0]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_20,
      \X0_input_668_fu_5860_reg[0]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_32,
      \X0_input_710_fu_6028_reg[0]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_50,
      \X0_input_724_fu_6084_reg[0]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_49,
      \X0_input_736_fu_6132_reg[0]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_18,
      \X0_input_738_fu_6140_reg[0]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_21,
      \X0_input_745_fu_6168_reg[0]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_37,
      \X0_input_753_fu_6200_reg[0]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_48,
      \X0_input_754_fu_6204_reg[0]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_23,
      \X0_input_767_fu_6256_reg[0]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_41,
      add_ln51_101_fu_14824_p2(2 downto 0) => add_ln51_101_fu_14824_p2(2 downto 0),
      add_ln51_106_fu_14862_p2(2 downto 0) => add_ln51_106_fu_14862_p2(2 downto 0),
      add_ln51_112_fu_14900_p2(2 downto 0) => add_ln51_112_fu_14900_p2(2 downto 0),
      add_ln51_117_fu_14938_p2(2 downto 0) => add_ln51_117_fu_14938_p2(2 downto 0),
      add_ln51_124_fu_14976_p2(2 downto 0) => add_ln51_124_fu_14976_p2(2 downto 0),
      add_ln51_129_fu_15014_p2(2 downto 0) => add_ln51_129_fu_15014_p2(2 downto 0),
      add_ln51_135_fu_15052_p2(2 downto 0) => add_ln51_135_fu_15052_p2(2 downto 0),
      add_ln51_137_fu_15064_p2(1 downto 0) => add_ln51_137_fu_15064_p2(1 downto 0),
      add_ln51_138_fu_15070_p2(1 downto 0) => add_ln51_138_fu_15070_p2(1 downto 0),
      add_ln51_139_fu_15076_p2(1 downto 0) => add_ln51_139_fu_15076_p2(1 downto 0),
      add_ln51_149_fu_15114_p2(2 downto 0) => add_ln51_149_fu_15114_p2(2 downto 0),
      add_ln51_154_fu_15152_p2(2 downto 0) => add_ln51_154_fu_15152_p2(2 downto 0),
      add_ln51_15_fu_14320_p2(2 downto 0) => add_ln51_15_fu_14320_p2(2 downto 0),
      add_ln51_160_fu_15190_p2(2 downto 0) => add_ln51_160_fu_15190_p2(2 downto 0),
      add_ln51_165_fu_15228_p2(2 downto 0) => add_ln51_165_fu_15228_p2(2 downto 0),
      add_ln51_172_fu_15266_p2(2 downto 0) => add_ln51_172_fu_15266_p2(2 downto 0),
      add_ln51_177_fu_15304_p2(2 downto 0) => add_ln51_177_fu_15304_p2(2 downto 0),
      add_ln51_183_fu_15342_p2(2 downto 0) => add_ln51_183_fu_15342_p2(2 downto 0),
      add_ln51_185_fu_15354_p2(1 downto 0) => add_ln51_185_fu_15354_p2(1 downto 0),
      add_ln51_186_fu_15360_p2(1 downto 0) => add_ln51_186_fu_15360_p2(1 downto 0),
      add_ln51_187_fu_15366_p2(1 downto 0) => add_ln51_187_fu_15366_p2(1 downto 0),
      add_ln51_199_fu_15404_p2(2 downto 0) => add_ln51_199_fu_15404_p2(2 downto 0),
      add_ln51_204_fu_15442_p2(2 downto 0) => add_ln51_204_fu_15442_p2(2 downto 0),
      add_ln51_20_fu_14358_p2(2 downto 0) => add_ln51_20_fu_14358_p2(2 downto 0),
      add_ln51_210_fu_15480_p2(2 downto 0) => add_ln51_210_fu_15480_p2(2 downto 0),
      add_ln51_215_fu_15518_p2(2 downto 0) => add_ln51_215_fu_15518_p2(2 downto 0),
      add_ln51_222_fu_15556_p2(2 downto 0) => add_ln51_222_fu_15556_p2(2 downto 0),
      add_ln51_227_fu_15594_p2(2 downto 0) => add_ln51_227_fu_15594_p2(2 downto 0),
      add_ln51_233_fu_15632_p2(2 downto 0) => add_ln51_233_fu_15632_p2(2 downto 0),
      add_ln51_235_fu_15644_p2(1 downto 0) => add_ln51_235_fu_15644_p2(1 downto 0),
      add_ln51_236_fu_15650_p2(1 downto 0) => add_ln51_236_fu_15650_p2(1 downto 0),
      add_ln51_237_fu_15656_p2(1 downto 0) => add_ln51_237_fu_15656_p2(1 downto 0),
      add_ln51_247_fu_15694_p2(2 downto 0) => add_ln51_247_fu_15694_p2(2 downto 0),
      add_ln51_252_fu_15732_p2(2 downto 0) => add_ln51_252_fu_15732_p2(2 downto 0),
      add_ln51_258_fu_15770_p2(2 downto 0) => add_ln51_258_fu_15770_p2(2 downto 0),
      add_ln51_263_fu_15808_p2(2 downto 0) => add_ln51_263_fu_15808_p2(2 downto 0),
      add_ln51_270_fu_15846_p2(2 downto 0) => add_ln51_270_fu_15846_p2(2 downto 0),
      add_ln51_275_fu_15884_p2(2 downto 0) => add_ln51_275_fu_15884_p2(2 downto 0),
      add_ln51_27_fu_14396_p2(2 downto 0) => add_ln51_27_fu_14396_p2(2 downto 0),
      add_ln51_281_fu_15922_p2(2 downto 0) => add_ln51_281_fu_15922_p2(2 downto 0),
      add_ln51_283_fu_15934_p2(1 downto 0) => add_ln51_283_fu_15934_p2(1 downto 0),
      add_ln51_284_fu_15940_p2(1 downto 0) => add_ln51_284_fu_15940_p2(1 downto 0),
      add_ln51_285_fu_15946_p2(1 downto 0) => add_ln51_285_fu_15946_p2(1 downto 0),
      add_ln51_296_fu_15984_p2(2 downto 0) => add_ln51_296_fu_15984_p2(2 downto 0),
      add_ln51_301_fu_16022_p2(2 downto 0) => add_ln51_301_fu_16022_p2(2 downto 0),
      add_ln51_307_fu_16060_p2(2 downto 0) => add_ln51_307_fu_16060_p2(2 downto 0),
      add_ln51_312_fu_16098_p2(2 downto 0) => add_ln51_312_fu_16098_p2(2 downto 0),
      add_ln51_319_fu_16136_p2(2 downto 0) => add_ln51_319_fu_16136_p2(2 downto 0),
      add_ln51_324_fu_16174_p2(2 downto 0) => add_ln51_324_fu_16174_p2(2 downto 0),
      add_ln51_32_fu_14434_p2(2 downto 0) => add_ln51_32_fu_14434_p2(2 downto 0),
      add_ln51_330_fu_16212_p2(2 downto 0) => add_ln51_330_fu_16212_p2(2 downto 0),
      add_ln51_332_fu_16224_p2(1 downto 0) => add_ln51_332_fu_16224_p2(1 downto 0),
      add_ln51_333_fu_16230_p2(1 downto 0) => add_ln51_333_fu_16230_p2(1 downto 0),
      add_ln51_334_fu_16236_p2(1 downto 0) => add_ln51_334_fu_16236_p2(1 downto 0),
      add_ln51_344_fu_16274_p2(2 downto 0) => add_ln51_344_fu_16274_p2(2 downto 0),
      add_ln51_349_fu_16312_p2(2 downto 0) => add_ln51_349_fu_16312_p2(2 downto 0),
      add_ln51_355_fu_16350_p2(2 downto 0) => add_ln51_355_fu_16350_p2(2 downto 0),
      add_ln51_360_fu_16388_p2(2 downto 0) => add_ln51_360_fu_16388_p2(2 downto 0),
      add_ln51_367_fu_16426_p2(2 downto 0) => add_ln51_367_fu_16426_p2(2 downto 0),
      add_ln51_372_fu_16464_p2(2 downto 0) => add_ln51_372_fu_16464_p2(2 downto 0),
      add_ln51_378_fu_16502_p2(2 downto 0) => add_ln51_378_fu_16502_p2(2 downto 0),
      add_ln51_380_fu_16514_p2(1 downto 0) => add_ln51_380_fu_16514_p2(1 downto 0),
      add_ln51_381_fu_16520_p2(1 downto 0) => add_ln51_381_fu_16520_p2(1 downto 0),
      add_ln51_382_fu_16526_p2(1 downto 0) => add_ln51_382_fu_16526_p2(1 downto 0),
      add_ln51_38_fu_14472_p2(2 downto 0) => add_ln51_38_fu_14472_p2(2 downto 0),
      add_ln51_395_fu_16564_p2(2 downto 0) => add_ln51_395_fu_16564_p2(2 downto 0),
      add_ln51_400_fu_16602_p2(2 downto 0) => add_ln51_400_fu_16602_p2(2 downto 0),
      add_ln51_406_fu_16640_p2(2 downto 0) => add_ln51_406_fu_16640_p2(2 downto 0),
      add_ln51_40_fu_14484_p2(1 downto 0) => add_ln51_40_fu_14484_p2(1 downto 0),
      add_ln51_411_fu_16678_p2(2 downto 0) => add_ln51_411_fu_16678_p2(2 downto 0),
      add_ln51_418_fu_16716_p2(2 downto 0) => add_ln51_418_fu_16716_p2(2 downto 0),
      add_ln51_41_fu_14490_p2(1 downto 0) => add_ln51_41_fu_14490_p2(1 downto 0),
      add_ln51_423_fu_16754_p2(2 downto 0) => add_ln51_423_fu_16754_p2(2 downto 0),
      add_ln51_429_fu_16792_p2(2 downto 0) => add_ln51_429_fu_16792_p2(2 downto 0),
      add_ln51_42_fu_14496_p2(1 downto 0) => add_ln51_42_fu_14496_p2(1 downto 0),
      add_ln51_431_fu_16804_p2(0) => add_ln51_431_fu_16804_p2(1),
      add_ln51_443_fu_16854_p2(2 downto 0) => add_ln51_443_fu_16854_p2(2 downto 0),
      add_ln51_448_fu_16892_p2(2 downto 0) => add_ln51_448_fu_16892_p2(2 downto 0),
      add_ln51_454_fu_16930_p2(2 downto 0) => add_ln51_454_fu_16930_p2(2 downto 0),
      add_ln51_459_fu_16968_p2(2 downto 0) => add_ln51_459_fu_16968_p2(2 downto 0),
      add_ln51_466_fu_17006_p2(2 downto 0) => add_ln51_466_fu_17006_p2(2 downto 0),
      add_ln51_471_fu_17044_p2(2 downto 0) => add_ln51_471_fu_17044_p2(2 downto 0),
      add_ln51_477_fu_17082_p2(2 downto 0) => add_ln51_477_fu_17082_p2(2 downto 0),
      add_ln51_479_fu_17094_p2(0) => add_ln51_479_fu_17094_p2(1),
      add_ln51_492_fu_17144_p2(2 downto 0) => add_ln51_492_fu_17144_p2(2 downto 0),
      add_ln51_497_fu_17182_p2(2 downto 0) => add_ln51_497_fu_17182_p2(2 downto 0),
      add_ln51_4_fu_14244_p2(2 downto 0) => add_ln51_4_fu_14244_p2(2 downto 0),
      add_ln51_503_fu_17220_p2(2 downto 0) => add_ln51_503_fu_17220_p2(2 downto 0),
      add_ln51_508_fu_17258_p2(2 downto 0) => add_ln51_508_fu_17258_p2(2 downto 0),
      add_ln51_515_fu_17296_p2(2 downto 0) => add_ln51_515_fu_17296_p2(2 downto 0),
      add_ln51_520_fu_17334_p2(2 downto 0) => add_ln51_520_fu_17334_p2(2 downto 0),
      add_ln51_526_fu_17372_p2(2 downto 0) => add_ln51_526_fu_17372_p2(2 downto 0),
      add_ln51_528_fu_17384_p2(0) => add_ln51_528_fu_17384_p2(1),
      add_ln51_52_fu_14534_p2(2 downto 0) => add_ln51_52_fu_14534_p2(2 downto 0),
      add_ln51_540_fu_17434_p2(2 downto 0) => add_ln51_540_fu_17434_p2(2 downto 0),
      add_ln51_545_fu_17472_p2(2 downto 0) => add_ln51_545_fu_17472_p2(2 downto 0),
      add_ln51_551_fu_17510_p2(2 downto 0) => add_ln51_551_fu_17510_p2(2 downto 0),
      add_ln51_556_fu_17548_p2(2 downto 0) => add_ln51_556_fu_17548_p2(2 downto 0),
      add_ln51_563_fu_17586_p2(2 downto 0) => add_ln51_563_fu_17586_p2(2 downto 0),
      add_ln51_568_fu_17624_p2(2 downto 0) => add_ln51_568_fu_17624_p2(2 downto 0),
      add_ln51_574_fu_17662_p2(2 downto 0) => add_ln51_574_fu_17662_p2(2 downto 0),
      add_ln51_576_fu_17674_p2(0) => add_ln51_576_fu_17674_p2(1),
      add_ln51_57_fu_14572_p2(2 downto 0) => add_ln51_57_fu_14572_p2(2 downto 0),
      add_ln51_590_fu_17724_p2(2 downto 0) => add_ln51_590_fu_17724_p2(2 downto 0),
      add_ln51_595_fu_17762_p2(2 downto 0) => add_ln51_595_fu_17762_p2(2 downto 0),
      add_ln51_601_fu_17800_p2(2 downto 0) => add_ln51_601_fu_17800_p2(2 downto 0),
      add_ln51_606_fu_17838_p2(2 downto 0) => add_ln51_606_fu_17838_p2(2 downto 0),
      add_ln51_613_fu_17876_p2(2 downto 0) => add_ln51_613_fu_17876_p2(2 downto 0),
      add_ln51_618_fu_17914_p2(2 downto 0) => add_ln51_618_fu_17914_p2(2 downto 0),
      add_ln51_624_fu_17952_p2(2 downto 0) => add_ln51_624_fu_17952_p2(2 downto 0),
      add_ln51_626_fu_17964_p2(0) => add_ln51_626_fu_17964_p2(1),
      add_ln51_638_fu_18014_p2(2 downto 0) => add_ln51_638_fu_18014_p2(2 downto 0),
      add_ln51_63_fu_14610_p2(2 downto 0) => add_ln51_63_fu_14610_p2(2 downto 0),
      add_ln51_643_fu_18052_p2(2 downto 0) => add_ln51_643_fu_18052_p2(2 downto 0),
      add_ln51_649_fu_18090_p2(2 downto 0) => add_ln51_649_fu_18090_p2(2 downto 0),
      add_ln51_654_fu_18128_p2(2 downto 0) => add_ln51_654_fu_18128_p2(2 downto 0),
      add_ln51_661_fu_18166_p2(2 downto 0) => add_ln51_661_fu_18166_p2(2 downto 0),
      add_ln51_666_fu_18204_p2(2 downto 0) => add_ln51_666_fu_18204_p2(2 downto 0),
      add_ln51_672_fu_18242_p2(2 downto 0) => add_ln51_672_fu_18242_p2(2 downto 0),
      add_ln51_674_fu_18254_p2(0) => add_ln51_674_fu_18254_p2(1),
      add_ln51_687_fu_18304_p2(2 downto 0) => add_ln51_687_fu_18304_p2(2 downto 0),
      add_ln51_68_fu_14648_p2(2 downto 0) => add_ln51_68_fu_14648_p2(2 downto 0),
      add_ln51_692_fu_18342_p2(2 downto 0) => add_ln51_692_fu_18342_p2(2 downto 0),
      add_ln51_698_fu_18380_p2(2 downto 0) => add_ln51_698_fu_18380_p2(2 downto 0),
      add_ln51_703_fu_18418_p2(2 downto 0) => add_ln51_703_fu_18418_p2(2 downto 0),
      add_ln51_710_fu_18456_p2(2 downto 0) => add_ln51_710_fu_18456_p2(2 downto 0),
      add_ln51_715_fu_18494_p2(2 downto 0) => add_ln51_715_fu_18494_p2(2 downto 0),
      add_ln51_721_fu_18532_p2(2 downto 0) => add_ln51_721_fu_18532_p2(2 downto 0),
      add_ln51_723_fu_18544_p2(0) => add_ln51_723_fu_18544_p2(1),
      add_ln51_735_fu_18594_p2(2 downto 0) => add_ln51_735_fu_18594_p2(2 downto 0),
      add_ln51_740_fu_18632_p2(2 downto 0) => add_ln51_740_fu_18632_p2(2 downto 0),
      add_ln51_746_fu_18670_p2(2 downto 0) => add_ln51_746_fu_18670_p2(2 downto 0),
      add_ln51_751_fu_18708_p2(2 downto 0) => add_ln51_751_fu_18708_p2(2 downto 0),
      add_ln51_758_fu_18746_p2(2 downto 0) => add_ln51_758_fu_18746_p2(2 downto 0),
      add_ln51_75_fu_14686_p2(2 downto 0) => add_ln51_75_fu_14686_p2(2 downto 0),
      add_ln51_763_fu_18784_p2(2 downto 0) => add_ln51_763_fu_18784_p2(2 downto 0),
      add_ln51_769_fu_18822_p2(2 downto 0) => add_ln51_769_fu_18822_p2(2 downto 0),
      add_ln51_771_fu_18834_p2(0) => add_ln51_771_fu_18834_p2(1),
      add_ln51_80_fu_14724_p2(2 downto 0) => add_ln51_80_fu_14724_p2(2 downto 0),
      add_ln51_86_fu_14762_p2(2 downto 0) => add_ln51_86_fu_14762_p2(2 downto 0),
      add_ln51_88_fu_14774_p2(1 downto 0) => add_ln51_88_fu_14774_p2(1 downto 0),
      add_ln51_89_fu_14780_p2(1 downto 0) => add_ln51_89_fu_14780_p2(1 downto 0),
      add_ln51_90_fu_14786_p2(1 downto 0) => add_ln51_90_fu_14786_p2(1 downto 0),
      add_ln51_9_fu_14282_p2(2 downto 0) => add_ln51_9_fu_14282_p2(2 downto 0),
      \add_ln92_fu_11865_p2_carry__1_0\(3) => regslice_both_input_stream_V_data_V_U_n_48,
      \add_ln92_fu_11865_p2_carry__1_0\(2) => regslice_both_input_stream_V_data_V_U_n_49,
      \add_ln92_fu_11865_p2_carry__1_0\(1) => regslice_both_input_stream_V_data_V_U_n_50,
      \add_ln92_fu_11865_p2_carry__1_0\(0) => regslice_both_input_stream_V_data_V_U_n_51,
      \add_ln92_fu_11865_p2_carry__2_0\(3) => regslice_both_input_stream_V_data_V_U_n_44,
      \add_ln92_fu_11865_p2_carry__2_0\(2) => regslice_both_input_stream_V_data_V_U_n_45,
      \add_ln92_fu_11865_p2_carry__2_0\(1) => regslice_both_input_stream_V_data_V_U_n_46,
      \add_ln92_fu_11865_p2_carry__2_0\(0) => regslice_both_input_stream_V_data_V_U_n_47,
      \add_ln92_fu_11865_p2_carry__3_0\(3) => regslice_both_input_stream_V_data_V_U_n_40,
      \add_ln92_fu_11865_p2_carry__3_0\(2) => regslice_both_input_stream_V_data_V_U_n_41,
      \add_ln92_fu_11865_p2_carry__3_0\(1) => regslice_both_input_stream_V_data_V_U_n_42,
      \add_ln92_fu_11865_p2_carry__3_0\(0) => regslice_both_input_stream_V_data_V_U_n_43,
      \add_ln92_fu_11865_p2_carry__4_0\(3) => regslice_both_input_stream_V_data_V_U_n_36,
      \add_ln92_fu_11865_p2_carry__4_0\(2) => regslice_both_input_stream_V_data_V_U_n_37,
      \add_ln92_fu_11865_p2_carry__4_0\(1) => regslice_both_input_stream_V_data_V_U_n_38,
      \add_ln92_fu_11865_p2_carry__4_0\(0) => regslice_both_input_stream_V_data_V_U_n_39,
      \add_ln92_fu_11865_p2_carry__5_0\(3) => regslice_both_input_stream_V_data_V_U_n_7,
      \add_ln92_fu_11865_p2_carry__5_0\(2) => regslice_both_input_stream_V_data_V_U_n_8,
      \add_ln92_fu_11865_p2_carry__5_0\(1) => regslice_both_input_stream_V_data_V_U_n_9,
      \add_ln92_fu_11865_p2_carry__5_0\(0) => regslice_both_input_stream_V_data_V_U_n_10,
      \ap_CS_fsm_reg[2]\(1) => \ap_CS_fsm_reg_n_5_[2]\,
      \ap_CS_fsm_reg[2]\(0) => \ap_CS_fsm_reg_n_5_[1]\,
      ap_clk => ap_clk,
      ap_done_cache_reg(0) => input_stream_TVALID_int_regslice,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1_3,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_ap_start_reg => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_ap_start_reg,
      grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_ap_start_reg_reg => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_56
    );
grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_56,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_feedforward_Pipeline_VITIS_LOOP_99_2
     port map (
      ADDRBWRADDR(5 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_address1(5 downto 0),
      D(1 downto 0) => ap_NS_fsm(7 downto 6),
      DIADI(28) => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_9,
      DIADI(27) => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_10,
      DIADI(26) => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_11,
      DIADI(25) => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_12,
      DIADI(24) => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_13,
      DIADI(23) => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_14,
      DIADI(22) => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_15,
      DIADI(21) => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_16,
      DIADI(20) => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_17,
      DIADI(19) => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_18,
      DIADI(18) => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_19,
      DIADI(17) => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_20,
      DIADI(16) => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_21,
      DIADI(15) => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_22,
      DIADI(14) => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_23,
      DIADI(13) => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_24,
      DIADI(12) => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_25,
      DIADI(11) => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_26,
      DIADI(10) => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_27,
      DIADI(9) => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_28,
      DIADI(8) => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_29,
      DIADI(7) => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_30,
      DIADI(6 downto 0) => layer1_activations_1_d0(9 downto 3),
      DOBDO(28 downto 0) => shl_ln102_1_fu_131_p2(31 downto 3),
      Q(3) => ap_CS_fsm_state9,
      Q(2) => \ap_CS_fsm_reg_n_5_[6]\,
      Q(1) => ap_CS_fsm_state6,
      Q(0) => \ap_CS_fsm_reg_n_5_[4]\,
      \ap_CS_fsm_reg[5]\ => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_67,
      \ap_CS_fsm_reg[6]\(28) => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_38,
      \ap_CS_fsm_reg[6]\(27) => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_39,
      \ap_CS_fsm_reg[6]\(26) => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_40,
      \ap_CS_fsm_reg[6]\(25) => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_41,
      \ap_CS_fsm_reg[6]\(24) => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_42,
      \ap_CS_fsm_reg[6]\(23) => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_43,
      \ap_CS_fsm_reg[6]\(22) => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_44,
      \ap_CS_fsm_reg[6]\(21) => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_45,
      \ap_CS_fsm_reg[6]\(20) => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_46,
      \ap_CS_fsm_reg[6]\(19) => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_47,
      \ap_CS_fsm_reg[6]\(18) => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_48,
      \ap_CS_fsm_reg[6]\(17) => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_49,
      \ap_CS_fsm_reg[6]\(16) => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_50,
      \ap_CS_fsm_reg[6]\(15) => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_51,
      \ap_CS_fsm_reg[6]\(14) => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_52,
      \ap_CS_fsm_reg[6]\(13) => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_53,
      \ap_CS_fsm_reg[6]\(12) => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_54,
      \ap_CS_fsm_reg[6]\(11) => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_55,
      \ap_CS_fsm_reg[6]\(10) => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_56,
      \ap_CS_fsm_reg[6]\(9) => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_57,
      \ap_CS_fsm_reg[6]\(8) => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_58,
      \ap_CS_fsm_reg[6]\(7) => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_59,
      \ap_CS_fsm_reg[6]\(6 downto 0) => layer1_activations_d0(9 downto 3),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1_4,
      ap_enable_reg_pp0_iter2_reg_0 => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_ce0,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      cnt_3_fu_20822_p2(6 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_layer1_activations_1_d0(9 downto 3),
      grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_ap_start_reg => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_ap_start_reg,
      grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_layer1_activations_1_ce0 => grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_layer1_activations_1_ce0,
      grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_ap_start_reg => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_ap_start_reg,
      grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_address0(5 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_address0(5 downto 0),
      layer1_activations_ce0 => layer1_activations_ce0,
      \ram_reg_i_33__0_0\(28 downto 0) => shl_ln102_fu_119_p2(31 downto 3)
    );
grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_67,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_ap_start_reg,
      R => ap_rst_n_inv
    );
layer1_activations_1_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_layer1_activations_RAM_AUTO_1R1W
     port map (
      ADDRARDADDR(5 downto 0) => layer1_activations_address0(5 downto 0),
      ADDRBWRADDR(5 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_address1(5 downto 0),
      CO(0) => layer1_quant_128_fu_2040_p2,
      DIADI(29) => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_9,
      DIADI(28) => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_10,
      DIADI(27) => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_11,
      DIADI(26) => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_12,
      DIADI(25) => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_13,
      DIADI(24) => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_14,
      DIADI(23) => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_15,
      DIADI(22) => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_16,
      DIADI(21) => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_17,
      DIADI(20) => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_18,
      DIADI(19) => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_19,
      DIADI(18) => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_20,
      DIADI(17) => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_21,
      DIADI(16) => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_22,
      DIADI(15) => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_23,
      DIADI(14) => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_24,
      DIADI(13) => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_25,
      DIADI(12) => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_26,
      DIADI(11) => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_27,
      DIADI(10) => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_28,
      DIADI(9) => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_29,
      DIADI(8) => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_30,
      DIADI(7 downto 1) => layer1_activations_1_d0(9 downto 3),
      DIADI(0) => grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_n_16,
      DOADO(31 downto 0) => layer1_activations_q0(31 downto 0),
      DOBDO(28 downto 0) => shl_ln102_1_fu_131_p2(31 downto 3),
      Q(0) => \ap_CS_fsm_reg_n_5_[6]\,
      WEA(0) => layer1_activations_1_we0,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1_4,
      cnt_3_fu_20822_p2(1 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_layer1_activations_1_d0(2 downto 1),
      layer1_activations_ce0 => layer1_activations_ce0,
      layer1_activations_ce1 => layer1_activations_ce1,
      \layer1_quant_127_fu_1058_reg[0]_i_2_0\ => grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_n_61
    );
layer1_activations_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_layer1_activations_RAM_AUTO_1R1W_0
     port map (
      ADDRARDADDR(5 downto 0) => layer1_activations_address0(5 downto 0),
      ADDRBWRADDR(5 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_address1(5 downto 0),
      DIADI(29) => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_38,
      DIADI(28) => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_39,
      DIADI(27) => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_40,
      DIADI(26) => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_41,
      DIADI(25) => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_42,
      DIADI(24) => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_43,
      DIADI(23) => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_44,
      DIADI(22) => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_45,
      DIADI(21) => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_46,
      DIADI(20) => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_47,
      DIADI(19) => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_48,
      DIADI(18) => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_49,
      DIADI(17) => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_50,
      DIADI(16) => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_51,
      DIADI(15) => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_52,
      DIADI(14) => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_53,
      DIADI(13) => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_54,
      DIADI(12) => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_55,
      DIADI(11) => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_56,
      DIADI(10) => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_57,
      DIADI(9) => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_58,
      DIADI(8) => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_59,
      DIADI(7 downto 1) => layer1_activations_d0(9 downto 3),
      DIADI(0) => grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_n_16,
      DOADO(31 downto 0) => layer1_activations_q0(31 downto 0),
      Q(0) => \ap_CS_fsm_reg_n_5_[6]\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1_4,
      cnt_3_fu_20822_p2(1 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_layer1_activations_1_d0(2 downto 1),
      grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_ap_start_reg => grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_ap_start_reg,
      layer1_activations_ce0 => layer1_activations_ce0,
      layer1_activations_ce1 => layer1_activations_ce1,
      ram_reg_0(28 downto 0) => shl_ln102_fu_119_p2(31 downto 3),
      ram_reg_1(0) => layer1_activations_we0
    );
layer2_activations_1_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_layer2_activations_RAM_AUTO_1R1W
     port map (
      E(0) => layer2_activations_3_ce1,
      Q(0) => ap_CS_fsm_state13,
      add_ln120_1_fu_180_p2(1 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_1_d0(31 downto 30),
      ap_clk => ap_clk,
      cnt_2_fu_3680_p2(4 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_layer2_activations_3_d0(5 downto 1),
      d0(24) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_59,
      d0(23) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_60,
      d0(22) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_61,
      d0(21) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_62,
      d0(20) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_63,
      d0(19) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_64,
      d0(18) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_65,
      d0(17) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_66,
      d0(16) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_67,
      d0(15) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_68,
      d0(14) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_69,
      d0(13) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_70,
      d0(12) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_71,
      d0(11) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_72,
      d0(10) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_73,
      d0(9) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_74,
      d0(8) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_75,
      d0(7) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_76,
      d0(6) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_77,
      d0(5) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_78,
      d0(4) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_79,
      d0(3) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_80,
      d0(2) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_81,
      d0(1) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_82,
      d0(0) => grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_n_13,
      grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(3 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(3 downto 0),
      layer2_activations_3_address0(3 downto 0) => layer2_activations_3_address0(3 downto 0),
      \p_0_in__2\ => \p_0_in__2\,
      q0(31 downto 0) => layer2_activations_1_q0(31 downto 0),
      \q0_reg[0]_0\(0) => layer2_activations_ce0,
      q1(25 downto 0) => layer2_activations_1_q1(30 downto 5)
    );
layer2_activations_2_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_layer2_activations_RAM_AUTO_1R1W_1
     port map (
      E(0) => layer2_activations_3_ce1,
      Q(0) => ap_CS_fsm_state13,
      add_ln120_2_fu_193_p2(1 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_2_d0(31 downto 30),
      ap_clk => ap_clk,
      cnt_2_fu_3680_p2(4 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_layer2_activations_3_d0(5 downto 1),
      d0(24) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_33,
      d0(23) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_34,
      d0(22) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_35,
      d0(21) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_36,
      d0(20) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_37,
      d0(19) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_38,
      d0(18) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_39,
      d0(17) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_40,
      d0(16) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_41,
      d0(15) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_42,
      d0(14) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_43,
      d0(13) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_44,
      d0(12) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_45,
      d0(11) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_46,
      d0(10) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_47,
      d0(9) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_48,
      d0(8) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_49,
      d0(7) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_50,
      d0(6) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_51,
      d0(5) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_52,
      d0(4) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_53,
      d0(3) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_54,
      d0(2) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_55,
      d0(1) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_56,
      d0(0) => grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_n_13,
      grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(3 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(3 downto 0),
      layer2_activations_3_address0(3 downto 0) => layer2_activations_3_address0(3 downto 0),
      \p_0_in__1\ => \p_0_in__1\,
      q0(31 downto 0) => layer2_activations_2_q0(31 downto 0),
      \q0_reg[0]_0\(0) => layer2_activations_ce0,
      q1(25 downto 0) => layer2_activations_2_q1(30 downto 5)
    );
layer2_activations_3_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_layer2_activations_RAM_AUTO_1R1W_2
     port map (
      E(0) => layer2_activations_3_ce1,
      Q(0) => ap_CS_fsm_state13,
      add_ln120_3_fu_206_p2(1 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_d0(31 downto 30),
      ap_clk => ap_clk,
      cnt_2_fu_3680_p2(4 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_layer2_activations_3_d0(5 downto 1),
      d0(24) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_85,
      d0(23) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_86,
      d0(22) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_87,
      d0(21) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_88,
      d0(20) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_89,
      d0(19) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_90,
      d0(18) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_91,
      d0(17) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_92,
      d0(16) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_93,
      d0(15) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_94,
      d0(14) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_95,
      d0(13) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_96,
      d0(12) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_97,
      d0(11) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_98,
      d0(10) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_99,
      d0(9) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_100,
      d0(8) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_101,
      d0(7) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_102,
      d0(6) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_103,
      d0(5) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_104,
      d0(4) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_105,
      d0(3) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_106,
      d0(2) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_107,
      d0(1) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_108,
      d0(0) => grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_n_13,
      grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(3 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(3 downto 0),
      layer2_activations_3_address0(3 downto 0) => layer2_activations_3_address0(3 downto 0),
      layer2_activations_ce0 => layer2_activations_ce0,
      \p_0_in__0\ => \p_0_in__0\,
      q0(31 downto 0) => layer2_activations_3_q0(31 downto 0),
      q1(25 downto 0) => layer2_activations_3_q1(30 downto 5)
    );
layer2_activations_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_layer2_activations_RAM_AUTO_1R1W_3
     port map (
      E(0) => layer2_activations_3_ce1,
      Q(0) => ap_CS_fsm_state13,
      add_ln120_fu_167_p2(1 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_d0(31 downto 30),
      ap_clk => ap_clk,
      cnt_2_fu_3680_p2(4 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_layer2_activations_3_d0(5 downto 1),
      d0(0) => grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_n_13,
      grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_ap_start_reg => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_ap_start_reg,
      grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(3 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(3 downto 0),
      layer2_activations_3_address0(3 downto 0) => layer2_activations_3_address0(3 downto 0),
      layer2_activations_ce0 => layer2_activations_ce0,
      \p_0_in__3\ => \p_0_in__3\,
      q0(31 downto 0) => layer2_activations_q0(31 downto 0),
      q1(25 downto 0) => layer2_activations_q1(30 downto 5),
      \q1_reg[29]_0\(23) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_7,
      \q1_reg[29]_0\(22) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_8,
      \q1_reg[29]_0\(21) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_9,
      \q1_reg[29]_0\(20) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_10,
      \q1_reg[29]_0\(19) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_11,
      \q1_reg[29]_0\(18) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_12,
      \q1_reg[29]_0\(17) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_13,
      \q1_reg[29]_0\(16) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_14,
      \q1_reg[29]_0\(15) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_15,
      \q1_reg[29]_0\(14) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_16,
      \q1_reg[29]_0\(13) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_17,
      \q1_reg[29]_0\(12) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_18,
      \q1_reg[29]_0\(11) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_19,
      \q1_reg[29]_0\(10) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_20,
      \q1_reg[29]_0\(9) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_21,
      \q1_reg[29]_0\(8) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_22,
      \q1_reg[29]_0\(7) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_23,
      \q1_reg[29]_0\(6) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_24,
      \q1_reg[29]_0\(5) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_25,
      \q1_reg[29]_0\(4) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_26,
      \q1_reg[29]_0\(3) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_27,
      \q1_reg[29]_0\(2) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_28,
      \q1_reg[29]_0\(1) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_29,
      \q1_reg[29]_0\(0) => grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_30
    );
layer3_activations_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_layer3_activations_RAM_AUTO_1R1W
     port map (
      E(0) => layer3_activations_ce0,
      Q(0) => ap_CS_fsm_state19,
      add_ln137_fu_87_p2(2 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_d0(31 downto 29),
      ap_clk => ap_clk,
      grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_ap_start_reg => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_ap_start_reg,
      grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1(3 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1(3 downto 0),
      layer3_activations_address0(3 downto 0) => layer3_activations_address0(3 downto 0),
      p_0_in => p_0_in,
      q0(31 downto 0) => layer3_activations_q0(31 downto 0),
      q1(26 downto 0) => layer3_activations_q1(30 downto 4),
      \q1_reg[28]_0\(24 downto 1) => d0(28 downto 5),
      \q1_reg[28]_0\(0) => grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_n_9,
      \q1_reg[4]_0\(3 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_layer3_activations_d0(4 downto 1)
    );
\output_stream_TDATA_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_stream_TDATA_reg1,
      D => layer3_activations_q0(0),
      Q => output_stream_TDATA_reg(0),
      R => '0'
    );
\output_stream_TDATA_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_stream_TDATA_reg1,
      D => layer3_activations_q0(10),
      Q => output_stream_TDATA_reg(10),
      R => '0'
    );
\output_stream_TDATA_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_stream_TDATA_reg1,
      D => layer3_activations_q0(11),
      Q => output_stream_TDATA_reg(11),
      R => '0'
    );
\output_stream_TDATA_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_stream_TDATA_reg1,
      D => layer3_activations_q0(12),
      Q => output_stream_TDATA_reg(12),
      R => '0'
    );
\output_stream_TDATA_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_stream_TDATA_reg1,
      D => layer3_activations_q0(13),
      Q => output_stream_TDATA_reg(13),
      R => '0'
    );
\output_stream_TDATA_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_stream_TDATA_reg1,
      D => layer3_activations_q0(14),
      Q => output_stream_TDATA_reg(14),
      R => '0'
    );
\output_stream_TDATA_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_stream_TDATA_reg1,
      D => layer3_activations_q0(15),
      Q => output_stream_TDATA_reg(15),
      R => '0'
    );
\output_stream_TDATA_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_stream_TDATA_reg1,
      D => layer3_activations_q0(16),
      Q => output_stream_TDATA_reg(16),
      R => '0'
    );
\output_stream_TDATA_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_stream_TDATA_reg1,
      D => layer3_activations_q0(17),
      Q => output_stream_TDATA_reg(17),
      R => '0'
    );
\output_stream_TDATA_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_stream_TDATA_reg1,
      D => layer3_activations_q0(18),
      Q => output_stream_TDATA_reg(18),
      R => '0'
    );
\output_stream_TDATA_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_stream_TDATA_reg1,
      D => layer3_activations_q0(19),
      Q => output_stream_TDATA_reg(19),
      R => '0'
    );
\output_stream_TDATA_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_stream_TDATA_reg1,
      D => layer3_activations_q0(1),
      Q => output_stream_TDATA_reg(1),
      R => '0'
    );
\output_stream_TDATA_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_stream_TDATA_reg1,
      D => layer3_activations_q0(20),
      Q => output_stream_TDATA_reg(20),
      R => '0'
    );
\output_stream_TDATA_reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_stream_TDATA_reg1,
      D => layer3_activations_q0(21),
      Q => output_stream_TDATA_reg(21),
      R => '0'
    );
\output_stream_TDATA_reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_stream_TDATA_reg1,
      D => layer3_activations_q0(22),
      Q => output_stream_TDATA_reg(22),
      R => '0'
    );
\output_stream_TDATA_reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_stream_TDATA_reg1,
      D => layer3_activations_q0(23),
      Q => output_stream_TDATA_reg(23),
      R => '0'
    );
\output_stream_TDATA_reg_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_stream_TDATA_reg1,
      D => layer3_activations_q0(24),
      Q => output_stream_TDATA_reg(24),
      R => '0'
    );
\output_stream_TDATA_reg_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_stream_TDATA_reg1,
      D => layer3_activations_q0(25),
      Q => output_stream_TDATA_reg(25),
      R => '0'
    );
\output_stream_TDATA_reg_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_stream_TDATA_reg1,
      D => layer3_activations_q0(26),
      Q => output_stream_TDATA_reg(26),
      R => '0'
    );
\output_stream_TDATA_reg_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_stream_TDATA_reg1,
      D => layer3_activations_q0(27),
      Q => output_stream_TDATA_reg(27),
      R => '0'
    );
\output_stream_TDATA_reg_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_stream_TDATA_reg1,
      D => layer3_activations_q0(28),
      Q => output_stream_TDATA_reg(28),
      R => '0'
    );
\output_stream_TDATA_reg_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_stream_TDATA_reg1,
      D => layer3_activations_q0(29),
      Q => output_stream_TDATA_reg(29),
      R => '0'
    );
\output_stream_TDATA_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_stream_TDATA_reg1,
      D => layer3_activations_q0(2),
      Q => output_stream_TDATA_reg(2),
      R => '0'
    );
\output_stream_TDATA_reg_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_stream_TDATA_reg1,
      D => layer3_activations_q0(30),
      Q => output_stream_TDATA_reg(30),
      R => '0'
    );
\output_stream_TDATA_reg_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_stream_TDATA_reg1,
      D => layer3_activations_q0(31),
      Q => output_stream_TDATA_reg(31),
      R => '0'
    );
\output_stream_TDATA_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_stream_TDATA_reg1,
      D => layer3_activations_q0(3),
      Q => output_stream_TDATA_reg(3),
      R => '0'
    );
\output_stream_TDATA_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_stream_TDATA_reg1,
      D => layer3_activations_q0(4),
      Q => output_stream_TDATA_reg(4),
      R => '0'
    );
\output_stream_TDATA_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_stream_TDATA_reg1,
      D => layer3_activations_q0(5),
      Q => output_stream_TDATA_reg(5),
      R => '0'
    );
\output_stream_TDATA_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_stream_TDATA_reg1,
      D => layer3_activations_q0(6),
      Q => output_stream_TDATA_reg(6),
      R => '0'
    );
\output_stream_TDATA_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_stream_TDATA_reg1,
      D => layer3_activations_q0(7),
      Q => output_stream_TDATA_reg(7),
      R => '0'
    );
\output_stream_TDATA_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_stream_TDATA_reg1,
      D => layer3_activations_q0(8),
      Q => output_stream_TDATA_reg(8),
      R => '0'
    );
\output_stream_TDATA_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_stream_TDATA_reg1,
      D => layer3_activations_q0(9),
      Q => output_stream_TDATA_reg(9),
      R => '0'
    );
\output_stream_TDEST_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => output_stream_TDEST_int_regslice(0),
      Q => output_stream_TDEST_reg(0),
      R => '0'
    );
\output_stream_TDEST_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => output_stream_TDEST_int_regslice(1),
      Q => output_stream_TDEST_reg(1),
      R => '0'
    );
\output_stream_TDEST_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => output_stream_TDEST_int_regslice(2),
      Q => output_stream_TDEST_reg(2),
      R => '0'
    );
\output_stream_TDEST_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => output_stream_TDEST_int_regslice(3),
      Q => output_stream_TDEST_reg(3),
      R => '0'
    );
\output_stream_TDEST_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => output_stream_TDEST_int_regslice(4),
      Q => output_stream_TDEST_reg(4),
      R => '0'
    );
\output_stream_TDEST_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => output_stream_TDEST_int_regslice(5),
      Q => output_stream_TDEST_reg(5),
      R => '0'
    );
\output_stream_TDEST_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => output_stream_TDEST_int_regslice(6),
      Q => output_stream_TDEST_reg(6),
      R => '0'
    );
\output_stream_TDEST_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => output_stream_TDEST_int_regslice(7),
      Q => output_stream_TDEST_reg(7),
      R => '0'
    );
\output_stream_TLAST_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_stream_TDATA_reg1,
      D => grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_output_stream_TLAST,
      Q => output_stream_TLAST_reg,
      R => '0'
    );
regslice_both_input_stream_V_data_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_regslice_both
     port map (
      E(0) => ap_block_pp0_stage0_subdone,
      Q(0) => \ap_CS_fsm_reg_n_5_[2]\,
      S(2) => regslice_both_input_stream_V_data_V_U_n_52,
      S(1) => regslice_both_input_stream_V_data_V_U_n_53,
      S(0) => regslice_both_input_stream_V_data_V_U_n_54,
      ack_in_t_reg_0 => input_stream_TREADY,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1_3,
      ap_rst_n_inv => ap_rst_n_inv,
      data_out(24 downto 0) => input_stream_TDATA_int_regslice(30 downto 6),
      \data_p1_reg[13]_0\(3) => regslice_both_input_stream_V_data_V_U_n_48,
      \data_p1_reg[13]_0\(2) => regslice_both_input_stream_V_data_V_U_n_49,
      \data_p1_reg[13]_0\(1) => regslice_both_input_stream_V_data_V_U_n_50,
      \data_p1_reg[13]_0\(0) => regslice_both_input_stream_V_data_V_U_n_51,
      \data_p1_reg[17]_0\(3) => regslice_both_input_stream_V_data_V_U_n_44,
      \data_p1_reg[17]_0\(2) => regslice_both_input_stream_V_data_V_U_n_45,
      \data_p1_reg[17]_0\(1) => regslice_both_input_stream_V_data_V_U_n_46,
      \data_p1_reg[17]_0\(0) => regslice_both_input_stream_V_data_V_U_n_47,
      \data_p1_reg[21]_0\(3) => regslice_both_input_stream_V_data_V_U_n_40,
      \data_p1_reg[21]_0\(2) => regslice_both_input_stream_V_data_V_U_n_41,
      \data_p1_reg[21]_0\(1) => regslice_both_input_stream_V_data_V_U_n_42,
      \data_p1_reg[21]_0\(0) => regslice_both_input_stream_V_data_V_U_n_43,
      \data_p1_reg[25]_0\(3) => regslice_both_input_stream_V_data_V_U_n_36,
      \data_p1_reg[25]_0\(2) => regslice_both_input_stream_V_data_V_U_n_37,
      \data_p1_reg[25]_0\(1) => regslice_both_input_stream_V_data_V_U_n_38,
      \data_p1_reg[25]_0\(0) => regslice_both_input_stream_V_data_V_U_n_39,
      \data_p1_reg[29]_0\(3) => regslice_both_input_stream_V_data_V_U_n_7,
      \data_p1_reg[29]_0\(2) => regslice_both_input_stream_V_data_V_U_n_8,
      \data_p1_reg[29]_0\(1) => regslice_both_input_stream_V_data_V_U_n_9,
      \data_p1_reg[29]_0\(0) => regslice_both_input_stream_V_data_V_U_n_10,
      input_stream_TDATA(24 downto 0) => input_stream_TDATA(30 downto 6),
      input_stream_TVALID => input_stream_TVALID,
      vld_out => input_stream_TVALID_int_regslice
    );
regslice_both_output_stream_V_data_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_regslice_both_4
     port map (
      D(0) => ap_NS_fsm(0),
      E(0) => layer3_activations_ce0,
      Q(4) => ap_CS_fsm_state22,
      Q(3) => ap_CS_fsm_state21,
      Q(2) => ap_CS_fsm_state19,
      Q(1) => ap_CS_fsm_state17,
      Q(0) => \ap_CS_fsm_reg_n_5_[0]\,
      ack_in_t_reg_0 => regslice_both_output_stream_V_data_V_U_n_7,
      ap_clk => ap_clk,
      ap_done => ap_done,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_start => ap_start,
      \data_p2_reg[31]_0\(0) => load_p2,
      \data_p2_reg[31]_1\(31 downto 0) => layer3_activations_q0(31 downto 0),
      grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_ce0 => grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_ce0,
      grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_ap_start_reg => grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_ap_start_reg,
      grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_output_stream_TVALID => grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_output_stream_TVALID,
      grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_layer3_activations_ce0 => grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_layer3_activations_ce0,
      output_stream_TDATA(31 downto 0) => output_stream_TDATA(31 downto 0),
      output_stream_TDATA_reg(31 downto 0) => output_stream_TDATA_reg(31 downto 0),
      output_stream_TDATA_reg1 => output_stream_TDATA_reg1,
      output_stream_TREADY => output_stream_TREADY,
      output_stream_TREADY_int_regslice => output_stream_TREADY_int_regslice,
      output_stream_TVALID => output_stream_TVALID,
      p_0_in => p_0_in
    );
regslice_both_output_stream_V_dest_V_U: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_regslice_both__parameterized4\
     port map (
      D(7 downto 0) => output_stream_TDEST_int_regslice(7 downto 0),
      E(0) => load_p2_2,
      Q(0) => ap_CS_fsm_state21,
      ack_in_t_reg_0 => regslice_both_output_stream_V_dest_V_U_n_5,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_rst_n_inv => ap_rst_n_inv,
      \data_p1_reg[7]_0\(7 downto 0) => output_stream_TDEST_reg(7 downto 0),
      grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_output_stream_TVALID => grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_output_stream_TVALID,
      output_stream_TDATA_reg1 => output_stream_TDATA_reg1,
      output_stream_TDEST(7 downto 0) => output_stream_TDEST(7 downto 0),
      output_stream_TREADY => output_stream_TREADY,
      output_stream_TREADY_int_regslice => output_stream_TREADY_int_regslice
    );
regslice_both_output_stream_V_keep_V_U: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_regslice_both__parameterized0\
     port map (
      Q(0) => ap_CS_fsm_state21,
      ack_in_t_reg_0 => regslice_both_output_stream_V_keep_V_U_n_6,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_output_stream_TVALID => grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_output_stream_TVALID,
      load_p2 => load_p2_0,
      output_stream_TKEEP(0) => \^output_stream_tkeep\(2),
      output_stream_TREADY => output_stream_TREADY,
      output_stream_TREADY_int_regslice => output_stream_TREADY_int_regslice
    );
regslice_both_output_stream_V_last_V_U: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_regslice_both__parameterized2\
     port map (
      Q(0) => ap_CS_fsm_state21,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_output_stream_TLAST => grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_output_stream_TLAST,
      grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_output_stream_TVALID => grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_output_stream_TVALID,
      output_stream_TDATA_reg1 => output_stream_TDATA_reg1,
      output_stream_TLAST(0) => output_stream_TLAST(0),
      output_stream_TLAST_reg => output_stream_TLAST_reg,
      output_stream_TREADY => output_stream_TREADY,
      output_stream_TREADY_int_regslice => output_stream_TREADY_int_regslice
    );
regslice_both_output_stream_V_strb_V_U: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_regslice_both__parameterized0_5\
     port map (
      Q(0) => ap_CS_fsm_state21,
      ack_in_t_reg_0 => regslice_both_output_stream_V_strb_V_U_n_6,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_output_stream_TVALID => grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_output_stream_TVALID,
      load_p2 => load_p2_1,
      output_stream_TREADY => output_stream_TREADY,
      output_stream_TREADY_int_regslice => output_stream_TREADY_int_regslice,
      output_stream_TSTRB(0) => \^output_stream_tstrb\(2)
    );
regslice_both_output_stream_V_user_V_U: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_regslice_both__parameterized1\
     port map (
      Q(0) => ap_CS_fsm_state21,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_output_stream_TVALID => grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_output_stream_TVALID,
      output_stream_TREADY => output_stream_TREADY,
      output_stream_TREADY_int_regslice => output_stream_TREADY_int_regslice,
      output_stream_TUSER(1 downto 0) => output_stream_TUSER(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    s_axi_control_ARADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_control_ARREADY : out STD_LOGIC;
    s_axi_control_ARVALID : in STD_LOGIC;
    s_axi_control_AWADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_control_AWREADY : out STD_LOGIC;
    s_axi_control_AWVALID : in STD_LOGIC;
    s_axi_control_BREADY : in STD_LOGIC;
    s_axi_control_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_BVALID : out STD_LOGIC;
    s_axi_control_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_RREADY : in STD_LOGIC;
    s_axi_control_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_RVALID : out STD_LOGIC;
    s_axi_control_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_WREADY : out STD_LOGIC;
    s_axi_control_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_control_WVALID : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    interrupt : out STD_LOGIC;
    input_stream_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    input_stream_TDEST : in STD_LOGIC_VECTOR ( 7 downto 0 );
    input_stream_TID : in STD_LOGIC_VECTOR ( 4 downto 0 );
    input_stream_TKEEP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    input_stream_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    input_stream_TREADY : out STD_LOGIC;
    input_stream_TSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    input_stream_TUSER : in STD_LOGIC_VECTOR ( 1 downto 0 );
    input_stream_TVALID : in STD_LOGIC;
    output_stream_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    output_stream_TDEST : out STD_LOGIC_VECTOR ( 7 downto 0 );
    output_stream_TID : out STD_LOGIC_VECTOR ( 4 downto 0 );
    output_stream_TKEEP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    output_stream_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    output_stream_TREADY : in STD_LOGIC;
    output_stream_TSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    output_stream_TUSER : out STD_LOGIC_VECTOR ( 1 downto 0 );
    output_stream_TVALID : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "bd_0_hls_inst_0,feedforward,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "HLS";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "feedforward,Vivado 2024.2";
  attribute hls_module : string;
  attribute hls_module of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal \<const0>\ : STD_LOGIC;
  signal \^s_axi_control_rdata\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_inst_output_stream_TID_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_inst_s_axi_control_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_s_axi_control_RDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal NLW_inst_s_axi_control_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_S_AXI_CONTROL_ADDR_WIDTH : integer;
  attribute C_S_AXI_CONTROL_ADDR_WIDTH of inst : label is 4;
  attribute C_S_AXI_CONTROL_DATA_WIDTH : integer;
  attribute C_S_AXI_CONTROL_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_CONTROL_WSTRB_WIDTH : integer;
  attribute C_S_AXI_CONTROL_WSTRB_WIDTH of inst : label is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of inst : label is 4;
  attribute SDX_KERNEL : string;
  attribute SDX_KERNEL of inst : label is "true";
  attribute SDX_KERNEL_SYNTH_INST : string;
  attribute SDX_KERNEL_SYNTH_INST of inst : label is "inst";
  attribute SDX_KERNEL_TYPE : string;
  attribute SDX_KERNEL_TYPE of inst : label is "hls";
  attribute ap_ST_fsm_state1 : string;
  attribute ap_ST_fsm_state1 of inst : label is "22'b0000000000000000000001";
  attribute ap_ST_fsm_state10 : string;
  attribute ap_ST_fsm_state10 of inst : label is "22'b0000000000001000000000";
  attribute ap_ST_fsm_state11 : string;
  attribute ap_ST_fsm_state11 of inst : label is "22'b0000000000010000000000";
  attribute ap_ST_fsm_state12 : string;
  attribute ap_ST_fsm_state12 of inst : label is "22'b0000000000100000000000";
  attribute ap_ST_fsm_state13 : string;
  attribute ap_ST_fsm_state13 of inst : label is "22'b0000000001000000000000";
  attribute ap_ST_fsm_state14 : string;
  attribute ap_ST_fsm_state14 of inst : label is "22'b0000000010000000000000";
  attribute ap_ST_fsm_state15 : string;
  attribute ap_ST_fsm_state15 of inst : label is "22'b0000000100000000000000";
  attribute ap_ST_fsm_state16 : string;
  attribute ap_ST_fsm_state16 of inst : label is "22'b0000001000000000000000";
  attribute ap_ST_fsm_state17 : string;
  attribute ap_ST_fsm_state17 of inst : label is "22'b0000010000000000000000";
  attribute ap_ST_fsm_state18 : string;
  attribute ap_ST_fsm_state18 of inst : label is "22'b0000100000000000000000";
  attribute ap_ST_fsm_state19 : string;
  attribute ap_ST_fsm_state19 of inst : label is "22'b0001000000000000000000";
  attribute ap_ST_fsm_state2 : string;
  attribute ap_ST_fsm_state2 of inst : label is "22'b0000000000000000000010";
  attribute ap_ST_fsm_state20 : string;
  attribute ap_ST_fsm_state20 of inst : label is "22'b0010000000000000000000";
  attribute ap_ST_fsm_state21 : string;
  attribute ap_ST_fsm_state21 of inst : label is "22'b0100000000000000000000";
  attribute ap_ST_fsm_state22 : string;
  attribute ap_ST_fsm_state22 of inst : label is "22'b1000000000000000000000";
  attribute ap_ST_fsm_state3 : string;
  attribute ap_ST_fsm_state3 of inst : label is "22'b0000000000000000000100";
  attribute ap_ST_fsm_state4 : string;
  attribute ap_ST_fsm_state4 of inst : label is "22'b0000000000000000001000";
  attribute ap_ST_fsm_state5 : string;
  attribute ap_ST_fsm_state5 of inst : label is "22'b0000000000000000010000";
  attribute ap_ST_fsm_state6 : string;
  attribute ap_ST_fsm_state6 of inst : label is "22'b0000000000000000100000";
  attribute ap_ST_fsm_state7 : string;
  attribute ap_ST_fsm_state7 of inst : label is "22'b0000000000000001000000";
  attribute ap_ST_fsm_state8 : string;
  attribute ap_ST_fsm_state8 of inst : label is "22'b0000000000000010000000";
  attribute ap_ST_fsm_state9 : string;
  attribute ap_ST_fsm_state9 of inst : label is "22'b0000000000000100000000";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of ap_clk : signal is "xilinx.com:signal:clock:1.0 ap_clk CLK";
  attribute X_INTERFACE_MODE : string;
  attribute X_INTERFACE_MODE of ap_clk : signal is "slave";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of ap_clk : signal is "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_control:input_stream:output_stream, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000.0, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN bd_0_ap_clk_0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ap_rst_n : signal is "xilinx.com:signal:reset:1.0 ap_rst_n RST";
  attribute X_INTERFACE_MODE of ap_rst_n : signal is "slave";
  attribute X_INTERFACE_PARAMETER of ap_rst_n : signal is "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of input_stream_TREADY : signal is "xilinx.com:interface:axis:1.0 input_stream TREADY";
  attribute X_INTERFACE_INFO of input_stream_TVALID : signal is "xilinx.com:interface:axis:1.0 input_stream TVALID";
  attribute X_INTERFACE_INFO of interrupt : signal is "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT";
  attribute X_INTERFACE_MODE of interrupt : signal is "master";
  attribute X_INTERFACE_PARAMETER of interrupt : signal is "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1";
  attribute X_INTERFACE_INFO of output_stream_TREADY : signal is "xilinx.com:interface:axis:1.0 output_stream TREADY";
  attribute X_INTERFACE_INFO of output_stream_TVALID : signal is "xilinx.com:interface:axis:1.0 output_stream TVALID";
  attribute X_INTERFACE_INFO of s_axi_control_ARREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control ARREADY";
  attribute X_INTERFACE_INFO of s_axi_control_ARVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control ARVALID";
  attribute X_INTERFACE_INFO of s_axi_control_AWREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control AWREADY";
  attribute X_INTERFACE_INFO of s_axi_control_AWVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control AWVALID";
  attribute X_INTERFACE_INFO of s_axi_control_BREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control BREADY";
  attribute X_INTERFACE_INFO of s_axi_control_BVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control BVALID";
  attribute X_INTERFACE_INFO of s_axi_control_RREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control RREADY";
  attribute X_INTERFACE_INFO of s_axi_control_RVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control RVALID";
  attribute X_INTERFACE_INFO of s_axi_control_WREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control WREADY";
  attribute X_INTERFACE_INFO of s_axi_control_WVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control WVALID";
  attribute X_INTERFACE_INFO of input_stream_TDATA : signal is "xilinx.com:interface:axis:1.0 input_stream TDATA";
  attribute X_INTERFACE_MODE of input_stream_TDATA : signal is "slave";
  attribute X_INTERFACE_PARAMETER of input_stream_TDATA : signal is "XIL_INTERFACENAME input_stream, TUSER_WIDTH 2, TDATA_NUM_BYTES 4, TDEST_WIDTH 8, TID_WIDTH 5, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000.0, PHASE 0.0, CLK_DOMAIN bd_0_ap_clk_0, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of input_stream_TDEST : signal is "xilinx.com:interface:axis:1.0 input_stream TDEST";
  attribute X_INTERFACE_INFO of input_stream_TID : signal is "xilinx.com:interface:axis:1.0 input_stream TID";
  attribute X_INTERFACE_INFO of input_stream_TKEEP : signal is "xilinx.com:interface:axis:1.0 input_stream TKEEP";
  attribute X_INTERFACE_INFO of input_stream_TLAST : signal is "xilinx.com:interface:axis:1.0 input_stream TLAST";
  attribute X_INTERFACE_INFO of input_stream_TSTRB : signal is "xilinx.com:interface:axis:1.0 input_stream TSTRB";
  attribute X_INTERFACE_INFO of input_stream_TUSER : signal is "xilinx.com:interface:axis:1.0 input_stream TUSER";
  attribute X_INTERFACE_INFO of output_stream_TDATA : signal is "xilinx.com:interface:axis:1.0 output_stream TDATA";
  attribute X_INTERFACE_MODE of output_stream_TDATA : signal is "master";
  attribute X_INTERFACE_PARAMETER of output_stream_TDATA : signal is "XIL_INTERFACENAME output_stream, TUSER_WIDTH 2, TDATA_NUM_BYTES 4, TDEST_WIDTH 8, TID_WIDTH 5, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000.0, PHASE 0.0, CLK_DOMAIN bd_0_ap_clk_0, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of output_stream_TDEST : signal is "xilinx.com:interface:axis:1.0 output_stream TDEST";
  attribute X_INTERFACE_INFO of output_stream_TID : signal is "xilinx.com:interface:axis:1.0 output_stream TID";
  attribute X_INTERFACE_INFO of output_stream_TKEEP : signal is "xilinx.com:interface:axis:1.0 output_stream TKEEP";
  attribute X_INTERFACE_INFO of output_stream_TLAST : signal is "xilinx.com:interface:axis:1.0 output_stream TLAST";
  attribute X_INTERFACE_INFO of output_stream_TSTRB : signal is "xilinx.com:interface:axis:1.0 output_stream TSTRB";
  attribute X_INTERFACE_INFO of output_stream_TUSER : signal is "xilinx.com:interface:axis:1.0 output_stream TUSER";
  attribute X_INTERFACE_INFO of s_axi_control_ARADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_control ARADDR";
  attribute X_INTERFACE_MODE of s_axi_control_ARADDR : signal is "slave";
  attribute X_INTERFACE_PARAMETER of s_axi_control_ARADDR : signal is "XIL_INTERFACENAME s_axi_control, ADDR_WIDTH 4, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 100000000.0, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN bd_0_ap_clk_0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_control_AWADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_control AWADDR";
  attribute X_INTERFACE_INFO of s_axi_control_BRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_control BRESP";
  attribute X_INTERFACE_INFO of s_axi_control_RDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_control RDATA";
  attribute X_INTERFACE_INFO of s_axi_control_RRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_control RRESP";
  attribute X_INTERFACE_INFO of s_axi_control_WDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_control WDATA";
  attribute X_INTERFACE_INFO of s_axi_control_WSTRB : signal is "xilinx.com:interface:aximm:1.0 s_axi_control WSTRB";
begin
  output_stream_TID(4) <= \<const0>\;
  output_stream_TID(3) <= \<const0>\;
  output_stream_TID(2) <= \<const0>\;
  output_stream_TID(1) <= \<const0>\;
  output_stream_TID(0) <= \<const0>\;
  s_axi_control_BRESP(1) <= \<const0>\;
  s_axi_control_BRESP(0) <= \<const0>\;
  s_axi_control_RDATA(31) <= \<const0>\;
  s_axi_control_RDATA(30) <= \<const0>\;
  s_axi_control_RDATA(29) <= \<const0>\;
  s_axi_control_RDATA(28) <= \<const0>\;
  s_axi_control_RDATA(27) <= \<const0>\;
  s_axi_control_RDATA(26) <= \<const0>\;
  s_axi_control_RDATA(25) <= \<const0>\;
  s_axi_control_RDATA(24) <= \<const0>\;
  s_axi_control_RDATA(23) <= \<const0>\;
  s_axi_control_RDATA(22) <= \<const0>\;
  s_axi_control_RDATA(21) <= \<const0>\;
  s_axi_control_RDATA(20) <= \<const0>\;
  s_axi_control_RDATA(19) <= \<const0>\;
  s_axi_control_RDATA(18) <= \<const0>\;
  s_axi_control_RDATA(17) <= \<const0>\;
  s_axi_control_RDATA(16) <= \<const0>\;
  s_axi_control_RDATA(15) <= \<const0>\;
  s_axi_control_RDATA(14) <= \<const0>\;
  s_axi_control_RDATA(13) <= \<const0>\;
  s_axi_control_RDATA(12) <= \<const0>\;
  s_axi_control_RDATA(11) <= \<const0>\;
  s_axi_control_RDATA(10) <= \<const0>\;
  s_axi_control_RDATA(9) <= \^s_axi_control_rdata\(9);
  s_axi_control_RDATA(8) <= \<const0>\;
  s_axi_control_RDATA(7) <= \^s_axi_control_rdata\(7);
  s_axi_control_RDATA(6) <= \<const0>\;
  s_axi_control_RDATA(5) <= \<const0>\;
  s_axi_control_RDATA(4) <= \<const0>\;
  s_axi_control_RDATA(3 downto 0) <= \^s_axi_control_rdata\(3 downto 0);
  s_axi_control_RRESP(1) <= \<const0>\;
  s_axi_control_RRESP(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      input_stream_TDATA(31) => '0',
      input_stream_TDATA(30 downto 6) => input_stream_TDATA(30 downto 6),
      input_stream_TDATA(5 downto 0) => B"000000",
      input_stream_TDEST(7 downto 0) => B"00000000",
      input_stream_TID(4 downto 0) => B"00000",
      input_stream_TKEEP(3 downto 0) => B"0000",
      input_stream_TLAST(0) => '0',
      input_stream_TREADY => input_stream_TREADY,
      input_stream_TSTRB(3 downto 0) => B"0000",
      input_stream_TUSER(1 downto 0) => B"00",
      input_stream_TVALID => input_stream_TVALID,
      interrupt => interrupt,
      output_stream_TDATA(31 downto 0) => output_stream_TDATA(31 downto 0),
      output_stream_TDEST(7 downto 0) => output_stream_TDEST(7 downto 0),
      output_stream_TID(4 downto 0) => NLW_inst_output_stream_TID_UNCONNECTED(4 downto 0),
      output_stream_TKEEP(3 downto 0) => output_stream_TKEEP(3 downto 0),
      output_stream_TLAST(0) => output_stream_TLAST(0),
      output_stream_TREADY => output_stream_TREADY,
      output_stream_TSTRB(3 downto 0) => output_stream_TSTRB(3 downto 0),
      output_stream_TUSER(1 downto 0) => output_stream_TUSER(1 downto 0),
      output_stream_TVALID => output_stream_TVALID,
      s_axi_control_ARADDR(3 downto 0) => s_axi_control_ARADDR(3 downto 0),
      s_axi_control_ARREADY => s_axi_control_ARREADY,
      s_axi_control_ARVALID => s_axi_control_ARVALID,
      s_axi_control_AWADDR(3 downto 2) => s_axi_control_AWADDR(3 downto 2),
      s_axi_control_AWADDR(1 downto 0) => B"00",
      s_axi_control_AWREADY => s_axi_control_AWREADY,
      s_axi_control_AWVALID => s_axi_control_AWVALID,
      s_axi_control_BREADY => s_axi_control_BREADY,
      s_axi_control_BRESP(1 downto 0) => NLW_inst_s_axi_control_BRESP_UNCONNECTED(1 downto 0),
      s_axi_control_BVALID => s_axi_control_BVALID,
      s_axi_control_RDATA(31 downto 10) => NLW_inst_s_axi_control_RDATA_UNCONNECTED(31 downto 10),
      s_axi_control_RDATA(9) => \^s_axi_control_rdata\(9),
      s_axi_control_RDATA(8) => NLW_inst_s_axi_control_RDATA_UNCONNECTED(8),
      s_axi_control_RDATA(7) => \^s_axi_control_rdata\(7),
      s_axi_control_RDATA(6 downto 4) => NLW_inst_s_axi_control_RDATA_UNCONNECTED(6 downto 4),
      s_axi_control_RDATA(3 downto 0) => \^s_axi_control_rdata\(3 downto 0),
      s_axi_control_RREADY => s_axi_control_RREADY,
      s_axi_control_RRESP(1 downto 0) => NLW_inst_s_axi_control_RRESP_UNCONNECTED(1 downto 0),
      s_axi_control_RVALID => s_axi_control_RVALID,
      s_axi_control_WDATA(31 downto 8) => B"000000000000000000000000",
      s_axi_control_WDATA(7) => s_axi_control_WDATA(7),
      s_axi_control_WDATA(6 downto 2) => B"00000",
      s_axi_control_WDATA(1 downto 0) => s_axi_control_WDATA(1 downto 0),
      s_axi_control_WREADY => s_axi_control_WREADY,
      s_axi_control_WSTRB(3 downto 1) => B"000",
      s_axi_control_WSTRB(0) => s_axi_control_WSTRB(0),
      s_axi_control_WVALID => s_axi_control_WVALID
    );
end STRUCTURE;
