Loading plugins phase: Elapsed time ==> 0s.156ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\Gabriele\Desktop\LAB\AY2223_I_Project-2\PSoC_Project\PSoC_Project.cydsn\PSoC_Project.cyprj -d CY8C5888LTI-LP097 -s C:\Users\Gabriele\Desktop\LAB\AY2223_I_Project-2\PSoC_Project\PSoC_Project.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
ADD: sdb.M0065: information: Analog terminal "AMux_TIA_input.AinTerm2" on TopDesign is unconnected.
 * C:\Users\Gabriele\Desktop\LAB\AY2223_I_Project-2\PSoC_Project\PSoC_Project.cydsn\TopDesign\TopDesign.cysch (Signal: Net_247)
 * C:\Users\Gabriele\Desktop\LAB\AY2223_I_Project-2\PSoC_Project\PSoC_Project.cydsn\TopDesign\TopDesign.cysch (Shape_134)
 * C:\Users\Gabriele\Desktop\LAB\AY2223_I_Project-2\PSoC_Project\PSoC_Project.cydsn\TopDesign\TopDesign.cysch (Shape_135)
 * C:\Users\Gabriele\Desktop\LAB\AY2223_I_Project-2\PSoC_Project\PSoC_Project.cydsn\TopDesign\TopDesign.cysch (Shape_136)
 * C:\Users\Gabriele\Desktop\LAB\AY2223_I_Project-2\PSoC_Project\PSoC_Project.cydsn\TopDesign\TopDesign.cysch (Shape_55.3)

</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.637ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.042ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  PSoC_Project.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Gabriele\Desktop\LAB\AY2223_I_Project-2\PSoC_Project\PSoC_Project.cydsn\PSoC_Project.cyprj -dcpsoc3 PSoC_Project.v -verilog
======================================================================

======================================================================
Compiling:  PSoC_Project.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Gabriele\Desktop\LAB\AY2223_I_Project-2\PSoC_Project\PSoC_Project.cydsn\PSoC_Project.cyprj -dcpsoc3 PSoC_Project.v -verilog
======================================================================

======================================================================
Compiling:  PSoC_Project.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Gabriele\Desktop\LAB\AY2223_I_Project-2\PSoC_Project\PSoC_Project.cydsn\PSoC_Project.cyprj -dcpsoc3 -verilog PSoC_Project.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Fri Feb 10 15:02:37 2023


======================================================================
Compiling:  PSoC_Project.v
Program  :   vpp
Options  :    -yv2 -q10 PSoC_Project.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Fri Feb 10 15:02:37 2023

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'PSoC_Project.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  PSoC_Project.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Gabriele\Desktop\LAB\AY2223_I_Project-2\PSoC_Project\PSoC_Project.cydsn\PSoC_Project.cyprj -dcpsoc3 -verilog PSoC_Project.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Fri Feb 10 15:02:38 2023

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Gabriele\Desktop\LAB\AY2223_I_Project-2\PSoC_Project\PSoC_Project.cydsn\codegentemp\PSoC_Project.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Users\Gabriele\Desktop\LAB\AY2223_I_Project-2\PSoC_Project\PSoC_Project.cydsn\codegentemp\PSoC_Project.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  PSoC_Project.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Gabriele\Desktop\LAB\AY2223_I_Project-2\PSoC_Project\PSoC_Project.cydsn\PSoC_Project.cyprj -dcpsoc3 -verilog PSoC_Project.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Fri Feb 10 15:02:38 2023

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Gabriele\Desktop\LAB\AY2223_I_Project-2\PSoC_Project\PSoC_Project.cydsn\codegentemp\PSoC_Project.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Users\Gabriele\Desktop\LAB\AY2223_I_Project-2\PSoC_Project\PSoC_Project.cydsn\codegentemp\PSoC_Project.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\IDAC_calibrate:Net_157\
	\ADC_SigDel:Net_268\
	\ADC_SigDel:Net_270\
	\UART_BT:BUART:reset_sr\
	Net_296
	\UART_BT:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\UART_BT:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\UART_BT:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	\UART_BT:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	Net_275
	\UART_BT:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\UART_BT:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\UART_BT:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\UART_BT:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\UART_BT:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\UART_BT:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\UART_BT:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\UART_BT:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\UART_BT:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\UART_BT:BUART:sRX:MODULE_5:g1:a0:xeq\
	\UART_BT:BUART:sRX:MODULE_5:g1:a0:xlt\
	\UART_BT:BUART:sRX:MODULE_5:g1:a0:xlte\
	\UART_BT:BUART:sRX:MODULE_5:g1:a0:xgt\
	\UART_BT:BUART:sRX:MODULE_5:g1:a0:xgte\
	\UART_BT:BUART:sRX:MODULE_5:lt\
	\UART_BT:BUART:sRX:MODULE_5:eq\
	\UART_BT:BUART:sRX:MODULE_5:gt\
	\UART_BT:BUART:sRX:MODULE_5:gte\
	\UART_BT:BUART:sRX:MODULE_5:lte\
	\DVDAC:Net_80\
	\DVDAC:Net_9\
	\PWM_isr:PWMUDB:km_run\
	\PWM_isr:PWMUDB:ctrl_cmpmode2_2\
	\PWM_isr:PWMUDB:ctrl_cmpmode2_1\
	\PWM_isr:PWMUDB:ctrl_cmpmode2_0\
	\PWM_isr:PWMUDB:ctrl_cmpmode1_2\
	\PWM_isr:PWMUDB:ctrl_cmpmode1_1\
	\PWM_isr:PWMUDB:ctrl_cmpmode1_0\
	\PWM_isr:PWMUDB:capt_rising\
	\PWM_isr:PWMUDB:capt_falling\
	\PWM_isr:PWMUDB:trig_rise\
	\PWM_isr:PWMUDB:trig_fall\
	\PWM_isr:PWMUDB:sc_kill\
	\PWM_isr:PWMUDB:min_kill\
	\PWM_isr:PWMUDB:km_tc\
	\PWM_isr:PWMUDB:db_tc\
	\PWM_isr:PWMUDB:dith_sel\
	\PWM_isr:PWMUDB:compare2\
	\PWM_isr:Net_101\
	Net_198
	Net_199
	\PWM_isr:PWMUDB:cmp2\
	\PWM_isr:PWMUDB:MODULE_6:b_31\
	\PWM_isr:PWMUDB:MODULE_6:b_30\
	\PWM_isr:PWMUDB:MODULE_6:b_29\
	\PWM_isr:PWMUDB:MODULE_6:b_28\
	\PWM_isr:PWMUDB:MODULE_6:b_27\
	\PWM_isr:PWMUDB:MODULE_6:b_26\
	\PWM_isr:PWMUDB:MODULE_6:b_25\
	\PWM_isr:PWMUDB:MODULE_6:b_24\
	\PWM_isr:PWMUDB:MODULE_6:b_23\
	\PWM_isr:PWMUDB:MODULE_6:b_22\
	\PWM_isr:PWMUDB:MODULE_6:b_21\
	\PWM_isr:PWMUDB:MODULE_6:b_20\
	\PWM_isr:PWMUDB:MODULE_6:b_19\
	\PWM_isr:PWMUDB:MODULE_6:b_18\
	\PWM_isr:PWMUDB:MODULE_6:b_17\
	\PWM_isr:PWMUDB:MODULE_6:b_16\
	\PWM_isr:PWMUDB:MODULE_6:b_15\
	\PWM_isr:PWMUDB:MODULE_6:b_14\
	\PWM_isr:PWMUDB:MODULE_6:b_13\
	\PWM_isr:PWMUDB:MODULE_6:b_12\
	\PWM_isr:PWMUDB:MODULE_6:b_11\
	\PWM_isr:PWMUDB:MODULE_6:b_10\
	\PWM_isr:PWMUDB:MODULE_6:b_9\
	\PWM_isr:PWMUDB:MODULE_6:b_8\
	\PWM_isr:PWMUDB:MODULE_6:b_7\
	\PWM_isr:PWMUDB:MODULE_6:b_6\
	\PWM_isr:PWMUDB:MODULE_6:b_5\
	\PWM_isr:PWMUDB:MODULE_6:b_4\
	\PWM_isr:PWMUDB:MODULE_6:b_3\
	\PWM_isr:PWMUDB:MODULE_6:b_2\
	\PWM_isr:PWMUDB:MODULE_6:b_1\
	\PWM_isr:PWMUDB:MODULE_6:b_0\
	\PWM_isr:PWMUDB:MODULE_6:g2:a0:a_31\
	\PWM_isr:PWMUDB:MODULE_6:g2:a0:a_30\
	\PWM_isr:PWMUDB:MODULE_6:g2:a0:a_29\
	\PWM_isr:PWMUDB:MODULE_6:g2:a0:a_28\
	\PWM_isr:PWMUDB:MODULE_6:g2:a0:a_27\
	\PWM_isr:PWMUDB:MODULE_6:g2:a0:a_26\
	\PWM_isr:PWMUDB:MODULE_6:g2:a0:a_25\
	\PWM_isr:PWMUDB:MODULE_6:g2:a0:a_24\
	\PWM_isr:PWMUDB:MODULE_6:g2:a0:b_31\
	\PWM_isr:PWMUDB:MODULE_6:g2:a0:b_30\
	\PWM_isr:PWMUDB:MODULE_6:g2:a0:b_29\
	\PWM_isr:PWMUDB:MODULE_6:g2:a0:b_28\
	\PWM_isr:PWMUDB:MODULE_6:g2:a0:b_27\
	\PWM_isr:PWMUDB:MODULE_6:g2:a0:b_26\
	\PWM_isr:PWMUDB:MODULE_6:g2:a0:b_25\
	\PWM_isr:PWMUDB:MODULE_6:g2:a0:b_24\
	\PWM_isr:PWMUDB:MODULE_6:g2:a0:b_23\
	\PWM_isr:PWMUDB:MODULE_6:g2:a0:b_22\
	\PWM_isr:PWMUDB:MODULE_6:g2:a0:b_21\
	\PWM_isr:PWMUDB:MODULE_6:g2:a0:b_20\
	\PWM_isr:PWMUDB:MODULE_6:g2:a0:b_19\
	\PWM_isr:PWMUDB:MODULE_6:g2:a0:b_18\
	\PWM_isr:PWMUDB:MODULE_6:g2:a0:b_17\
	\PWM_isr:PWMUDB:MODULE_6:g2:a0:b_16\
	\PWM_isr:PWMUDB:MODULE_6:g2:a0:b_15\
	\PWM_isr:PWMUDB:MODULE_6:g2:a0:b_14\
	\PWM_isr:PWMUDB:MODULE_6:g2:a0:b_13\
	\PWM_isr:PWMUDB:MODULE_6:g2:a0:b_12\
	\PWM_isr:PWMUDB:MODULE_6:g2:a0:b_11\
	\PWM_isr:PWMUDB:MODULE_6:g2:a0:b_10\
	\PWM_isr:PWMUDB:MODULE_6:g2:a0:b_9\
	\PWM_isr:PWMUDB:MODULE_6:g2:a0:b_8\
	\PWM_isr:PWMUDB:MODULE_6:g2:a0:b_7\
	\PWM_isr:PWMUDB:MODULE_6:g2:a0:b_6\
	\PWM_isr:PWMUDB:MODULE_6:g2:a0:b_5\
	\PWM_isr:PWMUDB:MODULE_6:g2:a0:b_4\
	\PWM_isr:PWMUDB:MODULE_6:g2:a0:b_3\
	\PWM_isr:PWMUDB:MODULE_6:g2:a0:b_2\
	\PWM_isr:PWMUDB:MODULE_6:g2:a0:b_1\
	\PWM_isr:PWMUDB:MODULE_6:g2:a0:b_0\
	\PWM_isr:PWMUDB:MODULE_6:g2:a0:s_31\
	\PWM_isr:PWMUDB:MODULE_6:g2:a0:s_30\
	\PWM_isr:PWMUDB:MODULE_6:g2:a0:s_29\
	\PWM_isr:PWMUDB:MODULE_6:g2:a0:s_28\
	\PWM_isr:PWMUDB:MODULE_6:g2:a0:s_27\
	\PWM_isr:PWMUDB:MODULE_6:g2:a0:s_26\
	\PWM_isr:PWMUDB:MODULE_6:g2:a0:s_25\
	\PWM_isr:PWMUDB:MODULE_6:g2:a0:s_24\
	\PWM_isr:PWMUDB:MODULE_6:g2:a0:s_23\
	\PWM_isr:PWMUDB:MODULE_6:g2:a0:s_22\
	\PWM_isr:PWMUDB:MODULE_6:g2:a0:s_21\
	\PWM_isr:PWMUDB:MODULE_6:g2:a0:s_20\
	\PWM_isr:PWMUDB:MODULE_6:g2:a0:s_19\
	\PWM_isr:PWMUDB:MODULE_6:g2:a0:s_18\
	\PWM_isr:PWMUDB:MODULE_6:g2:a0:s_17\
	\PWM_isr:PWMUDB:MODULE_6:g2:a0:s_16\
	\PWM_isr:PWMUDB:MODULE_6:g2:a0:s_15\
	\PWM_isr:PWMUDB:MODULE_6:g2:a0:s_14\
	\PWM_isr:PWMUDB:MODULE_6:g2:a0:s_13\
	\PWM_isr:PWMUDB:MODULE_6:g2:a0:s_12\
	\PWM_isr:PWMUDB:MODULE_6:g2:a0:s_11\
	\PWM_isr:PWMUDB:MODULE_6:g2:a0:s_10\
	\PWM_isr:PWMUDB:MODULE_6:g2:a0:s_9\
	\PWM_isr:PWMUDB:MODULE_6:g2:a0:s_8\
	\PWM_isr:PWMUDB:MODULE_6:g2:a0:s_7\
	\PWM_isr:PWMUDB:MODULE_6:g2:a0:s_6\
	\PWM_isr:PWMUDB:MODULE_6:g2:a0:s_5\
	\PWM_isr:PWMUDB:MODULE_6:g2:a0:s_4\
	\PWM_isr:PWMUDB:MODULE_6:g2:a0:s_3\
	\PWM_isr:PWMUDB:MODULE_6:g2:a0:s_2\
	\PWM_isr:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_isr:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_isr:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_isr:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_isr:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_isr:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_isr:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_193
	Net_201
	\PWM_isr:Net_113\
	\PWM_isr:Net_107\
	\PWM_isr:Net_114\

    Synthesized names
	\PWM_isr:PWMUDB:add_vi_vv_MODGEN_6_31\
	\PWM_isr:PWMUDB:add_vi_vv_MODGEN_6_30\
	\PWM_isr:PWMUDB:add_vi_vv_MODGEN_6_29\
	\PWM_isr:PWMUDB:add_vi_vv_MODGEN_6_28\
	\PWM_isr:PWMUDB:add_vi_vv_MODGEN_6_27\
	\PWM_isr:PWMUDB:add_vi_vv_MODGEN_6_26\
	\PWM_isr:PWMUDB:add_vi_vv_MODGEN_6_25\
	\PWM_isr:PWMUDB:add_vi_vv_MODGEN_6_24\
	\PWM_isr:PWMUDB:add_vi_vv_MODGEN_6_23\
	\PWM_isr:PWMUDB:add_vi_vv_MODGEN_6_22\
	\PWM_isr:PWMUDB:add_vi_vv_MODGEN_6_21\
	\PWM_isr:PWMUDB:add_vi_vv_MODGEN_6_20\
	\PWM_isr:PWMUDB:add_vi_vv_MODGEN_6_19\
	\PWM_isr:PWMUDB:add_vi_vv_MODGEN_6_18\
	\PWM_isr:PWMUDB:add_vi_vv_MODGEN_6_17\
	\PWM_isr:PWMUDB:add_vi_vv_MODGEN_6_16\
	\PWM_isr:PWMUDB:add_vi_vv_MODGEN_6_15\
	\PWM_isr:PWMUDB:add_vi_vv_MODGEN_6_14\
	\PWM_isr:PWMUDB:add_vi_vv_MODGEN_6_13\
	\PWM_isr:PWMUDB:add_vi_vv_MODGEN_6_12\
	\PWM_isr:PWMUDB:add_vi_vv_MODGEN_6_11\
	\PWM_isr:PWMUDB:add_vi_vv_MODGEN_6_10\
	\PWM_isr:PWMUDB:add_vi_vv_MODGEN_6_9\
	\PWM_isr:PWMUDB:add_vi_vv_MODGEN_6_8\
	\PWM_isr:PWMUDB:add_vi_vv_MODGEN_6_7\
	\PWM_isr:PWMUDB:add_vi_vv_MODGEN_6_6\
	\PWM_isr:PWMUDB:add_vi_vv_MODGEN_6_5\
	\PWM_isr:PWMUDB:add_vi_vv_MODGEN_6_4\
	\PWM_isr:PWMUDB:add_vi_vv_MODGEN_6_3\
	\PWM_isr:PWMUDB:add_vi_vv_MODGEN_6_2\

Deleted 166 User equations/components.
Deleted 30 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__Tx_PSoC_net_0
Aliasing tmpOE__Rx_PSoC_net_0 to tmpOE__Tx_PSoC_net_0
Aliasing tmpOE__TIA_resistor1_net_0 to tmpOE__Tx_PSoC_net_0
Aliasing Net_200 to zero
Aliasing tmpOE__TIA_end_pin_net_0 to tmpOE__Tx_PSoC_net_0
Aliasing tmpOE__Working_Electrode_net_0 to tmpOE__Tx_PSoC_net_0
Aliasing \IDAC_calibrate:Net_125\ to zero
Aliasing \IDAC_calibrate:Net_194\ to zero
Aliasing \IDAC_calibrate:Net_195\ to zero
Aliasing \VDAC_TIA:Net_83\ to zero
Aliasing \VDAC_TIA:Net_81\ to zero
Aliasing \VDAC_TIA:Net_82\ to zero
Aliasing \TIA:Net_37\ to zero
Aliasing \TIA:Net_52\ to zero
Aliasing \TIA:Net_38\ to zero
Aliasing \TIA:Net_39\ to zero
Aliasing \ADC_SigDel:Net_482\ to zero
Aliasing \ADC_SigDel:Net_252\ to zero
Aliasing \ADC_SigDel:soc\ to tmpOE__Tx_PSoC_net_0
Aliasing tmpOE__Pin_DVDAC_cap_net_0 to tmpOE__Tx_PSoC_net_0
Aliasing tmpOE__Reference_Electrode_net_0 to tmpOE__Tx_PSoC_net_0
Aliasing \UART_BT:BUART:tx_hd_send_break\ to zero
Aliasing \UART_BT:BUART:HalfDuplexSend\ to zero
Aliasing \UART_BT:BUART:FinalParityType_1\ to zero
Aliasing \UART_BT:BUART:FinalParityType_0\ to zero
Aliasing \UART_BT:BUART:FinalAddrMode_2\ to zero
Aliasing \UART_BT:BUART:FinalAddrMode_1\ to zero
Aliasing \UART_BT:BUART:FinalAddrMode_0\ to zero
Aliasing \UART_BT:BUART:tx_ctrl_mark\ to zero
Aliasing \UART_BT:BUART:tx_status_6\ to zero
Aliasing \UART_BT:BUART:tx_status_5\ to zero
Aliasing \UART_BT:BUART:tx_status_4\ to zero
Aliasing \UART_BT:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UART_BT:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Tx_PSoC_net_0
Aliasing \UART_BT:BUART:sRX:s23Poll:MODIN2_1\ to \UART_BT:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART_BT:BUART:sRX:s23Poll:MODIN2_0\ to \UART_BT:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART_BT:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to zero
Aliasing \UART_BT:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to tmpOE__Tx_PSoC_net_0
Aliasing \UART_BT:BUART:sRX:s23Poll:MODIN3_1\ to \UART_BT:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART_BT:BUART:sRX:s23Poll:MODIN3_0\ to \UART_BT:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART_BT:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to tmpOE__Tx_PSoC_net_0
Aliasing \UART_BT:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to zero
Aliasing \UART_BT:BUART:rx_status_1\ to zero
Aliasing \UART_BT:BUART:sRX:MODULE_4:g2:a0:newa_6\ to zero
Aliasing \UART_BT:BUART:sRX:MODULE_4:g2:a0:newa_5\ to zero
Aliasing \UART_BT:BUART:sRX:MODULE_4:g2:a0:newa_4\ to zero
Aliasing \UART_BT:BUART:sRX:MODULE_4:g2:a0:newb_6\ to zero
Aliasing \UART_BT:BUART:sRX:MODULE_4:g2:a0:newb_5\ to zero
Aliasing \UART_BT:BUART:sRX:MODULE_4:g2:a0:newb_4\ to zero
Aliasing \UART_BT:BUART:sRX:MODULE_4:g2:a0:newb_3\ to zero
Aliasing \UART_BT:BUART:sRX:MODULE_4:g2:a0:newb_2\ to tmpOE__Tx_PSoC_net_0
Aliasing \UART_BT:BUART:sRX:MODULE_4:g2:a0:newb_1\ to tmpOE__Tx_PSoC_net_0
Aliasing \UART_BT:BUART:sRX:MODULE_4:g2:a0:newb_0\ to zero
Aliasing \UART_BT:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to tmpOE__Tx_PSoC_net_0
Aliasing tmpOE__Counter_Electrode_net_0 to tmpOE__Tx_PSoC_net_0
Aliasing \DVDAC:VDAC8:Net_83\ to zero
Aliasing \DVDAC:VDAC8:Net_81\ to zero
Aliasing \DVDAC:VDAC8:Net_82\ to zero
Aliasing \VDAC_source:Net_83\ to zero
Aliasing \VDAC_source:Net_81\ to zero
Aliasing \VDAC_source:Net_82\ to zero
Aliasing \PWM_isr:PWMUDB:hwCapture\ to zero
Aliasing \PWM_isr:PWMUDB:trig_out\ to tmpOE__Tx_PSoC_net_0
Aliasing \PWM_isr:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_isr:PWMUDB:ltch_kill_reg\\R\ to \PWM_isr:PWMUDB:runmode_enable\\R\
Aliasing \PWM_isr:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_isr:PWMUDB:min_kill_reg\\R\ to \PWM_isr:PWMUDB:runmode_enable\\R\
Aliasing \PWM_isr:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_isr:PWMUDB:final_kill\ to tmpOE__Tx_PSoC_net_0
Aliasing \PWM_isr:PWMUDB:dith_count_1\\R\ to \PWM_isr:PWMUDB:runmode_enable\\R\
Aliasing \PWM_isr:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_isr:PWMUDB:dith_count_0\\R\ to \PWM_isr:PWMUDB:runmode_enable\\R\
Aliasing \PWM_isr:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_isr:PWMUDB:cs_addr_0\ to \PWM_isr:PWMUDB:runmode_enable\\R\
Aliasing \PWM_isr:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_isr:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_isr:PWMUDB:MODULE_6:g2:a0:a_23\ to zero
Aliasing \PWM_isr:PWMUDB:MODULE_6:g2:a0:a_22\ to zero
Aliasing \PWM_isr:PWMUDB:MODULE_6:g2:a0:a_21\ to zero
Aliasing \PWM_isr:PWMUDB:MODULE_6:g2:a0:a_20\ to zero
Aliasing \PWM_isr:PWMUDB:MODULE_6:g2:a0:a_19\ to zero
Aliasing \PWM_isr:PWMUDB:MODULE_6:g2:a0:a_18\ to zero
Aliasing \PWM_isr:PWMUDB:MODULE_6:g2:a0:a_17\ to zero
Aliasing \PWM_isr:PWMUDB:MODULE_6:g2:a0:a_16\ to zero
Aliasing \PWM_isr:PWMUDB:MODULE_6:g2:a0:a_15\ to zero
Aliasing \PWM_isr:PWMUDB:MODULE_6:g2:a0:a_14\ to zero
Aliasing \PWM_isr:PWMUDB:MODULE_6:g2:a0:a_13\ to zero
Aliasing \PWM_isr:PWMUDB:MODULE_6:g2:a0:a_12\ to zero
Aliasing \PWM_isr:PWMUDB:MODULE_6:g2:a0:a_11\ to zero
Aliasing \PWM_isr:PWMUDB:MODULE_6:g2:a0:a_10\ to zero
Aliasing \PWM_isr:PWMUDB:MODULE_6:g2:a0:a_9\ to zero
Aliasing \PWM_isr:PWMUDB:MODULE_6:g2:a0:a_8\ to zero
Aliasing \PWM_isr:PWMUDB:MODULE_6:g2:a0:a_7\ to zero
Aliasing \PWM_isr:PWMUDB:MODULE_6:g2:a0:a_6\ to zero
Aliasing \PWM_isr:PWMUDB:MODULE_6:g2:a0:a_5\ to zero
Aliasing \PWM_isr:PWMUDB:MODULE_6:g2:a0:a_4\ to zero
Aliasing \PWM_isr:PWMUDB:MODULE_6:g2:a0:a_3\ to zero
Aliasing \PWM_isr:PWMUDB:MODULE_6:g2:a0:a_2\ to zero
Aliasing \PWM_isr:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Tx_PSoC_net_0
Aliasing tmpOE__LED_DAC_net_0 to tmpOE__Tx_PSoC_net_0
Aliasing tmpOE__LED_ADC_net_0 to tmpOE__Tx_PSoC_net_0
Aliasing \UART_BT:BUART:reset_reg\\D\ to zero
Aliasing \UART_BT:BUART:rx_break_status\\D\ to zero
Aliasing \PWM_isr:PWMUDB:min_kill_reg\\D\ to tmpOE__Tx_PSoC_net_0
Aliasing \PWM_isr:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_isr:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_isr:PWMUDB:ltch_kill_reg\\D\ to tmpOE__Tx_PSoC_net_0
Removing Lhs of wire one[7] = tmpOE__Tx_PSoC_net_0[1]
Removing Lhs of wire tmpOE__Rx_PSoC_net_0[10] = tmpOE__Tx_PSoC_net_0[1]
Removing Lhs of wire tmpOE__TIA_resistor1_net_0[16] = tmpOE__Tx_PSoC_net_0[1]
Removing Rhs of wire Net_209[23] = \PWM_isr:Net_96\[608]
Removing Rhs of wire Net_209[23] = \PWM_isr:PWMUDB:pwm_i_reg\[600]
Removing Lhs of wire Net_200[26] = zero[6]
Removing Lhs of wire tmpOE__TIA_end_pin_net_0[32] = tmpOE__Tx_PSoC_net_0[1]
Removing Lhs of wire tmpOE__Working_Electrode_net_0[40] = tmpOE__Tx_PSoC_net_0[1]
Removing Lhs of wire \IDAC_calibrate:Net_125\[47] = zero[6]
Removing Lhs of wire \IDAC_calibrate:Net_158\[48] = zero[6]
Removing Lhs of wire \IDAC_calibrate:Net_123\[49] = zero[6]
Removing Lhs of wire \IDAC_calibrate:Net_194\[54] = zero[6]
Removing Lhs of wire \IDAC_calibrate:Net_195\[55] = zero[6]
Removing Lhs of wire \VDAC_TIA:Net_83\[59] = zero[6]
Removing Lhs of wire \VDAC_TIA:Net_81\[60] = zero[6]
Removing Lhs of wire \VDAC_TIA:Net_82\[61] = zero[6]
Removing Lhs of wire \TIA:Net_37\[66] = zero[6]
Removing Lhs of wire \TIA:Net_52\[67] = zero[6]
Removing Lhs of wire \TIA:Net_38\[68] = zero[6]
Removing Lhs of wire \TIA:Net_39\[69] = zero[6]
Removing Rhs of wire \ADC_SigDel:Net_488\[79] = \ADC_SigDel:Net_250\[114]
Removing Lhs of wire \ADC_SigDel:Net_481\[81] = zero[6]
Removing Lhs of wire \ADC_SigDel:Net_482\[82] = zero[6]
Removing Lhs of wire \ADC_SigDel:Net_252\[116] = zero[6]
Removing Lhs of wire \ADC_SigDel:soc\[118] = tmpOE__Tx_PSoC_net_0[1]
Removing Lhs of wire tmpOE__Pin_DVDAC_cap_net_0[124] = tmpOE__Tx_PSoC_net_0[1]
Removing Lhs of wire tmpOE__Reference_Electrode_net_0[131] = tmpOE__Tx_PSoC_net_0[1]
Removing Lhs of wire \UART_BT:Net_61\[139] = \UART_BT:Net_9\[138]
Removing Lhs of wire \UART_BT:BUART:tx_hd_send_break\[143] = zero[6]
Removing Lhs of wire \UART_BT:BUART:HalfDuplexSend\[144] = zero[6]
Removing Lhs of wire \UART_BT:BUART:FinalParityType_1\[145] = zero[6]
Removing Lhs of wire \UART_BT:BUART:FinalParityType_0\[146] = zero[6]
Removing Lhs of wire \UART_BT:BUART:FinalAddrMode_2\[147] = zero[6]
Removing Lhs of wire \UART_BT:BUART:FinalAddrMode_1\[148] = zero[6]
Removing Lhs of wire \UART_BT:BUART:FinalAddrMode_0\[149] = zero[6]
Removing Lhs of wire \UART_BT:BUART:tx_ctrl_mark\[150] = zero[6]
Removing Rhs of wire Net_300[156] = \UART_BT:BUART:rx_interrupt_out\[157]
Removing Rhs of wire \UART_BT:BUART:tx_bitclk_enable_pre\[161] = \UART_BT:BUART:tx_bitclk_dp\[197]
Removing Lhs of wire \UART_BT:BUART:tx_counter_tc\[207] = \UART_BT:BUART:tx_counter_dp\[198]
Removing Lhs of wire \UART_BT:BUART:tx_status_6\[208] = zero[6]
Removing Lhs of wire \UART_BT:BUART:tx_status_5\[209] = zero[6]
Removing Lhs of wire \UART_BT:BUART:tx_status_4\[210] = zero[6]
Removing Lhs of wire \UART_BT:BUART:tx_status_1\[212] = \UART_BT:BUART:tx_fifo_empty\[175]
Removing Lhs of wire \UART_BT:BUART:tx_status_3\[214] = \UART_BT:BUART:tx_fifo_notfull\[174]
Removing Lhs of wire \UART_BT:BUART:rx_count7_bit8_wire\[274] = zero[6]
Removing Lhs of wire \UART_BT:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_1\[281] = \UART_BT:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[292]
Removing Lhs of wire \UART_BT:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_0\[283] = \UART_BT:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[293]
Removing Lhs of wire \UART_BT:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_2\[284] = \UART_BT:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[309]
Removing Lhs of wire \UART_BT:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\[285] = \UART_BT:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[323]
Removing Lhs of wire \UART_BT:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[286] = \UART_BT:BUART:sRX:s23Poll:MODIN1_1\[287]
Removing Lhs of wire \UART_BT:BUART:sRX:s23Poll:MODIN1_1\[287] = \UART_BT:BUART:pollcount_1\[280]
Removing Lhs of wire \UART_BT:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[288] = \UART_BT:BUART:sRX:s23Poll:MODIN1_0\[289]
Removing Lhs of wire \UART_BT:BUART:sRX:s23Poll:MODIN1_0\[289] = \UART_BT:BUART:pollcount_0\[282]
Removing Lhs of wire \UART_BT:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[295] = tmpOE__Tx_PSoC_net_0[1]
Removing Lhs of wire \UART_BT:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[296] = tmpOE__Tx_PSoC_net_0[1]
Removing Lhs of wire \UART_BT:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[297] = \UART_BT:BUART:pollcount_1\[280]
Removing Lhs of wire \UART_BT:BUART:sRX:s23Poll:MODIN2_1\[298] = \UART_BT:BUART:pollcount_1\[280]
Removing Lhs of wire \UART_BT:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[299] = \UART_BT:BUART:pollcount_0\[282]
Removing Lhs of wire \UART_BT:BUART:sRX:s23Poll:MODIN2_0\[300] = \UART_BT:BUART:pollcount_0\[282]
Removing Lhs of wire \UART_BT:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[301] = zero[6]
Removing Lhs of wire \UART_BT:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[302] = tmpOE__Tx_PSoC_net_0[1]
Removing Lhs of wire \UART_BT:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[303] = \UART_BT:BUART:pollcount_1\[280]
Removing Lhs of wire \UART_BT:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[304] = \UART_BT:BUART:pollcount_0\[282]
Removing Lhs of wire \UART_BT:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[305] = zero[6]
Removing Lhs of wire \UART_BT:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[306] = tmpOE__Tx_PSoC_net_0[1]
Removing Lhs of wire \UART_BT:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[311] = \UART_BT:BUART:pollcount_1\[280]
Removing Lhs of wire \UART_BT:BUART:sRX:s23Poll:MODIN3_1\[312] = \UART_BT:BUART:pollcount_1\[280]
Removing Lhs of wire \UART_BT:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[313] = \UART_BT:BUART:pollcount_0\[282]
Removing Lhs of wire \UART_BT:BUART:sRX:s23Poll:MODIN3_0\[314] = \UART_BT:BUART:pollcount_0\[282]
Removing Lhs of wire \UART_BT:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[315] = tmpOE__Tx_PSoC_net_0[1]
Removing Lhs of wire \UART_BT:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[316] = zero[6]
Removing Lhs of wire \UART_BT:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[317] = \UART_BT:BUART:pollcount_1\[280]
Removing Lhs of wire \UART_BT:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[318] = \UART_BT:BUART:pollcount_0\[282]
Removing Lhs of wire \UART_BT:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[319] = tmpOE__Tx_PSoC_net_0[1]
Removing Lhs of wire \UART_BT:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[320] = zero[6]
Removing Lhs of wire \UART_BT:BUART:rx_status_1\[327] = zero[6]
Removing Rhs of wire \UART_BT:BUART:rx_status_2\[328] = \UART_BT:BUART:rx_parity_error_status\[329]
Removing Rhs of wire \UART_BT:BUART:rx_status_3\[330] = \UART_BT:BUART:rx_stop_bit_error\[331]
Removing Lhs of wire \UART_BT:BUART:sRX:cmp_vv_vv_MODGEN_4\[341] = \UART_BT:BUART:sRX:MODULE_4:g2:a0:lta_0\[390]
Removing Lhs of wire \UART_BT:BUART:sRX:cmp_vv_vv_MODGEN_5\[345] = \UART_BT:BUART:sRX:MODULE_5:g1:a0:xneq\[412]
Removing Lhs of wire \UART_BT:BUART:sRX:MODULE_4:g2:a0:newa_6\[346] = zero[6]
Removing Lhs of wire \UART_BT:BUART:sRX:MODULE_4:g2:a0:newa_5\[347] = zero[6]
Removing Lhs of wire \UART_BT:BUART:sRX:MODULE_4:g2:a0:newa_4\[348] = zero[6]
Removing Lhs of wire \UART_BT:BUART:sRX:MODULE_4:g2:a0:newa_3\[349] = \UART_BT:BUART:sRX:MODIN4_6\[350]
Removing Lhs of wire \UART_BT:BUART:sRX:MODIN4_6\[350] = \UART_BT:BUART:rx_count_6\[269]
Removing Lhs of wire \UART_BT:BUART:sRX:MODULE_4:g2:a0:newa_2\[351] = \UART_BT:BUART:sRX:MODIN4_5\[352]
Removing Lhs of wire \UART_BT:BUART:sRX:MODIN4_5\[352] = \UART_BT:BUART:rx_count_5\[270]
Removing Lhs of wire \UART_BT:BUART:sRX:MODULE_4:g2:a0:newa_1\[353] = \UART_BT:BUART:sRX:MODIN4_4\[354]
Removing Lhs of wire \UART_BT:BUART:sRX:MODIN4_4\[354] = \UART_BT:BUART:rx_count_4\[271]
Removing Lhs of wire \UART_BT:BUART:sRX:MODULE_4:g2:a0:newa_0\[355] = \UART_BT:BUART:sRX:MODIN4_3\[356]
Removing Lhs of wire \UART_BT:BUART:sRX:MODIN4_3\[356] = \UART_BT:BUART:rx_count_3\[272]
Removing Lhs of wire \UART_BT:BUART:sRX:MODULE_4:g2:a0:newb_6\[357] = zero[6]
Removing Lhs of wire \UART_BT:BUART:sRX:MODULE_4:g2:a0:newb_5\[358] = zero[6]
Removing Lhs of wire \UART_BT:BUART:sRX:MODULE_4:g2:a0:newb_4\[359] = zero[6]
Removing Lhs of wire \UART_BT:BUART:sRX:MODULE_4:g2:a0:newb_3\[360] = zero[6]
Removing Lhs of wire \UART_BT:BUART:sRX:MODULE_4:g2:a0:newb_2\[361] = tmpOE__Tx_PSoC_net_0[1]
Removing Lhs of wire \UART_BT:BUART:sRX:MODULE_4:g2:a0:newb_1\[362] = tmpOE__Tx_PSoC_net_0[1]
Removing Lhs of wire \UART_BT:BUART:sRX:MODULE_4:g2:a0:newb_0\[363] = zero[6]
Removing Lhs of wire \UART_BT:BUART:sRX:MODULE_4:g2:a0:dataa_6\[364] = zero[6]
Removing Lhs of wire \UART_BT:BUART:sRX:MODULE_4:g2:a0:dataa_5\[365] = zero[6]
Removing Lhs of wire \UART_BT:BUART:sRX:MODULE_4:g2:a0:dataa_4\[366] = zero[6]
Removing Lhs of wire \UART_BT:BUART:sRX:MODULE_4:g2:a0:dataa_3\[367] = \UART_BT:BUART:rx_count_6\[269]
Removing Lhs of wire \UART_BT:BUART:sRX:MODULE_4:g2:a0:dataa_2\[368] = \UART_BT:BUART:rx_count_5\[270]
Removing Lhs of wire \UART_BT:BUART:sRX:MODULE_4:g2:a0:dataa_1\[369] = \UART_BT:BUART:rx_count_4\[271]
Removing Lhs of wire \UART_BT:BUART:sRX:MODULE_4:g2:a0:dataa_0\[370] = \UART_BT:BUART:rx_count_3\[272]
Removing Lhs of wire \UART_BT:BUART:sRX:MODULE_4:g2:a0:datab_6\[371] = zero[6]
Removing Lhs of wire \UART_BT:BUART:sRX:MODULE_4:g2:a0:datab_5\[372] = zero[6]
Removing Lhs of wire \UART_BT:BUART:sRX:MODULE_4:g2:a0:datab_4\[373] = zero[6]
Removing Lhs of wire \UART_BT:BUART:sRX:MODULE_4:g2:a0:datab_3\[374] = zero[6]
Removing Lhs of wire \UART_BT:BUART:sRX:MODULE_4:g2:a0:datab_2\[375] = tmpOE__Tx_PSoC_net_0[1]
Removing Lhs of wire \UART_BT:BUART:sRX:MODULE_4:g2:a0:datab_1\[376] = tmpOE__Tx_PSoC_net_0[1]
Removing Lhs of wire \UART_BT:BUART:sRX:MODULE_4:g2:a0:datab_0\[377] = zero[6]
Removing Lhs of wire \UART_BT:BUART:sRX:MODULE_5:g1:a0:newa_0\[392] = \UART_BT:BUART:rx_postpoll\[228]
Removing Lhs of wire \UART_BT:BUART:sRX:MODULE_5:g1:a0:newb_0\[393] = \UART_BT:BUART:rx_parity_bit\[344]
Removing Lhs of wire \UART_BT:BUART:sRX:MODULE_5:g1:a0:dataa_0\[394] = \UART_BT:BUART:rx_postpoll\[228]
Removing Lhs of wire \UART_BT:BUART:sRX:MODULE_5:g1:a0:datab_0\[395] = \UART_BT:BUART:rx_parity_bit\[344]
Removing Lhs of wire \UART_BT:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[396] = \UART_BT:BUART:rx_postpoll\[228]
Removing Lhs of wire \UART_BT:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[397] = \UART_BT:BUART:rx_parity_bit\[344]
Removing Lhs of wire \UART_BT:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[399] = tmpOE__Tx_PSoC_net_0[1]
Removing Lhs of wire \UART_BT:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[400] = \UART_BT:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[398]
Removing Lhs of wire \UART_BT:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[401] = \UART_BT:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[398]
Removing Lhs of wire tmpOE__Counter_Electrode_net_0[423] = tmpOE__Tx_PSoC_net_0[1]
Removing Rhs of wire \DVDAC:Net_12\[440] = \DVDAC:Net_21\[449]
Removing Lhs of wire \DVDAC:VDAC8:Net_83\[443] = zero[6]
Removing Lhs of wire \DVDAC:VDAC8:Net_81\[444] = zero[6]
Removing Lhs of wire \DVDAC:VDAC8:Net_82\[445] = zero[6]
Removing Lhs of wire \VDAC_source:Net_83\[453] = zero[6]
Removing Lhs of wire \VDAC_source:Net_81\[454] = zero[6]
Removing Lhs of wire \VDAC_source:Net_82\[455] = zero[6]
Removing Lhs of wire \PWM_isr:PWMUDB:ctrl_enable\[473] = \PWM_isr:PWMUDB:control_7\[465]
Removing Lhs of wire \PWM_isr:PWMUDB:hwCapture\[483] = zero[6]
Removing Lhs of wire \PWM_isr:PWMUDB:hwEnable\[484] = \PWM_isr:PWMUDB:control_7\[465]
Removing Lhs of wire \PWM_isr:PWMUDB:trig_out\[488] = tmpOE__Tx_PSoC_net_0[1]
Removing Lhs of wire \PWM_isr:PWMUDB:runmode_enable\\R\[490] = zero[6]
Removing Lhs of wire \PWM_isr:PWMUDB:runmode_enable\\S\[491] = zero[6]
Removing Lhs of wire \PWM_isr:PWMUDB:final_enable\[492] = \PWM_isr:PWMUDB:runmode_enable\[489]
Removing Lhs of wire \PWM_isr:PWMUDB:ltch_kill_reg\\R\[496] = zero[6]
Removing Lhs of wire \PWM_isr:PWMUDB:ltch_kill_reg\\S\[497] = zero[6]
Removing Lhs of wire \PWM_isr:PWMUDB:min_kill_reg\\R\[498] = zero[6]
Removing Lhs of wire \PWM_isr:PWMUDB:min_kill_reg\\S\[499] = zero[6]
Removing Lhs of wire \PWM_isr:PWMUDB:final_kill\[502] = tmpOE__Tx_PSoC_net_0[1]
Removing Lhs of wire \PWM_isr:PWMUDB:add_vi_vv_MODGEN_6_1\[506] = \PWM_isr:PWMUDB:MODULE_6:g2:a0:s_1\[772]
Removing Lhs of wire \PWM_isr:PWMUDB:add_vi_vv_MODGEN_6_0\[508] = \PWM_isr:PWMUDB:MODULE_6:g2:a0:s_0\[773]
Removing Lhs of wire \PWM_isr:PWMUDB:dith_count_1\\R\[509] = zero[6]
Removing Lhs of wire \PWM_isr:PWMUDB:dith_count_1\\S\[510] = zero[6]
Removing Lhs of wire \PWM_isr:PWMUDB:dith_count_0\\R\[511] = zero[6]
Removing Lhs of wire \PWM_isr:PWMUDB:dith_count_0\\S\[512] = zero[6]
Removing Lhs of wire \PWM_isr:PWMUDB:cs_addr_2\[514] = \PWM_isr:PWMUDB:tc_i\[494]
Removing Lhs of wire \PWM_isr:PWMUDB:cs_addr_1\[515] = \PWM_isr:PWMUDB:runmode_enable\[489]
Removing Lhs of wire \PWM_isr:PWMUDB:cs_addr_0\[516] = zero[6]
Removing Lhs of wire \PWM_isr:PWMUDB:pwm1_i\[603] = zero[6]
Removing Lhs of wire \PWM_isr:PWMUDB:pwm2_i\[605] = zero[6]
Removing Rhs of wire \PWM_isr:PWMUDB:pwm_temp\[611] = \PWM_isr:PWMUDB:cmp1\[612]
Removing Lhs of wire \PWM_isr:PWMUDB:MODULE_6:g2:a0:a_23\[654] = zero[6]
Removing Lhs of wire \PWM_isr:PWMUDB:MODULE_6:g2:a0:a_22\[655] = zero[6]
Removing Lhs of wire \PWM_isr:PWMUDB:MODULE_6:g2:a0:a_21\[656] = zero[6]
Removing Lhs of wire \PWM_isr:PWMUDB:MODULE_6:g2:a0:a_20\[657] = zero[6]
Removing Lhs of wire \PWM_isr:PWMUDB:MODULE_6:g2:a0:a_19\[658] = zero[6]
Removing Lhs of wire \PWM_isr:PWMUDB:MODULE_6:g2:a0:a_18\[659] = zero[6]
Removing Lhs of wire \PWM_isr:PWMUDB:MODULE_6:g2:a0:a_17\[660] = zero[6]
Removing Lhs of wire \PWM_isr:PWMUDB:MODULE_6:g2:a0:a_16\[661] = zero[6]
Removing Lhs of wire \PWM_isr:PWMUDB:MODULE_6:g2:a0:a_15\[662] = zero[6]
Removing Lhs of wire \PWM_isr:PWMUDB:MODULE_6:g2:a0:a_14\[663] = zero[6]
Removing Lhs of wire \PWM_isr:PWMUDB:MODULE_6:g2:a0:a_13\[664] = zero[6]
Removing Lhs of wire \PWM_isr:PWMUDB:MODULE_6:g2:a0:a_12\[665] = zero[6]
Removing Lhs of wire \PWM_isr:PWMUDB:MODULE_6:g2:a0:a_11\[666] = zero[6]
Removing Lhs of wire \PWM_isr:PWMUDB:MODULE_6:g2:a0:a_10\[667] = zero[6]
Removing Lhs of wire \PWM_isr:PWMUDB:MODULE_6:g2:a0:a_9\[668] = zero[6]
Removing Lhs of wire \PWM_isr:PWMUDB:MODULE_6:g2:a0:a_8\[669] = zero[6]
Removing Lhs of wire \PWM_isr:PWMUDB:MODULE_6:g2:a0:a_7\[670] = zero[6]
Removing Lhs of wire \PWM_isr:PWMUDB:MODULE_6:g2:a0:a_6\[671] = zero[6]
Removing Lhs of wire \PWM_isr:PWMUDB:MODULE_6:g2:a0:a_5\[672] = zero[6]
Removing Lhs of wire \PWM_isr:PWMUDB:MODULE_6:g2:a0:a_4\[673] = zero[6]
Removing Lhs of wire \PWM_isr:PWMUDB:MODULE_6:g2:a0:a_3\[674] = zero[6]
Removing Lhs of wire \PWM_isr:PWMUDB:MODULE_6:g2:a0:a_2\[675] = zero[6]
Removing Lhs of wire \PWM_isr:PWMUDB:MODULE_6:g2:a0:a_1\[676] = \PWM_isr:PWMUDB:MODIN5_1\[677]
Removing Lhs of wire \PWM_isr:PWMUDB:MODIN5_1\[677] = \PWM_isr:PWMUDB:dith_count_1\[505]
Removing Lhs of wire \PWM_isr:PWMUDB:MODULE_6:g2:a0:a_0\[678] = \PWM_isr:PWMUDB:MODIN5_0\[679]
Removing Lhs of wire \PWM_isr:PWMUDB:MODIN5_0\[679] = \PWM_isr:PWMUDB:dith_count_0\[507]
Removing Lhs of wire \PWM_isr:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\[811] = tmpOE__Tx_PSoC_net_0[1]
Removing Lhs of wire \PWM_isr:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\[812] = tmpOE__Tx_PSoC_net_0[1]
Removing Lhs of wire tmpOE__LED_DAC_net_0[821] = tmpOE__Tx_PSoC_net_0[1]
Removing Lhs of wire tmpOE__LED_ADC_net_0[828] = tmpOE__Tx_PSoC_net_0[1]
Removing Lhs of wire \UART_BT:BUART:reset_reg\\D\[834] = zero[6]
Removing Lhs of wire \UART_BT:BUART:rx_bitclk\\D\[849] = \UART_BT:BUART:rx_bitclk_pre\[263]
Removing Lhs of wire \UART_BT:BUART:rx_parity_error_pre\\D\[858] = \UART_BT:BUART:rx_parity_error_pre\[339]
Removing Lhs of wire \UART_BT:BUART:rx_break_status\\D\[859] = zero[6]
Removing Lhs of wire \PWM_isr:PWMUDB:min_kill_reg\\D\[863] = tmpOE__Tx_PSoC_net_0[1]
Removing Lhs of wire \PWM_isr:PWMUDB:prevCapture\\D\[864] = zero[6]
Removing Lhs of wire \PWM_isr:PWMUDB:trig_last\\D\[865] = zero[6]
Removing Lhs of wire \PWM_isr:PWMUDB:ltch_kill_reg\\D\[868] = tmpOE__Tx_PSoC_net_0[1]
Removing Lhs of wire \PWM_isr:PWMUDB:pwm_i_reg\\D\[871] = \PWM_isr:PWMUDB:pwm_i\[601]
Removing Lhs of wire \PWM_isr:PWMUDB:pwm1_i_reg\\D\[872] = zero[6]
Removing Lhs of wire \PWM_isr:PWMUDB:pwm2_i_reg\\D\[873] = zero[6]

------------------------------------------------------
Aliased 0 equations, 194 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__Tx_PSoC_net_0' (cost = 0):
tmpOE__Tx_PSoC_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\UART_BT:BUART:rx_addressmatch\' (cost = 0):
\UART_BT:BUART:rx_addressmatch\ <= (\UART_BT:BUART:rx_addressmatch2\
	OR \UART_BT:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_BT:BUART:rx_bitclk_pre\' (cost = 1):
\UART_BT:BUART:rx_bitclk_pre\ <= ((not \UART_BT:BUART:rx_count_2\ and not \UART_BT:BUART:rx_count_1\ and not \UART_BT:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_BT:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_BT:BUART:rx_bitclk_pre16x\ <= ((not \UART_BT:BUART:rx_count_2\ and \UART_BT:BUART:rx_count_1\ and \UART_BT:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_BT:BUART:rx_poll_bit1\' (cost = 1):
\UART_BT:BUART:rx_poll_bit1\ <= ((not \UART_BT:BUART:rx_count_2\ and not \UART_BT:BUART:rx_count_1\ and \UART_BT:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_BT:BUART:rx_poll_bit2\' (cost = 1):
\UART_BT:BUART:rx_poll_bit2\ <= ((not \UART_BT:BUART:rx_count_2\ and not \UART_BT:BUART:rx_count_1\ and not \UART_BT:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_BT:BUART:pollingrange\' (cost = 4):
\UART_BT:BUART:pollingrange\ <= ((not \UART_BT:BUART:rx_count_2\ and not \UART_BT:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_BT:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_BT:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART_BT:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_BT:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\' (cost = 0):
\UART_BT:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\ <= (not \UART_BT:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_BT:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\UART_BT:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_BT:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\UART_BT:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <= (\UART_BT:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_BT:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\UART_BT:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not \UART_BT:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_BT:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\UART_BT:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_BT:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\UART_BT:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_BT:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\UART_BT:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_BT:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\UART_BT:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_BT:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\UART_BT:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_BT:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\UART_BT:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_BT:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\UART_BT:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_BT:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\UART_BT:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_BT:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\UART_BT:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (\UART_BT:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_BT:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 1):
\UART_BT:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= ((not \UART_BT:BUART:rx_count_6\ and not \UART_BT:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_BT:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\UART_BT:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (\UART_BT:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_BT:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\UART_BT:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= ((not \UART_BT:BUART:rx_count_6\ and not \UART_BT:BUART:rx_count_4\)
	OR (not \UART_BT:BUART:rx_count_6\ and not \UART_BT:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_BT:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART_BT:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (\UART_BT:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_BT:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 8):
\UART_BT:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not \UART_BT:BUART:rx_count_6\ and not \UART_BT:BUART:rx_count_4\)
	OR (not \UART_BT:BUART:rx_count_6\ and not \UART_BT:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\PWM_isr:PWMUDB:compare1\' (cost = 2):
\PWM_isr:PWMUDB:compare1\ <= (\PWM_isr:PWMUDB:cmp1_less\
	OR \PWM_isr:PWMUDB:cmp1_eq\);

Note:  Expanding virtual equation for '\PWM_isr:PWMUDB:pwm_temp\' (cost = 2):
\PWM_isr:PWMUDB:pwm_temp\ <= (\PWM_isr:PWMUDB:cmp1_less\
	OR \PWM_isr:PWMUDB:cmp1_eq\);

Note:  Expanding virtual equation for '\PWM_isr:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_isr:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_isr:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_isr:PWMUDB:MODULE_6:g2:a0:s_0\' (cost = 0):
\PWM_isr:PWMUDB:MODULE_6:g2:a0:s_0\ <= (not \PWM_isr:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_isr:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_isr:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_isr:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_isr:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_isr:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_isr:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_isr:PWMUDB:dith_count_1\ and \PWM_isr:PWMUDB:dith_count_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\UART_BT:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 4):
\UART_BT:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= ((not \UART_BT:BUART:pollcount_1\ and not \UART_BT:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_BT:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\UART_BT:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not \UART_BT:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_BT:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\' (cost = 2):
\UART_BT:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\ <= ((not \UART_BT:BUART:pollcount_0\ and \UART_BT:BUART:pollcount_1\)
	OR (not \UART_BT:BUART:pollcount_1\ and \UART_BT:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\PWM_isr:PWMUDB:MODULE_6:g2:a0:s_1\' (cost = 2):
\PWM_isr:PWMUDB:MODULE_6:g2:a0:s_1\ <= ((not \PWM_isr:PWMUDB:dith_count_0\ and \PWM_isr:PWMUDB:dith_count_1\)
	OR (not \PWM_isr:PWMUDB:dith_count_1\ and \PWM_isr:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_isr:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_isr:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_isr:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_isr:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_isr:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_isr:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\UART_BT:BUART:rx_postpoll\' (cost = 72):
\UART_BT:BUART:rx_postpoll\ <= (\UART_BT:BUART:pollcount_1\
	OR (Net_276 and \UART_BT:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_BT:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_BT:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_276 and not \UART_BT:BUART:pollcount_1\ and not \UART_BT:BUART:rx_parity_bit\)
	OR (not \UART_BT:BUART:pollcount_1\ and not \UART_BT:BUART:pollcount_0\ and not \UART_BT:BUART:rx_parity_bit\)
	OR (\UART_BT:BUART:pollcount_1\ and \UART_BT:BUART:rx_parity_bit\)
	OR (Net_276 and \UART_BT:BUART:pollcount_0\ and \UART_BT:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_BT:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_BT:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not Net_276 and not \UART_BT:BUART:pollcount_1\ and not \UART_BT:BUART:rx_parity_bit\)
	OR (not \UART_BT:BUART:pollcount_1\ and not \UART_BT:BUART:pollcount_0\ and not \UART_BT:BUART:rx_parity_bit\)
	OR (\UART_BT:BUART:pollcount_1\ and \UART_BT:BUART:rx_parity_bit\)
	OR (Net_276 and \UART_BT:BUART:pollcount_0\ and \UART_BT:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\PWM_isr:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_isr:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_isr:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_isr:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_isr:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_isr:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM_isr:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_isr:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_isr:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_isr:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_isr:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_isr:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM_isr:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_isr:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_isr:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_isr:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_isr:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_isr:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM_isr:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_isr:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_isr:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_isr:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_isr:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_isr:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM_isr:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_isr:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_isr:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_isr:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 58 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART_BT:BUART:rx_status_0\ to zero
Aliasing \UART_BT:BUART:rx_status_6\ to zero
Aliasing \PWM_isr:PWMUDB:final_capture\ to zero
Aliasing \PWM_isr:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_isr:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_isr:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \UART_BT:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_BT:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_BT:BUART:rx_addr_match_status\\D\ to zero
Removing Rhs of wire \UART_BT:BUART:rx_bitclk_enable\[227] = \UART_BT:BUART:rx_bitclk\[275]
Removing Lhs of wire \UART_BT:BUART:rx_status_0\[325] = zero[6]
Removing Lhs of wire \UART_BT:BUART:rx_status_6\[334] = zero[6]
Removing Lhs of wire \PWM_isr:PWMUDB:final_capture\[518] = zero[6]
Removing Lhs of wire \PWM_isr:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\[782] = zero[6]
Removing Lhs of wire \PWM_isr:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\[792] = zero[6]
Removing Lhs of wire \PWM_isr:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\[802] = zero[6]
Removing Lhs of wire \UART_BT:BUART:tx_ctrl_mark_last\\D\[841] = \UART_BT:BUART:tx_ctrl_mark_last\[218]
Removing Lhs of wire \UART_BT:BUART:rx_markspace_status\\D\[853] = zero[6]
Removing Lhs of wire \UART_BT:BUART:rx_parity_error_status\\D\[854] = zero[6]
Removing Lhs of wire \UART_BT:BUART:rx_addr_match_status\\D\[856] = zero[6]
Removing Lhs of wire \UART_BT:BUART:rx_markspace_pre\\D\[857] = \UART_BT:BUART:rx_markspace_pre\[338]
Removing Lhs of wire \UART_BT:BUART:rx_parity_bit\\D\[862] = \UART_BT:BUART:rx_parity_bit\[344]
Removing Lhs of wire \PWM_isr:PWMUDB:runmode_enable\\D\[866] = \PWM_isr:PWMUDB:control_7\[465]

------------------------------------------------------
Aliased 0 equations, 14 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART_BT:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \UART_BT:BUART:rx_parity_bit\ and Net_276 and \UART_BT:BUART:pollcount_0\)
	OR (not \UART_BT:BUART:pollcount_1\ and not \UART_BT:BUART:pollcount_0\ and \UART_BT:BUART:rx_parity_bit\)
	OR (not Net_276 and not \UART_BT:BUART:pollcount_1\ and \UART_BT:BUART:rx_parity_bit\)
	OR (not \UART_BT:BUART:rx_parity_bit\ and \UART_BT:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Gabriele\Desktop\LAB\AY2223_I_Project-2\PSoC_Project\PSoC_Project.cydsn\PSoC_Project.cyprj -dcpsoc3 PSoC_Project.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 2s.054ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.4.0.80, Family: PSoC3, Started at: Friday, 10 February 2023 15:02:39
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Gabriele\Desktop\LAB\AY2223_I_Project-2\PSoC_Project\PSoC_Project.cydsn\PSoC_Project.cyprj -d CY8C5888LTI-LP097 PSoC_Project.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.014ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM_isr:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_isr:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_isr:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \UART_BT:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_BT:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_BT:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_BT:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_BT:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \PWM_isr:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_isr:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_isr:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_isr:PWMUDB:pwm2_i_reg\ from registered to combinatorial
Assigning clock DVDAC_BUS_CLK to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_PWM'. Fanout=1, Signal=Net_190
    Digital Clock 1: Automatic-assigning  clock 'ADC_SigDel_Ext_CP_Clk'. Fanout=1, Signal=\ADC_SigDel:Net_93\
    Analog  Clock 0: Automatic-assigning  clock 'ADC_SigDel_theACLK'. Fanout=1, Signal=\ADC_SigDel:Net_488\
    Digital Clock 2: Automatic-assigning  clock 'DVDAC_IntClock'. Fanout=2, Signal=\DVDAC:Net_12\
    Digital Clock 3: Automatic-assigning  clock 'UART_BT_IntClock'. Fanout=1, Signal=\UART_BT:Net_9\
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \UART_BT:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_BT_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_BT_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \PWM_isr:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_PWM was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_PWM, EnableOut: Constant 1
</CYPRESSTAG>
Info: plm.M0038: The pin named Working_Electrode(0) at location P0[0] prevents usage of special purposes: OpAmp:out. (App=cydsfit)

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART_BT:BUART:rx_parity_bit\, Duplicate of \UART_BT:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_BT:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_BT:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_BT:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_BT:BUART:rx_address_detected\, Duplicate of \UART_BT:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_BT:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_BT:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_BT:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_BT:BUART:rx_parity_error_pre\, Duplicate of \UART_BT:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_BT:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_BT:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_BT:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_BT:BUART:rx_markspace_pre\, Duplicate of \UART_BT:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_BT:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_BT:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_BT:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_BT:BUART:rx_state_1\, Duplicate of \UART_BT:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_BT:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_BT:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_BT:BUART:rx_state_1\ (fanout=8)

    Removing \UART_BT:BUART:tx_parity_bit\, Duplicate of \UART_BT:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_BT:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_BT:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_BT:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_BT:BUART:tx_mark\, Duplicate of \UART_BT:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_BT:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_BT:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_BT:BUART:tx_mark\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Tx_PSoC(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_PSoC(0)__PA ,
            pin_input => Net_280 ,
            pad => Tx_PSoC(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_PSoC(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_PSoC(0)__PA ,
            fb => Net_276 ,
            pad => Rx_PSoC(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TIA_resistor1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => TIA_resistor1(0)__PA ,
            analog_term => Net_221 ,
            pad => TIA_resistor1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TIA_end_pin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => TIA_end_pin(0)__PA ,
            analog_term => Net_239 ,
            pad => TIA_end_pin(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Working_Electrode(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Working_Electrode(0)__PA ,
            analog_term => Net_292 ,
            pad => Working_Electrode(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_DVDAC_cap(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_DVDAC_cap(0)__PA ,
            analog_term => Net_266 ,
            annotation => Net_267 ,
            pad => Pin_DVDAC_cap(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Reference_Electrode(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Reference_Electrode(0)__PA ,
            analog_term => Net_265 ,
            pad => Reference_Electrode(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Counter_Electrode(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Counter_Electrode(0)__PA ,
            analog_term => Net_271 ,
            pad => Counter_Electrode(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_DAC(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_DAC(0)__PA ,
            pad => LED_DAC(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_ADC(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_ADC(0)__PA ,
            pad => LED_ADC(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_212, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_209
        );
        Output = Net_212 (fanout=2)

    MacroCell: Name=Net_280, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_BT:BUART:txn\
        );
        Output = Net_280 (fanout=1)

    MacroCell: Name=\UART_BT:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_BT:BUART:tx_state_1\ * !\UART_BT:BUART:tx_state_0\ * 
              \UART_BT:BUART:tx_bitclk_enable_pre\
            + !\UART_BT:BUART:tx_state_1\ * !\UART_BT:BUART:tx_state_0\ * 
              !\UART_BT:BUART:tx_state_2\
        );
        Output = \UART_BT:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_BT:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_BT:BUART:tx_state_1\ * !\UART_BT:BUART:tx_state_0\ * 
              \UART_BT:BUART:tx_bitclk_enable_pre\ * 
              \UART_BT:BUART:tx_fifo_empty\ * \UART_BT:BUART:tx_state_2\
        );
        Output = \UART_BT:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_BT:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_BT:BUART:tx_fifo_notfull\
        );
        Output = \UART_BT:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_BT:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_BT:BUART:tx_ctrl_mark_last\ * 
              !\UART_BT:BUART:rx_state_0\ * !\UART_BT:BUART:rx_state_3\ * 
              !\UART_BT:BUART:rx_state_2\
        );
        Output = \UART_BT:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_BT:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_276 * \UART_BT:BUART:pollcount_0\
            + \UART_BT:BUART:pollcount_1\
        );
        Output = \UART_BT:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_BT:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_BT:BUART:rx_load_fifo\ * \UART_BT:BUART:rx_fifofull\
        );
        Output = \UART_BT:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_BT:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_BT:BUART:rx_fifonotempty\ * 
              \UART_BT:BUART:rx_state_stop1_reg\
        );
        Output = \UART_BT:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)

    MacroCell: Name=\UART_BT:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_BT:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_BT:BUART:txn\ * \UART_BT:BUART:tx_state_1\ * 
              !\UART_BT:BUART:tx_bitclk\
            + \UART_BT:BUART:txn\ * \UART_BT:BUART:tx_state_2\
            + !\UART_BT:BUART:tx_state_1\ * \UART_BT:BUART:tx_state_0\ * 
              !\UART_BT:BUART:tx_shift_out\ * !\UART_BT:BUART:tx_state_2\
            + !\UART_BT:BUART:tx_state_1\ * \UART_BT:BUART:tx_state_0\ * 
              !\UART_BT:BUART:tx_state_2\ * !\UART_BT:BUART:tx_bitclk\
            + \UART_BT:BUART:tx_state_1\ * !\UART_BT:BUART:tx_state_0\ * 
              !\UART_BT:BUART:tx_shift_out\ * !\UART_BT:BUART:tx_state_2\ * 
              !\UART_BT:BUART:tx_counter_dp\ * \UART_BT:BUART:tx_bitclk\
        );
        Output = \UART_BT:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_BT:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_BT:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_BT:BUART:tx_state_1\ * \UART_BT:BUART:tx_state_0\ * 
              \UART_BT:BUART:tx_bitclk_enable_pre\ * 
              \UART_BT:BUART:tx_state_2\
            + \UART_BT:BUART:tx_state_1\ * !\UART_BT:BUART:tx_state_2\ * 
              \UART_BT:BUART:tx_counter_dp\ * \UART_BT:BUART:tx_bitclk\
            + \UART_BT:BUART:tx_state_0\ * !\UART_BT:BUART:tx_state_2\ * 
              \UART_BT:BUART:tx_bitclk\
        );
        Output = \UART_BT:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART_BT:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_BT:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_BT:BUART:tx_state_1\ * !\UART_BT:BUART:tx_state_0\ * 
              \UART_BT:BUART:tx_bitclk_enable_pre\ * 
              !\UART_BT:BUART:tx_fifo_empty\
            + !\UART_BT:BUART:tx_state_1\ * !\UART_BT:BUART:tx_state_0\ * 
              !\UART_BT:BUART:tx_fifo_empty\ * !\UART_BT:BUART:tx_state_2\
            + \UART_BT:BUART:tx_state_1\ * \UART_BT:BUART:tx_state_0\ * 
              \UART_BT:BUART:tx_bitclk_enable_pre\ * 
              \UART_BT:BUART:tx_fifo_empty\ * \UART_BT:BUART:tx_state_2\
            + \UART_BT:BUART:tx_state_0\ * !\UART_BT:BUART:tx_state_2\ * 
              \UART_BT:BUART:tx_bitclk\
        );
        Output = \UART_BT:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART_BT:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_BT:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_BT:BUART:tx_state_1\ * !\UART_BT:BUART:tx_state_0\ * 
              \UART_BT:BUART:tx_bitclk_enable_pre\ * 
              \UART_BT:BUART:tx_state_2\
            + \UART_BT:BUART:tx_state_1\ * \UART_BT:BUART:tx_state_0\ * 
              \UART_BT:BUART:tx_bitclk_enable_pre\ * 
              \UART_BT:BUART:tx_state_2\
            + \UART_BT:BUART:tx_state_1\ * \UART_BT:BUART:tx_state_0\ * 
              !\UART_BT:BUART:tx_state_2\ * \UART_BT:BUART:tx_bitclk\
            + \UART_BT:BUART:tx_state_1\ * !\UART_BT:BUART:tx_state_2\ * 
              \UART_BT:BUART:tx_counter_dp\ * \UART_BT:BUART:tx_bitclk\
        );
        Output = \UART_BT:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART_BT:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_BT:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_BT:BUART:tx_state_1\ * !\UART_BT:BUART:tx_state_0\ * 
              \UART_BT:BUART:tx_state_2\
            + !\UART_BT:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_BT:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART_BT:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_BT:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_BT:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART_BT:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_BT:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_276 * !\UART_BT:BUART:tx_ctrl_mark_last\ * 
              !\UART_BT:BUART:rx_state_0\ * \UART_BT:BUART:rx_bitclk_enable\ * 
              !\UART_BT:BUART:rx_state_3\ * \UART_BT:BUART:rx_state_2\ * 
              !\UART_BT:BUART:pollcount_1\
            + !\UART_BT:BUART:tx_ctrl_mark_last\ * 
              !\UART_BT:BUART:rx_state_0\ * \UART_BT:BUART:rx_bitclk_enable\ * 
              !\UART_BT:BUART:rx_state_3\ * \UART_BT:BUART:rx_state_2\ * 
              !\UART_BT:BUART:pollcount_1\ * !\UART_BT:BUART:pollcount_0\
            + !\UART_BT:BUART:tx_ctrl_mark_last\ * \UART_BT:BUART:rx_state_0\ * 
              !\UART_BT:BUART:rx_state_3\ * !\UART_BT:BUART:rx_state_2\ * 
              !\UART_BT:BUART:rx_count_6\ * !\UART_BT:BUART:rx_count_5\
            + !\UART_BT:BUART:tx_ctrl_mark_last\ * \UART_BT:BUART:rx_state_0\ * 
              !\UART_BT:BUART:rx_state_3\ * !\UART_BT:BUART:rx_state_2\ * 
              !\UART_BT:BUART:rx_count_6\ * !\UART_BT:BUART:rx_count_4\
        );
        Output = \UART_BT:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_BT:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_BT:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_BT:BUART:tx_ctrl_mark_last\ * 
              !\UART_BT:BUART:rx_state_0\ * \UART_BT:BUART:rx_bitclk_enable\ * 
              \UART_BT:BUART:rx_state_3\ * !\UART_BT:BUART:rx_state_2\
            + !\UART_BT:BUART:tx_ctrl_mark_last\ * \UART_BT:BUART:rx_state_0\ * 
              !\UART_BT:BUART:rx_state_3\ * !\UART_BT:BUART:rx_state_2\ * 
              !\UART_BT:BUART:rx_count_6\ * !\UART_BT:BUART:rx_count_5\
            + !\UART_BT:BUART:tx_ctrl_mark_last\ * \UART_BT:BUART:rx_state_0\ * 
              !\UART_BT:BUART:rx_state_3\ * !\UART_BT:BUART:rx_state_2\ * 
              !\UART_BT:BUART:rx_count_6\ * !\UART_BT:BUART:rx_count_4\
        );
        Output = \UART_BT:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_BT:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_BT:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_BT:BUART:tx_ctrl_mark_last\ * 
              !\UART_BT:BUART:rx_state_0\ * \UART_BT:BUART:rx_bitclk_enable\ * 
              \UART_BT:BUART:rx_state_3\ * \UART_BT:BUART:rx_state_2\
            + !\UART_BT:BUART:tx_ctrl_mark_last\ * \UART_BT:BUART:rx_state_0\ * 
              !\UART_BT:BUART:rx_state_3\ * !\UART_BT:BUART:rx_state_2\ * 
              !\UART_BT:BUART:rx_count_6\ * !\UART_BT:BUART:rx_count_5\
            + !\UART_BT:BUART:tx_ctrl_mark_last\ * \UART_BT:BUART:rx_state_0\ * 
              !\UART_BT:BUART:rx_state_3\ * !\UART_BT:BUART:rx_state_2\ * 
              !\UART_BT:BUART:rx_count_6\ * !\UART_BT:BUART:rx_count_4\
        );
        Output = \UART_BT:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_BT:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_BT:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_276 * !\UART_BT:BUART:tx_ctrl_mark_last\ * 
              !\UART_BT:BUART:rx_state_0\ * !\UART_BT:BUART:rx_state_3\ * 
              !\UART_BT:BUART:rx_state_2\ * \UART_BT:BUART:rx_last\
            + !\UART_BT:BUART:tx_ctrl_mark_last\ * 
              !\UART_BT:BUART:rx_state_0\ * \UART_BT:BUART:rx_bitclk_enable\ * 
              \UART_BT:BUART:rx_state_3\
            + !\UART_BT:BUART:tx_ctrl_mark_last\ * 
              !\UART_BT:BUART:rx_state_0\ * \UART_BT:BUART:rx_bitclk_enable\ * 
              \UART_BT:BUART:rx_state_2\
            + !\UART_BT:BUART:tx_ctrl_mark_last\ * \UART_BT:BUART:rx_state_0\ * 
              !\UART_BT:BUART:rx_state_3\ * !\UART_BT:BUART:rx_state_2\ * 
              !\UART_BT:BUART:rx_count_6\ * !\UART_BT:BUART:rx_count_5\
            + !\UART_BT:BUART:tx_ctrl_mark_last\ * \UART_BT:BUART:rx_state_0\ * 
              !\UART_BT:BUART:rx_state_3\ * !\UART_BT:BUART:rx_state_2\ * 
              !\UART_BT:BUART:rx_count_6\ * !\UART_BT:BUART:rx_count_4\
        );
        Output = \UART_BT:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_BT:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_BT:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_BT:BUART:rx_count_2\ * !\UART_BT:BUART:rx_count_1\ * 
              !\UART_BT:BUART:rx_count_0\
        );
        Output = \UART_BT:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_BT:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_BT:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_BT:BUART:tx_ctrl_mark_last\ * 
              !\UART_BT:BUART:rx_state_0\ * \UART_BT:BUART:rx_state_3\ * 
              \UART_BT:BUART:rx_state_2\
        );
        Output = \UART_BT:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART_BT:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_BT:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_276 * !\UART_BT:BUART:rx_count_2\ * 
              !\UART_BT:BUART:rx_count_1\ * \UART_BT:BUART:pollcount_1\
            + Net_276 * !\UART_BT:BUART:rx_count_2\ * 
              !\UART_BT:BUART:rx_count_1\ * !\UART_BT:BUART:pollcount_1\ * 
              \UART_BT:BUART:pollcount_0\
            + !\UART_BT:BUART:rx_count_2\ * !\UART_BT:BUART:rx_count_1\ * 
              \UART_BT:BUART:pollcount_1\ * !\UART_BT:BUART:pollcount_0\
        );
        Output = \UART_BT:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART_BT:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_BT:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_276 * !\UART_BT:BUART:rx_count_2\ * 
              !\UART_BT:BUART:rx_count_1\ * \UART_BT:BUART:pollcount_0\
            + Net_276 * !\UART_BT:BUART:rx_count_2\ * 
              !\UART_BT:BUART:rx_count_1\ * !\UART_BT:BUART:pollcount_0\
        );
        Output = \UART_BT:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\UART_BT:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_BT:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_276 * !\UART_BT:BUART:tx_ctrl_mark_last\ * 
              !\UART_BT:BUART:rx_state_0\ * \UART_BT:BUART:rx_bitclk_enable\ * 
              \UART_BT:BUART:rx_state_3\ * \UART_BT:BUART:rx_state_2\ * 
              !\UART_BT:BUART:pollcount_1\
            + !\UART_BT:BUART:tx_ctrl_mark_last\ * 
              !\UART_BT:BUART:rx_state_0\ * \UART_BT:BUART:rx_bitclk_enable\ * 
              \UART_BT:BUART:rx_state_3\ * \UART_BT:BUART:rx_state_2\ * 
              !\UART_BT:BUART:pollcount_1\ * !\UART_BT:BUART:pollcount_0\
        );
        Output = \UART_BT:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_BT:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_BT:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_276
        );
        Output = \UART_BT:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\PWM_isr:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_190) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_isr:PWMUDB:control_7\
        );
        Output = \PWM_isr:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=Net_209, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_190) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PWM_isr:PWMUDB:runmode_enable\ * \PWM_isr:PWMUDB:cmp1_eq\
            + \PWM_isr:PWMUDB:runmode_enable\ * \PWM_isr:PWMUDB:cmp1_less\
        );
        Output = Net_209 (fanout=2)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\UART_BT:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_BT:Net_9\ ,
            cs_addr_2 => \UART_BT:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_BT:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_BT:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_BT:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_BT:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_BT:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_BT:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_BT:Net_9\ ,
            cs_addr_0 => \UART_BT:BUART:counter_load_not\ ,
            ce0_reg => \UART_BT:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_BT:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_BT:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_BT:Net_9\ ,
            cs_addr_2 => \UART_BT:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART_BT:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_BT:BUART:rx_bitclk_enable\ ,
            route_si => \UART_BT:BUART:rx_postpoll\ ,
            f0_load => \UART_BT:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_BT:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_BT:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM_isr:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_190 ,
            cs_addr_2 => \PWM_isr:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_isr:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_isr:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_isr:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_isr:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_190 ,
            cs_addr_2 => \PWM_isr:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_isr:PWMUDB:runmode_enable\ ,
            ce0_comb => \PWM_isr:PWMUDB:cmp1_eq\ ,
            cl0_comb => \PWM_isr:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_isr:PWMUDB:tc_i\ ,
            chain_in => \PWM_isr:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_isr:PWMUDB:sP16:pwmdp:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\UART_BT:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_BT:Net_9\ ,
            status_3 => \UART_BT:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_BT:BUART:tx_status_2\ ,
            status_1 => \UART_BT:BUART:tx_fifo_empty\ ,
            status_0 => \UART_BT:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_BT:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_BT:Net_9\ ,
            status_5 => \UART_BT:BUART:rx_status_5\ ,
            status_4 => \UART_BT:BUART:rx_status_4\ ,
            status_3 => \UART_BT:BUART:rx_status_3\ ,
            interrupt => Net_300 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\PWM_isr:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_190 ,
            control_7 => \PWM_isr:PWMUDB:control_7\ ,
            control_6 => \PWM_isr:PWMUDB:control_6\ ,
            control_5 => \PWM_isr:PWMUDB:control_5\ ,
            control_4 => \PWM_isr:PWMUDB:control_4\ ,
            control_3 => \PWM_isr:PWMUDB:control_3\ ,
            control_2 => \PWM_isr:PWMUDB:control_2\ ,
            control_1 => \PWM_isr:PWMUDB:control_1\ ,
            control_0 => \PWM_isr:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART_BT:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_BT:Net_9\ ,
            load => \UART_BT:BUART:rx_counter_load\ ,
            count_6 => \UART_BT:BUART:rx_count_6\ ,
            count_5 => \UART_BT:BUART:rx_count_5\ ,
            count_4 => \UART_BT:BUART:rx_count_4\ ,
            count_3 => \UART_BT:BUART:rx_count_3\ ,
            count_2 => \UART_BT:BUART:rx_count_2\ ,
            count_1 => \UART_BT:BUART:rx_count_1\ ,
            count_0 => \UART_BT:BUART:rx_count_0\ ,
            tc => \UART_BT:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">

    ------------------------------------------------------------
    DRQ listing
    ------------------------------------------------------------

    drqcell: Name =\DVDAC:DMA\
        PORT MAP (
            dmareq => \DVDAC:Net_12_local\ ,
            termin => zero ,
            termout => \DVDAC:Net_19\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =isr_dac
        PORT MAP (
            interrupt => Net_209 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =isr_adc
        PORT MAP (
            interrupt => Net_212 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =isr_adcAmp
        PORT MAP (
            interrupt => Net_212 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =\ADC_SigDel:IRQ\
        PORT MAP (
            interrupt => Net_217 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_UART_BT_RX
        PORT MAP (
            interrupt => Net_300 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    4 :    4 :    8 : 50.00 %
Analog Clocks                 :    1 :    3 :    4 : 25.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    5 :   27 :   32 : 15.63 %
IO                            :   13 :   35 :   48 : 27.08 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    1 :   23 :   24 :  4.17 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   28 :  164 :  192 : 14.58 %
  Unique P-terms              :   48 :  336 :  384 : 12.50 %
  Total P-terms               :   57 :      :      :        
  Datapath Cells              :    5 :   19 :   24 : 20.83 %
  Status Cells                :    3 :   21 :   24 : 12.50 %
    StatusI Registers         :    2 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :    2 :   22 :   24 :  8.33 %
    Control Registers         :    1 :      :      :        
    Count7 Cells              :    1 :      :      :        
Opamp                         :    1 :    3 :    4 : 25.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    1 :    0 :    1 : 100.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    1 :    3 :    4 : 25.00 %
DAC                           :      :      :      :        
  VIDAC                       :    4 :    0 :    4 : 100.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.096ms
Tech Mapping phase: Elapsed time ==> 0s.147ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Info: apr.M0002: Analog signal "Net_247" is connected to one terminal only. (App=cydsfit)
Initial Analog Placement Results:
IO_6@[IOP=(3)][IoId=(6)] : Counter_Electrode(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : LED_ADC(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : LED_DAC(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : Pin_DVDAC_cap(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : Reference_Electrode(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : Rx_PSoC(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : TIA_end_pin(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : TIA_resistor1(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Tx_PSoC(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : Working_Electrode(0) (fixed)
OpAmp[1]@[FFB(OpAmp,1)] : \Opamp_Aux:ABuf\ (fixed)
DSM[0]@[FFB(DSM,0)] : \ADC_SigDel:DSM\
VIDAC[3]@[FFB(VIDAC,3)] : \DVDAC:VDAC8:viDAC8\
VIDAC[0]@[FFB(VIDAC,0)] : \IDAC_calibrate:viDAC8\
SC[2]@[FFB(SC,2)] : \TIA:SC\
VIDAC[2]@[FFB(VIDAC,2)] : \VDAC_TIA:viDAC8\
VIDAC[1]@[FFB(VIDAC,1)] : \VDAC_source:viDAC8\
Log: apr.M0058: The analog placement iterative improvement is 28% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 55% done. (App=cydsfit)
Analog Placement Results:
IO_6@[IOP=(3)][IoId=(6)] : Counter_Electrode(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : LED_ADC(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : LED_DAC(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : Pin_DVDAC_cap(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : Reference_Electrode(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : Rx_PSoC(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : TIA_end_pin(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : TIA_resistor1(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Tx_PSoC(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : Working_Electrode(0) (fixed)
OpAmp[1]@[FFB(OpAmp,1)] : \Opamp_Aux:ABuf\ (fixed)
DSM[0]@[FFB(DSM,0)] : \ADC_SigDel:DSM\
VIDAC[1]@[FFB(VIDAC,1)] : \DVDAC:VDAC8:viDAC8\
VIDAC[2]@[FFB(VIDAC,2)] : \IDAC_calibrate:viDAC8\
SC[2]@[FFB(SC,2)] : \TIA:SC\
VIDAC[0]@[FFB(VIDAC,0)] : \VDAC_TIA:viDAC8\
VIDAC[3]@[FFB(VIDAC,3)] : \VDAC_source:viDAC8\

Analog Placement phase: Elapsed time ==> 2s.045ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.005ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_221 {
    sc_2_vin
    agl3_x_sc_2_vin
    agl3
    agl3_x_agr3
    agr3
    agr3_x_p1_7
    p1_7
  }
  Net: Net_227 {
    vidac_2_iout
  }
  Net: Net_292 {
    p0_0
  }
  Net: Net_247 {
  }
  Net: Net_239 {
    p1_6
  }
  Net: Net_244 {
    sc_2_vout
    agl6_x_sc_2_vout
    agl6
    agl6_x_dsm_0_vplus
    dsm_0_vplus
  }
  Net: Net_263 {
    opamp_1_vplus
  }
  Net: Net_253 {
    vidac_3_vout
  }
  Net: Net_266 {
    vidac_1_vout
    amuxbusr_x_vidac_1_vout
    amuxbusr
    amuxbusr_x_p3_1
    p3_1
  }
  Net: Net_261 {
    opamp_1_vminus
  }
  Net: Net_271 {
    p3_6
  }
  Net: Net_265 {
    p3_4
  }
  Net: Net_226 {
    vidac_0_vout
    agl1_x_vidac_0_vout
    agl1
    agl1_x_sc_2_vref
    sc_2_vref
    agl1_x_dsm_0_vminus
    dsm_0_vminus
  }
  Net: \ADC_SigDel:Net_249\ {
  }
  Net: \ADC_SigDel:Net_257\ {
  }
  Net: \ADC_SigDel:Net_109\ {
  }
  Net: \ADC_SigDel:Net_34\ {
  }
  Net: \DVDAC:VDAC8:Net_77\ {
  }
  Net: \IDAC_calibrate:Net_124\ {
  }
  Net: \VDAC_TIA:Net_77\ {
  }
  Net: \VDAC_source:Net_77\ {
  }
  Net: AmuxNet::AMux_TIA_input {
    sc_2_vin
    agl4_x_sc_2_vin
    agl4
    agl4_x_p0_0
    agl4_x_vidac_2_iout
    p0_0
    vidac_2_iout
  }
  Net: AmuxNet::AMux_TIA_resistor_bypass {
    p1_6
    agr2_x_p1_6
    agr2
    agl2_x_agr2
    agl2
    agl2_x_dsm_0_vplus
    dsm_0_vplus
  }
  Net: AmuxNet::AMux_V_source {
    opamp_1_vplus
    agr5_x_opamp_1_vplus
    agr5
    agr5_x_vidac_3_vout
    agr5_x_p3_1
    vidac_3_vout
    p3_1
  }
  Net: AmuxNet::AMux_electrode {
    opamp_1_vminus
    opamp_1_vminus_x_p3_4
    opamp_1_vminus_x_p3_6
    p3_4
    p3_6
  }
}
Map of item to net {
  sc_2_vin                                         -> Net_221
  agl3_x_sc_2_vin                                  -> Net_221
  agl3                                             -> Net_221
  agl3_x_agr3                                      -> Net_221
  agr3                                             -> Net_221
  agr3_x_p1_7                                      -> Net_221
  p1_7                                             -> Net_221
  sc_2_vout                                        -> Net_244
  agl6_x_sc_2_vout                                 -> Net_244
  agl6                                             -> Net_244
  agl6_x_dsm_0_vplus                               -> Net_244
  dsm_0_vplus                                      -> Net_244
  vidac_1_vout                                     -> Net_266
  amuxbusr_x_vidac_1_vout                          -> Net_266
  amuxbusr                                         -> Net_266
  amuxbusr_x_p3_1                                  -> Net_266
  p3_1                                             -> Net_266
  p3_6                                             -> Net_271
  vidac_0_vout                                     -> Net_226
  agl1_x_vidac_0_vout                              -> Net_226
  agl1                                             -> Net_226
  agl1_x_sc_2_vref                                 -> Net_226
  sc_2_vref                                        -> Net_226
  agl1_x_dsm_0_vminus                              -> Net_226
  dsm_0_vminus                                     -> Net_226
  vidac_2_iout                                     -> Net_227
  p0_0                                             -> Net_292
  p1_6                                             -> Net_239
  opamp_1_vplus                                    -> Net_263
  vidac_3_vout                                     -> Net_253
  opamp_1_vminus                                   -> Net_261
  p3_4                                             -> Net_265
  agl4_x_sc_2_vin                                  -> AmuxNet::AMux_TIA_input
  agl4                                             -> AmuxNet::AMux_TIA_input
  agl4_x_p0_0                                      -> AmuxNet::AMux_TIA_input
  agl4_x_vidac_2_iout                              -> AmuxNet::AMux_TIA_input
  agr2_x_p1_6                                      -> AmuxNet::AMux_TIA_resistor_bypass
  agr2                                             -> AmuxNet::AMux_TIA_resistor_bypass
  agl2_x_agr2                                      -> AmuxNet::AMux_TIA_resistor_bypass
  agl2                                             -> AmuxNet::AMux_TIA_resistor_bypass
  agl2_x_dsm_0_vplus                               -> AmuxNet::AMux_TIA_resistor_bypass
  agr5_x_opamp_1_vplus                             -> AmuxNet::AMux_V_source
  agr5                                             -> AmuxNet::AMux_V_source
  agr5_x_vidac_3_vout                              -> AmuxNet::AMux_V_source
  agr5_x_p3_1                                      -> AmuxNet::AMux_V_source
  opamp_1_vminus_x_p3_4                            -> AmuxNet::AMux_electrode
  opamp_1_vminus_x_p3_6                            -> AmuxNet::AMux_electrode
}
Mux Info {
  Mux: AMux_TIA_input {
     Mouth: Net_221
     Guts:  AmuxNet::AMux_TIA_input
     IsSingleSwitching: False
     IsStaticSwitching: True
     IsAtMostOneSwitch: False
    Arm: 0 {
      Net:   Net_227
      Outer: agl4_x_vidac_2_iout
      Inner: __open__
      Path {
        vidac_2_iout
        agl4_x_vidac_2_iout
        agl4
        agl4_x_sc_2_vin
        sc_2_vin
      }
    }
    Arm: 1 {
      Net:   Net_292
      Outer: agl4_x_p0_0
      Inner: __open__
      Path {
        p0_0
        agl4_x_p0_0
        agl4
        agl4_x_sc_2_vin
        sc_2_vin
      }
    }
    Arm: 2 {
      Net:   Net_247
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
  }
  Mux: AMux_TIA_resistor_bypass {
     Mouth: Net_239
     Guts:  AmuxNet::AMux_TIA_resistor_bypass
     IsSingleSwitching: False
     IsStaticSwitching: True
     IsAtMostOneSwitch: False
    Arm: 0 {
      Net:   Net_244
      Outer: agl2_x_dsm_0_vplus
      Inner: agr2_x_p1_6
      Path {
        dsm_0_vplus
        agl2_x_dsm_0_vplus
        agl2
        agl2_x_agr2
        agr2
        agr2_x_p1_6
        p1_6
      }
    }
  }
  Mux: AMux_V_source {
     Mouth: Net_263
     Guts:  AmuxNet::AMux_V_source
     IsSingleSwitching: False
     IsStaticSwitching: True
     IsAtMostOneSwitch: False
    Arm: 0 {
      Net:   Net_253
      Outer: agr5_x_vidac_3_vout
      Inner: __open__
      Path {
        vidac_3_vout
        agr5_x_vidac_3_vout
        agr5
        agr5_x_opamp_1_vplus
        opamp_1_vplus
      }
    }
    Arm: 1 {
      Net:   Net_266
      Outer: agr5_x_p3_1
      Inner: __open__
      Path {
        p3_1
        agr5_x_p3_1
        agr5
        agr5_x_opamp_1_vplus
        opamp_1_vplus
      }
    }
  }
  Mux: AMux_electrode {
     Mouth: Net_261
     Guts:  AmuxNet::AMux_electrode
     IsSingleSwitching: False
     IsStaticSwitching: True
     IsAtMostOneSwitch: False
    Arm: 0 {
      Net:   Net_271
      Outer: opamp_1_vminus_x_p3_6
      Inner: __open__
      Path {
        p3_6
        opamp_1_vminus_x_p3_6
        opamp_1_vminus
      }
    }
    Arm: 1 {
      Net:   Net_265
      Outer: opamp_1_vminus_x_p3_4
      Inner: __open__
      Path {
        p3_4
        opamp_1_vminus_x_p3_4
        opamp_1_vminus
      }
    }
  }
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.180ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.8 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   14 :   34 :   48 :  29.17%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            6.07
                   Pterms :            3.93
               Macrocells :            2.00
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.002ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.038ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          9 :       6.56 :       3.11
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=2, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_280, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_BT:BUART:txn\
        );
        Output = Net_280 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_BT:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_BT:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_276 * !\UART_BT:BUART:rx_count_2\ * 
              !\UART_BT:BUART:rx_count_1\ * \UART_BT:BUART:pollcount_1\
            + Net_276 * !\UART_BT:BUART:rx_count_2\ * 
              !\UART_BT:BUART:rx_count_1\ * !\UART_BT:BUART:pollcount_1\ * 
              \UART_BT:BUART:pollcount_0\
            + !\UART_BT:BUART:rx_count_2\ * !\UART_BT:BUART:rx_count_1\ * 
              \UART_BT:BUART:pollcount_1\ * !\UART_BT:BUART:pollcount_0\
        );
        Output = \UART_BT:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,0)][LB=1] #macrocells=2, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\UART_BT:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_BT:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_276 * !\UART_BT:BUART:rx_count_2\ * 
              !\UART_BT:BUART:rx_count_1\ * \UART_BT:BUART:pollcount_0\
            + Net_276 * !\UART_BT:BUART:rx_count_2\ * 
              !\UART_BT:BUART:rx_count_1\ * !\UART_BT:BUART:pollcount_0\
        );
        Output = \UART_BT:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_BT:BUART:rx_last\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_BT:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_276
        );
        Output = \UART_BT:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_BT:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART_BT:Net_9\ ,
        cs_addr_0 => \UART_BT:BUART:counter_load_not\ ,
        ce0_reg => \UART_BT:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_BT:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=3, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_BT:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_BT:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_276 * !\UART_BT:BUART:tx_ctrl_mark_last\ * 
              !\UART_BT:BUART:rx_state_0\ * \UART_BT:BUART:rx_bitclk_enable\ * 
              !\UART_BT:BUART:rx_state_3\ * \UART_BT:BUART:rx_state_2\ * 
              !\UART_BT:BUART:pollcount_1\
            + !\UART_BT:BUART:tx_ctrl_mark_last\ * 
              !\UART_BT:BUART:rx_state_0\ * \UART_BT:BUART:rx_bitclk_enable\ * 
              !\UART_BT:BUART:rx_state_3\ * \UART_BT:BUART:rx_state_2\ * 
              !\UART_BT:BUART:pollcount_1\ * !\UART_BT:BUART:pollcount_0\
            + !\UART_BT:BUART:tx_ctrl_mark_last\ * \UART_BT:BUART:rx_state_0\ * 
              !\UART_BT:BUART:rx_state_3\ * !\UART_BT:BUART:rx_state_2\ * 
              !\UART_BT:BUART:rx_count_6\ * !\UART_BT:BUART:rx_count_5\
            + !\UART_BT:BUART:tx_ctrl_mark_last\ * \UART_BT:BUART:rx_state_0\ * 
              !\UART_BT:BUART:rx_state_3\ * !\UART_BT:BUART:rx_state_2\ * 
              !\UART_BT:BUART:rx_count_6\ * !\UART_BT:BUART:rx_count_4\
        );
        Output = \UART_BT:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_BT:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_BT:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_276 * !\UART_BT:BUART:tx_ctrl_mark_last\ * 
              !\UART_BT:BUART:rx_state_0\ * \UART_BT:BUART:rx_bitclk_enable\ * 
              \UART_BT:BUART:rx_state_3\ * \UART_BT:BUART:rx_state_2\ * 
              !\UART_BT:BUART:pollcount_1\
            + !\UART_BT:BUART:tx_ctrl_mark_last\ * 
              !\UART_BT:BUART:rx_state_0\ * \UART_BT:BUART:rx_bitclk_enable\ * 
              \UART_BT:BUART:rx_state_3\ * \UART_BT:BUART:rx_state_2\ * 
              !\UART_BT:BUART:pollcount_1\ * !\UART_BT:BUART:pollcount_0\
        );
        Output = \UART_BT:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_BT:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_276 * \UART_BT:BUART:pollcount_0\
            + \UART_BT:BUART:pollcount_1\
        );
        Output = \UART_BT:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=2, #inputs=7, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_BT:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_BT:BUART:tx_ctrl_mark_last\ * 
              !\UART_BT:BUART:rx_state_0\ * !\UART_BT:BUART:rx_state_3\ * 
              !\UART_BT:BUART:rx_state_2\
        );
        Output = \UART_BT:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_BT:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_BT:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_BT:BUART:rx_count_2\ * !\UART_BT:BUART:rx_count_1\ * 
              !\UART_BT:BUART:rx_count_0\
        );
        Output = \UART_BT:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_BT:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_BT:Net_9\ ,
        cs_addr_2 => \UART_BT:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART_BT:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_BT:BUART:rx_bitclk_enable\ ,
        route_si => \UART_BT:BUART:rx_postpoll\ ,
        f0_load => \UART_BT:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_BT:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_BT:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\UART_BT:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_BT:Net_9\ ,
        load => \UART_BT:BUART:rx_counter_load\ ,
        count_6 => \UART_BT:BUART:rx_count_6\ ,
        count_5 => \UART_BT:BUART:rx_count_5\ ,
        count_4 => \UART_BT:BUART:rx_count_4\ ,
        count_3 => \UART_BT:BUART:rx_count_3\ ,
        count_2 => \UART_BT:BUART:rx_count_2\ ,
        count_1 => \UART_BT:BUART:rx_count_1\ ,
        count_0 => \UART_BT:BUART:rx_count_0\ ,
        tc => \UART_BT:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=4, #inputs=10, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART_BT:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_BT:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_BT:BUART:tx_ctrl_mark_last\ * 
              !\UART_BT:BUART:rx_state_0\ * \UART_BT:BUART:rx_state_3\ * 
              \UART_BT:BUART:rx_state_2\
        );
        Output = \UART_BT:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_BT:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_BT:BUART:rx_fifonotempty\ * 
              \UART_BT:BUART:rx_state_stop1_reg\
        );
        Output = \UART_BT:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_BT:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(0,2)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_BT:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_BT:BUART:tx_ctrl_mark_last\ * 
              !\UART_BT:BUART:rx_state_0\ * \UART_BT:BUART:rx_bitclk_enable\ * 
              \UART_BT:BUART:rx_state_3\ * \UART_BT:BUART:rx_state_2\
            + !\UART_BT:BUART:tx_ctrl_mark_last\ * \UART_BT:BUART:rx_state_0\ * 
              !\UART_BT:BUART:rx_state_3\ * !\UART_BT:BUART:rx_state_2\ * 
              !\UART_BT:BUART:rx_count_6\ * !\UART_BT:BUART:rx_count_5\
            + !\UART_BT:BUART:tx_ctrl_mark_last\ * \UART_BT:BUART:rx_state_0\ * 
              !\UART_BT:BUART:rx_state_3\ * !\UART_BT:BUART:rx_state_2\ * 
              !\UART_BT:BUART:rx_count_6\ * !\UART_BT:BUART:rx_count_4\
        );
        Output = \UART_BT:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_BT:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(0,2)][LB=0][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_BT:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_BT:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,2)][LB=1] #macrocells=3, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_BT:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_BT:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_276 * !\UART_BT:BUART:tx_ctrl_mark_last\ * 
              !\UART_BT:BUART:rx_state_0\ * !\UART_BT:BUART:rx_state_3\ * 
              !\UART_BT:BUART:rx_state_2\ * \UART_BT:BUART:rx_last\
            + !\UART_BT:BUART:tx_ctrl_mark_last\ * 
              !\UART_BT:BUART:rx_state_0\ * \UART_BT:BUART:rx_bitclk_enable\ * 
              \UART_BT:BUART:rx_state_3\
            + !\UART_BT:BUART:tx_ctrl_mark_last\ * 
              !\UART_BT:BUART:rx_state_0\ * \UART_BT:BUART:rx_bitclk_enable\ * 
              \UART_BT:BUART:rx_state_2\
            + !\UART_BT:BUART:tx_ctrl_mark_last\ * \UART_BT:BUART:rx_state_0\ * 
              !\UART_BT:BUART:rx_state_3\ * !\UART_BT:BUART:rx_state_2\ * 
              !\UART_BT:BUART:rx_count_6\ * !\UART_BT:BUART:rx_count_5\
            + !\UART_BT:BUART:tx_ctrl_mark_last\ * \UART_BT:BUART:rx_state_0\ * 
              !\UART_BT:BUART:rx_state_3\ * !\UART_BT:BUART:rx_state_2\ * 
              !\UART_BT:BUART:rx_count_6\ * !\UART_BT:BUART:rx_count_4\
        );
        Output = \UART_BT:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_BT:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_BT:BUART:rx_load_fifo\ * \UART_BT:BUART:rx_fifofull\
        );
        Output = \UART_BT:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_BT:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_BT:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_BT:BUART:tx_ctrl_mark_last\ * 
              !\UART_BT:BUART:rx_state_0\ * \UART_BT:BUART:rx_bitclk_enable\ * 
              \UART_BT:BUART:rx_state_3\ * !\UART_BT:BUART:rx_state_2\
            + !\UART_BT:BUART:tx_ctrl_mark_last\ * \UART_BT:BUART:rx_state_0\ * 
              !\UART_BT:BUART:rx_state_3\ * !\UART_BT:BUART:rx_state_2\ * 
              !\UART_BT:BUART:rx_count_6\ * !\UART_BT:BUART:rx_count_5\
            + !\UART_BT:BUART:tx_ctrl_mark_last\ * \UART_BT:BUART:rx_state_0\ * 
              !\UART_BT:BUART:rx_state_3\ * !\UART_BT:BUART:rx_state_2\ * 
              !\UART_BT:BUART:rx_count_6\ * !\UART_BT:BUART:rx_count_4\
        );
        Output = \UART_BT:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }
}

statusicell: Name =\UART_BT:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART_BT:Net_9\ ,
        status_5 => \UART_BT:BUART:rx_status_5\ ,
        status_4 => \UART_BT:BUART:rx_status_4\ ,
        status_3 => \UART_BT:BUART:rx_status_3\ ,
        interrupt => Net_300 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=2, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_BT:BUART:txn\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_BT:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_BT:BUART:txn\ * \UART_BT:BUART:tx_state_1\ * 
              !\UART_BT:BUART:tx_bitclk\
            + \UART_BT:BUART:txn\ * \UART_BT:BUART:tx_state_2\
            + !\UART_BT:BUART:tx_state_1\ * \UART_BT:BUART:tx_state_0\ * 
              !\UART_BT:BUART:tx_shift_out\ * !\UART_BT:BUART:tx_state_2\
            + !\UART_BT:BUART:tx_state_1\ * \UART_BT:BUART:tx_state_0\ * 
              !\UART_BT:BUART:tx_state_2\ * !\UART_BT:BUART:tx_bitclk\
            + \UART_BT:BUART:tx_state_1\ * !\UART_BT:BUART:tx_state_0\ * 
              !\UART_BT:BUART:tx_shift_out\ * !\UART_BT:BUART:tx_state_2\ * 
              !\UART_BT:BUART:tx_counter_dp\ * \UART_BT:BUART:tx_bitclk\
        );
        Output = \UART_BT:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_BT:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_BT:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_BT:BUART:tx_state_1\ * \UART_BT:BUART:tx_state_0\ * 
              \UART_BT:BUART:tx_bitclk_enable_pre\ * 
              \UART_BT:BUART:tx_state_2\
            + \UART_BT:BUART:tx_state_1\ * !\UART_BT:BUART:tx_state_2\ * 
              \UART_BT:BUART:tx_counter_dp\ * \UART_BT:BUART:tx_bitclk\
            + \UART_BT:BUART:tx_state_0\ * !\UART_BT:BUART:tx_state_2\ * 
              \UART_BT:BUART:tx_bitclk\
        );
        Output = \UART_BT:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,0)][LB=1] #macrocells=2, #inputs=6, #pterms=6
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_BT:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_BT:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_BT:BUART:tx_state_1\ * !\UART_BT:BUART:tx_state_0\ * 
              \UART_BT:BUART:tx_bitclk_enable_pre\ * 
              \UART_BT:BUART:tx_state_2\
            + \UART_BT:BUART:tx_state_1\ * \UART_BT:BUART:tx_state_0\ * 
              \UART_BT:BUART:tx_bitclk_enable_pre\ * 
              \UART_BT:BUART:tx_state_2\
            + \UART_BT:BUART:tx_state_1\ * \UART_BT:BUART:tx_state_0\ * 
              !\UART_BT:BUART:tx_state_2\ * \UART_BT:BUART:tx_bitclk\
            + \UART_BT:BUART:tx_state_1\ * !\UART_BT:BUART:tx_state_2\ * 
              \UART_BT:BUART:tx_counter_dp\ * \UART_BT:BUART:tx_bitclk\
        );
        Output = \UART_BT:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_BT:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_BT:BUART:tx_state_1\ * !\UART_BT:BUART:tx_state_0\ * 
              \UART_BT:BUART:tx_bitclk_enable_pre\
            + !\UART_BT:BUART:tx_state_1\ * !\UART_BT:BUART:tx_state_0\ * 
              !\UART_BT:BUART:tx_state_2\
        );
        Output = \UART_BT:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_BT:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART_BT:Net_9\ ,
        cs_addr_2 => \UART_BT:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_BT:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_BT:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_BT:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_BT:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_BT:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=1, #inputs=6, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_BT:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_BT:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_BT:BUART:tx_state_1\ * !\UART_BT:BUART:tx_state_0\ * 
              \UART_BT:BUART:tx_bitclk_enable_pre\ * 
              !\UART_BT:BUART:tx_fifo_empty\
            + !\UART_BT:BUART:tx_state_1\ * !\UART_BT:BUART:tx_state_0\ * 
              !\UART_BT:BUART:tx_fifo_empty\ * !\UART_BT:BUART:tx_state_2\
            + \UART_BT:BUART:tx_state_1\ * \UART_BT:BUART:tx_state_0\ * 
              \UART_BT:BUART:tx_bitclk_enable_pre\ * 
              \UART_BT:BUART:tx_fifo_empty\ * \UART_BT:BUART:tx_state_2\
            + \UART_BT:BUART:tx_state_0\ * !\UART_BT:BUART:tx_state_2\ * 
              \UART_BT:BUART:tx_bitclk\
        );
        Output = \UART_BT:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,1)][LB=1] #macrocells=1, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_BT:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_BT:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_BT:BUART:tx_state_1\ * !\UART_BT:BUART:tx_state_0\ * 
              \UART_BT:BUART:tx_state_2\
            + !\UART_BT:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_BT:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\UART_BT:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_BT:BUART:tx_fifo_notfull\
        );
        Output = \UART_BT:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,2)][LB=1] #macrocells=1, #inputs=5, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_BT:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_BT:BUART:tx_state_1\ * !\UART_BT:BUART:tx_state_0\ * 
              \UART_BT:BUART:tx_bitclk_enable_pre\ * 
              \UART_BT:BUART:tx_fifo_empty\ * \UART_BT:BUART:tx_state_2\
        );
        Output = \UART_BT:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\UART_BT:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART_BT:Net_9\ ,
        status_3 => \UART_BT:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_BT:BUART:tx_status_2\ ,
        status_1 => \UART_BT:BUART:tx_fifo_empty\ ,
        status_0 => \UART_BT:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
datapathcell: Name =\PWM_isr:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_190 ,
        cs_addr_2 => \PWM_isr:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_isr:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_isr:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_isr:PWMUDB:sP16:pwmdp:u1\

UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=3, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PWM_isr:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_190) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_isr:PWMUDB:control_7\
        );
        Output = \PWM_isr:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_209, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_190) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PWM_isr:PWMUDB:runmode_enable\ * \PWM_isr:PWMUDB:cmp1_eq\
            + \PWM_isr:PWMUDB:runmode_enable\ * \PWM_isr:PWMUDB:cmp1_less\
        );
        Output = Net_209 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_212, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_209
        );
        Output = Net_212 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_isr:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_190 ,
        cs_addr_2 => \PWM_isr:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_isr:PWMUDB:runmode_enable\ ,
        ce0_comb => \PWM_isr:PWMUDB:cmp1_eq\ ,
        cl0_comb => \PWM_isr:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_isr:PWMUDB:tc_i\ ,
        chain_in => \PWM_isr:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_isr:PWMUDB:sP16:pwmdp:u0\

controlcell: Name =\PWM_isr:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_190 ,
        control_7 => \PWM_isr:PWMUDB:control_7\ ,
        control_6 => \PWM_isr:PWMUDB:control_6\ ,
        control_5 => \PWM_isr:PWMUDB:control_5\ ,
        control_4 => \PWM_isr:PWMUDB:control_4\ ,
        control_3 => \PWM_isr:PWMUDB:control_3\ ,
        control_2 => \PWM_isr:PWMUDB:control_2\ ,
        control_1 => \PWM_isr:PWMUDB:control_1\ ,
        control_0 => \PWM_isr:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =isr_UART_BT_RX
        PORT MAP (
            interrupt => Net_300 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =isr_adc
        PORT MAP (
            interrupt => Net_212 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =isr_adcAmp
        PORT MAP (
            interrupt => Net_212 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =isr_dac
        PORT MAP (
            interrupt => Net_209 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(29)] 
    interrupt: Name =\ADC_SigDel:IRQ\
        PORT MAP (
            interrupt => Net_217 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: 
  Dma@ [DrqContainer=(0)][DrqId=(0)] 
    drqcell: Name =\DVDAC:DMA\
        PORT MAP (
            dmareq => \DVDAC:Net_12_local\ ,
            termin => zero ,
            termout => \DVDAC:Net_19\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = Working_Electrode(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Working_Electrode(0)__PA ,
        analog_term => Net_292 ,
        pad => Working_Electrode(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=4]: 
Pin : Name = LED_ADC(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_ADC(0)__PA ,
        pad => LED_ADC(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = TIA_end_pin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => TIA_end_pin(0)__PA ,
        analog_term => Net_239 ,
        pad => TIA_end_pin(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = TIA_resistor1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => TIA_resistor1(0)__PA ,
        analog_term => Net_221 ,
        pad => TIA_resistor1(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=1]: 
Pin : Name = LED_DAC(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_DAC(0)__PA ,
        pad => LED_DAC(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=1]: 
Pin : Name = Pin_DVDAC_cap(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_DVDAC_cap(0)__PA ,
        analog_term => Net_266 ,
        annotation => Net_267 ,
        pad => Pin_DVDAC_cap(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Reference_Electrode(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Reference_Electrode(0)__PA ,
        analog_term => Net_265 ,
        pad => Reference_Electrode(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Counter_Electrode(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Counter_Electrode(0)__PA ,
        analog_term => Net_271 ,
        pad => Counter_Electrode(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=6]: 
Pin : Name = Rx_PSoC(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_PSoC(0)__PA ,
        fb => Net_276 ,
        pad => Rx_PSoC(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Tx_PSoC(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_PSoC(0)__PA ,
        pin_input => Net_280 ,
        pad => Tx_PSoC(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_190 ,
            dclk_0 => Net_190_local ,
            dclk_glb_1 => \ADC_SigDel:Net_93\ ,
            dclk_1 => \ADC_SigDel:Net_93_local\ ,
            aclk_glb_0 => \ADC_SigDel:Net_488\ ,
            aclk_0 => \ADC_SigDel:Net_488_local\ ,
            clk_a_dig_glb_0 => \ADC_SigDel:Net_488_adig\ ,
            clk_a_dig_0 => \ADC_SigDel:Net_488_adig_local\ ,
            dclk_glb_2 => \DVDAC:Net_12\ ,
            dclk_2 => \DVDAC:Net_12_local\ ,
            dclk_glb_3 => \UART_BT:Net_9\ ,
            dclk_3 => \UART_BT:Net_9_local\ );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: 
    DS Modulator @ F(DSM,0): 
    dsmodcell: Name =\ADC_SigDel:DSM\
        PORT MAP (
            aclock => \ADC_SigDel:Net_488\ ,
            vplus => Net_244 ,
            vminus => Net_226 ,
            reset_dec => \ADC_SigDel:mod_reset\ ,
            extclk_cp_udb => \ADC_SigDel:Net_93_local\ ,
            ext_pin_1 => \ADC_SigDel:Net_249\ ,
            ext_pin_2 => \ADC_SigDel:Net_257\ ,
            ext_vssa => \ADC_SigDel:Net_109\ ,
            qtz_ref => \ADC_SigDel:Net_34\ ,
            dec_clock => \ADC_SigDel:aclock\ ,
            mod_dat_3 => \ADC_SigDel:mod_dat_3\ ,
            mod_dat_2 => \ADC_SigDel:mod_dat_2\ ,
            mod_dat_1 => \ADC_SigDel:mod_dat_1\ ,
            mod_dat_0 => \ADC_SigDel:mod_dat_0\ ,
            dout_udb_7 => \ADC_SigDel:Net_245_7\ ,
            dout_udb_6 => \ADC_SigDel:Net_245_6\ ,
            dout_udb_5 => \ADC_SigDel:Net_245_5\ ,
            dout_udb_4 => \ADC_SigDel:Net_245_4\ ,
            dout_udb_3 => \ADC_SigDel:Net_245_3\ ,
            dout_udb_2 => \ADC_SigDel:Net_245_2\ ,
            dout_udb_1 => \ADC_SigDel:Net_245_1\ ,
            dout_udb_0 => \ADC_SigDel:Net_245_0\ );
        Properties:
        {
            cy_registers = ""
            resolution = 12
        }
Decimator group 0: 
    Decimator Block @ F(Decimator,0): 
    decimatorcell: Name =\ADC_SigDel:DEC\
        PORT MAP (
            aclock => \ADC_SigDel:aclock\ ,
            mod_dat_3 => \ADC_SigDel:mod_dat_3\ ,
            mod_dat_2 => \ADC_SigDel:mod_dat_2\ ,
            mod_dat_1 => \ADC_SigDel:mod_dat_1\ ,
            mod_dat_0 => \ADC_SigDel:mod_dat_0\ ,
            ext_start => __ONE__ ,
            modrst => \ADC_SigDel:mod_reset\ ,
            interrupt => Net_217 );
        Properties:
        {
            cy_registers = ""
        }
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: 
    SC Block @ F(SC,2): 
    sccell: Name =\TIA:SC\
        PORT MAP (
            vref => Net_226 ,
            vin => Net_221 ,
            modout => \TIA:Net_60\ ,
            vout => Net_244 );
        Properties:
        {
            cy_registers = ""
        }
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: 
    VIDAC Block @ F(VIDAC,0): 
    vidaccell: Name =\VDAC_TIA:viDAC8\
        PORT MAP (
            vout => Net_226 ,
            iout => \VDAC_TIA:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
    VIDAC Block @ F(VIDAC,1): 
    vidaccell: Name =\DVDAC:VDAC8:viDAC8\
        PORT MAP (
            strobe_udb => \DVDAC:Net_12_local\ ,
            vout => Net_266 ,
            iout => \DVDAC:VDAC8:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
    VIDAC Block @ F(VIDAC,2): 
    vidaccell: Name =\IDAC_calibrate:viDAC8\
        PORT MAP (
            vout => \IDAC_calibrate:Net_124\ ,
            iout => Net_227 );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
    VIDAC Block @ F(VIDAC,3): 
    vidaccell: Name =\VDAC_source:viDAC8\
        PORT MAP (
            vout => Net_253 ,
            iout => \VDAC_source:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
OpAmp group 0: 
    Opamp Block @ F(OpAmp,1): 
    abufcell: Name =\Opamp_Aux:ABuf\
        PORT MAP (
            vplus => Net_263 ,
            vminus => Net_261 ,
            vout => Net_271 );
        Properties:
        {
            cy_registers = ""
        }
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty

Blocks not positioned by the digital component placer:
    Amux Block @ <No Location>: 
    amuxcell: Name =AMux_TIA_resistor_bypass
        PORT MAP (
            muxin_0 => Net_244 ,
            vout => Net_239 );
        Properties:
        {
            api_type = 0
            connect_mode = 1
            cy_registers = ""
            hw_control = 0
            init_mux_sel = "0"
            muxin_width = 1
            one_active = 0
        }
    Amux Block @ <No Location>: 
    amuxcell: Name =AMux_TIA_input
        PORT MAP (
            muxin_2 => Net_247 ,
            muxin_1 => Net_292 ,
            muxin_0 => Net_227 ,
            vout => Net_221 );
        Properties:
        {
            api_type = 0
            connect_mode = 1
            cy_registers = ""
            hw_control = 0
            init_mux_sel = "000"
            muxin_width = 3
            one_active = 0
        }
    Amux Block @ <No Location>: 
    amuxcell: Name =AMux_electrode
        PORT MAP (
            muxin_1 => Net_265 ,
            muxin_0 => Net_271 ,
            vout => Net_261 );
        Properties:
        {
            api_type = 0
            connect_mode = 1
            cy_registers = ""
            hw_control = 0
            init_mux_sel = "00"
            muxin_width = 2
            one_active = 0
        }
    Amux Block @ <No Location>: 
    amuxcell: Name =AMux_V_source
        PORT MAP (
            muxin_1 => Net_266 ,
            muxin_0 => Net_253 ,
            vout => Net_263 );
        Properties:
        {
            api_type = 0
            connect_mode = 1
            cy_registers = ""
            hw_control = 0
            init_mux_sel = "00"
            muxin_width = 2
            one_active = 0
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                        | 
Port | Pin | Fixed |      Type |       Drive Mode |                   Name | Connections
-----+-----+-------+-----------+------------------+------------------------+----------------
   0 |   0 |     * |      NONE |      HI_Z_ANALOG |   Working_Electrode(0) | Analog(Net_292)
-----+-----+-------+-----------+------------------+------------------------+----------------
   1 |   4 |     * |      NONE |         CMOS_OUT |             LED_ADC(0) | 
     |   6 |     * |      NONE |      HI_Z_ANALOG |         TIA_end_pin(0) | Analog(Net_239)
     |   7 |     * |      NONE |      HI_Z_ANALOG |       TIA_resistor1(0) | Analog(Net_221)
-----+-----+-------+-----------+------------------+------------------------+----------------
   2 |   1 |     * |      NONE |         CMOS_OUT |             LED_DAC(0) | 
-----+-----+-------+-----------+------------------+------------------------+----------------
   3 |   1 |     * |      NONE |      HI_Z_ANALOG |       Pin_DVDAC_cap(0) | Analog(Net_266)
     |   4 |     * |      NONE |      HI_Z_ANALOG | Reference_Electrode(0) | Analog(Net_265)
     |   6 |     * |      NONE |      HI_Z_ANALOG |   Counter_Electrode(0) | Analog(Net_271)
-----+-----+-------+-----------+------------------+------------------------+----------------
  12 |   6 |     * |      NONE |     HI_Z_DIGITAL |             Rx_PSoC(0) | FB(Net_276)
     |   7 |     * |      NONE |         CMOS_OUT |             Tx_PSoC(0) | In(Net_280)
--------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.041ms
Digital Placement phase: Elapsed time ==> 1s.139ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "PSoC_Project_r.vh2" --pcf-path "PSoC_Project.pco" --des-name "PSoC_Project" --dsf-path "PSoC_Project.dsf" --sdc-path "PSoC_Project.sdc" --lib-path "PSoC_Project_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.237ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.133ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.020ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in PSoC_Project_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.261ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.143ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 5s.364ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 5s.366ms
API generation phase: Elapsed time ==> 1s.846ms
Dependency generation phase: Elapsed time ==> 0s.009ms
Cleanup phase: Elapsed time ==> 0s.000ms
