// Seed: 350178978
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_1 = id_2;
endmodule
module module_1 (
    input supply0 id_0,
    output tri1 id_1,
    output wand id_2,
    output tri0 id_3,
    input tri1 id_4,
    output tri0 id_5,
    output wor id_6,
    input supply0 id_7,
    input wire id_8,
    input supply1 id_9,
    output tri1 id_10,
    input wor id_11,
    input supply1 id_12,
    output supply0 id_13,
    input tri0 id_14,
    input supply1 id_15,
    input tri0 id_16,
    input tri id_17,
    output wire id_18,
    input wor id_19,
    input supply0 id_20,
    input supply1 id_21,
    input tri id_22
);
  wire id_24;
  wire id_25;
  module_0(
      id_24, id_24, id_25
  );
  supply1 id_26;
  assign id_26 = id_16;
endmodule
