
CC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007620  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000036fc  080077b0  080077b0  000177b0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800aeac  0800aeac  000201e4  2**0
                  CONTENTS
  4 .ARM          00000000  0800aeac  0800aeac  000201e4  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800aeac  0800aeac  000201e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800aeac  0800aeac  0001aeac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800aeb0  0800aeb0  0001aeb0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  0800aeb4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000a110  200001e4  0800b098  000201e4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000a2f4  0800b098  0002a2f4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010d1b  00000000  00000000  00020214  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002c12  00000000  00000000  00030f2f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f60  00000000  00000000  00033b48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000dd8  00000000  00000000  00034aa8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00028f77  00000000  00000000  00035880  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00013e1b  00000000  00000000  0005e7f7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f1075  00000000  00000000  00072612  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00163687  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004f6c  00000000  00000000  001636d8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e4 	.word	0x200001e4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08007798 	.word	0x08007798

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e8 	.word	0x200001e8
 80001cc:	08007798 	.word	0x08007798

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000ba8:	b580      	push	{r7, lr}
 8000baa:	b088      	sub	sp, #32
 8000bac:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bae:	f107 030c 	add.w	r3, r7, #12
 8000bb2:	2200      	movs	r2, #0
 8000bb4:	601a      	str	r2, [r3, #0]
 8000bb6:	605a      	str	r2, [r3, #4]
 8000bb8:	609a      	str	r2, [r3, #8]
 8000bba:	60da      	str	r2, [r3, #12]
 8000bbc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000bbe:	4b1e      	ldr	r3, [pc, #120]	; (8000c38 <MX_GPIO_Init+0x90>)
 8000bc0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000bc2:	4a1d      	ldr	r2, [pc, #116]	; (8000c38 <MX_GPIO_Init+0x90>)
 8000bc4:	f043 0304 	orr.w	r3, r3, #4
 8000bc8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000bca:	4b1b      	ldr	r3, [pc, #108]	; (8000c38 <MX_GPIO_Init+0x90>)
 8000bcc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000bce:	f003 0304 	and.w	r3, r3, #4
 8000bd2:	60bb      	str	r3, [r7, #8]
 8000bd4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000bd6:	4b18      	ldr	r3, [pc, #96]	; (8000c38 <MX_GPIO_Init+0x90>)
 8000bd8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000bda:	4a17      	ldr	r2, [pc, #92]	; (8000c38 <MX_GPIO_Init+0x90>)
 8000bdc:	f043 0302 	orr.w	r3, r3, #2
 8000be0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000be2:	4b15      	ldr	r3, [pc, #84]	; (8000c38 <MX_GPIO_Init+0x90>)
 8000be4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000be6:	f003 0302 	and.w	r3, r3, #2
 8000bea:	607b      	str	r3, [r7, #4]
 8000bec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bee:	4b12      	ldr	r3, [pc, #72]	; (8000c38 <MX_GPIO_Init+0x90>)
 8000bf0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000bf2:	4a11      	ldr	r2, [pc, #68]	; (8000c38 <MX_GPIO_Init+0x90>)
 8000bf4:	f043 0301 	orr.w	r3, r3, #1
 8000bf8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000bfa:	4b0f      	ldr	r3, [pc, #60]	; (8000c38 <MX_GPIO_Init+0x90>)
 8000bfc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000bfe:	f003 0301 	and.w	r3, r3, #1
 8000c02:	603b      	str	r3, [r7, #0]
 8000c04:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LCD_RST_Pin|LCD_DC_Pin|LCD_CS_Pin, GPIO_PIN_RESET);
 8000c06:	2200      	movs	r2, #0
 8000c08:	f641 0104 	movw	r1, #6148	; 0x1804
 8000c0c:	480b      	ldr	r0, [pc, #44]	; (8000c3c <MX_GPIO_Init+0x94>)
 8000c0e:	f001 f829 	bl	8001c64 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LCD_RST_Pin|LCD_DC_Pin|LCD_CS_Pin;
 8000c12:	f641 0304 	movw	r3, #6148	; 0x1804
 8000c16:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c18:	2301      	movs	r3, #1
 8000c1a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c1c:	2300      	movs	r3, #0
 8000c1e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c20:	2300      	movs	r3, #0
 8000c22:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c24:	f107 030c 	add.w	r3, r7, #12
 8000c28:	4619      	mov	r1, r3
 8000c2a:	4804      	ldr	r0, [pc, #16]	; (8000c3c <MX_GPIO_Init+0x94>)
 8000c2c:	f000 fe70 	bl	8001910 <HAL_GPIO_Init>

}
 8000c30:	bf00      	nop
 8000c32:	3720      	adds	r7, #32
 8000c34:	46bd      	mov	sp, r7
 8000c36:	bd80      	pop	{r7, pc}
 8000c38:	40021000 	.word	0x40021000
 8000c3c:	48000400 	.word	0x48000400

08000c40 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000c40:	b580      	push	{r7, lr}
 8000c42:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000c44:	4b1b      	ldr	r3, [pc, #108]	; (8000cb4 <MX_I2C1_Init+0x74>)
 8000c46:	4a1c      	ldr	r2, [pc, #112]	; (8000cb8 <MX_I2C1_Init+0x78>)
 8000c48:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10909CEC;
 8000c4a:	4b1a      	ldr	r3, [pc, #104]	; (8000cb4 <MX_I2C1_Init+0x74>)
 8000c4c:	4a1b      	ldr	r2, [pc, #108]	; (8000cbc <MX_I2C1_Init+0x7c>)
 8000c4e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000c50:	4b18      	ldr	r3, [pc, #96]	; (8000cb4 <MX_I2C1_Init+0x74>)
 8000c52:	2200      	movs	r2, #0
 8000c54:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000c56:	4b17      	ldr	r3, [pc, #92]	; (8000cb4 <MX_I2C1_Init+0x74>)
 8000c58:	2201      	movs	r2, #1
 8000c5a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000c5c:	4b15      	ldr	r3, [pc, #84]	; (8000cb4 <MX_I2C1_Init+0x74>)
 8000c5e:	2200      	movs	r2, #0
 8000c60:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000c62:	4b14      	ldr	r3, [pc, #80]	; (8000cb4 <MX_I2C1_Init+0x74>)
 8000c64:	2200      	movs	r2, #0
 8000c66:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000c68:	4b12      	ldr	r3, [pc, #72]	; (8000cb4 <MX_I2C1_Init+0x74>)
 8000c6a:	2200      	movs	r2, #0
 8000c6c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000c6e:	4b11      	ldr	r3, [pc, #68]	; (8000cb4 <MX_I2C1_Init+0x74>)
 8000c70:	2200      	movs	r2, #0
 8000c72:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000c74:	4b0f      	ldr	r3, [pc, #60]	; (8000cb4 <MX_I2C1_Init+0x74>)
 8000c76:	2200      	movs	r2, #0
 8000c78:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000c7a:	480e      	ldr	r0, [pc, #56]	; (8000cb4 <MX_I2C1_Init+0x74>)
 8000c7c:	f001 f80a 	bl	8001c94 <HAL_I2C_Init>
 8000c80:	4603      	mov	r3, r0
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	d001      	beq.n	8000c8a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000c86:	f000 fa75 	bl	8001174 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000c8a:	2100      	movs	r1, #0
 8000c8c:	4809      	ldr	r0, [pc, #36]	; (8000cb4 <MX_I2C1_Init+0x74>)
 8000c8e:	f001 f890 	bl	8001db2 <HAL_I2CEx_ConfigAnalogFilter>
 8000c92:	4603      	mov	r3, r0
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d001      	beq.n	8000c9c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000c98:	f000 fa6c 	bl	8001174 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000c9c:	2100      	movs	r1, #0
 8000c9e:	4805      	ldr	r0, [pc, #20]	; (8000cb4 <MX_I2C1_Init+0x74>)
 8000ca0:	f001 f8d2 	bl	8001e48 <HAL_I2CEx_ConfigDigitalFilter>
 8000ca4:	4603      	mov	r3, r0
 8000ca6:	2b00      	cmp	r3, #0
 8000ca8:	d001      	beq.n	8000cae <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000caa:	f000 fa63 	bl	8001174 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000cae:	bf00      	nop
 8000cb0:	bd80      	pop	{r7, pc}
 8000cb2:	bf00      	nop
 8000cb4:	20000200 	.word	0x20000200
 8000cb8:	40005400 	.word	0x40005400
 8000cbc:	10909cec 	.word	0x10909cec

08000cc0 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000cc0:	b580      	push	{r7, lr}
 8000cc2:	b0ac      	sub	sp, #176	; 0xb0
 8000cc4:	af00      	add	r7, sp, #0
 8000cc6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cc8:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8000ccc:	2200      	movs	r2, #0
 8000cce:	601a      	str	r2, [r3, #0]
 8000cd0:	605a      	str	r2, [r3, #4]
 8000cd2:	609a      	str	r2, [r3, #8]
 8000cd4:	60da      	str	r2, [r3, #12]
 8000cd6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000cd8:	f107 0314 	add.w	r3, r7, #20
 8000cdc:	2288      	movs	r2, #136	; 0x88
 8000cde:	2100      	movs	r1, #0
 8000ce0:	4618      	mov	r0, r3
 8000ce2:	f003 fe15 	bl	8004910 <memset>
  if(i2cHandle->Instance==I2C1)
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	681b      	ldr	r3, [r3, #0]
 8000cea:	4a21      	ldr	r2, [pc, #132]	; (8000d70 <HAL_I2C_MspInit+0xb0>)
 8000cec:	4293      	cmp	r3, r2
 8000cee:	d13a      	bne.n	8000d66 <HAL_I2C_MspInit+0xa6>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000cf0:	2340      	movs	r3, #64	; 0x40
 8000cf2:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8000cf4:	2300      	movs	r3, #0
 8000cf6:	667b      	str	r3, [r7, #100]	; 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000cf8:	f107 0314 	add.w	r3, r7, #20
 8000cfc:	4618      	mov	r0, r3
 8000cfe:	f001 ff1b 	bl	8002b38 <HAL_RCCEx_PeriphCLKConfig>
 8000d02:	4603      	mov	r3, r0
 8000d04:	2b00      	cmp	r3, #0
 8000d06:	d001      	beq.n	8000d0c <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8000d08:	f000 fa34 	bl	8001174 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d0c:	4b19      	ldr	r3, [pc, #100]	; (8000d74 <HAL_I2C_MspInit+0xb4>)
 8000d0e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d10:	4a18      	ldr	r2, [pc, #96]	; (8000d74 <HAL_I2C_MspInit+0xb4>)
 8000d12:	f043 0302 	orr.w	r3, r3, #2
 8000d16:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000d18:	4b16      	ldr	r3, [pc, #88]	; (8000d74 <HAL_I2C_MspInit+0xb4>)
 8000d1a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d1c:	f003 0302 	and.w	r3, r3, #2
 8000d20:	613b      	str	r3, [r7, #16]
 8000d22:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000d24:	23c0      	movs	r3, #192	; 0xc0
 8000d26:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000d2a:	2312      	movs	r3, #18
 8000d2c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d30:	2300      	movs	r3, #0
 8000d32:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d36:	2303      	movs	r3, #3
 8000d38:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000d3c:	2304      	movs	r3, #4
 8000d3e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d42:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8000d46:	4619      	mov	r1, r3
 8000d48:	480b      	ldr	r0, [pc, #44]	; (8000d78 <HAL_I2C_MspInit+0xb8>)
 8000d4a:	f000 fde1 	bl	8001910 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000d4e:	4b09      	ldr	r3, [pc, #36]	; (8000d74 <HAL_I2C_MspInit+0xb4>)
 8000d50:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000d52:	4a08      	ldr	r2, [pc, #32]	; (8000d74 <HAL_I2C_MspInit+0xb4>)
 8000d54:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000d58:	6593      	str	r3, [r2, #88]	; 0x58
 8000d5a:	4b06      	ldr	r3, [pc, #24]	; (8000d74 <HAL_I2C_MspInit+0xb4>)
 8000d5c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000d5e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000d62:	60fb      	str	r3, [r7, #12]
 8000d64:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000d66:	bf00      	nop
 8000d68:	37b0      	adds	r7, #176	; 0xb0
 8000d6a:	46bd      	mov	sp, r7
 8000d6c:	bd80      	pop	{r7, pc}
 8000d6e:	bf00      	nop
 8000d70:	40005400 	.word	0x40005400
 8000d74:	40021000 	.word	0x40021000
 8000d78:	48000400 	.word	0x48000400

08000d7c <lcd_cmd>:
#define ST7735S_VMCTR1			0xc5
#define ST7735S_GAMCTRP1		0xe0
#define ST7735S_GAMCTRN1		0xe1

static void lcd_cmd(uint8_t cmd)
{
 8000d7c:	b580      	push	{r7, lr}
 8000d7e:	b082      	sub	sp, #8
 8000d80:	af00      	add	r7, sp, #0
 8000d82:	4603      	mov	r3, r0
 8000d84:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(LCD_DC_GPIO_Port, LCD_DC_Pin, GPIO_PIN_RESET);
 8000d86:	2200      	movs	r2, #0
 8000d88:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000d8c:	480c      	ldr	r0, [pc, #48]	; (8000dc0 <lcd_cmd+0x44>)
 8000d8e:	f000 ff69 	bl	8001c64 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_RESET);
 8000d92:	2200      	movs	r2, #0
 8000d94:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000d98:	4809      	ldr	r0, [pc, #36]	; (8000dc0 <lcd_cmd+0x44>)
 8000d9a:	f000 ff63 	bl	8001c64 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, &cmd, 1, HAL_MAX_DELAY);
 8000d9e:	1df9      	adds	r1, r7, #7
 8000da0:	f04f 33ff 	mov.w	r3, #4294967295
 8000da4:	2201      	movs	r2, #1
 8000da6:	4807      	ldr	r0, [pc, #28]	; (8000dc4 <lcd_cmd+0x48>)
 8000da8:	f002 fdfb 	bl	80039a2 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_SET);
 8000dac:	2201      	movs	r2, #1
 8000dae:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000db2:	4803      	ldr	r0, [pc, #12]	; (8000dc0 <lcd_cmd+0x44>)
 8000db4:	f000 ff56 	bl	8001c64 <HAL_GPIO_WritePin>
}
 8000db8:	bf00      	nop
 8000dba:	3708      	adds	r7, #8
 8000dbc:	46bd      	mov	sp, r7
 8000dbe:	bd80      	pop	{r7, pc}
 8000dc0:	48000400 	.word	0x48000400
 8000dc4:	2000a278 	.word	0x2000a278

08000dc8 <lcd_data>:

static void lcd_data(uint8_t data)
{
 8000dc8:	b580      	push	{r7, lr}
 8000dca:	b082      	sub	sp, #8
 8000dcc:	af00      	add	r7, sp, #0
 8000dce:	4603      	mov	r3, r0
 8000dd0:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(LCD_DC_GPIO_Port, LCD_DC_Pin, GPIO_PIN_SET);
 8000dd2:	2201      	movs	r2, #1
 8000dd4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000dd8:	480c      	ldr	r0, [pc, #48]	; (8000e0c <lcd_data+0x44>)
 8000dda:	f000 ff43 	bl	8001c64 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_RESET);
 8000dde:	2200      	movs	r2, #0
 8000de0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000de4:	4809      	ldr	r0, [pc, #36]	; (8000e0c <lcd_data+0x44>)
 8000de6:	f000 ff3d 	bl	8001c64 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, &data, 1, HAL_MAX_DELAY);
 8000dea:	1df9      	adds	r1, r7, #7
 8000dec:	f04f 33ff 	mov.w	r3, #4294967295
 8000df0:	2201      	movs	r2, #1
 8000df2:	4807      	ldr	r0, [pc, #28]	; (8000e10 <lcd_data+0x48>)
 8000df4:	f002 fdd5 	bl	80039a2 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_SET);
 8000df8:	2201      	movs	r2, #1
 8000dfa:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000dfe:	4803      	ldr	r0, [pc, #12]	; (8000e0c <lcd_data+0x44>)
 8000e00:	f000 ff30 	bl	8001c64 <HAL_GPIO_WritePin>
}
 8000e04:	bf00      	nop
 8000e06:	3708      	adds	r7, #8
 8000e08:	46bd      	mov	sp, r7
 8000e0a:	bd80      	pop	{r7, pc}
 8000e0c:	48000400 	.word	0x48000400
 8000e10:	2000a278 	.word	0x2000a278

08000e14 <lcd_send>:

#define CMD(x)			((x) | 0x100)

static void lcd_send(
  uint16_t value)
{
 8000e14:	b580      	push	{r7, lr}
 8000e16:	b082      	sub	sp, #8
 8000e18:	af00      	add	r7, sp, #0
 8000e1a:	4603      	mov	r3, r0
 8000e1c:	80fb      	strh	r3, [r7, #6]
	if (value & 0x100) {
 8000e1e:	88fb      	ldrh	r3, [r7, #6]
 8000e20:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000e24:	2b00      	cmp	r3, #0
 8000e26:	d005      	beq.n	8000e34 <lcd_send+0x20>
		lcd_cmd(value);
 8000e28:	88fb      	ldrh	r3, [r7, #6]
 8000e2a:	b2db      	uxtb	r3, r3
 8000e2c:	4618      	mov	r0, r3
 8000e2e:	f7ff ffa5 	bl	8000d7c <lcd_cmd>
	} else {
		lcd_data(value);
	}
}
 8000e32:	e004      	b.n	8000e3e <lcd_send+0x2a>
		lcd_data(value);
 8000e34:	88fb      	ldrh	r3, [r7, #6]
 8000e36:	b2db      	uxtb	r3, r3
 8000e38:	4618      	mov	r0, r3
 8000e3a:	f7ff ffc5 	bl	8000dc8 <lcd_data>
}
 8000e3e:	bf00      	nop
 8000e40:	3708      	adds	r7, #8
 8000e42:	46bd      	mov	sp, r7
 8000e44:	bd80      	pop	{r7, pc}
	...

08000e48 <lcd_init>:
  CMD(ST7735S_COLMOD), 0x05,
  CMD(ST7735S_MADCTL), 0xa0,
};

void lcd_init(void)
{
 8000e48:	b580      	push	{r7, lr}
 8000e4a:	b082      	sub	sp, #8
 8000e4c:	af00      	add	r7, sp, #0
  int i;

  HAL_GPIO_WritePin(LCD_RST_GPIO_Port, LCD_RST_Pin, GPIO_PIN_RESET);
 8000e4e:	2200      	movs	r2, #0
 8000e50:	2104      	movs	r1, #4
 8000e52:	4817      	ldr	r0, [pc, #92]	; (8000eb0 <lcd_init+0x68>)
 8000e54:	f000 ff06 	bl	8001c64 <HAL_GPIO_WritePin>
  HAL_Delay(100);
 8000e58:	2064      	movs	r0, #100	; 0x64
 8000e5a:	f000 fc4f 	bl	80016fc <HAL_Delay>
  HAL_GPIO_WritePin(LCD_RST_GPIO_Port, LCD_RST_Pin, GPIO_PIN_SET);
 8000e5e:	2201      	movs	r2, #1
 8000e60:	2104      	movs	r1, #4
 8000e62:	4813      	ldr	r0, [pc, #76]	; (8000eb0 <lcd_init+0x68>)
 8000e64:	f000 fefe 	bl	8001c64 <HAL_GPIO_WritePin>
  HAL_Delay(100);
 8000e68:	2064      	movs	r0, #100	; 0x64
 8000e6a:	f000 fc47 	bl	80016fc <HAL_Delay>

  for (i = 0; i < sizeof(init_table) / sizeof(uint16_t); i++) {
 8000e6e:	2300      	movs	r3, #0
 8000e70:	607b      	str	r3, [r7, #4]
 8000e72:	e009      	b.n	8000e88 <lcd_init+0x40>
    lcd_send(init_table[i]);
 8000e74:	4a0f      	ldr	r2, [pc, #60]	; (8000eb4 <lcd_init+0x6c>)
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000e7c:	4618      	mov	r0, r3
 8000e7e:	f7ff ffc9 	bl	8000e14 <lcd_send>
  for (i = 0; i < sizeof(init_table) / sizeof(uint16_t); i++) {
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	3301      	adds	r3, #1
 8000e86:	607b      	str	r3, [r7, #4]
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	2b4b      	cmp	r3, #75	; 0x4b
 8000e8c:	d9f2      	bls.n	8000e74 <lcd_init+0x2c>
  }

  HAL_Delay(200);
 8000e8e:	20c8      	movs	r0, #200	; 0xc8
 8000e90:	f000 fc34 	bl	80016fc <HAL_Delay>

  lcd_cmd(ST7735S_SLPOUT);
 8000e94:	2011      	movs	r0, #17
 8000e96:	f7ff ff71 	bl	8000d7c <lcd_cmd>
  HAL_Delay(120);
 8000e9a:	2078      	movs	r0, #120	; 0x78
 8000e9c:	f000 fc2e 	bl	80016fc <HAL_Delay>

  lcd_cmd(ST7735S_DISPON);
 8000ea0:	2029      	movs	r0, #41	; 0x29
 8000ea2:	f7ff ff6b 	bl	8000d7c <lcd_cmd>
}
 8000ea6:	bf00      	nop
 8000ea8:	3708      	adds	r7, #8
 8000eaa:	46bd      	mov	sp, r7
 8000eac:	bd80      	pop	{r7, pc}
 8000eae:	bf00      	nop
 8000eb0:	48000400 	.word	0x48000400
 8000eb4:	080078a8 	.word	0x080078a8

08000eb8 <lcd_data16>:




static void lcd_data16(uint16_t value)
{
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	b082      	sub	sp, #8
 8000ebc:	af00      	add	r7, sp, #0
 8000ebe:	4603      	mov	r3, r0
 8000ec0:	80fb      	strh	r3, [r7, #6]
	lcd_data(value >> 8);
 8000ec2:	88fb      	ldrh	r3, [r7, #6]
 8000ec4:	0a1b      	lsrs	r3, r3, #8
 8000ec6:	b29b      	uxth	r3, r3
 8000ec8:	b2db      	uxtb	r3, r3
 8000eca:	4618      	mov	r0, r3
 8000ecc:	f7ff ff7c 	bl	8000dc8 <lcd_data>
	lcd_data(value);
 8000ed0:	88fb      	ldrh	r3, [r7, #6]
 8000ed2:	b2db      	uxtb	r3, r3
 8000ed4:	4618      	mov	r0, r3
 8000ed6:	f7ff ff77 	bl	8000dc8 <lcd_data>
}
 8000eda:	bf00      	nop
 8000edc:	3708      	adds	r7, #8
 8000ede:	46bd      	mov	sp, r7
 8000ee0:	bd80      	pop	{r7, pc}

08000ee2 <lcd_set_window>:
#define LCD_OFFSET_Y  2
#define LCD_OFFSET_X  1
#define LCD_OFFSET_Y  2

static void lcd_set_window(int x, int y, int width, int height)
{
 8000ee2:	b580      	push	{r7, lr}
 8000ee4:	b084      	sub	sp, #16
 8000ee6:	af00      	add	r7, sp, #0
 8000ee8:	60f8      	str	r0, [r7, #12]
 8000eea:	60b9      	str	r1, [r7, #8]
 8000eec:	607a      	str	r2, [r7, #4]
 8000eee:	603b      	str	r3, [r7, #0]
  lcd_cmd(ST7735S_CASET);
 8000ef0:	202a      	movs	r0, #42	; 0x2a
 8000ef2:	f7ff ff43 	bl	8000d7c <lcd_cmd>
  lcd_data16(LCD_OFFSET_X + x);
 8000ef6:	68fb      	ldr	r3, [r7, #12]
 8000ef8:	b29b      	uxth	r3, r3
 8000efa:	3301      	adds	r3, #1
 8000efc:	b29b      	uxth	r3, r3
 8000efe:	4618      	mov	r0, r3
 8000f00:	f7ff ffda 	bl	8000eb8 <lcd_data16>
  lcd_data16(LCD_OFFSET_X + x + width - 1);
 8000f04:	68fb      	ldr	r3, [r7, #12]
 8000f06:	b29a      	uxth	r2, r3
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	b29b      	uxth	r3, r3
 8000f0c:	4413      	add	r3, r2
 8000f0e:	b29b      	uxth	r3, r3
 8000f10:	4618      	mov	r0, r3
 8000f12:	f7ff ffd1 	bl	8000eb8 <lcd_data16>
 
  lcd_cmd(ST7735S_RASET);
 8000f16:	202b      	movs	r0, #43	; 0x2b
 8000f18:	f7ff ff30 	bl	8000d7c <lcd_cmd>
  lcd_data16(LCD_OFFSET_Y + y);
 8000f1c:	68bb      	ldr	r3, [r7, #8]
 8000f1e:	b29b      	uxth	r3, r3
 8000f20:	3302      	adds	r3, #2
 8000f22:	b29b      	uxth	r3, r3
 8000f24:	4618      	mov	r0, r3
 8000f26:	f7ff ffc7 	bl	8000eb8 <lcd_data16>
  lcd_data16(LCD_OFFSET_Y + y + height- 1);
 8000f2a:	68bb      	ldr	r3, [r7, #8]
 8000f2c:	b29a      	uxth	r2, r3
 8000f2e:	683b      	ldr	r3, [r7, #0]
 8000f30:	b29b      	uxth	r3, r3
 8000f32:	4413      	add	r3, r2
 8000f34:	b29b      	uxth	r3, r3
 8000f36:	3301      	adds	r3, #1
 8000f38:	b29b      	uxth	r3, r3
 8000f3a:	4618      	mov	r0, r3
 8000f3c:	f7ff ffbc 	bl	8000eb8 <lcd_data16>
}
 8000f40:	bf00      	nop
 8000f42:	3710      	adds	r7, #16
 8000f44:	46bd      	mov	sp, r7
 8000f46:	bd80      	pop	{r7, pc}

08000f48 <lcd_put_pixel>:
		lcd_data16(color);
}


void lcd_put_pixel(int x, int y, uint16_t color)
{
 8000f48:	b480      	push	{r7}
 8000f4a:	b085      	sub	sp, #20
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	60f8      	str	r0, [r7, #12]
 8000f50:	60b9      	str	r1, [r7, #8]
 8000f52:	4613      	mov	r3, r2
 8000f54:	80fb      	strh	r3, [r7, #6]
	frame_buffer[x + y * LCD_WIDTH] = color;
 8000f56:	68ba      	ldr	r2, [r7, #8]
 8000f58:	4613      	mov	r3, r2
 8000f5a:	009b      	lsls	r3, r3, #2
 8000f5c:	4413      	add	r3, r2
 8000f5e:	015b      	lsls	r3, r3, #5
 8000f60:	461a      	mov	r2, r3
 8000f62:	68fb      	ldr	r3, [r7, #12]
 8000f64:	4413      	add	r3, r2
 8000f66:	4905      	ldr	r1, [pc, #20]	; (8000f7c <lcd_put_pixel+0x34>)
 8000f68:	88fa      	ldrh	r2, [r7, #6]
 8000f6a:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
}
 8000f6e:	bf00      	nop
 8000f70:	3714      	adds	r7, #20
 8000f72:	46bd      	mov	sp, r7
 8000f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f78:	4770      	bx	lr
 8000f7a:	bf00      	nop
 8000f7c:	20000254 	.word	0x20000254

08000f80 <lcd_copy>:
//bufor
static uint16_t frame_buffer[LCD_WIDTH * LCD_HEIGHT];


void lcd_copy(void)
{
 8000f80:	b580      	push	{r7, lr}
 8000f82:	af00      	add	r7, sp, #0
	lcd_set_window(0, 0, LCD_WIDTH, LCD_HEIGHT);
 8000f84:	2380      	movs	r3, #128	; 0x80
 8000f86:	22a0      	movs	r2, #160	; 0xa0
 8000f88:	2100      	movs	r1, #0
 8000f8a:	2000      	movs	r0, #0
 8000f8c:	f7ff ffa9 	bl	8000ee2 <lcd_set_window>
	lcd_cmd(ST7735S_RAMWR);
 8000f90:	202c      	movs	r0, #44	; 0x2c
 8000f92:	f7ff fef3 	bl	8000d7c <lcd_cmd>
	HAL_GPIO_WritePin(LCD_DC_GPIO_Port, LCD_DC_Pin, GPIO_PIN_SET);
 8000f96:	2201      	movs	r2, #1
 8000f98:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000f9c:	480c      	ldr	r0, [pc, #48]	; (8000fd0 <lcd_copy+0x50>)
 8000f9e:	f000 fe61 	bl	8001c64 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_RESET);
 8000fa2:	2200      	movs	r2, #0
 8000fa4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000fa8:	4809      	ldr	r0, [pc, #36]	; (8000fd0 <lcd_copy+0x50>)
 8000faa:	f000 fe5b 	bl	8001c64 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, (uint8_t*)frame_buffer, sizeof(frame_buffer), HAL_MAX_DELAY);
 8000fae:	f04f 33ff 	mov.w	r3, #4294967295
 8000fb2:	f44f 4220 	mov.w	r2, #40960	; 0xa000
 8000fb6:	4907      	ldr	r1, [pc, #28]	; (8000fd4 <lcd_copy+0x54>)
 8000fb8:	4807      	ldr	r0, [pc, #28]	; (8000fd8 <lcd_copy+0x58>)
 8000fba:	f002 fcf2 	bl	80039a2 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_SET);
 8000fbe:	2201      	movs	r2, #1
 8000fc0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000fc4:	4802      	ldr	r0, [pc, #8]	; (8000fd0 <lcd_copy+0x50>)
 8000fc6:	f000 fe4d 	bl	8001c64 <HAL_GPIO_WritePin>
 8000fca:	bf00      	nop
 8000fcc:	bd80      	pop	{r7, pc}
 8000fce:	bf00      	nop
 8000fd0:	48000400 	.word	0x48000400
 8000fd4:	20000254 	.word	0x20000254
 8000fd8:	2000a278 	.word	0x2000a278

08000fdc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	b0ca      	sub	sp, #296	; 0x128
 8000fe0:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000fe2:	f000 fb16 	bl	8001612 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000fe6:	f000 f871 	bl	80010cc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000fea:	f7ff fddd 	bl	8000ba8 <MX_GPIO_Init>
  MX_SPI2_Init();
 8000fee:	f000 f921 	bl	8001234 <MX_SPI2_Init>
  MX_RTC_Init();
 8000ff2:	f000 f8c5 	bl	8001180 <MX_RTC_Init>
  MX_I2C1_Init();
 8000ff6:	f7ff fe23 	bl	8000c40 <MX_I2C1_Init>
  HAL_RTC_GetTime(&hrtc, &time, RTC_FORMAT_BIN);
  HAL_RTC_GetDate(&hrtc, &date, RTC_FORMAT_BIN);

   */

  lcd_init();
 8000ffa:	f7ff ff25 	bl	8000e48 <lcd_init>
    hagl_draw_rounded_rectangle(2+i, 2+i, 158-i, 126-i, 8-i, rgb565(0, 0, i*16));
  }

   */

  float your_variable = 1.000; // Przykadowa zmienna int
 8000ffe:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8001002:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  wchar_t buffer[32];          // Bufor na cig znakw, musi by wystarczajco duy

  // Konwersja int na cig znakw
  swprintf(buffer, 32, L"Pomiar prdu: %.2f mA", your_variable);
 8001006:	f8d7 011c 	ldr.w	r0, [r7, #284]	; 0x11c
 800100a:	f7ff fa9d 	bl	8000548 <__aeabi_f2d>
 800100e:	4602      	mov	r2, r0
 8001010:	460b      	mov	r3, r1
 8001012:	f107 009c 	add.w	r0, r7, #156	; 0x9c
 8001016:	e9cd 2300 	strd	r2, r3, [sp]
 800101a:	4a27      	ldr	r2, [pc, #156]	; (80010b8 <main+0xdc>)
 800101c:	2120      	movs	r1, #32
 800101e:	f003 fdb3 	bl	8004b88 <swprintf>

  // hagl_put_text(L"Godzina: ", 15, 20, WHITE, font6x9);
  //-l_+p , -g|+d

  hagl_put_text(L"Pomiar napicia:  ", 15, 30, WHITE, font6x9);
 8001022:	4b26      	ldr	r3, [pc, #152]	; (80010bc <main+0xe0>)
 8001024:	9300      	str	r3, [sp, #0]
 8001026:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800102a:	221e      	movs	r2, #30
 800102c:	210f      	movs	r1, #15
 800102e:	4824      	ldr	r0, [pc, #144]	; (80010c0 <main+0xe4>)
 8001030:	f003 f98e 	bl	8004350 <hagl_put_text>

  // Teraz moesz wywoa funkcj hagl_put_text z tym buforem
  hagl_put_text(buffer, 15, 40, WHITE, font6x9);
 8001034:	f107 009c 	add.w	r0, r7, #156	; 0x9c
 8001038:	4b20      	ldr	r3, [pc, #128]	; (80010bc <main+0xe0>)
 800103a:	9300      	str	r3, [sp, #0]
 800103c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001040:	2228      	movs	r2, #40	; 0x28
 8001042:	210f      	movs	r1, #15
 8001044:	f003 f984 	bl	8004350 <hagl_put_text>
  while (1)
  {

    RTC_TimeTypeDef time;
    RTC_DateTypeDef date;
    HAL_RTC_GetTime(&hrtc, &time, RTC_FORMAT_BIN);
 8001048:	f107 0308 	add.w	r3, r7, #8
 800104c:	2200      	movs	r2, #0
 800104e:	4619      	mov	r1, r3
 8001050:	481c      	ldr	r0, [pc, #112]	; (80010c4 <main+0xe8>)
 8001052:	f002 faa8 	bl	80035a6 <HAL_RTC_GetTime>
    HAL_RTC_GetDate(&hrtc, &date, RTC_FORMAT_BIN); // Funkcja musi by wywoana po GetTime
 8001056:	1d3b      	adds	r3, r7, #4
 8001058:	2200      	movs	r2, #0
 800105a:	4619      	mov	r1, r3
 800105c:	4819      	ldr	r0, [pc, #100]	; (80010c4 <main+0xe8>)
 800105e:	f002 fafe 	bl	800365e <HAL_RTC_GetDate>
    swprintf(time_buffer, sizeof(time_buffer), L"Czas: %02d:%02d:%02d", time.Hours, time.Minutes, time.Seconds);
 8001062:	f507 7390 	add.w	r3, r7, #288	; 0x120
 8001066:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 800106a:	781b      	ldrb	r3, [r3, #0]
 800106c:	4619      	mov	r1, r3
 800106e:	f507 7390 	add.w	r3, r7, #288	; 0x120
 8001072:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8001076:	785b      	ldrb	r3, [r3, #1]
 8001078:	461a      	mov	r2, r3
 800107a:	f507 7390 	add.w	r3, r7, #288	; 0x120
 800107e:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8001082:	789b      	ldrb	r3, [r3, #2]
 8001084:	f107 001c 	add.w	r0, r7, #28
 8001088:	9301      	str	r3, [sp, #4]
 800108a:	9200      	str	r2, [sp, #0]
 800108c:	460b      	mov	r3, r1
 800108e:	4a0e      	ldr	r2, [pc, #56]	; (80010c8 <main+0xec>)
 8001090:	2180      	movs	r1, #128	; 0x80
 8001092:	f003 fd79 	bl	8004b88 <swprintf>

    hagl_put_text(time_buffer, 15, 20, WHITE, font6x9);
 8001096:	f107 001c 	add.w	r0, r7, #28
 800109a:	4b08      	ldr	r3, [pc, #32]	; (80010bc <main+0xe0>)
 800109c:	9300      	str	r3, [sp, #0]
 800109e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80010a2:	2214      	movs	r2, #20
 80010a4:	210f      	movs	r1, #15
 80010a6:	f003 f953 	bl	8004350 <hagl_put_text>
    lcd_copy();
 80010aa:	f7ff ff69 	bl	8000f80 <lcd_copy>
    HAL_Delay(1000);
 80010ae:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80010b2:	f000 fb23 	bl	80016fc <HAL_Delay>
  {
 80010b6:	e7c7      	b.n	8001048 <main+0x6c>
 80010b8:	080077b0 	.word	0x080077b0
 80010bc:	08007940 	.word	0x08007940
 80010c0:	08007808 	.word	0x08007808
 80010c4:	2000a254 	.word	0x2000a254
 80010c8:	08007854 	.word	0x08007854

080010cc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	b096      	sub	sp, #88	; 0x58
 80010d0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80010d2:	f107 0314 	add.w	r3, r7, #20
 80010d6:	2244      	movs	r2, #68	; 0x44
 80010d8:	2100      	movs	r1, #0
 80010da:	4618      	mov	r0, r3
 80010dc:	f003 fc18 	bl	8004910 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80010e0:	463b      	mov	r3, r7
 80010e2:	2200      	movs	r2, #0
 80010e4:	601a      	str	r2, [r3, #0]
 80010e6:	605a      	str	r2, [r3, #4]
 80010e8:	609a      	str	r2, [r3, #8]
 80010ea:	60da      	str	r2, [r3, #12]
 80010ec:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80010ee:	f44f 7000 	mov.w	r0, #512	; 0x200
 80010f2:	f000 ff03 	bl	8001efc <HAL_PWREx_ControlVoltageScaling>
 80010f6:	4603      	mov	r3, r0
 80010f8:	2b00      	cmp	r3, #0
 80010fa:	d001      	beq.n	8001100 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80010fc:	f000 f83a 	bl	8001174 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_MSI;
 8001100:	2318      	movs	r3, #24
 8001102:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8001104:	2301      	movs	r3, #1
 8001106:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001108:	2301      	movs	r3, #1
 800110a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 800110c:	2300      	movs	r3, #0
 800110e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8001110:	2360      	movs	r3, #96	; 0x60
 8001112:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001114:	2302      	movs	r3, #2
 8001116:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8001118:	2301      	movs	r3, #1
 800111a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800111c:	2301      	movs	r3, #1
 800111e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 8001120:	2328      	movs	r3, #40	; 0x28
 8001122:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001124:	2307      	movs	r3, #7
 8001126:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001128:	2302      	movs	r3, #2
 800112a:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800112c:	2302      	movs	r3, #2
 800112e:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001130:	f107 0314 	add.w	r3, r7, #20
 8001134:	4618      	mov	r0, r3
 8001136:	f000 ff37 	bl	8001fa8 <HAL_RCC_OscConfig>
 800113a:	4603      	mov	r3, r0
 800113c:	2b00      	cmp	r3, #0
 800113e:	d001      	beq.n	8001144 <SystemClock_Config+0x78>
  {
    Error_Handler();
 8001140:	f000 f818 	bl	8001174 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001144:	230f      	movs	r3, #15
 8001146:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001148:	2303      	movs	r3, #3
 800114a:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800114c:	2300      	movs	r3, #0
 800114e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001150:	2300      	movs	r3, #0
 8001152:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001154:	2300      	movs	r3, #0
 8001156:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001158:	463b      	mov	r3, r7
 800115a:	2104      	movs	r1, #4
 800115c:	4618      	mov	r0, r3
 800115e:	f001 faff 	bl	8002760 <HAL_RCC_ClockConfig>
 8001162:	4603      	mov	r3, r0
 8001164:	2b00      	cmp	r3, #0
 8001166:	d001      	beq.n	800116c <SystemClock_Config+0xa0>
  {
    Error_Handler();
 8001168:	f000 f804 	bl	8001174 <Error_Handler>
  }
}
 800116c:	bf00      	nop
 800116e:	3758      	adds	r7, #88	; 0x58
 8001170:	46bd      	mov	sp, r7
 8001172:	bd80      	pop	{r7, pc}

08001174 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001174:	b480      	push	{r7}
 8001176:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001178:	b672      	cpsid	i
}
 800117a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800117c:	e7fe      	b.n	800117c <Error_Handler+0x8>
	...

08001180 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8001180:	b580      	push	{r7, lr}
 8001182:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001184:	4b10      	ldr	r3, [pc, #64]	; (80011c8 <MX_RTC_Init+0x48>)
 8001186:	4a11      	ldr	r2, [pc, #68]	; (80011cc <MX_RTC_Init+0x4c>)
 8001188:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 800118a:	4b0f      	ldr	r3, [pc, #60]	; (80011c8 <MX_RTC_Init+0x48>)
 800118c:	2200      	movs	r2, #0
 800118e:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8001190:	4b0d      	ldr	r3, [pc, #52]	; (80011c8 <MX_RTC_Init+0x48>)
 8001192:	227f      	movs	r2, #127	; 0x7f
 8001194:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8001196:	4b0c      	ldr	r3, [pc, #48]	; (80011c8 <MX_RTC_Init+0x48>)
 8001198:	22ff      	movs	r2, #255	; 0xff
 800119a:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 800119c:	4b0a      	ldr	r3, [pc, #40]	; (80011c8 <MX_RTC_Init+0x48>)
 800119e:	2200      	movs	r2, #0
 80011a0:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 80011a2:	4b09      	ldr	r3, [pc, #36]	; (80011c8 <MX_RTC_Init+0x48>)
 80011a4:	2200      	movs	r2, #0
 80011a6:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80011a8:	4b07      	ldr	r3, [pc, #28]	; (80011c8 <MX_RTC_Init+0x48>)
 80011aa:	2200      	movs	r2, #0
 80011ac:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80011ae:	4b06      	ldr	r3, [pc, #24]	; (80011c8 <MX_RTC_Init+0x48>)
 80011b0:	2200      	movs	r2, #0
 80011b2:	61da      	str	r2, [r3, #28]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80011b4:	4804      	ldr	r0, [pc, #16]	; (80011c8 <MX_RTC_Init+0x48>)
 80011b6:	f002 f97b 	bl	80034b0 <HAL_RTC_Init>
 80011ba:	4603      	mov	r3, r0
 80011bc:	2b00      	cmp	r3, #0
 80011be:	d001      	beq.n	80011c4 <MX_RTC_Init+0x44>
  {
    Error_Handler();
 80011c0:	f7ff ffd8 	bl	8001174 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80011c4:	bf00      	nop
 80011c6:	bd80      	pop	{r7, pc}
 80011c8:	2000a254 	.word	0x2000a254
 80011cc:	40002800 	.word	0x40002800

080011d0 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 80011d0:	b580      	push	{r7, lr}
 80011d2:	b0a4      	sub	sp, #144	; 0x90
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80011d8:	f107 0308 	add.w	r3, r7, #8
 80011dc:	2288      	movs	r2, #136	; 0x88
 80011de:	2100      	movs	r1, #0
 80011e0:	4618      	mov	r0, r3
 80011e2:	f003 fb95 	bl	8004910 <memset>
  if(rtcHandle->Instance==RTC)
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	4a10      	ldr	r2, [pc, #64]	; (800122c <HAL_RTC_MspInit+0x5c>)
 80011ec:	4293      	cmp	r3, r2
 80011ee:	d118      	bne.n	8001222 <HAL_RTC_MspInit+0x52>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80011f0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80011f4:	60bb      	str	r3, [r7, #8]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80011f6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80011fa:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80011fe:	f107 0308 	add.w	r3, r7, #8
 8001202:	4618      	mov	r0, r3
 8001204:	f001 fc98 	bl	8002b38 <HAL_RCCEx_PeriphCLKConfig>
 8001208:	4603      	mov	r3, r0
 800120a:	2b00      	cmp	r3, #0
 800120c:	d001      	beq.n	8001212 <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 800120e:	f7ff ffb1 	bl	8001174 <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001212:	4b07      	ldr	r3, [pc, #28]	; (8001230 <HAL_RTC_MspInit+0x60>)
 8001214:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001218:	4a05      	ldr	r2, [pc, #20]	; (8001230 <HAL_RTC_MspInit+0x60>)
 800121a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800121e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8001222:	bf00      	nop
 8001224:	3790      	adds	r7, #144	; 0x90
 8001226:	46bd      	mov	sp, r7
 8001228:	bd80      	pop	{r7, pc}
 800122a:	bf00      	nop
 800122c:	40002800 	.word	0x40002800
 8001230:	40021000 	.word	0x40021000

08001234 <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8001234:	b580      	push	{r7, lr}
 8001236:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8001238:	4b1b      	ldr	r3, [pc, #108]	; (80012a8 <MX_SPI2_Init+0x74>)
 800123a:	4a1c      	ldr	r2, [pc, #112]	; (80012ac <MX_SPI2_Init+0x78>)
 800123c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800123e:	4b1a      	ldr	r3, [pc, #104]	; (80012a8 <MX_SPI2_Init+0x74>)
 8001240:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001244:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001246:	4b18      	ldr	r3, [pc, #96]	; (80012a8 <MX_SPI2_Init+0x74>)
 8001248:	2200      	movs	r2, #0
 800124a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800124c:	4b16      	ldr	r3, [pc, #88]	; (80012a8 <MX_SPI2_Init+0x74>)
 800124e:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8001252:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001254:	4b14      	ldr	r3, [pc, #80]	; (80012a8 <MX_SPI2_Init+0x74>)
 8001256:	2200      	movs	r2, #0
 8001258:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800125a:	4b13      	ldr	r3, [pc, #76]	; (80012a8 <MX_SPI2_Init+0x74>)
 800125c:	2200      	movs	r2, #0
 800125e:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001260:	4b11      	ldr	r3, [pc, #68]	; (80012a8 <MX_SPI2_Init+0x74>)
 8001262:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001266:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8001268:	4b0f      	ldr	r3, [pc, #60]	; (80012a8 <MX_SPI2_Init+0x74>)
 800126a:	2210      	movs	r2, #16
 800126c:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800126e:	4b0e      	ldr	r3, [pc, #56]	; (80012a8 <MX_SPI2_Init+0x74>)
 8001270:	2200      	movs	r2, #0
 8001272:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001274:	4b0c      	ldr	r3, [pc, #48]	; (80012a8 <MX_SPI2_Init+0x74>)
 8001276:	2200      	movs	r2, #0
 8001278:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800127a:	4b0b      	ldr	r3, [pc, #44]	; (80012a8 <MX_SPI2_Init+0x74>)
 800127c:	2200      	movs	r2, #0
 800127e:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 8001280:	4b09      	ldr	r3, [pc, #36]	; (80012a8 <MX_SPI2_Init+0x74>)
 8001282:	2207      	movs	r2, #7
 8001284:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001286:	4b08      	ldr	r3, [pc, #32]	; (80012a8 <MX_SPI2_Init+0x74>)
 8001288:	2200      	movs	r2, #0
 800128a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 800128c:	4b06      	ldr	r3, [pc, #24]	; (80012a8 <MX_SPI2_Init+0x74>)
 800128e:	2200      	movs	r2, #0
 8001290:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001292:	4805      	ldr	r0, [pc, #20]	; (80012a8 <MX_SPI2_Init+0x74>)
 8001294:	f002 fae2 	bl	800385c <HAL_SPI_Init>
 8001298:	4603      	mov	r3, r0
 800129a:	2b00      	cmp	r3, #0
 800129c:	d001      	beq.n	80012a2 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 800129e:	f7ff ff69 	bl	8001174 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80012a2:	bf00      	nop
 80012a4:	bd80      	pop	{r7, pc}
 80012a6:	bf00      	nop
 80012a8:	2000a278 	.word	0x2000a278
 80012ac:	40003800 	.word	0x40003800

080012b0 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	b08a      	sub	sp, #40	; 0x28
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012b8:	f107 0314 	add.w	r3, r7, #20
 80012bc:	2200      	movs	r2, #0
 80012be:	601a      	str	r2, [r3, #0]
 80012c0:	605a      	str	r2, [r3, #4]
 80012c2:	609a      	str	r2, [r3, #8]
 80012c4:	60da      	str	r2, [r3, #12]
 80012c6:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	4a25      	ldr	r2, [pc, #148]	; (8001364 <HAL_SPI_MspInit+0xb4>)
 80012ce:	4293      	cmp	r3, r2
 80012d0:	d144      	bne.n	800135c <HAL_SPI_MspInit+0xac>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80012d2:	4b25      	ldr	r3, [pc, #148]	; (8001368 <HAL_SPI_MspInit+0xb8>)
 80012d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80012d6:	4a24      	ldr	r2, [pc, #144]	; (8001368 <HAL_SPI_MspInit+0xb8>)
 80012d8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80012dc:	6593      	str	r3, [r2, #88]	; 0x58
 80012de:	4b22      	ldr	r3, [pc, #136]	; (8001368 <HAL_SPI_MspInit+0xb8>)
 80012e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80012e2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80012e6:	613b      	str	r3, [r7, #16]
 80012e8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80012ea:	4b1f      	ldr	r3, [pc, #124]	; (8001368 <HAL_SPI_MspInit+0xb8>)
 80012ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012ee:	4a1e      	ldr	r2, [pc, #120]	; (8001368 <HAL_SPI_MspInit+0xb8>)
 80012f0:	f043 0304 	orr.w	r3, r3, #4
 80012f4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80012f6:	4b1c      	ldr	r3, [pc, #112]	; (8001368 <HAL_SPI_MspInit+0xb8>)
 80012f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012fa:	f003 0304 	and.w	r3, r3, #4
 80012fe:	60fb      	str	r3, [r7, #12]
 8001300:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001302:	4b19      	ldr	r3, [pc, #100]	; (8001368 <HAL_SPI_MspInit+0xb8>)
 8001304:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001306:	4a18      	ldr	r2, [pc, #96]	; (8001368 <HAL_SPI_MspInit+0xb8>)
 8001308:	f043 0302 	orr.w	r3, r3, #2
 800130c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800130e:	4b16      	ldr	r3, [pc, #88]	; (8001368 <HAL_SPI_MspInit+0xb8>)
 8001310:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001312:	f003 0302 	and.w	r3, r3, #2
 8001316:	60bb      	str	r3, [r7, #8]
 8001318:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PC3     ------> SPI2_MOSI
    PB10     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800131a:	2308      	movs	r3, #8
 800131c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800131e:	2302      	movs	r3, #2
 8001320:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001322:	2300      	movs	r3, #0
 8001324:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001326:	2303      	movs	r3, #3
 8001328:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800132a:	2305      	movs	r3, #5
 800132c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800132e:	f107 0314 	add.w	r3, r7, #20
 8001332:	4619      	mov	r1, r3
 8001334:	480d      	ldr	r0, [pc, #52]	; (800136c <HAL_SPI_MspInit+0xbc>)
 8001336:	f000 faeb 	bl	8001910 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800133a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800133e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001340:	2302      	movs	r3, #2
 8001342:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001344:	2300      	movs	r3, #0
 8001346:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001348:	2303      	movs	r3, #3
 800134a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800134c:	2305      	movs	r3, #5
 800134e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001350:	f107 0314 	add.w	r3, r7, #20
 8001354:	4619      	mov	r1, r3
 8001356:	4806      	ldr	r0, [pc, #24]	; (8001370 <HAL_SPI_MspInit+0xc0>)
 8001358:	f000 fada 	bl	8001910 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 800135c:	bf00      	nop
 800135e:	3728      	adds	r7, #40	; 0x28
 8001360:	46bd      	mov	sp, r7
 8001362:	bd80      	pop	{r7, pc}
 8001364:	40003800 	.word	0x40003800
 8001368:	40021000 	.word	0x40021000
 800136c:	48000800 	.word	0x48000800
 8001370:	48000400 	.word	0x48000400

08001374 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001374:	b480      	push	{r7}
 8001376:	b083      	sub	sp, #12
 8001378:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800137a:	4b0f      	ldr	r3, [pc, #60]	; (80013b8 <HAL_MspInit+0x44>)
 800137c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800137e:	4a0e      	ldr	r2, [pc, #56]	; (80013b8 <HAL_MspInit+0x44>)
 8001380:	f043 0301 	orr.w	r3, r3, #1
 8001384:	6613      	str	r3, [r2, #96]	; 0x60
 8001386:	4b0c      	ldr	r3, [pc, #48]	; (80013b8 <HAL_MspInit+0x44>)
 8001388:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800138a:	f003 0301 	and.w	r3, r3, #1
 800138e:	607b      	str	r3, [r7, #4]
 8001390:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001392:	4b09      	ldr	r3, [pc, #36]	; (80013b8 <HAL_MspInit+0x44>)
 8001394:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001396:	4a08      	ldr	r2, [pc, #32]	; (80013b8 <HAL_MspInit+0x44>)
 8001398:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800139c:	6593      	str	r3, [r2, #88]	; 0x58
 800139e:	4b06      	ldr	r3, [pc, #24]	; (80013b8 <HAL_MspInit+0x44>)
 80013a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80013a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013a6:	603b      	str	r3, [r7, #0]
 80013a8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80013aa:	bf00      	nop
 80013ac:	370c      	adds	r7, #12
 80013ae:	46bd      	mov	sp, r7
 80013b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b4:	4770      	bx	lr
 80013b6:	bf00      	nop
 80013b8:	40021000 	.word	0x40021000

080013bc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80013bc:	b480      	push	{r7}
 80013be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80013c0:	e7fe      	b.n	80013c0 <NMI_Handler+0x4>

080013c2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80013c2:	b480      	push	{r7}
 80013c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80013c6:	e7fe      	b.n	80013c6 <HardFault_Handler+0x4>

080013c8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80013c8:	b480      	push	{r7}
 80013ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80013cc:	e7fe      	b.n	80013cc <MemManage_Handler+0x4>

080013ce <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80013ce:	b480      	push	{r7}
 80013d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80013d2:	e7fe      	b.n	80013d2 <BusFault_Handler+0x4>

080013d4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80013d4:	b480      	push	{r7}
 80013d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80013d8:	e7fe      	b.n	80013d8 <UsageFault_Handler+0x4>

080013da <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80013da:	b480      	push	{r7}
 80013dc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80013de:	bf00      	nop
 80013e0:	46bd      	mov	sp, r7
 80013e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e6:	4770      	bx	lr

080013e8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80013e8:	b480      	push	{r7}
 80013ea:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80013ec:	bf00      	nop
 80013ee:	46bd      	mov	sp, r7
 80013f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f4:	4770      	bx	lr

080013f6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80013f6:	b480      	push	{r7}
 80013f8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80013fa:	bf00      	nop
 80013fc:	46bd      	mov	sp, r7
 80013fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001402:	4770      	bx	lr

08001404 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001404:	b580      	push	{r7, lr}
 8001406:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001408:	f000 f958 	bl	80016bc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800140c:	bf00      	nop
 800140e:	bd80      	pop	{r7, pc}

08001410 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001410:	b480      	push	{r7}
 8001412:	af00      	add	r7, sp, #0
  return 1;
 8001414:	2301      	movs	r3, #1
}
 8001416:	4618      	mov	r0, r3
 8001418:	46bd      	mov	sp, r7
 800141a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800141e:	4770      	bx	lr

08001420 <_kill>:

int _kill(int pid, int sig)
{
 8001420:	b580      	push	{r7, lr}
 8001422:	b082      	sub	sp, #8
 8001424:	af00      	add	r7, sp, #0
 8001426:	6078      	str	r0, [r7, #4]
 8001428:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800142a:	f003 f819 	bl	8004460 <__errno>
 800142e:	4603      	mov	r3, r0
 8001430:	2216      	movs	r2, #22
 8001432:	601a      	str	r2, [r3, #0]
  return -1;
 8001434:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001438:	4618      	mov	r0, r3
 800143a:	3708      	adds	r7, #8
 800143c:	46bd      	mov	sp, r7
 800143e:	bd80      	pop	{r7, pc}

08001440 <_exit>:

void _exit (int status)
{
 8001440:	b580      	push	{r7, lr}
 8001442:	b082      	sub	sp, #8
 8001444:	af00      	add	r7, sp, #0
 8001446:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001448:	f04f 31ff 	mov.w	r1, #4294967295
 800144c:	6878      	ldr	r0, [r7, #4]
 800144e:	f7ff ffe7 	bl	8001420 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001452:	e7fe      	b.n	8001452 <_exit+0x12>

08001454 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001454:	b580      	push	{r7, lr}
 8001456:	b086      	sub	sp, #24
 8001458:	af00      	add	r7, sp, #0
 800145a:	60f8      	str	r0, [r7, #12]
 800145c:	60b9      	str	r1, [r7, #8]
 800145e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001460:	2300      	movs	r3, #0
 8001462:	617b      	str	r3, [r7, #20]
 8001464:	e00a      	b.n	800147c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001466:	f3af 8000 	nop.w
 800146a:	4601      	mov	r1, r0
 800146c:	68bb      	ldr	r3, [r7, #8]
 800146e:	1c5a      	adds	r2, r3, #1
 8001470:	60ba      	str	r2, [r7, #8]
 8001472:	b2ca      	uxtb	r2, r1
 8001474:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001476:	697b      	ldr	r3, [r7, #20]
 8001478:	3301      	adds	r3, #1
 800147a:	617b      	str	r3, [r7, #20]
 800147c:	697a      	ldr	r2, [r7, #20]
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	429a      	cmp	r2, r3
 8001482:	dbf0      	blt.n	8001466 <_read+0x12>
  }

  return len;
 8001484:	687b      	ldr	r3, [r7, #4]
}
 8001486:	4618      	mov	r0, r3
 8001488:	3718      	adds	r7, #24
 800148a:	46bd      	mov	sp, r7
 800148c:	bd80      	pop	{r7, pc}

0800148e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800148e:	b580      	push	{r7, lr}
 8001490:	b086      	sub	sp, #24
 8001492:	af00      	add	r7, sp, #0
 8001494:	60f8      	str	r0, [r7, #12]
 8001496:	60b9      	str	r1, [r7, #8]
 8001498:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800149a:	2300      	movs	r3, #0
 800149c:	617b      	str	r3, [r7, #20]
 800149e:	e009      	b.n	80014b4 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80014a0:	68bb      	ldr	r3, [r7, #8]
 80014a2:	1c5a      	adds	r2, r3, #1
 80014a4:	60ba      	str	r2, [r7, #8]
 80014a6:	781b      	ldrb	r3, [r3, #0]
 80014a8:	4618      	mov	r0, r3
 80014aa:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80014ae:	697b      	ldr	r3, [r7, #20]
 80014b0:	3301      	adds	r3, #1
 80014b2:	617b      	str	r3, [r7, #20]
 80014b4:	697a      	ldr	r2, [r7, #20]
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	429a      	cmp	r2, r3
 80014ba:	dbf1      	blt.n	80014a0 <_write+0x12>
  }
  return len;
 80014bc:	687b      	ldr	r3, [r7, #4]
}
 80014be:	4618      	mov	r0, r3
 80014c0:	3718      	adds	r7, #24
 80014c2:	46bd      	mov	sp, r7
 80014c4:	bd80      	pop	{r7, pc}

080014c6 <_close>:

int _close(int file)
{
 80014c6:	b480      	push	{r7}
 80014c8:	b083      	sub	sp, #12
 80014ca:	af00      	add	r7, sp, #0
 80014cc:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80014ce:	f04f 33ff 	mov.w	r3, #4294967295
}
 80014d2:	4618      	mov	r0, r3
 80014d4:	370c      	adds	r7, #12
 80014d6:	46bd      	mov	sp, r7
 80014d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014dc:	4770      	bx	lr

080014de <_fstat>:


int _fstat(int file, struct stat *st)
{
 80014de:	b480      	push	{r7}
 80014e0:	b083      	sub	sp, #12
 80014e2:	af00      	add	r7, sp, #0
 80014e4:	6078      	str	r0, [r7, #4]
 80014e6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80014e8:	683b      	ldr	r3, [r7, #0]
 80014ea:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80014ee:	605a      	str	r2, [r3, #4]
  return 0;
 80014f0:	2300      	movs	r3, #0
}
 80014f2:	4618      	mov	r0, r3
 80014f4:	370c      	adds	r7, #12
 80014f6:	46bd      	mov	sp, r7
 80014f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014fc:	4770      	bx	lr

080014fe <_isatty>:

int _isatty(int file)
{
 80014fe:	b480      	push	{r7}
 8001500:	b083      	sub	sp, #12
 8001502:	af00      	add	r7, sp, #0
 8001504:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001506:	2301      	movs	r3, #1
}
 8001508:	4618      	mov	r0, r3
 800150a:	370c      	adds	r7, #12
 800150c:	46bd      	mov	sp, r7
 800150e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001512:	4770      	bx	lr

08001514 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001514:	b480      	push	{r7}
 8001516:	b085      	sub	sp, #20
 8001518:	af00      	add	r7, sp, #0
 800151a:	60f8      	str	r0, [r7, #12]
 800151c:	60b9      	str	r1, [r7, #8]
 800151e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001520:	2300      	movs	r3, #0
}
 8001522:	4618      	mov	r0, r3
 8001524:	3714      	adds	r7, #20
 8001526:	46bd      	mov	sp, r7
 8001528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800152c:	4770      	bx	lr
	...

08001530 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001530:	b580      	push	{r7, lr}
 8001532:	b086      	sub	sp, #24
 8001534:	af00      	add	r7, sp, #0
 8001536:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001538:	4a14      	ldr	r2, [pc, #80]	; (800158c <_sbrk+0x5c>)
 800153a:	4b15      	ldr	r3, [pc, #84]	; (8001590 <_sbrk+0x60>)
 800153c:	1ad3      	subs	r3, r2, r3
 800153e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001540:	697b      	ldr	r3, [r7, #20]
 8001542:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001544:	4b13      	ldr	r3, [pc, #76]	; (8001594 <_sbrk+0x64>)
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	2b00      	cmp	r3, #0
 800154a:	d102      	bne.n	8001552 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800154c:	4b11      	ldr	r3, [pc, #68]	; (8001594 <_sbrk+0x64>)
 800154e:	4a12      	ldr	r2, [pc, #72]	; (8001598 <_sbrk+0x68>)
 8001550:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001552:	4b10      	ldr	r3, [pc, #64]	; (8001594 <_sbrk+0x64>)
 8001554:	681a      	ldr	r2, [r3, #0]
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	4413      	add	r3, r2
 800155a:	693a      	ldr	r2, [r7, #16]
 800155c:	429a      	cmp	r2, r3
 800155e:	d207      	bcs.n	8001570 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001560:	f002 ff7e 	bl	8004460 <__errno>
 8001564:	4603      	mov	r3, r0
 8001566:	220c      	movs	r2, #12
 8001568:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800156a:	f04f 33ff 	mov.w	r3, #4294967295
 800156e:	e009      	b.n	8001584 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001570:	4b08      	ldr	r3, [pc, #32]	; (8001594 <_sbrk+0x64>)
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001576:	4b07      	ldr	r3, [pc, #28]	; (8001594 <_sbrk+0x64>)
 8001578:	681a      	ldr	r2, [r3, #0]
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	4413      	add	r3, r2
 800157e:	4a05      	ldr	r2, [pc, #20]	; (8001594 <_sbrk+0x64>)
 8001580:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001582:	68fb      	ldr	r3, [r7, #12]
}
 8001584:	4618      	mov	r0, r3
 8001586:	3718      	adds	r7, #24
 8001588:	46bd      	mov	sp, r7
 800158a:	bd80      	pop	{r7, pc}
 800158c:	20018000 	.word	0x20018000
 8001590:	00000400 	.word	0x00000400
 8001594:	2000a2dc 	.word	0x2000a2dc
 8001598:	2000a2f8 	.word	0x2000a2f8

0800159c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 800159c:	b480      	push	{r7}
 800159e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80015a0:	4b06      	ldr	r3, [pc, #24]	; (80015bc <SystemInit+0x20>)
 80015a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80015a6:	4a05      	ldr	r2, [pc, #20]	; (80015bc <SystemInit+0x20>)
 80015a8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80015ac:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 80015b0:	bf00      	nop
 80015b2:	46bd      	mov	sp, r7
 80015b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b8:	4770      	bx	lr
 80015ba:	bf00      	nop
 80015bc:	e000ed00 	.word	0xe000ed00

080015c0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80015c0:	f8df d034 	ldr.w	sp, [pc, #52]	; 80015f8 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80015c4:	f7ff ffea 	bl	800159c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80015c8:	480c      	ldr	r0, [pc, #48]	; (80015fc <LoopForever+0x6>)
  ldr r1, =_edata
 80015ca:	490d      	ldr	r1, [pc, #52]	; (8001600 <LoopForever+0xa>)
  ldr r2, =_sidata
 80015cc:	4a0d      	ldr	r2, [pc, #52]	; (8001604 <LoopForever+0xe>)
  movs r3, #0
 80015ce:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80015d0:	e002      	b.n	80015d8 <LoopCopyDataInit>

080015d2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80015d2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80015d4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80015d6:	3304      	adds	r3, #4

080015d8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80015d8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80015da:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80015dc:	d3f9      	bcc.n	80015d2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80015de:	4a0a      	ldr	r2, [pc, #40]	; (8001608 <LoopForever+0x12>)
  ldr r4, =_ebss
 80015e0:	4c0a      	ldr	r4, [pc, #40]	; (800160c <LoopForever+0x16>)
  movs r3, #0
 80015e2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80015e4:	e001      	b.n	80015ea <LoopFillZerobss>

080015e6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80015e6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80015e8:	3204      	adds	r2, #4

080015ea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80015ea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80015ec:	d3fb      	bcc.n	80015e6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80015ee:	f003 f8f5 	bl	80047dc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80015f2:	f7ff fcf3 	bl	8000fdc <main>

080015f6 <LoopForever>:

LoopForever:
    b LoopForever
 80015f6:	e7fe      	b.n	80015f6 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80015f8:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80015fc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001600:	200001e4 	.word	0x200001e4
  ldr r2, =_sidata
 8001604:	0800aeb4 	.word	0x0800aeb4
  ldr r2, =_sbss
 8001608:	200001e4 	.word	0x200001e4
  ldr r4, =_ebss
 800160c:	2000a2f4 	.word	0x2000a2f4

08001610 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001610:	e7fe      	b.n	8001610 <ADC1_2_IRQHandler>

08001612 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001612:	b580      	push	{r7, lr}
 8001614:	b082      	sub	sp, #8
 8001616:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001618:	2300      	movs	r3, #0
 800161a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800161c:	2003      	movs	r0, #3
 800161e:	f000 f943 	bl	80018a8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001622:	200f      	movs	r0, #15
 8001624:	f000 f80e 	bl	8001644 <HAL_InitTick>
 8001628:	4603      	mov	r3, r0
 800162a:	2b00      	cmp	r3, #0
 800162c:	d002      	beq.n	8001634 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800162e:	2301      	movs	r3, #1
 8001630:	71fb      	strb	r3, [r7, #7]
 8001632:	e001      	b.n	8001638 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001634:	f7ff fe9e 	bl	8001374 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001638:	79fb      	ldrb	r3, [r7, #7]
}
 800163a:	4618      	mov	r0, r3
 800163c:	3708      	adds	r7, #8
 800163e:	46bd      	mov	sp, r7
 8001640:	bd80      	pop	{r7, pc}
	...

08001644 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001644:	b580      	push	{r7, lr}
 8001646:	b084      	sub	sp, #16
 8001648:	af00      	add	r7, sp, #0
 800164a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800164c:	2300      	movs	r3, #0
 800164e:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001650:	4b17      	ldr	r3, [pc, #92]	; (80016b0 <HAL_InitTick+0x6c>)
 8001652:	781b      	ldrb	r3, [r3, #0]
 8001654:	2b00      	cmp	r3, #0
 8001656:	d023      	beq.n	80016a0 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001658:	4b16      	ldr	r3, [pc, #88]	; (80016b4 <HAL_InitTick+0x70>)
 800165a:	681a      	ldr	r2, [r3, #0]
 800165c:	4b14      	ldr	r3, [pc, #80]	; (80016b0 <HAL_InitTick+0x6c>)
 800165e:	781b      	ldrb	r3, [r3, #0]
 8001660:	4619      	mov	r1, r3
 8001662:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001666:	fbb3 f3f1 	udiv	r3, r3, r1
 800166a:	fbb2 f3f3 	udiv	r3, r2, r3
 800166e:	4618      	mov	r0, r3
 8001670:	f000 f941 	bl	80018f6 <HAL_SYSTICK_Config>
 8001674:	4603      	mov	r3, r0
 8001676:	2b00      	cmp	r3, #0
 8001678:	d10f      	bne.n	800169a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	2b0f      	cmp	r3, #15
 800167e:	d809      	bhi.n	8001694 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001680:	2200      	movs	r2, #0
 8001682:	6879      	ldr	r1, [r7, #4]
 8001684:	f04f 30ff 	mov.w	r0, #4294967295
 8001688:	f000 f919 	bl	80018be <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800168c:	4a0a      	ldr	r2, [pc, #40]	; (80016b8 <HAL_InitTick+0x74>)
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	6013      	str	r3, [r2, #0]
 8001692:	e007      	b.n	80016a4 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001694:	2301      	movs	r3, #1
 8001696:	73fb      	strb	r3, [r7, #15]
 8001698:	e004      	b.n	80016a4 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800169a:	2301      	movs	r3, #1
 800169c:	73fb      	strb	r3, [r7, #15]
 800169e:	e001      	b.n	80016a4 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80016a0:	2301      	movs	r3, #1
 80016a2:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80016a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80016a6:	4618      	mov	r0, r3
 80016a8:	3710      	adds	r7, #16
 80016aa:	46bd      	mov	sp, r7
 80016ac:	bd80      	pop	{r7, pc}
 80016ae:	bf00      	nop
 80016b0:	20000008 	.word	0x20000008
 80016b4:	20000000 	.word	0x20000000
 80016b8:	20000004 	.word	0x20000004

080016bc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80016bc:	b480      	push	{r7}
 80016be:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80016c0:	4b06      	ldr	r3, [pc, #24]	; (80016dc <HAL_IncTick+0x20>)
 80016c2:	781b      	ldrb	r3, [r3, #0]
 80016c4:	461a      	mov	r2, r3
 80016c6:	4b06      	ldr	r3, [pc, #24]	; (80016e0 <HAL_IncTick+0x24>)
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	4413      	add	r3, r2
 80016cc:	4a04      	ldr	r2, [pc, #16]	; (80016e0 <HAL_IncTick+0x24>)
 80016ce:	6013      	str	r3, [r2, #0]
}
 80016d0:	bf00      	nop
 80016d2:	46bd      	mov	sp, r7
 80016d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d8:	4770      	bx	lr
 80016da:	bf00      	nop
 80016dc:	20000008 	.word	0x20000008
 80016e0:	2000a2e0 	.word	0x2000a2e0

080016e4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80016e4:	b480      	push	{r7}
 80016e6:	af00      	add	r7, sp, #0
  return uwTick;
 80016e8:	4b03      	ldr	r3, [pc, #12]	; (80016f8 <HAL_GetTick+0x14>)
 80016ea:	681b      	ldr	r3, [r3, #0]
}
 80016ec:	4618      	mov	r0, r3
 80016ee:	46bd      	mov	sp, r7
 80016f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f4:	4770      	bx	lr
 80016f6:	bf00      	nop
 80016f8:	2000a2e0 	.word	0x2000a2e0

080016fc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80016fc:	b580      	push	{r7, lr}
 80016fe:	b084      	sub	sp, #16
 8001700:	af00      	add	r7, sp, #0
 8001702:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001704:	f7ff ffee 	bl	80016e4 <HAL_GetTick>
 8001708:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800170e:	68fb      	ldr	r3, [r7, #12]
 8001710:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001714:	d005      	beq.n	8001722 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001716:	4b0a      	ldr	r3, [pc, #40]	; (8001740 <HAL_Delay+0x44>)
 8001718:	781b      	ldrb	r3, [r3, #0]
 800171a:	461a      	mov	r2, r3
 800171c:	68fb      	ldr	r3, [r7, #12]
 800171e:	4413      	add	r3, r2
 8001720:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001722:	bf00      	nop
 8001724:	f7ff ffde 	bl	80016e4 <HAL_GetTick>
 8001728:	4602      	mov	r2, r0
 800172a:	68bb      	ldr	r3, [r7, #8]
 800172c:	1ad3      	subs	r3, r2, r3
 800172e:	68fa      	ldr	r2, [r7, #12]
 8001730:	429a      	cmp	r2, r3
 8001732:	d8f7      	bhi.n	8001724 <HAL_Delay+0x28>
  {
  }
}
 8001734:	bf00      	nop
 8001736:	bf00      	nop
 8001738:	3710      	adds	r7, #16
 800173a:	46bd      	mov	sp, r7
 800173c:	bd80      	pop	{r7, pc}
 800173e:	bf00      	nop
 8001740:	20000008 	.word	0x20000008

08001744 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001744:	b480      	push	{r7}
 8001746:	b085      	sub	sp, #20
 8001748:	af00      	add	r7, sp, #0
 800174a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	f003 0307 	and.w	r3, r3, #7
 8001752:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001754:	4b0c      	ldr	r3, [pc, #48]	; (8001788 <__NVIC_SetPriorityGrouping+0x44>)
 8001756:	68db      	ldr	r3, [r3, #12]
 8001758:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800175a:	68ba      	ldr	r2, [r7, #8]
 800175c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001760:	4013      	ands	r3, r2
 8001762:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001764:	68fb      	ldr	r3, [r7, #12]
 8001766:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001768:	68bb      	ldr	r3, [r7, #8]
 800176a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800176c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001770:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001774:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001776:	4a04      	ldr	r2, [pc, #16]	; (8001788 <__NVIC_SetPriorityGrouping+0x44>)
 8001778:	68bb      	ldr	r3, [r7, #8]
 800177a:	60d3      	str	r3, [r2, #12]
}
 800177c:	bf00      	nop
 800177e:	3714      	adds	r7, #20
 8001780:	46bd      	mov	sp, r7
 8001782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001786:	4770      	bx	lr
 8001788:	e000ed00 	.word	0xe000ed00

0800178c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800178c:	b480      	push	{r7}
 800178e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001790:	4b04      	ldr	r3, [pc, #16]	; (80017a4 <__NVIC_GetPriorityGrouping+0x18>)
 8001792:	68db      	ldr	r3, [r3, #12]
 8001794:	0a1b      	lsrs	r3, r3, #8
 8001796:	f003 0307 	and.w	r3, r3, #7
}
 800179a:	4618      	mov	r0, r3
 800179c:	46bd      	mov	sp, r7
 800179e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a2:	4770      	bx	lr
 80017a4:	e000ed00 	.word	0xe000ed00

080017a8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80017a8:	b480      	push	{r7}
 80017aa:	b083      	sub	sp, #12
 80017ac:	af00      	add	r7, sp, #0
 80017ae:	4603      	mov	r3, r0
 80017b0:	6039      	str	r1, [r7, #0]
 80017b2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80017b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	db0a      	blt.n	80017d2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017bc:	683b      	ldr	r3, [r7, #0]
 80017be:	b2da      	uxtb	r2, r3
 80017c0:	490c      	ldr	r1, [pc, #48]	; (80017f4 <__NVIC_SetPriority+0x4c>)
 80017c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017c6:	0112      	lsls	r2, r2, #4
 80017c8:	b2d2      	uxtb	r2, r2
 80017ca:	440b      	add	r3, r1
 80017cc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80017d0:	e00a      	b.n	80017e8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017d2:	683b      	ldr	r3, [r7, #0]
 80017d4:	b2da      	uxtb	r2, r3
 80017d6:	4908      	ldr	r1, [pc, #32]	; (80017f8 <__NVIC_SetPriority+0x50>)
 80017d8:	79fb      	ldrb	r3, [r7, #7]
 80017da:	f003 030f 	and.w	r3, r3, #15
 80017de:	3b04      	subs	r3, #4
 80017e0:	0112      	lsls	r2, r2, #4
 80017e2:	b2d2      	uxtb	r2, r2
 80017e4:	440b      	add	r3, r1
 80017e6:	761a      	strb	r2, [r3, #24]
}
 80017e8:	bf00      	nop
 80017ea:	370c      	adds	r7, #12
 80017ec:	46bd      	mov	sp, r7
 80017ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f2:	4770      	bx	lr
 80017f4:	e000e100 	.word	0xe000e100
 80017f8:	e000ed00 	.word	0xe000ed00

080017fc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80017fc:	b480      	push	{r7}
 80017fe:	b089      	sub	sp, #36	; 0x24
 8001800:	af00      	add	r7, sp, #0
 8001802:	60f8      	str	r0, [r7, #12]
 8001804:	60b9      	str	r1, [r7, #8]
 8001806:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001808:	68fb      	ldr	r3, [r7, #12]
 800180a:	f003 0307 	and.w	r3, r3, #7
 800180e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001810:	69fb      	ldr	r3, [r7, #28]
 8001812:	f1c3 0307 	rsb	r3, r3, #7
 8001816:	2b04      	cmp	r3, #4
 8001818:	bf28      	it	cs
 800181a:	2304      	movcs	r3, #4
 800181c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800181e:	69fb      	ldr	r3, [r7, #28]
 8001820:	3304      	adds	r3, #4
 8001822:	2b06      	cmp	r3, #6
 8001824:	d902      	bls.n	800182c <NVIC_EncodePriority+0x30>
 8001826:	69fb      	ldr	r3, [r7, #28]
 8001828:	3b03      	subs	r3, #3
 800182a:	e000      	b.n	800182e <NVIC_EncodePriority+0x32>
 800182c:	2300      	movs	r3, #0
 800182e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001830:	f04f 32ff 	mov.w	r2, #4294967295
 8001834:	69bb      	ldr	r3, [r7, #24]
 8001836:	fa02 f303 	lsl.w	r3, r2, r3
 800183a:	43da      	mvns	r2, r3
 800183c:	68bb      	ldr	r3, [r7, #8]
 800183e:	401a      	ands	r2, r3
 8001840:	697b      	ldr	r3, [r7, #20]
 8001842:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001844:	f04f 31ff 	mov.w	r1, #4294967295
 8001848:	697b      	ldr	r3, [r7, #20]
 800184a:	fa01 f303 	lsl.w	r3, r1, r3
 800184e:	43d9      	mvns	r1, r3
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001854:	4313      	orrs	r3, r2
         );
}
 8001856:	4618      	mov	r0, r3
 8001858:	3724      	adds	r7, #36	; 0x24
 800185a:	46bd      	mov	sp, r7
 800185c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001860:	4770      	bx	lr
	...

08001864 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001864:	b580      	push	{r7, lr}
 8001866:	b082      	sub	sp, #8
 8001868:	af00      	add	r7, sp, #0
 800186a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	3b01      	subs	r3, #1
 8001870:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001874:	d301      	bcc.n	800187a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001876:	2301      	movs	r3, #1
 8001878:	e00f      	b.n	800189a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800187a:	4a0a      	ldr	r2, [pc, #40]	; (80018a4 <SysTick_Config+0x40>)
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	3b01      	subs	r3, #1
 8001880:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001882:	210f      	movs	r1, #15
 8001884:	f04f 30ff 	mov.w	r0, #4294967295
 8001888:	f7ff ff8e 	bl	80017a8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800188c:	4b05      	ldr	r3, [pc, #20]	; (80018a4 <SysTick_Config+0x40>)
 800188e:	2200      	movs	r2, #0
 8001890:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001892:	4b04      	ldr	r3, [pc, #16]	; (80018a4 <SysTick_Config+0x40>)
 8001894:	2207      	movs	r2, #7
 8001896:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001898:	2300      	movs	r3, #0
}
 800189a:	4618      	mov	r0, r3
 800189c:	3708      	adds	r7, #8
 800189e:	46bd      	mov	sp, r7
 80018a0:	bd80      	pop	{r7, pc}
 80018a2:	bf00      	nop
 80018a4:	e000e010 	.word	0xe000e010

080018a8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018a8:	b580      	push	{r7, lr}
 80018aa:	b082      	sub	sp, #8
 80018ac:	af00      	add	r7, sp, #0
 80018ae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80018b0:	6878      	ldr	r0, [r7, #4]
 80018b2:	f7ff ff47 	bl	8001744 <__NVIC_SetPriorityGrouping>
}
 80018b6:	bf00      	nop
 80018b8:	3708      	adds	r7, #8
 80018ba:	46bd      	mov	sp, r7
 80018bc:	bd80      	pop	{r7, pc}

080018be <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80018be:	b580      	push	{r7, lr}
 80018c0:	b086      	sub	sp, #24
 80018c2:	af00      	add	r7, sp, #0
 80018c4:	4603      	mov	r3, r0
 80018c6:	60b9      	str	r1, [r7, #8]
 80018c8:	607a      	str	r2, [r7, #4]
 80018ca:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80018cc:	2300      	movs	r3, #0
 80018ce:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80018d0:	f7ff ff5c 	bl	800178c <__NVIC_GetPriorityGrouping>
 80018d4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80018d6:	687a      	ldr	r2, [r7, #4]
 80018d8:	68b9      	ldr	r1, [r7, #8]
 80018da:	6978      	ldr	r0, [r7, #20]
 80018dc:	f7ff ff8e 	bl	80017fc <NVIC_EncodePriority>
 80018e0:	4602      	mov	r2, r0
 80018e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80018e6:	4611      	mov	r1, r2
 80018e8:	4618      	mov	r0, r3
 80018ea:	f7ff ff5d 	bl	80017a8 <__NVIC_SetPriority>
}
 80018ee:	bf00      	nop
 80018f0:	3718      	adds	r7, #24
 80018f2:	46bd      	mov	sp, r7
 80018f4:	bd80      	pop	{r7, pc}

080018f6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80018f6:	b580      	push	{r7, lr}
 80018f8:	b082      	sub	sp, #8
 80018fa:	af00      	add	r7, sp, #0
 80018fc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80018fe:	6878      	ldr	r0, [r7, #4]
 8001900:	f7ff ffb0 	bl	8001864 <SysTick_Config>
 8001904:	4603      	mov	r3, r0
}
 8001906:	4618      	mov	r0, r3
 8001908:	3708      	adds	r7, #8
 800190a:	46bd      	mov	sp, r7
 800190c:	bd80      	pop	{r7, pc}
	...

08001910 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001910:	b480      	push	{r7}
 8001912:	b087      	sub	sp, #28
 8001914:	af00      	add	r7, sp, #0
 8001916:	6078      	str	r0, [r7, #4]
 8001918:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800191a:	2300      	movs	r3, #0
 800191c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800191e:	e17f      	b.n	8001c20 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001920:	683b      	ldr	r3, [r7, #0]
 8001922:	681a      	ldr	r2, [r3, #0]
 8001924:	2101      	movs	r1, #1
 8001926:	697b      	ldr	r3, [r7, #20]
 8001928:	fa01 f303 	lsl.w	r3, r1, r3
 800192c:	4013      	ands	r3, r2
 800192e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001930:	68fb      	ldr	r3, [r7, #12]
 8001932:	2b00      	cmp	r3, #0
 8001934:	f000 8171 	beq.w	8001c1a <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001938:	683b      	ldr	r3, [r7, #0]
 800193a:	685b      	ldr	r3, [r3, #4]
 800193c:	f003 0303 	and.w	r3, r3, #3
 8001940:	2b01      	cmp	r3, #1
 8001942:	d005      	beq.n	8001950 <HAL_GPIO_Init+0x40>
 8001944:	683b      	ldr	r3, [r7, #0]
 8001946:	685b      	ldr	r3, [r3, #4]
 8001948:	f003 0303 	and.w	r3, r3, #3
 800194c:	2b02      	cmp	r3, #2
 800194e:	d130      	bne.n	80019b2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	689b      	ldr	r3, [r3, #8]
 8001954:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001956:	697b      	ldr	r3, [r7, #20]
 8001958:	005b      	lsls	r3, r3, #1
 800195a:	2203      	movs	r2, #3
 800195c:	fa02 f303 	lsl.w	r3, r2, r3
 8001960:	43db      	mvns	r3, r3
 8001962:	693a      	ldr	r2, [r7, #16]
 8001964:	4013      	ands	r3, r2
 8001966:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001968:	683b      	ldr	r3, [r7, #0]
 800196a:	68da      	ldr	r2, [r3, #12]
 800196c:	697b      	ldr	r3, [r7, #20]
 800196e:	005b      	lsls	r3, r3, #1
 8001970:	fa02 f303 	lsl.w	r3, r2, r3
 8001974:	693a      	ldr	r2, [r7, #16]
 8001976:	4313      	orrs	r3, r2
 8001978:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	693a      	ldr	r2, [r7, #16]
 800197e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	685b      	ldr	r3, [r3, #4]
 8001984:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001986:	2201      	movs	r2, #1
 8001988:	697b      	ldr	r3, [r7, #20]
 800198a:	fa02 f303 	lsl.w	r3, r2, r3
 800198e:	43db      	mvns	r3, r3
 8001990:	693a      	ldr	r2, [r7, #16]
 8001992:	4013      	ands	r3, r2
 8001994:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001996:	683b      	ldr	r3, [r7, #0]
 8001998:	685b      	ldr	r3, [r3, #4]
 800199a:	091b      	lsrs	r3, r3, #4
 800199c:	f003 0201 	and.w	r2, r3, #1
 80019a0:	697b      	ldr	r3, [r7, #20]
 80019a2:	fa02 f303 	lsl.w	r3, r2, r3
 80019a6:	693a      	ldr	r2, [r7, #16]
 80019a8:	4313      	orrs	r3, r2
 80019aa:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	693a      	ldr	r2, [r7, #16]
 80019b0:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80019b2:	683b      	ldr	r3, [r7, #0]
 80019b4:	685b      	ldr	r3, [r3, #4]
 80019b6:	f003 0303 	and.w	r3, r3, #3
 80019ba:	2b03      	cmp	r3, #3
 80019bc:	d118      	bne.n	80019f0 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80019c2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80019c4:	2201      	movs	r2, #1
 80019c6:	697b      	ldr	r3, [r7, #20]
 80019c8:	fa02 f303 	lsl.w	r3, r2, r3
 80019cc:	43db      	mvns	r3, r3
 80019ce:	693a      	ldr	r2, [r7, #16]
 80019d0:	4013      	ands	r3, r2
 80019d2:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 80019d4:	683b      	ldr	r3, [r7, #0]
 80019d6:	685b      	ldr	r3, [r3, #4]
 80019d8:	08db      	lsrs	r3, r3, #3
 80019da:	f003 0201 	and.w	r2, r3, #1
 80019de:	697b      	ldr	r3, [r7, #20]
 80019e0:	fa02 f303 	lsl.w	r3, r2, r3
 80019e4:	693a      	ldr	r2, [r7, #16]
 80019e6:	4313      	orrs	r3, r2
 80019e8:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	693a      	ldr	r2, [r7, #16]
 80019ee:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80019f0:	683b      	ldr	r3, [r7, #0]
 80019f2:	685b      	ldr	r3, [r3, #4]
 80019f4:	f003 0303 	and.w	r3, r3, #3
 80019f8:	2b03      	cmp	r3, #3
 80019fa:	d017      	beq.n	8001a2c <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	68db      	ldr	r3, [r3, #12]
 8001a00:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001a02:	697b      	ldr	r3, [r7, #20]
 8001a04:	005b      	lsls	r3, r3, #1
 8001a06:	2203      	movs	r2, #3
 8001a08:	fa02 f303 	lsl.w	r3, r2, r3
 8001a0c:	43db      	mvns	r3, r3
 8001a0e:	693a      	ldr	r2, [r7, #16]
 8001a10:	4013      	ands	r3, r2
 8001a12:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001a14:	683b      	ldr	r3, [r7, #0]
 8001a16:	689a      	ldr	r2, [r3, #8]
 8001a18:	697b      	ldr	r3, [r7, #20]
 8001a1a:	005b      	lsls	r3, r3, #1
 8001a1c:	fa02 f303 	lsl.w	r3, r2, r3
 8001a20:	693a      	ldr	r2, [r7, #16]
 8001a22:	4313      	orrs	r3, r2
 8001a24:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	693a      	ldr	r2, [r7, #16]
 8001a2a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001a2c:	683b      	ldr	r3, [r7, #0]
 8001a2e:	685b      	ldr	r3, [r3, #4]
 8001a30:	f003 0303 	and.w	r3, r3, #3
 8001a34:	2b02      	cmp	r3, #2
 8001a36:	d123      	bne.n	8001a80 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001a38:	697b      	ldr	r3, [r7, #20]
 8001a3a:	08da      	lsrs	r2, r3, #3
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	3208      	adds	r2, #8
 8001a40:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001a44:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001a46:	697b      	ldr	r3, [r7, #20]
 8001a48:	f003 0307 	and.w	r3, r3, #7
 8001a4c:	009b      	lsls	r3, r3, #2
 8001a4e:	220f      	movs	r2, #15
 8001a50:	fa02 f303 	lsl.w	r3, r2, r3
 8001a54:	43db      	mvns	r3, r3
 8001a56:	693a      	ldr	r2, [r7, #16]
 8001a58:	4013      	ands	r3, r2
 8001a5a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001a5c:	683b      	ldr	r3, [r7, #0]
 8001a5e:	691a      	ldr	r2, [r3, #16]
 8001a60:	697b      	ldr	r3, [r7, #20]
 8001a62:	f003 0307 	and.w	r3, r3, #7
 8001a66:	009b      	lsls	r3, r3, #2
 8001a68:	fa02 f303 	lsl.w	r3, r2, r3
 8001a6c:	693a      	ldr	r2, [r7, #16]
 8001a6e:	4313      	orrs	r3, r2
 8001a70:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001a72:	697b      	ldr	r3, [r7, #20]
 8001a74:	08da      	lsrs	r2, r3, #3
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	3208      	adds	r2, #8
 8001a7a:	6939      	ldr	r1, [r7, #16]
 8001a7c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001a86:	697b      	ldr	r3, [r7, #20]
 8001a88:	005b      	lsls	r3, r3, #1
 8001a8a:	2203      	movs	r2, #3
 8001a8c:	fa02 f303 	lsl.w	r3, r2, r3
 8001a90:	43db      	mvns	r3, r3
 8001a92:	693a      	ldr	r2, [r7, #16]
 8001a94:	4013      	ands	r3, r2
 8001a96:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001a98:	683b      	ldr	r3, [r7, #0]
 8001a9a:	685b      	ldr	r3, [r3, #4]
 8001a9c:	f003 0203 	and.w	r2, r3, #3
 8001aa0:	697b      	ldr	r3, [r7, #20]
 8001aa2:	005b      	lsls	r3, r3, #1
 8001aa4:	fa02 f303 	lsl.w	r3, r2, r3
 8001aa8:	693a      	ldr	r2, [r7, #16]
 8001aaa:	4313      	orrs	r3, r2
 8001aac:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	693a      	ldr	r2, [r7, #16]
 8001ab2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001ab4:	683b      	ldr	r3, [r7, #0]
 8001ab6:	685b      	ldr	r3, [r3, #4]
 8001ab8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	f000 80ac 	beq.w	8001c1a <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ac2:	4b5f      	ldr	r3, [pc, #380]	; (8001c40 <HAL_GPIO_Init+0x330>)
 8001ac4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001ac6:	4a5e      	ldr	r2, [pc, #376]	; (8001c40 <HAL_GPIO_Init+0x330>)
 8001ac8:	f043 0301 	orr.w	r3, r3, #1
 8001acc:	6613      	str	r3, [r2, #96]	; 0x60
 8001ace:	4b5c      	ldr	r3, [pc, #368]	; (8001c40 <HAL_GPIO_Init+0x330>)
 8001ad0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001ad2:	f003 0301 	and.w	r3, r3, #1
 8001ad6:	60bb      	str	r3, [r7, #8]
 8001ad8:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001ada:	4a5a      	ldr	r2, [pc, #360]	; (8001c44 <HAL_GPIO_Init+0x334>)
 8001adc:	697b      	ldr	r3, [r7, #20]
 8001ade:	089b      	lsrs	r3, r3, #2
 8001ae0:	3302      	adds	r3, #2
 8001ae2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ae6:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001ae8:	697b      	ldr	r3, [r7, #20]
 8001aea:	f003 0303 	and.w	r3, r3, #3
 8001aee:	009b      	lsls	r3, r3, #2
 8001af0:	220f      	movs	r2, #15
 8001af2:	fa02 f303 	lsl.w	r3, r2, r3
 8001af6:	43db      	mvns	r3, r3
 8001af8:	693a      	ldr	r2, [r7, #16]
 8001afa:	4013      	ands	r3, r2
 8001afc:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001b04:	d025      	beq.n	8001b52 <HAL_GPIO_Init+0x242>
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	4a4f      	ldr	r2, [pc, #316]	; (8001c48 <HAL_GPIO_Init+0x338>)
 8001b0a:	4293      	cmp	r3, r2
 8001b0c:	d01f      	beq.n	8001b4e <HAL_GPIO_Init+0x23e>
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	4a4e      	ldr	r2, [pc, #312]	; (8001c4c <HAL_GPIO_Init+0x33c>)
 8001b12:	4293      	cmp	r3, r2
 8001b14:	d019      	beq.n	8001b4a <HAL_GPIO_Init+0x23a>
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	4a4d      	ldr	r2, [pc, #308]	; (8001c50 <HAL_GPIO_Init+0x340>)
 8001b1a:	4293      	cmp	r3, r2
 8001b1c:	d013      	beq.n	8001b46 <HAL_GPIO_Init+0x236>
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	4a4c      	ldr	r2, [pc, #304]	; (8001c54 <HAL_GPIO_Init+0x344>)
 8001b22:	4293      	cmp	r3, r2
 8001b24:	d00d      	beq.n	8001b42 <HAL_GPIO_Init+0x232>
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	4a4b      	ldr	r2, [pc, #300]	; (8001c58 <HAL_GPIO_Init+0x348>)
 8001b2a:	4293      	cmp	r3, r2
 8001b2c:	d007      	beq.n	8001b3e <HAL_GPIO_Init+0x22e>
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	4a4a      	ldr	r2, [pc, #296]	; (8001c5c <HAL_GPIO_Init+0x34c>)
 8001b32:	4293      	cmp	r3, r2
 8001b34:	d101      	bne.n	8001b3a <HAL_GPIO_Init+0x22a>
 8001b36:	2306      	movs	r3, #6
 8001b38:	e00c      	b.n	8001b54 <HAL_GPIO_Init+0x244>
 8001b3a:	2307      	movs	r3, #7
 8001b3c:	e00a      	b.n	8001b54 <HAL_GPIO_Init+0x244>
 8001b3e:	2305      	movs	r3, #5
 8001b40:	e008      	b.n	8001b54 <HAL_GPIO_Init+0x244>
 8001b42:	2304      	movs	r3, #4
 8001b44:	e006      	b.n	8001b54 <HAL_GPIO_Init+0x244>
 8001b46:	2303      	movs	r3, #3
 8001b48:	e004      	b.n	8001b54 <HAL_GPIO_Init+0x244>
 8001b4a:	2302      	movs	r3, #2
 8001b4c:	e002      	b.n	8001b54 <HAL_GPIO_Init+0x244>
 8001b4e:	2301      	movs	r3, #1
 8001b50:	e000      	b.n	8001b54 <HAL_GPIO_Init+0x244>
 8001b52:	2300      	movs	r3, #0
 8001b54:	697a      	ldr	r2, [r7, #20]
 8001b56:	f002 0203 	and.w	r2, r2, #3
 8001b5a:	0092      	lsls	r2, r2, #2
 8001b5c:	4093      	lsls	r3, r2
 8001b5e:	693a      	ldr	r2, [r7, #16]
 8001b60:	4313      	orrs	r3, r2
 8001b62:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001b64:	4937      	ldr	r1, [pc, #220]	; (8001c44 <HAL_GPIO_Init+0x334>)
 8001b66:	697b      	ldr	r3, [r7, #20]
 8001b68:	089b      	lsrs	r3, r3, #2
 8001b6a:	3302      	adds	r3, #2
 8001b6c:	693a      	ldr	r2, [r7, #16]
 8001b6e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001b72:	4b3b      	ldr	r3, [pc, #236]	; (8001c60 <HAL_GPIO_Init+0x350>)
 8001b74:	689b      	ldr	r3, [r3, #8]
 8001b76:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b78:	68fb      	ldr	r3, [r7, #12]
 8001b7a:	43db      	mvns	r3, r3
 8001b7c:	693a      	ldr	r2, [r7, #16]
 8001b7e:	4013      	ands	r3, r2
 8001b80:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001b82:	683b      	ldr	r3, [r7, #0]
 8001b84:	685b      	ldr	r3, [r3, #4]
 8001b86:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d003      	beq.n	8001b96 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8001b8e:	693a      	ldr	r2, [r7, #16]
 8001b90:	68fb      	ldr	r3, [r7, #12]
 8001b92:	4313      	orrs	r3, r2
 8001b94:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001b96:	4a32      	ldr	r2, [pc, #200]	; (8001c60 <HAL_GPIO_Init+0x350>)
 8001b98:	693b      	ldr	r3, [r7, #16]
 8001b9a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001b9c:	4b30      	ldr	r3, [pc, #192]	; (8001c60 <HAL_GPIO_Init+0x350>)
 8001b9e:	68db      	ldr	r3, [r3, #12]
 8001ba0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001ba2:	68fb      	ldr	r3, [r7, #12]
 8001ba4:	43db      	mvns	r3, r3
 8001ba6:	693a      	ldr	r2, [r7, #16]
 8001ba8:	4013      	ands	r3, r2
 8001baa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001bac:	683b      	ldr	r3, [r7, #0]
 8001bae:	685b      	ldr	r3, [r3, #4]
 8001bb0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d003      	beq.n	8001bc0 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001bb8:	693a      	ldr	r2, [r7, #16]
 8001bba:	68fb      	ldr	r3, [r7, #12]
 8001bbc:	4313      	orrs	r3, r2
 8001bbe:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001bc0:	4a27      	ldr	r2, [pc, #156]	; (8001c60 <HAL_GPIO_Init+0x350>)
 8001bc2:	693b      	ldr	r3, [r7, #16]
 8001bc4:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001bc6:	4b26      	ldr	r3, [pc, #152]	; (8001c60 <HAL_GPIO_Init+0x350>)
 8001bc8:	685b      	ldr	r3, [r3, #4]
 8001bca:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001bcc:	68fb      	ldr	r3, [r7, #12]
 8001bce:	43db      	mvns	r3, r3
 8001bd0:	693a      	ldr	r2, [r7, #16]
 8001bd2:	4013      	ands	r3, r2
 8001bd4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001bd6:	683b      	ldr	r3, [r7, #0]
 8001bd8:	685b      	ldr	r3, [r3, #4]
 8001bda:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d003      	beq.n	8001bea <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8001be2:	693a      	ldr	r2, [r7, #16]
 8001be4:	68fb      	ldr	r3, [r7, #12]
 8001be6:	4313      	orrs	r3, r2
 8001be8:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001bea:	4a1d      	ldr	r2, [pc, #116]	; (8001c60 <HAL_GPIO_Init+0x350>)
 8001bec:	693b      	ldr	r3, [r7, #16]
 8001bee:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001bf0:	4b1b      	ldr	r3, [pc, #108]	; (8001c60 <HAL_GPIO_Init+0x350>)
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001bf6:	68fb      	ldr	r3, [r7, #12]
 8001bf8:	43db      	mvns	r3, r3
 8001bfa:	693a      	ldr	r2, [r7, #16]
 8001bfc:	4013      	ands	r3, r2
 8001bfe:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001c00:	683b      	ldr	r3, [r7, #0]
 8001c02:	685b      	ldr	r3, [r3, #4]
 8001c04:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d003      	beq.n	8001c14 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8001c0c:	693a      	ldr	r2, [r7, #16]
 8001c0e:	68fb      	ldr	r3, [r7, #12]
 8001c10:	4313      	orrs	r3, r2
 8001c12:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001c14:	4a12      	ldr	r2, [pc, #72]	; (8001c60 <HAL_GPIO_Init+0x350>)
 8001c16:	693b      	ldr	r3, [r7, #16]
 8001c18:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001c1a:	697b      	ldr	r3, [r7, #20]
 8001c1c:	3301      	adds	r3, #1
 8001c1e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001c20:	683b      	ldr	r3, [r7, #0]
 8001c22:	681a      	ldr	r2, [r3, #0]
 8001c24:	697b      	ldr	r3, [r7, #20]
 8001c26:	fa22 f303 	lsr.w	r3, r2, r3
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	f47f ae78 	bne.w	8001920 <HAL_GPIO_Init+0x10>
  }
}
 8001c30:	bf00      	nop
 8001c32:	bf00      	nop
 8001c34:	371c      	adds	r7, #28
 8001c36:	46bd      	mov	sp, r7
 8001c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c3c:	4770      	bx	lr
 8001c3e:	bf00      	nop
 8001c40:	40021000 	.word	0x40021000
 8001c44:	40010000 	.word	0x40010000
 8001c48:	48000400 	.word	0x48000400
 8001c4c:	48000800 	.word	0x48000800
 8001c50:	48000c00 	.word	0x48000c00
 8001c54:	48001000 	.word	0x48001000
 8001c58:	48001400 	.word	0x48001400
 8001c5c:	48001800 	.word	0x48001800
 8001c60:	40010400 	.word	0x40010400

08001c64 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001c64:	b480      	push	{r7}
 8001c66:	b083      	sub	sp, #12
 8001c68:	af00      	add	r7, sp, #0
 8001c6a:	6078      	str	r0, [r7, #4]
 8001c6c:	460b      	mov	r3, r1
 8001c6e:	807b      	strh	r3, [r7, #2]
 8001c70:	4613      	mov	r3, r2
 8001c72:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001c74:	787b      	ldrb	r3, [r7, #1]
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d003      	beq.n	8001c82 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001c7a:	887a      	ldrh	r2, [r7, #2]
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001c80:	e002      	b.n	8001c88 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001c82:	887a      	ldrh	r2, [r7, #2]
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001c88:	bf00      	nop
 8001c8a:	370c      	adds	r7, #12
 8001c8c:	46bd      	mov	sp, r7
 8001c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c92:	4770      	bx	lr

08001c94 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001c94:	b580      	push	{r7, lr}
 8001c96:	b082      	sub	sp, #8
 8001c98:	af00      	add	r7, sp, #0
 8001c9a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d101      	bne.n	8001ca6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001ca2:	2301      	movs	r3, #1
 8001ca4:	e081      	b.n	8001daa <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001cac:	b2db      	uxtb	r3, r3
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d106      	bne.n	8001cc0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	2200      	movs	r2, #0
 8001cb6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001cba:	6878      	ldr	r0, [r7, #4]
 8001cbc:	f7ff f800 	bl	8000cc0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	2224      	movs	r2, #36	; 0x24
 8001cc4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	681a      	ldr	r2, [r3, #0]
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	f022 0201 	bic.w	r2, r2, #1
 8001cd6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	685a      	ldr	r2, [r3, #4]
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001ce4:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	689a      	ldr	r2, [r3, #8]
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001cf4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	68db      	ldr	r3, [r3, #12]
 8001cfa:	2b01      	cmp	r3, #1
 8001cfc:	d107      	bne.n	8001d0e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	689a      	ldr	r2, [r3, #8]
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001d0a:	609a      	str	r2, [r3, #8]
 8001d0c:	e006      	b.n	8001d1c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	689a      	ldr	r2, [r3, #8]
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8001d1a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	68db      	ldr	r3, [r3, #12]
 8001d20:	2b02      	cmp	r3, #2
 8001d22:	d104      	bne.n	8001d2e <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001d2c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	685b      	ldr	r3, [r3, #4]
 8001d34:	687a      	ldr	r2, [r7, #4]
 8001d36:	6812      	ldr	r2, [r2, #0]
 8001d38:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001d3c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001d40:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	68da      	ldr	r2, [r3, #12]
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001d50:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	691a      	ldr	r2, [r3, #16]
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	695b      	ldr	r3, [r3, #20]
 8001d5a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	699b      	ldr	r3, [r3, #24]
 8001d62:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	430a      	orrs	r2, r1
 8001d6a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	69d9      	ldr	r1, [r3, #28]
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	6a1a      	ldr	r2, [r3, #32]
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	430a      	orrs	r2, r1
 8001d7a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	681a      	ldr	r2, [r3, #0]
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	f042 0201 	orr.w	r2, r2, #1
 8001d8a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	2200      	movs	r2, #0
 8001d90:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	2220      	movs	r2, #32
 8001d96:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	2200      	movs	r2, #0
 8001d9e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	2200      	movs	r2, #0
 8001da4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8001da8:	2300      	movs	r3, #0
}
 8001daa:	4618      	mov	r0, r3
 8001dac:	3708      	adds	r7, #8
 8001dae:	46bd      	mov	sp, r7
 8001db0:	bd80      	pop	{r7, pc}

08001db2 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8001db2:	b480      	push	{r7}
 8001db4:	b083      	sub	sp, #12
 8001db6:	af00      	add	r7, sp, #0
 8001db8:	6078      	str	r0, [r7, #4]
 8001dba:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001dc2:	b2db      	uxtb	r3, r3
 8001dc4:	2b20      	cmp	r3, #32
 8001dc6:	d138      	bne.n	8001e3a <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001dce:	2b01      	cmp	r3, #1
 8001dd0:	d101      	bne.n	8001dd6 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8001dd2:	2302      	movs	r3, #2
 8001dd4:	e032      	b.n	8001e3c <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	2201      	movs	r2, #1
 8001dda:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	2224      	movs	r2, #36	; 0x24
 8001de2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	681a      	ldr	r2, [r3, #0]
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	f022 0201 	bic.w	r2, r2, #1
 8001df4:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	681a      	ldr	r2, [r3, #0]
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8001e04:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	6819      	ldr	r1, [r3, #0]
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	683a      	ldr	r2, [r7, #0]
 8001e12:	430a      	orrs	r2, r1
 8001e14:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	681a      	ldr	r2, [r3, #0]
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	f042 0201 	orr.w	r2, r2, #1
 8001e24:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	2220      	movs	r2, #32
 8001e2a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	2200      	movs	r2, #0
 8001e32:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8001e36:	2300      	movs	r3, #0
 8001e38:	e000      	b.n	8001e3c <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8001e3a:	2302      	movs	r3, #2
  }
}
 8001e3c:	4618      	mov	r0, r3
 8001e3e:	370c      	adds	r7, #12
 8001e40:	46bd      	mov	sp, r7
 8001e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e46:	4770      	bx	lr

08001e48 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8001e48:	b480      	push	{r7}
 8001e4a:	b085      	sub	sp, #20
 8001e4c:	af00      	add	r7, sp, #0
 8001e4e:	6078      	str	r0, [r7, #4]
 8001e50:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001e58:	b2db      	uxtb	r3, r3
 8001e5a:	2b20      	cmp	r3, #32
 8001e5c:	d139      	bne.n	8001ed2 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001e64:	2b01      	cmp	r3, #1
 8001e66:	d101      	bne.n	8001e6c <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8001e68:	2302      	movs	r3, #2
 8001e6a:	e033      	b.n	8001ed4 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	2201      	movs	r2, #1
 8001e70:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	2224      	movs	r2, #36	; 0x24
 8001e78:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	681a      	ldr	r2, [r3, #0]
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	f022 0201 	bic.w	r2, r2, #1
 8001e8a:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8001e94:	68fb      	ldr	r3, [r7, #12]
 8001e96:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001e9a:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8001e9c:	683b      	ldr	r3, [r7, #0]
 8001e9e:	021b      	lsls	r3, r3, #8
 8001ea0:	68fa      	ldr	r2, [r7, #12]
 8001ea2:	4313      	orrs	r3, r2
 8001ea4:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	68fa      	ldr	r2, [r7, #12]
 8001eac:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	681a      	ldr	r2, [r3, #0]
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	f042 0201 	orr.w	r2, r2, #1
 8001ebc:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	2220      	movs	r2, #32
 8001ec2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	2200      	movs	r2, #0
 8001eca:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8001ece:	2300      	movs	r3, #0
 8001ed0:	e000      	b.n	8001ed4 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8001ed2:	2302      	movs	r3, #2
  }
}
 8001ed4:	4618      	mov	r0, r3
 8001ed6:	3714      	adds	r7, #20
 8001ed8:	46bd      	mov	sp, r7
 8001eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ede:	4770      	bx	lr

08001ee0 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001ee0:	b480      	push	{r7}
 8001ee2:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001ee4:	4b04      	ldr	r3, [pc, #16]	; (8001ef8 <HAL_PWREx_GetVoltageRange+0x18>)
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8001eec:	4618      	mov	r0, r3
 8001eee:	46bd      	mov	sp, r7
 8001ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef4:	4770      	bx	lr
 8001ef6:	bf00      	nop
 8001ef8:	40007000 	.word	0x40007000

08001efc <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001efc:	b480      	push	{r7}
 8001efe:	b085      	sub	sp, #20
 8001f00:	af00      	add	r7, sp, #0
 8001f02:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001f0a:	d130      	bne.n	8001f6e <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001f0c:	4b23      	ldr	r3, [pc, #140]	; (8001f9c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001f14:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001f18:	d038      	beq.n	8001f8c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001f1a:	4b20      	ldr	r3, [pc, #128]	; (8001f9c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001f22:	4a1e      	ldr	r2, [pc, #120]	; (8001f9c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001f24:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001f28:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001f2a:	4b1d      	ldr	r3, [pc, #116]	; (8001fa0 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	2232      	movs	r2, #50	; 0x32
 8001f30:	fb02 f303 	mul.w	r3, r2, r3
 8001f34:	4a1b      	ldr	r2, [pc, #108]	; (8001fa4 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8001f36:	fba2 2303 	umull	r2, r3, r2, r3
 8001f3a:	0c9b      	lsrs	r3, r3, #18
 8001f3c:	3301      	adds	r3, #1
 8001f3e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001f40:	e002      	b.n	8001f48 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	3b01      	subs	r3, #1
 8001f46:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001f48:	4b14      	ldr	r3, [pc, #80]	; (8001f9c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001f4a:	695b      	ldr	r3, [r3, #20]
 8001f4c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001f50:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001f54:	d102      	bne.n	8001f5c <HAL_PWREx_ControlVoltageScaling+0x60>
 8001f56:	68fb      	ldr	r3, [r7, #12]
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d1f2      	bne.n	8001f42 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001f5c:	4b0f      	ldr	r3, [pc, #60]	; (8001f9c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001f5e:	695b      	ldr	r3, [r3, #20]
 8001f60:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001f64:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001f68:	d110      	bne.n	8001f8c <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8001f6a:	2303      	movs	r3, #3
 8001f6c:	e00f      	b.n	8001f8e <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8001f6e:	4b0b      	ldr	r3, [pc, #44]	; (8001f9c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001f76:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001f7a:	d007      	beq.n	8001f8c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001f7c:	4b07      	ldr	r3, [pc, #28]	; (8001f9c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001f84:	4a05      	ldr	r2, [pc, #20]	; (8001f9c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001f86:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001f8a:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001f8c:	2300      	movs	r3, #0
}
 8001f8e:	4618      	mov	r0, r3
 8001f90:	3714      	adds	r7, #20
 8001f92:	46bd      	mov	sp, r7
 8001f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f98:	4770      	bx	lr
 8001f9a:	bf00      	nop
 8001f9c:	40007000 	.word	0x40007000
 8001fa0:	20000000 	.word	0x20000000
 8001fa4:	431bde83 	.word	0x431bde83

08001fa8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001fa8:	b580      	push	{r7, lr}
 8001faa:	b088      	sub	sp, #32
 8001fac:	af00      	add	r7, sp, #0
 8001fae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d101      	bne.n	8001fba <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001fb6:	2301      	movs	r3, #1
 8001fb8:	e3ca      	b.n	8002750 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001fba:	4b97      	ldr	r3, [pc, #604]	; (8002218 <HAL_RCC_OscConfig+0x270>)
 8001fbc:	689b      	ldr	r3, [r3, #8]
 8001fbe:	f003 030c 	and.w	r3, r3, #12
 8001fc2:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001fc4:	4b94      	ldr	r3, [pc, #592]	; (8002218 <HAL_RCC_OscConfig+0x270>)
 8001fc6:	68db      	ldr	r3, [r3, #12]
 8001fc8:	f003 0303 	and.w	r3, r3, #3
 8001fcc:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	f003 0310 	and.w	r3, r3, #16
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	f000 80e4 	beq.w	80021a4 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001fdc:	69bb      	ldr	r3, [r7, #24]
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d007      	beq.n	8001ff2 <HAL_RCC_OscConfig+0x4a>
 8001fe2:	69bb      	ldr	r3, [r7, #24]
 8001fe4:	2b0c      	cmp	r3, #12
 8001fe6:	f040 808b 	bne.w	8002100 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001fea:	697b      	ldr	r3, [r7, #20]
 8001fec:	2b01      	cmp	r3, #1
 8001fee:	f040 8087 	bne.w	8002100 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001ff2:	4b89      	ldr	r3, [pc, #548]	; (8002218 <HAL_RCC_OscConfig+0x270>)
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	f003 0302 	and.w	r3, r3, #2
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d005      	beq.n	800200a <HAL_RCC_OscConfig+0x62>
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	699b      	ldr	r3, [r3, #24]
 8002002:	2b00      	cmp	r3, #0
 8002004:	d101      	bne.n	800200a <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8002006:	2301      	movs	r3, #1
 8002008:	e3a2      	b.n	8002750 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	6a1a      	ldr	r2, [r3, #32]
 800200e:	4b82      	ldr	r3, [pc, #520]	; (8002218 <HAL_RCC_OscConfig+0x270>)
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	f003 0308 	and.w	r3, r3, #8
 8002016:	2b00      	cmp	r3, #0
 8002018:	d004      	beq.n	8002024 <HAL_RCC_OscConfig+0x7c>
 800201a:	4b7f      	ldr	r3, [pc, #508]	; (8002218 <HAL_RCC_OscConfig+0x270>)
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002022:	e005      	b.n	8002030 <HAL_RCC_OscConfig+0x88>
 8002024:	4b7c      	ldr	r3, [pc, #496]	; (8002218 <HAL_RCC_OscConfig+0x270>)
 8002026:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800202a:	091b      	lsrs	r3, r3, #4
 800202c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002030:	4293      	cmp	r3, r2
 8002032:	d223      	bcs.n	800207c <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	6a1b      	ldr	r3, [r3, #32]
 8002038:	4618      	mov	r0, r3
 800203a:	f000 fd1d 	bl	8002a78 <RCC_SetFlashLatencyFromMSIRange>
 800203e:	4603      	mov	r3, r0
 8002040:	2b00      	cmp	r3, #0
 8002042:	d001      	beq.n	8002048 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8002044:	2301      	movs	r3, #1
 8002046:	e383      	b.n	8002750 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002048:	4b73      	ldr	r3, [pc, #460]	; (8002218 <HAL_RCC_OscConfig+0x270>)
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	4a72      	ldr	r2, [pc, #456]	; (8002218 <HAL_RCC_OscConfig+0x270>)
 800204e:	f043 0308 	orr.w	r3, r3, #8
 8002052:	6013      	str	r3, [r2, #0]
 8002054:	4b70      	ldr	r3, [pc, #448]	; (8002218 <HAL_RCC_OscConfig+0x270>)
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	6a1b      	ldr	r3, [r3, #32]
 8002060:	496d      	ldr	r1, [pc, #436]	; (8002218 <HAL_RCC_OscConfig+0x270>)
 8002062:	4313      	orrs	r3, r2
 8002064:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002066:	4b6c      	ldr	r3, [pc, #432]	; (8002218 <HAL_RCC_OscConfig+0x270>)
 8002068:	685b      	ldr	r3, [r3, #4]
 800206a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	69db      	ldr	r3, [r3, #28]
 8002072:	021b      	lsls	r3, r3, #8
 8002074:	4968      	ldr	r1, [pc, #416]	; (8002218 <HAL_RCC_OscConfig+0x270>)
 8002076:	4313      	orrs	r3, r2
 8002078:	604b      	str	r3, [r1, #4]
 800207a:	e025      	b.n	80020c8 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800207c:	4b66      	ldr	r3, [pc, #408]	; (8002218 <HAL_RCC_OscConfig+0x270>)
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	4a65      	ldr	r2, [pc, #404]	; (8002218 <HAL_RCC_OscConfig+0x270>)
 8002082:	f043 0308 	orr.w	r3, r3, #8
 8002086:	6013      	str	r3, [r2, #0]
 8002088:	4b63      	ldr	r3, [pc, #396]	; (8002218 <HAL_RCC_OscConfig+0x270>)
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	6a1b      	ldr	r3, [r3, #32]
 8002094:	4960      	ldr	r1, [pc, #384]	; (8002218 <HAL_RCC_OscConfig+0x270>)
 8002096:	4313      	orrs	r3, r2
 8002098:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800209a:	4b5f      	ldr	r3, [pc, #380]	; (8002218 <HAL_RCC_OscConfig+0x270>)
 800209c:	685b      	ldr	r3, [r3, #4]
 800209e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	69db      	ldr	r3, [r3, #28]
 80020a6:	021b      	lsls	r3, r3, #8
 80020a8:	495b      	ldr	r1, [pc, #364]	; (8002218 <HAL_RCC_OscConfig+0x270>)
 80020aa:	4313      	orrs	r3, r2
 80020ac:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80020ae:	69bb      	ldr	r3, [r7, #24]
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d109      	bne.n	80020c8 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	6a1b      	ldr	r3, [r3, #32]
 80020b8:	4618      	mov	r0, r3
 80020ba:	f000 fcdd 	bl	8002a78 <RCC_SetFlashLatencyFromMSIRange>
 80020be:	4603      	mov	r3, r0
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d001      	beq.n	80020c8 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 80020c4:	2301      	movs	r3, #1
 80020c6:	e343      	b.n	8002750 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80020c8:	f000 fc4a 	bl	8002960 <HAL_RCC_GetSysClockFreq>
 80020cc:	4602      	mov	r2, r0
 80020ce:	4b52      	ldr	r3, [pc, #328]	; (8002218 <HAL_RCC_OscConfig+0x270>)
 80020d0:	689b      	ldr	r3, [r3, #8]
 80020d2:	091b      	lsrs	r3, r3, #4
 80020d4:	f003 030f 	and.w	r3, r3, #15
 80020d8:	4950      	ldr	r1, [pc, #320]	; (800221c <HAL_RCC_OscConfig+0x274>)
 80020da:	5ccb      	ldrb	r3, [r1, r3]
 80020dc:	f003 031f 	and.w	r3, r3, #31
 80020e0:	fa22 f303 	lsr.w	r3, r2, r3
 80020e4:	4a4e      	ldr	r2, [pc, #312]	; (8002220 <HAL_RCC_OscConfig+0x278>)
 80020e6:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80020e8:	4b4e      	ldr	r3, [pc, #312]	; (8002224 <HAL_RCC_OscConfig+0x27c>)
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	4618      	mov	r0, r3
 80020ee:	f7ff faa9 	bl	8001644 <HAL_InitTick>
 80020f2:	4603      	mov	r3, r0
 80020f4:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80020f6:	7bfb      	ldrb	r3, [r7, #15]
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d052      	beq.n	80021a2 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 80020fc:	7bfb      	ldrb	r3, [r7, #15]
 80020fe:	e327      	b.n	8002750 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	699b      	ldr	r3, [r3, #24]
 8002104:	2b00      	cmp	r3, #0
 8002106:	d032      	beq.n	800216e <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002108:	4b43      	ldr	r3, [pc, #268]	; (8002218 <HAL_RCC_OscConfig+0x270>)
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	4a42      	ldr	r2, [pc, #264]	; (8002218 <HAL_RCC_OscConfig+0x270>)
 800210e:	f043 0301 	orr.w	r3, r3, #1
 8002112:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002114:	f7ff fae6 	bl	80016e4 <HAL_GetTick>
 8002118:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800211a:	e008      	b.n	800212e <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800211c:	f7ff fae2 	bl	80016e4 <HAL_GetTick>
 8002120:	4602      	mov	r2, r0
 8002122:	693b      	ldr	r3, [r7, #16]
 8002124:	1ad3      	subs	r3, r2, r3
 8002126:	2b02      	cmp	r3, #2
 8002128:	d901      	bls.n	800212e <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 800212a:	2303      	movs	r3, #3
 800212c:	e310      	b.n	8002750 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800212e:	4b3a      	ldr	r3, [pc, #232]	; (8002218 <HAL_RCC_OscConfig+0x270>)
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	f003 0302 	and.w	r3, r3, #2
 8002136:	2b00      	cmp	r3, #0
 8002138:	d0f0      	beq.n	800211c <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800213a:	4b37      	ldr	r3, [pc, #220]	; (8002218 <HAL_RCC_OscConfig+0x270>)
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	4a36      	ldr	r2, [pc, #216]	; (8002218 <HAL_RCC_OscConfig+0x270>)
 8002140:	f043 0308 	orr.w	r3, r3, #8
 8002144:	6013      	str	r3, [r2, #0]
 8002146:	4b34      	ldr	r3, [pc, #208]	; (8002218 <HAL_RCC_OscConfig+0x270>)
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	6a1b      	ldr	r3, [r3, #32]
 8002152:	4931      	ldr	r1, [pc, #196]	; (8002218 <HAL_RCC_OscConfig+0x270>)
 8002154:	4313      	orrs	r3, r2
 8002156:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002158:	4b2f      	ldr	r3, [pc, #188]	; (8002218 <HAL_RCC_OscConfig+0x270>)
 800215a:	685b      	ldr	r3, [r3, #4]
 800215c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	69db      	ldr	r3, [r3, #28]
 8002164:	021b      	lsls	r3, r3, #8
 8002166:	492c      	ldr	r1, [pc, #176]	; (8002218 <HAL_RCC_OscConfig+0x270>)
 8002168:	4313      	orrs	r3, r2
 800216a:	604b      	str	r3, [r1, #4]
 800216c:	e01a      	b.n	80021a4 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800216e:	4b2a      	ldr	r3, [pc, #168]	; (8002218 <HAL_RCC_OscConfig+0x270>)
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	4a29      	ldr	r2, [pc, #164]	; (8002218 <HAL_RCC_OscConfig+0x270>)
 8002174:	f023 0301 	bic.w	r3, r3, #1
 8002178:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800217a:	f7ff fab3 	bl	80016e4 <HAL_GetTick>
 800217e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002180:	e008      	b.n	8002194 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002182:	f7ff faaf 	bl	80016e4 <HAL_GetTick>
 8002186:	4602      	mov	r2, r0
 8002188:	693b      	ldr	r3, [r7, #16]
 800218a:	1ad3      	subs	r3, r2, r3
 800218c:	2b02      	cmp	r3, #2
 800218e:	d901      	bls.n	8002194 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8002190:	2303      	movs	r3, #3
 8002192:	e2dd      	b.n	8002750 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002194:	4b20      	ldr	r3, [pc, #128]	; (8002218 <HAL_RCC_OscConfig+0x270>)
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	f003 0302 	and.w	r3, r3, #2
 800219c:	2b00      	cmp	r3, #0
 800219e:	d1f0      	bne.n	8002182 <HAL_RCC_OscConfig+0x1da>
 80021a0:	e000      	b.n	80021a4 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80021a2:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	f003 0301 	and.w	r3, r3, #1
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d074      	beq.n	800229a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80021b0:	69bb      	ldr	r3, [r7, #24]
 80021b2:	2b08      	cmp	r3, #8
 80021b4:	d005      	beq.n	80021c2 <HAL_RCC_OscConfig+0x21a>
 80021b6:	69bb      	ldr	r3, [r7, #24]
 80021b8:	2b0c      	cmp	r3, #12
 80021ba:	d10e      	bne.n	80021da <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80021bc:	697b      	ldr	r3, [r7, #20]
 80021be:	2b03      	cmp	r3, #3
 80021c0:	d10b      	bne.n	80021da <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80021c2:	4b15      	ldr	r3, [pc, #84]	; (8002218 <HAL_RCC_OscConfig+0x270>)
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d064      	beq.n	8002298 <HAL_RCC_OscConfig+0x2f0>
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	685b      	ldr	r3, [r3, #4]
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d160      	bne.n	8002298 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80021d6:	2301      	movs	r3, #1
 80021d8:	e2ba      	b.n	8002750 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	685b      	ldr	r3, [r3, #4]
 80021de:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80021e2:	d106      	bne.n	80021f2 <HAL_RCC_OscConfig+0x24a>
 80021e4:	4b0c      	ldr	r3, [pc, #48]	; (8002218 <HAL_RCC_OscConfig+0x270>)
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	4a0b      	ldr	r2, [pc, #44]	; (8002218 <HAL_RCC_OscConfig+0x270>)
 80021ea:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80021ee:	6013      	str	r3, [r2, #0]
 80021f0:	e026      	b.n	8002240 <HAL_RCC_OscConfig+0x298>
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	685b      	ldr	r3, [r3, #4]
 80021f6:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80021fa:	d115      	bne.n	8002228 <HAL_RCC_OscConfig+0x280>
 80021fc:	4b06      	ldr	r3, [pc, #24]	; (8002218 <HAL_RCC_OscConfig+0x270>)
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	4a05      	ldr	r2, [pc, #20]	; (8002218 <HAL_RCC_OscConfig+0x270>)
 8002202:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002206:	6013      	str	r3, [r2, #0]
 8002208:	4b03      	ldr	r3, [pc, #12]	; (8002218 <HAL_RCC_OscConfig+0x270>)
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	4a02      	ldr	r2, [pc, #8]	; (8002218 <HAL_RCC_OscConfig+0x270>)
 800220e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002212:	6013      	str	r3, [r2, #0]
 8002214:	e014      	b.n	8002240 <HAL_RCC_OscConfig+0x298>
 8002216:	bf00      	nop
 8002218:	40021000 	.word	0x40021000
 800221c:	0800a8f8 	.word	0x0800a8f8
 8002220:	20000000 	.word	0x20000000
 8002224:	20000004 	.word	0x20000004
 8002228:	4ba0      	ldr	r3, [pc, #640]	; (80024ac <HAL_RCC_OscConfig+0x504>)
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	4a9f      	ldr	r2, [pc, #636]	; (80024ac <HAL_RCC_OscConfig+0x504>)
 800222e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002232:	6013      	str	r3, [r2, #0]
 8002234:	4b9d      	ldr	r3, [pc, #628]	; (80024ac <HAL_RCC_OscConfig+0x504>)
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	4a9c      	ldr	r2, [pc, #624]	; (80024ac <HAL_RCC_OscConfig+0x504>)
 800223a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800223e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	685b      	ldr	r3, [r3, #4]
 8002244:	2b00      	cmp	r3, #0
 8002246:	d013      	beq.n	8002270 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002248:	f7ff fa4c 	bl	80016e4 <HAL_GetTick>
 800224c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800224e:	e008      	b.n	8002262 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002250:	f7ff fa48 	bl	80016e4 <HAL_GetTick>
 8002254:	4602      	mov	r2, r0
 8002256:	693b      	ldr	r3, [r7, #16]
 8002258:	1ad3      	subs	r3, r2, r3
 800225a:	2b64      	cmp	r3, #100	; 0x64
 800225c:	d901      	bls.n	8002262 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800225e:	2303      	movs	r3, #3
 8002260:	e276      	b.n	8002750 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002262:	4b92      	ldr	r3, [pc, #584]	; (80024ac <HAL_RCC_OscConfig+0x504>)
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800226a:	2b00      	cmp	r3, #0
 800226c:	d0f0      	beq.n	8002250 <HAL_RCC_OscConfig+0x2a8>
 800226e:	e014      	b.n	800229a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002270:	f7ff fa38 	bl	80016e4 <HAL_GetTick>
 8002274:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002276:	e008      	b.n	800228a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002278:	f7ff fa34 	bl	80016e4 <HAL_GetTick>
 800227c:	4602      	mov	r2, r0
 800227e:	693b      	ldr	r3, [r7, #16]
 8002280:	1ad3      	subs	r3, r2, r3
 8002282:	2b64      	cmp	r3, #100	; 0x64
 8002284:	d901      	bls.n	800228a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002286:	2303      	movs	r3, #3
 8002288:	e262      	b.n	8002750 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800228a:	4b88      	ldr	r3, [pc, #544]	; (80024ac <HAL_RCC_OscConfig+0x504>)
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002292:	2b00      	cmp	r3, #0
 8002294:	d1f0      	bne.n	8002278 <HAL_RCC_OscConfig+0x2d0>
 8002296:	e000      	b.n	800229a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002298:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	f003 0302 	and.w	r3, r3, #2
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d060      	beq.n	8002368 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80022a6:	69bb      	ldr	r3, [r7, #24]
 80022a8:	2b04      	cmp	r3, #4
 80022aa:	d005      	beq.n	80022b8 <HAL_RCC_OscConfig+0x310>
 80022ac:	69bb      	ldr	r3, [r7, #24]
 80022ae:	2b0c      	cmp	r3, #12
 80022b0:	d119      	bne.n	80022e6 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80022b2:	697b      	ldr	r3, [r7, #20]
 80022b4:	2b02      	cmp	r3, #2
 80022b6:	d116      	bne.n	80022e6 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80022b8:	4b7c      	ldr	r3, [pc, #496]	; (80024ac <HAL_RCC_OscConfig+0x504>)
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d005      	beq.n	80022d0 <HAL_RCC_OscConfig+0x328>
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	68db      	ldr	r3, [r3, #12]
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d101      	bne.n	80022d0 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80022cc:	2301      	movs	r3, #1
 80022ce:	e23f      	b.n	8002750 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80022d0:	4b76      	ldr	r3, [pc, #472]	; (80024ac <HAL_RCC_OscConfig+0x504>)
 80022d2:	685b      	ldr	r3, [r3, #4]
 80022d4:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	691b      	ldr	r3, [r3, #16]
 80022dc:	061b      	lsls	r3, r3, #24
 80022de:	4973      	ldr	r1, [pc, #460]	; (80024ac <HAL_RCC_OscConfig+0x504>)
 80022e0:	4313      	orrs	r3, r2
 80022e2:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80022e4:	e040      	b.n	8002368 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	68db      	ldr	r3, [r3, #12]
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d023      	beq.n	8002336 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80022ee:	4b6f      	ldr	r3, [pc, #444]	; (80024ac <HAL_RCC_OscConfig+0x504>)
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	4a6e      	ldr	r2, [pc, #440]	; (80024ac <HAL_RCC_OscConfig+0x504>)
 80022f4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80022f8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022fa:	f7ff f9f3 	bl	80016e4 <HAL_GetTick>
 80022fe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002300:	e008      	b.n	8002314 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002302:	f7ff f9ef 	bl	80016e4 <HAL_GetTick>
 8002306:	4602      	mov	r2, r0
 8002308:	693b      	ldr	r3, [r7, #16]
 800230a:	1ad3      	subs	r3, r2, r3
 800230c:	2b02      	cmp	r3, #2
 800230e:	d901      	bls.n	8002314 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002310:	2303      	movs	r3, #3
 8002312:	e21d      	b.n	8002750 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002314:	4b65      	ldr	r3, [pc, #404]	; (80024ac <HAL_RCC_OscConfig+0x504>)
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800231c:	2b00      	cmp	r3, #0
 800231e:	d0f0      	beq.n	8002302 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002320:	4b62      	ldr	r3, [pc, #392]	; (80024ac <HAL_RCC_OscConfig+0x504>)
 8002322:	685b      	ldr	r3, [r3, #4]
 8002324:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	691b      	ldr	r3, [r3, #16]
 800232c:	061b      	lsls	r3, r3, #24
 800232e:	495f      	ldr	r1, [pc, #380]	; (80024ac <HAL_RCC_OscConfig+0x504>)
 8002330:	4313      	orrs	r3, r2
 8002332:	604b      	str	r3, [r1, #4]
 8002334:	e018      	b.n	8002368 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002336:	4b5d      	ldr	r3, [pc, #372]	; (80024ac <HAL_RCC_OscConfig+0x504>)
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	4a5c      	ldr	r2, [pc, #368]	; (80024ac <HAL_RCC_OscConfig+0x504>)
 800233c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002340:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002342:	f7ff f9cf 	bl	80016e4 <HAL_GetTick>
 8002346:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002348:	e008      	b.n	800235c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800234a:	f7ff f9cb 	bl	80016e4 <HAL_GetTick>
 800234e:	4602      	mov	r2, r0
 8002350:	693b      	ldr	r3, [r7, #16]
 8002352:	1ad3      	subs	r3, r2, r3
 8002354:	2b02      	cmp	r3, #2
 8002356:	d901      	bls.n	800235c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002358:	2303      	movs	r3, #3
 800235a:	e1f9      	b.n	8002750 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800235c:	4b53      	ldr	r3, [pc, #332]	; (80024ac <HAL_RCC_OscConfig+0x504>)
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002364:	2b00      	cmp	r3, #0
 8002366:	d1f0      	bne.n	800234a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	f003 0308 	and.w	r3, r3, #8
 8002370:	2b00      	cmp	r3, #0
 8002372:	d03c      	beq.n	80023ee <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	695b      	ldr	r3, [r3, #20]
 8002378:	2b00      	cmp	r3, #0
 800237a:	d01c      	beq.n	80023b6 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800237c:	4b4b      	ldr	r3, [pc, #300]	; (80024ac <HAL_RCC_OscConfig+0x504>)
 800237e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002382:	4a4a      	ldr	r2, [pc, #296]	; (80024ac <HAL_RCC_OscConfig+0x504>)
 8002384:	f043 0301 	orr.w	r3, r3, #1
 8002388:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800238c:	f7ff f9aa 	bl	80016e4 <HAL_GetTick>
 8002390:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002392:	e008      	b.n	80023a6 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002394:	f7ff f9a6 	bl	80016e4 <HAL_GetTick>
 8002398:	4602      	mov	r2, r0
 800239a:	693b      	ldr	r3, [r7, #16]
 800239c:	1ad3      	subs	r3, r2, r3
 800239e:	2b02      	cmp	r3, #2
 80023a0:	d901      	bls.n	80023a6 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80023a2:	2303      	movs	r3, #3
 80023a4:	e1d4      	b.n	8002750 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80023a6:	4b41      	ldr	r3, [pc, #260]	; (80024ac <HAL_RCC_OscConfig+0x504>)
 80023a8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80023ac:	f003 0302 	and.w	r3, r3, #2
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d0ef      	beq.n	8002394 <HAL_RCC_OscConfig+0x3ec>
 80023b4:	e01b      	b.n	80023ee <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80023b6:	4b3d      	ldr	r3, [pc, #244]	; (80024ac <HAL_RCC_OscConfig+0x504>)
 80023b8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80023bc:	4a3b      	ldr	r2, [pc, #236]	; (80024ac <HAL_RCC_OscConfig+0x504>)
 80023be:	f023 0301 	bic.w	r3, r3, #1
 80023c2:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80023c6:	f7ff f98d 	bl	80016e4 <HAL_GetTick>
 80023ca:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80023cc:	e008      	b.n	80023e0 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80023ce:	f7ff f989 	bl	80016e4 <HAL_GetTick>
 80023d2:	4602      	mov	r2, r0
 80023d4:	693b      	ldr	r3, [r7, #16]
 80023d6:	1ad3      	subs	r3, r2, r3
 80023d8:	2b02      	cmp	r3, #2
 80023da:	d901      	bls.n	80023e0 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80023dc:	2303      	movs	r3, #3
 80023de:	e1b7      	b.n	8002750 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80023e0:	4b32      	ldr	r3, [pc, #200]	; (80024ac <HAL_RCC_OscConfig+0x504>)
 80023e2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80023e6:	f003 0302 	and.w	r3, r3, #2
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d1ef      	bne.n	80023ce <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	f003 0304 	and.w	r3, r3, #4
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	f000 80a6 	beq.w	8002548 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80023fc:	2300      	movs	r3, #0
 80023fe:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002400:	4b2a      	ldr	r3, [pc, #168]	; (80024ac <HAL_RCC_OscConfig+0x504>)
 8002402:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002404:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002408:	2b00      	cmp	r3, #0
 800240a:	d10d      	bne.n	8002428 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800240c:	4b27      	ldr	r3, [pc, #156]	; (80024ac <HAL_RCC_OscConfig+0x504>)
 800240e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002410:	4a26      	ldr	r2, [pc, #152]	; (80024ac <HAL_RCC_OscConfig+0x504>)
 8002412:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002416:	6593      	str	r3, [r2, #88]	; 0x58
 8002418:	4b24      	ldr	r3, [pc, #144]	; (80024ac <HAL_RCC_OscConfig+0x504>)
 800241a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800241c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002420:	60bb      	str	r3, [r7, #8]
 8002422:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002424:	2301      	movs	r3, #1
 8002426:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002428:	4b21      	ldr	r3, [pc, #132]	; (80024b0 <HAL_RCC_OscConfig+0x508>)
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002430:	2b00      	cmp	r3, #0
 8002432:	d118      	bne.n	8002466 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002434:	4b1e      	ldr	r3, [pc, #120]	; (80024b0 <HAL_RCC_OscConfig+0x508>)
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	4a1d      	ldr	r2, [pc, #116]	; (80024b0 <HAL_RCC_OscConfig+0x508>)
 800243a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800243e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002440:	f7ff f950 	bl	80016e4 <HAL_GetTick>
 8002444:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002446:	e008      	b.n	800245a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002448:	f7ff f94c 	bl	80016e4 <HAL_GetTick>
 800244c:	4602      	mov	r2, r0
 800244e:	693b      	ldr	r3, [r7, #16]
 8002450:	1ad3      	subs	r3, r2, r3
 8002452:	2b02      	cmp	r3, #2
 8002454:	d901      	bls.n	800245a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002456:	2303      	movs	r3, #3
 8002458:	e17a      	b.n	8002750 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800245a:	4b15      	ldr	r3, [pc, #84]	; (80024b0 <HAL_RCC_OscConfig+0x508>)
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002462:	2b00      	cmp	r3, #0
 8002464:	d0f0      	beq.n	8002448 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	689b      	ldr	r3, [r3, #8]
 800246a:	2b01      	cmp	r3, #1
 800246c:	d108      	bne.n	8002480 <HAL_RCC_OscConfig+0x4d8>
 800246e:	4b0f      	ldr	r3, [pc, #60]	; (80024ac <HAL_RCC_OscConfig+0x504>)
 8002470:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002474:	4a0d      	ldr	r2, [pc, #52]	; (80024ac <HAL_RCC_OscConfig+0x504>)
 8002476:	f043 0301 	orr.w	r3, r3, #1
 800247a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800247e:	e029      	b.n	80024d4 <HAL_RCC_OscConfig+0x52c>
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	689b      	ldr	r3, [r3, #8]
 8002484:	2b05      	cmp	r3, #5
 8002486:	d115      	bne.n	80024b4 <HAL_RCC_OscConfig+0x50c>
 8002488:	4b08      	ldr	r3, [pc, #32]	; (80024ac <HAL_RCC_OscConfig+0x504>)
 800248a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800248e:	4a07      	ldr	r2, [pc, #28]	; (80024ac <HAL_RCC_OscConfig+0x504>)
 8002490:	f043 0304 	orr.w	r3, r3, #4
 8002494:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002498:	4b04      	ldr	r3, [pc, #16]	; (80024ac <HAL_RCC_OscConfig+0x504>)
 800249a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800249e:	4a03      	ldr	r2, [pc, #12]	; (80024ac <HAL_RCC_OscConfig+0x504>)
 80024a0:	f043 0301 	orr.w	r3, r3, #1
 80024a4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80024a8:	e014      	b.n	80024d4 <HAL_RCC_OscConfig+0x52c>
 80024aa:	bf00      	nop
 80024ac:	40021000 	.word	0x40021000
 80024b0:	40007000 	.word	0x40007000
 80024b4:	4b9c      	ldr	r3, [pc, #624]	; (8002728 <HAL_RCC_OscConfig+0x780>)
 80024b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80024ba:	4a9b      	ldr	r2, [pc, #620]	; (8002728 <HAL_RCC_OscConfig+0x780>)
 80024bc:	f023 0301 	bic.w	r3, r3, #1
 80024c0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80024c4:	4b98      	ldr	r3, [pc, #608]	; (8002728 <HAL_RCC_OscConfig+0x780>)
 80024c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80024ca:	4a97      	ldr	r2, [pc, #604]	; (8002728 <HAL_RCC_OscConfig+0x780>)
 80024cc:	f023 0304 	bic.w	r3, r3, #4
 80024d0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	689b      	ldr	r3, [r3, #8]
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d016      	beq.n	800250a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80024dc:	f7ff f902 	bl	80016e4 <HAL_GetTick>
 80024e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80024e2:	e00a      	b.n	80024fa <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80024e4:	f7ff f8fe 	bl	80016e4 <HAL_GetTick>
 80024e8:	4602      	mov	r2, r0
 80024ea:	693b      	ldr	r3, [r7, #16]
 80024ec:	1ad3      	subs	r3, r2, r3
 80024ee:	f241 3288 	movw	r2, #5000	; 0x1388
 80024f2:	4293      	cmp	r3, r2
 80024f4:	d901      	bls.n	80024fa <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80024f6:	2303      	movs	r3, #3
 80024f8:	e12a      	b.n	8002750 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80024fa:	4b8b      	ldr	r3, [pc, #556]	; (8002728 <HAL_RCC_OscConfig+0x780>)
 80024fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002500:	f003 0302 	and.w	r3, r3, #2
 8002504:	2b00      	cmp	r3, #0
 8002506:	d0ed      	beq.n	80024e4 <HAL_RCC_OscConfig+0x53c>
 8002508:	e015      	b.n	8002536 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800250a:	f7ff f8eb 	bl	80016e4 <HAL_GetTick>
 800250e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002510:	e00a      	b.n	8002528 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002512:	f7ff f8e7 	bl	80016e4 <HAL_GetTick>
 8002516:	4602      	mov	r2, r0
 8002518:	693b      	ldr	r3, [r7, #16]
 800251a:	1ad3      	subs	r3, r2, r3
 800251c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002520:	4293      	cmp	r3, r2
 8002522:	d901      	bls.n	8002528 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002524:	2303      	movs	r3, #3
 8002526:	e113      	b.n	8002750 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002528:	4b7f      	ldr	r3, [pc, #508]	; (8002728 <HAL_RCC_OscConfig+0x780>)
 800252a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800252e:	f003 0302 	and.w	r3, r3, #2
 8002532:	2b00      	cmp	r3, #0
 8002534:	d1ed      	bne.n	8002512 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002536:	7ffb      	ldrb	r3, [r7, #31]
 8002538:	2b01      	cmp	r3, #1
 800253a:	d105      	bne.n	8002548 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800253c:	4b7a      	ldr	r3, [pc, #488]	; (8002728 <HAL_RCC_OscConfig+0x780>)
 800253e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002540:	4a79      	ldr	r2, [pc, #484]	; (8002728 <HAL_RCC_OscConfig+0x780>)
 8002542:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002546:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800254c:	2b00      	cmp	r3, #0
 800254e:	f000 80fe 	beq.w	800274e <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002556:	2b02      	cmp	r3, #2
 8002558:	f040 80d0 	bne.w	80026fc <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800255c:	4b72      	ldr	r3, [pc, #456]	; (8002728 <HAL_RCC_OscConfig+0x780>)
 800255e:	68db      	ldr	r3, [r3, #12]
 8002560:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002562:	697b      	ldr	r3, [r7, #20]
 8002564:	f003 0203 	and.w	r2, r3, #3
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800256c:	429a      	cmp	r2, r3
 800256e:	d130      	bne.n	80025d2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002570:	697b      	ldr	r3, [r7, #20]
 8002572:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800257a:	3b01      	subs	r3, #1
 800257c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800257e:	429a      	cmp	r2, r3
 8002580:	d127      	bne.n	80025d2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002582:	697b      	ldr	r3, [r7, #20]
 8002584:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800258c:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800258e:	429a      	cmp	r2, r3
 8002590:	d11f      	bne.n	80025d2 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002592:	697b      	ldr	r3, [r7, #20]
 8002594:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002598:	687a      	ldr	r2, [r7, #4]
 800259a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800259c:	2a07      	cmp	r2, #7
 800259e:	bf14      	ite	ne
 80025a0:	2201      	movne	r2, #1
 80025a2:	2200      	moveq	r2, #0
 80025a4:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80025a6:	4293      	cmp	r3, r2
 80025a8:	d113      	bne.n	80025d2 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80025aa:	697b      	ldr	r3, [r7, #20]
 80025ac:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80025b4:	085b      	lsrs	r3, r3, #1
 80025b6:	3b01      	subs	r3, #1
 80025b8:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80025ba:	429a      	cmp	r2, r3
 80025bc:	d109      	bne.n	80025d2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80025be:	697b      	ldr	r3, [r7, #20]
 80025c0:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025c8:	085b      	lsrs	r3, r3, #1
 80025ca:	3b01      	subs	r3, #1
 80025cc:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80025ce:	429a      	cmp	r2, r3
 80025d0:	d06e      	beq.n	80026b0 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80025d2:	69bb      	ldr	r3, [r7, #24]
 80025d4:	2b0c      	cmp	r3, #12
 80025d6:	d069      	beq.n	80026ac <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80025d8:	4b53      	ldr	r3, [pc, #332]	; (8002728 <HAL_RCC_OscConfig+0x780>)
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d105      	bne.n	80025f0 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80025e4:	4b50      	ldr	r3, [pc, #320]	; (8002728 <HAL_RCC_OscConfig+0x780>)
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d001      	beq.n	80025f4 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 80025f0:	2301      	movs	r3, #1
 80025f2:	e0ad      	b.n	8002750 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80025f4:	4b4c      	ldr	r3, [pc, #304]	; (8002728 <HAL_RCC_OscConfig+0x780>)
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	4a4b      	ldr	r2, [pc, #300]	; (8002728 <HAL_RCC_OscConfig+0x780>)
 80025fa:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80025fe:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002600:	f7ff f870 	bl	80016e4 <HAL_GetTick>
 8002604:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002606:	e008      	b.n	800261a <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002608:	f7ff f86c 	bl	80016e4 <HAL_GetTick>
 800260c:	4602      	mov	r2, r0
 800260e:	693b      	ldr	r3, [r7, #16]
 8002610:	1ad3      	subs	r3, r2, r3
 8002612:	2b02      	cmp	r3, #2
 8002614:	d901      	bls.n	800261a <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8002616:	2303      	movs	r3, #3
 8002618:	e09a      	b.n	8002750 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800261a:	4b43      	ldr	r3, [pc, #268]	; (8002728 <HAL_RCC_OscConfig+0x780>)
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002622:	2b00      	cmp	r3, #0
 8002624:	d1f0      	bne.n	8002608 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002626:	4b40      	ldr	r3, [pc, #256]	; (8002728 <HAL_RCC_OscConfig+0x780>)
 8002628:	68da      	ldr	r2, [r3, #12]
 800262a:	4b40      	ldr	r3, [pc, #256]	; (800272c <HAL_RCC_OscConfig+0x784>)
 800262c:	4013      	ands	r3, r2
 800262e:	687a      	ldr	r2, [r7, #4]
 8002630:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8002632:	687a      	ldr	r2, [r7, #4]
 8002634:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002636:	3a01      	subs	r2, #1
 8002638:	0112      	lsls	r2, r2, #4
 800263a:	4311      	orrs	r1, r2
 800263c:	687a      	ldr	r2, [r7, #4]
 800263e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002640:	0212      	lsls	r2, r2, #8
 8002642:	4311      	orrs	r1, r2
 8002644:	687a      	ldr	r2, [r7, #4]
 8002646:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8002648:	0852      	lsrs	r2, r2, #1
 800264a:	3a01      	subs	r2, #1
 800264c:	0552      	lsls	r2, r2, #21
 800264e:	4311      	orrs	r1, r2
 8002650:	687a      	ldr	r2, [r7, #4]
 8002652:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002654:	0852      	lsrs	r2, r2, #1
 8002656:	3a01      	subs	r2, #1
 8002658:	0652      	lsls	r2, r2, #25
 800265a:	4311      	orrs	r1, r2
 800265c:	687a      	ldr	r2, [r7, #4]
 800265e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002660:	0912      	lsrs	r2, r2, #4
 8002662:	0452      	lsls	r2, r2, #17
 8002664:	430a      	orrs	r2, r1
 8002666:	4930      	ldr	r1, [pc, #192]	; (8002728 <HAL_RCC_OscConfig+0x780>)
 8002668:	4313      	orrs	r3, r2
 800266a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800266c:	4b2e      	ldr	r3, [pc, #184]	; (8002728 <HAL_RCC_OscConfig+0x780>)
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	4a2d      	ldr	r2, [pc, #180]	; (8002728 <HAL_RCC_OscConfig+0x780>)
 8002672:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002676:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002678:	4b2b      	ldr	r3, [pc, #172]	; (8002728 <HAL_RCC_OscConfig+0x780>)
 800267a:	68db      	ldr	r3, [r3, #12]
 800267c:	4a2a      	ldr	r2, [pc, #168]	; (8002728 <HAL_RCC_OscConfig+0x780>)
 800267e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002682:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002684:	f7ff f82e 	bl	80016e4 <HAL_GetTick>
 8002688:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800268a:	e008      	b.n	800269e <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800268c:	f7ff f82a 	bl	80016e4 <HAL_GetTick>
 8002690:	4602      	mov	r2, r0
 8002692:	693b      	ldr	r3, [r7, #16]
 8002694:	1ad3      	subs	r3, r2, r3
 8002696:	2b02      	cmp	r3, #2
 8002698:	d901      	bls.n	800269e <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 800269a:	2303      	movs	r3, #3
 800269c:	e058      	b.n	8002750 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800269e:	4b22      	ldr	r3, [pc, #136]	; (8002728 <HAL_RCC_OscConfig+0x780>)
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d0f0      	beq.n	800268c <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80026aa:	e050      	b.n	800274e <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80026ac:	2301      	movs	r3, #1
 80026ae:	e04f      	b.n	8002750 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80026b0:	4b1d      	ldr	r3, [pc, #116]	; (8002728 <HAL_RCC_OscConfig+0x780>)
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d148      	bne.n	800274e <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80026bc:	4b1a      	ldr	r3, [pc, #104]	; (8002728 <HAL_RCC_OscConfig+0x780>)
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	4a19      	ldr	r2, [pc, #100]	; (8002728 <HAL_RCC_OscConfig+0x780>)
 80026c2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80026c6:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80026c8:	4b17      	ldr	r3, [pc, #92]	; (8002728 <HAL_RCC_OscConfig+0x780>)
 80026ca:	68db      	ldr	r3, [r3, #12]
 80026cc:	4a16      	ldr	r2, [pc, #88]	; (8002728 <HAL_RCC_OscConfig+0x780>)
 80026ce:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80026d2:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80026d4:	f7ff f806 	bl	80016e4 <HAL_GetTick>
 80026d8:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80026da:	e008      	b.n	80026ee <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80026dc:	f7ff f802 	bl	80016e4 <HAL_GetTick>
 80026e0:	4602      	mov	r2, r0
 80026e2:	693b      	ldr	r3, [r7, #16]
 80026e4:	1ad3      	subs	r3, r2, r3
 80026e6:	2b02      	cmp	r3, #2
 80026e8:	d901      	bls.n	80026ee <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 80026ea:	2303      	movs	r3, #3
 80026ec:	e030      	b.n	8002750 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80026ee:	4b0e      	ldr	r3, [pc, #56]	; (8002728 <HAL_RCC_OscConfig+0x780>)
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d0f0      	beq.n	80026dc <HAL_RCC_OscConfig+0x734>
 80026fa:	e028      	b.n	800274e <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80026fc:	69bb      	ldr	r3, [r7, #24]
 80026fe:	2b0c      	cmp	r3, #12
 8002700:	d023      	beq.n	800274a <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002702:	4b09      	ldr	r3, [pc, #36]	; (8002728 <HAL_RCC_OscConfig+0x780>)
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	4a08      	ldr	r2, [pc, #32]	; (8002728 <HAL_RCC_OscConfig+0x780>)
 8002708:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800270c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800270e:	f7fe ffe9 	bl	80016e4 <HAL_GetTick>
 8002712:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002714:	e00c      	b.n	8002730 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002716:	f7fe ffe5 	bl	80016e4 <HAL_GetTick>
 800271a:	4602      	mov	r2, r0
 800271c:	693b      	ldr	r3, [r7, #16]
 800271e:	1ad3      	subs	r3, r2, r3
 8002720:	2b02      	cmp	r3, #2
 8002722:	d905      	bls.n	8002730 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8002724:	2303      	movs	r3, #3
 8002726:	e013      	b.n	8002750 <HAL_RCC_OscConfig+0x7a8>
 8002728:	40021000 	.word	0x40021000
 800272c:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002730:	4b09      	ldr	r3, [pc, #36]	; (8002758 <HAL_RCC_OscConfig+0x7b0>)
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002738:	2b00      	cmp	r3, #0
 800273a:	d1ec      	bne.n	8002716 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800273c:	4b06      	ldr	r3, [pc, #24]	; (8002758 <HAL_RCC_OscConfig+0x7b0>)
 800273e:	68da      	ldr	r2, [r3, #12]
 8002740:	4905      	ldr	r1, [pc, #20]	; (8002758 <HAL_RCC_OscConfig+0x7b0>)
 8002742:	4b06      	ldr	r3, [pc, #24]	; (800275c <HAL_RCC_OscConfig+0x7b4>)
 8002744:	4013      	ands	r3, r2
 8002746:	60cb      	str	r3, [r1, #12]
 8002748:	e001      	b.n	800274e <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800274a:	2301      	movs	r3, #1
 800274c:	e000      	b.n	8002750 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 800274e:	2300      	movs	r3, #0
}
 8002750:	4618      	mov	r0, r3
 8002752:	3720      	adds	r7, #32
 8002754:	46bd      	mov	sp, r7
 8002756:	bd80      	pop	{r7, pc}
 8002758:	40021000 	.word	0x40021000
 800275c:	feeefffc 	.word	0xfeeefffc

08002760 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002760:	b580      	push	{r7, lr}
 8002762:	b084      	sub	sp, #16
 8002764:	af00      	add	r7, sp, #0
 8002766:	6078      	str	r0, [r7, #4]
 8002768:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	2b00      	cmp	r3, #0
 800276e:	d101      	bne.n	8002774 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002770:	2301      	movs	r3, #1
 8002772:	e0e7      	b.n	8002944 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002774:	4b75      	ldr	r3, [pc, #468]	; (800294c <HAL_RCC_ClockConfig+0x1ec>)
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	f003 0307 	and.w	r3, r3, #7
 800277c:	683a      	ldr	r2, [r7, #0]
 800277e:	429a      	cmp	r2, r3
 8002780:	d910      	bls.n	80027a4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002782:	4b72      	ldr	r3, [pc, #456]	; (800294c <HAL_RCC_ClockConfig+0x1ec>)
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	f023 0207 	bic.w	r2, r3, #7
 800278a:	4970      	ldr	r1, [pc, #448]	; (800294c <HAL_RCC_ClockConfig+0x1ec>)
 800278c:	683b      	ldr	r3, [r7, #0]
 800278e:	4313      	orrs	r3, r2
 8002790:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002792:	4b6e      	ldr	r3, [pc, #440]	; (800294c <HAL_RCC_ClockConfig+0x1ec>)
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	f003 0307 	and.w	r3, r3, #7
 800279a:	683a      	ldr	r2, [r7, #0]
 800279c:	429a      	cmp	r2, r3
 800279e:	d001      	beq.n	80027a4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80027a0:	2301      	movs	r3, #1
 80027a2:	e0cf      	b.n	8002944 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	f003 0302 	and.w	r3, r3, #2
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d010      	beq.n	80027d2 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	689a      	ldr	r2, [r3, #8]
 80027b4:	4b66      	ldr	r3, [pc, #408]	; (8002950 <HAL_RCC_ClockConfig+0x1f0>)
 80027b6:	689b      	ldr	r3, [r3, #8]
 80027b8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80027bc:	429a      	cmp	r2, r3
 80027be:	d908      	bls.n	80027d2 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80027c0:	4b63      	ldr	r3, [pc, #396]	; (8002950 <HAL_RCC_ClockConfig+0x1f0>)
 80027c2:	689b      	ldr	r3, [r3, #8]
 80027c4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	689b      	ldr	r3, [r3, #8]
 80027cc:	4960      	ldr	r1, [pc, #384]	; (8002950 <HAL_RCC_ClockConfig+0x1f0>)
 80027ce:	4313      	orrs	r3, r2
 80027d0:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	f003 0301 	and.w	r3, r3, #1
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d04c      	beq.n	8002878 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	685b      	ldr	r3, [r3, #4]
 80027e2:	2b03      	cmp	r3, #3
 80027e4:	d107      	bne.n	80027f6 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80027e6:	4b5a      	ldr	r3, [pc, #360]	; (8002950 <HAL_RCC_ClockConfig+0x1f0>)
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d121      	bne.n	8002836 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80027f2:	2301      	movs	r3, #1
 80027f4:	e0a6      	b.n	8002944 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	685b      	ldr	r3, [r3, #4]
 80027fa:	2b02      	cmp	r3, #2
 80027fc:	d107      	bne.n	800280e <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80027fe:	4b54      	ldr	r3, [pc, #336]	; (8002950 <HAL_RCC_ClockConfig+0x1f0>)
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002806:	2b00      	cmp	r3, #0
 8002808:	d115      	bne.n	8002836 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800280a:	2301      	movs	r3, #1
 800280c:	e09a      	b.n	8002944 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	685b      	ldr	r3, [r3, #4]
 8002812:	2b00      	cmp	r3, #0
 8002814:	d107      	bne.n	8002826 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002816:	4b4e      	ldr	r3, [pc, #312]	; (8002950 <HAL_RCC_ClockConfig+0x1f0>)
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	f003 0302 	and.w	r3, r3, #2
 800281e:	2b00      	cmp	r3, #0
 8002820:	d109      	bne.n	8002836 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002822:	2301      	movs	r3, #1
 8002824:	e08e      	b.n	8002944 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002826:	4b4a      	ldr	r3, [pc, #296]	; (8002950 <HAL_RCC_ClockConfig+0x1f0>)
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800282e:	2b00      	cmp	r3, #0
 8002830:	d101      	bne.n	8002836 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002832:	2301      	movs	r3, #1
 8002834:	e086      	b.n	8002944 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002836:	4b46      	ldr	r3, [pc, #280]	; (8002950 <HAL_RCC_ClockConfig+0x1f0>)
 8002838:	689b      	ldr	r3, [r3, #8]
 800283a:	f023 0203 	bic.w	r2, r3, #3
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	685b      	ldr	r3, [r3, #4]
 8002842:	4943      	ldr	r1, [pc, #268]	; (8002950 <HAL_RCC_ClockConfig+0x1f0>)
 8002844:	4313      	orrs	r3, r2
 8002846:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002848:	f7fe ff4c 	bl	80016e4 <HAL_GetTick>
 800284c:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800284e:	e00a      	b.n	8002866 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002850:	f7fe ff48 	bl	80016e4 <HAL_GetTick>
 8002854:	4602      	mov	r2, r0
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	1ad3      	subs	r3, r2, r3
 800285a:	f241 3288 	movw	r2, #5000	; 0x1388
 800285e:	4293      	cmp	r3, r2
 8002860:	d901      	bls.n	8002866 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8002862:	2303      	movs	r3, #3
 8002864:	e06e      	b.n	8002944 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002866:	4b3a      	ldr	r3, [pc, #232]	; (8002950 <HAL_RCC_ClockConfig+0x1f0>)
 8002868:	689b      	ldr	r3, [r3, #8]
 800286a:	f003 020c 	and.w	r2, r3, #12
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	685b      	ldr	r3, [r3, #4]
 8002872:	009b      	lsls	r3, r3, #2
 8002874:	429a      	cmp	r2, r3
 8002876:	d1eb      	bne.n	8002850 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	f003 0302 	and.w	r3, r3, #2
 8002880:	2b00      	cmp	r3, #0
 8002882:	d010      	beq.n	80028a6 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	689a      	ldr	r2, [r3, #8]
 8002888:	4b31      	ldr	r3, [pc, #196]	; (8002950 <HAL_RCC_ClockConfig+0x1f0>)
 800288a:	689b      	ldr	r3, [r3, #8]
 800288c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002890:	429a      	cmp	r2, r3
 8002892:	d208      	bcs.n	80028a6 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002894:	4b2e      	ldr	r3, [pc, #184]	; (8002950 <HAL_RCC_ClockConfig+0x1f0>)
 8002896:	689b      	ldr	r3, [r3, #8]
 8002898:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	689b      	ldr	r3, [r3, #8]
 80028a0:	492b      	ldr	r1, [pc, #172]	; (8002950 <HAL_RCC_ClockConfig+0x1f0>)
 80028a2:	4313      	orrs	r3, r2
 80028a4:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80028a6:	4b29      	ldr	r3, [pc, #164]	; (800294c <HAL_RCC_ClockConfig+0x1ec>)
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	f003 0307 	and.w	r3, r3, #7
 80028ae:	683a      	ldr	r2, [r7, #0]
 80028b0:	429a      	cmp	r2, r3
 80028b2:	d210      	bcs.n	80028d6 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80028b4:	4b25      	ldr	r3, [pc, #148]	; (800294c <HAL_RCC_ClockConfig+0x1ec>)
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	f023 0207 	bic.w	r2, r3, #7
 80028bc:	4923      	ldr	r1, [pc, #140]	; (800294c <HAL_RCC_ClockConfig+0x1ec>)
 80028be:	683b      	ldr	r3, [r7, #0]
 80028c0:	4313      	orrs	r3, r2
 80028c2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80028c4:	4b21      	ldr	r3, [pc, #132]	; (800294c <HAL_RCC_ClockConfig+0x1ec>)
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	f003 0307 	and.w	r3, r3, #7
 80028cc:	683a      	ldr	r2, [r7, #0]
 80028ce:	429a      	cmp	r2, r3
 80028d0:	d001      	beq.n	80028d6 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80028d2:	2301      	movs	r3, #1
 80028d4:	e036      	b.n	8002944 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	f003 0304 	and.w	r3, r3, #4
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d008      	beq.n	80028f4 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80028e2:	4b1b      	ldr	r3, [pc, #108]	; (8002950 <HAL_RCC_ClockConfig+0x1f0>)
 80028e4:	689b      	ldr	r3, [r3, #8]
 80028e6:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	68db      	ldr	r3, [r3, #12]
 80028ee:	4918      	ldr	r1, [pc, #96]	; (8002950 <HAL_RCC_ClockConfig+0x1f0>)
 80028f0:	4313      	orrs	r3, r2
 80028f2:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	f003 0308 	and.w	r3, r3, #8
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d009      	beq.n	8002914 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002900:	4b13      	ldr	r3, [pc, #76]	; (8002950 <HAL_RCC_ClockConfig+0x1f0>)
 8002902:	689b      	ldr	r3, [r3, #8]
 8002904:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	691b      	ldr	r3, [r3, #16]
 800290c:	00db      	lsls	r3, r3, #3
 800290e:	4910      	ldr	r1, [pc, #64]	; (8002950 <HAL_RCC_ClockConfig+0x1f0>)
 8002910:	4313      	orrs	r3, r2
 8002912:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002914:	f000 f824 	bl	8002960 <HAL_RCC_GetSysClockFreq>
 8002918:	4602      	mov	r2, r0
 800291a:	4b0d      	ldr	r3, [pc, #52]	; (8002950 <HAL_RCC_ClockConfig+0x1f0>)
 800291c:	689b      	ldr	r3, [r3, #8]
 800291e:	091b      	lsrs	r3, r3, #4
 8002920:	f003 030f 	and.w	r3, r3, #15
 8002924:	490b      	ldr	r1, [pc, #44]	; (8002954 <HAL_RCC_ClockConfig+0x1f4>)
 8002926:	5ccb      	ldrb	r3, [r1, r3]
 8002928:	f003 031f 	and.w	r3, r3, #31
 800292c:	fa22 f303 	lsr.w	r3, r2, r3
 8002930:	4a09      	ldr	r2, [pc, #36]	; (8002958 <HAL_RCC_ClockConfig+0x1f8>)
 8002932:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002934:	4b09      	ldr	r3, [pc, #36]	; (800295c <HAL_RCC_ClockConfig+0x1fc>)
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	4618      	mov	r0, r3
 800293a:	f7fe fe83 	bl	8001644 <HAL_InitTick>
 800293e:	4603      	mov	r3, r0
 8002940:	72fb      	strb	r3, [r7, #11]

  return status;
 8002942:	7afb      	ldrb	r3, [r7, #11]
}
 8002944:	4618      	mov	r0, r3
 8002946:	3710      	adds	r7, #16
 8002948:	46bd      	mov	sp, r7
 800294a:	bd80      	pop	{r7, pc}
 800294c:	40022000 	.word	0x40022000
 8002950:	40021000 	.word	0x40021000
 8002954:	0800a8f8 	.word	0x0800a8f8
 8002958:	20000000 	.word	0x20000000
 800295c:	20000004 	.word	0x20000004

08002960 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002960:	b480      	push	{r7}
 8002962:	b089      	sub	sp, #36	; 0x24
 8002964:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002966:	2300      	movs	r3, #0
 8002968:	61fb      	str	r3, [r7, #28]
 800296a:	2300      	movs	r3, #0
 800296c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800296e:	4b3e      	ldr	r3, [pc, #248]	; (8002a68 <HAL_RCC_GetSysClockFreq+0x108>)
 8002970:	689b      	ldr	r3, [r3, #8]
 8002972:	f003 030c 	and.w	r3, r3, #12
 8002976:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002978:	4b3b      	ldr	r3, [pc, #236]	; (8002a68 <HAL_RCC_GetSysClockFreq+0x108>)
 800297a:	68db      	ldr	r3, [r3, #12]
 800297c:	f003 0303 	and.w	r3, r3, #3
 8002980:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002982:	693b      	ldr	r3, [r7, #16]
 8002984:	2b00      	cmp	r3, #0
 8002986:	d005      	beq.n	8002994 <HAL_RCC_GetSysClockFreq+0x34>
 8002988:	693b      	ldr	r3, [r7, #16]
 800298a:	2b0c      	cmp	r3, #12
 800298c:	d121      	bne.n	80029d2 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	2b01      	cmp	r3, #1
 8002992:	d11e      	bne.n	80029d2 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002994:	4b34      	ldr	r3, [pc, #208]	; (8002a68 <HAL_RCC_GetSysClockFreq+0x108>)
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	f003 0308 	and.w	r3, r3, #8
 800299c:	2b00      	cmp	r3, #0
 800299e:	d107      	bne.n	80029b0 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80029a0:	4b31      	ldr	r3, [pc, #196]	; (8002a68 <HAL_RCC_GetSysClockFreq+0x108>)
 80029a2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80029a6:	0a1b      	lsrs	r3, r3, #8
 80029a8:	f003 030f 	and.w	r3, r3, #15
 80029ac:	61fb      	str	r3, [r7, #28]
 80029ae:	e005      	b.n	80029bc <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80029b0:	4b2d      	ldr	r3, [pc, #180]	; (8002a68 <HAL_RCC_GetSysClockFreq+0x108>)
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	091b      	lsrs	r3, r3, #4
 80029b6:	f003 030f 	and.w	r3, r3, #15
 80029ba:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80029bc:	4a2b      	ldr	r2, [pc, #172]	; (8002a6c <HAL_RCC_GetSysClockFreq+0x10c>)
 80029be:	69fb      	ldr	r3, [r7, #28]
 80029c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80029c4:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80029c6:	693b      	ldr	r3, [r7, #16]
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d10d      	bne.n	80029e8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80029cc:	69fb      	ldr	r3, [r7, #28]
 80029ce:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80029d0:	e00a      	b.n	80029e8 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80029d2:	693b      	ldr	r3, [r7, #16]
 80029d4:	2b04      	cmp	r3, #4
 80029d6:	d102      	bne.n	80029de <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80029d8:	4b25      	ldr	r3, [pc, #148]	; (8002a70 <HAL_RCC_GetSysClockFreq+0x110>)
 80029da:	61bb      	str	r3, [r7, #24]
 80029dc:	e004      	b.n	80029e8 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80029de:	693b      	ldr	r3, [r7, #16]
 80029e0:	2b08      	cmp	r3, #8
 80029e2:	d101      	bne.n	80029e8 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80029e4:	4b23      	ldr	r3, [pc, #140]	; (8002a74 <HAL_RCC_GetSysClockFreq+0x114>)
 80029e6:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80029e8:	693b      	ldr	r3, [r7, #16]
 80029ea:	2b0c      	cmp	r3, #12
 80029ec:	d134      	bne.n	8002a58 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80029ee:	4b1e      	ldr	r3, [pc, #120]	; (8002a68 <HAL_RCC_GetSysClockFreq+0x108>)
 80029f0:	68db      	ldr	r3, [r3, #12]
 80029f2:	f003 0303 	and.w	r3, r3, #3
 80029f6:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80029f8:	68bb      	ldr	r3, [r7, #8]
 80029fa:	2b02      	cmp	r3, #2
 80029fc:	d003      	beq.n	8002a06 <HAL_RCC_GetSysClockFreq+0xa6>
 80029fe:	68bb      	ldr	r3, [r7, #8]
 8002a00:	2b03      	cmp	r3, #3
 8002a02:	d003      	beq.n	8002a0c <HAL_RCC_GetSysClockFreq+0xac>
 8002a04:	e005      	b.n	8002a12 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002a06:	4b1a      	ldr	r3, [pc, #104]	; (8002a70 <HAL_RCC_GetSysClockFreq+0x110>)
 8002a08:	617b      	str	r3, [r7, #20]
      break;
 8002a0a:	e005      	b.n	8002a18 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002a0c:	4b19      	ldr	r3, [pc, #100]	; (8002a74 <HAL_RCC_GetSysClockFreq+0x114>)
 8002a0e:	617b      	str	r3, [r7, #20]
      break;
 8002a10:	e002      	b.n	8002a18 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002a12:	69fb      	ldr	r3, [r7, #28]
 8002a14:	617b      	str	r3, [r7, #20]
      break;
 8002a16:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002a18:	4b13      	ldr	r3, [pc, #76]	; (8002a68 <HAL_RCC_GetSysClockFreq+0x108>)
 8002a1a:	68db      	ldr	r3, [r3, #12]
 8002a1c:	091b      	lsrs	r3, r3, #4
 8002a1e:	f003 0307 	and.w	r3, r3, #7
 8002a22:	3301      	adds	r3, #1
 8002a24:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002a26:	4b10      	ldr	r3, [pc, #64]	; (8002a68 <HAL_RCC_GetSysClockFreq+0x108>)
 8002a28:	68db      	ldr	r3, [r3, #12]
 8002a2a:	0a1b      	lsrs	r3, r3, #8
 8002a2c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002a30:	697a      	ldr	r2, [r7, #20]
 8002a32:	fb03 f202 	mul.w	r2, r3, r2
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a3c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002a3e:	4b0a      	ldr	r3, [pc, #40]	; (8002a68 <HAL_RCC_GetSysClockFreq+0x108>)
 8002a40:	68db      	ldr	r3, [r3, #12]
 8002a42:	0e5b      	lsrs	r3, r3, #25
 8002a44:	f003 0303 	and.w	r3, r3, #3
 8002a48:	3301      	adds	r3, #1
 8002a4a:	005b      	lsls	r3, r3, #1
 8002a4c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002a4e:	697a      	ldr	r2, [r7, #20]
 8002a50:	683b      	ldr	r3, [r7, #0]
 8002a52:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a56:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002a58:	69bb      	ldr	r3, [r7, #24]
}
 8002a5a:	4618      	mov	r0, r3
 8002a5c:	3724      	adds	r7, #36	; 0x24
 8002a5e:	46bd      	mov	sp, r7
 8002a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a64:	4770      	bx	lr
 8002a66:	bf00      	nop
 8002a68:	40021000 	.word	0x40021000
 8002a6c:	0800a908 	.word	0x0800a908
 8002a70:	00f42400 	.word	0x00f42400
 8002a74:	007a1200 	.word	0x007a1200

08002a78 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002a78:	b580      	push	{r7, lr}
 8002a7a:	b086      	sub	sp, #24
 8002a7c:	af00      	add	r7, sp, #0
 8002a7e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002a80:	2300      	movs	r3, #0
 8002a82:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002a84:	4b2a      	ldr	r3, [pc, #168]	; (8002b30 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002a86:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a88:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d003      	beq.n	8002a98 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002a90:	f7ff fa26 	bl	8001ee0 <HAL_PWREx_GetVoltageRange>
 8002a94:	6178      	str	r0, [r7, #20]
 8002a96:	e014      	b.n	8002ac2 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002a98:	4b25      	ldr	r3, [pc, #148]	; (8002b30 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002a9a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a9c:	4a24      	ldr	r2, [pc, #144]	; (8002b30 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002a9e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002aa2:	6593      	str	r3, [r2, #88]	; 0x58
 8002aa4:	4b22      	ldr	r3, [pc, #136]	; (8002b30 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002aa6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002aa8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002aac:	60fb      	str	r3, [r7, #12]
 8002aae:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002ab0:	f7ff fa16 	bl	8001ee0 <HAL_PWREx_GetVoltageRange>
 8002ab4:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002ab6:	4b1e      	ldr	r3, [pc, #120]	; (8002b30 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002ab8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002aba:	4a1d      	ldr	r2, [pc, #116]	; (8002b30 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002abc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002ac0:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002ac2:	697b      	ldr	r3, [r7, #20]
 8002ac4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002ac8:	d10b      	bne.n	8002ae2 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	2b80      	cmp	r3, #128	; 0x80
 8002ace:	d919      	bls.n	8002b04 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	2ba0      	cmp	r3, #160	; 0xa0
 8002ad4:	d902      	bls.n	8002adc <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002ad6:	2302      	movs	r3, #2
 8002ad8:	613b      	str	r3, [r7, #16]
 8002ada:	e013      	b.n	8002b04 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002adc:	2301      	movs	r3, #1
 8002ade:	613b      	str	r3, [r7, #16]
 8002ae0:	e010      	b.n	8002b04 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	2b80      	cmp	r3, #128	; 0x80
 8002ae6:	d902      	bls.n	8002aee <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8002ae8:	2303      	movs	r3, #3
 8002aea:	613b      	str	r3, [r7, #16]
 8002aec:	e00a      	b.n	8002b04 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	2b80      	cmp	r3, #128	; 0x80
 8002af2:	d102      	bne.n	8002afa <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002af4:	2302      	movs	r3, #2
 8002af6:	613b      	str	r3, [r7, #16]
 8002af8:	e004      	b.n	8002b04 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	2b70      	cmp	r3, #112	; 0x70
 8002afe:	d101      	bne.n	8002b04 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002b00:	2301      	movs	r3, #1
 8002b02:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002b04:	4b0b      	ldr	r3, [pc, #44]	; (8002b34 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	f023 0207 	bic.w	r2, r3, #7
 8002b0c:	4909      	ldr	r1, [pc, #36]	; (8002b34 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002b0e:	693b      	ldr	r3, [r7, #16]
 8002b10:	4313      	orrs	r3, r2
 8002b12:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002b14:	4b07      	ldr	r3, [pc, #28]	; (8002b34 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	f003 0307 	and.w	r3, r3, #7
 8002b1c:	693a      	ldr	r2, [r7, #16]
 8002b1e:	429a      	cmp	r2, r3
 8002b20:	d001      	beq.n	8002b26 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8002b22:	2301      	movs	r3, #1
 8002b24:	e000      	b.n	8002b28 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8002b26:	2300      	movs	r3, #0
}
 8002b28:	4618      	mov	r0, r3
 8002b2a:	3718      	adds	r7, #24
 8002b2c:	46bd      	mov	sp, r7
 8002b2e:	bd80      	pop	{r7, pc}
 8002b30:	40021000 	.word	0x40021000
 8002b34:	40022000 	.word	0x40022000

08002b38 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002b38:	b580      	push	{r7, lr}
 8002b3a:	b086      	sub	sp, #24
 8002b3c:	af00      	add	r7, sp, #0
 8002b3e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002b40:	2300      	movs	r3, #0
 8002b42:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002b44:	2300      	movs	r3, #0
 8002b46:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d041      	beq.n	8002bd8 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002b58:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002b5c:	d02a      	beq.n	8002bb4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8002b5e:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002b62:	d824      	bhi.n	8002bae <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002b64:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002b68:	d008      	beq.n	8002b7c <HAL_RCCEx_PeriphCLKConfig+0x44>
 8002b6a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002b6e:	d81e      	bhi.n	8002bae <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d00a      	beq.n	8002b8a <HAL_RCCEx_PeriphCLKConfig+0x52>
 8002b74:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002b78:	d010      	beq.n	8002b9c <HAL_RCCEx_PeriphCLKConfig+0x64>
 8002b7a:	e018      	b.n	8002bae <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002b7c:	4b86      	ldr	r3, [pc, #536]	; (8002d98 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002b7e:	68db      	ldr	r3, [r3, #12]
 8002b80:	4a85      	ldr	r2, [pc, #532]	; (8002d98 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002b82:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002b86:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002b88:	e015      	b.n	8002bb6 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	3304      	adds	r3, #4
 8002b8e:	2100      	movs	r1, #0
 8002b90:	4618      	mov	r0, r3
 8002b92:	f000 fabb 	bl	800310c <RCCEx_PLLSAI1_Config>
 8002b96:	4603      	mov	r3, r0
 8002b98:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002b9a:	e00c      	b.n	8002bb6 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	3320      	adds	r3, #32
 8002ba0:	2100      	movs	r1, #0
 8002ba2:	4618      	mov	r0, r3
 8002ba4:	f000 fba6 	bl	80032f4 <RCCEx_PLLSAI2_Config>
 8002ba8:	4603      	mov	r3, r0
 8002baa:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002bac:	e003      	b.n	8002bb6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002bae:	2301      	movs	r3, #1
 8002bb0:	74fb      	strb	r3, [r7, #19]
      break;
 8002bb2:	e000      	b.n	8002bb6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8002bb4:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002bb6:	7cfb      	ldrb	r3, [r7, #19]
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d10b      	bne.n	8002bd4 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002bbc:	4b76      	ldr	r3, [pc, #472]	; (8002d98 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002bbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002bc2:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002bca:	4973      	ldr	r1, [pc, #460]	; (8002d98 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002bcc:	4313      	orrs	r3, r2
 8002bce:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8002bd2:	e001      	b.n	8002bd8 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002bd4:	7cfb      	ldrb	r3, [r7, #19]
 8002bd6:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d041      	beq.n	8002c68 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002be8:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8002bec:	d02a      	beq.n	8002c44 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8002bee:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8002bf2:	d824      	bhi.n	8002c3e <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002bf4:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002bf8:	d008      	beq.n	8002c0c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8002bfa:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002bfe:	d81e      	bhi.n	8002c3e <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d00a      	beq.n	8002c1a <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8002c04:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002c08:	d010      	beq.n	8002c2c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8002c0a:	e018      	b.n	8002c3e <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002c0c:	4b62      	ldr	r3, [pc, #392]	; (8002d98 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002c0e:	68db      	ldr	r3, [r3, #12]
 8002c10:	4a61      	ldr	r2, [pc, #388]	; (8002d98 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002c12:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002c16:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002c18:	e015      	b.n	8002c46 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	3304      	adds	r3, #4
 8002c1e:	2100      	movs	r1, #0
 8002c20:	4618      	mov	r0, r3
 8002c22:	f000 fa73 	bl	800310c <RCCEx_PLLSAI1_Config>
 8002c26:	4603      	mov	r3, r0
 8002c28:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002c2a:	e00c      	b.n	8002c46 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	3320      	adds	r3, #32
 8002c30:	2100      	movs	r1, #0
 8002c32:	4618      	mov	r0, r3
 8002c34:	f000 fb5e 	bl	80032f4 <RCCEx_PLLSAI2_Config>
 8002c38:	4603      	mov	r3, r0
 8002c3a:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002c3c:	e003      	b.n	8002c46 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002c3e:	2301      	movs	r3, #1
 8002c40:	74fb      	strb	r3, [r7, #19]
      break;
 8002c42:	e000      	b.n	8002c46 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8002c44:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002c46:	7cfb      	ldrb	r3, [r7, #19]
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d10b      	bne.n	8002c64 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002c4c:	4b52      	ldr	r3, [pc, #328]	; (8002d98 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002c4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002c52:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002c5a:	494f      	ldr	r1, [pc, #316]	; (8002d98 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002c5c:	4313      	orrs	r3, r2
 8002c5e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8002c62:	e001      	b.n	8002c68 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002c64:	7cfb      	ldrb	r3, [r7, #19]
 8002c66:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	f000 80a0 	beq.w	8002db6 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002c76:	2300      	movs	r3, #0
 8002c78:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002c7a:	4b47      	ldr	r3, [pc, #284]	; (8002d98 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002c7c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c7e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d101      	bne.n	8002c8a <HAL_RCCEx_PeriphCLKConfig+0x152>
 8002c86:	2301      	movs	r3, #1
 8002c88:	e000      	b.n	8002c8c <HAL_RCCEx_PeriphCLKConfig+0x154>
 8002c8a:	2300      	movs	r3, #0
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d00d      	beq.n	8002cac <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002c90:	4b41      	ldr	r3, [pc, #260]	; (8002d98 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002c92:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c94:	4a40      	ldr	r2, [pc, #256]	; (8002d98 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002c96:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002c9a:	6593      	str	r3, [r2, #88]	; 0x58
 8002c9c:	4b3e      	ldr	r3, [pc, #248]	; (8002d98 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002c9e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ca0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ca4:	60bb      	str	r3, [r7, #8]
 8002ca6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002ca8:	2301      	movs	r3, #1
 8002caa:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002cac:	4b3b      	ldr	r3, [pc, #236]	; (8002d9c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	4a3a      	ldr	r2, [pc, #232]	; (8002d9c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002cb2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002cb6:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002cb8:	f7fe fd14 	bl	80016e4 <HAL_GetTick>
 8002cbc:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002cbe:	e009      	b.n	8002cd4 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002cc0:	f7fe fd10 	bl	80016e4 <HAL_GetTick>
 8002cc4:	4602      	mov	r2, r0
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	1ad3      	subs	r3, r2, r3
 8002cca:	2b02      	cmp	r3, #2
 8002ccc:	d902      	bls.n	8002cd4 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8002cce:	2303      	movs	r3, #3
 8002cd0:	74fb      	strb	r3, [r7, #19]
        break;
 8002cd2:	e005      	b.n	8002ce0 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002cd4:	4b31      	ldr	r3, [pc, #196]	; (8002d9c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d0ef      	beq.n	8002cc0 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8002ce0:	7cfb      	ldrb	r3, [r7, #19]
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d15c      	bne.n	8002da0 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002ce6:	4b2c      	ldr	r3, [pc, #176]	; (8002d98 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002ce8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002cec:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002cf0:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002cf2:	697b      	ldr	r3, [r7, #20]
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d01f      	beq.n	8002d38 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002cfe:	697a      	ldr	r2, [r7, #20]
 8002d00:	429a      	cmp	r2, r3
 8002d02:	d019      	beq.n	8002d38 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002d04:	4b24      	ldr	r3, [pc, #144]	; (8002d98 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002d06:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d0a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002d0e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002d10:	4b21      	ldr	r3, [pc, #132]	; (8002d98 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002d12:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d16:	4a20      	ldr	r2, [pc, #128]	; (8002d98 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002d18:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002d1c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002d20:	4b1d      	ldr	r3, [pc, #116]	; (8002d98 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002d22:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d26:	4a1c      	ldr	r2, [pc, #112]	; (8002d98 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002d28:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002d2c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002d30:	4a19      	ldr	r2, [pc, #100]	; (8002d98 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002d32:	697b      	ldr	r3, [r7, #20]
 8002d34:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002d38:	697b      	ldr	r3, [r7, #20]
 8002d3a:	f003 0301 	and.w	r3, r3, #1
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d016      	beq.n	8002d70 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d42:	f7fe fccf 	bl	80016e4 <HAL_GetTick>
 8002d46:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002d48:	e00b      	b.n	8002d62 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d4a:	f7fe fccb 	bl	80016e4 <HAL_GetTick>
 8002d4e:	4602      	mov	r2, r0
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	1ad3      	subs	r3, r2, r3
 8002d54:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d58:	4293      	cmp	r3, r2
 8002d5a:	d902      	bls.n	8002d62 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8002d5c:	2303      	movs	r3, #3
 8002d5e:	74fb      	strb	r3, [r7, #19]
            break;
 8002d60:	e006      	b.n	8002d70 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002d62:	4b0d      	ldr	r3, [pc, #52]	; (8002d98 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002d64:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d68:	f003 0302 	and.w	r3, r3, #2
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d0ec      	beq.n	8002d4a <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8002d70:	7cfb      	ldrb	r3, [r7, #19]
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d10c      	bne.n	8002d90 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002d76:	4b08      	ldr	r3, [pc, #32]	; (8002d98 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002d78:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d7c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002d86:	4904      	ldr	r1, [pc, #16]	; (8002d98 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002d88:	4313      	orrs	r3, r2
 8002d8a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8002d8e:	e009      	b.n	8002da4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002d90:	7cfb      	ldrb	r3, [r7, #19]
 8002d92:	74bb      	strb	r3, [r7, #18]
 8002d94:	e006      	b.n	8002da4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8002d96:	bf00      	nop
 8002d98:	40021000 	.word	0x40021000
 8002d9c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002da0:	7cfb      	ldrb	r3, [r7, #19]
 8002da2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002da4:	7c7b      	ldrb	r3, [r7, #17]
 8002da6:	2b01      	cmp	r3, #1
 8002da8:	d105      	bne.n	8002db6 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002daa:	4b9e      	ldr	r3, [pc, #632]	; (8003024 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002dac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002dae:	4a9d      	ldr	r2, [pc, #628]	; (8003024 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002db0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002db4:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	f003 0301 	and.w	r3, r3, #1
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d00a      	beq.n	8002dd8 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002dc2:	4b98      	ldr	r3, [pc, #608]	; (8003024 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002dc4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002dc8:	f023 0203 	bic.w	r2, r3, #3
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002dd0:	4994      	ldr	r1, [pc, #592]	; (8003024 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002dd2:	4313      	orrs	r3, r2
 8002dd4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	f003 0302 	and.w	r3, r3, #2
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d00a      	beq.n	8002dfa <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002de4:	4b8f      	ldr	r3, [pc, #572]	; (8003024 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002de6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002dea:	f023 020c 	bic.w	r2, r3, #12
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002df2:	498c      	ldr	r1, [pc, #560]	; (8003024 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002df4:	4313      	orrs	r3, r2
 8002df6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	f003 0304 	and.w	r3, r3, #4
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d00a      	beq.n	8002e1c <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002e06:	4b87      	ldr	r3, [pc, #540]	; (8003024 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e08:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e0c:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e14:	4983      	ldr	r1, [pc, #524]	; (8003024 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e16:	4313      	orrs	r3, r2
 8002e18:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	f003 0308 	and.w	r3, r3, #8
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d00a      	beq.n	8002e3e <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002e28:	4b7e      	ldr	r3, [pc, #504]	; (8003024 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e2e:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e36:	497b      	ldr	r1, [pc, #492]	; (8003024 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e38:	4313      	orrs	r3, r2
 8002e3a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	f003 0310 	and.w	r3, r3, #16
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d00a      	beq.n	8002e60 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002e4a:	4b76      	ldr	r3, [pc, #472]	; (8003024 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e50:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002e58:	4972      	ldr	r1, [pc, #456]	; (8003024 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e5a:	4313      	orrs	r3, r2
 8002e5c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	f003 0320 	and.w	r3, r3, #32
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d00a      	beq.n	8002e82 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002e6c:	4b6d      	ldr	r3, [pc, #436]	; (8003024 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e72:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002e7a:	496a      	ldr	r1, [pc, #424]	; (8003024 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e7c:	4313      	orrs	r3, r2
 8002e7e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d00a      	beq.n	8002ea4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002e8e:	4b65      	ldr	r3, [pc, #404]	; (8003024 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e90:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e94:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e9c:	4961      	ldr	r1, [pc, #388]	; (8003024 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e9e:	4313      	orrs	r3, r2
 8002ea0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d00a      	beq.n	8002ec6 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002eb0:	4b5c      	ldr	r3, [pc, #368]	; (8003024 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002eb2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002eb6:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002ebe:	4959      	ldr	r1, [pc, #356]	; (8003024 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ec0:	4313      	orrs	r3, r2
 8002ec2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d00a      	beq.n	8002ee8 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002ed2:	4b54      	ldr	r3, [pc, #336]	; (8003024 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ed4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ed8:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002ee0:	4950      	ldr	r1, [pc, #320]	; (8003024 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ee2:	4313      	orrs	r3, r2
 8002ee4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d00a      	beq.n	8002f0a <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002ef4:	4b4b      	ldr	r3, [pc, #300]	; (8003024 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ef6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002efa:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f02:	4948      	ldr	r1, [pc, #288]	; (8003024 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f04:	4313      	orrs	r3, r2
 8002f06:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d00a      	beq.n	8002f2c <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002f16:	4b43      	ldr	r3, [pc, #268]	; (8003024 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f18:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f1c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f24:	493f      	ldr	r1, [pc, #252]	; (8003024 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f26:	4313      	orrs	r3, r2
 8002f28:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d028      	beq.n	8002f8a <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002f38:	4b3a      	ldr	r3, [pc, #232]	; (8003024 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f3e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002f46:	4937      	ldr	r1, [pc, #220]	; (8003024 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f48:	4313      	orrs	r3, r2
 8002f4a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002f52:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002f56:	d106      	bne.n	8002f66 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002f58:	4b32      	ldr	r3, [pc, #200]	; (8003024 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f5a:	68db      	ldr	r3, [r3, #12]
 8002f5c:	4a31      	ldr	r2, [pc, #196]	; (8003024 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f5e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002f62:	60d3      	str	r3, [r2, #12]
 8002f64:	e011      	b.n	8002f8a <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002f6a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002f6e:	d10c      	bne.n	8002f8a <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	3304      	adds	r3, #4
 8002f74:	2101      	movs	r1, #1
 8002f76:	4618      	mov	r0, r3
 8002f78:	f000 f8c8 	bl	800310c <RCCEx_PLLSAI1_Config>
 8002f7c:	4603      	mov	r3, r0
 8002f7e:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8002f80:	7cfb      	ldrb	r3, [r7, #19]
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d001      	beq.n	8002f8a <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8002f86:	7cfb      	ldrb	r3, [r7, #19]
 8002f88:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d028      	beq.n	8002fe8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002f96:	4b23      	ldr	r3, [pc, #140]	; (8003024 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f98:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f9c:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002fa4:	491f      	ldr	r1, [pc, #124]	; (8003024 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002fa6:	4313      	orrs	r3, r2
 8002fa8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002fb0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002fb4:	d106      	bne.n	8002fc4 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002fb6:	4b1b      	ldr	r3, [pc, #108]	; (8003024 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002fb8:	68db      	ldr	r3, [r3, #12]
 8002fba:	4a1a      	ldr	r2, [pc, #104]	; (8003024 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002fbc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002fc0:	60d3      	str	r3, [r2, #12]
 8002fc2:	e011      	b.n	8002fe8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002fc8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002fcc:	d10c      	bne.n	8002fe8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	3304      	adds	r3, #4
 8002fd2:	2101      	movs	r1, #1
 8002fd4:	4618      	mov	r0, r3
 8002fd6:	f000 f899 	bl	800310c <RCCEx_PLLSAI1_Config>
 8002fda:	4603      	mov	r3, r0
 8002fdc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002fde:	7cfb      	ldrb	r3, [r7, #19]
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d001      	beq.n	8002fe8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8002fe4:	7cfb      	ldrb	r3, [r7, #19]
 8002fe6:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d02b      	beq.n	800304c <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002ff4:	4b0b      	ldr	r3, [pc, #44]	; (8003024 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ff6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ffa:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003002:	4908      	ldr	r1, [pc, #32]	; (8003024 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003004:	4313      	orrs	r3, r2
 8003006:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800300e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003012:	d109      	bne.n	8003028 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003014:	4b03      	ldr	r3, [pc, #12]	; (8003024 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003016:	68db      	ldr	r3, [r3, #12]
 8003018:	4a02      	ldr	r2, [pc, #8]	; (8003024 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800301a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800301e:	60d3      	str	r3, [r2, #12]
 8003020:	e014      	b.n	800304c <HAL_RCCEx_PeriphCLKConfig+0x514>
 8003022:	bf00      	nop
 8003024:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800302c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003030:	d10c      	bne.n	800304c <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	3304      	adds	r3, #4
 8003036:	2101      	movs	r1, #1
 8003038:	4618      	mov	r0, r3
 800303a:	f000 f867 	bl	800310c <RCCEx_PLLSAI1_Config>
 800303e:	4603      	mov	r3, r0
 8003040:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003042:	7cfb      	ldrb	r3, [r7, #19]
 8003044:	2b00      	cmp	r3, #0
 8003046:	d001      	beq.n	800304c <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8003048:	7cfb      	ldrb	r3, [r7, #19]
 800304a:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003054:	2b00      	cmp	r3, #0
 8003056:	d02f      	beq.n	80030b8 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003058:	4b2b      	ldr	r3, [pc, #172]	; (8003108 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800305a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800305e:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003066:	4928      	ldr	r1, [pc, #160]	; (8003108 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003068:	4313      	orrs	r3, r2
 800306a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003072:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003076:	d10d      	bne.n	8003094 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	3304      	adds	r3, #4
 800307c:	2102      	movs	r1, #2
 800307e:	4618      	mov	r0, r3
 8003080:	f000 f844 	bl	800310c <RCCEx_PLLSAI1_Config>
 8003084:	4603      	mov	r3, r0
 8003086:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003088:	7cfb      	ldrb	r3, [r7, #19]
 800308a:	2b00      	cmp	r3, #0
 800308c:	d014      	beq.n	80030b8 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800308e:	7cfb      	ldrb	r3, [r7, #19]
 8003090:	74bb      	strb	r3, [r7, #18]
 8003092:	e011      	b.n	80030b8 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003098:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800309c:	d10c      	bne.n	80030b8 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	3320      	adds	r3, #32
 80030a2:	2102      	movs	r1, #2
 80030a4:	4618      	mov	r0, r3
 80030a6:	f000 f925 	bl	80032f4 <RCCEx_PLLSAI2_Config>
 80030aa:	4603      	mov	r3, r0
 80030ac:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80030ae:	7cfb      	ldrb	r3, [r7, #19]
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d001      	beq.n	80030b8 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80030b4:	7cfb      	ldrb	r3, [r7, #19]
 80030b6:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d00a      	beq.n	80030da <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80030c4:	4b10      	ldr	r3, [pc, #64]	; (8003108 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80030c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80030ca:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80030d2:	490d      	ldr	r1, [pc, #52]	; (8003108 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80030d4:	4313      	orrs	r3, r2
 80030d6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d00b      	beq.n	80030fe <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80030e6:	4b08      	ldr	r3, [pc, #32]	; (8003108 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80030e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80030ec:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80030f6:	4904      	ldr	r1, [pc, #16]	; (8003108 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80030f8:	4313      	orrs	r3, r2
 80030fa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80030fe:	7cbb      	ldrb	r3, [r7, #18]
}
 8003100:	4618      	mov	r0, r3
 8003102:	3718      	adds	r7, #24
 8003104:	46bd      	mov	sp, r7
 8003106:	bd80      	pop	{r7, pc}
 8003108:	40021000 	.word	0x40021000

0800310c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800310c:	b580      	push	{r7, lr}
 800310e:	b084      	sub	sp, #16
 8003110:	af00      	add	r7, sp, #0
 8003112:	6078      	str	r0, [r7, #4]
 8003114:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003116:	2300      	movs	r3, #0
 8003118:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800311a:	4b75      	ldr	r3, [pc, #468]	; (80032f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800311c:	68db      	ldr	r3, [r3, #12]
 800311e:	f003 0303 	and.w	r3, r3, #3
 8003122:	2b00      	cmp	r3, #0
 8003124:	d018      	beq.n	8003158 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003126:	4b72      	ldr	r3, [pc, #456]	; (80032f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003128:	68db      	ldr	r3, [r3, #12]
 800312a:	f003 0203 	and.w	r2, r3, #3
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	429a      	cmp	r2, r3
 8003134:	d10d      	bne.n	8003152 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
       ||
 800313a:	2b00      	cmp	r3, #0
 800313c:	d009      	beq.n	8003152 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800313e:	4b6c      	ldr	r3, [pc, #432]	; (80032f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003140:	68db      	ldr	r3, [r3, #12]
 8003142:	091b      	lsrs	r3, r3, #4
 8003144:	f003 0307 	and.w	r3, r3, #7
 8003148:	1c5a      	adds	r2, r3, #1
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	685b      	ldr	r3, [r3, #4]
       ||
 800314e:	429a      	cmp	r2, r3
 8003150:	d047      	beq.n	80031e2 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003152:	2301      	movs	r3, #1
 8003154:	73fb      	strb	r3, [r7, #15]
 8003156:	e044      	b.n	80031e2 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	2b03      	cmp	r3, #3
 800315e:	d018      	beq.n	8003192 <RCCEx_PLLSAI1_Config+0x86>
 8003160:	2b03      	cmp	r3, #3
 8003162:	d825      	bhi.n	80031b0 <RCCEx_PLLSAI1_Config+0xa4>
 8003164:	2b01      	cmp	r3, #1
 8003166:	d002      	beq.n	800316e <RCCEx_PLLSAI1_Config+0x62>
 8003168:	2b02      	cmp	r3, #2
 800316a:	d009      	beq.n	8003180 <RCCEx_PLLSAI1_Config+0x74>
 800316c:	e020      	b.n	80031b0 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800316e:	4b60      	ldr	r3, [pc, #384]	; (80032f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	f003 0302 	and.w	r3, r3, #2
 8003176:	2b00      	cmp	r3, #0
 8003178:	d11d      	bne.n	80031b6 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800317a:	2301      	movs	r3, #1
 800317c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800317e:	e01a      	b.n	80031b6 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003180:	4b5b      	ldr	r3, [pc, #364]	; (80032f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003188:	2b00      	cmp	r3, #0
 800318a:	d116      	bne.n	80031ba <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 800318c:	2301      	movs	r3, #1
 800318e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003190:	e013      	b.n	80031ba <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003192:	4b57      	ldr	r3, [pc, #348]	; (80032f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800319a:	2b00      	cmp	r3, #0
 800319c:	d10f      	bne.n	80031be <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800319e:	4b54      	ldr	r3, [pc, #336]	; (80032f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d109      	bne.n	80031be <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 80031aa:	2301      	movs	r3, #1
 80031ac:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80031ae:	e006      	b.n	80031be <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 80031b0:	2301      	movs	r3, #1
 80031b2:	73fb      	strb	r3, [r7, #15]
      break;
 80031b4:	e004      	b.n	80031c0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80031b6:	bf00      	nop
 80031b8:	e002      	b.n	80031c0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80031ba:	bf00      	nop
 80031bc:	e000      	b.n	80031c0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80031be:	bf00      	nop
    }

    if(status == HAL_OK)
 80031c0:	7bfb      	ldrb	r3, [r7, #15]
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d10d      	bne.n	80031e2 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80031c6:	4b4a      	ldr	r3, [pc, #296]	; (80032f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80031c8:	68db      	ldr	r3, [r3, #12]
 80031ca:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	6819      	ldr	r1, [r3, #0]
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	685b      	ldr	r3, [r3, #4]
 80031d6:	3b01      	subs	r3, #1
 80031d8:	011b      	lsls	r3, r3, #4
 80031da:	430b      	orrs	r3, r1
 80031dc:	4944      	ldr	r1, [pc, #272]	; (80032f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80031de:	4313      	orrs	r3, r2
 80031e0:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80031e2:	7bfb      	ldrb	r3, [r7, #15]
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d17d      	bne.n	80032e4 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80031e8:	4b41      	ldr	r3, [pc, #260]	; (80032f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	4a40      	ldr	r2, [pc, #256]	; (80032f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80031ee:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80031f2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80031f4:	f7fe fa76 	bl	80016e4 <HAL_GetTick>
 80031f8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80031fa:	e009      	b.n	8003210 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80031fc:	f7fe fa72 	bl	80016e4 <HAL_GetTick>
 8003200:	4602      	mov	r2, r0
 8003202:	68bb      	ldr	r3, [r7, #8]
 8003204:	1ad3      	subs	r3, r2, r3
 8003206:	2b02      	cmp	r3, #2
 8003208:	d902      	bls.n	8003210 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800320a:	2303      	movs	r3, #3
 800320c:	73fb      	strb	r3, [r7, #15]
        break;
 800320e:	e005      	b.n	800321c <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003210:	4b37      	ldr	r3, [pc, #220]	; (80032f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003218:	2b00      	cmp	r3, #0
 800321a:	d1ef      	bne.n	80031fc <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800321c:	7bfb      	ldrb	r3, [r7, #15]
 800321e:	2b00      	cmp	r3, #0
 8003220:	d160      	bne.n	80032e4 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003222:	683b      	ldr	r3, [r7, #0]
 8003224:	2b00      	cmp	r3, #0
 8003226:	d111      	bne.n	800324c <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003228:	4b31      	ldr	r3, [pc, #196]	; (80032f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800322a:	691b      	ldr	r3, [r3, #16]
 800322c:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8003230:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003234:	687a      	ldr	r2, [r7, #4]
 8003236:	6892      	ldr	r2, [r2, #8]
 8003238:	0211      	lsls	r1, r2, #8
 800323a:	687a      	ldr	r2, [r7, #4]
 800323c:	68d2      	ldr	r2, [r2, #12]
 800323e:	0912      	lsrs	r2, r2, #4
 8003240:	0452      	lsls	r2, r2, #17
 8003242:	430a      	orrs	r2, r1
 8003244:	492a      	ldr	r1, [pc, #168]	; (80032f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003246:	4313      	orrs	r3, r2
 8003248:	610b      	str	r3, [r1, #16]
 800324a:	e027      	b.n	800329c <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800324c:	683b      	ldr	r3, [r7, #0]
 800324e:	2b01      	cmp	r3, #1
 8003250:	d112      	bne.n	8003278 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003252:	4b27      	ldr	r3, [pc, #156]	; (80032f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003254:	691b      	ldr	r3, [r3, #16]
 8003256:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 800325a:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800325e:	687a      	ldr	r2, [r7, #4]
 8003260:	6892      	ldr	r2, [r2, #8]
 8003262:	0211      	lsls	r1, r2, #8
 8003264:	687a      	ldr	r2, [r7, #4]
 8003266:	6912      	ldr	r2, [r2, #16]
 8003268:	0852      	lsrs	r2, r2, #1
 800326a:	3a01      	subs	r2, #1
 800326c:	0552      	lsls	r2, r2, #21
 800326e:	430a      	orrs	r2, r1
 8003270:	491f      	ldr	r1, [pc, #124]	; (80032f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003272:	4313      	orrs	r3, r2
 8003274:	610b      	str	r3, [r1, #16]
 8003276:	e011      	b.n	800329c <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003278:	4b1d      	ldr	r3, [pc, #116]	; (80032f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800327a:	691b      	ldr	r3, [r3, #16]
 800327c:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8003280:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003284:	687a      	ldr	r2, [r7, #4]
 8003286:	6892      	ldr	r2, [r2, #8]
 8003288:	0211      	lsls	r1, r2, #8
 800328a:	687a      	ldr	r2, [r7, #4]
 800328c:	6952      	ldr	r2, [r2, #20]
 800328e:	0852      	lsrs	r2, r2, #1
 8003290:	3a01      	subs	r2, #1
 8003292:	0652      	lsls	r2, r2, #25
 8003294:	430a      	orrs	r2, r1
 8003296:	4916      	ldr	r1, [pc, #88]	; (80032f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003298:	4313      	orrs	r3, r2
 800329a:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800329c:	4b14      	ldr	r3, [pc, #80]	; (80032f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	4a13      	ldr	r2, [pc, #76]	; (80032f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80032a2:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80032a6:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80032a8:	f7fe fa1c 	bl	80016e4 <HAL_GetTick>
 80032ac:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80032ae:	e009      	b.n	80032c4 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80032b0:	f7fe fa18 	bl	80016e4 <HAL_GetTick>
 80032b4:	4602      	mov	r2, r0
 80032b6:	68bb      	ldr	r3, [r7, #8]
 80032b8:	1ad3      	subs	r3, r2, r3
 80032ba:	2b02      	cmp	r3, #2
 80032bc:	d902      	bls.n	80032c4 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 80032be:	2303      	movs	r3, #3
 80032c0:	73fb      	strb	r3, [r7, #15]
          break;
 80032c2:	e005      	b.n	80032d0 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80032c4:	4b0a      	ldr	r3, [pc, #40]	; (80032f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d0ef      	beq.n	80032b0 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 80032d0:	7bfb      	ldrb	r3, [r7, #15]
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d106      	bne.n	80032e4 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80032d6:	4b06      	ldr	r3, [pc, #24]	; (80032f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80032d8:	691a      	ldr	r2, [r3, #16]
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	699b      	ldr	r3, [r3, #24]
 80032de:	4904      	ldr	r1, [pc, #16]	; (80032f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80032e0:	4313      	orrs	r3, r2
 80032e2:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80032e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80032e6:	4618      	mov	r0, r3
 80032e8:	3710      	adds	r7, #16
 80032ea:	46bd      	mov	sp, r7
 80032ec:	bd80      	pop	{r7, pc}
 80032ee:	bf00      	nop
 80032f0:	40021000 	.word	0x40021000

080032f4 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80032f4:	b580      	push	{r7, lr}
 80032f6:	b084      	sub	sp, #16
 80032f8:	af00      	add	r7, sp, #0
 80032fa:	6078      	str	r0, [r7, #4]
 80032fc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80032fe:	2300      	movs	r3, #0
 8003300:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003302:	4b6a      	ldr	r3, [pc, #424]	; (80034ac <RCCEx_PLLSAI2_Config+0x1b8>)
 8003304:	68db      	ldr	r3, [r3, #12]
 8003306:	f003 0303 	and.w	r3, r3, #3
 800330a:	2b00      	cmp	r3, #0
 800330c:	d018      	beq.n	8003340 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800330e:	4b67      	ldr	r3, [pc, #412]	; (80034ac <RCCEx_PLLSAI2_Config+0x1b8>)
 8003310:	68db      	ldr	r3, [r3, #12]
 8003312:	f003 0203 	and.w	r2, r3, #3
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	429a      	cmp	r2, r3
 800331c:	d10d      	bne.n	800333a <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
       ||
 8003322:	2b00      	cmp	r3, #0
 8003324:	d009      	beq.n	800333a <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8003326:	4b61      	ldr	r3, [pc, #388]	; (80034ac <RCCEx_PLLSAI2_Config+0x1b8>)
 8003328:	68db      	ldr	r3, [r3, #12]
 800332a:	091b      	lsrs	r3, r3, #4
 800332c:	f003 0307 	and.w	r3, r3, #7
 8003330:	1c5a      	adds	r2, r3, #1
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	685b      	ldr	r3, [r3, #4]
       ||
 8003336:	429a      	cmp	r2, r3
 8003338:	d047      	beq.n	80033ca <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800333a:	2301      	movs	r3, #1
 800333c:	73fb      	strb	r3, [r7, #15]
 800333e:	e044      	b.n	80033ca <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	2b03      	cmp	r3, #3
 8003346:	d018      	beq.n	800337a <RCCEx_PLLSAI2_Config+0x86>
 8003348:	2b03      	cmp	r3, #3
 800334a:	d825      	bhi.n	8003398 <RCCEx_PLLSAI2_Config+0xa4>
 800334c:	2b01      	cmp	r3, #1
 800334e:	d002      	beq.n	8003356 <RCCEx_PLLSAI2_Config+0x62>
 8003350:	2b02      	cmp	r3, #2
 8003352:	d009      	beq.n	8003368 <RCCEx_PLLSAI2_Config+0x74>
 8003354:	e020      	b.n	8003398 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003356:	4b55      	ldr	r3, [pc, #340]	; (80034ac <RCCEx_PLLSAI2_Config+0x1b8>)
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	f003 0302 	and.w	r3, r3, #2
 800335e:	2b00      	cmp	r3, #0
 8003360:	d11d      	bne.n	800339e <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8003362:	2301      	movs	r3, #1
 8003364:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003366:	e01a      	b.n	800339e <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003368:	4b50      	ldr	r3, [pc, #320]	; (80034ac <RCCEx_PLLSAI2_Config+0x1b8>)
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003370:	2b00      	cmp	r3, #0
 8003372:	d116      	bne.n	80033a2 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8003374:	2301      	movs	r3, #1
 8003376:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003378:	e013      	b.n	80033a2 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800337a:	4b4c      	ldr	r3, [pc, #304]	; (80034ac <RCCEx_PLLSAI2_Config+0x1b8>)
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003382:	2b00      	cmp	r3, #0
 8003384:	d10f      	bne.n	80033a6 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003386:	4b49      	ldr	r3, [pc, #292]	; (80034ac <RCCEx_PLLSAI2_Config+0x1b8>)
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800338e:	2b00      	cmp	r3, #0
 8003390:	d109      	bne.n	80033a6 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8003392:	2301      	movs	r3, #1
 8003394:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003396:	e006      	b.n	80033a6 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003398:	2301      	movs	r3, #1
 800339a:	73fb      	strb	r3, [r7, #15]
      break;
 800339c:	e004      	b.n	80033a8 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800339e:	bf00      	nop
 80033a0:	e002      	b.n	80033a8 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80033a2:	bf00      	nop
 80033a4:	e000      	b.n	80033a8 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80033a6:	bf00      	nop
    }

    if(status == HAL_OK)
 80033a8:	7bfb      	ldrb	r3, [r7, #15]
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d10d      	bne.n	80033ca <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80033ae:	4b3f      	ldr	r3, [pc, #252]	; (80034ac <RCCEx_PLLSAI2_Config+0x1b8>)
 80033b0:	68db      	ldr	r3, [r3, #12]
 80033b2:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	6819      	ldr	r1, [r3, #0]
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	685b      	ldr	r3, [r3, #4]
 80033be:	3b01      	subs	r3, #1
 80033c0:	011b      	lsls	r3, r3, #4
 80033c2:	430b      	orrs	r3, r1
 80033c4:	4939      	ldr	r1, [pc, #228]	; (80034ac <RCCEx_PLLSAI2_Config+0x1b8>)
 80033c6:	4313      	orrs	r3, r2
 80033c8:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80033ca:	7bfb      	ldrb	r3, [r7, #15]
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d167      	bne.n	80034a0 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80033d0:	4b36      	ldr	r3, [pc, #216]	; (80034ac <RCCEx_PLLSAI2_Config+0x1b8>)
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	4a35      	ldr	r2, [pc, #212]	; (80034ac <RCCEx_PLLSAI2_Config+0x1b8>)
 80033d6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80033da:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80033dc:	f7fe f982 	bl	80016e4 <HAL_GetTick>
 80033e0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80033e2:	e009      	b.n	80033f8 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80033e4:	f7fe f97e 	bl	80016e4 <HAL_GetTick>
 80033e8:	4602      	mov	r2, r0
 80033ea:	68bb      	ldr	r3, [r7, #8]
 80033ec:	1ad3      	subs	r3, r2, r3
 80033ee:	2b02      	cmp	r3, #2
 80033f0:	d902      	bls.n	80033f8 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80033f2:	2303      	movs	r3, #3
 80033f4:	73fb      	strb	r3, [r7, #15]
        break;
 80033f6:	e005      	b.n	8003404 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80033f8:	4b2c      	ldr	r3, [pc, #176]	; (80034ac <RCCEx_PLLSAI2_Config+0x1b8>)
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003400:	2b00      	cmp	r3, #0
 8003402:	d1ef      	bne.n	80033e4 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003404:	7bfb      	ldrb	r3, [r7, #15]
 8003406:	2b00      	cmp	r3, #0
 8003408:	d14a      	bne.n	80034a0 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800340a:	683b      	ldr	r3, [r7, #0]
 800340c:	2b00      	cmp	r3, #0
 800340e:	d111      	bne.n	8003434 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003410:	4b26      	ldr	r3, [pc, #152]	; (80034ac <RCCEx_PLLSAI2_Config+0x1b8>)
 8003412:	695b      	ldr	r3, [r3, #20]
 8003414:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8003418:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800341c:	687a      	ldr	r2, [r7, #4]
 800341e:	6892      	ldr	r2, [r2, #8]
 8003420:	0211      	lsls	r1, r2, #8
 8003422:	687a      	ldr	r2, [r7, #4]
 8003424:	68d2      	ldr	r2, [r2, #12]
 8003426:	0912      	lsrs	r2, r2, #4
 8003428:	0452      	lsls	r2, r2, #17
 800342a:	430a      	orrs	r2, r1
 800342c:	491f      	ldr	r1, [pc, #124]	; (80034ac <RCCEx_PLLSAI2_Config+0x1b8>)
 800342e:	4313      	orrs	r3, r2
 8003430:	614b      	str	r3, [r1, #20]
 8003432:	e011      	b.n	8003458 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003434:	4b1d      	ldr	r3, [pc, #116]	; (80034ac <RCCEx_PLLSAI2_Config+0x1b8>)
 8003436:	695b      	ldr	r3, [r3, #20]
 8003438:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800343c:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003440:	687a      	ldr	r2, [r7, #4]
 8003442:	6892      	ldr	r2, [r2, #8]
 8003444:	0211      	lsls	r1, r2, #8
 8003446:	687a      	ldr	r2, [r7, #4]
 8003448:	6912      	ldr	r2, [r2, #16]
 800344a:	0852      	lsrs	r2, r2, #1
 800344c:	3a01      	subs	r2, #1
 800344e:	0652      	lsls	r2, r2, #25
 8003450:	430a      	orrs	r2, r1
 8003452:	4916      	ldr	r1, [pc, #88]	; (80034ac <RCCEx_PLLSAI2_Config+0x1b8>)
 8003454:	4313      	orrs	r3, r2
 8003456:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8003458:	4b14      	ldr	r3, [pc, #80]	; (80034ac <RCCEx_PLLSAI2_Config+0x1b8>)
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	4a13      	ldr	r2, [pc, #76]	; (80034ac <RCCEx_PLLSAI2_Config+0x1b8>)
 800345e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003462:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003464:	f7fe f93e 	bl	80016e4 <HAL_GetTick>
 8003468:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800346a:	e009      	b.n	8003480 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800346c:	f7fe f93a 	bl	80016e4 <HAL_GetTick>
 8003470:	4602      	mov	r2, r0
 8003472:	68bb      	ldr	r3, [r7, #8]
 8003474:	1ad3      	subs	r3, r2, r3
 8003476:	2b02      	cmp	r3, #2
 8003478:	d902      	bls.n	8003480 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 800347a:	2303      	movs	r3, #3
 800347c:	73fb      	strb	r3, [r7, #15]
          break;
 800347e:	e005      	b.n	800348c <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003480:	4b0a      	ldr	r3, [pc, #40]	; (80034ac <RCCEx_PLLSAI2_Config+0x1b8>)
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003488:	2b00      	cmp	r3, #0
 800348a:	d0ef      	beq.n	800346c <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 800348c:	7bfb      	ldrb	r3, [r7, #15]
 800348e:	2b00      	cmp	r3, #0
 8003490:	d106      	bne.n	80034a0 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8003492:	4b06      	ldr	r3, [pc, #24]	; (80034ac <RCCEx_PLLSAI2_Config+0x1b8>)
 8003494:	695a      	ldr	r2, [r3, #20]
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	695b      	ldr	r3, [r3, #20]
 800349a:	4904      	ldr	r1, [pc, #16]	; (80034ac <RCCEx_PLLSAI2_Config+0x1b8>)
 800349c:	4313      	orrs	r3, r2
 800349e:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80034a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80034a2:	4618      	mov	r0, r3
 80034a4:	3710      	adds	r7, #16
 80034a6:	46bd      	mov	sp, r7
 80034a8:	bd80      	pop	{r7, pc}
 80034aa:	bf00      	nop
 80034ac:	40021000 	.word	0x40021000

080034b0 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80034b0:	b580      	push	{r7, lr}
 80034b2:	b084      	sub	sp, #16
 80034b4:	af00      	add	r7, sp, #0
 80034b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 80034b8:	2301      	movs	r3, #1
 80034ba:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d06c      	beq.n	800359c <HAL_RTC_Init+0xec>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else /* #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */
    if (hrtc->State == HAL_RTC_STATE_RESET)
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80034c8:	b2db      	uxtb	r3, r3
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d106      	bne.n	80034dc <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	2200      	movs	r2, #0
 80034d2:	f883 2020 	strb.w	r2, [r3, #32]

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 80034d6:	6878      	ldr	r0, [r7, #4]
 80034d8:	f7fd fe7a 	bl	80011d0 <HAL_RTC_MspInit>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
    /* Process TAMP ip offset from RTC one */
    hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
#endif
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	2202      	movs	r2, #2
 80034e0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	22ca      	movs	r2, #202	; 0xca
 80034ea:	625a      	str	r2, [r3, #36]	; 0x24
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	2253      	movs	r2, #83	; 0x53
 80034f2:	625a      	str	r2, [r3, #36]	; 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 80034f4:	6878      	ldr	r0, [r7, #4]
 80034f6:	f000 f925 	bl	8003744 <RTC_EnterInitMode>
 80034fa:	4603      	mov	r3, r0
 80034fc:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 80034fe:	7bfb      	ldrb	r3, [r7, #15]
 8003500:	2b00      	cmp	r3, #0
 8003502:	d14b      	bne.n	800359c <HAL_RTC_Init+0xec>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
      /* Clear RTC_CR FMT, OSEL, POL and TAMPOE Bits */
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
#else
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	689b      	ldr	r3, [r3, #8]
 800350a:	687a      	ldr	r2, [r7, #4]
 800350c:	6812      	ldr	r2, [r2, #0]
 800350e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8003512:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003516:	6093      	str	r3, [r2, #8]
#endif
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	6899      	ldr	r1, [r3, #8]
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	685a      	ldr	r2, [r3, #4]
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	691b      	ldr	r3, [r3, #16]
 8003526:	431a      	orrs	r2, r3
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	699b      	ldr	r3, [r3, #24]
 800352c:	431a      	orrs	r2, r3
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	430a      	orrs	r2, r1
 8003534:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	687a      	ldr	r2, [r7, #4]
 800353c:	68d2      	ldr	r2, [r2, #12]
 800353e:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	6919      	ldr	r1, [r3, #16]
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	689b      	ldr	r3, [r3, #8]
 800354a:	041a      	lsls	r2, r3, #16
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	430a      	orrs	r2, r1
 8003552:	611a      	str	r2, [r3, #16]
      /* Configure the Binary mode */
      MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
#endif

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8003554:	6878      	ldr	r0, [r7, #4]
 8003556:	f000 f929 	bl	80037ac <RTC_ExitInitMode>
 800355a:	4603      	mov	r3, r0
 800355c:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 800355e:	7bfb      	ldrb	r3, [r7, #15]
 8003560:	2b00      	cmp	r3, #0
 8003562:	d11b      	bne.n	800359c <HAL_RTC_Init+0xec>
      {
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
#else
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	f022 0203 	bic.w	r2, r2, #3
 8003572:	64da      	str	r2, [r3, #76]	; 0x4c
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	69da      	ldr	r2, [r3, #28]
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	695b      	ldr	r3, [r3, #20]
 8003582:	431a      	orrs	r2, r3
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	430a      	orrs	r2, r1
 800358a:	64da      	str	r2, [r3, #76]	; 0x4c
#endif

        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	22ff      	movs	r2, #255	; 0xff
 8003592:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_READY;
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	2201      	movs	r2, #1
 8003598:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      }
    }
  }

  return status;
 800359c:	7bfb      	ldrb	r3, [r7, #15]
}
 800359e:	4618      	mov	r0, r3
 80035a0:	3710      	adds	r7, #16
 80035a2:	46bd      	mov	sp, r7
 80035a4:	bd80      	pop	{r7, pc}

080035a6 <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80035a6:	b580      	push	{r7, lr}
 80035a8:	b086      	sub	sp, #24
 80035aa:	af00      	add	r7, sp, #0
 80035ac:	60f8      	str	r0, [r7, #12]
 80035ae:	60b9      	str	r1, [r7, #8]
 80035b0:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80035b8:	68bb      	ldr	r3, [r7, #8]
 80035ba:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	691b      	ldr	r3, [r3, #16]
 80035c2:	f3c3 020e 	ubfx	r2, r3, #0, #15
 80035c6:	68bb      	ldr	r3, [r7, #8]
 80035c8:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 80035d4:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 80035d8:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> RTC_TR_HU_Pos);
 80035da:	697b      	ldr	r3, [r7, #20]
 80035dc:	0c1b      	lsrs	r3, r3, #16
 80035de:	b2db      	uxtb	r3, r3
 80035e0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80035e4:	b2da      	uxtb	r2, r3
 80035e6:	68bb      	ldr	r3, [r7, #8]
 80035e8:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 80035ea:	697b      	ldr	r3, [r7, #20]
 80035ec:	0a1b      	lsrs	r3, r3, #8
 80035ee:	b2db      	uxtb	r3, r3
 80035f0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80035f4:	b2da      	uxtb	r2, r3
 80035f6:	68bb      	ldr	r3, [r7, #8]
 80035f8:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)((tmpreg & (RTC_TR_ST | RTC_TR_SU)) >> RTC_TR_SU_Pos);
 80035fa:	697b      	ldr	r3, [r7, #20]
 80035fc:	b2db      	uxtb	r3, r3
 80035fe:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003602:	b2da      	uxtb	r2, r3
 8003604:	68bb      	ldr	r3, [r7, #8]
 8003606:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> RTC_TR_PM_Pos);
 8003608:	697b      	ldr	r3, [r7, #20]
 800360a:	0d9b      	lsrs	r3, r3, #22
 800360c:	b2db      	uxtb	r3, r3
 800360e:	f003 0301 	and.w	r3, r3, #1
 8003612:	b2da      	uxtb	r2, r3
 8003614:	68bb      	ldr	r3, [r7, #8]
 8003616:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	2b00      	cmp	r3, #0
 800361c:	d11a      	bne.n	8003654 <HAL_RTC_GetTime+0xae>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 800361e:	68bb      	ldr	r3, [r7, #8]
 8003620:	781b      	ldrb	r3, [r3, #0]
 8003622:	4618      	mov	r0, r3
 8003624:	f000 f900 	bl	8003828 <RTC_Bcd2ToByte>
 8003628:	4603      	mov	r3, r0
 800362a:	461a      	mov	r2, r3
 800362c:	68bb      	ldr	r3, [r7, #8]
 800362e:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8003630:	68bb      	ldr	r3, [r7, #8]
 8003632:	785b      	ldrb	r3, [r3, #1]
 8003634:	4618      	mov	r0, r3
 8003636:	f000 f8f7 	bl	8003828 <RTC_Bcd2ToByte>
 800363a:	4603      	mov	r3, r0
 800363c:	461a      	mov	r2, r3
 800363e:	68bb      	ldr	r3, [r7, #8]
 8003640:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8003642:	68bb      	ldr	r3, [r7, #8]
 8003644:	789b      	ldrb	r3, [r3, #2]
 8003646:	4618      	mov	r0, r3
 8003648:	f000 f8ee 	bl	8003828 <RTC_Bcd2ToByte>
 800364c:	4603      	mov	r3, r0
 800364e:	461a      	mov	r2, r3
 8003650:	68bb      	ldr	r3, [r7, #8]
 8003652:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8003654:	2300      	movs	r3, #0
}
 8003656:	4618      	mov	r0, r3
 8003658:	3718      	adds	r7, #24
 800365a:	46bd      	mov	sp, r7
 800365c:	bd80      	pop	{r7, pc}

0800365e <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN:  Binary data format
  *            @arg RTC_FORMAT_BCD:  BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800365e:	b580      	push	{r7, lr}
 8003660:	b086      	sub	sp, #24
 8003662:	af00      	add	r7, sp, #0
 8003664:	60f8      	str	r0, [r7, #12]
 8003666:	60b9      	str	r1, [r7, #8]
 8003668:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	685b      	ldr	r3, [r3, #4]
 8003670:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8003674:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8003678:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 800367a:	697b      	ldr	r3, [r7, #20]
 800367c:	0c1b      	lsrs	r3, r3, #16
 800367e:	b2da      	uxtb	r2, r3
 8003680:	68bb      	ldr	r3, [r7, #8]
 8003682:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8003684:	697b      	ldr	r3, [r7, #20]
 8003686:	0a1b      	lsrs	r3, r3, #8
 8003688:	b2db      	uxtb	r3, r3
 800368a:	f003 031f 	and.w	r3, r3, #31
 800368e:	b2da      	uxtb	r2, r3
 8003690:	68bb      	ldr	r3, [r7, #8]
 8003692:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)((datetmpreg & (RTC_DR_DT | RTC_DR_DU)) >> RTC_DR_DU_Pos);
 8003694:	697b      	ldr	r3, [r7, #20]
 8003696:	b2db      	uxtb	r3, r3
 8003698:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800369c:	b2da      	uxtb	r2, r3
 800369e:	68bb      	ldr	r3, [r7, #8]
 80036a0:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> RTC_DR_WDU_Pos);
 80036a2:	697b      	ldr	r3, [r7, #20]
 80036a4:	0b5b      	lsrs	r3, r3, #13
 80036a6:	b2db      	uxtb	r3, r3
 80036a8:	f003 0307 	and.w	r3, r3, #7
 80036ac:	b2da      	uxtb	r2, r3
 80036ae:	68bb      	ldr	r3, [r7, #8]
 80036b0:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d11a      	bne.n	80036ee <HAL_RTC_GetDate+0x90>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 80036b8:	68bb      	ldr	r3, [r7, #8]
 80036ba:	78db      	ldrb	r3, [r3, #3]
 80036bc:	4618      	mov	r0, r3
 80036be:	f000 f8b3 	bl	8003828 <RTC_Bcd2ToByte>
 80036c2:	4603      	mov	r3, r0
 80036c4:	461a      	mov	r2, r3
 80036c6:	68bb      	ldr	r3, [r7, #8]
 80036c8:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 80036ca:	68bb      	ldr	r3, [r7, #8]
 80036cc:	785b      	ldrb	r3, [r3, #1]
 80036ce:	4618      	mov	r0, r3
 80036d0:	f000 f8aa 	bl	8003828 <RTC_Bcd2ToByte>
 80036d4:	4603      	mov	r3, r0
 80036d6:	461a      	mov	r2, r3
 80036d8:	68bb      	ldr	r3, [r7, #8]
 80036da:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 80036dc:	68bb      	ldr	r3, [r7, #8]
 80036de:	789b      	ldrb	r3, [r3, #2]
 80036e0:	4618      	mov	r0, r3
 80036e2:	f000 f8a1 	bl	8003828 <RTC_Bcd2ToByte>
 80036e6:	4603      	mov	r3, r0
 80036e8:	461a      	mov	r2, r3
 80036ea:	68bb      	ldr	r3, [r7, #8]
 80036ec:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 80036ee:	2300      	movs	r3, #0
}
 80036f0:	4618      	mov	r0, r3
 80036f2:	3718      	adds	r7, #24
 80036f4:	46bd      	mov	sp, r7
 80036f6:	bd80      	pop	{r7, pc}

080036f8 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80036f8:	b580      	push	{r7, lr}
 80036fa:	b084      	sub	sp, #16
 80036fc:	af00      	add	r7, sp, #0
 80036fe:	6078      	str	r0, [r7, #4]

  /* Clear RSF flag */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
#else
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	68da      	ldr	r2, [r3, #12]
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800370e:	60da      	str	r2, [r3, #12]
#endif

  tickstart = HAL_GetTick();
 8003710:	f7fd ffe8 	bl	80016e4 <HAL_GetTick>
 8003714:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
#else
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8003716:	e009      	b.n	800372c <HAL_RTC_WaitForSynchro+0x34>
#endif
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8003718:	f7fd ffe4 	bl	80016e4 <HAL_GetTick>
 800371c:	4602      	mov	r2, r0
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	1ad3      	subs	r3, r2, r3
 8003722:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003726:	d901      	bls.n	800372c <HAL_RTC_WaitForSynchro+0x34>
    {
      return HAL_TIMEOUT;
 8003728:	2303      	movs	r3, #3
 800372a:	e007      	b.n	800373c <HAL_RTC_WaitForSynchro+0x44>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	68db      	ldr	r3, [r3, #12]
 8003732:	f003 0320 	and.w	r3, r3, #32
 8003736:	2b00      	cmp	r3, #0
 8003738:	d0ee      	beq.n	8003718 <HAL_RTC_WaitForSynchro+0x20>
    }
  }

  return HAL_OK;
 800373a:	2300      	movs	r3, #0
}
 800373c:	4618      	mov	r0, r3
 800373e:	3710      	adds	r7, #16
 8003740:	46bd      	mov	sp, r7
 8003742:	bd80      	pop	{r7, pc}

08003744 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8003744:	b580      	push	{r7, lr}
 8003746:	b084      	sub	sp, #16
 8003748:	af00      	add	r7, sp, #0
 800374a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800374c:	2300      	movs	r3, #0
 800374e:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
      }
    }
  }
#else /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	68db      	ldr	r3, [r3, #12]
 8003756:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800375a:	2b00      	cmp	r3, #0
 800375c:	d120      	bne.n	80037a0 <RTC_EnterInitMode+0x5c>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	f04f 32ff 	mov.w	r2, #4294967295
 8003766:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8003768:	f7fd ffbc 	bl	80016e4 <HAL_GetTick>
 800376c:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800376e:	e00d      	b.n	800378c <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8003770:	f7fd ffb8 	bl	80016e4 <HAL_GetTick>
 8003774:	4602      	mov	r2, r0
 8003776:	68bb      	ldr	r3, [r7, #8]
 8003778:	1ad3      	subs	r3, r2, r3
 800377a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800377e:	d905      	bls.n	800378c <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 8003780:	2303      	movs	r3, #3
 8003782:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	2203      	movs	r2, #3
 8003788:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	68db      	ldr	r3, [r3, #12]
 8003792:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003796:	2b00      	cmp	r3, #0
 8003798:	d102      	bne.n	80037a0 <RTC_EnterInitMode+0x5c>
 800379a:	7bfb      	ldrb	r3, [r7, #15]
 800379c:	2b03      	cmp	r3, #3
 800379e:	d1e7      	bne.n	8003770 <RTC_EnterInitMode+0x2c>
      }
    }
  }
#endif /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  return status;
 80037a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80037a2:	4618      	mov	r0, r3
 80037a4:	3710      	adds	r7, #16
 80037a6:	46bd      	mov	sp, r7
 80037a8:	bd80      	pop	{r7, pc}
	...

080037ac <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 80037ac:	b580      	push	{r7, lr}
 80037ae:	b084      	sub	sp, #16
 80037b0:	af00      	add	r7, sp, #0
 80037b2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80037b4:	2300      	movs	r3, #0
 80037b6:	73fb      	strb	r3, [r7, #15]
  /* Exit Initialization mode */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
#else
  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ISR, RTC_ISR_INIT);
 80037b8:	4b1a      	ldr	r3, [pc, #104]	; (8003824 <RTC_ExitInitMode+0x78>)
 80037ba:	68db      	ldr	r3, [r3, #12]
 80037bc:	4a19      	ldr	r2, [pc, #100]	; (8003824 <RTC_ExitInitMode+0x78>)
 80037be:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80037c2:	60d3      	str	r3, [r2, #12]
#endif

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 80037c4:	4b17      	ldr	r3, [pc, #92]	; (8003824 <RTC_ExitInitMode+0x78>)
 80037c6:	689b      	ldr	r3, [r3, #8]
 80037c8:	f003 0320 	and.w	r3, r3, #32
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d10c      	bne.n	80037ea <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80037d0:	6878      	ldr	r0, [r7, #4]
 80037d2:	f7ff ff91 	bl	80036f8 <HAL_RTC_WaitForSynchro>
 80037d6:	4603      	mov	r3, r0
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d01e      	beq.n	800381a <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	2203      	movs	r2, #3
 80037e0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 80037e4:	2303      	movs	r3, #3
 80037e6:	73fb      	strb	r3, [r7, #15]
 80037e8:	e017      	b.n	800381a <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 80037ea:	4b0e      	ldr	r3, [pc, #56]	; (8003824 <RTC_ExitInitMode+0x78>)
 80037ec:	689b      	ldr	r3, [r3, #8]
 80037ee:	4a0d      	ldr	r2, [pc, #52]	; (8003824 <RTC_ExitInitMode+0x78>)
 80037f0:	f023 0320 	bic.w	r3, r3, #32
 80037f4:	6093      	str	r3, [r2, #8]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80037f6:	6878      	ldr	r0, [r7, #4]
 80037f8:	f7ff ff7e 	bl	80036f8 <HAL_RTC_WaitForSynchro>
 80037fc:	4603      	mov	r3, r0
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d005      	beq.n	800380e <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	2203      	movs	r2, #3
 8003806:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 800380a:	2303      	movs	r3, #3
 800380c:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800380e:	4b05      	ldr	r3, [pc, #20]	; (8003824 <RTC_ExitInitMode+0x78>)
 8003810:	689b      	ldr	r3, [r3, #8]
 8003812:	4a04      	ldr	r2, [pc, #16]	; (8003824 <RTC_ExitInitMode+0x78>)
 8003814:	f043 0320 	orr.w	r3, r3, #32
 8003818:	6093      	str	r3, [r2, #8]
  }

  return status;
 800381a:	7bfb      	ldrb	r3, [r7, #15]
}
 800381c:	4618      	mov	r0, r3
 800381e:	3710      	adds	r7, #16
 8003820:	46bd      	mov	sp, r7
 8003822:	bd80      	pop	{r7, pc}
 8003824:	40002800 	.word	0x40002800

08003828 <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8003828:	b480      	push	{r7}
 800382a:	b085      	sub	sp, #20
 800382c:	af00      	add	r7, sp, #0
 800382e:	4603      	mov	r3, r0
 8003830:	71fb      	strb	r3, [r7, #7]
  uint8_t tmp;
  tmp = ((Value & 0xF0U) >> 4U) * 10U;
 8003832:	79fb      	ldrb	r3, [r7, #7]
 8003834:	091b      	lsrs	r3, r3, #4
 8003836:	b2db      	uxtb	r3, r3
 8003838:	461a      	mov	r2, r3
 800383a:	0092      	lsls	r2, r2, #2
 800383c:	4413      	add	r3, r2
 800383e:	005b      	lsls	r3, r3, #1
 8003840:	73fb      	strb	r3, [r7, #15]
  return (tmp + (Value & 0x0FU));
 8003842:	79fb      	ldrb	r3, [r7, #7]
 8003844:	f003 030f 	and.w	r3, r3, #15
 8003848:	b2da      	uxtb	r2, r3
 800384a:	7bfb      	ldrb	r3, [r7, #15]
 800384c:	4413      	add	r3, r2
 800384e:	b2db      	uxtb	r3, r3
}
 8003850:	4618      	mov	r0, r3
 8003852:	3714      	adds	r7, #20
 8003854:	46bd      	mov	sp, r7
 8003856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800385a:	4770      	bx	lr

0800385c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800385c:	b580      	push	{r7, lr}
 800385e:	b084      	sub	sp, #16
 8003860:	af00      	add	r7, sp, #0
 8003862:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	2b00      	cmp	r3, #0
 8003868:	d101      	bne.n	800386e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800386a:	2301      	movs	r3, #1
 800386c:	e095      	b.n	800399a <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003872:	2b00      	cmp	r3, #0
 8003874:	d108      	bne.n	8003888 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	685b      	ldr	r3, [r3, #4]
 800387a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800387e:	d009      	beq.n	8003894 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	2200      	movs	r2, #0
 8003884:	61da      	str	r2, [r3, #28]
 8003886:	e005      	b.n	8003894 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	2200      	movs	r2, #0
 800388c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	2200      	movs	r2, #0
 8003892:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	2200      	movs	r2, #0
 8003898:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80038a0:	b2db      	uxtb	r3, r3
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d106      	bne.n	80038b4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	2200      	movs	r2, #0
 80038aa:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80038ae:	6878      	ldr	r0, [r7, #4]
 80038b0:	f7fd fcfe 	bl	80012b0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	2202      	movs	r2, #2
 80038b8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	681a      	ldr	r2, [r3, #0]
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80038ca:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	68db      	ldr	r3, [r3, #12]
 80038d0:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80038d4:	d902      	bls.n	80038dc <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80038d6:	2300      	movs	r3, #0
 80038d8:	60fb      	str	r3, [r7, #12]
 80038da:	e002      	b.n	80038e2 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80038dc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80038e0:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	68db      	ldr	r3, [r3, #12]
 80038e6:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 80038ea:	d007      	beq.n	80038fc <HAL_SPI_Init+0xa0>
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	68db      	ldr	r3, [r3, #12]
 80038f0:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80038f4:	d002      	beq.n	80038fc <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	2200      	movs	r2, #0
 80038fa:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	685b      	ldr	r3, [r3, #4]
 8003900:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	689b      	ldr	r3, [r3, #8]
 8003908:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800390c:	431a      	orrs	r2, r3
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	691b      	ldr	r3, [r3, #16]
 8003912:	f003 0302 	and.w	r3, r3, #2
 8003916:	431a      	orrs	r2, r3
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	695b      	ldr	r3, [r3, #20]
 800391c:	f003 0301 	and.w	r3, r3, #1
 8003920:	431a      	orrs	r2, r3
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	699b      	ldr	r3, [r3, #24]
 8003926:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800392a:	431a      	orrs	r2, r3
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	69db      	ldr	r3, [r3, #28]
 8003930:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003934:	431a      	orrs	r2, r3
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	6a1b      	ldr	r3, [r3, #32]
 800393a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800393e:	ea42 0103 	orr.w	r1, r2, r3
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003946:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	430a      	orrs	r2, r1
 8003950:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	699b      	ldr	r3, [r3, #24]
 8003956:	0c1b      	lsrs	r3, r3, #16
 8003958:	f003 0204 	and.w	r2, r3, #4
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003960:	f003 0310 	and.w	r3, r3, #16
 8003964:	431a      	orrs	r2, r3
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800396a:	f003 0308 	and.w	r3, r3, #8
 800396e:	431a      	orrs	r2, r3
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	68db      	ldr	r3, [r3, #12]
 8003974:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8003978:	ea42 0103 	orr.w	r1, r2, r3
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	430a      	orrs	r2, r1
 8003988:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	2200      	movs	r2, #0
 800398e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	2201      	movs	r2, #1
 8003994:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8003998:	2300      	movs	r3, #0
}
 800399a:	4618      	mov	r0, r3
 800399c:	3710      	adds	r7, #16
 800399e:	46bd      	mov	sp, r7
 80039a0:	bd80      	pop	{r7, pc}

080039a2 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80039a2:	b580      	push	{r7, lr}
 80039a4:	b088      	sub	sp, #32
 80039a6:	af00      	add	r7, sp, #0
 80039a8:	60f8      	str	r0, [r7, #12]
 80039aa:	60b9      	str	r1, [r7, #8]
 80039ac:	603b      	str	r3, [r7, #0]
 80039ae:	4613      	mov	r3, r2
 80039b0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80039b2:	2300      	movs	r3, #0
 80039b4:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80039bc:	2b01      	cmp	r3, #1
 80039be:	d101      	bne.n	80039c4 <HAL_SPI_Transmit+0x22>
 80039c0:	2302      	movs	r3, #2
 80039c2:	e158      	b.n	8003c76 <HAL_SPI_Transmit+0x2d4>
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	2201      	movs	r2, #1
 80039c8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80039cc:	f7fd fe8a 	bl	80016e4 <HAL_GetTick>
 80039d0:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80039d2:	88fb      	ldrh	r3, [r7, #6]
 80039d4:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80039dc:	b2db      	uxtb	r3, r3
 80039de:	2b01      	cmp	r3, #1
 80039e0:	d002      	beq.n	80039e8 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80039e2:	2302      	movs	r3, #2
 80039e4:	77fb      	strb	r3, [r7, #31]
    goto error;
 80039e6:	e13d      	b.n	8003c64 <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 80039e8:	68bb      	ldr	r3, [r7, #8]
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d002      	beq.n	80039f4 <HAL_SPI_Transmit+0x52>
 80039ee:	88fb      	ldrh	r3, [r7, #6]
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d102      	bne.n	80039fa <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80039f4:	2301      	movs	r3, #1
 80039f6:	77fb      	strb	r3, [r7, #31]
    goto error;
 80039f8:	e134      	b.n	8003c64 <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	2203      	movs	r2, #3
 80039fe:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	2200      	movs	r2, #0
 8003a06:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	68ba      	ldr	r2, [r7, #8]
 8003a0c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	88fa      	ldrh	r2, [r7, #6]
 8003a12:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	88fa      	ldrh	r2, [r7, #6]
 8003a18:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	2200      	movs	r2, #0
 8003a1e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	2200      	movs	r2, #0
 8003a24:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	2200      	movs	r2, #0
 8003a2c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	2200      	movs	r2, #0
 8003a34:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	2200      	movs	r2, #0
 8003a3a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	689b      	ldr	r3, [r3, #8]
 8003a40:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003a44:	d10f      	bne.n	8003a66 <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	681a      	ldr	r2, [r3, #0]
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003a54:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	681a      	ldr	r2, [r3, #0]
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003a64:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a70:	2b40      	cmp	r3, #64	; 0x40
 8003a72:	d007      	beq.n	8003a84 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	681a      	ldr	r2, [r3, #0]
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003a82:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	68db      	ldr	r3, [r3, #12]
 8003a88:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003a8c:	d94b      	bls.n	8003b26 <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	685b      	ldr	r3, [r3, #4]
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d002      	beq.n	8003a9c <HAL_SPI_Transmit+0xfa>
 8003a96:	8afb      	ldrh	r3, [r7, #22]
 8003a98:	2b01      	cmp	r3, #1
 8003a9a:	d13e      	bne.n	8003b1a <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003aa0:	881a      	ldrh	r2, [r3, #0]
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003aac:	1c9a      	adds	r2, r3, #2
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003ab6:	b29b      	uxth	r3, r3
 8003ab8:	3b01      	subs	r3, #1
 8003aba:	b29a      	uxth	r2, r3
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003ac0:	e02b      	b.n	8003b1a <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	689b      	ldr	r3, [r3, #8]
 8003ac8:	f003 0302 	and.w	r3, r3, #2
 8003acc:	2b02      	cmp	r3, #2
 8003ace:	d112      	bne.n	8003af6 <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ad4:	881a      	ldrh	r2, [r3, #0]
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ae0:	1c9a      	adds	r2, r3, #2
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003aea:	b29b      	uxth	r3, r3
 8003aec:	3b01      	subs	r3, #1
 8003aee:	b29a      	uxth	r2, r3
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003af4:	e011      	b.n	8003b1a <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003af6:	f7fd fdf5 	bl	80016e4 <HAL_GetTick>
 8003afa:	4602      	mov	r2, r0
 8003afc:	69bb      	ldr	r3, [r7, #24]
 8003afe:	1ad3      	subs	r3, r2, r3
 8003b00:	683a      	ldr	r2, [r7, #0]
 8003b02:	429a      	cmp	r2, r3
 8003b04:	d803      	bhi.n	8003b0e <HAL_SPI_Transmit+0x16c>
 8003b06:	683b      	ldr	r3, [r7, #0]
 8003b08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b0c:	d102      	bne.n	8003b14 <HAL_SPI_Transmit+0x172>
 8003b0e:	683b      	ldr	r3, [r7, #0]
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d102      	bne.n	8003b1a <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 8003b14:	2303      	movs	r3, #3
 8003b16:	77fb      	strb	r3, [r7, #31]
          goto error;
 8003b18:	e0a4      	b.n	8003c64 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003b1e:	b29b      	uxth	r3, r3
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d1ce      	bne.n	8003ac2 <HAL_SPI_Transmit+0x120>
 8003b24:	e07c      	b.n	8003c20 <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	685b      	ldr	r3, [r3, #4]
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d002      	beq.n	8003b34 <HAL_SPI_Transmit+0x192>
 8003b2e:	8afb      	ldrh	r3, [r7, #22]
 8003b30:	2b01      	cmp	r3, #1
 8003b32:	d170      	bne.n	8003c16 <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003b38:	b29b      	uxth	r3, r3
 8003b3a:	2b01      	cmp	r3, #1
 8003b3c:	d912      	bls.n	8003b64 <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b42:	881a      	ldrh	r2, [r3, #0]
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b4e:	1c9a      	adds	r2, r3, #2
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003b58:	b29b      	uxth	r3, r3
 8003b5a:	3b02      	subs	r3, #2
 8003b5c:	b29a      	uxth	r2, r3
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003b62:	e058      	b.n	8003c16 <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	330c      	adds	r3, #12
 8003b6e:	7812      	ldrb	r2, [r2, #0]
 8003b70:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b76:	1c5a      	adds	r2, r3, #1
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003b80:	b29b      	uxth	r3, r3
 8003b82:	3b01      	subs	r3, #1
 8003b84:	b29a      	uxth	r2, r3
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8003b8a:	e044      	b.n	8003c16 <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	689b      	ldr	r3, [r3, #8]
 8003b92:	f003 0302 	and.w	r3, r3, #2
 8003b96:	2b02      	cmp	r3, #2
 8003b98:	d12b      	bne.n	8003bf2 <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003b9e:	b29b      	uxth	r3, r3
 8003ba0:	2b01      	cmp	r3, #1
 8003ba2:	d912      	bls.n	8003bca <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ba8:	881a      	ldrh	r2, [r3, #0]
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003bb4:	1c9a      	adds	r2, r3, #2
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003bbe:	b29b      	uxth	r3, r3
 8003bc0:	3b02      	subs	r3, #2
 8003bc2:	b29a      	uxth	r2, r3
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003bc8:	e025      	b.n	8003c16 <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	330c      	adds	r3, #12
 8003bd4:	7812      	ldrb	r2, [r2, #0]
 8003bd6:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003bdc:	1c5a      	adds	r2, r3, #1
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003be6:	b29b      	uxth	r3, r3
 8003be8:	3b01      	subs	r3, #1
 8003bea:	b29a      	uxth	r2, r3
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003bf0:	e011      	b.n	8003c16 <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003bf2:	f7fd fd77 	bl	80016e4 <HAL_GetTick>
 8003bf6:	4602      	mov	r2, r0
 8003bf8:	69bb      	ldr	r3, [r7, #24]
 8003bfa:	1ad3      	subs	r3, r2, r3
 8003bfc:	683a      	ldr	r2, [r7, #0]
 8003bfe:	429a      	cmp	r2, r3
 8003c00:	d803      	bhi.n	8003c0a <HAL_SPI_Transmit+0x268>
 8003c02:	683b      	ldr	r3, [r7, #0]
 8003c04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c08:	d102      	bne.n	8003c10 <HAL_SPI_Transmit+0x26e>
 8003c0a:	683b      	ldr	r3, [r7, #0]
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d102      	bne.n	8003c16 <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 8003c10:	2303      	movs	r3, #3
 8003c12:	77fb      	strb	r3, [r7, #31]
          goto error;
 8003c14:	e026      	b.n	8003c64 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003c1a:	b29b      	uxth	r3, r3
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d1b5      	bne.n	8003b8c <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003c20:	69ba      	ldr	r2, [r7, #24]
 8003c22:	6839      	ldr	r1, [r7, #0]
 8003c24:	68f8      	ldr	r0, [r7, #12]
 8003c26:	f000 f949 	bl	8003ebc <SPI_EndRxTxTransaction>
 8003c2a:	4603      	mov	r3, r0
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d002      	beq.n	8003c36 <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	2220      	movs	r2, #32
 8003c34:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	689b      	ldr	r3, [r3, #8]
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d10a      	bne.n	8003c54 <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003c3e:	2300      	movs	r3, #0
 8003c40:	613b      	str	r3, [r7, #16]
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	68db      	ldr	r3, [r3, #12]
 8003c48:	613b      	str	r3, [r7, #16]
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	689b      	ldr	r3, [r3, #8]
 8003c50:	613b      	str	r3, [r7, #16]
 8003c52:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d002      	beq.n	8003c62 <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 8003c5c:	2301      	movs	r3, #1
 8003c5e:	77fb      	strb	r3, [r7, #31]
 8003c60:	e000      	b.n	8003c64 <HAL_SPI_Transmit+0x2c2>
  }

error:
 8003c62:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	2201      	movs	r2, #1
 8003c68:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	2200      	movs	r2, #0
 8003c70:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8003c74:	7ffb      	ldrb	r3, [r7, #31]
}
 8003c76:	4618      	mov	r0, r3
 8003c78:	3720      	adds	r7, #32
 8003c7a:	46bd      	mov	sp, r7
 8003c7c:	bd80      	pop	{r7, pc}
	...

08003c80 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003c80:	b580      	push	{r7, lr}
 8003c82:	b088      	sub	sp, #32
 8003c84:	af00      	add	r7, sp, #0
 8003c86:	60f8      	str	r0, [r7, #12]
 8003c88:	60b9      	str	r1, [r7, #8]
 8003c8a:	603b      	str	r3, [r7, #0]
 8003c8c:	4613      	mov	r3, r2
 8003c8e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003c90:	f7fd fd28 	bl	80016e4 <HAL_GetTick>
 8003c94:	4602      	mov	r2, r0
 8003c96:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c98:	1a9b      	subs	r3, r3, r2
 8003c9a:	683a      	ldr	r2, [r7, #0]
 8003c9c:	4413      	add	r3, r2
 8003c9e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003ca0:	f7fd fd20 	bl	80016e4 <HAL_GetTick>
 8003ca4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003ca6:	4b39      	ldr	r3, [pc, #228]	; (8003d8c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	015b      	lsls	r3, r3, #5
 8003cac:	0d1b      	lsrs	r3, r3, #20
 8003cae:	69fa      	ldr	r2, [r7, #28]
 8003cb0:	fb02 f303 	mul.w	r3, r2, r3
 8003cb4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003cb6:	e054      	b.n	8003d62 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003cb8:	683b      	ldr	r3, [r7, #0]
 8003cba:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003cbe:	d050      	beq.n	8003d62 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003cc0:	f7fd fd10 	bl	80016e4 <HAL_GetTick>
 8003cc4:	4602      	mov	r2, r0
 8003cc6:	69bb      	ldr	r3, [r7, #24]
 8003cc8:	1ad3      	subs	r3, r2, r3
 8003cca:	69fa      	ldr	r2, [r7, #28]
 8003ccc:	429a      	cmp	r2, r3
 8003cce:	d902      	bls.n	8003cd6 <SPI_WaitFlagStateUntilTimeout+0x56>
 8003cd0:	69fb      	ldr	r3, [r7, #28]
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d13d      	bne.n	8003d52 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	685a      	ldr	r2, [r3, #4]
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8003ce4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	685b      	ldr	r3, [r3, #4]
 8003cea:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003cee:	d111      	bne.n	8003d14 <SPI_WaitFlagStateUntilTimeout+0x94>
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	689b      	ldr	r3, [r3, #8]
 8003cf4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003cf8:	d004      	beq.n	8003d04 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	689b      	ldr	r3, [r3, #8]
 8003cfe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003d02:	d107      	bne.n	8003d14 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	681a      	ldr	r2, [r3, #0]
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003d12:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d18:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003d1c:	d10f      	bne.n	8003d3e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	681a      	ldr	r2, [r3, #0]
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003d2c:	601a      	str	r2, [r3, #0]
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	681a      	ldr	r2, [r3, #0]
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003d3c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	2201      	movs	r2, #1
 8003d42:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	2200      	movs	r2, #0
 8003d4a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8003d4e:	2303      	movs	r3, #3
 8003d50:	e017      	b.n	8003d82 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003d52:	697b      	ldr	r3, [r7, #20]
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d101      	bne.n	8003d5c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003d58:	2300      	movs	r3, #0
 8003d5a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003d5c:	697b      	ldr	r3, [r7, #20]
 8003d5e:	3b01      	subs	r3, #1
 8003d60:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	689a      	ldr	r2, [r3, #8]
 8003d68:	68bb      	ldr	r3, [r7, #8]
 8003d6a:	4013      	ands	r3, r2
 8003d6c:	68ba      	ldr	r2, [r7, #8]
 8003d6e:	429a      	cmp	r2, r3
 8003d70:	bf0c      	ite	eq
 8003d72:	2301      	moveq	r3, #1
 8003d74:	2300      	movne	r3, #0
 8003d76:	b2db      	uxtb	r3, r3
 8003d78:	461a      	mov	r2, r3
 8003d7a:	79fb      	ldrb	r3, [r7, #7]
 8003d7c:	429a      	cmp	r2, r3
 8003d7e:	d19b      	bne.n	8003cb8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003d80:	2300      	movs	r3, #0
}
 8003d82:	4618      	mov	r0, r3
 8003d84:	3720      	adds	r7, #32
 8003d86:	46bd      	mov	sp, r7
 8003d88:	bd80      	pop	{r7, pc}
 8003d8a:	bf00      	nop
 8003d8c:	20000000 	.word	0x20000000

08003d90 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003d90:	b580      	push	{r7, lr}
 8003d92:	b08a      	sub	sp, #40	; 0x28
 8003d94:	af00      	add	r7, sp, #0
 8003d96:	60f8      	str	r0, [r7, #12]
 8003d98:	60b9      	str	r1, [r7, #8]
 8003d9a:	607a      	str	r2, [r7, #4]
 8003d9c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8003d9e:	2300      	movs	r3, #0
 8003da0:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8003da2:	f7fd fc9f 	bl	80016e4 <HAL_GetTick>
 8003da6:	4602      	mov	r2, r0
 8003da8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003daa:	1a9b      	subs	r3, r3, r2
 8003dac:	683a      	ldr	r2, [r7, #0]
 8003dae:	4413      	add	r3, r2
 8003db0:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8003db2:	f7fd fc97 	bl	80016e4 <HAL_GetTick>
 8003db6:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	330c      	adds	r3, #12
 8003dbe:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8003dc0:	4b3d      	ldr	r3, [pc, #244]	; (8003eb8 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8003dc2:	681a      	ldr	r2, [r3, #0]
 8003dc4:	4613      	mov	r3, r2
 8003dc6:	009b      	lsls	r3, r3, #2
 8003dc8:	4413      	add	r3, r2
 8003dca:	00da      	lsls	r2, r3, #3
 8003dcc:	1ad3      	subs	r3, r2, r3
 8003dce:	0d1b      	lsrs	r3, r3, #20
 8003dd0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003dd2:	fb02 f303 	mul.w	r3, r2, r3
 8003dd6:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8003dd8:	e060      	b.n	8003e9c <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8003dda:	68bb      	ldr	r3, [r7, #8]
 8003ddc:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8003de0:	d107      	bne.n	8003df2 <SPI_WaitFifoStateUntilTimeout+0x62>
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d104      	bne.n	8003df2 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8003de8:	69fb      	ldr	r3, [r7, #28]
 8003dea:	781b      	ldrb	r3, [r3, #0]
 8003dec:	b2db      	uxtb	r3, r3
 8003dee:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8003df0:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8003df2:	683b      	ldr	r3, [r7, #0]
 8003df4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003df8:	d050      	beq.n	8003e9c <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003dfa:	f7fd fc73 	bl	80016e4 <HAL_GetTick>
 8003dfe:	4602      	mov	r2, r0
 8003e00:	6a3b      	ldr	r3, [r7, #32]
 8003e02:	1ad3      	subs	r3, r2, r3
 8003e04:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003e06:	429a      	cmp	r2, r3
 8003e08:	d902      	bls.n	8003e10 <SPI_WaitFifoStateUntilTimeout+0x80>
 8003e0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d13d      	bne.n	8003e8c <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	685a      	ldr	r2, [r3, #4]
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8003e1e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	685b      	ldr	r3, [r3, #4]
 8003e24:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003e28:	d111      	bne.n	8003e4e <SPI_WaitFifoStateUntilTimeout+0xbe>
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	689b      	ldr	r3, [r3, #8]
 8003e2e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003e32:	d004      	beq.n	8003e3e <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	689b      	ldr	r3, [r3, #8]
 8003e38:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003e3c:	d107      	bne.n	8003e4e <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	681a      	ldr	r2, [r3, #0]
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003e4c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e52:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003e56:	d10f      	bne.n	8003e78 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	681a      	ldr	r2, [r3, #0]
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003e66:	601a      	str	r2, [r3, #0]
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	681a      	ldr	r2, [r3, #0]
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003e76:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	2201      	movs	r2, #1
 8003e7c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	2200      	movs	r2, #0
 8003e84:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8003e88:	2303      	movs	r3, #3
 8003e8a:	e010      	b.n	8003eae <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003e8c:	69bb      	ldr	r3, [r7, #24]
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d101      	bne.n	8003e96 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8003e92:	2300      	movs	r3, #0
 8003e94:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 8003e96:	69bb      	ldr	r3, [r7, #24]
 8003e98:	3b01      	subs	r3, #1
 8003e9a:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	689a      	ldr	r2, [r3, #8]
 8003ea2:	68bb      	ldr	r3, [r7, #8]
 8003ea4:	4013      	ands	r3, r2
 8003ea6:	687a      	ldr	r2, [r7, #4]
 8003ea8:	429a      	cmp	r2, r3
 8003eaa:	d196      	bne.n	8003dda <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8003eac:	2300      	movs	r3, #0
}
 8003eae:	4618      	mov	r0, r3
 8003eb0:	3728      	adds	r7, #40	; 0x28
 8003eb2:	46bd      	mov	sp, r7
 8003eb4:	bd80      	pop	{r7, pc}
 8003eb6:	bf00      	nop
 8003eb8:	20000000 	.word	0x20000000

08003ebc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003ebc:	b580      	push	{r7, lr}
 8003ebe:	b086      	sub	sp, #24
 8003ec0:	af02      	add	r7, sp, #8
 8003ec2:	60f8      	str	r0, [r7, #12]
 8003ec4:	60b9      	str	r1, [r7, #8]
 8003ec6:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	9300      	str	r3, [sp, #0]
 8003ecc:	68bb      	ldr	r3, [r7, #8]
 8003ece:	2200      	movs	r2, #0
 8003ed0:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8003ed4:	68f8      	ldr	r0, [r7, #12]
 8003ed6:	f7ff ff5b 	bl	8003d90 <SPI_WaitFifoStateUntilTimeout>
 8003eda:	4603      	mov	r3, r0
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d007      	beq.n	8003ef0 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003ee4:	f043 0220 	orr.w	r2, r3, #32
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8003eec:	2303      	movs	r3, #3
 8003eee:	e027      	b.n	8003f40 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	9300      	str	r3, [sp, #0]
 8003ef4:	68bb      	ldr	r3, [r7, #8]
 8003ef6:	2200      	movs	r2, #0
 8003ef8:	2180      	movs	r1, #128	; 0x80
 8003efa:	68f8      	ldr	r0, [r7, #12]
 8003efc:	f7ff fec0 	bl	8003c80 <SPI_WaitFlagStateUntilTimeout>
 8003f00:	4603      	mov	r3, r0
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d007      	beq.n	8003f16 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003f0a:	f043 0220 	orr.w	r2, r3, #32
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8003f12:	2303      	movs	r3, #3
 8003f14:	e014      	b.n	8003f40 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	9300      	str	r3, [sp, #0]
 8003f1a:	68bb      	ldr	r3, [r7, #8]
 8003f1c:	2200      	movs	r2, #0
 8003f1e:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8003f22:	68f8      	ldr	r0, [r7, #12]
 8003f24:	f7ff ff34 	bl	8003d90 <SPI_WaitFifoStateUntilTimeout>
 8003f28:	4603      	mov	r3, r0
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d007      	beq.n	8003f3e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003f32:	f043 0220 	orr.w	r2, r3, #32
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8003f3a:	2303      	movs	r3, #3
 8003f3c:	e000      	b.n	8003f40 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8003f3e:	2300      	movs	r3, #0
}
 8003f40:	4618      	mov	r0, r3
 8003f42:	3710      	adds	r7, #16
 8003f44:	46bd      	mov	sp, r7
 8003f46:	bd80      	pop	{r7, pc}

08003f48 <bitmap_init>:
    return bitmap->width * (bitmap->depth / 8) * bitmap->height;
};

/* Initialise bitmap with given buffer. */
void bitmap_init(bitmap_t *bitmap, uint8_t *buffer)
{
 8003f48:	b480      	push	{r7}
 8003f4a:	b083      	sub	sp, #12
 8003f4c:	af00      	add	r7, sp, #0
 8003f4e:	6078      	str	r0, [r7, #4]
 8003f50:	6039      	str	r1, [r7, #0]
    bitmap->pitch = bitmap->width * (bitmap->depth / 8);
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	881a      	ldrh	r2, [r3, #0]
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	799b      	ldrb	r3, [r3, #6]
 8003f5a:	08db      	lsrs	r3, r3, #3
 8003f5c:	b2db      	uxtb	r3, r3
 8003f5e:	b29b      	uxth	r3, r3
 8003f60:	fb12 f303 	smulbb	r3, r2, r3
 8003f64:	b29a      	uxth	r2, r3
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	809a      	strh	r2, [r3, #4]
    bitmap->size = bitmap->pitch * bitmap->height;
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	889b      	ldrh	r3, [r3, #4]
 8003f6e:	461a      	mov	r2, r3
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	885b      	ldrh	r3, [r3, #2]
 8003f74:	fb02 f303 	mul.w	r3, r2, r3
 8003f78:	461a      	mov	r2, r3
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	609a      	str	r2, [r3, #8]
    bitmap->buffer = buffer;
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	683a      	ldr	r2, [r7, #0]
 8003f82:	60da      	str	r2, [r3, #12]
}
 8003f84:	bf00      	nop
 8003f86:	370c      	adds	r7, #12
 8003f88:	46bd      	mov	sp, r7
 8003f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f8e:	4770      	bx	lr

08003f90 <fontx_meta>:
#include <stddef.h>
#include <string.h>

#include "fontx.h"

uint8_t fontx_meta(fontx_meta_t *meta, const uint8_t *font) {
 8003f90:	b580      	push	{r7, lr}
 8003f92:	b082      	sub	sp, #8
 8003f94:	af00      	add	r7, sp, #0
 8003f96:	6078      	str	r0, [r7, #4]
 8003f98:	6039      	str	r1, [r7, #0]

    memcpy(meta->name, &font[FONTX_NAME], 8);
 8003f9a:	6878      	ldr	r0, [r7, #4]
 8003f9c:	683b      	ldr	r3, [r7, #0]
 8003f9e:	3306      	adds	r3, #6
 8003fa0:	2208      	movs	r2, #8
 8003fa2:	4619      	mov	r1, r3
 8003fa4:	f000 fca6 	bl	80048f4 <memcpy>
    meta->width = font[FONTX_WIDTH];
 8003fa8:	683b      	ldr	r3, [r7, #0]
 8003faa:	7b9a      	ldrb	r2, [r3, #14]
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	725a      	strb	r2, [r3, #9]
    meta->height = font[FONTX_HEIGHT];
 8003fb0:	683b      	ldr	r3, [r7, #0]
 8003fb2:	7bda      	ldrb	r2, [r3, #15]
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	729a      	strb	r2, [r3, #10]
    meta->type = font[FONTX_TYPE];
 8003fb8:	683b      	ldr	r3, [r7, #0]
 8003fba:	7c1a      	ldrb	r2, [r3, #16]
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	72da      	strb	r2, [r3, #11]

    return 0;
 8003fc0:	2300      	movs	r3, #0
}
 8003fc2:	4618      	mov	r0, r3
 8003fc4:	3708      	adds	r7, #8
 8003fc6:	46bd      	mov	sp, r7
 8003fc8:	bd80      	pop	{r7, pc}

08003fca <fontx_glyph>:


uint8_t fontx_glyph(fontx_glyph_t *glyph, wchar_t code, const uint8_t* font) {
 8003fca:	b580      	push	{r7, lr}
 8003fcc:	b08e      	sub	sp, #56	; 0x38
 8003fce:	af00      	add	r7, sp, #0
 8003fd0:	60f8      	str	r0, [r7, #12]
 8003fd2:	60b9      	str	r1, [r7, #8]
 8003fd4:	607a      	str	r2, [r7, #4]
    uint32_t nc, bc, sb, eb;
    uint8_t status;
    const uint8_t *block_table;
    fontx_meta_t meta;

    status = fontx_meta(&meta, font);
 8003fd6:	f107 0314 	add.w	r3, r7, #20
 8003fda:	6879      	ldr	r1, [r7, #4]
 8003fdc:	4618      	mov	r0, r3
 8003fde:	f7ff ffd7 	bl	8003f90 <fontx_meta>
 8003fe2:	4603      	mov	r3, r0
 8003fe4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    if (0 != status) {
 8003fe8:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	d002      	beq.n	8003ff6 <fontx_glyph+0x2c>
        return status;
 8003ff0:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8003ff4:	e077      	b.n	80040e6 <fontx_glyph+0x11c>
    }

    glyph->width = meta.width;
 8003ff6:	7f7a      	ldrb	r2, [r7, #29]
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	701a      	strb	r2, [r3, #0]
    glyph->height = meta.height;
 8003ffc:	7fba      	ldrb	r2, [r7, #30]
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	705a      	strb	r2, [r3, #1]
    glyph->pitch = (meta.width + 7) / 8;
 8004002:	7f7b      	ldrb	r3, [r7, #29]
 8004004:	3307      	adds	r3, #7
 8004006:	2b00      	cmp	r3, #0
 8004008:	da00      	bge.n	800400c <fontx_glyph+0x42>
 800400a:	3307      	adds	r3, #7
 800400c:	10db      	asrs	r3, r3, #3
 800400e:	b2da      	uxtb	r2, r3
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	70da      	strb	r2, [r3, #3]
    glyph->size = glyph->pitch * meta.height;
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	78da      	ldrb	r2, [r3, #3]
 8004018:	7fbb      	ldrb	r3, [r7, #30]
 800401a:	fb12 f303 	smulbb	r3, r2, r3
 800401e:	b2da      	uxtb	r2, r3
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	709a      	strb	r2, [r3, #2]

    if (FONTX_TYPE_SBCS == meta.type) {
 8004024:	7ffb      	ldrb	r3, [r7, #31]
 8004026:	2b00      	cmp	r3, #0
 8004028:	d10f      	bne.n	800404a <fontx_glyph+0x80>
        if (code < 0x100) {
 800402a:	68bb      	ldr	r3, [r7, #8]
 800402c:	2bff      	cmp	r3, #255	; 0xff
 800402e:	d859      	bhi.n	80040e4 <fontx_glyph+0x11a>
            glyph->buffer = &font[FONTX_GLYPH_DATA_START + code * glyph->size];
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	789b      	ldrb	r3, [r3, #2]
 8004034:	461a      	mov	r2, r3
 8004036:	68bb      	ldr	r3, [r7, #8]
 8004038:	fb02 f303 	mul.w	r3, r2, r3
 800403c:	3311      	adds	r3, #17
 800403e:	687a      	ldr	r2, [r7, #4]
 8004040:	441a      	add	r2, r3
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	605a      	str	r2, [r3, #4]
            return FONTX_OK;
 8004046:	2300      	movs	r3, #0
 8004048:	e04d      	b.n	80040e6 <fontx_glyph+0x11c>
        }
    } else {
        block_table = &font[FONTX_BLOCK_TABLE_START];
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	3312      	adds	r3, #18
 800404e:	62fb      	str	r3, [r7, #44]	; 0x2c
        nc = 0;
 8004050:	2300      	movs	r3, #0
 8004052:	637b      	str	r3, [r7, #52]	; 0x34
        bc = font[FONTX_BLOCK_TABLE_SIZE];
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	3311      	adds	r3, #17
 8004058:	781b      	ldrb	r3, [r3, #0]
 800405a:	633b      	str	r3, [r7, #48]	; 0x30
        while (bc--) {
 800405c:	e03d      	b.n	80040da <fontx_glyph+0x110>
            /* Get range of the code block_table. */
            sb = block_table[0] + block_table[1] * 0x100;
 800405e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004060:	781b      	ldrb	r3, [r3, #0]
 8004062:	461a      	mov	r2, r3
 8004064:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004066:	3301      	adds	r3, #1
 8004068:	781b      	ldrb	r3, [r3, #0]
 800406a:	021b      	lsls	r3, r3, #8
 800406c:	4413      	add	r3, r2
 800406e:	627b      	str	r3, [r7, #36]	; 0x24
            eb = block_table[2] + block_table[3] * 0x100;
 8004070:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004072:	3302      	adds	r3, #2
 8004074:	781b      	ldrb	r3, [r3, #0]
 8004076:	461a      	mov	r2, r3
 8004078:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800407a:	3303      	adds	r3, #3
 800407c:	781b      	ldrb	r3, [r3, #0]
 800407e:	021b      	lsls	r3, r3, #8
 8004080:	4413      	add	r3, r2
 8004082:	623b      	str	r3, [r7, #32]

             /* Check if in the code block_table. */
            if (code >= sb && code <= eb) {
 8004084:	68ba      	ldr	r2, [r7, #8]
 8004086:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004088:	429a      	cmp	r2, r3
 800408a:	d31c      	bcc.n	80040c6 <fontx_glyph+0xfc>
 800408c:	68ba      	ldr	r2, [r7, #8]
 800408e:	6a3b      	ldr	r3, [r7, #32]
 8004090:	429a      	cmp	r2, r3
 8004092:	d818      	bhi.n	80040c6 <fontx_glyph+0xfc>
                /* Number of codes from top of the block_table. */
                nc += code - sb;
 8004094:	68ba      	ldr	r2, [r7, #8]
 8004096:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004098:	1ad3      	subs	r3, r2, r3
 800409a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800409c:	4413      	add	r3, r2
 800409e:	637b      	str	r3, [r7, #52]	; 0x34
                glyph->buffer = &font[
                    FONTX_BLOCK_TABLE_START +
                    4 * font[FONTX_BLOCK_TABLE_SIZE] +
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	3311      	adds	r3, #17
 80040a4:	781b      	ldrb	r3, [r3, #0]
 80040a6:	009b      	lsls	r3, r3, #2
 80040a8:	461a      	mov	r2, r3
                    nc * glyph->size
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	789b      	ldrb	r3, [r3, #2]
 80040ae:	4619      	mov	r1, r3
 80040b0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80040b2:	fb01 f303 	mul.w	r3, r1, r3
                    4 * font[FONTX_BLOCK_TABLE_SIZE] +
 80040b6:	4413      	add	r3, r2
 80040b8:	3312      	adds	r3, #18
                glyph->buffer = &font[
 80040ba:	687a      	ldr	r2, [r7, #4]
 80040bc:	441a      	add	r2, r3
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	605a      	str	r2, [r3, #4]
                ];
                return FONTX_OK;
 80040c2:	2300      	movs	r3, #0
 80040c4:	e00f      	b.n	80040e6 <fontx_glyph+0x11c>
            }
            /* Number of codes in the previous block_tables. */
            nc += eb - sb + 1;
 80040c6:	6a3a      	ldr	r2, [r7, #32]
 80040c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040ca:	1ad2      	subs	r2, r2, r3
 80040cc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80040ce:	4413      	add	r3, r2
 80040d0:	3301      	adds	r3, #1
 80040d2:	637b      	str	r3, [r7, #52]	; 0x34
            /* Next code block_table. */
            block_table += 4;
 80040d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80040d6:	3304      	adds	r3, #4
 80040d8:	62fb      	str	r3, [r7, #44]	; 0x2c
        while (bc--) {
 80040da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80040dc:	1e5a      	subs	r2, r3, #1
 80040de:	633a      	str	r2, [r7, #48]	; 0x30
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d1bc      	bne.n	800405e <fontx_glyph+0x94>
        }
    }

    return FONTX_ERR_GLYPH_NOT_FOUND;
 80040e4:	2301      	movs	r3, #1
 80040e6:	4618      	mov	r0, r3
 80040e8:	3738      	adds	r7, #56	; 0x38
 80040ea:	46bd      	mov	sp, r7
 80040ec:	bd80      	pop	{r7, pc}
	...

080040f0 <hagl_put_pixel>:
    clip_window.x1 = x1;
    clip_window.y1 = y1;
}

void hagl_put_pixel(int16_t x0, int16_t y0, color_t color)
{
 80040f0:	b580      	push	{r7, lr}
 80040f2:	b082      	sub	sp, #8
 80040f4:	af00      	add	r7, sp, #0
 80040f6:	4603      	mov	r3, r0
 80040f8:	80fb      	strh	r3, [r7, #6]
 80040fa:	460b      	mov	r3, r1
 80040fc:	80bb      	strh	r3, [r7, #4]
 80040fe:	4613      	mov	r3, r2
 8004100:	807b      	strh	r3, [r7, #2]
    /* x0 or y0 is before the edge, nothing to do. */
    if ((x0 < clip_window.x0) || (y0 < clip_window.y0))  {
 8004102:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004106:	4a12      	ldr	r2, [pc, #72]	; (8004150 <hagl_put_pixel+0x60>)
 8004108:	8812      	ldrh	r2, [r2, #0]
 800410a:	4293      	cmp	r3, r2
 800410c:	db1a      	blt.n	8004144 <hagl_put_pixel+0x54>
 800410e:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8004112:	4a0f      	ldr	r2, [pc, #60]	; (8004150 <hagl_put_pixel+0x60>)
 8004114:	8852      	ldrh	r2, [r2, #2]
 8004116:	4293      	cmp	r3, r2
 8004118:	db14      	blt.n	8004144 <hagl_put_pixel+0x54>
        return;
    }

    /* x0 or y0 is after the edge, nothing to do. */
    if ((x0 > clip_window.x1) || (y0 > clip_window.y1)) {
 800411a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800411e:	4a0c      	ldr	r2, [pc, #48]	; (8004150 <hagl_put_pixel+0x60>)
 8004120:	8892      	ldrh	r2, [r2, #4]
 8004122:	4293      	cmp	r3, r2
 8004124:	dc10      	bgt.n	8004148 <hagl_put_pixel+0x58>
 8004126:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800412a:	4a09      	ldr	r2, [pc, #36]	; (8004150 <hagl_put_pixel+0x60>)
 800412c:	88d2      	ldrh	r2, [r2, #6]
 800412e:	4293      	cmp	r3, r2
 8004130:	dc0a      	bgt.n	8004148 <hagl_put_pixel+0x58>
        return;
    }

    /* If still in bounds set the pixel. */
    hagl_hal_put_pixel(x0, y0, color);
 8004132:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004136:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 800413a:	887a      	ldrh	r2, [r7, #2]
 800413c:	4618      	mov	r0, r3
 800413e:	f7fc ff03 	bl	8000f48 <lcd_put_pixel>
 8004142:	e002      	b.n	800414a <hagl_put_pixel+0x5a>
        return;
 8004144:	bf00      	nop
 8004146:	e000      	b.n	800414a <hagl_put_pixel+0x5a>
        return;
 8004148:	bf00      	nop
}
 800414a:	3708      	adds	r7, #8
 800414c:	46bd      	mov	sp, r7
 800414e:	bd80      	pop	{r7, pc}
 8004150:	2000000c 	.word	0x2000000c

08004154 <hagl_put_char>:

    return 0;
}

uint8_t hagl_put_char(wchar_t code, int16_t x0, int16_t y0, color_t color, const uint8_t *font)
{
 8004154:	b590      	push	{r4, r7, lr}
 8004156:	f5ad 5d81 	sub.w	sp, sp, #4128	; 0x1020
 800415a:	b085      	sub	sp, #20
 800415c:	af00      	add	r7, sp, #0
 800415e:	f107 0430 	add.w	r4, r7, #48	; 0x30
 8004162:	f844 0c24 	str.w	r0, [r4, #-36]
 8004166:	460c      	mov	r4, r1
 8004168:	4610      	mov	r0, r2
 800416a:	4619      	mov	r1, r3
 800416c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8004170:	4622      	mov	r2, r4
 8004172:	f823 2c26 	strh.w	r2, [r3, #-38]
 8004176:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800417a:	4602      	mov	r2, r0
 800417c:	f823 2c28 	strh.w	r2, [r3, #-40]
 8004180:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8004184:	460a      	mov	r2, r1
 8004186:	f823 2c2a 	strh.w	r2, [r3, #-42]
    uint8_t set, status;
    color_t buffer[HAGL_CHAR_BUFFER_SIZE];
    bitmap_t bitmap;
    fontx_glyph_t glyph;

    status = fontx_glyph(&glyph, code, font);
 800418a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800418e:	4619      	mov	r1, r3
 8004190:	f107 0310 	add.w	r3, r7, #16
 8004194:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 8004198:	6812      	ldr	r2, [r2, #0]
 800419a:	f851 1c24 	ldr.w	r1, [r1, #-36]
 800419e:	4618      	mov	r0, r3
 80041a0:	f7ff ff13 	bl	8003fca <fontx_glyph>
 80041a4:	4603      	mov	r3, r0
 80041a6:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 80041aa:	f102 0209 	add.w	r2, r2, #9
 80041ae:	7013      	strb	r3, [r2, #0]

    if (0 != status) {
 80041b0:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 80041b4:	f103 0309 	add.w	r3, r3, #9
 80041b8:	781b      	ldrb	r3, [r3, #0]
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d001      	beq.n	80041c2 <hagl_put_char+0x6e>
        return 0;
 80041be:	2300      	movs	r3, #0
 80041c0:	e0c0      	b.n	8004344 <hagl_put_char+0x1f0>
    }

    bitmap.width = glyph.width,
 80041c2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80041c6:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 80041ca:	b29a      	uxth	r2, r3
 80041cc:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80041d0:	f823 2c18 	strh.w	r2, [r3, #-24]
    bitmap.height = glyph.height,
 80041d4:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80041d8:	f813 3c1f 	ldrb.w	r3, [r3, #-31]
 80041dc:	b29a      	uxth	r2, r3
 80041de:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80041e2:	f823 2c16 	strh.w	r2, [r3, #-22]
    bitmap.depth = DISPLAY_DEPTH,
 80041e6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80041ea:	2210      	movs	r2, #16
 80041ec:	f803 2c12 	strb.w	r2, [r3, #-18]

    bitmap_init(&bitmap, (uint8_t *)buffer);
 80041f0:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80041f4:	3a08      	subs	r2, #8
 80041f6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80041fa:	3b18      	subs	r3, #24
 80041fc:	4611      	mov	r1, r2
 80041fe:	4618      	mov	r0, r3
 8004200:	f7ff fea2 	bl	8003f48 <bitmap_init>

    color_t *ptr = (color_t *) bitmap.buffer;
 8004204:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8004208:	f853 3c0c 	ldr.w	r3, [r3, #-12]
 800420c:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 8004210:	f102 020c 	add.w	r2, r2, #12
 8004214:	6013      	str	r3, [r2, #0]

    for (uint8_t y = 0; y < glyph.height; y++) {
 8004216:	2300      	movs	r3, #0
 8004218:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 800421c:	f102 020b 	add.w	r2, r2, #11
 8004220:	7013      	strb	r3, [r2, #0]
 8004222:	e071      	b.n	8004308 <hagl_put_char+0x1b4>
        for (uint8_t x = 0; x < glyph.width; x++) {
 8004224:	2300      	movs	r3, #0
 8004226:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 800422a:	f102 020a 	add.w	r2, r2, #10
 800422e:	7013      	strb	r3, [r2, #0]
 8004230:	e047      	b.n	80042c2 <hagl_put_char+0x16e>
            set = *(glyph.buffer) & (0x80 >> (x % 8));
 8004232:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8004236:	f853 3c1c 	ldr.w	r3, [r3, #-28]
 800423a:	781b      	ldrb	r3, [r3, #0]
 800423c:	b25a      	sxtb	r2, r3
 800423e:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 8004242:	f103 030a 	add.w	r3, r3, #10
 8004246:	781b      	ldrb	r3, [r3, #0]
 8004248:	f003 0307 	and.w	r3, r3, #7
 800424c:	2180      	movs	r1, #128	; 0x80
 800424e:	fa41 f303 	asr.w	r3, r1, r3
 8004252:	b25b      	sxtb	r3, r3
 8004254:	4013      	ands	r3, r2
 8004256:	b25b      	sxtb	r3, r3
 8004258:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 800425c:	f102 0208 	add.w	r2, r2, #8
 8004260:	7013      	strb	r3, [r2, #0]
            if (set) {
 8004262:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 8004266:	f103 0308 	add.w	r3, r3, #8
 800426a:	781b      	ldrb	r3, [r3, #0]
 800426c:	2b00      	cmp	r3, #0
 800426e:	d010      	beq.n	8004292 <hagl_put_char+0x13e>
                *(ptr++) = color;
 8004270:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 8004274:	f103 030c 	add.w	r3, r3, #12
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	1c9a      	adds	r2, r3, #2
 800427c:	f507 5181 	add.w	r1, r7, #4128	; 0x1020
 8004280:	f101 010c 	add.w	r1, r1, #12
 8004284:	600a      	str	r2, [r1, #0]
 8004286:	f107 0230 	add.w	r2, r7, #48	; 0x30
 800428a:	f832 2c2a 	ldrh.w	r2, [r2, #-42]
 800428e:	801a      	strh	r2, [r3, #0]
 8004290:	e00c      	b.n	80042ac <hagl_put_char+0x158>
            } else {
                *(ptr++) = 0x0000;
 8004292:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 8004296:	f103 030c 	add.w	r3, r3, #12
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	1c9a      	adds	r2, r3, #2
 800429e:	f507 5181 	add.w	r1, r7, #4128	; 0x1020
 80042a2:	f101 010c 	add.w	r1, r1, #12
 80042a6:	600a      	str	r2, [r1, #0]
 80042a8:	2200      	movs	r2, #0
 80042aa:	801a      	strh	r2, [r3, #0]
        for (uint8_t x = 0; x < glyph.width; x++) {
 80042ac:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 80042b0:	f103 030a 	add.w	r3, r3, #10
 80042b4:	781b      	ldrb	r3, [r3, #0]
 80042b6:	3301      	adds	r3, #1
 80042b8:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 80042bc:	f102 020a 	add.w	r2, r2, #10
 80042c0:	7013      	strb	r3, [r2, #0]
 80042c2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80042c6:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 80042ca:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 80042ce:	f102 020a 	add.w	r2, r2, #10
 80042d2:	7812      	ldrb	r2, [r2, #0]
 80042d4:	429a      	cmp	r2, r3
 80042d6:	d3ac      	bcc.n	8004232 <hagl_put_char+0xde>
            }
        }
        glyph.buffer += glyph.pitch;
 80042d8:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80042dc:	f853 3c1c 	ldr.w	r3, [r3, #-28]
 80042e0:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80042e4:	f812 2c1d 	ldrb.w	r2, [r2, #-29]
 80042e8:	4413      	add	r3, r2
 80042ea:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80042ee:	f842 3c1c 	str.w	r3, [r2, #-28]
    for (uint8_t y = 0; y < glyph.height; y++) {
 80042f2:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 80042f6:	f103 030b 	add.w	r3, r3, #11
 80042fa:	781b      	ldrb	r3, [r3, #0]
 80042fc:	3301      	adds	r3, #1
 80042fe:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 8004302:	f102 020b 	add.w	r2, r2, #11
 8004306:	7013      	strb	r3, [r2, #0]
 8004308:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800430c:	f813 3c1f 	ldrb.w	r3, [r3, #-31]
 8004310:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 8004314:	f102 020b 	add.w	r2, r2, #11
 8004318:	7812      	ldrb	r2, [r2, #0]
 800431a:	429a      	cmp	r2, r3
 800431c:	d382      	bcc.n	8004224 <hagl_put_char+0xd0>
    }

    hagl_blit(x0, y0, &bitmap);
 800431e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8004322:	3b18      	subs	r3, #24
 8004324:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8004328:	f932 1c28 	ldrsh.w	r1, [r2, #-40]
 800432c:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8004330:	f932 0c26 	ldrsh.w	r0, [r2, #-38]
 8004334:	461a      	mov	r2, r3
 8004336:	f000 f85a 	bl	80043ee <hagl_blit>

    return bitmap.width;
 800433a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800433e:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8004342:	b2db      	uxtb	r3, r3
}
 8004344:	4618      	mov	r0, r3
 8004346:	f507 5781 	add.w	r7, r7, #4128	; 0x1020
 800434a:	3714      	adds	r7, #20
 800434c:	46bd      	mov	sp, r7
 800434e:	bd90      	pop	{r4, r7, pc}

08004350 <hagl_put_text>:
 * Write a string of text by calling hagl_put_char() repeadetly. CR and LF
 * continue from the next line.
 */

uint16_t hagl_put_text(const wchar_t *str, int16_t x0, int16_t y0, color_t color, const unsigned char *font)
{
 8004350:	b580      	push	{r7, lr}
 8004352:	b08c      	sub	sp, #48	; 0x30
 8004354:	af02      	add	r7, sp, #8
 8004356:	60f8      	str	r0, [r7, #12]
 8004358:	4608      	mov	r0, r1
 800435a:	4611      	mov	r1, r2
 800435c:	461a      	mov	r2, r3
 800435e:	4603      	mov	r3, r0
 8004360:	817b      	strh	r3, [r7, #10]
 8004362:	460b      	mov	r3, r1
 8004364:	813b      	strh	r3, [r7, #8]
 8004366:	4613      	mov	r3, r2
 8004368:	80fb      	strh	r3, [r7, #6]
    wchar_t temp;
    uint8_t status;
    uint16_t original = x0;
 800436a:	897b      	ldrh	r3, [r7, #10]
 800436c:	84fb      	strh	r3, [r7, #38]	; 0x26
    fontx_meta_t meta;

    status = fontx_meta(&meta, font);
 800436e:	f107 0314 	add.w	r3, r7, #20
 8004372:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004374:	4618      	mov	r0, r3
 8004376:	f7ff fe0b 	bl	8003f90 <fontx_meta>
 800437a:	4603      	mov	r3, r0
 800437c:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
    if (0 != status) {
 8004380:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8004384:	2b00      	cmp	r3, #0
 8004386:	d001      	beq.n	800438c <hagl_put_text+0x3c>
        return 0;
 8004388:	2300      	movs	r3, #0
 800438a:	e02c      	b.n	80043e6 <hagl_put_text+0x96>
    }

    do {
        temp = *str++;
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	1d1a      	adds	r2, r3, #4
 8004390:	60fa      	str	r2, [r7, #12]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	623b      	str	r3, [r7, #32]
        if (13 == temp || 10 == temp) {
 8004396:	6a3b      	ldr	r3, [r7, #32]
 8004398:	2b0d      	cmp	r3, #13
 800439a:	d002      	beq.n	80043a2 <hagl_put_text+0x52>
 800439c:	6a3b      	ldr	r3, [r7, #32]
 800439e:	2b0a      	cmp	r3, #10
 80043a0:	d108      	bne.n	80043b4 <hagl_put_text+0x64>
            x0 = 0;
 80043a2:	2300      	movs	r3, #0
 80043a4:	817b      	strh	r3, [r7, #10]
            y0 += meta.height;
 80043a6:	7fbb      	ldrb	r3, [r7, #30]
 80043a8:	b29a      	uxth	r2, r3
 80043aa:	893b      	ldrh	r3, [r7, #8]
 80043ac:	4413      	add	r3, r2
 80043ae:	b29b      	uxth	r3, r3
 80043b0:	813b      	strh	r3, [r7, #8]
 80043b2:	e010      	b.n	80043d6 <hagl_put_text+0x86>
        } else {
            x0 += hagl_put_char(temp, x0, y0, color, font);
 80043b4:	88f8      	ldrh	r0, [r7, #6]
 80043b6:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 80043ba:	f9b7 100a 	ldrsh.w	r1, [r7, #10]
 80043be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80043c0:	9300      	str	r3, [sp, #0]
 80043c2:	4603      	mov	r3, r0
 80043c4:	6a38      	ldr	r0, [r7, #32]
 80043c6:	f7ff fec5 	bl	8004154 <hagl_put_char>
 80043ca:	4603      	mov	r3, r0
 80043cc:	b29a      	uxth	r2, r3
 80043ce:	897b      	ldrh	r3, [r7, #10]
 80043d0:	4413      	add	r3, r2
 80043d2:	b29b      	uxth	r3, r3
 80043d4:	817b      	strh	r3, [r7, #10]
        }
    } while (*str != 0);
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d1d6      	bne.n	800438c <hagl_put_text+0x3c>

    return x0 - original;
 80043de:	897a      	ldrh	r2, [r7, #10]
 80043e0:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80043e2:	1ad3      	subs	r3, r2, r3
 80043e4:	b29b      	uxth	r3, r3
}
 80043e6:	4618      	mov	r0, r3
 80043e8:	3728      	adds	r7, #40	; 0x28
 80043ea:	46bd      	mov	sp, r7
 80043ec:	bd80      	pop	{r7, pc}

080043ee <hagl_blit>:
 * configurable source and destination see the file blit.c.
 *
 * TODO: Handle transparency.
 */

void hagl_blit(int16_t x0, int16_t y0, bitmap_t *source) {
 80043ee:	b580      	push	{r7, lr}
 80043f0:	b086      	sub	sp, #24
 80043f2:	af00      	add	r7, sp, #0
 80043f4:	4603      	mov	r3, r0
 80043f6:	603a      	str	r2, [r7, #0]
 80043f8:	80fb      	strh	r3, [r7, #6]
 80043fa:	460b      	mov	r3, r1
 80043fc:	80bb      	strh	r3, [r7, #4]
        /* Inside of bounds, can use HAL provided blit. */
        hagl_hal_blit(x0, y0, source);
    }
#else
    color_t color;
    color_t *ptr = (color_t *) source->buffer;
 80043fe:	683b      	ldr	r3, [r7, #0]
 8004400:	68db      	ldr	r3, [r3, #12]
 8004402:	617b      	str	r3, [r7, #20]

    for (uint16_t y = 0; y < source->height; y++) {
 8004404:	2300      	movs	r3, #0
 8004406:	827b      	strh	r3, [r7, #18]
 8004408:	e020      	b.n	800444c <hagl_blit+0x5e>
        for (uint16_t x = 0; x < source->width; x++) {
 800440a:	2300      	movs	r3, #0
 800440c:	823b      	strh	r3, [r7, #16]
 800440e:	e015      	b.n	800443c <hagl_blit+0x4e>
            color = *(ptr++);
 8004410:	697b      	ldr	r3, [r7, #20]
 8004412:	1c9a      	adds	r2, r3, #2
 8004414:	617a      	str	r2, [r7, #20]
 8004416:	881b      	ldrh	r3, [r3, #0]
 8004418:	81fb      	strh	r3, [r7, #14]
            hagl_put_pixel(x0 + x, y0 + y, color);
 800441a:	88fa      	ldrh	r2, [r7, #6]
 800441c:	8a3b      	ldrh	r3, [r7, #16]
 800441e:	4413      	add	r3, r2
 8004420:	b29b      	uxth	r3, r3
 8004422:	b218      	sxth	r0, r3
 8004424:	88ba      	ldrh	r2, [r7, #4]
 8004426:	8a7b      	ldrh	r3, [r7, #18]
 8004428:	4413      	add	r3, r2
 800442a:	b29b      	uxth	r3, r3
 800442c:	b21b      	sxth	r3, r3
 800442e:	89fa      	ldrh	r2, [r7, #14]
 8004430:	4619      	mov	r1, r3
 8004432:	f7ff fe5d 	bl	80040f0 <hagl_put_pixel>
        for (uint16_t x = 0; x < source->width; x++) {
 8004436:	8a3b      	ldrh	r3, [r7, #16]
 8004438:	3301      	adds	r3, #1
 800443a:	823b      	strh	r3, [r7, #16]
 800443c:	683b      	ldr	r3, [r7, #0]
 800443e:	881b      	ldrh	r3, [r3, #0]
 8004440:	8a3a      	ldrh	r2, [r7, #16]
 8004442:	429a      	cmp	r2, r3
 8004444:	d3e4      	bcc.n	8004410 <hagl_blit+0x22>
    for (uint16_t y = 0; y < source->height; y++) {
 8004446:	8a7b      	ldrh	r3, [r7, #18]
 8004448:	3301      	adds	r3, #1
 800444a:	827b      	strh	r3, [r7, #18]
 800444c:	683b      	ldr	r3, [r7, #0]
 800444e:	885b      	ldrh	r3, [r3, #2]
 8004450:	8a7a      	ldrh	r2, [r7, #18]
 8004452:	429a      	cmp	r2, r3
 8004454:	d3d9      	bcc.n	800440a <hagl_blit+0x1c>
        }
    }
#endif
};
 8004456:	bf00      	nop
 8004458:	bf00      	nop
 800445a:	3718      	adds	r7, #24
 800445c:	46bd      	mov	sp, r7
 800445e:	bd80      	pop	{r7, pc}

08004460 <__errno>:
 8004460:	4b01      	ldr	r3, [pc, #4]	; (8004468 <__errno+0x8>)
 8004462:	6818      	ldr	r0, [r3, #0]
 8004464:	4770      	bx	lr
 8004466:	bf00      	nop
 8004468:	20000014 	.word	0x20000014

0800446c <__sflush_r>:
 800446c:	898a      	ldrh	r2, [r1, #12]
 800446e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004472:	4605      	mov	r5, r0
 8004474:	0710      	lsls	r0, r2, #28
 8004476:	460c      	mov	r4, r1
 8004478:	d458      	bmi.n	800452c <__sflush_r+0xc0>
 800447a:	684b      	ldr	r3, [r1, #4]
 800447c:	2b00      	cmp	r3, #0
 800447e:	dc05      	bgt.n	800448c <__sflush_r+0x20>
 8004480:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8004482:	2b00      	cmp	r3, #0
 8004484:	dc02      	bgt.n	800448c <__sflush_r+0x20>
 8004486:	2000      	movs	r0, #0
 8004488:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800448c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800448e:	2e00      	cmp	r6, #0
 8004490:	d0f9      	beq.n	8004486 <__sflush_r+0x1a>
 8004492:	2300      	movs	r3, #0
 8004494:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8004498:	682f      	ldr	r7, [r5, #0]
 800449a:	602b      	str	r3, [r5, #0]
 800449c:	d032      	beq.n	8004504 <__sflush_r+0x98>
 800449e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80044a0:	89a3      	ldrh	r3, [r4, #12]
 80044a2:	075a      	lsls	r2, r3, #29
 80044a4:	d505      	bpl.n	80044b2 <__sflush_r+0x46>
 80044a6:	6863      	ldr	r3, [r4, #4]
 80044a8:	1ac0      	subs	r0, r0, r3
 80044aa:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80044ac:	b10b      	cbz	r3, 80044b2 <__sflush_r+0x46>
 80044ae:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80044b0:	1ac0      	subs	r0, r0, r3
 80044b2:	2300      	movs	r3, #0
 80044b4:	4602      	mov	r2, r0
 80044b6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80044b8:	6a21      	ldr	r1, [r4, #32]
 80044ba:	4628      	mov	r0, r5
 80044bc:	47b0      	blx	r6
 80044be:	1c43      	adds	r3, r0, #1
 80044c0:	89a3      	ldrh	r3, [r4, #12]
 80044c2:	d106      	bne.n	80044d2 <__sflush_r+0x66>
 80044c4:	6829      	ldr	r1, [r5, #0]
 80044c6:	291d      	cmp	r1, #29
 80044c8:	d82c      	bhi.n	8004524 <__sflush_r+0xb8>
 80044ca:	4a2a      	ldr	r2, [pc, #168]	; (8004574 <__sflush_r+0x108>)
 80044cc:	40ca      	lsrs	r2, r1
 80044ce:	07d6      	lsls	r6, r2, #31
 80044d0:	d528      	bpl.n	8004524 <__sflush_r+0xb8>
 80044d2:	2200      	movs	r2, #0
 80044d4:	6062      	str	r2, [r4, #4]
 80044d6:	04d9      	lsls	r1, r3, #19
 80044d8:	6922      	ldr	r2, [r4, #16]
 80044da:	6022      	str	r2, [r4, #0]
 80044dc:	d504      	bpl.n	80044e8 <__sflush_r+0x7c>
 80044de:	1c42      	adds	r2, r0, #1
 80044e0:	d101      	bne.n	80044e6 <__sflush_r+0x7a>
 80044e2:	682b      	ldr	r3, [r5, #0]
 80044e4:	b903      	cbnz	r3, 80044e8 <__sflush_r+0x7c>
 80044e6:	6560      	str	r0, [r4, #84]	; 0x54
 80044e8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80044ea:	602f      	str	r7, [r5, #0]
 80044ec:	2900      	cmp	r1, #0
 80044ee:	d0ca      	beq.n	8004486 <__sflush_r+0x1a>
 80044f0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80044f4:	4299      	cmp	r1, r3
 80044f6:	d002      	beq.n	80044fe <__sflush_r+0x92>
 80044f8:	4628      	mov	r0, r5
 80044fa:	f000 fa11 	bl	8004920 <_free_r>
 80044fe:	2000      	movs	r0, #0
 8004500:	6360      	str	r0, [r4, #52]	; 0x34
 8004502:	e7c1      	b.n	8004488 <__sflush_r+0x1c>
 8004504:	6a21      	ldr	r1, [r4, #32]
 8004506:	2301      	movs	r3, #1
 8004508:	4628      	mov	r0, r5
 800450a:	47b0      	blx	r6
 800450c:	1c41      	adds	r1, r0, #1
 800450e:	d1c7      	bne.n	80044a0 <__sflush_r+0x34>
 8004510:	682b      	ldr	r3, [r5, #0]
 8004512:	2b00      	cmp	r3, #0
 8004514:	d0c4      	beq.n	80044a0 <__sflush_r+0x34>
 8004516:	2b1d      	cmp	r3, #29
 8004518:	d001      	beq.n	800451e <__sflush_r+0xb2>
 800451a:	2b16      	cmp	r3, #22
 800451c:	d101      	bne.n	8004522 <__sflush_r+0xb6>
 800451e:	602f      	str	r7, [r5, #0]
 8004520:	e7b1      	b.n	8004486 <__sflush_r+0x1a>
 8004522:	89a3      	ldrh	r3, [r4, #12]
 8004524:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004528:	81a3      	strh	r3, [r4, #12]
 800452a:	e7ad      	b.n	8004488 <__sflush_r+0x1c>
 800452c:	690f      	ldr	r7, [r1, #16]
 800452e:	2f00      	cmp	r7, #0
 8004530:	d0a9      	beq.n	8004486 <__sflush_r+0x1a>
 8004532:	0793      	lsls	r3, r2, #30
 8004534:	680e      	ldr	r6, [r1, #0]
 8004536:	bf08      	it	eq
 8004538:	694b      	ldreq	r3, [r1, #20]
 800453a:	600f      	str	r7, [r1, #0]
 800453c:	bf18      	it	ne
 800453e:	2300      	movne	r3, #0
 8004540:	eba6 0807 	sub.w	r8, r6, r7
 8004544:	608b      	str	r3, [r1, #8]
 8004546:	f1b8 0f00 	cmp.w	r8, #0
 800454a:	dd9c      	ble.n	8004486 <__sflush_r+0x1a>
 800454c:	6a21      	ldr	r1, [r4, #32]
 800454e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8004550:	4643      	mov	r3, r8
 8004552:	463a      	mov	r2, r7
 8004554:	4628      	mov	r0, r5
 8004556:	47b0      	blx	r6
 8004558:	2800      	cmp	r0, #0
 800455a:	dc06      	bgt.n	800456a <__sflush_r+0xfe>
 800455c:	89a3      	ldrh	r3, [r4, #12]
 800455e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004562:	81a3      	strh	r3, [r4, #12]
 8004564:	f04f 30ff 	mov.w	r0, #4294967295
 8004568:	e78e      	b.n	8004488 <__sflush_r+0x1c>
 800456a:	4407      	add	r7, r0
 800456c:	eba8 0800 	sub.w	r8, r8, r0
 8004570:	e7e9      	b.n	8004546 <__sflush_r+0xda>
 8004572:	bf00      	nop
 8004574:	20400001 	.word	0x20400001

08004578 <_fflush_r>:
 8004578:	b538      	push	{r3, r4, r5, lr}
 800457a:	690b      	ldr	r3, [r1, #16]
 800457c:	4605      	mov	r5, r0
 800457e:	460c      	mov	r4, r1
 8004580:	b913      	cbnz	r3, 8004588 <_fflush_r+0x10>
 8004582:	2500      	movs	r5, #0
 8004584:	4628      	mov	r0, r5
 8004586:	bd38      	pop	{r3, r4, r5, pc}
 8004588:	b118      	cbz	r0, 8004592 <_fflush_r+0x1a>
 800458a:	6983      	ldr	r3, [r0, #24]
 800458c:	b90b      	cbnz	r3, 8004592 <_fflush_r+0x1a>
 800458e:	f000 f887 	bl	80046a0 <__sinit>
 8004592:	4b14      	ldr	r3, [pc, #80]	; (80045e4 <_fflush_r+0x6c>)
 8004594:	429c      	cmp	r4, r3
 8004596:	d11b      	bne.n	80045d0 <_fflush_r+0x58>
 8004598:	686c      	ldr	r4, [r5, #4]
 800459a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d0ef      	beq.n	8004582 <_fflush_r+0xa>
 80045a2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80045a4:	07d0      	lsls	r0, r2, #31
 80045a6:	d404      	bmi.n	80045b2 <_fflush_r+0x3a>
 80045a8:	0599      	lsls	r1, r3, #22
 80045aa:	d402      	bmi.n	80045b2 <_fflush_r+0x3a>
 80045ac:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80045ae:	f000 f93a 	bl	8004826 <__retarget_lock_acquire_recursive>
 80045b2:	4628      	mov	r0, r5
 80045b4:	4621      	mov	r1, r4
 80045b6:	f7ff ff59 	bl	800446c <__sflush_r>
 80045ba:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80045bc:	07da      	lsls	r2, r3, #31
 80045be:	4605      	mov	r5, r0
 80045c0:	d4e0      	bmi.n	8004584 <_fflush_r+0xc>
 80045c2:	89a3      	ldrh	r3, [r4, #12]
 80045c4:	059b      	lsls	r3, r3, #22
 80045c6:	d4dd      	bmi.n	8004584 <_fflush_r+0xc>
 80045c8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80045ca:	f000 f92d 	bl	8004828 <__retarget_lock_release_recursive>
 80045ce:	e7d9      	b.n	8004584 <_fflush_r+0xc>
 80045d0:	4b05      	ldr	r3, [pc, #20]	; (80045e8 <_fflush_r+0x70>)
 80045d2:	429c      	cmp	r4, r3
 80045d4:	d101      	bne.n	80045da <_fflush_r+0x62>
 80045d6:	68ac      	ldr	r4, [r5, #8]
 80045d8:	e7df      	b.n	800459a <_fflush_r+0x22>
 80045da:	4b04      	ldr	r3, [pc, #16]	; (80045ec <_fflush_r+0x74>)
 80045dc:	429c      	cmp	r4, r3
 80045de:	bf08      	it	eq
 80045e0:	68ec      	ldreq	r4, [r5, #12]
 80045e2:	e7da      	b.n	800459a <_fflush_r+0x22>
 80045e4:	0800a958 	.word	0x0800a958
 80045e8:	0800a978 	.word	0x0800a978
 80045ec:	0800a938 	.word	0x0800a938

080045f0 <std>:
 80045f0:	2300      	movs	r3, #0
 80045f2:	b510      	push	{r4, lr}
 80045f4:	4604      	mov	r4, r0
 80045f6:	e9c0 3300 	strd	r3, r3, [r0]
 80045fa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80045fe:	6083      	str	r3, [r0, #8]
 8004600:	8181      	strh	r1, [r0, #12]
 8004602:	6643      	str	r3, [r0, #100]	; 0x64
 8004604:	81c2      	strh	r2, [r0, #14]
 8004606:	6183      	str	r3, [r0, #24]
 8004608:	4619      	mov	r1, r3
 800460a:	2208      	movs	r2, #8
 800460c:	305c      	adds	r0, #92	; 0x5c
 800460e:	f000 f97f 	bl	8004910 <memset>
 8004612:	4b05      	ldr	r3, [pc, #20]	; (8004628 <std+0x38>)
 8004614:	6263      	str	r3, [r4, #36]	; 0x24
 8004616:	4b05      	ldr	r3, [pc, #20]	; (800462c <std+0x3c>)
 8004618:	62a3      	str	r3, [r4, #40]	; 0x28
 800461a:	4b05      	ldr	r3, [pc, #20]	; (8004630 <std+0x40>)
 800461c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800461e:	4b05      	ldr	r3, [pc, #20]	; (8004634 <std+0x44>)
 8004620:	6224      	str	r4, [r4, #32]
 8004622:	6323      	str	r3, [r4, #48]	; 0x30
 8004624:	bd10      	pop	{r4, pc}
 8004626:	bf00      	nop
 8004628:	08004b01 	.word	0x08004b01
 800462c:	08004b23 	.word	0x08004b23
 8004630:	08004b5b 	.word	0x08004b5b
 8004634:	08004b7f 	.word	0x08004b7f

08004638 <_cleanup_r>:
 8004638:	4901      	ldr	r1, [pc, #4]	; (8004640 <_cleanup_r+0x8>)
 800463a:	f000 b8af 	b.w	800479c <_fwalk_reent>
 800463e:	bf00      	nop
 8004640:	08004579 	.word	0x08004579

08004644 <__sfmoreglue>:
 8004644:	b570      	push	{r4, r5, r6, lr}
 8004646:	2268      	movs	r2, #104	; 0x68
 8004648:	1e4d      	subs	r5, r1, #1
 800464a:	4355      	muls	r5, r2
 800464c:	460e      	mov	r6, r1
 800464e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8004652:	f000 f9d1 	bl	80049f8 <_malloc_r>
 8004656:	4604      	mov	r4, r0
 8004658:	b140      	cbz	r0, 800466c <__sfmoreglue+0x28>
 800465a:	2100      	movs	r1, #0
 800465c:	e9c0 1600 	strd	r1, r6, [r0]
 8004660:	300c      	adds	r0, #12
 8004662:	60a0      	str	r0, [r4, #8]
 8004664:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8004668:	f000 f952 	bl	8004910 <memset>
 800466c:	4620      	mov	r0, r4
 800466e:	bd70      	pop	{r4, r5, r6, pc}

08004670 <__sfp_lock_acquire>:
 8004670:	4801      	ldr	r0, [pc, #4]	; (8004678 <__sfp_lock_acquire+0x8>)
 8004672:	f000 b8d8 	b.w	8004826 <__retarget_lock_acquire_recursive>
 8004676:	bf00      	nop
 8004678:	2000a2e5 	.word	0x2000a2e5

0800467c <__sfp_lock_release>:
 800467c:	4801      	ldr	r0, [pc, #4]	; (8004684 <__sfp_lock_release+0x8>)
 800467e:	f000 b8d3 	b.w	8004828 <__retarget_lock_release_recursive>
 8004682:	bf00      	nop
 8004684:	2000a2e5 	.word	0x2000a2e5

08004688 <__sinit_lock_acquire>:
 8004688:	4801      	ldr	r0, [pc, #4]	; (8004690 <__sinit_lock_acquire+0x8>)
 800468a:	f000 b8cc 	b.w	8004826 <__retarget_lock_acquire_recursive>
 800468e:	bf00      	nop
 8004690:	2000a2e6 	.word	0x2000a2e6

08004694 <__sinit_lock_release>:
 8004694:	4801      	ldr	r0, [pc, #4]	; (800469c <__sinit_lock_release+0x8>)
 8004696:	f000 b8c7 	b.w	8004828 <__retarget_lock_release_recursive>
 800469a:	bf00      	nop
 800469c:	2000a2e6 	.word	0x2000a2e6

080046a0 <__sinit>:
 80046a0:	b510      	push	{r4, lr}
 80046a2:	4604      	mov	r4, r0
 80046a4:	f7ff fff0 	bl	8004688 <__sinit_lock_acquire>
 80046a8:	69a3      	ldr	r3, [r4, #24]
 80046aa:	b11b      	cbz	r3, 80046b4 <__sinit+0x14>
 80046ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80046b0:	f7ff bff0 	b.w	8004694 <__sinit_lock_release>
 80046b4:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80046b8:	6523      	str	r3, [r4, #80]	; 0x50
 80046ba:	4b13      	ldr	r3, [pc, #76]	; (8004708 <__sinit+0x68>)
 80046bc:	4a13      	ldr	r2, [pc, #76]	; (800470c <__sinit+0x6c>)
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	62a2      	str	r2, [r4, #40]	; 0x28
 80046c2:	42a3      	cmp	r3, r4
 80046c4:	bf04      	itt	eq
 80046c6:	2301      	moveq	r3, #1
 80046c8:	61a3      	streq	r3, [r4, #24]
 80046ca:	4620      	mov	r0, r4
 80046cc:	f000 f820 	bl	8004710 <__sfp>
 80046d0:	6060      	str	r0, [r4, #4]
 80046d2:	4620      	mov	r0, r4
 80046d4:	f000 f81c 	bl	8004710 <__sfp>
 80046d8:	60a0      	str	r0, [r4, #8]
 80046da:	4620      	mov	r0, r4
 80046dc:	f000 f818 	bl	8004710 <__sfp>
 80046e0:	2200      	movs	r2, #0
 80046e2:	60e0      	str	r0, [r4, #12]
 80046e4:	2104      	movs	r1, #4
 80046e6:	6860      	ldr	r0, [r4, #4]
 80046e8:	f7ff ff82 	bl	80045f0 <std>
 80046ec:	68a0      	ldr	r0, [r4, #8]
 80046ee:	2201      	movs	r2, #1
 80046f0:	2109      	movs	r1, #9
 80046f2:	f7ff ff7d 	bl	80045f0 <std>
 80046f6:	68e0      	ldr	r0, [r4, #12]
 80046f8:	2202      	movs	r2, #2
 80046fa:	2112      	movs	r1, #18
 80046fc:	f7ff ff78 	bl	80045f0 <std>
 8004700:	2301      	movs	r3, #1
 8004702:	61a3      	str	r3, [r4, #24]
 8004704:	e7d2      	b.n	80046ac <__sinit+0xc>
 8004706:	bf00      	nop
 8004708:	0800a998 	.word	0x0800a998
 800470c:	08004639 	.word	0x08004639

08004710 <__sfp>:
 8004710:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004712:	4607      	mov	r7, r0
 8004714:	f7ff ffac 	bl	8004670 <__sfp_lock_acquire>
 8004718:	4b1e      	ldr	r3, [pc, #120]	; (8004794 <__sfp+0x84>)
 800471a:	681e      	ldr	r6, [r3, #0]
 800471c:	69b3      	ldr	r3, [r6, #24]
 800471e:	b913      	cbnz	r3, 8004726 <__sfp+0x16>
 8004720:	4630      	mov	r0, r6
 8004722:	f7ff ffbd 	bl	80046a0 <__sinit>
 8004726:	3648      	adds	r6, #72	; 0x48
 8004728:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800472c:	3b01      	subs	r3, #1
 800472e:	d503      	bpl.n	8004738 <__sfp+0x28>
 8004730:	6833      	ldr	r3, [r6, #0]
 8004732:	b30b      	cbz	r3, 8004778 <__sfp+0x68>
 8004734:	6836      	ldr	r6, [r6, #0]
 8004736:	e7f7      	b.n	8004728 <__sfp+0x18>
 8004738:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800473c:	b9d5      	cbnz	r5, 8004774 <__sfp+0x64>
 800473e:	4b16      	ldr	r3, [pc, #88]	; (8004798 <__sfp+0x88>)
 8004740:	60e3      	str	r3, [r4, #12]
 8004742:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8004746:	6665      	str	r5, [r4, #100]	; 0x64
 8004748:	f000 f86c 	bl	8004824 <__retarget_lock_init_recursive>
 800474c:	f7ff ff96 	bl	800467c <__sfp_lock_release>
 8004750:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8004754:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8004758:	6025      	str	r5, [r4, #0]
 800475a:	61a5      	str	r5, [r4, #24]
 800475c:	2208      	movs	r2, #8
 800475e:	4629      	mov	r1, r5
 8004760:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8004764:	f000 f8d4 	bl	8004910 <memset>
 8004768:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800476c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8004770:	4620      	mov	r0, r4
 8004772:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004774:	3468      	adds	r4, #104	; 0x68
 8004776:	e7d9      	b.n	800472c <__sfp+0x1c>
 8004778:	2104      	movs	r1, #4
 800477a:	4638      	mov	r0, r7
 800477c:	f7ff ff62 	bl	8004644 <__sfmoreglue>
 8004780:	4604      	mov	r4, r0
 8004782:	6030      	str	r0, [r6, #0]
 8004784:	2800      	cmp	r0, #0
 8004786:	d1d5      	bne.n	8004734 <__sfp+0x24>
 8004788:	f7ff ff78 	bl	800467c <__sfp_lock_release>
 800478c:	230c      	movs	r3, #12
 800478e:	603b      	str	r3, [r7, #0]
 8004790:	e7ee      	b.n	8004770 <__sfp+0x60>
 8004792:	bf00      	nop
 8004794:	0800a998 	.word	0x0800a998
 8004798:	ffff0001 	.word	0xffff0001

0800479c <_fwalk_reent>:
 800479c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80047a0:	4606      	mov	r6, r0
 80047a2:	4688      	mov	r8, r1
 80047a4:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80047a8:	2700      	movs	r7, #0
 80047aa:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80047ae:	f1b9 0901 	subs.w	r9, r9, #1
 80047b2:	d505      	bpl.n	80047c0 <_fwalk_reent+0x24>
 80047b4:	6824      	ldr	r4, [r4, #0]
 80047b6:	2c00      	cmp	r4, #0
 80047b8:	d1f7      	bne.n	80047aa <_fwalk_reent+0xe>
 80047ba:	4638      	mov	r0, r7
 80047bc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80047c0:	89ab      	ldrh	r3, [r5, #12]
 80047c2:	2b01      	cmp	r3, #1
 80047c4:	d907      	bls.n	80047d6 <_fwalk_reent+0x3a>
 80047c6:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80047ca:	3301      	adds	r3, #1
 80047cc:	d003      	beq.n	80047d6 <_fwalk_reent+0x3a>
 80047ce:	4629      	mov	r1, r5
 80047d0:	4630      	mov	r0, r6
 80047d2:	47c0      	blx	r8
 80047d4:	4307      	orrs	r7, r0
 80047d6:	3568      	adds	r5, #104	; 0x68
 80047d8:	e7e9      	b.n	80047ae <_fwalk_reent+0x12>
	...

080047dc <__libc_init_array>:
 80047dc:	b570      	push	{r4, r5, r6, lr}
 80047de:	4d0d      	ldr	r5, [pc, #52]	; (8004814 <__libc_init_array+0x38>)
 80047e0:	4c0d      	ldr	r4, [pc, #52]	; (8004818 <__libc_init_array+0x3c>)
 80047e2:	1b64      	subs	r4, r4, r5
 80047e4:	10a4      	asrs	r4, r4, #2
 80047e6:	2600      	movs	r6, #0
 80047e8:	42a6      	cmp	r6, r4
 80047ea:	d109      	bne.n	8004800 <__libc_init_array+0x24>
 80047ec:	4d0b      	ldr	r5, [pc, #44]	; (800481c <__libc_init_array+0x40>)
 80047ee:	4c0c      	ldr	r4, [pc, #48]	; (8004820 <__libc_init_array+0x44>)
 80047f0:	f002 ffd2 	bl	8007798 <_init>
 80047f4:	1b64      	subs	r4, r4, r5
 80047f6:	10a4      	asrs	r4, r4, #2
 80047f8:	2600      	movs	r6, #0
 80047fa:	42a6      	cmp	r6, r4
 80047fc:	d105      	bne.n	800480a <__libc_init_array+0x2e>
 80047fe:	bd70      	pop	{r4, r5, r6, pc}
 8004800:	f855 3b04 	ldr.w	r3, [r5], #4
 8004804:	4798      	blx	r3
 8004806:	3601      	adds	r6, #1
 8004808:	e7ee      	b.n	80047e8 <__libc_init_array+0xc>
 800480a:	f855 3b04 	ldr.w	r3, [r5], #4
 800480e:	4798      	blx	r3
 8004810:	3601      	adds	r6, #1
 8004812:	e7f2      	b.n	80047fa <__libc_init_array+0x1e>
 8004814:	0800aeac 	.word	0x0800aeac
 8004818:	0800aeac 	.word	0x0800aeac
 800481c:	0800aeac 	.word	0x0800aeac
 8004820:	0800aeb0 	.word	0x0800aeb0

08004824 <__retarget_lock_init_recursive>:
 8004824:	4770      	bx	lr

08004826 <__retarget_lock_acquire_recursive>:
 8004826:	4770      	bx	lr

08004828 <__retarget_lock_release_recursive>:
 8004828:	4770      	bx	lr

0800482a <__swhatbuf_r>:
 800482a:	b570      	push	{r4, r5, r6, lr}
 800482c:	460e      	mov	r6, r1
 800482e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004832:	2900      	cmp	r1, #0
 8004834:	b096      	sub	sp, #88	; 0x58
 8004836:	4614      	mov	r4, r2
 8004838:	461d      	mov	r5, r3
 800483a:	da08      	bge.n	800484e <__swhatbuf_r+0x24>
 800483c:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8004840:	2200      	movs	r2, #0
 8004842:	602a      	str	r2, [r5, #0]
 8004844:	061a      	lsls	r2, r3, #24
 8004846:	d410      	bmi.n	800486a <__swhatbuf_r+0x40>
 8004848:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800484c:	e00e      	b.n	800486c <__swhatbuf_r+0x42>
 800484e:	466a      	mov	r2, sp
 8004850:	f000 f9f0 	bl	8004c34 <_fstat_r>
 8004854:	2800      	cmp	r0, #0
 8004856:	dbf1      	blt.n	800483c <__swhatbuf_r+0x12>
 8004858:	9a01      	ldr	r2, [sp, #4]
 800485a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800485e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8004862:	425a      	negs	r2, r3
 8004864:	415a      	adcs	r2, r3
 8004866:	602a      	str	r2, [r5, #0]
 8004868:	e7ee      	b.n	8004848 <__swhatbuf_r+0x1e>
 800486a:	2340      	movs	r3, #64	; 0x40
 800486c:	2000      	movs	r0, #0
 800486e:	6023      	str	r3, [r4, #0]
 8004870:	b016      	add	sp, #88	; 0x58
 8004872:	bd70      	pop	{r4, r5, r6, pc}

08004874 <__smakebuf_r>:
 8004874:	898b      	ldrh	r3, [r1, #12]
 8004876:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8004878:	079d      	lsls	r5, r3, #30
 800487a:	4606      	mov	r6, r0
 800487c:	460c      	mov	r4, r1
 800487e:	d507      	bpl.n	8004890 <__smakebuf_r+0x1c>
 8004880:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8004884:	6023      	str	r3, [r4, #0]
 8004886:	6123      	str	r3, [r4, #16]
 8004888:	2301      	movs	r3, #1
 800488a:	6163      	str	r3, [r4, #20]
 800488c:	b002      	add	sp, #8
 800488e:	bd70      	pop	{r4, r5, r6, pc}
 8004890:	ab01      	add	r3, sp, #4
 8004892:	466a      	mov	r2, sp
 8004894:	f7ff ffc9 	bl	800482a <__swhatbuf_r>
 8004898:	9900      	ldr	r1, [sp, #0]
 800489a:	4605      	mov	r5, r0
 800489c:	4630      	mov	r0, r6
 800489e:	f000 f8ab 	bl	80049f8 <_malloc_r>
 80048a2:	b948      	cbnz	r0, 80048b8 <__smakebuf_r+0x44>
 80048a4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80048a8:	059a      	lsls	r2, r3, #22
 80048aa:	d4ef      	bmi.n	800488c <__smakebuf_r+0x18>
 80048ac:	f023 0303 	bic.w	r3, r3, #3
 80048b0:	f043 0302 	orr.w	r3, r3, #2
 80048b4:	81a3      	strh	r3, [r4, #12]
 80048b6:	e7e3      	b.n	8004880 <__smakebuf_r+0xc>
 80048b8:	4b0d      	ldr	r3, [pc, #52]	; (80048f0 <__smakebuf_r+0x7c>)
 80048ba:	62b3      	str	r3, [r6, #40]	; 0x28
 80048bc:	89a3      	ldrh	r3, [r4, #12]
 80048be:	6020      	str	r0, [r4, #0]
 80048c0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80048c4:	81a3      	strh	r3, [r4, #12]
 80048c6:	9b00      	ldr	r3, [sp, #0]
 80048c8:	6163      	str	r3, [r4, #20]
 80048ca:	9b01      	ldr	r3, [sp, #4]
 80048cc:	6120      	str	r0, [r4, #16]
 80048ce:	b15b      	cbz	r3, 80048e8 <__smakebuf_r+0x74>
 80048d0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80048d4:	4630      	mov	r0, r6
 80048d6:	f000 f9bf 	bl	8004c58 <_isatty_r>
 80048da:	b128      	cbz	r0, 80048e8 <__smakebuf_r+0x74>
 80048dc:	89a3      	ldrh	r3, [r4, #12]
 80048de:	f023 0303 	bic.w	r3, r3, #3
 80048e2:	f043 0301 	orr.w	r3, r3, #1
 80048e6:	81a3      	strh	r3, [r4, #12]
 80048e8:	89a0      	ldrh	r0, [r4, #12]
 80048ea:	4305      	orrs	r5, r0
 80048ec:	81a5      	strh	r5, [r4, #12]
 80048ee:	e7cd      	b.n	800488c <__smakebuf_r+0x18>
 80048f0:	08004639 	.word	0x08004639

080048f4 <memcpy>:
 80048f4:	440a      	add	r2, r1
 80048f6:	4291      	cmp	r1, r2
 80048f8:	f100 33ff 	add.w	r3, r0, #4294967295
 80048fc:	d100      	bne.n	8004900 <memcpy+0xc>
 80048fe:	4770      	bx	lr
 8004900:	b510      	push	{r4, lr}
 8004902:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004906:	f803 4f01 	strb.w	r4, [r3, #1]!
 800490a:	4291      	cmp	r1, r2
 800490c:	d1f9      	bne.n	8004902 <memcpy+0xe>
 800490e:	bd10      	pop	{r4, pc}

08004910 <memset>:
 8004910:	4402      	add	r2, r0
 8004912:	4603      	mov	r3, r0
 8004914:	4293      	cmp	r3, r2
 8004916:	d100      	bne.n	800491a <memset+0xa>
 8004918:	4770      	bx	lr
 800491a:	f803 1b01 	strb.w	r1, [r3], #1
 800491e:	e7f9      	b.n	8004914 <memset+0x4>

08004920 <_free_r>:
 8004920:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004922:	2900      	cmp	r1, #0
 8004924:	d044      	beq.n	80049b0 <_free_r+0x90>
 8004926:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800492a:	9001      	str	r0, [sp, #4]
 800492c:	2b00      	cmp	r3, #0
 800492e:	f1a1 0404 	sub.w	r4, r1, #4
 8004932:	bfb8      	it	lt
 8004934:	18e4      	addlt	r4, r4, r3
 8004936:	f000 f9b1 	bl	8004c9c <__malloc_lock>
 800493a:	4a1e      	ldr	r2, [pc, #120]	; (80049b4 <_free_r+0x94>)
 800493c:	9801      	ldr	r0, [sp, #4]
 800493e:	6813      	ldr	r3, [r2, #0]
 8004940:	b933      	cbnz	r3, 8004950 <_free_r+0x30>
 8004942:	6063      	str	r3, [r4, #4]
 8004944:	6014      	str	r4, [r2, #0]
 8004946:	b003      	add	sp, #12
 8004948:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800494c:	f000 b9ac 	b.w	8004ca8 <__malloc_unlock>
 8004950:	42a3      	cmp	r3, r4
 8004952:	d908      	bls.n	8004966 <_free_r+0x46>
 8004954:	6825      	ldr	r5, [r4, #0]
 8004956:	1961      	adds	r1, r4, r5
 8004958:	428b      	cmp	r3, r1
 800495a:	bf01      	itttt	eq
 800495c:	6819      	ldreq	r1, [r3, #0]
 800495e:	685b      	ldreq	r3, [r3, #4]
 8004960:	1949      	addeq	r1, r1, r5
 8004962:	6021      	streq	r1, [r4, #0]
 8004964:	e7ed      	b.n	8004942 <_free_r+0x22>
 8004966:	461a      	mov	r2, r3
 8004968:	685b      	ldr	r3, [r3, #4]
 800496a:	b10b      	cbz	r3, 8004970 <_free_r+0x50>
 800496c:	42a3      	cmp	r3, r4
 800496e:	d9fa      	bls.n	8004966 <_free_r+0x46>
 8004970:	6811      	ldr	r1, [r2, #0]
 8004972:	1855      	adds	r5, r2, r1
 8004974:	42a5      	cmp	r5, r4
 8004976:	d10b      	bne.n	8004990 <_free_r+0x70>
 8004978:	6824      	ldr	r4, [r4, #0]
 800497a:	4421      	add	r1, r4
 800497c:	1854      	adds	r4, r2, r1
 800497e:	42a3      	cmp	r3, r4
 8004980:	6011      	str	r1, [r2, #0]
 8004982:	d1e0      	bne.n	8004946 <_free_r+0x26>
 8004984:	681c      	ldr	r4, [r3, #0]
 8004986:	685b      	ldr	r3, [r3, #4]
 8004988:	6053      	str	r3, [r2, #4]
 800498a:	4421      	add	r1, r4
 800498c:	6011      	str	r1, [r2, #0]
 800498e:	e7da      	b.n	8004946 <_free_r+0x26>
 8004990:	d902      	bls.n	8004998 <_free_r+0x78>
 8004992:	230c      	movs	r3, #12
 8004994:	6003      	str	r3, [r0, #0]
 8004996:	e7d6      	b.n	8004946 <_free_r+0x26>
 8004998:	6825      	ldr	r5, [r4, #0]
 800499a:	1961      	adds	r1, r4, r5
 800499c:	428b      	cmp	r3, r1
 800499e:	bf04      	itt	eq
 80049a0:	6819      	ldreq	r1, [r3, #0]
 80049a2:	685b      	ldreq	r3, [r3, #4]
 80049a4:	6063      	str	r3, [r4, #4]
 80049a6:	bf04      	itt	eq
 80049a8:	1949      	addeq	r1, r1, r5
 80049aa:	6021      	streq	r1, [r4, #0]
 80049ac:	6054      	str	r4, [r2, #4]
 80049ae:	e7ca      	b.n	8004946 <_free_r+0x26>
 80049b0:	b003      	add	sp, #12
 80049b2:	bd30      	pop	{r4, r5, pc}
 80049b4:	2000a2e8 	.word	0x2000a2e8

080049b8 <sbrk_aligned>:
 80049b8:	b570      	push	{r4, r5, r6, lr}
 80049ba:	4e0e      	ldr	r6, [pc, #56]	; (80049f4 <sbrk_aligned+0x3c>)
 80049bc:	460c      	mov	r4, r1
 80049be:	6831      	ldr	r1, [r6, #0]
 80049c0:	4605      	mov	r5, r0
 80049c2:	b911      	cbnz	r1, 80049ca <sbrk_aligned+0x12>
 80049c4:	f000 f88c 	bl	8004ae0 <_sbrk_r>
 80049c8:	6030      	str	r0, [r6, #0]
 80049ca:	4621      	mov	r1, r4
 80049cc:	4628      	mov	r0, r5
 80049ce:	f000 f887 	bl	8004ae0 <_sbrk_r>
 80049d2:	1c43      	adds	r3, r0, #1
 80049d4:	d00a      	beq.n	80049ec <sbrk_aligned+0x34>
 80049d6:	1cc4      	adds	r4, r0, #3
 80049d8:	f024 0403 	bic.w	r4, r4, #3
 80049dc:	42a0      	cmp	r0, r4
 80049de:	d007      	beq.n	80049f0 <sbrk_aligned+0x38>
 80049e0:	1a21      	subs	r1, r4, r0
 80049e2:	4628      	mov	r0, r5
 80049e4:	f000 f87c 	bl	8004ae0 <_sbrk_r>
 80049e8:	3001      	adds	r0, #1
 80049ea:	d101      	bne.n	80049f0 <sbrk_aligned+0x38>
 80049ec:	f04f 34ff 	mov.w	r4, #4294967295
 80049f0:	4620      	mov	r0, r4
 80049f2:	bd70      	pop	{r4, r5, r6, pc}
 80049f4:	2000a2ec 	.word	0x2000a2ec

080049f8 <_malloc_r>:
 80049f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80049fc:	1ccd      	adds	r5, r1, #3
 80049fe:	f025 0503 	bic.w	r5, r5, #3
 8004a02:	3508      	adds	r5, #8
 8004a04:	2d0c      	cmp	r5, #12
 8004a06:	bf38      	it	cc
 8004a08:	250c      	movcc	r5, #12
 8004a0a:	2d00      	cmp	r5, #0
 8004a0c:	4607      	mov	r7, r0
 8004a0e:	db01      	blt.n	8004a14 <_malloc_r+0x1c>
 8004a10:	42a9      	cmp	r1, r5
 8004a12:	d905      	bls.n	8004a20 <_malloc_r+0x28>
 8004a14:	230c      	movs	r3, #12
 8004a16:	603b      	str	r3, [r7, #0]
 8004a18:	2600      	movs	r6, #0
 8004a1a:	4630      	mov	r0, r6
 8004a1c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004a20:	4e2e      	ldr	r6, [pc, #184]	; (8004adc <_malloc_r+0xe4>)
 8004a22:	f000 f93b 	bl	8004c9c <__malloc_lock>
 8004a26:	6833      	ldr	r3, [r6, #0]
 8004a28:	461c      	mov	r4, r3
 8004a2a:	bb34      	cbnz	r4, 8004a7a <_malloc_r+0x82>
 8004a2c:	4629      	mov	r1, r5
 8004a2e:	4638      	mov	r0, r7
 8004a30:	f7ff ffc2 	bl	80049b8 <sbrk_aligned>
 8004a34:	1c43      	adds	r3, r0, #1
 8004a36:	4604      	mov	r4, r0
 8004a38:	d14d      	bne.n	8004ad6 <_malloc_r+0xde>
 8004a3a:	6834      	ldr	r4, [r6, #0]
 8004a3c:	4626      	mov	r6, r4
 8004a3e:	2e00      	cmp	r6, #0
 8004a40:	d140      	bne.n	8004ac4 <_malloc_r+0xcc>
 8004a42:	6823      	ldr	r3, [r4, #0]
 8004a44:	4631      	mov	r1, r6
 8004a46:	4638      	mov	r0, r7
 8004a48:	eb04 0803 	add.w	r8, r4, r3
 8004a4c:	f000 f848 	bl	8004ae0 <_sbrk_r>
 8004a50:	4580      	cmp	r8, r0
 8004a52:	d13a      	bne.n	8004aca <_malloc_r+0xd2>
 8004a54:	6821      	ldr	r1, [r4, #0]
 8004a56:	3503      	adds	r5, #3
 8004a58:	1a6d      	subs	r5, r5, r1
 8004a5a:	f025 0503 	bic.w	r5, r5, #3
 8004a5e:	3508      	adds	r5, #8
 8004a60:	2d0c      	cmp	r5, #12
 8004a62:	bf38      	it	cc
 8004a64:	250c      	movcc	r5, #12
 8004a66:	4629      	mov	r1, r5
 8004a68:	4638      	mov	r0, r7
 8004a6a:	f7ff ffa5 	bl	80049b8 <sbrk_aligned>
 8004a6e:	3001      	adds	r0, #1
 8004a70:	d02b      	beq.n	8004aca <_malloc_r+0xd2>
 8004a72:	6823      	ldr	r3, [r4, #0]
 8004a74:	442b      	add	r3, r5
 8004a76:	6023      	str	r3, [r4, #0]
 8004a78:	e00e      	b.n	8004a98 <_malloc_r+0xa0>
 8004a7a:	6822      	ldr	r2, [r4, #0]
 8004a7c:	1b52      	subs	r2, r2, r5
 8004a7e:	d41e      	bmi.n	8004abe <_malloc_r+0xc6>
 8004a80:	2a0b      	cmp	r2, #11
 8004a82:	d916      	bls.n	8004ab2 <_malloc_r+0xba>
 8004a84:	1961      	adds	r1, r4, r5
 8004a86:	42a3      	cmp	r3, r4
 8004a88:	6025      	str	r5, [r4, #0]
 8004a8a:	bf18      	it	ne
 8004a8c:	6059      	strne	r1, [r3, #4]
 8004a8e:	6863      	ldr	r3, [r4, #4]
 8004a90:	bf08      	it	eq
 8004a92:	6031      	streq	r1, [r6, #0]
 8004a94:	5162      	str	r2, [r4, r5]
 8004a96:	604b      	str	r3, [r1, #4]
 8004a98:	4638      	mov	r0, r7
 8004a9a:	f104 060b 	add.w	r6, r4, #11
 8004a9e:	f000 f903 	bl	8004ca8 <__malloc_unlock>
 8004aa2:	f026 0607 	bic.w	r6, r6, #7
 8004aa6:	1d23      	adds	r3, r4, #4
 8004aa8:	1af2      	subs	r2, r6, r3
 8004aaa:	d0b6      	beq.n	8004a1a <_malloc_r+0x22>
 8004aac:	1b9b      	subs	r3, r3, r6
 8004aae:	50a3      	str	r3, [r4, r2]
 8004ab0:	e7b3      	b.n	8004a1a <_malloc_r+0x22>
 8004ab2:	6862      	ldr	r2, [r4, #4]
 8004ab4:	42a3      	cmp	r3, r4
 8004ab6:	bf0c      	ite	eq
 8004ab8:	6032      	streq	r2, [r6, #0]
 8004aba:	605a      	strne	r2, [r3, #4]
 8004abc:	e7ec      	b.n	8004a98 <_malloc_r+0xa0>
 8004abe:	4623      	mov	r3, r4
 8004ac0:	6864      	ldr	r4, [r4, #4]
 8004ac2:	e7b2      	b.n	8004a2a <_malloc_r+0x32>
 8004ac4:	4634      	mov	r4, r6
 8004ac6:	6876      	ldr	r6, [r6, #4]
 8004ac8:	e7b9      	b.n	8004a3e <_malloc_r+0x46>
 8004aca:	230c      	movs	r3, #12
 8004acc:	603b      	str	r3, [r7, #0]
 8004ace:	4638      	mov	r0, r7
 8004ad0:	f000 f8ea 	bl	8004ca8 <__malloc_unlock>
 8004ad4:	e7a1      	b.n	8004a1a <_malloc_r+0x22>
 8004ad6:	6025      	str	r5, [r4, #0]
 8004ad8:	e7de      	b.n	8004a98 <_malloc_r+0xa0>
 8004ada:	bf00      	nop
 8004adc:	2000a2e8 	.word	0x2000a2e8

08004ae0 <_sbrk_r>:
 8004ae0:	b538      	push	{r3, r4, r5, lr}
 8004ae2:	4d06      	ldr	r5, [pc, #24]	; (8004afc <_sbrk_r+0x1c>)
 8004ae4:	2300      	movs	r3, #0
 8004ae6:	4604      	mov	r4, r0
 8004ae8:	4608      	mov	r0, r1
 8004aea:	602b      	str	r3, [r5, #0]
 8004aec:	f7fc fd20 	bl	8001530 <_sbrk>
 8004af0:	1c43      	adds	r3, r0, #1
 8004af2:	d102      	bne.n	8004afa <_sbrk_r+0x1a>
 8004af4:	682b      	ldr	r3, [r5, #0]
 8004af6:	b103      	cbz	r3, 8004afa <_sbrk_r+0x1a>
 8004af8:	6023      	str	r3, [r4, #0]
 8004afa:	bd38      	pop	{r3, r4, r5, pc}
 8004afc:	2000a2f0 	.word	0x2000a2f0

08004b00 <__sread>:
 8004b00:	b510      	push	{r4, lr}
 8004b02:	460c      	mov	r4, r1
 8004b04:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004b08:	f000 f8d4 	bl	8004cb4 <_read_r>
 8004b0c:	2800      	cmp	r0, #0
 8004b0e:	bfab      	itete	ge
 8004b10:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8004b12:	89a3      	ldrhlt	r3, [r4, #12]
 8004b14:	181b      	addge	r3, r3, r0
 8004b16:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8004b1a:	bfac      	ite	ge
 8004b1c:	6563      	strge	r3, [r4, #84]	; 0x54
 8004b1e:	81a3      	strhlt	r3, [r4, #12]
 8004b20:	bd10      	pop	{r4, pc}

08004b22 <__swrite>:
 8004b22:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004b26:	461f      	mov	r7, r3
 8004b28:	898b      	ldrh	r3, [r1, #12]
 8004b2a:	05db      	lsls	r3, r3, #23
 8004b2c:	4605      	mov	r5, r0
 8004b2e:	460c      	mov	r4, r1
 8004b30:	4616      	mov	r6, r2
 8004b32:	d505      	bpl.n	8004b40 <__swrite+0x1e>
 8004b34:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004b38:	2302      	movs	r3, #2
 8004b3a:	2200      	movs	r2, #0
 8004b3c:	f000 f89c 	bl	8004c78 <_lseek_r>
 8004b40:	89a3      	ldrh	r3, [r4, #12]
 8004b42:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004b46:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004b4a:	81a3      	strh	r3, [r4, #12]
 8004b4c:	4632      	mov	r2, r6
 8004b4e:	463b      	mov	r3, r7
 8004b50:	4628      	mov	r0, r5
 8004b52:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004b56:	f000 b84b 	b.w	8004bf0 <_write_r>

08004b5a <__sseek>:
 8004b5a:	b510      	push	{r4, lr}
 8004b5c:	460c      	mov	r4, r1
 8004b5e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004b62:	f000 f889 	bl	8004c78 <_lseek_r>
 8004b66:	1c43      	adds	r3, r0, #1
 8004b68:	89a3      	ldrh	r3, [r4, #12]
 8004b6a:	bf15      	itete	ne
 8004b6c:	6560      	strne	r0, [r4, #84]	; 0x54
 8004b6e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8004b72:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8004b76:	81a3      	strheq	r3, [r4, #12]
 8004b78:	bf18      	it	ne
 8004b7a:	81a3      	strhne	r3, [r4, #12]
 8004b7c:	bd10      	pop	{r4, pc}

08004b7e <__sclose>:
 8004b7e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004b82:	f000 b847 	b.w	8004c14 <_close_r>
	...

08004b88 <swprintf>:
 8004b88:	b40c      	push	{r2, r3}
 8004b8a:	b530      	push	{r4, r5, lr}
 8004b8c:	4b17      	ldr	r3, [pc, #92]	; (8004bec <swprintf+0x64>)
 8004b8e:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
 8004b92:	681d      	ldr	r5, [r3, #0]
 8004b94:	b09d      	sub	sp, #116	; 0x74
 8004b96:	460c      	mov	r4, r1
 8004b98:	d308      	bcc.n	8004bac <swprintf+0x24>
 8004b9a:	238b      	movs	r3, #139	; 0x8b
 8004b9c:	602b      	str	r3, [r5, #0]
 8004b9e:	f04f 30ff 	mov.w	r0, #4294967295
 8004ba2:	b01d      	add	sp, #116	; 0x74
 8004ba4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004ba8:	b002      	add	sp, #8
 8004baa:	4770      	bx	lr
 8004bac:	f44f 7302 	mov.w	r3, #520	; 0x208
 8004bb0:	f8ad 3014 	strh.w	r3, [sp, #20]
 8004bb4:	9002      	str	r0, [sp, #8]
 8004bb6:	9006      	str	r0, [sp, #24]
 8004bb8:	b1b1      	cbz	r1, 8004be8 <swprintf+0x60>
 8004bba:	1e4b      	subs	r3, r1, #1
 8004bbc:	009b      	lsls	r3, r3, #2
 8004bbe:	9304      	str	r3, [sp, #16]
 8004bc0:	9307      	str	r3, [sp, #28]
 8004bc2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8004bc6:	f8ad 3016 	strh.w	r3, [sp, #22]
 8004bca:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8004bcc:	ab21      	add	r3, sp, #132	; 0x84
 8004bce:	a902      	add	r1, sp, #8
 8004bd0:	4628      	mov	r0, r5
 8004bd2:	9301      	str	r3, [sp, #4]
 8004bd4:	f000 f8f0 	bl	8004db8 <_svfwprintf_r>
 8004bd8:	2c00      	cmp	r4, #0
 8004bda:	d0de      	beq.n	8004b9a <swprintf+0x12>
 8004bdc:	9b02      	ldr	r3, [sp, #8]
 8004bde:	2200      	movs	r2, #0
 8004be0:	42a0      	cmp	r0, r4
 8004be2:	601a      	str	r2, [r3, #0]
 8004be4:	d3dd      	bcc.n	8004ba2 <swprintf+0x1a>
 8004be6:	e7d8      	b.n	8004b9a <swprintf+0x12>
 8004be8:	460b      	mov	r3, r1
 8004bea:	e7e8      	b.n	8004bbe <swprintf+0x36>
 8004bec:	20000014 	.word	0x20000014

08004bf0 <_write_r>:
 8004bf0:	b538      	push	{r3, r4, r5, lr}
 8004bf2:	4d07      	ldr	r5, [pc, #28]	; (8004c10 <_write_r+0x20>)
 8004bf4:	4604      	mov	r4, r0
 8004bf6:	4608      	mov	r0, r1
 8004bf8:	4611      	mov	r1, r2
 8004bfa:	2200      	movs	r2, #0
 8004bfc:	602a      	str	r2, [r5, #0]
 8004bfe:	461a      	mov	r2, r3
 8004c00:	f7fc fc45 	bl	800148e <_write>
 8004c04:	1c43      	adds	r3, r0, #1
 8004c06:	d102      	bne.n	8004c0e <_write_r+0x1e>
 8004c08:	682b      	ldr	r3, [r5, #0]
 8004c0a:	b103      	cbz	r3, 8004c0e <_write_r+0x1e>
 8004c0c:	6023      	str	r3, [r4, #0]
 8004c0e:	bd38      	pop	{r3, r4, r5, pc}
 8004c10:	2000a2f0 	.word	0x2000a2f0

08004c14 <_close_r>:
 8004c14:	b538      	push	{r3, r4, r5, lr}
 8004c16:	4d06      	ldr	r5, [pc, #24]	; (8004c30 <_close_r+0x1c>)
 8004c18:	2300      	movs	r3, #0
 8004c1a:	4604      	mov	r4, r0
 8004c1c:	4608      	mov	r0, r1
 8004c1e:	602b      	str	r3, [r5, #0]
 8004c20:	f7fc fc51 	bl	80014c6 <_close>
 8004c24:	1c43      	adds	r3, r0, #1
 8004c26:	d102      	bne.n	8004c2e <_close_r+0x1a>
 8004c28:	682b      	ldr	r3, [r5, #0]
 8004c2a:	b103      	cbz	r3, 8004c2e <_close_r+0x1a>
 8004c2c:	6023      	str	r3, [r4, #0]
 8004c2e:	bd38      	pop	{r3, r4, r5, pc}
 8004c30:	2000a2f0 	.word	0x2000a2f0

08004c34 <_fstat_r>:
 8004c34:	b538      	push	{r3, r4, r5, lr}
 8004c36:	4d07      	ldr	r5, [pc, #28]	; (8004c54 <_fstat_r+0x20>)
 8004c38:	2300      	movs	r3, #0
 8004c3a:	4604      	mov	r4, r0
 8004c3c:	4608      	mov	r0, r1
 8004c3e:	4611      	mov	r1, r2
 8004c40:	602b      	str	r3, [r5, #0]
 8004c42:	f7fc fc4c 	bl	80014de <_fstat>
 8004c46:	1c43      	adds	r3, r0, #1
 8004c48:	d102      	bne.n	8004c50 <_fstat_r+0x1c>
 8004c4a:	682b      	ldr	r3, [r5, #0]
 8004c4c:	b103      	cbz	r3, 8004c50 <_fstat_r+0x1c>
 8004c4e:	6023      	str	r3, [r4, #0]
 8004c50:	bd38      	pop	{r3, r4, r5, pc}
 8004c52:	bf00      	nop
 8004c54:	2000a2f0 	.word	0x2000a2f0

08004c58 <_isatty_r>:
 8004c58:	b538      	push	{r3, r4, r5, lr}
 8004c5a:	4d06      	ldr	r5, [pc, #24]	; (8004c74 <_isatty_r+0x1c>)
 8004c5c:	2300      	movs	r3, #0
 8004c5e:	4604      	mov	r4, r0
 8004c60:	4608      	mov	r0, r1
 8004c62:	602b      	str	r3, [r5, #0]
 8004c64:	f7fc fc4b 	bl	80014fe <_isatty>
 8004c68:	1c43      	adds	r3, r0, #1
 8004c6a:	d102      	bne.n	8004c72 <_isatty_r+0x1a>
 8004c6c:	682b      	ldr	r3, [r5, #0]
 8004c6e:	b103      	cbz	r3, 8004c72 <_isatty_r+0x1a>
 8004c70:	6023      	str	r3, [r4, #0]
 8004c72:	bd38      	pop	{r3, r4, r5, pc}
 8004c74:	2000a2f0 	.word	0x2000a2f0

08004c78 <_lseek_r>:
 8004c78:	b538      	push	{r3, r4, r5, lr}
 8004c7a:	4d07      	ldr	r5, [pc, #28]	; (8004c98 <_lseek_r+0x20>)
 8004c7c:	4604      	mov	r4, r0
 8004c7e:	4608      	mov	r0, r1
 8004c80:	4611      	mov	r1, r2
 8004c82:	2200      	movs	r2, #0
 8004c84:	602a      	str	r2, [r5, #0]
 8004c86:	461a      	mov	r2, r3
 8004c88:	f7fc fc44 	bl	8001514 <_lseek>
 8004c8c:	1c43      	adds	r3, r0, #1
 8004c8e:	d102      	bne.n	8004c96 <_lseek_r+0x1e>
 8004c90:	682b      	ldr	r3, [r5, #0]
 8004c92:	b103      	cbz	r3, 8004c96 <_lseek_r+0x1e>
 8004c94:	6023      	str	r3, [r4, #0]
 8004c96:	bd38      	pop	{r3, r4, r5, pc}
 8004c98:	2000a2f0 	.word	0x2000a2f0

08004c9c <__malloc_lock>:
 8004c9c:	4801      	ldr	r0, [pc, #4]	; (8004ca4 <__malloc_lock+0x8>)
 8004c9e:	f7ff bdc2 	b.w	8004826 <__retarget_lock_acquire_recursive>
 8004ca2:	bf00      	nop
 8004ca4:	2000a2e4 	.word	0x2000a2e4

08004ca8 <__malloc_unlock>:
 8004ca8:	4801      	ldr	r0, [pc, #4]	; (8004cb0 <__malloc_unlock+0x8>)
 8004caa:	f7ff bdbd 	b.w	8004828 <__retarget_lock_release_recursive>
 8004cae:	bf00      	nop
 8004cb0:	2000a2e4 	.word	0x2000a2e4

08004cb4 <_read_r>:
 8004cb4:	b538      	push	{r3, r4, r5, lr}
 8004cb6:	4d07      	ldr	r5, [pc, #28]	; (8004cd4 <_read_r+0x20>)
 8004cb8:	4604      	mov	r4, r0
 8004cba:	4608      	mov	r0, r1
 8004cbc:	4611      	mov	r1, r2
 8004cbe:	2200      	movs	r2, #0
 8004cc0:	602a      	str	r2, [r5, #0]
 8004cc2:	461a      	mov	r2, r3
 8004cc4:	f7fc fbc6 	bl	8001454 <_read>
 8004cc8:	1c43      	adds	r3, r0, #1
 8004cca:	d102      	bne.n	8004cd2 <_read_r+0x1e>
 8004ccc:	682b      	ldr	r3, [r5, #0]
 8004cce:	b103      	cbz	r3, 8004cd2 <_read_r+0x1e>
 8004cd0:	6023      	str	r3, [r4, #0]
 8004cd2:	bd38      	pop	{r3, r4, r5, pc}
 8004cd4:	2000a2f0 	.word	0x2000a2f0

08004cd8 <wcvt>:
 8004cd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004cdc:	b085      	sub	sp, #20
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	461d      	mov	r5, r3
 8004ce2:	4614      	mov	r4, r2
 8004ce4:	bfbc      	itt	lt
 8004ce6:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8004cea:	4614      	movlt	r4, r2
 8004cec:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8004cee:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 8004cf0:	f8dd a044 	ldr.w	sl, [sp, #68]	; 0x44
 8004cf4:	f8dd b04c 	ldr.w	fp, [sp, #76]	; 0x4c
 8004cf8:	bfb6      	itet	lt
 8004cfa:	461d      	movlt	r5, r3
 8004cfc:	2300      	movge	r3, #0
 8004cfe:	232d      	movlt	r3, #45	; 0x2d
 8004d00:	6013      	str	r3, [r2, #0]
 8004d02:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8004d04:	f023 0820 	bic.w	r8, r3, #32
 8004d08:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004d0c:	d005      	beq.n	8004d1a <wcvt+0x42>
 8004d0e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8004d12:	d100      	bne.n	8004d16 <wcvt+0x3e>
 8004d14:	3601      	adds	r6, #1
 8004d16:	2102      	movs	r1, #2
 8004d18:	e000      	b.n	8004d1c <wcvt+0x44>
 8004d1a:	2103      	movs	r1, #3
 8004d1c:	ab03      	add	r3, sp, #12
 8004d1e:	9301      	str	r3, [sp, #4]
 8004d20:	ab02      	add	r3, sp, #8
 8004d22:	9300      	str	r3, [sp, #0]
 8004d24:	ec45 4b10 	vmov	d0, r4, r5
 8004d28:	4653      	mov	r3, sl
 8004d2a:	4632      	mov	r2, r6
 8004d2c:	f000 feac 	bl	8005a88 <_dtoa_r>
 8004d30:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8004d34:	4607      	mov	r7, r0
 8004d36:	d112      	bne.n	8004d5e <wcvt+0x86>
 8004d38:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004d3a:	07db      	lsls	r3, r3, #31
 8004d3c:	d40f      	bmi.n	8004d5e <wcvt+0x86>
 8004d3e:	9b03      	ldr	r3, [sp, #12]
 8004d40:	1bdb      	subs	r3, r3, r7
 8004d42:	f8cb 3000 	str.w	r3, [fp]
 8004d46:	2300      	movs	r3, #0
 8004d48:	f8db 2000 	ldr.w	r2, [fp]
 8004d4c:	429a      	cmp	r2, r3
 8004d4e:	dd02      	ble.n	8004d56 <wcvt+0x7e>
 8004d50:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8004d52:	4293      	cmp	r3, r2
 8004d54:	db2a      	blt.n	8004dac <wcvt+0xd4>
 8004d56:	9814      	ldr	r0, [sp, #80]	; 0x50
 8004d58:	b005      	add	sp, #20
 8004d5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004d5e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004d62:	eb07 0906 	add.w	r9, r7, r6
 8004d66:	d110      	bne.n	8004d8a <wcvt+0xb2>
 8004d68:	783b      	ldrb	r3, [r7, #0]
 8004d6a:	2b30      	cmp	r3, #48	; 0x30
 8004d6c:	d10a      	bne.n	8004d84 <wcvt+0xac>
 8004d6e:	2200      	movs	r2, #0
 8004d70:	2300      	movs	r3, #0
 8004d72:	4620      	mov	r0, r4
 8004d74:	4629      	mov	r1, r5
 8004d76:	f7fb fea7 	bl	8000ac8 <__aeabi_dcmpeq>
 8004d7a:	b918      	cbnz	r0, 8004d84 <wcvt+0xac>
 8004d7c:	f1c6 0601 	rsb	r6, r6, #1
 8004d80:	f8ca 6000 	str.w	r6, [sl]
 8004d84:	f8da 3000 	ldr.w	r3, [sl]
 8004d88:	4499      	add	r9, r3
 8004d8a:	2200      	movs	r2, #0
 8004d8c:	2300      	movs	r3, #0
 8004d8e:	4620      	mov	r0, r4
 8004d90:	4629      	mov	r1, r5
 8004d92:	f7fb fe99 	bl	8000ac8 <__aeabi_dcmpeq>
 8004d96:	b108      	cbz	r0, 8004d9c <wcvt+0xc4>
 8004d98:	f8cd 900c 	str.w	r9, [sp, #12]
 8004d9c:	2230      	movs	r2, #48	; 0x30
 8004d9e:	9b03      	ldr	r3, [sp, #12]
 8004da0:	454b      	cmp	r3, r9
 8004da2:	d2cc      	bcs.n	8004d3e <wcvt+0x66>
 8004da4:	1c59      	adds	r1, r3, #1
 8004da6:	9103      	str	r1, [sp, #12]
 8004da8:	701a      	strb	r2, [r3, #0]
 8004daa:	e7f8      	b.n	8004d9e <wcvt+0xc6>
 8004dac:	9914      	ldr	r1, [sp, #80]	; 0x50
 8004dae:	5cfa      	ldrb	r2, [r7, r3]
 8004db0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8004db4:	3301      	adds	r3, #1
 8004db6:	e7c7      	b.n	8004d48 <wcvt+0x70>

08004db8 <_svfwprintf_r>:
 8004db8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004dbc:	ed2d 8b04 	vpush	{d8-d9}
 8004dc0:	b0d3      	sub	sp, #332	; 0x14c
 8004dc2:	461d      	mov	r5, r3
 8004dc4:	2300      	movs	r3, #0
 8004dc6:	4689      	mov	r9, r1
 8004dc8:	9319      	str	r3, [sp, #100]	; 0x64
 8004dca:	4683      	mov	fp, r0
 8004dcc:	920b      	str	r2, [sp, #44]	; 0x2c
 8004dce:	f001 fc49 	bl	8006664 <_localeconv_r>
 8004dd2:	6803      	ldr	r3, [r0, #0]
 8004dd4:	781b      	ldrb	r3, [r3, #0]
 8004dd6:	9316      	str	r3, [sp, #88]	; 0x58
 8004dd8:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8004ddc:	061e      	lsls	r6, r3, #24
 8004dde:	d51a      	bpl.n	8004e16 <_svfwprintf_r+0x5e>
 8004de0:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8004de4:	b9bb      	cbnz	r3, 8004e16 <_svfwprintf_r+0x5e>
 8004de6:	2140      	movs	r1, #64	; 0x40
 8004de8:	4658      	mov	r0, fp
 8004dea:	f7ff fe05 	bl	80049f8 <_malloc_r>
 8004dee:	f8c9 0000 	str.w	r0, [r9]
 8004df2:	f8c9 0010 	str.w	r0, [r9, #16]
 8004df6:	b958      	cbnz	r0, 8004e10 <_svfwprintf_r+0x58>
 8004df8:	230c      	movs	r3, #12
 8004dfa:	f8cb 3000 	str.w	r3, [fp]
 8004dfe:	f04f 33ff 	mov.w	r3, #4294967295
 8004e02:	930d      	str	r3, [sp, #52]	; 0x34
 8004e04:	980d      	ldr	r0, [sp, #52]	; 0x34
 8004e06:	b053      	add	sp, #332	; 0x14c
 8004e08:	ecbd 8b04 	vpop	{d8-d9}
 8004e0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004e10:	2340      	movs	r3, #64	; 0x40
 8004e12:	f8c9 3014 	str.w	r3, [r9, #20]
 8004e16:	ed9f 7b8e 	vldr	d7, [pc, #568]	; 8005050 <_svfwprintf_r+0x298>
 8004e1a:	2300      	movs	r3, #0
 8004e1c:	930f      	str	r3, [sp, #60]	; 0x3c
 8004e1e:	9311      	str	r3, [sp, #68]	; 0x44
 8004e20:	930d      	str	r3, [sp, #52]	; 0x34
 8004e22:	eeb0 8a47 	vmov.f32	s16, s14
 8004e26:	eef0 8a67 	vmov.f32	s17, s15
 8004e2a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004e2c:	461c      	mov	r4, r3
 8004e2e:	f853 2b04 	ldr.w	r2, [r3], #4
 8004e32:	b10a      	cbz	r2, 8004e38 <_svfwprintf_r+0x80>
 8004e34:	2a25      	cmp	r2, #37	; 0x25
 8004e36:	d1f9      	bne.n	8004e2c <_svfwprintf_r+0x74>
 8004e38:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004e3a:	42a3      	cmp	r3, r4
 8004e3c:	d00d      	beq.n	8004e5a <_svfwprintf_r+0xa2>
 8004e3e:	1ae6      	subs	r6, r4, r3
 8004e40:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8004e42:	4633      	mov	r3, r6
 8004e44:	4649      	mov	r1, r9
 8004e46:	4658      	mov	r0, fp
 8004e48:	f001 ffc4 	bl	8006dd4 <__ssputs_r>
 8004e4c:	3001      	adds	r0, #1
 8004e4e:	f000 80e9 	beq.w	8005024 <_svfwprintf_r+0x26c>
 8004e52:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004e54:	eb03 03a6 	add.w	r3, r3, r6, asr #2
 8004e58:	930d      	str	r3, [sp, #52]	; 0x34
 8004e5a:	6823      	ldr	r3, [r4, #0]
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	f000 80e1 	beq.w	8005024 <_svfwprintf_r+0x26c>
 8004e62:	2100      	movs	r1, #0
 8004e64:	1d22      	adds	r2, r4, #4
 8004e66:	9115      	str	r1, [sp, #84]	; 0x54
 8004e68:	460e      	mov	r6, r1
 8004e6a:	f04f 34ff 	mov.w	r4, #4294967295
 8004e6e:	910c      	str	r1, [sp, #48]	; 0x30
 8004e70:	460f      	mov	r7, r1
 8004e72:	200a      	movs	r0, #10
 8004e74:	4613      	mov	r3, r2
 8004e76:	f853 2b04 	ldr.w	r2, [r3], #4
 8004e7a:	9209      	str	r2, [sp, #36]	; 0x24
 8004e7c:	930b      	str	r3, [sp, #44]	; 0x2c
 8004e7e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004e80:	2b39      	cmp	r3, #57	; 0x39
 8004e82:	d84c      	bhi.n	8004f1e <_svfwprintf_r+0x166>
 8004e84:	2b1f      	cmp	r3, #31
 8004e86:	d94f      	bls.n	8004f28 <_svfwprintf_r+0x170>
 8004e88:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004e8a:	3b20      	subs	r3, #32
 8004e8c:	2b19      	cmp	r3, #25
 8004e8e:	d84a      	bhi.n	8004f26 <_svfwprintf_r+0x16e>
 8004e90:	e8df f003 	tbb	[pc, r3]
 8004e94:	7049496b 	.word	0x7049496b
 8004e98:	49494949 	.word	0x49494949
 8004e9c:	6c734949 	.word	0x6c734949
 8004ea0:	497d7a49 	.word	0x497d7a49
 8004ea4:	9b9b9b98 	.word	0x9b9b9b98
 8004ea8:	9b9b9b9b 	.word	0x9b9b9b9b
 8004eac:	9b9b      	.short	0x9b9b
 8004eae:	2b33      	cmp	r3, #51	; 0x33
 8004eb0:	d839      	bhi.n	8004f26 <_svfwprintf_r+0x16e>
 8004eb2:	e8df f013 	tbh	[pc, r3, lsl #1]
 8004eb6:	00e5      	.short	0x00e5
 8004eb8:	00e50038 	.word	0x00e50038
 8004ebc:	00380038 	.word	0x00380038
 8004ec0:	00380038 	.word	0x00380038
 8004ec4:	0038009c 	.word	0x0038009c
 8004ec8:	00380038 	.word	0x00380038
 8004ecc:	00380038 	.word	0x00380038
 8004ed0:	00380038 	.word	0x00380038
 8004ed4:	00380038 	.word	0x00380038
 8004ed8:	00380038 	.word	0x00380038
 8004edc:	0038031e 	.word	0x0038031e
 8004ee0:	00380038 	.word	0x00380038
 8004ee4:	00380038 	.word	0x00380038
 8004ee8:	00380038 	.word	0x00380038
 8004eec:	00380038 	.word	0x00380038
 8004ef0:	00a50038 	.word	0x00a50038
 8004ef4:	00e500d3 	.word	0x00e500d3
 8004ef8:	00e500e5 	.word	0x00e500e5
 8004efc:	00d3009f 	.word	0x00d3009f
 8004f00:	00380038 	.word	0x00380038
 8004f04:	003800a2 	.word	0x003800a2
 8004f08:	02950284 	.word	0x02950284
 8004f0c:	00a202b3 	.word	0x00a202b3
 8004f10:	02c20038 	.word	0x02c20038
 8004f14:	03120038 	.word	0x03120038
 8004f18:	00380038 	.word	0x00380038
 8004f1c:	0042      	.short	0x0042
 8004f1e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004f20:	3b45      	subs	r3, #69	; 0x45
 8004f22:	2b33      	cmp	r3, #51	; 0x33
 8004f24:	d9c3      	bls.n	8004eae <_svfwprintf_r+0xf6>
 8004f26:	b111      	cbz	r1, 8004f2e <_svfwprintf_r+0x176>
 8004f28:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d07a      	beq.n	8005024 <_svfwprintf_r+0x26c>
 8004f2e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004f30:	932a      	str	r3, [sp, #168]	; 0xa8
 8004f32:	2000      	movs	r0, #0
 8004f34:	9015      	str	r0, [sp, #84]	; 0x54
 8004f36:	950a      	str	r5, [sp, #40]	; 0x28
 8004f38:	e081      	b.n	800503e <_svfwprintf_r+0x286>
 8004f3a:	b101      	cbz	r1, 8004f3e <_svfwprintf_r+0x186>
 8004f3c:	9615      	str	r6, [sp, #84]	; 0x54
 8004f3e:	4b46      	ldr	r3, [pc, #280]	; (8005058 <_svfwprintf_r+0x2a0>)
 8004f40:	930f      	str	r3, [sp, #60]	; 0x3c
 8004f42:	462a      	mov	r2, r5
 8004f44:	06f8      	lsls	r0, r7, #27
 8004f46:	f852 3b04 	ldr.w	r3, [r2], #4
 8004f4a:	920a      	str	r2, [sp, #40]	; 0x28
 8004f4c:	d402      	bmi.n	8004f54 <_svfwprintf_r+0x19c>
 8004f4e:	0679      	lsls	r1, r7, #25
 8004f50:	bf48      	it	mi
 8004f52:	b29b      	uxthmi	r3, r3
 8004f54:	07fa      	lsls	r2, r7, #31
 8004f56:	d506      	bpl.n	8004f66 <_svfwprintf_r+0x1ae>
 8004f58:	b12b      	cbz	r3, 8004f66 <_svfwprintf_r+0x1ae>
 8004f5a:	2230      	movs	r2, #48	; 0x30
 8004f5c:	921a      	str	r2, [sp, #104]	; 0x68
 8004f5e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004f60:	921b      	str	r2, [sp, #108]	; 0x6c
 8004f62:	f047 0702 	orr.w	r7, r7, #2
 8004f66:	2202      	movs	r2, #2
 8004f68:	e242      	b.n	80053f0 <_svfwprintf_r+0x638>
 8004f6a:	b90e      	cbnz	r6, 8004f70 <_svfwprintf_r+0x1b8>
 8004f6c:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8004f6e:	2101      	movs	r1, #1
 8004f70:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8004f72:	e77f      	b.n	8004e74 <_svfwprintf_r+0xbc>
 8004f74:	f047 0701 	orr.w	r7, r7, #1
 8004f78:	e7fa      	b.n	8004f70 <_svfwprintf_r+0x1b8>
 8004f7a:	f855 3b04 	ldr.w	r3, [r5], #4
 8004f7e:	930c      	str	r3, [sp, #48]	; 0x30
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	daf5      	bge.n	8004f70 <_svfwprintf_r+0x1b8>
 8004f84:	425b      	negs	r3, r3
 8004f86:	930c      	str	r3, [sp, #48]	; 0x30
 8004f88:	f047 0704 	orr.w	r7, r7, #4
 8004f8c:	e7f0      	b.n	8004f70 <_svfwprintf_r+0x1b8>
 8004f8e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8004f90:	f852 3b04 	ldr.w	r3, [r2], #4
 8004f94:	9309      	str	r3, [sp, #36]	; 0x24
 8004f96:	2b2a      	cmp	r3, #42	; 0x2a
 8004f98:	d112      	bne.n	8004fc0 <_svfwprintf_r+0x208>
 8004f9a:	f855 4b04 	ldr.w	r4, [r5], #4
 8004f9e:	920b      	str	r2, [sp, #44]	; 0x2c
 8004fa0:	ea44 74e4 	orr.w	r4, r4, r4, asr #31
 8004fa4:	e7e4      	b.n	8004f70 <_svfwprintf_r+0x1b8>
 8004fa6:	fb00 3404 	mla	r4, r0, r4, r3
 8004faa:	f852 3b04 	ldr.w	r3, [r2], #4
 8004fae:	9309      	str	r3, [sp, #36]	; 0x24
 8004fb0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004fb2:	3b30      	subs	r3, #48	; 0x30
 8004fb4:	2b09      	cmp	r3, #9
 8004fb6:	d9f6      	bls.n	8004fa6 <_svfwprintf_r+0x1ee>
 8004fb8:	ea44 74e4 	orr.w	r4, r4, r4, asr #31
 8004fbc:	920b      	str	r2, [sp, #44]	; 0x2c
 8004fbe:	e75e      	b.n	8004e7e <_svfwprintf_r+0xc6>
 8004fc0:	2400      	movs	r4, #0
 8004fc2:	e7f5      	b.n	8004fb0 <_svfwprintf_r+0x1f8>
 8004fc4:	f047 0780 	orr.w	r7, r7, #128	; 0x80
 8004fc8:	e7d2      	b.n	8004f70 <_svfwprintf_r+0x1b8>
 8004fca:	2300      	movs	r3, #0
 8004fcc:	930c      	str	r3, [sp, #48]	; 0x30
 8004fce:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004fd0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004fd2:	fb00 3302 	mla	r3, r0, r2, r3
 8004fd6:	3b30      	subs	r3, #48	; 0x30
 8004fd8:	930c      	str	r3, [sp, #48]	; 0x30
 8004fda:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004fdc:	f853 2b04 	ldr.w	r2, [r3], #4
 8004fe0:	930b      	str	r3, [sp, #44]	; 0x2c
 8004fe2:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8004fe6:	2b09      	cmp	r3, #9
 8004fe8:	9209      	str	r2, [sp, #36]	; 0x24
 8004fea:	d9f0      	bls.n	8004fce <_svfwprintf_r+0x216>
 8004fec:	e747      	b.n	8004e7e <_svfwprintf_r+0xc6>
 8004fee:	f047 0708 	orr.w	r7, r7, #8
 8004ff2:	e7bd      	b.n	8004f70 <_svfwprintf_r+0x1b8>
 8004ff4:	f047 0740 	orr.w	r7, r7, #64	; 0x40
 8004ff8:	e7ba      	b.n	8004f70 <_svfwprintf_r+0x1b8>
 8004ffa:	f047 0710 	orr.w	r7, r7, #16
 8004ffe:	e7b7      	b.n	8004f70 <_svfwprintf_r+0x1b8>
 8005000:	b101      	cbz	r1, 8005004 <_svfwprintf_r+0x24c>
 8005002:	9615      	str	r6, [sp, #84]	; 0x54
 8005004:	462b      	mov	r3, r5
 8005006:	06fd      	lsls	r5, r7, #27
 8005008:	f853 0b04 	ldr.w	r0, [r3], #4
 800500c:	930a      	str	r3, [sp, #40]	; 0x28
 800500e:	d412      	bmi.n	8005036 <_svfwprintf_r+0x27e>
 8005010:	f000 fc64 	bl	80058dc <btowc>
 8005014:	1c44      	adds	r4, r0, #1
 8005016:	d10e      	bne.n	8005036 <_svfwprintf_r+0x27e>
 8005018:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 800501c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005020:	f8a9 300c 	strh.w	r3, [r9, #12]
 8005024:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8005028:	f013 0f40 	tst.w	r3, #64	; 0x40
 800502c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800502e:	bf18      	it	ne
 8005030:	f04f 33ff 	movne.w	r3, #4294967295
 8005034:	e6e5      	b.n	8004e02 <_svfwprintf_r+0x4a>
 8005036:	902a      	str	r0, [sp, #168]	; 0xa8
 8005038:	2000      	movs	r0, #0
 800503a:	902b      	str	r0, [sp, #172]	; 0xac
 800503c:	9015      	str	r0, [sp, #84]	; 0x54
 800503e:	4680      	mov	r8, r0
 8005040:	2401      	movs	r4, #1
 8005042:	4606      	mov	r6, r0
 8005044:	4605      	mov	r5, r0
 8005046:	f10d 0aa8 	add.w	sl, sp, #168	; 0xa8
 800504a:	e104      	b.n	8005256 <_svfwprintf_r+0x49e>
 800504c:	f3af 8000 	nop.w
	...
 8005058:	0800aa20 	.word	0x0800aa20
 800505c:	b101      	cbz	r1, 8005060 <_svfwprintf_r+0x2a8>
 800505e:	9615      	str	r6, [sp, #84]	; 0x54
 8005060:	462a      	mov	r2, r5
 8005062:	06f9      	lsls	r1, r7, #27
 8005064:	f852 3b04 	ldr.w	r3, [r2], #4
 8005068:	920a      	str	r2, [sp, #40]	; 0x28
 800506a:	d402      	bmi.n	8005072 <_svfwprintf_r+0x2ba>
 800506c:	067a      	lsls	r2, r7, #25
 800506e:	bf48      	it	mi
 8005070:	b21b      	sxthmi	r3, r3
 8005072:	2b00      	cmp	r3, #0
 8005074:	da02      	bge.n	800507c <_svfwprintf_r+0x2c4>
 8005076:	222d      	movs	r2, #45	; 0x2d
 8005078:	425b      	negs	r3, r3
 800507a:	9215      	str	r2, [sp, #84]	; 0x54
 800507c:	2201      	movs	r2, #1
 800507e:	e1b9      	b.n	80053f4 <_svfwprintf_r+0x63c>
 8005080:	b101      	cbz	r1, 8005084 <_svfwprintf_r+0x2cc>
 8005082:	9615      	str	r6, [sp, #84]	; 0x54
 8005084:	3507      	adds	r5, #7
 8005086:	f025 0307 	bic.w	r3, r5, #7
 800508a:	ecb3 7b02 	vldmia	r3!, {d7}
 800508e:	930a      	str	r3, [sp, #40]	; 0x28
 8005090:	eeb0 8a47 	vmov.f32	s16, s14
 8005094:	eef0 8a67 	vmov.f32	s17, s15
 8005098:	ee18 3a90 	vmov	r3, s17
 800509c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80050a0:	ee09 3a90 	vmov	s19, r3
 80050a4:	eeb0 9a47 	vmov.f32	s18, s14
 80050a8:	4ba6      	ldr	r3, [pc, #664]	; (8005344 <_svfwprintf_r+0x58c>)
 80050aa:	ec51 0b19 	vmov	r0, r1, d9
 80050ae:	f04f 32ff 	mov.w	r2, #4294967295
 80050b2:	f7fb fd3b 	bl	8000b2c <__aeabi_dcmpun>
 80050b6:	b9f0      	cbnz	r0, 80050f6 <_svfwprintf_r+0x33e>
 80050b8:	4ba2      	ldr	r3, [pc, #648]	; (8005344 <_svfwprintf_r+0x58c>)
 80050ba:	ec51 0b19 	vmov	r0, r1, d9
 80050be:	f04f 32ff 	mov.w	r2, #4294967295
 80050c2:	f7fb fd15 	bl	8000af0 <__aeabi_dcmple>
 80050c6:	b9b0      	cbnz	r0, 80050f6 <_svfwprintf_r+0x33e>
 80050c8:	ec51 0b18 	vmov	r0, r1, d8
 80050cc:	2200      	movs	r2, #0
 80050ce:	2300      	movs	r3, #0
 80050d0:	f7fb fd04 	bl	8000adc <__aeabi_dcmplt>
 80050d4:	b108      	cbz	r0, 80050da <_svfwprintf_r+0x322>
 80050d6:	232d      	movs	r3, #45	; 0x2d
 80050d8:	9315      	str	r3, [sp, #84]	; 0x54
 80050da:	4b9b      	ldr	r3, [pc, #620]	; (8005348 <_svfwprintf_r+0x590>)
 80050dc:	489b      	ldr	r0, [pc, #620]	; (800534c <_svfwprintf_r+0x594>)
 80050de:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80050e0:	f027 0780 	bic.w	r7, r7, #128	; 0x80
 80050e4:	2a47      	cmp	r2, #71	; 0x47
 80050e6:	bf94      	ite	ls
 80050e8:	469a      	movls	sl, r3
 80050ea:	4682      	movhi	sl, r0
 80050ec:	f04f 0800 	mov.w	r8, #0
 80050f0:	2403      	movs	r4, #3
 80050f2:	4646      	mov	r6, r8
 80050f4:	e3d4      	b.n	80058a0 <_svfwprintf_r+0xae8>
 80050f6:	ec53 2b18 	vmov	r2, r3, d8
 80050fa:	ec51 0b18 	vmov	r0, r1, d8
 80050fe:	f7fb fd15 	bl	8000b2c <__aeabi_dcmpun>
 8005102:	b140      	cbz	r0, 8005116 <_svfwprintf_r+0x35e>
 8005104:	ee18 3a90 	vmov	r3, s17
 8005108:	2b00      	cmp	r3, #0
 800510a:	bfbc      	itt	lt
 800510c:	232d      	movlt	r3, #45	; 0x2d
 800510e:	9315      	strlt	r3, [sp, #84]	; 0x54
 8005110:	488f      	ldr	r0, [pc, #572]	; (8005350 <_svfwprintf_r+0x598>)
 8005112:	4b90      	ldr	r3, [pc, #576]	; (8005354 <_svfwprintf_r+0x59c>)
 8005114:	e7e3      	b.n	80050de <_svfwprintf_r+0x326>
 8005116:	1c63      	adds	r3, r4, #1
 8005118:	f000 810f 	beq.w	800533a <_svfwprintf_r+0x582>
 800511c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800511e:	f023 0320 	bic.w	r3, r3, #32
 8005122:	2b47      	cmp	r3, #71	; 0x47
 8005124:	d102      	bne.n	800512c <_svfwprintf_r+0x374>
 8005126:	2c00      	cmp	r4, #0
 8005128:	bf08      	it	eq
 800512a:	2401      	moveq	r4, #1
 800512c:	f447 7380 	orr.w	r3, r7, #256	; 0x100
 8005130:	930e      	str	r3, [sp, #56]	; 0x38
 8005132:	2328      	movs	r3, #40	; 0x28
 8005134:	9307      	str	r3, [sp, #28]
 8005136:	ab19      	add	r3, sp, #100	; 0x64
 8005138:	9305      	str	r3, [sp, #20]
 800513a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800513c:	9304      	str	r3, [sp, #16]
 800513e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005140:	f10d 08a8 	add.w	r8, sp, #168	; 0xa8
 8005144:	ae18      	add	r6, sp, #96	; 0x60
 8005146:	ad17      	add	r5, sp, #92	; 0x5c
 8005148:	e9cd 4300 	strd	r4, r3, [sp]
 800514c:	f8cd 8018 	str.w	r8, [sp, #24]
 8005150:	ec53 2b18 	vmov	r2, r3, d8
 8005154:	9603      	str	r6, [sp, #12]
 8005156:	9502      	str	r5, [sp, #8]
 8005158:	4658      	mov	r0, fp
 800515a:	f7ff fdbd 	bl	8004cd8 <wcvt>
 800515e:	4540      	cmp	r0, r8
 8005160:	4682      	mov	sl, r0
 8005162:	f040 80ec 	bne.w	800533e <_svfwprintf_r+0x586>
 8005166:	9919      	ldr	r1, [sp, #100]	; 0x64
 8005168:	2928      	cmp	r1, #40	; 0x28
 800516a:	f340 80e8 	ble.w	800533e <_svfwprintf_r+0x586>
 800516e:	0089      	lsls	r1, r1, #2
 8005170:	4658      	mov	r0, fp
 8005172:	f7ff fc41 	bl	80049f8 <_malloc_r>
 8005176:	4680      	mov	r8, r0
 8005178:	2800      	cmp	r0, #0
 800517a:	f43f af4d 	beq.w	8005018 <_svfwprintf_r+0x260>
 800517e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8005180:	9502      	str	r5, [sp, #8]
 8005182:	e9cd 0306 	strd	r0, r3, [sp, #24]
 8005186:	ab19      	add	r3, sp, #100	; 0x64
 8005188:	9305      	str	r3, [sp, #20]
 800518a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800518c:	e9cd 6303 	strd	r6, r3, [sp, #12]
 8005190:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005192:	4658      	mov	r0, fp
 8005194:	e9cd 4300 	strd	r4, r3, [sp]
 8005198:	ec53 2b18 	vmov	r2, r3, d8
 800519c:	f7ff fd9c 	bl	8004cd8 <wcvt>
 80051a0:	4682      	mov	sl, r0
 80051a2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80051a4:	9d18      	ldr	r5, [sp, #96]	; 0x60
 80051a6:	f023 0320 	bic.w	r3, r3, #32
 80051aa:	2b47      	cmp	r3, #71	; 0x47
 80051ac:	f040 80d6 	bne.w	800535c <_svfwprintf_r+0x5a4>
 80051b0:	1cee      	adds	r6, r5, #3
 80051b2:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80051b4:	db02      	blt.n	80051bc <_svfwprintf_r+0x404>
 80051b6:	42ac      	cmp	r4, r5
 80051b8:	f280 80ec 	bge.w	8005394 <_svfwprintf_r+0x5dc>
 80051bc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80051be:	3b02      	subs	r3, #2
 80051c0:	9309      	str	r3, [sp, #36]	; 0x24
 80051c2:	1e6b      	subs	r3, r5, #1
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80051c8:	9318      	str	r3, [sp, #96]	; 0x60
 80051ca:	bfb8      	it	lt
 80051cc:	f1c5 0301 	rsblt	r3, r5, #1
 80051d0:	921c      	str	r2, [sp, #112]	; 0x70
 80051d2:	bfb4      	ite	lt
 80051d4:	222d      	movlt	r2, #45	; 0x2d
 80051d6:	222b      	movge	r2, #43	; 0x2b
 80051d8:	2b09      	cmp	r3, #9
 80051da:	921d      	str	r2, [sp, #116]	; 0x74
 80051dc:	f340 80d1 	ble.w	8005382 <_svfwprintf_r+0x5ca>
 80051e0:	a82a      	add	r0, sp, #168	; 0xa8
 80051e2:	250a      	movs	r5, #10
 80051e4:	4602      	mov	r2, r0
 80051e6:	fb93 f4f5 	sdiv	r4, r3, r5
 80051ea:	fb05 3114 	mls	r1, r5, r4, r3
 80051ee:	3130      	adds	r1, #48	; 0x30
 80051f0:	f842 1c04 	str.w	r1, [r2, #-4]
 80051f4:	4619      	mov	r1, r3
 80051f6:	2963      	cmp	r1, #99	; 0x63
 80051f8:	f1a0 0004 	sub.w	r0, r0, #4
 80051fc:	4623      	mov	r3, r4
 80051fe:	dcf1      	bgt.n	80051e4 <_svfwprintf_r+0x42c>
 8005200:	3330      	adds	r3, #48	; 0x30
 8005202:	f840 3c04 	str.w	r3, [r0, #-4]
 8005206:	f1a2 0108 	sub.w	r1, r2, #8
 800520a:	a81e      	add	r0, sp, #120	; 0x78
 800520c:	ab2a      	add	r3, sp, #168	; 0xa8
 800520e:	4299      	cmp	r1, r3
 8005210:	f0c0 80b2 	bcc.w	8005378 <_svfwprintf_r+0x5c0>
 8005214:	f10d 04b3 	add.w	r4, sp, #179	; 0xb3
 8005218:	1aa4      	subs	r4, r4, r2
 800521a:	f024 0403 	bic.w	r4, r4, #3
 800521e:	3a0b      	subs	r2, #11
 8005220:	4293      	cmp	r3, r2
 8005222:	bf38      	it	cc
 8005224:	2400      	movcc	r4, #0
 8005226:	ab1e      	add	r3, sp, #120	; 0x78
 8005228:	441c      	add	r4, r3
 800522a:	a81c      	add	r0, sp, #112	; 0x70
 800522c:	1a24      	subs	r4, r4, r0
 800522e:	10a3      	asrs	r3, r4, #2
 8005230:	9311      	str	r3, [sp, #68]	; 0x44
 8005232:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8005234:	2b01      	cmp	r3, #1
 8005236:	eb03 04a4 	add.w	r4, r3, r4, asr #2
 800523a:	dc02      	bgt.n	8005242 <_svfwprintf_r+0x48a>
 800523c:	f017 0501 	ands.w	r5, r7, #1
 8005240:	d001      	beq.n	8005246 <_svfwprintf_r+0x48e>
 8005242:	3401      	adds	r4, #1
 8005244:	2500      	movs	r5, #0
 8005246:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 8005248:	2e00      	cmp	r6, #0
 800524a:	f000 817e 	beq.w	800554a <_svfwprintf_r+0x792>
 800524e:	232d      	movs	r3, #45	; 0x2d
 8005250:	9f0e      	ldr	r7, [sp, #56]	; 0x38
 8005252:	9315      	str	r3, [sp, #84]	; 0x54
 8005254:	2600      	movs	r6, #0
 8005256:	42a6      	cmp	r6, r4
 8005258:	4633      	mov	r3, r6
 800525a:	bfb8      	it	lt
 800525c:	4623      	movlt	r3, r4
 800525e:	930e      	str	r3, [sp, #56]	; 0x38
 8005260:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8005262:	b113      	cbz	r3, 800526a <_svfwprintf_r+0x4b2>
 8005264:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005266:	3301      	adds	r3, #1
 8005268:	930e      	str	r3, [sp, #56]	; 0x38
 800526a:	f017 0302 	ands.w	r3, r7, #2
 800526e:	9312      	str	r3, [sp, #72]	; 0x48
 8005270:	bf1e      	ittt	ne
 8005272:	9b0e      	ldrne	r3, [sp, #56]	; 0x38
 8005274:	3302      	addne	r3, #2
 8005276:	930e      	strne	r3, [sp, #56]	; 0x38
 8005278:	f017 0384 	ands.w	r3, r7, #132	; 0x84
 800527c:	9313      	str	r3, [sp, #76]	; 0x4c
 800527e:	f000 8166 	beq.w	800554e <_svfwprintf_r+0x796>
 8005282:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8005284:	b143      	cbz	r3, 8005298 <_svfwprintf_r+0x4e0>
 8005286:	2304      	movs	r3, #4
 8005288:	aa15      	add	r2, sp, #84	; 0x54
 800528a:	4649      	mov	r1, r9
 800528c:	4658      	mov	r0, fp
 800528e:	f001 fda1 	bl	8006dd4 <__ssputs_r>
 8005292:	3001      	adds	r0, #1
 8005294:	f000 816e 	beq.w	8005574 <_svfwprintf_r+0x7bc>
 8005298:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800529a:	b143      	cbz	r3, 80052ae <_svfwprintf_r+0x4f6>
 800529c:	2308      	movs	r3, #8
 800529e:	aa1a      	add	r2, sp, #104	; 0x68
 80052a0:	4649      	mov	r1, r9
 80052a2:	4658      	mov	r0, fp
 80052a4:	f001 fd96 	bl	8006dd4 <__ssputs_r>
 80052a8:	3001      	adds	r0, #1
 80052aa:	f000 8163 	beq.w	8005574 <_svfwprintf_r+0x7bc>
 80052ae:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80052b0:	2b80      	cmp	r3, #128	; 0x80
 80052b2:	d113      	bne.n	80052dc <_svfwprintf_r+0x524>
 80052b4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80052b6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80052b8:	1a9b      	subs	r3, r3, r2
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	9310      	str	r3, [sp, #64]	; 0x40
 80052be:	dd0d      	ble.n	80052dc <_svfwprintf_r+0x524>
 80052c0:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80052c2:	4a25      	ldr	r2, [pc, #148]	; (8005358 <_svfwprintf_r+0x5a0>)
 80052c4:	2b10      	cmp	r3, #16
 80052c6:	f300 816a 	bgt.w	800559e <_svfwprintf_r+0x7e6>
 80052ca:	4a23      	ldr	r2, [pc, #140]	; (8005358 <_svfwprintf_r+0x5a0>)
 80052cc:	009b      	lsls	r3, r3, #2
 80052ce:	4649      	mov	r1, r9
 80052d0:	4658      	mov	r0, fp
 80052d2:	f001 fd7f 	bl	8006dd4 <__ssputs_r>
 80052d6:	3001      	adds	r0, #1
 80052d8:	f000 814c 	beq.w	8005574 <_svfwprintf_r+0x7bc>
 80052dc:	1b36      	subs	r6, r6, r4
 80052de:	2e00      	cmp	r6, #0
 80052e0:	dd0c      	ble.n	80052fc <_svfwprintf_r+0x544>
 80052e2:	2e10      	cmp	r6, #16
 80052e4:	4a1c      	ldr	r2, [pc, #112]	; (8005358 <_svfwprintf_r+0x5a0>)
 80052e6:	f300 8165 	bgt.w	80055b4 <_svfwprintf_r+0x7fc>
 80052ea:	4a1b      	ldr	r2, [pc, #108]	; (8005358 <_svfwprintf_r+0x5a0>)
 80052ec:	00b3      	lsls	r3, r6, #2
 80052ee:	4649      	mov	r1, r9
 80052f0:	4658      	mov	r0, fp
 80052f2:	f001 fd6f 	bl	8006dd4 <__ssputs_r>
 80052f6:	3001      	adds	r0, #1
 80052f8:	f000 813c 	beq.w	8005574 <_svfwprintf_r+0x7bc>
 80052fc:	05f9      	lsls	r1, r7, #23
 80052fe:	f100 8162 	bmi.w	80055c6 <_svfwprintf_r+0x80e>
 8005302:	00a3      	lsls	r3, r4, #2
 8005304:	4652      	mov	r2, sl
 8005306:	4649      	mov	r1, r9
 8005308:	4658      	mov	r0, fp
 800530a:	f001 fd63 	bl	8006dd4 <__ssputs_r>
 800530e:	3001      	adds	r0, #1
 8005310:	f000 8130 	beq.w	8005574 <_svfwprintf_r+0x7bc>
 8005314:	077a      	lsls	r2, r7, #29
 8005316:	f100 8281 	bmi.w	800581c <_svfwprintf_r+0xa64>
 800531a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800531e:	990e      	ldr	r1, [sp, #56]	; 0x38
 8005320:	428a      	cmp	r2, r1
 8005322:	bfac      	ite	ge
 8005324:	189b      	addge	r3, r3, r2
 8005326:	185b      	addlt	r3, r3, r1
 8005328:	930d      	str	r3, [sp, #52]	; 0x34
 800532a:	f1b8 0f00 	cmp.w	r8, #0
 800532e:	d055      	beq.n	80053dc <_svfwprintf_r+0x624>
 8005330:	4641      	mov	r1, r8
 8005332:	4658      	mov	r0, fp
 8005334:	f7ff faf4 	bl	8004920 <_free_r>
 8005338:	e050      	b.n	80053dc <_svfwprintf_r+0x624>
 800533a:	2406      	movs	r4, #6
 800533c:	e6f6      	b.n	800512c <_svfwprintf_r+0x374>
 800533e:	f04f 0800 	mov.w	r8, #0
 8005342:	e72e      	b.n	80051a2 <_svfwprintf_r+0x3ea>
 8005344:	7fefffff 	.word	0x7fefffff
 8005348:	0800a99c 	.word	0x0800a99c
 800534c:	0800a9ac 	.word	0x0800a9ac
 8005350:	0800a9cc 	.word	0x0800a9cc
 8005354:	0800a9bc 	.word	0x0800a9bc
 8005358:	0800aaac 	.word	0x0800aaac
 800535c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800535e:	2b66      	cmp	r3, #102	; 0x66
 8005360:	f47f af2f 	bne.w	80051c2 <_svfwprintf_r+0x40a>
 8005364:	f007 0301 	and.w	r3, r7, #1
 8005368:	2d00      	cmp	r5, #0
 800536a:	ea43 0304 	orr.w	r3, r3, r4
 800536e:	dd0e      	ble.n	800538e <_svfwprintf_r+0x5d6>
 8005370:	b1fb      	cbz	r3, 80053b2 <_svfwprintf_r+0x5fa>
 8005372:	3401      	adds	r4, #1
 8005374:	442c      	add	r4, r5
 8005376:	e766      	b.n	8005246 <_svfwprintf_r+0x48e>
 8005378:	f851 4b04 	ldr.w	r4, [r1], #4
 800537c:	f840 4b04 	str.w	r4, [r0], #4
 8005380:	e745      	b.n	800520e <_svfwprintf_r+0x456>
 8005382:	2230      	movs	r2, #48	; 0x30
 8005384:	4413      	add	r3, r2
 8005386:	921e      	str	r2, [sp, #120]	; 0x78
 8005388:	931f      	str	r3, [sp, #124]	; 0x7c
 800538a:	ac20      	add	r4, sp, #128	; 0x80
 800538c:	e74d      	b.n	800522a <_svfwprintf_r+0x472>
 800538e:	b193      	cbz	r3, 80053b6 <_svfwprintf_r+0x5fe>
 8005390:	3402      	adds	r4, #2
 8005392:	e758      	b.n	8005246 <_svfwprintf_r+0x48e>
 8005394:	42ab      	cmp	r3, r5
 8005396:	dc05      	bgt.n	80053a4 <_svfwprintf_r+0x5ec>
 8005398:	07fc      	lsls	r4, r7, #31
 800539a:	d50e      	bpl.n	80053ba <_svfwprintf_r+0x602>
 800539c:	1c6c      	adds	r4, r5, #1
 800539e:	2367      	movs	r3, #103	; 0x67
 80053a0:	9309      	str	r3, [sp, #36]	; 0x24
 80053a2:	e750      	b.n	8005246 <_svfwprintf_r+0x48e>
 80053a4:	2d00      	cmp	r5, #0
 80053a6:	bfd4      	ite	le
 80053a8:	f1c5 0402 	rsble	r4, r5, #2
 80053ac:	2401      	movgt	r4, #1
 80053ae:	441c      	add	r4, r3
 80053b0:	e7f5      	b.n	800539e <_svfwprintf_r+0x5e6>
 80053b2:	462c      	mov	r4, r5
 80053b4:	e747      	b.n	8005246 <_svfwprintf_r+0x48e>
 80053b6:	2401      	movs	r4, #1
 80053b8:	e745      	b.n	8005246 <_svfwprintf_r+0x48e>
 80053ba:	462c      	mov	r4, r5
 80053bc:	e7ef      	b.n	800539e <_svfwprintf_r+0x5e6>
 80053be:	b101      	cbz	r1, 80053c2 <_svfwprintf_r+0x60a>
 80053c0:	9615      	str	r6, [sp, #84]	; 0x54
 80053c2:	1d2b      	adds	r3, r5, #4
 80053c4:	06f8      	lsls	r0, r7, #27
 80053c6:	930a      	str	r3, [sp, #40]	; 0x28
 80053c8:	d503      	bpl.n	80053d2 <_svfwprintf_r+0x61a>
 80053ca:	682b      	ldr	r3, [r5, #0]
 80053cc:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80053ce:	601a      	str	r2, [r3, #0]
 80053d0:	e004      	b.n	80053dc <_svfwprintf_r+0x624>
 80053d2:	0679      	lsls	r1, r7, #25
 80053d4:	d5f9      	bpl.n	80053ca <_svfwprintf_r+0x612>
 80053d6:	682b      	ldr	r3, [r5, #0]
 80053d8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80053da:	801a      	strh	r2, [r3, #0]
 80053dc:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 80053de:	e524      	b.n	8004e2a <_svfwprintf_r+0x72>
 80053e0:	462a      	mov	r2, r5
 80053e2:	f017 0110 	ands.w	r1, r7, #16
 80053e6:	f852 3b04 	ldr.w	r3, [r2], #4
 80053ea:	920a      	str	r2, [sp, #40]	; 0x28
 80053ec:	d011      	beq.n	8005412 <_svfwprintf_r+0x65a>
 80053ee:	2200      	movs	r2, #0
 80053f0:	2100      	movs	r1, #0
 80053f2:	9115      	str	r1, [sp, #84]	; 0x54
 80053f4:	1c66      	adds	r6, r4, #1
 80053f6:	f000 822e 	beq.w	8005856 <_svfwprintf_r+0xa9e>
 80053fa:	f027 0180 	bic.w	r1, r7, #128	; 0x80
 80053fe:	2b00      	cmp	r3, #0
 8005400:	f040 822d 	bne.w	800585e <_svfwprintf_r+0xaa6>
 8005404:	2c00      	cmp	r4, #0
 8005406:	f000 8098 	beq.w	800553a <_svfwprintf_r+0x782>
 800540a:	2a01      	cmp	r2, #1
 800540c:	f040 822a 	bne.w	8005864 <_svfwprintf_r+0xaac>
 8005410:	e075      	b.n	80054fe <_svfwprintf_r+0x746>
 8005412:	f017 0240 	ands.w	r2, r7, #64	; 0x40
 8005416:	d0eb      	beq.n	80053f0 <_svfwprintf_r+0x638>
 8005418:	b29b      	uxth	r3, r3
 800541a:	e7e8      	b.n	80053ee <_svfwprintf_r+0x636>
 800541c:	462a      	mov	r2, r5
 800541e:	2178      	movs	r1, #120	; 0x78
 8005420:	f852 3b04 	ldr.w	r3, [r2], #4
 8005424:	920a      	str	r2, [sp, #40]	; 0x28
 8005426:	2230      	movs	r2, #48	; 0x30
 8005428:	e9cd 211a 	strd	r2, r1, [sp, #104]	; 0x68
 800542c:	4a9e      	ldr	r2, [pc, #632]	; (80056a8 <_svfwprintf_r+0x8f0>)
 800542e:	920f      	str	r2, [sp, #60]	; 0x3c
 8005430:	f047 0702 	orr.w	r7, r7, #2
 8005434:	2202      	movs	r2, #2
 8005436:	9109      	str	r1, [sp, #36]	; 0x24
 8005438:	e7da      	b.n	80053f0 <_svfwprintf_r+0x638>
 800543a:	462b      	mov	r3, r5
 800543c:	2600      	movs	r6, #0
 800543e:	f853 ab04 	ldr.w	sl, [r3], #4
 8005442:	930a      	str	r3, [sp, #40]	; 0x28
 8005444:	f017 0510 	ands.w	r5, r7, #16
 8005448:	9615      	str	r6, [sp, #84]	; 0x54
 800544a:	d12d      	bne.n	80054a8 <_svfwprintf_r+0x6f0>
 800544c:	1c62      	adds	r2, r4, #1
 800544e:	d014      	beq.n	800547a <_svfwprintf_r+0x6c2>
 8005450:	4622      	mov	r2, r4
 8005452:	4629      	mov	r1, r5
 8005454:	4650      	mov	r0, sl
 8005456:	4626      	mov	r6, r4
 8005458:	f7fa feba 	bl	80001d0 <memchr>
 800545c:	b108      	cbz	r0, 8005462 <_svfwprintf_r+0x6aa>
 800545e:	eba0 060a 	sub.w	r6, r0, sl
 8005462:	2e27      	cmp	r6, #39	; 0x27
 8005464:	d90e      	bls.n	8005484 <_svfwprintf_r+0x6cc>
 8005466:	1c71      	adds	r1, r6, #1
 8005468:	0089      	lsls	r1, r1, #2
 800546a:	4658      	mov	r0, fp
 800546c:	f7ff fac4 	bl	80049f8 <_malloc_r>
 8005470:	2800      	cmp	r0, #0
 8005472:	f43f add1 	beq.w	8005018 <_svfwprintf_r+0x260>
 8005476:	4680      	mov	r8, r0
 8005478:	e007      	b.n	800548a <_svfwprintf_r+0x6d2>
 800547a:	4650      	mov	r0, sl
 800547c:	f7fa fef8 	bl	8000270 <strlen>
 8005480:	4606      	mov	r6, r0
 8005482:	e7ee      	b.n	8005462 <_svfwprintf_r+0x6aa>
 8005484:	f04f 0800 	mov.w	r8, #0
 8005488:	a82a      	add	r0, sp, #168	; 0xa8
 800548a:	4634      	mov	r4, r6
 800548c:	2300      	movs	r3, #0
 800548e:	42b3      	cmp	r3, r6
 8005490:	d104      	bne.n	800549c <_svfwprintf_r+0x6e4>
 8005492:	2600      	movs	r6, #0
 8005494:	f840 6023 	str.w	r6, [r0, r3, lsl #2]
 8005498:	4682      	mov	sl, r0
 800549a:	e6dc      	b.n	8005256 <_svfwprintf_r+0x49e>
 800549c:	f81a 2003 	ldrb.w	r2, [sl, r3]
 80054a0:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
 80054a4:	3301      	adds	r3, #1
 80054a6:	e7f2      	b.n	800548e <_svfwprintf_r+0x6d6>
 80054a8:	1c63      	adds	r3, r4, #1
 80054aa:	d011      	beq.n	80054d0 <_svfwprintf_r+0x718>
 80054ac:	4622      	mov	r2, r4
 80054ae:	4631      	mov	r1, r6
 80054b0:	4650      	mov	r0, sl
 80054b2:	f000 fa04 	bl	80058be <wmemchr>
 80054b6:	4680      	mov	r8, r0
 80054b8:	2800      	cmp	r0, #0
 80054ba:	f43f ae1a 	beq.w	80050f2 <_svfwprintf_r+0x33a>
 80054be:	eba0 080a 	sub.w	r8, r0, sl
 80054c2:	ea4f 08a8 	mov.w	r8, r8, asr #2
 80054c6:	4544      	cmp	r4, r8
 80054c8:	bfa8      	it	ge
 80054ca:	4644      	movge	r4, r8
 80054cc:	46b0      	mov	r8, r6
 80054ce:	e610      	b.n	80050f2 <_svfwprintf_r+0x33a>
 80054d0:	4650      	mov	r0, sl
 80054d2:	f000 f9eb 	bl	80058ac <wcslen>
 80054d6:	4604      	mov	r4, r0
 80054d8:	e7f8      	b.n	80054cc <_svfwprintf_r+0x714>
 80054da:	462a      	mov	r2, r5
 80054dc:	06fe      	lsls	r6, r7, #27
 80054de:	f852 3b04 	ldr.w	r3, [r2], #4
 80054e2:	920a      	str	r2, [sp, #40]	; 0x28
 80054e4:	d501      	bpl.n	80054ea <_svfwprintf_r+0x732>
 80054e6:	2201      	movs	r2, #1
 80054e8:	e782      	b.n	80053f0 <_svfwprintf_r+0x638>
 80054ea:	067d      	lsls	r5, r7, #25
 80054ec:	bf48      	it	mi
 80054ee:	b29b      	uxthmi	r3, r3
 80054f0:	e7f9      	b.n	80054e6 <_svfwprintf_r+0x72e>
 80054f2:	b101      	cbz	r1, 80054f6 <_svfwprintf_r+0x73e>
 80054f4:	9615      	str	r6, [sp, #84]	; 0x54
 80054f6:	4b6d      	ldr	r3, [pc, #436]	; (80056ac <_svfwprintf_r+0x8f4>)
 80054f8:	e522      	b.n	8004f40 <_svfwprintf_r+0x188>
 80054fa:	2b09      	cmp	r3, #9
 80054fc:	d804      	bhi.n	8005508 <_svfwprintf_r+0x750>
 80054fe:	3330      	adds	r3, #48	; 0x30
 8005500:	9351      	str	r3, [sp, #324]	; 0x144
 8005502:	f50d 7aa2 	add.w	sl, sp, #324	; 0x144
 8005506:	e1c3      	b.n	8005890 <_svfwprintf_r+0xad8>
 8005508:	f50d 7aa4 	add.w	sl, sp, #328	; 0x148
 800550c:	250a      	movs	r5, #10
 800550e:	fbb3 f0f5 	udiv	r0, r3, r5
 8005512:	fb05 3210 	mls	r2, r5, r0, r3
 8005516:	3230      	adds	r2, #48	; 0x30
 8005518:	f84a 2d04 	str.w	r2, [sl, #-4]!
 800551c:	461a      	mov	r2, r3
 800551e:	2a09      	cmp	r2, #9
 8005520:	4603      	mov	r3, r0
 8005522:	d8f4      	bhi.n	800550e <_svfwprintf_r+0x756>
 8005524:	e1b4      	b.n	8005890 <_svfwprintf_r+0xad8>
 8005526:	f003 020f 	and.w	r2, r3, #15
 800552a:	980f      	ldr	r0, [sp, #60]	; 0x3c
 800552c:	091b      	lsrs	r3, r3, #4
 800552e:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
 8005532:	f84a 2d04 	str.w	r2, [sl, #-4]!
 8005536:	d1f6      	bne.n	8005526 <_svfwprintf_r+0x76e>
 8005538:	e1aa      	b.n	8005890 <_svfwprintf_r+0xad8>
 800553a:	b91a      	cbnz	r2, 8005544 <_svfwprintf_r+0x78c>
 800553c:	07f8      	lsls	r0, r7, #31
 800553e:	d501      	bpl.n	8005544 <_svfwprintf_r+0x78c>
 8005540:	2330      	movs	r3, #48	; 0x30
 8005542:	e7dd      	b.n	8005500 <_svfwprintf_r+0x748>
 8005544:	f50d 7aa4 	add.w	sl, sp, #328	; 0x148
 8005548:	e1a2      	b.n	8005890 <_svfwprintf_r+0xad8>
 800554a:	9f0e      	ldr	r7, [sp, #56]	; 0x38
 800554c:	e683      	b.n	8005256 <_svfwprintf_r+0x49e>
 800554e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005550:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005552:	1a9b      	subs	r3, r3, r2
 8005554:	2b00      	cmp	r3, #0
 8005556:	9310      	str	r3, [sp, #64]	; 0x40
 8005558:	f77f ae93 	ble.w	8005282 <_svfwprintf_r+0x4ca>
 800555c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800555e:	2b10      	cmp	r3, #16
 8005560:	dc11      	bgt.n	8005586 <_svfwprintf_r+0x7ce>
 8005562:	4a53      	ldr	r2, [pc, #332]	; (80056b0 <_svfwprintf_r+0x8f8>)
 8005564:	009b      	lsls	r3, r3, #2
 8005566:	4649      	mov	r1, r9
 8005568:	4658      	mov	r0, fp
 800556a:	f001 fc33 	bl	8006dd4 <__ssputs_r>
 800556e:	3001      	adds	r0, #1
 8005570:	f47f ae87 	bne.w	8005282 <_svfwprintf_r+0x4ca>
 8005574:	f1b8 0f00 	cmp.w	r8, #0
 8005578:	f43f ad54 	beq.w	8005024 <_svfwprintf_r+0x26c>
 800557c:	4641      	mov	r1, r8
 800557e:	4658      	mov	r0, fp
 8005580:	f7ff f9ce 	bl	8004920 <_free_r>
 8005584:	e54e      	b.n	8005024 <_svfwprintf_r+0x26c>
 8005586:	4a4a      	ldr	r2, [pc, #296]	; (80056b0 <_svfwprintf_r+0x8f8>)
 8005588:	2340      	movs	r3, #64	; 0x40
 800558a:	4649      	mov	r1, r9
 800558c:	4658      	mov	r0, fp
 800558e:	f001 fc21 	bl	8006dd4 <__ssputs_r>
 8005592:	3001      	adds	r0, #1
 8005594:	d0ee      	beq.n	8005574 <_svfwprintf_r+0x7bc>
 8005596:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005598:	3b10      	subs	r3, #16
 800559a:	9310      	str	r3, [sp, #64]	; 0x40
 800559c:	e7de      	b.n	800555c <_svfwprintf_r+0x7a4>
 800559e:	2340      	movs	r3, #64	; 0x40
 80055a0:	4649      	mov	r1, r9
 80055a2:	4658      	mov	r0, fp
 80055a4:	f001 fc16 	bl	8006dd4 <__ssputs_r>
 80055a8:	3001      	adds	r0, #1
 80055aa:	d0e3      	beq.n	8005574 <_svfwprintf_r+0x7bc>
 80055ac:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80055ae:	3b10      	subs	r3, #16
 80055b0:	9310      	str	r3, [sp, #64]	; 0x40
 80055b2:	e685      	b.n	80052c0 <_svfwprintf_r+0x508>
 80055b4:	2340      	movs	r3, #64	; 0x40
 80055b6:	4649      	mov	r1, r9
 80055b8:	4658      	mov	r0, fp
 80055ba:	f001 fc0b 	bl	8006dd4 <__ssputs_r>
 80055be:	3001      	adds	r0, #1
 80055c0:	d0d8      	beq.n	8005574 <_svfwprintf_r+0x7bc>
 80055c2:	3e10      	subs	r6, #16
 80055c4:	e68d      	b.n	80052e2 <_svfwprintf_r+0x52a>
 80055c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80055c8:	2b65      	cmp	r3, #101	; 0x65
 80055ca:	f240 80e5 	bls.w	8005798 <_svfwprintf_r+0x9e0>
 80055ce:	ec51 0b18 	vmov	r0, r1, d8
 80055d2:	2200      	movs	r2, #0
 80055d4:	2300      	movs	r3, #0
 80055d6:	f7fb fa77 	bl	8000ac8 <__aeabi_dcmpeq>
 80055da:	b358      	cbz	r0, 8005634 <_svfwprintf_r+0x87c>
 80055dc:	4a35      	ldr	r2, [pc, #212]	; (80056b4 <_svfwprintf_r+0x8fc>)
 80055de:	2304      	movs	r3, #4
 80055e0:	4649      	mov	r1, r9
 80055e2:	4658      	mov	r0, fp
 80055e4:	f001 fbf6 	bl	8006dd4 <__ssputs_r>
 80055e8:	3001      	adds	r0, #1
 80055ea:	d0c3      	beq.n	8005574 <_svfwprintf_r+0x7bc>
 80055ec:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
 80055f0:	429a      	cmp	r2, r3
 80055f2:	db02      	blt.n	80055fa <_svfwprintf_r+0x842>
 80055f4:	07fb      	lsls	r3, r7, #31
 80055f6:	f57f ae8d 	bpl.w	8005314 <_svfwprintf_r+0x55c>
 80055fa:	2304      	movs	r3, #4
 80055fc:	aa16      	add	r2, sp, #88	; 0x58
 80055fe:	4649      	mov	r1, r9
 8005600:	4658      	mov	r0, fp
 8005602:	f001 fbe7 	bl	8006dd4 <__ssputs_r>
 8005606:	3001      	adds	r0, #1
 8005608:	d0b4      	beq.n	8005574 <_svfwprintf_r+0x7bc>
 800560a:	9c19      	ldr	r4, [sp, #100]	; 0x64
 800560c:	3c01      	subs	r4, #1
 800560e:	2c00      	cmp	r4, #0
 8005610:	f77f ae80 	ble.w	8005314 <_svfwprintf_r+0x55c>
 8005614:	4d28      	ldr	r5, [pc, #160]	; (80056b8 <_svfwprintf_r+0x900>)
 8005616:	2c10      	cmp	r4, #16
 8005618:	dc02      	bgt.n	8005620 <_svfwprintf_r+0x868>
 800561a:	00a3      	lsls	r3, r4, #2
 800561c:	4a26      	ldr	r2, [pc, #152]	; (80056b8 <_svfwprintf_r+0x900>)
 800561e:	e672      	b.n	8005306 <_svfwprintf_r+0x54e>
 8005620:	2340      	movs	r3, #64	; 0x40
 8005622:	462a      	mov	r2, r5
 8005624:	4649      	mov	r1, r9
 8005626:	4658      	mov	r0, fp
 8005628:	f001 fbd4 	bl	8006dd4 <__ssputs_r>
 800562c:	3001      	adds	r0, #1
 800562e:	d0a1      	beq.n	8005574 <_svfwprintf_r+0x7bc>
 8005630:	3c10      	subs	r4, #16
 8005632:	e7f0      	b.n	8005616 <_svfwprintf_r+0x85e>
 8005634:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8005636:	2b00      	cmp	r3, #0
 8005638:	dc40      	bgt.n	80056bc <_svfwprintf_r+0x904>
 800563a:	4a1e      	ldr	r2, [pc, #120]	; (80056b4 <_svfwprintf_r+0x8fc>)
 800563c:	2304      	movs	r3, #4
 800563e:	4649      	mov	r1, r9
 8005640:	4658      	mov	r0, fp
 8005642:	f001 fbc7 	bl	8006dd4 <__ssputs_r>
 8005646:	3001      	adds	r0, #1
 8005648:	d094      	beq.n	8005574 <_svfwprintf_r+0x7bc>
 800564a:	e9dd 3218 	ldrd	r3, r2, [sp, #96]	; 0x60
 800564e:	4313      	orrs	r3, r2
 8005650:	f007 0201 	and.w	r2, r7, #1
 8005654:	4313      	orrs	r3, r2
 8005656:	f43f ae5d 	beq.w	8005314 <_svfwprintf_r+0x55c>
 800565a:	2304      	movs	r3, #4
 800565c:	aa16      	add	r2, sp, #88	; 0x58
 800565e:	4649      	mov	r1, r9
 8005660:	4658      	mov	r0, fp
 8005662:	f001 fbb7 	bl	8006dd4 <__ssputs_r>
 8005666:	3001      	adds	r0, #1
 8005668:	d084      	beq.n	8005574 <_svfwprintf_r+0x7bc>
 800566a:	9c18      	ldr	r4, [sp, #96]	; 0x60
 800566c:	2c00      	cmp	r4, #0
 800566e:	da0c      	bge.n	800568a <_svfwprintf_r+0x8d2>
 8005670:	4d11      	ldr	r5, [pc, #68]	; (80056b8 <_svfwprintf_r+0x900>)
 8005672:	4264      	negs	r4, r4
 8005674:	2c10      	cmp	r4, #16
 8005676:	dc0b      	bgt.n	8005690 <_svfwprintf_r+0x8d8>
 8005678:	4a0f      	ldr	r2, [pc, #60]	; (80056b8 <_svfwprintf_r+0x900>)
 800567a:	00a3      	lsls	r3, r4, #2
 800567c:	4649      	mov	r1, r9
 800567e:	4658      	mov	r0, fp
 8005680:	f001 fba8 	bl	8006dd4 <__ssputs_r>
 8005684:	3001      	adds	r0, #1
 8005686:	f43f af75 	beq.w	8005574 <_svfwprintf_r+0x7bc>
 800568a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800568c:	009b      	lsls	r3, r3, #2
 800568e:	e639      	b.n	8005304 <_svfwprintf_r+0x54c>
 8005690:	2340      	movs	r3, #64	; 0x40
 8005692:	462a      	mov	r2, r5
 8005694:	4649      	mov	r1, r9
 8005696:	4658      	mov	r0, fp
 8005698:	f001 fb9c 	bl	8006dd4 <__ssputs_r>
 800569c:	3001      	adds	r0, #1
 800569e:	f43f af69 	beq.w	8005574 <_svfwprintf_r+0x7bc>
 80056a2:	3c10      	subs	r4, #16
 80056a4:	e7e6      	b.n	8005674 <_svfwprintf_r+0x8bc>
 80056a6:	bf00      	nop
 80056a8:	0800aa20 	.word	0x0800aa20
 80056ac:	0800a9dc 	.word	0x0800a9dc
 80056b0:	0800aa6c 	.word	0x0800aa6c
 80056b4:	0800aa64 	.word	0x0800aa64
 80056b8:	0800aaac 	.word	0x0800aaac
 80056bc:	9c19      	ldr	r4, [sp, #100]	; 0x64
 80056be:	f344 041d 	sbfx	r4, r4, #0, #30
 80056c2:	42ac      	cmp	r4, r5
 80056c4:	bfa8      	it	ge
 80056c6:	462c      	movge	r4, r5
 80056c8:	2c00      	cmp	r4, #0
 80056ca:	dc20      	bgt.n	800570e <_svfwprintf_r+0x956>
 80056cc:	2c00      	cmp	r4, #0
 80056ce:	bfac      	ite	ge
 80056d0:	1b2e      	subge	r6, r5, r4
 80056d2:	462e      	movlt	r6, r5
 80056d4:	2e00      	cmp	r6, #0
 80056d6:	dd0b      	ble.n	80056f0 <_svfwprintf_r+0x938>
 80056d8:	4c72      	ldr	r4, [pc, #456]	; (80058a4 <_svfwprintf_r+0xaec>)
 80056da:	2e10      	cmp	r6, #16
 80056dc:	dc20      	bgt.n	8005720 <_svfwprintf_r+0x968>
 80056de:	4a71      	ldr	r2, [pc, #452]	; (80058a4 <_svfwprintf_r+0xaec>)
 80056e0:	00b3      	lsls	r3, r6, #2
 80056e2:	4649      	mov	r1, r9
 80056e4:	4658      	mov	r0, fp
 80056e6:	f001 fb75 	bl	8006dd4 <__ssputs_r>
 80056ea:	3001      	adds	r0, #1
 80056ec:	f43f af42 	beq.w	8005574 <_svfwprintf_r+0x7bc>
 80056f0:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
 80056f4:	429a      	cmp	r2, r3
 80056f6:	ea4f 0585 	mov.w	r5, r5, lsl #2
 80056fa:	da1c      	bge.n	8005736 <_svfwprintf_r+0x97e>
 80056fc:	2304      	movs	r3, #4
 80056fe:	aa16      	add	r2, sp, #88	; 0x58
 8005700:	4649      	mov	r1, r9
 8005702:	4658      	mov	r0, fp
 8005704:	f001 fb66 	bl	8006dd4 <__ssputs_r>
 8005708:	3001      	adds	r0, #1
 800570a:	d116      	bne.n	800573a <_svfwprintf_r+0x982>
 800570c:	e732      	b.n	8005574 <_svfwprintf_r+0x7bc>
 800570e:	00a3      	lsls	r3, r4, #2
 8005710:	4652      	mov	r2, sl
 8005712:	4649      	mov	r1, r9
 8005714:	4658      	mov	r0, fp
 8005716:	f001 fb5d 	bl	8006dd4 <__ssputs_r>
 800571a:	3001      	adds	r0, #1
 800571c:	d1d6      	bne.n	80056cc <_svfwprintf_r+0x914>
 800571e:	e729      	b.n	8005574 <_svfwprintf_r+0x7bc>
 8005720:	2340      	movs	r3, #64	; 0x40
 8005722:	4622      	mov	r2, r4
 8005724:	4649      	mov	r1, r9
 8005726:	4658      	mov	r0, fp
 8005728:	f001 fb54 	bl	8006dd4 <__ssputs_r>
 800572c:	3001      	adds	r0, #1
 800572e:	f43f af21 	beq.w	8005574 <_svfwprintf_r+0x7bc>
 8005732:	3e10      	subs	r6, #16
 8005734:	e7d1      	b.n	80056da <_svfwprintf_r+0x922>
 8005736:	07fe      	lsls	r6, r7, #31
 8005738:	d4e0      	bmi.n	80056fc <_svfwprintf_r+0x944>
 800573a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800573c:	ebc5 0483 	rsb	r4, r5, r3, lsl #2
 8005740:	10a2      	asrs	r2, r4, #2
 8005742:	9c18      	ldr	r4, [sp, #96]	; 0x60
 8005744:	1b1c      	subs	r4, r3, r4
 8005746:	4294      	cmp	r4, r2
 8005748:	bfa8      	it	ge
 800574a:	4614      	movge	r4, r2
 800574c:	2c00      	cmp	r4, #0
 800574e:	dd09      	ble.n	8005764 <_svfwprintf_r+0x9ac>
 8005750:	00a3      	lsls	r3, r4, #2
 8005752:	eb0a 0205 	add.w	r2, sl, r5
 8005756:	4649      	mov	r1, r9
 8005758:	4658      	mov	r0, fp
 800575a:	f001 fb3b 	bl	8006dd4 <__ssputs_r>
 800575e:	3001      	adds	r0, #1
 8005760:	f43f af08 	beq.w	8005574 <_svfwprintf_r+0x7bc>
 8005764:	e9dd 3518 	ldrd	r3, r5, [sp, #96]	; 0x60
 8005768:	2c00      	cmp	r4, #0
 800576a:	eba5 0503 	sub.w	r5, r5, r3
 800576e:	bfa8      	it	ge
 8005770:	1b2d      	subge	r5, r5, r4
 8005772:	2d00      	cmp	r5, #0
 8005774:	f77f adce 	ble.w	8005314 <_svfwprintf_r+0x55c>
 8005778:	4c4a      	ldr	r4, [pc, #296]	; (80058a4 <_svfwprintf_r+0xaec>)
 800577a:	2d10      	cmp	r5, #16
 800577c:	dc01      	bgt.n	8005782 <_svfwprintf_r+0x9ca>
 800577e:	00ab      	lsls	r3, r5, #2
 8005780:	e74c      	b.n	800561c <_svfwprintf_r+0x864>
 8005782:	2340      	movs	r3, #64	; 0x40
 8005784:	4622      	mov	r2, r4
 8005786:	4649      	mov	r1, r9
 8005788:	4658      	mov	r0, fp
 800578a:	f001 fb23 	bl	8006dd4 <__ssputs_r>
 800578e:	3001      	adds	r0, #1
 8005790:	f43f aef0 	beq.w	8005574 <_svfwprintf_r+0x7bc>
 8005794:	3d10      	subs	r5, #16
 8005796:	e7f0      	b.n	800577a <_svfwprintf_r+0x9c2>
 8005798:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800579a:	2b01      	cmp	r3, #1
 800579c:	4652      	mov	r2, sl
 800579e:	f04f 0304 	mov.w	r3, #4
 80057a2:	4649      	mov	r1, r9
 80057a4:	4658      	mov	r0, fp
 80057a6:	dc01      	bgt.n	80057ac <_svfwprintf_r+0x9f4>
 80057a8:	07fc      	lsls	r4, r7, #31
 80057aa:	d51b      	bpl.n	80057e4 <_svfwprintf_r+0xa2c>
 80057ac:	f001 fb12 	bl	8006dd4 <__ssputs_r>
 80057b0:	3001      	adds	r0, #1
 80057b2:	f43f aedf 	beq.w	8005574 <_svfwprintf_r+0x7bc>
 80057b6:	2304      	movs	r3, #4
 80057b8:	aa16      	add	r2, sp, #88	; 0x58
 80057ba:	4649      	mov	r1, r9
 80057bc:	4658      	mov	r0, fp
 80057be:	f001 fb09 	bl	8006dd4 <__ssputs_r>
 80057c2:	3001      	adds	r0, #1
 80057c4:	f43f aed6 	beq.w	8005574 <_svfwprintf_r+0x7bc>
 80057c8:	9c19      	ldr	r4, [sp, #100]	; 0x64
 80057ca:	ec51 0b18 	vmov	r0, r1, d8
 80057ce:	2200      	movs	r2, #0
 80057d0:	2300      	movs	r3, #0
 80057d2:	3c01      	subs	r4, #1
 80057d4:	f7fb f978 	bl	8000ac8 <__aeabi_dcmpeq>
 80057d8:	b968      	cbnz	r0, 80057f6 <_svfwprintf_r+0xa3e>
 80057da:	00a3      	lsls	r3, r4, #2
 80057dc:	f10a 0204 	add.w	r2, sl, #4
 80057e0:	4649      	mov	r1, r9
 80057e2:	4658      	mov	r0, fp
 80057e4:	f001 faf6 	bl	8006dd4 <__ssputs_r>
 80057e8:	3001      	adds	r0, #1
 80057ea:	f43f aec3 	beq.w	8005574 <_svfwprintf_r+0x7bc>
 80057ee:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80057f0:	aa1c      	add	r2, sp, #112	; 0x70
 80057f2:	009b      	lsls	r3, r3, #2
 80057f4:	e587      	b.n	8005306 <_svfwprintf_r+0x54e>
 80057f6:	2c00      	cmp	r4, #0
 80057f8:	ddf9      	ble.n	80057ee <_svfwprintf_r+0xa36>
 80057fa:	4d2a      	ldr	r5, [pc, #168]	; (80058a4 <_svfwprintf_r+0xaec>)
 80057fc:	2c10      	cmp	r4, #16
 80057fe:	dc02      	bgt.n	8005806 <_svfwprintf_r+0xa4e>
 8005800:	4a28      	ldr	r2, [pc, #160]	; (80058a4 <_svfwprintf_r+0xaec>)
 8005802:	00a3      	lsls	r3, r4, #2
 8005804:	e7ec      	b.n	80057e0 <_svfwprintf_r+0xa28>
 8005806:	2340      	movs	r3, #64	; 0x40
 8005808:	462a      	mov	r2, r5
 800580a:	4649      	mov	r1, r9
 800580c:	4658      	mov	r0, fp
 800580e:	f001 fae1 	bl	8006dd4 <__ssputs_r>
 8005812:	3001      	adds	r0, #1
 8005814:	f43f aeae 	beq.w	8005574 <_svfwprintf_r+0x7bc>
 8005818:	3c10      	subs	r4, #16
 800581a:	e7ef      	b.n	80057fc <_svfwprintf_r+0xa44>
 800581c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800581e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005820:	1a9c      	subs	r4, r3, r2
 8005822:	2c00      	cmp	r4, #0
 8005824:	f77f ad79 	ble.w	800531a <_svfwprintf_r+0x562>
 8005828:	2c10      	cmp	r4, #16
 800582a:	dc09      	bgt.n	8005840 <_svfwprintf_r+0xa88>
 800582c:	4a1e      	ldr	r2, [pc, #120]	; (80058a8 <_svfwprintf_r+0xaf0>)
 800582e:	00a3      	lsls	r3, r4, #2
 8005830:	4649      	mov	r1, r9
 8005832:	4658      	mov	r0, fp
 8005834:	f001 face 	bl	8006dd4 <__ssputs_r>
 8005838:	3001      	adds	r0, #1
 800583a:	f47f ad6e 	bne.w	800531a <_svfwprintf_r+0x562>
 800583e:	e699      	b.n	8005574 <_svfwprintf_r+0x7bc>
 8005840:	4a19      	ldr	r2, [pc, #100]	; (80058a8 <_svfwprintf_r+0xaf0>)
 8005842:	2340      	movs	r3, #64	; 0x40
 8005844:	4649      	mov	r1, r9
 8005846:	4658      	mov	r0, fp
 8005848:	f001 fac4 	bl	8006dd4 <__ssputs_r>
 800584c:	3001      	adds	r0, #1
 800584e:	f43f ae91 	beq.w	8005574 <_svfwprintf_r+0x7bc>
 8005852:	3c10      	subs	r4, #16
 8005854:	e7e8      	b.n	8005828 <_svfwprintf_r+0xa70>
 8005856:	4639      	mov	r1, r7
 8005858:	2b00      	cmp	r3, #0
 800585a:	f43f add6 	beq.w	800540a <_svfwprintf_r+0x652>
 800585e:	2a01      	cmp	r2, #1
 8005860:	f43f ae4b 	beq.w	80054fa <_svfwprintf_r+0x742>
 8005864:	2a02      	cmp	r2, #2
 8005866:	f50d 7aa4 	add.w	sl, sp, #328	; 0x148
 800586a:	f43f ae5c 	beq.w	8005526 <_svfwprintf_r+0x76e>
 800586e:	f003 0207 	and.w	r2, r3, #7
 8005872:	3230      	adds	r2, #48	; 0x30
 8005874:	08db      	lsrs	r3, r3, #3
 8005876:	4650      	mov	r0, sl
 8005878:	f84a 2d04 	str.w	r2, [sl, #-4]!
 800587c:	d1f7      	bne.n	800586e <_svfwprintf_r+0xab6>
 800587e:	07cd      	lsls	r5, r1, #31
 8005880:	d506      	bpl.n	8005890 <_svfwprintf_r+0xad8>
 8005882:	2a30      	cmp	r2, #48	; 0x30
 8005884:	d004      	beq.n	8005890 <_svfwprintf_r+0xad8>
 8005886:	2330      	movs	r3, #48	; 0x30
 8005888:	f84a 3c04 	str.w	r3, [sl, #-4]
 800588c:	f1a0 0a08 	sub.w	sl, r0, #8
 8005890:	ab52      	add	r3, sp, #328	; 0x148
 8005892:	4626      	mov	r6, r4
 8005894:	eba3 040a 	sub.w	r4, r3, sl
 8005898:	10a4      	asrs	r4, r4, #2
 800589a:	460f      	mov	r7, r1
 800589c:	f04f 0800 	mov.w	r8, #0
 80058a0:	4645      	mov	r5, r8
 80058a2:	e4d8      	b.n	8005256 <_svfwprintf_r+0x49e>
 80058a4:	0800aaac 	.word	0x0800aaac
 80058a8:	0800aa6c 	.word	0x0800aa6c

080058ac <wcslen>:
 80058ac:	4602      	mov	r2, r0
 80058ae:	4613      	mov	r3, r2
 80058b0:	3204      	adds	r2, #4
 80058b2:	6819      	ldr	r1, [r3, #0]
 80058b4:	2900      	cmp	r1, #0
 80058b6:	d1fa      	bne.n	80058ae <wcslen+0x2>
 80058b8:	1a18      	subs	r0, r3, r0
 80058ba:	1080      	asrs	r0, r0, #2
 80058bc:	4770      	bx	lr

080058be <wmemchr>:
 80058be:	b530      	push	{r4, r5, lr}
 80058c0:	2400      	movs	r4, #0
 80058c2:	4294      	cmp	r4, r2
 80058c4:	4603      	mov	r3, r0
 80058c6:	d102      	bne.n	80058ce <wmemchr+0x10>
 80058c8:	2300      	movs	r3, #0
 80058ca:	4618      	mov	r0, r3
 80058cc:	bd30      	pop	{r4, r5, pc}
 80058ce:	681d      	ldr	r5, [r3, #0]
 80058d0:	428d      	cmp	r5, r1
 80058d2:	f100 0004 	add.w	r0, r0, #4
 80058d6:	d0f8      	beq.n	80058ca <wmemchr+0xc>
 80058d8:	3401      	adds	r4, #1
 80058da:	e7f2      	b.n	80058c2 <wmemchr+0x4>

080058dc <btowc>:
 80058dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80058de:	1c43      	adds	r3, r0, #1
 80058e0:	b087      	sub	sp, #28
 80058e2:	d103      	bne.n	80058ec <btowc+0x10>
 80058e4:	f04f 30ff 	mov.w	r0, #4294967295
 80058e8:	b007      	add	sp, #28
 80058ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80058ec:	4d1c      	ldr	r5, [pc, #112]	; (8005960 <btowc+0x84>)
 80058ee:	f88d 000b 	strb.w	r0, [sp, #11]
 80058f2:	ae04      	add	r6, sp, #16
 80058f4:	2208      	movs	r2, #8
 80058f6:	2100      	movs	r1, #0
 80058f8:	4630      	mov	r0, r6
 80058fa:	f7ff f809 	bl	8004910 <memset>
 80058fe:	682f      	ldr	r7, [r5, #0]
 8005900:	6dbc      	ldr	r4, [r7, #88]	; 0x58
 8005902:	b9fc      	cbnz	r4, 8005944 <btowc+0x68>
 8005904:	2050      	movs	r0, #80	; 0x50
 8005906:	f000 feb1 	bl	800666c <malloc>
 800590a:	4602      	mov	r2, r0
 800590c:	65b8      	str	r0, [r7, #88]	; 0x58
 800590e:	b920      	cbnz	r0, 800591a <btowc+0x3e>
 8005910:	4b14      	ldr	r3, [pc, #80]	; (8005964 <btowc+0x88>)
 8005912:	4815      	ldr	r0, [pc, #84]	; (8005968 <btowc+0x8c>)
 8005914:	2118      	movs	r1, #24
 8005916:	f001 fc59 	bl	80071cc <__assert_func>
 800591a:	682b      	ldr	r3, [r5, #0]
 800591c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800591e:	e9c3 4400 	strd	r4, r4, [r3]
 8005922:	e9c3 4402 	strd	r4, r4, [r3, #8]
 8005926:	e9c3 4404 	strd	r4, r4, [r3, #16]
 800592a:	e9c3 440a 	strd	r4, r4, [r3, #40]	; 0x28
 800592e:	e9c3 440c 	strd	r4, r4, [r3, #48]	; 0x30
 8005932:	e9c3 440e 	strd	r4, r4, [r3, #56]	; 0x38
 8005936:	e9c3 4410 	strd	r4, r4, [r3, #64]	; 0x40
 800593a:	e9c3 4412 	strd	r4, r4, [r3, #72]	; 0x48
 800593e:	619c      	str	r4, [r3, #24]
 8005940:	771c      	strb	r4, [r3, #28]
 8005942:	625c      	str	r4, [r3, #36]	; 0x24
 8005944:	4b09      	ldr	r3, [pc, #36]	; (800596c <btowc+0x90>)
 8005946:	9600      	str	r6, [sp, #0]
 8005948:	f8d3 40e4 	ldr.w	r4, [r3, #228]	; 0xe4
 800594c:	6828      	ldr	r0, [r5, #0]
 800594e:	2301      	movs	r3, #1
 8005950:	f10d 020b 	add.w	r2, sp, #11
 8005954:	a903      	add	r1, sp, #12
 8005956:	47a0      	blx	r4
 8005958:	2801      	cmp	r0, #1
 800595a:	d8c3      	bhi.n	80058e4 <btowc+0x8>
 800595c:	9803      	ldr	r0, [sp, #12]
 800595e:	e7c3      	b.n	80058e8 <btowc+0xc>
 8005960:	20000014 	.word	0x20000014
 8005964:	0800aaec 	.word	0x0800aaec
 8005968:	0800ab03 	.word	0x0800ab03
 800596c:	20000078 	.word	0x20000078

08005970 <quorem>:
 8005970:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005974:	6903      	ldr	r3, [r0, #16]
 8005976:	690c      	ldr	r4, [r1, #16]
 8005978:	42a3      	cmp	r3, r4
 800597a:	4607      	mov	r7, r0
 800597c:	f2c0 8081 	blt.w	8005a82 <quorem+0x112>
 8005980:	3c01      	subs	r4, #1
 8005982:	f101 0814 	add.w	r8, r1, #20
 8005986:	f100 0514 	add.w	r5, r0, #20
 800598a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800598e:	9301      	str	r3, [sp, #4]
 8005990:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005994:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005998:	3301      	adds	r3, #1
 800599a:	429a      	cmp	r2, r3
 800599c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80059a0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80059a4:	fbb2 f6f3 	udiv	r6, r2, r3
 80059a8:	d331      	bcc.n	8005a0e <quorem+0x9e>
 80059aa:	f04f 0e00 	mov.w	lr, #0
 80059ae:	4640      	mov	r0, r8
 80059b0:	46ac      	mov	ip, r5
 80059b2:	46f2      	mov	sl, lr
 80059b4:	f850 2b04 	ldr.w	r2, [r0], #4
 80059b8:	b293      	uxth	r3, r2
 80059ba:	fb06 e303 	mla	r3, r6, r3, lr
 80059be:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80059c2:	b29b      	uxth	r3, r3
 80059c4:	ebaa 0303 	sub.w	r3, sl, r3
 80059c8:	f8dc a000 	ldr.w	sl, [ip]
 80059cc:	0c12      	lsrs	r2, r2, #16
 80059ce:	fa13 f38a 	uxtah	r3, r3, sl
 80059d2:	fb06 e202 	mla	r2, r6, r2, lr
 80059d6:	9300      	str	r3, [sp, #0]
 80059d8:	9b00      	ldr	r3, [sp, #0]
 80059da:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80059de:	b292      	uxth	r2, r2
 80059e0:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80059e4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80059e8:	f8bd 3000 	ldrh.w	r3, [sp]
 80059ec:	4581      	cmp	r9, r0
 80059ee:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80059f2:	f84c 3b04 	str.w	r3, [ip], #4
 80059f6:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80059fa:	d2db      	bcs.n	80059b4 <quorem+0x44>
 80059fc:	f855 300b 	ldr.w	r3, [r5, fp]
 8005a00:	b92b      	cbnz	r3, 8005a0e <quorem+0x9e>
 8005a02:	9b01      	ldr	r3, [sp, #4]
 8005a04:	3b04      	subs	r3, #4
 8005a06:	429d      	cmp	r5, r3
 8005a08:	461a      	mov	r2, r3
 8005a0a:	d32e      	bcc.n	8005a6a <quorem+0xfa>
 8005a0c:	613c      	str	r4, [r7, #16]
 8005a0e:	4638      	mov	r0, r7
 8005a10:	f001 f8c8 	bl	8006ba4 <__mcmp>
 8005a14:	2800      	cmp	r0, #0
 8005a16:	db24      	blt.n	8005a62 <quorem+0xf2>
 8005a18:	3601      	adds	r6, #1
 8005a1a:	4628      	mov	r0, r5
 8005a1c:	f04f 0c00 	mov.w	ip, #0
 8005a20:	f858 2b04 	ldr.w	r2, [r8], #4
 8005a24:	f8d0 e000 	ldr.w	lr, [r0]
 8005a28:	b293      	uxth	r3, r2
 8005a2a:	ebac 0303 	sub.w	r3, ip, r3
 8005a2e:	0c12      	lsrs	r2, r2, #16
 8005a30:	fa13 f38e 	uxtah	r3, r3, lr
 8005a34:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8005a38:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005a3c:	b29b      	uxth	r3, r3
 8005a3e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005a42:	45c1      	cmp	r9, r8
 8005a44:	f840 3b04 	str.w	r3, [r0], #4
 8005a48:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8005a4c:	d2e8      	bcs.n	8005a20 <quorem+0xb0>
 8005a4e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005a52:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005a56:	b922      	cbnz	r2, 8005a62 <quorem+0xf2>
 8005a58:	3b04      	subs	r3, #4
 8005a5a:	429d      	cmp	r5, r3
 8005a5c:	461a      	mov	r2, r3
 8005a5e:	d30a      	bcc.n	8005a76 <quorem+0x106>
 8005a60:	613c      	str	r4, [r7, #16]
 8005a62:	4630      	mov	r0, r6
 8005a64:	b003      	add	sp, #12
 8005a66:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005a6a:	6812      	ldr	r2, [r2, #0]
 8005a6c:	3b04      	subs	r3, #4
 8005a6e:	2a00      	cmp	r2, #0
 8005a70:	d1cc      	bne.n	8005a0c <quorem+0x9c>
 8005a72:	3c01      	subs	r4, #1
 8005a74:	e7c7      	b.n	8005a06 <quorem+0x96>
 8005a76:	6812      	ldr	r2, [r2, #0]
 8005a78:	3b04      	subs	r3, #4
 8005a7a:	2a00      	cmp	r2, #0
 8005a7c:	d1f0      	bne.n	8005a60 <quorem+0xf0>
 8005a7e:	3c01      	subs	r4, #1
 8005a80:	e7eb      	b.n	8005a5a <quorem+0xea>
 8005a82:	2000      	movs	r0, #0
 8005a84:	e7ee      	b.n	8005a64 <quorem+0xf4>
	...

08005a88 <_dtoa_r>:
 8005a88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005a8c:	ed2d 8b04 	vpush	{d8-d9}
 8005a90:	ec57 6b10 	vmov	r6, r7, d0
 8005a94:	b093      	sub	sp, #76	; 0x4c
 8005a96:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8005a98:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8005a9c:	9106      	str	r1, [sp, #24]
 8005a9e:	ee10 aa10 	vmov	sl, s0
 8005aa2:	4604      	mov	r4, r0
 8005aa4:	9209      	str	r2, [sp, #36]	; 0x24
 8005aa6:	930c      	str	r3, [sp, #48]	; 0x30
 8005aa8:	46bb      	mov	fp, r7
 8005aaa:	b975      	cbnz	r5, 8005aca <_dtoa_r+0x42>
 8005aac:	2010      	movs	r0, #16
 8005aae:	f000 fddd 	bl	800666c <malloc>
 8005ab2:	4602      	mov	r2, r0
 8005ab4:	6260      	str	r0, [r4, #36]	; 0x24
 8005ab6:	b920      	cbnz	r0, 8005ac2 <_dtoa_r+0x3a>
 8005ab8:	4ba7      	ldr	r3, [pc, #668]	; (8005d58 <_dtoa_r+0x2d0>)
 8005aba:	21ea      	movs	r1, #234	; 0xea
 8005abc:	48a7      	ldr	r0, [pc, #668]	; (8005d5c <_dtoa_r+0x2d4>)
 8005abe:	f001 fb85 	bl	80071cc <__assert_func>
 8005ac2:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8005ac6:	6005      	str	r5, [r0, #0]
 8005ac8:	60c5      	str	r5, [r0, #12]
 8005aca:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005acc:	6819      	ldr	r1, [r3, #0]
 8005ace:	b151      	cbz	r1, 8005ae6 <_dtoa_r+0x5e>
 8005ad0:	685a      	ldr	r2, [r3, #4]
 8005ad2:	604a      	str	r2, [r1, #4]
 8005ad4:	2301      	movs	r3, #1
 8005ad6:	4093      	lsls	r3, r2
 8005ad8:	608b      	str	r3, [r1, #8]
 8005ada:	4620      	mov	r0, r4
 8005adc:	f000 fe20 	bl	8006720 <_Bfree>
 8005ae0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005ae2:	2200      	movs	r2, #0
 8005ae4:	601a      	str	r2, [r3, #0]
 8005ae6:	1e3b      	subs	r3, r7, #0
 8005ae8:	bfaa      	itet	ge
 8005aea:	2300      	movge	r3, #0
 8005aec:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8005af0:	f8c8 3000 	strge.w	r3, [r8]
 8005af4:	4b9a      	ldr	r3, [pc, #616]	; (8005d60 <_dtoa_r+0x2d8>)
 8005af6:	bfbc      	itt	lt
 8005af8:	2201      	movlt	r2, #1
 8005afa:	f8c8 2000 	strlt.w	r2, [r8]
 8005afe:	ea33 030b 	bics.w	r3, r3, fp
 8005b02:	d11b      	bne.n	8005b3c <_dtoa_r+0xb4>
 8005b04:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005b06:	f242 730f 	movw	r3, #9999	; 0x270f
 8005b0a:	6013      	str	r3, [r2, #0]
 8005b0c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8005b10:	4333      	orrs	r3, r6
 8005b12:	f000 8592 	beq.w	800663a <_dtoa_r+0xbb2>
 8005b16:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005b18:	b963      	cbnz	r3, 8005b34 <_dtoa_r+0xac>
 8005b1a:	4b92      	ldr	r3, [pc, #584]	; (8005d64 <_dtoa_r+0x2dc>)
 8005b1c:	e022      	b.n	8005b64 <_dtoa_r+0xdc>
 8005b1e:	4b92      	ldr	r3, [pc, #584]	; (8005d68 <_dtoa_r+0x2e0>)
 8005b20:	9301      	str	r3, [sp, #4]
 8005b22:	3308      	adds	r3, #8
 8005b24:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005b26:	6013      	str	r3, [r2, #0]
 8005b28:	9801      	ldr	r0, [sp, #4]
 8005b2a:	b013      	add	sp, #76	; 0x4c
 8005b2c:	ecbd 8b04 	vpop	{d8-d9}
 8005b30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005b34:	4b8b      	ldr	r3, [pc, #556]	; (8005d64 <_dtoa_r+0x2dc>)
 8005b36:	9301      	str	r3, [sp, #4]
 8005b38:	3303      	adds	r3, #3
 8005b3a:	e7f3      	b.n	8005b24 <_dtoa_r+0x9c>
 8005b3c:	2200      	movs	r2, #0
 8005b3e:	2300      	movs	r3, #0
 8005b40:	4650      	mov	r0, sl
 8005b42:	4659      	mov	r1, fp
 8005b44:	f7fa ffc0 	bl	8000ac8 <__aeabi_dcmpeq>
 8005b48:	ec4b ab19 	vmov	d9, sl, fp
 8005b4c:	4680      	mov	r8, r0
 8005b4e:	b158      	cbz	r0, 8005b68 <_dtoa_r+0xe0>
 8005b50:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005b52:	2301      	movs	r3, #1
 8005b54:	6013      	str	r3, [r2, #0]
 8005b56:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	f000 856b 	beq.w	8006634 <_dtoa_r+0xbac>
 8005b5e:	4883      	ldr	r0, [pc, #524]	; (8005d6c <_dtoa_r+0x2e4>)
 8005b60:	6018      	str	r0, [r3, #0]
 8005b62:	1e43      	subs	r3, r0, #1
 8005b64:	9301      	str	r3, [sp, #4]
 8005b66:	e7df      	b.n	8005b28 <_dtoa_r+0xa0>
 8005b68:	ec4b ab10 	vmov	d0, sl, fp
 8005b6c:	aa10      	add	r2, sp, #64	; 0x40
 8005b6e:	a911      	add	r1, sp, #68	; 0x44
 8005b70:	4620      	mov	r0, r4
 8005b72:	f001 f8bd 	bl	8006cf0 <__d2b>
 8005b76:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8005b7a:	ee08 0a10 	vmov	s16, r0
 8005b7e:	2d00      	cmp	r5, #0
 8005b80:	f000 8084 	beq.w	8005c8c <_dtoa_r+0x204>
 8005b84:	ee19 3a90 	vmov	r3, s19
 8005b88:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005b8c:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8005b90:	4656      	mov	r6, sl
 8005b92:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8005b96:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8005b9a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8005b9e:	4b74      	ldr	r3, [pc, #464]	; (8005d70 <_dtoa_r+0x2e8>)
 8005ba0:	2200      	movs	r2, #0
 8005ba2:	4630      	mov	r0, r6
 8005ba4:	4639      	mov	r1, r7
 8005ba6:	f7fa fb6f 	bl	8000288 <__aeabi_dsub>
 8005baa:	a365      	add	r3, pc, #404	; (adr r3, 8005d40 <_dtoa_r+0x2b8>)
 8005bac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bb0:	f7fa fd22 	bl	80005f8 <__aeabi_dmul>
 8005bb4:	a364      	add	r3, pc, #400	; (adr r3, 8005d48 <_dtoa_r+0x2c0>)
 8005bb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bba:	f7fa fb67 	bl	800028c <__adddf3>
 8005bbe:	4606      	mov	r6, r0
 8005bc0:	4628      	mov	r0, r5
 8005bc2:	460f      	mov	r7, r1
 8005bc4:	f7fa fcae 	bl	8000524 <__aeabi_i2d>
 8005bc8:	a361      	add	r3, pc, #388	; (adr r3, 8005d50 <_dtoa_r+0x2c8>)
 8005bca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bce:	f7fa fd13 	bl	80005f8 <__aeabi_dmul>
 8005bd2:	4602      	mov	r2, r0
 8005bd4:	460b      	mov	r3, r1
 8005bd6:	4630      	mov	r0, r6
 8005bd8:	4639      	mov	r1, r7
 8005bda:	f7fa fb57 	bl	800028c <__adddf3>
 8005bde:	4606      	mov	r6, r0
 8005be0:	460f      	mov	r7, r1
 8005be2:	f7fa ffb9 	bl	8000b58 <__aeabi_d2iz>
 8005be6:	2200      	movs	r2, #0
 8005be8:	9000      	str	r0, [sp, #0]
 8005bea:	2300      	movs	r3, #0
 8005bec:	4630      	mov	r0, r6
 8005bee:	4639      	mov	r1, r7
 8005bf0:	f7fa ff74 	bl	8000adc <__aeabi_dcmplt>
 8005bf4:	b150      	cbz	r0, 8005c0c <_dtoa_r+0x184>
 8005bf6:	9800      	ldr	r0, [sp, #0]
 8005bf8:	f7fa fc94 	bl	8000524 <__aeabi_i2d>
 8005bfc:	4632      	mov	r2, r6
 8005bfe:	463b      	mov	r3, r7
 8005c00:	f7fa ff62 	bl	8000ac8 <__aeabi_dcmpeq>
 8005c04:	b910      	cbnz	r0, 8005c0c <_dtoa_r+0x184>
 8005c06:	9b00      	ldr	r3, [sp, #0]
 8005c08:	3b01      	subs	r3, #1
 8005c0a:	9300      	str	r3, [sp, #0]
 8005c0c:	9b00      	ldr	r3, [sp, #0]
 8005c0e:	2b16      	cmp	r3, #22
 8005c10:	d85a      	bhi.n	8005cc8 <_dtoa_r+0x240>
 8005c12:	9a00      	ldr	r2, [sp, #0]
 8005c14:	4b57      	ldr	r3, [pc, #348]	; (8005d74 <_dtoa_r+0x2ec>)
 8005c16:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005c1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c1e:	ec51 0b19 	vmov	r0, r1, d9
 8005c22:	f7fa ff5b 	bl	8000adc <__aeabi_dcmplt>
 8005c26:	2800      	cmp	r0, #0
 8005c28:	d050      	beq.n	8005ccc <_dtoa_r+0x244>
 8005c2a:	9b00      	ldr	r3, [sp, #0]
 8005c2c:	3b01      	subs	r3, #1
 8005c2e:	9300      	str	r3, [sp, #0]
 8005c30:	2300      	movs	r3, #0
 8005c32:	930b      	str	r3, [sp, #44]	; 0x2c
 8005c34:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005c36:	1b5d      	subs	r5, r3, r5
 8005c38:	1e6b      	subs	r3, r5, #1
 8005c3a:	9305      	str	r3, [sp, #20]
 8005c3c:	bf45      	ittet	mi
 8005c3e:	f1c5 0301 	rsbmi	r3, r5, #1
 8005c42:	9304      	strmi	r3, [sp, #16]
 8005c44:	2300      	movpl	r3, #0
 8005c46:	2300      	movmi	r3, #0
 8005c48:	bf4c      	ite	mi
 8005c4a:	9305      	strmi	r3, [sp, #20]
 8005c4c:	9304      	strpl	r3, [sp, #16]
 8005c4e:	9b00      	ldr	r3, [sp, #0]
 8005c50:	2b00      	cmp	r3, #0
 8005c52:	db3d      	blt.n	8005cd0 <_dtoa_r+0x248>
 8005c54:	9b05      	ldr	r3, [sp, #20]
 8005c56:	9a00      	ldr	r2, [sp, #0]
 8005c58:	920a      	str	r2, [sp, #40]	; 0x28
 8005c5a:	4413      	add	r3, r2
 8005c5c:	9305      	str	r3, [sp, #20]
 8005c5e:	2300      	movs	r3, #0
 8005c60:	9307      	str	r3, [sp, #28]
 8005c62:	9b06      	ldr	r3, [sp, #24]
 8005c64:	2b09      	cmp	r3, #9
 8005c66:	f200 8089 	bhi.w	8005d7c <_dtoa_r+0x2f4>
 8005c6a:	2b05      	cmp	r3, #5
 8005c6c:	bfc4      	itt	gt
 8005c6e:	3b04      	subgt	r3, #4
 8005c70:	9306      	strgt	r3, [sp, #24]
 8005c72:	9b06      	ldr	r3, [sp, #24]
 8005c74:	f1a3 0302 	sub.w	r3, r3, #2
 8005c78:	bfcc      	ite	gt
 8005c7a:	2500      	movgt	r5, #0
 8005c7c:	2501      	movle	r5, #1
 8005c7e:	2b03      	cmp	r3, #3
 8005c80:	f200 8087 	bhi.w	8005d92 <_dtoa_r+0x30a>
 8005c84:	e8df f003 	tbb	[pc, r3]
 8005c88:	59383a2d 	.word	0x59383a2d
 8005c8c:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8005c90:	441d      	add	r5, r3
 8005c92:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8005c96:	2b20      	cmp	r3, #32
 8005c98:	bfc1      	itttt	gt
 8005c9a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8005c9e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8005ca2:	fa0b f303 	lslgt.w	r3, fp, r3
 8005ca6:	fa26 f000 	lsrgt.w	r0, r6, r0
 8005caa:	bfda      	itte	le
 8005cac:	f1c3 0320 	rsble	r3, r3, #32
 8005cb0:	fa06 f003 	lslle.w	r0, r6, r3
 8005cb4:	4318      	orrgt	r0, r3
 8005cb6:	f7fa fc25 	bl	8000504 <__aeabi_ui2d>
 8005cba:	2301      	movs	r3, #1
 8005cbc:	4606      	mov	r6, r0
 8005cbe:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8005cc2:	3d01      	subs	r5, #1
 8005cc4:	930e      	str	r3, [sp, #56]	; 0x38
 8005cc6:	e76a      	b.n	8005b9e <_dtoa_r+0x116>
 8005cc8:	2301      	movs	r3, #1
 8005cca:	e7b2      	b.n	8005c32 <_dtoa_r+0x1aa>
 8005ccc:	900b      	str	r0, [sp, #44]	; 0x2c
 8005cce:	e7b1      	b.n	8005c34 <_dtoa_r+0x1ac>
 8005cd0:	9b04      	ldr	r3, [sp, #16]
 8005cd2:	9a00      	ldr	r2, [sp, #0]
 8005cd4:	1a9b      	subs	r3, r3, r2
 8005cd6:	9304      	str	r3, [sp, #16]
 8005cd8:	4253      	negs	r3, r2
 8005cda:	9307      	str	r3, [sp, #28]
 8005cdc:	2300      	movs	r3, #0
 8005cde:	930a      	str	r3, [sp, #40]	; 0x28
 8005ce0:	e7bf      	b.n	8005c62 <_dtoa_r+0x1da>
 8005ce2:	2300      	movs	r3, #0
 8005ce4:	9308      	str	r3, [sp, #32]
 8005ce6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005ce8:	2b00      	cmp	r3, #0
 8005cea:	dc55      	bgt.n	8005d98 <_dtoa_r+0x310>
 8005cec:	2301      	movs	r3, #1
 8005cee:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8005cf2:	461a      	mov	r2, r3
 8005cf4:	9209      	str	r2, [sp, #36]	; 0x24
 8005cf6:	e00c      	b.n	8005d12 <_dtoa_r+0x28a>
 8005cf8:	2301      	movs	r3, #1
 8005cfa:	e7f3      	b.n	8005ce4 <_dtoa_r+0x25c>
 8005cfc:	2300      	movs	r3, #0
 8005cfe:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005d00:	9308      	str	r3, [sp, #32]
 8005d02:	9b00      	ldr	r3, [sp, #0]
 8005d04:	4413      	add	r3, r2
 8005d06:	9302      	str	r3, [sp, #8]
 8005d08:	3301      	adds	r3, #1
 8005d0a:	2b01      	cmp	r3, #1
 8005d0c:	9303      	str	r3, [sp, #12]
 8005d0e:	bfb8      	it	lt
 8005d10:	2301      	movlt	r3, #1
 8005d12:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8005d14:	2200      	movs	r2, #0
 8005d16:	6042      	str	r2, [r0, #4]
 8005d18:	2204      	movs	r2, #4
 8005d1a:	f102 0614 	add.w	r6, r2, #20
 8005d1e:	429e      	cmp	r6, r3
 8005d20:	6841      	ldr	r1, [r0, #4]
 8005d22:	d93d      	bls.n	8005da0 <_dtoa_r+0x318>
 8005d24:	4620      	mov	r0, r4
 8005d26:	f000 fcbb 	bl	80066a0 <_Balloc>
 8005d2a:	9001      	str	r0, [sp, #4]
 8005d2c:	2800      	cmp	r0, #0
 8005d2e:	d13b      	bne.n	8005da8 <_dtoa_r+0x320>
 8005d30:	4b11      	ldr	r3, [pc, #68]	; (8005d78 <_dtoa_r+0x2f0>)
 8005d32:	4602      	mov	r2, r0
 8005d34:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8005d38:	e6c0      	b.n	8005abc <_dtoa_r+0x34>
 8005d3a:	2301      	movs	r3, #1
 8005d3c:	e7df      	b.n	8005cfe <_dtoa_r+0x276>
 8005d3e:	bf00      	nop
 8005d40:	636f4361 	.word	0x636f4361
 8005d44:	3fd287a7 	.word	0x3fd287a7
 8005d48:	8b60c8b3 	.word	0x8b60c8b3
 8005d4c:	3fc68a28 	.word	0x3fc68a28
 8005d50:	509f79fb 	.word	0x509f79fb
 8005d54:	3fd34413 	.word	0x3fd34413
 8005d58:	0800aaec 	.word	0x0800aaec
 8005d5c:	0800ab6e 	.word	0x0800ab6e
 8005d60:	7ff00000 	.word	0x7ff00000
 8005d64:	0800ab68 	.word	0x0800ab68
 8005d68:	0800ab5f 	.word	0x0800ab5f
 8005d6c:	0800ab6d 	.word	0x0800ab6d
 8005d70:	3ff80000 	.word	0x3ff80000
 8005d74:	0800ac68 	.word	0x0800ac68
 8005d78:	0800abc9 	.word	0x0800abc9
 8005d7c:	2501      	movs	r5, #1
 8005d7e:	2300      	movs	r3, #0
 8005d80:	9306      	str	r3, [sp, #24]
 8005d82:	9508      	str	r5, [sp, #32]
 8005d84:	f04f 33ff 	mov.w	r3, #4294967295
 8005d88:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8005d8c:	2200      	movs	r2, #0
 8005d8e:	2312      	movs	r3, #18
 8005d90:	e7b0      	b.n	8005cf4 <_dtoa_r+0x26c>
 8005d92:	2301      	movs	r3, #1
 8005d94:	9308      	str	r3, [sp, #32]
 8005d96:	e7f5      	b.n	8005d84 <_dtoa_r+0x2fc>
 8005d98:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005d9a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8005d9e:	e7b8      	b.n	8005d12 <_dtoa_r+0x28a>
 8005da0:	3101      	adds	r1, #1
 8005da2:	6041      	str	r1, [r0, #4]
 8005da4:	0052      	lsls	r2, r2, #1
 8005da6:	e7b8      	b.n	8005d1a <_dtoa_r+0x292>
 8005da8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005daa:	9a01      	ldr	r2, [sp, #4]
 8005dac:	601a      	str	r2, [r3, #0]
 8005dae:	9b03      	ldr	r3, [sp, #12]
 8005db0:	2b0e      	cmp	r3, #14
 8005db2:	f200 809d 	bhi.w	8005ef0 <_dtoa_r+0x468>
 8005db6:	2d00      	cmp	r5, #0
 8005db8:	f000 809a 	beq.w	8005ef0 <_dtoa_r+0x468>
 8005dbc:	9b00      	ldr	r3, [sp, #0]
 8005dbe:	2b00      	cmp	r3, #0
 8005dc0:	dd32      	ble.n	8005e28 <_dtoa_r+0x3a0>
 8005dc2:	4ab7      	ldr	r2, [pc, #732]	; (80060a0 <_dtoa_r+0x618>)
 8005dc4:	f003 030f 	and.w	r3, r3, #15
 8005dc8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8005dcc:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005dd0:	9b00      	ldr	r3, [sp, #0]
 8005dd2:	05d8      	lsls	r0, r3, #23
 8005dd4:	ea4f 1723 	mov.w	r7, r3, asr #4
 8005dd8:	d516      	bpl.n	8005e08 <_dtoa_r+0x380>
 8005dda:	4bb2      	ldr	r3, [pc, #712]	; (80060a4 <_dtoa_r+0x61c>)
 8005ddc:	ec51 0b19 	vmov	r0, r1, d9
 8005de0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005de4:	f7fa fd32 	bl	800084c <__aeabi_ddiv>
 8005de8:	f007 070f 	and.w	r7, r7, #15
 8005dec:	4682      	mov	sl, r0
 8005dee:	468b      	mov	fp, r1
 8005df0:	2503      	movs	r5, #3
 8005df2:	4eac      	ldr	r6, [pc, #688]	; (80060a4 <_dtoa_r+0x61c>)
 8005df4:	b957      	cbnz	r7, 8005e0c <_dtoa_r+0x384>
 8005df6:	4642      	mov	r2, r8
 8005df8:	464b      	mov	r3, r9
 8005dfa:	4650      	mov	r0, sl
 8005dfc:	4659      	mov	r1, fp
 8005dfe:	f7fa fd25 	bl	800084c <__aeabi_ddiv>
 8005e02:	4682      	mov	sl, r0
 8005e04:	468b      	mov	fp, r1
 8005e06:	e028      	b.n	8005e5a <_dtoa_r+0x3d2>
 8005e08:	2502      	movs	r5, #2
 8005e0a:	e7f2      	b.n	8005df2 <_dtoa_r+0x36a>
 8005e0c:	07f9      	lsls	r1, r7, #31
 8005e0e:	d508      	bpl.n	8005e22 <_dtoa_r+0x39a>
 8005e10:	4640      	mov	r0, r8
 8005e12:	4649      	mov	r1, r9
 8005e14:	e9d6 2300 	ldrd	r2, r3, [r6]
 8005e18:	f7fa fbee 	bl	80005f8 <__aeabi_dmul>
 8005e1c:	3501      	adds	r5, #1
 8005e1e:	4680      	mov	r8, r0
 8005e20:	4689      	mov	r9, r1
 8005e22:	107f      	asrs	r7, r7, #1
 8005e24:	3608      	adds	r6, #8
 8005e26:	e7e5      	b.n	8005df4 <_dtoa_r+0x36c>
 8005e28:	f000 809b 	beq.w	8005f62 <_dtoa_r+0x4da>
 8005e2c:	9b00      	ldr	r3, [sp, #0]
 8005e2e:	4f9d      	ldr	r7, [pc, #628]	; (80060a4 <_dtoa_r+0x61c>)
 8005e30:	425e      	negs	r6, r3
 8005e32:	4b9b      	ldr	r3, [pc, #620]	; (80060a0 <_dtoa_r+0x618>)
 8005e34:	f006 020f 	and.w	r2, r6, #15
 8005e38:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005e3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e40:	ec51 0b19 	vmov	r0, r1, d9
 8005e44:	f7fa fbd8 	bl	80005f8 <__aeabi_dmul>
 8005e48:	1136      	asrs	r6, r6, #4
 8005e4a:	4682      	mov	sl, r0
 8005e4c:	468b      	mov	fp, r1
 8005e4e:	2300      	movs	r3, #0
 8005e50:	2502      	movs	r5, #2
 8005e52:	2e00      	cmp	r6, #0
 8005e54:	d17a      	bne.n	8005f4c <_dtoa_r+0x4c4>
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d1d3      	bne.n	8005e02 <_dtoa_r+0x37a>
 8005e5a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005e5c:	2b00      	cmp	r3, #0
 8005e5e:	f000 8082 	beq.w	8005f66 <_dtoa_r+0x4de>
 8005e62:	4b91      	ldr	r3, [pc, #580]	; (80060a8 <_dtoa_r+0x620>)
 8005e64:	2200      	movs	r2, #0
 8005e66:	4650      	mov	r0, sl
 8005e68:	4659      	mov	r1, fp
 8005e6a:	f7fa fe37 	bl	8000adc <__aeabi_dcmplt>
 8005e6e:	2800      	cmp	r0, #0
 8005e70:	d079      	beq.n	8005f66 <_dtoa_r+0x4de>
 8005e72:	9b03      	ldr	r3, [sp, #12]
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	d076      	beq.n	8005f66 <_dtoa_r+0x4de>
 8005e78:	9b02      	ldr	r3, [sp, #8]
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	dd36      	ble.n	8005eec <_dtoa_r+0x464>
 8005e7e:	9b00      	ldr	r3, [sp, #0]
 8005e80:	4650      	mov	r0, sl
 8005e82:	4659      	mov	r1, fp
 8005e84:	1e5f      	subs	r7, r3, #1
 8005e86:	2200      	movs	r2, #0
 8005e88:	4b88      	ldr	r3, [pc, #544]	; (80060ac <_dtoa_r+0x624>)
 8005e8a:	f7fa fbb5 	bl	80005f8 <__aeabi_dmul>
 8005e8e:	9e02      	ldr	r6, [sp, #8]
 8005e90:	4682      	mov	sl, r0
 8005e92:	468b      	mov	fp, r1
 8005e94:	3501      	adds	r5, #1
 8005e96:	4628      	mov	r0, r5
 8005e98:	f7fa fb44 	bl	8000524 <__aeabi_i2d>
 8005e9c:	4652      	mov	r2, sl
 8005e9e:	465b      	mov	r3, fp
 8005ea0:	f7fa fbaa 	bl	80005f8 <__aeabi_dmul>
 8005ea4:	4b82      	ldr	r3, [pc, #520]	; (80060b0 <_dtoa_r+0x628>)
 8005ea6:	2200      	movs	r2, #0
 8005ea8:	f7fa f9f0 	bl	800028c <__adddf3>
 8005eac:	46d0      	mov	r8, sl
 8005eae:	46d9      	mov	r9, fp
 8005eb0:	4682      	mov	sl, r0
 8005eb2:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8005eb6:	2e00      	cmp	r6, #0
 8005eb8:	d158      	bne.n	8005f6c <_dtoa_r+0x4e4>
 8005eba:	4b7e      	ldr	r3, [pc, #504]	; (80060b4 <_dtoa_r+0x62c>)
 8005ebc:	2200      	movs	r2, #0
 8005ebe:	4640      	mov	r0, r8
 8005ec0:	4649      	mov	r1, r9
 8005ec2:	f7fa f9e1 	bl	8000288 <__aeabi_dsub>
 8005ec6:	4652      	mov	r2, sl
 8005ec8:	465b      	mov	r3, fp
 8005eca:	4680      	mov	r8, r0
 8005ecc:	4689      	mov	r9, r1
 8005ece:	f7fa fe23 	bl	8000b18 <__aeabi_dcmpgt>
 8005ed2:	2800      	cmp	r0, #0
 8005ed4:	f040 8295 	bne.w	8006402 <_dtoa_r+0x97a>
 8005ed8:	4652      	mov	r2, sl
 8005eda:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8005ede:	4640      	mov	r0, r8
 8005ee0:	4649      	mov	r1, r9
 8005ee2:	f7fa fdfb 	bl	8000adc <__aeabi_dcmplt>
 8005ee6:	2800      	cmp	r0, #0
 8005ee8:	f040 8289 	bne.w	80063fe <_dtoa_r+0x976>
 8005eec:	ec5b ab19 	vmov	sl, fp, d9
 8005ef0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	f2c0 8148 	blt.w	8006188 <_dtoa_r+0x700>
 8005ef8:	9a00      	ldr	r2, [sp, #0]
 8005efa:	2a0e      	cmp	r2, #14
 8005efc:	f300 8144 	bgt.w	8006188 <_dtoa_r+0x700>
 8005f00:	4b67      	ldr	r3, [pc, #412]	; (80060a0 <_dtoa_r+0x618>)
 8005f02:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005f06:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005f0a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	f280 80d5 	bge.w	80060bc <_dtoa_r+0x634>
 8005f12:	9b03      	ldr	r3, [sp, #12]
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	f300 80d1 	bgt.w	80060bc <_dtoa_r+0x634>
 8005f1a:	f040 826f 	bne.w	80063fc <_dtoa_r+0x974>
 8005f1e:	4b65      	ldr	r3, [pc, #404]	; (80060b4 <_dtoa_r+0x62c>)
 8005f20:	2200      	movs	r2, #0
 8005f22:	4640      	mov	r0, r8
 8005f24:	4649      	mov	r1, r9
 8005f26:	f7fa fb67 	bl	80005f8 <__aeabi_dmul>
 8005f2a:	4652      	mov	r2, sl
 8005f2c:	465b      	mov	r3, fp
 8005f2e:	f7fa fde9 	bl	8000b04 <__aeabi_dcmpge>
 8005f32:	9e03      	ldr	r6, [sp, #12]
 8005f34:	4637      	mov	r7, r6
 8005f36:	2800      	cmp	r0, #0
 8005f38:	f040 8245 	bne.w	80063c6 <_dtoa_r+0x93e>
 8005f3c:	9d01      	ldr	r5, [sp, #4]
 8005f3e:	2331      	movs	r3, #49	; 0x31
 8005f40:	f805 3b01 	strb.w	r3, [r5], #1
 8005f44:	9b00      	ldr	r3, [sp, #0]
 8005f46:	3301      	adds	r3, #1
 8005f48:	9300      	str	r3, [sp, #0]
 8005f4a:	e240      	b.n	80063ce <_dtoa_r+0x946>
 8005f4c:	07f2      	lsls	r2, r6, #31
 8005f4e:	d505      	bpl.n	8005f5c <_dtoa_r+0x4d4>
 8005f50:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005f54:	f7fa fb50 	bl	80005f8 <__aeabi_dmul>
 8005f58:	3501      	adds	r5, #1
 8005f5a:	2301      	movs	r3, #1
 8005f5c:	1076      	asrs	r6, r6, #1
 8005f5e:	3708      	adds	r7, #8
 8005f60:	e777      	b.n	8005e52 <_dtoa_r+0x3ca>
 8005f62:	2502      	movs	r5, #2
 8005f64:	e779      	b.n	8005e5a <_dtoa_r+0x3d2>
 8005f66:	9f00      	ldr	r7, [sp, #0]
 8005f68:	9e03      	ldr	r6, [sp, #12]
 8005f6a:	e794      	b.n	8005e96 <_dtoa_r+0x40e>
 8005f6c:	9901      	ldr	r1, [sp, #4]
 8005f6e:	4b4c      	ldr	r3, [pc, #304]	; (80060a0 <_dtoa_r+0x618>)
 8005f70:	4431      	add	r1, r6
 8005f72:	910d      	str	r1, [sp, #52]	; 0x34
 8005f74:	9908      	ldr	r1, [sp, #32]
 8005f76:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8005f7a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005f7e:	2900      	cmp	r1, #0
 8005f80:	d043      	beq.n	800600a <_dtoa_r+0x582>
 8005f82:	494d      	ldr	r1, [pc, #308]	; (80060b8 <_dtoa_r+0x630>)
 8005f84:	2000      	movs	r0, #0
 8005f86:	f7fa fc61 	bl	800084c <__aeabi_ddiv>
 8005f8a:	4652      	mov	r2, sl
 8005f8c:	465b      	mov	r3, fp
 8005f8e:	f7fa f97b 	bl	8000288 <__aeabi_dsub>
 8005f92:	9d01      	ldr	r5, [sp, #4]
 8005f94:	4682      	mov	sl, r0
 8005f96:	468b      	mov	fp, r1
 8005f98:	4649      	mov	r1, r9
 8005f9a:	4640      	mov	r0, r8
 8005f9c:	f7fa fddc 	bl	8000b58 <__aeabi_d2iz>
 8005fa0:	4606      	mov	r6, r0
 8005fa2:	f7fa fabf 	bl	8000524 <__aeabi_i2d>
 8005fa6:	4602      	mov	r2, r0
 8005fa8:	460b      	mov	r3, r1
 8005faa:	4640      	mov	r0, r8
 8005fac:	4649      	mov	r1, r9
 8005fae:	f7fa f96b 	bl	8000288 <__aeabi_dsub>
 8005fb2:	3630      	adds	r6, #48	; 0x30
 8005fb4:	f805 6b01 	strb.w	r6, [r5], #1
 8005fb8:	4652      	mov	r2, sl
 8005fba:	465b      	mov	r3, fp
 8005fbc:	4680      	mov	r8, r0
 8005fbe:	4689      	mov	r9, r1
 8005fc0:	f7fa fd8c 	bl	8000adc <__aeabi_dcmplt>
 8005fc4:	2800      	cmp	r0, #0
 8005fc6:	d163      	bne.n	8006090 <_dtoa_r+0x608>
 8005fc8:	4642      	mov	r2, r8
 8005fca:	464b      	mov	r3, r9
 8005fcc:	4936      	ldr	r1, [pc, #216]	; (80060a8 <_dtoa_r+0x620>)
 8005fce:	2000      	movs	r0, #0
 8005fd0:	f7fa f95a 	bl	8000288 <__aeabi_dsub>
 8005fd4:	4652      	mov	r2, sl
 8005fd6:	465b      	mov	r3, fp
 8005fd8:	f7fa fd80 	bl	8000adc <__aeabi_dcmplt>
 8005fdc:	2800      	cmp	r0, #0
 8005fde:	f040 80b5 	bne.w	800614c <_dtoa_r+0x6c4>
 8005fe2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005fe4:	429d      	cmp	r5, r3
 8005fe6:	d081      	beq.n	8005eec <_dtoa_r+0x464>
 8005fe8:	4b30      	ldr	r3, [pc, #192]	; (80060ac <_dtoa_r+0x624>)
 8005fea:	2200      	movs	r2, #0
 8005fec:	4650      	mov	r0, sl
 8005fee:	4659      	mov	r1, fp
 8005ff0:	f7fa fb02 	bl	80005f8 <__aeabi_dmul>
 8005ff4:	4b2d      	ldr	r3, [pc, #180]	; (80060ac <_dtoa_r+0x624>)
 8005ff6:	4682      	mov	sl, r0
 8005ff8:	468b      	mov	fp, r1
 8005ffa:	4640      	mov	r0, r8
 8005ffc:	4649      	mov	r1, r9
 8005ffe:	2200      	movs	r2, #0
 8006000:	f7fa fafa 	bl	80005f8 <__aeabi_dmul>
 8006004:	4680      	mov	r8, r0
 8006006:	4689      	mov	r9, r1
 8006008:	e7c6      	b.n	8005f98 <_dtoa_r+0x510>
 800600a:	4650      	mov	r0, sl
 800600c:	4659      	mov	r1, fp
 800600e:	f7fa faf3 	bl	80005f8 <__aeabi_dmul>
 8006012:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006014:	9d01      	ldr	r5, [sp, #4]
 8006016:	930f      	str	r3, [sp, #60]	; 0x3c
 8006018:	4682      	mov	sl, r0
 800601a:	468b      	mov	fp, r1
 800601c:	4649      	mov	r1, r9
 800601e:	4640      	mov	r0, r8
 8006020:	f7fa fd9a 	bl	8000b58 <__aeabi_d2iz>
 8006024:	4606      	mov	r6, r0
 8006026:	f7fa fa7d 	bl	8000524 <__aeabi_i2d>
 800602a:	3630      	adds	r6, #48	; 0x30
 800602c:	4602      	mov	r2, r0
 800602e:	460b      	mov	r3, r1
 8006030:	4640      	mov	r0, r8
 8006032:	4649      	mov	r1, r9
 8006034:	f7fa f928 	bl	8000288 <__aeabi_dsub>
 8006038:	f805 6b01 	strb.w	r6, [r5], #1
 800603c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800603e:	429d      	cmp	r5, r3
 8006040:	4680      	mov	r8, r0
 8006042:	4689      	mov	r9, r1
 8006044:	f04f 0200 	mov.w	r2, #0
 8006048:	d124      	bne.n	8006094 <_dtoa_r+0x60c>
 800604a:	4b1b      	ldr	r3, [pc, #108]	; (80060b8 <_dtoa_r+0x630>)
 800604c:	4650      	mov	r0, sl
 800604e:	4659      	mov	r1, fp
 8006050:	f7fa f91c 	bl	800028c <__adddf3>
 8006054:	4602      	mov	r2, r0
 8006056:	460b      	mov	r3, r1
 8006058:	4640      	mov	r0, r8
 800605a:	4649      	mov	r1, r9
 800605c:	f7fa fd5c 	bl	8000b18 <__aeabi_dcmpgt>
 8006060:	2800      	cmp	r0, #0
 8006062:	d173      	bne.n	800614c <_dtoa_r+0x6c4>
 8006064:	4652      	mov	r2, sl
 8006066:	465b      	mov	r3, fp
 8006068:	4913      	ldr	r1, [pc, #76]	; (80060b8 <_dtoa_r+0x630>)
 800606a:	2000      	movs	r0, #0
 800606c:	f7fa f90c 	bl	8000288 <__aeabi_dsub>
 8006070:	4602      	mov	r2, r0
 8006072:	460b      	mov	r3, r1
 8006074:	4640      	mov	r0, r8
 8006076:	4649      	mov	r1, r9
 8006078:	f7fa fd30 	bl	8000adc <__aeabi_dcmplt>
 800607c:	2800      	cmp	r0, #0
 800607e:	f43f af35 	beq.w	8005eec <_dtoa_r+0x464>
 8006082:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8006084:	1e6b      	subs	r3, r5, #1
 8006086:	930f      	str	r3, [sp, #60]	; 0x3c
 8006088:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800608c:	2b30      	cmp	r3, #48	; 0x30
 800608e:	d0f8      	beq.n	8006082 <_dtoa_r+0x5fa>
 8006090:	9700      	str	r7, [sp, #0]
 8006092:	e049      	b.n	8006128 <_dtoa_r+0x6a0>
 8006094:	4b05      	ldr	r3, [pc, #20]	; (80060ac <_dtoa_r+0x624>)
 8006096:	f7fa faaf 	bl	80005f8 <__aeabi_dmul>
 800609a:	4680      	mov	r8, r0
 800609c:	4689      	mov	r9, r1
 800609e:	e7bd      	b.n	800601c <_dtoa_r+0x594>
 80060a0:	0800ac68 	.word	0x0800ac68
 80060a4:	0800ac40 	.word	0x0800ac40
 80060a8:	3ff00000 	.word	0x3ff00000
 80060ac:	40240000 	.word	0x40240000
 80060b0:	401c0000 	.word	0x401c0000
 80060b4:	40140000 	.word	0x40140000
 80060b8:	3fe00000 	.word	0x3fe00000
 80060bc:	9d01      	ldr	r5, [sp, #4]
 80060be:	4656      	mov	r6, sl
 80060c0:	465f      	mov	r7, fp
 80060c2:	4642      	mov	r2, r8
 80060c4:	464b      	mov	r3, r9
 80060c6:	4630      	mov	r0, r6
 80060c8:	4639      	mov	r1, r7
 80060ca:	f7fa fbbf 	bl	800084c <__aeabi_ddiv>
 80060ce:	f7fa fd43 	bl	8000b58 <__aeabi_d2iz>
 80060d2:	4682      	mov	sl, r0
 80060d4:	f7fa fa26 	bl	8000524 <__aeabi_i2d>
 80060d8:	4642      	mov	r2, r8
 80060da:	464b      	mov	r3, r9
 80060dc:	f7fa fa8c 	bl	80005f8 <__aeabi_dmul>
 80060e0:	4602      	mov	r2, r0
 80060e2:	460b      	mov	r3, r1
 80060e4:	4630      	mov	r0, r6
 80060e6:	4639      	mov	r1, r7
 80060e8:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 80060ec:	f7fa f8cc 	bl	8000288 <__aeabi_dsub>
 80060f0:	f805 6b01 	strb.w	r6, [r5], #1
 80060f4:	9e01      	ldr	r6, [sp, #4]
 80060f6:	9f03      	ldr	r7, [sp, #12]
 80060f8:	1bae      	subs	r6, r5, r6
 80060fa:	42b7      	cmp	r7, r6
 80060fc:	4602      	mov	r2, r0
 80060fe:	460b      	mov	r3, r1
 8006100:	d135      	bne.n	800616e <_dtoa_r+0x6e6>
 8006102:	f7fa f8c3 	bl	800028c <__adddf3>
 8006106:	4642      	mov	r2, r8
 8006108:	464b      	mov	r3, r9
 800610a:	4606      	mov	r6, r0
 800610c:	460f      	mov	r7, r1
 800610e:	f7fa fd03 	bl	8000b18 <__aeabi_dcmpgt>
 8006112:	b9d0      	cbnz	r0, 800614a <_dtoa_r+0x6c2>
 8006114:	4642      	mov	r2, r8
 8006116:	464b      	mov	r3, r9
 8006118:	4630      	mov	r0, r6
 800611a:	4639      	mov	r1, r7
 800611c:	f7fa fcd4 	bl	8000ac8 <__aeabi_dcmpeq>
 8006120:	b110      	cbz	r0, 8006128 <_dtoa_r+0x6a0>
 8006122:	f01a 0f01 	tst.w	sl, #1
 8006126:	d110      	bne.n	800614a <_dtoa_r+0x6c2>
 8006128:	4620      	mov	r0, r4
 800612a:	ee18 1a10 	vmov	r1, s16
 800612e:	f000 faf7 	bl	8006720 <_Bfree>
 8006132:	2300      	movs	r3, #0
 8006134:	9800      	ldr	r0, [sp, #0]
 8006136:	702b      	strb	r3, [r5, #0]
 8006138:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800613a:	3001      	adds	r0, #1
 800613c:	6018      	str	r0, [r3, #0]
 800613e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006140:	2b00      	cmp	r3, #0
 8006142:	f43f acf1 	beq.w	8005b28 <_dtoa_r+0xa0>
 8006146:	601d      	str	r5, [r3, #0]
 8006148:	e4ee      	b.n	8005b28 <_dtoa_r+0xa0>
 800614a:	9f00      	ldr	r7, [sp, #0]
 800614c:	462b      	mov	r3, r5
 800614e:	461d      	mov	r5, r3
 8006150:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006154:	2a39      	cmp	r2, #57	; 0x39
 8006156:	d106      	bne.n	8006166 <_dtoa_r+0x6de>
 8006158:	9a01      	ldr	r2, [sp, #4]
 800615a:	429a      	cmp	r2, r3
 800615c:	d1f7      	bne.n	800614e <_dtoa_r+0x6c6>
 800615e:	9901      	ldr	r1, [sp, #4]
 8006160:	2230      	movs	r2, #48	; 0x30
 8006162:	3701      	adds	r7, #1
 8006164:	700a      	strb	r2, [r1, #0]
 8006166:	781a      	ldrb	r2, [r3, #0]
 8006168:	3201      	adds	r2, #1
 800616a:	701a      	strb	r2, [r3, #0]
 800616c:	e790      	b.n	8006090 <_dtoa_r+0x608>
 800616e:	4ba6      	ldr	r3, [pc, #664]	; (8006408 <_dtoa_r+0x980>)
 8006170:	2200      	movs	r2, #0
 8006172:	f7fa fa41 	bl	80005f8 <__aeabi_dmul>
 8006176:	2200      	movs	r2, #0
 8006178:	2300      	movs	r3, #0
 800617a:	4606      	mov	r6, r0
 800617c:	460f      	mov	r7, r1
 800617e:	f7fa fca3 	bl	8000ac8 <__aeabi_dcmpeq>
 8006182:	2800      	cmp	r0, #0
 8006184:	d09d      	beq.n	80060c2 <_dtoa_r+0x63a>
 8006186:	e7cf      	b.n	8006128 <_dtoa_r+0x6a0>
 8006188:	9a08      	ldr	r2, [sp, #32]
 800618a:	2a00      	cmp	r2, #0
 800618c:	f000 80d7 	beq.w	800633e <_dtoa_r+0x8b6>
 8006190:	9a06      	ldr	r2, [sp, #24]
 8006192:	2a01      	cmp	r2, #1
 8006194:	f300 80ba 	bgt.w	800630c <_dtoa_r+0x884>
 8006198:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800619a:	2a00      	cmp	r2, #0
 800619c:	f000 80b2 	beq.w	8006304 <_dtoa_r+0x87c>
 80061a0:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80061a4:	9e07      	ldr	r6, [sp, #28]
 80061a6:	9d04      	ldr	r5, [sp, #16]
 80061a8:	9a04      	ldr	r2, [sp, #16]
 80061aa:	441a      	add	r2, r3
 80061ac:	9204      	str	r2, [sp, #16]
 80061ae:	9a05      	ldr	r2, [sp, #20]
 80061b0:	2101      	movs	r1, #1
 80061b2:	441a      	add	r2, r3
 80061b4:	4620      	mov	r0, r4
 80061b6:	9205      	str	r2, [sp, #20]
 80061b8:	f000 fb6a 	bl	8006890 <__i2b>
 80061bc:	4607      	mov	r7, r0
 80061be:	2d00      	cmp	r5, #0
 80061c0:	dd0c      	ble.n	80061dc <_dtoa_r+0x754>
 80061c2:	9b05      	ldr	r3, [sp, #20]
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	dd09      	ble.n	80061dc <_dtoa_r+0x754>
 80061c8:	42ab      	cmp	r3, r5
 80061ca:	9a04      	ldr	r2, [sp, #16]
 80061cc:	bfa8      	it	ge
 80061ce:	462b      	movge	r3, r5
 80061d0:	1ad2      	subs	r2, r2, r3
 80061d2:	9204      	str	r2, [sp, #16]
 80061d4:	9a05      	ldr	r2, [sp, #20]
 80061d6:	1aed      	subs	r5, r5, r3
 80061d8:	1ad3      	subs	r3, r2, r3
 80061da:	9305      	str	r3, [sp, #20]
 80061dc:	9b07      	ldr	r3, [sp, #28]
 80061de:	b31b      	cbz	r3, 8006228 <_dtoa_r+0x7a0>
 80061e0:	9b08      	ldr	r3, [sp, #32]
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	f000 80af 	beq.w	8006346 <_dtoa_r+0x8be>
 80061e8:	2e00      	cmp	r6, #0
 80061ea:	dd13      	ble.n	8006214 <_dtoa_r+0x78c>
 80061ec:	4639      	mov	r1, r7
 80061ee:	4632      	mov	r2, r6
 80061f0:	4620      	mov	r0, r4
 80061f2:	f000 fc0d 	bl	8006a10 <__pow5mult>
 80061f6:	ee18 2a10 	vmov	r2, s16
 80061fa:	4601      	mov	r1, r0
 80061fc:	4607      	mov	r7, r0
 80061fe:	4620      	mov	r0, r4
 8006200:	f000 fb5c 	bl	80068bc <__multiply>
 8006204:	ee18 1a10 	vmov	r1, s16
 8006208:	4680      	mov	r8, r0
 800620a:	4620      	mov	r0, r4
 800620c:	f000 fa88 	bl	8006720 <_Bfree>
 8006210:	ee08 8a10 	vmov	s16, r8
 8006214:	9b07      	ldr	r3, [sp, #28]
 8006216:	1b9a      	subs	r2, r3, r6
 8006218:	d006      	beq.n	8006228 <_dtoa_r+0x7a0>
 800621a:	ee18 1a10 	vmov	r1, s16
 800621e:	4620      	mov	r0, r4
 8006220:	f000 fbf6 	bl	8006a10 <__pow5mult>
 8006224:	ee08 0a10 	vmov	s16, r0
 8006228:	2101      	movs	r1, #1
 800622a:	4620      	mov	r0, r4
 800622c:	f000 fb30 	bl	8006890 <__i2b>
 8006230:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006232:	2b00      	cmp	r3, #0
 8006234:	4606      	mov	r6, r0
 8006236:	f340 8088 	ble.w	800634a <_dtoa_r+0x8c2>
 800623a:	461a      	mov	r2, r3
 800623c:	4601      	mov	r1, r0
 800623e:	4620      	mov	r0, r4
 8006240:	f000 fbe6 	bl	8006a10 <__pow5mult>
 8006244:	9b06      	ldr	r3, [sp, #24]
 8006246:	2b01      	cmp	r3, #1
 8006248:	4606      	mov	r6, r0
 800624a:	f340 8081 	ble.w	8006350 <_dtoa_r+0x8c8>
 800624e:	f04f 0800 	mov.w	r8, #0
 8006252:	6933      	ldr	r3, [r6, #16]
 8006254:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8006258:	6918      	ldr	r0, [r3, #16]
 800625a:	f000 fac9 	bl	80067f0 <__hi0bits>
 800625e:	f1c0 0020 	rsb	r0, r0, #32
 8006262:	9b05      	ldr	r3, [sp, #20]
 8006264:	4418      	add	r0, r3
 8006266:	f010 001f 	ands.w	r0, r0, #31
 800626a:	f000 8092 	beq.w	8006392 <_dtoa_r+0x90a>
 800626e:	f1c0 0320 	rsb	r3, r0, #32
 8006272:	2b04      	cmp	r3, #4
 8006274:	f340 808a 	ble.w	800638c <_dtoa_r+0x904>
 8006278:	f1c0 001c 	rsb	r0, r0, #28
 800627c:	9b04      	ldr	r3, [sp, #16]
 800627e:	4403      	add	r3, r0
 8006280:	9304      	str	r3, [sp, #16]
 8006282:	9b05      	ldr	r3, [sp, #20]
 8006284:	4403      	add	r3, r0
 8006286:	4405      	add	r5, r0
 8006288:	9305      	str	r3, [sp, #20]
 800628a:	9b04      	ldr	r3, [sp, #16]
 800628c:	2b00      	cmp	r3, #0
 800628e:	dd07      	ble.n	80062a0 <_dtoa_r+0x818>
 8006290:	ee18 1a10 	vmov	r1, s16
 8006294:	461a      	mov	r2, r3
 8006296:	4620      	mov	r0, r4
 8006298:	f000 fc14 	bl	8006ac4 <__lshift>
 800629c:	ee08 0a10 	vmov	s16, r0
 80062a0:	9b05      	ldr	r3, [sp, #20]
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	dd05      	ble.n	80062b2 <_dtoa_r+0x82a>
 80062a6:	4631      	mov	r1, r6
 80062a8:	461a      	mov	r2, r3
 80062aa:	4620      	mov	r0, r4
 80062ac:	f000 fc0a 	bl	8006ac4 <__lshift>
 80062b0:	4606      	mov	r6, r0
 80062b2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80062b4:	2b00      	cmp	r3, #0
 80062b6:	d06e      	beq.n	8006396 <_dtoa_r+0x90e>
 80062b8:	ee18 0a10 	vmov	r0, s16
 80062bc:	4631      	mov	r1, r6
 80062be:	f000 fc71 	bl	8006ba4 <__mcmp>
 80062c2:	2800      	cmp	r0, #0
 80062c4:	da67      	bge.n	8006396 <_dtoa_r+0x90e>
 80062c6:	9b00      	ldr	r3, [sp, #0]
 80062c8:	3b01      	subs	r3, #1
 80062ca:	ee18 1a10 	vmov	r1, s16
 80062ce:	9300      	str	r3, [sp, #0]
 80062d0:	220a      	movs	r2, #10
 80062d2:	2300      	movs	r3, #0
 80062d4:	4620      	mov	r0, r4
 80062d6:	f000 fa45 	bl	8006764 <__multadd>
 80062da:	9b08      	ldr	r3, [sp, #32]
 80062dc:	ee08 0a10 	vmov	s16, r0
 80062e0:	2b00      	cmp	r3, #0
 80062e2:	f000 81b1 	beq.w	8006648 <_dtoa_r+0xbc0>
 80062e6:	2300      	movs	r3, #0
 80062e8:	4639      	mov	r1, r7
 80062ea:	220a      	movs	r2, #10
 80062ec:	4620      	mov	r0, r4
 80062ee:	f000 fa39 	bl	8006764 <__multadd>
 80062f2:	9b02      	ldr	r3, [sp, #8]
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	4607      	mov	r7, r0
 80062f8:	f300 808e 	bgt.w	8006418 <_dtoa_r+0x990>
 80062fc:	9b06      	ldr	r3, [sp, #24]
 80062fe:	2b02      	cmp	r3, #2
 8006300:	dc51      	bgt.n	80063a6 <_dtoa_r+0x91e>
 8006302:	e089      	b.n	8006418 <_dtoa_r+0x990>
 8006304:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006306:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800630a:	e74b      	b.n	80061a4 <_dtoa_r+0x71c>
 800630c:	9b03      	ldr	r3, [sp, #12]
 800630e:	1e5e      	subs	r6, r3, #1
 8006310:	9b07      	ldr	r3, [sp, #28]
 8006312:	42b3      	cmp	r3, r6
 8006314:	bfbf      	itttt	lt
 8006316:	9b07      	ldrlt	r3, [sp, #28]
 8006318:	9607      	strlt	r6, [sp, #28]
 800631a:	1af2      	sublt	r2, r6, r3
 800631c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800631e:	bfb6      	itet	lt
 8006320:	189b      	addlt	r3, r3, r2
 8006322:	1b9e      	subge	r6, r3, r6
 8006324:	930a      	strlt	r3, [sp, #40]	; 0x28
 8006326:	9b03      	ldr	r3, [sp, #12]
 8006328:	bfb8      	it	lt
 800632a:	2600      	movlt	r6, #0
 800632c:	2b00      	cmp	r3, #0
 800632e:	bfb7      	itett	lt
 8006330:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8006334:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8006338:	1a9d      	sublt	r5, r3, r2
 800633a:	2300      	movlt	r3, #0
 800633c:	e734      	b.n	80061a8 <_dtoa_r+0x720>
 800633e:	9e07      	ldr	r6, [sp, #28]
 8006340:	9d04      	ldr	r5, [sp, #16]
 8006342:	9f08      	ldr	r7, [sp, #32]
 8006344:	e73b      	b.n	80061be <_dtoa_r+0x736>
 8006346:	9a07      	ldr	r2, [sp, #28]
 8006348:	e767      	b.n	800621a <_dtoa_r+0x792>
 800634a:	9b06      	ldr	r3, [sp, #24]
 800634c:	2b01      	cmp	r3, #1
 800634e:	dc18      	bgt.n	8006382 <_dtoa_r+0x8fa>
 8006350:	f1ba 0f00 	cmp.w	sl, #0
 8006354:	d115      	bne.n	8006382 <_dtoa_r+0x8fa>
 8006356:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800635a:	b993      	cbnz	r3, 8006382 <_dtoa_r+0x8fa>
 800635c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8006360:	0d1b      	lsrs	r3, r3, #20
 8006362:	051b      	lsls	r3, r3, #20
 8006364:	b183      	cbz	r3, 8006388 <_dtoa_r+0x900>
 8006366:	9b04      	ldr	r3, [sp, #16]
 8006368:	3301      	adds	r3, #1
 800636a:	9304      	str	r3, [sp, #16]
 800636c:	9b05      	ldr	r3, [sp, #20]
 800636e:	3301      	adds	r3, #1
 8006370:	9305      	str	r3, [sp, #20]
 8006372:	f04f 0801 	mov.w	r8, #1
 8006376:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006378:	2b00      	cmp	r3, #0
 800637a:	f47f af6a 	bne.w	8006252 <_dtoa_r+0x7ca>
 800637e:	2001      	movs	r0, #1
 8006380:	e76f      	b.n	8006262 <_dtoa_r+0x7da>
 8006382:	f04f 0800 	mov.w	r8, #0
 8006386:	e7f6      	b.n	8006376 <_dtoa_r+0x8ee>
 8006388:	4698      	mov	r8, r3
 800638a:	e7f4      	b.n	8006376 <_dtoa_r+0x8ee>
 800638c:	f43f af7d 	beq.w	800628a <_dtoa_r+0x802>
 8006390:	4618      	mov	r0, r3
 8006392:	301c      	adds	r0, #28
 8006394:	e772      	b.n	800627c <_dtoa_r+0x7f4>
 8006396:	9b03      	ldr	r3, [sp, #12]
 8006398:	2b00      	cmp	r3, #0
 800639a:	dc37      	bgt.n	800640c <_dtoa_r+0x984>
 800639c:	9b06      	ldr	r3, [sp, #24]
 800639e:	2b02      	cmp	r3, #2
 80063a0:	dd34      	ble.n	800640c <_dtoa_r+0x984>
 80063a2:	9b03      	ldr	r3, [sp, #12]
 80063a4:	9302      	str	r3, [sp, #8]
 80063a6:	9b02      	ldr	r3, [sp, #8]
 80063a8:	b96b      	cbnz	r3, 80063c6 <_dtoa_r+0x93e>
 80063aa:	4631      	mov	r1, r6
 80063ac:	2205      	movs	r2, #5
 80063ae:	4620      	mov	r0, r4
 80063b0:	f000 f9d8 	bl	8006764 <__multadd>
 80063b4:	4601      	mov	r1, r0
 80063b6:	4606      	mov	r6, r0
 80063b8:	ee18 0a10 	vmov	r0, s16
 80063bc:	f000 fbf2 	bl	8006ba4 <__mcmp>
 80063c0:	2800      	cmp	r0, #0
 80063c2:	f73f adbb 	bgt.w	8005f3c <_dtoa_r+0x4b4>
 80063c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80063c8:	9d01      	ldr	r5, [sp, #4]
 80063ca:	43db      	mvns	r3, r3
 80063cc:	9300      	str	r3, [sp, #0]
 80063ce:	f04f 0800 	mov.w	r8, #0
 80063d2:	4631      	mov	r1, r6
 80063d4:	4620      	mov	r0, r4
 80063d6:	f000 f9a3 	bl	8006720 <_Bfree>
 80063da:	2f00      	cmp	r7, #0
 80063dc:	f43f aea4 	beq.w	8006128 <_dtoa_r+0x6a0>
 80063e0:	f1b8 0f00 	cmp.w	r8, #0
 80063e4:	d005      	beq.n	80063f2 <_dtoa_r+0x96a>
 80063e6:	45b8      	cmp	r8, r7
 80063e8:	d003      	beq.n	80063f2 <_dtoa_r+0x96a>
 80063ea:	4641      	mov	r1, r8
 80063ec:	4620      	mov	r0, r4
 80063ee:	f000 f997 	bl	8006720 <_Bfree>
 80063f2:	4639      	mov	r1, r7
 80063f4:	4620      	mov	r0, r4
 80063f6:	f000 f993 	bl	8006720 <_Bfree>
 80063fa:	e695      	b.n	8006128 <_dtoa_r+0x6a0>
 80063fc:	2600      	movs	r6, #0
 80063fe:	4637      	mov	r7, r6
 8006400:	e7e1      	b.n	80063c6 <_dtoa_r+0x93e>
 8006402:	9700      	str	r7, [sp, #0]
 8006404:	4637      	mov	r7, r6
 8006406:	e599      	b.n	8005f3c <_dtoa_r+0x4b4>
 8006408:	40240000 	.word	0x40240000
 800640c:	9b08      	ldr	r3, [sp, #32]
 800640e:	2b00      	cmp	r3, #0
 8006410:	f000 80ca 	beq.w	80065a8 <_dtoa_r+0xb20>
 8006414:	9b03      	ldr	r3, [sp, #12]
 8006416:	9302      	str	r3, [sp, #8]
 8006418:	2d00      	cmp	r5, #0
 800641a:	dd05      	ble.n	8006428 <_dtoa_r+0x9a0>
 800641c:	4639      	mov	r1, r7
 800641e:	462a      	mov	r2, r5
 8006420:	4620      	mov	r0, r4
 8006422:	f000 fb4f 	bl	8006ac4 <__lshift>
 8006426:	4607      	mov	r7, r0
 8006428:	f1b8 0f00 	cmp.w	r8, #0
 800642c:	d05b      	beq.n	80064e6 <_dtoa_r+0xa5e>
 800642e:	6879      	ldr	r1, [r7, #4]
 8006430:	4620      	mov	r0, r4
 8006432:	f000 f935 	bl	80066a0 <_Balloc>
 8006436:	4605      	mov	r5, r0
 8006438:	b928      	cbnz	r0, 8006446 <_dtoa_r+0x9be>
 800643a:	4b87      	ldr	r3, [pc, #540]	; (8006658 <_dtoa_r+0xbd0>)
 800643c:	4602      	mov	r2, r0
 800643e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8006442:	f7ff bb3b 	b.w	8005abc <_dtoa_r+0x34>
 8006446:	693a      	ldr	r2, [r7, #16]
 8006448:	3202      	adds	r2, #2
 800644a:	0092      	lsls	r2, r2, #2
 800644c:	f107 010c 	add.w	r1, r7, #12
 8006450:	300c      	adds	r0, #12
 8006452:	f7fe fa4f 	bl	80048f4 <memcpy>
 8006456:	2201      	movs	r2, #1
 8006458:	4629      	mov	r1, r5
 800645a:	4620      	mov	r0, r4
 800645c:	f000 fb32 	bl	8006ac4 <__lshift>
 8006460:	9b01      	ldr	r3, [sp, #4]
 8006462:	f103 0901 	add.w	r9, r3, #1
 8006466:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800646a:	4413      	add	r3, r2
 800646c:	9305      	str	r3, [sp, #20]
 800646e:	f00a 0301 	and.w	r3, sl, #1
 8006472:	46b8      	mov	r8, r7
 8006474:	9304      	str	r3, [sp, #16]
 8006476:	4607      	mov	r7, r0
 8006478:	4631      	mov	r1, r6
 800647a:	ee18 0a10 	vmov	r0, s16
 800647e:	f7ff fa77 	bl	8005970 <quorem>
 8006482:	4641      	mov	r1, r8
 8006484:	9002      	str	r0, [sp, #8]
 8006486:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800648a:	ee18 0a10 	vmov	r0, s16
 800648e:	f000 fb89 	bl	8006ba4 <__mcmp>
 8006492:	463a      	mov	r2, r7
 8006494:	9003      	str	r0, [sp, #12]
 8006496:	4631      	mov	r1, r6
 8006498:	4620      	mov	r0, r4
 800649a:	f000 fb9f 	bl	8006bdc <__mdiff>
 800649e:	68c2      	ldr	r2, [r0, #12]
 80064a0:	f109 3bff 	add.w	fp, r9, #4294967295
 80064a4:	4605      	mov	r5, r0
 80064a6:	bb02      	cbnz	r2, 80064ea <_dtoa_r+0xa62>
 80064a8:	4601      	mov	r1, r0
 80064aa:	ee18 0a10 	vmov	r0, s16
 80064ae:	f000 fb79 	bl	8006ba4 <__mcmp>
 80064b2:	4602      	mov	r2, r0
 80064b4:	4629      	mov	r1, r5
 80064b6:	4620      	mov	r0, r4
 80064b8:	9207      	str	r2, [sp, #28]
 80064ba:	f000 f931 	bl	8006720 <_Bfree>
 80064be:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 80064c2:	ea43 0102 	orr.w	r1, r3, r2
 80064c6:	9b04      	ldr	r3, [sp, #16]
 80064c8:	430b      	orrs	r3, r1
 80064ca:	464d      	mov	r5, r9
 80064cc:	d10f      	bne.n	80064ee <_dtoa_r+0xa66>
 80064ce:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80064d2:	d02a      	beq.n	800652a <_dtoa_r+0xaa2>
 80064d4:	9b03      	ldr	r3, [sp, #12]
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	dd02      	ble.n	80064e0 <_dtoa_r+0xa58>
 80064da:	9b02      	ldr	r3, [sp, #8]
 80064dc:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 80064e0:	f88b a000 	strb.w	sl, [fp]
 80064e4:	e775      	b.n	80063d2 <_dtoa_r+0x94a>
 80064e6:	4638      	mov	r0, r7
 80064e8:	e7ba      	b.n	8006460 <_dtoa_r+0x9d8>
 80064ea:	2201      	movs	r2, #1
 80064ec:	e7e2      	b.n	80064b4 <_dtoa_r+0xa2c>
 80064ee:	9b03      	ldr	r3, [sp, #12]
 80064f0:	2b00      	cmp	r3, #0
 80064f2:	db04      	blt.n	80064fe <_dtoa_r+0xa76>
 80064f4:	9906      	ldr	r1, [sp, #24]
 80064f6:	430b      	orrs	r3, r1
 80064f8:	9904      	ldr	r1, [sp, #16]
 80064fa:	430b      	orrs	r3, r1
 80064fc:	d122      	bne.n	8006544 <_dtoa_r+0xabc>
 80064fe:	2a00      	cmp	r2, #0
 8006500:	ddee      	ble.n	80064e0 <_dtoa_r+0xa58>
 8006502:	ee18 1a10 	vmov	r1, s16
 8006506:	2201      	movs	r2, #1
 8006508:	4620      	mov	r0, r4
 800650a:	f000 fadb 	bl	8006ac4 <__lshift>
 800650e:	4631      	mov	r1, r6
 8006510:	ee08 0a10 	vmov	s16, r0
 8006514:	f000 fb46 	bl	8006ba4 <__mcmp>
 8006518:	2800      	cmp	r0, #0
 800651a:	dc03      	bgt.n	8006524 <_dtoa_r+0xa9c>
 800651c:	d1e0      	bne.n	80064e0 <_dtoa_r+0xa58>
 800651e:	f01a 0f01 	tst.w	sl, #1
 8006522:	d0dd      	beq.n	80064e0 <_dtoa_r+0xa58>
 8006524:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8006528:	d1d7      	bne.n	80064da <_dtoa_r+0xa52>
 800652a:	2339      	movs	r3, #57	; 0x39
 800652c:	f88b 3000 	strb.w	r3, [fp]
 8006530:	462b      	mov	r3, r5
 8006532:	461d      	mov	r5, r3
 8006534:	3b01      	subs	r3, #1
 8006536:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800653a:	2a39      	cmp	r2, #57	; 0x39
 800653c:	d071      	beq.n	8006622 <_dtoa_r+0xb9a>
 800653e:	3201      	adds	r2, #1
 8006540:	701a      	strb	r2, [r3, #0]
 8006542:	e746      	b.n	80063d2 <_dtoa_r+0x94a>
 8006544:	2a00      	cmp	r2, #0
 8006546:	dd07      	ble.n	8006558 <_dtoa_r+0xad0>
 8006548:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800654c:	d0ed      	beq.n	800652a <_dtoa_r+0xaa2>
 800654e:	f10a 0301 	add.w	r3, sl, #1
 8006552:	f88b 3000 	strb.w	r3, [fp]
 8006556:	e73c      	b.n	80063d2 <_dtoa_r+0x94a>
 8006558:	9b05      	ldr	r3, [sp, #20]
 800655a:	f809 ac01 	strb.w	sl, [r9, #-1]
 800655e:	4599      	cmp	r9, r3
 8006560:	d047      	beq.n	80065f2 <_dtoa_r+0xb6a>
 8006562:	ee18 1a10 	vmov	r1, s16
 8006566:	2300      	movs	r3, #0
 8006568:	220a      	movs	r2, #10
 800656a:	4620      	mov	r0, r4
 800656c:	f000 f8fa 	bl	8006764 <__multadd>
 8006570:	45b8      	cmp	r8, r7
 8006572:	ee08 0a10 	vmov	s16, r0
 8006576:	f04f 0300 	mov.w	r3, #0
 800657a:	f04f 020a 	mov.w	r2, #10
 800657e:	4641      	mov	r1, r8
 8006580:	4620      	mov	r0, r4
 8006582:	d106      	bne.n	8006592 <_dtoa_r+0xb0a>
 8006584:	f000 f8ee 	bl	8006764 <__multadd>
 8006588:	4680      	mov	r8, r0
 800658a:	4607      	mov	r7, r0
 800658c:	f109 0901 	add.w	r9, r9, #1
 8006590:	e772      	b.n	8006478 <_dtoa_r+0x9f0>
 8006592:	f000 f8e7 	bl	8006764 <__multadd>
 8006596:	4639      	mov	r1, r7
 8006598:	4680      	mov	r8, r0
 800659a:	2300      	movs	r3, #0
 800659c:	220a      	movs	r2, #10
 800659e:	4620      	mov	r0, r4
 80065a0:	f000 f8e0 	bl	8006764 <__multadd>
 80065a4:	4607      	mov	r7, r0
 80065a6:	e7f1      	b.n	800658c <_dtoa_r+0xb04>
 80065a8:	9b03      	ldr	r3, [sp, #12]
 80065aa:	9302      	str	r3, [sp, #8]
 80065ac:	9d01      	ldr	r5, [sp, #4]
 80065ae:	ee18 0a10 	vmov	r0, s16
 80065b2:	4631      	mov	r1, r6
 80065b4:	f7ff f9dc 	bl	8005970 <quorem>
 80065b8:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80065bc:	9b01      	ldr	r3, [sp, #4]
 80065be:	f805 ab01 	strb.w	sl, [r5], #1
 80065c2:	1aea      	subs	r2, r5, r3
 80065c4:	9b02      	ldr	r3, [sp, #8]
 80065c6:	4293      	cmp	r3, r2
 80065c8:	dd09      	ble.n	80065de <_dtoa_r+0xb56>
 80065ca:	ee18 1a10 	vmov	r1, s16
 80065ce:	2300      	movs	r3, #0
 80065d0:	220a      	movs	r2, #10
 80065d2:	4620      	mov	r0, r4
 80065d4:	f000 f8c6 	bl	8006764 <__multadd>
 80065d8:	ee08 0a10 	vmov	s16, r0
 80065dc:	e7e7      	b.n	80065ae <_dtoa_r+0xb26>
 80065de:	9b02      	ldr	r3, [sp, #8]
 80065e0:	2b00      	cmp	r3, #0
 80065e2:	bfc8      	it	gt
 80065e4:	461d      	movgt	r5, r3
 80065e6:	9b01      	ldr	r3, [sp, #4]
 80065e8:	bfd8      	it	le
 80065ea:	2501      	movle	r5, #1
 80065ec:	441d      	add	r5, r3
 80065ee:	f04f 0800 	mov.w	r8, #0
 80065f2:	ee18 1a10 	vmov	r1, s16
 80065f6:	2201      	movs	r2, #1
 80065f8:	4620      	mov	r0, r4
 80065fa:	f000 fa63 	bl	8006ac4 <__lshift>
 80065fe:	4631      	mov	r1, r6
 8006600:	ee08 0a10 	vmov	s16, r0
 8006604:	f000 face 	bl	8006ba4 <__mcmp>
 8006608:	2800      	cmp	r0, #0
 800660a:	dc91      	bgt.n	8006530 <_dtoa_r+0xaa8>
 800660c:	d102      	bne.n	8006614 <_dtoa_r+0xb8c>
 800660e:	f01a 0f01 	tst.w	sl, #1
 8006612:	d18d      	bne.n	8006530 <_dtoa_r+0xaa8>
 8006614:	462b      	mov	r3, r5
 8006616:	461d      	mov	r5, r3
 8006618:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800661c:	2a30      	cmp	r2, #48	; 0x30
 800661e:	d0fa      	beq.n	8006616 <_dtoa_r+0xb8e>
 8006620:	e6d7      	b.n	80063d2 <_dtoa_r+0x94a>
 8006622:	9a01      	ldr	r2, [sp, #4]
 8006624:	429a      	cmp	r2, r3
 8006626:	d184      	bne.n	8006532 <_dtoa_r+0xaaa>
 8006628:	9b00      	ldr	r3, [sp, #0]
 800662a:	3301      	adds	r3, #1
 800662c:	9300      	str	r3, [sp, #0]
 800662e:	2331      	movs	r3, #49	; 0x31
 8006630:	7013      	strb	r3, [r2, #0]
 8006632:	e6ce      	b.n	80063d2 <_dtoa_r+0x94a>
 8006634:	4b09      	ldr	r3, [pc, #36]	; (800665c <_dtoa_r+0xbd4>)
 8006636:	f7ff ba95 	b.w	8005b64 <_dtoa_r+0xdc>
 800663a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800663c:	2b00      	cmp	r3, #0
 800663e:	f47f aa6e 	bne.w	8005b1e <_dtoa_r+0x96>
 8006642:	4b07      	ldr	r3, [pc, #28]	; (8006660 <_dtoa_r+0xbd8>)
 8006644:	f7ff ba8e 	b.w	8005b64 <_dtoa_r+0xdc>
 8006648:	9b02      	ldr	r3, [sp, #8]
 800664a:	2b00      	cmp	r3, #0
 800664c:	dcae      	bgt.n	80065ac <_dtoa_r+0xb24>
 800664e:	9b06      	ldr	r3, [sp, #24]
 8006650:	2b02      	cmp	r3, #2
 8006652:	f73f aea8 	bgt.w	80063a6 <_dtoa_r+0x91e>
 8006656:	e7a9      	b.n	80065ac <_dtoa_r+0xb24>
 8006658:	0800abc9 	.word	0x0800abc9
 800665c:	0800ab6c 	.word	0x0800ab6c
 8006660:	0800ab5f 	.word	0x0800ab5f

08006664 <_localeconv_r>:
 8006664:	4800      	ldr	r0, [pc, #0]	; (8006668 <_localeconv_r+0x4>)
 8006666:	4770      	bx	lr
 8006668:	20000168 	.word	0x20000168

0800666c <malloc>:
 800666c:	4b02      	ldr	r3, [pc, #8]	; (8006678 <malloc+0xc>)
 800666e:	4601      	mov	r1, r0
 8006670:	6818      	ldr	r0, [r3, #0]
 8006672:	f7fe b9c1 	b.w	80049f8 <_malloc_r>
 8006676:	bf00      	nop
 8006678:	20000014 	.word	0x20000014

0800667c <__ascii_mbtowc>:
 800667c:	b082      	sub	sp, #8
 800667e:	b901      	cbnz	r1, 8006682 <__ascii_mbtowc+0x6>
 8006680:	a901      	add	r1, sp, #4
 8006682:	b142      	cbz	r2, 8006696 <__ascii_mbtowc+0x1a>
 8006684:	b14b      	cbz	r3, 800669a <__ascii_mbtowc+0x1e>
 8006686:	7813      	ldrb	r3, [r2, #0]
 8006688:	600b      	str	r3, [r1, #0]
 800668a:	7812      	ldrb	r2, [r2, #0]
 800668c:	1e10      	subs	r0, r2, #0
 800668e:	bf18      	it	ne
 8006690:	2001      	movne	r0, #1
 8006692:	b002      	add	sp, #8
 8006694:	4770      	bx	lr
 8006696:	4610      	mov	r0, r2
 8006698:	e7fb      	b.n	8006692 <__ascii_mbtowc+0x16>
 800669a:	f06f 0001 	mvn.w	r0, #1
 800669e:	e7f8      	b.n	8006692 <__ascii_mbtowc+0x16>

080066a0 <_Balloc>:
 80066a0:	b570      	push	{r4, r5, r6, lr}
 80066a2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80066a4:	4604      	mov	r4, r0
 80066a6:	460d      	mov	r5, r1
 80066a8:	b976      	cbnz	r6, 80066c8 <_Balloc+0x28>
 80066aa:	2010      	movs	r0, #16
 80066ac:	f7ff ffde 	bl	800666c <malloc>
 80066b0:	4602      	mov	r2, r0
 80066b2:	6260      	str	r0, [r4, #36]	; 0x24
 80066b4:	b920      	cbnz	r0, 80066c0 <_Balloc+0x20>
 80066b6:	4b18      	ldr	r3, [pc, #96]	; (8006718 <_Balloc+0x78>)
 80066b8:	4818      	ldr	r0, [pc, #96]	; (800671c <_Balloc+0x7c>)
 80066ba:	2166      	movs	r1, #102	; 0x66
 80066bc:	f000 fd86 	bl	80071cc <__assert_func>
 80066c0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80066c4:	6006      	str	r6, [r0, #0]
 80066c6:	60c6      	str	r6, [r0, #12]
 80066c8:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80066ca:	68f3      	ldr	r3, [r6, #12]
 80066cc:	b183      	cbz	r3, 80066f0 <_Balloc+0x50>
 80066ce:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80066d0:	68db      	ldr	r3, [r3, #12]
 80066d2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80066d6:	b9b8      	cbnz	r0, 8006708 <_Balloc+0x68>
 80066d8:	2101      	movs	r1, #1
 80066da:	fa01 f605 	lsl.w	r6, r1, r5
 80066de:	1d72      	adds	r2, r6, #5
 80066e0:	0092      	lsls	r2, r2, #2
 80066e2:	4620      	mov	r0, r4
 80066e4:	f000 fb60 	bl	8006da8 <_calloc_r>
 80066e8:	b160      	cbz	r0, 8006704 <_Balloc+0x64>
 80066ea:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80066ee:	e00e      	b.n	800670e <_Balloc+0x6e>
 80066f0:	2221      	movs	r2, #33	; 0x21
 80066f2:	2104      	movs	r1, #4
 80066f4:	4620      	mov	r0, r4
 80066f6:	f000 fb57 	bl	8006da8 <_calloc_r>
 80066fa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80066fc:	60f0      	str	r0, [r6, #12]
 80066fe:	68db      	ldr	r3, [r3, #12]
 8006700:	2b00      	cmp	r3, #0
 8006702:	d1e4      	bne.n	80066ce <_Balloc+0x2e>
 8006704:	2000      	movs	r0, #0
 8006706:	bd70      	pop	{r4, r5, r6, pc}
 8006708:	6802      	ldr	r2, [r0, #0]
 800670a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800670e:	2300      	movs	r3, #0
 8006710:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006714:	e7f7      	b.n	8006706 <_Balloc+0x66>
 8006716:	bf00      	nop
 8006718:	0800aaec 	.word	0x0800aaec
 800671c:	0800abe4 	.word	0x0800abe4

08006720 <_Bfree>:
 8006720:	b570      	push	{r4, r5, r6, lr}
 8006722:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006724:	4605      	mov	r5, r0
 8006726:	460c      	mov	r4, r1
 8006728:	b976      	cbnz	r6, 8006748 <_Bfree+0x28>
 800672a:	2010      	movs	r0, #16
 800672c:	f7ff ff9e 	bl	800666c <malloc>
 8006730:	4602      	mov	r2, r0
 8006732:	6268      	str	r0, [r5, #36]	; 0x24
 8006734:	b920      	cbnz	r0, 8006740 <_Bfree+0x20>
 8006736:	4b09      	ldr	r3, [pc, #36]	; (800675c <_Bfree+0x3c>)
 8006738:	4809      	ldr	r0, [pc, #36]	; (8006760 <_Bfree+0x40>)
 800673a:	218a      	movs	r1, #138	; 0x8a
 800673c:	f000 fd46 	bl	80071cc <__assert_func>
 8006740:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006744:	6006      	str	r6, [r0, #0]
 8006746:	60c6      	str	r6, [r0, #12]
 8006748:	b13c      	cbz	r4, 800675a <_Bfree+0x3a>
 800674a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800674c:	6862      	ldr	r2, [r4, #4]
 800674e:	68db      	ldr	r3, [r3, #12]
 8006750:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006754:	6021      	str	r1, [r4, #0]
 8006756:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800675a:	bd70      	pop	{r4, r5, r6, pc}
 800675c:	0800aaec 	.word	0x0800aaec
 8006760:	0800abe4 	.word	0x0800abe4

08006764 <__multadd>:
 8006764:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006768:	690d      	ldr	r5, [r1, #16]
 800676a:	4607      	mov	r7, r0
 800676c:	460c      	mov	r4, r1
 800676e:	461e      	mov	r6, r3
 8006770:	f101 0c14 	add.w	ip, r1, #20
 8006774:	2000      	movs	r0, #0
 8006776:	f8dc 3000 	ldr.w	r3, [ip]
 800677a:	b299      	uxth	r1, r3
 800677c:	fb02 6101 	mla	r1, r2, r1, r6
 8006780:	0c1e      	lsrs	r6, r3, #16
 8006782:	0c0b      	lsrs	r3, r1, #16
 8006784:	fb02 3306 	mla	r3, r2, r6, r3
 8006788:	b289      	uxth	r1, r1
 800678a:	3001      	adds	r0, #1
 800678c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006790:	4285      	cmp	r5, r0
 8006792:	f84c 1b04 	str.w	r1, [ip], #4
 8006796:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800679a:	dcec      	bgt.n	8006776 <__multadd+0x12>
 800679c:	b30e      	cbz	r6, 80067e2 <__multadd+0x7e>
 800679e:	68a3      	ldr	r3, [r4, #8]
 80067a0:	42ab      	cmp	r3, r5
 80067a2:	dc19      	bgt.n	80067d8 <__multadd+0x74>
 80067a4:	6861      	ldr	r1, [r4, #4]
 80067a6:	4638      	mov	r0, r7
 80067a8:	3101      	adds	r1, #1
 80067aa:	f7ff ff79 	bl	80066a0 <_Balloc>
 80067ae:	4680      	mov	r8, r0
 80067b0:	b928      	cbnz	r0, 80067be <__multadd+0x5a>
 80067b2:	4602      	mov	r2, r0
 80067b4:	4b0c      	ldr	r3, [pc, #48]	; (80067e8 <__multadd+0x84>)
 80067b6:	480d      	ldr	r0, [pc, #52]	; (80067ec <__multadd+0x88>)
 80067b8:	21b5      	movs	r1, #181	; 0xb5
 80067ba:	f000 fd07 	bl	80071cc <__assert_func>
 80067be:	6922      	ldr	r2, [r4, #16]
 80067c0:	3202      	adds	r2, #2
 80067c2:	f104 010c 	add.w	r1, r4, #12
 80067c6:	0092      	lsls	r2, r2, #2
 80067c8:	300c      	adds	r0, #12
 80067ca:	f7fe f893 	bl	80048f4 <memcpy>
 80067ce:	4621      	mov	r1, r4
 80067d0:	4638      	mov	r0, r7
 80067d2:	f7ff ffa5 	bl	8006720 <_Bfree>
 80067d6:	4644      	mov	r4, r8
 80067d8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80067dc:	3501      	adds	r5, #1
 80067de:	615e      	str	r6, [r3, #20]
 80067e0:	6125      	str	r5, [r4, #16]
 80067e2:	4620      	mov	r0, r4
 80067e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80067e8:	0800abc9 	.word	0x0800abc9
 80067ec:	0800abe4 	.word	0x0800abe4

080067f0 <__hi0bits>:
 80067f0:	0c03      	lsrs	r3, r0, #16
 80067f2:	041b      	lsls	r3, r3, #16
 80067f4:	b9d3      	cbnz	r3, 800682c <__hi0bits+0x3c>
 80067f6:	0400      	lsls	r0, r0, #16
 80067f8:	2310      	movs	r3, #16
 80067fa:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80067fe:	bf04      	itt	eq
 8006800:	0200      	lsleq	r0, r0, #8
 8006802:	3308      	addeq	r3, #8
 8006804:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8006808:	bf04      	itt	eq
 800680a:	0100      	lsleq	r0, r0, #4
 800680c:	3304      	addeq	r3, #4
 800680e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8006812:	bf04      	itt	eq
 8006814:	0080      	lsleq	r0, r0, #2
 8006816:	3302      	addeq	r3, #2
 8006818:	2800      	cmp	r0, #0
 800681a:	db05      	blt.n	8006828 <__hi0bits+0x38>
 800681c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8006820:	f103 0301 	add.w	r3, r3, #1
 8006824:	bf08      	it	eq
 8006826:	2320      	moveq	r3, #32
 8006828:	4618      	mov	r0, r3
 800682a:	4770      	bx	lr
 800682c:	2300      	movs	r3, #0
 800682e:	e7e4      	b.n	80067fa <__hi0bits+0xa>

08006830 <__lo0bits>:
 8006830:	6803      	ldr	r3, [r0, #0]
 8006832:	f013 0207 	ands.w	r2, r3, #7
 8006836:	4601      	mov	r1, r0
 8006838:	d00b      	beq.n	8006852 <__lo0bits+0x22>
 800683a:	07da      	lsls	r2, r3, #31
 800683c:	d423      	bmi.n	8006886 <__lo0bits+0x56>
 800683e:	0798      	lsls	r0, r3, #30
 8006840:	bf49      	itett	mi
 8006842:	085b      	lsrmi	r3, r3, #1
 8006844:	089b      	lsrpl	r3, r3, #2
 8006846:	2001      	movmi	r0, #1
 8006848:	600b      	strmi	r3, [r1, #0]
 800684a:	bf5c      	itt	pl
 800684c:	600b      	strpl	r3, [r1, #0]
 800684e:	2002      	movpl	r0, #2
 8006850:	4770      	bx	lr
 8006852:	b298      	uxth	r0, r3
 8006854:	b9a8      	cbnz	r0, 8006882 <__lo0bits+0x52>
 8006856:	0c1b      	lsrs	r3, r3, #16
 8006858:	2010      	movs	r0, #16
 800685a:	b2da      	uxtb	r2, r3
 800685c:	b90a      	cbnz	r2, 8006862 <__lo0bits+0x32>
 800685e:	3008      	adds	r0, #8
 8006860:	0a1b      	lsrs	r3, r3, #8
 8006862:	071a      	lsls	r2, r3, #28
 8006864:	bf04      	itt	eq
 8006866:	091b      	lsreq	r3, r3, #4
 8006868:	3004      	addeq	r0, #4
 800686a:	079a      	lsls	r2, r3, #30
 800686c:	bf04      	itt	eq
 800686e:	089b      	lsreq	r3, r3, #2
 8006870:	3002      	addeq	r0, #2
 8006872:	07da      	lsls	r2, r3, #31
 8006874:	d403      	bmi.n	800687e <__lo0bits+0x4e>
 8006876:	085b      	lsrs	r3, r3, #1
 8006878:	f100 0001 	add.w	r0, r0, #1
 800687c:	d005      	beq.n	800688a <__lo0bits+0x5a>
 800687e:	600b      	str	r3, [r1, #0]
 8006880:	4770      	bx	lr
 8006882:	4610      	mov	r0, r2
 8006884:	e7e9      	b.n	800685a <__lo0bits+0x2a>
 8006886:	2000      	movs	r0, #0
 8006888:	4770      	bx	lr
 800688a:	2020      	movs	r0, #32
 800688c:	4770      	bx	lr
	...

08006890 <__i2b>:
 8006890:	b510      	push	{r4, lr}
 8006892:	460c      	mov	r4, r1
 8006894:	2101      	movs	r1, #1
 8006896:	f7ff ff03 	bl	80066a0 <_Balloc>
 800689a:	4602      	mov	r2, r0
 800689c:	b928      	cbnz	r0, 80068aa <__i2b+0x1a>
 800689e:	4b05      	ldr	r3, [pc, #20]	; (80068b4 <__i2b+0x24>)
 80068a0:	4805      	ldr	r0, [pc, #20]	; (80068b8 <__i2b+0x28>)
 80068a2:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80068a6:	f000 fc91 	bl	80071cc <__assert_func>
 80068aa:	2301      	movs	r3, #1
 80068ac:	6144      	str	r4, [r0, #20]
 80068ae:	6103      	str	r3, [r0, #16]
 80068b0:	bd10      	pop	{r4, pc}
 80068b2:	bf00      	nop
 80068b4:	0800abc9 	.word	0x0800abc9
 80068b8:	0800abe4 	.word	0x0800abe4

080068bc <__multiply>:
 80068bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80068c0:	4691      	mov	r9, r2
 80068c2:	690a      	ldr	r2, [r1, #16]
 80068c4:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80068c8:	429a      	cmp	r2, r3
 80068ca:	bfb8      	it	lt
 80068cc:	460b      	movlt	r3, r1
 80068ce:	460c      	mov	r4, r1
 80068d0:	bfbc      	itt	lt
 80068d2:	464c      	movlt	r4, r9
 80068d4:	4699      	movlt	r9, r3
 80068d6:	6927      	ldr	r7, [r4, #16]
 80068d8:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80068dc:	68a3      	ldr	r3, [r4, #8]
 80068de:	6861      	ldr	r1, [r4, #4]
 80068e0:	eb07 060a 	add.w	r6, r7, sl
 80068e4:	42b3      	cmp	r3, r6
 80068e6:	b085      	sub	sp, #20
 80068e8:	bfb8      	it	lt
 80068ea:	3101      	addlt	r1, #1
 80068ec:	f7ff fed8 	bl	80066a0 <_Balloc>
 80068f0:	b930      	cbnz	r0, 8006900 <__multiply+0x44>
 80068f2:	4602      	mov	r2, r0
 80068f4:	4b44      	ldr	r3, [pc, #272]	; (8006a08 <__multiply+0x14c>)
 80068f6:	4845      	ldr	r0, [pc, #276]	; (8006a0c <__multiply+0x150>)
 80068f8:	f240 115d 	movw	r1, #349	; 0x15d
 80068fc:	f000 fc66 	bl	80071cc <__assert_func>
 8006900:	f100 0514 	add.w	r5, r0, #20
 8006904:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8006908:	462b      	mov	r3, r5
 800690a:	2200      	movs	r2, #0
 800690c:	4543      	cmp	r3, r8
 800690e:	d321      	bcc.n	8006954 <__multiply+0x98>
 8006910:	f104 0314 	add.w	r3, r4, #20
 8006914:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8006918:	f109 0314 	add.w	r3, r9, #20
 800691c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8006920:	9202      	str	r2, [sp, #8]
 8006922:	1b3a      	subs	r2, r7, r4
 8006924:	3a15      	subs	r2, #21
 8006926:	f022 0203 	bic.w	r2, r2, #3
 800692a:	3204      	adds	r2, #4
 800692c:	f104 0115 	add.w	r1, r4, #21
 8006930:	428f      	cmp	r7, r1
 8006932:	bf38      	it	cc
 8006934:	2204      	movcc	r2, #4
 8006936:	9201      	str	r2, [sp, #4]
 8006938:	9a02      	ldr	r2, [sp, #8]
 800693a:	9303      	str	r3, [sp, #12]
 800693c:	429a      	cmp	r2, r3
 800693e:	d80c      	bhi.n	800695a <__multiply+0x9e>
 8006940:	2e00      	cmp	r6, #0
 8006942:	dd03      	ble.n	800694c <__multiply+0x90>
 8006944:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8006948:	2b00      	cmp	r3, #0
 800694a:	d05a      	beq.n	8006a02 <__multiply+0x146>
 800694c:	6106      	str	r6, [r0, #16]
 800694e:	b005      	add	sp, #20
 8006950:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006954:	f843 2b04 	str.w	r2, [r3], #4
 8006958:	e7d8      	b.n	800690c <__multiply+0x50>
 800695a:	f8b3 a000 	ldrh.w	sl, [r3]
 800695e:	f1ba 0f00 	cmp.w	sl, #0
 8006962:	d024      	beq.n	80069ae <__multiply+0xf2>
 8006964:	f104 0e14 	add.w	lr, r4, #20
 8006968:	46a9      	mov	r9, r5
 800696a:	f04f 0c00 	mov.w	ip, #0
 800696e:	f85e 2b04 	ldr.w	r2, [lr], #4
 8006972:	f8d9 1000 	ldr.w	r1, [r9]
 8006976:	fa1f fb82 	uxth.w	fp, r2
 800697a:	b289      	uxth	r1, r1
 800697c:	fb0a 110b 	mla	r1, sl, fp, r1
 8006980:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8006984:	f8d9 2000 	ldr.w	r2, [r9]
 8006988:	4461      	add	r1, ip
 800698a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800698e:	fb0a c20b 	mla	r2, sl, fp, ip
 8006992:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8006996:	b289      	uxth	r1, r1
 8006998:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800699c:	4577      	cmp	r7, lr
 800699e:	f849 1b04 	str.w	r1, [r9], #4
 80069a2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80069a6:	d8e2      	bhi.n	800696e <__multiply+0xb2>
 80069a8:	9a01      	ldr	r2, [sp, #4]
 80069aa:	f845 c002 	str.w	ip, [r5, r2]
 80069ae:	9a03      	ldr	r2, [sp, #12]
 80069b0:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80069b4:	3304      	adds	r3, #4
 80069b6:	f1b9 0f00 	cmp.w	r9, #0
 80069ba:	d020      	beq.n	80069fe <__multiply+0x142>
 80069bc:	6829      	ldr	r1, [r5, #0]
 80069be:	f104 0c14 	add.w	ip, r4, #20
 80069c2:	46ae      	mov	lr, r5
 80069c4:	f04f 0a00 	mov.w	sl, #0
 80069c8:	f8bc b000 	ldrh.w	fp, [ip]
 80069cc:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80069d0:	fb09 220b 	mla	r2, r9, fp, r2
 80069d4:	4492      	add	sl, r2
 80069d6:	b289      	uxth	r1, r1
 80069d8:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 80069dc:	f84e 1b04 	str.w	r1, [lr], #4
 80069e0:	f85c 2b04 	ldr.w	r2, [ip], #4
 80069e4:	f8be 1000 	ldrh.w	r1, [lr]
 80069e8:	0c12      	lsrs	r2, r2, #16
 80069ea:	fb09 1102 	mla	r1, r9, r2, r1
 80069ee:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 80069f2:	4567      	cmp	r7, ip
 80069f4:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80069f8:	d8e6      	bhi.n	80069c8 <__multiply+0x10c>
 80069fa:	9a01      	ldr	r2, [sp, #4]
 80069fc:	50a9      	str	r1, [r5, r2]
 80069fe:	3504      	adds	r5, #4
 8006a00:	e79a      	b.n	8006938 <__multiply+0x7c>
 8006a02:	3e01      	subs	r6, #1
 8006a04:	e79c      	b.n	8006940 <__multiply+0x84>
 8006a06:	bf00      	nop
 8006a08:	0800abc9 	.word	0x0800abc9
 8006a0c:	0800abe4 	.word	0x0800abe4

08006a10 <__pow5mult>:
 8006a10:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006a14:	4615      	mov	r5, r2
 8006a16:	f012 0203 	ands.w	r2, r2, #3
 8006a1a:	4606      	mov	r6, r0
 8006a1c:	460f      	mov	r7, r1
 8006a1e:	d007      	beq.n	8006a30 <__pow5mult+0x20>
 8006a20:	4c25      	ldr	r4, [pc, #148]	; (8006ab8 <__pow5mult+0xa8>)
 8006a22:	3a01      	subs	r2, #1
 8006a24:	2300      	movs	r3, #0
 8006a26:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006a2a:	f7ff fe9b 	bl	8006764 <__multadd>
 8006a2e:	4607      	mov	r7, r0
 8006a30:	10ad      	asrs	r5, r5, #2
 8006a32:	d03d      	beq.n	8006ab0 <__pow5mult+0xa0>
 8006a34:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8006a36:	b97c      	cbnz	r4, 8006a58 <__pow5mult+0x48>
 8006a38:	2010      	movs	r0, #16
 8006a3a:	f7ff fe17 	bl	800666c <malloc>
 8006a3e:	4602      	mov	r2, r0
 8006a40:	6270      	str	r0, [r6, #36]	; 0x24
 8006a42:	b928      	cbnz	r0, 8006a50 <__pow5mult+0x40>
 8006a44:	4b1d      	ldr	r3, [pc, #116]	; (8006abc <__pow5mult+0xac>)
 8006a46:	481e      	ldr	r0, [pc, #120]	; (8006ac0 <__pow5mult+0xb0>)
 8006a48:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8006a4c:	f000 fbbe 	bl	80071cc <__assert_func>
 8006a50:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006a54:	6004      	str	r4, [r0, #0]
 8006a56:	60c4      	str	r4, [r0, #12]
 8006a58:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8006a5c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006a60:	b94c      	cbnz	r4, 8006a76 <__pow5mult+0x66>
 8006a62:	f240 2171 	movw	r1, #625	; 0x271
 8006a66:	4630      	mov	r0, r6
 8006a68:	f7ff ff12 	bl	8006890 <__i2b>
 8006a6c:	2300      	movs	r3, #0
 8006a6e:	f8c8 0008 	str.w	r0, [r8, #8]
 8006a72:	4604      	mov	r4, r0
 8006a74:	6003      	str	r3, [r0, #0]
 8006a76:	f04f 0900 	mov.w	r9, #0
 8006a7a:	07eb      	lsls	r3, r5, #31
 8006a7c:	d50a      	bpl.n	8006a94 <__pow5mult+0x84>
 8006a7e:	4639      	mov	r1, r7
 8006a80:	4622      	mov	r2, r4
 8006a82:	4630      	mov	r0, r6
 8006a84:	f7ff ff1a 	bl	80068bc <__multiply>
 8006a88:	4639      	mov	r1, r7
 8006a8a:	4680      	mov	r8, r0
 8006a8c:	4630      	mov	r0, r6
 8006a8e:	f7ff fe47 	bl	8006720 <_Bfree>
 8006a92:	4647      	mov	r7, r8
 8006a94:	106d      	asrs	r5, r5, #1
 8006a96:	d00b      	beq.n	8006ab0 <__pow5mult+0xa0>
 8006a98:	6820      	ldr	r0, [r4, #0]
 8006a9a:	b938      	cbnz	r0, 8006aac <__pow5mult+0x9c>
 8006a9c:	4622      	mov	r2, r4
 8006a9e:	4621      	mov	r1, r4
 8006aa0:	4630      	mov	r0, r6
 8006aa2:	f7ff ff0b 	bl	80068bc <__multiply>
 8006aa6:	6020      	str	r0, [r4, #0]
 8006aa8:	f8c0 9000 	str.w	r9, [r0]
 8006aac:	4604      	mov	r4, r0
 8006aae:	e7e4      	b.n	8006a7a <__pow5mult+0x6a>
 8006ab0:	4638      	mov	r0, r7
 8006ab2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006ab6:	bf00      	nop
 8006ab8:	0800ad30 	.word	0x0800ad30
 8006abc:	0800aaec 	.word	0x0800aaec
 8006ac0:	0800abe4 	.word	0x0800abe4

08006ac4 <__lshift>:
 8006ac4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006ac8:	460c      	mov	r4, r1
 8006aca:	6849      	ldr	r1, [r1, #4]
 8006acc:	6923      	ldr	r3, [r4, #16]
 8006ace:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006ad2:	68a3      	ldr	r3, [r4, #8]
 8006ad4:	4607      	mov	r7, r0
 8006ad6:	4691      	mov	r9, r2
 8006ad8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006adc:	f108 0601 	add.w	r6, r8, #1
 8006ae0:	42b3      	cmp	r3, r6
 8006ae2:	db0b      	blt.n	8006afc <__lshift+0x38>
 8006ae4:	4638      	mov	r0, r7
 8006ae6:	f7ff fddb 	bl	80066a0 <_Balloc>
 8006aea:	4605      	mov	r5, r0
 8006aec:	b948      	cbnz	r0, 8006b02 <__lshift+0x3e>
 8006aee:	4602      	mov	r2, r0
 8006af0:	4b2a      	ldr	r3, [pc, #168]	; (8006b9c <__lshift+0xd8>)
 8006af2:	482b      	ldr	r0, [pc, #172]	; (8006ba0 <__lshift+0xdc>)
 8006af4:	f240 11d9 	movw	r1, #473	; 0x1d9
 8006af8:	f000 fb68 	bl	80071cc <__assert_func>
 8006afc:	3101      	adds	r1, #1
 8006afe:	005b      	lsls	r3, r3, #1
 8006b00:	e7ee      	b.n	8006ae0 <__lshift+0x1c>
 8006b02:	2300      	movs	r3, #0
 8006b04:	f100 0114 	add.w	r1, r0, #20
 8006b08:	f100 0210 	add.w	r2, r0, #16
 8006b0c:	4618      	mov	r0, r3
 8006b0e:	4553      	cmp	r3, sl
 8006b10:	db37      	blt.n	8006b82 <__lshift+0xbe>
 8006b12:	6920      	ldr	r0, [r4, #16]
 8006b14:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006b18:	f104 0314 	add.w	r3, r4, #20
 8006b1c:	f019 091f 	ands.w	r9, r9, #31
 8006b20:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006b24:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8006b28:	d02f      	beq.n	8006b8a <__lshift+0xc6>
 8006b2a:	f1c9 0e20 	rsb	lr, r9, #32
 8006b2e:	468a      	mov	sl, r1
 8006b30:	f04f 0c00 	mov.w	ip, #0
 8006b34:	681a      	ldr	r2, [r3, #0]
 8006b36:	fa02 f209 	lsl.w	r2, r2, r9
 8006b3a:	ea42 020c 	orr.w	r2, r2, ip
 8006b3e:	f84a 2b04 	str.w	r2, [sl], #4
 8006b42:	f853 2b04 	ldr.w	r2, [r3], #4
 8006b46:	4298      	cmp	r0, r3
 8006b48:	fa22 fc0e 	lsr.w	ip, r2, lr
 8006b4c:	d8f2      	bhi.n	8006b34 <__lshift+0x70>
 8006b4e:	1b03      	subs	r3, r0, r4
 8006b50:	3b15      	subs	r3, #21
 8006b52:	f023 0303 	bic.w	r3, r3, #3
 8006b56:	3304      	adds	r3, #4
 8006b58:	f104 0215 	add.w	r2, r4, #21
 8006b5c:	4290      	cmp	r0, r2
 8006b5e:	bf38      	it	cc
 8006b60:	2304      	movcc	r3, #4
 8006b62:	f841 c003 	str.w	ip, [r1, r3]
 8006b66:	f1bc 0f00 	cmp.w	ip, #0
 8006b6a:	d001      	beq.n	8006b70 <__lshift+0xac>
 8006b6c:	f108 0602 	add.w	r6, r8, #2
 8006b70:	3e01      	subs	r6, #1
 8006b72:	4638      	mov	r0, r7
 8006b74:	612e      	str	r6, [r5, #16]
 8006b76:	4621      	mov	r1, r4
 8006b78:	f7ff fdd2 	bl	8006720 <_Bfree>
 8006b7c:	4628      	mov	r0, r5
 8006b7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006b82:	f842 0f04 	str.w	r0, [r2, #4]!
 8006b86:	3301      	adds	r3, #1
 8006b88:	e7c1      	b.n	8006b0e <__lshift+0x4a>
 8006b8a:	3904      	subs	r1, #4
 8006b8c:	f853 2b04 	ldr.w	r2, [r3], #4
 8006b90:	f841 2f04 	str.w	r2, [r1, #4]!
 8006b94:	4298      	cmp	r0, r3
 8006b96:	d8f9      	bhi.n	8006b8c <__lshift+0xc8>
 8006b98:	e7ea      	b.n	8006b70 <__lshift+0xac>
 8006b9a:	bf00      	nop
 8006b9c:	0800abc9 	.word	0x0800abc9
 8006ba0:	0800abe4 	.word	0x0800abe4

08006ba4 <__mcmp>:
 8006ba4:	b530      	push	{r4, r5, lr}
 8006ba6:	6902      	ldr	r2, [r0, #16]
 8006ba8:	690c      	ldr	r4, [r1, #16]
 8006baa:	1b12      	subs	r2, r2, r4
 8006bac:	d10e      	bne.n	8006bcc <__mcmp+0x28>
 8006bae:	f100 0314 	add.w	r3, r0, #20
 8006bb2:	3114      	adds	r1, #20
 8006bb4:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8006bb8:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8006bbc:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8006bc0:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8006bc4:	42a5      	cmp	r5, r4
 8006bc6:	d003      	beq.n	8006bd0 <__mcmp+0x2c>
 8006bc8:	d305      	bcc.n	8006bd6 <__mcmp+0x32>
 8006bca:	2201      	movs	r2, #1
 8006bcc:	4610      	mov	r0, r2
 8006bce:	bd30      	pop	{r4, r5, pc}
 8006bd0:	4283      	cmp	r3, r0
 8006bd2:	d3f3      	bcc.n	8006bbc <__mcmp+0x18>
 8006bd4:	e7fa      	b.n	8006bcc <__mcmp+0x28>
 8006bd6:	f04f 32ff 	mov.w	r2, #4294967295
 8006bda:	e7f7      	b.n	8006bcc <__mcmp+0x28>

08006bdc <__mdiff>:
 8006bdc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006be0:	460c      	mov	r4, r1
 8006be2:	4606      	mov	r6, r0
 8006be4:	4611      	mov	r1, r2
 8006be6:	4620      	mov	r0, r4
 8006be8:	4690      	mov	r8, r2
 8006bea:	f7ff ffdb 	bl	8006ba4 <__mcmp>
 8006bee:	1e05      	subs	r5, r0, #0
 8006bf0:	d110      	bne.n	8006c14 <__mdiff+0x38>
 8006bf2:	4629      	mov	r1, r5
 8006bf4:	4630      	mov	r0, r6
 8006bf6:	f7ff fd53 	bl	80066a0 <_Balloc>
 8006bfa:	b930      	cbnz	r0, 8006c0a <__mdiff+0x2e>
 8006bfc:	4b3a      	ldr	r3, [pc, #232]	; (8006ce8 <__mdiff+0x10c>)
 8006bfe:	4602      	mov	r2, r0
 8006c00:	f240 2132 	movw	r1, #562	; 0x232
 8006c04:	4839      	ldr	r0, [pc, #228]	; (8006cec <__mdiff+0x110>)
 8006c06:	f000 fae1 	bl	80071cc <__assert_func>
 8006c0a:	2301      	movs	r3, #1
 8006c0c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006c10:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c14:	bfa4      	itt	ge
 8006c16:	4643      	movge	r3, r8
 8006c18:	46a0      	movge	r8, r4
 8006c1a:	4630      	mov	r0, r6
 8006c1c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8006c20:	bfa6      	itte	ge
 8006c22:	461c      	movge	r4, r3
 8006c24:	2500      	movge	r5, #0
 8006c26:	2501      	movlt	r5, #1
 8006c28:	f7ff fd3a 	bl	80066a0 <_Balloc>
 8006c2c:	b920      	cbnz	r0, 8006c38 <__mdiff+0x5c>
 8006c2e:	4b2e      	ldr	r3, [pc, #184]	; (8006ce8 <__mdiff+0x10c>)
 8006c30:	4602      	mov	r2, r0
 8006c32:	f44f 7110 	mov.w	r1, #576	; 0x240
 8006c36:	e7e5      	b.n	8006c04 <__mdiff+0x28>
 8006c38:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8006c3c:	6926      	ldr	r6, [r4, #16]
 8006c3e:	60c5      	str	r5, [r0, #12]
 8006c40:	f104 0914 	add.w	r9, r4, #20
 8006c44:	f108 0514 	add.w	r5, r8, #20
 8006c48:	f100 0e14 	add.w	lr, r0, #20
 8006c4c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8006c50:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8006c54:	f108 0210 	add.w	r2, r8, #16
 8006c58:	46f2      	mov	sl, lr
 8006c5a:	2100      	movs	r1, #0
 8006c5c:	f859 3b04 	ldr.w	r3, [r9], #4
 8006c60:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8006c64:	fa1f f883 	uxth.w	r8, r3
 8006c68:	fa11 f18b 	uxtah	r1, r1, fp
 8006c6c:	0c1b      	lsrs	r3, r3, #16
 8006c6e:	eba1 0808 	sub.w	r8, r1, r8
 8006c72:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8006c76:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8006c7a:	fa1f f888 	uxth.w	r8, r8
 8006c7e:	1419      	asrs	r1, r3, #16
 8006c80:	454e      	cmp	r6, r9
 8006c82:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8006c86:	f84a 3b04 	str.w	r3, [sl], #4
 8006c8a:	d8e7      	bhi.n	8006c5c <__mdiff+0x80>
 8006c8c:	1b33      	subs	r3, r6, r4
 8006c8e:	3b15      	subs	r3, #21
 8006c90:	f023 0303 	bic.w	r3, r3, #3
 8006c94:	3304      	adds	r3, #4
 8006c96:	3415      	adds	r4, #21
 8006c98:	42a6      	cmp	r6, r4
 8006c9a:	bf38      	it	cc
 8006c9c:	2304      	movcc	r3, #4
 8006c9e:	441d      	add	r5, r3
 8006ca0:	4473      	add	r3, lr
 8006ca2:	469e      	mov	lr, r3
 8006ca4:	462e      	mov	r6, r5
 8006ca6:	4566      	cmp	r6, ip
 8006ca8:	d30e      	bcc.n	8006cc8 <__mdiff+0xec>
 8006caa:	f10c 0203 	add.w	r2, ip, #3
 8006cae:	1b52      	subs	r2, r2, r5
 8006cb0:	f022 0203 	bic.w	r2, r2, #3
 8006cb4:	3d03      	subs	r5, #3
 8006cb6:	45ac      	cmp	ip, r5
 8006cb8:	bf38      	it	cc
 8006cba:	2200      	movcc	r2, #0
 8006cbc:	441a      	add	r2, r3
 8006cbe:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8006cc2:	b17b      	cbz	r3, 8006ce4 <__mdiff+0x108>
 8006cc4:	6107      	str	r7, [r0, #16]
 8006cc6:	e7a3      	b.n	8006c10 <__mdiff+0x34>
 8006cc8:	f856 8b04 	ldr.w	r8, [r6], #4
 8006ccc:	fa11 f288 	uxtah	r2, r1, r8
 8006cd0:	1414      	asrs	r4, r2, #16
 8006cd2:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8006cd6:	b292      	uxth	r2, r2
 8006cd8:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8006cdc:	f84e 2b04 	str.w	r2, [lr], #4
 8006ce0:	1421      	asrs	r1, r4, #16
 8006ce2:	e7e0      	b.n	8006ca6 <__mdiff+0xca>
 8006ce4:	3f01      	subs	r7, #1
 8006ce6:	e7ea      	b.n	8006cbe <__mdiff+0xe2>
 8006ce8:	0800abc9 	.word	0x0800abc9
 8006cec:	0800abe4 	.word	0x0800abe4

08006cf0 <__d2b>:
 8006cf0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006cf4:	4689      	mov	r9, r1
 8006cf6:	2101      	movs	r1, #1
 8006cf8:	ec57 6b10 	vmov	r6, r7, d0
 8006cfc:	4690      	mov	r8, r2
 8006cfe:	f7ff fccf 	bl	80066a0 <_Balloc>
 8006d02:	4604      	mov	r4, r0
 8006d04:	b930      	cbnz	r0, 8006d14 <__d2b+0x24>
 8006d06:	4602      	mov	r2, r0
 8006d08:	4b25      	ldr	r3, [pc, #148]	; (8006da0 <__d2b+0xb0>)
 8006d0a:	4826      	ldr	r0, [pc, #152]	; (8006da4 <__d2b+0xb4>)
 8006d0c:	f240 310a 	movw	r1, #778	; 0x30a
 8006d10:	f000 fa5c 	bl	80071cc <__assert_func>
 8006d14:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8006d18:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8006d1c:	bb35      	cbnz	r5, 8006d6c <__d2b+0x7c>
 8006d1e:	2e00      	cmp	r6, #0
 8006d20:	9301      	str	r3, [sp, #4]
 8006d22:	d028      	beq.n	8006d76 <__d2b+0x86>
 8006d24:	4668      	mov	r0, sp
 8006d26:	9600      	str	r6, [sp, #0]
 8006d28:	f7ff fd82 	bl	8006830 <__lo0bits>
 8006d2c:	9900      	ldr	r1, [sp, #0]
 8006d2e:	b300      	cbz	r0, 8006d72 <__d2b+0x82>
 8006d30:	9a01      	ldr	r2, [sp, #4]
 8006d32:	f1c0 0320 	rsb	r3, r0, #32
 8006d36:	fa02 f303 	lsl.w	r3, r2, r3
 8006d3a:	430b      	orrs	r3, r1
 8006d3c:	40c2      	lsrs	r2, r0
 8006d3e:	6163      	str	r3, [r4, #20]
 8006d40:	9201      	str	r2, [sp, #4]
 8006d42:	9b01      	ldr	r3, [sp, #4]
 8006d44:	61a3      	str	r3, [r4, #24]
 8006d46:	2b00      	cmp	r3, #0
 8006d48:	bf14      	ite	ne
 8006d4a:	2202      	movne	r2, #2
 8006d4c:	2201      	moveq	r2, #1
 8006d4e:	6122      	str	r2, [r4, #16]
 8006d50:	b1d5      	cbz	r5, 8006d88 <__d2b+0x98>
 8006d52:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8006d56:	4405      	add	r5, r0
 8006d58:	f8c9 5000 	str.w	r5, [r9]
 8006d5c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8006d60:	f8c8 0000 	str.w	r0, [r8]
 8006d64:	4620      	mov	r0, r4
 8006d66:	b003      	add	sp, #12
 8006d68:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006d6c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006d70:	e7d5      	b.n	8006d1e <__d2b+0x2e>
 8006d72:	6161      	str	r1, [r4, #20]
 8006d74:	e7e5      	b.n	8006d42 <__d2b+0x52>
 8006d76:	a801      	add	r0, sp, #4
 8006d78:	f7ff fd5a 	bl	8006830 <__lo0bits>
 8006d7c:	9b01      	ldr	r3, [sp, #4]
 8006d7e:	6163      	str	r3, [r4, #20]
 8006d80:	2201      	movs	r2, #1
 8006d82:	6122      	str	r2, [r4, #16]
 8006d84:	3020      	adds	r0, #32
 8006d86:	e7e3      	b.n	8006d50 <__d2b+0x60>
 8006d88:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006d8c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8006d90:	f8c9 0000 	str.w	r0, [r9]
 8006d94:	6918      	ldr	r0, [r3, #16]
 8006d96:	f7ff fd2b 	bl	80067f0 <__hi0bits>
 8006d9a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006d9e:	e7df      	b.n	8006d60 <__d2b+0x70>
 8006da0:	0800abc9 	.word	0x0800abc9
 8006da4:	0800abe4 	.word	0x0800abe4

08006da8 <_calloc_r>:
 8006da8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006daa:	fba1 2402 	umull	r2, r4, r1, r2
 8006dae:	b94c      	cbnz	r4, 8006dc4 <_calloc_r+0x1c>
 8006db0:	4611      	mov	r1, r2
 8006db2:	9201      	str	r2, [sp, #4]
 8006db4:	f7fd fe20 	bl	80049f8 <_malloc_r>
 8006db8:	9a01      	ldr	r2, [sp, #4]
 8006dba:	4605      	mov	r5, r0
 8006dbc:	b930      	cbnz	r0, 8006dcc <_calloc_r+0x24>
 8006dbe:	4628      	mov	r0, r5
 8006dc0:	b003      	add	sp, #12
 8006dc2:	bd30      	pop	{r4, r5, pc}
 8006dc4:	220c      	movs	r2, #12
 8006dc6:	6002      	str	r2, [r0, #0]
 8006dc8:	2500      	movs	r5, #0
 8006dca:	e7f8      	b.n	8006dbe <_calloc_r+0x16>
 8006dcc:	4621      	mov	r1, r4
 8006dce:	f7fd fd9f 	bl	8004910 <memset>
 8006dd2:	e7f4      	b.n	8006dbe <_calloc_r+0x16>

08006dd4 <__ssputs_r>:
 8006dd4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006dd8:	688e      	ldr	r6, [r1, #8]
 8006dda:	429e      	cmp	r6, r3
 8006ddc:	4682      	mov	sl, r0
 8006dde:	460c      	mov	r4, r1
 8006de0:	4690      	mov	r8, r2
 8006de2:	461f      	mov	r7, r3
 8006de4:	d838      	bhi.n	8006e58 <__ssputs_r+0x84>
 8006de6:	898a      	ldrh	r2, [r1, #12]
 8006de8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006dec:	d032      	beq.n	8006e54 <__ssputs_r+0x80>
 8006dee:	6825      	ldr	r5, [r4, #0]
 8006df0:	6909      	ldr	r1, [r1, #16]
 8006df2:	eba5 0901 	sub.w	r9, r5, r1
 8006df6:	6965      	ldr	r5, [r4, #20]
 8006df8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006dfc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006e00:	3301      	adds	r3, #1
 8006e02:	444b      	add	r3, r9
 8006e04:	106d      	asrs	r5, r5, #1
 8006e06:	429d      	cmp	r5, r3
 8006e08:	bf38      	it	cc
 8006e0a:	461d      	movcc	r5, r3
 8006e0c:	0553      	lsls	r3, r2, #21
 8006e0e:	d531      	bpl.n	8006e74 <__ssputs_r+0xa0>
 8006e10:	4629      	mov	r1, r5
 8006e12:	f7fd fdf1 	bl	80049f8 <_malloc_r>
 8006e16:	4606      	mov	r6, r0
 8006e18:	b950      	cbnz	r0, 8006e30 <__ssputs_r+0x5c>
 8006e1a:	230c      	movs	r3, #12
 8006e1c:	f8ca 3000 	str.w	r3, [sl]
 8006e20:	89a3      	ldrh	r3, [r4, #12]
 8006e22:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006e26:	81a3      	strh	r3, [r4, #12]
 8006e28:	f04f 30ff 	mov.w	r0, #4294967295
 8006e2c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006e30:	6921      	ldr	r1, [r4, #16]
 8006e32:	464a      	mov	r2, r9
 8006e34:	f7fd fd5e 	bl	80048f4 <memcpy>
 8006e38:	89a3      	ldrh	r3, [r4, #12]
 8006e3a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006e3e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006e42:	81a3      	strh	r3, [r4, #12]
 8006e44:	6126      	str	r6, [r4, #16]
 8006e46:	6165      	str	r5, [r4, #20]
 8006e48:	444e      	add	r6, r9
 8006e4a:	eba5 0509 	sub.w	r5, r5, r9
 8006e4e:	6026      	str	r6, [r4, #0]
 8006e50:	60a5      	str	r5, [r4, #8]
 8006e52:	463e      	mov	r6, r7
 8006e54:	42be      	cmp	r6, r7
 8006e56:	d900      	bls.n	8006e5a <__ssputs_r+0x86>
 8006e58:	463e      	mov	r6, r7
 8006e5a:	6820      	ldr	r0, [r4, #0]
 8006e5c:	4632      	mov	r2, r6
 8006e5e:	4641      	mov	r1, r8
 8006e60:	f000 f9e4 	bl	800722c <memmove>
 8006e64:	68a3      	ldr	r3, [r4, #8]
 8006e66:	1b9b      	subs	r3, r3, r6
 8006e68:	60a3      	str	r3, [r4, #8]
 8006e6a:	6823      	ldr	r3, [r4, #0]
 8006e6c:	4433      	add	r3, r6
 8006e6e:	6023      	str	r3, [r4, #0]
 8006e70:	2000      	movs	r0, #0
 8006e72:	e7db      	b.n	8006e2c <__ssputs_r+0x58>
 8006e74:	462a      	mov	r2, r5
 8006e76:	f000 f9f3 	bl	8007260 <_realloc_r>
 8006e7a:	4606      	mov	r6, r0
 8006e7c:	2800      	cmp	r0, #0
 8006e7e:	d1e1      	bne.n	8006e44 <__ssputs_r+0x70>
 8006e80:	6921      	ldr	r1, [r4, #16]
 8006e82:	4650      	mov	r0, sl
 8006e84:	f7fd fd4c 	bl	8004920 <_free_r>
 8006e88:	e7c7      	b.n	8006e1a <__ssputs_r+0x46>

08006e8a <_printf_common>:
 8006e8a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006e8e:	4616      	mov	r6, r2
 8006e90:	4699      	mov	r9, r3
 8006e92:	688a      	ldr	r2, [r1, #8]
 8006e94:	690b      	ldr	r3, [r1, #16]
 8006e96:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006e9a:	4293      	cmp	r3, r2
 8006e9c:	bfb8      	it	lt
 8006e9e:	4613      	movlt	r3, r2
 8006ea0:	6033      	str	r3, [r6, #0]
 8006ea2:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006ea6:	4607      	mov	r7, r0
 8006ea8:	460c      	mov	r4, r1
 8006eaa:	b10a      	cbz	r2, 8006eb0 <_printf_common+0x26>
 8006eac:	3301      	adds	r3, #1
 8006eae:	6033      	str	r3, [r6, #0]
 8006eb0:	6823      	ldr	r3, [r4, #0]
 8006eb2:	0699      	lsls	r1, r3, #26
 8006eb4:	bf42      	ittt	mi
 8006eb6:	6833      	ldrmi	r3, [r6, #0]
 8006eb8:	3302      	addmi	r3, #2
 8006eba:	6033      	strmi	r3, [r6, #0]
 8006ebc:	6825      	ldr	r5, [r4, #0]
 8006ebe:	f015 0506 	ands.w	r5, r5, #6
 8006ec2:	d106      	bne.n	8006ed2 <_printf_common+0x48>
 8006ec4:	f104 0a19 	add.w	sl, r4, #25
 8006ec8:	68e3      	ldr	r3, [r4, #12]
 8006eca:	6832      	ldr	r2, [r6, #0]
 8006ecc:	1a9b      	subs	r3, r3, r2
 8006ece:	42ab      	cmp	r3, r5
 8006ed0:	dc26      	bgt.n	8006f20 <_printf_common+0x96>
 8006ed2:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006ed6:	1e13      	subs	r3, r2, #0
 8006ed8:	6822      	ldr	r2, [r4, #0]
 8006eda:	bf18      	it	ne
 8006edc:	2301      	movne	r3, #1
 8006ede:	0692      	lsls	r2, r2, #26
 8006ee0:	d42b      	bmi.n	8006f3a <_printf_common+0xb0>
 8006ee2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006ee6:	4649      	mov	r1, r9
 8006ee8:	4638      	mov	r0, r7
 8006eea:	47c0      	blx	r8
 8006eec:	3001      	adds	r0, #1
 8006eee:	d01e      	beq.n	8006f2e <_printf_common+0xa4>
 8006ef0:	6823      	ldr	r3, [r4, #0]
 8006ef2:	68e5      	ldr	r5, [r4, #12]
 8006ef4:	6832      	ldr	r2, [r6, #0]
 8006ef6:	f003 0306 	and.w	r3, r3, #6
 8006efa:	2b04      	cmp	r3, #4
 8006efc:	bf08      	it	eq
 8006efe:	1aad      	subeq	r5, r5, r2
 8006f00:	68a3      	ldr	r3, [r4, #8]
 8006f02:	6922      	ldr	r2, [r4, #16]
 8006f04:	bf0c      	ite	eq
 8006f06:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006f0a:	2500      	movne	r5, #0
 8006f0c:	4293      	cmp	r3, r2
 8006f0e:	bfc4      	itt	gt
 8006f10:	1a9b      	subgt	r3, r3, r2
 8006f12:	18ed      	addgt	r5, r5, r3
 8006f14:	2600      	movs	r6, #0
 8006f16:	341a      	adds	r4, #26
 8006f18:	42b5      	cmp	r5, r6
 8006f1a:	d11a      	bne.n	8006f52 <_printf_common+0xc8>
 8006f1c:	2000      	movs	r0, #0
 8006f1e:	e008      	b.n	8006f32 <_printf_common+0xa8>
 8006f20:	2301      	movs	r3, #1
 8006f22:	4652      	mov	r2, sl
 8006f24:	4649      	mov	r1, r9
 8006f26:	4638      	mov	r0, r7
 8006f28:	47c0      	blx	r8
 8006f2a:	3001      	adds	r0, #1
 8006f2c:	d103      	bne.n	8006f36 <_printf_common+0xac>
 8006f2e:	f04f 30ff 	mov.w	r0, #4294967295
 8006f32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006f36:	3501      	adds	r5, #1
 8006f38:	e7c6      	b.n	8006ec8 <_printf_common+0x3e>
 8006f3a:	18e1      	adds	r1, r4, r3
 8006f3c:	1c5a      	adds	r2, r3, #1
 8006f3e:	2030      	movs	r0, #48	; 0x30
 8006f40:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006f44:	4422      	add	r2, r4
 8006f46:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006f4a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006f4e:	3302      	adds	r3, #2
 8006f50:	e7c7      	b.n	8006ee2 <_printf_common+0x58>
 8006f52:	2301      	movs	r3, #1
 8006f54:	4622      	mov	r2, r4
 8006f56:	4649      	mov	r1, r9
 8006f58:	4638      	mov	r0, r7
 8006f5a:	47c0      	blx	r8
 8006f5c:	3001      	adds	r0, #1
 8006f5e:	d0e6      	beq.n	8006f2e <_printf_common+0xa4>
 8006f60:	3601      	adds	r6, #1
 8006f62:	e7d9      	b.n	8006f18 <_printf_common+0x8e>

08006f64 <_printf_i>:
 8006f64:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006f68:	7e0f      	ldrb	r7, [r1, #24]
 8006f6a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006f6c:	2f78      	cmp	r7, #120	; 0x78
 8006f6e:	4691      	mov	r9, r2
 8006f70:	4680      	mov	r8, r0
 8006f72:	460c      	mov	r4, r1
 8006f74:	469a      	mov	sl, r3
 8006f76:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006f7a:	d807      	bhi.n	8006f8c <_printf_i+0x28>
 8006f7c:	2f62      	cmp	r7, #98	; 0x62
 8006f7e:	d80a      	bhi.n	8006f96 <_printf_i+0x32>
 8006f80:	2f00      	cmp	r7, #0
 8006f82:	f000 80d8 	beq.w	8007136 <_printf_i+0x1d2>
 8006f86:	2f58      	cmp	r7, #88	; 0x58
 8006f88:	f000 80a3 	beq.w	80070d2 <_printf_i+0x16e>
 8006f8c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006f90:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006f94:	e03a      	b.n	800700c <_printf_i+0xa8>
 8006f96:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006f9a:	2b15      	cmp	r3, #21
 8006f9c:	d8f6      	bhi.n	8006f8c <_printf_i+0x28>
 8006f9e:	a101      	add	r1, pc, #4	; (adr r1, 8006fa4 <_printf_i+0x40>)
 8006fa0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006fa4:	08006ffd 	.word	0x08006ffd
 8006fa8:	08007011 	.word	0x08007011
 8006fac:	08006f8d 	.word	0x08006f8d
 8006fb0:	08006f8d 	.word	0x08006f8d
 8006fb4:	08006f8d 	.word	0x08006f8d
 8006fb8:	08006f8d 	.word	0x08006f8d
 8006fbc:	08007011 	.word	0x08007011
 8006fc0:	08006f8d 	.word	0x08006f8d
 8006fc4:	08006f8d 	.word	0x08006f8d
 8006fc8:	08006f8d 	.word	0x08006f8d
 8006fcc:	08006f8d 	.word	0x08006f8d
 8006fd0:	0800711d 	.word	0x0800711d
 8006fd4:	08007041 	.word	0x08007041
 8006fd8:	080070ff 	.word	0x080070ff
 8006fdc:	08006f8d 	.word	0x08006f8d
 8006fe0:	08006f8d 	.word	0x08006f8d
 8006fe4:	0800713f 	.word	0x0800713f
 8006fe8:	08006f8d 	.word	0x08006f8d
 8006fec:	08007041 	.word	0x08007041
 8006ff0:	08006f8d 	.word	0x08006f8d
 8006ff4:	08006f8d 	.word	0x08006f8d
 8006ff8:	08007107 	.word	0x08007107
 8006ffc:	682b      	ldr	r3, [r5, #0]
 8006ffe:	1d1a      	adds	r2, r3, #4
 8007000:	681b      	ldr	r3, [r3, #0]
 8007002:	602a      	str	r2, [r5, #0]
 8007004:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007008:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800700c:	2301      	movs	r3, #1
 800700e:	e0a3      	b.n	8007158 <_printf_i+0x1f4>
 8007010:	6820      	ldr	r0, [r4, #0]
 8007012:	6829      	ldr	r1, [r5, #0]
 8007014:	0606      	lsls	r6, r0, #24
 8007016:	f101 0304 	add.w	r3, r1, #4
 800701a:	d50a      	bpl.n	8007032 <_printf_i+0xce>
 800701c:	680e      	ldr	r6, [r1, #0]
 800701e:	602b      	str	r3, [r5, #0]
 8007020:	2e00      	cmp	r6, #0
 8007022:	da03      	bge.n	800702c <_printf_i+0xc8>
 8007024:	232d      	movs	r3, #45	; 0x2d
 8007026:	4276      	negs	r6, r6
 8007028:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800702c:	485e      	ldr	r0, [pc, #376]	; (80071a8 <_printf_i+0x244>)
 800702e:	230a      	movs	r3, #10
 8007030:	e019      	b.n	8007066 <_printf_i+0x102>
 8007032:	680e      	ldr	r6, [r1, #0]
 8007034:	602b      	str	r3, [r5, #0]
 8007036:	f010 0f40 	tst.w	r0, #64	; 0x40
 800703a:	bf18      	it	ne
 800703c:	b236      	sxthne	r6, r6
 800703e:	e7ef      	b.n	8007020 <_printf_i+0xbc>
 8007040:	682b      	ldr	r3, [r5, #0]
 8007042:	6820      	ldr	r0, [r4, #0]
 8007044:	1d19      	adds	r1, r3, #4
 8007046:	6029      	str	r1, [r5, #0]
 8007048:	0601      	lsls	r1, r0, #24
 800704a:	d501      	bpl.n	8007050 <_printf_i+0xec>
 800704c:	681e      	ldr	r6, [r3, #0]
 800704e:	e002      	b.n	8007056 <_printf_i+0xf2>
 8007050:	0646      	lsls	r6, r0, #25
 8007052:	d5fb      	bpl.n	800704c <_printf_i+0xe8>
 8007054:	881e      	ldrh	r6, [r3, #0]
 8007056:	4854      	ldr	r0, [pc, #336]	; (80071a8 <_printf_i+0x244>)
 8007058:	2f6f      	cmp	r7, #111	; 0x6f
 800705a:	bf0c      	ite	eq
 800705c:	2308      	moveq	r3, #8
 800705e:	230a      	movne	r3, #10
 8007060:	2100      	movs	r1, #0
 8007062:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007066:	6865      	ldr	r5, [r4, #4]
 8007068:	60a5      	str	r5, [r4, #8]
 800706a:	2d00      	cmp	r5, #0
 800706c:	bfa2      	ittt	ge
 800706e:	6821      	ldrge	r1, [r4, #0]
 8007070:	f021 0104 	bicge.w	r1, r1, #4
 8007074:	6021      	strge	r1, [r4, #0]
 8007076:	b90e      	cbnz	r6, 800707c <_printf_i+0x118>
 8007078:	2d00      	cmp	r5, #0
 800707a:	d04d      	beq.n	8007118 <_printf_i+0x1b4>
 800707c:	4615      	mov	r5, r2
 800707e:	fbb6 f1f3 	udiv	r1, r6, r3
 8007082:	fb03 6711 	mls	r7, r3, r1, r6
 8007086:	5dc7      	ldrb	r7, [r0, r7]
 8007088:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800708c:	4637      	mov	r7, r6
 800708e:	42bb      	cmp	r3, r7
 8007090:	460e      	mov	r6, r1
 8007092:	d9f4      	bls.n	800707e <_printf_i+0x11a>
 8007094:	2b08      	cmp	r3, #8
 8007096:	d10b      	bne.n	80070b0 <_printf_i+0x14c>
 8007098:	6823      	ldr	r3, [r4, #0]
 800709a:	07de      	lsls	r6, r3, #31
 800709c:	d508      	bpl.n	80070b0 <_printf_i+0x14c>
 800709e:	6923      	ldr	r3, [r4, #16]
 80070a0:	6861      	ldr	r1, [r4, #4]
 80070a2:	4299      	cmp	r1, r3
 80070a4:	bfde      	ittt	le
 80070a6:	2330      	movle	r3, #48	; 0x30
 80070a8:	f805 3c01 	strble.w	r3, [r5, #-1]
 80070ac:	f105 35ff 	addle.w	r5, r5, #4294967295
 80070b0:	1b52      	subs	r2, r2, r5
 80070b2:	6122      	str	r2, [r4, #16]
 80070b4:	f8cd a000 	str.w	sl, [sp]
 80070b8:	464b      	mov	r3, r9
 80070ba:	aa03      	add	r2, sp, #12
 80070bc:	4621      	mov	r1, r4
 80070be:	4640      	mov	r0, r8
 80070c0:	f7ff fee3 	bl	8006e8a <_printf_common>
 80070c4:	3001      	adds	r0, #1
 80070c6:	d14c      	bne.n	8007162 <_printf_i+0x1fe>
 80070c8:	f04f 30ff 	mov.w	r0, #4294967295
 80070cc:	b004      	add	sp, #16
 80070ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80070d2:	4835      	ldr	r0, [pc, #212]	; (80071a8 <_printf_i+0x244>)
 80070d4:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80070d8:	6829      	ldr	r1, [r5, #0]
 80070da:	6823      	ldr	r3, [r4, #0]
 80070dc:	f851 6b04 	ldr.w	r6, [r1], #4
 80070e0:	6029      	str	r1, [r5, #0]
 80070e2:	061d      	lsls	r5, r3, #24
 80070e4:	d514      	bpl.n	8007110 <_printf_i+0x1ac>
 80070e6:	07df      	lsls	r7, r3, #31
 80070e8:	bf44      	itt	mi
 80070ea:	f043 0320 	orrmi.w	r3, r3, #32
 80070ee:	6023      	strmi	r3, [r4, #0]
 80070f0:	b91e      	cbnz	r6, 80070fa <_printf_i+0x196>
 80070f2:	6823      	ldr	r3, [r4, #0]
 80070f4:	f023 0320 	bic.w	r3, r3, #32
 80070f8:	6023      	str	r3, [r4, #0]
 80070fa:	2310      	movs	r3, #16
 80070fc:	e7b0      	b.n	8007060 <_printf_i+0xfc>
 80070fe:	6823      	ldr	r3, [r4, #0]
 8007100:	f043 0320 	orr.w	r3, r3, #32
 8007104:	6023      	str	r3, [r4, #0]
 8007106:	2378      	movs	r3, #120	; 0x78
 8007108:	4828      	ldr	r0, [pc, #160]	; (80071ac <_printf_i+0x248>)
 800710a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800710e:	e7e3      	b.n	80070d8 <_printf_i+0x174>
 8007110:	0659      	lsls	r1, r3, #25
 8007112:	bf48      	it	mi
 8007114:	b2b6      	uxthmi	r6, r6
 8007116:	e7e6      	b.n	80070e6 <_printf_i+0x182>
 8007118:	4615      	mov	r5, r2
 800711a:	e7bb      	b.n	8007094 <_printf_i+0x130>
 800711c:	682b      	ldr	r3, [r5, #0]
 800711e:	6826      	ldr	r6, [r4, #0]
 8007120:	6961      	ldr	r1, [r4, #20]
 8007122:	1d18      	adds	r0, r3, #4
 8007124:	6028      	str	r0, [r5, #0]
 8007126:	0635      	lsls	r5, r6, #24
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	d501      	bpl.n	8007130 <_printf_i+0x1cc>
 800712c:	6019      	str	r1, [r3, #0]
 800712e:	e002      	b.n	8007136 <_printf_i+0x1d2>
 8007130:	0670      	lsls	r0, r6, #25
 8007132:	d5fb      	bpl.n	800712c <_printf_i+0x1c8>
 8007134:	8019      	strh	r1, [r3, #0]
 8007136:	2300      	movs	r3, #0
 8007138:	6123      	str	r3, [r4, #16]
 800713a:	4615      	mov	r5, r2
 800713c:	e7ba      	b.n	80070b4 <_printf_i+0x150>
 800713e:	682b      	ldr	r3, [r5, #0]
 8007140:	1d1a      	adds	r2, r3, #4
 8007142:	602a      	str	r2, [r5, #0]
 8007144:	681d      	ldr	r5, [r3, #0]
 8007146:	6862      	ldr	r2, [r4, #4]
 8007148:	2100      	movs	r1, #0
 800714a:	4628      	mov	r0, r5
 800714c:	f7f9 f840 	bl	80001d0 <memchr>
 8007150:	b108      	cbz	r0, 8007156 <_printf_i+0x1f2>
 8007152:	1b40      	subs	r0, r0, r5
 8007154:	6060      	str	r0, [r4, #4]
 8007156:	6863      	ldr	r3, [r4, #4]
 8007158:	6123      	str	r3, [r4, #16]
 800715a:	2300      	movs	r3, #0
 800715c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007160:	e7a8      	b.n	80070b4 <_printf_i+0x150>
 8007162:	6923      	ldr	r3, [r4, #16]
 8007164:	462a      	mov	r2, r5
 8007166:	4649      	mov	r1, r9
 8007168:	4640      	mov	r0, r8
 800716a:	47d0      	blx	sl
 800716c:	3001      	adds	r0, #1
 800716e:	d0ab      	beq.n	80070c8 <_printf_i+0x164>
 8007170:	6823      	ldr	r3, [r4, #0]
 8007172:	079b      	lsls	r3, r3, #30
 8007174:	d413      	bmi.n	800719e <_printf_i+0x23a>
 8007176:	68e0      	ldr	r0, [r4, #12]
 8007178:	9b03      	ldr	r3, [sp, #12]
 800717a:	4298      	cmp	r0, r3
 800717c:	bfb8      	it	lt
 800717e:	4618      	movlt	r0, r3
 8007180:	e7a4      	b.n	80070cc <_printf_i+0x168>
 8007182:	2301      	movs	r3, #1
 8007184:	4632      	mov	r2, r6
 8007186:	4649      	mov	r1, r9
 8007188:	4640      	mov	r0, r8
 800718a:	47d0      	blx	sl
 800718c:	3001      	adds	r0, #1
 800718e:	d09b      	beq.n	80070c8 <_printf_i+0x164>
 8007190:	3501      	adds	r5, #1
 8007192:	68e3      	ldr	r3, [r4, #12]
 8007194:	9903      	ldr	r1, [sp, #12]
 8007196:	1a5b      	subs	r3, r3, r1
 8007198:	42ab      	cmp	r3, r5
 800719a:	dcf2      	bgt.n	8007182 <_printf_i+0x21e>
 800719c:	e7eb      	b.n	8007176 <_printf_i+0x212>
 800719e:	2500      	movs	r5, #0
 80071a0:	f104 0619 	add.w	r6, r4, #25
 80071a4:	e7f5      	b.n	8007192 <_printf_i+0x22e>
 80071a6:	bf00      	nop
 80071a8:	0800ad3c 	.word	0x0800ad3c
 80071ac:	0800ad4d 	.word	0x0800ad4d

080071b0 <__ascii_wctomb>:
 80071b0:	b149      	cbz	r1, 80071c6 <__ascii_wctomb+0x16>
 80071b2:	2aff      	cmp	r2, #255	; 0xff
 80071b4:	bf85      	ittet	hi
 80071b6:	238a      	movhi	r3, #138	; 0x8a
 80071b8:	6003      	strhi	r3, [r0, #0]
 80071ba:	700a      	strbls	r2, [r1, #0]
 80071bc:	f04f 30ff 	movhi.w	r0, #4294967295
 80071c0:	bf98      	it	ls
 80071c2:	2001      	movls	r0, #1
 80071c4:	4770      	bx	lr
 80071c6:	4608      	mov	r0, r1
 80071c8:	4770      	bx	lr
	...

080071cc <__assert_func>:
 80071cc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80071ce:	4614      	mov	r4, r2
 80071d0:	461a      	mov	r2, r3
 80071d2:	4b09      	ldr	r3, [pc, #36]	; (80071f8 <__assert_func+0x2c>)
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	4605      	mov	r5, r0
 80071d8:	68d8      	ldr	r0, [r3, #12]
 80071da:	b14c      	cbz	r4, 80071f0 <__assert_func+0x24>
 80071dc:	4b07      	ldr	r3, [pc, #28]	; (80071fc <__assert_func+0x30>)
 80071de:	9100      	str	r1, [sp, #0]
 80071e0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80071e4:	4906      	ldr	r1, [pc, #24]	; (8007200 <__assert_func+0x34>)
 80071e6:	462b      	mov	r3, r5
 80071e8:	f000 f80e 	bl	8007208 <fiprintf>
 80071ec:	f000 fa80 	bl	80076f0 <abort>
 80071f0:	4b04      	ldr	r3, [pc, #16]	; (8007204 <__assert_func+0x38>)
 80071f2:	461c      	mov	r4, r3
 80071f4:	e7f3      	b.n	80071de <__assert_func+0x12>
 80071f6:	bf00      	nop
 80071f8:	20000014 	.word	0x20000014
 80071fc:	0800ad5e 	.word	0x0800ad5e
 8007200:	0800ad6b 	.word	0x0800ad6b
 8007204:	0800ad99 	.word	0x0800ad99

08007208 <fiprintf>:
 8007208:	b40e      	push	{r1, r2, r3}
 800720a:	b503      	push	{r0, r1, lr}
 800720c:	4601      	mov	r1, r0
 800720e:	ab03      	add	r3, sp, #12
 8007210:	4805      	ldr	r0, [pc, #20]	; (8007228 <fiprintf+0x20>)
 8007212:	f853 2b04 	ldr.w	r2, [r3], #4
 8007216:	6800      	ldr	r0, [r0, #0]
 8007218:	9301      	str	r3, [sp, #4]
 800721a:	f000 f879 	bl	8007310 <_vfiprintf_r>
 800721e:	b002      	add	sp, #8
 8007220:	f85d eb04 	ldr.w	lr, [sp], #4
 8007224:	b003      	add	sp, #12
 8007226:	4770      	bx	lr
 8007228:	20000014 	.word	0x20000014

0800722c <memmove>:
 800722c:	4288      	cmp	r0, r1
 800722e:	b510      	push	{r4, lr}
 8007230:	eb01 0402 	add.w	r4, r1, r2
 8007234:	d902      	bls.n	800723c <memmove+0x10>
 8007236:	4284      	cmp	r4, r0
 8007238:	4623      	mov	r3, r4
 800723a:	d807      	bhi.n	800724c <memmove+0x20>
 800723c:	1e43      	subs	r3, r0, #1
 800723e:	42a1      	cmp	r1, r4
 8007240:	d008      	beq.n	8007254 <memmove+0x28>
 8007242:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007246:	f803 2f01 	strb.w	r2, [r3, #1]!
 800724a:	e7f8      	b.n	800723e <memmove+0x12>
 800724c:	4402      	add	r2, r0
 800724e:	4601      	mov	r1, r0
 8007250:	428a      	cmp	r2, r1
 8007252:	d100      	bne.n	8007256 <memmove+0x2a>
 8007254:	bd10      	pop	{r4, pc}
 8007256:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800725a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800725e:	e7f7      	b.n	8007250 <memmove+0x24>

08007260 <_realloc_r>:
 8007260:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007264:	4680      	mov	r8, r0
 8007266:	4614      	mov	r4, r2
 8007268:	460e      	mov	r6, r1
 800726a:	b921      	cbnz	r1, 8007276 <_realloc_r+0x16>
 800726c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007270:	4611      	mov	r1, r2
 8007272:	f7fd bbc1 	b.w	80049f8 <_malloc_r>
 8007276:	b92a      	cbnz	r2, 8007284 <_realloc_r+0x24>
 8007278:	f7fd fb52 	bl	8004920 <_free_r>
 800727c:	4625      	mov	r5, r4
 800727e:	4628      	mov	r0, r5
 8007280:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007284:	f000 fa3b 	bl	80076fe <_malloc_usable_size_r>
 8007288:	4284      	cmp	r4, r0
 800728a:	4607      	mov	r7, r0
 800728c:	d802      	bhi.n	8007294 <_realloc_r+0x34>
 800728e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007292:	d812      	bhi.n	80072ba <_realloc_r+0x5a>
 8007294:	4621      	mov	r1, r4
 8007296:	4640      	mov	r0, r8
 8007298:	f7fd fbae 	bl	80049f8 <_malloc_r>
 800729c:	4605      	mov	r5, r0
 800729e:	2800      	cmp	r0, #0
 80072a0:	d0ed      	beq.n	800727e <_realloc_r+0x1e>
 80072a2:	42bc      	cmp	r4, r7
 80072a4:	4622      	mov	r2, r4
 80072a6:	4631      	mov	r1, r6
 80072a8:	bf28      	it	cs
 80072aa:	463a      	movcs	r2, r7
 80072ac:	f7fd fb22 	bl	80048f4 <memcpy>
 80072b0:	4631      	mov	r1, r6
 80072b2:	4640      	mov	r0, r8
 80072b4:	f7fd fb34 	bl	8004920 <_free_r>
 80072b8:	e7e1      	b.n	800727e <_realloc_r+0x1e>
 80072ba:	4635      	mov	r5, r6
 80072bc:	e7df      	b.n	800727e <_realloc_r+0x1e>

080072be <__sfputc_r>:
 80072be:	6893      	ldr	r3, [r2, #8]
 80072c0:	3b01      	subs	r3, #1
 80072c2:	2b00      	cmp	r3, #0
 80072c4:	b410      	push	{r4}
 80072c6:	6093      	str	r3, [r2, #8]
 80072c8:	da08      	bge.n	80072dc <__sfputc_r+0x1e>
 80072ca:	6994      	ldr	r4, [r2, #24]
 80072cc:	42a3      	cmp	r3, r4
 80072ce:	db01      	blt.n	80072d4 <__sfputc_r+0x16>
 80072d0:	290a      	cmp	r1, #10
 80072d2:	d103      	bne.n	80072dc <__sfputc_r+0x1e>
 80072d4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80072d8:	f000 b94a 	b.w	8007570 <__swbuf_r>
 80072dc:	6813      	ldr	r3, [r2, #0]
 80072de:	1c58      	adds	r0, r3, #1
 80072e0:	6010      	str	r0, [r2, #0]
 80072e2:	7019      	strb	r1, [r3, #0]
 80072e4:	4608      	mov	r0, r1
 80072e6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80072ea:	4770      	bx	lr

080072ec <__sfputs_r>:
 80072ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80072ee:	4606      	mov	r6, r0
 80072f0:	460f      	mov	r7, r1
 80072f2:	4614      	mov	r4, r2
 80072f4:	18d5      	adds	r5, r2, r3
 80072f6:	42ac      	cmp	r4, r5
 80072f8:	d101      	bne.n	80072fe <__sfputs_r+0x12>
 80072fa:	2000      	movs	r0, #0
 80072fc:	e007      	b.n	800730e <__sfputs_r+0x22>
 80072fe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007302:	463a      	mov	r2, r7
 8007304:	4630      	mov	r0, r6
 8007306:	f7ff ffda 	bl	80072be <__sfputc_r>
 800730a:	1c43      	adds	r3, r0, #1
 800730c:	d1f3      	bne.n	80072f6 <__sfputs_r+0xa>
 800730e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08007310 <_vfiprintf_r>:
 8007310:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007314:	460d      	mov	r5, r1
 8007316:	b09d      	sub	sp, #116	; 0x74
 8007318:	4614      	mov	r4, r2
 800731a:	4698      	mov	r8, r3
 800731c:	4606      	mov	r6, r0
 800731e:	b118      	cbz	r0, 8007328 <_vfiprintf_r+0x18>
 8007320:	6983      	ldr	r3, [r0, #24]
 8007322:	b90b      	cbnz	r3, 8007328 <_vfiprintf_r+0x18>
 8007324:	f7fd f9bc 	bl	80046a0 <__sinit>
 8007328:	4b89      	ldr	r3, [pc, #548]	; (8007550 <_vfiprintf_r+0x240>)
 800732a:	429d      	cmp	r5, r3
 800732c:	d11b      	bne.n	8007366 <_vfiprintf_r+0x56>
 800732e:	6875      	ldr	r5, [r6, #4]
 8007330:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007332:	07d9      	lsls	r1, r3, #31
 8007334:	d405      	bmi.n	8007342 <_vfiprintf_r+0x32>
 8007336:	89ab      	ldrh	r3, [r5, #12]
 8007338:	059a      	lsls	r2, r3, #22
 800733a:	d402      	bmi.n	8007342 <_vfiprintf_r+0x32>
 800733c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800733e:	f7fd fa72 	bl	8004826 <__retarget_lock_acquire_recursive>
 8007342:	89ab      	ldrh	r3, [r5, #12]
 8007344:	071b      	lsls	r3, r3, #28
 8007346:	d501      	bpl.n	800734c <_vfiprintf_r+0x3c>
 8007348:	692b      	ldr	r3, [r5, #16]
 800734a:	b9eb      	cbnz	r3, 8007388 <_vfiprintf_r+0x78>
 800734c:	4629      	mov	r1, r5
 800734e:	4630      	mov	r0, r6
 8007350:	f000 f960 	bl	8007614 <__swsetup_r>
 8007354:	b1c0      	cbz	r0, 8007388 <_vfiprintf_r+0x78>
 8007356:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007358:	07dc      	lsls	r4, r3, #31
 800735a:	d50e      	bpl.n	800737a <_vfiprintf_r+0x6a>
 800735c:	f04f 30ff 	mov.w	r0, #4294967295
 8007360:	b01d      	add	sp, #116	; 0x74
 8007362:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007366:	4b7b      	ldr	r3, [pc, #492]	; (8007554 <_vfiprintf_r+0x244>)
 8007368:	429d      	cmp	r5, r3
 800736a:	d101      	bne.n	8007370 <_vfiprintf_r+0x60>
 800736c:	68b5      	ldr	r5, [r6, #8]
 800736e:	e7df      	b.n	8007330 <_vfiprintf_r+0x20>
 8007370:	4b79      	ldr	r3, [pc, #484]	; (8007558 <_vfiprintf_r+0x248>)
 8007372:	429d      	cmp	r5, r3
 8007374:	bf08      	it	eq
 8007376:	68f5      	ldreq	r5, [r6, #12]
 8007378:	e7da      	b.n	8007330 <_vfiprintf_r+0x20>
 800737a:	89ab      	ldrh	r3, [r5, #12]
 800737c:	0598      	lsls	r0, r3, #22
 800737e:	d4ed      	bmi.n	800735c <_vfiprintf_r+0x4c>
 8007380:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007382:	f7fd fa51 	bl	8004828 <__retarget_lock_release_recursive>
 8007386:	e7e9      	b.n	800735c <_vfiprintf_r+0x4c>
 8007388:	2300      	movs	r3, #0
 800738a:	9309      	str	r3, [sp, #36]	; 0x24
 800738c:	2320      	movs	r3, #32
 800738e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007392:	f8cd 800c 	str.w	r8, [sp, #12]
 8007396:	2330      	movs	r3, #48	; 0x30
 8007398:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800755c <_vfiprintf_r+0x24c>
 800739c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80073a0:	f04f 0901 	mov.w	r9, #1
 80073a4:	4623      	mov	r3, r4
 80073a6:	469a      	mov	sl, r3
 80073a8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80073ac:	b10a      	cbz	r2, 80073b2 <_vfiprintf_r+0xa2>
 80073ae:	2a25      	cmp	r2, #37	; 0x25
 80073b0:	d1f9      	bne.n	80073a6 <_vfiprintf_r+0x96>
 80073b2:	ebba 0b04 	subs.w	fp, sl, r4
 80073b6:	d00b      	beq.n	80073d0 <_vfiprintf_r+0xc0>
 80073b8:	465b      	mov	r3, fp
 80073ba:	4622      	mov	r2, r4
 80073bc:	4629      	mov	r1, r5
 80073be:	4630      	mov	r0, r6
 80073c0:	f7ff ff94 	bl	80072ec <__sfputs_r>
 80073c4:	3001      	adds	r0, #1
 80073c6:	f000 80aa 	beq.w	800751e <_vfiprintf_r+0x20e>
 80073ca:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80073cc:	445a      	add	r2, fp
 80073ce:	9209      	str	r2, [sp, #36]	; 0x24
 80073d0:	f89a 3000 	ldrb.w	r3, [sl]
 80073d4:	2b00      	cmp	r3, #0
 80073d6:	f000 80a2 	beq.w	800751e <_vfiprintf_r+0x20e>
 80073da:	2300      	movs	r3, #0
 80073dc:	f04f 32ff 	mov.w	r2, #4294967295
 80073e0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80073e4:	f10a 0a01 	add.w	sl, sl, #1
 80073e8:	9304      	str	r3, [sp, #16]
 80073ea:	9307      	str	r3, [sp, #28]
 80073ec:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80073f0:	931a      	str	r3, [sp, #104]	; 0x68
 80073f2:	4654      	mov	r4, sl
 80073f4:	2205      	movs	r2, #5
 80073f6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80073fa:	4858      	ldr	r0, [pc, #352]	; (800755c <_vfiprintf_r+0x24c>)
 80073fc:	f7f8 fee8 	bl	80001d0 <memchr>
 8007400:	9a04      	ldr	r2, [sp, #16]
 8007402:	b9d8      	cbnz	r0, 800743c <_vfiprintf_r+0x12c>
 8007404:	06d1      	lsls	r1, r2, #27
 8007406:	bf44      	itt	mi
 8007408:	2320      	movmi	r3, #32
 800740a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800740e:	0713      	lsls	r3, r2, #28
 8007410:	bf44      	itt	mi
 8007412:	232b      	movmi	r3, #43	; 0x2b
 8007414:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007418:	f89a 3000 	ldrb.w	r3, [sl]
 800741c:	2b2a      	cmp	r3, #42	; 0x2a
 800741e:	d015      	beq.n	800744c <_vfiprintf_r+0x13c>
 8007420:	9a07      	ldr	r2, [sp, #28]
 8007422:	4654      	mov	r4, sl
 8007424:	2000      	movs	r0, #0
 8007426:	f04f 0c0a 	mov.w	ip, #10
 800742a:	4621      	mov	r1, r4
 800742c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007430:	3b30      	subs	r3, #48	; 0x30
 8007432:	2b09      	cmp	r3, #9
 8007434:	d94e      	bls.n	80074d4 <_vfiprintf_r+0x1c4>
 8007436:	b1b0      	cbz	r0, 8007466 <_vfiprintf_r+0x156>
 8007438:	9207      	str	r2, [sp, #28]
 800743a:	e014      	b.n	8007466 <_vfiprintf_r+0x156>
 800743c:	eba0 0308 	sub.w	r3, r0, r8
 8007440:	fa09 f303 	lsl.w	r3, r9, r3
 8007444:	4313      	orrs	r3, r2
 8007446:	9304      	str	r3, [sp, #16]
 8007448:	46a2      	mov	sl, r4
 800744a:	e7d2      	b.n	80073f2 <_vfiprintf_r+0xe2>
 800744c:	9b03      	ldr	r3, [sp, #12]
 800744e:	1d19      	adds	r1, r3, #4
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	9103      	str	r1, [sp, #12]
 8007454:	2b00      	cmp	r3, #0
 8007456:	bfbb      	ittet	lt
 8007458:	425b      	neglt	r3, r3
 800745a:	f042 0202 	orrlt.w	r2, r2, #2
 800745e:	9307      	strge	r3, [sp, #28]
 8007460:	9307      	strlt	r3, [sp, #28]
 8007462:	bfb8      	it	lt
 8007464:	9204      	strlt	r2, [sp, #16]
 8007466:	7823      	ldrb	r3, [r4, #0]
 8007468:	2b2e      	cmp	r3, #46	; 0x2e
 800746a:	d10c      	bne.n	8007486 <_vfiprintf_r+0x176>
 800746c:	7863      	ldrb	r3, [r4, #1]
 800746e:	2b2a      	cmp	r3, #42	; 0x2a
 8007470:	d135      	bne.n	80074de <_vfiprintf_r+0x1ce>
 8007472:	9b03      	ldr	r3, [sp, #12]
 8007474:	1d1a      	adds	r2, r3, #4
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	9203      	str	r2, [sp, #12]
 800747a:	2b00      	cmp	r3, #0
 800747c:	bfb8      	it	lt
 800747e:	f04f 33ff 	movlt.w	r3, #4294967295
 8007482:	3402      	adds	r4, #2
 8007484:	9305      	str	r3, [sp, #20]
 8007486:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800756c <_vfiprintf_r+0x25c>
 800748a:	7821      	ldrb	r1, [r4, #0]
 800748c:	2203      	movs	r2, #3
 800748e:	4650      	mov	r0, sl
 8007490:	f7f8 fe9e 	bl	80001d0 <memchr>
 8007494:	b140      	cbz	r0, 80074a8 <_vfiprintf_r+0x198>
 8007496:	2340      	movs	r3, #64	; 0x40
 8007498:	eba0 000a 	sub.w	r0, r0, sl
 800749c:	fa03 f000 	lsl.w	r0, r3, r0
 80074a0:	9b04      	ldr	r3, [sp, #16]
 80074a2:	4303      	orrs	r3, r0
 80074a4:	3401      	adds	r4, #1
 80074a6:	9304      	str	r3, [sp, #16]
 80074a8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80074ac:	482c      	ldr	r0, [pc, #176]	; (8007560 <_vfiprintf_r+0x250>)
 80074ae:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80074b2:	2206      	movs	r2, #6
 80074b4:	f7f8 fe8c 	bl	80001d0 <memchr>
 80074b8:	2800      	cmp	r0, #0
 80074ba:	d03f      	beq.n	800753c <_vfiprintf_r+0x22c>
 80074bc:	4b29      	ldr	r3, [pc, #164]	; (8007564 <_vfiprintf_r+0x254>)
 80074be:	bb1b      	cbnz	r3, 8007508 <_vfiprintf_r+0x1f8>
 80074c0:	9b03      	ldr	r3, [sp, #12]
 80074c2:	3307      	adds	r3, #7
 80074c4:	f023 0307 	bic.w	r3, r3, #7
 80074c8:	3308      	adds	r3, #8
 80074ca:	9303      	str	r3, [sp, #12]
 80074cc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80074ce:	443b      	add	r3, r7
 80074d0:	9309      	str	r3, [sp, #36]	; 0x24
 80074d2:	e767      	b.n	80073a4 <_vfiprintf_r+0x94>
 80074d4:	fb0c 3202 	mla	r2, ip, r2, r3
 80074d8:	460c      	mov	r4, r1
 80074da:	2001      	movs	r0, #1
 80074dc:	e7a5      	b.n	800742a <_vfiprintf_r+0x11a>
 80074de:	2300      	movs	r3, #0
 80074e0:	3401      	adds	r4, #1
 80074e2:	9305      	str	r3, [sp, #20]
 80074e4:	4619      	mov	r1, r3
 80074e6:	f04f 0c0a 	mov.w	ip, #10
 80074ea:	4620      	mov	r0, r4
 80074ec:	f810 2b01 	ldrb.w	r2, [r0], #1
 80074f0:	3a30      	subs	r2, #48	; 0x30
 80074f2:	2a09      	cmp	r2, #9
 80074f4:	d903      	bls.n	80074fe <_vfiprintf_r+0x1ee>
 80074f6:	2b00      	cmp	r3, #0
 80074f8:	d0c5      	beq.n	8007486 <_vfiprintf_r+0x176>
 80074fa:	9105      	str	r1, [sp, #20]
 80074fc:	e7c3      	b.n	8007486 <_vfiprintf_r+0x176>
 80074fe:	fb0c 2101 	mla	r1, ip, r1, r2
 8007502:	4604      	mov	r4, r0
 8007504:	2301      	movs	r3, #1
 8007506:	e7f0      	b.n	80074ea <_vfiprintf_r+0x1da>
 8007508:	ab03      	add	r3, sp, #12
 800750a:	9300      	str	r3, [sp, #0]
 800750c:	462a      	mov	r2, r5
 800750e:	4b16      	ldr	r3, [pc, #88]	; (8007568 <_vfiprintf_r+0x258>)
 8007510:	a904      	add	r1, sp, #16
 8007512:	4630      	mov	r0, r6
 8007514:	f3af 8000 	nop.w
 8007518:	4607      	mov	r7, r0
 800751a:	1c78      	adds	r0, r7, #1
 800751c:	d1d6      	bne.n	80074cc <_vfiprintf_r+0x1bc>
 800751e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007520:	07d9      	lsls	r1, r3, #31
 8007522:	d405      	bmi.n	8007530 <_vfiprintf_r+0x220>
 8007524:	89ab      	ldrh	r3, [r5, #12]
 8007526:	059a      	lsls	r2, r3, #22
 8007528:	d402      	bmi.n	8007530 <_vfiprintf_r+0x220>
 800752a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800752c:	f7fd f97c 	bl	8004828 <__retarget_lock_release_recursive>
 8007530:	89ab      	ldrh	r3, [r5, #12]
 8007532:	065b      	lsls	r3, r3, #25
 8007534:	f53f af12 	bmi.w	800735c <_vfiprintf_r+0x4c>
 8007538:	9809      	ldr	r0, [sp, #36]	; 0x24
 800753a:	e711      	b.n	8007360 <_vfiprintf_r+0x50>
 800753c:	ab03      	add	r3, sp, #12
 800753e:	9300      	str	r3, [sp, #0]
 8007540:	462a      	mov	r2, r5
 8007542:	4b09      	ldr	r3, [pc, #36]	; (8007568 <_vfiprintf_r+0x258>)
 8007544:	a904      	add	r1, sp, #16
 8007546:	4630      	mov	r0, r6
 8007548:	f7ff fd0c 	bl	8006f64 <_printf_i>
 800754c:	e7e4      	b.n	8007518 <_vfiprintf_r+0x208>
 800754e:	bf00      	nop
 8007550:	0800a958 	.word	0x0800a958
 8007554:	0800a978 	.word	0x0800a978
 8007558:	0800a938 	.word	0x0800a938
 800755c:	0800ae9b 	.word	0x0800ae9b
 8007560:	0800aea5 	.word	0x0800aea5
 8007564:	00000000 	.word	0x00000000
 8007568:	080072ed 	.word	0x080072ed
 800756c:	0800aea1 	.word	0x0800aea1

08007570 <__swbuf_r>:
 8007570:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007572:	460e      	mov	r6, r1
 8007574:	4614      	mov	r4, r2
 8007576:	4605      	mov	r5, r0
 8007578:	b118      	cbz	r0, 8007582 <__swbuf_r+0x12>
 800757a:	6983      	ldr	r3, [r0, #24]
 800757c:	b90b      	cbnz	r3, 8007582 <__swbuf_r+0x12>
 800757e:	f7fd f88f 	bl	80046a0 <__sinit>
 8007582:	4b21      	ldr	r3, [pc, #132]	; (8007608 <__swbuf_r+0x98>)
 8007584:	429c      	cmp	r4, r3
 8007586:	d12b      	bne.n	80075e0 <__swbuf_r+0x70>
 8007588:	686c      	ldr	r4, [r5, #4]
 800758a:	69a3      	ldr	r3, [r4, #24]
 800758c:	60a3      	str	r3, [r4, #8]
 800758e:	89a3      	ldrh	r3, [r4, #12]
 8007590:	071a      	lsls	r2, r3, #28
 8007592:	d52f      	bpl.n	80075f4 <__swbuf_r+0x84>
 8007594:	6923      	ldr	r3, [r4, #16]
 8007596:	b36b      	cbz	r3, 80075f4 <__swbuf_r+0x84>
 8007598:	6923      	ldr	r3, [r4, #16]
 800759a:	6820      	ldr	r0, [r4, #0]
 800759c:	1ac0      	subs	r0, r0, r3
 800759e:	6963      	ldr	r3, [r4, #20]
 80075a0:	b2f6      	uxtb	r6, r6
 80075a2:	4283      	cmp	r3, r0
 80075a4:	4637      	mov	r7, r6
 80075a6:	dc04      	bgt.n	80075b2 <__swbuf_r+0x42>
 80075a8:	4621      	mov	r1, r4
 80075aa:	4628      	mov	r0, r5
 80075ac:	f7fc ffe4 	bl	8004578 <_fflush_r>
 80075b0:	bb30      	cbnz	r0, 8007600 <__swbuf_r+0x90>
 80075b2:	68a3      	ldr	r3, [r4, #8]
 80075b4:	3b01      	subs	r3, #1
 80075b6:	60a3      	str	r3, [r4, #8]
 80075b8:	6823      	ldr	r3, [r4, #0]
 80075ba:	1c5a      	adds	r2, r3, #1
 80075bc:	6022      	str	r2, [r4, #0]
 80075be:	701e      	strb	r6, [r3, #0]
 80075c0:	6963      	ldr	r3, [r4, #20]
 80075c2:	3001      	adds	r0, #1
 80075c4:	4283      	cmp	r3, r0
 80075c6:	d004      	beq.n	80075d2 <__swbuf_r+0x62>
 80075c8:	89a3      	ldrh	r3, [r4, #12]
 80075ca:	07db      	lsls	r3, r3, #31
 80075cc:	d506      	bpl.n	80075dc <__swbuf_r+0x6c>
 80075ce:	2e0a      	cmp	r6, #10
 80075d0:	d104      	bne.n	80075dc <__swbuf_r+0x6c>
 80075d2:	4621      	mov	r1, r4
 80075d4:	4628      	mov	r0, r5
 80075d6:	f7fc ffcf 	bl	8004578 <_fflush_r>
 80075da:	b988      	cbnz	r0, 8007600 <__swbuf_r+0x90>
 80075dc:	4638      	mov	r0, r7
 80075de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80075e0:	4b0a      	ldr	r3, [pc, #40]	; (800760c <__swbuf_r+0x9c>)
 80075e2:	429c      	cmp	r4, r3
 80075e4:	d101      	bne.n	80075ea <__swbuf_r+0x7a>
 80075e6:	68ac      	ldr	r4, [r5, #8]
 80075e8:	e7cf      	b.n	800758a <__swbuf_r+0x1a>
 80075ea:	4b09      	ldr	r3, [pc, #36]	; (8007610 <__swbuf_r+0xa0>)
 80075ec:	429c      	cmp	r4, r3
 80075ee:	bf08      	it	eq
 80075f0:	68ec      	ldreq	r4, [r5, #12]
 80075f2:	e7ca      	b.n	800758a <__swbuf_r+0x1a>
 80075f4:	4621      	mov	r1, r4
 80075f6:	4628      	mov	r0, r5
 80075f8:	f000 f80c 	bl	8007614 <__swsetup_r>
 80075fc:	2800      	cmp	r0, #0
 80075fe:	d0cb      	beq.n	8007598 <__swbuf_r+0x28>
 8007600:	f04f 37ff 	mov.w	r7, #4294967295
 8007604:	e7ea      	b.n	80075dc <__swbuf_r+0x6c>
 8007606:	bf00      	nop
 8007608:	0800a958 	.word	0x0800a958
 800760c:	0800a978 	.word	0x0800a978
 8007610:	0800a938 	.word	0x0800a938

08007614 <__swsetup_r>:
 8007614:	4b32      	ldr	r3, [pc, #200]	; (80076e0 <__swsetup_r+0xcc>)
 8007616:	b570      	push	{r4, r5, r6, lr}
 8007618:	681d      	ldr	r5, [r3, #0]
 800761a:	4606      	mov	r6, r0
 800761c:	460c      	mov	r4, r1
 800761e:	b125      	cbz	r5, 800762a <__swsetup_r+0x16>
 8007620:	69ab      	ldr	r3, [r5, #24]
 8007622:	b913      	cbnz	r3, 800762a <__swsetup_r+0x16>
 8007624:	4628      	mov	r0, r5
 8007626:	f7fd f83b 	bl	80046a0 <__sinit>
 800762a:	4b2e      	ldr	r3, [pc, #184]	; (80076e4 <__swsetup_r+0xd0>)
 800762c:	429c      	cmp	r4, r3
 800762e:	d10f      	bne.n	8007650 <__swsetup_r+0x3c>
 8007630:	686c      	ldr	r4, [r5, #4]
 8007632:	89a3      	ldrh	r3, [r4, #12]
 8007634:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007638:	0719      	lsls	r1, r3, #28
 800763a:	d42c      	bmi.n	8007696 <__swsetup_r+0x82>
 800763c:	06dd      	lsls	r5, r3, #27
 800763e:	d411      	bmi.n	8007664 <__swsetup_r+0x50>
 8007640:	2309      	movs	r3, #9
 8007642:	6033      	str	r3, [r6, #0]
 8007644:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8007648:	81a3      	strh	r3, [r4, #12]
 800764a:	f04f 30ff 	mov.w	r0, #4294967295
 800764e:	e03e      	b.n	80076ce <__swsetup_r+0xba>
 8007650:	4b25      	ldr	r3, [pc, #148]	; (80076e8 <__swsetup_r+0xd4>)
 8007652:	429c      	cmp	r4, r3
 8007654:	d101      	bne.n	800765a <__swsetup_r+0x46>
 8007656:	68ac      	ldr	r4, [r5, #8]
 8007658:	e7eb      	b.n	8007632 <__swsetup_r+0x1e>
 800765a:	4b24      	ldr	r3, [pc, #144]	; (80076ec <__swsetup_r+0xd8>)
 800765c:	429c      	cmp	r4, r3
 800765e:	bf08      	it	eq
 8007660:	68ec      	ldreq	r4, [r5, #12]
 8007662:	e7e6      	b.n	8007632 <__swsetup_r+0x1e>
 8007664:	0758      	lsls	r0, r3, #29
 8007666:	d512      	bpl.n	800768e <__swsetup_r+0x7a>
 8007668:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800766a:	b141      	cbz	r1, 800767e <__swsetup_r+0x6a>
 800766c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007670:	4299      	cmp	r1, r3
 8007672:	d002      	beq.n	800767a <__swsetup_r+0x66>
 8007674:	4630      	mov	r0, r6
 8007676:	f7fd f953 	bl	8004920 <_free_r>
 800767a:	2300      	movs	r3, #0
 800767c:	6363      	str	r3, [r4, #52]	; 0x34
 800767e:	89a3      	ldrh	r3, [r4, #12]
 8007680:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007684:	81a3      	strh	r3, [r4, #12]
 8007686:	2300      	movs	r3, #0
 8007688:	6063      	str	r3, [r4, #4]
 800768a:	6923      	ldr	r3, [r4, #16]
 800768c:	6023      	str	r3, [r4, #0]
 800768e:	89a3      	ldrh	r3, [r4, #12]
 8007690:	f043 0308 	orr.w	r3, r3, #8
 8007694:	81a3      	strh	r3, [r4, #12]
 8007696:	6923      	ldr	r3, [r4, #16]
 8007698:	b94b      	cbnz	r3, 80076ae <__swsetup_r+0x9a>
 800769a:	89a3      	ldrh	r3, [r4, #12]
 800769c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80076a0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80076a4:	d003      	beq.n	80076ae <__swsetup_r+0x9a>
 80076a6:	4621      	mov	r1, r4
 80076a8:	4630      	mov	r0, r6
 80076aa:	f7fd f8e3 	bl	8004874 <__smakebuf_r>
 80076ae:	89a0      	ldrh	r0, [r4, #12]
 80076b0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80076b4:	f010 0301 	ands.w	r3, r0, #1
 80076b8:	d00a      	beq.n	80076d0 <__swsetup_r+0xbc>
 80076ba:	2300      	movs	r3, #0
 80076bc:	60a3      	str	r3, [r4, #8]
 80076be:	6963      	ldr	r3, [r4, #20]
 80076c0:	425b      	negs	r3, r3
 80076c2:	61a3      	str	r3, [r4, #24]
 80076c4:	6923      	ldr	r3, [r4, #16]
 80076c6:	b943      	cbnz	r3, 80076da <__swsetup_r+0xc6>
 80076c8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80076cc:	d1ba      	bne.n	8007644 <__swsetup_r+0x30>
 80076ce:	bd70      	pop	{r4, r5, r6, pc}
 80076d0:	0781      	lsls	r1, r0, #30
 80076d2:	bf58      	it	pl
 80076d4:	6963      	ldrpl	r3, [r4, #20]
 80076d6:	60a3      	str	r3, [r4, #8]
 80076d8:	e7f4      	b.n	80076c4 <__swsetup_r+0xb0>
 80076da:	2000      	movs	r0, #0
 80076dc:	e7f7      	b.n	80076ce <__swsetup_r+0xba>
 80076de:	bf00      	nop
 80076e0:	20000014 	.word	0x20000014
 80076e4:	0800a958 	.word	0x0800a958
 80076e8:	0800a978 	.word	0x0800a978
 80076ec:	0800a938 	.word	0x0800a938

080076f0 <abort>:
 80076f0:	b508      	push	{r3, lr}
 80076f2:	2006      	movs	r0, #6
 80076f4:	f000 f834 	bl	8007760 <raise>
 80076f8:	2001      	movs	r0, #1
 80076fa:	f7f9 fea1 	bl	8001440 <_exit>

080076fe <_malloc_usable_size_r>:
 80076fe:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007702:	1f18      	subs	r0, r3, #4
 8007704:	2b00      	cmp	r3, #0
 8007706:	bfbc      	itt	lt
 8007708:	580b      	ldrlt	r3, [r1, r0]
 800770a:	18c0      	addlt	r0, r0, r3
 800770c:	4770      	bx	lr

0800770e <_raise_r>:
 800770e:	291f      	cmp	r1, #31
 8007710:	b538      	push	{r3, r4, r5, lr}
 8007712:	4604      	mov	r4, r0
 8007714:	460d      	mov	r5, r1
 8007716:	d904      	bls.n	8007722 <_raise_r+0x14>
 8007718:	2316      	movs	r3, #22
 800771a:	6003      	str	r3, [r0, #0]
 800771c:	f04f 30ff 	mov.w	r0, #4294967295
 8007720:	bd38      	pop	{r3, r4, r5, pc}
 8007722:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8007724:	b112      	cbz	r2, 800772c <_raise_r+0x1e>
 8007726:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800772a:	b94b      	cbnz	r3, 8007740 <_raise_r+0x32>
 800772c:	4620      	mov	r0, r4
 800772e:	f000 f831 	bl	8007794 <_getpid_r>
 8007732:	462a      	mov	r2, r5
 8007734:	4601      	mov	r1, r0
 8007736:	4620      	mov	r0, r4
 8007738:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800773c:	f000 b818 	b.w	8007770 <_kill_r>
 8007740:	2b01      	cmp	r3, #1
 8007742:	d00a      	beq.n	800775a <_raise_r+0x4c>
 8007744:	1c59      	adds	r1, r3, #1
 8007746:	d103      	bne.n	8007750 <_raise_r+0x42>
 8007748:	2316      	movs	r3, #22
 800774a:	6003      	str	r3, [r0, #0]
 800774c:	2001      	movs	r0, #1
 800774e:	e7e7      	b.n	8007720 <_raise_r+0x12>
 8007750:	2400      	movs	r4, #0
 8007752:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8007756:	4628      	mov	r0, r5
 8007758:	4798      	blx	r3
 800775a:	2000      	movs	r0, #0
 800775c:	e7e0      	b.n	8007720 <_raise_r+0x12>
	...

08007760 <raise>:
 8007760:	4b02      	ldr	r3, [pc, #8]	; (800776c <raise+0xc>)
 8007762:	4601      	mov	r1, r0
 8007764:	6818      	ldr	r0, [r3, #0]
 8007766:	f7ff bfd2 	b.w	800770e <_raise_r>
 800776a:	bf00      	nop
 800776c:	20000014 	.word	0x20000014

08007770 <_kill_r>:
 8007770:	b538      	push	{r3, r4, r5, lr}
 8007772:	4d07      	ldr	r5, [pc, #28]	; (8007790 <_kill_r+0x20>)
 8007774:	2300      	movs	r3, #0
 8007776:	4604      	mov	r4, r0
 8007778:	4608      	mov	r0, r1
 800777a:	4611      	mov	r1, r2
 800777c:	602b      	str	r3, [r5, #0]
 800777e:	f7f9 fe4f 	bl	8001420 <_kill>
 8007782:	1c43      	adds	r3, r0, #1
 8007784:	d102      	bne.n	800778c <_kill_r+0x1c>
 8007786:	682b      	ldr	r3, [r5, #0]
 8007788:	b103      	cbz	r3, 800778c <_kill_r+0x1c>
 800778a:	6023      	str	r3, [r4, #0]
 800778c:	bd38      	pop	{r3, r4, r5, pc}
 800778e:	bf00      	nop
 8007790:	2000a2f0 	.word	0x2000a2f0

08007794 <_getpid_r>:
 8007794:	f7f9 be3c 	b.w	8001410 <_getpid>

08007798 <_init>:
 8007798:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800779a:	bf00      	nop
 800779c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800779e:	bc08      	pop	{r3}
 80077a0:	469e      	mov	lr, r3
 80077a2:	4770      	bx	lr

080077a4 <_fini>:
 80077a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80077a6:	bf00      	nop
 80077a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80077aa:	bc08      	pop	{r3}
 80077ac:	469e      	mov	lr, r3
 80077ae:	4770      	bx	lr
