set SynModuleInfo {
  {SRCNAME main_Pipeline_VITIS_LOOP_21_1 MODELNAME main_Pipeline_VITIS_LOOP_21_1 RTLNAME main_main_Pipeline_VITIS_LOOP_21_1
    SUBMODULES {
      {MODELNAME main_mux_32_32_1_1 RTLNAME main_mux_32_32_1_1 BINDTYPE op TYPE mux IMPL auto LATENCY 0 ALLOW_PRAGMA 1}
      {MODELNAME main_flow_control_loop_pipe_sequential_init RTLNAME main_flow_control_loop_pipe_sequential_init BINDTYPE interface TYPE internal_upc_flow_control INSTNAME main_flow_control_loop_pipe_sequential_init_U}
    }
  }
  {SRCNAME main_Pipeline_VITIS_LOOP_142_1 MODELNAME main_Pipeline_VITIS_LOOP_142_1 RTLNAME main_main_Pipeline_VITIS_LOOP_142_1}
  {SRCNAME main MODELNAME main RTLNAME main IS_TOP 1}
}
