Generated by Fabric Compiler ( version 2022.1 <build 99559> ) at Sun Feb 26 18:30:44 2023


Cell Usage:
GTP_DFF                       5 uses
GTP_DFF_C                    32 uses
GTP_DFF_CE                   92 uses
GTP_DFF_P                     1 use
GTP_GRS                       1 use
GTP_INV                       1 use
GTP_LUT1                      4 uses
GTP_LUT2                     29 uses
GTP_LUT3                      4 uses
GTP_LUT4                      9 uses
GTP_LUT5                     24 uses
GTP_LUT5CARRY                74 uses
GTP_LUT5M                     5 uses
GTP_PLL_E1                    1 use

I/O ports: 9
GTP_INBUF                   4 uses
GTP_OUTBUF                  5 uses

Mapping Summary:
Total LUTs: 149 of 17536 (0.85%)
	LUTs as dram: 0 of 4440 (0.00%)
	LUTs as logic: 149
Total Registers: 130 of 26304 (0.49%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 48 (0.00%)

APMs:
Total APMs = 0.00 of 30 (0.00%)

Total I/O ports = 9 of 240 (3.75%)


Overview of Control Sets:

Number of unique control sets : 8

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 1        | 1                 0
  [2, 4)      | 0        | 0                 0
  [4, 6)      | 1        | 1                 0
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 0        | 0                 0
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 1        | 0                 1
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 5        | 0                 5
--------------------------------------------------------------
  The maximum fanout: 24
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 5
  NO              NO                YES                33
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                92
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

View the details of control sets in the file top_controlsets.txt.


Device Utilization Summary Of Each Module:
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name           | LUT     | FF      | Distributed RAM     | APM     | DRM     | ADC     | CGRA     | CRYSTAL     | DLL     | DQSL     | EFUSECODE     | FLSIF     | HMEMC     | HSST     | IO     | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | LUT CARRY     | LUT6 MUX     | LUT7 MUX     | LUT8 MUX     | OSC     | PCIE     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| top                        | 149     | 130     | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 9      | 0           | 0           | 0            | 0        | 74            | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 1         | 0        | 0        
| + dac_pll_u                | 0       | 0       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
| + dac_u_l                  | 6       | 0       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 6             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + dac_u_r                  | 18      | 12      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 17            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + i2s_u                    | 103     | 118     | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 29            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + key_Relise_posedge     | 33      | 29      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 19            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Timing analysis mode : single corner

 Clock Summary:                                                                                                                       
**************************************************************************************************************************************
                                                                                      Clock   Non-clock                               
 Clock                               Period       Waveform       Type                 Loads       Loads  Sources                      
--------------------------------------------------------------------------------------------------------------------------------------
 top|clk50M_System                   1000.000     {0 500}        Declared               117           0  {clk50M_System}              
 dac_pll|dac_pll_u/u_pll_e1/CLKOUT0  1000.000     {0 500}        Declared                12           0  {dac_pll_u/u_pll_e1/CLKOUT0} 
======================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 Inferred_clock_group_0        asynchronous               top|clk50M_System                         
 Inferred_clock_group_1        asynchronous               dac_pll|dac_pll_u/u_pll_e1/CLKOUT0        
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 top|clk50M_System            1.000 MHz     153.563 MHz       1000.000          6.512        993.488
 dac_pll|dac_pll_u/u_pll_e1/CLKOUT0
                              1.000 MHz     555.247 MHz       1000.000          1.801        998.199
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 top|clk50M_System      top|clk50M_System          993.488       0.000              0            206
 dac_pll|dac_pll_u/u_pll_e1/CLKOUT0
                        dac_pll|dac_pll_u/u_pll_e1/CLKOUT0
                                                   998.199       0.000              0             12
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 top|clk50M_System      top|clk50M_System            0.691       0.000              0            206
 dac_pll|dac_pll_u/u_pll_e1/CLKOUT0
                        dac_pll|dac_pll_u/u_pll_e1/CLKOUT0
                                                     1.046       0.000              0             12
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 top|clk50M_System                                 499.380       0.000              0            117
 dac_pll|dac_pll_u/u_pll_e1/CLKOUT0                499.380       0.000              0             12
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : i2s_u/key_Relise_posedge/cnt[3]/CLK (GTP_DFF_CE)
Endpoint    : i2s_u/key_Relise_posedge/cnt[19]/D (GTP_DFF_CE)
Path Group  : top|clk50M_System
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.022
  Launch Clock Delay      :  4.022
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|clk50M_System (rising edge)
                                                         0.000       0.000 r                        
 clk50M_System                                           0.000       0.000 r       clk50M_System (port)
                                   net (fanout=1)        0.000       0.000         clk50M_System    
                                                                                   clk50M_System_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk50M_System_ibuf/O (GTP_INBUF)
                                   net (fanout=118)      2.811       4.022         nt_clk50M_System 
                                                                           r       i2s_u/key_Relise_posedge/cnt[3]/CLK (GTP_DFF_CE)

                                   tco                   0.325       4.347 r       i2s_u/key_Relise_posedge/cnt[3]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.485       4.832         i2s_u/key_Relise_posedge/cnt [3]
                                                                                   i2s_u/key_Relise_posedge/N17_mux5_3/I0 (GTP_LUT2)
                                   td                    0.206       5.038 f       i2s_u/key_Relise_posedge/N17_mux5_3/Z (GTP_LUT2)
                                   net (fanout=1)        0.407       5.445         i2s_u/key_Relise_posedge/_N1088
                                                                                   i2s_u/key_Relise_posedge/N17_mux5_6/I4 (GTP_LUT5)
                                   td                    0.174       5.619 f       i2s_u/key_Relise_posedge/N17_mux5_6/Z (GTP_LUT5)
                                   net (fanout=1)        0.407       6.026         i2s_u/key_Relise_posedge/_N123
                                                                                   i2s_u/key_Relise_posedge/N17_mux9/I4 (GTP_LUT5)
                                   td                    0.174       6.200 f       i2s_u/key_Relise_posedge/N17_mux9/Z (GTP_LUT5)
                                   net (fanout=1)        0.407       6.607         i2s_u/key_Relise_posedge/_N131
                                                                                   i2s_u/key_Relise_posedge/N17_mux13_5/I4 (GTP_LUT5)
                                   td                    0.174       6.781 f       i2s_u/key_Relise_posedge/N17_mux13_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.407       7.188         i2s_u/key_Relise_posedge/_N139
                                                                                   i2s_u/key_Relise_posedge/N17_mux15/I2 (GTP_LUT3)
                                   td                    0.174       7.362 f       i2s_u/key_Relise_posedge/N17_mux15/Z (GTP_LUT3)
                                   net (fanout=1)        0.407       7.769         i2s_u/key_Relise_posedge/_N143
                                                                                   i2s_u/key_Relise_posedge/N17_mux19_5/I4 (GTP_LUT5)
                                   td                    0.174       7.943 f       i2s_u/key_Relise_posedge/N17_mux19_5/Z (GTP_LUT5)
                                   net (fanout=7)        0.625       8.568         i2s_u/key_Relise_posedge/N143 [2]
                                                                                   i2s_u/key_Relise_posedge/N135_13/I3 (GTP_LUT4)
                                   td                    0.174       8.742 f       i2s_u/key_Relise_posedge/N135_13/Z (GTP_LUT4)
                                   net (fanout=19)       0.737       9.479         i2s_u/key_Relise_posedge/_N228
                                                                                   i2s_u/key_Relise_posedge/N34_1_1/I2 (GTP_LUT5CARRY)
                                   td                    0.228       9.707 f       i2s_u/key_Relise_posedge/N34_1_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.707         i2s_u/key_Relise_posedge/_N166
                                                                                   i2s_u/key_Relise_posedge/N34_1_2/CIN (GTP_LUT5CARRY)
                                   td                    0.032       9.739 r       i2s_u/key_Relise_posedge/N34_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.739         i2s_u/key_Relise_posedge/_N167
                                                                                   i2s_u/key_Relise_posedge/N34_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.032       9.771 r       i2s_u/key_Relise_posedge/N34_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.771         i2s_u/key_Relise_posedge/_N168
                                                                                   i2s_u/key_Relise_posedge/N34_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032       9.803 r       i2s_u/key_Relise_posedge/N34_1_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.803         i2s_u/key_Relise_posedge/_N169
                                                                                   i2s_u/key_Relise_posedge/N34_1_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032       9.835 r       i2s_u/key_Relise_posedge/N34_1_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.835         i2s_u/key_Relise_posedge/_N170
                                                                                   i2s_u/key_Relise_posedge/N34_1_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032       9.867 r       i2s_u/key_Relise_posedge/N34_1_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.867         i2s_u/key_Relise_posedge/_N171
                                                                                   i2s_u/key_Relise_posedge/N34_1_7/CIN (GTP_LUT5CARRY)
                                   td                    0.032       9.899 r       i2s_u/key_Relise_posedge/N34_1_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.899         i2s_u/key_Relise_posedge/_N172
                                                                                   i2s_u/key_Relise_posedge/N34_1_8/CIN (GTP_LUT5CARRY)
                                   td                    0.032       9.931 r       i2s_u/key_Relise_posedge/N34_1_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.931         i2s_u/key_Relise_posedge/_N173
                                                                                   i2s_u/key_Relise_posedge/N34_1_9/CIN (GTP_LUT5CARRY)
                                   td                    0.032       9.963 r       i2s_u/key_Relise_posedge/N34_1_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.963         i2s_u/key_Relise_posedge/_N174
                                                                                   i2s_u/key_Relise_posedge/N34_1_10/CIN (GTP_LUT5CARRY)
                                   td                    0.032       9.995 r       i2s_u/key_Relise_posedge/N34_1_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.995         i2s_u/key_Relise_posedge/_N175
                                                                                   i2s_u/key_Relise_posedge/N34_1_11/CIN (GTP_LUT5CARRY)
                                   td                    0.032      10.027 r       i2s_u/key_Relise_posedge/N34_1_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.027         i2s_u/key_Relise_posedge/_N176
                                                                                   i2s_u/key_Relise_posedge/N34_1_12/CIN (GTP_LUT5CARRY)
                                   td                    0.032      10.059 r       i2s_u/key_Relise_posedge/N34_1_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.059         i2s_u/key_Relise_posedge/_N177
                                                                                   i2s_u/key_Relise_posedge/N34_1_13/CIN (GTP_LUT5CARRY)
                                   td                    0.032      10.091 r       i2s_u/key_Relise_posedge/N34_1_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.091         i2s_u/key_Relise_posedge/_N178
                                                                                   i2s_u/key_Relise_posedge/N34_1_14/CIN (GTP_LUT5CARRY)
                                   td                    0.032      10.123 r       i2s_u/key_Relise_posedge/N34_1_14/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.123         i2s_u/key_Relise_posedge/_N179
                                                                                   i2s_u/key_Relise_posedge/N34_1_15/CIN (GTP_LUT5CARRY)
                                   td                    0.032      10.155 r       i2s_u/key_Relise_posedge/N34_1_15/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.155         i2s_u/key_Relise_posedge/_N180
                                                                                   i2s_u/key_Relise_posedge/N34_1_16/CIN (GTP_LUT5CARRY)
                                   td                    0.032      10.187 r       i2s_u/key_Relise_posedge/N34_1_16/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.187         i2s_u/key_Relise_posedge/_N181
                                                                                   i2s_u/key_Relise_posedge/N34_1_17/CIN (GTP_LUT5CARRY)
                                   td                    0.032      10.219 r       i2s_u/key_Relise_posedge/N34_1_17/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.219         i2s_u/key_Relise_posedge/_N182
                                                                                   i2s_u/key_Relise_posedge/N34_1_18/CIN (GTP_LUT5CARRY)
                                   td                    0.032      10.251 r       i2s_u/key_Relise_posedge/N34_1_18/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.251         i2s_u/key_Relise_posedge/_N183
                                                                                   i2s_u/key_Relise_posedge/N34_1_19/CIN (GTP_LUT5CARRY)
                                   td                    0.216      10.467 f       i2s_u/key_Relise_posedge/N34_1_19/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.467         i2s_u/key_Relise_posedge/N135 [19]
                                                                           f       i2s_u/key_Relise_posedge/cnt[19]/D (GTP_DFF_CE)

 Data arrival time                                                  10.467         Logic Levels: 26 
                                                                                   Logic: 2.563ns(39.767%), Route: 3.882ns(60.233%)
----------------------------------------------------------------------------------------------------

 Clock top|clk50M_System (rising edge)
                                                      1000.000    1000.000 r                        
 clk50M_System                                           0.000    1000.000 r       clk50M_System (port)
                                   net (fanout=1)        0.000    1000.000         clk50M_System    
                                                                                   clk50M_System_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       clk50M_System_ibuf/O (GTP_INBUF)
                                   net (fanout=118)      2.811    1004.022         nt_clk50M_System 
                                                                           r       i2s_u/key_Relise_posedge/cnt[19]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1004.022                          
 clock uncertainty                                      -0.050    1003.972                          

 Setup time                                             -0.017    1003.955                          

 Data required time                                               1003.955                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.955                          
 Data arrival time                                                  10.467                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       993.488                          
====================================================================================================

====================================================================================================

Startpoint  : i2s_u/key_Relise_posedge/cnt[3]/CLK (GTP_DFF_CE)
Endpoint    : i2s_u/key_Relise_posedge/cnt[18]/D (GTP_DFF_CE)
Path Group  : top|clk50M_System
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.022
  Launch Clock Delay      :  4.022
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|clk50M_System (rising edge)
                                                         0.000       0.000 r                        
 clk50M_System                                           0.000       0.000 r       clk50M_System (port)
                                   net (fanout=1)        0.000       0.000         clk50M_System    
                                                                                   clk50M_System_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk50M_System_ibuf/O (GTP_INBUF)
                                   net (fanout=118)      2.811       4.022         nt_clk50M_System 
                                                                           r       i2s_u/key_Relise_posedge/cnt[3]/CLK (GTP_DFF_CE)

                                   tco                   0.325       4.347 r       i2s_u/key_Relise_posedge/cnt[3]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.485       4.832         i2s_u/key_Relise_posedge/cnt [3]
                                                                                   i2s_u/key_Relise_posedge/N17_mux5_3/I0 (GTP_LUT2)
                                   td                    0.206       5.038 f       i2s_u/key_Relise_posedge/N17_mux5_3/Z (GTP_LUT2)
                                   net (fanout=1)        0.407       5.445         i2s_u/key_Relise_posedge/_N1088
                                                                                   i2s_u/key_Relise_posedge/N17_mux5_6/I4 (GTP_LUT5)
                                   td                    0.174       5.619 f       i2s_u/key_Relise_posedge/N17_mux5_6/Z (GTP_LUT5)
                                   net (fanout=1)        0.407       6.026         i2s_u/key_Relise_posedge/_N123
                                                                                   i2s_u/key_Relise_posedge/N17_mux9/I4 (GTP_LUT5)
                                   td                    0.174       6.200 f       i2s_u/key_Relise_posedge/N17_mux9/Z (GTP_LUT5)
                                   net (fanout=1)        0.407       6.607         i2s_u/key_Relise_posedge/_N131
                                                                                   i2s_u/key_Relise_posedge/N17_mux13_5/I4 (GTP_LUT5)
                                   td                    0.174       6.781 f       i2s_u/key_Relise_posedge/N17_mux13_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.407       7.188         i2s_u/key_Relise_posedge/_N139
                                                                                   i2s_u/key_Relise_posedge/N17_mux15/I2 (GTP_LUT3)
                                   td                    0.174       7.362 f       i2s_u/key_Relise_posedge/N17_mux15/Z (GTP_LUT3)
                                   net (fanout=1)        0.407       7.769         i2s_u/key_Relise_posedge/_N143
                                                                                   i2s_u/key_Relise_posedge/N17_mux19_5/I4 (GTP_LUT5)
                                   td                    0.174       7.943 f       i2s_u/key_Relise_posedge/N17_mux19_5/Z (GTP_LUT5)
                                   net (fanout=7)        0.625       8.568         i2s_u/key_Relise_posedge/N143 [2]
                                                                                   i2s_u/key_Relise_posedge/N135_13/I3 (GTP_LUT4)
                                   td                    0.174       8.742 f       i2s_u/key_Relise_posedge/N135_13/Z (GTP_LUT4)
                                   net (fanout=19)       0.737       9.479         i2s_u/key_Relise_posedge/_N228
                                                                                   i2s_u/key_Relise_posedge/N34_1_1/I2 (GTP_LUT5CARRY)
                                   td                    0.228       9.707 f       i2s_u/key_Relise_posedge/N34_1_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.707         i2s_u/key_Relise_posedge/_N166
                                                                                   i2s_u/key_Relise_posedge/N34_1_2/CIN (GTP_LUT5CARRY)
                                   td                    0.032       9.739 r       i2s_u/key_Relise_posedge/N34_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.739         i2s_u/key_Relise_posedge/_N167
                                                                                   i2s_u/key_Relise_posedge/N34_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.032       9.771 r       i2s_u/key_Relise_posedge/N34_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.771         i2s_u/key_Relise_posedge/_N168
                                                                                   i2s_u/key_Relise_posedge/N34_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032       9.803 r       i2s_u/key_Relise_posedge/N34_1_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.803         i2s_u/key_Relise_posedge/_N169
                                                                                   i2s_u/key_Relise_posedge/N34_1_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032       9.835 r       i2s_u/key_Relise_posedge/N34_1_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.835         i2s_u/key_Relise_posedge/_N170
                                                                                   i2s_u/key_Relise_posedge/N34_1_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032       9.867 r       i2s_u/key_Relise_posedge/N34_1_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.867         i2s_u/key_Relise_posedge/_N171
                                                                                   i2s_u/key_Relise_posedge/N34_1_7/CIN (GTP_LUT5CARRY)
                                   td                    0.032       9.899 r       i2s_u/key_Relise_posedge/N34_1_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.899         i2s_u/key_Relise_posedge/_N172
                                                                                   i2s_u/key_Relise_posedge/N34_1_8/CIN (GTP_LUT5CARRY)
                                   td                    0.032       9.931 r       i2s_u/key_Relise_posedge/N34_1_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.931         i2s_u/key_Relise_posedge/_N173
                                                                                   i2s_u/key_Relise_posedge/N34_1_9/CIN (GTP_LUT5CARRY)
                                   td                    0.032       9.963 r       i2s_u/key_Relise_posedge/N34_1_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.963         i2s_u/key_Relise_posedge/_N174
                                                                                   i2s_u/key_Relise_posedge/N34_1_10/CIN (GTP_LUT5CARRY)
                                   td                    0.032       9.995 r       i2s_u/key_Relise_posedge/N34_1_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.995         i2s_u/key_Relise_posedge/_N175
                                                                                   i2s_u/key_Relise_posedge/N34_1_11/CIN (GTP_LUT5CARRY)
                                   td                    0.032      10.027 r       i2s_u/key_Relise_posedge/N34_1_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.027         i2s_u/key_Relise_posedge/_N176
                                                                                   i2s_u/key_Relise_posedge/N34_1_12/CIN (GTP_LUT5CARRY)
                                   td                    0.032      10.059 r       i2s_u/key_Relise_posedge/N34_1_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.059         i2s_u/key_Relise_posedge/_N177
                                                                                   i2s_u/key_Relise_posedge/N34_1_13/CIN (GTP_LUT5CARRY)
                                   td                    0.032      10.091 r       i2s_u/key_Relise_posedge/N34_1_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.091         i2s_u/key_Relise_posedge/_N178
                                                                                   i2s_u/key_Relise_posedge/N34_1_14/CIN (GTP_LUT5CARRY)
                                   td                    0.032      10.123 r       i2s_u/key_Relise_posedge/N34_1_14/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.123         i2s_u/key_Relise_posedge/_N179
                                                                                   i2s_u/key_Relise_posedge/N34_1_15/CIN (GTP_LUT5CARRY)
                                   td                    0.032      10.155 r       i2s_u/key_Relise_posedge/N34_1_15/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.155         i2s_u/key_Relise_posedge/_N180
                                                                                   i2s_u/key_Relise_posedge/N34_1_16/CIN (GTP_LUT5CARRY)
                                   td                    0.032      10.187 r       i2s_u/key_Relise_posedge/N34_1_16/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.187         i2s_u/key_Relise_posedge/_N181
                                                                                   i2s_u/key_Relise_posedge/N34_1_17/CIN (GTP_LUT5CARRY)
                                   td                    0.032      10.219 r       i2s_u/key_Relise_posedge/N34_1_17/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.219         i2s_u/key_Relise_posedge/_N182
                                                                                   i2s_u/key_Relise_posedge/N34_1_18/CIN (GTP_LUT5CARRY)
                                   td                    0.216      10.435 f       i2s_u/key_Relise_posedge/N34_1_18/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.435         i2s_u/key_Relise_posedge/N135 [18]
                                                                           f       i2s_u/key_Relise_posedge/cnt[18]/D (GTP_DFF_CE)

 Data arrival time                                                  10.435         Logic Levels: 25 
                                                                                   Logic: 2.531ns(39.467%), Route: 3.882ns(60.533%)
----------------------------------------------------------------------------------------------------

 Clock top|clk50M_System (rising edge)
                                                      1000.000    1000.000 r                        
 clk50M_System                                           0.000    1000.000 r       clk50M_System (port)
                                   net (fanout=1)        0.000    1000.000         clk50M_System    
                                                                                   clk50M_System_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       clk50M_System_ibuf/O (GTP_INBUF)
                                   net (fanout=118)      2.811    1004.022         nt_clk50M_System 
                                                                           r       i2s_u/key_Relise_posedge/cnt[18]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1004.022                          
 clock uncertainty                                      -0.050    1003.972                          

 Setup time                                             -0.017    1003.955                          

 Data required time                                               1003.955                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.955                          
 Data arrival time                                                  10.435                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       993.520                          
====================================================================================================

====================================================================================================

Startpoint  : i2s_u/key_Relise_posedge/cnt[3]/CLK (GTP_DFF_CE)
Endpoint    : i2s_u/key_Relise_posedge/cnt[17]/D (GTP_DFF_CE)
Path Group  : top|clk50M_System
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.022
  Launch Clock Delay      :  4.022
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|clk50M_System (rising edge)
                                                         0.000       0.000 r                        
 clk50M_System                                           0.000       0.000 r       clk50M_System (port)
                                   net (fanout=1)        0.000       0.000         clk50M_System    
                                                                                   clk50M_System_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk50M_System_ibuf/O (GTP_INBUF)
                                   net (fanout=118)      2.811       4.022         nt_clk50M_System 
                                                                           r       i2s_u/key_Relise_posedge/cnt[3]/CLK (GTP_DFF_CE)

                                   tco                   0.325       4.347 r       i2s_u/key_Relise_posedge/cnt[3]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.485       4.832         i2s_u/key_Relise_posedge/cnt [3]
                                                                                   i2s_u/key_Relise_posedge/N17_mux5_3/I0 (GTP_LUT2)
                                   td                    0.206       5.038 f       i2s_u/key_Relise_posedge/N17_mux5_3/Z (GTP_LUT2)
                                   net (fanout=1)        0.407       5.445         i2s_u/key_Relise_posedge/_N1088
                                                                                   i2s_u/key_Relise_posedge/N17_mux5_6/I4 (GTP_LUT5)
                                   td                    0.174       5.619 f       i2s_u/key_Relise_posedge/N17_mux5_6/Z (GTP_LUT5)
                                   net (fanout=1)        0.407       6.026         i2s_u/key_Relise_posedge/_N123
                                                                                   i2s_u/key_Relise_posedge/N17_mux9/I4 (GTP_LUT5)
                                   td                    0.174       6.200 f       i2s_u/key_Relise_posedge/N17_mux9/Z (GTP_LUT5)
                                   net (fanout=1)        0.407       6.607         i2s_u/key_Relise_posedge/_N131
                                                                                   i2s_u/key_Relise_posedge/N17_mux13_5/I4 (GTP_LUT5)
                                   td                    0.174       6.781 f       i2s_u/key_Relise_posedge/N17_mux13_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.407       7.188         i2s_u/key_Relise_posedge/_N139
                                                                                   i2s_u/key_Relise_posedge/N17_mux15/I2 (GTP_LUT3)
                                   td                    0.174       7.362 f       i2s_u/key_Relise_posedge/N17_mux15/Z (GTP_LUT3)
                                   net (fanout=1)        0.407       7.769         i2s_u/key_Relise_posedge/_N143
                                                                                   i2s_u/key_Relise_posedge/N17_mux19_5/I4 (GTP_LUT5)
                                   td                    0.174       7.943 f       i2s_u/key_Relise_posedge/N17_mux19_5/Z (GTP_LUT5)
                                   net (fanout=7)        0.625       8.568         i2s_u/key_Relise_posedge/N143 [2]
                                                                                   i2s_u/key_Relise_posedge/N135_13/I3 (GTP_LUT4)
                                   td                    0.174       8.742 f       i2s_u/key_Relise_posedge/N135_13/Z (GTP_LUT4)
                                   net (fanout=19)       0.737       9.479         i2s_u/key_Relise_posedge/_N228
                                                                                   i2s_u/key_Relise_posedge/N34_1_1/I2 (GTP_LUT5CARRY)
                                   td                    0.228       9.707 f       i2s_u/key_Relise_posedge/N34_1_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.707         i2s_u/key_Relise_posedge/_N166
                                                                                   i2s_u/key_Relise_posedge/N34_1_2/CIN (GTP_LUT5CARRY)
                                   td                    0.032       9.739 r       i2s_u/key_Relise_posedge/N34_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.739         i2s_u/key_Relise_posedge/_N167
                                                                                   i2s_u/key_Relise_posedge/N34_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.032       9.771 r       i2s_u/key_Relise_posedge/N34_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.771         i2s_u/key_Relise_posedge/_N168
                                                                                   i2s_u/key_Relise_posedge/N34_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032       9.803 r       i2s_u/key_Relise_posedge/N34_1_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.803         i2s_u/key_Relise_posedge/_N169
                                                                                   i2s_u/key_Relise_posedge/N34_1_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032       9.835 r       i2s_u/key_Relise_posedge/N34_1_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.835         i2s_u/key_Relise_posedge/_N170
                                                                                   i2s_u/key_Relise_posedge/N34_1_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032       9.867 r       i2s_u/key_Relise_posedge/N34_1_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.867         i2s_u/key_Relise_posedge/_N171
                                                                                   i2s_u/key_Relise_posedge/N34_1_7/CIN (GTP_LUT5CARRY)
                                   td                    0.032       9.899 r       i2s_u/key_Relise_posedge/N34_1_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.899         i2s_u/key_Relise_posedge/_N172
                                                                                   i2s_u/key_Relise_posedge/N34_1_8/CIN (GTP_LUT5CARRY)
                                   td                    0.032       9.931 r       i2s_u/key_Relise_posedge/N34_1_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.931         i2s_u/key_Relise_posedge/_N173
                                                                                   i2s_u/key_Relise_posedge/N34_1_9/CIN (GTP_LUT5CARRY)
                                   td                    0.032       9.963 r       i2s_u/key_Relise_posedge/N34_1_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.963         i2s_u/key_Relise_posedge/_N174
                                                                                   i2s_u/key_Relise_posedge/N34_1_10/CIN (GTP_LUT5CARRY)
                                   td                    0.032       9.995 r       i2s_u/key_Relise_posedge/N34_1_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.995         i2s_u/key_Relise_posedge/_N175
                                                                                   i2s_u/key_Relise_posedge/N34_1_11/CIN (GTP_LUT5CARRY)
                                   td                    0.032      10.027 r       i2s_u/key_Relise_posedge/N34_1_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.027         i2s_u/key_Relise_posedge/_N176
                                                                                   i2s_u/key_Relise_posedge/N34_1_12/CIN (GTP_LUT5CARRY)
                                   td                    0.032      10.059 r       i2s_u/key_Relise_posedge/N34_1_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.059         i2s_u/key_Relise_posedge/_N177
                                                                                   i2s_u/key_Relise_posedge/N34_1_13/CIN (GTP_LUT5CARRY)
                                   td                    0.032      10.091 r       i2s_u/key_Relise_posedge/N34_1_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.091         i2s_u/key_Relise_posedge/_N178
                                                                                   i2s_u/key_Relise_posedge/N34_1_14/CIN (GTP_LUT5CARRY)
                                   td                    0.032      10.123 r       i2s_u/key_Relise_posedge/N34_1_14/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.123         i2s_u/key_Relise_posedge/_N179
                                                                                   i2s_u/key_Relise_posedge/N34_1_15/CIN (GTP_LUT5CARRY)
                                   td                    0.032      10.155 r       i2s_u/key_Relise_posedge/N34_1_15/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.155         i2s_u/key_Relise_posedge/_N180
                                                                                   i2s_u/key_Relise_posedge/N34_1_16/CIN (GTP_LUT5CARRY)
                                   td                    0.032      10.187 r       i2s_u/key_Relise_posedge/N34_1_16/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.187         i2s_u/key_Relise_posedge/_N181
                                                                                   i2s_u/key_Relise_posedge/N34_1_17/CIN (GTP_LUT5CARRY)
                                   td                    0.216      10.403 f       i2s_u/key_Relise_posedge/N34_1_17/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.403         i2s_u/key_Relise_posedge/N135 [17]
                                                                           f       i2s_u/key_Relise_posedge/cnt[17]/D (GTP_DFF_CE)

 Data arrival time                                                  10.403         Logic Levels: 24 
                                                                                   Logic: 2.499ns(39.163%), Route: 3.882ns(60.837%)
----------------------------------------------------------------------------------------------------

 Clock top|clk50M_System (rising edge)
                                                      1000.000    1000.000 r                        
 clk50M_System                                           0.000    1000.000 r       clk50M_System (port)
                                   net (fanout=1)        0.000    1000.000         clk50M_System    
                                                                                   clk50M_System_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       clk50M_System_ibuf/O (GTP_INBUF)
                                   net (fanout=118)      2.811    1004.022         nt_clk50M_System 
                                                                           r       i2s_u/key_Relise_posedge/cnt[17]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1004.022                          
 clock uncertainty                                      -0.050    1003.972                          

 Setup time                                             -0.017    1003.955                          

 Data required time                                               1003.955                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.955                          
 Data arrival time                                                  10.403                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       993.552                          
====================================================================================================

====================================================================================================

Startpoint  : i2s_u/key_Relise_posedge/sync_Key[1]/CLK (GTP_DFF)
Endpoint    : i2s_u/key_Relise_posedge/r_Key[0]/D (GTP_DFF)
Path Group  : top|clk50M_System
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.022
  Launch Clock Delay      :  4.022
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|clk50M_System (rising edge)
                                                         0.000       0.000 r                        
 clk50M_System                                           0.000       0.000 r       clk50M_System (port)
                                   net (fanout=1)        0.000       0.000         clk50M_System    
                                                                                   clk50M_System_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk50M_System_ibuf/O (GTP_INBUF)
                                   net (fanout=118)      2.811       4.022         nt_clk50M_System 
                                                                           r       i2s_u/key_Relise_posedge/sync_Key[1]/CLK (GTP_DFF)

                                   tco                   0.317       4.339 f       i2s_u/key_Relise_posedge/sync_Key[1]/Q (GTP_DFF)
                                   net (fanout=1)        0.407       4.746         i2s_u/key_Relise_posedge/sync_Key [1]
                                                                           f       i2s_u/key_Relise_posedge/r_Key[0]/D (GTP_DFF)

 Data arrival time                                                   4.746         Logic Levels: 0  
                                                                                   Logic: 0.317ns(43.785%), Route: 0.407ns(56.215%)
----------------------------------------------------------------------------------------------------

 Clock top|clk50M_System (rising edge)
                                                         0.000       0.000 r                        
 clk50M_System                                           0.000       0.000 r       clk50M_System (port)
                                   net (fanout=1)        0.000       0.000         clk50M_System    
                                                                                   clk50M_System_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk50M_System_ibuf/O (GTP_INBUF)
                                   net (fanout=118)      2.811       4.022         nt_clk50M_System 
                                                                           r       i2s_u/key_Relise_posedge/r_Key[0]/CLK (GTP_DFF)
 clock pessimism                                         0.000       4.022                          
 clock uncertainty                                       0.000       4.022                          

 Hold time                                               0.033       4.055                          

 Data required time                                                  4.055                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.055                          
 Data arrival time                                                   4.746                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.691                          
====================================================================================================

====================================================================================================

Startpoint  : i2s_u/key_Relise_posedge/sync_Key[0]/CLK (GTP_DFF)
Endpoint    : i2s_u/key_Relise_posedge/sync_Key[1]/D (GTP_DFF)
Path Group  : top|clk50M_System
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.022
  Launch Clock Delay      :  4.022
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|clk50M_System (rising edge)
                                                         0.000       0.000 r                        
 clk50M_System                                           0.000       0.000 r       clk50M_System (port)
                                   net (fanout=1)        0.000       0.000         clk50M_System    
                                                                                   clk50M_System_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk50M_System_ibuf/O (GTP_INBUF)
                                   net (fanout=118)      2.811       4.022         nt_clk50M_System 
                                                                           r       i2s_u/key_Relise_posedge/sync_Key[0]/CLK (GTP_DFF)

                                   tco                   0.317       4.339 f       i2s_u/key_Relise_posedge/sync_Key[0]/Q (GTP_DFF)
                                   net (fanout=1)        0.407       4.746         i2s_u/key_Relise_posedge/sync_Key [0]
                                                                           f       i2s_u/key_Relise_posedge/sync_Key[1]/D (GTP_DFF)

 Data arrival time                                                   4.746         Logic Levels: 0  
                                                                                   Logic: 0.317ns(43.785%), Route: 0.407ns(56.215%)
----------------------------------------------------------------------------------------------------

 Clock top|clk50M_System (rising edge)
                                                         0.000       0.000 r                        
 clk50M_System                                           0.000       0.000 r       clk50M_System (port)
                                   net (fanout=1)        0.000       0.000         clk50M_System    
                                                                                   clk50M_System_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk50M_System_ibuf/O (GTP_INBUF)
                                   net (fanout=118)      2.811       4.022         nt_clk50M_System 
                                                                           r       i2s_u/key_Relise_posedge/sync_Key[1]/CLK (GTP_DFF)
 clock pessimism                                         0.000       4.022                          
 clock uncertainty                                       0.000       4.022                          

 Hold time                                               0.033       4.055                          

 Data required time                                                  4.055                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.055                          
 Data arrival time                                                   4.746                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.691                          
====================================================================================================

====================================================================================================

Startpoint  : i2s_u/shift_reg_l[0]/CLK (GTP_DFF_CE)
Endpoint    : i2s_u/shift_reg_l[1]/D (GTP_DFF_CE)
Path Group  : top|clk50M_System
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.022
  Launch Clock Delay      :  4.022
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|clk50M_System (rising edge)
                                                         0.000       0.000 r                        
 clk50M_System                                           0.000       0.000 r       clk50M_System (port)
                                   net (fanout=1)        0.000       0.000         clk50M_System    
                                                                                   clk50M_System_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk50M_System_ibuf/O (GTP_INBUF)
                                   net (fanout=118)      2.811       4.022         nt_clk50M_System 
                                                                           r       i2s_u/shift_reg_l[0]/CLK (GTP_DFF_CE)

                                   tco                   0.317       4.339 f       i2s_u/shift_reg_l[0]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.407       4.746         i2s_u/shift_reg_l [0]
                                                                           f       i2s_u/shift_reg_l[1]/D (GTP_DFF_CE)

 Data arrival time                                                   4.746         Logic Levels: 0  
                                                                                   Logic: 0.317ns(43.785%), Route: 0.407ns(56.215%)
----------------------------------------------------------------------------------------------------

 Clock top|clk50M_System (rising edge)
                                                         0.000       0.000 r                        
 clk50M_System                                           0.000       0.000 r       clk50M_System (port)
                                   net (fanout=1)        0.000       0.000         clk50M_System    
                                                                                   clk50M_System_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk50M_System_ibuf/O (GTP_INBUF)
                                   net (fanout=118)      2.811       4.022         nt_clk50M_System 
                                                                           r       i2s_u/shift_reg_l[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       4.022                          
 clock uncertainty                                       0.000       4.022                          

 Hold time                                               0.033       4.055                          

 Data required time                                                  4.055                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.055                          
 Data arrival time                                                   4.746                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.691                          
====================================================================================================

====================================================================================================

Startpoint  : dac_u_r/count[1]/CLK (GTP_DFF_C)
Endpoint    : dac_u_r/count[11]/D (GTP_DFF_C)
Path Group  : dac_pll|dac_pll_u/u_pll_e1/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.477
  Launch Clock Delay      :  2.477
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock dac_pll|dac_pll_u/u_pll_e1/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       dac_pll_u/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=12)       2.477       2.477         clk200M          
                                                                           r       dac_u_r/count[1]/CLK (GTP_DFF_C)

                                   tco                   0.325       2.802 r       dac_u_r/count[1]/Q (GTP_DFF_C)
                                   net (fanout=4)        0.563       3.365         dac_u_r/count [1]
                                                                                   dac_u_r/N6_1_2/I1 (GTP_LUT5CARRY)
                                   td                    0.274       3.639 r       dac_u_r/N6_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.639         dac_u_r/_N187    
                                                                                   dac_u_r/N6_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.671 r       dac_u_r/N6_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.671         dac_u_r/_N188    
                                                                                   dac_u_r/N6_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.703 r       dac_u_r/N6_1_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.703         dac_u_r/_N189    
                                                                                   dac_u_r/N6_1_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.735 r       dac_u_r/N6_1_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.735         dac_u_r/_N190    
                                                                                   dac_u_r/N6_1_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.767 r       dac_u_r/N6_1_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.767         dac_u_r/_N191    
                                                                                   dac_u_r/N6_1_7/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.799 r       dac_u_r/N6_1_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.799         dac_u_r/_N192    
                                                                                   dac_u_r/N6_1_8/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.831 r       dac_u_r/N6_1_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.831         dac_u_r/_N193    
                                                                                   dac_u_r/N6_1_9/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.863 r       dac_u_r/N6_1_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.863         dac_u_r/_N194    
                                                                                   dac_u_r/N6_1_10/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.895 r       dac_u_r/N6_1_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.895         dac_u_r/_N195    
                                                                                   dac_u_r/N6_1_11/CIN (GTP_LUT5CARRY)
                                   td                    0.216       4.111 f       dac_u_r/N6_1_11/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.111         dac_u_r/N6 [11]  
                                                                           f       dac_u_r/count[11]/D (GTP_DFF_C)

 Data arrival time                                                   4.111         Logic Levels: 10 
                                                                                   Logic: 1.071ns(65.545%), Route: 0.563ns(34.455%)
----------------------------------------------------------------------------------------------------

 Clock dac_pll|dac_pll_u/u_pll_e1/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       dac_pll_u/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=12)       2.477    1002.477         clk200M          
                                                                           r       dac_u_r/count[11]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1002.477                          
 clock uncertainty                                      -0.150    1002.327                          

 Setup time                                             -0.017    1002.310                          

 Data required time                                               1002.310                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.310                          
 Data arrival time                                                   4.111                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.199                          
====================================================================================================

====================================================================================================

Startpoint  : dac_u_r/count[1]/CLK (GTP_DFF_C)
Endpoint    : dac_u_r/count[10]/D (GTP_DFF_C)
Path Group  : dac_pll|dac_pll_u/u_pll_e1/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.477
  Launch Clock Delay      :  2.477
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock dac_pll|dac_pll_u/u_pll_e1/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       dac_pll_u/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=12)       2.477       2.477         clk200M          
                                                                           r       dac_u_r/count[1]/CLK (GTP_DFF_C)

                                   tco                   0.325       2.802 r       dac_u_r/count[1]/Q (GTP_DFF_C)
                                   net (fanout=4)        0.563       3.365         dac_u_r/count [1]
                                                                                   dac_u_r/N6_1_2/I1 (GTP_LUT5CARRY)
                                   td                    0.274       3.639 r       dac_u_r/N6_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.639         dac_u_r/_N187    
                                                                                   dac_u_r/N6_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.671 r       dac_u_r/N6_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.671         dac_u_r/_N188    
                                                                                   dac_u_r/N6_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.703 r       dac_u_r/N6_1_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.703         dac_u_r/_N189    
                                                                                   dac_u_r/N6_1_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.735 r       dac_u_r/N6_1_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.735         dac_u_r/_N190    
                                                                                   dac_u_r/N6_1_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.767 r       dac_u_r/N6_1_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.767         dac_u_r/_N191    
                                                                                   dac_u_r/N6_1_7/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.799 r       dac_u_r/N6_1_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.799         dac_u_r/_N192    
                                                                                   dac_u_r/N6_1_8/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.831 r       dac_u_r/N6_1_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.831         dac_u_r/_N193    
                                                                                   dac_u_r/N6_1_9/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.863 r       dac_u_r/N6_1_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.863         dac_u_r/_N194    
                                                                                   dac_u_r/N6_1_10/CIN (GTP_LUT5CARRY)
                                   td                    0.216       4.079 f       dac_u_r/N6_1_10/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.079         dac_u_r/N6 [10]  
                                                                           f       dac_u_r/count[10]/D (GTP_DFF_C)

 Data arrival time                                                   4.079         Logic Levels: 9  
                                                                                   Logic: 1.039ns(64.856%), Route: 0.563ns(35.144%)
----------------------------------------------------------------------------------------------------

 Clock dac_pll|dac_pll_u/u_pll_e1/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       dac_pll_u/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=12)       2.477    1002.477         clk200M          
                                                                           r       dac_u_r/count[10]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1002.477                          
 clock uncertainty                                      -0.150    1002.327                          

 Setup time                                             -0.017    1002.310                          

 Data required time                                               1002.310                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.310                          
 Data arrival time                                                   4.079                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.231                          
====================================================================================================

====================================================================================================

Startpoint  : dac_u_r/count[1]/CLK (GTP_DFF_C)
Endpoint    : dac_u_r/count[9]/D (GTP_DFF_C)
Path Group  : dac_pll|dac_pll_u/u_pll_e1/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.477
  Launch Clock Delay      :  2.477
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock dac_pll|dac_pll_u/u_pll_e1/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       dac_pll_u/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=12)       2.477       2.477         clk200M          
                                                                           r       dac_u_r/count[1]/CLK (GTP_DFF_C)

                                   tco                   0.325       2.802 r       dac_u_r/count[1]/Q (GTP_DFF_C)
                                   net (fanout=4)        0.563       3.365         dac_u_r/count [1]
                                                                                   dac_u_r/N6_1_2/I1 (GTP_LUT5CARRY)
                                   td                    0.274       3.639 r       dac_u_r/N6_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.639         dac_u_r/_N187    
                                                                                   dac_u_r/N6_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.671 r       dac_u_r/N6_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.671         dac_u_r/_N188    
                                                                                   dac_u_r/N6_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.703 r       dac_u_r/N6_1_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.703         dac_u_r/_N189    
                                                                                   dac_u_r/N6_1_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.735 r       dac_u_r/N6_1_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.735         dac_u_r/_N190    
                                                                                   dac_u_r/N6_1_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.767 r       dac_u_r/N6_1_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.767         dac_u_r/_N191    
                                                                                   dac_u_r/N6_1_7/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.799 r       dac_u_r/N6_1_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.799         dac_u_r/_N192    
                                                                                   dac_u_r/N6_1_8/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.831 r       dac_u_r/N6_1_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.831         dac_u_r/_N193    
                                                                                   dac_u_r/N6_1_9/CIN (GTP_LUT5CARRY)
                                   td                    0.216       4.047 f       dac_u_r/N6_1_9/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.047         dac_u_r/N6 [9]   
                                                                           f       dac_u_r/count[9]/D (GTP_DFF_C)

 Data arrival time                                                   4.047         Logic Levels: 8  
                                                                                   Logic: 1.007ns(64.140%), Route: 0.563ns(35.860%)
----------------------------------------------------------------------------------------------------

 Clock dac_pll|dac_pll_u/u_pll_e1/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       dac_pll_u/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=12)       2.477    1002.477         clk200M          
                                                                           r       dac_u_r/count[9]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1002.477                          
 clock uncertainty                                      -0.150    1002.327                          

 Setup time                                             -0.017    1002.310                          

 Data required time                                               1002.310                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.310                          
 Data arrival time                                                   4.047                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.263                          
====================================================================================================

====================================================================================================

Startpoint  : dac_u_r/count[0]/CLK (GTP_DFF_C)
Endpoint    : dac_u_r/count[0]/D (GTP_DFF_C)
Path Group  : dac_pll|dac_pll_u/u_pll_e1/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.477
  Launch Clock Delay      :  2.477
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock dac_pll|dac_pll_u/u_pll_e1/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       dac_pll_u/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=12)       2.477       2.477         clk200M          
                                                                           r       dac_u_r/count[0]/CLK (GTP_DFF_C)

                                   tco                   0.317       2.794 f       dac_u_r/count[0]/Q (GTP_DFF_C)
                                   net (fanout=5)        0.588       3.382         dac_u_r/count [0]
                                                                                   dac_u_r/count[11:0]_inv/I0 (GTP_LUT1)
                                   td                    0.164       3.546 r       dac_u_r/count[11:0]_inv/Z (GTP_LUT1)
                                   net (fanout=1)        0.000       3.546         dac_u_r/count[0]_inv
                                                                           r       dac_u_r/count[0]/D (GTP_DFF_C)

 Data arrival time                                                   3.546         Logic Levels: 1  
                                                                                   Logic: 0.481ns(44.995%), Route: 0.588ns(55.005%)
----------------------------------------------------------------------------------------------------

 Clock dac_pll|dac_pll_u/u_pll_e1/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       dac_pll_u/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=12)       2.477       2.477         clk200M          
                                                                           r       dac_u_r/count[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       2.477                          
 clock uncertainty                                       0.000       2.477                          

 Hold time                                               0.023       2.500                          

 Data required time                                                  2.500                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.500                          
 Data arrival time                                                   3.546                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.046                          
====================================================================================================

====================================================================================================

Startpoint  : dac_u_r/count[3]/CLK (GTP_DFF_C)
Endpoint    : dac_u_r/count[3]/D (GTP_DFF_C)
Path Group  : dac_pll|dac_pll_u/u_pll_e1/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.477
  Launch Clock Delay      :  2.477
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock dac_pll|dac_pll_u/u_pll_e1/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       dac_pll_u/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=12)       2.477       2.477         clk200M          
                                                                           r       dac_u_r/count[3]/CLK (GTP_DFF_C)

                                   tco                   0.317       2.794 f       dac_u_r/count[3]/Q (GTP_DFF_C)
                                   net (fanout=3)        0.530       3.324         dac_u_r/count [3]
                                                                                   dac_u_r/N6_1_3/I1 (GTP_LUT5CARRY)
                                   td                    0.281       3.605 f       dac_u_r/N6_1_3/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.605         dac_u_r/N6 [3]   
                                                                           f       dac_u_r/count[3]/D (GTP_DFF_C)

 Data arrival time                                                   3.605         Logic Levels: 1  
                                                                                   Logic: 0.598ns(53.014%), Route: 0.530ns(46.986%)
----------------------------------------------------------------------------------------------------

 Clock dac_pll|dac_pll_u/u_pll_e1/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       dac_pll_u/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=12)       2.477       2.477         clk200M          
                                                                           r       dac_u_r/count[3]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       2.477                          
 clock uncertainty                                       0.000       2.477                          

 Hold time                                               0.033       2.510                          

 Data required time                                                  2.510                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.510                          
 Data arrival time                                                   3.605                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.095                          
====================================================================================================

====================================================================================================

Startpoint  : dac_u_r/count[4]/CLK (GTP_DFF_C)
Endpoint    : dac_u_r/count[4]/D (GTP_DFF_C)
Path Group  : dac_pll|dac_pll_u/u_pll_e1/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.477
  Launch Clock Delay      :  2.477
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock dac_pll|dac_pll_u/u_pll_e1/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       dac_pll_u/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=12)       2.477       2.477         clk200M          
                                                                           r       dac_u_r/count[4]/CLK (GTP_DFF_C)

                                   tco                   0.317       2.794 f       dac_u_r/count[4]/Q (GTP_DFF_C)
                                   net (fanout=3)        0.530       3.324         dac_u_r/count [4]
                                                                                   dac_u_r/N6_1_4/I1 (GTP_LUT5CARRY)
                                   td                    0.281       3.605 f       dac_u_r/N6_1_4/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.605         dac_u_r/N6 [4]   
                                                                           f       dac_u_r/count[4]/D (GTP_DFF_C)

 Data arrival time                                                   3.605         Logic Levels: 1  
                                                                                   Logic: 0.598ns(53.014%), Route: 0.530ns(46.986%)
----------------------------------------------------------------------------------------------------

 Clock dac_pll|dac_pll_u/u_pll_e1/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       dac_pll_u/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=12)       2.477       2.477         clk200M          
                                                                           r       dac_u_r/count[4]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       2.477                          
 clock uncertainty                                       0.000       2.477                          

 Hold time                                               0.033       2.510                          

 Data required time                                                  2.510                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.510                          
 Data arrival time                                                   3.605                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.095                          
====================================================================================================

====================================================================================================

Startpoint  : i2s_u/L_Data[13]/CLK (GTP_DFF_CE)
Endpoint    : mic_out_l (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|clk50M_System (rising edge)
                                                         0.000       0.000 r                        
 clk50M_System                                           0.000       0.000 r       clk50M_System (port)
                                   net (fanout=1)        0.000       0.000         clk50M_System    
                                                                                   clk50M_System_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk50M_System_ibuf/O (GTP_INBUF)
                                   net (fanout=118)      2.811       4.022         nt_clk50M_System 
                                                                           r       i2s_u/L_Data[13]/CLK (GTP_DFF_CE)

                                   tco                   0.325       4.347 r       i2s_u/L_Data[13]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.485       4.832         mic_data_L[13]   
                                                                                   N5_0_2/I1 (GTP_LUT5CARRY)
                                   td                    0.269       5.101 r       N5_0_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.101         _N199            
                                                                                   N5_0_3/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.133 r       N5_0_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.133         _N200            
                                                                                   N5_0_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.165 r       N5_0_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.165         _N201            
                                                                                   N5_0_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.197 r       N5_0_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.197         _N202            
                                                                                   N5_0_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.229 r       N5_0_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.229         _N203            
                                                                                   N5_0_7/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.261 r       N5_0_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.261         _N204            
                                                                                   N5_0_8/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.293 r       N5_0_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.293         _N205            
                                                                                   N5_0_9/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.325 r       N5_0_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.325         _N206            
                                                                                   N5_0_10/CIN (GTP_LUT5CARRY)
                                   td                    0.216       5.541 f       N5_0_10/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.407       5.948         N25[10]          
                                                                                   dac_u_l/N9.lt_5/I1 (GTP_LUT5CARRY)
                                   td                    0.298       6.246 f       dac_u_l/N9.lt_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.957       7.203         nt_mic_out_l     
                                                                                   mic_out_l_obuf/I (GTP_OUTBUF)
                                   td                    2.409       9.612 f       mic_out_l_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       9.612         mic_out_l        
 mic_out_l                                                                 f       mic_out_l (port) 

 Data arrival time                                                   9.612         Logic Levels: 11 
                                                                                   Logic: 3.741ns(66.923%), Route: 1.849ns(33.077%)
====================================================================================================

====================================================================================================

Startpoint  : i2s_u/R_Data[13]/CLK (GTP_DFF_CE)
Endpoint    : mic_out_r (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|clk50M_System (rising edge)
                                                         0.000       0.000 r                        
 clk50M_System                                           0.000       0.000 r       clk50M_System (port)
                                   net (fanout=1)        0.000       0.000         clk50M_System    
                                                                                   clk50M_System_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk50M_System_ibuf/O (GTP_INBUF)
                                   net (fanout=118)      2.811       4.022         nt_clk50M_System 
                                                                           r       i2s_u/R_Data[13]/CLK (GTP_DFF_CE)

                                   tco                   0.325       4.347 r       i2s_u/R_Data[13]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.485       4.832         mic_data_R[13]   
                                                                                   N11_0_2/I1 (GTP_LUT5CARRY)
                                   td                    0.269       5.101 r       N11_0_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.101         _N211            
                                                                                   N11_0_3/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.133 r       N11_0_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.133         _N212            
                                                                                   N11_0_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.165 r       N11_0_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.165         _N213            
                                                                                   N11_0_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.197 r       N11_0_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.197         _N214            
                                                                                   N11_0_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.229 r       N11_0_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.229         _N215            
                                                                                   N11_0_7/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.261 r       N11_0_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.261         _N216            
                                                                                   N11_0_8/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.293 r       N11_0_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.293         _N217            
                                                                                   N11_0_9/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.325 r       N11_0_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.325         _N218            
                                                                                   N11_0_10/CIN (GTP_LUT5CARRY)
                                   td                    0.216       5.541 f       N11_0_10/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.407       5.948         N23[10]          
                                                                                   dac_u_r/N9.lt_5/I1 (GTP_LUT5CARRY)
                                   td                    0.298       6.246 f       dac_u_r/N9.lt_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.957       7.203         nt_mic_out_r     
                                                                                   mic_out_r_obuf/I (GTP_OUTBUF)
                                   td                    2.409       9.612 f       mic_out_r_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       9.612         mic_out_r        
 mic_out_r                                                                 f       mic_out_r (port) 

 Data arrival time                                                   9.612         Logic Levels: 11 
                                                                                   Logic: 3.741ns(66.923%), Route: 1.849ns(33.077%)
====================================================================================================

====================================================================================================

Startpoint  : i2s_u/ws_cnt[7]/CLK (GTP_DFF_C)
Endpoint    : mic_ws (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|clk50M_System (rising edge)
                                                         0.000       0.000 r                        
 clk50M_System                                           0.000       0.000 r       clk50M_System (port)
                                   net (fanout=1)        0.000       0.000         clk50M_System    
                                                                                   clk50M_System_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk50M_System_ibuf/O (GTP_INBUF)
                                   net (fanout=118)      2.811       4.022         nt_clk50M_System 
                                                                           r       i2s_u/ws_cnt[7]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.347 r       i2s_u/ws_cnt[7]/Q (GTP_DFF_C)
                                   net (fanout=15)       0.711       5.058         i2s_u/ws_cnt [7] 
                                                                                   i2s_u/N7_mux10/I3 (GTP_LUT4)
                                   td                    0.247       5.305 f       i2s_u/N7_mux10/Z (GTP_LUT4)
                                   net (fanout=1)        0.957       6.262         nt_mic_ws        
                                                                                   mic_ws_obuf/I (GTP_OUTBUF)
                                   td                    2.409       8.671 f       mic_ws_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       8.671         mic_ws           
 mic_ws                                                                    f       mic_ws (port)    

 Data arrival time                                                   8.671         Logic Levels: 2  
                                                                                   Logic: 2.981ns(64.121%), Route: 1.668ns(35.879%)
====================================================================================================

====================================================================================================

Startpoint  : Key (port)
Endpoint    : i2s_u/key_Relise_posedge/sync_Key[0]/D (GTP_DFF)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 Key                                                     0.000       0.000 r       Key (port)       
                                   net (fanout=1)        0.000       0.000         Key              
                                                                                   Key_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       Key_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.957       2.168         nt_Key           
                                                                           r       i2s_u/key_Relise_posedge/sync_Key[0]/D (GTP_DFF)

 Data arrival time                                                   2.168         Logic Levels: 1  
                                                                                   Logic: 1.211ns(55.858%), Route: 0.957ns(44.142%)
====================================================================================================

====================================================================================================

Startpoint  : mic_sd (port)
Endpoint    : i2s_u/shift_reg_l[0]/D (GTP_DFF_CE)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 mic_sd                                                  0.000       0.000 r       mic_sd (port)    
                                   net (fanout=1)        0.000       0.000         mic_sd           
                                                                                   mic_sd_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       mic_sd_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.035       2.246         nt_mic_sd        
                                                                           r       i2s_u/shift_reg_l[0]/D (GTP_DFF_CE)

 Data arrival time                                                   2.246         Logic Levels: 1  
                                                                                   Logic: 1.211ns(53.918%), Route: 1.035ns(46.082%)
====================================================================================================

====================================================================================================

Startpoint  : mic_sd (port)
Endpoint    : i2s_u/shift_reg_r[0]/D (GTP_DFF_CE)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 mic_sd                                                  0.000       0.000 r       mic_sd (port)    
                                   net (fanout=1)        0.000       0.000         mic_sd           
                                                                                   mic_sd_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       mic_sd_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.035       2.246         nt_mic_sd        
                                                                           r       i2s_u/shift_reg_r[0]/D (GTP_DFF_CE)

 Data arrival time                                                   2.246         Logic Levels: 1  
                                                                                   Logic: 1.211ns(53.918%), Route: 1.035ns(46.082%)
====================================================================================================

{top|clk50M_System} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.380     500.000         0.620           High Pulse Width                          i2s_u/L_Data[12]/CLK
 499.380     500.000         0.620           Low Pulse Width                           i2s_u/L_Data[12]/CLK
 499.380     500.000         0.620           High Pulse Width                          i2s_u/L_Data[13]/CLK
====================================================================================================

{dac_pll|dac_pll_u/u_pll_e1/CLKOUT0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.380     500.000         0.620           High Pulse Width                          dac_u_r/count[0]/CLK
 499.380     500.000         0.620           Low Pulse Width                           dac_u_r/count[0]/CLK
 499.380     500.000         0.620           High Pulse Width                          dac_u_r/count[1]/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+---------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                           
+---------------------------------------------------------------------------------------------------+
| Input      | E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/compile/top_comp.adf               
|            | E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/source/IO.fdc                      
| Output     | E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/synthesize/top_syn.adf             
|            | E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/synthesize/top_syn.vm              
|            | E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/synthesize/top_controlsets.txt     
|            | E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/synthesize/snr.db                  
|            | E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/synthesize/top.snr                 
+---------------------------------------------------------------------------------------------------+


Flow Command: synthesize -dir {D:/pango/PDS_2022.1/syn/bin/synplify_pro.exe} -selected_syn_tool_opt 2 
Peak memory: 241 MB
Total CPU  time to synthesize completion : 0h:0m:2s
Process Total CPU  time to synthesize completion : 0h:0m:2s
Total real time to synthesize completion : 0h:0m:3s
