{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1459450238888 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "fir_gen EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"fir_gen\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1459450238888 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1459450238956 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1459450238956 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1459450239819 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1459450239851 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1459450240675 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1459450240675 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1459450240675 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1459450240675 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1459450240675 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1459450240675 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1459450240675 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1459450240675 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1459450240675 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1459450240675 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/firgen/" { { 0 { 0 ""} 0 463 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1459450240691 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/firgen/" { { 0 { 0 ""} 0 465 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1459450240691 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/firgen/" { { 0 { 0 ""} 0 467 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1459450240691 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/firgen/" { { 0 { 0 ""} 0 469 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1459450240691 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/firgen/" { { 0 { 0 ""} 0 471 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1459450240691 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1459450240691 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1459450240691 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "32 32 " "No exact pin location assignment(s) for 32 pins of 32 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y_out\[0\] " "Pin y_out\[0\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { y_out[0] } } } { "fir_gen.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/firgen/fir_gen.vhd" 22 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { y_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/firgen/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1459450242404 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y_out\[1\] " "Pin y_out\[1\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { y_out[1] } } } { "fir_gen.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/firgen/fir_gen.vhd" 22 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { y_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/firgen/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1459450242404 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y_out\[2\] " "Pin y_out\[2\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { y_out[2] } } } { "fir_gen.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/firgen/fir_gen.vhd" 22 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { y_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/firgen/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1459450242404 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y_out\[3\] " "Pin y_out\[3\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { y_out[3] } } } { "fir_gen.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/firgen/fir_gen.vhd" 22 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { y_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/firgen/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1459450242404 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y_out\[4\] " "Pin y_out\[4\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { y_out[4] } } } { "fir_gen.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/firgen/fir_gen.vhd" 22 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { y_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/firgen/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1459450242404 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y_out\[5\] " "Pin y_out\[5\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { y_out[5] } } } { "fir_gen.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/firgen/fir_gen.vhd" 22 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { y_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/firgen/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1459450242404 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y_out\[6\] " "Pin y_out\[6\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { y_out[6] } } } { "fir_gen.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/firgen/fir_gen.vhd" 22 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { y_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/firgen/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1459450242404 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y_out\[7\] " "Pin y_out\[7\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { y_out[7] } } } { "fir_gen.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/firgen/fir_gen.vhd" 22 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { y_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/firgen/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1459450242404 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y_out\[8\] " "Pin y_out\[8\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { y_out[8] } } } { "fir_gen.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/firgen/fir_gen.vhd" 22 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { y_out[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/firgen/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1459450242404 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y_out\[9\] " "Pin y_out\[9\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { y_out[9] } } } { "fir_gen.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/firgen/fir_gen.vhd" 22 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { y_out[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/firgen/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1459450242404 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y_out\[10\] " "Pin y_out\[10\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { y_out[10] } } } { "fir_gen.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/firgen/fir_gen.vhd" 22 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { y_out[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/firgen/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1459450242404 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { clk } } } { "fir_gen.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/firgen/fir_gen.vhd" 15 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/firgen/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1459450242404 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Pin reset not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { reset } } } { "fir_gen.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/firgen/fir_gen.vhd" 16 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/firgen/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1459450242404 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Load_x " "Pin Load_x not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { Load_x } } } { "fir_gen.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/firgen/fir_gen.vhd" 17 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Load_x } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/firgen/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1459450242404 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x_in\[0\] " "Pin x_in\[0\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { x_in[0] } } } { "fir_gen.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/firgen/fir_gen.vhd" 18 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { x_in[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/firgen/" { { 0 { 0 ""} 0 6 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1459450242404 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x_in\[1\] " "Pin x_in\[1\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { x_in[1] } } } { "fir_gen.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/firgen/fir_gen.vhd" 18 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { x_in[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/firgen/" { { 0 { 0 ""} 0 7 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1459450242404 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x_in\[2\] " "Pin x_in\[2\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { x_in[2] } } } { "fir_gen.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/firgen/fir_gen.vhd" 18 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { x_in[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/firgen/" { { 0 { 0 ""} 0 8 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1459450242404 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x_in\[3\] " "Pin x_in\[3\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { x_in[3] } } } { "fir_gen.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/firgen/fir_gen.vhd" 18 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { x_in[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/firgen/" { { 0 { 0 ""} 0 9 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1459450242404 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x_in\[4\] " "Pin x_in\[4\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { x_in[4] } } } { "fir_gen.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/firgen/fir_gen.vhd" 18 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { x_in[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/firgen/" { { 0 { 0 ""} 0 10 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1459450242404 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x_in\[5\] " "Pin x_in\[5\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { x_in[5] } } } { "fir_gen.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/firgen/fir_gen.vhd" 18 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { x_in[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/firgen/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1459450242404 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x_in\[6\] " "Pin x_in\[6\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { x_in[6] } } } { "fir_gen.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/firgen/fir_gen.vhd" 18 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { x_in[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/firgen/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1459450242404 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x_in\[7\] " "Pin x_in\[7\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { x_in[7] } } } { "fir_gen.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/firgen/fir_gen.vhd" 18 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { x_in[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/firgen/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1459450242404 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x_in\[8\] " "Pin x_in\[8\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { x_in[8] } } } { "fir_gen.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/firgen/fir_gen.vhd" 18 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { x_in[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/firgen/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1459450242404 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c_in\[0\] " "Pin c_in\[0\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { c_in[0] } } } { "fir_gen.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/firgen/fir_gen.vhd" 20 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { c_in[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/firgen/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1459450242404 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c_in\[1\] " "Pin c_in\[1\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { c_in[1] } } } { "fir_gen.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/firgen/fir_gen.vhd" 20 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { c_in[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/firgen/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1459450242404 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c_in\[2\] " "Pin c_in\[2\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { c_in[2] } } } { "fir_gen.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/firgen/fir_gen.vhd" 20 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { c_in[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/firgen/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1459450242404 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c_in\[3\] " "Pin c_in\[3\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { c_in[3] } } } { "fir_gen.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/firgen/fir_gen.vhd" 20 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { c_in[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/firgen/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1459450242404 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c_in\[4\] " "Pin c_in\[4\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { c_in[4] } } } { "fir_gen.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/firgen/fir_gen.vhd" 20 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { c_in[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/firgen/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1459450242404 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c_in\[5\] " "Pin c_in\[5\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { c_in[5] } } } { "fir_gen.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/firgen/fir_gen.vhd" 20 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { c_in[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/firgen/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1459450242404 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c_in\[6\] " "Pin c_in\[6\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { c_in[6] } } } { "fir_gen.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/firgen/fir_gen.vhd" 20 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { c_in[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/firgen/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1459450242404 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c_in\[7\] " "Pin c_in\[7\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { c_in[7] } } } { "fir_gen.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/firgen/fir_gen.vhd" 20 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { c_in[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/firgen/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1459450242404 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c_in\[8\] " "Pin c_in\[8\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { c_in[8] } } } { "fir_gen.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/firgen/fir_gen.vhd" 20 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { c_in[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/firgen/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1459450242404 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1459450242404 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "fir_gen.sdc " "Synopsys Design Constraints File file not found: 'fir_gen.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1459450243001 ""}
{ "Info" "ITDC_TIMEQUEST_USING_TAN_FMAX_REQ" "" "TimeQuest will use the Classic Timing Analyzer's FMAX_REQUIREMENT assignment (or --fmax command-line argument) as default timing requirement. Any other Classic Timing Analyzer assignment will be ignored." {  } {  } 0 336004 "TimeQuest will use the Classic Timing Analyzer's FMAX_REQUIREMENT assignment (or --fmax command-line argument) as default timing requirement. Any other Classic Timing Analyzer assignment will be ignored." 0 0 "Fitter" 0 -1 1459450243001 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1459450243001 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1459450243001 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1459450243001 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1459450243001 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1459450243001 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1459450243001 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          clk " "   1.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1459450243001 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1459450243001 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN J1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1459450243023 ""}  } { { "fir_gen.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/firgen/fir_gen.vhd" 15 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/firgen/" { { 0 { 0 ""} 0 438 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1459450243023 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node reset~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1459450243023 ""}  } { { "fir_gen.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/firgen/fir_gen.vhd" 16 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/firgen/" { { 0 { 0 ""} 0 439 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1459450243023 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1459450243424 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1459450243424 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1459450243424 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1459450243424 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1459450243424 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1459450243424 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1459450243471 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "27 Embedded multiplier block " "Packed 27 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1459450243471 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "18 Embedded multiplier output " "Packed 18 registers into blocks of type Embedded multiplier output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1459450243471 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "18 " "Created 18 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Quartus II" 0 -1 1459450243471 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1459450243471 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "30 unused 2.5V 19 11 0 " "Number of I/O pins in group: 30 (unused VREF, 2.5V VCCIO, 19 input, 11 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1459450243471 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1459450243471 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1459450243471 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 51 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1459450243487 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1459450243487 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1459450243487 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1459450243487 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1459450243487 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1459450243487 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1459450243487 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1459450243487 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1459450243487 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1459450243487 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1459450243502 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1459450248862 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1459450249132 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1459450249132 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1459450258073 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:09 " "Fitter placement operations ending: elapsed time is 00:00:09" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1459450258073 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1459450258453 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/firgen/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1459450261249 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1459450261249 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1459450262734 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.22 " "Total time spent on timing analysis during the Fitter is 0.22 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1459450262772 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1459450262818 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1459450263173 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1459450263235 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1459450263565 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1459450263944 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/Rapid Prototyping/DSPFPGA/SemesterProject/firgen/fir_gen.fit.smsg " "Generated suppressed messages file G:/Rapid Prototyping/DSPFPGA/SemesterProject/firgen/fir_gen.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1459450265394 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "940 " "Peak virtual memory: 940 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1459450266151 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 31 14:51:06 2016 " "Processing ended: Thu Mar 31 14:51:06 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1459450266151 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1459450266151 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1459450266151 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1459450266151 ""}
