0.7
2020.2
Nov 18 2020
09:47:47
C:/home/github/LogicDesign/Lab2-Advanced/DECODE_EXECUTE/DECODE_EXECUTE.sim/sim_1/behav/xsim/glbl.v,1634183554,verilog,,,,glbl,,,,,,,,
C:/home/github/LogicDesign/Lab2-Advanced/DECODE_EXECUTE/DECODE_EXECUTE.srcs/sources_1/new/Lab2_TeamX_Decode_And_Execute_4bit_t.v,1634184921,verilog,,,,Decode_And_Execute_tb,,,,,,,,
C:/home/github/LogicDesign/Lab2-Advanced/DECODE_EXECUTE/DECODE_EXECUTE.srcs/sources_1/new/Universal_Gate.v,1634184970,verilog,,C:/home/github/LogicDesign/Lab2-Advanced/DECODE_EXECUTE/DECODE_EXECUTE.srcs/sources_1/new/Lab2_TeamX_Decode_And_Execute_4bit_t.v,,Universal_Gate,,,,,,,,
C:/home/github/LogicDesign/Lab2-Advanced/DECODE_EXECUTE/Lab2_TeamX_Decode_And_Execute_4bit.v,1634184921,verilog,,C:/home/github/LogicDesign/Lab2-Advanced/DECODE_EXECUTE/DECODE_EXECUTE.srcs/sources_1/new/Universal_Gate.v,,ADD;AND;BITWISE_AND;BITWISE_OR;COMPARE_EQ;COMPARE_GT;Decode_And_Execute;F_ADDER;H_ADDER;LEFT_SHIFT;NOT;OR;RIGHT_SHIFT;SELECT;SUB;XNOR;XOR,,,,,,,,
