C:/Users/13651/Desktop/ECE554/Minilab0/MiniLab0/MiniLab0.sv {1 {vlog -work work -sv -stats=none C:/Users/13651/Desktop/ECE554/Minilab0/MiniLab0/MiniLab0.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module MiniLab0

Top level modules:
	MiniLab0

} {} {}} C:/Users/13651/Desktop/ECE554/Minilab0/MiniLab0/data_mem.v {1 {vlog -work work -stats=none C:/Users/13651/Desktop/ECE554/Minilab0/MiniLab0/data_mem.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module DM

Top level modules:
	DM

} {} {}} C:/Users/13651/Desktop/ECE554/Minilab0/MiniLab0/rf.v {1 {vlog -work work -stats=none C:/Users/13651/Desktop/ECE554/Minilab0/MiniLab0/rf.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module rf

Top level modules:
	rf

} {} {}} C:/Users/13651/Desktop/ECE554/Minilab0/MiniLab0/src_mux.v {1 {vlog -work work -stats=none C:/Users/13651/Desktop/ECE554/Minilab0/MiniLab0/src_mux.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module src_mux

Top level modules:
	src_mux

} {} {}} C:/Users/13651/Desktop/ECE554/Minilab0/MiniLab0/alu.v {1 {vlog -work work -stats=none C:/Users/13651/Desktop/ECE554/Minilab0/MiniLab0/alu.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module alu

Top level modules:
	alu

} {} {}} C:/Users/13651/Desktop/ECE554/Minilab0/MiniLab0/cpu_tb.v {1 {vlog -work work -stats=none C:/Users/13651/Desktop/ECE554/Minilab0/MiniLab0/cpu_tb.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module cpu_tb

Top level modules:
	cpu_tb

} {} {}} C:/Users/13651/Desktop/ECE554/Minilab0/MiniLab0/br_bool.v {1 {vlog -work work -stats=none C:/Users/13651/Desktop/ECE554/Minilab0/MiniLab0/br_bool.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module br_bool

Top level modules:
	br_bool

} {} {}} C:/Users/13651/Desktop/ECE554/Minilab0/MiniLab0/cpu.v {1 {vlog -work work -stats=none C:/Users/13651/Desktop/ECE554/Minilab0/MiniLab0/cpu.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module cpu

Top level modules:
	cpu

} {} {}} C:/Users/13651/Desktop/ECE554/Minilab0/MiniLab0/rst_synch.sv {1 {vlog -work work -sv -stats=none C:/Users/13651/Desktop/ECE554/Minilab0/MiniLab0/rst_synch.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module rst_synch

Top level modules:
	rst_synch

} {} {}} C:/Users/13651/Desktop/ECE554/Minilab0/MiniLab0/dst_mux.v {1 {vlog -work work -stats=none C:/Users/13651/Desktop/ECE554/Minilab0/MiniLab0/dst_mux.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module dst_mux

Top level modules:
	dst_mux

} {} {}} C:/Users/13651/Desktop/ECE554/Minilab0/MiniLab0/prgm_cntr.v {1 {vlog -work work -stats=none C:/Users/13651/Desktop/ECE554/Minilab0/MiniLab0/prgm_cntr.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module pc

Top level modules:
	pc

} {} {}} C:/Users/13651/Desktop/ECE554/Minilab0/MiniLab0/id.v {1 {vlog -work work -stats=none C:/Users/13651/Desktop/ECE554/Minilab0/MiniLab0/id.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module id

Top level modules:
	id

} {} {}} C:/Users/13651/Desktop/ECE554/Minilab0/MiniLab0/instr_mem.v {1 {vlog -work work -stats=none C:/Users/13651/Desktop/ECE554/Minilab0/MiniLab0/instr_mem.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module IM

Top level modules:
	IM

} {} {}}
